Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Fri Oct  4 15:53:48 2024
| Host              : agent-4 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                              Violations  
--------  --------  ---------------------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert             5           
TIMING-9  Warning   Unknown CDC Logic                        1           
CLKC-5    Advisory  BUFGCE with constant CE has BUFG driver  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.596        0.000                      0                13037        0.011        0.000                      0                13019        3.500        0.000                       0                  8429  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                                               ------------       ----------      --------------
clk_pl_0                                                                                                            {0.000 5.000}      10.000          100.000         
  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                   {0.000 40.000}     80.000          12.500          
    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  {40.000 80.000}    80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                 3.596        0.000                      0                11114        0.011        0.000                      0                11114        3.500        0.000                       0                  7887  
  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       34.180        0.000                      0                 1129        0.025        0.000                      0                 1129       39.468        0.000                       0                   542  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                      To Clock                                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                      --------                                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                 clk_pl_0                                                                                                              9.405        0.000                      0                   41        0.135        0.000                      0                    1  
clk_pl_0                                                                                                        design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                       9.592        0.000                      0                   19                                                                        
design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                      36.842        0.000                      0                   10        0.498        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                       From Clock                                                                       To Clock                                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                       ----------                                                                       --------                                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                clk_pl_0                                                                         clk_pl_0                                                                               6.638        0.000                      0                  669        0.129        0.000                      0                  669  
**async_default**                                                                design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       39.197        0.000                      0                  107        0.118        0.000                      0                  107  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                       From Clock                                                                       To Clock                                                                       
----------                                                                       ----------                                                                       --------                                                                       
(none)                                                                                                                                                            clk_pl_0                                                                         
(none)                                                                           clk_pl_0                                                                         clk_pl_0                                                                         
(none)                                                                           design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  clk_pl_0                                                                         
(none)                                                                           clk_pl_0                                                                         design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 1.342ns (23.399%)  route 4.393ns (76.601%))
  Logic Levels:           26  (CARRY8=18 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 11.595 - 10.000 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.280ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.251ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.592     1.839    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X20Y236        FDCE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.918 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/Q
                         net (fo=4, routed)           0.180     2.098    design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited[8]
    SLICE_X20Y236        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.250 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4/O
                         net (fo=2, routed)           0.141     2.391    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4_n_0
    SLICE_X19Y235        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.442 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2/O
                         net (fo=12, routed)          0.221     2.663    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2_n_0
    SLICE_X23Y233        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.700 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2/O
                         net (fo=966, routed)         0.842     3.542    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2_n_0
    SLICE_X32Y221        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     3.593 f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[21]_i_1/O
                         net (fo=6, routed)           0.422     4.015    design_1_i/rpn_LAN_sequence_num_0/inst/w_LAN_nodes_to_target[21]
    SLICE_X28Y222        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.050 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53/O
                         net (fo=1, routed)           0.007     4.057    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53_n_0
    SLICE_X28Y222        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.210 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.236    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21_n_0
    SLICE_X28Y223        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.251 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.277    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20_n_0
    SLICE_X28Y224        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.292 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44/CO[7]
                         net (fo=1, routed)           0.026     4.318    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44_n_0
    SLICE_X28Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.333 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43/CO[7]
                         net (fo=1, routed)           0.026     4.359    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43_n_0
    SLICE_X28Y226        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.374 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.400    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21_n_0
    SLICE_X28Y227        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.415 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.441    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20_n_0
    SLICE_X28Y228        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.456 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155/CO[7]
                         net (fo=1, routed)           0.026     4.482    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155_n_0
    SLICE_X28Y229        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.497 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145/CO[7]
                         net (fo=1, routed)           0.026     4.523    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145_n_0
    SLICE_X28Y230        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.538 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136/CO[7]
                         net (fo=1, routed)           0.026     4.564    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136_n_0
    SLICE_X28Y231        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.579 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74/CO[7]
                         net (fo=1, routed)           0.026     4.605    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74_n_0
    SLICE_X28Y232        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.620 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.646    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64_n_0
    SLICE_X28Y233        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.661 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.687    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55_n_0
    SLICE_X28Y234        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.702 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28/CO[7]
                         net (fo=1, routed)           0.026     4.728    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28_n_0
    SLICE_X28Y235        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.750 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24/CO[7]
                         net (fo=285, routed)         0.602     5.353    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24_n_0
    SLICE_X25Y213        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     5.450 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[3]_INST_0_i_128/O
                         net (fo=5, routed)           0.618     6.068    design_1_i/rpn_LAN_sequence_num_0/inst/w_to_decoder_input[142]
    SLICE_X33Y224        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.157 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_52/O
                         net (fo=1, routed)           0.009     6.166    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_52_n_0
    SLICE_X33Y224        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.320 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_29/CO[7]
                         net (fo=1, routed)           0.026     6.346    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_29_n_0
    SLICE_X33Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.361 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_11/CO[7]
                         net (fo=1, routed)           0.026     6.387    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_11_n_0
    SLICE_X33Y226        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.402 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.428    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_3_n_0
    SLICE_X33Y227        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     6.517 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.420     6.937    design_1_i/rpn_LAN_sequence_num_0/inst/w_next_node_to_send_req[2]
    SLICE_X23Y233        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     7.060 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0/O
                         net (fo=6, routed)           0.514     7.574    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y50         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.397    11.595    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y50         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.086    11.681    
                         clock uncertainty           -0.174    11.508    
    RAMB36_X2Y50         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.338    11.170    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                          -7.574    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.290ns (22.554%)  route 4.430ns (77.446%))
  Logic Levels:           27  (CARRY8=19 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 11.597 - 10.000 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.280ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.251ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.592     1.839    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X20Y236        FDCE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.918 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/Q
                         net (fo=4, routed)           0.180     2.098    design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited[8]
    SLICE_X20Y236        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.250 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4/O
                         net (fo=2, routed)           0.141     2.391    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4_n_0
    SLICE_X19Y235        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.442 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2/O
                         net (fo=12, routed)          0.221     2.663    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2_n_0
    SLICE_X23Y233        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.700 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2/O
                         net (fo=966, routed)         0.842     3.542    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2_n_0
    SLICE_X32Y221        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     3.593 f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[21]_i_1/O
                         net (fo=6, routed)           0.422     4.015    design_1_i/rpn_LAN_sequence_num_0/inst/w_LAN_nodes_to_target[21]
    SLICE_X28Y222        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.050 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53/O
                         net (fo=1, routed)           0.007     4.057    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53_n_0
    SLICE_X28Y222        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.210 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.236    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21_n_0
    SLICE_X28Y223        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.251 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.277    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20_n_0
    SLICE_X28Y224        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.292 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44/CO[7]
                         net (fo=1, routed)           0.026     4.318    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44_n_0
    SLICE_X28Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.333 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43/CO[7]
                         net (fo=1, routed)           0.026     4.359    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43_n_0
    SLICE_X28Y226        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.374 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.400    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21_n_0
    SLICE_X28Y227        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.415 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.441    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20_n_0
    SLICE_X28Y228        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.456 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155/CO[7]
                         net (fo=1, routed)           0.026     4.482    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155_n_0
    SLICE_X28Y229        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.497 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145/CO[7]
                         net (fo=1, routed)           0.026     4.523    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145_n_0
    SLICE_X28Y230        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.538 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136/CO[7]
                         net (fo=1, routed)           0.026     4.564    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136_n_0
    SLICE_X28Y231        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.579 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74/CO[7]
                         net (fo=1, routed)           0.026     4.605    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74_n_0
    SLICE_X28Y232        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.620 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.646    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64_n_0
    SLICE_X28Y233        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.661 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.687    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55_n_0
    SLICE_X28Y234        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.702 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28/CO[7]
                         net (fo=1, routed)           0.026     4.728    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28_n_0
    SLICE_X28Y235        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.750 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24/CO[7]
                         net (fo=285, routed)         0.576     5.326    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24_n_0
    SLICE_X24Y217        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     5.474 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_775/O
                         net (fo=5, routed)           0.671     6.144    design_1_i/rpn_LAN_sequence_num_0/inst/w_to_decoder_input[172]
    SLICE_X31Y222        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     6.180 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_175/O
                         net (fo=1, routed)           0.010     6.190    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_175_n_0
    SLICE_X31Y222        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.305 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_106/CO[7]
                         net (fo=1, routed)           0.026     6.331    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_106_n_0
    SLICE_X31Y223        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.346 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_34/CO[7]
                         net (fo=1, routed)           0.026     6.372    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_34_n_0
    SLICE_X31Y224        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.387 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_11/CO[7]
                         net (fo=1, routed)           0.026     6.413    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_11_n_0
    SLICE_X31Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.428 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.454    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_3_n_0
    SLICE_X31Y226        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     6.543 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.442     6.985    design_1_i/rpn_LAN_sequence_num_0/inst/w_next_node_to_send_req[5]
    SLICE_X25Y234        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     7.082 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0/O
                         net (fo=6, routed)           0.476     7.559    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y49         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.399    11.597    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y49         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.086    11.683    
                         clock uncertainty           -0.174    11.510    
    RAMB36_X2Y49         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.285    11.225    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.225    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.342ns (23.696%)  route 4.321ns (76.304%))
  Logic Levels:           26  (CARRY8=18 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 11.597 - 10.000 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.280ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.251ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.592     1.839    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X20Y236        FDCE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.918 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/Q
                         net (fo=4, routed)           0.180     2.098    design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited[8]
    SLICE_X20Y236        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.250 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4/O
                         net (fo=2, routed)           0.141     2.391    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4_n_0
    SLICE_X19Y235        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.442 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2/O
                         net (fo=12, routed)          0.221     2.663    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2_n_0
    SLICE_X23Y233        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.700 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2/O
                         net (fo=966, routed)         0.842     3.542    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2_n_0
    SLICE_X32Y221        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     3.593 f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[21]_i_1/O
                         net (fo=6, routed)           0.422     4.015    design_1_i/rpn_LAN_sequence_num_0/inst/w_LAN_nodes_to_target[21]
    SLICE_X28Y222        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.050 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53/O
                         net (fo=1, routed)           0.007     4.057    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53_n_0
    SLICE_X28Y222        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.210 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.236    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21_n_0
    SLICE_X28Y223        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.251 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.277    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20_n_0
    SLICE_X28Y224        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.292 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44/CO[7]
                         net (fo=1, routed)           0.026     4.318    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44_n_0
    SLICE_X28Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.333 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43/CO[7]
                         net (fo=1, routed)           0.026     4.359    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43_n_0
    SLICE_X28Y226        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.374 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.400    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21_n_0
    SLICE_X28Y227        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.415 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.441    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20_n_0
    SLICE_X28Y228        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.456 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155/CO[7]
                         net (fo=1, routed)           0.026     4.482    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155_n_0
    SLICE_X28Y229        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.497 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145/CO[7]
                         net (fo=1, routed)           0.026     4.523    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145_n_0
    SLICE_X28Y230        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.538 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136/CO[7]
                         net (fo=1, routed)           0.026     4.564    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136_n_0
    SLICE_X28Y231        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.579 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74/CO[7]
                         net (fo=1, routed)           0.026     4.605    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74_n_0
    SLICE_X28Y232        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.620 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.646    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64_n_0
    SLICE_X28Y233        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.661 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.687    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55_n_0
    SLICE_X28Y234        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.702 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28/CO[7]
                         net (fo=1, routed)           0.026     4.728    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28_n_0
    SLICE_X28Y235        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.750 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24/CO[7]
                         net (fo=285, routed)         0.602     5.353    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24_n_0
    SLICE_X25Y213        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     5.450 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[3]_INST_0_i_128/O
                         net (fo=5, routed)           0.618     6.068    design_1_i/rpn_LAN_sequence_num_0/inst/w_to_decoder_input[142]
    SLICE_X33Y224        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.157 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_52/O
                         net (fo=1, routed)           0.009     6.166    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_52_n_0
    SLICE_X33Y224        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.320 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_29/CO[7]
                         net (fo=1, routed)           0.026     6.346    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_29_n_0
    SLICE_X33Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.361 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_11/CO[7]
                         net (fo=1, routed)           0.026     6.387    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_11_n_0
    SLICE_X33Y226        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.402 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.428    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_3_n_0
    SLICE_X33Y227        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     6.517 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.420     6.937    design_1_i/rpn_LAN_sequence_num_0/inst/w_next_node_to_send_req[2]
    SLICE_X23Y233        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     7.060 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0/O
                         net (fo=6, routed)           0.442     7.502    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y49         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.399    11.597    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y49         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.086    11.683    
                         clock uncertainty           -0.174    11.510    
    RAMB36_X2Y49         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.338    11.172    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.172    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.288ns (22.743%)  route 4.375ns (77.257%))
  Logic Levels:           26  (CARRY8=18 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 11.597 - 10.000 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.280ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.251ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.592     1.839    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X20Y236        FDCE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.918 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/Q
                         net (fo=4, routed)           0.180     2.098    design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited[8]
    SLICE_X20Y236        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.250 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4/O
                         net (fo=2, routed)           0.141     2.391    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4_n_0
    SLICE_X19Y235        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.442 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2/O
                         net (fo=12, routed)          0.221     2.663    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2_n_0
    SLICE_X23Y233        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.700 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2/O
                         net (fo=966, routed)         0.842     3.542    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2_n_0
    SLICE_X32Y221        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     3.593 f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[21]_i_1/O
                         net (fo=6, routed)           0.422     4.015    design_1_i/rpn_LAN_sequence_num_0/inst/w_LAN_nodes_to_target[21]
    SLICE_X28Y222        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.050 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53/O
                         net (fo=1, routed)           0.007     4.057    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53_n_0
    SLICE_X28Y222        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.210 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.236    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21_n_0
    SLICE_X28Y223        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.251 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.277    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20_n_0
    SLICE_X28Y224        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.292 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44/CO[7]
                         net (fo=1, routed)           0.026     4.318    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44_n_0
    SLICE_X28Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.333 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43/CO[7]
                         net (fo=1, routed)           0.026     4.359    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43_n_0
    SLICE_X28Y226        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.374 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.400    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21_n_0
    SLICE_X28Y227        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.415 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.441    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20_n_0
    SLICE_X28Y228        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.456 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155/CO[7]
                         net (fo=1, routed)           0.026     4.482    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155_n_0
    SLICE_X28Y229        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.497 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145/CO[7]
                         net (fo=1, routed)           0.026     4.523    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145_n_0
    SLICE_X28Y230        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.538 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136/CO[7]
                         net (fo=1, routed)           0.026     4.564    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136_n_0
    SLICE_X28Y231        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.579 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74/CO[7]
                         net (fo=1, routed)           0.026     4.605    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74_n_0
    SLICE_X28Y232        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.620 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.646    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64_n_0
    SLICE_X28Y233        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.661 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.687    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55_n_0
    SLICE_X28Y234        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.702 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28/CO[7]
                         net (fo=1, routed)           0.026     4.728    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28_n_0
    SLICE_X28Y235        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.750 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24/CO[7]
                         net (fo=285, routed)         0.724     5.474    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24_n_0
    SLICE_X24Y217        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     5.524 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_126/O
                         net (fo=6, routed)           0.437     5.961    design_1_i/rpn_LAN_sequence_num_0/inst/w_to_decoder_input[158]
    SLICE_X30Y224        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.059 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[3]_INST_0_i_107/O
                         net (fo=1, routed)           0.021     6.080    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[3]_INST_0_i_107_n_0
    SLICE_X30Y224        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     6.241 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[3]_INST_0_i_33/CO[7]
                         net (fo=1, routed)           0.026     6.267    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[3]_INST_0_i_33_n_0
    SLICE_X30Y225        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.282 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[3]_INST_0_i_11/CO[7]
                         net (fo=1, routed)           0.026     6.308    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[3]_INST_0_i_11_n_0
    SLICE_X30Y226        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.323 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[3]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.349    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[3]_INST_0_i_3_n_0
    SLICE_X30Y227        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.089     6.438 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[3]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.442     6.880    design_1_i/rpn_LAN_sequence_num_0/inst/w_next_node_to_send_req[3]
    SLICE_X23Y233        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     6.980 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[3]_INST_0/O
                         net (fo=6, routed)           0.522     7.502    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y49         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.399    11.597    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y49         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.086    11.683    
                         clock uncertainty           -0.174    11.510    
    RAMB36_X2Y49         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.337    11.173    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.173    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  3.670    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 1.335ns (23.659%)  route 4.308ns (76.341%))
  Logic Levels:           26  (CARRY8=18 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 11.595 - 10.000 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.280ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.251ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.592     1.839    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X20Y236        FDCE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.918 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/Q
                         net (fo=4, routed)           0.180     2.098    design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited[8]
    SLICE_X20Y236        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.250 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4/O
                         net (fo=2, routed)           0.141     2.391    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4_n_0
    SLICE_X19Y235        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.442 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2/O
                         net (fo=12, routed)          0.221     2.663    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2_n_0
    SLICE_X23Y233        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.700 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2/O
                         net (fo=966, routed)         0.842     3.542    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2_n_0
    SLICE_X32Y221        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     3.593 f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[21]_i_1/O
                         net (fo=6, routed)           0.422     4.015    design_1_i/rpn_LAN_sequence_num_0/inst/w_LAN_nodes_to_target[21]
    SLICE_X28Y222        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.050 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53/O
                         net (fo=1, routed)           0.007     4.057    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53_n_0
    SLICE_X28Y222        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.210 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.236    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21_n_0
    SLICE_X28Y223        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.251 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.277    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20_n_0
    SLICE_X28Y224        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.292 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44/CO[7]
                         net (fo=1, routed)           0.026     4.318    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44_n_0
    SLICE_X28Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.333 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43/CO[7]
                         net (fo=1, routed)           0.026     4.359    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43_n_0
    SLICE_X28Y226        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.374 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.400    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21_n_0
    SLICE_X28Y227        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.415 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.441    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20_n_0
    SLICE_X28Y228        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.456 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155/CO[7]
                         net (fo=1, routed)           0.026     4.482    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155_n_0
    SLICE_X28Y229        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.497 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145/CO[7]
                         net (fo=1, routed)           0.026     4.523    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145_n_0
    SLICE_X28Y230        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.538 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136/CO[7]
                         net (fo=1, routed)           0.026     4.564    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136_n_0
    SLICE_X28Y231        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.579 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74/CO[7]
                         net (fo=1, routed)           0.026     4.605    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74_n_0
    SLICE_X28Y232        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.620 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.646    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64_n_0
    SLICE_X28Y233        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.661 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.687    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55_n_0
    SLICE_X28Y234        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.702 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28/CO[7]
                         net (fo=1, routed)           0.026     4.728    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28_n_0
    SLICE_X28Y235        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.750 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24/CO[7]
                         net (fo=285, routed)         0.730     5.480    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24_n_0
    SLICE_X24Y216        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     5.603 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_143/O
                         net (fo=3, routed)           0.494     6.097    design_1_i/rpn_LAN_sequence_num_0/inst/w_to_decoder_input[145]
    SLICE_X29Y223        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     6.187 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_107/O
                         net (fo=1, routed)           0.013     6.200    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_107_n_0
    SLICE_X29Y223        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     6.392 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_33/CO[7]
                         net (fo=1, routed)           0.026     6.418    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_33_n_0
    SLICE_X29Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.433 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_11/CO[7]
                         net (fo=1, routed)           0.026     6.459    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_11_n_0
    SLICE_X29Y225        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.474 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.500    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_3_n_0
    SLICE_X29Y226        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.089     6.589 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.432     7.021    design_1_i/rpn_LAN_sequence_num_0/inst/w_next_node_to_send_req[4]
    SLICE_X25Y234        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     7.072 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0/O
                         net (fo=6, routed)           0.410     7.482    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y50         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.397    11.595    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y50         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.086    11.681    
                         clock uncertainty           -0.174    11.508    
    RAMB36_X2Y50         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.352    11.156    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.156    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 1.335ns (23.730%)  route 4.291ns (76.270%))
  Logic Levels:           26  (CARRY8=18 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 11.597 - 10.000 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.280ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.251ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.592     1.839    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X20Y236        FDCE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.918 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/Q
                         net (fo=4, routed)           0.180     2.098    design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited[8]
    SLICE_X20Y236        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.250 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4/O
                         net (fo=2, routed)           0.141     2.391    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4_n_0
    SLICE_X19Y235        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.442 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2/O
                         net (fo=12, routed)          0.221     2.663    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2_n_0
    SLICE_X23Y233        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.700 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2/O
                         net (fo=966, routed)         0.842     3.542    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2_n_0
    SLICE_X32Y221        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     3.593 f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[21]_i_1/O
                         net (fo=6, routed)           0.422     4.015    design_1_i/rpn_LAN_sequence_num_0/inst/w_LAN_nodes_to_target[21]
    SLICE_X28Y222        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.050 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53/O
                         net (fo=1, routed)           0.007     4.057    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53_n_0
    SLICE_X28Y222        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.210 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.236    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21_n_0
    SLICE_X28Y223        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.251 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.277    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20_n_0
    SLICE_X28Y224        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.292 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44/CO[7]
                         net (fo=1, routed)           0.026     4.318    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44_n_0
    SLICE_X28Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.333 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43/CO[7]
                         net (fo=1, routed)           0.026     4.359    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43_n_0
    SLICE_X28Y226        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.374 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.400    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21_n_0
    SLICE_X28Y227        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.415 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.441    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20_n_0
    SLICE_X28Y228        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.456 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155/CO[7]
                         net (fo=1, routed)           0.026     4.482    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155_n_0
    SLICE_X28Y229        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.497 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145/CO[7]
                         net (fo=1, routed)           0.026     4.523    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145_n_0
    SLICE_X28Y230        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.538 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136/CO[7]
                         net (fo=1, routed)           0.026     4.564    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136_n_0
    SLICE_X28Y231        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.579 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74/CO[7]
                         net (fo=1, routed)           0.026     4.605    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74_n_0
    SLICE_X28Y232        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.620 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.646    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64_n_0
    SLICE_X28Y233        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.661 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.687    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55_n_0
    SLICE_X28Y234        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.702 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28/CO[7]
                         net (fo=1, routed)           0.026     4.728    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28_n_0
    SLICE_X28Y235        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.750 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24/CO[7]
                         net (fo=285, routed)         0.730     5.480    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24_n_0
    SLICE_X24Y216        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     5.603 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_143/O
                         net (fo=3, routed)           0.494     6.097    design_1_i/rpn_LAN_sequence_num_0/inst/w_to_decoder_input[145]
    SLICE_X29Y223        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     6.187 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_107/O
                         net (fo=1, routed)           0.013     6.200    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_107_n_0
    SLICE_X29Y223        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     6.392 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_33/CO[7]
                         net (fo=1, routed)           0.026     6.418    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_33_n_0
    SLICE_X29Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.433 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_11/CO[7]
                         net (fo=1, routed)           0.026     6.459    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_11_n_0
    SLICE_X29Y225        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.474 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.500    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_3_n_0
    SLICE_X29Y226        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.089     6.589 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.432     7.021    design_1_i/rpn_LAN_sequence_num_0/inst/w_next_node_to_send_req[4]
    SLICE_X25Y234        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     7.072 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0/O
                         net (fo=6, routed)           0.393     7.465    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y49         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.399    11.597    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y49         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.086    11.683    
                         clock uncertainty           -0.174    11.510    
    RAMB36_X2Y49         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.352    11.158    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.158    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 1.342ns (23.853%)  route 4.284ns (76.147%))
  Logic Levels:           26  (CARRY8=18 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 11.594 - 10.000 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.280ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.251ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.592     1.839    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X20Y236        FDCE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.918 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/Q
                         net (fo=4, routed)           0.180     2.098    design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited[8]
    SLICE_X20Y236        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.250 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4/O
                         net (fo=2, routed)           0.141     2.391    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4_n_0
    SLICE_X19Y235        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.442 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2/O
                         net (fo=12, routed)          0.221     2.663    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2_n_0
    SLICE_X23Y233        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.700 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2/O
                         net (fo=966, routed)         0.842     3.542    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2_n_0
    SLICE_X32Y221        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     3.593 f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[21]_i_1/O
                         net (fo=6, routed)           0.422     4.015    design_1_i/rpn_LAN_sequence_num_0/inst/w_LAN_nodes_to_target[21]
    SLICE_X28Y222        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.050 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53/O
                         net (fo=1, routed)           0.007     4.057    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53_n_0
    SLICE_X28Y222        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.210 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.236    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21_n_0
    SLICE_X28Y223        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.251 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.277    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20_n_0
    SLICE_X28Y224        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.292 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44/CO[7]
                         net (fo=1, routed)           0.026     4.318    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44_n_0
    SLICE_X28Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.333 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43/CO[7]
                         net (fo=1, routed)           0.026     4.359    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43_n_0
    SLICE_X28Y226        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.374 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.400    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21_n_0
    SLICE_X28Y227        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.415 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.441    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20_n_0
    SLICE_X28Y228        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.456 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155/CO[7]
                         net (fo=1, routed)           0.026     4.482    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155_n_0
    SLICE_X28Y229        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.497 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145/CO[7]
                         net (fo=1, routed)           0.026     4.523    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145_n_0
    SLICE_X28Y230        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.538 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136/CO[7]
                         net (fo=1, routed)           0.026     4.564    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136_n_0
    SLICE_X28Y231        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.579 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74/CO[7]
                         net (fo=1, routed)           0.026     4.605    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74_n_0
    SLICE_X28Y232        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.620 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.646    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64_n_0
    SLICE_X28Y233        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.661 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.687    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55_n_0
    SLICE_X28Y234        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.702 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28/CO[7]
                         net (fo=1, routed)           0.026     4.728    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28_n_0
    SLICE_X28Y235        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.750 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24/CO[7]
                         net (fo=285, routed)         0.602     5.353    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24_n_0
    SLICE_X25Y213        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     5.450 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[3]_INST_0_i_128/O
                         net (fo=5, routed)           0.618     6.068    design_1_i/rpn_LAN_sequence_num_0/inst/w_to_decoder_input[142]
    SLICE_X33Y224        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.157 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_52/O
                         net (fo=1, routed)           0.009     6.166    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_52_n_0
    SLICE_X33Y224        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.320 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_29/CO[7]
                         net (fo=1, routed)           0.026     6.346    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_29_n_0
    SLICE_X33Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.361 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_11/CO[7]
                         net (fo=1, routed)           0.026     6.387    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_11_n_0
    SLICE_X33Y226        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.402 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.428    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_3_n_0
    SLICE_X33Y227        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     6.517 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.420     6.937    design_1_i/rpn_LAN_sequence_num_0/inst/w_next_node_to_send_req[2]
    SLICE_X23Y233        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     7.060 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[2]_INST_0/O
                         net (fo=6, routed)           0.405     7.465    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y48         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.396    11.594    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y48         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.086    11.680    
                         clock uncertainty           -0.174    11.506    
    RAMB36_X2Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.330    11.176    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.176    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 1.290ns (22.808%)  route 4.366ns (77.192%))
  Logic Levels:           27  (CARRY8=19 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 11.595 - 10.000 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.280ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.251ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.592     1.839    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X20Y236        FDCE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.918 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/Q
                         net (fo=4, routed)           0.180     2.098    design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited[8]
    SLICE_X20Y236        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.250 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4/O
                         net (fo=2, routed)           0.141     2.391    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4_n_0
    SLICE_X19Y235        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.442 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2/O
                         net (fo=12, routed)          0.221     2.663    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2_n_0
    SLICE_X23Y233        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.700 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2/O
                         net (fo=966, routed)         0.842     3.542    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2_n_0
    SLICE_X32Y221        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     3.593 f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[21]_i_1/O
                         net (fo=6, routed)           0.422     4.015    design_1_i/rpn_LAN_sequence_num_0/inst/w_LAN_nodes_to_target[21]
    SLICE_X28Y222        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.050 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53/O
                         net (fo=1, routed)           0.007     4.057    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53_n_0
    SLICE_X28Y222        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.210 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.236    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21_n_0
    SLICE_X28Y223        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.251 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.277    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20_n_0
    SLICE_X28Y224        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.292 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44/CO[7]
                         net (fo=1, routed)           0.026     4.318    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44_n_0
    SLICE_X28Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.333 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43/CO[7]
                         net (fo=1, routed)           0.026     4.359    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43_n_0
    SLICE_X28Y226        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.374 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.400    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21_n_0
    SLICE_X28Y227        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.415 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.441    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20_n_0
    SLICE_X28Y228        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.456 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155/CO[7]
                         net (fo=1, routed)           0.026     4.482    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155_n_0
    SLICE_X28Y229        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.497 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145/CO[7]
                         net (fo=1, routed)           0.026     4.523    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145_n_0
    SLICE_X28Y230        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.538 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136/CO[7]
                         net (fo=1, routed)           0.026     4.564    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136_n_0
    SLICE_X28Y231        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.579 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74/CO[7]
                         net (fo=1, routed)           0.026     4.605    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74_n_0
    SLICE_X28Y232        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.620 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.646    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64_n_0
    SLICE_X28Y233        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.661 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.687    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55_n_0
    SLICE_X28Y234        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.702 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28/CO[7]
                         net (fo=1, routed)           0.026     4.728    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28_n_0
    SLICE_X28Y235        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.750 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24/CO[7]
                         net (fo=285, routed)         0.576     5.326    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24_n_0
    SLICE_X24Y217        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     5.474 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_775/O
                         net (fo=5, routed)           0.671     6.144    design_1_i/rpn_LAN_sequence_num_0/inst/w_to_decoder_input[172]
    SLICE_X31Y222        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     6.180 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_175/O
                         net (fo=1, routed)           0.010     6.190    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_175_n_0
    SLICE_X31Y222        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.305 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_106/CO[7]
                         net (fo=1, routed)           0.026     6.331    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_106_n_0
    SLICE_X31Y223        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.346 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_34/CO[7]
                         net (fo=1, routed)           0.026     6.372    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_34_n_0
    SLICE_X31Y224        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.387 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_11/CO[7]
                         net (fo=1, routed)           0.026     6.413    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_11_n_0
    SLICE_X31Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.428 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.454    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_3_n_0
    SLICE_X31Y226        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     6.543 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.442     6.985    design_1_i/rpn_LAN_sequence_num_0/inst/w_next_node_to_send_req[5]
    SLICE_X25Y234        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     7.082 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0/O
                         net (fo=6, routed)           0.412     7.495    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y50         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.397    11.595    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y50         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.086    11.681    
                         clock uncertainty           -0.174    11.508    
    RAMB36_X2Y50         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.285    11.223    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.223    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 1.290ns (23.163%)  route 4.279ns (76.837%))
  Logic Levels:           27  (CARRY8=19 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 11.594 - 10.000 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.280ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.251ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.592     1.839    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X20Y236        FDCE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.918 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/Q
                         net (fo=4, routed)           0.180     2.098    design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited[8]
    SLICE_X20Y236        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.250 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4/O
                         net (fo=2, routed)           0.141     2.391    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4_n_0
    SLICE_X19Y235        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.442 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2/O
                         net (fo=12, routed)          0.221     2.663    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2_n_0
    SLICE_X23Y233        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.700 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2/O
                         net (fo=966, routed)         0.842     3.542    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2_n_0
    SLICE_X32Y221        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     3.593 f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[21]_i_1/O
                         net (fo=6, routed)           0.422     4.015    design_1_i/rpn_LAN_sequence_num_0/inst/w_LAN_nodes_to_target[21]
    SLICE_X28Y222        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.050 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53/O
                         net (fo=1, routed)           0.007     4.057    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53_n_0
    SLICE_X28Y222        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.210 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.236    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21_n_0
    SLICE_X28Y223        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.251 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.277    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20_n_0
    SLICE_X28Y224        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.292 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44/CO[7]
                         net (fo=1, routed)           0.026     4.318    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44_n_0
    SLICE_X28Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.333 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43/CO[7]
                         net (fo=1, routed)           0.026     4.359    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43_n_0
    SLICE_X28Y226        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.374 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.400    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21_n_0
    SLICE_X28Y227        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.415 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.441    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20_n_0
    SLICE_X28Y228        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.456 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155/CO[7]
                         net (fo=1, routed)           0.026     4.482    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155_n_0
    SLICE_X28Y229        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.497 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145/CO[7]
                         net (fo=1, routed)           0.026     4.523    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145_n_0
    SLICE_X28Y230        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.538 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136/CO[7]
                         net (fo=1, routed)           0.026     4.564    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136_n_0
    SLICE_X28Y231        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.579 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74/CO[7]
                         net (fo=1, routed)           0.026     4.605    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74_n_0
    SLICE_X28Y232        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.620 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.646    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64_n_0
    SLICE_X28Y233        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.661 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.687    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55_n_0
    SLICE_X28Y234        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.702 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28/CO[7]
                         net (fo=1, routed)           0.026     4.728    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28_n_0
    SLICE_X28Y235        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.750 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24/CO[7]
                         net (fo=285, routed)         0.576     5.326    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24_n_0
    SLICE_X24Y217        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     5.474 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_775/O
                         net (fo=5, routed)           0.671     6.144    design_1_i/rpn_LAN_sequence_num_0/inst/w_to_decoder_input[172]
    SLICE_X31Y222        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     6.180 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_175/O
                         net (fo=1, routed)           0.010     6.190    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_175_n_0
    SLICE_X31Y222        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.305 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_106/CO[7]
                         net (fo=1, routed)           0.026     6.331    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_106_n_0
    SLICE_X31Y223        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.346 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_34/CO[7]
                         net (fo=1, routed)           0.026     6.372    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_34_n_0
    SLICE_X31Y224        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.387 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_11/CO[7]
                         net (fo=1, routed)           0.026     6.413    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_11_n_0
    SLICE_X31Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.428 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.454    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_3_n_0
    SLICE_X31Y226        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     6.543 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.442     6.985    design_1_i/rpn_LAN_sequence_num_0/inst/w_next_node_to_send_req[5]
    SLICE_X25Y234        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     7.082 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0/O
                         net (fo=6, routed)           0.326     7.408    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y48         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.396    11.594    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y48         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.086    11.680    
                         clock uncertainty           -0.174    11.506    
    RAMB36_X2Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.352    11.154    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.154    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 1.335ns (23.916%)  route 4.247ns (76.084%))
  Logic Levels:           26  (CARRY8=18 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 11.594 - 10.000 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.592ns (routing 0.280ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.251ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.592     1.839    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X20Y236        FDCE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y236        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.918 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited_reg[8]/Q
                         net (fo=4, routed)           0.180     2.098    design_1_i/rpn_LAN_sequence_num_0/inst/r_REPLY_num_cycles_waited[8]
    SLICE_X20Y236        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.250 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4/O
                         net (fo=2, routed)           0.141     2.391    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_4_n_0
    SLICE_X19Y235        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.442 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2/O
                         net (fo=12, routed)          0.221     2.663    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_EN_INST_0_i_2_n_0
    SLICE_X23Y233        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.700 r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2/O
                         net (fo=966, routed)         0.842     3.542    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[238]_i_2_n_0
    SLICE_X32Y221        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     3.593 f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target[21]_i_1/O
                         net (fo=6, routed)           0.422     4.015    design_1_i/rpn_LAN_sequence_num_0/inst/w_LAN_nodes_to_target[21]
    SLICE_X28Y222        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     4.050 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53/O
                         net (fo=1, routed)           0.007     4.057    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_53_n_0
    SLICE_X28Y222        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.210 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.236    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_21_n_0
    SLICE_X28Y223        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.251 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.277    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_20_n_0
    SLICE_X28Y224        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.292 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44/CO[7]
                         net (fo=1, routed)           0.026     4.318    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_44_n_0
    SLICE_X28Y225        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.333 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43/CO[7]
                         net (fo=1, routed)           0.026     4.359    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_43_n_0
    SLICE_X28Y226        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.374 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21/CO[7]
                         net (fo=1, routed)           0.026     4.400    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_21_n_0
    SLICE_X28Y227        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.415 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.441    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[5]_INST_0_i_20_n_0
    SLICE_X28Y228        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.456 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155/CO[7]
                         net (fo=1, routed)           0.026     4.482    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_155_n_0
    SLICE_X28Y229        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.497 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145/CO[7]
                         net (fo=1, routed)           0.026     4.523    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_145_n_0
    SLICE_X28Y230        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.538 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136/CO[7]
                         net (fo=1, routed)           0.026     4.564    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_136_n_0
    SLICE_X28Y231        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.579 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74/CO[7]
                         net (fo=1, routed)           0.026     4.605    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_74_n_0
    SLICE_X28Y232        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.620 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64/CO[7]
                         net (fo=1, routed)           0.026     4.646    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_64_n_0
    SLICE_X28Y233        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.661 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55/CO[7]
                         net (fo=1, routed)           0.026     4.687    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_55_n_0
    SLICE_X28Y234        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.702 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28/CO[7]
                         net (fo=1, routed)           0.026     4.728    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[6]_INST_0_i_28_n_0
    SLICE_X28Y235        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.750 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24/CO[7]
                         net (fo=285, routed)         0.730     5.480    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[7]_INST_0_i_24_n_0
    SLICE_X24Y216        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     5.603 f  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_143/O
                         net (fo=3, routed)           0.494     6.097    design_1_i/rpn_LAN_sequence_num_0/inst/w_to_decoder_input[145]
    SLICE_X29Y223        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     6.187 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_107/O
                         net (fo=1, routed)           0.013     6.200    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_107_n_0
    SLICE_X29Y223        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     6.392 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_33/CO[7]
                         net (fo=1, routed)           0.026     6.418    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_33_n_0
    SLICE_X29Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.433 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_11/CO[7]
                         net (fo=1, routed)           0.026     6.459    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_11_n_0
    SLICE_X29Y225        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.474 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.500    design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_3_n_0
    SLICE_X29Y226        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.089     6.589 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.432     7.021    design_1_i/rpn_LAN_sequence_num_0/inst/w_next_node_to_send_req[4]
    SLICE_X25Y234        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     7.072 r  design_1_i/rpn_LAN_sequence_num_0/inst/node_to_kernel_ROM_ADDR[4]_INST_0/O
                         net (fo=6, routed)           0.349     7.421    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y48         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.396    11.594    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y48         RAMB36E2                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.086    11.680    
                         clock uncertainty           -0.174    11.506    
    RAMB36_X2Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.337    11.169    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.169    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  3.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.059ns (34.302%)  route 0.113ns (65.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.444ns (routing 0.251ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.654ns (routing 0.280ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.444     1.642    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X17Y241        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y241        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.701 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/Q
                         net (fo=3, routed)           0.113     1.814    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[34]
    SLICE_X18Y242        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.654     1.901    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X18Y242        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[17]/C
                         clock pessimism             -0.158     1.743    
    SLICE_X18Y242        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     1.803    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.058ns (42.521%)  route 0.078ns (57.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Net Delay (Source):      1.446ns (routing 0.251ns, distribution 1.195ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.280ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.446     1.644    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X43Y254        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y254        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.702 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/Q
                         net (fo=3, routed)           0.078     1.780    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[30]
    SLICE_X42Y253        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.665     1.912    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X42Y253        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[15]/C
                         clock pessimism             -0.207     1.705    
    SLICE_X42Y253        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.767    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.059ns (29.479%)  route 0.141ns (70.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.912ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.436ns (routing 0.251ns, distribution 1.185ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.280ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.436     1.634    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X41Y254        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y254        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.693 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/Q
                         net (fo=3, routed)           0.141     1.834    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[26]
    SLICE_X42Y253        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.665     1.912    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X42Y253        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[13]/C
                         clock pessimism             -0.157     1.755    
    SLICE_X42Y253        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     1.817    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.060ns (33.444%)  route 0.119ns (66.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.900ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.444ns (routing 0.251ns, distribution 1.193ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.280ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.444     1.642    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X17Y241        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y241        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.702 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/Q
                         net (fo=3, routed)           0.119     1.821    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[22]
    SLICE_X18Y242        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.653     1.900    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X18Y242        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[11]/C
                         clock pessimism             -0.158     1.742    
    SLICE_X18Y242        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.804    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.060ns (28.784%)  route 0.148ns (71.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.363ns (routing 0.251ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.280ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.363     1.561    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_i
    SLICE_X24Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y244        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.621 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_reg/Q
                         net (fo=103, routed)         0.148     1.769    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/CFG_EN_I
    SLICE_X20Y245        SRLC32E                                      r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.664     1.911    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/CFG_CLK_I
    SLICE_X20Y245        SRLC32E                                      r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32/CLK
                         clock pessimism             -0.154     1.757    
    SLICE_X20Y245        SRLC32E (Hold_A6LUT_SLICEM_CLK_CE)
                                                     -0.010     1.747    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.531%)  route 0.037ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.848ns (routing 0.152ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.957ns (routing 0.171ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.848     1.020    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_i
    SLICE_X40Y251        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y251        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.059 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[8]/Q
                         net (fo=2, routed)           0.037     1.095    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_do_o[8]
    SLICE_X40Y251        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.957     1.171    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_i
    SLICE_X40Y251        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[7]/C
                         clock pessimism             -0.145     1.026    
    SLICE_X40Y251        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.073    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/parallel_dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/parallel_dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/parallel_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Net Delay (Source):      0.840ns (routing 0.152ns, distribution 0.688ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.171ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.840     1.012    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_i
    SLICE_X35Y255        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/parallel_dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y255        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.049 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/parallel_dout_reg[2]/Q
                         net (fo=2, routed)           0.041     1.090    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_do_o[2]
    SLICE_X35Y255        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/parallel_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.949     1.163    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/s_dclk_i
    SLICE_X35Y255        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/parallel_dout_reg[1]/C
                         clock pessimism             -0.146     1.018    
    SLICE_X35Y255        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.065    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/parallel_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.080ns (46.958%)  route 0.090ns (53.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.360ns (routing 0.251ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.280ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.360     1.558    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_i
    SLICE_X31Y249        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y249        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.616 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[1]/Q
                         net (fo=21, routed)          0.070     1.687    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[1]
    SLICE_X33Y249        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.022     1.709 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[14]_i_1/O
                         net (fo=1, routed)           0.020     1.729    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[14]
    SLICE_X33Y249        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.548     1.795    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/s_dclk_i
    SLICE_X33Y249        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[14]/C
                         clock pessimism             -0.151     1.643    
    SLICE_X33Y249        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.703    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.158ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      0.836ns (routing 0.152ns, distribution 0.684ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.171ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.836     1.008    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_i
    SLICE_X34Y255        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y255        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.047 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[1]/Q
                         net (fo=2, routed)           0.039     1.086    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_do_o[1]
    SLICE_X34Y255        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.944     1.158    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/s_dclk_i
    SLICE_X34Y255        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[0]/C
                         clock pessimism             -0.145     1.014    
    SLICE_X34Y255        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.060    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/parallel_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.060ns (43.667%)  route 0.077ns (56.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Net Delay (Source):      1.352ns (routing 0.251ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.280ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.352     1.550    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X37Y251        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y251        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.610 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[120]/Q
                         net (fo=3, routed)           0.077     1.688    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[120]
    SLICE_X37Y250        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.553     1.800    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X37Y250        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[120]/C
                         clock pessimism             -0.199     1.601    
    SLICE_X37Y250        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.661    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[120]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB18_X3Y80  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB18_X3Y80  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y41  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y41  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y39  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y39  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y41  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y41  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y42  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X2Y94  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X2Y94  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X2Y94  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X2Y94  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y48  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y48  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y48  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y48  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X2Y94  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X2Y94  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X2Y94  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X2Y94  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y48  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y48  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y48  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y48  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       34.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.180ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 0.753ns (13.859%)  route 4.680ns (86.141%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 43.919 - 40.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.716ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.841ns (routing 0.767ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.622ns (routing 0.699ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.841     4.673    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X23Y196        FDCE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y196        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.752 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/Q
                         net (fo=4, routed)           0.920     5.672    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[1]
    SLICE_X23Y196        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     5.760 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=12, routed)          1.224     6.984    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SEL
    SLICE_X23Y202        LUT2 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.068     7.052 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.913     7.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X21Y207        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     8.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.636     8.723    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X21Y212        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     8.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch_i_1/O
                         net (fo=2, routed)           0.663     9.538    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_tdo[0]
    SLICE_X22Y203        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     9.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.266     9.893    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X24Y196        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     9.982 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.044    10.026    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo
    SLICE_X24Y196        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.065    10.091 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.015    10.106    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X24Y196        FDCE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    40.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    40.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    41.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    41.566 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    42.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.297 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.622    43.919    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X24Y196        FDCE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              0.716    44.635    
                         clock uncertainty           -0.374    44.261    
    SLICE_X24Y196        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    44.286    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                         44.286    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                 34.180    

Slack (MET) :             37.539ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.784ns  (logic 0.516ns (18.535%)  route 2.268ns (81.465%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 84.781 - 80.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 44.658 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.826ns (routing 0.767ns, distribution 1.059ns)
  Clock Net Delay (Destination): 2.047ns (routing 1.301ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.826    44.658    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y202        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.736 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.092    44.828    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X23Y202        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163    44.991 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.913    45.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X21Y207        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    46.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.636    46.662    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X21Y212        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    46.814 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch_i_1/O
                         net (fo=2, routed)           0.628    47.442    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_tdo[0]
    SLICE_X22Y206        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.047    84.781    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X22Y206        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.549    85.330    
                         clock uncertainty           -0.374    84.956    
    SLICE_X22Y206        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    84.981    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         84.981    
                         arrival time                         -47.442    
  -------------------------------------------------------------------
                         slack                                 37.539    

Slack (MET) :             37.594ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.672ns  (logic 0.415ns (15.534%)  route 2.257ns (84.466%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 84.723 - 80.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 44.658 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.826ns (routing 0.767ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.989ns (routing 1.301ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.826    44.658    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y202        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.736 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.092    44.828    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X23Y202        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163    44.991 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.913    45.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X21Y207        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    46.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.180    47.207    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X20Y212        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051    47.258 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid[1]_i_1/O
                         net (fo=1, routed)           0.072    47.330    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[1]
    SLICE_X20Y212        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.989    84.723    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X20Y212        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[1]/C
                         clock pessimism              0.549    85.272    
                         clock uncertainty           -0.374    84.898    
    SLICE_X20Y212        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    84.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[1]
  -------------------------------------------------------------------
                         required time                         84.923    
                         arrival time                         -47.330    
  -------------------------------------------------------------------
                         slack                                 37.594    

Slack (MET) :             37.621ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.645ns  (logic 0.430ns (16.260%)  route 2.215ns (83.740%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 84.723 - 80.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 44.658 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.826ns (routing 0.767ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.989ns (routing 1.301ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.826    44.658    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y202        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.736 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.092    44.828    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X23Y202        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163    44.991 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.913    45.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X21Y207        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    46.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.180    47.207    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X20Y212        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066    47.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid[0]_i_1/O
                         net (fo=1, routed)           0.030    47.303    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[0]
    SLICE_X20Y212        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.989    84.723    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X20Y212        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[0]/C
                         clock pessimism              0.549    85.272    
                         clock uncertainty           -0.374    84.898    
    SLICE_X20Y212        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    84.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[0]
  -------------------------------------------------------------------
                         required time                         84.923    
                         arrival time                         -47.303    
  -------------------------------------------------------------------
                         slack                                 37.621    

Slack (MET) :             37.662ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.592ns  (logic 0.488ns (18.828%)  route 2.104ns (81.173%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 84.712 - 80.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 44.658 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.826ns (routing 0.767ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.978ns (routing 1.301ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.826    44.658    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y202        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.736 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.092    44.828    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X23Y202        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163    44.991 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.913    45.904    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X21Y207        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    46.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.050    47.077    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X19Y210        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124    47.201 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid[27]_i_1/O
                         net (fo=1, routed)           0.049    47.250    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[27]
    SLICE_X19Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.978    84.712    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X19Y210        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[27]/C
                         clock pessimism              0.549    85.261    
                         clock uncertainty           -0.374    84.887    
    SLICE_X19Y210        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    84.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[27]
  -------------------------------------------------------------------
                         required time                         84.912    
                         arrival time                         -47.250    
  -------------------------------------------------------------------
                         slack                                 37.662    

Slack (MET) :             37.693ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.602ns  (logic 0.480ns (18.446%)  route 2.122ns (81.554%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 84.837 - 80.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 44.658 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.826ns (routing 0.767ns, distribution 1.059ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.301ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.826    44.658    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y202        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.736 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.092    44.828    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X23Y202        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163    44.991 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.839    45.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X22Y206        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    45.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.371    46.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X23Y215        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    46.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.820    47.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X22Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.103    84.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.549    85.386    
                         clock uncertainty           -0.374    85.012    
    SLICE_X22Y257        FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    84.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         84.953    
                         arrival time                         -47.260    
  -------------------------------------------------------------------
                         slack                                 37.693    

Slack (MET) :             37.693ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.602ns  (logic 0.480ns (18.446%)  route 2.122ns (81.554%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 84.837 - 80.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 44.658 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.826ns (routing 0.767ns, distribution 1.059ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.301ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.826    44.658    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y202        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.736 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.092    44.828    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X23Y202        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163    44.991 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.839    45.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X22Y206        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    45.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.371    46.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X23Y215        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    46.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.820    47.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X22Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.103    84.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.549    85.386    
                         clock uncertainty           -0.374    85.012    
    SLICE_X22Y257        FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    84.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         84.953    
                         arrival time                         -47.260    
  -------------------------------------------------------------------
                         slack                                 37.693    

Slack (MET) :             37.693ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.602ns  (logic 0.480ns (18.446%)  route 2.122ns (81.554%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 84.837 - 80.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 44.658 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.826ns (routing 0.767ns, distribution 1.059ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.301ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.826    44.658    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y202        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.736 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.092    44.828    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X23Y202        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163    44.991 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.839    45.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X22Y206        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    45.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.371    46.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X23Y215        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    46.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.820    47.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X22Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.103    84.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.549    85.386    
                         clock uncertainty           -0.374    85.012    
    SLICE_X22Y257        FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    84.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         84.953    
                         arrival time                         -47.260    
  -------------------------------------------------------------------
                         slack                                 37.693    

Slack (MET) :             37.693ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.602ns  (logic 0.480ns (18.446%)  route 2.122ns (81.554%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 84.837 - 80.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 44.658 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.826ns (routing 0.767ns, distribution 1.059ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.301ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.826    44.658    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y202        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.736 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.092    44.828    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X23Y202        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163    44.991 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.839    45.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X22Y206        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    45.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.371    46.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X23Y215        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    46.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.820    47.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X22Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.103    84.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.549    85.386    
                         clock uncertainty           -0.374    85.012    
    SLICE_X22Y257        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    84.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         84.953    
                         arrival time                         -47.260    
  -------------------------------------------------------------------
                         slack                                 37.693    

Slack (MET) :             37.693ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.601ns  (logic 0.480ns (18.453%)  route 2.121ns (81.547%))
  Logic Levels:           3  (LUT2=2 LUT5=1)
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 84.837 - 80.000 ) 
    Source Clock Delay      (SCD):    4.658ns = ( 44.658 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.826ns (routing 0.767ns, distribution 1.059ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.301ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.826    44.658    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y202        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.736 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          0.092    44.828    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X23Y202        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163    44.991 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.839    45.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X22Y206        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    45.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.371    46.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X23Y215        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150    46.440 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.819    47.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X22Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.103    84.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.549    85.386    
                         clock uncertainty           -0.374    85.012    
    SLICE_X22Y257        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    84.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         84.952    
                         arrival time                         -47.259    
  -------------------------------------------------------------------
                         slack                                 37.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.058ns (41.309%)  route 0.082ns (58.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.723ns
    Source Clock Delay      (SCD):    4.861ns
    Clock Pessimism Removal (CPR):    0.806ns
  Clock Net Delay (Source):      2.127ns (routing 1.301ns, distribution 0.826ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.429ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310     1.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707     2.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.127     4.861    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X29Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y264        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.919 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.082     5.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X29Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.454     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.409     5.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -0.806     4.917    
    SLICE_X29Y265        RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.059     4.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.976    
                         arrival time                           5.001    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.081ns (43.784%)  route 0.104ns (56.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.675ns
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.753ns
  Clock Net Delay (Source):      2.091ns (routing 1.301ns, distribution 0.790ns)
  Clock Net Delay (Destination): 2.361ns (routing 1.429ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310     1.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707     2.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.091     4.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X24Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y264        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[14]/Q
                         net (fo=1, routed)           0.082     4.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[14][14]
    SLICE_X25Y264        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     4.988 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[13]_i_1/O
                         net (fo=1, routed)           0.022     5.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_2
    SLICE_X25Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.454     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.361     5.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X25Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C
                         clock pessimism             -0.753     4.922    
    SLICE_X25Y264        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     4.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           5.010    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.052ns (43.333%)  route 0.068ns (56.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.667ns
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Net Delay (Source):      1.307ns (routing 0.783ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.871ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.307     3.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X26Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y264        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     3.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/Q
                         net (fo=1, routed)           0.052     3.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[12]
    SLICE_X25Y264        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     3.256 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[11]_i_1/O
                         net (fo=1, routed)           0.016     3.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_4
    SLICE_X25Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.465     3.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X25Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism             -0.473     3.195    
    SLICE_X25Y264        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.172%)  route 0.033ns (35.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.666ns
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Net Delay (Source):      1.303ns (routing 0.783ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.871ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.303     3.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X25Y266        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y266        FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/Q
                         net (fo=4, routed)           0.027     3.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0]
    SLICE_X25Y266        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.020     3.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[1]_i_1/O
                         net (fo=1, routed)           0.006     3.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/next_fwft_state__0[1]
    SLICE_X25Y266        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.464     3.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X25Y266        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.510     3.157    
    SLICE_X25Y266        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.058ns (36.379%)  route 0.101ns (63.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.683ns
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.802ns
  Clock Net Delay (Source):      2.093ns (routing 1.301ns, distribution 0.792ns)
  Clock Net Delay (Destination): 2.369ns (routing 1.429ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310     1.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707     2.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.093     4.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y258        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/Q
                         net (fo=6, routed)           0.101     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/Q[2]
    SLICE_X22Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.454     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.369     5.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism             -0.802     4.881    
    SLICE_X22Y257        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     4.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.943    
                         arrival time                           4.986    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Net Delay (Source):      1.266ns (routing 0.783ns, distribution 0.483ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.871ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.266     3.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y202        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/Q
                         net (fo=2, routed)           0.027     3.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]
    SLICE_X22Y202        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     3.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.015     3.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.427     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism             -0.512     3.117    
    SLICE_X22Y202        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.735%)  route 0.065ns (63.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.661ns
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Net Delay (Source):      1.302ns (routing 0.783ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.459ns (routing 0.871ns, distribution 0.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.302     3.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y261        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y261        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.065     3.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X23Y262        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.459     3.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X23Y262        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -0.501     3.160    
    SLICE_X23Y262        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     3.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.207    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.255%)  route 0.066ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.628ns
    Source Clock Delay      (SCD):    3.115ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Net Delay (Source):      1.269ns (routing 0.783ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.871ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.269     3.115    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X22Y206        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y206        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[27]/Q
                         net (fo=2, routed)           0.066     3.219    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid[27]
    SLICE_X22Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.426     3.628    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X22Y208        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[26]/C
                         clock pessimism             -0.501     3.128    
    SLICE_X22Y208        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     3.175    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/temp_curid_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.342%)  route 0.045ns (45.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.630ns
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.265ns (routing 0.783ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.871ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.265     3.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X22Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y207        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[25]/Q
                         net (fo=3, routed)           0.029     3.178    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[25]
    SLICE_X22Y207        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     3.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[25]_i_1/O
                         net (fo=1, routed)           0.016     3.208    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[25]_i_1_n_0
    SLICE_X22Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.427     3.630    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X22Y207        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[25]/C
                         clock pessimism             -0.513     3.117    
    SLICE_X22Y207        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.163    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Net Delay (Source):      1.013ns (routing 0.421ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.144ns (routing 0.467ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.013     2.585    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X26Y196        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y196        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.623 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[28]/Q
                         net (fo=1, routed)           0.061     2.684    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg[28]
    SLICE_X26Y196        FDSE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.144     3.044    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]_0
    SLICE_X26Y196        FDSE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[27]/C
                         clock pessimism             -0.453     2.591    
    SLICE_X26Y196        FDSE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.638    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.638    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         80.000      78.710     BUFGCE_X0Y20   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/I
Min Period        n/a     BUFGCE/I    n/a            1.290         80.000      78.710     BUFGCE_X0Y1    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         80.000      78.936     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         80.000      78.936     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         80.000      78.936     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         80.000      78.936     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         80.000      78.936     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         80.000      78.936     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         80.000      78.936     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         80.000      78.936     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         40.000      39.468     SLICE_X29Y265  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.405ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.099ns (27.574%)  route 0.260ns (72.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 11.508 - 10.000 ) 
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.487ns (routing 0.280ns, distribution 1.207ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.251ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.188     2.000    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X30Y61         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.099 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.072     2.171    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.310    11.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism              0.217    11.725    
                         clock uncertainty           -0.174    11.551    
    SLICE_X30Y61         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.576    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         11.576    
                         arrival time                          -2.171    
  -------------------------------------------------------------------
                         slack                                  9.405    

Slack (MET) :             38.023ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        2.002ns  (logic 0.228ns (11.388%)  route 1.774ns (88.612%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y196                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y196        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.175     1.255    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X25Y67         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.305 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.532     1.837    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X27Y58         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     1.935 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[2][0]_i_1/O
                         net (fo=1, routed)           0.067     2.002    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[2][0]_i_1_n_0
    SLICE_X27Y58         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X27Y58         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -2.002    
  -------------------------------------------------------------------
                         slack                                 38.023    

Slack (MET) :             38.074ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.951ns  (logic 0.231ns (11.839%)  route 1.720ns (88.161%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y196                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y196        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.175     1.255    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X25Y67         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.305 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.487     1.792    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X27Y58         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     1.893 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_1/O
                         net (fo=1, routed)           0.058     1.951    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_1_n_0
    SLICE_X27Y58         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X27Y58         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.951    
  -------------------------------------------------------------------
                         slack                                 38.074    

Slack (MET) :             38.076ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[23][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.949ns  (logic 0.181ns (9.289%)  route 1.768ns (90.711%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y196                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y196        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.175     1.255    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X25Y67         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.305 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.521     1.826    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X27Y61         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     1.877 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[23][0]_i_1/O
                         net (fo=1, routed)           0.072     1.949    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[23][0]_i_1_n_0
    SLICE_X27Y61         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X27Y61         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[23][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                 38.076    

Slack (MET) :             38.078ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.947ns  (logic 0.230ns (11.812%)  route 1.717ns (88.188%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y196                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y196        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.175     1.255    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X25Y67         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.305 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.483     1.788    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X27Y58         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.888 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[1][0]_i_1/O
                         net (fo=1, routed)           0.059     1.947    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[1][0]_i_1_n_0
    SLICE_X27Y58         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X27Y58         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 38.078    

Slack (MET) :             38.080ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[24][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.945ns  (logic 0.181ns (9.308%)  route 1.764ns (90.692%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y196                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y196        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.175     1.255    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X25Y67         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.305 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.523     1.828    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X27Y61         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     1.879 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[24][0]_i_1/O
                         net (fo=1, routed)           0.066     1.945    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[24][0]_i_1_n_0
    SLICE_X27Y61         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X27Y61         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[24][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.945    
  -------------------------------------------------------------------
                         slack                                 38.080    

Slack (MET) :             38.082ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.943ns  (logic 0.181ns (9.314%)  route 1.762ns (90.686%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y196                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y196        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.175     1.255    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X25Y67         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.305 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.520     1.825    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X29Y59         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     1.876 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[6][0]_i_1/O
                         net (fo=1, routed)           0.067     1.943    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[6][0]_i_1_n_0
    SLICE_X29Y59         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X29Y59         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[6][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.943    
  -------------------------------------------------------------------
                         slack                                 38.082    

Slack (MET) :             38.087ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.938ns  (logic 0.181ns (9.340%)  route 1.757ns (90.660%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y196                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y196        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.175     1.255    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X25Y67         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.305 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.510     1.815    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X29Y58         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     1.866 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[3][0]_i_1/O
                         net (fo=1, routed)           0.072     1.938    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[3][0]_i_1_n_0
    SLICE_X29Y58         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X29Y58         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                 38.087    

Slack (MET) :             38.094ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[31][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.931ns  (logic 0.181ns (9.371%)  route 1.750ns (90.629%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y196                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y196        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.175     1.255    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X25Y67         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.305 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.508     1.813    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X27Y63         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     1.864 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[31][0]_i_1/O
                         net (fo=1, routed)           0.067     1.931    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[31][0]_i_1_n_0
    SLICE_X27Y63         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X27Y63         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[31][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.931    
  -------------------------------------------------------------------
                         slack                                 38.094    

Slack (MET) :             38.122ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.903ns  (logic 0.183ns (9.616%)  route 1.720ns (90.384%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y196                                     0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X24Y196        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           1.175     1.255    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X25Y67         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.305 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          0.487     1.792    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X29Y59         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     1.845 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[4][0]_i_1/O
                         net (fo=1, routed)           0.058     1.903    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[4][0]_i_1_n_0
    SLICE_X29Y59         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X29Y59         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    40.025    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[4][0]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                 38.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@40.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.148ns  (logic 0.041ns (27.763%)  route 0.107ns (72.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 41.142 - 40.000 ) 
    Source Clock Delay      (SCD):    1.031ns = ( 41.031 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      0.820ns (routing 0.152ns, distribution 0.668ns)
  Clock Net Delay (Destination): 0.928ns (routing 0.171ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155    40.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017    40.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.820    40.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039    41.031 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.081    41.112    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X30Y61         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.041    41.153 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.026    41.179    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X30Y61         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196    40.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018    40.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.928    41.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism             -0.144    40.998    
    SLICE_X30Y61         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046    41.044    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                        -41.044    
                         arrival time                          41.179    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack        9.592ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.592ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.433ns  (logic 0.076ns (17.552%)  route 0.357ns (82.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y268                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X30Y268        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.357     0.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X30Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y268        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  9.592    

Slack (MET) :             9.653ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.372ns  (logic 0.077ns (20.699%)  route 0.295ns (79.301%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y267                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X26Y267        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.295     0.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X26Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y267        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  9.653    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.355ns  (logic 0.078ns (21.972%)  route 0.277ns (78.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y267                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X29Y267        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.277     0.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X29Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y267        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.340ns  (logic 0.080ns (23.529%)  route 0.260ns (76.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y267                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X29Y267        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.260     0.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X30Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y267        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  9.685    

Slack (MET) :             9.689ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.336ns  (logic 0.078ns (23.214%)  route 0.258ns (76.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y268                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X26Y268        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.258     0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X25Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y268        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  9.689    

Slack (MET) :             9.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.286ns  (logic 0.077ns (26.923%)  route 0.209ns (73.077%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y267                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X29Y267        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.209     0.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X28Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y268        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  9.739    

Slack (MET) :             9.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.285ns  (logic 0.078ns (27.368%)  route 0.207ns (72.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y267                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X26Y267        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.207     0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X26Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y267        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  9.740    

Slack (MET) :             9.781ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.244ns  (logic 0.077ns (31.557%)  route 0.167ns (68.443%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y268                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X26Y268        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.167     0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X25Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y268        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  9.781    

Slack (MET) :             37.829ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        2.196ns  (logic 0.228ns (10.383%)  route 1.968ns (89.617%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59                                      0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X28Y59         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=8, routed)           1.920     1.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tdi
    SLICE_X19Y205        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     2.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.048     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X19Y205        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X19Y205        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    40.025    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                 37.829    

Slack (MET) :             37.989ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        2.036ns  (logic 0.079ns (3.879%)  route 1.957ns (96.121%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59                                      0.000     0.000 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X28Y59         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=8, routed)           1.957     2.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X26Y213        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X26Y213        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    40.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg
  -------------------------------------------------------------------
                         required time                         40.025    
                         arrival time                          -2.036    
  -------------------------------------------------------------------
                         slack                                 37.989    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       36.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.842ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.618ns  (logic 0.448ns (12.384%)  route 3.170ns (87.616%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 84.794 - 80.000 ) 
    Source Clock Delay      (SCD):    4.735ns = ( 44.735 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.824ns (routing 0.767ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.060ns (routing 1.301ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.824    44.656    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    44.735 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.647    45.382    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    45.534 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.062    46.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y206        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099    46.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.774    47.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X23Y204        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052    47.522 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.620    48.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X23Y204        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145    48.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.066    48.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X23Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.060    84.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X23Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.549    85.343    
                         clock uncertainty           -0.174    85.169    
    SLICE_X23Y204        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    85.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         85.194    
                         arrival time                         -48.353    
  -------------------------------------------------------------------
                         slack                                 36.842    

Slack (MET) :             37.288ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.171ns  (logic 0.396ns (12.489%)  route 2.775ns (87.511%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 84.794 - 80.000 ) 
    Source Clock Delay      (SCD):    4.735ns = ( 44.735 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.824ns (routing 0.767ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.060ns (routing 1.301ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.824    44.656    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    44.735 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.647    45.382    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    45.534 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.062    46.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y206        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099    46.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.993    47.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X23Y204        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145    47.834 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.072    47.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X23Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.060    84.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X23Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.549    85.343    
                         clock uncertainty           -0.174    85.169    
    SLICE_X23Y204        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    85.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         85.194    
                         arrival time                         -47.906    
  -------------------------------------------------------------------
                         slack                                 37.288    

Slack (MET) :             37.336ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.109ns  (logic 0.277ns (8.911%)  route 2.832ns (91.089%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 84.779 - 80.000 ) 
    Source Clock Delay      (SCD):    4.735ns = ( 44.735 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.824ns (routing 0.767ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.045ns (routing 1.301ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.824    44.656    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    44.735 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.647    45.382    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    45.534 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.723    46.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X22Y204        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    46.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.412    47.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X22Y202        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089    47.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.049    47.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.045    84.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.549    85.328    
                         clock uncertainty           -0.174    85.154    
    SLICE_X22Y202        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    85.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         85.179    
                         arrival time                         -47.844    
  -------------------------------------------------------------------
                         slack                                 37.336    

Slack (MET) :             37.363ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.082ns  (logic 0.284ns (9.216%)  route 2.798ns (90.784%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 84.779 - 80.000 ) 
    Source Clock Delay      (SCD):    4.735ns = ( 44.735 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.824ns (routing 0.767ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.045ns (routing 1.301ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.824    44.656    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    44.735 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.647    45.382    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    45.534 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.723    46.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X22Y204        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    46.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.412    47.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X22Y202        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096    47.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.015    47.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.045    84.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.549    85.328    
                         clock uncertainty           -0.174    85.154    
    SLICE_X22Y202        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    85.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         85.179    
                         arrival time                         -47.817    
  -------------------------------------------------------------------
                         slack                                 37.363    

Slack (MET) :             37.496ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.964ns  (logic 0.400ns (13.497%)  route 2.564ns (86.503%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 84.794 - 80.000 ) 
    Source Clock Delay      (SCD):    4.735ns = ( 44.735 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.824ns (routing 0.767ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.060ns (routing 1.301ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.824    44.656    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    44.735 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.647    45.382    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    45.534 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.062    46.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y206        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099    46.695 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.795    47.491    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X23Y204        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149    47.640 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.059    47.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X23Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.060    84.794    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X23Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.549    85.343    
                         clock uncertainty           -0.174    85.169    
    SLICE_X23Y204        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    85.194    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         85.194    
                         arrival time                         -47.699    
  -------------------------------------------------------------------
                         slack                                 37.496    

Slack (MET) :             37.755ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.706ns  (logic 0.276ns (10.199%)  route 2.430ns (89.801%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 84.796 - 80.000 ) 
    Source Clock Delay      (SCD):    4.735ns = ( 44.735 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.824ns (routing 0.767ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.062ns (routing 1.301ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.824    44.656    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    44.735 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.647    45.382    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    45.534 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.723    46.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X22Y204        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    46.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.988    47.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X23Y203        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088    47.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.072    47.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X23Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.062    84.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X23Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.549    85.345    
                         clock uncertainty           -0.174    85.171    
    SLICE_X23Y203        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    85.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         85.196    
                         arrival time                         -47.441    
  -------------------------------------------------------------------
                         slack                                 37.755    

Slack (MET) :             37.761ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.700ns  (logic 0.276ns (10.222%)  route 2.424ns (89.779%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 84.796 - 80.000 ) 
    Source Clock Delay      (SCD):    4.735ns = ( 44.735 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.824ns (routing 0.767ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.062ns (routing 1.301ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.824    44.656    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    44.735 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.647    45.382    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    45.534 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.723    46.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X22Y204        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    46.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.988    47.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X23Y203        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088    47.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.066    47.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X23Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.062    84.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X23Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.549    85.345    
                         clock uncertainty           -0.174    85.171    
    SLICE_X23Y203        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    85.196    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         85.196    
                         arrival time                         -47.435    
  -------------------------------------------------------------------
                         slack                                 37.761    

Slack (MET) :             37.818ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.610ns  (logic 0.218ns (8.351%)  route 2.392ns (91.649%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 84.763 - 80.000 ) 
    Source Clock Delay      (SCD):    4.735ns = ( 44.735 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.824ns (routing 0.767ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.029ns (routing 1.301ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.824    44.656    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    44.735 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.647    45.382    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    45.534 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.730    47.265    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X22Y212        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066    47.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.015    47.346    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X22Y212        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.029    84.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X22Y212        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.549    85.312    
                         clock uncertainty           -0.174    85.138    
    SLICE_X22Y212        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    85.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         85.163    
                         arrival time                         -47.346    
  -------------------------------------------------------------------
                         slack                                 37.818    

Slack (MET) :             37.856ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.589ns  (logic 0.239ns (9.233%)  route 2.350ns (90.767%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 84.779 - 80.000 ) 
    Source Clock Delay      (SCD):    4.735ns = ( 44.735 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.824ns (routing 0.767ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.045ns (routing 1.301ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.824    44.656    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    44.735 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.647    45.382    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    45.534 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.723    46.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X22Y204        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    46.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.930    47.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X22Y202        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051    47.275 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.049    47.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.045    84.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.549    85.328    
                         clock uncertainty           -0.174    85.154    
    SLICE_X22Y202        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    85.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         85.179    
                         arrival time                         -47.324    
  -------------------------------------------------------------------
                         slack                                 37.856    

Slack (MET) :             37.918ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.527ns  (logic 0.223ns (8.826%)  route 2.304ns (91.174%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 84.779 - 80.000 ) 
    Source Clock Delay      (SCD):    4.735ns = ( 44.735 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.824ns (routing 0.767ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.045ns (routing 1.301ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.824    44.656    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    44.735 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.647    45.382    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152    45.534 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.723    46.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X22Y204        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036    46.293 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.883    47.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X22Y202        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035    47.212 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.050    47.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.045    84.779    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.549    85.328    
                         clock uncertainty           -0.174    85.154    
    SLICE_X22Y202        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    85.179    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         85.179    
                         arrival time                         -47.262    
  -------------------------------------------------------------------
                         slack                                 37.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.090ns (7.393%)  route 1.127ns (92.607%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.007ns (routing 0.421ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.871ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.007     2.580    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.619 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.307     2.926    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     2.987 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.365     3.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X22Y204        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     3.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.439     3.805    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X22Y202        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     3.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.017     3.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.427     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism             -0.337     3.292    
    SLICE_X22Y202        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.099ns (7.937%)  route 1.148ns (92.063%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.007ns (routing 0.421ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.871ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.007     2.580    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.619 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.307     2.926    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     2.987 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.365     3.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X22Y204        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     3.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.462     3.828    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X22Y202        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     3.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.015     3.866    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.427     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism             -0.337     3.292    
    SLICE_X22Y202        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.866    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.110ns (8.689%)  route 1.156ns (91.311%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.007ns (routing 0.421ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.871ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.007     2.580    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.619 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.307     2.926    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     2.987 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.366     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y204        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.035     3.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.457     3.845    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X23Y204        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     3.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.026     3.885    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X23Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.442     3.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X23Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/C
                         clock pessimism             -0.337     3.307    
    SLICE_X23Y204        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.111ns (8.567%)  route 1.185ns (91.433%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.007ns (routing 0.421ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.443ns (routing 0.871ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.007     2.580    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.619 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.307     2.926    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     2.987 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.365     3.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X22Y204        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     3.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.489     3.855    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X23Y203        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     3.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.024     3.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X23Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.443     3.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X23Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -0.337     3.308    
    SLICE_X23Y203        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.354    
                         arrival time                           3.914    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.081ns (6.367%)  route 1.191ns (93.633%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.007ns (routing 0.421ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.871ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.007     2.580    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.619 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.307     2.926    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     2.987 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.878     3.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X22Y212        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     3.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.006     3.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X22Y212        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.417     3.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X22Y212        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.337     3.282    
    SLICE_X22Y212        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.111ns (8.554%)  route 1.187ns (91.446%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.645ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.007ns (routing 0.421ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.443ns (routing 0.871ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.007     2.580    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.619 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.307     2.926    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     2.987 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.365     3.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X22Y204        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     3.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.489     3.855    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X23Y203        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     3.890 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.026     3.916    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X23Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.443     3.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X23Y203        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism             -0.337     3.308    
    SLICE_X23Y203        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     3.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.354    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.117ns (8.831%)  route 1.208ns (91.169%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.007ns (routing 0.421ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.871ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.007     2.580    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.619 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.307     2.926    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     2.987 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.365     3.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X22Y204        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     3.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.515     3.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X23Y204        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.041     3.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.021     3.944    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X23Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.442     3.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X23Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/C
                         clock pessimism             -0.337     3.307    
    SLICE_X23Y204        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.109ns (7.311%)  route 1.382ns (92.689%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.007ns (routing 0.421ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.871ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.007     2.580    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.619 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.307     2.926    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     2.987 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.365     3.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X22Y204        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     3.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.704     4.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X22Y202        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     4.104 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.006     4.110    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.427     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism             -0.337     3.292    
    SLICE_X22Y202        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.339    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.339    
                         arrival time                           4.110    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.111ns (7.386%)  route 1.392ns (92.614%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.007ns (routing 0.421ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.871ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.007     2.580    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.619 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.307     2.926    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     2.987 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.365     3.351    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X22Y204        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     3.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.704     4.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X22Y202        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     4.106 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.016     4.122    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.427     3.629    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X22Y202        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism             -0.337     3.292    
    SLICE_X22Y202        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           4.122    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.178ns (10.303%)  route 1.550ns (89.697%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.007ns (routing 0.421ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.442ns (routing 0.871ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.007     2.580    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.619 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.307     2.926    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X23Y203        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     2.987 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.532     3.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X23Y206        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.036     3.555 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.379     3.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X23Y204        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     3.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.307     4.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X23Y204        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.059     4.322 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.024     4.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X23Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.442     3.644    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X23Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/C
                         clock pessimism             -0.337     3.307    
    SLICE_X23Y204        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           4.346    
  -------------------------------------------------------------------
                         slack                                  0.994    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target_reg[223]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.078ns (2.641%)  route 2.875ns (97.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 11.530 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.538ns (routing 0.280ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.332ns (routing 0.251ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.538     1.785    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X26Y261        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y261        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.863 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=568, routed)         2.875     4.739    design_1_i/rpn_LAN_sequence_num_0/inst/i_ap_rst_n
    SLICE_X26Y224        FDPE                                         f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target_reg[223]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.332    11.530    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X26Y224        FDPE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target_reg[223]/C
                         clock pessimism              0.086    11.616    
                         clock uncertainty           -0.174    11.442    
    SLICE_X26Y224        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    11.376    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_nodes_to_target_reg[223]
  -------------------------------------------------------------------
                         required time                         11.376    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[222]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.078ns (2.610%)  route 2.911ns (97.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 11.597 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.538ns (routing 0.280ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.251ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.538     1.785    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X26Y261        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y261        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.863 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=568, routed)         2.911     4.774    design_1_i/rpn_LAN_sequence_num_0/inst/i_ap_rst_n
    SLICE_X19Y226        FDPE                                         f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[222]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.399    11.597    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X19Y226        FDPE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[222]/C
                         clock pessimism              0.086    11.683    
                         clock uncertainty           -0.174    11.509    
    SLICE_X19Y226        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    11.443    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[222]
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                          -4.774    
  -------------------------------------------------------------------
                         slack                                  6.669    

Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[233]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.078ns (2.610%)  route 2.911ns (97.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 11.597 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.538ns (routing 0.280ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.251ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.538     1.785    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X26Y261        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y261        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.863 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=568, routed)         2.911     4.774    design_1_i/rpn_LAN_sequence_num_0/inst/i_ap_rst_n
    SLICE_X19Y226        FDPE                                         f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[233]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.399    11.597    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X19Y226        FDPE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[233]/C
                         clock pessimism              0.086    11.683    
                         clock uncertainty           -0.174    11.509    
    SLICE_X19Y226        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066    11.443    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[233]
  -------------------------------------------------------------------
                         required time                         11.443    
                         arrival time                          -4.774    
  -------------------------------------------------------------------
                         slack                                  6.669    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[80]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.078ns (2.689%)  route 2.822ns (97.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 11.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.538ns (routing 0.280ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.251ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.538     1.785    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X26Y261        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y261        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.863 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=568, routed)         2.822     4.686    design_1_i/rpn_LAN_sequence_num_0/inst/i_ap_rst_n
    SLICE_X26Y225        FDPE                                         f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[80]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.333    11.531    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X26Y225        FDPE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[80]/C
                         clock pessimism              0.086    11.617    
                         clock uncertainty           -0.174    11.443    
    SLICE_X26Y225        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    11.377    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[80]
  -------------------------------------------------------------------
                         required time                         11.377    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[84]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.078ns (2.689%)  route 2.822ns (97.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 11.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.538ns (routing 0.280ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.251ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.538     1.785    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X26Y261        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y261        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.863 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=568, routed)         2.822     4.686    design_1_i/rpn_LAN_sequence_num_0/inst/i_ap_rst_n
    SLICE_X26Y225        FDPE                                         f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[84]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.333    11.531    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X26Y225        FDPE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[84]/C
                         clock pessimism              0.086    11.617    
                         clock uncertainty           -0.174    11.443    
    SLICE_X26Y225        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066    11.377    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[84]
  -------------------------------------------------------------------
                         required time                         11.377    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[85]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.078ns (2.689%)  route 2.822ns (97.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 11.531 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.538ns (routing 0.280ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.333ns (routing 0.251ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.538     1.785    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X26Y261        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y261        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.863 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=568, routed)         2.822     4.686    design_1_i/rpn_LAN_sequence_num_0/inst/i_ap_rst_n
    SLICE_X26Y225        FDPE                                         f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[85]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.333    11.531    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X26Y225        FDPE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[85]/C
                         clock pessimism              0.086    11.617    
                         clock uncertainty           -0.174    11.443    
    SLICE_X26Y225        FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.066    11.377    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[85]
  -------------------------------------------------------------------
                         required time                         11.377    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[253]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.866ns  (logic 0.078ns (2.722%)  route 2.788ns (97.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 11.617 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.538ns (routing 0.280ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.419ns (routing 0.251ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.538     1.785    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X26Y261        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y261        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.863 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=568, routed)         2.788     4.651    design_1_i/rpn_LAN_sequence_num_0/inst/i_ap_rst_n
    SLICE_X18Y229        FDPE                                         f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[253]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.419    11.617    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X18Y229        FDPE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[253]/C
                         clock pessimism              0.086    11.703    
                         clock uncertainty           -0.174    11.529    
    SLICE_X18Y229        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    11.463    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[253]
  -------------------------------------------------------------------
                         required time                         11.463    
                         arrival time                          -4.651    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[235]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.078ns (2.723%)  route 2.787ns (97.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 11.616 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.538ns (routing 0.280ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.251ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.538     1.785    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X26Y261        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y261        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.863 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=568, routed)         2.787     4.650    design_1_i/rpn_LAN_sequence_num_0/inst/i_ap_rst_n
    SLICE_X18Y228        FDPE                                         f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[235]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.418    11.616    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X18Y228        FDPE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[235]/C
                         clock pessimism              0.086    11.702    
                         clock uncertainty           -0.174    11.528    
    SLICE_X18Y228        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    11.462    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[235]
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[237]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.078ns (2.723%)  route 2.787ns (97.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 11.616 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.538ns (routing 0.280ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.251ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.538     1.785    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X26Y261        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y261        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.863 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=568, routed)         2.787     4.650    design_1_i/rpn_LAN_sequence_num_0/inst/i_ap_rst_n
    SLICE_X18Y228        FDPE                                         f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[237]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.418    11.616    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X18Y228        FDPE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[237]/C
                         clock pessimism              0.086    11.702    
                         clock uncertainty           -0.174    11.528    
    SLICE_X18Y228        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066    11.462    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[237]
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[243]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.078ns (2.723%)  route 2.787ns (97.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.616ns = ( 11.616 - 10.000 ) 
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.538ns (routing 0.280ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.418ns (routing 0.251ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.538     1.785    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X26Y261        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y261        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.863 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=568, routed)         2.787     4.650    design_1_i/rpn_LAN_sequence_num_0/inst/i_ap_rst_n
    SLICE_X18Y228        FDPE                                         f  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[243]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    10.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.418    11.616    design_1_i/rpn_LAN_sequence_num_0/inst/i_clk
    SLICE_X18Y228        FDPE                                         r  design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[243]/C
                         clock pessimism              0.086    11.702    
                         clock uncertainty           -0.174    11.528    
    SLICE_X18Y228        FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.066    11.462    design_1_i/rpn_LAN_sequence_num_0/inst/r_LAN_seq_num_outstanding_reg[243]
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  6.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.325%)  route 0.115ns (74.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.840ns (routing 0.152ns, distribution 0.688ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.171ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.840     1.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y269        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y269        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.115     1.166    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X27Y270        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.946     1.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y270        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.104     1.056    
    SLICE_X27Y270        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.040ns (22.315%)  route 0.139ns (77.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.836ns (routing 0.152ns, distribution 0.684ns)
  Clock Net Delay (Destination): 0.951ns (routing 0.171ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.836     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y270        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y270        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.048 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X28Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.951     1.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X28Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.104     1.061    
    SLICE_X28Y267        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.040ns (22.315%)  route 0.139ns (77.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.836ns (routing 0.152ns, distribution 0.684ns)
  Clock Net Delay (Destination): 0.951ns (routing 0.171ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.836     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y270        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y270        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.048 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X28Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.951     1.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X28Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.104     1.061    
    SLICE_X28Y267        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    1.012ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.840ns (routing 0.152ns, distribution 0.688ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.171ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.840     1.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y269        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y269        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.117     1.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X23Y268        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.956     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X23Y268        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.132     1.038    
    SLICE_X23Y268        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.040ns (22.315%)  route 0.139ns (77.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.836ns (routing 0.152ns, distribution 0.684ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.171ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.836     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y270        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y270        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.048 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X28Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.947     1.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X28Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.104     1.057    
    SLICE_X28Y267        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.040ns (22.315%)  route 0.139ns (77.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.836ns (routing 0.152ns, distribution 0.684ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.171ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.836     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y270        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y270        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.048 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X28Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.947     1.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X28Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.104     1.057    
    SLICE_X28Y267        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.040ns (22.315%)  route 0.139ns (77.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.836ns (routing 0.152ns, distribution 0.684ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.171ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.836     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y270        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y270        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.048 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X28Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.947     1.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X28Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.104     1.057    
    SLICE_X28Y267        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.040ns (22.315%)  route 0.139ns (77.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.836ns (routing 0.152ns, distribution 0.684ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.171ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.836     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y270        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y270        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.048 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X28Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.947     1.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X28Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.104     1.057    
    SLICE_X28Y267        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.040ns (22.315%)  route 0.139ns (77.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.836ns (routing 0.152ns, distribution 0.684ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.171ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.836     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y270        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y270        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.048 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X28Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.947     1.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X28Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.104     1.057    
    SLICE_X28Y267        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.039ns (19.457%)  route 0.161ns (80.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    1.008ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.836ns (routing 0.152ns, distribution 0.684ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.171ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.836     1.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y270        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y270        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.047 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.161     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X27Y267        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.954     1.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X27Y267        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.104     1.064    
    SLICE_X27Y267        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       39.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.197ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.327ns  (logic 0.078ns (23.827%)  route 0.249ns (76.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 83.920 - 80.000 ) 
    Source Clock Delay      (SCD):    4.663ns = ( 44.663 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.831ns (routing 0.767ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.699ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.831    44.663    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y197        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y197        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.741 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.249    44.990    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X23Y196        FDPE                                         f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.623    83.920    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X23Y196        FDPE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism              0.707    84.627    
                         clock uncertainty           -0.374    84.254    
    SLICE_X23Y196        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    84.188    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                         84.188    
                         arrival time                         -44.990    
  -------------------------------------------------------------------
                         slack                                 39.197    

Slack (MET) :             39.197ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.327ns  (logic 0.078ns (23.827%)  route 0.249ns (76.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 83.920 - 80.000 ) 
    Source Clock Delay      (SCD):    4.663ns = ( 44.663 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.831ns (routing 0.767ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.699ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.831    44.663    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y197        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y197        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.741 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.249    44.990    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X23Y196        FDCE                                         f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.623    83.920    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X23Y196        FDCE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                         clock pessimism              0.707    84.627    
                         clock uncertainty           -0.374    84.254    
    SLICE_X23Y196        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    84.188    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]
  -------------------------------------------------------------------
                         required time                         84.188    
                         arrival time                         -44.990    
  -------------------------------------------------------------------
                         slack                                 39.197    

Slack (MET) :             39.197ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.327ns  (logic 0.078ns (23.827%)  route 0.249ns (76.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 83.920 - 80.000 ) 
    Source Clock Delay      (SCD):    4.663ns = ( 44.663 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.831ns (routing 0.767ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.699ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.831    44.663    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y197        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y197        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.741 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.249    44.990    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X23Y196        FDCE                                         f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.623    83.920    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X23Y196        FDCE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                         clock pessimism              0.707    84.627    
                         clock uncertainty           -0.374    84.254    
    SLICE_X23Y196        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    84.188    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]
  -------------------------------------------------------------------
                         required time                         84.188    
                         arrival time                         -44.990    
  -------------------------------------------------------------------
                         slack                                 39.197    

Slack (MET) :             39.197ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.327ns  (logic 0.078ns (23.827%)  route 0.249ns (76.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 83.920 - 80.000 ) 
    Source Clock Delay      (SCD):    4.663ns = ( 44.663 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.831ns (routing 0.767ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.699ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.831    44.663    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y197        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y197        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.741 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.249    44.990    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X23Y196        FDPE                                         f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.623    83.920    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X23Y196        FDPE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/C
                         clock pessimism              0.707    84.627    
                         clock uncertainty           -0.374    84.254    
    SLICE_X23Y196        FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.066    84.188    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]
  -------------------------------------------------------------------
                         required time                         84.188    
                         arrival time                         -44.990    
  -------------------------------------------------------------------
                         slack                                 39.197    

Slack (MET) :             39.197ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.327ns  (logic 0.078ns (23.827%)  route 0.249ns (76.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 83.920 - 80.000 ) 
    Source Clock Delay      (SCD):    4.663ns = ( 44.663 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.831ns (routing 0.767ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.699ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.831    44.663    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y197        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y197        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.741 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.249    44.990    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X23Y196        FDCE                                         f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.623    83.920    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X23Y196        FDCE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                         clock pessimism              0.707    84.627    
                         clock uncertainty           -0.374    84.254    
    SLICE_X23Y196        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    84.188    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]
  -------------------------------------------------------------------
                         required time                         84.188    
                         arrival time                         -44.990    
  -------------------------------------------------------------------
                         slack                                 39.197    

Slack (MET) :             39.197ns  (required time - arrival time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.327ns  (logic 0.078ns (23.827%)  route 0.249ns (76.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 83.920 - 80.000 ) 
    Source Clock Delay      (SCD):    4.663ns = ( 44.663 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.374ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.831ns (routing 0.767ns, distribution 1.064ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.699ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219    40.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028    40.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487    41.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    41.812 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992    42.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    42.832 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.831    44.663    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y197        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y197        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    44.741 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.249    44.990    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X23Y196        FDCE                                         f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.623    83.920    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X23Y196        FDCE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                         clock pessimism              0.707    84.627    
                         clock uncertainty           -0.374    84.254    
    SLICE_X23Y196        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    84.188    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]
  -------------------------------------------------------------------
                         required time                         84.188    
                         arrival time                         -44.990    
  -------------------------------------------------------------------
                         slack                                 39.197    

Slack (MET) :             78.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.234ns (14.979%)  route 1.328ns (85.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 84.837 - 80.000 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.324ns (routing 1.429ns, distribution 0.895ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.301ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.454     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.324     5.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X23Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y204        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.631     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state[0]
    SLICE_X22Y206        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     6.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.697     7.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y257        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.103    84.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.708    85.545    
                         clock uncertainty           -0.174    85.371    
    SLICE_X22Y257        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    85.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         85.305    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                 78.105    

Slack (MET) :             78.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.234ns (14.979%)  route 1.328ns (85.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 84.837 - 80.000 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.324ns (routing 1.429ns, distribution 0.895ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.301ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.454     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.324     5.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X23Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y204        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.631     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state[0]
    SLICE_X22Y206        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     6.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.697     7.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y257        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.103    84.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.708    85.545    
                         clock uncertainty           -0.174    85.371    
    SLICE_X22Y257        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    85.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         85.305    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                 78.105    

Slack (MET) :             78.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.234ns (14.979%)  route 1.328ns (85.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 84.837 - 80.000 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.324ns (routing 1.429ns, distribution 0.895ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.301ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.454     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.324     5.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X23Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y204        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.631     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state[0]
    SLICE_X22Y206        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     6.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.697     7.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y257        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.103    84.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.708    85.545    
                         clock uncertainty           -0.174    85.371    
    SLICE_X22Y257        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    85.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         85.305    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                 78.105    

Slack (MET) :             78.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.234ns (14.979%)  route 1.328ns (85.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 84.837 - 80.000 ) 
    Source Clock Delay      (SCD):    5.638ns
    Clock Pessimism Removal (CPR):    0.708ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.324ns (routing 1.429ns, distribution 0.895ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.301ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.454     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.324     5.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tck
    SLICE_X23Y204        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y204        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     5.714 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.631     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state[0]
    SLICE_X22Y206        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     6.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.697     7.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X22Y257        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS8_X0Y0             PS8                          0.000    80.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173    80.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    80.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310    81.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    81.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707    82.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413    82.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    82.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.103    84.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.708    85.545    
                         clock uncertainty           -0.174    85.371    
    SLICE_X22Y257        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    85.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         85.305    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                 78.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.040ns (27.517%)  route 0.105ns (72.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.667ns
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Net Delay (Source):      1.302ns (routing 0.783ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.871ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.302     3.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y267        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y267        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X26Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.465     3.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X26Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.473     3.195    
    SLICE_X26Y267        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     3.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.040ns (27.517%)  route 0.105ns (72.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.667ns
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Net Delay (Source):      1.302ns (routing 0.783ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.871ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.302     3.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y267        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y267        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X26Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.465     3.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X26Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.473     3.195    
    SLICE_X26Y267        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     3.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.040ns (27.517%)  route 0.105ns (72.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.667ns
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Net Delay (Source):      1.302ns (routing 0.783ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.871ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.302     3.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y267        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y267        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X26Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.465     3.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X26Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.473     3.195    
    SLICE_X26Y267        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     3.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.040ns (27.517%)  route 0.105ns (72.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.667ns
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Net Delay (Source):      1.302ns (routing 0.783ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.871ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.302     3.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y267        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y267        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X26Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.465     3.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X26Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.473     3.195    
    SLICE_X26Y267        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     3.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.040ns (27.517%)  route 0.105ns (72.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.667ns
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Net Delay (Source):      1.302ns (routing 0.783ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.871ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.302     3.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y267        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y267        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X26Y267        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.465     3.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X26Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.473     3.195    
    SLICE_X26Y267        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     3.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/CLR
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.137ns  (logic 0.038ns (27.762%)  route 0.099ns (72.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.047ns = ( 43.047 - 40.000 ) 
    Source Clock Delay      (SCD):    2.583ns = ( 42.583 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Net Delay (Source):      1.010ns (routing 0.421ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.467ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155    40.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017    40.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820    40.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039    41.031 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525    41.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    41.573 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.010    42.583    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X23Y197        FDRE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y197        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    42.621 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.099    42.720    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/RESET
    SLICE_X24Y196        FDCE                                         f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196    40.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018    40.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928    41.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051    41.193 f  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688    41.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    41.900 f  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=60, routed)          1.147    43.047    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X24Y196        FDCE                                         r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism             -0.439    42.608    
    SLICE_X24Y196        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020    42.588    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                        -42.588    
                         arrival time                          42.720    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.703%)  route 0.097ns (71.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.670ns
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Net Delay (Source):      1.302ns (routing 0.783ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.871ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.302     3.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y267        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y267        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.097     3.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X25Y266        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.468     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X25Y266        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.504     3.167    
    SLICE_X25Y266        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     3.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.147    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.703%)  route 0.097ns (71.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.670ns
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Net Delay (Source):      1.302ns (routing 0.783ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.871ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.302     3.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y267        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y267        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.097     3.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X25Y266        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.468     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X25Y266        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.504     3.167    
    SLICE_X25Y266        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     3.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -3.147    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.703%)  route 0.097ns (71.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.670ns
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Net Delay (Source):      1.302ns (routing 0.783ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.871ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.302     3.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y267        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y267        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.097     3.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X25Y266        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.468     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X25Y266        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.504     3.167    
    SLICE_X25Y266        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     3.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.147    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.703%)  route 0.097ns (71.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.670ns
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Net Delay (Source):      1.302ns (routing 0.783ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.871ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.302     3.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y267        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y267        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.186 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.097     3.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X25Y266        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.468     3.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X25Y266        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.504     3.167    
    SLICE_X25Y266        FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     3.147    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -3.147    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.136    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/debug_core/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.900ns  (logic 0.152ns (8.000%)  route 1.748ns (92.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.327ns (routing 0.251ns, distribution 1.076ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.464     1.464    design_1_i/debug_core/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y42         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.616 r  design_1_i/debug_core/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.284     1.900    design_1_i/debug_core/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y42         FDRE                                         r  design_1_i/debug_core/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.327     1.525    design_1_i/debug_core/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  design_1_i/debug_core/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/debug_core/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.061ns (6.531%)  route 0.873ns (93.469%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.952ns (routing 0.171ns, distribution 0.781ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.758     0.758    design_1_i/debug_core/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y42         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     0.819 r  design_1_i/debug_core/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.115     0.934    design_1_i/debug_core/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y42         FDRE                                         r  design_1_i/debug_core/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.952     1.166    design_1_i/debug_core/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y42         FDRE                                         r  design_1_i/debug_core/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           151 Endpoints
Min Delay           183 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.046ns  (logic 1.029ns (33.782%)  route 2.017ns (66.218%))
  Logic Levels:           33  (CARRY8=33)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.280ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.251ns, distribution 1.110ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.593     1.840    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X36Y243        SRLC32E                                      r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y243        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     2.227 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.521     2.748    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X38Y243        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.865 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.891    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y244        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.906 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.932    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y245        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.947 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.973    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y246        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.988 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.014    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y247        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.029 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.055    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y248        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.070 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.096    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y249        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.111 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.137    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y250        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.152 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.178    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y251        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.193 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.219    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y252        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.234 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.260    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y253        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.275 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.301    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y254        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.316 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.342    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y255        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.357 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.383    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y256        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.398 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.424    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y257        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.439 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.465    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y258        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.480 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.506    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y259        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.521 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.547    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y260        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.562 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.588    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y261        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.603 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.629    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y262        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.644 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.670    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y263        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.685 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.711    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y264        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.726 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.752    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y265        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.767 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.793    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y266        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.808 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.834    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y267        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.849 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.875    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y268        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.890 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.916    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y269        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.931 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     3.983    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y270        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.998 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.024    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y271        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.039 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.065    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y272        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.080 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.106    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y273        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.121 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.147    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/CI_I
    SLICE_X38Y274        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.162 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.188    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X38Y275        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.248 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.638     4.886    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X32Y248        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.361     1.559    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/CLK_I
    SLICE_X32Y248        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.098ns  (logic 0.658ns (31.363%)  route 1.440ns (68.637%))
  Logic Levels:           5  (CARRY8=5)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.686ns (routing 0.280ns, distribution 1.406ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.251ns, distribution 1.104ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.686     1.933    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X42Y252        SRLC32E                                      r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y252        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.327 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.348     2.675    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X42Y253        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.834 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.860    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X42Y254        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.875 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.901    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X42Y255        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.916 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.942    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X42Y256        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.957 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.983    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X42Y257        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     3.043 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.988     4.031    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X33Y246        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.355     1.553    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CLK_I
    SLICE_X33Y246        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.600ns  (logic 0.544ns (34.000%)  route 1.056ns (66.000%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.280ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.251ns, distribution 1.104ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.638     1.885    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X18Y239        SRL16E                                       r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y239        SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.376     2.261 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.429     2.690    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_4
    SLICE_X18Y240        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     2.783 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.809    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X18Y241        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.824 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.850    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X18Y242        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     2.910 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.575     3.485    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X29Y245        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.355     1.553    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CLK_I
    SLICE_X29Y245        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.468ns  (logic 0.628ns (42.779%)  route 0.840ns (57.221%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.280ns, distribution 1.392ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.251ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.672     1.919    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X18Y245        SRL16E                                       r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y245        SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.376     2.295 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.437     2.732    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_4
    SLICE_X18Y246        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     2.825 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.851    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X18Y247        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     2.911 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.328     3.239    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/DOUT_O
    SLICE_X19Y248        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.338 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.049     3.387    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X19Y248        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.416     1.614    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X19Y248        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.446ns  (logic 0.608ns (42.047%)  route 0.838ns (57.953%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.586ns (routing 0.280ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.363ns (routing 0.251ns, distribution 1.112ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.586     1.833    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X32Y245        SRLC32E                                      r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y245        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     2.225 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.318     2.543    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X30Y245        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.699 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.725    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X30Y246        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     2.785 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.494     3.279    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X22Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.363     1.561    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CLK_I
    SLICE_X22Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.390ns  (logic 0.511ns (36.763%)  route 0.879ns (63.237%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.280ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.251ns, distribution 1.104ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.609     1.856    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X23Y242        SRLC32E                                      r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y242        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     2.243 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.305     2.548    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X23Y241        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     2.672 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.574     3.246    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X29Y245        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.355     1.553    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X29Y245        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 0.704ns (52.381%)  route 0.640ns (47.619%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.652ns (routing 0.280ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.251ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.652     1.899    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X20Y246        SRLC32E                                      r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y246        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     2.291 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.363     2.654    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X21Y246        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     2.810 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.836    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X21Y247        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     2.896 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.236     3.132    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X19Y248        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.228 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.015     3.243    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X19Y248        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.416     1.614    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X19Y248        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.302ns  (logic 0.560ns (43.011%)  route 0.742ns (56.989%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.565ns (routing 0.280ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.251ns, distribution 1.104ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.565     1.812    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X35Y251        SRLC32E                                      r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y251        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.206 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.319     2.525    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X35Y252        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     2.691 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.423     3.114    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X33Y246        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.355     1.553    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X33Y246        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.247ns  (logic 0.511ns (40.978%)  route 0.736ns (59.022%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.567ns (routing 0.280ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.251ns, distribution 1.104ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.567     1.814    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X35Y245        SRLC32E                                      r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y245        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     2.201 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.305     2.506    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X35Y244        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     2.630 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.431     3.061    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X33Y245        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.355     1.553    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/CLK_I
    SLICE_X33Y245        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.126ns  (logic 0.484ns (42.998%)  route 0.642ns (57.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.683ns (routing 0.280ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.251ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.683     1.930    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/CFG_CLK_I
    SLICE_X18Y249        SRLC32E                                      r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y249        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     2.324 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.157     2.481    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.SRL_Q_0
    SLICE_X18Y248        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     2.571 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O_INST_0/O
                         net (fo=3, routed)           0.485     3.055    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/O
    SLICE_X19Y248        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.416     1.614    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X19Y248        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.083ns  (logic 0.039ns (47.115%)  route 0.044ns (52.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.846ns (routing 0.152ns, distribution 0.694ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.171ns, distribution 0.784ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.846     1.018    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_1
    SLICE_X26Y261        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y261        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.057 r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=3, routed)           0.044     1.100    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]_0
    SLICE_X26Y261        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.955     1.169    design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X26Y261        FDRE                                         r  design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.853ns (routing 0.152ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.171ns, distribution 0.794ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.853     1.025    design_1_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X27Y260        FDRE                                         r  design_1_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y260        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.064 r  design_1_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[0]/Q
                         net (fo=1, routed)           0.061     1.125    design_1_i/vio_0/inst/PROBE_IN_INST/probe_in_reg
    SLICE_X27Y260        FDRE                                         r  design_1_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.965     1.179    design_1_i/vio_0/inst/PROBE_IN_INST/out
    SLICE_X27Y260        FDRE                                         r  design_1_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/en_adv_trigger_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.041ns (39.166%)  route 0.064ns (60.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.859ns (routing 0.152ns, distribution 0.707ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.171ns, distribution 0.803ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.859     1.031    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X22Y247        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y247        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.072 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/Q
                         net (fo=2, routed)           0.064     1.136    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/en_adv_trigger_1
    SLICE_X22Y245        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/en_adv_trigger_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.974     1.188    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y245        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/en_adv_trigger_2_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.140%)  route 0.079ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.850ns (routing 0.152ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.171ns, distribution 0.785ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.850     1.022    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X25Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y244        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.061 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q
                         net (fo=2, routed)           0.079     1.139    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/capture_qual_ctrl_1[0]
    SLICE_X25Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.956     1.170    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X25Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.422%)  route 0.080ns (66.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    1.022ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.850ns (routing 0.152ns, distribution 0.698ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.171ns, distribution 0.785ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.850     1.022    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X25Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y244        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.062 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.080     1.141    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/capture_qual_ctrl_1[1]
    SLICE_X25Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.956     1.170    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X25Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.943%)  route 0.083ns (68.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.849ns (routing 0.152ns, distribution 0.697ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.171ns, distribution 0.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.849     1.021    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X22Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y244        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.060 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.083     1.143    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg
    SLICE_X22Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.958     1.172    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X22Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.040ns (32.081%)  route 0.085ns (67.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    1.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.849ns (routing 0.152ns, distribution 0.697ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.171ns, distribution 0.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.849     1.021    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X22Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y244        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.061 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.085     1.145    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X22Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.958     1.172    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X22Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.943%)  route 0.083ns (68.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.853ns (routing 0.152ns, distribution 0.701ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.171ns, distribution 0.792ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.853     1.025    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X28Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y244        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.064 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.083     1.147    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg
    SLICE_X28Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.963     1.177    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X28Y244        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.038ns (29.369%)  route 0.091ns (70.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    1.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.848ns (routing 0.152ns, distribution 0.696ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.171ns, distribution 0.788ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.848     1.020    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X26Y241        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y241        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.058 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.091     1.149    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in[2]
    SLICE_X26Y240        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.959     1.173    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X26Y240        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.967%)  route 0.083ns (68.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    1.032ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.860ns (routing 0.152ns, distribution 0.708ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.171ns, distribution 0.802ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.860     1.032    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X21Y248        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y248        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.071 r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[10]/Q
                         net (fo=1, routed)           0.083     1.154    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[10]
    SLICE_X21Y249        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.973     1.187    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X21Y249        FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_pl_0

Max Delay            79 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.754ns  (logic 0.289ns (38.329%)  route 0.465ns (61.671%))
  Logic Levels:           0  
  Clock Path Skew:        -4.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.409ns (routing 1.429ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.251ns, distribution 1.092ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.454     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.409     5.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y265        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.289     6.012 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.465     6.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X29Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.343     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.860ns  (logic 0.080ns (9.302%)  route 0.780ns (90.698%))
  Logic Levels:           0  
  Clock Path Skew:        -3.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    5.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.280ns (routing 1.429ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.251ns, distribution 1.154ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.454     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.280     5.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X19Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y267        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.780     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X19Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.405     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X19Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.695ns  (logic 0.288ns (41.439%)  route 0.407ns (58.561%))
  Logic Levels:           0  
  Clock Path Skew:        -4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.409ns (routing 1.429ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.251ns, distribution 1.093ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.454     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.409     5.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y265        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.288     6.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.407     6.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X29Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.344     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.304ns (46.841%)  route 0.345ns (53.159%))
  Logic Levels:           0  
  Clock Path Skew:        -4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.409ns (routing 1.429ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.251ns, distribution 1.093ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.454     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.409     5.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y265        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.304     6.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/O
                         net (fo=1, routed)           0.345     6.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X29Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.344     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.767ns  (logic 0.081ns (10.556%)  route 0.686ns (89.444%))
  Logic Levels:           0  
  Clock Path Skew:        -3.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.285ns (routing 1.429ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.251ns, distribution 1.154ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.454     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.285     5.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X19Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y267        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.686     6.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[2]
    SLICE_X19Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.405     1.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X19Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.748ns  (logic 0.081ns (10.829%)  route 0.667ns (89.171%))
  Logic Levels:           0  
  Clock Path Skew:        -3.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.285ns (routing 1.429ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.251ns, distribution 1.152ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.454     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.285     5.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X19Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y267        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     5.680 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.667     6.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[4]
    SLICE_X19Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.403     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X19Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.619ns  (logic 0.281ns (45.396%)  route 0.338ns (54.604%))
  Logic Levels:           0  
  Clock Path Skew:        -4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.409ns (routing 1.429ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.251ns, distribution 1.093ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.454     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.409     5.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y265        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281     6.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.338     6.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X29Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.344     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.734ns  (logic 0.079ns (10.767%)  route 0.655ns (89.233%))
  Logic Levels:           0  
  Clock Path Skew:        -3.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.281ns (routing 1.429ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.251ns, distribution 1.159ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.454     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.281     5.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X19Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y266        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     5.674 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.655     6.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X19Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.410     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X19Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.592ns  (logic 0.307ns (51.858%)  route 0.285ns (48.142%))
  Logic Levels:           0  
  Clock Path Skew:        -4.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.409ns (routing 1.429ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.251ns, distribution 1.093ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.454     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.409     5.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y265        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     6.030 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/O
                         net (fo=1, routed)           0.285     6.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X29Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.344     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.590ns  (logic 0.305ns (51.695%)  route 0.285ns (48.305%))
  Logic Levels:           0  
  Clock Path Skew:        -4.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.409ns (routing 1.429ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.251ns, distribution 1.092ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.487     1.734    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.812 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.992     2.804    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.832 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.454     3.286    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.314 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.409     5.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X29Y265        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y265        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     6.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.285     6.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X29Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.343     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        -1.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.259ns (routing 0.783ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.171ns, distribution 0.816ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.259     3.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X19Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y267        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     3.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.059     3.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[5]
    SLICE_X19Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.987     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X19Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.041ns (39.544%)  route 0.063ns (60.456%))
  Logic Levels:           0  
  Clock Path Skew:        -1.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.783ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.171ns, distribution 0.820ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.256     3.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X19Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y267        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.063     3.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X19Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.991     1.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X19Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.355%)  route 0.063ns (61.646%))
  Logic Levels:           0  
  Clock Path Skew:        -1.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.260ns (routing 0.783ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.171ns, distribution 0.823ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.260     3.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X19Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y266        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.063     3.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X19Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.994     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X19Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[27]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.038ns (34.964%)  route 0.071ns (65.036%))
  Logic Levels:           0  
  Clock Path Skew:        -1.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.783ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.171ns, distribution 0.823ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.256     3.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X20Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y266        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.140 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.071     3.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X20Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.994     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X20Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.804%)  route 0.069ns (63.196%))
  Logic Levels:           0  
  Clock Path Skew:        -1.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.257ns (routing 0.783ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.171ns, distribution 0.819ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.257     3.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X19Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y266        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     3.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.069     3.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X20Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.990     1.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X20Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.139%)  route 0.071ns (63.861%))
  Logic Levels:           0  
  Clock Path Skew:        -1.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.783ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.171ns, distribution 0.820ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.256     3.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X19Y267        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y267        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.071     3.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[0]
    SLICE_X19Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.991     1.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X19Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.039ns (34.986%)  route 0.072ns (65.014%))
  Logic Levels:           0  
  Clock Path Skew:        -1.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.257ns (routing 0.783ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.171ns, distribution 0.823ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.257     3.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X19Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.141 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/Q
                         net (fo=2, routed)           0.072     3.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[20]
    SLICE_X19Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.994     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X19Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.112ns  (logic 0.041ns (36.711%)  route 0.071ns (63.289%))
  Logic Levels:           0  
  Clock Path Skew:        -1.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    3.102ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.257ns (routing 0.783ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.171ns, distribution 0.819ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.257     3.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X19Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y266        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.143 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.071     3.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[15]
    SLICE_X20Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.990     1.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X20Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.139%)  route 0.071ns (63.861%))
  Logic Levels:           0  
  Clock Path Skew:        -1.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    3.106ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.260ns (routing 0.783ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.171ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.260     3.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X20Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y260        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     3.146 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.071     3.216    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X20Y258        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.999     1.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X20Y258        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.040ns (35.498%)  route 0.073ns (64.502%))
  Logic Levels:           0  
  Clock Path Skew:        -1.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.260ns (routing 0.783ns, distribution 0.477ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.171ns, distribution 0.823ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.820     0.992    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.031 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.525     1.556    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.573 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.256     1.829    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.260     3.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X19Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y266        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     3.145 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.073     3.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X19Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.994     1.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X19Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Max Delay            95 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.983ns  (logic 0.076ns (7.732%)  route 0.907ns (92.268%))
  Logic Levels:           0  
  Clock Path Skew:        2.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.599ns (routing 0.280ns, distribution 1.319ns)
  Clock Net Delay (Destination): 2.084ns (routing 1.301ns, distribution 0.783ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.599     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X20Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y260        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         0.907     2.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst
    SLICE_X24Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310     1.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707     2.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.084     4.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X24Y266        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.969ns  (logic 0.078ns (8.049%)  route 0.891ns (91.951%))
  Logic Levels:           0  
  Clock Path Skew:        3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.280ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.108ns (routing 1.301ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.545     1.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X23Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y268        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.891     2.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X25Y263        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310     1.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707     2.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.108     4.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X25Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.969ns  (logic 0.078ns (8.049%)  route 0.891ns (91.951%))
  Logic Levels:           0  
  Clock Path Skew:        3.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.280ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.108ns (routing 1.301ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.545     1.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X23Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y268        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.891     2.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X25Y263        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310     1.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707     2.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.108     4.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X25Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.968ns  (logic 0.078ns (8.058%)  route 0.890ns (91.942%))
  Logic Levels:           0  
  Clock Path Skew:        3.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.280ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.301ns, distribution 0.809ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.545     1.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X23Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y268        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.890     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X25Y263        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310     1.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707     2.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.110     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X25Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.968ns  (logic 0.078ns (8.058%)  route 0.890ns (91.942%))
  Logic Levels:           0  
  Clock Path Skew:        3.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.280ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.301ns, distribution 0.809ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.545     1.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X23Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y268        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.890     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X25Y263        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310     1.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707     2.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.110     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X25Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.968ns  (logic 0.078ns (8.058%)  route 0.890ns (91.942%))
  Logic Levels:           0  
  Clock Path Skew:        3.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.280ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.301ns, distribution 0.809ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.545     1.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X23Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y268        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.890     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X25Y263        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310     1.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707     2.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.110     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X25Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.968ns  (logic 0.078ns (8.058%)  route 0.890ns (91.942%))
  Logic Levels:           0  
  Clock Path Skew:        3.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.280ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.301ns, distribution 0.809ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.545     1.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X23Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y268        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.890     2.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X25Y263        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310     1.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707     2.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.110     4.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X25Y263        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.967ns  (logic 0.078ns (8.066%)  route 0.889ns (91.934%))
  Logic Levels:           0  
  Clock Path Skew:        3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.280ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.106ns (routing 1.301ns, distribution 0.805ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.545     1.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X23Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y268        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.889     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X25Y264        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310     1.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707     2.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.106     4.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X25Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.967ns  (logic 0.078ns (8.066%)  route 0.889ns (91.934%))
  Logic Levels:           0  
  Clock Path Skew:        3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.280ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.106ns (routing 1.301ns, distribution 0.805ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.545     1.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X23Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y268        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.889     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X25Y264        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310     1.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707     2.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.106     4.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X25Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.967ns  (logic 0.078ns (8.066%)  route 0.889ns (91.934%))
  Logic Levels:           0  
  Clock Path Skew:        3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.545ns (routing 0.280ns, distribution 1.265ns)
  Clock Net Delay (Destination): 2.106ns (routing 1.301ns, distribution 0.805ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.219     0.219    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.247 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        1.545     1.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X23Y268        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y268        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.870 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.889     2.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X25Y264        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.173     0.173    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.198 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        1.310     1.508    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.566 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.707     2.273    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.297 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.413     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         2.106     4.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X25Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        2.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.668ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.842ns (routing 0.152ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.871ns, distribution 0.595ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.842     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X26Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y268        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.066     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X25Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.466     3.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X25Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.038ns (31.148%)  route 0.084ns (68.852%))
  Logic Levels:           0  
  Clock Path Skew:        2.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.667ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.837ns (routing 0.152ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.871ns, distribution 0.594ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.837     1.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X29Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y267        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.084     1.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X28Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.465     3.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X28Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        2.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.667ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.839ns (routing 0.152ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.871ns, distribution 0.594ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.839     1.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X26Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y267        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.084     1.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X26Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.465     3.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X26Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        2.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.658ns
    Source Clock Delay      (SCD):    1.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.856ns (routing 0.152ns, distribution 0.704ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.871ns, distribution 0.585ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.856     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X21Y262        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y262        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.085     1.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X21Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.456     3.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X21Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.038ns (26.389%)  route 0.106ns (73.611%))
  Logic Levels:           0  
  Clock Path Skew:        2.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.664ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.842ns (routing 0.152ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.462ns (routing 0.871ns, distribution 0.591ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.842     1.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X26Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y268        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.052 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.106     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X25Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.462     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X25Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.041ns (26.282%)  route 0.115ns (73.718%))
  Logic Levels:           0  
  Clock Path Skew:        2.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.837ns (routing 0.152ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.871ns, distribution 0.609ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.837     1.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X29Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y267        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.115     1.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X30Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.480     3.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X30Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        2.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.618ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.876ns (routing 0.152ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.871ns, distribution 0.545ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.876     1.048    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X19Y262        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y262        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.088 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.080     1.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X19Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.416     3.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X19Y263        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    1.050ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.878ns (routing 0.152ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.871ns, distribution 0.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.878     1.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X19Y264        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y264        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.090 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.079     1.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X19Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.414     3.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X19Y265        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.038ns (23.750%)  route 0.122ns (76.250%))
  Logic Levels:           0  
  Clock Path Skew:        2.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.674ns
    Source Clock Delay      (SCD):    1.009ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.837ns (routing 0.152ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.472ns (routing 0.871ns, distribution 0.601ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.837     1.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X29Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y267        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.047 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.122     1.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X29Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.472     3.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X29Y267        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        2.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.619ns
    Source Clock Delay      (SCD):    1.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.881ns (routing 0.152ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.871ns, distribution 0.546ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.155     0.155    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.172 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=7888, routed)        0.881     1.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X19Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y260        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.079     1.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X19Y261        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.196     0.196    design_1_i/debug_core/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y67        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.214 r  design_1_i/debug_core/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=7888, routed)        0.928     1.142    design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X30Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     1.193 r  design_1_i/debug_core/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.688     1.881    design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.900 r  design_1_i/debug_core/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=60, routed)          0.283     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/tck
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.u_bufg_icon_tck/O
    X0Y3 (CLOCK_ROOT)    net (fo=482, routed)         1.417     3.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X19Y261        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C





