
G431_base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .startup      00000084  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bootloader   0000069c  08000800  08000800  00010800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         00008ff4  08001000  08001000  00011000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000015e0  08009ff8  08009ff8  00019ff8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  0800b5d8  0800b5d8  000201e0  2**0
                  CONTENTS
  6 .ARM          00000008  0800b5d8  0800b5d8  0001b5d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  0800b5e0  0800b5e0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000004  0800b5e0  0800b5e0  0001b5e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .fini_array   00000004  0800b5e4  0800b5e4  0001b5e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .data         000001e0  20000000  0800b5e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000009a4  200001e0  0800b7c8  000201e0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000b84  0800b7c8  00020b84  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002dd8e  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000520f  00000000  00000000  0004df9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loc    0001af10  00000000  00000000  000531ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000017b0  00000000  00000000  0006e0c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_ranges 00001aa0  00000000  00000000  0006f870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  00026b12  00000000  00000000  00071310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0002a21c  00000000  00000000  00097e22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    000ed0bc  00000000  00000000  000c203e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000053  00000000  00000000  001af0fa  2**0
                  CONTENTS, READONLY
 23 .debug_frame  00005048  00000000  00000000  001af150  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .startup:

080001d8 <Delay_us>:
	.set LOOP_ITERATION_FOR_1US, 56
.section .startup
.global Delay_us
Delay_us:
	/*R0 : duration in us*/
	LDR R1,=LOOP_ITERATION_FOR_1US
 80001d8:	f04f 0138 	mov.w	r1, #56	; 0x38
	MUL R2, R0, R1	/*R2 : nb iteration*/
 80001dc:	fb00 f201 	mul.w	r2, r0, r1

080001e0 <delay_us_loop>:
	delay_us_loop:
		SUBS R2, #1
 80001e0:	3a01      	subs	r2, #1
		BNE delay_us_loop
 80001e2:	d1fd      	bne.n	80001e0 <delay_us_loop>
	BX LR
 80001e4:	4770      	bx	lr
	...

080001e8 <Reset_Handler>:
  ldr   r0, =_estack
 80001e8:	4814      	ldr	r0, [pc, #80]	; (800023c <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 80001ea:	4685      	mov	sp, r0
  	mov r0, #0		//version of toaster. (0 for student codes, >0 for toaster software!)
 80001ec:	f04f 0000 	mov.w	r0, #0
 	bl bootloader			/* Pour activer le bootloader : dï¿½commenter cette ligne */
 80001f0:	f000 fb06 	bl	8000800 <bootloader>
    bl  SystemInit
 80001f4:	f002 fc32 	bl	8002a5c <SystemInit>
  ldr r0, =_sdata
 80001f8:	4811      	ldr	r0, [pc, #68]	; (8000240 <LoopForever+0x8>)
  ldr r1, =_edata
 80001fa:	4912      	ldr	r1, [pc, #72]	; (8000244 <LoopForever+0xc>)
  ldr r2, =_sidata
 80001fc:	4a12      	ldr	r2, [pc, #72]	; (8000248 <LoopForever+0x10>)
  movs r3, #0
 80001fe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000200:	e002      	b.n	8000208 <LoopCopyDataInit>

08000202 <CopyDataInit>:
  ldr r4, [r2, r3]
 8000202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000206:	3304      	adds	r3, #4

08000208 <LoopCopyDataInit>:
  adds r4, r0, r3
 8000208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800020a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800020c:	d3f9      	bcc.n	8000202 <CopyDataInit>
  ldr r2, =_sbss
 800020e:	4a0f      	ldr	r2, [pc, #60]	; (800024c <LoopForever+0x14>)
  ldr r4, =_ebss
 8000210:	4c0f      	ldr	r4, [pc, #60]	; (8000250 <LoopForever+0x18>)
  movs r3, #0
 8000212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000214:	e001      	b.n	800021a <LoopFillZerobss>

08000216 <FillZerobss>:
  str  r3, [r2]
 8000216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000218:	3204      	adds	r2, #4

0800021a <LoopFillZerobss>:
  cmp r2, r4
 800021a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800021c:	d3fb      	bcc.n	8000216 <FillZerobss>
    bl __libc_init_array
 800021e:	f006 fdd7 	bl	8006dd0 <__libc_init_array>
    ldr r3, =0x55555555
 8000222:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8000226:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = __Stack_Init
 800022a:	4a0a      	ldr	r2, [pc, #40]	; (8000254 <LoopForever+0x1c>)

0800022c <LoopPaintStack>:
	str r3, [ip], #-4
 800022c:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8000230:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8000232:	d1fb      	bne.n	800022c <LoopPaintStack>
	bl	main
 8000234:	f002 f86c 	bl	8002310 <main>

08000238 <LoopForever>:
    b LoopForever
 8000238:	e7fe      	b.n	8000238 <LoopForever>
 800023a:	0000      	.short	0x0000
  ldr   r0, =_estack
 800023c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000240:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000244:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8000248:	0800b5e8 	.word	0x0800b5e8
  ldr r2, =_sbss
 800024c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8000250:	20000b84 	.word	0x20000b84
  ldr r2, = __Stack_Init
 8000254:	20007c00 	.word	0x20007c00

08000258 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.startup.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000258:	e7fe      	b.n	8000258 <COMP1_2_3_IRQHandler>
	...

Disassembly of section .bootloader:

08000800 <bootloader>:
bl_func void TOASTER_ask_for_packet(uint8_t packet_number);
bl_func void msgToUART(msg_t * msg);

//seule fonction publique de ce fichier !
__attribute__((section(".bootloader.begin"))) void bootloader(uint32_t version_of_toaster)
{
 8000800:	b570      	push	{r4, r5, r6, lr}
 8000802:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 8000806:	b088      	sub	sp, #32
 8000808:	4604      	mov	r4, r0
	//return;
	RCC->AHB1ENR |= RCC_AHB1ENR_FLASHEN;
 800080a:	4b8f      	ldr	r3, [pc, #572]	; (8000a48 <bootloader+0x248>)
 800080c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800080e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000812:	649a      	str	r2, [r3, #72]	; 0x48
	RCC->APB2ENR = 1;
 8000814:	2201      	movs	r2, #1
 8000816:	661a      	str	r2, [r3, #96]	; 0x60
	RCC->APB1ENR1 |= 1<<28;
 8000818:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800081a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800081e:	659a      	str	r2, [r3, #88]	; 0x58
	RCC->ICSCR = 0x40950000;
 8000820:	4a8a      	ldr	r2, [pc, #552]	; (8000a4c <bootloader+0x24c>)
 8000822:	605a      	str	r2, [r3, #4]
    RCC->PLLCFGR = 0x10005532;
 8000824:	4a8a      	ldr	r2, [pc, #552]	; (8000a50 <bootloader+0x250>)
 8000826:	60da      	str	r2, [r3, #12]
    RCC->CR = 0x03000500;
 8000828:	4a8a      	ldr	r2, [pc, #552]	; (8000a54 <bootloader+0x254>)
 800082a:	601a      	str	r2, [r3, #0]
    RCC->PLLCFGR = 0x11005532;
 800082c:	4a8a      	ldr	r2, [pc, #552]	; (8000a58 <bootloader+0x258>)
 800082e:	60da      	str	r2, [r3, #12]
    while ((RCC->CR & RCC_CR_PLLRDY) == 0U);
 8000830:	4b85      	ldr	r3, [pc, #532]	; (8000a48 <bootloader+0x248>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000838:	d0fa      	beq.n	8000830 <bootloader+0x30>
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, FLASH_LATENCY_4);
 800083a:	4a88      	ldr	r2, [pc, #544]	; (8000a5c <bootloader+0x25c>)
 800083c:	6813      	ldr	r3, [r2, #0]
 800083e:	f023 030f 	bic.w	r3, r3, #15
 8000842:	f043 0304 	orr.w	r3, r3, #4
 8000846:	6013      	str	r3, [r2, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8000848:	f5a2 5280 	sub.w	r2, r2, #4096	; 0x1000
 800084c:	6893      	ldr	r3, [r2, #8]
 800084e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000852:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000856:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, 0x03);
 8000858:	6893      	ldr	r3, [r2, #8]
 800085a:	f043 0303 	orr.w	r3, r3, #3
 800085e:	6093      	str	r3, [r2, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (0x03 << RCC_CFGR_SWS_Pos));
 8000860:	4b79      	ldr	r3, [pc, #484]	; (8000a48 <bootloader+0x248>)
 8000862:	689b      	ldr	r3, [r3, #8]
 8000864:	f003 030c 	and.w	r3, r3, #12
 8000868:	2b0c      	cmp	r3, #12
 800086a:	d1f9      	bne.n	8000860 <bootloader+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800086c:	4b76      	ldr	r3, [pc, #472]	; (8000a48 <bootloader+0x248>)
 800086e:	689a      	ldr	r2, [r3, #8]
 8000870:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8000874:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8000876:	689a      	ldr	r2, [r3, #8]
 8000878:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800087c:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8000880:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, 0x00);
 8000882:	689a      	ldr	r2, [r3, #8]
 8000884:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000888:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, 0x00);
 800088a:	689a      	ldr	r2, [r3, #8]
 800088c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000890:	609a      	str	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((0x00) << 3U));
 8000892:	689a      	ldr	r2, [r3, #8]
 8000894:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
 8000898:	609a      	str	r2, [r3, #8]

    SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN);	//GPIOA CLK ON
 800089a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800089c:	f042 0201 	orr.w	r2, r2, #1
 80008a0:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USART1_CONFIG(0);
 80008a2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80008a6:	f022 0203 	bic.w	r2, r2, #3
 80008aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    GPIOA->AFR[1]=0x0770;
 80008ae:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80008b2:	f44f 61ee 	mov.w	r1, #1904	; 0x770
 80008b6:	6251      	str	r1, [r2, #36]	; 0x24
    GPIOA->MODER=0xABEBFFFF;
 80008b8:	4969      	ldr	r1, [pc, #420]	; (8000a60 <bootloader+0x260>)
 80008ba:	6011      	str	r1, [r2, #0]
    SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); //USART1 CLK ON
 80008bc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80008be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80008c2:	661a      	str	r2, [r3, #96]	; 0x60
    USART1->CR1 &= ~USART_CR1_UE;		//USART1 OFF
 80008c4:	f5a3 4358 	sub.w	r3, r3, #55296	; 0xd800
 80008c8:	681a      	ldr	r2, [r3, #0]
 80008ca:	f022 0201 	bic.w	r2, r2, #1
 80008ce:	601a      	str	r2, [r3, #0]
    USART1->CR1 = 0x0000000C;
 80008d0:	220c      	movs	r2, #12
 80008d2:	601a      	str	r2, [r3, #0]
    USART1->CR2 = 0x00000000;
 80008d4:	2200      	movs	r2, #0
 80008d6:	605a      	str	r2, [r3, #4]
    USART1->CR3 = 0x00000000;
 80008d8:	609a      	str	r2, [r3, #8]
    USART1->BRR = 0x00000171;
 80008da:	f240 1171 	movw	r1, #369	; 0x171
 80008de:	60d9      	str	r1, [r3, #12]
    USART1->PRESC = 0x00000000;
 80008e0:	62da      	str	r2, [r3, #44]	; 0x2c
    CLEAR_BIT(USART1->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80008e2:	685a      	ldr	r2, [r3, #4]
 80008e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80008e8:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(USART1->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80008ea:	689a      	ldr	r2, [r3, #8]
 80008ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80008f0:	609a      	str	r2, [r3, #8]
    USART1->CR1 |= USART_CR1_UE;		//USART1 ON
 80008f2:	681a      	ldr	r2, [r3, #0]
 80008f4:	f042 0201 	orr.w	r2, r2, #1
 80008f8:	601a      	str	r2, [r3, #0]
	msg_t msg;
	uint32_t nb_packets;
	uint32_t program_size;
	uint32_t toaster_version_available;

	if(TOASTER_receive_B0(400000) == 0)
 80008fa:	485a      	ldr	r0, [pc, #360]	; (8000a64 <bootloader+0x264>)
 80008fc:	f000 fa73 	bl	8000de6 <TOASTER_receive_B0>
 8000900:	b9a8      	cbnz	r0, 800092e <bootloader+0x12e>
	{
		USART1->CR1 = 0;
 8000902:	2200      	movs	r2, #0
 8000904:	4b58      	ldr	r3, [pc, #352]	; (8000a68 <bootloader+0x268>)
 8000906:	601a      	str	r2, [r3, #0]
		RCC->APB2ENR = 0;
 8000908:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800090c:	661a      	str	r2, [r3, #96]	; 0x60
		RCC->APB1ENR1 &= ~(1<<28);
 800090e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000910:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8000914:	659a      	str	r2, [r3, #88]	; 0x58
		CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN);	//GPIOA CLK OFF
 8000916:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000918:	f022 0201 	bic.w	r2, r2, #1
 800091c:	64da      	str	r2, [r3, #76]	; 0x4c
		CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); 	//USART1 CLK OFF
 800091e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000920:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000924:	661a      	str	r2, [r3, #96]	; 0x60
	__asm volatile ("dsb");   /* Ensure all outstanding memory accesses included buffered write are completed before reset */
	SCB->AIRCR  = ((0x5FA << 16) | (SCB->AIRCR & (7<<8)) | (1UL << 2));    /* Keep priority group unchanged */
	__asm volatile ("dsb");
	return;
	//test_flash();
}
 8000926:	f50d 4d80 	add.w	sp, sp, #16384	; 0x4000
 800092a:	b008      	add	sp, #32
 800092c:	bd70      	pop	{r4, r5, r6, pc}
	TOASTER_send_request_for_program();
 800092e:	f000 fa8c 	bl	8000e4a <TOASTER_send_request_for_program>
	res = TOASTER_receive(&msg, NULL, 40000000);//40000);	//fonction blocante avec timeout.
 8000932:	4a4e      	ldr	r2, [pc, #312]	; (8000a6c <bootloader+0x26c>)
 8000934:	2100      	movs	r1, #0
 8000936:	f50d 4080 	add.w	r0, sp, #16384	; 0x4000
 800093a:	3014      	adds	r0, #20
 800093c:	f000 f998 	bl	8000c70 <TOASTER_receive>
	if(res == 1 && msg.sid == SID_BOOTLOADER_PROGRAM_AVAILABLE && msg.size >= 8)
 8000940:	2801      	cmp	r0, #1
 8000942:	d1f0      	bne.n	8000926 <bootloader+0x126>
 8000944:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 8000948:	3314      	adds	r3, #20
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	2b71      	cmp	r3, #113	; 0x71
 800094e:	d1ea      	bne.n	8000926 <bootloader+0x126>
 8000950:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 8000954:	3315      	adds	r3, #21
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	2b07      	cmp	r3, #7
 800095a:	d9e4      	bls.n	8000926 <bootloader+0x126>
		toaster_version_available = msg.data[0];
 800095c:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 8000960:	3316      	adds	r3, #22
 8000962:	781a      	ldrb	r2, [r3, #0]
		nb_packets = U32FROMU8(0x00, msg.data[1], msg.data[2], msg.data[3]);
 8000964:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 8000968:	3317      	adds	r3, #23
 800096a:	7819      	ldrb	r1, [r3, #0]
 800096c:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 8000970:	3318      	adds	r3, #24
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	021b      	lsls	r3, r3, #8
 8000976:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800097a:	f50d 4180 	add.w	r1, sp, #16384	; 0x4000
 800097e:	3119      	adds	r1, #25
 8000980:	780e      	ldrb	r6, [r1, #0]
 8000982:	431e      	orrs	r6, r3
		program_size = U32FROMU8(msg.data[4], msg.data[5], msg.data[6], msg.data[7]);
 8000984:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 8000988:	331a      	adds	r3, #26
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	f50d 4180 	add.w	r1, sp, #16384	; 0x4000
 8000990:	311b      	adds	r1, #27
 8000992:	780d      	ldrb	r5, [r1, #0]
 8000994:	042d      	lsls	r5, r5, #16
 8000996:	ea45 6503 	orr.w	r5, r5, r3, lsl #24
 800099a:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 800099e:	331c      	adds	r3, #28
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
 80009a6:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 80009aa:	331d      	adds	r3, #29
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	431d      	orrs	r5, r3
	if(version_of_toaster == toaster_version_available)
 80009b0:	42a2      	cmp	r2, r4
 80009b2:	d0b8      	beq.n	8000926 <bootloader+0x126>
	if (program_size > 120*1024)
 80009b4:	f5b5 3ff0 	cmp.w	r5, #122880	; 0x1e000
 80009b8:	d8b5      	bhi.n	8000926 <bootloader+0x126>
	Unlock();
 80009ba:	f000 f85f 	bl	8000a7c <Unlock>
	BL_FLASH_Erase(program_size);
 80009be:	4628      	mov	r0, r5
 80009c0:	f000 f88e 	bl	8000ae0 <BL_FLASH_Erase>
	for(int p = nb_packets-1; p>=0; )	//pas de p-- ici, on dï¿½crï¿½mente qu'aprï¿½s vï¿½rification de validitï¿½ du packet.
 80009c4:	3e01      	subs	r6, #1
 80009c6:	2e00      	cmp	r6, #0
 80009c8:	db1b      	blt.n	8000a02 <bootloader+0x202>
		TOASTER_ask_for_packet(p);
 80009ca:	b2f0      	uxtb	r0, r6
 80009cc:	f000 fa55 	bl	8000e7a <TOASTER_ask_for_packet>
		if(TOASTER_receive(&msg, &packet, 400000000) && msg.sid == SID_TOASTER_PACKET)
 80009d0:	4a27      	ldr	r2, [pc, #156]	; (8000a70 <bootloader+0x270>)
 80009d2:	a901      	add	r1, sp, #4
 80009d4:	f50d 4080 	add.w	r0, sp, #16384	; 0x4000
 80009d8:	3014      	adds	r0, #20
 80009da:	f000 f949 	bl	8000c70 <TOASTER_receive>
 80009de:	2800      	cmp	r0, #0
 80009e0:	d0f1      	beq.n	80009c6 <bootloader+0x1c6>
 80009e2:	f50d 4380 	add.w	r3, sp, #16384	; 0x4000
 80009e6:	3314      	adds	r3, #20
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	2b74      	cmp	r3, #116	; 0x74
 80009ec:	d1eb      	bne.n	80009c6 <bootloader+0x1c6>
			address = (uint32_t *)(0x08000000 + p * PACKET_DATA_SIZE);
 80009ee:	f506 5000 	add.w	r0, r6, #8192	; 0x2000
			status = FLASH_write_packet(address, &packet);
 80009f2:	a901      	add	r1, sp, #4
 80009f4:	0380      	lsls	r0, r0, #14
 80009f6:	f000 f8a9 	bl	8000b4c <FLASH_write_packet>
			if (status == BL_FLASH_COMPLETE)
 80009fa:	2809      	cmp	r0, #9
 80009fc:	d1e3      	bne.n	80009c6 <bootloader+0x1c6>
				p--;
 80009fe:	3e01      	subs	r6, #1
 8000a00:	e7e1      	b.n	80009c6 <bootloader+0x1c6>
	Lock();
 8000a02:	f000 f84b 	bl	8000a9c <Lock>
	while((USART1->ISR & USART_ISR_TC) == 0);	//attendre que la transmission soit terminï¿½e !
 8000a06:	4b18      	ldr	r3, [pc, #96]	; (8000a68 <bootloader+0x268>)
 8000a08:	69db      	ldr	r3, [r3, #28]
 8000a0a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8000a0e:	d0fa      	beq.n	8000a06 <bootloader+0x206>
	RCC->APB2ENR = 0;
 8000a10:	4b0d      	ldr	r3, [pc, #52]	; (8000a48 <bootloader+0x248>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	661a      	str	r2, [r3, #96]	; 0x60
	RCC->APB1ENR1 &= ~(1<<28);
 8000a16:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000a18:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8000a1c:	659a      	str	r2, [r3, #88]	; 0x58
	CLEAR_BIT(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN);	//GPIOA CLK OFF
 8000a1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000a20:	f022 0201 	bic.w	r2, r2, #1
 8000a24:	64da      	str	r2, [r3, #76]	; 0x4c
	CLEAR_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); 	//USART1 CLK OFF
 8000a26:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000a28:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000a2c:	661a      	str	r2, [r3, #96]	; 0x60
	__asm volatile ("dsb");   /* Ensure all outstanding memory accesses included buffered write are completed before reset */
 8000a2e:	f3bf 8f4f 	dsb	sy
	SCB->AIRCR  = ((0x5FA << 16) | (SCB->AIRCR & (7<<8)) | (1UL << 2));    /* Keep priority group unchanged */
 8000a32:	4910      	ldr	r1, [pc, #64]	; (8000a74 <bootloader+0x274>)
 8000a34:	68ca      	ldr	r2, [r1, #12]
 8000a36:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8000a3a:	4b0f      	ldr	r3, [pc, #60]	; (8000a78 <bootloader+0x278>)
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	60cb      	str	r3, [r1, #12]
	__asm volatile ("dsb");
 8000a40:	f3bf 8f4f 	dsb	sy
	return;
 8000a44:	e76f      	b.n	8000926 <bootloader+0x126>
 8000a46:	bf00      	nop
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	40950000 	.word	0x40950000
 8000a50:	10005532 	.word	0x10005532
 8000a54:	03000500 	.word	0x03000500
 8000a58:	11005532 	.word	0x11005532
 8000a5c:	40022000 	.word	0x40022000
 8000a60:	abebffff 	.word	0xabebffff
 8000a64:	00061a80 	.word	0x00061a80
 8000a68:	40013800 	.word	0x40013800
 8000a6c:	02625a00 	.word	0x02625a00
 8000a70:	17d78400 	.word	0x17d78400
 8000a74:	e000ed00 	.word	0xe000ed00
 8000a78:	05fa0004 	.word	0x05fa0004

08000a7c <Unlock>:
	return status;
}

static void Unlock(void)
{
  if((FLASH->CR & FLASH_CR_LOCK) != 0)
 8000a7c:	4b05      	ldr	r3, [pc, #20]	; (8000a94 <Unlock+0x18>)
 8000a7e:	695b      	ldr	r3, [r3, #20]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	db00      	blt.n	8000a86 <Unlock+0xa>
  {
    FLASH->KEYR = FLASH_KEY1;
    FLASH->KEYR = FLASH_KEY2;
  }
}
 8000a84:	4770      	bx	lr
    FLASH->KEYR = FLASH_KEY1;
 8000a86:	4b03      	ldr	r3, [pc, #12]	; (8000a94 <Unlock+0x18>)
 8000a88:	4a03      	ldr	r2, [pc, #12]	; (8000a98 <Unlock+0x1c>)
 8000a8a:	609a      	str	r2, [r3, #8]
    FLASH->KEYR = FLASH_KEY2;
 8000a8c:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8000a90:	609a      	str	r2, [r3, #8]
}
 8000a92:	e7f7      	b.n	8000a84 <Unlock+0x8>
 8000a94:	40022000 	.word	0x40022000
 8000a98:	45670123 	.word	0x45670123

08000a9c <Lock>:

static void Lock(void)
{
  FLASH->CR |= FLASH_CR_LOCK;
 8000a9c:	4a02      	ldr	r2, [pc, #8]	; (8000aa8 <Lock+0xc>)
 8000a9e:	6953      	ldr	r3, [r2, #20]
 8000aa0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa4:	6153      	str	r3, [r2, #20]
}
 8000aa6:	4770      	bx	lr
 8000aa8:	40022000 	.word	0x40022000

08000aac <GetStatus>:


static FLASH_Status GetStatus(void)
{
	uint32_t sr;
	sr = FLASH->SR;
 8000aac:	4b0b      	ldr	r3, [pc, #44]	; (8000adc <GetStatus+0x30>)
 8000aae:	691b      	ldr	r3, [r3, #16]
	if(sr & FLASH_FLAG_BSY)
 8000ab0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000ab4:	d10a      	bne.n	8000acc <GetStatus+0x20>
		return BL_FLASH_BUSY;
	if(sr & FLASH_FLAG_WRPERR)
 8000ab6:	f013 0f10 	tst.w	r3, #16
 8000aba:	d109      	bne.n	8000ad0 <GetStatus+0x24>
		return BL_FLASH_ERROR_WRP;
	if(sr & (uint32_t)0xEF)
 8000abc:	f013 0fef 	tst.w	r3, #239	; 0xef
 8000ac0:	d108      	bne.n	8000ad4 <GetStatus+0x28>
		return BL_FLASH_ERROR_PROGRAM;
	if(sr & FLASH_FLAG_OPERR)
 8000ac2:	f013 0f02 	tst.w	r3, #2
 8000ac6:	d107      	bne.n	8000ad8 <GetStatus+0x2c>
		return BL_FLASH_ERROR_OPERATION;
	return BL_FLASH_COMPLETE;
 8000ac8:	2009      	movs	r0, #9
 8000aca:	4770      	bx	lr
		return BL_FLASH_BUSY;
 8000acc:	2001      	movs	r0, #1
 8000ace:	4770      	bx	lr
		return BL_FLASH_ERROR_WRP;
 8000ad0:	2005      	movs	r0, #5
 8000ad2:	4770      	bx	lr
		return BL_FLASH_ERROR_PROGRAM;
 8000ad4:	2006      	movs	r0, #6
 8000ad6:	4770      	bx	lr
		return BL_FLASH_ERROR_OPERATION;
 8000ad8:	2007      	movs	r0, #7
}
 8000ada:	4770      	bx	lr
 8000adc:	40022000 	.word	0x40022000

08000ae0 <BL_FLASH_Erase>:
{
 8000ae0:	b538      	push	{r3, r4, r5, lr}
	last_used_sector = ((program_size/PACKET_DATA_SIZE+1)*PACKET_DATA_SIZE / 0x800) + 1;
 8000ae2:	0b85      	lsrs	r5, r0, #14
 8000ae4:	3501      	adds	r5, #1
 8000ae6:	03ad      	lsls	r5, r5, #14
 8000ae8:	0aed      	lsrs	r5, r5, #11
 8000aea:	3501      	adds	r5, #1
	for(uint32_t s = 2; s<=last_used_sector; s++)
 8000aec:	2402      	movs	r4, #2
 8000aee:	e018      	b.n	8000b22 <BL_FLASH_Erase+0x42>
		MODIFY_REG(FLASH->CR, FLASH_CR_PNB, (s << FLASH_CR_PNB_Pos));
 8000af0:	4b0d      	ldr	r3, [pc, #52]	; (8000b28 <BL_FLASH_Erase+0x48>)
 8000af2:	695a      	ldr	r2, [r3, #20]
 8000af4:	f422 72fc 	bic.w	r2, r2, #504	; 0x1f8
 8000af8:	ea42 02c4 	orr.w	r2, r2, r4, lsl #3
 8000afc:	615a      	str	r2, [r3, #20]
		FLASH->CR |= FLASH_CR_PER;
 8000afe:	695a      	ldr	r2, [r3, #20]
 8000b00:	f042 0202 	orr.w	r2, r2, #2
 8000b04:	615a      	str	r2, [r3, #20]
		FLASH->CR |= FLASH_CR_STRT;
 8000b06:	695a      	ldr	r2, [r3, #20]
 8000b08:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000b0c:	615a      	str	r2, [r3, #20]
		while(GetStatus() == BL_FLASH_BUSY);
 8000b0e:	f7ff ffcd 	bl	8000aac <GetStatus>
 8000b12:	2801      	cmp	r0, #1
 8000b14:	d0fb      	beq.n	8000b0e <BL_FLASH_Erase+0x2e>
		CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8000b16:	4a04      	ldr	r2, [pc, #16]	; (8000b28 <BL_FLASH_Erase+0x48>)
 8000b18:	6953      	ldr	r3, [r2, #20]
 8000b1a:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8000b1e:	6153      	str	r3, [r2, #20]
	for(uint32_t s = 2; s<=last_used_sector; s++)
 8000b20:	3401      	adds	r4, #1
 8000b22:	42ac      	cmp	r4, r5
 8000b24:	d9e4      	bls.n	8000af0 <BL_FLASH_Erase+0x10>
}
 8000b26:	bd38      	pop	{r3, r4, r5, pc}
 8000b28:	40022000 	.word	0x40022000

08000b2c <WaitForLastOperation>:
{
 8000b2c:	b500      	push	{lr}
 8000b2e:	b083      	sub	sp, #12
	  status = GetStatus();
 8000b30:	f7ff ffbc 	bl	8000aac <GetStatus>
 8000b34:	f88d 0007 	strb.w	r0, [sp, #7]
  }while(status == BL_FLASH_BUSY);
 8000b38:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	2b01      	cmp	r3, #1
 8000b40:	d0f6      	beq.n	8000b30 <WaitForLastOperation+0x4>
  return status;
 8000b42:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8000b46:	b003      	add	sp, #12
 8000b48:	f85d fb04 	ldr.w	pc, [sp], #4

08000b4c <FLASH_write_packet>:
{
 8000b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b50:	4607      	mov	r7, r0
 8000b52:	4688      	mov	r8, r1
	status = WaitForLastOperation();
 8000b54:	f7ff ffea 	bl	8000b2c <WaitForLastOperation>
 8000b58:	4605      	mov	r5, r0
	if(address == (uint32_t *)(0x08000000))
 8000b5a:	f1b7 6f00 	cmp.w	r7, #134217728	; 0x8000000
 8000b5e:	d004      	beq.n	8000b6a <FLASH_write_packet+0x1e>
	if(status == BL_FLASH_COMPLETE)
 8000b60:	2d09      	cmp	r5, #9
 8000b62:	d019      	beq.n	8000b98 <FLASH_write_packet+0x4c>
}
 8000b64:	4628      	mov	r0, r5
 8000b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		MODIFY_REG(FLASH->CR, FLASH_CR_PNB, (0 << FLASH_CR_PNB_Pos));
 8000b6a:	4b2e      	ldr	r3, [pc, #184]	; (8000c24 <FLASH_write_packet+0xd8>)
 8000b6c:	695a      	ldr	r2, [r3, #20]
 8000b6e:	f422 72fc 	bic.w	r2, r2, #504	; 0x1f8
 8000b72:	615a      	str	r2, [r3, #20]
		FLASH->CR |= FLASH_CR_PER;
 8000b74:	695a      	ldr	r2, [r3, #20]
 8000b76:	f042 0202 	orr.w	r2, r2, #2
 8000b7a:	615a      	str	r2, [r3, #20]
		FLASH->CR |= FLASH_CR_STRT;		//on efface le secteur 0
 8000b7c:	695a      	ldr	r2, [r3, #20]
 8000b7e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000b82:	615a      	str	r2, [r3, #20]
		while(GetStatus() == BL_FLASH_BUSY);
 8000b84:	f7ff ff92 	bl	8000aac <GetStatus>
 8000b88:	2801      	cmp	r0, #1
 8000b8a:	d0fb      	beq.n	8000b84 <FLASH_write_packet+0x38>
		CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8000b8c:	4a25      	ldr	r2, [pc, #148]	; (8000c24 <FLASH_write_packet+0xd8>)
 8000b8e:	6953      	ldr	r3, [r2, #20]
 8000b90:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 8000b94:	6153      	str	r3, [r2, #20]
 8000b96:	e7e3      	b.n	8000b60 <FLASH_write_packet+0x14>
		    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8000b98:	4b22      	ldr	r3, [pc, #136]	; (8000c24 <FLASH_write_packet+0xd8>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8000ba0:	d004      	beq.n	8000bac <FLASH_write_packet+0x60>
		      __HAL_FLASH_DATA_CACHE_DISABLE();
 8000ba2:	4a20      	ldr	r2, [pc, #128]	; (8000c24 <FLASH_write_packet+0xd8>)
 8000ba4:	6813      	ldr	r3, [r2, #0]
 8000ba6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000baa:	6013      	str	r3, [r2, #0]
		FLASH->CR |= FLASH_CR_PG;
 8000bac:	4a1d      	ldr	r2, [pc, #116]	; (8000c24 <FLASH_write_packet+0xd8>)
 8000bae:	6953      	ldr	r3, [r2, #20]
 8000bb0:	f043 0301 	orr.w	r3, r3, #1
 8000bb4:	6153      	str	r3, [r2, #20]
		data = (uint32_t *)packet->data;
 8000bb6:	f108 090d 	add.w	r9, r8, #13
		for(uint32_t i = 0; i<packet->size/8; i++)
 8000bba:	2400      	movs	r4, #0
 8000bbc:	e002      	b.n	8000bc4 <FLASH_write_packet+0x78>
			if (status != BL_FLASH_COMPLETE)
 8000bbe:	2d09      	cmp	r5, #9
 8000bc0:	d129      	bne.n	8000c16 <FLASH_write_packet+0xca>
		for(uint32_t i = 0; i<packet->size/8; i++)
 8000bc2:	3401      	adds	r4, #1
 8000bc4:	f8d8 3000 	ldr.w	r3, [r8]
 8000bc8:	ebb4 0fd3 	cmp.w	r4, r3, lsr #3
 8000bcc:	d223      	bcs.n	8000c16 <FLASH_write_packet+0xca>
			a = (uint32_t*)(address+2*i);
 8000bce:	00e2      	lsls	r2, r4, #3
 8000bd0:	eb07 06c4 	add.w	r6, r7, r4, lsl #3
			if (a < (uint32_t *)0x08000800 || a >= (uint32_t *)0x08001000)	//on ï¿½crase pas le secteur 1 (bootloader)!
 8000bd4:	f1a6 2308 	sub.w	r3, r6, #134219776	; 0x8000800
 8000bd8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000bdc:	d3ef      	bcc.n	8000bbe <FLASH_write_packet+0x72>
				*a = data[2*i];
 8000bde:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 8000be2:	f847 3034 	str.w	r3, [r7, r4, lsl #3]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8000be6:	f3bf 8f6f 	isb	sy
				*(a+1) = data[2*i+1];
 8000bea:	f102 0a04 	add.w	sl, r2, #4
 8000bee:	f859 300a 	ldr.w	r3, [r9, sl]
 8000bf2:	6073      	str	r3, [r6, #4]
				status = WaitForLastOperation();
 8000bf4:	f7ff ff9a 	bl	8000b2c <WaitForLastOperation>
 8000bf8:	4605      	mov	r5, r0
				if(*a != data[2*i] || *(a+1) != data[2*i+1])
 8000bfa:	f857 2034 	ldr.w	r2, [r7, r4, lsl #3]
 8000bfe:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 8000c02:	429a      	cmp	r2, r3
 8000c04:	d106      	bne.n	8000c14 <FLASH_write_packet+0xc8>
 8000c06:	6872      	ldr	r2, [r6, #4]
 8000c08:	f859 300a 	ldr.w	r3, [r9, sl]
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	d0d6      	beq.n	8000bbe <FLASH_write_packet+0x72>
					status = BL_FLASH_ERROR_PROGRAM;
 8000c10:	2506      	movs	r5, #6
 8000c12:	e000      	b.n	8000c16 <FLASH_write_packet+0xca>
 8000c14:	2506      	movs	r5, #6
		FLASH->CR &= (~FLASH_CR_PG);
 8000c16:	4a03      	ldr	r2, [pc, #12]	; (8000c24 <FLASH_write_packet+0xd8>)
 8000c18:	6953      	ldr	r3, [r2, #20]
 8000c1a:	f023 0301 	bic.w	r3, r3, #1
 8000c1e:	6153      	str	r3, [r2, #20]
 8000c20:	e7a0      	b.n	8000b64 <FLASH_write_packet+0x18>
 8000c22:	bf00      	nop
 8000c24:	40022000 	.word	0x40022000

08000c28 <UART_write>:
	while((USART1->ISR & USART_ISR_TXE) == 0);
 8000c28:	4b03      	ldr	r3, [pc, #12]	; (8000c38 <UART_write+0x10>)
 8000c2a:	69db      	ldr	r3, [r3, #28]
 8000c2c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8000c30:	d0fa      	beq.n	8000c28 <UART_write>
	USART1->TDR = (uint16_t)(c);
 8000c32:	4b01      	ldr	r3, [pc, #4]	; (8000c38 <UART_write+0x10>)
 8000c34:	6298      	str	r0, [r3, #40]	; 0x28
}
 8000c36:	4770      	bx	lr
 8000c38:	40013800 	.word	0x40013800

08000c3c <UART_read>:
{
 8000c3c:	b410      	push	{r4}
 8000c3e:	4604      	mov	r4, r0
	uint8_t ret = 0;
 8000c40:	2000      	movs	r0, #0
 8000c42:	e003      	b.n	8000c4c <UART_read+0x10>
			USART1->ICR = USART_FLAG_ERRORS;
 8000c44:	4a09      	ldr	r2, [pc, #36]	; (8000c6c <UART_read+0x30>)
 8000c46:	210f      	movs	r1, #15
 8000c48:	6211      	str	r1, [r2, #32]
	}while(status & USART_FLAG_ERRORS);
 8000c4a:	b163      	cbz	r3, 8000c66 <UART_read+0x2a>
		status = USART1->ISR;
 8000c4c:	4b07      	ldr	r3, [pc, #28]	; (8000c6c <UART_read+0x30>)
 8000c4e:	69db      	ldr	r3, [r3, #28]
		if (status & USART_ISR_RXNE)
 8000c50:	f013 0f20 	tst.w	r3, #32
 8000c54:	d003      	beq.n	8000c5e <UART_read+0x22>
			*c = (uint8_t) (USART1->RDR);
 8000c56:	4a05      	ldr	r2, [pc, #20]	; (8000c6c <UART_read+0x30>)
 8000c58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000c5a:	7022      	strb	r2, [r4, #0]
			ret = 1;
 8000c5c:	2001      	movs	r0, #1
		if (status & USART_FLAG_ERRORS)
 8000c5e:	f013 030f 	ands.w	r3, r3, #15
 8000c62:	d0f2      	beq.n	8000c4a <UART_read+0xe>
 8000c64:	e7ee      	b.n	8000c44 <UART_read+0x8>
}
 8000c66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000c6a:	4770      	bx	lr
 8000c6c:	40013800 	.word	0x40013800

08000c70 <TOASTER_receive>:
{
 8000c70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000c74:	b083      	sub	sp, #12
 8000c76:	4680      	mov	r8, r0
 8000c78:	460f      	mov	r7, r1
 8000c7a:	4614      	mov	r4, r2
 8000c7c:	2600      	movs	r6, #0
	state = WAIT_SOH;
 8000c7e:	4635      	mov	r5, r6
 8000c80:	e00f      	b.n	8000ca2 <TOASTER_receive+0x32>
					if(c == SOH)
 8000c82:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000c86:	2b01      	cmp	r3, #1
 8000c88:	d106      	bne.n	8000c98 <TOASTER_receive+0x28>
						state = WAIT_SID;
 8000c8a:	461d      	mov	r5, r3
 8000c8c:	e004      	b.n	8000c98 <TOASTER_receive+0x28>
					msg->sid = c;
 8000c8e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000c92:	f888 3000 	strb.w	r3, [r8]
					state = WAIT_SIZE;
 8000c96:	2502      	movs	r5, #2
	}while(timeout_nb_loops--);
 8000c98:	1e63      	subs	r3, r4, #1
 8000c9a:	2c00      	cmp	r4, #0
 8000c9c:	f000 809d 	beq.w	8000dda <TOASTER_receive+0x16a>
 8000ca0:	461c      	mov	r4, r3
		if(UART_read(&c))
 8000ca2:	f10d 0007 	add.w	r0, sp, #7
 8000ca6:	f7ff ffc9 	bl	8000c3c <UART_read>
 8000caa:	2800      	cmp	r0, #0
 8000cac:	d0f4      	beq.n	8000c98 <TOASTER_receive+0x28>
			switch(state)
 8000cae:	2d05      	cmp	r5, #5
 8000cb0:	f200 808b 	bhi.w	8000dca <TOASTER_receive+0x15a>
 8000cb4:	a301      	add	r3, pc, #4	; (adr r3, 8000cbc <TOASTER_receive+0x4c>)
 8000cb6:	f853 f025 	ldr.w	pc, [r3, r5, lsl #2]
 8000cba:	bf00      	nop
 8000cbc:	08000c83 	.word	0x08000c83
 8000cc0:	08000c8f 	.word	0x08000c8f
 8000cc4:	08000cd5 	.word	0x08000cd5
 8000cc8:	08000ce9 	.word	0x08000ce9
 8000ccc:	08000d5b 	.word	0x08000d5b
 8000cd0:	08000db9 	.word	0x08000db9
					msg->size = c;
 8000cd4:	f89d 6007 	ldrb.w	r6, [sp, #7]
 8000cd8:	f888 6001 	strb.w	r6, [r8, #1]
					if(msg->size == 0)
 8000cdc:	2e00      	cmp	r6, #0
 8000cde:	d076      	beq.n	8000dce <TOASTER_receive+0x15e>
					else if(msg->size <= 8)
 8000ce0:	2e08      	cmp	r6, #8
 8000ce2:	d876      	bhi.n	8000dd2 <TOASTER_receive+0x162>
						state = RECEIVE_DATA;
 8000ce4:	2503      	movs	r5, #3
 8000ce6:	e7d7      	b.n	8000c98 <TOASTER_receive+0x28>
					msg->data[msg->size - remaining_data] = c;
 8000ce8:	f898 2001 	ldrb.w	r2, [r8, #1]
 8000cec:	1b93      	subs	r3, r2, r6
 8000cee:	4443      	add	r3, r8
 8000cf0:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8000cf4:	7099      	strb	r1, [r3, #2]
					remaining_data--;
 8000cf6:	3e01      	subs	r6, #1
					if(remaining_data == 0)
 8000cf8:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
 8000cfc:	d1cc      	bne.n	8000c98 <TOASTER_receive+0x28>
						if(msg->sid == SID_TOASTER_PACKET && msg->size == 8)
 8000cfe:	f898 3000 	ldrb.w	r3, [r8]
 8000d02:	2b74      	cmp	r3, #116	; 0x74
 8000d04:	d001      	beq.n	8000d0a <TOASTER_receive+0x9a>
						state = WAIT_EOT;
 8000d06:	2505      	movs	r5, #5
 8000d08:	e7c6      	b.n	8000c98 <TOASTER_receive+0x28>
						if(msg->sid == SID_TOASTER_PACKET && msg->size == 8)
 8000d0a:	2a08      	cmp	r2, #8
 8000d0c:	d001      	beq.n	8000d12 <TOASTER_receive+0xa2>
						state = WAIT_EOT;
 8000d0e:	2505      	movs	r5, #5
 8000d10:	e7c2      	b.n	8000c98 <TOASTER_receive+0x28>
							if(packet != NULL)
 8000d12:	2f00      	cmp	r7, #0
 8000d14:	d05f      	beq.n	8000dd6 <TOASTER_receive+0x166>
								packet->packet_nb = msg->data[0];
 8000d16:	f898 3002 	ldrb.w	r3, [r8, #2]
 8000d1a:	733b      	strb	r3, [r7, #12]
								packet->size = U32FROMU8(0x00, msg->data[1], msg->data[2], msg->data[3]);
 8000d1c:	f898 2003 	ldrb.w	r2, [r8, #3]
 8000d20:	f898 3004 	ldrb.w	r3, [r8, #4]
 8000d24:	021b      	lsls	r3, r3, #8
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	f898 2005 	ldrb.w	r2, [r8, #5]
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	603b      	str	r3, [r7, #0]
								packet->crc = U32FROMU8(msg->data[4], msg->data[5], msg->data[6], msg->data[7]);
 8000d32:	f898 2006 	ldrb.w	r2, [r8, #6]
 8000d36:	f898 3007 	ldrb.w	r3, [r8, #7]
 8000d3a:	041b      	lsls	r3, r3, #16
 8000d3c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000d40:	f898 2008 	ldrb.w	r2, [r8, #8]
 8000d44:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000d48:	f898 2009 	ldrb.w	r2, [r8, #9]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	607b      	str	r3, [r7, #4]
								packet->crc_calculated = 0;
 8000d50:	2300      	movs	r3, #0
 8000d52:	60bb      	str	r3, [r7, #8]
								packet_index = 0;
 8000d54:	4699      	mov	r9, r3
								state = RECEIVE_PACKET;
 8000d56:	2504      	movs	r5, #4
 8000d58:	e79e      	b.n	8000c98 <TOASTER_receive+0x28>
					packet->data[packet_index] = c;
 8000d5a:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8000d5e:	eb07 0309 	add.w	r3, r7, r9
 8000d62:	7359      	strb	r1, [r3, #13]
					packet_index++;
 8000d64:	f109 0201 	add.w	r2, r9, #1
					if(packet_index % 4 == 0)
 8000d68:	f012 0f03 	tst.w	r2, #3
 8000d6c:	d115      	bne.n	8000d9a <TOASTER_receive+0x12a>
						packet->crc_calculated ^= U32FROMU8(packet->data[packet_index-1], packet->data[packet_index-2], packet->data[packet_index-3], packet->data[packet_index-4]);
 8000d6e:	f109 33ff 	add.w	r3, r9, #4294967295
 8000d72:	443b      	add	r3, r7
 8000d74:	7b5b      	ldrb	r3, [r3, #13]
 8000d76:	041b      	lsls	r3, r3, #16
 8000d78:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000d7c:	f1a9 0102 	sub.w	r1, r9, #2
 8000d80:	4439      	add	r1, r7
 8000d82:	7b49      	ldrb	r1, [r1, #13]
 8000d84:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000d88:	f1a9 0903 	sub.w	r9, r9, #3
 8000d8c:	44b9      	add	r9, r7
 8000d8e:	f899 100d 	ldrb.w	r1, [r9, #13]
 8000d92:	430b      	orrs	r3, r1
 8000d94:	68b9      	ldr	r1, [r7, #8]
 8000d96:	404b      	eors	r3, r1
 8000d98:	60bb      	str	r3, [r7, #8]
					if (packet_index == packet->size)
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d001      	beq.n	8000da4 <TOASTER_receive+0x134>
					packet_index++;
 8000da0:	4691      	mov	r9, r2
 8000da2:	e779      	b.n	8000c98 <TOASTER_receive+0x28>
						if(packet->crc == packet->crc_calculated)
 8000da4:	6879      	ldr	r1, [r7, #4]
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	4299      	cmp	r1, r3
 8000daa:	d002      	beq.n	8000db2 <TOASTER_receive+0x142>
					packet_index++;
 8000dac:	4691      	mov	r9, r2
							state = WAIT_SOH;
 8000dae:	2500      	movs	r5, #0
 8000db0:	e772      	b.n	8000c98 <TOASTER_receive+0x28>
					packet_index++;
 8000db2:	4691      	mov	r9, r2
							state = WAIT_EOT;
 8000db4:	2505      	movs	r5, #5
 8000db6:	e76f      	b.n	8000c98 <TOASTER_receive+0x28>
					if(c == EOT)
 8000db8:	f89d 5007 	ldrb.w	r5, [sp, #7]
 8000dbc:	2d04      	cmp	r5, #4
 8000dbe:	d010      	beq.n	8000de2 <TOASTER_receive+0x172>
					else if(c == SOH)
 8000dc0:	2d01      	cmp	r5, #1
 8000dc2:	f43f af69 	beq.w	8000c98 <TOASTER_receive+0x28>
						state = WAIT_SOH;
 8000dc6:	2500      	movs	r5, #0
 8000dc8:	e766      	b.n	8000c98 <TOASTER_receive+0x28>
		if(UART_read(&c))
 8000dca:	2500      	movs	r5, #0
 8000dcc:	e764      	b.n	8000c98 <TOASTER_receive+0x28>
						state = WAIT_EOT;
 8000dce:	2505      	movs	r5, #5
 8000dd0:	e762      	b.n	8000c98 <TOASTER_receive+0x28>
						state = WAIT_SOH;
 8000dd2:	2500      	movs	r5, #0
 8000dd4:	e760      	b.n	8000c98 <TOASTER_receive+0x28>
						state = WAIT_EOT;
 8000dd6:	2505      	movs	r5, #5
 8000dd8:	e75e      	b.n	8000c98 <TOASTER_receive+0x28>
	return 0;
 8000dda:	2000      	movs	r0, #0
}
 8000ddc:	b003      	add	sp, #12
 8000dde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
						return 1;
 8000de2:	2001      	movs	r0, #1
 8000de4:	e7fa      	b.n	8000ddc <TOASTER_receive+0x16c>

08000de6 <TOASTER_receive_B0>:
{
 8000de6:	b510      	push	{r4, lr}
 8000de8:	b082      	sub	sp, #8
 8000dea:	4604      	mov	r4, r0
 8000dec:	e002      	b.n	8000df4 <TOASTER_receive_B0+0xe>
	}while(timeout_nb_loops--);
 8000dee:	1e63      	subs	r3, r4, #1
 8000df0:	b164      	cbz	r4, 8000e0c <TOASTER_receive_B0+0x26>
 8000df2:	461c      	mov	r4, r3
		if(UART_read(&c))
 8000df4:	f10d 0007 	add.w	r0, sp, #7
 8000df8:	f7ff ff20 	bl	8000c3c <UART_read>
 8000dfc:	2800      	cmp	r0, #0
 8000dfe:	d0f6      	beq.n	8000dee <TOASTER_receive_B0+0x8>
			if(c == 0xB0)
 8000e00:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000e04:	2bb0      	cmp	r3, #176	; 0xb0
 8000e06:	d1f2      	bne.n	8000dee <TOASTER_receive_B0+0x8>
				return 1;
 8000e08:	2001      	movs	r0, #1
 8000e0a:	e000      	b.n	8000e0e <TOASTER_receive_B0+0x28>
	return 0;
 8000e0c:	2000      	movs	r0, #0
}
 8000e0e:	b002      	add	sp, #8
 8000e10:	bd10      	pop	{r4, pc}

08000e12 <msgToUART>:
{
 8000e12:	b538      	push	{r3, r4, r5, lr}
 8000e14:	4605      	mov	r5, r0
	UART_write(SOH);
 8000e16:	2001      	movs	r0, #1
 8000e18:	f7ff ff06 	bl	8000c28 <UART_write>
	UART_write(msg->sid);
 8000e1c:	7828      	ldrb	r0, [r5, #0]
 8000e1e:	f7ff ff03 	bl	8000c28 <UART_write>
	UART_write(msg->size);
 8000e22:	7868      	ldrb	r0, [r5, #1]
 8000e24:	f7ff ff00 	bl	8000c28 <UART_write>
	for (j=0; j<msg->size && j<8; j++)
 8000e28:	2400      	movs	r4, #0
 8000e2a:	e005      	b.n	8000e38 <msgToUART+0x26>
		UART_write(msg->data[j]);
 8000e2c:	192b      	adds	r3, r5, r4
 8000e2e:	7898      	ldrb	r0, [r3, #2]
 8000e30:	f7ff fefa 	bl	8000c28 <UART_write>
	for (j=0; j<msg->size && j<8; j++)
 8000e34:	3401      	adds	r4, #1
 8000e36:	b2e4      	uxtb	r4, r4
 8000e38:	786b      	ldrb	r3, [r5, #1]
 8000e3a:	42a3      	cmp	r3, r4
 8000e3c:	d901      	bls.n	8000e42 <msgToUART+0x30>
 8000e3e:	2c07      	cmp	r4, #7
 8000e40:	d9f4      	bls.n	8000e2c <msgToUART+0x1a>
	UART_write(EOT);
 8000e42:	2004      	movs	r0, #4
 8000e44:	f7ff fef0 	bl	8000c28 <UART_write>
}
 8000e48:	bd38      	pop	{r3, r4, r5, pc}

08000e4a <TOASTER_send_request_for_program>:
{
 8000e4a:	b500      	push	{lr}
 8000e4c:	b085      	sub	sp, #20
	msg.sid = SID_TOASTER_REQUEST_FOR_PROGRAM;
 8000e4e:	2370      	movs	r3, #112	; 0x70
 8000e50:	f88d 3004 	strb.w	r3, [sp, #4]
	msg.size = 4;
 8000e54:	2304      	movs	r3, #4
 8000e56:	f88d 3005 	strb.w	r3, [sp, #5]
	msg.data[0] = PACKET_DATA_SIZE>>24 & 0xFF;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	f88d 3006 	strb.w	r3, [sp, #6]
	msg.data[1] = PACKET_DATA_SIZE>>16 & 0xFF;
 8000e60:	f88d 3007 	strb.w	r3, [sp, #7]
	msg.data[2] = PACKET_DATA_SIZE>>8 & 0xFF;
 8000e64:	2240      	movs	r2, #64	; 0x40
 8000e66:	f88d 2008 	strb.w	r2, [sp, #8]
	msg.data[3] = PACKET_DATA_SIZE & 0xFF;
 8000e6a:	f88d 3009 	strb.w	r3, [sp, #9]
	msgToUART(&msg);
 8000e6e:	a801      	add	r0, sp, #4
 8000e70:	f7ff ffcf 	bl	8000e12 <msgToUART>
}
 8000e74:	b005      	add	sp, #20
 8000e76:	f85d fb04 	ldr.w	pc, [sp], #4

08000e7a <TOASTER_ask_for_packet>:
{
 8000e7a:	b500      	push	{lr}
 8000e7c:	b085      	sub	sp, #20
	msg.sid = SID_TOASTER_ASK_FOR_PACKET;
 8000e7e:	2373      	movs	r3, #115	; 0x73
 8000e80:	f88d 3004 	strb.w	r3, [sp, #4]
	msg.size = 1;
 8000e84:	2301      	movs	r3, #1
 8000e86:	f88d 3005 	strb.w	r3, [sp, #5]
	msg.data[0] = packet_number;
 8000e8a:	f88d 0006 	strb.w	r0, [sp, #6]
	msgToUART(&msg);
 8000e8e:	a801      	add	r0, sp, #4
 8000e90:	f7ff ffbf 	bl	8000e12 <msgToUART>
}
 8000e94:	b005      	add	sp, #20
 8000e96:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e9a:	bf00      	nop

Disassembly of section .text:

08001000 <__do_global_dtors_aux>:
 8001000:	b510      	push	{r4, lr}
 8001002:	4c05      	ldr	r4, [pc, #20]	; (8001018 <__do_global_dtors_aux+0x18>)
 8001004:	7823      	ldrb	r3, [r4, #0]
 8001006:	b933      	cbnz	r3, 8001016 <__do_global_dtors_aux+0x16>
 8001008:	4b04      	ldr	r3, [pc, #16]	; (800101c <__do_global_dtors_aux+0x1c>)
 800100a:	b113      	cbz	r3, 8001012 <__do_global_dtors_aux+0x12>
 800100c:	4804      	ldr	r0, [pc, #16]	; (8001020 <__do_global_dtors_aux+0x20>)
 800100e:	f3af 8000 	nop.w
 8001012:	2301      	movs	r3, #1
 8001014:	7023      	strb	r3, [r4, #0]
 8001016:	bd10      	pop	{r4, pc}
 8001018:	200001e0 	.word	0x200001e0
 800101c:	00000000 	.word	0x00000000
 8001020:	08009fdc 	.word	0x08009fdc

08001024 <frame_dummy>:
 8001024:	b508      	push	{r3, lr}
 8001026:	4b03      	ldr	r3, [pc, #12]	; (8001034 <frame_dummy+0x10>)
 8001028:	b11b      	cbz	r3, 8001032 <frame_dummy+0xe>
 800102a:	4903      	ldr	r1, [pc, #12]	; (8001038 <frame_dummy+0x14>)
 800102c:	4803      	ldr	r0, [pc, #12]	; (800103c <frame_dummy+0x18>)
 800102e:	f3af 8000 	nop.w
 8001032:	bd08      	pop	{r3, pc}
 8001034:	00000000 	.word	0x00000000
 8001038:	200001e4 	.word	0x200001e4
 800103c:	08009fdc 	.word	0x08009fdc

08001040 <strlen>:
 8001040:	4603      	mov	r3, r0
 8001042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001046:	2a00      	cmp	r2, #0
 8001048:	d1fb      	bne.n	8001042 <strlen+0x2>
 800104a:	1a18      	subs	r0, r3, r0
 800104c:	3801      	subs	r0, #1
 800104e:	4770      	bx	lr

08001050 <memchr>:
 8001050:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8001054:	2a10      	cmp	r2, #16
 8001056:	db2b      	blt.n	80010b0 <memchr+0x60>
 8001058:	f010 0f07 	tst.w	r0, #7
 800105c:	d008      	beq.n	8001070 <memchr+0x20>
 800105e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001062:	3a01      	subs	r2, #1
 8001064:	428b      	cmp	r3, r1
 8001066:	d02d      	beq.n	80010c4 <memchr+0x74>
 8001068:	f010 0f07 	tst.w	r0, #7
 800106c:	b342      	cbz	r2, 80010c0 <memchr+0x70>
 800106e:	d1f6      	bne.n	800105e <memchr+0xe>
 8001070:	b4f0      	push	{r4, r5, r6, r7}
 8001072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8001076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800107a:	f022 0407 	bic.w	r4, r2, #7
 800107e:	f07f 0700 	mvns.w	r7, #0
 8001082:	2300      	movs	r3, #0
 8001084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8001088:	3c08      	subs	r4, #8
 800108a:	ea85 0501 	eor.w	r5, r5, r1
 800108e:	ea86 0601 	eor.w	r6, r6, r1
 8001092:	fa85 f547 	uadd8	r5, r5, r7
 8001096:	faa3 f587 	sel	r5, r3, r7
 800109a:	fa86 f647 	uadd8	r6, r6, r7
 800109e:	faa5 f687 	sel	r6, r5, r7
 80010a2:	b98e      	cbnz	r6, 80010c8 <memchr+0x78>
 80010a4:	d1ee      	bne.n	8001084 <memchr+0x34>
 80010a6:	bcf0      	pop	{r4, r5, r6, r7}
 80010a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80010ac:	f002 0207 	and.w	r2, r2, #7
 80010b0:	b132      	cbz	r2, 80010c0 <memchr+0x70>
 80010b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80010b6:	3a01      	subs	r2, #1
 80010b8:	ea83 0301 	eor.w	r3, r3, r1
 80010bc:	b113      	cbz	r3, 80010c4 <memchr+0x74>
 80010be:	d1f8      	bne.n	80010b2 <memchr+0x62>
 80010c0:	2000      	movs	r0, #0
 80010c2:	4770      	bx	lr
 80010c4:	3801      	subs	r0, #1
 80010c6:	4770      	bx	lr
 80010c8:	2d00      	cmp	r5, #0
 80010ca:	bf06      	itte	eq
 80010cc:	4635      	moveq	r5, r6
 80010ce:	3803      	subeq	r0, #3
 80010d0:	3807      	subne	r0, #7
 80010d2:	f015 0f01 	tst.w	r5, #1
 80010d6:	d107      	bne.n	80010e8 <memchr+0x98>
 80010d8:	3001      	adds	r0, #1
 80010da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80010de:	bf02      	ittt	eq
 80010e0:	3001      	addeq	r0, #1
 80010e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80010e6:	3001      	addeq	r0, #1
 80010e8:	bcf0      	pop	{r4, r5, r6, r7}
 80010ea:	3801      	subs	r0, #1
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop

080010f0 <__aeabi_drsub>:
 80010f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80010f4:	e002      	b.n	80010fc <__adddf3>
 80010f6:	bf00      	nop

080010f8 <__aeabi_dsub>:
 80010f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080010fc <__adddf3>:
 80010fc:	b530      	push	{r4, r5, lr}
 80010fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8001102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8001106:	ea94 0f05 	teq	r4, r5
 800110a:	bf08      	it	eq
 800110c:	ea90 0f02 	teqeq	r0, r2
 8001110:	bf1f      	itttt	ne
 8001112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8001116:	ea55 0c02 	orrsne.w	ip, r5, r2
 800111a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800111e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8001122:	f000 80e2 	beq.w	80012ea <__adddf3+0x1ee>
 8001126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800112a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800112e:	bfb8      	it	lt
 8001130:	426d      	neglt	r5, r5
 8001132:	dd0c      	ble.n	800114e <__adddf3+0x52>
 8001134:	442c      	add	r4, r5
 8001136:	ea80 0202 	eor.w	r2, r0, r2
 800113a:	ea81 0303 	eor.w	r3, r1, r3
 800113e:	ea82 0000 	eor.w	r0, r2, r0
 8001142:	ea83 0101 	eor.w	r1, r3, r1
 8001146:	ea80 0202 	eor.w	r2, r0, r2
 800114a:	ea81 0303 	eor.w	r3, r1, r3
 800114e:	2d36      	cmp	r5, #54	; 0x36
 8001150:	bf88      	it	hi
 8001152:	bd30      	pophi	{r4, r5, pc}
 8001154:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8001158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800115c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8001160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8001164:	d002      	beq.n	800116c <__adddf3+0x70>
 8001166:	4240      	negs	r0, r0
 8001168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800116c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8001170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8001174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8001178:	d002      	beq.n	8001180 <__adddf3+0x84>
 800117a:	4252      	negs	r2, r2
 800117c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001180:	ea94 0f05 	teq	r4, r5
 8001184:	f000 80a7 	beq.w	80012d6 <__adddf3+0x1da>
 8001188:	f1a4 0401 	sub.w	r4, r4, #1
 800118c:	f1d5 0e20 	rsbs	lr, r5, #32
 8001190:	db0d      	blt.n	80011ae <__adddf3+0xb2>
 8001192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8001196:	fa22 f205 	lsr.w	r2, r2, r5
 800119a:	1880      	adds	r0, r0, r2
 800119c:	f141 0100 	adc.w	r1, r1, #0
 80011a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80011a4:	1880      	adds	r0, r0, r2
 80011a6:	fa43 f305 	asr.w	r3, r3, r5
 80011aa:	4159      	adcs	r1, r3
 80011ac:	e00e      	b.n	80011cc <__adddf3+0xd0>
 80011ae:	f1a5 0520 	sub.w	r5, r5, #32
 80011b2:	f10e 0e20 	add.w	lr, lr, #32
 80011b6:	2a01      	cmp	r2, #1
 80011b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80011bc:	bf28      	it	cs
 80011be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80011c2:	fa43 f305 	asr.w	r3, r3, r5
 80011c6:	18c0      	adds	r0, r0, r3
 80011c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80011cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80011d0:	d507      	bpl.n	80011e2 <__adddf3+0xe6>
 80011d2:	f04f 0e00 	mov.w	lr, #0
 80011d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80011da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80011de:	eb6e 0101 	sbc.w	r1, lr, r1
 80011e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80011e6:	d31b      	bcc.n	8001220 <__adddf3+0x124>
 80011e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80011ec:	d30c      	bcc.n	8001208 <__adddf3+0x10c>
 80011ee:	0849      	lsrs	r1, r1, #1
 80011f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80011f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80011f8:	f104 0401 	add.w	r4, r4, #1
 80011fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8001200:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8001204:	f080 809a 	bcs.w	800133c <__adddf3+0x240>
 8001208:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800120c:	bf08      	it	eq
 800120e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8001212:	f150 0000 	adcs.w	r0, r0, #0
 8001216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800121a:	ea41 0105 	orr.w	r1, r1, r5
 800121e:	bd30      	pop	{r4, r5, pc}
 8001220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8001224:	4140      	adcs	r0, r0
 8001226:	eb41 0101 	adc.w	r1, r1, r1
 800122a:	3c01      	subs	r4, #1
 800122c:	bf28      	it	cs
 800122e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8001232:	d2e9      	bcs.n	8001208 <__adddf3+0x10c>
 8001234:	f091 0f00 	teq	r1, #0
 8001238:	bf04      	itt	eq
 800123a:	4601      	moveq	r1, r0
 800123c:	2000      	moveq	r0, #0
 800123e:	fab1 f381 	clz	r3, r1
 8001242:	bf08      	it	eq
 8001244:	3320      	addeq	r3, #32
 8001246:	f1a3 030b 	sub.w	r3, r3, #11
 800124a:	f1b3 0220 	subs.w	r2, r3, #32
 800124e:	da0c      	bge.n	800126a <__adddf3+0x16e>
 8001250:	320c      	adds	r2, #12
 8001252:	dd08      	ble.n	8001266 <__adddf3+0x16a>
 8001254:	f102 0c14 	add.w	ip, r2, #20
 8001258:	f1c2 020c 	rsb	r2, r2, #12
 800125c:	fa01 f00c 	lsl.w	r0, r1, ip
 8001260:	fa21 f102 	lsr.w	r1, r1, r2
 8001264:	e00c      	b.n	8001280 <__adddf3+0x184>
 8001266:	f102 0214 	add.w	r2, r2, #20
 800126a:	bfd8      	it	le
 800126c:	f1c2 0c20 	rsble	ip, r2, #32
 8001270:	fa01 f102 	lsl.w	r1, r1, r2
 8001274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8001278:	bfdc      	itt	le
 800127a:	ea41 010c 	orrle.w	r1, r1, ip
 800127e:	4090      	lslle	r0, r2
 8001280:	1ae4      	subs	r4, r4, r3
 8001282:	bfa2      	ittt	ge
 8001284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8001288:	4329      	orrge	r1, r5
 800128a:	bd30      	popge	{r4, r5, pc}
 800128c:	ea6f 0404 	mvn.w	r4, r4
 8001290:	3c1f      	subs	r4, #31
 8001292:	da1c      	bge.n	80012ce <__adddf3+0x1d2>
 8001294:	340c      	adds	r4, #12
 8001296:	dc0e      	bgt.n	80012b6 <__adddf3+0x1ba>
 8001298:	f104 0414 	add.w	r4, r4, #20
 800129c:	f1c4 0220 	rsb	r2, r4, #32
 80012a0:	fa20 f004 	lsr.w	r0, r0, r4
 80012a4:	fa01 f302 	lsl.w	r3, r1, r2
 80012a8:	ea40 0003 	orr.w	r0, r0, r3
 80012ac:	fa21 f304 	lsr.w	r3, r1, r4
 80012b0:	ea45 0103 	orr.w	r1, r5, r3
 80012b4:	bd30      	pop	{r4, r5, pc}
 80012b6:	f1c4 040c 	rsb	r4, r4, #12
 80012ba:	f1c4 0220 	rsb	r2, r4, #32
 80012be:	fa20 f002 	lsr.w	r0, r0, r2
 80012c2:	fa01 f304 	lsl.w	r3, r1, r4
 80012c6:	ea40 0003 	orr.w	r0, r0, r3
 80012ca:	4629      	mov	r1, r5
 80012cc:	bd30      	pop	{r4, r5, pc}
 80012ce:	fa21 f004 	lsr.w	r0, r1, r4
 80012d2:	4629      	mov	r1, r5
 80012d4:	bd30      	pop	{r4, r5, pc}
 80012d6:	f094 0f00 	teq	r4, #0
 80012da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80012de:	bf06      	itte	eq
 80012e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80012e4:	3401      	addeq	r4, #1
 80012e6:	3d01      	subne	r5, #1
 80012e8:	e74e      	b.n	8001188 <__adddf3+0x8c>
 80012ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80012ee:	bf18      	it	ne
 80012f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80012f4:	d029      	beq.n	800134a <__adddf3+0x24e>
 80012f6:	ea94 0f05 	teq	r4, r5
 80012fa:	bf08      	it	eq
 80012fc:	ea90 0f02 	teqeq	r0, r2
 8001300:	d005      	beq.n	800130e <__adddf3+0x212>
 8001302:	ea54 0c00 	orrs.w	ip, r4, r0
 8001306:	bf04      	itt	eq
 8001308:	4619      	moveq	r1, r3
 800130a:	4610      	moveq	r0, r2
 800130c:	bd30      	pop	{r4, r5, pc}
 800130e:	ea91 0f03 	teq	r1, r3
 8001312:	bf1e      	ittt	ne
 8001314:	2100      	movne	r1, #0
 8001316:	2000      	movne	r0, #0
 8001318:	bd30      	popne	{r4, r5, pc}
 800131a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800131e:	d105      	bne.n	800132c <__adddf3+0x230>
 8001320:	0040      	lsls	r0, r0, #1
 8001322:	4149      	adcs	r1, r1
 8001324:	bf28      	it	cs
 8001326:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800132a:	bd30      	pop	{r4, r5, pc}
 800132c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8001330:	bf3c      	itt	cc
 8001332:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8001336:	bd30      	popcc	{r4, r5, pc}
 8001338:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800133c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8001340:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001344:	f04f 0000 	mov.w	r0, #0
 8001348:	bd30      	pop	{r4, r5, pc}
 800134a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800134e:	bf1a      	itte	ne
 8001350:	4619      	movne	r1, r3
 8001352:	4610      	movne	r0, r2
 8001354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8001358:	bf1c      	itt	ne
 800135a:	460b      	movne	r3, r1
 800135c:	4602      	movne	r2, r0
 800135e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8001362:	bf06      	itte	eq
 8001364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8001368:	ea91 0f03 	teqeq	r1, r3
 800136c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8001370:	bd30      	pop	{r4, r5, pc}
 8001372:	bf00      	nop

08001374 <__aeabi_ui2d>:
 8001374:	f090 0f00 	teq	r0, #0
 8001378:	bf04      	itt	eq
 800137a:	2100      	moveq	r1, #0
 800137c:	4770      	bxeq	lr
 800137e:	b530      	push	{r4, r5, lr}
 8001380:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8001384:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8001388:	f04f 0500 	mov.w	r5, #0
 800138c:	f04f 0100 	mov.w	r1, #0
 8001390:	e750      	b.n	8001234 <__adddf3+0x138>
 8001392:	bf00      	nop

08001394 <__aeabi_i2d>:
 8001394:	f090 0f00 	teq	r0, #0
 8001398:	bf04      	itt	eq
 800139a:	2100      	moveq	r1, #0
 800139c:	4770      	bxeq	lr
 800139e:	b530      	push	{r4, r5, lr}
 80013a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80013a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80013a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80013ac:	bf48      	it	mi
 80013ae:	4240      	negmi	r0, r0
 80013b0:	f04f 0100 	mov.w	r1, #0
 80013b4:	e73e      	b.n	8001234 <__adddf3+0x138>
 80013b6:	bf00      	nop

080013b8 <__aeabi_f2d>:
 80013b8:	0042      	lsls	r2, r0, #1
 80013ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80013be:	ea4f 0131 	mov.w	r1, r1, rrx
 80013c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80013c6:	bf1f      	itttt	ne
 80013c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80013cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80013d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80013d4:	4770      	bxne	lr
 80013d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80013da:	bf08      	it	eq
 80013dc:	4770      	bxeq	lr
 80013de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80013e2:	bf04      	itt	eq
 80013e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80013e8:	4770      	bxeq	lr
 80013ea:	b530      	push	{r4, r5, lr}
 80013ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80013f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80013f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80013f8:	e71c      	b.n	8001234 <__adddf3+0x138>
 80013fa:	bf00      	nop

080013fc <__aeabi_ul2d>:
 80013fc:	ea50 0201 	orrs.w	r2, r0, r1
 8001400:	bf08      	it	eq
 8001402:	4770      	bxeq	lr
 8001404:	b530      	push	{r4, r5, lr}
 8001406:	f04f 0500 	mov.w	r5, #0
 800140a:	e00a      	b.n	8001422 <__aeabi_l2d+0x16>

0800140c <__aeabi_l2d>:
 800140c:	ea50 0201 	orrs.w	r2, r0, r1
 8001410:	bf08      	it	eq
 8001412:	4770      	bxeq	lr
 8001414:	b530      	push	{r4, r5, lr}
 8001416:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800141a:	d502      	bpl.n	8001422 <__aeabi_l2d+0x16>
 800141c:	4240      	negs	r0, r0
 800141e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001422:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8001426:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800142a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800142e:	f43f aed8 	beq.w	80011e2 <__adddf3+0xe6>
 8001432:	f04f 0203 	mov.w	r2, #3
 8001436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800143a:	bf18      	it	ne
 800143c:	3203      	addne	r2, #3
 800143e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8001442:	bf18      	it	ne
 8001444:	3203      	addne	r2, #3
 8001446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800144a:	f1c2 0320 	rsb	r3, r2, #32
 800144e:	fa00 fc03 	lsl.w	ip, r0, r3
 8001452:	fa20 f002 	lsr.w	r0, r0, r2
 8001456:	fa01 fe03 	lsl.w	lr, r1, r3
 800145a:	ea40 000e 	orr.w	r0, r0, lr
 800145e:	fa21 f102 	lsr.w	r1, r1, r2
 8001462:	4414      	add	r4, r2
 8001464:	e6bd      	b.n	80011e2 <__adddf3+0xe6>
 8001466:	bf00      	nop

08001468 <__aeabi_dmul>:
 8001468:	b570      	push	{r4, r5, r6, lr}
 800146a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800146e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8001472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8001476:	bf1d      	ittte	ne
 8001478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800147c:	ea94 0f0c 	teqne	r4, ip
 8001480:	ea95 0f0c 	teqne	r5, ip
 8001484:	f000 f8de 	bleq	8001644 <__aeabi_dmul+0x1dc>
 8001488:	442c      	add	r4, r5
 800148a:	ea81 0603 	eor.w	r6, r1, r3
 800148e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8001492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8001496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800149a:	bf18      	it	ne
 800149c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80014a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80014a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80014a8:	d038      	beq.n	800151c <__aeabi_dmul+0xb4>
 80014aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80014ae:	f04f 0500 	mov.w	r5, #0
 80014b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80014b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80014ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80014be:	f04f 0600 	mov.w	r6, #0
 80014c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80014c6:	f09c 0f00 	teq	ip, #0
 80014ca:	bf18      	it	ne
 80014cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80014d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80014d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80014d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80014dc:	d204      	bcs.n	80014e8 <__aeabi_dmul+0x80>
 80014de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80014e2:	416d      	adcs	r5, r5
 80014e4:	eb46 0606 	adc.w	r6, r6, r6
 80014e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80014ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80014f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80014f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80014f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80014fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8001500:	bf88      	it	hi
 8001502:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8001506:	d81e      	bhi.n	8001546 <__aeabi_dmul+0xde>
 8001508:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800150c:	bf08      	it	eq
 800150e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8001512:	f150 0000 	adcs.w	r0, r0, #0
 8001516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800151a:	bd70      	pop	{r4, r5, r6, pc}
 800151c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8001520:	ea46 0101 	orr.w	r1, r6, r1
 8001524:	ea40 0002 	orr.w	r0, r0, r2
 8001528:	ea81 0103 	eor.w	r1, r1, r3
 800152c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8001530:	bfc2      	ittt	gt
 8001532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8001536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800153a:	bd70      	popgt	{r4, r5, r6, pc}
 800153c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8001540:	f04f 0e00 	mov.w	lr, #0
 8001544:	3c01      	subs	r4, #1
 8001546:	f300 80ab 	bgt.w	80016a0 <__aeabi_dmul+0x238>
 800154a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800154e:	bfde      	ittt	le
 8001550:	2000      	movle	r0, #0
 8001552:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8001556:	bd70      	pople	{r4, r5, r6, pc}
 8001558:	f1c4 0400 	rsb	r4, r4, #0
 800155c:	3c20      	subs	r4, #32
 800155e:	da35      	bge.n	80015cc <__aeabi_dmul+0x164>
 8001560:	340c      	adds	r4, #12
 8001562:	dc1b      	bgt.n	800159c <__aeabi_dmul+0x134>
 8001564:	f104 0414 	add.w	r4, r4, #20
 8001568:	f1c4 0520 	rsb	r5, r4, #32
 800156c:	fa00 f305 	lsl.w	r3, r0, r5
 8001570:	fa20 f004 	lsr.w	r0, r0, r4
 8001574:	fa01 f205 	lsl.w	r2, r1, r5
 8001578:	ea40 0002 	orr.w	r0, r0, r2
 800157c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8001580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8001584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8001588:	fa21 f604 	lsr.w	r6, r1, r4
 800158c:	eb42 0106 	adc.w	r1, r2, r6
 8001590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8001594:	bf08      	it	eq
 8001596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800159a:	bd70      	pop	{r4, r5, r6, pc}
 800159c:	f1c4 040c 	rsb	r4, r4, #12
 80015a0:	f1c4 0520 	rsb	r5, r4, #32
 80015a4:	fa00 f304 	lsl.w	r3, r0, r4
 80015a8:	fa20 f005 	lsr.w	r0, r0, r5
 80015ac:	fa01 f204 	lsl.w	r2, r1, r4
 80015b0:	ea40 0002 	orr.w	r0, r0, r2
 80015b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80015b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80015bc:	f141 0100 	adc.w	r1, r1, #0
 80015c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80015c4:	bf08      	it	eq
 80015c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80015ca:	bd70      	pop	{r4, r5, r6, pc}
 80015cc:	f1c4 0520 	rsb	r5, r4, #32
 80015d0:	fa00 f205 	lsl.w	r2, r0, r5
 80015d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80015d8:	fa20 f304 	lsr.w	r3, r0, r4
 80015dc:	fa01 f205 	lsl.w	r2, r1, r5
 80015e0:	ea43 0302 	orr.w	r3, r3, r2
 80015e4:	fa21 f004 	lsr.w	r0, r1, r4
 80015e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80015ec:	fa21 f204 	lsr.w	r2, r1, r4
 80015f0:	ea20 0002 	bic.w	r0, r0, r2
 80015f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80015f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80015fc:	bf08      	it	eq
 80015fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8001602:	bd70      	pop	{r4, r5, r6, pc}
 8001604:	f094 0f00 	teq	r4, #0
 8001608:	d10f      	bne.n	800162a <__aeabi_dmul+0x1c2>
 800160a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800160e:	0040      	lsls	r0, r0, #1
 8001610:	eb41 0101 	adc.w	r1, r1, r1
 8001614:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8001618:	bf08      	it	eq
 800161a:	3c01      	subeq	r4, #1
 800161c:	d0f7      	beq.n	800160e <__aeabi_dmul+0x1a6>
 800161e:	ea41 0106 	orr.w	r1, r1, r6
 8001622:	f095 0f00 	teq	r5, #0
 8001626:	bf18      	it	ne
 8001628:	4770      	bxne	lr
 800162a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800162e:	0052      	lsls	r2, r2, #1
 8001630:	eb43 0303 	adc.w	r3, r3, r3
 8001634:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8001638:	bf08      	it	eq
 800163a:	3d01      	subeq	r5, #1
 800163c:	d0f7      	beq.n	800162e <__aeabi_dmul+0x1c6>
 800163e:	ea43 0306 	orr.w	r3, r3, r6
 8001642:	4770      	bx	lr
 8001644:	ea94 0f0c 	teq	r4, ip
 8001648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800164c:	bf18      	it	ne
 800164e:	ea95 0f0c 	teqne	r5, ip
 8001652:	d00c      	beq.n	800166e <__aeabi_dmul+0x206>
 8001654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001658:	bf18      	it	ne
 800165a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800165e:	d1d1      	bne.n	8001604 <__aeabi_dmul+0x19c>
 8001660:	ea81 0103 	eor.w	r1, r1, r3
 8001664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8001668:	f04f 0000 	mov.w	r0, #0
 800166c:	bd70      	pop	{r4, r5, r6, pc}
 800166e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001672:	bf06      	itte	eq
 8001674:	4610      	moveq	r0, r2
 8001676:	4619      	moveq	r1, r3
 8001678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800167c:	d019      	beq.n	80016b2 <__aeabi_dmul+0x24a>
 800167e:	ea94 0f0c 	teq	r4, ip
 8001682:	d102      	bne.n	800168a <__aeabi_dmul+0x222>
 8001684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8001688:	d113      	bne.n	80016b2 <__aeabi_dmul+0x24a>
 800168a:	ea95 0f0c 	teq	r5, ip
 800168e:	d105      	bne.n	800169c <__aeabi_dmul+0x234>
 8001690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8001694:	bf1c      	itt	ne
 8001696:	4610      	movne	r0, r2
 8001698:	4619      	movne	r1, r3
 800169a:	d10a      	bne.n	80016b2 <__aeabi_dmul+0x24a>
 800169c:	ea81 0103 	eor.w	r1, r1, r3
 80016a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80016a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80016a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80016ac:	f04f 0000 	mov.w	r0, #0
 80016b0:	bd70      	pop	{r4, r5, r6, pc}
 80016b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80016b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80016ba:	bd70      	pop	{r4, r5, r6, pc}

080016bc <__aeabi_ddiv>:
 80016bc:	b570      	push	{r4, r5, r6, lr}
 80016be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80016c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80016c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80016ca:	bf1d      	ittte	ne
 80016cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80016d0:	ea94 0f0c 	teqne	r4, ip
 80016d4:	ea95 0f0c 	teqne	r5, ip
 80016d8:	f000 f8a7 	bleq	800182a <__aeabi_ddiv+0x16e>
 80016dc:	eba4 0405 	sub.w	r4, r4, r5
 80016e0:	ea81 0e03 	eor.w	lr, r1, r3
 80016e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80016e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80016ec:	f000 8088 	beq.w	8001800 <__aeabi_ddiv+0x144>
 80016f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80016f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80016f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80016fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8001700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8001704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8001708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800170c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8001710:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8001714:	429d      	cmp	r5, r3
 8001716:	bf08      	it	eq
 8001718:	4296      	cmpeq	r6, r2
 800171a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800171e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8001722:	d202      	bcs.n	800172a <__aeabi_ddiv+0x6e>
 8001724:	085b      	lsrs	r3, r3, #1
 8001726:	ea4f 0232 	mov.w	r2, r2, rrx
 800172a:	1ab6      	subs	r6, r6, r2
 800172c:	eb65 0503 	sbc.w	r5, r5, r3
 8001730:	085b      	lsrs	r3, r3, #1
 8001732:	ea4f 0232 	mov.w	r2, r2, rrx
 8001736:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800173a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800173e:	ebb6 0e02 	subs.w	lr, r6, r2
 8001742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8001746:	bf22      	ittt	cs
 8001748:	1ab6      	subcs	r6, r6, r2
 800174a:	4675      	movcs	r5, lr
 800174c:	ea40 000c 	orrcs.w	r0, r0, ip
 8001750:	085b      	lsrs	r3, r3, #1
 8001752:	ea4f 0232 	mov.w	r2, r2, rrx
 8001756:	ebb6 0e02 	subs.w	lr, r6, r2
 800175a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800175e:	bf22      	ittt	cs
 8001760:	1ab6      	subcs	r6, r6, r2
 8001762:	4675      	movcs	r5, lr
 8001764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001768:	085b      	lsrs	r3, r3, #1
 800176a:	ea4f 0232 	mov.w	r2, r2, rrx
 800176e:	ebb6 0e02 	subs.w	lr, r6, r2
 8001772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8001776:	bf22      	ittt	cs
 8001778:	1ab6      	subcs	r6, r6, r2
 800177a:	4675      	movcs	r5, lr
 800177c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001780:	085b      	lsrs	r3, r3, #1
 8001782:	ea4f 0232 	mov.w	r2, r2, rrx
 8001786:	ebb6 0e02 	subs.w	lr, r6, r2
 800178a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800178e:	bf22      	ittt	cs
 8001790:	1ab6      	subcs	r6, r6, r2
 8001792:	4675      	movcs	r5, lr
 8001794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001798:	ea55 0e06 	orrs.w	lr, r5, r6
 800179c:	d018      	beq.n	80017d0 <__aeabi_ddiv+0x114>
 800179e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80017a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80017a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80017aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80017ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80017b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80017b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80017ba:	d1c0      	bne.n	800173e <__aeabi_ddiv+0x82>
 80017bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80017c0:	d10b      	bne.n	80017da <__aeabi_ddiv+0x11e>
 80017c2:	ea41 0100 	orr.w	r1, r1, r0
 80017c6:	f04f 0000 	mov.w	r0, #0
 80017ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80017ce:	e7b6      	b.n	800173e <__aeabi_ddiv+0x82>
 80017d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80017d4:	bf04      	itt	eq
 80017d6:	4301      	orreq	r1, r0
 80017d8:	2000      	moveq	r0, #0
 80017da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80017de:	bf88      	it	hi
 80017e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80017e4:	f63f aeaf 	bhi.w	8001546 <__aeabi_dmul+0xde>
 80017e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80017ec:	bf04      	itt	eq
 80017ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80017f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80017f6:	f150 0000 	adcs.w	r0, r0, #0
 80017fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80017fe:	bd70      	pop	{r4, r5, r6, pc}
 8001800:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8001804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8001808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800180c:	bfc2      	ittt	gt
 800180e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8001812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8001816:	bd70      	popgt	{r4, r5, r6, pc}
 8001818:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800181c:	f04f 0e00 	mov.w	lr, #0
 8001820:	3c01      	subs	r4, #1
 8001822:	e690      	b.n	8001546 <__aeabi_dmul+0xde>
 8001824:	ea45 0e06 	orr.w	lr, r5, r6
 8001828:	e68d      	b.n	8001546 <__aeabi_dmul+0xde>
 800182a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800182e:	ea94 0f0c 	teq	r4, ip
 8001832:	bf08      	it	eq
 8001834:	ea95 0f0c 	teqeq	r5, ip
 8001838:	f43f af3b 	beq.w	80016b2 <__aeabi_dmul+0x24a>
 800183c:	ea94 0f0c 	teq	r4, ip
 8001840:	d10a      	bne.n	8001858 <__aeabi_ddiv+0x19c>
 8001842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8001846:	f47f af34 	bne.w	80016b2 <__aeabi_dmul+0x24a>
 800184a:	ea95 0f0c 	teq	r5, ip
 800184e:	f47f af25 	bne.w	800169c <__aeabi_dmul+0x234>
 8001852:	4610      	mov	r0, r2
 8001854:	4619      	mov	r1, r3
 8001856:	e72c      	b.n	80016b2 <__aeabi_dmul+0x24a>
 8001858:	ea95 0f0c 	teq	r5, ip
 800185c:	d106      	bne.n	800186c <__aeabi_ddiv+0x1b0>
 800185e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8001862:	f43f aefd 	beq.w	8001660 <__aeabi_dmul+0x1f8>
 8001866:	4610      	mov	r0, r2
 8001868:	4619      	mov	r1, r3
 800186a:	e722      	b.n	80016b2 <__aeabi_dmul+0x24a>
 800186c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8001870:	bf18      	it	ne
 8001872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8001876:	f47f aec5 	bne.w	8001604 <__aeabi_dmul+0x19c>
 800187a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800187e:	f47f af0d 	bne.w	800169c <__aeabi_dmul+0x234>
 8001882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8001886:	f47f aeeb 	bne.w	8001660 <__aeabi_dmul+0x1f8>
 800188a:	e712      	b.n	80016b2 <__aeabi_dmul+0x24a>

0800188c <__gedf2>:
 800188c:	f04f 3cff 	mov.w	ip, #4294967295
 8001890:	e006      	b.n	80018a0 <__cmpdf2+0x4>
 8001892:	bf00      	nop

08001894 <__ledf2>:
 8001894:	f04f 0c01 	mov.w	ip, #1
 8001898:	e002      	b.n	80018a0 <__cmpdf2+0x4>
 800189a:	bf00      	nop

0800189c <__cmpdf2>:
 800189c:	f04f 0c01 	mov.w	ip, #1
 80018a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80018a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80018a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80018ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80018b0:	bf18      	it	ne
 80018b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80018b6:	d01b      	beq.n	80018f0 <__cmpdf2+0x54>
 80018b8:	b001      	add	sp, #4
 80018ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80018be:	bf0c      	ite	eq
 80018c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80018c4:	ea91 0f03 	teqne	r1, r3
 80018c8:	bf02      	ittt	eq
 80018ca:	ea90 0f02 	teqeq	r0, r2
 80018ce:	2000      	moveq	r0, #0
 80018d0:	4770      	bxeq	lr
 80018d2:	f110 0f00 	cmn.w	r0, #0
 80018d6:	ea91 0f03 	teq	r1, r3
 80018da:	bf58      	it	pl
 80018dc:	4299      	cmppl	r1, r3
 80018de:	bf08      	it	eq
 80018e0:	4290      	cmpeq	r0, r2
 80018e2:	bf2c      	ite	cs
 80018e4:	17d8      	asrcs	r0, r3, #31
 80018e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80018ea:	f040 0001 	orr.w	r0, r0, #1
 80018ee:	4770      	bx	lr
 80018f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80018f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80018f8:	d102      	bne.n	8001900 <__cmpdf2+0x64>
 80018fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80018fe:	d107      	bne.n	8001910 <__cmpdf2+0x74>
 8001900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8001904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8001908:	d1d6      	bne.n	80018b8 <__cmpdf2+0x1c>
 800190a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800190e:	d0d3      	beq.n	80018b8 <__cmpdf2+0x1c>
 8001910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop

08001918 <__aeabi_cdrcmple>:
 8001918:	4684      	mov	ip, r0
 800191a:	4610      	mov	r0, r2
 800191c:	4662      	mov	r2, ip
 800191e:	468c      	mov	ip, r1
 8001920:	4619      	mov	r1, r3
 8001922:	4663      	mov	r3, ip
 8001924:	e000      	b.n	8001928 <__aeabi_cdcmpeq>
 8001926:	bf00      	nop

08001928 <__aeabi_cdcmpeq>:
 8001928:	b501      	push	{r0, lr}
 800192a:	f7ff ffb7 	bl	800189c <__cmpdf2>
 800192e:	2800      	cmp	r0, #0
 8001930:	bf48      	it	mi
 8001932:	f110 0f00 	cmnmi.w	r0, #0
 8001936:	bd01      	pop	{r0, pc}

08001938 <__aeabi_dcmpeq>:
 8001938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800193c:	f7ff fff4 	bl	8001928 <__aeabi_cdcmpeq>
 8001940:	bf0c      	ite	eq
 8001942:	2001      	moveq	r0, #1
 8001944:	2000      	movne	r0, #0
 8001946:	f85d fb08 	ldr.w	pc, [sp], #8
 800194a:	bf00      	nop

0800194c <__aeabi_dcmplt>:
 800194c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001950:	f7ff ffea 	bl	8001928 <__aeabi_cdcmpeq>
 8001954:	bf34      	ite	cc
 8001956:	2001      	movcc	r0, #1
 8001958:	2000      	movcs	r0, #0
 800195a:	f85d fb08 	ldr.w	pc, [sp], #8
 800195e:	bf00      	nop

08001960 <__aeabi_dcmple>:
 8001960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001964:	f7ff ffe0 	bl	8001928 <__aeabi_cdcmpeq>
 8001968:	bf94      	ite	ls
 800196a:	2001      	movls	r0, #1
 800196c:	2000      	movhi	r0, #0
 800196e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001972:	bf00      	nop

08001974 <__aeabi_dcmpge>:
 8001974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001978:	f7ff ffce 	bl	8001918 <__aeabi_cdrcmple>
 800197c:	bf94      	ite	ls
 800197e:	2001      	movls	r0, #1
 8001980:	2000      	movhi	r0, #0
 8001982:	f85d fb08 	ldr.w	pc, [sp], #8
 8001986:	bf00      	nop

08001988 <__aeabi_dcmpgt>:
 8001988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800198c:	f7ff ffc4 	bl	8001918 <__aeabi_cdrcmple>
 8001990:	bf34      	ite	cc
 8001992:	2001      	movcc	r0, #1
 8001994:	2000      	movcs	r0, #0
 8001996:	f85d fb08 	ldr.w	pc, [sp], #8
 800199a:	bf00      	nop

0800199c <__aeabi_dcmpun>:
 800199c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80019a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80019a4:	d102      	bne.n	80019ac <__aeabi_dcmpun+0x10>
 80019a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80019aa:	d10a      	bne.n	80019c2 <__aeabi_dcmpun+0x26>
 80019ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80019b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80019b4:	d102      	bne.n	80019bc <__aeabi_dcmpun+0x20>
 80019b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80019ba:	d102      	bne.n	80019c2 <__aeabi_dcmpun+0x26>
 80019bc:	f04f 0000 	mov.w	r0, #0
 80019c0:	4770      	bx	lr
 80019c2:	f04f 0001 	mov.w	r0, #1
 80019c6:	4770      	bx	lr

080019c8 <__aeabi_d2iz>:
 80019c8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80019cc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80019d0:	d215      	bcs.n	80019fe <__aeabi_d2iz+0x36>
 80019d2:	d511      	bpl.n	80019f8 <__aeabi_d2iz+0x30>
 80019d4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80019d8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80019dc:	d912      	bls.n	8001a04 <__aeabi_d2iz+0x3c>
 80019de:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80019e2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80019e6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80019ea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80019ee:	fa23 f002 	lsr.w	r0, r3, r2
 80019f2:	bf18      	it	ne
 80019f4:	4240      	negne	r0, r0
 80019f6:	4770      	bx	lr
 80019f8:	f04f 0000 	mov.w	r0, #0
 80019fc:	4770      	bx	lr
 80019fe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8001a02:	d105      	bne.n	8001a10 <__aeabi_d2iz+0x48>
 8001a04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8001a08:	bf08      	it	eq
 8001a0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001a0e:	4770      	bx	lr
 8001a10:	f04f 0000 	mov.w	r0, #0
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop

08001a18 <__aeabi_d2f>:
 8001a18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8001a1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8001a20:	bf24      	itt	cs
 8001a22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8001a26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8001a2a:	d90d      	bls.n	8001a48 <__aeabi_d2f+0x30>
 8001a2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001a30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8001a34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8001a38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8001a3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8001a40:	bf08      	it	eq
 8001a42:	f020 0001 	biceq.w	r0, r0, #1
 8001a46:	4770      	bx	lr
 8001a48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8001a4c:	d121      	bne.n	8001a92 <__aeabi_d2f+0x7a>
 8001a4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8001a52:	bfbc      	itt	lt
 8001a54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8001a58:	4770      	bxlt	lr
 8001a5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8001a5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8001a62:	f1c2 0218 	rsb	r2, r2, #24
 8001a66:	f1c2 0c20 	rsb	ip, r2, #32
 8001a6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8001a6e:	fa20 f002 	lsr.w	r0, r0, r2
 8001a72:	bf18      	it	ne
 8001a74:	f040 0001 	orrne.w	r0, r0, #1
 8001a78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8001a7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8001a80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8001a84:	ea40 000c 	orr.w	r0, r0, ip
 8001a88:	fa23 f302 	lsr.w	r3, r3, r2
 8001a8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001a90:	e7cc      	b.n	8001a2c <__aeabi_d2f+0x14>
 8001a92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8001a96:	d107      	bne.n	8001aa8 <__aeabi_d2f+0x90>
 8001a98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8001a9c:	bf1e      	ittt	ne
 8001a9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8001aa2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8001aa6:	4770      	bxne	lr
 8001aa8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8001aac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8001ab0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop

08001ab8 <__aeabi_ldivmod>:
 8001ab8:	b97b      	cbnz	r3, 8001ada <__aeabi_ldivmod+0x22>
 8001aba:	b972      	cbnz	r2, 8001ada <__aeabi_ldivmod+0x22>
 8001abc:	2900      	cmp	r1, #0
 8001abe:	bfbe      	ittt	lt
 8001ac0:	2000      	movlt	r0, #0
 8001ac2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8001ac6:	e006      	blt.n	8001ad6 <__aeabi_ldivmod+0x1e>
 8001ac8:	bf08      	it	eq
 8001aca:	2800      	cmpeq	r0, #0
 8001acc:	bf1c      	itt	ne
 8001ace:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8001ad2:	f04f 30ff 	movne.w	r0, #4294967295
 8001ad6:	f000 b9b9 	b.w	8001e4c <__aeabi_idiv0>
 8001ada:	f1ad 0c08 	sub.w	ip, sp, #8
 8001ade:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001ae2:	2900      	cmp	r1, #0
 8001ae4:	db09      	blt.n	8001afa <__aeabi_ldivmod+0x42>
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	db1a      	blt.n	8001b20 <__aeabi_ldivmod+0x68>
 8001aea:	f000 f84d 	bl	8001b88 <__udivmoddi4>
 8001aee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001af2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001af6:	b004      	add	sp, #16
 8001af8:	4770      	bx	lr
 8001afa:	4240      	negs	r0, r0
 8001afc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	db1b      	blt.n	8001b3c <__aeabi_ldivmod+0x84>
 8001b04:	f000 f840 	bl	8001b88 <__udivmoddi4>
 8001b08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001b0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001b10:	b004      	add	sp, #16
 8001b12:	4240      	negs	r0, r0
 8001b14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001b18:	4252      	negs	r2, r2
 8001b1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001b1e:	4770      	bx	lr
 8001b20:	4252      	negs	r2, r2
 8001b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001b26:	f000 f82f 	bl	8001b88 <__udivmoddi4>
 8001b2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001b2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001b32:	b004      	add	sp, #16
 8001b34:	4240      	negs	r0, r0
 8001b36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001b3a:	4770      	bx	lr
 8001b3c:	4252      	negs	r2, r2
 8001b3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001b42:	f000 f821 	bl	8001b88 <__udivmoddi4>
 8001b46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001b4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001b4e:	b004      	add	sp, #16
 8001b50:	4252      	negs	r2, r2
 8001b52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001b56:	4770      	bx	lr

08001b58 <__aeabi_uldivmod>:
 8001b58:	b953      	cbnz	r3, 8001b70 <__aeabi_uldivmod+0x18>
 8001b5a:	b94a      	cbnz	r2, 8001b70 <__aeabi_uldivmod+0x18>
 8001b5c:	2900      	cmp	r1, #0
 8001b5e:	bf08      	it	eq
 8001b60:	2800      	cmpeq	r0, #0
 8001b62:	bf1c      	itt	ne
 8001b64:	f04f 31ff 	movne.w	r1, #4294967295
 8001b68:	f04f 30ff 	movne.w	r0, #4294967295
 8001b6c:	f000 b96e 	b.w	8001e4c <__aeabi_idiv0>
 8001b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8001b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001b78:	f000 f806 	bl	8001b88 <__udivmoddi4>
 8001b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001b84:	b004      	add	sp, #16
 8001b86:	4770      	bx	lr

08001b88 <__udivmoddi4>:
 8001b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b8c:	9d08      	ldr	r5, [sp, #32]
 8001b8e:	4604      	mov	r4, r0
 8001b90:	468c      	mov	ip, r1
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	f040 8083 	bne.w	8001c9e <__udivmoddi4+0x116>
 8001b98:	428a      	cmp	r2, r1
 8001b9a:	4617      	mov	r7, r2
 8001b9c:	d947      	bls.n	8001c2e <__udivmoddi4+0xa6>
 8001b9e:	fab2 f282 	clz	r2, r2
 8001ba2:	b142      	cbz	r2, 8001bb6 <__udivmoddi4+0x2e>
 8001ba4:	f1c2 0020 	rsb	r0, r2, #32
 8001ba8:	fa24 f000 	lsr.w	r0, r4, r0
 8001bac:	4091      	lsls	r1, r2
 8001bae:	4097      	lsls	r7, r2
 8001bb0:	ea40 0c01 	orr.w	ip, r0, r1
 8001bb4:	4094      	lsls	r4, r2
 8001bb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8001bba:	0c23      	lsrs	r3, r4, #16
 8001bbc:	fbbc f6f8 	udiv	r6, ip, r8
 8001bc0:	fa1f fe87 	uxth.w	lr, r7
 8001bc4:	fb08 c116 	mls	r1, r8, r6, ip
 8001bc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001bcc:	fb06 f10e 	mul.w	r1, r6, lr
 8001bd0:	4299      	cmp	r1, r3
 8001bd2:	d909      	bls.n	8001be8 <__udivmoddi4+0x60>
 8001bd4:	18fb      	adds	r3, r7, r3
 8001bd6:	f106 30ff 	add.w	r0, r6, #4294967295
 8001bda:	f080 8119 	bcs.w	8001e10 <__udivmoddi4+0x288>
 8001bde:	4299      	cmp	r1, r3
 8001be0:	f240 8116 	bls.w	8001e10 <__udivmoddi4+0x288>
 8001be4:	3e02      	subs	r6, #2
 8001be6:	443b      	add	r3, r7
 8001be8:	1a5b      	subs	r3, r3, r1
 8001bea:	b2a4      	uxth	r4, r4
 8001bec:	fbb3 f0f8 	udiv	r0, r3, r8
 8001bf0:	fb08 3310 	mls	r3, r8, r0, r3
 8001bf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001bf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8001bfc:	45a6      	cmp	lr, r4
 8001bfe:	d909      	bls.n	8001c14 <__udivmoddi4+0x8c>
 8001c00:	193c      	adds	r4, r7, r4
 8001c02:	f100 33ff 	add.w	r3, r0, #4294967295
 8001c06:	f080 8105 	bcs.w	8001e14 <__udivmoddi4+0x28c>
 8001c0a:	45a6      	cmp	lr, r4
 8001c0c:	f240 8102 	bls.w	8001e14 <__udivmoddi4+0x28c>
 8001c10:	3802      	subs	r0, #2
 8001c12:	443c      	add	r4, r7
 8001c14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001c18:	eba4 040e 	sub.w	r4, r4, lr
 8001c1c:	2600      	movs	r6, #0
 8001c1e:	b11d      	cbz	r5, 8001c28 <__udivmoddi4+0xa0>
 8001c20:	40d4      	lsrs	r4, r2
 8001c22:	2300      	movs	r3, #0
 8001c24:	e9c5 4300 	strd	r4, r3, [r5]
 8001c28:	4631      	mov	r1, r6
 8001c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c2e:	b902      	cbnz	r2, 8001c32 <__udivmoddi4+0xaa>
 8001c30:	deff      	udf	#255	; 0xff
 8001c32:	fab2 f282 	clz	r2, r2
 8001c36:	2a00      	cmp	r2, #0
 8001c38:	d150      	bne.n	8001cdc <__udivmoddi4+0x154>
 8001c3a:	1bcb      	subs	r3, r1, r7
 8001c3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001c40:	fa1f f887 	uxth.w	r8, r7
 8001c44:	2601      	movs	r6, #1
 8001c46:	fbb3 fcfe 	udiv	ip, r3, lr
 8001c4a:	0c21      	lsrs	r1, r4, #16
 8001c4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8001c50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001c54:	fb08 f30c 	mul.w	r3, r8, ip
 8001c58:	428b      	cmp	r3, r1
 8001c5a:	d907      	bls.n	8001c6c <__udivmoddi4+0xe4>
 8001c5c:	1879      	adds	r1, r7, r1
 8001c5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8001c62:	d202      	bcs.n	8001c6a <__udivmoddi4+0xe2>
 8001c64:	428b      	cmp	r3, r1
 8001c66:	f200 80e9 	bhi.w	8001e3c <__udivmoddi4+0x2b4>
 8001c6a:	4684      	mov	ip, r0
 8001c6c:	1ac9      	subs	r1, r1, r3
 8001c6e:	b2a3      	uxth	r3, r4
 8001c70:	fbb1 f0fe 	udiv	r0, r1, lr
 8001c74:	fb0e 1110 	mls	r1, lr, r0, r1
 8001c78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8001c7c:	fb08 f800 	mul.w	r8, r8, r0
 8001c80:	45a0      	cmp	r8, r4
 8001c82:	d907      	bls.n	8001c94 <__udivmoddi4+0x10c>
 8001c84:	193c      	adds	r4, r7, r4
 8001c86:	f100 33ff 	add.w	r3, r0, #4294967295
 8001c8a:	d202      	bcs.n	8001c92 <__udivmoddi4+0x10a>
 8001c8c:	45a0      	cmp	r8, r4
 8001c8e:	f200 80d9 	bhi.w	8001e44 <__udivmoddi4+0x2bc>
 8001c92:	4618      	mov	r0, r3
 8001c94:	eba4 0408 	sub.w	r4, r4, r8
 8001c98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001c9c:	e7bf      	b.n	8001c1e <__udivmoddi4+0x96>
 8001c9e:	428b      	cmp	r3, r1
 8001ca0:	d909      	bls.n	8001cb6 <__udivmoddi4+0x12e>
 8001ca2:	2d00      	cmp	r5, #0
 8001ca4:	f000 80b1 	beq.w	8001e0a <__udivmoddi4+0x282>
 8001ca8:	2600      	movs	r6, #0
 8001caa:	e9c5 0100 	strd	r0, r1, [r5]
 8001cae:	4630      	mov	r0, r6
 8001cb0:	4631      	mov	r1, r6
 8001cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cb6:	fab3 f683 	clz	r6, r3
 8001cba:	2e00      	cmp	r6, #0
 8001cbc:	d14a      	bne.n	8001d54 <__udivmoddi4+0x1cc>
 8001cbe:	428b      	cmp	r3, r1
 8001cc0:	d302      	bcc.n	8001cc8 <__udivmoddi4+0x140>
 8001cc2:	4282      	cmp	r2, r0
 8001cc4:	f200 80b8 	bhi.w	8001e38 <__udivmoddi4+0x2b0>
 8001cc8:	1a84      	subs	r4, r0, r2
 8001cca:	eb61 0103 	sbc.w	r1, r1, r3
 8001cce:	2001      	movs	r0, #1
 8001cd0:	468c      	mov	ip, r1
 8001cd2:	2d00      	cmp	r5, #0
 8001cd4:	d0a8      	beq.n	8001c28 <__udivmoddi4+0xa0>
 8001cd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8001cda:	e7a5      	b.n	8001c28 <__udivmoddi4+0xa0>
 8001cdc:	f1c2 0320 	rsb	r3, r2, #32
 8001ce0:	fa20 f603 	lsr.w	r6, r0, r3
 8001ce4:	4097      	lsls	r7, r2
 8001ce6:	fa01 f002 	lsl.w	r0, r1, r2
 8001cea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001cee:	40d9      	lsrs	r1, r3
 8001cf0:	4330      	orrs	r0, r6
 8001cf2:	0c03      	lsrs	r3, r0, #16
 8001cf4:	fbb1 f6fe 	udiv	r6, r1, lr
 8001cf8:	fa1f f887 	uxth.w	r8, r7
 8001cfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8001d00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001d04:	fb06 f108 	mul.w	r1, r6, r8
 8001d08:	4299      	cmp	r1, r3
 8001d0a:	fa04 f402 	lsl.w	r4, r4, r2
 8001d0e:	d909      	bls.n	8001d24 <__udivmoddi4+0x19c>
 8001d10:	18fb      	adds	r3, r7, r3
 8001d12:	f106 3cff 	add.w	ip, r6, #4294967295
 8001d16:	f080 808d 	bcs.w	8001e34 <__udivmoddi4+0x2ac>
 8001d1a:	4299      	cmp	r1, r3
 8001d1c:	f240 808a 	bls.w	8001e34 <__udivmoddi4+0x2ac>
 8001d20:	3e02      	subs	r6, #2
 8001d22:	443b      	add	r3, r7
 8001d24:	1a5b      	subs	r3, r3, r1
 8001d26:	b281      	uxth	r1, r0
 8001d28:	fbb3 f0fe 	udiv	r0, r3, lr
 8001d2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8001d30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001d34:	fb00 f308 	mul.w	r3, r0, r8
 8001d38:	428b      	cmp	r3, r1
 8001d3a:	d907      	bls.n	8001d4c <__udivmoddi4+0x1c4>
 8001d3c:	1879      	adds	r1, r7, r1
 8001d3e:	f100 3cff 	add.w	ip, r0, #4294967295
 8001d42:	d273      	bcs.n	8001e2c <__udivmoddi4+0x2a4>
 8001d44:	428b      	cmp	r3, r1
 8001d46:	d971      	bls.n	8001e2c <__udivmoddi4+0x2a4>
 8001d48:	3802      	subs	r0, #2
 8001d4a:	4439      	add	r1, r7
 8001d4c:	1acb      	subs	r3, r1, r3
 8001d4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8001d52:	e778      	b.n	8001c46 <__udivmoddi4+0xbe>
 8001d54:	f1c6 0c20 	rsb	ip, r6, #32
 8001d58:	fa03 f406 	lsl.w	r4, r3, r6
 8001d5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8001d60:	431c      	orrs	r4, r3
 8001d62:	fa20 f70c 	lsr.w	r7, r0, ip
 8001d66:	fa01 f306 	lsl.w	r3, r1, r6
 8001d6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8001d6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8001d72:	431f      	orrs	r7, r3
 8001d74:	0c3b      	lsrs	r3, r7, #16
 8001d76:	fbb1 f9fe 	udiv	r9, r1, lr
 8001d7a:	fa1f f884 	uxth.w	r8, r4
 8001d7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8001d82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001d86:	fb09 fa08 	mul.w	sl, r9, r8
 8001d8a:	458a      	cmp	sl, r1
 8001d8c:	fa02 f206 	lsl.w	r2, r2, r6
 8001d90:	fa00 f306 	lsl.w	r3, r0, r6
 8001d94:	d908      	bls.n	8001da8 <__udivmoddi4+0x220>
 8001d96:	1861      	adds	r1, r4, r1
 8001d98:	f109 30ff 	add.w	r0, r9, #4294967295
 8001d9c:	d248      	bcs.n	8001e30 <__udivmoddi4+0x2a8>
 8001d9e:	458a      	cmp	sl, r1
 8001da0:	d946      	bls.n	8001e30 <__udivmoddi4+0x2a8>
 8001da2:	f1a9 0902 	sub.w	r9, r9, #2
 8001da6:	4421      	add	r1, r4
 8001da8:	eba1 010a 	sub.w	r1, r1, sl
 8001dac:	b2bf      	uxth	r7, r7
 8001dae:	fbb1 f0fe 	udiv	r0, r1, lr
 8001db2:	fb0e 1110 	mls	r1, lr, r0, r1
 8001db6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8001dba:	fb00 f808 	mul.w	r8, r0, r8
 8001dbe:	45b8      	cmp	r8, r7
 8001dc0:	d907      	bls.n	8001dd2 <__udivmoddi4+0x24a>
 8001dc2:	19e7      	adds	r7, r4, r7
 8001dc4:	f100 31ff 	add.w	r1, r0, #4294967295
 8001dc8:	d22e      	bcs.n	8001e28 <__udivmoddi4+0x2a0>
 8001dca:	45b8      	cmp	r8, r7
 8001dcc:	d92c      	bls.n	8001e28 <__udivmoddi4+0x2a0>
 8001dce:	3802      	subs	r0, #2
 8001dd0:	4427      	add	r7, r4
 8001dd2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001dd6:	eba7 0708 	sub.w	r7, r7, r8
 8001dda:	fba0 8902 	umull	r8, r9, r0, r2
 8001dde:	454f      	cmp	r7, r9
 8001de0:	46c6      	mov	lr, r8
 8001de2:	4649      	mov	r1, r9
 8001de4:	d31a      	bcc.n	8001e1c <__udivmoddi4+0x294>
 8001de6:	d017      	beq.n	8001e18 <__udivmoddi4+0x290>
 8001de8:	b15d      	cbz	r5, 8001e02 <__udivmoddi4+0x27a>
 8001dea:	ebb3 020e 	subs.w	r2, r3, lr
 8001dee:	eb67 0701 	sbc.w	r7, r7, r1
 8001df2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8001df6:	40f2      	lsrs	r2, r6
 8001df8:	ea4c 0202 	orr.w	r2, ip, r2
 8001dfc:	40f7      	lsrs	r7, r6
 8001dfe:	e9c5 2700 	strd	r2, r7, [r5]
 8001e02:	2600      	movs	r6, #0
 8001e04:	4631      	mov	r1, r6
 8001e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001e0a:	462e      	mov	r6, r5
 8001e0c:	4628      	mov	r0, r5
 8001e0e:	e70b      	b.n	8001c28 <__udivmoddi4+0xa0>
 8001e10:	4606      	mov	r6, r0
 8001e12:	e6e9      	b.n	8001be8 <__udivmoddi4+0x60>
 8001e14:	4618      	mov	r0, r3
 8001e16:	e6fd      	b.n	8001c14 <__udivmoddi4+0x8c>
 8001e18:	4543      	cmp	r3, r8
 8001e1a:	d2e5      	bcs.n	8001de8 <__udivmoddi4+0x260>
 8001e1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8001e20:	eb69 0104 	sbc.w	r1, r9, r4
 8001e24:	3801      	subs	r0, #1
 8001e26:	e7df      	b.n	8001de8 <__udivmoddi4+0x260>
 8001e28:	4608      	mov	r0, r1
 8001e2a:	e7d2      	b.n	8001dd2 <__udivmoddi4+0x24a>
 8001e2c:	4660      	mov	r0, ip
 8001e2e:	e78d      	b.n	8001d4c <__udivmoddi4+0x1c4>
 8001e30:	4681      	mov	r9, r0
 8001e32:	e7b9      	b.n	8001da8 <__udivmoddi4+0x220>
 8001e34:	4666      	mov	r6, ip
 8001e36:	e775      	b.n	8001d24 <__udivmoddi4+0x19c>
 8001e38:	4630      	mov	r0, r6
 8001e3a:	e74a      	b.n	8001cd2 <__udivmoddi4+0x14a>
 8001e3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001e40:	4439      	add	r1, r7
 8001e42:	e713      	b.n	8001c6c <__udivmoddi4+0xe4>
 8001e44:	3802      	subs	r0, #2
 8001e46:	443c      	add	r4, r7
 8001e48:	e724      	b.n	8001c94 <__udivmoddi4+0x10c>
 8001e4a:	bf00      	nop

08001e4c <__aeabi_idiv0>:
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop

08001e50 <InitGame>:

/**
 * @brief Initialize the game, configure callbacks, and prepare the game environment.
 * @return GAME_SUCCESS on success, GAME_FAILURE on failure.
 */
int InitGame () {
 8001e50:	b510      	push	{r4, lr}
	int error = 0;
	CalculateAngle();
 8001e52:	f000 f929 	bl	80020a8 <CalculateAngle>
    error += MovePixel();
 8001e56:	f000 faaf 	bl	80023b8 <MovePixel>

    if (error != MATRIX_SUCCESS) {
 8001e5a:	b958      	cbnz	r0, 8001e74 <InitGame+0x24>
 8001e5c:	4604      	mov	r4, r0
        printf("[GAME][InitGame][error] Failed to move pixel.\r\n");
        return GAME_FAILURE;
    }

	BSP_systick_add_callback_function(&DetectButtonAndExecuteCallback);
 8001e5e:	4808      	ldr	r0, [pc, #32]	; (8001e80 <InitGame+0x30>)
 8001e60:	f001 f946 	bl	80030f0 <BSP_systick_add_callback_function>
	BSP_systick_add_callback_function(&joystick_button_process_ms);
 8001e64:	4807      	ldr	r0, [pc, #28]	; (8001e84 <InitGame+0x34>)
 8001e66:	f001 f943 	bl	80030f0 <BSP_systick_add_callback_function>
	button_callback = &ToggleCurrentPixel;
 8001e6a:	4b07      	ldr	r3, [pc, #28]	; (8001e88 <InitGame+0x38>)
 8001e6c:	4a07      	ldr	r2, [pc, #28]	; (8001e8c <InitGame+0x3c>)
 8001e6e:	601a      	str	r2, [r3, #0]
	return GAME_SUCCESS;
}
 8001e70:	4620      	mov	r0, r4
 8001e72:	bd10      	pop	{r4, pc}
        printf("[GAME][InitGame][error] Failed to move pixel.\r\n");
 8001e74:	4806      	ldr	r0, [pc, #24]	; (8001e90 <InitGame+0x40>)
 8001e76:	f005 fed3 	bl	8007c20 <puts>
        return GAME_FAILURE;
 8001e7a:	f04f 34ff 	mov.w	r4, #4294967295
 8001e7e:	e7f7      	b.n	8001e70 <InitGame+0x20>
 8001e80:	08002285 	.word	0x08002285
 8001e84:	08002081 	.word	0x08002081
 8001e88:	200001fc 	.word	0x200001fc
 8001e8c:	08002905 	.word	0x08002905
 8001e90:	0800a024 	.word	0x0800a024

08001e94 <MakeMove>:

/**
 * @brief Make a move on the matrix and temporarily disable movement.
 * @return void
 */
void MakeMove() {
 8001e94:	b508      	push	{r3, lr}
    joystick_allow_move = false;
 8001e96:	4b03      	ldr	r3, [pc, #12]	; (8001ea4 <MakeMove+0x10>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	701a      	strb	r2, [r3, #0]
    MovePixel();
 8001e9c:	f000 fa8c 	bl	80023b8 <MovePixel>
}
 8001ea0:	bd08      	pop	{r3, pc}
 8001ea2:	bf00      	nop
 8001ea4:	20000210 	.word	0x20000210

08001ea8 <MainGame>:

/**
 * @brief Main game loop, handles joystick input and pixel movement.
 * @return void
 */
void MainGame() {
 8001ea8:	b508      	push	{r3, lr}

    /* Update joystick values */
    UpdateJoystickX();
 8001eaa:	f000 f94b 	bl	8002144 <UpdateJoystickX>
    UpdateJoystickY();
 8001eae:	f000 f953 	bl	8002158 <UpdateJoystickY>

    /* Calculate angle of the joystick if allowed to move */
    if (joystick_allow_move == true) {
 8001eb2:	4b4c      	ldr	r3, [pc, #304]	; (8001fe4 <MainGame+0x13c>)
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d15b      	bne.n	8001f72 <MainGame+0xca>
    	CalculateAngle();
    }

    /* If joystick button is press handle it */
    if (button_state == BUTTON_PRESS) {
 8001eba:	4b4b      	ldr	r3, [pc, #300]	; (8001fe8 <MainGame+0x140>)
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d059      	beq.n	8001f78 <MainGame+0xd0>
    	joystick_allow_move = false;
    }

    /* Else if, check if joystick is in the central zone */
    else if ((joystick_x >= (joystick_x_calib - JOYSTICK_TOLERANCE)) && (joystick_x <= (joystick_x_calib + JOYSTICK_TOLERANCE)) &&
 8001ec4:	4b49      	ldr	r3, [pc, #292]	; (8001fec <MainGame+0x144>)
 8001ec6:	881a      	ldrh	r2, [r3, #0]
 8001ec8:	4b49      	ldr	r3, [pc, #292]	; (8001ff0 <MainGame+0x148>)
 8001eca:	881b      	ldrh	r3, [r3, #0]
 8001ecc:	f5a3 7116 	sub.w	r1, r3, #600	; 0x258
 8001ed0:	428a      	cmp	r2, r1
 8001ed2:	db0f      	blt.n	8001ef4 <MainGame+0x4c>
 8001ed4:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	dc0b      	bgt.n	8001ef4 <MainGame+0x4c>
        (joystick_y >= (joystick_y_calib - JOYSTICK_TOLERANCE)) && (joystick_y <= (joystick_y_calib + JOYSTICK_TOLERANCE))) {
 8001edc:	4b45      	ldr	r3, [pc, #276]	; (8001ff4 <MainGame+0x14c>)
 8001ede:	881a      	ldrh	r2, [r3, #0]
 8001ee0:	4b45      	ldr	r3, [pc, #276]	; (8001ff8 <MainGame+0x150>)
 8001ee2:	881b      	ldrh	r3, [r3, #0]
 8001ee4:	f5a3 7116 	sub.w	r1, r3, #600	; 0x258
    else if ((joystick_x >= (joystick_x_calib - JOYSTICK_TOLERANCE)) && (joystick_x <= (joystick_x_calib + JOYSTICK_TOLERANCE)) &&
 8001ee8:	428a      	cmp	r2, r1
 8001eea:	db03      	blt.n	8001ef4 <MainGame+0x4c>
        (joystick_y >= (joystick_y_calib - JOYSTICK_TOLERANCE)) && (joystick_y <= (joystick_y_calib + JOYSTICK_TOLERANCE))) {
 8001eec:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	dd45      	ble.n	8001f80 <MainGame+0xd8>
    	joystick_allow_move = true;
    	HAL_Delay(50);
    }

    /* Else if, joystick is not in the central zone, move the pixel */
    else if (joystick_allow_move) {
 8001ef4:	4b3b      	ldr	r3, [pc, #236]	; (8001fe4 <MainGame+0x13c>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d040      	beq.n	8001f7e <MainGame+0xd6>

    	if (angle >= -45 && angle <= 45) { /* Left */
 8001efc:	4b3f      	ldr	r3, [pc, #252]	; (8001ffc <MainGame+0x154>)
 8001efe:	edd3 7a00 	vldr	s15, [r3]
 8001f02:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8002000 <MainGame+0x158>
 8001f06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f0e:	db06      	blt.n	8001f1e <MainGame+0x76>
 8001f10:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002004 <MainGame+0x15c>
 8001f14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f1c:	d937      	bls.n	8001f8e <MainGame+0xe6>
    		if (GetPixelX() > 0) {
    			SetPixelX(GetPixelX()-1);
    			MakeMove();
    			//printf("[GAME][StartGame][debug] Left\r\n");
    		}
		} else if (angle > 45 && angle <= 135) { /* Bottom */
 8001f1e:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8002004 <MainGame+0x15c>
 8001f22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f2a:	dd06      	ble.n	8001f3a <MainGame+0x92>
 8001f2c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8002008 <MainGame+0x160>
 8001f30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f38:	d937      	bls.n	8001faa <MainGame+0x102>
			if (GetPixelY() < 7) {
				SetPixelY(GetPixelY()+1);
				MakeMove();
				//printf("[GAME][StartGame][debug] Bottom\r\n");
			}
		} else if (angle < -45 && angle >= -135) { /* Top */
 8001f3a:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8002000 <MainGame+0x158>
 8001f3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f46:	d506      	bpl.n	8001f56 <MainGame+0xae>
 8001f48:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800200c <MainGame+0x164>
 8001f4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f54:	da37      	bge.n	8001fc6 <MainGame+0x11e>
				SetPixelY(GetPixelY()-1);
				MakeMove();
				//printf("[GAME][StartGame][debug] Top\r\n");
			}
		} else {
			if (GetPixelX() < 7) { /* Right */
 8001f56:	f000 fa23 	bl	80023a0 <GetPixelX>
 8001f5a:	2806      	cmp	r0, #6
 8001f5c:	dc0f      	bgt.n	8001f7e <MainGame+0xd6>
				SetPixelX(GetPixelX()+1);
 8001f5e:	f000 fa1f 	bl	80023a0 <GetPixelX>
 8001f62:	b2c0      	uxtb	r0, r0
 8001f64:	3001      	adds	r0, #1
 8001f66:	b240      	sxtb	r0, r0
 8001f68:	f000 fa58 	bl	800241c <SetPixelX>
				MakeMove();
 8001f6c:	f7ff ff92 	bl	8001e94 <MakeMove>
				//printf("[GAME][StartGame][debug] Right\r\n");
			}
		}
    }
}
 8001f70:	e005      	b.n	8001f7e <MainGame+0xd6>
    	CalculateAngle();
 8001f72:	f000 f899 	bl	80020a8 <CalculateAngle>
 8001f76:	e7a0      	b.n	8001eba <MainGame+0x12>
    	joystick_allow_move = false;
 8001f78:	4b1a      	ldr	r3, [pc, #104]	; (8001fe4 <MainGame+0x13c>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	701a      	strb	r2, [r3, #0]
}
 8001f7e:	bd08      	pop	{r3, pc}
    	joystick_allow_move = true;
 8001f80:	4b18      	ldr	r3, [pc, #96]	; (8001fe4 <MainGame+0x13c>)
 8001f82:	2201      	movs	r2, #1
 8001f84:	701a      	strb	r2, [r3, #0]
    	HAL_Delay(50);
 8001f86:	2032      	movs	r0, #50	; 0x32
 8001f88:	f001 fd06 	bl	8003998 <HAL_Delay>
 8001f8c:	e7f7      	b.n	8001f7e <MainGame+0xd6>
    		if (GetPixelX() > 0) {
 8001f8e:	f000 fa07 	bl	80023a0 <GetPixelX>
 8001f92:	2800      	cmp	r0, #0
 8001f94:	ddf3      	ble.n	8001f7e <MainGame+0xd6>
    			SetPixelX(GetPixelX()-1);
 8001f96:	f000 fa03 	bl	80023a0 <GetPixelX>
 8001f9a:	b2c0      	uxtb	r0, r0
 8001f9c:	3801      	subs	r0, #1
 8001f9e:	b240      	sxtb	r0, r0
 8001fa0:	f000 fa3c 	bl	800241c <SetPixelX>
    			MakeMove();
 8001fa4:	f7ff ff76 	bl	8001e94 <MakeMove>
 8001fa8:	e7e9      	b.n	8001f7e <MainGame+0xd6>
			if (GetPixelY() < 7) {
 8001faa:	f000 f9ff 	bl	80023ac <GetPixelY>
 8001fae:	2806      	cmp	r0, #6
 8001fb0:	dce5      	bgt.n	8001f7e <MainGame+0xd6>
				SetPixelY(GetPixelY()+1);
 8001fb2:	f000 f9fb 	bl	80023ac <GetPixelY>
 8001fb6:	b2c0      	uxtb	r0, r0
 8001fb8:	3001      	adds	r0, #1
 8001fba:	b240      	sxtb	r0, r0
 8001fbc:	f000 fa42 	bl	8002444 <SetPixelY>
				MakeMove();
 8001fc0:	f7ff ff68 	bl	8001e94 <MakeMove>
 8001fc4:	e7db      	b.n	8001f7e <MainGame+0xd6>
			if (GetPixelY() > 0) {
 8001fc6:	f000 f9f1 	bl	80023ac <GetPixelY>
 8001fca:	2800      	cmp	r0, #0
 8001fcc:	ddd7      	ble.n	8001f7e <MainGame+0xd6>
				SetPixelY(GetPixelY()-1);
 8001fce:	f000 f9ed 	bl	80023ac <GetPixelY>
 8001fd2:	b2c0      	uxtb	r0, r0
 8001fd4:	3801      	subs	r0, #1
 8001fd6:	b240      	sxtb	r0, r0
 8001fd8:	f000 fa34 	bl	8002444 <SetPixelY>
				MakeMove();
 8001fdc:	f7ff ff5a 	bl	8001e94 <MakeMove>
 8001fe0:	e7cd      	b.n	8001f7e <MainGame+0xd6>
 8001fe2:	bf00      	nop
 8001fe4:	20000210 	.word	0x20000210
 8001fe8:	20000208 	.word	0x20000208
 8001fec:	20000a5c 	.word	0x20000a5c
 8001ff0:	20000a5a 	.word	0x20000a5a
 8001ff4:	20000854 	.word	0x20000854
 8001ff8:	20000a58 	.word	0x20000a58
 8001ffc:	20000a64 	.word	0x20000a64
 8002000:	c2340000 	.word	0xc2340000
 8002004:	42340000 	.word	0x42340000
 8002008:	43070000 	.word	0x43070000
 800200c:	c3070000 	.word	0xc3070000

08002010 <EndGame>:

/**
* @brief  End the game and release associated resources.
* @return void
*/
void EndGame () {
 8002010:	b508      	push	{r3, lr}
	BSP_systick_remove_callback_function(&DetectButtonAndExecuteCallback);
 8002012:	4805      	ldr	r0, [pc, #20]	; (8002028 <EndGame+0x18>)
 8002014:	f001 f88a 	bl	800312c <BSP_systick_remove_callback_function>
	BSP_systick_remove_callback_function(&joystick_button_process_ms);
 8002018:	4804      	ldr	r0, [pc, #16]	; (800202c <EndGame+0x1c>)
 800201a:	f001 f887 	bl	800312c <BSP_systick_remove_callback_function>
	button_callback = NULL;
 800201e:	4b04      	ldr	r3, [pc, #16]	; (8002030 <EndGame+0x20>)
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
}
 8002024:	bd08      	pop	{r3, pc}
 8002026:	bf00      	nop
 8002028:	08002285 	.word	0x08002285
 800202c:	08002081 	.word	0x08002081
 8002030:	200001fc 	.word	0x200001fc

08002034 <StartGame>:

/**
 * @brief  Start the game by initializing it and running the main game loop.
 * @return GAME_SUCCESS on success, GAME_FAILURE on failure.
 */
int StartGame() {
 8002034:	b510      	push	{r4, lr}
	int error = InitGame();
 8002036:	f7ff ff0b 	bl	8001e50 <InitGame>
	if (error != GAME_SUCCESS) {
 800203a:	b918      	cbnz	r0, 8002044 <StartGame+0x10>
 800203c:	4604      	mov	r4, r0
		printf("[GAME][StartGame][error] Failed to initialize the game.\r\n");
		return GAME_FAILURE;
	}

	/* Generate takuzu */
	mainTakuzu();
 800203e:	f000 fc8f 	bl	8002960 <mainTakuzu>

	/* Playing while takuzu is not solve */
	while(!CompareGrids(takuzuGenerated, takuzuToPlay)) {
 8002042:	e007      	b.n	8002054 <StartGame+0x20>
		printf("[GAME][StartGame][error] Failed to initialize the game.\r\n");
 8002044:	480a      	ldr	r0, [pc, #40]	; (8002070 <StartGame+0x3c>)
 8002046:	f005 fdeb 	bl	8007c20 <puts>
		return GAME_FAILURE;
 800204a:	f04f 34ff 	mov.w	r4, #4294967295
 800204e:	e00c      	b.n	800206a <StartGame+0x36>
		MainGame();
 8002050:	f7ff ff2a 	bl	8001ea8 <MainGame>
	while(!CompareGrids(takuzuGenerated, takuzuToPlay)) {
 8002054:	4907      	ldr	r1, [pc, #28]	; (8002074 <StartGame+0x40>)
 8002056:	4808      	ldr	r0, [pc, #32]	; (8002078 <StartGame+0x44>)
 8002058:	f000 fc5f 	bl	800291a <CompareGrids>
 800205c:	2800      	cmp	r0, #0
 800205e:	d0f7      	beq.n	8002050 <StartGame+0x1c>
	}

	EndGame();
 8002060:	f7ff ffd6 	bl	8002010 <EndGame>

	printf("[GAME][StartGame][info] Win !\n\r");
 8002064:	4805      	ldr	r0, [pc, #20]	; (800207c <StartGame+0x48>)
 8002066:	f005 fd55 	bl	8007b14 <iprintf>
	return GAME_SUCCESS;
}
 800206a:	4620      	mov	r0, r4
 800206c:	bd10      	pop	{r4, pc}
 800206e:	bf00      	nop
 8002070:	0800a054 	.word	0x0800a054
 8002074:	20000a6c 	.word	0x20000a6c
 8002078:	20000858 	.word	0x20000858
 800207c:	0800a090 	.word	0x0800a090

08002080 <joystick_button_process_ms>:
 * This function is intended to be called periodically (e.g., every millisecond)
 * to handle button debouncing and long press detection.
 * @return void
 */
void joystick_button_process_ms(void) {
    if (debounce_timer > 0) debounce_timer--;
 8002080:	4b07      	ldr	r3, [pc, #28]	; (80020a0 <joystick_button_process_ms+0x20>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	b11b      	cbz	r3, 800208e <joystick_button_process_ms+0xe>
 8002086:	4a06      	ldr	r2, [pc, #24]	; (80020a0 <joystick_button_process_ms+0x20>)
 8002088:	6813      	ldr	r3, [r2, #0]
 800208a:	3b01      	subs	r3, #1
 800208c:	6013      	str	r3, [r2, #0]
    if (button_press_duration > 0) button_press_duration++;
 800208e:	4b05      	ldr	r3, [pc, #20]	; (80020a4 <joystick_button_process_ms+0x24>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	b11b      	cbz	r3, 800209c <joystick_button_process_ms+0x1c>
 8002094:	4a03      	ldr	r2, [pc, #12]	; (80020a4 <joystick_button_process_ms+0x24>)
 8002096:	6813      	ldr	r3, [r2, #0]
 8002098:	3301      	adds	r3, #1
 800209a:	6013      	str	r3, [r2, #0]
}
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	2000020c 	.word	0x2000020c
 80020a4:	20000204 	.word	0x20000204

080020a8 <CalculateAngle>:
 *
 * @note The angle is calculated using the formula:
 *       angle = atan2(dy, dx) * (180.0 / M_PI)
 * @return void
 */
void CalculateAngle() {
 80020a8:	b508      	push	{r3, lr}
 80020aa:	ed2d 8b04 	vpush	{d8-d9}
    dx = joystick_x - joystick_x_calib;
 80020ae:	4b1e      	ldr	r3, [pc, #120]	; (8002128 <CalculateAngle+0x80>)
 80020b0:	881b      	ldrh	r3, [r3, #0]
 80020b2:	4a1e      	ldr	r2, [pc, #120]	; (800212c <CalculateAngle+0x84>)
 80020b4:	8812      	ldrh	r2, [r2, #0]
 80020b6:	1a9b      	subs	r3, r3, r2
 80020b8:	ee07 3a90 	vmov	s15, r3
 80020bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020c0:	4b1b      	ldr	r3, [pc, #108]	; (8002130 <CalculateAngle+0x88>)
 80020c2:	edc3 7a00 	vstr	s15, [r3]
    dy = joystick_y - joystick_y_calib;
 80020c6:	4b1b      	ldr	r3, [pc, #108]	; (8002134 <CalculateAngle+0x8c>)
 80020c8:	881b      	ldrh	r3, [r3, #0]
 80020ca:	4a1b      	ldr	r2, [pc, #108]	; (8002138 <CalculateAngle+0x90>)
 80020cc:	8812      	ldrh	r2, [r2, #0]
 80020ce:	1a9b      	subs	r3, r3, r2
 80020d0:	ee07 3a10 	vmov	s14, r3
 80020d4:	eeb8 8ac7 	vcvt.f32.s32	s16, s14
 80020d8:	4b18      	ldr	r3, [pc, #96]	; (800213c <CalculateAngle+0x94>)
 80020da:	ed83 8a00 	vstr	s16, [r3]
    angle = atan2(dy, dx) * (180.0 / M_PI);
 80020de:	ee17 0a90 	vmov	r0, s15
 80020e2:	f7ff f969 	bl	80013b8 <__aeabi_f2d>
 80020e6:	ec41 0b19 	vmov	d9, r0, r1
 80020ea:	ee18 0a10 	vmov	r0, s16
 80020ee:	f7ff f963 	bl	80013b8 <__aeabi_f2d>
 80020f2:	eeb0 1a49 	vmov.f32	s2, s18
 80020f6:	eef0 1a69 	vmov.f32	s3, s19
 80020fa:	ec41 0b10 	vmov	d0, r0, r1
 80020fe:	f007 fea0 	bl	8009e42 <atan2>
 8002102:	ec51 0b10 	vmov	r0, r1, d0
 8002106:	a306      	add	r3, pc, #24	; (adr r3, 8002120 <CalculateAngle+0x78>)
 8002108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800210c:	f7ff f9ac 	bl	8001468 <__aeabi_dmul>
 8002110:	f7ff fc82 	bl	8001a18 <__aeabi_d2f>
 8002114:	4b0a      	ldr	r3, [pc, #40]	; (8002140 <CalculateAngle+0x98>)
 8002116:	6018      	str	r0, [r3, #0]
}
 8002118:	ecbd 8b04 	vpop	{d8-d9}
 800211c:	bd08      	pop	{r3, pc}
 800211e:	bf00      	nop
 8002120:	1a63c1f8 	.word	0x1a63c1f8
 8002124:	404ca5dc 	.word	0x404ca5dc
 8002128:	20000a5c 	.word	0x20000a5c
 800212c:	20000a5a 	.word	0x20000a5a
 8002130:	20000a60 	.word	0x20000a60
 8002134:	20000854 	.word	0x20000854
 8002138:	20000a58 	.word	0x20000a58
 800213c:	20000a68 	.word	0x20000a68
 8002140:	20000a64 	.word	0x20000a64

08002144 <UpdateJoystickX>:
 *
 * This function retrieves the current ADC value for the joystick's X axis using `BSP_ADC_getValue()`
 * and updates the `joystick_x` variable.
 * @return void
 */
void UpdateJoystickX() {
 8002144:	b508      	push	{r3, lr}
    joystick_x = BSP_ADC_getValue(ADC_1);
 8002146:	2000      	movs	r0, #0
 8002148:	f000 fe0e 	bl	8002d68 <BSP_ADC_getValue>
 800214c:	4b01      	ldr	r3, [pc, #4]	; (8002154 <UpdateJoystickX+0x10>)
 800214e:	8018      	strh	r0, [r3, #0]
}
 8002150:	bd08      	pop	{r3, pc}
 8002152:	bf00      	nop
 8002154:	20000a5c 	.word	0x20000a5c

08002158 <UpdateJoystickY>:
 *
 * This function retrieves the current ADC value for the joystick's Y axis using `BSP_ADC_getValue()`
 * and updates the `joystick_y` variable.
 * return void
 */
void UpdateJoystickY() {
 8002158:	b508      	push	{r3, lr}
    joystick_y = BSP_ADC_getValue(ADC_2);
 800215a:	2001      	movs	r0, #1
 800215c:	f000 fe04 	bl	8002d68 <BSP_ADC_getValue>
 8002160:	4b01      	ldr	r3, [pc, #4]	; (8002168 <UpdateJoystickY+0x10>)
 8002162:	8018      	strh	r0, [r3, #0]
}
 8002164:	bd08      	pop	{r3, pc}
 8002166:	bf00      	nop
 8002168:	20000854 	.word	0x20000854

0800216c <Calibrate>:
int Calibrate() {
 800216c:	b570      	push	{r4, r5, r6, lr}
    printf("[JOYSTICK][Calibrate][info][init] Joystick calibration.\n\r");
 800216e:	481d      	ldr	r0, [pc, #116]	; (80021e4 <Calibrate+0x78>)
 8002170:	f005 fcd0 	bl	8007b14 <iprintf>
    BSP_WS2812_display_full(WS2812_COLOR_LIGHT_RED, 64);
 8002174:	2140      	movs	r1, #64	; 0x40
 8002176:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800217a:	f000 fcd3 	bl	8002b24 <BSP_WS2812_display_full>
    printf("[JOYSTICK][Calibrate][info][processing] Processing joystick calibration.\n\r");
 800217e:	481a      	ldr	r0, [pc, #104]	; (80021e8 <Calibrate+0x7c>)
 8002180:	f005 fcc8 	bl	8007b14 <iprintf>
    for (int i = 0; i < JOYSTICK_CALIBRATION; i++) {
 8002184:	2400      	movs	r4, #0
    uint32_t sum_x = 0, sum_y = 0;
 8002186:	4625      	mov	r5, r4
 8002188:	4626      	mov	r6, r4
    for (int i = 0; i < JOYSTICK_CALIBRATION; i++) {
 800218a:	2c63      	cmp	r4, #99	; 0x63
 800218c:	dc0e      	bgt.n	80021ac <Calibrate+0x40>
        HAL_Delay(10);
 800218e:	200a      	movs	r0, #10
 8002190:	f001 fc02 	bl	8003998 <HAL_Delay>
        UpdateJoystickX();
 8002194:	f7ff ffd6 	bl	8002144 <UpdateJoystickX>
        UpdateJoystickY();
 8002198:	f7ff ffde 	bl	8002158 <UpdateJoystickY>
        sum_x += joystick_x;
 800219c:	4b13      	ldr	r3, [pc, #76]	; (80021ec <Calibrate+0x80>)
 800219e:	881b      	ldrh	r3, [r3, #0]
 80021a0:	441e      	add	r6, r3
        sum_y += joystick_y;
 80021a2:	4b13      	ldr	r3, [pc, #76]	; (80021f0 <Calibrate+0x84>)
 80021a4:	881b      	ldrh	r3, [r3, #0]
 80021a6:	441d      	add	r5, r3
    for (int i = 0; i < JOYSTICK_CALIBRATION; i++) {
 80021a8:	3401      	adds	r4, #1
 80021aa:	e7ee      	b.n	800218a <Calibrate+0x1e>
    joystick_x_calib = sum_x / JOYSTICK_CALIBRATION;
 80021ac:	4a11      	ldr	r2, [pc, #68]	; (80021f4 <Calibrate+0x88>)
 80021ae:	fba2 1306 	umull	r1, r3, r2, r6
 80021b2:	095b      	lsrs	r3, r3, #5
 80021b4:	4e10      	ldr	r6, [pc, #64]	; (80021f8 <Calibrate+0x8c>)
 80021b6:	8033      	strh	r3, [r6, #0]
    joystick_y_calib = sum_y / JOYSTICK_CALIBRATION;
 80021b8:	fba2 2305 	umull	r2, r3, r2, r5
 80021bc:	095b      	lsrs	r3, r3, #5
 80021be:	4c0f      	ldr	r4, [pc, #60]	; (80021fc <Calibrate+0x90>)
 80021c0:	8023      	strh	r3, [r4, #0]
    printf("[JOYSTICK][Calibrate][info][complete] Joyctick calibration completed.\n\r");
 80021c2:	480f      	ldr	r0, [pc, #60]	; (8002200 <Calibrate+0x94>)
 80021c4:	f005 fca6 	bl	8007b14 <iprintf>
    printf("X calibre: %d\n\r", joystick_x_calib);
 80021c8:	8831      	ldrh	r1, [r6, #0]
 80021ca:	480e      	ldr	r0, [pc, #56]	; (8002204 <Calibrate+0x98>)
 80021cc:	f005 fca2 	bl	8007b14 <iprintf>
    printf("Y calibre: %d\n\r", joystick_y_calib);
 80021d0:	8821      	ldrh	r1, [r4, #0]
 80021d2:	480d      	ldr	r0, [pc, #52]	; (8002208 <Calibrate+0x9c>)
 80021d4:	f005 fc9e 	bl	8007b14 <iprintf>
    BSP_WS2812_display_full(WS2812_COLOR_BLACK, 64);
 80021d8:	2140      	movs	r1, #64	; 0x40
 80021da:	2000      	movs	r0, #0
 80021dc:	f000 fca2 	bl	8002b24 <BSP_WS2812_display_full>
}
 80021e0:	2000      	movs	r0, #0
 80021e2:	bd70      	pop	{r4, r5, r6, pc}
 80021e4:	0800a0b0 	.word	0x0800a0b0
 80021e8:	0800a0ec 	.word	0x0800a0ec
 80021ec:	20000a5c 	.word	0x20000a5c
 80021f0:	20000854 	.word	0x20000854
 80021f4:	51eb851f 	.word	0x51eb851f
 80021f8:	20000a5a 	.word	0x20000a5a
 80021fc:	20000a58 	.word	0x20000a58
 8002200:	0800a138 	.word	0x0800a138
 8002204:	0800a180 	.word	0x0800a180
 8002208:	0800a190 	.word	0x0800a190

0800220c <InitJoystick>:
int InitJoystick (){
 800220c:	b510      	push	{r4, lr}
 800220e:	b082      	sub	sp, #8
	BSP_GPIO_pin_config(JOYSTICK_KEY_PORT, JOYSTICK_KEY_PIN, GPIO_MODE_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_LOW, GPIO_NO_AF);
 8002210:	2400      	movs	r4, #0
 8002212:	9401      	str	r4, [sp, #4]
 8002214:	9400      	str	r4, [sp, #0]
 8002216:	2301      	movs	r3, #1
 8002218:	4622      	mov	r2, r4
 800221a:	2108      	movs	r1, #8
 800221c:	4811      	ldr	r0, [pc, #68]	; (8002264 <InitJoystick+0x58>)
 800221e:	f000 fe69 	bl	8002ef4 <BSP_GPIO_pin_config>
	BSP_ADC_init();
 8002222:	f000 fce3 	bl	8002bec <BSP_ADC_init>
	BSP_GPIO_pin_config(JOYSTICK_X_Y_PORT, JOYSTICK_X_PIN, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_LOW, GPIO_NO_AF);
 8002226:	9401      	str	r4, [sp, #4]
 8002228:	9400      	str	r4, [sp, #0]
 800222a:	4623      	mov	r3, r4
 800222c:	2203      	movs	r2, #3
 800222e:	2101      	movs	r1, #1
 8002230:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002234:	f000 fe5e 	bl	8002ef4 <BSP_GPIO_pin_config>
	BSP_GPIO_pin_config(JOYSTICK_X_Y_PORT, JOYSTICK_Y_PIN, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_LOW, GPIO_NO_AF);
 8002238:	9401      	str	r4, [sp, #4]
 800223a:	9400      	str	r4, [sp, #0]
 800223c:	4623      	mov	r3, r4
 800223e:	2203      	movs	r2, #3
 8002240:	2102      	movs	r1, #2
 8002242:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002246:	f000 fe55 	bl	8002ef4 <BSP_GPIO_pin_config>
	error += Calibrate();
 800224a:	f7ff ff8f 	bl	800216c <Calibrate>
	if (error != JOYSTICK_SUCCESS) {
 800224e:	b908      	cbnz	r0, 8002254 <InitJoystick+0x48>
}
 8002250:	b002      	add	sp, #8
 8002252:	bd10      	pop	{r4, pc}
	    printf("[JOYSTICK][InitJoystick][error] %d errors occured during Calibrate.\n\r", error);
 8002254:	4601      	mov	r1, r0
 8002256:	4804      	ldr	r0, [pc, #16]	; (8002268 <InitJoystick+0x5c>)
 8002258:	f005 fc5c 	bl	8007b14 <iprintf>
		return JOYSTICK_FAILURE;
 800225c:	f04f 30ff 	mov.w	r0, #4294967295
 8002260:	e7f6      	b.n	8002250 <InitJoystick+0x44>
 8002262:	bf00      	nop
 8002264:	48000400 	.word	0x48000400
 8002268:	0800a1a0 	.word	0x0800a1a0

0800226c <UpdateJoystickButton>:
 * and updates the `joystick_button` variable.
 *
 * @note `GPIO_PIN_RESET` (LOW), `GPIO_PIN_SET` (HIGH).
 * @return void
 */
void UpdateJoystickButton() {
 800226c:	b508      	push	{r3, lr}
	joystick_button = HAL_GPIO_ReadPin(JOYSTICK_KEY_PORT, JOYSTICK_KEY_PIN);
 800226e:	2108      	movs	r1, #8
 8002270:	4802      	ldr	r0, [pc, #8]	; (800227c <UpdateJoystickButton+0x10>)
 8002272:	f002 fce9 	bl	8004c48 <HAL_GPIO_ReadPin>
 8002276:	4b02      	ldr	r3, [pc, #8]	; (8002280 <UpdateJoystickButton+0x14>)
 8002278:	7018      	strb	r0, [r3, #0]
}
 800227a:	bd08      	pop	{r3, pc}
 800227c:	48000400 	.word	0x48000400
 8002280:	20000750 	.word	0x20000750

08002284 <DetectButtonAndExecuteCallback>:
void DetectButtonAndExecuteCallback() {
 8002284:	b508      	push	{r3, lr}
	UpdateJoystickButton();
 8002286:	f7ff fff1 	bl	800226c <UpdateJoystickButton>
    if (joystick_button == GPIO_PIN_RESET && debounce_timer == 0 && button_state == 0) {
 800228a:	4b1b      	ldr	r3, [pc, #108]	; (80022f8 <DetectButtonAndExecuteCallback+0x74>)
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	b96b      	cbnz	r3, 80022ac <DetectButtonAndExecuteCallback+0x28>
 8002290:	4a1a      	ldr	r2, [pc, #104]	; (80022fc <DetectButtonAndExecuteCallback+0x78>)
 8002292:	6812      	ldr	r2, [r2, #0]
 8002294:	b952      	cbnz	r2, 80022ac <DetectButtonAndExecuteCallback+0x28>
 8002296:	4a1a      	ldr	r2, [pc, #104]	; (8002300 <DetectButtonAndExecuteCallback+0x7c>)
 8002298:	7812      	ldrb	r2, [r2, #0]
 800229a:	b93a      	cbnz	r2, 80022ac <DetectButtonAndExecuteCallback+0x28>
        button_state = BUTTON_PRESS;
 800229c:	2201      	movs	r2, #1
 800229e:	4918      	ldr	r1, [pc, #96]	; (8002300 <DetectButtonAndExecuteCallback+0x7c>)
 80022a0:	700a      	strb	r2, [r1, #0]
        debounce_timer = JOYSTICK_BUTTON_DEBOUNCE_DELAY_MS;
 80022a2:	4916      	ldr	r1, [pc, #88]	; (80022fc <DetectButtonAndExecuteCallback+0x78>)
 80022a4:	2032      	movs	r0, #50	; 0x32
 80022a6:	6008      	str	r0, [r1, #0]
        button_press_duration = 1;
 80022a8:	4916      	ldr	r1, [pc, #88]	; (8002304 <DetectButtonAndExecuteCallback+0x80>)
 80022aa:	600a      	str	r2, [r1, #0]
    if (joystick_button == GPIO_PIN_SET && button_state == 1) {
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d005      	beq.n	80022bc <DetectButtonAndExecuteCallback+0x38>
    if (button_event_pending == JOYSTICK_BUTTON_LONG_PRESS_FLAG_UP) {
 80022b0:	4b15      	ldr	r3, [pc, #84]	; (8002308 <DetectButtonAndExecuteCallback+0x84>)
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d017      	beq.n	80022ea <DetectButtonAndExecuteCallback+0x66>
}
 80022ba:	bd08      	pop	{r3, pc}
    if (joystick_button == GPIO_PIN_SET && button_state == 1) {
 80022bc:	4b10      	ldr	r3, [pc, #64]	; (8002300 <DetectButtonAndExecuteCallback+0x7c>)
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d1f4      	bne.n	80022b0 <DetectButtonAndExecuteCallback+0x2c>
        button_state = BUTTON_RELEASE;
 80022c6:	4b0e      	ldr	r3, [pc, #56]	; (8002300 <DetectButtonAndExecuteCallback+0x7c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	701a      	strb	r2, [r3, #0]
        debounce_timer = JOYSTICK_BUTTON_DEBOUNCE_DELAY_MS;
 80022cc:	4b0b      	ldr	r3, [pc, #44]	; (80022fc <DetectButtonAndExecuteCallback+0x78>)
 80022ce:	2232      	movs	r2, #50	; 0x32
 80022d0:	601a      	str	r2, [r3, #0]
        if (button_press_duration >= JOYSTICK_BUTTON_LONG_PRESS_DELAY_MS) {
 80022d2:	4b0c      	ldr	r3, [pc, #48]	; (8002304 <DetectButtonAndExecuteCallback+0x80>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80022da:	d302      	bcc.n	80022e2 <DetectButtonAndExecuteCallback+0x5e>
            button_event_pending = JOYSTICK_BUTTON_LONG_PRESS_FLAG_UP;
 80022dc:	4b0a      	ldr	r3, [pc, #40]	; (8002308 <DetectButtonAndExecuteCallback+0x84>)
 80022de:	2201      	movs	r2, #1
 80022e0:	701a      	strb	r2, [r3, #0]
        button_press_duration = 0;
 80022e2:	4b08      	ldr	r3, [pc, #32]	; (8002304 <DetectButtonAndExecuteCallback+0x80>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	e7e2      	b.n	80022b0 <DetectButtonAndExecuteCallback+0x2c>
        button_callback();
 80022ea:	4b08      	ldr	r3, [pc, #32]	; (800230c <DetectButtonAndExecuteCallback+0x88>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4798      	blx	r3
        button_event_pending = JOYSTICK_BUTTON_LONG_PRESS_FLAG_DOWN;
 80022f0:	4b05      	ldr	r3, [pc, #20]	; (8002308 <DetectButtonAndExecuteCallback+0x84>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	701a      	strb	r2, [r3, #0]
}
 80022f6:	e7e0      	b.n	80022ba <DetectButtonAndExecuteCallback+0x36>
 80022f8:	20000750 	.word	0x20000750
 80022fc:	2000020c 	.word	0x2000020c
 8002300:	20000208 	.word	0x20000208
 8002304:	20000204 	.word	0x20000204
 8002308:	20000200 	.word	0x20000200
 800230c:	200001fc 	.word	0x200001fc

08002310 <main>:
 * Initializes all hardware peripherals (GPIO, UART, Joystick, LED Matrix) and starts the game loop.
 *
 * @return int Returns 0 on success, -1 on failure.
 */
int main(void)
{
 8002310:	b510      	push	{r4, lr}
	/* This line must remain the first in your main!
	 * It initializes all the low-level layers of the drivers (Hardware Abstraction Layer),
	 * which is a necessary prerequisite for the execution of the following lines.
	 */
	HAL_Init();
 8002312:	f001 fb1f 	bl	8003954 <HAL_Init>

	/* Initialization of the peripherals used in your program */
	BSP_GPIO_enable();
 8002316:	f000 fdb9 	bl	8002e8c <BSP_GPIO_enable>
	BSP_UART_init(UART2_ID,115200);
 800231a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800231e:	2001      	movs	r0, #1
 8002320:	f001 f98a 	bl	8003638 <BSP_UART_init>

	/* Indicates that printf outputs are redirected to UART2 */
	BSP_SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8002324:	2201      	movs	r2, #1
 8002326:	4611      	mov	r1, r2
 8002328:	4610      	mov	r0, r2
 800232a:	f000 fe07 	bl	8002f3c <BSP_SYS_set_std_usart>
	printf("\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\r"
 800232e:	4811      	ldr	r0, [pc, #68]	; (8002374 <main+0x64>)
 8002330:	f005 fbf0 	bl	8007b14 <iprintf>
	          "                                      y:::::y\n\r"
	          "                                     y:::::y\n\r"
	          "                                    yyyyyyy\n\r\n\r");


	int errorMatrice = InitMatrix();
 8002334:	f000 f82a 	bl	800238c <InitMatrix>
 8002338:	4604      	mov	r4, r0
	int errorJoystick = InitJoystick();
 800233a:	f7ff ff67 	bl	800220c <InitJoystick>

    if (errorMatrice != MATRIX_SUCCESS) {
 800233e:	b924      	cbnz	r4, 800234a <main+0x3a>
        printf("[MAIN][main][error] Failed to initialize the matrix.\n\r");
        return MAIN_FAILURE;
    }

    if (errorJoystick != JOYSTICK_SUCCESS) {
 8002340:	b138      	cbz	r0, 8002352 <main+0x42>
        printf("[MAIN][main][error] Failed to initialize the joystick.\n\r");
 8002342:	480d      	ldr	r0, [pc, #52]	; (8002378 <main+0x68>)
 8002344:	f005 fbe6 	bl	8007b14 <iprintf>
        return MAIN_FAILURE;
 8002348:	e010      	b.n	800236c <main+0x5c>
        printf("[MAIN][main][error] Failed to initialize the matrix.\n\r");
 800234a:	480c      	ldr	r0, [pc, #48]	; (800237c <main+0x6c>)
 800234c:	f005 fbe2 	bl	8007b14 <iprintf>
        return MAIN_FAILURE;
 8002350:	e00c      	b.n	800236c <main+0x5c>
    }

    printf("[MAIN][main][info] Successfully initialized components!\r\n\r\n");
 8002352:	480b      	ldr	r0, [pc, #44]	; (8002380 <main+0x70>)
 8002354:	f005 fc64 	bl	8007c20 <puts>

    /* Background task, infinite loop... whatever you call it, you're never getting out of it */
	while (1)
	{
		int errorStartGame = StartGame();
 8002358:	f7ff fe6c 	bl	8002034 <StartGame>
		if (errorStartGame != GAME_SUCCESS) {
 800235c:	b918      	cbnz	r0, 8002366 <main+0x56>
			printf("[MAIN][main][error] Failed to start the game.\r\n");
			return GAME_FAILURE;
		}
		printf("Game Won, Preparring next game !");
 800235e:	4809      	ldr	r0, [pc, #36]	; (8002384 <main+0x74>)
 8002360:	f005 fbd8 	bl	8007b14 <iprintf>
	{
 8002364:	e7f8      	b.n	8002358 <main+0x48>
			printf("[MAIN][main][error] Failed to start the game.\r\n");
 8002366:	4808      	ldr	r0, [pc, #32]	; (8002388 <main+0x78>)
 8002368:	f005 fc5a 	bl	8007c20 <puts>
	}
}
 800236c:	f04f 30ff 	mov.w	r0, #4294967295
 8002370:	bd10      	pop	{r4, pc}
 8002372:	bf00      	nop
 8002374:	0800a1e8 	.word	0x0800a1e8
 8002378:	0800ac40 	.word	0x0800ac40
 800237c:	0800ac08 	.word	0x0800ac08
 8002380:	0800ac7c 	.word	0x0800ac7c
 8002384:	0800ace8 	.word	0x0800ace8
 8002388:	0800acb8 	.word	0x0800acb8

0800238c <InitMatrix>:
 * with a full matrix set to light red. It can be used to verify that the matrix
 * hardware is properly connected and functional.
 *
 * @return MATRIX_SUCCESS on success or MATRIX_FAILURE on failure.
 */
int InitMatrix (){
 800238c:	b508      	push	{r3, lr}
	BSP_WS2812_init();
 800238e:	f000 fb97 	bl	8002ac0 <BSP_WS2812_init>
	BSP_WS2812_display_full(WS2812_COLOR_LIGHT_RED, 64);
 8002392:	2140      	movs	r1, #64	; 0x40
 8002394:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002398:	f000 fbc4 	bl	8002b24 <BSP_WS2812_display_full>
	return MATRIX_SUCCESS;
}
 800239c:	2000      	movs	r0, #0
 800239e:	bd08      	pop	{r3, pc}

080023a0 <GetPixelX>:
 *
 * @return int8_t Current X position.
 */
int8_t GetPixelX(){
	return matrix_pixel_x;
}
 80023a0:	4b01      	ldr	r3, [pc, #4]	; (80023a8 <GetPixelX+0x8>)
 80023a2:	f993 0000 	ldrsb.w	r0, [r3]
 80023a6:	4770      	bx	lr
 80023a8:	20000000 	.word	0x20000000

080023ac <GetPixelY>:
 *
 * @return int8_t Current Y position.
 */
int8_t GetPixelY(){
	return matrix_pixel_y;
}
 80023ac:	4b01      	ldr	r3, [pc, #4]	; (80023b4 <GetPixelY+0x8>)
 80023ae:	f993 0000 	ldrsb.w	r0, [r3]
 80023b2:	4770      	bx	lr
 80023b4:	20000001 	.word	0x20000001

080023b8 <MovePixel>:
int MovePixel() {
 80023b8:	b538      	push	{r3, r4, r5, lr}
	if (GetPixelX() < 0 || GetPixelX() > 7 || GetPixelY() < 0 || GetPixelY() > 7) {
 80023ba:	f7ff fff1 	bl	80023a0 <GetPixelX>
 80023be:	1e04      	subs	r4, r0, #0
 80023c0:	db1c      	blt.n	80023fc <MovePixel+0x44>
 80023c2:	2c07      	cmp	r4, #7
 80023c4:	dc1a      	bgt.n	80023fc <MovePixel+0x44>
 80023c6:	f7ff fff1 	bl	80023ac <GetPixelY>
 80023ca:	2800      	cmp	r0, #0
 80023cc:	db16      	blt.n	80023fc <MovePixel+0x44>
 80023ce:	2807      	cmp	r0, #7
 80023d0:	dc14      	bgt.n	80023fc <MovePixel+0x44>
	TakuzuToMatrix(pixels, takuzuToPlay);
 80023d2:	4d0f      	ldr	r5, [pc, #60]	; (8002410 <MovePixel+0x58>)
 80023d4:	490f      	ldr	r1, [pc, #60]	; (8002414 <MovePixel+0x5c>)
 80023d6:	4628      	mov	r0, r5
 80023d8:	f000 fa2c 	bl	8002834 <TakuzuToMatrix>
	pixels[8*GetPixelY() + GetPixelX()] = CURSOR_COLOR;
 80023dc:	f7ff ffe6 	bl	80023ac <GetPixelY>
 80023e0:	00c4      	lsls	r4, r0, #3
 80023e2:	f7ff ffdd 	bl	80023a0 <GetPixelX>
 80023e6:	4404      	add	r4, r0
 80023e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023ec:	f845 3024 	str.w	r3, [r5, r4, lsl #2]
    BSP_WS2812_display(pixels, MATRIX_SIZE);
 80023f0:	2140      	movs	r1, #64	; 0x40
 80023f2:	4628      	mov	r0, r5
 80023f4:	f000 fb80 	bl	8002af8 <BSP_WS2812_display>
	return MATRIX_SUCCESS;
 80023f8:	2000      	movs	r0, #0
}
 80023fa:	bd38      	pop	{r3, r4, r5, pc}
		printf("[MATRIX][MovePixel][warning] Could not move to (%d, %d).\n\r", GetPixelX(), GetPixelY());
 80023fc:	f7ff ffd6 	bl	80023ac <GetPixelY>
 8002400:	4602      	mov	r2, r0
 8002402:	4621      	mov	r1, r4
 8002404:	4804      	ldr	r0, [pc, #16]	; (8002418 <MovePixel+0x60>)
 8002406:	f005 fb85 	bl	8007b14 <iprintf>
		return MATRIX_FAILURE;
 800240a:	f04f 30ff 	mov.w	r0, #4294967295
 800240e:	e7f4      	b.n	80023fa <MovePixel+0x42>
 8002410:	20000754 	.word	0x20000754
 8002414:	20000a6c 	.word	0x20000a6c
 8002418:	0800ad0c 	.word	0x0800ad0c

0800241c <SetPixelX>:
 * ensuring it stays within the valid range (0 to 7).
 *
 * @param x New X coordinate.
 * @return MATRIX_SUCCESS on success or MATRIX_FAILURE on failure.
 */
int SetPixelX(int8_t x){
 800241c:	b508      	push	{r3, lr}
	int error = 0;
	if (x < 0 || x > 7) {
 800241e:	b2c3      	uxtb	r3, r0
 8002420:	2b07      	cmp	r3, #7
 8002422:	d803      	bhi.n	800242c <SetPixelX+0x10>
	}
	if (error != 0) {
		printf("[MATRIX][SetPixelX][error] Could not set X to (%d).\n\r", x);
		return MATRIX_FAILURE;
	}
	matrix_pixel_x = x;
 8002424:	4b05      	ldr	r3, [pc, #20]	; (800243c <SetPixelX+0x20>)
 8002426:	7018      	strb	r0, [r3, #0]
	return MATRIX_SUCCESS;
 8002428:	2000      	movs	r0, #0
}
 800242a:	bd08      	pop	{r3, pc}
		printf("[MATRIX][SetPixelX][error] Could not set X to (%d).\n\r", x);
 800242c:	4601      	mov	r1, r0
 800242e:	4804      	ldr	r0, [pc, #16]	; (8002440 <SetPixelX+0x24>)
 8002430:	f005 fb70 	bl	8007b14 <iprintf>
		return MATRIX_FAILURE;
 8002434:	f04f 30ff 	mov.w	r0, #4294967295
 8002438:	e7f7      	b.n	800242a <SetPixelX+0xe>
 800243a:	bf00      	nop
 800243c:	20000000 	.word	0x20000000
 8002440:	0800ad48 	.word	0x0800ad48

08002444 <SetPixelY>:
 * ensuring it stays within the valid range (0 to 7).
 *
 * @param y New Y coordinate.
 * @return MATRIX_SUCCESS on success or MATRIX_FAILURE on failure.
 */
int SetPixelY(int8_t y){
 8002444:	b508      	push	{r3, lr}
	int error = 0;
	if (y < 0 || y > 7) {
 8002446:	b2c3      	uxtb	r3, r0
 8002448:	2b07      	cmp	r3, #7
 800244a:	d803      	bhi.n	8002454 <SetPixelY+0x10>
	}
	if (error != 0) {
		printf("[MATRIX][SetPixelY][error] Could not set Y to (%d).\n\r", y);
		return MATRIX_FAILURE;
	}
	matrix_pixel_y = y;
 800244c:	4b05      	ldr	r3, [pc, #20]	; (8002464 <SetPixelY+0x20>)
 800244e:	7018      	strb	r0, [r3, #0]
	return MATRIX_SUCCESS;
 8002450:	2000      	movs	r0, #0
}
 8002452:	bd08      	pop	{r3, pc}
		printf("[MATRIX][SetPixelY][error] Could not set Y to (%d).\n\r", y);
 8002454:	4601      	mov	r1, r0
 8002456:	4804      	ldr	r0, [pc, #16]	; (8002468 <SetPixelY+0x24>)
 8002458:	f005 fb5c 	bl	8007b14 <iprintf>
		return MATRIX_FAILURE;
 800245c:	f04f 30ff 	mov.w	r0, #4294967295
 8002460:	e7f7      	b.n	8002452 <SetPixelY+0xe>
 8002462:	bf00      	nop
 8002464:	20000001 	.word	0x20000001
 8002468:	0800ad80 	.word	0x0800ad80

0800246c <resetSeed>:
 *
 * This function sets the random seed to the current system tick using `HAL_GetTick()`,
 * ensuring randomness for Takuzu generation.
 * @return void
 */
void resetSeed() {
 800246c:	b510      	push	{r4, lr}
	startDate = HAL_GetTick();
 800246e:	f001 fa8d 	bl	800398c <HAL_GetTick>
 8002472:	4c04      	ldr	r4, [pc, #16]	; (8002484 <resetSeed+0x18>)
 8002474:	6020      	str	r0, [r4, #0]
    srand(startDate);  // set the random seed to the current 'HAL_GetTick()'
 8002476:	f005 fbdb 	bl	8007c30 <srand>
    printf("[TAKUZU][resetSeed][info] New random seed : %lu\n\r", (unsigned long)startDate);
 800247a:	6821      	ldr	r1, [r4, #0]
 800247c:	4802      	ldr	r0, [pc, #8]	; (8002488 <resetSeed+0x1c>)
 800247e:	f005 fb49 	bl	8007b14 <iprintf>
}
 8002482:	bd10      	pop	{r4, pc}
 8002484:	20000b6c 	.word	0x20000b6c
 8002488:	0800adb8 	.word	0x0800adb8

0800248c <isTimeExceeded>:
/**
 * @brief Checks if the allowed time for Takuzu generation has been exceeded.
 *
 * @return true if 200ms has passed since the seed was reset, otherwise false.
 */
bool isTimeExceeded() {
 800248c:	b508      	push	{r3, lr}
    uint32_t currentTime = HAL_GetTick();
 800248e:	f001 fa7d 	bl	800398c <HAL_GetTick>
    return (currentTime - startDate) >= 200;
 8002492:	4b04      	ldr	r3, [pc, #16]	; (80024a4 <isTimeExceeded+0x18>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	1ac0      	subs	r0, r0, r3
}
 8002498:	28c7      	cmp	r0, #199	; 0xc7
 800249a:	bf94      	ite	ls
 800249c:	2000      	movls	r0, #0
 800249e:	2001      	movhi	r0, #1
 80024a0:	bd08      	pop	{r3, pc}
 80024a2:	bf00      	nop
 80024a4:	20000b6c 	.word	0x20000b6c

080024a8 <max2OnColJusquaLigne>:
 * @param ligneMax The row index up to which the check is performed.
 *
 * @return true if no repeated sequences exist, false otherwise.
 */
bool max2OnColJusquaLigne(int col, int ligneMax) {
    for (int i = 0; i < ligneMax - 1; i++) {
 80024a8:	2300      	movs	r3, #0
 80024aa:	1e4a      	subs	r2, r1, #1
 80024ac:	429a      	cmp	r2, r3
 80024ae:	dd20      	ble.n	80024f2 <max2OnColJusquaLigne+0x4a>
bool max2OnColJusquaLigne(int col, int ligneMax) {
 80024b0:	b430      	push	{r4, r5}
 80024b2:	e003      	b.n	80024bc <max2OnColJusquaLigne+0x14>
    for (int i = 0; i < ligneMax - 1; i++) {
 80024b4:	3301      	adds	r3, #1
 80024b6:	1e4a      	subs	r2, r1, #1
 80024b8:	429a      	cmp	r2, r3
 80024ba:	dd17      	ble.n	80024ec <max2OnColJusquaLigne+0x44>
        if (takuzuGenerated[i][col] != EMPTY &&
 80024bc:	eb00 02c3 	add.w	r2, r0, r3, lsl #3
 80024c0:	4c0d      	ldr	r4, [pc, #52]	; (80024f8 <max2OnColJusquaLigne+0x50>)
 80024c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80024c6:	2a02      	cmp	r2, #2
 80024c8:	d0f4      	beq.n	80024b4 <max2OnColJusquaLigne+0xc>
            takuzuGenerated[i][col] == takuzuGenerated[i+1][col] &&
 80024ca:	1c5c      	adds	r4, r3, #1
 80024cc:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
 80024d0:	4d09      	ldr	r5, [pc, #36]	; (80024f8 <max2OnColJusquaLigne+0x50>)
 80024d2:	f855 4024 	ldr.w	r4, [r5, r4, lsl #2]
        if (takuzuGenerated[i][col] != EMPTY &&
 80024d6:	42a2      	cmp	r2, r4
 80024d8:	d1ec      	bne.n	80024b4 <max2OnColJusquaLigne+0xc>
            takuzuGenerated[i+1][col] == takuzuGenerated[i+2][col]) {
 80024da:	1c9a      	adds	r2, r3, #2
 80024dc:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80024e0:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
            takuzuGenerated[i][col] == takuzuGenerated[i+1][col] &&
 80024e4:	4294      	cmp	r4, r2
 80024e6:	d1e5      	bne.n	80024b4 <max2OnColJusquaLigne+0xc>
            return false;
 80024e8:	2000      	movs	r0, #0
 80024ea:	e000      	b.n	80024ee <max2OnColJusquaLigne+0x46>
        }
    }
    return true;
 80024ec:	2001      	movs	r0, #1
}
 80024ee:	bc30      	pop	{r4, r5}
 80024f0:	4770      	bx	lr
    return true;
 80024f2:	2001      	movs	r0, #1
}
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	20000858 	.word	0x20000858

080024fc <compteEtVerifieColJusquaLigne>:
 * @param col The column index.
 * @param ligneMax The row index up to which the check is performed.
 *
 * @return true if the count of 0's and 1's is valid, false otherwise.
 */
bool compteEtVerifieColJusquaLigne(int col, int ligneMax) {
 80024fc:	b470      	push	{r4, r5, r6}
    int count0 = 0, count1 = 0;
    for (int i = 0; i <= ligneMax; i++) {
 80024fe:	2300      	movs	r3, #0
    int count0 = 0, count1 = 0;
 8002500:	461e      	mov	r6, r3
 8002502:	461d      	mov	r5, r3
    for (int i = 0; i <= ligneMax; i++) {
 8002504:	e002      	b.n	800250c <compteEtVerifieColJusquaLigne+0x10>
        if (takuzuGenerated[i][col] == 0) count0++;
        else if (takuzuGenerated[i][col] == 1) count1++;
 8002506:	2a01      	cmp	r2, #1
 8002508:	d00b      	beq.n	8002522 <compteEtVerifieColJusquaLigne+0x26>
    for (int i = 0; i <= ligneMax; i++) {
 800250a:	3301      	adds	r3, #1
 800250c:	428b      	cmp	r3, r1
 800250e:	dc0a      	bgt.n	8002526 <compteEtVerifieColJusquaLigne+0x2a>
        if (takuzuGenerated[i][col] == 0) count0++;
 8002510:	eb00 02c3 	add.w	r2, r0, r3, lsl #3
 8002514:	4c09      	ldr	r4, [pc, #36]	; (800253c <compteEtVerifieColJusquaLigne+0x40>)
 8002516:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800251a:	2a00      	cmp	r2, #0
 800251c:	d1f3      	bne.n	8002506 <compteEtVerifieColJusquaLigne+0xa>
 800251e:	3501      	adds	r5, #1
 8002520:	e7f3      	b.n	800250a <compteEtVerifieColJusquaLigne+0xe>
        else if (takuzuGenerated[i][col] == 1) count1++;
 8002522:	3601      	adds	r6, #1
 8002524:	e7f1      	b.n	800250a <compteEtVerifieColJusquaLigne+0xe>
    }
    return count0 <= SIZE / 2 && count1 <= SIZE / 2;
 8002526:	2d04      	cmp	r5, #4
 8002528:	dc03      	bgt.n	8002532 <compteEtVerifieColJusquaLigne+0x36>
 800252a:	2e04      	cmp	r6, #4
 800252c:	dd04      	ble.n	8002538 <compteEtVerifieColJusquaLigne+0x3c>
 800252e:	2000      	movs	r0, #0
 8002530:	e000      	b.n	8002534 <compteEtVerifieColJusquaLigne+0x38>
 8002532:	2000      	movs	r0, #0
}
 8002534:	bc70      	pop	{r4, r5, r6}
 8002536:	4770      	bx	lr
    return count0 <= SIZE / 2 && count1 <= SIZE / 2;
 8002538:	2001      	movs	r0, #1
 800253a:	e7fb      	b.n	8002534 <compteEtVerifieColJusquaLigne+0x38>
 800253c:	20000858 	.word	0x20000858

08002540 <max2OnLine>:
 * @param ligne The row to check.
 *
 * @return true if no repeated sequences exist, false otherwise.
 */
bool max2OnLine(int ligne[SIZE]) {
    for (int i = 0; i < SIZE - 2; i++) {
 8002540:	2300      	movs	r3, #0
 8002542:	e00b      	b.n	800255c <max2OnLine+0x1c>
        if (ligne[i] != EMPTY && ligne[i] == ligne[i + 1] && ligne[i + 1] == ligne[i + 2]) {
 8002544:	3102      	adds	r1, #2
 8002546:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
 800254a:	4294      	cmp	r4, r2
 800254c:	d113      	bne.n	8002576 <max2OnLine+0x36>
            return false;
 800254e:	2000      	movs	r0, #0
 8002550:	e000      	b.n	8002554 <max2OnLine+0x14>
        }
    }
    return true;
 8002552:	2001      	movs	r0, #1
}
 8002554:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002558:	4770      	bx	lr
    for (int i = 0; i < SIZE - 2; i++) {
 800255a:	3301      	adds	r3, #1
 800255c:	2b05      	cmp	r3, #5
 800255e:	dc13      	bgt.n	8002588 <max2OnLine+0x48>
        if (ligne[i] != EMPTY && ligne[i] == ligne[i + 1] && ligne[i + 1] == ligne[i + 2]) {
 8002560:	4619      	mov	r1, r3
 8002562:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8002566:	2a02      	cmp	r2, #2
 8002568:	d0f7      	beq.n	800255a <max2OnLine+0x1a>
bool max2OnLine(int ligne[SIZE]) {
 800256a:	b410      	push	{r4}
        if (ligne[i] != EMPTY && ligne[i] == ligne[i + 1] && ligne[i + 1] == ligne[i + 2]) {
 800256c:	1c5c      	adds	r4, r3, #1
 800256e:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8002572:	42a2      	cmp	r2, r4
 8002574:	d0e6      	beq.n	8002544 <max2OnLine+0x4>
    for (int i = 0; i < SIZE - 2; i++) {
 8002576:	3301      	adds	r3, #1
 8002578:	2b05      	cmp	r3, #5
 800257a:	dcea      	bgt.n	8002552 <max2OnLine+0x12>
        if (ligne[i] != EMPTY && ligne[i] == ligne[i + 1] && ligne[i + 1] == ligne[i + 2]) {
 800257c:	4619      	mov	r1, r3
 800257e:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 8002582:	2a02      	cmp	r2, #2
 8002584:	d1f2      	bne.n	800256c <max2OnLine+0x2c>
 8002586:	e7f6      	b.n	8002576 <max2OnLine+0x36>
    return true;
 8002588:	2001      	movs	r0, #1
}
 800258a:	4770      	bx	lr

0800258c <compteEtVerifie>:
 *
 * @param ligne The row to check.
 *
 * @return true if the count of 0's and 1's is valid, false otherwise.
 */
bool compteEtVerifie(int ligne[SIZE]) {
 800258c:	b410      	push	{r4}
    int count0 = 0, count1 = 0;
    for (int i = 0; i < SIZE; i++) {
 800258e:	2300      	movs	r3, #0
    int count0 = 0, count1 = 0;
 8002590:	461c      	mov	r4, r3
 8002592:	4619      	mov	r1, r3
    for (int i = 0; i < SIZE; i++) {
 8002594:	e002      	b.n	800259c <compteEtVerifie+0x10>
        if (ligne[i] == 0) count0++;
        else if (ligne[i] == 1) count1++;
 8002596:	2a01      	cmp	r2, #1
 8002598:	d008      	beq.n	80025ac <compteEtVerifie+0x20>
    for (int i = 0; i < SIZE; i++) {
 800259a:	3301      	adds	r3, #1
 800259c:	2b07      	cmp	r3, #7
 800259e:	dc07      	bgt.n	80025b0 <compteEtVerifie+0x24>
        if (ligne[i] == 0) count0++;
 80025a0:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 80025a4:	2a00      	cmp	r2, #0
 80025a6:	d1f6      	bne.n	8002596 <compteEtVerifie+0xa>
 80025a8:	3101      	adds	r1, #1
 80025aa:	e7f6      	b.n	800259a <compteEtVerifie+0xe>
        else if (ligne[i] == 1) count1++;
 80025ac:	3401      	adds	r4, #1
 80025ae:	e7f4      	b.n	800259a <compteEtVerifie+0xe>
    }
    return count0 <= SIZE / 2 && count1 <= SIZE / 2;
 80025b0:	2904      	cmp	r1, #4
 80025b2:	dc03      	bgt.n	80025bc <compteEtVerifie+0x30>
 80025b4:	2c04      	cmp	r4, #4
 80025b6:	dd05      	ble.n	80025c4 <compteEtVerifie+0x38>
 80025b8:	2000      	movs	r0, #0
 80025ba:	e000      	b.n	80025be <compteEtVerifie+0x32>
 80025bc:	2000      	movs	r0, #0
}
 80025be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80025c2:	4770      	bx	lr
    return count0 <= SIZE / 2 && count1 <= SIZE / 2;
 80025c4:	2001      	movs	r0, #1
 80025c6:	e7fa      	b.n	80025be <compteEtVerifie+0x32>

080025c8 <generateLine>:
 * @param row The row index to fill.
 * @param col The column index to start the filling.
 *
 * @return true if a valid row is generated, false otherwise.
 */
bool generateLine(int row, int col) {
 80025c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ca:	b083      	sub	sp, #12
 80025cc:	4606      	mov	r6, r0

    if (col == SIZE) {
 80025ce:	2908      	cmp	r1, #8
 80025d0:	d10b      	bne.n	80025ea <generateLine+0x22>
        if (!max2OnLine(takuzuGenerated[row]) || !compteEtVerifie(takuzuGenerated[row]))
 80025d2:	4b28      	ldr	r3, [pc, #160]	; (8002674 <generateLine+0xac>)
 80025d4:	eb03 1640 	add.w	r6, r3, r0, lsl #5
 80025d8:	4630      	mov	r0, r6
 80025da:	f7ff ffb1 	bl	8002540 <max2OnLine>
 80025de:	2800      	cmp	r0, #0
 80025e0:	d046      	beq.n	8002670 <generateLine+0xa8>
 80025e2:	4630      	mov	r0, r6
 80025e4:	f7ff ffd2 	bl	800258c <compteEtVerifie>
 80025e8:	e042      	b.n	8002670 <generateLine+0xa8>
 80025ea:	460c      	mov	r4, r1
            return false;
        return true;
    }

    int valeurs[2] = {0, 1};
 80025ec:	2300      	movs	r3, #0
 80025ee:	9300      	str	r3, [sp, #0]
 80025f0:	2301      	movs	r3, #1
 80025f2:	9301      	str	r3, [sp, #4]
    if (rand() % 2 == 0) {
 80025f4:	f005 fb4a 	bl	8007c8c <rand>
 80025f8:	f010 0f01 	tst.w	r0, #1
 80025fc:	d103      	bne.n	8002606 <generateLine+0x3e>
        int tmp = valeurs[0];
        valeurs[0] = valeurs[1];
 80025fe:	2301      	movs	r3, #1
 8002600:	9300      	str	r3, [sp, #0]
        valeurs[1] = tmp;
 8002602:	2300      	movs	r3, #0
 8002604:	9301      	str	r3, [sp, #4]
bool generateLine(int row, int col) {
 8002606:	2700      	movs	r7, #0
 8002608:	e000      	b.n	800260c <generateLine+0x44>
    }

    for (int i = 0; i < 2; i++) {
 800260a:	3701      	adds	r7, #1
 800260c:	2f01      	cmp	r7, #1
 800260e:	dc28      	bgt.n	8002662 <generateLine+0x9a>
        int value = valeurs[i];
 8002610:	ab02      	add	r3, sp, #8
 8002612:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8002616:	f853 1c08 	ldr.w	r1, [r3, #-8]
        takuzuGenerated[row][col] = value;
 800261a:	4d16      	ldr	r5, [pc, #88]	; (8002674 <generateLine+0xac>)
 800261c:	eb04 02c6 	add.w	r2, r4, r6, lsl #3
 8002620:	f845 1022 	str.w	r1, [r5, r2, lsl #2]

        if (
            max2OnLine(takuzuGenerated[row]) &&
 8002624:	eb05 1546 	add.w	r5, r5, r6, lsl #5
 8002628:	4628      	mov	r0, r5
 800262a:	f7ff ff89 	bl	8002540 <max2OnLine>
        if (
 800262e:	2800      	cmp	r0, #0
 8002630:	d0eb      	beq.n	800260a <generateLine+0x42>
            compteEtVerifie(takuzuGenerated[row]) &&
 8002632:	4628      	mov	r0, r5
 8002634:	f7ff ffaa 	bl	800258c <compteEtVerifie>
            max2OnLine(takuzuGenerated[row]) &&
 8002638:	2800      	cmp	r0, #0
 800263a:	d0e6      	beq.n	800260a <generateLine+0x42>
            max2OnColJusquaLigne(col, row) &&
 800263c:	4631      	mov	r1, r6
 800263e:	4620      	mov	r0, r4
 8002640:	f7ff ff32 	bl	80024a8 <max2OnColJusquaLigne>
            compteEtVerifie(takuzuGenerated[row]) &&
 8002644:	2800      	cmp	r0, #0
 8002646:	d0e0      	beq.n	800260a <generateLine+0x42>
            compteEtVerifieColJusquaLigne(col, row)
 8002648:	4631      	mov	r1, r6
 800264a:	4620      	mov	r0, r4
 800264c:	f7ff ff56 	bl	80024fc <compteEtVerifieColJusquaLigne>
            max2OnColJusquaLigne(col, row) &&
 8002650:	2800      	cmp	r0, #0
 8002652:	d0da      	beq.n	800260a <generateLine+0x42>
        ) {
            if (generateLine(row, col + 1)) return true;
 8002654:	1c61      	adds	r1, r4, #1
 8002656:	4630      	mov	r0, r6
 8002658:	f7ff ffb6 	bl	80025c8 <generateLine>
 800265c:	2800      	cmp	r0, #0
 800265e:	d0d4      	beq.n	800260a <generateLine+0x42>
 8002660:	e006      	b.n	8002670 <generateLine+0xa8>
        }

    }

    takuzuGenerated[row][col] = EMPTY; // Backtrack if no valid solution
 8002662:	eb04 00c6 	add.w	r0, r4, r6, lsl #3
 8002666:	4b03      	ldr	r3, [pc, #12]	; (8002674 <generateLine+0xac>)
 8002668:	2202      	movs	r2, #2
 800266a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    return false;
 800266e:	2000      	movs	r0, #0
}
 8002670:	b003      	add	sp, #12
 8002672:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002674:	20000858 	.word	0x20000858

08002678 <Generate>:
 *
 * This function initializes the generation of a valid Takuzu puzzle by repeatedly calling
 * the recursive `generateLine` function and backtracking when necessary.
 * @return void
 */
void Generate() {
 8002678:	b510      	push	{r4, lr}
    printf("[TAKUZU][generate][info][init] Takuzu generation.\n\r");
 800267a:	4818      	ldr	r0, [pc, #96]	; (80026dc <Generate+0x64>)
 800267c:	f005 fa4a 	bl	8007b14 <iprintf>
	resetSeed();
 8002680:	f7ff fef4 	bl	800246c <resetSeed>

    printf("[TAKUZU][generate][info][processing] Processing Takuzu generation.\n\r");
 8002684:	4816      	ldr	r0, [pc, #88]	; (80026e0 <Generate+0x68>)
 8002686:	f005 fa45 	bl	8007b14 <iprintf>
    for (int i = 0; i < SIZE; i++) {
 800268a:	2400      	movs	r4, #0
 800268c:	e015      	b.n	80026ba <Generate+0x42>
        for (int j = 0; j < SIZE; j++) {
            takuzuGenerated[i][j] = EMPTY;
 800268e:	eb03 01c4 	add.w	r1, r3, r4, lsl #3
 8002692:	4a14      	ldr	r2, [pc, #80]	; (80026e4 <Generate+0x6c>)
 8002694:	2002      	movs	r0, #2
 8002696:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
        for (int j = 0; j < SIZE; j++) {
 800269a:	3301      	adds	r3, #1
 800269c:	2b07      	cmp	r3, #7
 800269e:	ddf6      	ble.n	800268e <Generate+0x16>
        }

        bool success = generateLine(i, 0);
 80026a0:	2100      	movs	r1, #0
 80026a2:	4620      	mov	r0, r4
 80026a4:	f7ff ff90 	bl	80025c8 <generateLine>
        if (!success) {
 80026a8:	b930      	cbnz	r0, 80026b8 <Generate+0x40>
            i -= 2; // backtrack to previous line
 80026aa:	3c02      	subs	r4, #2
            if (i < -1) i = -1;
 80026ac:	f1b4 3fff 	cmp.w	r4, #4294967295
 80026b0:	db07      	blt.n	80026c2 <Generate+0x4a>

            if (isTimeExceeded()) {
 80026b2:	f7ff feeb 	bl	800248c <isTimeExceeded>
 80026b6:	b938      	cbnz	r0, 80026c8 <Generate+0x50>
    for (int i = 0; i < SIZE; i++) {
 80026b8:	3401      	adds	r4, #1
 80026ba:	2c07      	cmp	r4, #7
 80026bc:	dc09      	bgt.n	80026d2 <Generate+0x5a>
        for (int j = 0; j < SIZE; j++) {
 80026be:	2300      	movs	r3, #0
 80026c0:	e7ec      	b.n	800269c <Generate+0x24>
            if (i < -1) i = -1;
 80026c2:	f04f 34ff 	mov.w	r4, #4294967295
 80026c6:	e7f4      	b.n	80026b2 <Generate+0x3a>
				resetSeed();
 80026c8:	f7ff fed0 	bl	800246c <resetSeed>
				return Generate();
 80026cc:	f7ff ffd4 	bl	8002678 <Generate>
 80026d0:	e002      	b.n	80026d8 <Generate+0x60>
			}
        }
    }

    printf("[TAKUZU][generate][info][complete] Takuzu generation completed.\n\r");
 80026d2:	4805      	ldr	r0, [pc, #20]	; (80026e8 <Generate+0x70>)
 80026d4:	f005 fa1e 	bl	8007b14 <iprintf>
}
 80026d8:	bd10      	pop	{r4, pc}
 80026da:	bf00      	nop
 80026dc:	0800adec 	.word	0x0800adec
 80026e0:	0800ae20 	.word	0x0800ae20
 80026e4:	20000858 	.word	0x20000858
 80026e8:	0800ae68 	.word	0x0800ae68

080026ec <showTakuzu>:
 * This function prints the Takuzu grid to the console.
 *
 * @param takuzu The Takuzu grid to display.
 * @return void
 */
void showTakuzu(int takuzu[SIZE][SIZE]) {
 80026ec:	b570      	push	{r4, r5, r6, lr}
 80026ee:	4606      	mov	r6, r0
    printf("[TAKUZU][showTakuzu][info][init] Show takuzu.\n");
 80026f0:	4811      	ldr	r0, [pc, #68]	; (8002738 <showTakuzu+0x4c>)
 80026f2:	f005 fa95 	bl	8007c20 <puts>
    printf("[TAKUZU][showTakuzu][info][processing] Processing show takuzu.\n\r");
 80026f6:	4811      	ldr	r0, [pc, #68]	; (800273c <showTakuzu+0x50>)
 80026f8:	f005 fa0c 	bl	8007b14 <iprintf>

    for (int j = 0; j < SIZE; j++) {
 80026fc:	2500      	movs	r5, #0
 80026fe:	e013      	b.n	8002728 <showTakuzu+0x3c>
        for (int i = 0; i < SIZE; i++) {
            if (takuzu[i][j] == EMPTY)
                printf("- ");  // Affiche "-" pour les cases vides '2'
            else
                printf("%d ", takuzu[i][j]);  // Affiche 0 ou 1
 8002700:	480f      	ldr	r0, [pc, #60]	; (8002740 <showTakuzu+0x54>)
 8002702:	f005 fa07 	bl	8007b14 <iprintf>
        for (int i = 0; i < SIZE; i++) {
 8002706:	3401      	adds	r4, #1
 8002708:	2c07      	cmp	r4, #7
 800270a:	dc09      	bgt.n	8002720 <showTakuzu+0x34>
            if (takuzu[i][j] == EMPTY)
 800270c:	eb06 1344 	add.w	r3, r6, r4, lsl #5
 8002710:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
 8002714:	2902      	cmp	r1, #2
 8002716:	d1f3      	bne.n	8002700 <showTakuzu+0x14>
                printf("- ");  // Affiche "-" pour les cases vides '2'
 8002718:	480a      	ldr	r0, [pc, #40]	; (8002744 <showTakuzu+0x58>)
 800271a:	f005 f9fb 	bl	8007b14 <iprintf>
 800271e:	e7f2      	b.n	8002706 <showTakuzu+0x1a>
        }
        printf("\n\r");
 8002720:	4809      	ldr	r0, [pc, #36]	; (8002748 <showTakuzu+0x5c>)
 8002722:	f005 f9f7 	bl	8007b14 <iprintf>
    for (int j = 0; j < SIZE; j++) {
 8002726:	3501      	adds	r5, #1
 8002728:	2d07      	cmp	r5, #7
 800272a:	dc01      	bgt.n	8002730 <showTakuzu+0x44>
        for (int i = 0; i < SIZE; i++) {
 800272c:	2400      	movs	r4, #0
 800272e:	e7eb      	b.n	8002708 <showTakuzu+0x1c>
    }
    printf("[TAKUZU][showTakuzu][info][complete] Show takuzu completed.\n\r");
 8002730:	4806      	ldr	r0, [pc, #24]	; (800274c <showTakuzu+0x60>)
 8002732:	f005 f9ef 	bl	8007b14 <iprintf>
}
 8002736:	bd70      	pop	{r4, r5, r6, pc}
 8002738:	0800aeac 	.word	0x0800aeac
 800273c:	0800aedc 	.word	0x0800aedc
 8002740:	0800af24 	.word	0x0800af24
 8002744:	0800af20 	.word	0x0800af20
 8002748:	0800ac04 	.word	0x0800ac04
 800274c:	0800af28 	.word	0x0800af28

08002750 <DetectLignePattern>:
 * @param ligne The line to check for patterns.
 * @param motif The pattern to detect.
 * @param motif_size The size of the pattern.
 * @return void
 */
void DetectLignePattern(int i, int ligne[], int motif[], int motif_size) {
 8002750:	b470      	push	{r4, r5, r6}
    for (int j = 0; j <= SIZE - motif_size; j++) {
 8002752:	2600      	movs	r6, #0
 8002754:	e002      	b.n	800275c <DetectLignePattern+0xc>
        int match = 1;
 8002756:	2001      	movs	r0, #1
                match = 0;
                break;
            }
        }

        if (match) {
 8002758:	bb50      	cbnz	r0, 80027b0 <DetectLignePattern+0x60>
    for (int j = 0; j <= SIZE - motif_size; j++) {
 800275a:	3601      	adds	r6, #1
 800275c:	f1c3 0008 	rsb	r0, r3, #8
 8002760:	42b0      	cmp	r0, r6
 8002762:	db27      	blt.n	80027b4 <DetectLignePattern+0x64>
        for (int k = 0; k < motif_size; k++) {
 8002764:	2000      	movs	r0, #0
 8002766:	4298      	cmp	r0, r3
 8002768:	daf5      	bge.n	8002756 <DetectLignePattern+0x6>
            if (ligne[j + k] != motif[k]) {
 800276a:	1834      	adds	r4, r6, r0
 800276c:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
 8002770:	f852 4020 	ldr.w	r4, [r2, r0, lsl #2]
 8002774:	42a5      	cmp	r5, r4
 8002776:	d101      	bne.n	800277c <DetectLignePattern+0x2c>
        for (int k = 0; k < motif_size; k++) {
 8002778:	3001      	adds	r0, #1
 800277a:	e7f4      	b.n	8002766 <DetectLignePattern+0x16>
                match = 0;
 800277c:	2000      	movs	r0, #0
 800277e:	e7eb      	b.n	8002758 <DetectLignePattern+0x8>
            for (int k = 0; k < motif_size; k++) {
            	if (motif[0] == 1){ // on retire les 1
            		if (ligne[j + k] == 1) { // motif[k] == 1 &&
 8002780:	1834      	adds	r4, r6, r0
 8002782:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
 8002786:	2d01      	cmp	r5, #1
 8002788:	d00e      	beq.n	80027a8 <DetectLignePattern+0x58>
            for (int k = 0; k < motif_size; k++) {
 800278a:	3001      	adds	r0, #1
 800278c:	4298      	cmp	r0, r3
 800278e:	da11      	bge.n	80027b4 <DetectLignePattern+0x64>
            	if (motif[0] == 1){ // on retire les 1
 8002790:	6814      	ldr	r4, [r2, #0]
 8002792:	2c01      	cmp	r4, #1
 8002794:	d0f4      	beq.n	8002780 <DetectLignePattern+0x30>
						ligne[j + k] = EMPTY;
					}
            	} else { // on retire les 0
            		if (ligne[j + k] == 0) { // motif[k] == 1 &&
 8002796:	1834      	adds	r4, r6, r0
 8002798:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
 800279c:	2d00      	cmp	r5, #0
 800279e:	d1f4      	bne.n	800278a <DetectLignePattern+0x3a>
						ligne[j + k] = EMPTY;
 80027a0:	2502      	movs	r5, #2
 80027a2:	f841 5024 	str.w	r5, [r1, r4, lsl #2]
 80027a6:	e7f0      	b.n	800278a <DetectLignePattern+0x3a>
						ligne[j + k] = EMPTY;
 80027a8:	2502      	movs	r5, #2
 80027aa:	f841 5024 	str.w	r5, [r1, r4, lsl #2]
 80027ae:	e7ec      	b.n	800278a <DetectLignePattern+0x3a>
            for (int k = 0; k < motif_size; k++) {
 80027b0:	2000      	movs	r0, #0
 80027b2:	e7eb      	b.n	800278c <DetectLignePattern+0x3c>

            }
            return;
        }
    }
}
 80027b4:	bc70      	pop	{r4, r5, r6}
 80027b6:	4770      	bx	lr

080027b8 <CellRemover>:
 * This function checks for specific patterns (1001, 0110, 101, 010) in each row of the Takuzu grid
 * and removes them by setting the corresponding cells to EMPTY. The function iterates over all rows
 * and applies the `DetectLignePattern` function for each pattern.
 * @return void
 */
void CellRemover() {
 80027b8:	b530      	push	{r4, r5, lr}
 80027ba:	b08f      	sub	sp, #60	; 0x3c
    int pattern_1001[] = {1, 0, 0, 1};
 80027bc:	4c1b      	ldr	r4, [pc, #108]	; (800282c <CellRemover+0x74>)
 80027be:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80027c2:	ad0e      	add	r5, sp, #56	; 0x38
 80027c4:	e905 000f 	stmdb	r5, {r0, r1, r2, r3}
    int pattern_0110[] = {0, 1, 1, 0};
 80027c8:	ad06      	add	r5, sp, #24
 80027ca:	f104 0310 	add.w	r3, r4, #16
 80027ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80027d0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    int pattern_101[]  = {1, 0, 1};
 80027d4:	ab03      	add	r3, sp, #12
 80027d6:	3420      	adds	r4, #32
 80027d8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80027dc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    int pattern_010[]  = {0, 1, 0};
 80027e0:	2400      	movs	r4, #0
 80027e2:	9400      	str	r4, [sp, #0]
 80027e4:	2301      	movs	r3, #1
 80027e6:	9301      	str	r3, [sp, #4]
 80027e8:	9402      	str	r4, [sp, #8]

    for (int i = 0; i < SIZE; i++) {
 80027ea:	e01b      	b.n	8002824 <CellRemover+0x6c>
        DetectLignePattern(i, takuzuToSolve[i], pattern_1001, 4);
 80027ec:	4d10      	ldr	r5, [pc, #64]	; (8002830 <CellRemover+0x78>)
 80027ee:	eb05 1544 	add.w	r5, r5, r4, lsl #5
 80027f2:	2304      	movs	r3, #4
 80027f4:	aa0a      	add	r2, sp, #40	; 0x28
 80027f6:	4629      	mov	r1, r5
 80027f8:	4620      	mov	r0, r4
 80027fa:	f7ff ffa9 	bl	8002750 <DetectLignePattern>
        DetectLignePattern(i, takuzuToSolve[i], pattern_0110, 4);
 80027fe:	2304      	movs	r3, #4
 8002800:	aa06      	add	r2, sp, #24
 8002802:	4629      	mov	r1, r5
 8002804:	4620      	mov	r0, r4
 8002806:	f7ff ffa3 	bl	8002750 <DetectLignePattern>
        DetectLignePattern(i, takuzuToSolve[i], pattern_101, 3);
 800280a:	2303      	movs	r3, #3
 800280c:	aa03      	add	r2, sp, #12
 800280e:	4629      	mov	r1, r5
 8002810:	4620      	mov	r0, r4
 8002812:	f7ff ff9d 	bl	8002750 <DetectLignePattern>
        DetectLignePattern(i, takuzuToSolve[i], pattern_010, 3);
 8002816:	2303      	movs	r3, #3
 8002818:	466a      	mov	r2, sp
 800281a:	4629      	mov	r1, r5
 800281c:	4620      	mov	r0, r4
 800281e:	f7ff ff97 	bl	8002750 <DetectLignePattern>
    for (int i = 0; i < SIZE; i++) {
 8002822:	3401      	adds	r4, #1
 8002824:	2c07      	cmp	r4, #7
 8002826:	dde1      	ble.n	80027ec <CellRemover+0x34>
    }
}
 8002828:	b00f      	add	sp, #60	; 0x3c
 800282a:	bd30      	pop	{r4, r5, pc}
 800282c:	08009ff8 	.word	0x08009ff8
 8002830:	20000958 	.word	0x20000958

08002834 <TakuzuToMatrix>:
 *
 * @param pixels A pointer to the pixel array to store the color values.
 * @param takuzu A 2D array representing the Takuzu grid to be converted.
 * @return void
 */
void TakuzuToMatrix(uint32_t* pixels, int takuzu[SIZE][SIZE]) {
 8002834:	b430      	push	{r4, r5}
    for (int i = 0; i < SIZE; i++) {
 8002836:	2400      	movs	r4, #0
 8002838:	e019      	b.n	800286e <TakuzuToMatrix+0x3a>
            //int index = i * SIZE + j;
        	int index = j * SIZE + i;

            switch (takuzu[i][j]) {
                case 0:
                    pixels[index] = WS2812_COLOR_LIGHT_BLUE;
 800283a:	2210      	movs	r2, #16
 800283c:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
        for (int j = 0; j < SIZE; j++) {
 8002840:	3301      	adds	r3, #1
 8002842:	2b07      	cmp	r3, #7
 8002844:	dc12      	bgt.n	800286c <TakuzuToMatrix+0x38>
        	int index = j * SIZE + i;
 8002846:	eb04 05c3 	add.w	r5, r4, r3, lsl #3
            switch (takuzu[i][j]) {
 800284a:	eb01 1244 	add.w	r2, r1, r4, lsl #5
 800284e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002852:	2a00      	cmp	r2, #0
 8002854:	d0f1      	beq.n	800283a <TakuzuToMatrix+0x6>
 8002856:	2a01      	cmp	r2, #1
 8002858:	d003      	beq.n	8002862 <TakuzuToMatrix+0x2e>
                case 1:
                    pixels[index] = WS2812_COLOR_LIGHT_GREEN;
                    break;
                case EMPTY:
                default:
                    pixels[index] = WS2812_COLOR_BLACK;
 800285a:	2200      	movs	r2, #0
 800285c:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
                    break;
 8002860:	e7ee      	b.n	8002840 <TakuzuToMatrix+0xc>
                    pixels[index] = WS2812_COLOR_LIGHT_GREEN;
 8002862:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002866:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
                    break;
 800286a:	e7e9      	b.n	8002840 <TakuzuToMatrix+0xc>
    for (int i = 0; i < SIZE; i++) {
 800286c:	3401      	adds	r4, #1
 800286e:	2c07      	cmp	r4, #7
 8002870:	dc01      	bgt.n	8002876 <TakuzuToMatrix+0x42>
        for (int j = 0; j < SIZE; j++) {
 8002872:	2300      	movs	r3, #0
 8002874:	e7e5      	b.n	8002842 <TakuzuToMatrix+0xe>
            }
        }
    }
}
 8002876:	bc30      	pop	{r4, r5}
 8002878:	4770      	bx	lr
	...

0800287c <TogglePixel>:
 * @param y The column index of the cell to toggle.
 *
 * @return TAKUZU_SUCCESS if the operation was successful, TAKUZU_FAILURE if there was an error (e.g.,
 *         attempting to modify a fixed cell).
 */
int TogglePixel(int x, int y) {
 800287c:	b510      	push	{r4, lr}
	int error = 0;

	if (takuzuToSolve[x][y] != EMPTY) {
 800287e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
 8002882:	4b1c      	ldr	r3, [pc, #112]	; (80028f4 <TogglePixel+0x78>)
 8002884:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002888:	2b02      	cmp	r3, #2
 800288a:	d117      	bne.n	80028bc <TogglePixel+0x40>
	    printf("[TAKUZU][TogglePixel][info][player] Impossible fo modify a fix cell(%d, %d).\n\r", x, y);
	    return TAKUZU_FAILURE;
	}

	if (takuzuToPlay[x][y] == 0) {
 800288c:	eb01 03c0 	add.w	r3, r1, r0, lsl #3
 8002890:	4a19      	ldr	r2, [pc, #100]	; (80028f8 <TogglePixel+0x7c>)
 8002892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002896:	b9cb      	cbnz	r3, 80028cc <TogglePixel+0x50>
		takuzuToPlay[x][y] = 1;
 8002898:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800289c:	4613      	mov	r3, r2
 800289e:	2201      	movs	r2, #1
 80028a0:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
	} else if(takuzuToPlay[x][y] == 1) {
		takuzuToPlay[x][y] = 2;
	} else {
		takuzuToPlay[x][y] = 0;
	}
	error += MovePixel();
 80028a4:	f7ff fd88 	bl	80023b8 <MovePixel>
 80028a8:	4604      	mov	r4, r0
	showTakuzu(takuzuGenerated);
 80028aa:	4814      	ldr	r0, [pc, #80]	; (80028fc <TogglePixel+0x80>)
 80028ac:	f7ff ff1e 	bl	80026ec <showTakuzu>
	showTakuzu(takuzuToPlay);
 80028b0:	4811      	ldr	r0, [pc, #68]	; (80028f8 <TogglePixel+0x7c>)
 80028b2:	f7ff ff1b 	bl	80026ec <showTakuzu>

	if (error == 0) {
 80028b6:	b9cc      	cbnz	r4, 80028ec <TogglePixel+0x70>
	    return TAKUZU_SUCCESS;
	}

	return TAKUZU_FAILURE;
}
 80028b8:	4620      	mov	r0, r4
 80028ba:	bd10      	pop	{r4, pc}
	    printf("[TAKUZU][TogglePixel][info][player] Impossible fo modify a fix cell(%d, %d).\n\r", x, y);
 80028bc:	460a      	mov	r2, r1
 80028be:	4601      	mov	r1, r0
 80028c0:	480f      	ldr	r0, [pc, #60]	; (8002900 <TogglePixel+0x84>)
 80028c2:	f005 f927 	bl	8007b14 <iprintf>
	    return TAKUZU_FAILURE;
 80028c6:	f04f 34ff 	mov.w	r4, #4294967295
 80028ca:	e7f5      	b.n	80028b8 <TogglePixel+0x3c>
	} else if(takuzuToPlay[x][y] == 1) {
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d006      	beq.n	80028de <TogglePixel+0x62>
		takuzuToPlay[x][y] = 0;
 80028d0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80028d4:	4b08      	ldr	r3, [pc, #32]	; (80028f8 <TogglePixel+0x7c>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80028dc:	e7e2      	b.n	80028a4 <TogglePixel+0x28>
		takuzuToPlay[x][y] = 2;
 80028de:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80028e2:	4b05      	ldr	r3, [pc, #20]	; (80028f8 <TogglePixel+0x7c>)
 80028e4:	2202      	movs	r2, #2
 80028e6:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80028ea:	e7db      	b.n	80028a4 <TogglePixel+0x28>
	return TAKUZU_FAILURE;
 80028ec:	f04f 34ff 	mov.w	r4, #4294967295
 80028f0:	e7e2      	b.n	80028b8 <TogglePixel+0x3c>
 80028f2:	bf00      	nop
 80028f4:	20000958 	.word	0x20000958
 80028f8:	20000a6c 	.word	0x20000a6c
 80028fc:	20000858 	.word	0x20000858
 8002900:	0800af68 	.word	0x0800af68

08002904 <ToggleCurrentPixel>:
 * This function toggles the value of the pixel at the current position (as defined by `GetPixelX()` and
 * `GetPixelY()`). It calls `TogglePixel` with the current pixel coordinates.
 *
 * @return void
 */
void ToggleCurrentPixel() {
 8002904:	b510      	push	{r4, lr}
	TogglePixel(GetPixelX(), GetPixelY());
 8002906:	f7ff fd4b 	bl	80023a0 <GetPixelX>
 800290a:	4604      	mov	r4, r0
 800290c:	f7ff fd4e 	bl	80023ac <GetPixelY>
 8002910:	4601      	mov	r1, r0
 8002912:	4620      	mov	r0, r4
 8002914:	f7ff ffb2 	bl	800287c <TogglePixel>
}
 8002918:	bd10      	pop	{r4, pc}

0800291a <CompareGrids>:
 * @param grid2 The second grid to compare.
 *
 * @return 1 if the grids are identical, 0 otherwise.
 */
int CompareGrids(int grid1[SIZE][SIZE], int grid2[SIZE][SIZE]) {
    for (int i = 0; i < SIZE; i++) {
 800291a:	2200      	movs	r2, #0
 800291c:	2a07      	cmp	r2, #7
 800291e:	dc1c      	bgt.n	800295a <CompareGrids+0x40>
        for (int j = 0; j < SIZE; j++) {
 8002920:	2300      	movs	r3, #0
 8002922:	2b07      	cmp	r3, #7
 8002924:	dc17      	bgt.n	8002956 <CompareGrids+0x3c>
int CompareGrids(int grid1[SIZE][SIZE], int grid2[SIZE][SIZE]) {
 8002926:	b430      	push	{r4, r5}
            if (grid1[i][j] != grid2[i][j]) {
 8002928:	eb00 1442 	add.w	r4, r0, r2, lsl #5
 800292c:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8002930:	eb01 1442 	add.w	r4, r1, r2, lsl #5
 8002934:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 8002938:	42a5      	cmp	r5, r4
 800293a:	d109      	bne.n	8002950 <CompareGrids+0x36>
        for (int j = 0; j < SIZE; j++) {
 800293c:	3301      	adds	r3, #1
 800293e:	2b07      	cmp	r3, #7
 8002940:	ddf2      	ble.n	8002928 <CompareGrids+0xe>
    for (int i = 0; i < SIZE; i++) {
 8002942:	3201      	adds	r2, #1
 8002944:	2a07      	cmp	r2, #7
 8002946:	dc01      	bgt.n	800294c <CompareGrids+0x32>
        for (int j = 0; j < SIZE; j++) {
 8002948:	2300      	movs	r3, #0
 800294a:	e7f8      	b.n	800293e <CompareGrids+0x24>
                return 0; // found a difference
            }
        }
    }
    return 1; // grids are matching
 800294c:	2001      	movs	r0, #1
 800294e:	e000      	b.n	8002952 <CompareGrids+0x38>
                return 0; // found a difference
 8002950:	2000      	movs	r0, #0
}
 8002952:	bc30      	pop	{r4, r5}
 8002954:	4770      	bx	lr
    for (int i = 0; i < SIZE; i++) {
 8002956:	3201      	adds	r2, #1
 8002958:	e7e0      	b.n	800291c <CompareGrids+0x2>
    return 1; // grids are matching
 800295a:	2001      	movs	r0, #1
}
 800295c:	4770      	bx	lr
	...

08002960 <mainTakuzu>:
 * This function generates a Takuzu puzzle, displays it, removes specific patterns, and prepares
 * the puzzle for gameplay. It creates a copy of the generated Takuzu puzzle, removes patterns from
 * it, and sets up the initial grid for the player to modify.
 * @return void
 */
void mainTakuzu() {
 8002960:	b510      	push	{r4, lr}
	Generate();
 8002962:	f7ff fe89 	bl	8002678 <Generate>
	showTakuzu(takuzuGenerated);
 8002966:	4816      	ldr	r0, [pc, #88]	; (80029c0 <mainTakuzu+0x60>)
 8002968:	f7ff fec0 	bl	80026ec <showTakuzu>

	for (int i = 0; i < SIZE; i++) {
 800296c:	2400      	movs	r4, #0
 800296e:	e00b      	b.n	8002988 <mainTakuzu+0x28>
		for (int j = 0; j < SIZE; j++) {
			takuzuToSolve[i][j] = takuzuGenerated[i][j];
 8002970:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
 8002974:	4912      	ldr	r1, [pc, #72]	; (80029c0 <mainTakuzu+0x60>)
 8002976:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
 800297a:	4912      	ldr	r1, [pc, #72]	; (80029c4 <mainTakuzu+0x64>)
 800297c:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
		for (int j = 0; j < SIZE; j++) {
 8002980:	3301      	adds	r3, #1
 8002982:	2b07      	cmp	r3, #7
 8002984:	ddf4      	ble.n	8002970 <mainTakuzu+0x10>
	for (int i = 0; i < SIZE; i++) {
 8002986:	3401      	adds	r4, #1
 8002988:	2c07      	cmp	r4, #7
 800298a:	dc01      	bgt.n	8002990 <mainTakuzu+0x30>
		for (int j = 0; j < SIZE; j++) {
 800298c:	2300      	movs	r3, #0
 800298e:	e7f8      	b.n	8002982 <mainTakuzu+0x22>
		}
	}
	CellRemover();
 8002990:	f7ff ff12 	bl	80027b8 <CellRemover>
	showTakuzu(takuzuToSolve);
 8002994:	480b      	ldr	r0, [pc, #44]	; (80029c4 <mainTakuzu+0x64>)
 8002996:	f7ff fea9 	bl	80026ec <showTakuzu>
	for (int i = 0; i < SIZE; i++) {
 800299a:	2400      	movs	r4, #0
 800299c:	e00b      	b.n	80029b6 <mainTakuzu+0x56>
		for (int j = 0; j < SIZE; j++) {
			takuzuToPlay[i][j] = takuzuToSolve[i][j];
 800299e:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
 80029a2:	4908      	ldr	r1, [pc, #32]	; (80029c4 <mainTakuzu+0x64>)
 80029a4:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
 80029a8:	4907      	ldr	r1, [pc, #28]	; (80029c8 <mainTakuzu+0x68>)
 80029aa:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
		for (int j = 0; j < SIZE; j++) {
 80029ae:	3301      	adds	r3, #1
 80029b0:	2b07      	cmp	r3, #7
 80029b2:	ddf4      	ble.n	800299e <mainTakuzu+0x3e>
	for (int i = 0; i < SIZE; i++) {
 80029b4:	3401      	adds	r4, #1
 80029b6:	2c07      	cmp	r4, #7
 80029b8:	dc01      	bgt.n	80029be <mainTakuzu+0x5e>
		for (int j = 0; j < SIZE; j++) {
 80029ba:	2300      	movs	r3, #0
 80029bc:	e7f8      	b.n	80029b0 <mainTakuzu+0x50>
		}
	}
}
 80029be:	bd10      	pop	{r4, pc}
 80029c0:	20000858 	.word	0x20000858
 80029c4:	20000958 	.word	0x20000958
 80029c8:	20000a6c 	.word	0x20000a6c

080029cc <NMI_Handler>:
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{

  while (1)
 80029cc:	e7fe      	b.n	80029cc <NMI_Handler>

080029ce <HardFault_Handler>:
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{

  while (1)
 80029ce:	e7fe      	b.n	80029ce <HardFault_Handler>

080029d0 <MemManage_Handler>:
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{

  while (1)
 80029d0:	e7fe      	b.n	80029d0 <MemManage_Handler>

080029d2 <BusFault_Handler>:
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{

  while (1)
 80029d2:	e7fe      	b.n	80029d2 <BusFault_Handler>

080029d4 <UsageFault_Handler>:
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{

  while (1)
 80029d4:	e7fe      	b.n	80029d4 <UsageFault_Handler>

080029d6 <SVC_Handler>:
  */
void SVC_Handler(void)
{


}
 80029d6:	4770      	bx	lr

080029d8 <DebugMon_Handler>:
  */
void DebugMon_Handler(void)
{


}
 80029d8:	4770      	bx	lr

080029da <PendSV_Handler>:
  */
void PendSV_Handler(void)
{


}
 80029da:	4770      	bx	lr

080029dc <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 80029dc:	2001      	movs	r0, #1
 80029de:	4770      	bx	lr

080029e0 <_kill>:

int _kill(int pid, int sig)
{
 80029e0:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80029e2:	f004 f9dd 	bl	8006da0 <__errno>
 80029e6:	2316      	movs	r3, #22
 80029e8:	6003      	str	r3, [r0, #0]
  return -1;
}
 80029ea:	f04f 30ff 	mov.w	r0, #4294967295
 80029ee:	bd08      	pop	{r3, pc}

080029f0 <_exit>:

void _exit (int status)
{
 80029f0:	b508      	push	{r3, lr}
  _kill(status, -1);
 80029f2:	f04f 31ff 	mov.w	r1, #4294967295
 80029f6:	f7ff fff3 	bl	80029e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80029fa:	e7fe      	b.n	80029fa <_exit+0xa>

080029fc <_close>:

__attribute__((weak))  int _close(int file)
{
  (void)file;
  return -1;
}
 80029fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002a00:	4770      	bx	lr

08002a02 <_fstat>:


__attribute__((weak))  int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8002a02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a06:	604b      	str	r3, [r1, #4]
  return 0;
}
 8002a08:	2000      	movs	r0, #0
 8002a0a:	4770      	bx	lr

08002a0c <_isatty>:

__attribute__((weak))  int _isatty(int file)
{
  (void)file;
  return 1;
}
 8002a0c:	2001      	movs	r0, #1
 8002a0e:	4770      	bx	lr

08002a10 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8002a10:	2000      	movs	r0, #0
 8002a12:	4770      	bx	lr

08002a14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a14:	b510      	push	{r4, lr}
 8002a16:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a18:	4a0c      	ldr	r2, [pc, #48]	; (8002a4c <_sbrk+0x38>)
 8002a1a:	490d      	ldr	r1, [pc, #52]	; (8002a50 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a1c:	480d      	ldr	r0, [pc, #52]	; (8002a54 <_sbrk+0x40>)
 8002a1e:	6800      	ldr	r0, [r0, #0]
 8002a20:	b140      	cbz	r0, 8002a34 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a22:	480c      	ldr	r0, [pc, #48]	; (8002a54 <_sbrk+0x40>)
 8002a24:	6800      	ldr	r0, [r0, #0]
 8002a26:	4403      	add	r3, r0
 8002a28:	1a52      	subs	r2, r2, r1
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d806      	bhi.n	8002a3c <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002a2e:	4a09      	ldr	r2, [pc, #36]	; (8002a54 <_sbrk+0x40>)
 8002a30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8002a32:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002a34:	4807      	ldr	r0, [pc, #28]	; (8002a54 <_sbrk+0x40>)
 8002a36:	4c08      	ldr	r4, [pc, #32]	; (8002a58 <_sbrk+0x44>)
 8002a38:	6004      	str	r4, [r0, #0]
 8002a3a:	e7f2      	b.n	8002a22 <_sbrk+0xe>
    errno = ENOMEM;
 8002a3c:	f004 f9b0 	bl	8006da0 <__errno>
 8002a40:	230c      	movs	r3, #12
 8002a42:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002a44:	f04f 30ff 	mov.w	r0, #4294967295
 8002a48:	e7f3      	b.n	8002a32 <_sbrk+0x1e>
 8002a4a:	bf00      	nop
 8002a4c:	20008000 	.word	0x20008000
 8002a50:	00000400 	.word	0x00000400
 8002a54:	20000214 	.word	0x20000214
 8002a58:	20000b88 	.word	0x20000b88

08002a5c <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002a5c:	4a03      	ldr	r2, [pc, #12]	; (8002a6c <SystemInit+0x10>)
 8002a5e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002a62:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a66:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a6a:	4770      	bx	lr
 8002a6c:	e000ed00 	.word	0xe000ed00

08002a70 <WS2812_send_pixel_asm>:
  .section  .text.User_section

  .global WS2812_send_pixel_asm
  WS2812_send_pixel_asm:
  //R0 : pixel
  	STMDB SP! ,{R4-R7}
 8002a70:	e92d 00f0 	stmdb	sp!, {r4, r5, r6, r7}
  //R1 : GPIO_PIN_X	: c'est la valeur à inscrire dans le registre BSRR pour mettre à 1 le port demandé
  //R2 : Adresse du registre BSRR du GPIO concerné

	LSL R5, R1, #16	//R5 est la valeur à inscrire dans le registre BSRR pour mettre à 0 le port demandé
 8002a74:	ea4f 4501 	mov.w	r5, r1, lsl #16
	MOV R3, #23
 8002a78:	f04f 0317 	mov.w	r3, #23

08002a7c <loop>:
	loop:

		LSR R4, R0, R3
 8002a7c:	fa20 f403 	lsr.w	r4, r0, r3
		ANDS R4, R4, #1
 8002a80:	f014 0401 	ands.w	r4, r4, #1
		BEQ write0
 8002a84:	d00a      	beq.n	8002a9c <write0>

08002a86 <write1>:
		write1:
			STR R1, [R2]
 8002a86:	6011      	str	r1, [r2, #0]
			MOV R7, #T1H
 8002a88:	f04f 0728 	mov.w	r7, #40	; 0x28

08002a8c <loop1h>:
			loop1h:
				SUBS R7, #1
 8002a8c:	3f01      	subs	r7, #1
				BNE loop1h
 8002a8e:	d1fd      	bne.n	8002a8c <loop1h>
			STR R5, [R2]
 8002a90:	6015      	str	r5, [r2, #0]
			MOV R7, #T1L
 8002a92:	f04f 071e 	mov.w	r7, #30

08002a96 <loop1l>:
			loop1l:
				SUBS R7, #1
 8002a96:	3f01      	subs	r7, #1
				BNE loop1l
 8002a98:	d1fd      	bne.n	8002a96 <loop1l>
			B end_loop
 8002a9a:	e00a      	b.n	8002ab2 <end_loop>

08002a9c <write0>:
		write0:
			STR R1, [R2]
 8002a9c:	6011      	str	r1, [r2, #0]
			MOV R7, #T0H
 8002a9e:	f04f 0712 	mov.w	r7, #18

08002aa2 <loop0h>:
			loop0h:
				SUBS R7, #1
 8002aa2:	3f01      	subs	r7, #1
				BNE loop0h
 8002aa4:	d1fd      	bne.n	8002aa2 <loop0h>
			STR R5, [R2]
 8002aa6:	6015      	str	r5, [r2, #0]
			MOV R7, #T0L
 8002aa8:	f04f 0728 	mov.w	r7, #40	; 0x28

08002aac <loop0l>:
			loop0l:
				SUBS R7, #1
 8002aac:	3f01      	subs	r7, #1
				BNE loop0l
 8002aae:	d1fd      	bne.n	8002aac <loop0l>
			B end_loop
 8002ab0:	e7ff      	b.n	8002ab2 <end_loop>

08002ab2 <end_loop>:
		end_loop:
		SUB R3, #1
 8002ab2:	f1a3 0301 	sub.w	r3, r3, #1
		CMP R3, #-1
 8002ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
	BNE loop
 8002aba:	d1df      	bne.n	8002a7c <loop>

	LDMIA SP! ,{R4-R7}
 8002abc:	bcf0      	pop	{r4, r5, r6, r7}
	BX LR
 8002abe:	4770      	bx	lr

08002ac0 <BSP_WS2812_init>:

#define OUTPUT(x)	HAL_GPIO_WritePin(WS2812_PORT_DATA, WS2812_PIN_DATA, x)


void BSP_WS2812_init(void)
{
 8002ac0:	b500      	push	{lr}
 8002ac2:	b083      	sub	sp, #12
	BSP_GPIO_pin_config(WS2812_PORT_DATA, WS2812_PIN_DATA, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH, GPIO_NO_AF);
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	9301      	str	r3, [sp, #4]
 8002ac8:	2202      	movs	r2, #2
 8002aca:	9200      	str	r2, [sp, #0]
 8002acc:	2201      	movs	r2, #1
 8002ace:	2110      	movs	r1, #16
 8002ad0:	4802      	ldr	r0, [pc, #8]	; (8002adc <BSP_WS2812_init+0x1c>)
 8002ad2:	f000 fa0f 	bl	8002ef4 <BSP_GPIO_pin_config>
}
 8002ad6:	b003      	add	sp, #12
 8002ad8:	f85d fb04 	ldr.w	pc, [sp], #4
 8002adc:	48000400 	.word	0x48000400

08002ae0 <BSP_WS2812_reset>:
	for(i=0;i<size;i++)
		WS2812_send_pixel(pixel);
	__enable_irq();
}

void BSP_WS2812_reset(void){
 8002ae0:	b508      	push	{r3, lr}

	//int i;
	OUTPUT(0);
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	2110      	movs	r1, #16
 8002ae6:	4803      	ldr	r0, [pc, #12]	; (8002af4 <BSP_WS2812_reset+0x14>)
 8002ae8:	f002 f8b5 	bl	8004c56 <HAL_GPIO_WritePin>
	Delay_us(100);
 8002aec:	2064      	movs	r0, #100	; 0x64
 8002aee:	f7fd fb73 	bl	80001d8 <Delay_us>
	//for(i = 0; i < RES; i++);	//Utilisez cette fonction et reglée RES si la fonction Delay_us n'est pas disponible.
}
 8002af2:	bd08      	pop	{r3, pc}
 8002af4:	48000400 	.word	0x48000400

08002af8 <BSP_WS2812_display>:
{
 8002af8:	b570      	push	{r4, r5, r6, lr}
 8002afa:	4606      	mov	r6, r0
 8002afc:	460d      	mov	r5, r1
  __ASM volatile ("cpsid i" : : : "memory");
 8002afe:	b672      	cpsid	i
	BSP_WS2812_reset();
 8002b00:	f7ff ffee 	bl	8002ae0 <BSP_WS2812_reset>
	for(i=0;i<size;i++)
 8002b04:	2400      	movs	r4, #0
 8002b06:	42ac      	cmp	r4, r5
 8002b08:	d208      	bcs.n	8002b1c <BSP_WS2812_display+0x24>
		WS2812_send_pixel(pixels[i]);
 8002b0a:	4a05      	ldr	r2, [pc, #20]	; (8002b20 <BSP_WS2812_display+0x28>)
 8002b0c:	2110      	movs	r1, #16
 8002b0e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002b12:	f7ff ffad 	bl	8002a70 <WS2812_send_pixel_asm>
	for(i=0;i<size;i++)
 8002b16:	3401      	adds	r4, #1
 8002b18:	b2e4      	uxtb	r4, r4
 8002b1a:	e7f4      	b.n	8002b06 <BSP_WS2812_display+0xe>
  __ASM volatile ("cpsie i" : : : "memory");
 8002b1c:	b662      	cpsie	i
}
 8002b1e:	bd70      	pop	{r4, r5, r6, pc}
 8002b20:	48000418 	.word	0x48000418

08002b24 <BSP_WS2812_display_full>:
{
 8002b24:	b570      	push	{r4, r5, r6, lr}
 8002b26:	4606      	mov	r6, r0
 8002b28:	460d      	mov	r5, r1
  __ASM volatile ("cpsid i" : : : "memory");
 8002b2a:	b672      	cpsid	i
	BSP_WS2812_reset();
 8002b2c:	f7ff ffd8 	bl	8002ae0 <BSP_WS2812_reset>
	for(i=0;i<size;i++)
 8002b30:	2400      	movs	r4, #0
 8002b32:	42ac      	cmp	r4, r5
 8002b34:	d207      	bcs.n	8002b46 <BSP_WS2812_display_full+0x22>
		WS2812_send_pixel(pixel);
 8002b36:	4a05      	ldr	r2, [pc, #20]	; (8002b4c <BSP_WS2812_display_full+0x28>)
 8002b38:	2110      	movs	r1, #16
 8002b3a:	4630      	mov	r0, r6
 8002b3c:	f7ff ff98 	bl	8002a70 <WS2812_send_pixel_asm>
	for(i=0;i<size;i++)
 8002b40:	3401      	adds	r4, #1
 8002b42:	b2e4      	uxtb	r4, r4
 8002b44:	e7f5      	b.n	8002b32 <BSP_WS2812_display_full+0xe>
  __ASM volatile ("cpsie i" : : : "memory");
 8002b46:	b662      	cpsie	i
}
 8002b48:	bd70      	pop	{r4, r5, r6, pc}
 8002b4a:	bf00      	nop
 8002b4c:	48000418 	.word	0x48000418

08002b50 <ADC_PORT_Init>:
PA4  --------------> ADC2_IN17
PA5  --------------> ADC2_IN13
PA6  --------------> ADC2_IN3
PA7  --------------> ADC2_IN4
*/
void ADC_PORT_Init(){
 8002b50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b52:	b08b      	sub	sp, #44	; 0x2c
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig = {0};
 8002b54:	2220      	movs	r2, #32
 8002b56:	2100      	movs	r1, #0
 8002b58:	a802      	add	r0, sp, #8
 8002b5a:	f004 f965 	bl	8006e28 <memset>

	// Initialisation du tableau des id des convertisseurs analogique numÃ©rique. Chaque canal non utilisÃ© verra sa case Ã  -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8002b5e:	2300      	movs	r3, #0
 8002b60:	e004      	b.n	8002b6c <ADC_PORT_Init+0x1c>
		adc_id[channel] = -1;
 8002b62:	4a1e      	ldr	r2, [pc, #120]	; (8002bdc <ADC_PORT_Init+0x8c>)
 8002b64:	21ff      	movs	r1, #255	; 0xff
 8002b66:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8002b68:	3301      	adds	r3, #1
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	2b06      	cmp	r3, #6
 8002b6e:	d9f8      	bls.n	8002b62 <ADC_PORT_Init+0x12>

	int8_t index = 0;
	sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8002b70:	2606      	movs	r6, #6
 8002b72:	9604      	str	r6, [sp, #16]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002b74:	237f      	movs	r3, #127	; 0x7f
 8002b76:	9305      	str	r3, [sp, #20]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002b78:	2304      	movs	r3, #4
 8002b7a:	9306      	str	r3, [sp, #24]
	sConfig.OffsetSaturation = DISABLE;
 8002b7c:	2400      	movs	r4, #0
 8002b7e:	f88d 4024 	strb.w	r4, [sp, #36]	; 0x24
	sConfig.OffsetSign = ADC_OFFSET_SIGN_POSITIVE;
 8002b82:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b86:	9308      	str	r3, [sp, #32]
	sConfig.Offset = 0;
 8002b88:	9407      	str	r4, [sp, #28]

	#if USE_IN1
  		BSP_GPIO_pin_config(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM, GPIO_NO_AF);
 8002b8a:	9401      	str	r4, [sp, #4]
 8002b8c:	2501      	movs	r5, #1
 8002b8e:	9500      	str	r5, [sp, #0]
 8002b90:	4623      	mov	r3, r4
 8002b92:	2203      	movs	r2, #3
 8002b94:	4629      	mov	r1, r5
 8002b96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b9a:	f000 f9ab 	bl	8002ef4 <BSP_GPIO_pin_config>
		adc_id[ADC_1] = index;
 8002b9e:	4f0f      	ldr	r7, [pc, #60]	; (8002bdc <ADC_PORT_Init+0x8c>)
 8002ba0:	703c      	strb	r4, [r7, #0]
		sConfig.Rank = ranks[index];
 8002ba2:	9603      	str	r6, [sp, #12]
		index++;
  		sConfig.Channel = ADC_CHANNEL_1;
 8002ba4:	4b0e      	ldr	r3, [pc, #56]	; (8002be0 <ADC_PORT_Init+0x90>)
 8002ba6:	9302      	str	r3, [sp, #8]
  		HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8002ba8:	4e0e      	ldr	r6, [pc, #56]	; (8002be4 <ADC_PORT_Init+0x94>)
 8002baa:	a902      	add	r1, sp, #8
 8002bac:	4630      	mov	r0, r6
 8002bae:	f001 f9c7 	bl	8003f40 <HAL_ADC_ConfigChannel>
	#endif

	#if USE_IN2
  		BSP_GPIO_pin_config(GPIOA, GPIO_PIN_1, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM, GPIO_NO_AF);
 8002bb2:	9401      	str	r4, [sp, #4]
 8002bb4:	9500      	str	r5, [sp, #0]
 8002bb6:	4623      	mov	r3, r4
 8002bb8:	2203      	movs	r2, #3
 8002bba:	2102      	movs	r1, #2
 8002bbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bc0:	f000 f998 	bl	8002ef4 <BSP_GPIO_pin_config>
  		adc_id[ADC_2] = index;
 8002bc4:	707d      	strb	r5, [r7, #1]
  		sConfig.Rank = ranks[index];
 8002bc6:	230c      	movs	r3, #12
 8002bc8:	9303      	str	r3, [sp, #12]
  		index++;
  		sConfig.Channel = ADC_CHANNEL_2;
 8002bca:	4b07      	ldr	r3, [pc, #28]	; (8002be8 <ADC_PORT_Init+0x98>)
 8002bcc:	9302      	str	r3, [sp, #8]
  		HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8002bce:	a902      	add	r1, sp, #8
 8002bd0:	4630      	mov	r0, r6
 8002bd2:	f001 f9b5 	bl	8003f40 <HAL_ADC_ConfigChannel>
  		sConfig.Rank = ranks[index];
  		index++;
  		sConfig.Channel = ADC_CHANNEL_17;
  		HAL_ADC_ConfigChannel(&hadc, &sConfig);
	#endif
}
 8002bd6:	b00b      	add	sp, #44	; 0x2c
 8002bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	2000021c 	.word	0x2000021c
 8002be0:	04300002 	.word	0x04300002
 8002be4:	2000022c 	.word	0x2000022c
 8002be8:	08600004 	.word	0x08600004

08002bec <BSP_ADC_init>:


void BSP_ADC_init(void)
{
 8002bec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002bf0:	b097      	sub	sp, #92	; 0x5c
	// ADC2 clock enable
	__HAL_RCC_ADC12_CLK_ENABLE();
 8002bf2:	4e53      	ldr	r6, [pc, #332]	; (8002d40 <BSP_ADC_init+0x154>)
 8002bf4:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8002bf6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002bfa:	64f3      	str	r3, [r6, #76]	; 0x4c
 8002bfc:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8002bfe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c02:	9300      	str	r3, [sp, #0]
 8002c04:	9b00      	ldr	r3, [sp, #0]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8002c06:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8002c08:	f043 0320 	orr.w	r3, r3, #32
 8002c0c:	64f3      	str	r3, [r6, #76]	; 0x4c
 8002c0e:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8002c10:	f003 0320 	and.w	r3, r3, #32
 8002c14:	9301      	str	r3, [sp, #4]
 8002c16:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002c18:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8002c1a:	f043 0301 	orr.w	r3, r3, #1
 8002c1e:	64f3      	str	r3, [r6, #76]	; 0x4c
 8002c20:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8002c22:	f003 0301 	and.w	r3, r3, #1
 8002c26:	9302      	str	r3, [sp, #8]
 8002c28:	9b02      	ldr	r3, [sp, #8]

	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c2a:	2240      	movs	r2, #64	; 0x40
 8002c2c:	2100      	movs	r1, #0
 8002c2e:	a806      	add	r0, sp, #24
 8002c30:	f004 f8fa 	bl	8006e28 <memset>
	// Initializes the peripherals clocks
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002c34:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c38:	9305      	str	r3, [sp, #20]
	PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002c3a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002c3e:	9314      	str	r3, [sp, #80]	; 0x50
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8002c40:	a805      	add	r0, sp, #20
 8002c42:	f002 fca3 	bl	800558c <HAL_RCCEx_PeriphCLKConfig>

	// Initialisation de l'ADC2
	hadc.Instance = ADC2; 									//
 8002c46:	4c3f      	ldr	r4, [pc, #252]	; (8002d44 <BSP_ADC_init+0x158>)
 8002c48:	4b3f      	ldr	r3, [pc, #252]	; (8002d48 <BSP_ADC_init+0x15c>)
 8002c4a:	6023      	str	r3, [r4, #0]
	hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2; 	//
 8002c4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c50:	6063      	str	r3, [r4, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B; 				//
 8002c52:	2500      	movs	r5, #0
 8002c54:	60a5      	str	r5, [r4, #8]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT; 				//
 8002c56:	60e5      	str	r5, [r4, #12]
	hadc.Init.GainCompensation = 0;
 8002c58:	6125      	str	r5, [r4, #16]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;				//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 8002c5a:	f04f 0901 	mov.w	r9, #1
 8002c5e:	f8c4 9014 	str.w	r9, [r4, #20]
	hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;				//TODO a confirmer?
 8002c62:	2308      	movs	r3, #8
 8002c64:	61a3      	str	r3, [r4, #24]
	hadc.Init.LowPowerAutoWait = DISABLE;
 8002c66:	7725      	strb	r5, [r4, #28]
	hadc.Init.ContinuousConvMode = DISABLE; 				//
 8002c68:	7765      	strb	r5, [r4, #29]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;
 8002c6a:	2702      	movs	r7, #2
 8002c6c:	6227      	str	r7, [r4, #32]
	hadc.Init.DiscontinuousConvMode = DISABLE; 				//
 8002c6e:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 8002c72:	f44f 63b4 	mov.w	r3, #1440	; 0x5a0
 8002c76:	62e3      	str	r3, [r4, #44]	; 0x2c
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;	//ADC_EXTERNALTRIGCONVEDGE_RISING
 8002c78:	f44f 6880 	mov.w	r8, #1024	; 0x400
 8002c7c:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
	hadc.Init.DMAContinuousRequests = ENABLE; 				//
 8002c80:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
	hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002c84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c88:	63e3      	str	r3, [r4, #60]	; 0x3c
	hadc.Init.OversamplingMode = DISABLE;
 8002c8a:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
	HAL_ADC_Init(&hadc);
 8002c8e:	4620      	mov	r0, r4
 8002c90:	f000 fe98 	bl	80039c4 <HAL_ADC_Init>

	//DÃ©clenchements de l'ADC par le TIMER6 (TRGO)
	BSP_TIMER_run_us(TIMER6_ID, 1000, true);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette pÃ©riode de mesure !)
 8002c94:	464a      	mov	r2, r9
 8002c96:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002c9a:	2004      	movs	r0, #4
 8002c9c:	f000 faac 	bl	80031f8 <BSP_TIMER_run_us>
	BSP_TIMER_enable_output_trigger(TIMER6_ID);
 8002ca0:	2004      	movs	r0, #4
 8002ca2:	f000 fb9d 	bl	80033e0 <BSP_TIMER_enable_output_trigger>

	//__NVIC_EnableIRQ(ADC1_2_IRQn);	//si on souhaite dÃ©clencher une IT aprÃ¨s chaque conversion

	// Initialisation des ports
	ADC_PORT_Init();
 8002ca6:	f7ff ff53 	bl	8002b50 <ADC_PORT_Init>

	// ADC2 DMA Init
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002caa:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8002cac:	f043 0304 	orr.w	r3, r3, #4
 8002cb0:	64b3      	str	r3, [r6, #72]	; 0x48
 8002cb2:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8002cb4:	f003 0304 	and.w	r3, r3, #4
 8002cb8:	9303      	str	r3, [sp, #12]
 8002cba:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8002cbc:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8002cbe:	ea43 0309 	orr.w	r3, r3, r9
 8002cc2:	64b3      	str	r3, [r6, #72]	; 0x48
 8002cc4:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8002cc6:	ea03 0309 	and.w	r3, r3, r9
 8002cca:	9304      	str	r3, [sp, #16]
 8002ccc:	9b04      	ldr	r3, [sp, #16]
	hdma.Instance = DMA1_Channel1;
 8002cce:	4e1f      	ldr	r6, [pc, #124]	; (8002d4c <BSP_ADC_init+0x160>)
 8002cd0:	4b1f      	ldr	r3, [pc, #124]	; (8002d50 <BSP_ADC_init+0x164>)
 8002cd2:	6033      	str	r3, [r6, #0]
	hdma.Init.Request = DMA_REQUEST_ADC2;
 8002cd4:	2324      	movs	r3, #36	; 0x24
 8002cd6:	6073      	str	r3, [r6, #4]
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY; //On indique au pÃ©riphÃ©rique DMA qu'il doit copier des donnÃ©es d'un pÃ©riphÃ©rique vers la mÃ©moire.
 8002cd8:	60b5      	str	r5, [r6, #8]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;		//A chaque copie, l'adresse source des donnÃ©es n'est pas incrÃ©mentÃ©e (il se sert dans le mÃªme registre de l'ADC pour chaque nouvelle donnÃ©e)
 8002cda:	60f5      	str	r5, [r6, #12]
	hdma.Init.MemInc = DMA_MINC_ENABLE;			//A chaque copie, l'adresse destination des donnÃ©es est  incrÃ©mentÃ©e (il range les donnÃ©es en mÃ©moire dans un tableau)
 8002cdc:	2380      	movs	r3, #128	; 0x80
 8002cde:	6133      	str	r3, [r6, #16]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ce0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ce4:	6173      	str	r3, [r6, #20]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002ce6:	f8c6 8018 	str.w	r8, [r6, #24]
	hdma.Init.Mode = DMA_CIRCULAR;
 8002cea:	2320      	movs	r3, #32
 8002cec:	61f3      	str	r3, [r6, #28]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 8002cee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002cf2:	6233      	str	r3, [r6, #32]
	HAL_DMA_Init(&hdma);
 8002cf4:	4630      	mov	r0, r6
 8002cf6:	f001 fd43 	bl	8004780 <HAL_DMA_Init>
	__HAL_LINKDMA(&hadc,DMA_Handle,hdma);
 8002cfa:	6566      	str	r6, [r4, #84]	; 0x54
 8002cfc:	62b4      	str	r4, [r6, #40]	; 0x28

	// DMA interrupt
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002cfe:	462a      	mov	r2, r5
 8002d00:	4629      	mov	r1, r5
 8002d02:	200b      	movs	r0, #11
 8002d04:	f001 fc8c 	bl	8004620 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002d08:	200b      	movs	r0, #11
 8002d0a:	f001 fcbd 	bl	8004688 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMAMUX_OVR_IRQn, 0, 0);
 8002d0e:	462a      	mov	r2, r5
 8002d10:	4629      	mov	r1, r5
 8002d12:	205e      	movs	r0, #94	; 0x5e
 8002d14:	f001 fc84 	bl	8004620 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMAMUX_OVR_IRQn);
 8002d18:	205e      	movs	r0, #94	; 0x5e
 8002d1a:	f001 fcb5 	bl	8004688 <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002d1e:	462a      	mov	r2, r5
 8002d20:	4629      	mov	r1, r5
 8002d22:	2012      	movs	r0, #18
 8002d24:	f001 fc7c 	bl	8004620 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002d28:	2012      	movs	r0, #18
 8002d2a:	f001 fcad 	bl	8004688 <HAL_NVIC_EnableIRQ>
	//HAL_ADC_Start_IT(&hadc);

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,(uint32_t*)adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 8002d2e:	463a      	mov	r2, r7
 8002d30:	4908      	ldr	r1, [pc, #32]	; (8002d54 <BSP_ADC_init+0x168>)
 8002d32:	4620      	mov	r0, r4
 8002d34:	f001 fbda 	bl	80044ec <HAL_ADC_Start_DMA>

}
 8002d38:	b017      	add	sp, #92	; 0x5c
 8002d3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002d3e:	bf00      	nop
 8002d40:	40021000 	.word	0x40021000
 8002d44:	2000022c 	.word	0x2000022c
 8002d48:	50000100 	.word	0x50000100
 8002d4c:	20000298 	.word	0x20000298
 8002d50:	40020008 	.word	0x40020008
 8002d54:	20000218 	.word	0x20000218

08002d58 <ADC1_2_IRQHandler>:

void ADC1_2_IRQHandler(void)
{
 8002d58:	b508      	push	{r3, lr}
	HAL_ADC_IRQHandler(&hadc);
 8002d5a:	4802      	ldr	r0, [pc, #8]	; (8002d64 <ADC1_2_IRQHandler+0xc>)
 8002d5c:	f000 ff54 	bl	8003c08 <HAL_ADC_IRQHandler>
}
 8002d60:	bd08      	pop	{r3, pc}
 8002d62:	bf00      	nop
 8002d64:	2000022c 	.word	0x2000022c

08002d68 <BSP_ADC_getValue>:
* @param	channel : un canal de ADC_0 Ã  ADC_15
* @retval 	un entier signÃ© sur 16 bits, correspondant Ã  la valeur demandÃ©e, pouvant aller de 0 Ã  4095 (l'ADC mesure sur 12 bits).
* @retval	Cette fonction retourne -1 si l'on demande un canal ADC qui n'a pas Ã©tÃ© initialisÃ© (le define USE_ADCx correspondant est commentÃ©)
*/
uint16_t BSP_ADC_getValue(adc_id_e channel)
{
 8002d68:	b508      	push	{r3, lr}
	if(adc_id[channel] == -1 || channel >= ADC_CHANNEL_NB)
 8002d6a:	4b09      	ldr	r3, [pc, #36]	; (8002d90 <BSP_ADC_getValue+0x28>)
 8002d6c:	561b      	ldrsb	r3, [r3, r0]
 8002d6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d72:	d005      	beq.n	8002d80 <BSP_ADC_getValue+0x18>
 8002d74:	2806      	cmp	r0, #6
 8002d76:	d803      	bhi.n	8002d80 <BSP_ADC_getValue+0x18>
	{
		printf("You asked for the reading of the channel %d which is non initialized or unused! Please review your software\n", channel);
		return -1;
	}
	return adc_converted_value[adc_id[channel]];
 8002d78:	4a06      	ldr	r2, [pc, #24]	; (8002d94 <BSP_ADC_getValue+0x2c>)
 8002d7a:	f832 0013 	ldrh.w	r0, [r2, r3, lsl #1]
}
 8002d7e:	bd08      	pop	{r3, pc}
		printf("You asked for the reading of the channel %d which is non initialized or unused! Please review your software\n", channel);
 8002d80:	4601      	mov	r1, r0
 8002d82:	4805      	ldr	r0, [pc, #20]	; (8002d98 <BSP_ADC_getValue+0x30>)
 8002d84:	f004 fec6 	bl	8007b14 <iprintf>
		return -1;
 8002d88:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002d8c:	e7f7      	b.n	8002d7e <BSP_ADC_getValue+0x16>
 8002d8e:	bf00      	nop
 8002d90:	2000021c 	.word	0x2000021c
 8002d94:	20000218 	.word	0x20000218
 8002d98:	0800afd0 	.word	0x0800afd0

08002d9c <HAL_ADC_ConvCpltCallback>:
}



void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d9c:	b508      	push	{r3, lr}
	UNUSED(hadc);
	flag_new_sample_available = true;
 8002d9e:	4b04      	ldr	r3, [pc, #16]	; (8002db0 <HAL_ADC_ConvCpltCallback+0x14>)
 8002da0:	2201      	movs	r2, #1
 8002da2:	701a      	strb	r2, [r3, #0]
	if(callback_function)
 8002da4:	4b03      	ldr	r3, [pc, #12]	; (8002db4 <HAL_ADC_ConvCpltCallback+0x18>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	b103      	cbz	r3, 8002dac <HAL_ADC_ConvCpltCallback+0x10>
		callback_function();
 8002daa:	4798      	blx	r3
}
 8002dac:	bd08      	pop	{r3, pc}
 8002dae:	bf00      	nop
 8002db0:	20000228 	.word	0x20000228
 8002db4:	20000224 	.word	0x20000224

08002db8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002db8:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
 8002dba:	2201      	movs	r2, #1
 8002dbc:	2108      	movs	r1, #8
 8002dbe:	4802      	ldr	r0, [pc, #8]	; (8002dc8 <HAL_ADC_ConvHalfCpltCallback+0x10>)
 8002dc0:	f001 ff49 	bl	8004c56 <HAL_GPIO_WritePin>
	UNUSED(hadc);
}
 8002dc4:	bd08      	pop	{r3, pc}
 8002dc6:	bf00      	nop
 8002dc8:	48000400 	.word	0x48000400

08002dcc <DMA1_Channel1_IRQHandler>:
{
	callback_function = callback;
}


void DMA1_Channel1_IRQHandler(void) {
 8002dcc:	b508      	push	{r3, lr}

	HAL_DMA_IRQHandler(&hdma);
 8002dce:	4802      	ldr	r0, [pc, #8]	; (8002dd8 <DMA1_Channel1_IRQHandler+0xc>)
 8002dd0:	f001 fe01 	bl	80049d6 <HAL_DMA_IRQHandler>

	//See errata sheet
 //   hdma.DmaBaseAddress->IFCR = ((uint32_t)DMA_IFCR_CHTIF1 << (hdma.ChannelIndex & 0x1FU));
//    hdma.DmaBaseAddress->IFCR = ((uint32_t)DMA_IFCR_CTCIF1 << (hdma.ChannelIndex & 0x1FU));
   // HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 0);
}
 8002dd4:	bd08      	pop	{r3, pc}
 8002dd6:	bf00      	nop
 8002dd8:	20000298 	.word	0x20000298

08002ddc <call_extit_user_callback>:
 *
 * Cette fonction est appelÃ©e par les fonctions d'interruption EXTIx_IRQHandler
 * @param pin_number : numÃ©ro de la broche pour laquelle appeler la fonction de callback (entier compris entre 0 et 15)
 */
static void call_extit_user_callback(uint8_t pin_number)
{
 8002ddc:	b508      	push	{r3, lr}
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8002dde:	2301      	movs	r3, #1
 8002de0:	4083      	lsls	r3, r0
 8002de2:	b29b      	uxth	r3, r3
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8002de4:	4a07      	ldr	r2, [pc, #28]	; (8002e04 <call_extit_user_callback+0x28>)
 8002de6:	6952      	ldr	r2, [r2, #20]
 8002de8:	421a      	tst	r2, r3
 8002dea:	d00a      	beq.n	8002e02 <call_extit_user_callback+0x26>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8002dec:	4a05      	ldr	r2, [pc, #20]	; (8002e04 <call_extit_user_callback+0x28>)
 8002dee:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8002df0:	4a05      	ldr	r2, [pc, #20]	; (8002e08 <call_extit_user_callback+0x2c>)
 8002df2:	8812      	ldrh	r2, [r2, #0]
 8002df4:	4213      	tst	r3, r2
 8002df6:	d004      	beq.n	8002e02 <call_extit_user_callback+0x26>
		{
			if(callbacks[pin_number])
 8002df8:	4b04      	ldr	r3, [pc, #16]	; (8002e0c <call_extit_user_callback+0x30>)
 8002dfa:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002dfe:	b103      	cbz	r3, 8002e02 <call_extit_user_callback+0x26>
				(*callbacks[pin_number])(pin_number);
 8002e00:	4798      	blx	r3
		}
	}
}
 8002e02:	bd08      	pop	{r3, pc}
 8002e04:	40010400 	.word	0x40010400
 8002e08:	20000338 	.word	0x20000338
 8002e0c:	200002f8 	.word	0x200002f8

08002e10 <EXTI0_IRQHandler>:
 * @pre		Cette fonction NE DOIT PAS Ãªtre appelÃ©e directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de callback rensignÃ©e par l'utilisateur (si elle existe)
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme Ã§a qu'elle est nommÃ©e dans le fichier startup.s !
 */
void EXTI0_IRQHandler(void)
{
 8002e10:	b508      	push	{r3, lr}
	call_extit_user_callback(0);
 8002e12:	2000      	movs	r0, #0
 8002e14:	f7ff ffe2 	bl	8002ddc <call_extit_user_callback>
}
 8002e18:	bd08      	pop	{r3, pc}

08002e1a <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8002e1a:	b508      	push	{r3, lr}
	call_extit_user_callback(1);
 8002e1c:	2001      	movs	r0, #1
 8002e1e:	f7ff ffdd 	bl	8002ddc <call_extit_user_callback>
}
 8002e22:	bd08      	pop	{r3, pc}

08002e24 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8002e24:	b508      	push	{r3, lr}
	call_extit_user_callback(2);
 8002e26:	2002      	movs	r0, #2
 8002e28:	f7ff ffd8 	bl	8002ddc <call_extit_user_callback>
}
 8002e2c:	bd08      	pop	{r3, pc}

08002e2e <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8002e2e:	b508      	push	{r3, lr}
	call_extit_user_callback(3);
 8002e30:	2003      	movs	r0, #3
 8002e32:	f7ff ffd3 	bl	8002ddc <call_extit_user_callback>
}
 8002e36:	bd08      	pop	{r3, pc}

08002e38 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8002e38:	b508      	push	{r3, lr}
	call_extit_user_callback(4);
 8002e3a:	2004      	movs	r0, #4
 8002e3c:	f7ff ffce 	bl	8002ddc <call_extit_user_callback>
}
 8002e40:	bd08      	pop	{r3, pc}

08002e42 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8002e42:	b508      	push	{r3, lr}
	call_extit_user_callback(5);
 8002e44:	2005      	movs	r0, #5
 8002e46:	f7ff ffc9 	bl	8002ddc <call_extit_user_callback>
	call_extit_user_callback(6);
 8002e4a:	2006      	movs	r0, #6
 8002e4c:	f7ff ffc6 	bl	8002ddc <call_extit_user_callback>
	call_extit_user_callback(7);
 8002e50:	2007      	movs	r0, #7
 8002e52:	f7ff ffc3 	bl	8002ddc <call_extit_user_callback>
	call_extit_user_callback(8);
 8002e56:	2008      	movs	r0, #8
 8002e58:	f7ff ffc0 	bl	8002ddc <call_extit_user_callback>
	call_extit_user_callback(9);
 8002e5c:	2009      	movs	r0, #9
 8002e5e:	f7ff ffbd 	bl	8002ddc <call_extit_user_callback>
}
 8002e62:	bd08      	pop	{r3, pc}

08002e64 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8002e64:	b508      	push	{r3, lr}
	call_extit_user_callback(10);
 8002e66:	200a      	movs	r0, #10
 8002e68:	f7ff ffb8 	bl	8002ddc <call_extit_user_callback>
	call_extit_user_callback(11);
 8002e6c:	200b      	movs	r0, #11
 8002e6e:	f7ff ffb5 	bl	8002ddc <call_extit_user_callback>
	call_extit_user_callback(12);
 8002e72:	200c      	movs	r0, #12
 8002e74:	f7ff ffb2 	bl	8002ddc <call_extit_user_callback>
	call_extit_user_callback(13);
 8002e78:	200d      	movs	r0, #13
 8002e7a:	f7ff ffaf 	bl	8002ddc <call_extit_user_callback>
	call_extit_user_callback(14);
 8002e7e:	200e      	movs	r0, #14
 8002e80:	f7ff ffac 	bl	8002ddc <call_extit_user_callback>
	call_extit_user_callback(15);
 8002e84:	200f      	movs	r0, #15
 8002e86:	f7ff ffa9 	bl	8002ddc <call_extit_user_callback>
}
 8002e8a:	bd08      	pop	{r3, pc}

08002e8c <BSP_GPIO_enable>:
/**
 * @brief Activation des horloges des peripheriques GPIOx
 *
 */
void BSP_GPIO_enable(void)
{
 8002e8c:	b500      	push	{lr}
 8002e8e:	b085      	sub	sp, #20

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e90:	4b16      	ldr	r3, [pc, #88]	; (8002eec <BSP_GPIO_enable+0x60>)
 8002e92:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e94:	f042 0220 	orr.w	r2, r2, #32
 8002e98:	64da      	str	r2, [r3, #76]	; 0x4c
 8002e9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e9c:	f002 0220 	and.w	r2, r2, #32
 8002ea0:	9200      	str	r2, [sp, #0]
 8002ea2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002ea4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ea6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002eaa:	64da      	str	r2, [r3, #76]	; 0x4c
 8002eac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002eae:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8002eb2:	9201      	str	r2, [sp, #4]
 8002eb4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eb6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002eb8:	f042 0201 	orr.w	r2, r2, #1
 8002ebc:	64da      	str	r2, [r3, #76]	; 0x4c
 8002ebe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ec0:	f002 0201 	and.w	r2, r2, #1
 8002ec4:	9202      	str	r2, [sp, #8]
 8002ec6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ec8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002eca:	f042 0202 	orr.w	r2, r2, #2
 8002ece:	64da      	str	r2, [r3, #76]	; 0x4c
 8002ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	9303      	str	r3, [sp, #12]
 8002ed8:	9b03      	ldr	r3, [sp, #12]
  HAL_PWREx_DisableUCPDDeadBattery();	//dÃ©sactive les pull-down sur PB4 et PB6 lorsque PA9 et PA10 sont Ã  1.
 8002eda:	f001 ff47 	bl	8004d6c <HAL_PWREx_DisableUCPDDeadBattery>
  initialized = true;
 8002ede:	4b04      	ldr	r3, [pc, #16]	; (8002ef0 <BSP_GPIO_enable+0x64>)
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	701a      	strb	r2, [r3, #0]
}
 8002ee4:	b005      	add	sp, #20
 8002ee6:	f85d fb04 	ldr.w	pc, [sp], #4
 8002eea:	bf00      	nop
 8002eec:	40021000 	.word	0x40021000
 8002ef0:	2000033a 	.word	0x2000033a

08002ef4 <BSP_GPIO_pin_config>:
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
 * @param GPIO_Alternate : GPIO_AF0 Ã  GPIO_AF15 ou GPIO_NO_AF pour une broche GPIO pure sans fonction alternative
 */
void BSP_GPIO_pin_config(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed, uint32_t GPIO_Alternate)
{
 8002ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ef8:	b086      	sub	sp, #24
 8002efa:	4605      	mov	r5, r0
 8002efc:	4688      	mov	r8, r1
 8002efe:	4617      	mov	r7, r2
 8002f00:	461e      	mov	r6, r3
	GPIO_InitTypeDef GPIO_InitStructure = { 0 };//Structure contenant les arguments de la fonction GPIO_Init
 8002f02:	2400      	movs	r4, #0
 8002f04:	9401      	str	r4, [sp, #4]
 8002f06:	9402      	str	r4, [sp, #8]
 8002f08:	9403      	str	r4, [sp, #12]
 8002f0a:	9404      	str	r4, [sp, #16]
 8002f0c:	9405      	str	r4, [sp, #20]

	if(!initialized)
 8002f0e:	4b0a      	ldr	r3, [pc, #40]	; (8002f38 <BSP_GPIO_pin_config+0x44>)
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	b173      	cbz	r3, 8002f32 <BSP_GPIO_pin_config+0x3e>
		BSP_GPIO_enable();

	GPIO_InitStructure.Pin = GPIO_Pin;
 8002f14:	f8cd 8004 	str.w	r8, [sp, #4]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8002f18:	9702      	str	r7, [sp, #8]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8002f1a:	9603      	str	r6, [sp, #12]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8002f1c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002f1e:	9304      	str	r3, [sp, #16]
	GPIO_InitStructure.Alternate = GPIO_Alternate;
 8002f20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002f22:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8002f24:	a901      	add	r1, sp, #4
 8002f26:	4628      	mov	r0, r5
 8002f28:	f001 fdb8 	bl	8004a9c <HAL_GPIO_Init>
}
 8002f2c:	b006      	add	sp, #24
 8002f2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		BSP_GPIO_enable();
 8002f32:	f7ff ffab 	bl	8002e8c <BSP_GPIO_enable>
 8002f36:	e7ed      	b.n	8002f14 <BSP_GPIO_pin_config+0x20>
 8002f38:	2000033a 	.word	0x2000033a

08002f3c <BSP_SYS_set_std_usart>:
/* Private function definitions ----------------------------------------------*/

/* Public function definitions -----------------------------------------------*/

void BSP_SYS_set_std_usart(uart_id_t in, uart_id_t out, uart_id_t err)
{
 8002f3c:	b410      	push	{r4}
	uart_initialized = 0xE5E0E5E0;
 8002f3e:	4b06      	ldr	r3, [pc, #24]	; (8002f58 <BSP_SYS_set_std_usart+0x1c>)
 8002f40:	4c06      	ldr	r4, [pc, #24]	; (8002f5c <BSP_SYS_set_std_usart+0x20>)
 8002f42:	601c      	str	r4, [r3, #0]
	stdin_usart = in;
 8002f44:	4b06      	ldr	r3, [pc, #24]	; (8002f60 <BSP_SYS_set_std_usart+0x24>)
 8002f46:	7018      	strb	r0, [r3, #0]
	stdout_usart = out;
 8002f48:	4b06      	ldr	r3, [pc, #24]	; (8002f64 <BSP_SYS_set_std_usart+0x28>)
 8002f4a:	7019      	strb	r1, [r3, #0]
	stderr_usart = err;
 8002f4c:	4b06      	ldr	r3, [pc, #24]	; (8002f68 <BSP_SYS_set_std_usart+0x2c>)
 8002f4e:	701a      	strb	r2, [r3, #0]
}
 8002f50:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	20000340 	.word	0x20000340
 8002f5c:	e5e0e5e0 	.word	0xe5e0e5e0
 8002f60:	2000033c 	.word	0x2000033c
 8002f64:	2000033d 	.word	0x2000033d
 8002f68:	2000033b 	.word	0x2000033b

08002f6c <_read>:
 * @param ptr
 * @param len
 * @return
 */
int _read(int file, char *ptr, int len)
{
 8002f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int n;
	int num = 0;
	switch (file) {
 8002f6e:	b9c0      	cbnz	r0, 8002fa2 <_read+0x36>
 8002f70:	460c      	mov	r4, r1
 8002f72:	4617      	mov	r7, r2
 8002f74:	4605      	mov	r5, r0
	int num = 0;
 8002f76:	4606      	mov	r6, r0
 8002f78:	e00f      	b.n	8002f9a <_read+0x2e>
			for (n = 0; n < len; n++)
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!BSP_UART_data_ready(stdin_usart));	//Blocking
 8002f7a:	4b0d      	ldr	r3, [pc, #52]	; (8002fb0 <_read+0x44>)
 8002f7c:	7818      	ldrb	r0, [r3, #0]
 8002f7e:	f000 faa3 	bl	80034c8 <BSP_UART_data_ready>
 8002f82:	2800      	cmp	r0, #0
 8002f84:	d0f9      	beq.n	8002f7a <_read+0xe>
				c = BSP_UART_get_next_byte(stdin_usart);
 8002f86:	4b0a      	ldr	r3, [pc, #40]	; (8002fb0 <_read+0x44>)
 8002f88:	7818      	ldrb	r0, [r3, #0]
 8002f8a:	f000 fab1 	bl	80034f0 <BSP_UART_get_next_byte>
				*ptr++ = c;
 8002f8e:	4621      	mov	r1, r4
 8002f90:	f801 0b01 	strb.w	r0, [r1], #1
				num++;
 8002f94:	3601      	adds	r6, #1
			for (n = 0; n < len; n++)
 8002f96:	3501      	adds	r5, #1
				*ptr++ = c;
 8002f98:	460c      	mov	r4, r1
			for (n = 0; n < len; n++)
 8002f9a:	42bd      	cmp	r5, r7
 8002f9c:	dbed      	blt.n	8002f7a <_read+0xe>
		default:
			errno = EBADF;
			return -1;
	}
	return num;
}
 8002f9e:	4630      	mov	r0, r6
 8002fa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			errno = EBADF;
 8002fa2:	f003 fefd 	bl	8006da0 <__errno>
 8002fa6:	2309      	movs	r3, #9
 8002fa8:	6003      	str	r3, [r0, #0]
			return -1;
 8002faa:	f04f 36ff 	mov.w	r6, #4294967295
 8002fae:	e7f6      	b.n	8002f9e <_read+0x32>
 8002fb0:	2000033c 	.word	0x2000033c

08002fb4 <_write>:
 * @param ptr
 * @param len
 * @return
 */
int _write(int file, char *ptr, int len)
{
 8002fb4:	b570      	push	{r4, r5, r6, lr}
 8002fb6:	4615      	mov	r5, r2
	int n;
	switch (file) {
 8002fb8:	2801      	cmp	r0, #1
 8002fba:	d015      	beq.n	8002fe8 <_write+0x34>
 8002fbc:	2802      	cmp	r0, #2
 8002fbe:	d021      	beq.n	8003004 <_write+0x50>
				BSP_UART_putc(stderr_usart,*ptr++);
#endif
			}
			break;
		default:
			errno = EBADF;
 8002fc0:	f003 feee 	bl	8006da0 <__errno>
 8002fc4:	2309      	movs	r3, #9
 8002fc6:	6003      	str	r3, [r0, #0]
			return -1;
 8002fc8:	f04f 35ff 	mov.w	r5, #4294967295
 8002fcc:	e00a      	b.n	8002fe4 <_write+0x30>
				BSP_UART_putc(stdout_usart,*ptr++);
 8002fce:	460c      	mov	r4, r1
 8002fd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fd4:	4b0c      	ldr	r3, [pc, #48]	; (8003008 <_write+0x54>)
 8002fd6:	7818      	ldrb	r0, [r3, #0]
 8002fd8:	f000 fae2 	bl	80035a0 <BSP_UART_putc>
			for (n = 0; n < len; n++)
 8002fdc:	3601      	adds	r6, #1
				BSP_UART_putc(stdout_usart,*ptr++);
 8002fde:	4621      	mov	r1, r4
			for (n = 0; n < len; n++)
 8002fe0:	42ae      	cmp	r6, r5
 8002fe2:	dbf4      	blt.n	8002fce <_write+0x1a>
	}
	return len;
}
 8002fe4:	4628      	mov	r0, r5
 8002fe6:	bd70      	pop	{r4, r5, r6, pc}
	switch (file) {
 8002fe8:	2600      	movs	r6, #0
 8002fea:	e7f9      	b.n	8002fe0 <_write+0x2c>
				BSP_UART_putc(stderr_usart,*ptr++);
 8002fec:	460c      	mov	r4, r1
 8002fee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ff2:	4b06      	ldr	r3, [pc, #24]	; (800300c <_write+0x58>)
 8002ff4:	7818      	ldrb	r0, [r3, #0]
 8002ff6:	f000 fad3 	bl	80035a0 <BSP_UART_putc>
			for (n = 0; n < len; n++)
 8002ffa:	3601      	adds	r6, #1
				BSP_UART_putc(stderr_usart,*ptr++);
 8002ffc:	4621      	mov	r1, r4
			for (n = 0; n < len; n++)
 8002ffe:	42ae      	cmp	r6, r5
 8003000:	dbf4      	blt.n	8002fec <_write+0x38>
 8003002:	e7ef      	b.n	8002fe4 <_write+0x30>
	switch (file) {
 8003004:	2600      	movs	r6, #0
 8003006:	e7fa      	b.n	8002ffe <_write+0x4a>
 8003008:	2000033d 	.word	0x2000033d
 800300c:	2000033b 	.word	0x2000033b

08003010 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8003010:	b672      	cpsid	i
  */
void Error_Handler(void)
{
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003012:	e7fe      	b.n	8003012 <Error_Handler+0x2>

08003014 <SystemClock_Config>:
{
 8003014:	b500      	push	{lr}
 8003016:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003018:	2238      	movs	r2, #56	; 0x38
 800301a:	2100      	movs	r1, #0
 800301c:	a806      	add	r0, sp, #24
 800301e:	f003 ff03 	bl	8006e28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003022:	2000      	movs	r0, #0
 8003024:	9001      	str	r0, [sp, #4]
 8003026:	9002      	str	r0, [sp, #8]
 8003028:	9003      	str	r0, [sp, #12]
 800302a:	9004      	str	r0, [sp, #16]
 800302c:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800302e:	f001 fe17 	bl	8004c60 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003032:	2302      	movs	r3, #2
 8003034:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003036:	f44f 7280 	mov.w	r2, #256	; 0x100
 800303a:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800303c:	2240      	movs	r2, #64	; 0x40
 800303e:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003040:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003042:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8003044:	2204      	movs	r2, #4
 8003046:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8003048:	2255      	movs	r2, #85	; 0x55
 800304a:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800304c:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800304e:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003050:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003052:	a806      	add	r0, sp, #24
 8003054:	f001 febe 	bl	8004dd4 <HAL_RCC_OscConfig>
 8003058:	b980      	cbnz	r0, 800307c <SystemClock_Config+0x68>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800305a:	230f      	movs	r3, #15
 800305c:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800305e:	2303      	movs	r3, #3
 8003060:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003062:	2300      	movs	r3, #0
 8003064:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003066:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003068:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800306a:	2104      	movs	r1, #4
 800306c:	eb0d 0001 	add.w	r0, sp, r1
 8003070:	f002 f966 	bl	8005340 <HAL_RCC_ClockConfig>
 8003074:	b920      	cbnz	r0, 8003080 <SystemClock_Config+0x6c>
}
 8003076:	b015      	add	sp, #84	; 0x54
 8003078:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800307c:	f7ff ffc8 	bl	8003010 <Error_Handler>
    Error_Handler();
 8003080:	f7ff ffc6 	bl	8003010 <Error_Handler>

08003084 <HAL_MspInit>:
{
 8003084:	b500      	push	{lr}
 8003086:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003088:	4b0b      	ldr	r3, [pc, #44]	; (80030b8 <HAL_MspInit+0x34>)
 800308a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800308c:	f042 0201 	orr.w	r2, r2, #1
 8003090:	661a      	str	r2, [r3, #96]	; 0x60
 8003092:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003094:	f002 0201 	and.w	r2, r2, #1
 8003098:	9200      	str	r2, [sp, #0]
 800309a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800309c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800309e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80030a2:	659a      	str	r2, [r3, #88]	; 0x58
 80030a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030aa:	9301      	str	r3, [sp, #4]
 80030ac:	9b01      	ldr	r3, [sp, #4]
  SystemClock_Config();
 80030ae:	f7ff ffb1 	bl	8003014 <SystemClock_Config>
}
 80030b2:	b003      	add	sp, #12
 80030b4:	f85d fb04 	ldr.w	pc, [sp], #4
 80030b8:	40021000 	.word	0x40021000

080030bc <BSP_systick_init>:
 * @brief Initialization function for high level Systick service
 *
 * @post The systick interruption priority is set and the callback function table is initialized
 */
void BSP_systick_init(void)
{
 80030bc:	b508      	push	{r3, lr}
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80030be:	2300      	movs	r3, #0
 80030c0:	2b0f      	cmp	r3, #15
 80030c2:	d806      	bhi.n	80030d2 <BSP_systick_init+0x16>
		callback_functions[i] = NULL;
 80030c4:	4a08      	ldr	r2, [pc, #32]	; (80030e8 <BSP_systick_init+0x2c>)
 80030c6:	2100      	movs	r1, #0
 80030c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80030cc:	3301      	adds	r3, #1
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	e7f6      	b.n	80030c0 <BSP_systick_init+0x4>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 80030d2:	2200      	movs	r2, #0
 80030d4:	4611      	mov	r1, r2
 80030d6:	f04f 30ff 	mov.w	r0, #4294967295
 80030da:	f001 faa1 	bl	8004620 <HAL_NVIC_SetPriority>
	initialized = true;
 80030de:	4b03      	ldr	r3, [pc, #12]	; (80030ec <BSP_systick_init+0x30>)
 80030e0:	2201      	movs	r2, #1
 80030e2:	701a      	strb	r2, [r3, #0]
}
 80030e4:	bd08      	pop	{r3, pc}
 80030e6:	bf00      	nop
 80030e8:	20000344 	.word	0x20000344
 80030ec:	20000384 	.word	0x20000384

080030f0 <BSP_systick_add_callback_function>:
 *
 * @param func the function to be called as callback
 * @return true if the function was added, false otherwise
 */
bool BSP_systick_add_callback_function(callback_fun_t func)
{
 80030f0:	b510      	push	{r4, lr}
 80030f2:	4604      	mov	r4, r0
	uint8_t i;
	if(!initialized)
 80030f4:	4b0b      	ldr	r3, [pc, #44]	; (8003124 <BSP_systick_add_callback_function+0x34>)
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	b153      	cbz	r3, 8003110 <BSP_systick_add_callback_function+0x20>
		BSP_systick_init();

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80030fa:	2300      	movs	r3, #0
 80030fc:	2b0f      	cmp	r3, #15
 80030fe:	d80f      	bhi.n	8003120 <BSP_systick_add_callback_function+0x30>
	{
		if(!callback_functions[i])	//On a trouvÃ© une place libre ?
 8003100:	4619      	mov	r1, r3
 8003102:	4a09      	ldr	r2, [pc, #36]	; (8003128 <BSP_systick_add_callback_function+0x38>)
 8003104:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003108:	b12a      	cbz	r2, 8003116 <BSP_systick_add_callback_function+0x26>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800310a:	3301      	adds	r3, #1
 800310c:	b2db      	uxtb	r3, r3
 800310e:	e7f5      	b.n	80030fc <BSP_systick_add_callback_function+0xc>
		BSP_systick_init();
 8003110:	f7ff ffd4 	bl	80030bc <BSP_systick_init>
 8003114:	e7f1      	b.n	80030fa <BSP_systick_add_callback_function+0xa>
		{
			callback_functions[i] = func;
 8003116:	4b04      	ldr	r3, [pc, #16]	; (8003128 <BSP_systick_add_callback_function+0x38>)
 8003118:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
			return true;
 800311c:	2001      	movs	r0, #1
 800311e:	e000      	b.n	8003122 <BSP_systick_add_callback_function+0x32>
		}
	}
	return false;	//Pas de place libre !
 8003120:	2000      	movs	r0, #0

}
 8003122:	bd10      	pop	{r4, pc}
 8003124:	20000384 	.word	0x20000384
 8003128:	20000344 	.word	0x20000344

0800312c <BSP_systick_remove_callback_function>:
 * @pre	The callback function exists
 * @param func the callback function to remove
 * @return true if the callback function was removed, false otherwise
 */
bool BSP_systick_remove_callback_function(callback_fun_t func)
{
 800312c:	b510      	push	{r4, lr}
 800312e:	4604      	mov	r4, r0
	uint8_t i;
	if(!initialized)
 8003130:	4b0c      	ldr	r3, [pc, #48]	; (8003164 <BSP_systick_remove_callback_function+0x38>)
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	b15b      	cbz	r3, 800314e <BSP_systick_remove_callback_function+0x22>
		BSP_systick_init();
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003136:	2300      	movs	r3, #0
 8003138:	2b0f      	cmp	r3, #15
 800313a:	d811      	bhi.n	8003160 <BSP_systick_remove_callback_function+0x34>
	{
		if(callback_functions[i] == func)
 800313c:	4619      	mov	r1, r3
 800313e:	4a0a      	ldr	r2, [pc, #40]	; (8003168 <BSP_systick_remove_callback_function+0x3c>)
 8003140:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003144:	42a2      	cmp	r2, r4
 8003146:	d005      	beq.n	8003154 <BSP_systick_remove_callback_function+0x28>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003148:	3301      	adds	r3, #1
 800314a:	b2db      	uxtb	r3, r3
 800314c:	e7f4      	b.n	8003138 <BSP_systick_remove_callback_function+0xc>
		BSP_systick_init();
 800314e:	f7ff ffb5 	bl	80030bc <BSP_systick_init>
 8003152:	e7f0      	b.n	8003136 <BSP_systick_remove_callback_function+0xa>
		{
			callback_functions[i] = NULL;
 8003154:	4b04      	ldr	r3, [pc, #16]	; (8003168 <BSP_systick_remove_callback_function+0x3c>)
 8003156:	2200      	movs	r2, #0
 8003158:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
			return true;
 800315c:	2001      	movs	r0, #1
 800315e:	e000      	b.n	8003162 <BSP_systick_remove_callback_function+0x36>
		}
	}
	return false;
 8003160:	2000      	movs	r0, #0
}
 8003162:	bd10      	pop	{r4, pc}
 8003164:	20000384 	.word	0x20000384
 8003168:	20000344 	.word	0x20000344

0800316c <SysTick_Handler>:
/**
 * @brief Interrupt function called every 1ms
 *
 */
void SysTick_Handler(void)
{
 800316c:	b510      	push	{r4, lr}
	/* Minimum interruption job for SysTick */
	HAL_IncTick();
 800316e:	f000 fc01 	bl	8003974 <HAL_IncTick>
	/* Use of HAL_SYSTICK_IRQHandler() as been discouraged by ST and is not generated anymore by CubeMX */

	if(!initialized)
 8003172:	4b0a      	ldr	r3, [pc, #40]	; (800319c <SysTick_Handler+0x30>)
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	b10b      	cbz	r3, 800317c <SysTick_Handler+0x10>
{
 8003178:	2400      	movs	r4, #0
 800317a:	e004      	b.n	8003186 <SysTick_Handler+0x1a>
		BSP_systick_init();
 800317c:	f7ff ff9e 	bl	80030bc <BSP_systick_init>
 8003180:	e7fa      	b.n	8003178 <SysTick_Handler+0xc>

	/* Management of the callback functions */
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8003182:	3401      	adds	r4, #1
 8003184:	b2e4      	uxtb	r4, r4
 8003186:	2c0f      	cmp	r4, #15
 8003188:	d806      	bhi.n	8003198 <SysTick_Handler+0x2c>
	{
		if(callback_functions[i])
 800318a:	4b05      	ldr	r3, [pc, #20]	; (80031a0 <SysTick_Handler+0x34>)
 800318c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d0f6      	beq.n	8003182 <SysTick_Handler+0x16>
			(*callback_functions[i])();		/* Function calls. */
 8003194:	4798      	blx	r3
 8003196:	e7f4      	b.n	8003182 <SysTick_Handler+0x16>
	}
}
 8003198:	bd10      	pop	{r4, pc}
 800319a:	bf00      	nop
 800319c:	20000384 	.word	0x20000384
 80031a0:	20000344 	.word	0x20000344

080031a4 <clear_it_status>:
 * @brief	Acquitte les IT sur le timer sÃ©lectionnÃ©.
 * @pre 	Le timer a ete initialisÃ©
 * @post	L'interruption est acquitÃ©e
 */
void clear_it_status(timer_id_t timer_id){
	switch(timer_id)
 80031a4:	2804      	cmp	r0, #4
 80031a6:	d824      	bhi.n	80031f2 <clear_it_status+0x4e>
 80031a8:	e8df f000 	tbb	[pc, r0]
 80031ac:	160f0903 	.word	0x160f0903
 80031b0:	1d          	.byte	0x1d
 80031b1:	00          	.byte	0x00
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER1_ID], TIM_IT_UPDATE);
 80031b2:	4b10      	ldr	r3, [pc, #64]	; (80031f4 <clear_it_status+0x50>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f06f 0201 	mvn.w	r2, #1
 80031ba:	611a      	str	r2, [r3, #16]
			break;
 80031bc:	4770      	bx	lr
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER2_ID], TIM_IT_UPDATE);
 80031be:	4b0d      	ldr	r3, [pc, #52]	; (80031f4 <clear_it_status+0x50>)
 80031c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031c2:	f06f 0201 	mvn.w	r2, #1
 80031c6:	611a      	str	r2, [r3, #16]
			break;
 80031c8:	4770      	bx	lr
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER3_ID], TIM_IT_UPDATE);
 80031ca:	4b0a      	ldr	r3, [pc, #40]	; (80031f4 <clear_it_status+0x50>)
 80031cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031d0:	f06f 0201 	mvn.w	r2, #1
 80031d4:	611a      	str	r2, [r3, #16]
			break;
 80031d6:	4770      	bx	lr
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER4_ID], TIM_IT_UPDATE);
 80031d8:	4b06      	ldr	r3, [pc, #24]	; (80031f4 <clear_it_status+0x50>)
 80031da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80031de:	f06f 0201 	mvn.w	r2, #1
 80031e2:	611a      	str	r2, [r3, #16]
			break;
 80031e4:	4770      	bx	lr
		case TIMER6_ID:
			__HAL_TIM_CLEAR_IT(&structure_handles[TIMER6_ID], TIM_IT_UPDATE);
 80031e6:	4b03      	ldr	r3, [pc, #12]	; (80031f4 <clear_it_status+0x50>)
 80031e8:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 80031ec:	f06f 0201 	mvn.w	r2, #1
 80031f0:	611a      	str	r2, [r3, #16]
		default:
			break;
	}
}
 80031f2:	4770      	bx	lr
 80031f4:	20000388 	.word	0x20000388

080031f8 <BSP_TIMER_run_us>:
 * @param us 			temps en us codÃ© sur un 32bits non signÃ©
 * @param enable_irq	TRUE : active les IT, FALSE : ne les active pas. En cas d'activation des IT, l'utilisateur doit Ã©crire une fonction TIMERx_user_handler_it. Par dÃ©faut, ces fonctions Ã©crites dans ce fichier mais avec l'attribut weak (elles peuvent donc Ãªtre rÃ©Ã©crites)
 * @post Le timer et son horloge sont activÃ©s, ses interruptions autorisÃ©es (si activÃ©es), et son dÃ©compte lancÃ©.
 */
void BSP_TIMER_run_us(timer_id_t timer_id, uint32_t us, bool enable_irq)
{
 80031f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031fc:	b086      	sub	sp, #24
 80031fe:	4606      	mov	r6, r0
 8003200:	468a      	mov	sl, r1
 8003202:	4617      	mov	r7, r2
	// On active l'horloge du timer concernÃ©.
	switch(timer_id)
 8003204:	2804      	cmp	r0, #4
 8003206:	d80e      	bhi.n	8003226 <BSP_TIMER_run_us+0x2e>
 8003208:	e8df f000 	tbb	[pc, r0]
 800320c:	74695e03 	.word	0x74695e03
 8003210:	7f          	.byte	0x7f
 8003211:	00          	.byte	0x00
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8003212:	4b6f      	ldr	r3, [pc, #444]	; (80033d0 <BSP_TIMER_run_us+0x1d8>)
 8003214:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003216:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800321a:	661a      	str	r2, [r3, #96]	; 0x60
 800321c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800321e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003222:	9301      	str	r3, [sp, #4]
 8003224:	9b01      	ldr	r3, [sp, #4]
		default:
			break;
	}

	// Time base configuration
	structure_handles[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance Ã  notre gestionnaire (Handle)
 8003226:	4b6b      	ldr	r3, [pc, #428]	; (80033d4 <BSP_TIMER_run_us+0x1dc>)
 8003228:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800322c:	234c      	movs	r3, #76	; 0x4c
 800322e:	fb03 f306 	mul.w	r3, r3, r6
 8003232:	4a69      	ldr	r2, [pc, #420]	; (80033d8 <BSP_TIMER_run_us+0x1e0>)
 8003234:	50d1      	str	r1, [r2, r3]

	//On dÃ©termine la frÃ©quence des Ã©vÃ¨nements comptÃ©s par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8003236:	2e00      	cmp	r6, #0
 8003238:	d172      	bne.n	8003320 <BSP_TIMER_run_us+0x128>
	{
		//FrÃ©quence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 800323a:	f002 f995 	bl	8005568 <HAL_RCC_GetPCLK2Freq>
 800323e:	4602      	mov	r2, r0
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8003240:	4b63      	ldr	r3, [pc, #396]	; (80033d0 <BSP_TIMER_run_us+0x1d8>)
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	f413 5f60 	tst.w	r3, #14336	; 0x3800
 8003248:	d000      	beq.n	800324c <BSP_TIMER_run_us+0x54>
			freq *= 2;
 800324a:	0042      	lsls	r2, r0, #1
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 800324c:	2300      	movs	r3, #0
 800324e:	a15e      	add	r1, pc, #376	; (adr r1, 80033c8 <BSP_TIMER_run_us+0x1d0>)
 8003250:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003254:	f7fe fc30 	bl	8001ab8 <__aeabi_ldivmod>
 8003258:	4602      	mov	r2, r0
 800325a:	460b      	mov	r3, r1
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 800325c:	ea4f 184a 	mov.w	r8, sl, lsl #5
 8003260:	ea4f 69da 	mov.w	r9, sl, lsr #27
 8003264:	ebb8 080a 	subs.w	r8, r8, sl
 8003268:	f169 0900 	sbc.w	r9, r9, #0
 800326c:	ea4f 2149 	mov.w	r1, r9, lsl #9
 8003270:	ea41 51d8 	orr.w	r1, r1, r8, lsr #23
 8003274:	ea4f 2048 	mov.w	r0, r8, lsl #9
 8003278:	eb10 080a 	adds.w	r8, r0, sl
 800327c:	f141 0900 	adc.w	r9, r1, #0
 8003280:	ea4f 1189 	mov.w	r1, r9, lsl #6
 8003284:	ea41 6198 	orr.w	r1, r1, r8, lsr #26
 8003288:	ea4f 1088 	mov.w	r0, r8, lsl #6
 800328c:	ebb0 0408 	subs.w	r4, r0, r8
 8003290:	eb61 0509 	sbc.w	r5, r1, r9
 8003294:	eb14 000a 	adds.w	r0, r4, sl
 8003298:	f145 0100 	adc.w	r1, r5, #0
 800329c:	f7fe fc5c 	bl	8001b58 <__aeabi_uldivmod>
 80032a0:	4604      	mov	r4, r0
 80032a2:	460d      	mov	r5, r1

	uint32_t max_period = GET_MAX_PERIOD(timer_id);
 80032a4:	2e01      	cmp	r6, #1
 80032a6:	d045      	beq.n	8003334 <BSP_TIMER_run_us+0x13c>
 80032a8:	f64f 70ff 	movw	r0, #65535	; 0xffff

	if(period > max_period)
 80032ac:	2100      	movs	r1, #0
 80032ae:	42a9      	cmp	r1, r5
 80032b0:	bf08      	it	eq
 80032b2:	42a0      	cmpeq	r0, r4
 80032b4:	d371      	bcc.n	800339a <BSP_TIMER_run_us+0x1a2>
		structure_handles[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit Ãªtre enregistrÃ© avec un offset de -1.
		structure_handles[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0 Ã  period-1
	}
	else
	{
		structure_handles[timer_id].Init.Prescaler 	= 0;
 80032b6:	4a48      	ldr	r2, [pc, #288]	; (80033d8 <BSP_TIMER_run_us+0x1e0>)
 80032b8:	234c      	movs	r3, #76	; 0x4c
 80032ba:	fb03 2306 	mla	r3, r3, r6, r2
 80032be:	2200      	movs	r2, #0
 80032c0:	605a      	str	r2, [r3, #4]
		structure_handles[timer_id].Init.Period 	= (uint32_t)(period - 1);
 80032c2:	3c01      	subs	r4, #1
 80032c4:	60dc      	str	r4, [r3, #12]
 80032c6:	e04c      	b.n	8003362 <BSP_TIMER_run_us+0x16a>
			__HAL_RCC_TIM2_CLK_ENABLE();
 80032c8:	4b41      	ldr	r3, [pc, #260]	; (80033d0 <BSP_TIMER_run_us+0x1d8>)
 80032ca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80032cc:	f042 0201 	orr.w	r2, r2, #1
 80032d0:	659a      	str	r2, [r3, #88]	; 0x58
 80032d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032d4:	f003 0301 	and.w	r3, r3, #1
 80032d8:	9302      	str	r3, [sp, #8]
 80032da:	9b02      	ldr	r3, [sp, #8]
			break;
 80032dc:	e7a3      	b.n	8003226 <BSP_TIMER_run_us+0x2e>
			__HAL_RCC_TIM3_CLK_ENABLE();
 80032de:	4b3c      	ldr	r3, [pc, #240]	; (80033d0 <BSP_TIMER_run_us+0x1d8>)
 80032e0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80032e2:	f042 0202 	orr.w	r2, r2, #2
 80032e6:	659a      	str	r2, [r3, #88]	; 0x58
 80032e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	9303      	str	r3, [sp, #12]
 80032f0:	9b03      	ldr	r3, [sp, #12]
			break;
 80032f2:	e798      	b.n	8003226 <BSP_TIMER_run_us+0x2e>
			__HAL_RCC_TIM4_CLK_ENABLE();
 80032f4:	4b36      	ldr	r3, [pc, #216]	; (80033d0 <BSP_TIMER_run_us+0x1d8>)
 80032f6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80032f8:	f042 0204 	orr.w	r2, r2, #4
 80032fc:	659a      	str	r2, [r3, #88]	; 0x58
 80032fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003300:	f003 0304 	and.w	r3, r3, #4
 8003304:	9304      	str	r3, [sp, #16]
 8003306:	9b04      	ldr	r3, [sp, #16]
			break;
 8003308:	e78d      	b.n	8003226 <BSP_TIMER_run_us+0x2e>
			__HAL_RCC_TIM6_CLK_ENABLE();
 800330a:	4b31      	ldr	r3, [pc, #196]	; (80033d0 <BSP_TIMER_run_us+0x1d8>)
 800330c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800330e:	f042 0210 	orr.w	r2, r2, #16
 8003312:	659a      	str	r2, [r3, #88]	; 0x58
 8003314:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003316:	f003 0310 	and.w	r3, r3, #16
 800331a:	9305      	str	r3, [sp, #20]
 800331c:	9b05      	ldr	r3, [sp, #20]
 800331e:	e782      	b.n	8003226 <BSP_TIMER_run_us+0x2e>
		freq = HAL_RCC_GetPCLK1Freq();
 8003320:	f002 f910 	bl	8005544 <HAL_RCC_GetPCLK1Freq>
 8003324:	4602      	mov	r2, r0
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8003326:	4b2a      	ldr	r3, [pc, #168]	; (80033d0 <BSP_TIMER_run_us+0x1d8>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f413 6fe0 	tst.w	r3, #1792	; 0x700
 800332e:	d08d      	beq.n	800324c <BSP_TIMER_run_us+0x54>
			freq *= 2;
 8003330:	0042      	lsls	r2, r0, #1
 8003332:	e78b      	b.n	800324c <BSP_TIMER_run_us+0x54>
	uint32_t max_period = GET_MAX_PERIOD(timer_id);
 8003334:	f04f 30ff 	mov.w	r0, #4294967295
 8003338:	e7b8      	b.n	80032ac <BSP_TIMER_run_us+0xb4>
			prescaler *= 2;
 800333a:	0052      	lsls	r2, r2, #1
			period /= 2;
 800333c:	0863      	lsrs	r3, r4, #1
 800333e:	ea43 73c5 	orr.w	r3, r3, r5, lsl #31
 8003342:	ea4f 0c55 	mov.w	ip, r5, lsr #1
 8003346:	461c      	mov	r4, r3
 8003348:	4665      	mov	r5, ip
		while(period > max_period)
 800334a:	42a9      	cmp	r1, r5
 800334c:	bf08      	it	eq
 800334e:	42a0      	cmpeq	r0, r4
 8003350:	d3f3      	bcc.n	800333a <BSP_TIMER_run_us+0x142>
		structure_handles[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit Ãªtre enregistrÃ© avec un offset de -1.
 8003352:	3a01      	subs	r2, #1
 8003354:	4920      	ldr	r1, [pc, #128]	; (80033d8 <BSP_TIMER_run_us+0x1e0>)
 8003356:	234c      	movs	r3, #76	; 0x4c
 8003358:	fb03 1306 	mla	r3, r3, r6, r1
 800335c:	605a      	str	r2, [r3, #4]
		structure_handles[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0 Ã  period-1
 800335e:	3c01      	subs	r4, #1
 8003360:	60dc      	str	r4, [r3, #12]
	}

	structure_handles[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003362:	4b1d      	ldr	r3, [pc, #116]	; (80033d8 <BSP_TIMER_run_us+0x1e0>)
 8003364:	244c      	movs	r4, #76	; 0x4c
 8003366:	fb04 3406 	mla	r4, r4, r6, r3
 800336a:	2300      	movs	r3, #0
 800336c:	6123      	str	r3, [r4, #16]
	structure_handles[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 800336e:	60a3      	str	r3, [r4, #8]

	// On applique les paramÃ¨tres d'initialisation
	if (HAL_TIM_Base_Init(&structure_handles[timer_id]) != HAL_OK)
 8003370:	4620      	mov	r0, r4
 8003372:	f002 fb39 	bl	80059e8 <HAL_TIM_Base_Init>
 8003376:	b990      	cbnz	r0, 800339e <BSP_TIMER_run_us+0x1a6>
	{
		Error_Handler();
	}

	if(enable_irq)
 8003378:	b9a7      	cbnz	r7, 80033a4 <BSP_TIMER_run_us+0x1ac>
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
	}

	// On autorise les interruptions
	if(HAL_TIM_Base_Start_IT(&structure_handles[timer_id]) != HAL_OK)
 800337a:	4620      	mov	r0, r4
 800337c:	f002 fa7a 	bl	8005874 <HAL_TIM_Base_Start_IT>
 8003380:	b9f0      	cbnz	r0, 80033c0 <BSP_TIMER_run_us+0x1c8>
    {
        Error_Handler();
    }

	// On lance le timer
	__HAL_TIM_ENABLE(&structure_handles[timer_id]);
 8003382:	204c      	movs	r0, #76	; 0x4c
 8003384:	fb00 f606 	mul.w	r6, r0, r6
 8003388:	4b13      	ldr	r3, [pc, #76]	; (80033d8 <BSP_TIMER_run_us+0x1e0>)
 800338a:	599a      	ldr	r2, [r3, r6]
 800338c:	6813      	ldr	r3, [r2, #0]
 800338e:	f043 0301 	orr.w	r3, r3, #1
 8003392:	6013      	str	r3, [r2, #0]
}
 8003394:	b006      	add	sp, #24
 8003396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		uint32_t prescaler = 1;
 800339a:	2201      	movs	r2, #1
 800339c:	e7d5      	b.n	800334a <BSP_TIMER_run_us+0x152>
		Error_Handler();
 800339e:	f7ff fe37 	bl	8003010 <Error_Handler>
 80033a2:	e7e9      	b.n	8003378 <BSP_TIMER_run_us+0x180>
		clear_it_status(timer_id);
 80033a4:	4630      	mov	r0, r6
 80033a6:	f7ff fefd 	bl	80031a4 <clear_it_status>
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 80033aa:	4b0c      	ldr	r3, [pc, #48]	; (80033dc <BSP_TIMER_run_us+0x1e4>)
 80033ac:	579d      	ldrsb	r5, [r3, r6]
 80033ae:	2201      	movs	r2, #1
 80033b0:	2104      	movs	r1, #4
 80033b2:	4628      	mov	r0, r5
 80033b4:	f001 f934 	bl	8004620 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 80033b8:	4628      	mov	r0, r5
 80033ba:	f001 f965 	bl	8004688 <HAL_NVIC_EnableIRQ>
 80033be:	e7dc      	b.n	800337a <BSP_TIMER_run_us+0x182>
        Error_Handler();
 80033c0:	f7ff fe26 	bl	8003010 <Error_Handler>
 80033c4:	e7dd      	b.n	8003382 <BSP_TIMER_run_us+0x18a>
 80033c6:	bf00      	nop
 80033c8:	d4a51000 	.word	0xd4a51000
 80033cc:	000000e8 	.word	0x000000e8
 80033d0:	40021000 	.word	0x40021000
 80033d4:	0800b040 	.word	0x0800b040
 80033d8:	20000388 	.word	0x20000388
 80033dc:	0800b054 	.word	0x0800b054

080033e0 <BSP_TIMER_enable_output_trigger>:
{
	__HAL_TIM_SET_PRESCALER(&structure_handles[timer_id], prescaler - 1);
}

void BSP_TIMER_enable_output_trigger(timer_id_t timer_id)
{
 80033e0:	b510      	push	{r4, lr}
 80033e2:	b084      	sub	sp, #16
	TIM_MasterConfigTypeDef sMasterConfig;
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE; // TIM_TRGO_OC1
 80033e4:	2320      	movs	r3, #32
 80033e6:	9301      	str	r3, [sp, #4]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80033e8:	2300      	movs	r3, #0
 80033ea:	9302      	str	r3, [sp, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033ec:	9303      	str	r3, [sp, #12]
	HAL_TIMEx_MasterConfigSynchronization(&structure_handles[timer_id], &sMasterConfig);
 80033ee:	4c07      	ldr	r4, [pc, #28]	; (800340c <BSP_TIMER_enable_output_trigger+0x2c>)
 80033f0:	234c      	movs	r3, #76	; 0x4c
 80033f2:	fb03 4400 	mla	r4, r3, r0, r4
 80033f6:	a901      	add	r1, sp, #4
 80033f8:	4620      	mov	r0, r4
 80033fa:	f002 fb25 	bl	8005a48 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(&structure_handles[timer_id],TIM_EVENTSOURCE_UPDATE);
 80033fe:	2101      	movs	r1, #1
 8003400:	4620      	mov	r0, r4
 8003402:	f002 fa79 	bl	80058f8 <HAL_TIM_GenerateEvent>
}
 8003406:	b004      	add	sp, #16
 8003408:	bd10      	pop	{r4, pc}
 800340a:	bf00      	nop
 800340c:	20000388 	.word	0x20000388

08003410 <TIMER1_user_handler_it>:
 * Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
 */
__weak void TIMER1_user_handler_it(void)
{

}
 8003410:	4770      	bx	lr

08003412 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{

}
 8003412:	4770      	bx	lr

08003414 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{

}
 8003414:	4770      	bx	lr

08003416 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{

}
 8003416:	4770      	bx	lr

08003418 <TIMER6_user_handler_it>:


__weak void TIMER6_user_handler_it(void)
{
//	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, 1);
}
 8003418:	4770      	bx	lr
	...

0800341c <TIM1_UP_TIM16_IRQHandler>:
 * @brief 	Routine d'interruption appelÃ©e AUTOMATIQUEMENT lorsque le timer 1 arrive a Ã©cheance.
 * @pre		Cette fonction NE DOIT PAS Ãªtre appelÃ©e directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme Ã§a qu'elle est nommÃ©e dans le fichier startup.s !
 */
void TIM1_UP_TIM16_IRQHandler(void){
 800341c:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levÃ©...
 800341e:	4b06      	ldr	r3, [pc, #24]	; (8003438 <TIM1_UP_TIM16_IRQHandler+0x1c>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	68da      	ldr	r2, [r3, #12]
 8003424:	f012 0f01 	tst.w	r2, #1
 8003428:	d100      	bne.n	800342c <TIM1_UP_TIM16_IRQHandler+0x10>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
	}
}
 800342a:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800342c:	f06f 0201 	mvn.w	r2, #1
 8003430:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
 8003432:	f7ff ffed 	bl	8003410 <TIMER1_user_handler_it>
}
 8003436:	e7f8      	b.n	800342a <TIM1_UP_TIM16_IRQHandler+0xe>
 8003438:	20000388 	.word	0x20000388

0800343c <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 800343c:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levÃ©...
 800343e:	4b06      	ldr	r3, [pc, #24]	; (8003458 <TIM2_IRQHandler+0x1c>)
 8003440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003442:	68da      	ldr	r2, [r3, #12]
 8003444:	f012 0f01 	tst.w	r2, #1
 8003448:	d100      	bne.n	800344c <TIM2_IRQHandler+0x10>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
	}
}
 800344a:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800344c:	f06f 0201 	mvn.w	r2, #1
 8003450:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
 8003452:	f7ff ffde 	bl	8003412 <TIMER2_user_handler_it>
}
 8003456:	e7f8      	b.n	800344a <TIM2_IRQHandler+0xe>
 8003458:	20000388 	.word	0x20000388

0800345c <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 800345c:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levÃ©...
 800345e:	4b07      	ldr	r3, [pc, #28]	; (800347c <TIM3_IRQHandler+0x20>)
 8003460:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003464:	68da      	ldr	r2, [r3, #12]
 8003466:	f012 0f01 	tst.w	r2, #1
 800346a:	d100      	bne.n	800346e <TIM3_IRQHandler+0x12>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
	}
}
 800346c:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800346e:	f06f 0201 	mvn.w	r2, #1
 8003472:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
 8003474:	f7ff ffce 	bl	8003414 <TIMER3_user_handler_it>
}
 8003478:	e7f8      	b.n	800346c <TIM3_IRQHandler+0x10>
 800347a:	bf00      	nop
 800347c:	20000388 	.word	0x20000388

08003480 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8003480:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levÃ©...
 8003482:	4b07      	ldr	r3, [pc, #28]	; (80034a0 <TIM4_IRQHandler+0x20>)
 8003484:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8003488:	68da      	ldr	r2, [r3, #12]
 800348a:	f012 0f01 	tst.w	r2, #1
 800348e:	d100      	bne.n	8003492 <TIM4_IRQHandler+0x12>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
	}
}
 8003490:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003492:	f06f 0201 	mvn.w	r2, #1
 8003496:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
 8003498:	f7ff ffbd 	bl	8003416 <TIMER4_user_handler_it>
}
 800349c:	e7f8      	b.n	8003490 <TIM4_IRQHandler+0x10>
 800349e:	bf00      	nop
 80034a0:	20000388 	.word	0x20000388

080034a4 <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(void)
{
 80034a4:	b508      	push	{r3, lr}
	if(__HAL_TIM_GET_IT_SOURCE(&structure_handles[TIMER6_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est levÃ©...
 80034a6:	4b07      	ldr	r3, [pc, #28]	; (80034c4 <TIM6_DAC_IRQHandler+0x20>)
 80034a8:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 80034ac:	68da      	ldr	r2, [r3, #12]
 80034ae:	f012 0f01 	tst.w	r2, #1
 80034b2:	d100      	bne.n	80034b6 <TIM6_DAC_IRQHandler+0x12>
	{
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER6_ID], TIM_IT_UPDATE);				//...On l'acquitte...
		TIMER6_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
	}

}
 80034b4:	bd08      	pop	{r3, pc}
		__HAL_TIM_CLEAR_IT(&structure_handles[TIMER6_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80034b6:	f06f 0201 	mvn.w	r2, #1
 80034ba:	611a      	str	r2, [r3, #16]
		TIMER6_user_handler_it();									//...Et on appelle la fonction qui nous intÃ©resse
 80034bc:	f7ff ffac 	bl	8003418 <TIMER6_user_handler_it>
}
 80034c0:	e7f8      	b.n	80034b4 <TIM6_DAC_IRQHandler+0x10>
 80034c2:	bf00      	nop
 80034c4:	20000388 	.word	0x20000388

080034c8 <BSP_UART_data_ready>:
 *
 * @param uart_id ID de l'uart concernÃ©
 * @ret bool true si des caractÃ¨res sont disponibles, false sinon
 */
bool BSP_UART_data_ready(uart_id_t uart_id)
{
 80034c8:	b508      	push	{r3, lr}
	assert(uart_id < UART_ID_NB);
 80034ca:	2801      	cmp	r0, #1
 80034cc:	d802      	bhi.n	80034d4 <BSP_UART_data_ready+0xc>
	return buffer_rx_data_ready[uart_id];
 80034ce:	4b04      	ldr	r3, [pc, #16]	; (80034e0 <BSP_UART_data_ready+0x18>)
 80034d0:	5c18      	ldrb	r0, [r3, r0]
}
 80034d2:	bd08      	pop	{r3, pc}
	assert(uart_id < UART_ID_NB);
 80034d4:	4b03      	ldr	r3, [pc, #12]	; (80034e4 <BSP_UART_data_ready+0x1c>)
 80034d6:	4a04      	ldr	r2, [pc, #16]	; (80034e8 <BSP_UART_data_ready+0x20>)
 80034d8:	2182      	movs	r1, #130	; 0x82
 80034da:	4804      	ldr	r0, [pc, #16]	; (80034ec <BSP_UART_data_ready+0x24>)
 80034dc:	f003 fc42 	bl	8006d64 <__assert_func>
 80034e0:	20000604 	.word	0x20000604
 80034e4:	0800b05c 	.word	0x0800b05c
 80034e8:	0800b0a4 	.word	0x0800b0a4
 80034ec:	0800b074 	.word	0x0800b074

080034f0 <BSP_UART_get_next_byte>:
 * @param uart_id ID de l'uart concernÃ©
 * @return uint8_t le dernier caractÃ¨re reÃ§u? Ou 0 si rien n'a Ã©tÃ© reÃ§u
 * @post Le caractÃ¨re lu est retirÃ© du buffer de rÃ©ception
 */
uint8_t BSP_UART_get_next_byte(uart_id_t uart_id)
{
 80034f0:	b510      	push	{r4, lr}
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 80034f2:	2801      	cmp	r0, #1
 80034f4:	d835      	bhi.n	8003562 <BSP_UART_get_next_byte+0x72>
 80034f6:	4603      	mov	r3, r0

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sensÃ© se produire si l'utilisateur vÃ©rifie que BSP_UART_data_ready() avant d'appeler UART_get_next_byte()
 80034f8:	4a20      	ldr	r2, [pc, #128]	; (800357c <BSP_UART_get_next_byte+0x8c>)
 80034fa:	5c12      	ldrb	r2, [r2, r0]
 80034fc:	2a00      	cmp	r2, #0
 80034fe:	d03a      	beq.n	8003576 <BSP_UART_get_next_byte+0x86>
		return 0;

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8003500:	4c1f      	ldr	r4, [pc, #124]	; (8003580 <BSP_UART_get_next_byte+0x90>)
 8003502:	f854 2020 	ldr.w	r2, [r4, r0, lsl #2]
 8003506:	491f      	ldr	r1, [pc, #124]	; (8003584 <BSP_UART_get_next_byte+0x94>)
 8003508:	eb01 11c0 	add.w	r1, r1, r0, lsl #7
 800350c:	5c88      	ldrb	r0, [r1, r2]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 800350e:	3201      	adds	r2, #1
 8003510:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003514:	f844 2023 	str.w	r2, [r4, r3, lsl #2]

	//Section critique durant laquelle on dÃ©sactive les interruptions... pour Ã©viter une mauvaise prÃ©emption.
	NVIC_DisableIRQ(nvic_IRQ_array[uart_id]);
 8003518:	4a1b      	ldr	r2, [pc, #108]	; (8003588 <BSP_UART_get_next_byte+0x98>)
 800351a:	56d2      	ldrsb	r2, [r2, r3]
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 800351c:	2a00      	cmp	r2, #0
 800351e:	db0c      	blt.n	800353a <BSP_UART_get_next_byte+0x4a>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003520:	f002 041f 	and.w	r4, r2, #31
 8003524:	0952      	lsrs	r2, r2, #5
 8003526:	2101      	movs	r1, #1
 8003528:	40a1      	lsls	r1, r4
 800352a:	3220      	adds	r2, #32
 800352c:	4c17      	ldr	r4, [pc, #92]	; (800358c <BSP_UART_get_next_byte+0x9c>)
 800352e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003532:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003536:	f3bf 8f6f 	isb	sy
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 800353a:	4a15      	ldr	r2, [pc, #84]	; (8003590 <BSP_UART_get_next_byte+0xa0>)
 800353c:	5cd1      	ldrb	r1, [r2, r3]
 800353e:	4a10      	ldr	r2, [pc, #64]	; (8003580 <BSP_UART_get_next_byte+0x90>)
 8003540:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003544:	4291      	cmp	r1, r2
 8003546:	d012      	beq.n	800356e <BSP_UART_get_next_byte+0x7e>
		buffer_rx_data_ready[uart_id] = false;
	NVIC_EnableIRQ(nvic_IRQ_array[uart_id]);
 8003548:	4a0f      	ldr	r2, [pc, #60]	; (8003588 <BSP_UART_get_next_byte+0x98>)
 800354a:	56d3      	ldrsb	r3, [r2, r3]
  if ((int32_t)(IRQn) >= 0)
 800354c:	2b00      	cmp	r3, #0
 800354e:	db07      	blt.n	8003560 <BSP_UART_get_next_byte+0x70>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003550:	f003 011f 	and.w	r1, r3, #31
 8003554:	095b      	lsrs	r3, r3, #5
 8003556:	2201      	movs	r2, #1
 8003558:	408a      	lsls	r2, r1
 800355a:	490c      	ldr	r1, [pc, #48]	; (800358c <BSP_UART_get_next_byte+0x9c>)
 800355c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	return ret;
}
 8003560:	bd10      	pop	{r4, pc}
	assert(uart_id < UART_ID_NB);
 8003562:	4b0c      	ldr	r3, [pc, #48]	; (8003594 <BSP_UART_get_next_byte+0xa4>)
 8003564:	4a0c      	ldr	r2, [pc, #48]	; (8003598 <BSP_UART_get_next_byte+0xa8>)
 8003566:	21a5      	movs	r1, #165	; 0xa5
 8003568:	480c      	ldr	r0, [pc, #48]	; (800359c <BSP_UART_get_next_byte+0xac>)
 800356a:	f003 fbfb 	bl	8006d64 <__assert_func>
		buffer_rx_data_ready[uart_id] = false;
 800356e:	4a03      	ldr	r2, [pc, #12]	; (800357c <BSP_UART_get_next_byte+0x8c>)
 8003570:	2100      	movs	r1, #0
 8003572:	54d1      	strb	r1, [r2, r3]
 8003574:	e7e8      	b.n	8003548 <BSP_UART_get_next_byte+0x58>
		return 0;
 8003576:	2000      	movs	r0, #0
 8003578:	e7f2      	b.n	8003560 <BSP_UART_get_next_byte+0x70>
 800357a:	bf00      	nop
 800357c:	20000604 	.word	0x20000604
 8003580:	20000608 	.word	0x20000608
 8003584:	20000504 	.word	0x20000504
 8003588:	0800b0f8 	.word	0x0800b0f8
 800358c:	e000e100 	.word	0xe000e100
 8003590:	20000610 	.word	0x20000610
 8003594:	0800b05c 	.word	0x0800b05c
 8003598:	0800b0b8 	.word	0x0800b0b8
 800359c:	0800b074 	.word	0x0800b074

080035a0 <BSP_UART_putc>:
 *
 * @param	c : le caractere a envoyer
 * @param	uart_id UART1_ID, UART2_ID
 */
void BSP_UART_putc(uart_id_t uart_id, uint8_t c)
 {
 80035a0:	b530      	push	{r4, r5, lr}
 80035a2:	b083      	sub	sp, #12
 80035a4:	f88d 1007 	strb.w	r1, [sp, #7]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 80035a8:	2801      	cmp	r0, #1
 80035aa:	d805      	bhi.n	80035b8 <BSP_UART_putc+0x18>
	if(uart_initialized[uart_id])
 80035ac:	4604      	mov	r4, r0
 80035ae:	4b1b      	ldr	r3, [pc, #108]	; (800361c <BSP_UART_putc+0x7c>)
 80035b0:	5c1b      	ldrb	r3, [r3, r0]
 80035b2:	b953      	cbnz	r3, 80035ca <BSP_UART_putc+0x2a>
			NVIC_DisableIRQ(nvic_IRQ_array[uart_id]);
			state = HAL_UART_Transmit(&structure_handles[uart_id], &c, 1, UART_TIMEOUT);
			NVIC_EnableIRQ(nvic_IRQ_array[uart_id]);
		}while(state == HAL_BUSY);
	}
}
 80035b4:	b003      	add	sp, #12
 80035b6:	bd30      	pop	{r4, r5, pc}
	assert(uart_id < UART_ID_NB);
 80035b8:	4b19      	ldr	r3, [pc, #100]	; (8003620 <BSP_UART_putc+0x80>)
 80035ba:	4a1a      	ldr	r2, [pc, #104]	; (8003624 <BSP_UART_putc+0x84>)
 80035bc:	f240 110f 	movw	r1, #271	; 0x10f
 80035c0:	4819      	ldr	r0, [pc, #100]	; (8003628 <BSP_UART_putc+0x88>)
 80035c2:	f003 fbcf 	bl	8006d64 <__assert_func>
		}while(state == HAL_BUSY);
 80035c6:	2802      	cmp	r0, #2
 80035c8:	d1f4      	bne.n	80035b4 <BSP_UART_putc+0x14>
			NVIC_DisableIRQ(nvic_IRQ_array[uart_id]);
 80035ca:	4b18      	ldr	r3, [pc, #96]	; (800362c <BSP_UART_putc+0x8c>)
 80035cc:	571b      	ldrsb	r3, [r3, r4]
  if ((int32_t)(IRQn) >= 0)
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	db0c      	blt.n	80035ec <BSP_UART_putc+0x4c>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035d2:	f003 011f 	and.w	r1, r3, #31
 80035d6:	095b      	lsrs	r3, r3, #5
 80035d8:	2201      	movs	r2, #1
 80035da:	408a      	lsls	r2, r1
 80035dc:	3320      	adds	r3, #32
 80035de:	4914      	ldr	r1, [pc, #80]	; (8003630 <BSP_UART_putc+0x90>)
 80035e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80035e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80035e8:	f3bf 8f6f 	isb	sy
			state = HAL_UART_Transmit(&structure_handles[uart_id], &c, 1, UART_TIMEOUT);
 80035ec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80035f0:	2201      	movs	r2, #1
 80035f2:	f10d 0107 	add.w	r1, sp, #7
 80035f6:	480f      	ldr	r0, [pc, #60]	; (8003634 <BSP_UART_putc+0x94>)
 80035f8:	2594      	movs	r5, #148	; 0x94
 80035fa:	fb05 0004 	mla	r0, r5, r4, r0
 80035fe:	f003 f959 	bl	80068b4 <HAL_UART_Transmit>
			NVIC_EnableIRQ(nvic_IRQ_array[uart_id]);
 8003602:	4b0a      	ldr	r3, [pc, #40]	; (800362c <BSP_UART_putc+0x8c>)
 8003604:	571b      	ldrsb	r3, [r3, r4]
  if ((int32_t)(IRQn) >= 0)
 8003606:	2b00      	cmp	r3, #0
 8003608:	dbdd      	blt.n	80035c6 <BSP_UART_putc+0x26>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800360a:	f003 011f 	and.w	r1, r3, #31
 800360e:	095b      	lsrs	r3, r3, #5
 8003610:	2201      	movs	r2, #1
 8003612:	408a      	lsls	r2, r1
 8003614:	4906      	ldr	r1, [pc, #24]	; (8003630 <BSP_UART_putc+0x90>)
 8003616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
 800361a:	e7d4      	b.n	80035c6 <BSP_UART_putc+0x26>
 800361c:	20000744 	.word	0x20000744
 8003620:	0800b05c 	.word	0x0800b05c
 8003624:	0800b0d0 	.word	0x0800b0d0
 8003628:	0800b074 	.word	0x0800b074
 800362c:	0800b0f8 	.word	0x0800b0f8
 8003630:	e000e100 	.word	0xe000e100
 8003634:	2000061c 	.word	0x2000061c

08003638 <BSP_UART_init>:
 * 				USART2 : Rx=PA3 et Tx=PA2 		ou avec remap : Rx=PA15 et Tx=PA14	ou Rx=PB4 et Tx=PB3
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void BSP_UART_init(uart_id_t uart_id, uint32_t baudrate)
{
 8003638:	b570      	push	{r4, r5, r6, lr}
	assert(baudrate > 1000);
 800363a:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 800363e:	d962      	bls.n	8003706 <BSP_UART_init+0xce>
 8003640:	4605      	mov	r5, r0
	assert(uart_id < UART_ID_NB);
 8003642:	2801      	cmp	r0, #1
 8003644:	d866      	bhi.n	8003714 <BSP_UART_init+0xdc>

	buffer_rx_read_index[uart_id] = 0;
 8003646:	2300      	movs	r3, #0
 8003648:	4a3c      	ldr	r2, [pc, #240]	; (800373c <BSP_UART_init+0x104>)
 800364a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 800364e:	4a3c      	ldr	r2, [pc, #240]	; (8003740 <BSP_UART_init+0x108>)
 8003650:	5413      	strb	r3, [r2, r0]
	buffer_rx_data_ready[uart_id] = false;
 8003652:	4a3c      	ldr	r2, [pc, #240]	; (8003744 <BSP_UART_init+0x10c>)
 8003654:	5413      	strb	r3, [r2, r0]
		- OverSampling: enable
		- One bit sampling: disable
		- Prescaler: DIV1
		- Advance features: disabled
	*/
	structure_handles[uart_id].Instance = (USART_TypeDef*)instances_array[uart_id];
 8003656:	4a3c      	ldr	r2, [pc, #240]	; (8003748 <BSP_UART_init+0x110>)
 8003658:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 800365c:	483b      	ldr	r0, [pc, #236]	; (800374c <BSP_UART_init+0x114>)
 800365e:	2294      	movs	r2, #148	; 0x94
 8003660:	fb02 f205 	mul.w	r2, r2, r5
 8003664:	1884      	adds	r4, r0, r2
 8003666:	5086      	str	r6, [r0, r2]
	structure_handles[uart_id].Init.BaudRate = baudrate;
 8003668:	6061      	str	r1, [r4, #4]
	structure_handles[uart_id].Init.WordLength = UART_WORDLENGTH_8B;
 800366a:	60a3      	str	r3, [r4, #8]
	structure_handles[uart_id].Init.StopBits = UART_STOPBITS_1;
 800366c:	60e3      	str	r3, [r4, #12]
	structure_handles[uart_id].Init.Parity = UART_PARITY_NONE;
 800366e:	6123      	str	r3, [r4, #16]
	structure_handles[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003670:	61a3      	str	r3, [r4, #24]
	structure_handles[uart_id].Init.Mode = UART_MODE_TX_RX;
 8003672:	220c      	movs	r2, #12
 8003674:	6162      	str	r2, [r4, #20]
	structure_handles[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;
 8003676:	61e3      	str	r3, [r4, #28]
	structure_handles[uart_id].Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003678:	6223      	str	r3, [r4, #32]
	structure_handles[uart_id].Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800367a:	6263      	str	r3, [r4, #36]	; 0x24
	structure_handles[uart_id].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800367c:	62a3      	str	r3, [r4, #40]	; 0x28

	if (HAL_UART_Init(&structure_handles[uart_id]) != HAL_OK)
 800367e:	4620      	mov	r0, r4
 8003680:	f003 f9e6 	bl	8006a50 <HAL_UART_Init>
 8003684:	2800      	cmp	r0, #0
 8003686:	d14c      	bne.n	8003722 <BSP_UART_init+0xea>
	{
		Error_Handler();
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&structure_handles[uart_id], UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003688:	2100      	movs	r1, #0
 800368a:	4620      	mov	r0, r4
 800368c:	f003 fb20 	bl	8006cd0 <HAL_UARTEx_SetTxFifoThreshold>
 8003690:	2800      	cmp	r0, #0
 8003692:	d149      	bne.n	8003728 <BSP_UART_init+0xf0>
	{
		Error_Handler();
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&structure_handles[uart_id], UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003694:	2100      	movs	r1, #0
 8003696:	4620      	mov	r0, r4
 8003698:	f003 fb3f 	bl	8006d1a <HAL_UARTEx_SetRxFifoThreshold>
 800369c:	2800      	cmp	r0, #0
 800369e:	d146      	bne.n	800372e <BSP_UART_init+0xf6>
	{
		Error_Handler();
	}
	if (HAL_UARTEx_DisableFifoMode(&structure_handles[uart_id]) != HAL_OK)
 80036a0:	4620      	mov	r0, r4
 80036a2:	f003 faf6 	bl	8006c92 <HAL_UARTEx_DisableFifoMode>
 80036a6:	2800      	cmp	r0, #0
 80036a8:	d144      	bne.n	8003734 <BSP_UART_init+0xfc>
	{
		Error_Handler();
	}

	/* Interrupt Init */
	HAL_NVIC_SetPriority(nvic_IRQ_array[uart_id], 1, 1);
 80036aa:	4b29      	ldr	r3, [pc, #164]	; (8003750 <BSP_UART_init+0x118>)
 80036ac:	575e      	ldrsb	r6, [r3, r5]
 80036ae:	2201      	movs	r2, #1
 80036b0:	4611      	mov	r1, r2
 80036b2:	4630      	mov	r0, r6
 80036b4:	f000 ffb4 	bl	8004620 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_IRQ_array[uart_id]);
 80036b8:	4630      	mov	r0, r6
 80036ba:	f000 ffe5 	bl	8004688 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&structure_handles[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rÃ©ception d'un caractÃ¨re
 80036be:	4b20      	ldr	r3, [pc, #128]	; (8003740 <BSP_UART_init+0x108>)
 80036c0:	5d5b      	ldrb	r3, [r3, r5]
 80036c2:	eb03 13c5 	add.w	r3, r3, r5, lsl #7
 80036c6:	2201      	movs	r2, #1
 80036c8:	4922      	ldr	r1, [pc, #136]	; (8003754 <BSP_UART_init+0x11c>)
 80036ca:	4419      	add	r1, r3
 80036cc:	4620      	mov	r0, r4
 80036ce:	f003 fa91 	bl	8006bf4 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 80036d2:	4c21      	ldr	r4, [pc, #132]	; (8003758 <BSP_UART_init+0x120>)
 80036d4:	6820      	ldr	r0, [r4, #0]
 80036d6:	2300      	movs	r3, #0
 80036d8:	2202      	movs	r2, #2
 80036da:	4619      	mov	r1, r3
 80036dc:	6880      	ldr	r0, [r0, #8]
 80036de:	f004 fb25 	bl	8007d2c <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 80036e2:	6820      	ldr	r0, [r4, #0]
 80036e4:	2300      	movs	r3, #0
 80036e6:	2202      	movs	r2, #2
 80036e8:	4619      	mov	r1, r3
 80036ea:	68c0      	ldr	r0, [r0, #12]
 80036ec:	f004 fb1e 	bl	8007d2c <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 80036f0:	6820      	ldr	r0, [r4, #0]
 80036f2:	2300      	movs	r3, #0
 80036f4:	2202      	movs	r2, #2
 80036f6:	4619      	mov	r1, r3
 80036f8:	6840      	ldr	r0, [r0, #4]
 80036fa:	f004 fb17 	bl	8007d2c <setvbuf>

	uart_initialized[uart_id] = true;
 80036fe:	4b17      	ldr	r3, [pc, #92]	; (800375c <BSP_UART_init+0x124>)
 8003700:	2201      	movs	r2, #1
 8003702:	555a      	strb	r2, [r3, r5]
}
 8003704:	bd70      	pop	{r4, r5, r6, pc}
	assert(baudrate > 1000);
 8003706:	4b16      	ldr	r3, [pc, #88]	; (8003760 <BSP_UART_init+0x128>)
 8003708:	4a16      	ldr	r2, [pc, #88]	; (8003764 <BSP_UART_init+0x12c>)
 800370a:	f240 114b 	movw	r1, #331	; 0x14b
 800370e:	4816      	ldr	r0, [pc, #88]	; (8003768 <BSP_UART_init+0x130>)
 8003710:	f003 fb28 	bl	8006d64 <__assert_func>
	assert(uart_id < UART_ID_NB);
 8003714:	4b15      	ldr	r3, [pc, #84]	; (800376c <BSP_UART_init+0x134>)
 8003716:	4a13      	ldr	r2, [pc, #76]	; (8003764 <BSP_UART_init+0x12c>)
 8003718:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800371c:	4812      	ldr	r0, [pc, #72]	; (8003768 <BSP_UART_init+0x130>)
 800371e:	f003 fb21 	bl	8006d64 <__assert_func>
		Error_Handler();
 8003722:	f7ff fc75 	bl	8003010 <Error_Handler>
 8003726:	e7af      	b.n	8003688 <BSP_UART_init+0x50>
		Error_Handler();
 8003728:	f7ff fc72 	bl	8003010 <Error_Handler>
 800372c:	e7b2      	b.n	8003694 <BSP_UART_init+0x5c>
		Error_Handler();
 800372e:	f7ff fc6f 	bl	8003010 <Error_Handler>
 8003732:	e7b5      	b.n	80036a0 <BSP_UART_init+0x68>
		Error_Handler();
 8003734:	f7ff fc6c 	bl	8003010 <Error_Handler>
 8003738:	e7b7      	b.n	80036aa <BSP_UART_init+0x72>
 800373a:	bf00      	nop
 800373c:	20000608 	.word	0x20000608
 8003740:	20000610 	.word	0x20000610
 8003744:	20000604 	.word	0x20000604
 8003748:	0800b0f0 	.word	0x0800b0f0
 800374c:	2000061c 	.word	0x2000061c
 8003750:	0800b0f8 	.word	0x0800b0f8
 8003754:	20000504 	.word	0x20000504
 8003758:	20000010 	.word	0x20000010
 800375c:	20000744 	.word	0x20000744
 8003760:	0800b094 	.word	0x0800b094
 8003764:	0800b0e0 	.word	0x0800b0e0
 8003768:	0800b074 	.word	0x0800b074
 800376c:	0800b05c 	.word	0x0800b05c

08003770 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uart_handle)
{
 8003770:	b530      	push	{r4, r5, lr}
 8003772:	b099      	sub	sp, #100	; 0x64
 8003774:	4604      	mov	r4, r0
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003776:	2244      	movs	r2, #68	; 0x44
 8003778:	2100      	movs	r1, #0
 800377a:	a807      	add	r0, sp, #28
 800377c:	f003 fb54 	bl	8006e28 <memset>

	if(uart_handle->Instance==USART1)
 8003780:	6822      	ldr	r2, [r4, #0]
 8003782:	4b2f      	ldr	r3, [pc, #188]	; (8003840 <HAL_UART_MspInit+0xd0>)
 8003784:	429a      	cmp	r2, r3
 8003786:	d005      	beq.n	8003794 <HAL_UART_MspInit+0x24>
#endif
		/* UART1 clock enable */
		__HAL_RCC_USART1_CLK_ENABLE();
	}

	if(uart_handle->Instance==USART2)
 8003788:	6822      	ldr	r2, [r4, #0]
 800378a:	4b2e      	ldr	r3, [pc, #184]	; (8003844 <HAL_UART_MspInit+0xd4>)
 800378c:	429a      	cmp	r2, r3
 800378e:	d02c      	beq.n	80037ea <HAL_UART_MspInit+0x7a>
#endif

		/* UART2 clock enable */
		__HAL_RCC_USART2_CLK_ENABLE();
	}
}
 8003790:	b019      	add	sp, #100	; 0x64
 8003792:	bd30      	pop	{r4, r5, pc}
		PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003794:	2301      	movs	r3, #1
 8003796:	9307      	str	r3, [sp, #28]
		PeriphClkInit.Usart2ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003798:	2300      	movs	r3, #0
 800379a:	9309      	str	r3, [sp, #36]	; 0x24
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800379c:	a807      	add	r0, sp, #28
 800379e:	f001 fef5 	bl	800558c <HAL_RCCEx_PeriphCLKConfig>
 80037a2:	b9f8      	cbnz	r0, 80037e4 <HAL_UART_MspInit+0x74>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80037a4:	4d28      	ldr	r5, [pc, #160]	; (8003848 <HAL_UART_MspInit+0xd8>)
 80037a6:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80037a8:	f043 0301 	orr.w	r3, r3, #1
 80037ac:	64eb      	str	r3, [r5, #76]	; 0x4c
 80037ae:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80037b0:	f003 0301 	and.w	r3, r3, #1
 80037b4:	9303      	str	r3, [sp, #12]
 80037b6:	9b03      	ldr	r3, [sp, #12]
		BSP_GPIO_pin_config(GPIOA, GPIO_PIN_9|GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF7_USART1);
 80037b8:	2307      	movs	r3, #7
 80037ba:	9301      	str	r3, [sp, #4]
 80037bc:	2303      	movs	r3, #3
 80037be:	9300      	str	r3, [sp, #0]
 80037c0:	2300      	movs	r3, #0
 80037c2:	2202      	movs	r2, #2
 80037c4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80037c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037cc:	f7ff fb92 	bl	8002ef4 <BSP_GPIO_pin_config>
		__HAL_RCC_USART1_CLK_ENABLE();
 80037d0:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 80037d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037d6:	662b      	str	r3, [r5, #96]	; 0x60
 80037d8:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 80037da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037de:	9304      	str	r3, [sp, #16]
 80037e0:	9b04      	ldr	r3, [sp, #16]
 80037e2:	e7d1      	b.n	8003788 <HAL_UART_MspInit+0x18>
		  Error_Handler();
 80037e4:	f7ff fc14 	bl	8003010 <Error_Handler>
 80037e8:	e7dc      	b.n	80037a4 <HAL_UART_MspInit+0x34>
		PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80037ea:	2302      	movs	r3, #2
 80037ec:	9307      	str	r3, [sp, #28]
		PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80037ee:	2300      	movs	r3, #0
 80037f0:	9309      	str	r3, [sp, #36]	; 0x24
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037f2:	a807      	add	r0, sp, #28
 80037f4:	f001 feca 	bl	800558c <HAL_RCCEx_PeriphCLKConfig>
 80037f8:	b9f0      	cbnz	r0, 8003838 <HAL_UART_MspInit+0xc8>
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80037fa:	4c13      	ldr	r4, [pc, #76]	; (8003848 <HAL_UART_MspInit+0xd8>)
 80037fc:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80037fe:	f043 0301 	orr.w	r3, r3, #1
 8003802:	64e3      	str	r3, [r4, #76]	; 0x4c
 8003804:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003806:	f003 0301 	and.w	r3, r3, #1
 800380a:	9305      	str	r3, [sp, #20]
 800380c:	9b05      	ldr	r3, [sp, #20]
		BSP_GPIO_pin_config(GPIOA, GPIO_PIN_2 | GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_VERY_HIGH, GPIO_AF7_USART2);
 800380e:	2307      	movs	r3, #7
 8003810:	9301      	str	r3, [sp, #4]
 8003812:	2303      	movs	r3, #3
 8003814:	9300      	str	r3, [sp, #0]
 8003816:	2300      	movs	r3, #0
 8003818:	2202      	movs	r2, #2
 800381a:	210c      	movs	r1, #12
 800381c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003820:	f7ff fb68 	bl	8002ef4 <BSP_GPIO_pin_config>
		__HAL_RCC_USART2_CLK_ENABLE();
 8003824:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003826:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800382a:	65a3      	str	r3, [r4, #88]	; 0x58
 800382c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800382e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003832:	9306      	str	r3, [sp, #24]
 8003834:	9b06      	ldr	r3, [sp, #24]
}
 8003836:	e7ab      	b.n	8003790 <HAL_UART_MspInit+0x20>
		  Error_Handler();
 8003838:	f7ff fbea 	bl	8003010 <Error_Handler>
 800383c:	e7dd      	b.n	80037fa <HAL_UART_MspInit+0x8a>
 800383e:	bf00      	nop
 8003840:	40013800 	.word	0x40013800
 8003844:	40004400 	.word	0x40004400
 8003848:	40021000 	.word	0x40021000

0800384c <USART1_IRQHandler>:

	}
}

void USART1_IRQHandler(void)
{
 800384c:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&structure_handles[UART1_ID]);
 800384e:	4802      	ldr	r0, [pc, #8]	; (8003858 <USART1_IRQHandler+0xc>)
 8003850:	f002 f98e 	bl	8005b70 <HAL_UART_IRQHandler>
}
 8003854:	bd08      	pop	{r3, pc}
 8003856:	bf00      	nop
 8003858:	2000061c 	.word	0x2000061c

0800385c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 800385c:	b508      	push	{r3, lr}
	HAL_UART_IRQHandler(&structure_handles[UART2_ID]);
 800385e:	4802      	ldr	r0, [pc, #8]	; (8003868 <USART2_IRQHandler+0xc>)
 8003860:	f002 f986 	bl	8005b70 <HAL_UART_IRQHandler>
}
 8003864:	bd08      	pop	{r3, pc}
 8003866:	bf00      	nop
 8003868:	200006b0 	.word	0x200006b0

0800386c <HAL_UART_ErrorCallback>:
	callback_uart_rx[uart_id] = cb;
}

#define USART_FLAG_ERRORS (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE | USART_ISR_PE)
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800386c:	e002      	b.n	8003874 <HAL_UART_ErrorCallback+0x8>
	do{
		status = huart->Instance->ISR;
		if (status & USART_ISR_RXNE)
			trash = (uint8_t) (huart->Instance->RDR);
		if (status & USART_FLAG_ERRORS)
			huart->Instance->ICR = USART_FLAG_ERRORS;
 800386e:	210f      	movs	r1, #15
 8003870:	6211      	str	r1, [r2, #32]
	}while(status & USART_FLAG_ERRORS);
 8003872:	b14b      	cbz	r3, 8003888 <HAL_UART_ErrorCallback+0x1c>
		status = huart->Instance->ISR;
 8003874:	6802      	ldr	r2, [r0, #0]
 8003876:	69d3      	ldr	r3, [r2, #28]
		if (status & USART_ISR_RXNE)
 8003878:	f013 0f20 	tst.w	r3, #32
 800387c:	d000      	beq.n	8003880 <HAL_UART_ErrorCallback+0x14>
			trash = (uint8_t) (huart->Instance->RDR);
 800387e:	6a51      	ldr	r1, [r2, #36]	; 0x24
		if (status & USART_FLAG_ERRORS)
 8003880:	f013 030f 	ands.w	r3, r3, #15
 8003884:	d0f5      	beq.n	8003872 <HAL_UART_ErrorCallback+0x6>
 8003886:	e7f2      	b.n	800386e <HAL_UART_ErrorCallback+0x2>
}
 8003888:	4770      	bx	lr
	...

0800388c <HAL_UART_RxCpltCallback>:
 * @post La rÃ©ception en IT des prochains octets est rÃ©activÃ©e.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	uart_id_t uart_id;
	if (huart->Instance == USART1)
 800388c:	6803      	ldr	r3, [r0, #0]
 800388e:	4a17      	ldr	r2, [pc, #92]	; (80038ec <HAL_UART_RxCpltCallback+0x60>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d028      	beq.n	80038e6 <HAL_UART_RxCpltCallback+0x5a>
		uart_id = UART1_ID;
	else if (huart->Instance == USART2)
 8003894:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 8003898:	4293      	cmp	r3, r2
 800389a:	d000      	beq.n	800389e <HAL_UART_RxCpltCallback+0x12>
 800389c:	4770      	bx	lr
		uart_id = UART2_ID;
 800389e:	2201      	movs	r2, #1
{
 80038a0:	b510      	push	{r4, lr}
	else
		return;

	buffer_rx_data_ready[uart_id] = true;
 80038a2:	4614      	mov	r4, r2
 80038a4:	4b12      	ldr	r3, [pc, #72]	; (80038f0 <HAL_UART_RxCpltCallback+0x64>)
 80038a6:	2101      	movs	r1, #1
 80038a8:	5499      	strb	r1, [r3, r2]
	buffer_rx_write_index[uart_id] = (buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE;
 80038aa:	4812      	ldr	r0, [pc, #72]	; (80038f4 <HAL_UART_RxCpltCallback+0x68>)
 80038ac:	5c83      	ldrb	r3, [r0, r2]
 80038ae:	440b      	add	r3, r1
 80038b0:	4259      	negs	r1, r3
 80038b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038b6:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 80038ba:	bf58      	it	pl
 80038bc:	424b      	negpl	r3, r1
 80038be:	5483      	strb	r3, [r0, r2]
	if (callback_uart_rx[uart_id] != NULL)
 80038c0:	4b0d      	ldr	r3, [pc, #52]	; (80038f8 <HAL_UART_RxCpltCallback+0x6c>)
 80038c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038c6:	b103      	cbz	r3, 80038ca <HAL_UART_RxCpltCallback+0x3e>
		callback_uart_rx[uart_id]();
 80038c8:	4798      	blx	r3
	HAL_UART_Receive_IT(&structure_handles[uart_id], &buffer_rx[uart_id][buffer_rx_write_index[uart_id]], 1);//Activation de la rÃ©ception d'un caractÃ¨re
 80038ca:	4b0a      	ldr	r3, [pc, #40]	; (80038f4 <HAL_UART_RxCpltCallback+0x68>)
 80038cc:	5d1b      	ldrb	r3, [r3, r4]
 80038ce:	eb03 13c4 	add.w	r3, r3, r4, lsl #7
 80038d2:	2201      	movs	r2, #1
 80038d4:	4909      	ldr	r1, [pc, #36]	; (80038fc <HAL_UART_RxCpltCallback+0x70>)
 80038d6:	4419      	add	r1, r3
 80038d8:	4b09      	ldr	r3, [pc, #36]	; (8003900 <HAL_UART_RxCpltCallback+0x74>)
 80038da:	2094      	movs	r0, #148	; 0x94
 80038dc:	fb00 3004 	mla	r0, r0, r4, r3
 80038e0:	f003 f988 	bl	8006bf4 <HAL_UART_Receive_IT>
}
 80038e4:	bd10      	pop	{r4, pc}
		uart_id = UART1_ID;
 80038e6:	2200      	movs	r2, #0
 80038e8:	e7da      	b.n	80038a0 <HAL_UART_RxCpltCallback+0x14>
 80038ea:	bf00      	nop
 80038ec:	40013800 	.word	0x40013800
 80038f0:	20000604 	.word	0x20000604
 80038f4:	20000610 	.word	0x20000610
 80038f8:	20000614 	.word	0x20000614
 80038fc:	20000504 	.word	0x20000504
 8003900:	2000061c 	.word	0x2000061c

08003904 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8003904:	4b10      	ldr	r3, [pc, #64]	; (8003948 <HAL_InitTick+0x44>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	b90b      	cbnz	r3, 800390e <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800390a:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800390c:	4770      	bx	lr
{
 800390e:	b510      	push	{r4, lr}
 8003910:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003912:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003916:	fbb0 f3f3 	udiv	r3, r0, r3
 800391a:	4a0c      	ldr	r2, [pc, #48]	; (800394c <HAL_InitTick+0x48>)
 800391c:	6810      	ldr	r0, [r2, #0]
 800391e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003922:	f000 febf 	bl	80046a4 <HAL_SYSTICK_Config>
 8003926:	b968      	cbnz	r0, 8003944 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003928:	2c0f      	cmp	r4, #15
 800392a:	d901      	bls.n	8003930 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 800392c:	2001      	movs	r0, #1
 800392e:	e00a      	b.n	8003946 <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003930:	2200      	movs	r2, #0
 8003932:	4621      	mov	r1, r4
 8003934:	f04f 30ff 	mov.w	r0, #4294967295
 8003938:	f000 fe72 	bl	8004620 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800393c:	4b04      	ldr	r3, [pc, #16]	; (8003950 <HAL_InitTick+0x4c>)
 800393e:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8003940:	2000      	movs	r0, #0
 8003942:	e000      	b.n	8003946 <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8003944:	2001      	movs	r0, #1
}
 8003946:	bd10      	pop	{r4, pc}
 8003948:	20000008 	.word	0x20000008
 800394c:	20000004 	.word	0x20000004
 8003950:	2000000c 	.word	0x2000000c

08003954 <HAL_Init>:
{
 8003954:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003956:	2003      	movs	r0, #3
 8003958:	f000 fe50 	bl	80045fc <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800395c:	2000      	movs	r0, #0
 800395e:	f7ff ffd1 	bl	8003904 <HAL_InitTick>
 8003962:	b110      	cbz	r0, 800396a <HAL_Init+0x16>
    status = HAL_ERROR;
 8003964:	2401      	movs	r4, #1
}
 8003966:	4620      	mov	r0, r4
 8003968:	bd10      	pop	{r4, pc}
 800396a:	4604      	mov	r4, r0
    HAL_MspInit();
 800396c:	f7ff fb8a 	bl	8003084 <HAL_MspInit>
 8003970:	e7f9      	b.n	8003966 <HAL_Init+0x12>
	...

08003974 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003974:	4a03      	ldr	r2, [pc, #12]	; (8003984 <HAL_IncTick+0x10>)
 8003976:	6813      	ldr	r3, [r2, #0]
 8003978:	4903      	ldr	r1, [pc, #12]	; (8003988 <HAL_IncTick+0x14>)
 800397a:	6809      	ldr	r1, [r1, #0]
 800397c:	440b      	add	r3, r1
 800397e:	6013      	str	r3, [r2, #0]
}
 8003980:	4770      	bx	lr
 8003982:	bf00      	nop
 8003984:	20000b70 	.word	0x20000b70
 8003988:	20000008 	.word	0x20000008

0800398c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800398c:	4b01      	ldr	r3, [pc, #4]	; (8003994 <HAL_GetTick+0x8>)
 800398e:	6818      	ldr	r0, [r3, #0]
}
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop
 8003994:	20000b70 	.word	0x20000b70

08003998 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003998:	b538      	push	{r3, r4, r5, lr}
 800399a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800399c:	f7ff fff6 	bl	800398c <HAL_GetTick>
 80039a0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039a2:	f1b4 3fff 	cmp.w	r4, #4294967295
 80039a6:	d002      	beq.n	80039ae <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80039a8:	4b04      	ldr	r3, [pc, #16]	; (80039bc <HAL_Delay+0x24>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80039ae:	f7ff ffed 	bl	800398c <HAL_GetTick>
 80039b2:	1b40      	subs	r0, r0, r5
 80039b4:	42a0      	cmp	r0, r4
 80039b6:	d3fa      	bcc.n	80039ae <HAL_Delay+0x16>
  {
  }
}
 80039b8:	bd38      	pop	{r3, r4, r5, pc}
 80039ba:	bf00      	nop
 80039bc:	20000008 	.word	0x20000008

080039c0 <HAL_ADC_MspInit>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */
}
 80039c0:	4770      	bx	lr
	...

080039c4 <HAL_ADC_Init>:
{
 80039c4:	b530      	push	{r4, r5, lr}
 80039c6:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 80039c8:	2300      	movs	r3, #0
 80039ca:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 80039cc:	2800      	cmp	r0, #0
 80039ce:	f000 8106 	beq.w	8003bde <HAL_ADC_Init+0x21a>
 80039d2:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 80039d4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 80039d6:	b313      	cbz	r3, 8003a1e <HAL_ADC_Init+0x5a>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80039d8:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80039da:	689a      	ldr	r2, [r3, #8]
 80039dc:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 80039e0:	d005      	beq.n	80039ee <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80039e2:	689a      	ldr	r2, [r3, #8]
 80039e4:	f022 4220 	bic.w	r2, r2, #2684354560	; 0xa0000000
 80039e8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80039ec:	609a      	str	r2, [r3, #8]
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80039ee:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80039f0:	6893      	ldr	r3, [r2, #8]
 80039f2:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80039f6:	d11f      	bne.n	8003a38 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 80039f8:	6893      	ldr	r3, [r2, #8]
 80039fa:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80039fe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003a02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a06:	6093      	str	r3, [r2, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a08:	4b76      	ldr	r3, [pc, #472]	; (8003be4 <HAL_ADC_Init+0x220>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	099b      	lsrs	r3, r3, #6
 8003a0e:	4a76      	ldr	r2, [pc, #472]	; (8003be8 <HAL_ADC_Init+0x224>)
 8003a10:	fba2 2303 	umull	r2, r3, r2, r3
 8003a14:	099b      	lsrs	r3, r3, #6
 8003a16:	3301      	adds	r3, #1
 8003a18:	005b      	lsls	r3, r3, #1
 8003a1a:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003a1c:	e009      	b.n	8003a32 <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 8003a1e:	f7ff ffcf 	bl	80039c0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8003a22:	2300      	movs	r3, #0
 8003a24:	6623      	str	r3, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8003a26:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 8003a2a:	e7d5      	b.n	80039d8 <HAL_ADC_Init+0x14>
      wait_loop_index--;
 8003a2c:	9b01      	ldr	r3, [sp, #4]
 8003a2e:	3b01      	subs	r3, #1
 8003a30:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003a32:	9b01      	ldr	r3, [sp, #4]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d1f9      	bne.n	8003a2c <HAL_ADC_Init+0x68>
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003a38:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003a3a:	6893      	ldr	r3, [r2, #8]
 8003a3c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003a40:	d109      	bne.n	8003a56 <HAL_ADC_Init+0x92>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a42:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003a44:	f043 0310 	orr.w	r3, r3, #16
 8003a48:	65e3      	str	r3, [r4, #92]	; 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a4a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003a4c:	f043 0301 	orr.w	r3, r3, #1
 8003a50:	6623      	str	r3, [r4, #96]	; 0x60
    tmp_hal_status = HAL_ERROR;
 8003a52:	2001      	movs	r0, #1
 8003a54:	e000      	b.n	8003a58 <HAL_ADC_Init+0x94>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a56:	2000      	movs	r0, #0
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003a58:	6893      	ldr	r3, [r2, #8]
 8003a5a:	f013 0304 	ands.w	r3, r3, #4
 8003a5e:	d000      	beq.n	8003a62 <HAL_ADC_Init+0x9e>
 8003a60:	2301      	movs	r3, #1
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003a62:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8003a64:	f011 0f10 	tst.w	r1, #16
 8003a68:	f040 80b2 	bne.w	8003bd0 <HAL_ADC_Init+0x20c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	f040 80af 	bne.w	8003bd0 <HAL_ADC_Init+0x20c>
    ADC_STATE_CLR_SET(hadc->State,
 8003a72:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003a74:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003a78:	f043 0302 	orr.w	r3, r3, #2
 8003a7c:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a7e:	6893      	ldr	r3, [r2, #8]
 8003a80:	f013 0f01 	tst.w	r3, #1
 8003a84:	d115      	bne.n	8003ab2 <HAL_ADC_Init+0xee>
 8003a86:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f013 0301 	ands.w	r3, r3, #1
 8003a90:	d000      	beq.n	8003a94 <HAL_ADC_Init+0xd0>
 8003a92:	2301      	movs	r3, #1
 8003a94:	4a55      	ldr	r2, [pc, #340]	; (8003bec <HAL_ADC_Init+0x228>)
 8003a96:	6892      	ldr	r2, [r2, #8]
 8003a98:	f012 0201 	ands.w	r2, r2, #1
 8003a9c:	d000      	beq.n	8003aa0 <HAL_ADC_Init+0xdc>
 8003a9e:	2201      	movs	r2, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	d106      	bne.n	8003ab2 <HAL_ADC_Init+0xee>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003aa4:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003aa6:	4952      	ldr	r1, [pc, #328]	; (8003bf0 <HAL_ADC_Init+0x22c>)
 8003aa8:	688a      	ldr	r2, [r1, #8]
 8003aaa:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	608b      	str	r3, [r1, #8]
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003ab2:	7f62      	ldrb	r2, [r4, #29]
                 hadc->Init.Overrun                                                     |
 8003ab4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003ab6:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                 hadc->Init.DataAlign                                                   |
 8003aba:	68e2      	ldr	r2, [r4, #12]
                 hadc->Init.Overrun                                                     |
 8003abc:	4313      	orrs	r3, r2
                 hadc->Init.Resolution                                                  |
 8003abe:	68a2      	ldr	r2, [r4, #8]
                 hadc->Init.DataAlign                                                   |
 8003ac0:	4313      	orrs	r3, r2
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003ac2:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003ac6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003aca:	2a01      	cmp	r2, #1
 8003acc:	d051      	beq.n	8003b72 <HAL_ADC_Init+0x1ae>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003ace:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003ad0:	b122      	cbz	r2, 8003adc <HAL_ADC_Init+0x118>
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003ad2:	f402 7278 	and.w	r2, r2, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003ad6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8003ad8:	430a      	orrs	r2, r1
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003ada:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003adc:	6821      	ldr	r1, [r4, #0]
 8003ade:	68cd      	ldr	r5, [r1, #12]
 8003ae0:	4a44      	ldr	r2, [pc, #272]	; (8003bf4 <HAL_ADC_Init+0x230>)
 8003ae2:	402a      	ands	r2, r5
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	60cb      	str	r3, [r1, #12]
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003ae8:	6822      	ldr	r2, [r4, #0]
 8003aea:	6913      	ldr	r3, [r2, #16]
 8003aec:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003af0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003af2:	430b      	orrs	r3, r1
 8003af4:	6113      	str	r3, [r2, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003af6:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003af8:	6893      	ldr	r3, [r2, #8]
 8003afa:	f013 0308 	ands.w	r3, r3, #8
 8003afe:	d000      	beq.n	8003b02 <HAL_ADC_Init+0x13e>
 8003b00:	2301      	movs	r3, #1
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003b02:	bb3b      	cbnz	r3, 8003b54 <HAL_ADC_Init+0x190>
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003b04:	7f21      	ldrb	r1, [r4, #28]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003b06:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8003b0a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003b0c:	ea43 3181 	orr.w	r1, r3, r1, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003b10:	68d3      	ldr	r3, [r2, #12]
 8003b12:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b16:	f023 0302 	bic.w	r3, r3, #2
 8003b1a:	430b      	orrs	r3, r1
 8003b1c:	60d3      	str	r3, [r2, #12]
      if (hadc->Init.GainCompensation != 0UL)
 8003b1e:	6923      	ldr	r3, [r4, #16]
 8003b20:	b363      	cbz	r3, 8003b7c <HAL_ADC_Init+0x1b8>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003b22:	6822      	ldr	r2, [r4, #0]
 8003b24:	6913      	ldr	r3, [r2, #16]
 8003b26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b2a:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003b2c:	6822      	ldr	r2, [r4, #0]
 8003b2e:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8003b32:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003b36:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003b3a:	6921      	ldr	r1, [r4, #16]
 8003b3c:	430b      	orrs	r3, r1
 8003b3e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8003b42:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d027      	beq.n	8003b9a <HAL_ADC_Init+0x1d6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003b4a:	6822      	ldr	r2, [r4, #0]
 8003b4c:	6913      	ldr	r3, [r2, #16]
 8003b4e:	f023 0301 	bic.w	r3, r3, #1
 8003b52:	6113      	str	r3, [r2, #16]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003b54:	6963      	ldr	r3, [r4, #20]
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d031      	beq.n	8003bbe <HAL_ADC_Init+0x1fa>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003b5a:	6822      	ldr	r2, [r4, #0]
 8003b5c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003b5e:	f023 030f 	bic.w	r3, r3, #15
 8003b62:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003b64:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003b66:	f023 0303 	bic.w	r3, r3, #3
 8003b6a:	f043 0301 	orr.w	r3, r3, #1
 8003b6e:	65e3      	str	r3, [r4, #92]	; 0x5c
 8003b70:	e033      	b.n	8003bda <HAL_ADC_Init+0x216>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003b72:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003b74:	3a01      	subs	r2, #1
 8003b76:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8003b7a:	e7a8      	b.n	8003ace <HAL_ADC_Init+0x10a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003b7c:	6822      	ldr	r2, [r4, #0]
 8003b7e:	6913      	ldr	r3, [r2, #16]
 8003b80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b84:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003b86:	6822      	ldr	r2, [r4, #0]
 8003b88:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8003b8c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003b90:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003b94:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8003b98:	e7d3      	b.n	8003b42 <HAL_ADC_Init+0x17e>
        MODIFY_REG(hadc->Instance->CFGR2,
 8003b9a:	6821      	ldr	r1, [r4, #0]
 8003b9c:	690b      	ldr	r3, [r1, #16]
 8003b9e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003ba2:	f023 0304 	bic.w	r3, r3, #4
 8003ba6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003ba8:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8003baa:	432a      	orrs	r2, r5
 8003bac:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8003bae:	432a      	orrs	r2, r5
 8003bb0:	6d25      	ldr	r5, [r4, #80]	; 0x50
 8003bb2:	432a      	orrs	r2, r5
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	f043 0301 	orr.w	r3, r3, #1
 8003bba:	610b      	str	r3, [r1, #16]
 8003bbc:	e7ca      	b.n	8003b54 <HAL_ADC_Init+0x190>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003bbe:	6821      	ldr	r1, [r4, #0]
 8003bc0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8003bc2:	f023 030f 	bic.w	r3, r3, #15
 8003bc6:	6a22      	ldr	r2, [r4, #32]
 8003bc8:	3a01      	subs	r2, #1
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	630b      	str	r3, [r1, #48]	; 0x30
 8003bce:	e7c9      	b.n	8003b64 <HAL_ADC_Init+0x1a0>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bd0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003bd2:	f043 0310 	orr.w	r3, r3, #16
 8003bd6:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8003bd8:	2001      	movs	r0, #1
}
 8003bda:	b003      	add	sp, #12
 8003bdc:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8003bde:	2001      	movs	r0, #1
 8003be0:	e7fb      	b.n	8003bda <HAL_ADC_Init+0x216>
 8003be2:	bf00      	nop
 8003be4:	20000004 	.word	0x20000004
 8003be8:	053e2d63 	.word	0x053e2d63
 8003bec:	50000100 	.word	0x50000100
 8003bf0:	50000300 	.word	0x50000300
 8003bf4:	fff04007 	.word	0xfff04007

08003bf8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003bf8:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003bfa:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8003bfc:	f7ff f8dc 	bl	8002db8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003c00:	bd08      	pop	{r3, pc}

08003c02 <HAL_ADC_LevelOutOfWindowCallback>:
}
 8003c02:	4770      	bx	lr

08003c04 <HAL_ADC_ErrorCallback>:
}
 8003c04:	4770      	bx	lr
	...

08003c08 <HAL_ADC_IRQHandler>:
{
 8003c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c0a:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003c0c:	6803      	ldr	r3, [r0, #0]
 8003c0e:	681f      	ldr	r7, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003c10:	685d      	ldr	r5, [r3, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003c12:	4ba0      	ldr	r3, [pc, #640]	; (8003e94 <HAL_ADC_IRQHandler+0x28c>)
 8003c14:	689e      	ldr	r6, [r3, #8]
 8003c16:	f006 061f 	and.w	r6, r6, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003c1a:	f017 0f02 	tst.w	r7, #2
 8003c1e:	d010      	beq.n	8003c42 <HAL_ADC_IRQHandler+0x3a>
 8003c20:	f015 0f02 	tst.w	r5, #2
 8003c24:	d00d      	beq.n	8003c42 <HAL_ADC_IRQHandler+0x3a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c26:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003c28:	f013 0f10 	tst.w	r3, #16
 8003c2c:	d103      	bne.n	8003c36 <HAL_ADC_IRQHandler+0x2e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003c2e:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003c30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003c34:	65c3      	str	r3, [r0, #92]	; 0x5c
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003c36:	4620      	mov	r0, r4
 8003c38:	f000 fcde 	bl	80045f8 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003c3c:	6823      	ldr	r3, [r4, #0]
 8003c3e:	2202      	movs	r2, #2
 8003c40:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003c42:	f017 0f04 	tst.w	r7, #4
 8003c46:	d002      	beq.n	8003c4e <HAL_ADC_IRQHandler+0x46>
 8003c48:	f015 0f04 	tst.w	r5, #4
 8003c4c:	d105      	bne.n	8003c5a <HAL_ADC_IRQHandler+0x52>
 8003c4e:	f017 0f08 	tst.w	r7, #8
 8003c52:	d04a      	beq.n	8003cea <HAL_ADC_IRQHandler+0xe2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003c54:	f015 0f08 	tst.w	r5, #8
 8003c58:	d047      	beq.n	8003cea <HAL_ADC_IRQHandler+0xe2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c5a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003c5c:	f013 0f10 	tst.w	r3, #16
 8003c60:	d103      	bne.n	8003c6a <HAL_ADC_IRQHandler+0x62>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c62:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003c64:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c68:	65e3      	str	r3, [r4, #92]	; 0x5c
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003c6a:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003c6c:	68da      	ldr	r2, [r3, #12]
 8003c6e:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8003c72:	d134      	bne.n	8003cde <HAL_ADC_IRQHandler+0xd6>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c74:	4a88      	ldr	r2, [pc, #544]	; (8003e98 <HAL_ADC_IRQHandler+0x290>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d009      	beq.n	8003c8e <HAL_ADC_IRQHandler+0x86>
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d009      	beq.n	8003c94 <HAL_ADC_IRQHandler+0x8c>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c80:	b146      	cbz	r6, 8003c94 <HAL_ADC_IRQHandler+0x8c>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003c82:	2e05      	cmp	r6, #5
 8003c84:	d006      	beq.n	8003c94 <HAL_ADC_IRQHandler+0x8c>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003c86:	2e09      	cmp	r6, #9
 8003c88:	d004      	beq.n	8003c94 <HAL_ADC_IRQHandler+0x8c>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003c8a:	68d2      	ldr	r2, [r2, #12]
 8003c8c:	e003      	b.n	8003c96 <HAL_ADC_IRQHandler+0x8e>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c8e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8003c92:	e7f3      	b.n	8003c7c <HAL_ADC_IRQHandler+0x74>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003c94:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003c96:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8003c9a:	d120      	bne.n	8003cde <HAL_ADC_IRQHandler+0xd6>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	f012 0f08 	tst.w	r2, #8
 8003ca2:	d01c      	beq.n	8003cde <HAL_ADC_IRQHandler+0xd6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003ca4:	689a      	ldr	r2, [r3, #8]
 8003ca6:	f012 0f04 	tst.w	r2, #4
 8003caa:	d110      	bne.n	8003cce <HAL_ADC_IRQHandler+0xc6>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003cac:	685a      	ldr	r2, [r3, #4]
 8003cae:	f022 020c 	bic.w	r2, r2, #12
 8003cb2:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003cb4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003cb6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003cba:	65e3      	str	r3, [r4, #92]	; 0x5c
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003cbc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003cbe:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003cc2:	d10c      	bne.n	8003cde <HAL_ADC_IRQHandler+0xd6>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003cc4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003cc6:	f043 0301 	orr.w	r3, r3, #1
 8003cca:	65e3      	str	r3, [r4, #92]	; 0x5c
 8003ccc:	e007      	b.n	8003cde <HAL_ADC_IRQHandler+0xd6>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cce:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003cd0:	f043 0310 	orr.w	r3, r3, #16
 8003cd4:	65e3      	str	r3, [r4, #92]	; 0x5c
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cd6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003cd8:	f043 0301 	orr.w	r3, r3, #1
 8003cdc:	6623      	str	r3, [r4, #96]	; 0x60
    HAL_ADC_ConvCpltCallback(hadc);
 8003cde:	4620      	mov	r0, r4
 8003ce0:	f7ff f85c 	bl	8002d9c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003ce4:	6823      	ldr	r3, [r4, #0]
 8003ce6:	220c      	movs	r2, #12
 8003ce8:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003cea:	f017 0f20 	tst.w	r7, #32
 8003cee:	d002      	beq.n	8003cf6 <HAL_ADC_IRQHandler+0xee>
 8003cf0:	f015 0f20 	tst.w	r5, #32
 8003cf4:	d105      	bne.n	8003d02 <HAL_ADC_IRQHandler+0xfa>
 8003cf6:	f017 0f40 	tst.w	r7, #64	; 0x40
 8003cfa:	d05c      	beq.n	8003db6 <HAL_ADC_IRQHandler+0x1ae>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003cfc:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003d00:	d059      	beq.n	8003db6 <HAL_ADC_IRQHandler+0x1ae>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d02:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003d04:	f013 0f10 	tst.w	r3, #16
 8003d08:	d103      	bne.n	8003d12 <HAL_ADC_IRQHandler+0x10a>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003d0a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003d0c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003d10:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003d12:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003d14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d16:	f412 7fc0 	tst.w	r2, #384	; 0x180
 8003d1a:	d112      	bne.n	8003d42 <HAL_ADC_IRQHandler+0x13a>
 8003d1c:	2101      	movs	r1, #1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003d1e:	68da      	ldr	r2, [r3, #12]
 8003d20:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8003d24:	d10f      	bne.n	8003d46 <HAL_ADC_IRQHandler+0x13e>
 8003d26:	2001      	movs	r0, #1
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003d28:	4a5b      	ldr	r2, [pc, #364]	; (8003e98 <HAL_ADC_IRQHandler+0x290>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d00d      	beq.n	8003d4a <HAL_ADC_IRQHandler+0x142>
 8003d2e:	461a      	mov	r2, r3
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d00d      	beq.n	8003d50 <HAL_ADC_IRQHandler+0x148>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003d34:	b166      	cbz	r6, 8003d50 <HAL_ADC_IRQHandler+0x148>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003d36:	2e06      	cmp	r6, #6
 8003d38:	d00a      	beq.n	8003d50 <HAL_ADC_IRQHandler+0x148>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003d3a:	2e07      	cmp	r6, #7
 8003d3c:	d008      	beq.n	8003d50 <HAL_ADC_IRQHandler+0x148>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003d3e:	68d2      	ldr	r2, [r2, #12]
 8003d40:	e007      	b.n	8003d52 <HAL_ADC_IRQHandler+0x14a>
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003d42:	2100      	movs	r1, #0
 8003d44:	e7eb      	b.n	8003d1e <HAL_ADC_IRQHandler+0x116>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003d46:	2000      	movs	r0, #0
 8003d48:	e7ee      	b.n	8003d28 <HAL_ADC_IRQHandler+0x120>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003d4a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8003d4e:	e7ef      	b.n	8003d30 <HAL_ADC_IRQHandler+0x128>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003d50:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003d52:	b351      	cbz	r1, 8003daa <HAL_ADC_IRQHandler+0x1a2>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003d54:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8003d58:	d003      	beq.n	8003d62 <HAL_ADC_IRQHandler+0x15a>
 8003d5a:	b330      	cbz	r0, 8003daa <HAL_ADC_IRQHandler+0x1a2>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003d5c:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8003d60:	d123      	bne.n	8003daa <HAL_ADC_IRQHandler+0x1a2>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003d62:	6819      	ldr	r1, [r3, #0]
 8003d64:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003d68:	d01f      	beq.n	8003daa <HAL_ADC_IRQHandler+0x1a2>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003d6a:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 8003d6e:	d11c      	bne.n	8003daa <HAL_ADC_IRQHandler+0x1a2>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003d70:	689a      	ldr	r2, [r3, #8]
 8003d72:	f012 0f08 	tst.w	r2, #8
 8003d76:	d110      	bne.n	8003d9a <HAL_ADC_IRQHandler+0x192>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003d78:	685a      	ldr	r2, [r3, #4]
 8003d7a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003d7e:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003d80:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003d82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003d86:	65e3      	str	r3, [r4, #92]	; 0x5c
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003d88:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003d8a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003d8e:	d10c      	bne.n	8003daa <HAL_ADC_IRQHandler+0x1a2>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d90:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003d92:	f043 0301 	orr.w	r3, r3, #1
 8003d96:	65e3      	str	r3, [r4, #92]	; 0x5c
 8003d98:	e007      	b.n	8003daa <HAL_ADC_IRQHandler+0x1a2>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d9a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003d9c:	f043 0310 	orr.w	r3, r3, #16
 8003da0:	65e3      	str	r3, [r4, #92]	; 0x5c
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003da2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003da4:	f043 0301 	orr.w	r3, r3, #1
 8003da8:	6623      	str	r3, [r4, #96]	; 0x60
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003daa:	4620      	mov	r0, r4
 8003dac:	f000 fc20 	bl	80045f0 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003db0:	6823      	ldr	r3, [r4, #0]
 8003db2:	2260      	movs	r2, #96	; 0x60
 8003db4:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003db6:	f017 0f80 	tst.w	r7, #128	; 0x80
 8003dba:	d002      	beq.n	8003dc2 <HAL_ADC_IRQHandler+0x1ba>
 8003dbc:	f015 0f80 	tst.w	r5, #128	; 0x80
 8003dc0:	d12f      	bne.n	8003e22 <HAL_ADC_IRQHandler+0x21a>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003dc2:	f417 7f80 	tst.w	r7, #256	; 0x100
 8003dc6:	d002      	beq.n	8003dce <HAL_ADC_IRQHandler+0x1c6>
 8003dc8:	f415 7f80 	tst.w	r5, #256	; 0x100
 8003dcc:	d134      	bne.n	8003e38 <HAL_ADC_IRQHandler+0x230>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003dce:	f417 7f00 	tst.w	r7, #512	; 0x200
 8003dd2:	d002      	beq.n	8003dda <HAL_ADC_IRQHandler+0x1d2>
 8003dd4:	f415 7f00 	tst.w	r5, #512	; 0x200
 8003dd8:	d13a      	bne.n	8003e50 <HAL_ADC_IRQHandler+0x248>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003dda:	f017 0f10 	tst.w	r7, #16
 8003dde:	d019      	beq.n	8003e14 <HAL_ADC_IRQHandler+0x20c>
 8003de0:	f015 0f10 	tst.w	r5, #16
 8003de4:	d016      	beq.n	8003e14 <HAL_ADC_IRQHandler+0x20c>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003de6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003de8:	b133      	cbz	r3, 8003df8 <HAL_ADC_IRQHandler+0x1f0>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003dea:	2e00      	cmp	r6, #0
 8003dec:	d03c      	beq.n	8003e68 <HAL_ADC_IRQHandler+0x260>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003dee:	4b29      	ldr	r3, [pc, #164]	; (8003e94 <HAL_ADC_IRQHandler+0x28c>)
 8003df0:	689b      	ldr	r3, [r3, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003df2:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 8003df6:	d00a      	beq.n	8003e0e <HAL_ADC_IRQHandler+0x206>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003df8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003dfa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003dfe:	65e3      	str	r3, [r4, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003e00:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003e02:	f043 0302 	orr.w	r3, r3, #2
 8003e06:	6623      	str	r3, [r4, #96]	; 0x60
      HAL_ADC_ErrorCallback(hadc);
 8003e08:	4620      	mov	r0, r4
 8003e0a:	f7ff fefb 	bl	8003c04 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003e0e:	6823      	ldr	r3, [r4, #0]
 8003e10:	2210      	movs	r2, #16
 8003e12:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003e14:	f417 6f80 	tst.w	r7, #1024	; 0x400
 8003e18:	d002      	beq.n	8003e20 <HAL_ADC_IRQHandler+0x218>
 8003e1a:	f415 6f80 	tst.w	r5, #1024	; 0x400
 8003e1e:	d129      	bne.n	8003e74 <HAL_ADC_IRQHandler+0x26c>
}
 8003e20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003e22:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003e24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e28:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003e2a:	4620      	mov	r0, r4
 8003e2c:	f7ff fee9 	bl	8003c02 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003e30:	6823      	ldr	r3, [r4, #0]
 8003e32:	2280      	movs	r2, #128	; 0x80
 8003e34:	601a      	str	r2, [r3, #0]
 8003e36:	e7c4      	b.n	8003dc2 <HAL_ADC_IRQHandler+0x1ba>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003e38:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003e3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e3e:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003e40:	4620      	mov	r0, r4
 8003e42:	f000 fbd7 	bl	80045f4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003e46:	6823      	ldr	r3, [r4, #0]
 8003e48:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e4c:	601a      	str	r2, [r3, #0]
 8003e4e:	e7be      	b.n	8003dce <HAL_ADC_IRQHandler+0x1c6>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003e50:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003e52:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e56:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003e58:	4620      	mov	r0, r4
 8003e5a:	f000 fbcc 	bl	80045f6 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003e5e:	6823      	ldr	r3, [r4, #0]
 8003e60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e64:	601a      	str	r2, [r3, #0]
 8003e66:	e7b8      	b.n	8003dda <HAL_ADC_IRQHandler+0x1d2>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003e68:	6823      	ldr	r3, [r4, #0]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	f013 0f01 	tst.w	r3, #1
 8003e70:	d0cd      	beq.n	8003e0e <HAL_ADC_IRQHandler+0x206>
 8003e72:	e7c1      	b.n	8003df8 <HAL_ADC_IRQHandler+0x1f0>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003e74:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003e76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e7a:	65e3      	str	r3, [r4, #92]	; 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003e7c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003e7e:	f043 0308 	orr.w	r3, r3, #8
 8003e82:	6623      	str	r3, [r4, #96]	; 0x60
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003e84:	6823      	ldr	r3, [r4, #0]
 8003e86:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e8a:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003e8c:	4620      	mov	r0, r4
 8003e8e:	f000 fbb0 	bl	80045f2 <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 8003e92:	e7c5      	b.n	8003e20 <HAL_ADC_IRQHandler+0x218>
 8003e94:	50000300 	.word	0x50000300
 8003e98:	50000100 	.word	0x50000100

08003e9c <ADC_DMAConvCplt>:
{
 8003e9c:	b508      	push	{r3, lr}
 8003e9e:	4603      	mov	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ea0:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003ea2:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8003ea4:	f012 0f50 	tst.w	r2, #80	; 0x50
 8003ea8:	d130      	bne.n	8003f0c <ADC_DMAConvCplt+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003eaa:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003eac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003eb0:	65c3      	str	r3, [r0, #92]	; 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003eb2:	6803      	ldr	r3, [r0, #0]
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	f012 0f08 	tst.w	r2, #8
 8003eba:	d014      	beq.n	8003ee6 <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003ebc:	68da      	ldr	r2, [r3, #12]
 8003ebe:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8003ec2:	d120      	bne.n	8003f06 <ADC_DMAConvCplt+0x6a>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8003eca:	d11c      	bne.n	8003f06 <ADC_DMAConvCplt+0x6a>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003ecc:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003ece:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ed2:	65c3      	str	r3, [r0, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003ed4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003ed6:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003eda:	d114      	bne.n	8003f06 <ADC_DMAConvCplt+0x6a>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003edc:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003ede:	f043 0301 	orr.w	r3, r3, #1
 8003ee2:	65c3      	str	r3, [r0, #92]	; 0x5c
 8003ee4:	e00f      	b.n	8003f06 <ADC_DMAConvCplt+0x6a>
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	f013 0f02 	tst.w	r3, #2
 8003eec:	d10b      	bne.n	8003f06 <ADC_DMAConvCplt+0x6a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003eee:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003ef0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ef4:	65c3      	str	r3, [r0, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003ef6:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003ef8:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003efc:	d103      	bne.n	8003f06 <ADC_DMAConvCplt+0x6a>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003efe:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003f00:	f043 0301 	orr.w	r3, r3, #1
 8003f04:	65c3      	str	r3, [r0, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8003f06:	f7fe ff49 	bl	8002d9c <HAL_ADC_ConvCpltCallback>
}
 8003f0a:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003f0c:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8003f0e:	f012 0f10 	tst.w	r2, #16
 8003f12:	d104      	bne.n	8003f1e <ADC_DMAConvCplt+0x82>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003f14:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8003f16:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003f18:	4618      	mov	r0, r3
 8003f1a:	4790      	blx	r2
}
 8003f1c:	e7f5      	b.n	8003f0a <ADC_DMAConvCplt+0x6e>
      HAL_ADC_ErrorCallback(hadc);
 8003f1e:	f7ff fe71 	bl	8003c04 <HAL_ADC_ErrorCallback>
 8003f22:	e7f2      	b.n	8003f0a <ADC_DMAConvCplt+0x6e>

08003f24 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003f24:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f26:	6a80      	ldr	r0, [r0, #40]	; 0x28

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003f28:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003f2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f2e:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003f30:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8003f32:	f043 0304 	orr.w	r3, r3, #4
 8003f36:	6603      	str	r3, [r0, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003f38:	f7ff fe64 	bl	8003c04 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f3c:	bd08      	pop	{r3, pc}
	...

08003f40 <HAL_ADC_ConfigChannel>:
{
 8003f40:	b4f0      	push	{r4, r5, r6, r7}
 8003f42:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8003f44:	2200      	movs	r2, #0
 8003f46:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8003f48:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 8003f4c:	2a01      	cmp	r2, #1
 8003f4e:	f000 8256 	beq.w	80043fe <HAL_ADC_ConfigChannel+0x4be>
 8003f52:	4603      	mov	r3, r0
 8003f54:	2201      	movs	r2, #1
 8003f56:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f5a:	6806      	ldr	r6, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f5c:	68b0      	ldr	r0, [r6, #8]
 8003f5e:	f010 0f04 	tst.w	r0, #4
 8003f62:	d00a      	beq.n	8003f7a <HAL_ADC_ConfigChannel+0x3a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f64:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003f66:	f042 0220 	orr.w	r2, r2, #32
 8003f6a:	65da      	str	r2, [r3, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8003f6c:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 8003f74:	b002      	add	sp, #8
 8003f76:	bcf0      	pop	{r4, r5, r6, r7}
 8003f78:	4770      	bx	lr
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003f7a:	684d      	ldr	r5, [r1, #4]
 8003f7c:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003f7e:	3630      	adds	r6, #48	; 0x30
 8003f80:	0a2a      	lsrs	r2, r5, #8
 8003f82:	0092      	lsls	r2, r2, #2
 8003f84:	f002 020c 	and.w	r2, r2, #12
  MODIFY_REG(*preg,
 8003f88:	58b0      	ldr	r0, [r6, r2]
 8003f8a:	f005 051f 	and.w	r5, r5, #31
 8003f8e:	271f      	movs	r7, #31
 8003f90:	40af      	lsls	r7, r5
 8003f92:	ea20 0007 	bic.w	r0, r0, r7
 8003f96:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8003f9a:	40ac      	lsls	r4, r5
 8003f9c:	4320      	orrs	r0, r4
 8003f9e:	50b0      	str	r0, [r6, r2]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003fa0:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003fa2:	6882      	ldr	r2, [r0, #8]
 8003fa4:	f012 0204 	ands.w	r2, r2, #4
 8003fa8:	d000      	beq.n	8003fac <HAL_ADC_ConfigChannel+0x6c>
 8003faa:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003fac:	6884      	ldr	r4, [r0, #8]
 8003fae:	f014 0408 	ands.w	r4, r4, #8
 8003fb2:	d000      	beq.n	8003fb6 <HAL_ADC_ConfigChannel+0x76>
 8003fb4:	2401      	movs	r4, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003fb6:	2a00      	cmp	r2, #0
 8003fb8:	d14d      	bne.n	8004056 <HAL_ADC_ConfigChannel+0x116>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003fba:	2c00      	cmp	r4, #0
 8003fbc:	d14b      	bne.n	8004056 <HAL_ADC_ConfigChannel+0x116>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003fbe:	688d      	ldr	r5, [r1, #8]
 8003fc0:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
 8003fc4:	d07e      	beq.n	80040c4 <HAL_ADC_ConfigChannel+0x184>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003fc6:	680f      	ldr	r7, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003fc8:	3014      	adds	r0, #20
 8003fca:	0e7a      	lsrs	r2, r7, #25
 8003fcc:	0092      	lsls	r2, r2, #2
 8003fce:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8003fd2:	5886      	ldr	r6, [r0, r2]
 8003fd4:	f3c7 5704 	ubfx	r7, r7, #20, #5
 8003fd8:	f04f 0c07 	mov.w	ip, #7
 8003fdc:	fa0c fc07 	lsl.w	ip, ip, r7
 8003fe0:	ea26 060c 	bic.w	r6, r6, ip
 8003fe4:	40bd      	lsls	r5, r7
 8003fe6:	4335      	orrs	r5, r6
 8003fe8:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003fea:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003fec:	6942      	ldr	r2, [r0, #20]
 8003fee:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003ff2:	6142      	str	r2, [r0, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003ff4:	694d      	ldr	r5, [r1, #20]
 8003ff6:	6818      	ldr	r0, [r3, #0]
 8003ff8:	68c2      	ldr	r2, [r0, #12]
 8003ffa:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003ffe:	0052      	lsls	r2, r2, #1
 8004000:	fa05 f202 	lsl.w	r2, r5, r2
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004004:	690e      	ldr	r6, [r1, #16]
 8004006:	2e04      	cmp	r6, #4
 8004008:	d074      	beq.n	80040f4 <HAL_ADC_ConfigChannel+0x1b4>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800400a:	3060      	adds	r0, #96	; 0x60
  MODIFY_REG(*preg,
 800400c:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 8004010:	4da6      	ldr	r5, [pc, #664]	; (80042ac <HAL_ADC_ConfigChannel+0x36c>)
 8004012:	403d      	ands	r5, r7
 8004014:	680f      	ldr	r7, [r1, #0]
 8004016:	f007 47f8 	and.w	r7, r7, #2080374784	; 0x7c000000
 800401a:	433a      	orrs	r2, r7
 800401c:	4315      	orrs	r5, r2
 800401e:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8004022:	f840 5026 	str.w	r5, [r0, r6, lsl #2]
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	690e      	ldr	r6, [r1, #16]
 800402a:	6988      	ldr	r0, [r1, #24]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800402c:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 800402e:	f852 5026 	ldr.w	r5, [r2, r6, lsl #2]
 8004032:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 8004036:	4328      	orrs	r0, r5
 8004038:	f842 0026 	str.w	r0, [r2, r6, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	690d      	ldr	r5, [r1, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004040:	7f08      	ldrb	r0, [r1, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004042:	2801      	cmp	r0, #1
 8004044:	d053      	beq.n	80040ee <HAL_ADC_ConfigChannel+0x1ae>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004046:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 8004048:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800404c:	f020 7000 	bic.w	r0, r0, #33554432	; 0x2000000
 8004050:	4304      	orrs	r4, r0
 8004052:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004056:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004058:	6882      	ldr	r2, [r0, #8]
 800405a:	f012 0f01 	tst.w	r2, #1
 800405e:	d116      	bne.n	800408e <HAL_ADC_ConfigChannel+0x14e>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004060:	680a      	ldr	r2, [r1, #0]
 8004062:	68cd      	ldr	r5, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8004064:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 8004068:	f3c2 0612 	ubfx	r6, r2, #0, #19
 800406c:	ea24 0406 	bic.w	r4, r4, r6
 8004070:	f005 0618 	and.w	r6, r5, #24
 8004074:	4d8e      	ldr	r5, [pc, #568]	; (80042b0 <HAL_ADC_ConfigChannel+0x370>)
 8004076:	40f5      	lsrs	r5, r6
 8004078:	402a      	ands	r2, r5
 800407a:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800407e:	4322      	orrs	r2, r4
 8004080:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004084:	68c8      	ldr	r0, [r1, #12]
 8004086:	4a8b      	ldr	r2, [pc, #556]	; (80042b4 <HAL_ADC_ConfigChannel+0x374>)
 8004088:	4290      	cmp	r0, r2
 800408a:	f000 809b 	beq.w	80041c4 <HAL_ADC_ConfigChannel+0x284>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800408e:	680a      	ldr	r2, [r1, #0]
 8004090:	4989      	ldr	r1, [pc, #548]	; (80042b8 <HAL_ADC_ConfigChannel+0x378>)
 8004092:	420a      	tst	r2, r1
 8004094:	f000 81ab 	beq.w	80043ee <HAL_ADC_ConfigChannel+0x4ae>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004098:	4988      	ldr	r1, [pc, #544]	; (80042bc <HAL_ADC_ConfigChannel+0x37c>)
 800409a:	6889      	ldr	r1, [r1, #8]
 800409c:	f001 70e0 	and.w	r0, r1, #29360128	; 0x1c00000
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80040a0:	4c87      	ldr	r4, [pc, #540]	; (80042c0 <HAL_ADC_ConfigChannel+0x380>)
 80040a2:	42a2      	cmp	r2, r4
 80040a4:	f000 815a 	beq.w	800435c <HAL_ADC_ConfigChannel+0x41c>
 80040a8:	4c86      	ldr	r4, [pc, #536]	; (80042c4 <HAL_ADC_ConfigChannel+0x384>)
 80040aa:	42a2      	cmp	r2, r4
 80040ac:	f000 8156 	beq.w	800435c <HAL_ADC_ConfigChannel+0x41c>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80040b0:	4c85      	ldr	r4, [pc, #532]	; (80042c8 <HAL_ADC_ConfigChannel+0x388>)
 80040b2:	42a2      	cmp	r2, r4
 80040b4:	f000 8178 	beq.w	80043a8 <HAL_ADC_ConfigChannel+0x468>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80040b8:	4c84      	ldr	r4, [pc, #528]	; (80042cc <HAL_ADC_ConfigChannel+0x38c>)
 80040ba:	42a2      	cmp	r2, r4
 80040bc:	f000 8186 	beq.w	80043cc <HAL_ADC_ConfigChannel+0x48c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040c0:	2000      	movs	r0, #0
 80040c2:	e754      	b.n	8003f6e <HAL_ADC_ConfigChannel+0x2e>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80040c4:	680d      	ldr	r5, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80040c6:	3014      	adds	r0, #20
 80040c8:	0e6a      	lsrs	r2, r5, #25
 80040ca:	0092      	lsls	r2, r2, #2
 80040cc:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 80040d0:	5886      	ldr	r6, [r0, r2]
 80040d2:	f3c5 5504 	ubfx	r5, r5, #20, #5
 80040d6:	2707      	movs	r7, #7
 80040d8:	fa07 f505 	lsl.w	r5, r7, r5
 80040dc:	ea26 0505 	bic.w	r5, r6, r5
 80040e0:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80040e2:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80040e4:	6942      	ldr	r2, [r0, #20]
 80040e6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80040ea:	6142      	str	r2, [r0, #20]
}
 80040ec:	e782      	b.n	8003ff4 <HAL_ADC_ConfigChannel+0xb4>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80040ee:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 80040f2:	e7a8      	b.n	8004046 <HAL_ADC_ConfigChannel+0x106>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80040f4:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80040f6:	6e04      	ldr	r4, [r0, #96]	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80040f8:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80040fc:	680a      	ldr	r2, [r1, #0]
 80040fe:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8004102:	bb85      	cbnz	r5, 8004166 <HAL_ADC_ConfigChannel+0x226>
 8004104:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004108:	4294      	cmp	r4, r2
 800410a:	d034      	beq.n	8004176 <HAL_ADC_ConfigChannel+0x236>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800410c:	681c      	ldr	r4, [r3, #0]
 800410e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004110:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8004112:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004116:	680a      	ldr	r2, [r1, #0]
 8004118:	f3c2 0512 	ubfx	r5, r2, #0, #19
 800411c:	bb85      	cbnz	r5, 8004180 <HAL_ADC_ConfigChannel+0x240>
 800411e:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004122:	4290      	cmp	r0, r2
 8004124:	d034      	beq.n	8004190 <HAL_ADC_ConfigChannel+0x250>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004126:	681c      	ldr	r4, [r3, #0]
 8004128:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800412a:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800412c:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004130:	680a      	ldr	r2, [r1, #0]
 8004132:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8004136:	bb85      	cbnz	r5, 800419a <HAL_ADC_ConfigChannel+0x25a>
 8004138:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800413c:	4290      	cmp	r0, r2
 800413e:	d034      	beq.n	80041aa <HAL_ADC_ConfigChannel+0x26a>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004140:	681c      	ldr	r4, [r3, #0]
 8004142:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8004144:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8004146:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800414a:	680a      	ldr	r2, [r1, #0]
 800414c:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8004150:	bb85      	cbnz	r5, 80041b4 <HAL_ADC_ConfigChannel+0x274>
 8004152:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004156:	4290      	cmp	r0, r2
 8004158:	f47f af7d 	bne.w	8004056 <HAL_ADC_ConfigChannel+0x116>
  MODIFY_REG(*preg,
 800415c:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800415e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004162:	66e2      	str	r2, [r4, #108]	; 0x6c
}
 8004164:	e777      	b.n	8004056 <HAL_ADC_ConfigChannel+0x116>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004166:	fa92 f2a2 	rbit	r2, r2
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800416a:	b112      	cbz	r2, 8004172 <HAL_ADC_ConfigChannel+0x232>
  {
    return 32U;
  }
  return __builtin_clz(value);
 800416c:	fab2 f282 	clz	r2, r2
 8004170:	e7ca      	b.n	8004108 <HAL_ADC_ConfigChannel+0x1c8>
    return 32U;
 8004172:	2220      	movs	r2, #32
 8004174:	e7c8      	b.n	8004108 <HAL_ADC_ConfigChannel+0x1c8>
  MODIFY_REG(*preg,
 8004176:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8004178:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800417c:	6602      	str	r2, [r0, #96]	; 0x60
}
 800417e:	e7c5      	b.n	800410c <HAL_ADC_ConfigChannel+0x1cc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004180:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8004184:	b112      	cbz	r2, 800418c <HAL_ADC_ConfigChannel+0x24c>
  return __builtin_clz(value);
 8004186:	fab2 f282 	clz	r2, r2
 800418a:	e7ca      	b.n	8004122 <HAL_ADC_ConfigChannel+0x1e2>
    return 32U;
 800418c:	2220      	movs	r2, #32
 800418e:	e7c8      	b.n	8004122 <HAL_ADC_ConfigChannel+0x1e2>
  MODIFY_REG(*preg,
 8004190:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004192:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004196:	6662      	str	r2, [r4, #100]	; 0x64
}
 8004198:	e7c5      	b.n	8004126 <HAL_ADC_ConfigChannel+0x1e6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800419a:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800419e:	b112      	cbz	r2, 80041a6 <HAL_ADC_ConfigChannel+0x266>
  return __builtin_clz(value);
 80041a0:	fab2 f282 	clz	r2, r2
 80041a4:	e7ca      	b.n	800413c <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 80041a6:	2220      	movs	r2, #32
 80041a8:	e7c8      	b.n	800413c <HAL_ADC_ConfigChannel+0x1fc>
  MODIFY_REG(*preg,
 80041aa:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 80041ac:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80041b0:	66a2      	str	r2, [r4, #104]	; 0x68
}
 80041b2:	e7c5      	b.n	8004140 <HAL_ADC_ConfigChannel+0x200>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041b4:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80041b8:	b112      	cbz	r2, 80041c0 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 80041ba:	fab2 f282 	clz	r2, r2
 80041be:	e7ca      	b.n	8004156 <HAL_ADC_ConfigChannel+0x216>
    return 32U;
 80041c0:	2220      	movs	r2, #32
 80041c2:	e7c8      	b.n	8004156 <HAL_ADC_ConfigChannel+0x216>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041c4:	681d      	ldr	r5, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80041c6:	680a      	ldr	r2, [r1, #0]
 80041c8:	f3c2 0612 	ubfx	r6, r2, #0, #19
 80041cc:	2e00      	cmp	r6, #0
 80041ce:	d135      	bne.n	800423c <HAL_ADC_ConfigChannel+0x2fc>
 80041d0:	0e90      	lsrs	r0, r2, #26
 80041d2:	3001      	adds	r0, #1
 80041d4:	f000 001f 	and.w	r0, r0, #31
 80041d8:	2809      	cmp	r0, #9
 80041da:	bf8c      	ite	hi
 80041dc:	2000      	movhi	r0, #0
 80041de:	2001      	movls	r0, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041e0:	2800      	cmp	r0, #0
 80041e2:	d075      	beq.n	80042d0 <HAL_ADC_ConfigChannel+0x390>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80041e4:	2e00      	cmp	r6, #0
 80041e6:	d138      	bne.n	800425a <HAL_ADC_ConfigChannel+0x31a>
 80041e8:	0e94      	lsrs	r4, r2, #26
 80041ea:	3401      	adds	r4, #1
 80041ec:	06a4      	lsls	r4, r4, #26
 80041ee:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80041f2:	2e00      	cmp	r6, #0
 80041f4:	d13d      	bne.n	8004272 <HAL_ADC_ConfigChannel+0x332>
 80041f6:	0e90      	lsrs	r0, r2, #26
 80041f8:	3001      	adds	r0, #1
 80041fa:	f000 071f 	and.w	r7, r0, #31
 80041fe:	2001      	movs	r0, #1
 8004200:	40b8      	lsls	r0, r7
 8004202:	4304      	orrs	r4, r0
 8004204:	2e00      	cmp	r6, #0
 8004206:	d142      	bne.n	800428e <HAL_ADC_ConfigChannel+0x34e>
 8004208:	0e92      	lsrs	r2, r2, #26
 800420a:	3201      	adds	r2, #1
 800420c:	f002 021f 	and.w	r2, r2, #31
 8004210:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004214:	0512      	lsls	r2, r2, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004216:	4322      	orrs	r2, r4
 8004218:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800421a:	3514      	adds	r5, #20
 800421c:	0e50      	lsrs	r0, r2, #25
 800421e:	0080      	lsls	r0, r0, #2
 8004220:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 8004224:	582e      	ldr	r6, [r5, r0]
 8004226:	f3c2 5204 	ubfx	r2, r2, #20, #5
 800422a:	2707      	movs	r7, #7
 800422c:	4097      	lsls	r7, r2
 800422e:	ea26 0607 	bic.w	r6, r6, r7
 8004232:	fa04 f202 	lsl.w	r2, r4, r2
 8004236:	4332      	orrs	r2, r6
 8004238:	502a      	str	r2, [r5, r0]
}
 800423a:	e728      	b.n	800408e <HAL_ADC_ConfigChannel+0x14e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800423c:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8004240:	b148      	cbz	r0, 8004256 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8004242:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004246:	3001      	adds	r0, #1
 8004248:	f000 001f 	and.w	r0, r0, #31
 800424c:	2809      	cmp	r0, #9
 800424e:	bf8c      	ite	hi
 8004250:	2000      	movhi	r0, #0
 8004252:	2001      	movls	r0, #1
 8004254:	e7c4      	b.n	80041e0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004256:	2020      	movs	r0, #32
 8004258:	e7f5      	b.n	8004246 <HAL_ADC_ConfigChannel+0x306>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800425a:	fa92 f4a2 	rbit	r4, r2
  if (value == 0U)
 800425e:	b134      	cbz	r4, 800426e <HAL_ADC_ConfigChannel+0x32e>
  return __builtin_clz(value);
 8004260:	fab4 f484 	clz	r4, r4
 8004264:	3401      	adds	r4, #1
 8004266:	06a4      	lsls	r4, r4, #26
 8004268:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 800426c:	e7c1      	b.n	80041f2 <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 800426e:	2420      	movs	r4, #32
 8004270:	e7f8      	b.n	8004264 <HAL_ADC_ConfigChannel+0x324>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004272:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8004276:	b140      	cbz	r0, 800428a <HAL_ADC_ConfigChannel+0x34a>
  return __builtin_clz(value);
 8004278:	fab0 f080 	clz	r0, r0
 800427c:	3001      	adds	r0, #1
 800427e:	f000 001f 	and.w	r0, r0, #31
 8004282:	2701      	movs	r7, #1
 8004284:	fa07 f000 	lsl.w	r0, r7, r0
 8004288:	e7bb      	b.n	8004202 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 800428a:	2020      	movs	r0, #32
 800428c:	e7f6      	b.n	800427c <HAL_ADC_ConfigChannel+0x33c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800428e:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8004292:	b142      	cbz	r2, 80042a6 <HAL_ADC_ConfigChannel+0x366>
  return __builtin_clz(value);
 8004294:	fab2 f282 	clz	r2, r2
 8004298:	3201      	adds	r2, #1
 800429a:	f002 021f 	and.w	r2, r2, #31
 800429e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80042a2:	0512      	lsls	r2, r2, #20
 80042a4:	e7b7      	b.n	8004216 <HAL_ADC_ConfigChannel+0x2d6>
    return 32U;
 80042a6:	2220      	movs	r2, #32
 80042a8:	e7f6      	b.n	8004298 <HAL_ADC_ConfigChannel+0x358>
 80042aa:	bf00      	nop
 80042ac:	03fff000 	.word	0x03fff000
 80042b0:	0007ffff 	.word	0x0007ffff
 80042b4:	407f0000 	.word	0x407f0000
 80042b8:	80080000 	.word	0x80080000
 80042bc:	50000300 	.word	0x50000300
 80042c0:	c3210000 	.word	0xc3210000
 80042c4:	90c00010 	.word	0x90c00010
 80042c8:	c7520000 	.word	0xc7520000
 80042cc:	cb840000 	.word	0xcb840000
 80042d0:	b9ce      	cbnz	r6, 8004306 <HAL_ADC_ConfigChannel+0x3c6>
 80042d2:	0e94      	lsrs	r4, r2, #26
 80042d4:	3401      	adds	r4, #1
 80042d6:	06a4      	lsls	r4, r4, #26
 80042d8:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80042dc:	b9fe      	cbnz	r6, 800431e <HAL_ADC_ConfigChannel+0x3de>
 80042de:	0e90      	lsrs	r0, r2, #26
 80042e0:	3001      	adds	r0, #1
 80042e2:	f000 071f 	and.w	r7, r0, #31
 80042e6:	2001      	movs	r0, #1
 80042e8:	40b8      	lsls	r0, r7
 80042ea:	4304      	orrs	r4, r0
 80042ec:	bb2e      	cbnz	r6, 800433a <HAL_ADC_ConfigChannel+0x3fa>
 80042ee:	0e90      	lsrs	r0, r2, #26
 80042f0:	3001      	adds	r0, #1
 80042f2:	f000 001f 	and.w	r0, r0, #31
 80042f6:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 80042fa:	3a1e      	subs	r2, #30
 80042fc:	0512      	lsls	r2, r2, #20
 80042fe:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004302:	4322      	orrs	r2, r4
 8004304:	e788      	b.n	8004218 <HAL_ADC_ConfigChannel+0x2d8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004306:	fa92 f4a2 	rbit	r4, r2
  if (value == 0U)
 800430a:	b134      	cbz	r4, 800431a <HAL_ADC_ConfigChannel+0x3da>
  return __builtin_clz(value);
 800430c:	fab4 f484 	clz	r4, r4
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004310:	3401      	adds	r4, #1
 8004312:	06a4      	lsls	r4, r4, #26
 8004314:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8004318:	e7e0      	b.n	80042dc <HAL_ADC_ConfigChannel+0x39c>
    return 32U;
 800431a:	2420      	movs	r4, #32
 800431c:	e7f8      	b.n	8004310 <HAL_ADC_ConfigChannel+0x3d0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800431e:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8004322:	b140      	cbz	r0, 8004336 <HAL_ADC_ConfigChannel+0x3f6>
  return __builtin_clz(value);
 8004324:	fab0 f080 	clz	r0, r0
 8004328:	3001      	adds	r0, #1
 800432a:	f000 001f 	and.w	r0, r0, #31
 800432e:	2701      	movs	r7, #1
 8004330:	fa07 f000 	lsl.w	r0, r7, r0
 8004334:	e7d9      	b.n	80042ea <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8004336:	2020      	movs	r0, #32
 8004338:	e7f6      	b.n	8004328 <HAL_ADC_ConfigChannel+0x3e8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800433a:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800433e:	b15a      	cbz	r2, 8004358 <HAL_ADC_ConfigChannel+0x418>
  return __builtin_clz(value);
 8004340:	fab2 f082 	clz	r0, r2
 8004344:	3001      	adds	r0, #1
 8004346:	f000 001f 	and.w	r0, r0, #31
 800434a:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 800434e:	3a1e      	subs	r2, #30
 8004350:	0512      	lsls	r2, r2, #20
 8004352:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004356:	e7d4      	b.n	8004302 <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 8004358:	2020      	movs	r0, #32
 800435a:	e7f3      	b.n	8004344 <HAL_ADC_ConfigChannel+0x404>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800435c:	f411 0f00 	tst.w	r1, #8388608	; 0x800000
 8004360:	f47f aea6 	bne.w	80040b0 <HAL_ADC_ConfigChannel+0x170>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800436a:	d001      	beq.n	8004370 <HAL_ADC_ConfigChannel+0x430>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800436c:	2000      	movs	r0, #0
 800436e:	e5fe      	b.n	8003f6e <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004370:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004374:	4923      	ldr	r1, [pc, #140]	; (8004404 <HAL_ADC_ConfigChannel+0x4c4>)
 8004376:	688a      	ldr	r2, [r1, #8]
 8004378:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800437c:	4310      	orrs	r0, r2
 800437e:	6088      	str	r0, [r1, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004380:	4a21      	ldr	r2, [pc, #132]	; (8004408 <HAL_ADC_ConfigChannel+0x4c8>)
 8004382:	6812      	ldr	r2, [r2, #0]
 8004384:	0992      	lsrs	r2, r2, #6
 8004386:	4921      	ldr	r1, [pc, #132]	; (800440c <HAL_ADC_ConfigChannel+0x4cc>)
 8004388:	fba1 1202 	umull	r1, r2, r1, r2
 800438c:	0992      	lsrs	r2, r2, #6
 800438e:	3201      	adds	r2, #1
 8004390:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8004394:	0092      	lsls	r2, r2, #2
 8004396:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8004398:	9a01      	ldr	r2, [sp, #4]
 800439a:	b11a      	cbz	r2, 80043a4 <HAL_ADC_ConfigChannel+0x464>
            wait_loop_index--;
 800439c:	9a01      	ldr	r2, [sp, #4]
 800439e:	3a01      	subs	r2, #1
 80043a0:	9201      	str	r2, [sp, #4]
 80043a2:	e7f9      	b.n	8004398 <HAL_ADC_ConfigChannel+0x458>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043a4:	2000      	movs	r0, #0
 80043a6:	e5e2      	b.n	8003f6e <HAL_ADC_ConfigChannel+0x2e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80043a8:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
 80043ac:	f47f ae84 	bne.w	80040b8 <HAL_ADC_ConfigChannel+0x178>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80043b0:	6819      	ldr	r1, [r3, #0]
 80043b2:	4a17      	ldr	r2, [pc, #92]	; (8004410 <HAL_ADC_ConfigChannel+0x4d0>)
 80043b4:	4291      	cmp	r1, r2
 80043b6:	d01c      	beq.n	80043f2 <HAL_ADC_ConfigChannel+0x4b2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80043b8:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 80043bc:	4911      	ldr	r1, [pc, #68]	; (8004404 <HAL_ADC_ConfigChannel+0x4c4>)
 80043be:	688a      	ldr	r2, [r1, #8]
 80043c0:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80043c4:	4310      	orrs	r0, r2
 80043c6:	6088      	str	r0, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043c8:	2000      	movs	r0, #0
}
 80043ca:	e5d0      	b.n	8003f6e <HAL_ADC_ConfigChannel+0x2e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80043cc:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
 80043d0:	d111      	bne.n	80043f6 <HAL_ADC_ConfigChannel+0x4b6>
        if (ADC_VREFINT_INSTANCE(hadc))
 80043d2:	6819      	ldr	r1, [r3, #0]
 80043d4:	4a0e      	ldr	r2, [pc, #56]	; (8004410 <HAL_ADC_ConfigChannel+0x4d0>)
 80043d6:	4291      	cmp	r1, r2
 80043d8:	d00f      	beq.n	80043fa <HAL_ADC_ConfigChannel+0x4ba>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80043da:	f440 0280 	orr.w	r2, r0, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80043de:	4809      	ldr	r0, [pc, #36]	; (8004404 <HAL_ADC_ConfigChannel+0x4c4>)
 80043e0:	6881      	ldr	r1, [r0, #8]
 80043e2:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80043e6:	430a      	orrs	r2, r1
 80043e8:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043ea:	2000      	movs	r0, #0
}
 80043ec:	e5bf      	b.n	8003f6e <HAL_ADC_ConfigChannel+0x2e>
 80043ee:	2000      	movs	r0, #0
 80043f0:	e5bd      	b.n	8003f6e <HAL_ADC_ConfigChannel+0x2e>
 80043f2:	2000      	movs	r0, #0
 80043f4:	e5bb      	b.n	8003f6e <HAL_ADC_ConfigChannel+0x2e>
 80043f6:	2000      	movs	r0, #0
 80043f8:	e5b9      	b.n	8003f6e <HAL_ADC_ConfigChannel+0x2e>
 80043fa:	2000      	movs	r0, #0
 80043fc:	e5b7      	b.n	8003f6e <HAL_ADC_ConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 80043fe:	2002      	movs	r0, #2
 8004400:	e5b8      	b.n	8003f74 <HAL_ADC_ConfigChannel+0x34>
 8004402:	bf00      	nop
 8004404:	50000300 	.word	0x50000300
 8004408:	20000004 	.word	0x20000004
 800440c:	053e2d63 	.word	0x053e2d63
 8004410:	50000100 	.word	0x50000100

08004414 <ADC_Enable>:
{
 8004414:	b530      	push	{r4, r5, lr}
 8004416:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8004418:	2300      	movs	r3, #0
 800441a:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800441c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800441e:	689a      	ldr	r2, [r3, #8]
 8004420:	f012 0f01 	tst.w	r2, #1
 8004424:	d157      	bne.n	80044d6 <ADC_Enable+0xc2>
 8004426:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004428:	6899      	ldr	r1, [r3, #8]
 800442a:	4a2c      	ldr	r2, [pc, #176]	; (80044dc <ADC_Enable+0xc8>)
 800442c:	4211      	tst	r1, r2
 800442e:	d11e      	bne.n	800446e <ADC_Enable+0x5a>
  MODIFY_REG(ADCx->CR,
 8004430:	689a      	ldr	r2, [r3, #8]
 8004432:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004436:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800443a:	f042 0201 	orr.w	r2, r2, #1
 800443e:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004440:	4b27      	ldr	r3, [pc, #156]	; (80044e0 <ADC_Enable+0xcc>)
 8004442:	689b      	ldr	r3, [r3, #8]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004444:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8004448:	d01b      	beq.n	8004482 <ADC_Enable+0x6e>
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800444a:	4b26      	ldr	r3, [pc, #152]	; (80044e4 <ADC_Enable+0xd0>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	099b      	lsrs	r3, r3, #6
 8004450:	4a25      	ldr	r2, [pc, #148]	; (80044e8 <ADC_Enable+0xd4>)
 8004452:	fba2 2303 	umull	r2, r3, r2, r3
 8004456:	099b      	lsrs	r3, r3, #6
 8004458:	3301      	adds	r3, #1
 800445a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8004462:	9b01      	ldr	r3, [sp, #4]
 8004464:	b16b      	cbz	r3, 8004482 <ADC_Enable+0x6e>
        wait_loop_index--;
 8004466:	9b01      	ldr	r3, [sp, #4]
 8004468:	3b01      	subs	r3, #1
 800446a:	9301      	str	r3, [sp, #4]
 800446c:	e7f9      	b.n	8004462 <ADC_Enable+0x4e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800446e:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8004470:	f043 0310 	orr.w	r3, r3, #16
 8004474:	65c3      	str	r3, [r0, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004476:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8004478:	f043 0301 	orr.w	r3, r3, #1
 800447c:	6603      	str	r3, [r0, #96]	; 0x60
      return HAL_ERROR;
 800447e:	2001      	movs	r0, #1
 8004480:	e02a      	b.n	80044d8 <ADC_Enable+0xc4>
    tickstart = HAL_GetTick();
 8004482:	f7ff fa83 	bl	800398c <HAL_GetTick>
 8004486:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004488:	6823      	ldr	r3, [r4, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	f012 0f01 	tst.w	r2, #1
 8004490:	d11f      	bne.n	80044d2 <ADC_Enable+0xbe>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004492:	689a      	ldr	r2, [r3, #8]
 8004494:	f012 0f01 	tst.w	r2, #1
 8004498:	d107      	bne.n	80044aa <ADC_Enable+0x96>
  MODIFY_REG(ADCx->CR,
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80044a0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80044a4:	f042 0201 	orr.w	r2, r2, #1
 80044a8:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80044aa:	f7ff fa6f 	bl	800398c <HAL_GetTick>
 80044ae:	1b43      	subs	r3, r0, r5
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d9e9      	bls.n	8004488 <ADC_Enable+0x74>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80044b4:	6823      	ldr	r3, [r4, #0]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f013 0f01 	tst.w	r3, #1
 80044bc:	d1e4      	bne.n	8004488 <ADC_Enable+0x74>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044be:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80044c0:	f043 0310 	orr.w	r3, r3, #16
 80044c4:	65e3      	str	r3, [r4, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044c6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80044c8:	f043 0301 	orr.w	r3, r3, #1
 80044cc:	6623      	str	r3, [r4, #96]	; 0x60
          return HAL_ERROR;
 80044ce:	2001      	movs	r0, #1
 80044d0:	e002      	b.n	80044d8 <ADC_Enable+0xc4>
  return HAL_OK;
 80044d2:	2000      	movs	r0, #0
 80044d4:	e000      	b.n	80044d8 <ADC_Enable+0xc4>
 80044d6:	2000      	movs	r0, #0
}
 80044d8:	b003      	add	sp, #12
 80044da:	bd30      	pop	{r4, r5, pc}
 80044dc:	8000003f 	.word	0x8000003f
 80044e0:	50000300 	.word	0x50000300
 80044e4:	20000004 	.word	0x20000004
 80044e8:	053e2d63 	.word	0x053e2d63

080044ec <HAL_ADC_Start_DMA>:
{
 80044ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80044ee:	4b3b      	ldr	r3, [pc, #236]	; (80045dc <HAL_ADC_Start_DMA+0xf0>)
 80044f0:	689d      	ldr	r5, [r3, #8]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80044f2:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f013 0f04 	tst.w	r3, #4
 80044fa:	d16a      	bne.n	80045d2 <HAL_ADC_Start_DMA+0xe6>
 80044fc:	4604      	mov	r4, r0
 80044fe:	460e      	mov	r6, r1
 8004500:	4617      	mov	r7, r2
 8004502:	f005 051f 	and.w	r5, r5, #31
    __HAL_LOCK(hadc);
 8004506:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
 800450a:	2b01      	cmp	r3, #1
 800450c:	d063      	beq.n	80045d6 <HAL_ADC_Start_DMA+0xea>
 800450e:	2301      	movs	r3, #1
 8004510:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004514:	b145      	cbz	r5, 8004528 <HAL_ADC_Start_DMA+0x3c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004516:	2d05      	cmp	r5, #5
 8004518:	d006      	beq.n	8004528 <HAL_ADC_Start_DMA+0x3c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800451a:	2d09      	cmp	r5, #9
 800451c:	d004      	beq.n	8004528 <HAL_ADC_Start_DMA+0x3c>
      __HAL_UNLOCK(hadc);
 800451e:	2300      	movs	r3, #0
 8004520:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
      tmp_hal_status = HAL_ERROR;
 8004524:	2001      	movs	r0, #1
 8004526:	e055      	b.n	80045d4 <HAL_ADC_Start_DMA+0xe8>
      tmp_hal_status = ADC_Enable(hadc);
 8004528:	4620      	mov	r0, r4
 800452a:	f7ff ff73 	bl	8004414 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 800452e:	2800      	cmp	r0, #0
 8004530:	d14b      	bne.n	80045ca <HAL_ADC_Start_DMA+0xde>
        ADC_STATE_CLR_SET(hadc->State,
 8004532:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004534:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004538:	f023 0301 	bic.w	r3, r3, #1
 800453c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004540:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004542:	6823      	ldr	r3, [r4, #0]
 8004544:	4a26      	ldr	r2, [pc, #152]	; (80045e0 <HAL_ADC_Start_DMA+0xf4>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d039      	beq.n	80045be <HAL_ADC_Start_DMA+0xd2>
 800454a:	461a      	mov	r2, r3
 800454c:	4293      	cmp	r3, r2
 800454e:	d000      	beq.n	8004552 <HAL_ADC_Start_DMA+0x66>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004550:	b91d      	cbnz	r5, 800455a <HAL_ADC_Start_DMA+0x6e>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004552:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004554:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004558:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800455a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800455c:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8004560:	d030      	beq.n	80045c4 <HAL_ADC_Start_DMA+0xd8>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004562:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004564:	f023 0306 	bic.w	r3, r3, #6
 8004568:	6623      	str	r3, [r4, #96]	; 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800456a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800456c:	4a1d      	ldr	r2, [pc, #116]	; (80045e4 <HAL_ADC_Start_DMA+0xf8>)
 800456e:	62da      	str	r2, [r3, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004570:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004572:	4a1d      	ldr	r2, [pc, #116]	; (80045e8 <HAL_ADC_Start_DMA+0xfc>)
 8004574:	631a      	str	r2, [r3, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004576:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004578:	4a1c      	ldr	r2, [pc, #112]	; (80045ec <HAL_ADC_Start_DMA+0x100>)
 800457a:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800457c:	6823      	ldr	r3, [r4, #0]
 800457e:	221c      	movs	r2, #28
 8004580:	601a      	str	r2, [r3, #0]
        __HAL_UNLOCK(hadc);
 8004582:	2300      	movs	r3, #0
 8004584:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004588:	6822      	ldr	r2, [r4, #0]
 800458a:	6853      	ldr	r3, [r2, #4]
 800458c:	f043 0310 	orr.w	r3, r3, #16
 8004590:	6053      	str	r3, [r2, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004592:	6822      	ldr	r2, [r4, #0]
 8004594:	68d3      	ldr	r3, [r2, #12]
 8004596:	f043 0301 	orr.w	r3, r3, #1
 800459a:	60d3      	str	r3, [r2, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800459c:	6821      	ldr	r1, [r4, #0]
 800459e:	463b      	mov	r3, r7
 80045a0:	4632      	mov	r2, r6
 80045a2:	3140      	adds	r1, #64	; 0x40
 80045a4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80045a6:	f000 f957 	bl	8004858 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 80045aa:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80045ac:	6893      	ldr	r3, [r2, #8]
 80045ae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80045b2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80045b6:	f043 0304 	orr.w	r3, r3, #4
 80045ba:	6093      	str	r3, [r2, #8]
}
 80045bc:	e00a      	b.n	80045d4 <HAL_ADC_Start_DMA+0xe8>
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80045be:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80045c2:	e7c3      	b.n	800454c <HAL_ADC_Start_DMA+0x60>
          ADC_CLEAR_ERRORCODE(hadc);
 80045c4:	2300      	movs	r3, #0
 80045c6:	6623      	str	r3, [r4, #96]	; 0x60
 80045c8:	e7cf      	b.n	800456a <HAL_ADC_Start_DMA+0x7e>
        __HAL_UNLOCK(hadc);
 80045ca:	2300      	movs	r3, #0
 80045cc:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 80045d0:	e000      	b.n	80045d4 <HAL_ADC_Start_DMA+0xe8>
    tmp_hal_status = HAL_BUSY;
 80045d2:	2002      	movs	r0, #2
}
 80045d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 80045d6:	2002      	movs	r0, #2
 80045d8:	e7fc      	b.n	80045d4 <HAL_ADC_Start_DMA+0xe8>
 80045da:	bf00      	nop
 80045dc:	50000300 	.word	0x50000300
 80045e0:	50000100 	.word	0x50000100
 80045e4:	08003e9d 	.word	0x08003e9d
 80045e8:	08003bf9 	.word	0x08003bf9
 80045ec:	08003f25 	.word	0x08003f25

080045f0 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80045f0:	4770      	bx	lr

080045f2 <HAL_ADCEx_InjectedQueueOverflowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80045f2:	4770      	bx	lr

080045f4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80045f4:	4770      	bx	lr

080045f6 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80045f6:	4770      	bx	lr

080045f8 <HAL_ADCEx_EndOfSamplingCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80045f8:	4770      	bx	lr
	...

080045fc <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045fc:	4a07      	ldr	r2, [pc, #28]	; (800461c <HAL_NVIC_SetPriorityGrouping+0x20>)
 80045fe:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004600:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004604:	041b      	lsls	r3, r3, #16
 8004606:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004608:	0200      	lsls	r0, r0, #8
 800460a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800460e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8004610:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004614:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8004618:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800461a:	4770      	bx	lr
 800461c:	e000ed00 	.word	0xe000ed00

08004620 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004620:	b430      	push	{r4, r5}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004622:	4b17      	ldr	r3, [pc, #92]	; (8004680 <HAL_NVIC_SetPriority+0x60>)
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800462a:	f1c3 0407 	rsb	r4, r3, #7
 800462e:	2c04      	cmp	r4, #4
 8004630:	bf28      	it	cs
 8004632:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004634:	1d1d      	adds	r5, r3, #4
 8004636:	2d06      	cmp	r5, #6
 8004638:	d918      	bls.n	800466c <HAL_NVIC_SetPriority+0x4c>
 800463a:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800463c:	f04f 35ff 	mov.w	r5, #4294967295
 8004640:	fa05 f404 	lsl.w	r4, r5, r4
 8004644:	ea21 0104 	bic.w	r1, r1, r4
 8004648:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800464a:	fa05 f303 	lsl.w	r3, r5, r3
 800464e:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004652:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8004654:	2800      	cmp	r0, #0
 8004656:	db0b      	blt.n	8004670 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004658:	0109      	lsls	r1, r1, #4
 800465a:	b2c9      	uxtb	r1, r1
 800465c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8004660:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8004664:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004668:	bc30      	pop	{r4, r5}
 800466a:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800466c:	2300      	movs	r3, #0
 800466e:	e7e5      	b.n	800463c <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004670:	f000 000f 	and.w	r0, r0, #15
 8004674:	0109      	lsls	r1, r1, #4
 8004676:	b2c9      	uxtb	r1, r1
 8004678:	4b02      	ldr	r3, [pc, #8]	; (8004684 <HAL_NVIC_SetPriority+0x64>)
 800467a:	5419      	strb	r1, [r3, r0]
 800467c:	e7f4      	b.n	8004668 <HAL_NVIC_SetPriority+0x48>
 800467e:	bf00      	nop
 8004680:	e000ed00 	.word	0xe000ed00
 8004684:	e000ed14 	.word	0xe000ed14

08004688 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004688:	2800      	cmp	r0, #0
 800468a:	db07      	blt.n	800469c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800468c:	f000 021f 	and.w	r2, r0, #31
 8004690:	0940      	lsrs	r0, r0, #5
 8004692:	2301      	movs	r3, #1
 8004694:	4093      	lsls	r3, r2
 8004696:	4a02      	ldr	r2, [pc, #8]	; (80046a0 <HAL_NVIC_EnableIRQ+0x18>)
 8004698:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop
 80046a0:	e000e100 	.word	0xe000e100

080046a4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046a4:	3801      	subs	r0, #1
 80046a6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80046aa:	d20a      	bcs.n	80046c2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046ac:	4b06      	ldr	r3, [pc, #24]	; (80046c8 <HAL_SYSTICK_Config+0x24>)
 80046ae:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046b0:	4a06      	ldr	r2, [pc, #24]	; (80046cc <HAL_SYSTICK_Config+0x28>)
 80046b2:	21f0      	movs	r1, #240	; 0xf0
 80046b4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046b8:	2000      	movs	r0, #0
 80046ba:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046bc:	2207      	movs	r2, #7
 80046be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80046c0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80046c2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80046c4:	4770      	bx	lr
 80046c6:	bf00      	nop
 80046c8:	e000e010 	.word	0xe000e010
 80046cc:	e000ed00 	.word	0xe000ed00

080046d0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046d0:	b470      	push	{r4, r5, r6}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046d2:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 80046d4:	6d05      	ldr	r5, [r0, #80]	; 0x50
 80046d6:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80046d8:	6d44      	ldr	r4, [r0, #84]	; 0x54
 80046da:	b114      	cbz	r4, 80046e2 <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046dc:	6d84      	ldr	r4, [r0, #88]	; 0x58
 80046de:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 80046e0:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80046e2:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80046e4:	f004 051f 	and.w	r5, r4, #31
 80046e8:	6c06      	ldr	r6, [r0, #64]	; 0x40
 80046ea:	2401      	movs	r4, #1
 80046ec:	40ac      	lsls	r4, r5
 80046ee:	6074      	str	r4, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80046f0:	6804      	ldr	r4, [r0, #0]
 80046f2:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046f4:	6883      	ldr	r3, [r0, #8]
 80046f6:	2b10      	cmp	r3, #16
 80046f8:	d005      	beq.n	8004706 <DMA_SetConfig+0x36>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80046fa:	6803      	ldr	r3, [r0, #0]
 80046fc:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80046fe:	6803      	ldr	r3, [r0, #0]
 8004700:	60da      	str	r2, [r3, #12]
  }
}
 8004702:	bc70      	pop	{r4, r5, r6}
 8004704:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8004706:	6803      	ldr	r3, [r0, #0]
 8004708:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 800470a:	6803      	ldr	r3, [r0, #0]
 800470c:	60d9      	str	r1, [r3, #12]
 800470e:	e7f8      	b.n	8004702 <DMA_SetConfig+0x32>

08004710 <DMA_CalcDMAMUXChannelBaseAndMask>:
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004710:	6803      	ldr	r3, [r0, #0]
 8004712:	4a0c      	ldr	r2, [pc, #48]	; (8004744 <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d813      	bhi.n	8004740 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004718:	490b      	ldr	r1, [pc, #44]	; (8004748 <DMA_CalcDMAMUXChannelBaseAndMask+0x38>)
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800471a:	b2db      	uxtb	r3, r3
 800471c:	3b08      	subs	r3, #8
 800471e:	4a0b      	ldr	r2, [pc, #44]	; (800474c <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 8004720:	fba2 2303 	umull	r2, r3, r2, r3
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004724:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004726:	f022 0203 	bic.w	r2, r2, #3
 800472a:	440a      	add	r2, r1
 800472c:	6482      	str	r2, [r0, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800472e:	4a08      	ldr	r2, [pc, #32]	; (8004750 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 8004730:	64c2      	str	r2, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004732:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8004736:	2201      	movs	r2, #1
 8004738:	fa02 f303 	lsl.w	r3, r2, r3
 800473c:	6503      	str	r3, [r0, #80]	; 0x50
}
 800473e:	4770      	bx	lr
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004740:	4904      	ldr	r1, [pc, #16]	; (8004754 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 8004742:	e7ea      	b.n	800471a <DMA_CalcDMAMUXChannelBaseAndMask+0xa>
 8004744:	40020407 	.word	0x40020407
 8004748:	40020800 	.word	0x40020800
 800474c:	cccccccd 	.word	0xcccccccd
 8004750:	40020880 	.word	0x40020880
 8004754:	40020820 	.word	0x40020820

08004758 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004758:	7903      	ldrb	r3, [r0, #4]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800475a:	4a07      	ldr	r2, [pc, #28]	; (8004778 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 800475c:	441a      	add	r2, r3
 800475e:	0092      	lsls	r2, r2, #2
 8004760:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004762:	4a06      	ldr	r2, [pc, #24]	; (800477c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8004764:	6582      	str	r2, [r0, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004766:	3b01      	subs	r3, #1
 8004768:	f003 031f 	and.w	r3, r3, #31
 800476c:	2201      	movs	r2, #1
 800476e:	fa02 f303 	lsl.w	r3, r2, r3
 8004772:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	1000823f 	.word	0x1000823f
 800477c:	40020940 	.word	0x40020940

08004780 <HAL_DMA_Init>:
  if (hdma == NULL)
 8004780:	2800      	cmp	r0, #0
 8004782:	d05b      	beq.n	800483c <HAL_DMA_Init+0xbc>
{
 8004784:	b510      	push	{r4, lr}
 8004786:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004788:	6801      	ldr	r1, [r0, #0]
 800478a:	4b2d      	ldr	r3, [pc, #180]	; (8004840 <HAL_DMA_Init+0xc0>)
 800478c:	4299      	cmp	r1, r3
 800478e:	d83d      	bhi.n	800480c <HAL_DMA_Init+0x8c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004790:	4b2c      	ldr	r3, [pc, #176]	; (8004844 <HAL_DMA_Init+0xc4>)
 8004792:	440b      	add	r3, r1
 8004794:	4a2c      	ldr	r2, [pc, #176]	; (8004848 <HAL_DMA_Init+0xc8>)
 8004796:	fba2 2303 	umull	r2, r3, r2, r3
 800479a:	091b      	lsrs	r3, r3, #4
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80047a0:	4b2a      	ldr	r3, [pc, #168]	; (800484c <HAL_DMA_Init+0xcc>)
 80047a2:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 80047a4:	2302      	movs	r3, #2
 80047a6:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  tmp = hdma->Instance->CCR;
 80047aa:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80047ac:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 80047b0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmp |=  hdma->Init.Direction        |
 80047b4:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047b6:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Direction        |
 80047b8:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047ba:	6920      	ldr	r0, [r4, #16]
 80047bc:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047be:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047c0:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047c2:	69a0      	ldr	r0, [r4, #24]
 80047c4:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80047c6:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047c8:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 80047ca:	6a20      	ldr	r0, [r4, #32]
 80047cc:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 80047ce:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 80047d0:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80047d2:	4620      	mov	r0, r4
 80047d4:	f7ff ff9c 	bl	8004710 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80047d8:	68a3      	ldr	r3, [r4, #8]
 80047da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80047de:	d020      	beq.n	8004822 <HAL_DMA_Init+0xa2>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80047e0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80047e2:	7922      	ldrb	r2, [r4, #4]
 80047e4:	601a      	str	r2, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047e6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80047e8:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80047ea:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80047ec:	6863      	ldr	r3, [r4, #4]
 80047ee:	3b01      	subs	r3, #1
 80047f0:	2b03      	cmp	r3, #3
 80047f2:	d919      	bls.n	8004828 <HAL_DMA_Init+0xa8>
    hdma->DMAmuxRequestGen = 0U;
 80047f4:	2300      	movs	r3, #0
 80047f6:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80047f8:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80047fa:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047fc:	2000      	movs	r0, #0
 80047fe:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 8004800:	2301      	movs	r3, #1
 8004802:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  hdma->Lock = HAL_UNLOCKED;
 8004806:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 800480a:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800480c:	4b10      	ldr	r3, [pc, #64]	; (8004850 <HAL_DMA_Init+0xd0>)
 800480e:	440b      	add	r3, r1
 8004810:	4a0d      	ldr	r2, [pc, #52]	; (8004848 <HAL_DMA_Init+0xc8>)
 8004812:	fba2 2303 	umull	r2, r3, r2, r3
 8004816:	091b      	lsrs	r3, r3, #4
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800481c:	4b0d      	ldr	r3, [pc, #52]	; (8004854 <HAL_DMA_Init+0xd4>)
 800481e:	6403      	str	r3, [r0, #64]	; 0x40
 8004820:	e7c0      	b.n	80047a4 <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004822:	2300      	movs	r3, #0
 8004824:	6063      	str	r3, [r4, #4]
 8004826:	e7db      	b.n	80047e0 <HAL_DMA_Init+0x60>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004828:	4620      	mov	r0, r4
 800482a:	f7ff ff95 	bl	8004758 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800482e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004830:	2200      	movs	r2, #0
 8004832:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004834:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004836:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004838:	605a      	str	r2, [r3, #4]
 800483a:	e7df      	b.n	80047fc <HAL_DMA_Init+0x7c>
    return HAL_ERROR;
 800483c:	2001      	movs	r0, #1
}
 800483e:	4770      	bx	lr
 8004840:	40020407 	.word	0x40020407
 8004844:	bffdfff8 	.word	0xbffdfff8
 8004848:	cccccccd 	.word	0xcccccccd
 800484c:	40020000 	.word	0x40020000
 8004850:	bffdfbf8 	.word	0xbffdfbf8
 8004854:	40020400 	.word	0x40020400

08004858 <HAL_DMA_Start_IT>:
{
 8004858:	b538      	push	{r3, r4, r5, lr}
 800485a:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 800485c:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 8004860:	2801      	cmp	r0, #1
 8004862:	d041      	beq.n	80048e8 <HAL_DMA_Start_IT+0x90>
 8004864:	2001      	movs	r0, #1
 8004866:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 800486a:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
 800486e:	b2c0      	uxtb	r0, r0
 8004870:	2801      	cmp	r0, #1
 8004872:	d004      	beq.n	800487e <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);
 8004874:	2300      	movs	r3, #0
 8004876:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    status = HAL_BUSY;
 800487a:	2002      	movs	r0, #2
}
 800487c:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 800487e:	2002      	movs	r0, #2
 8004880:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004884:	2000      	movs	r0, #0
 8004886:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8004888:	6825      	ldr	r5, [r4, #0]
 800488a:	6828      	ldr	r0, [r5, #0]
 800488c:	f020 0001 	bic.w	r0, r0, #1
 8004890:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004892:	4620      	mov	r0, r4
 8004894:	f7ff ff1c 	bl	80046d0 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8004898:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800489a:	b1d3      	cbz	r3, 80048d2 <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800489c:	6822      	ldr	r2, [r4, #0]
 800489e:	6813      	ldr	r3, [r2, #0]
 80048a0:	f043 030e 	orr.w	r3, r3, #14
 80048a4:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80048a6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 80048ae:	d003      	beq.n	80048b8 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80048b6:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80048b8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80048ba:	b11b      	cbz	r3, 80048c4 <HAL_DMA_Start_IT+0x6c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80048c2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 80048c4:	6822      	ldr	r2, [r4, #0]
 80048c6:	6813      	ldr	r3, [r2, #0]
 80048c8:	f043 0301 	orr.w	r3, r3, #1
 80048cc:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048ce:	2000      	movs	r0, #0
 80048d0:	e7d4      	b.n	800487c <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80048d2:	6822      	ldr	r2, [r4, #0]
 80048d4:	6813      	ldr	r3, [r2, #0]
 80048d6:	f023 0304 	bic.w	r3, r3, #4
 80048da:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80048dc:	6822      	ldr	r2, [r4, #0]
 80048de:	6813      	ldr	r3, [r2, #0]
 80048e0:	f043 030a 	orr.w	r3, r3, #10
 80048e4:	6013      	str	r3, [r2, #0]
 80048e6:	e7de      	b.n	80048a6 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 80048e8:	2002      	movs	r0, #2
 80048ea:	e7c7      	b.n	800487c <HAL_DMA_Start_IT+0x24>

080048ec <HAL_DMA_Abort>:
{
 80048ec:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80048ee:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 80048f2:	b2d2      	uxtb	r2, r2
 80048f4:	2a02      	cmp	r2, #2
 80048f6:	d009      	beq.n	800490c <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048f8:	2204      	movs	r2, #4
 80048fa:	63c2      	str	r2, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 80048fc:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8004904:	2200      	movs	r2, #0
 8004906:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 800490a:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800490c:	6801      	ldr	r1, [r0, #0]
 800490e:	680a      	ldr	r2, [r1, #0]
 8004910:	f022 020e 	bic.w	r2, r2, #14
 8004914:	600a      	str	r2, [r1, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004916:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004918:	680a      	ldr	r2, [r1, #0]
 800491a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800491e:	600a      	str	r2, [r1, #0]
     __HAL_DMA_DISABLE(hdma);
 8004920:	6801      	ldr	r1, [r0, #0]
 8004922:	680a      	ldr	r2, [r1, #0]
 8004924:	f022 0201 	bic.w	r2, r2, #1
 8004928:	600a      	str	r2, [r1, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800492a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800492c:	f002 011f 	and.w	r1, r2, #31
 8004930:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8004932:	2201      	movs	r2, #1
 8004934:	408a      	lsls	r2, r1
 8004936:	6042      	str	r2, [r0, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004938:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800493a:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800493c:	6051      	str	r1, [r2, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 800493e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004940:	b142      	cbz	r2, 8004954 <HAL_DMA_Abort+0x68>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004942:	6811      	ldr	r1, [r2, #0]
 8004944:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8004948:	6011      	str	r1, [r2, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800494a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800494c:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 800494e:	6051      	str	r1, [r2, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004950:	2000      	movs	r0, #0
 8004952:	e7d4      	b.n	80048fe <HAL_DMA_Abort+0x12>
 8004954:	2000      	movs	r0, #0
 8004956:	e7d2      	b.n	80048fe <HAL_DMA_Abort+0x12>

08004958 <HAL_DMA_Abort_IT>:
{
 8004958:	b508      	push	{r3, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 800495a:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 800495e:	b2db      	uxtb	r3, r3
 8004960:	2b02      	cmp	r3, #2
 8004962:	d009      	beq.n	8004978 <HAL_DMA_Abort_IT+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004964:	2304      	movs	r3, #4
 8004966:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8004968:	2301      	movs	r3, #1
 800496a:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800496e:	2200      	movs	r2, #0
 8004970:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    status = HAL_ERROR;
 8004974:	4618      	mov	r0, r3
}
 8004976:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004978:	6802      	ldr	r2, [r0, #0]
 800497a:	6813      	ldr	r3, [r2, #0]
 800497c:	f023 030e 	bic.w	r3, r3, #14
 8004980:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8004982:	6802      	ldr	r2, [r0, #0]
 8004984:	6813      	ldr	r3, [r2, #0]
 8004986:	f023 0301 	bic.w	r3, r3, #1
 800498a:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800498c:	6c82      	ldr	r2, [r0, #72]	; 0x48
 800498e:	6813      	ldr	r3, [r2, #0]
 8004990:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004994:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004996:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004998:	f003 021f 	and.w	r2, r3, #31
 800499c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800499e:	2301      	movs	r3, #1
 80049a0:	4093      	lsls	r3, r2
 80049a2:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80049a4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80049a6:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80049a8:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 80049aa:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80049ac:	b133      	cbz	r3, 80049bc <HAL_DMA_Abort_IT+0x64>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049b4:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80049b6:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80049b8:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 80049ba:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80049bc:	2301      	movs	r3, #1
 80049be:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80049c2:	2300      	movs	r3, #0
 80049c4:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 80049c8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80049ca:	b113      	cbz	r3, 80049d2 <HAL_DMA_Abort_IT+0x7a>
      hdma->XferAbortCallback(hdma);
 80049cc:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80049ce:	2000      	movs	r0, #0
 80049d0:	e7d1      	b.n	8004976 <HAL_DMA_Abort_IT+0x1e>
 80049d2:	2000      	movs	r0, #0
 80049d4:	e7cf      	b.n	8004976 <HAL_DMA_Abort_IT+0x1e>

080049d6 <HAL_DMA_IRQHandler>:
{
 80049d6:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80049d8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80049da:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80049dc:	6804      	ldr	r4, [r0, #0]
 80049de:	6825      	ldr	r5, [r4, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80049e0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80049e2:	f003 031f 	and.w	r3, r3, #31
 80049e6:	2204      	movs	r2, #4
 80049e8:	409a      	lsls	r2, r3
 80049ea:	420a      	tst	r2, r1
 80049ec:	d015      	beq.n	8004a1a <HAL_DMA_IRQHandler+0x44>
 80049ee:	f015 0f04 	tst.w	r5, #4
 80049f2:	d012      	beq.n	8004a1a <HAL_DMA_IRQHandler+0x44>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049f4:	6823      	ldr	r3, [r4, #0]
 80049f6:	f013 0f20 	tst.w	r3, #32
 80049fa:	d103      	bne.n	8004a04 <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80049fc:	6823      	ldr	r3, [r4, #0]
 80049fe:	f023 0304 	bic.w	r3, r3, #4
 8004a02:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a04:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004a06:	f003 021f 	and.w	r2, r3, #31
 8004a0a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004a0c:	2304      	movs	r3, #4
 8004a0e:	4093      	lsls	r3, r2
 8004a10:	604b      	str	r3, [r1, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8004a12:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8004a14:	b103      	cbz	r3, 8004a18 <HAL_DMA_IRQHandler+0x42>
      hdma->XferHalfCpltCallback(hdma);
 8004a16:	4798      	blx	r3
}
 8004a18:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004a1a:	2202      	movs	r2, #2
 8004a1c:	409a      	lsls	r2, r3
 8004a1e:	420a      	tst	r2, r1
 8004a20:	d01c      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x86>
           && (0U != (source_it & DMA_IT_TC)))
 8004a22:	f015 0f02 	tst.w	r5, #2
 8004a26:	d019      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x86>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a28:	6823      	ldr	r3, [r4, #0]
 8004a2a:	f013 0f20 	tst.w	r3, #32
 8004a2e:	d106      	bne.n	8004a3e <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004a30:	6823      	ldr	r3, [r4, #0]
 8004a32:	f023 030a 	bic.w	r3, r3, #10
 8004a36:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a3e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004a40:	f003 021f 	and.w	r2, r3, #31
 8004a44:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004a46:	2302      	movs	r3, #2
 8004a48:	4093      	lsls	r3, r2
 8004a4a:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 8004a52:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d0df      	beq.n	8004a18 <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 8004a58:	4798      	blx	r3
 8004a5a:	e7dd      	b.n	8004a18 <HAL_DMA_IRQHandler+0x42>
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004a5c:	2208      	movs	r2, #8
 8004a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a62:	420b      	tst	r3, r1
 8004a64:	d0d8      	beq.n	8004a18 <HAL_DMA_IRQHandler+0x42>
           && (0U != (source_it & DMA_IT_TE)))
 8004a66:	f015 0f08 	tst.w	r5, #8
 8004a6a:	d0d5      	beq.n	8004a18 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a6c:	6823      	ldr	r3, [r4, #0]
 8004a6e:	f023 030e 	bic.w	r3, r3, #14
 8004a72:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a74:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004a76:	f003 031f 	and.w	r3, r3, #31
 8004a7a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a82:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004a84:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8004a86:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8004a90:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d0c0      	beq.n	8004a18 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 8004a96:	4798      	blx	r3
  return;
 8004a98:	e7be      	b.n	8004a18 <HAL_DMA_IRQHandler+0x42>
	...

08004a9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a9c:	b4f0      	push	{r4, r5, r6, r7}
 8004a9e:	b082      	sub	sp, #8
  uint32_t position = 0x00U;
 8004aa0:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004aa2:	e05b      	b.n	8004b5c <HAL_GPIO_Init+0xc0>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004aa4:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004aa6:	005f      	lsls	r7, r3, #1
 8004aa8:	2503      	movs	r5, #3
 8004aaa:	40bd      	lsls	r5, r7
 8004aac:	ea26 0605 	bic.w	r6, r6, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004ab0:	68cd      	ldr	r5, [r1, #12]
 8004ab2:	40bd      	lsls	r5, r7
 8004ab4:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8004ab6:	6085      	str	r5, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ab8:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004aba:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004abe:	684d      	ldr	r5, [r1, #4]
 8004ac0:	f3c5 1400 	ubfx	r4, r5, #4, #1
 8004ac4:	409c      	lsls	r4, r3
 8004ac6:	4334      	orrs	r4, r6
        GPIOx->OTYPER = temp;
 8004ac8:	6044      	str	r4, [r0, #4]
 8004aca:	e055      	b.n	8004b78 <HAL_GPIO_Init+0xdc>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004acc:	08dd      	lsrs	r5, r3, #3
 8004ace:	3508      	adds	r5, #8
 8004ad0:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004ad4:	f003 0407 	and.w	r4, r3, #7
 8004ad8:	00a6      	lsls	r6, r4, #2
 8004ada:	240f      	movs	r4, #15
 8004adc:	40b4      	lsls	r4, r6
 8004ade:	ea27 0704 	bic.w	r7, r7, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004ae2:	690c      	ldr	r4, [r1, #16]
 8004ae4:	40b4      	lsls	r4, r6
 8004ae6:	433c      	orrs	r4, r7
        GPIOx->AFR[position >> 3U] = temp;
 8004ae8:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8004aec:	e058      	b.n	8004ba0 <HAL_GPIO_Init+0x104>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004aee:	2405      	movs	r4, #5
 8004af0:	e000      	b.n	8004af4 <HAL_GPIO_Init+0x58>
 8004af2:	2400      	movs	r4, #0
 8004af4:	40b4      	lsls	r4, r6
 8004af6:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004af8:	3502      	adds	r5, #2
 8004afa:	4e4f      	ldr	r6, [pc, #316]	; (8004c38 <HAL_GPIO_Init+0x19c>)
 8004afc:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004b00:	4c4e      	ldr	r4, [pc, #312]	; (8004c3c <HAL_GPIO_Init+0x1a0>)
 8004b02:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8004b04:	43d4      	mvns	r4, r2
 8004b06:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004b0a:	684f      	ldr	r7, [r1, #4]
 8004b0c:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8004b10:	d001      	beq.n	8004b16 <HAL_GPIO_Init+0x7a>
        {
          temp |= iocurrent;
 8004b12:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8004b16:	4d49      	ldr	r5, [pc, #292]	; (8004c3c <HAL_GPIO_Init+0x1a0>)
 8004b18:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8004b1a:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8004b1c:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004b20:	684f      	ldr	r7, [r1, #4]
 8004b22:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
 8004b26:	d001      	beq.n	8004b2c <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8004b28:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8004b2c:	4d43      	ldr	r5, [pc, #268]	; (8004c3c <HAL_GPIO_Init+0x1a0>)
 8004b2e:	60ee      	str	r6, [r5, #12]

        temp = EXTI->EMR1;
 8004b30:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8004b32:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004b36:	684f      	ldr	r7, [r1, #4]
 8004b38:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8004b3c:	d001      	beq.n	8004b42 <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8004b3e:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8004b42:	4d3e      	ldr	r5, [pc, #248]	; (8004c3c <HAL_GPIO_Init+0x1a0>)
 8004b44:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004b46:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8004b48:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b4a:	684e      	ldr	r6, [r1, #4]
 8004b4c:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 8004b50:	d001      	beq.n	8004b56 <HAL_GPIO_Init+0xba>
        {
          temp |= iocurrent;
 8004b52:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 8004b56:	4a39      	ldr	r2, [pc, #228]	; (8004c3c <HAL_GPIO_Init+0x1a0>)
 8004b58:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 8004b5a:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004b5c:	680a      	ldr	r2, [r1, #0]
 8004b5e:	fa32 f403 	lsrs.w	r4, r2, r3
 8004b62:	d065      	beq.n	8004c30 <HAL_GPIO_Init+0x194>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004b64:	2401      	movs	r4, #1
 8004b66:	409c      	lsls	r4, r3
    if (iocurrent != 0x00u)
 8004b68:	4022      	ands	r2, r4
 8004b6a:	d0f6      	beq.n	8004b5a <HAL_GPIO_Init+0xbe>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004b6c:	684d      	ldr	r5, [r1, #4]
 8004b6e:	f005 0503 	and.w	r5, r5, #3
 8004b72:	3d01      	subs	r5, #1
 8004b74:	2d01      	cmp	r5, #1
 8004b76:	d995      	bls.n	8004aa4 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b78:	684c      	ldr	r4, [r1, #4]
 8004b7a:	f004 0403 	and.w	r4, r4, #3
 8004b7e:	2c03      	cmp	r4, #3
 8004b80:	d009      	beq.n	8004b96 <HAL_GPIO_Init+0xfa>
        temp = GPIOx->PUPDR;
 8004b82:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004b84:	005e      	lsls	r6, r3, #1
 8004b86:	2403      	movs	r4, #3
 8004b88:	40b4      	lsls	r4, r6
 8004b8a:	ea25 0504 	bic.w	r5, r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b8e:	688c      	ldr	r4, [r1, #8]
 8004b90:	40b4      	lsls	r4, r6
 8004b92:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8004b94:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b96:	684c      	ldr	r4, [r1, #4]
 8004b98:	f004 0403 	and.w	r4, r4, #3
 8004b9c:	2c02      	cmp	r4, #2
 8004b9e:	d095      	beq.n	8004acc <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 8004ba0:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004ba2:	005e      	lsls	r6, r3, #1
 8004ba4:	2403      	movs	r4, #3
 8004ba6:	40b4      	lsls	r4, r6
 8004ba8:	ea25 0504 	bic.w	r5, r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004bac:	684c      	ldr	r4, [r1, #4]
 8004bae:	f004 0403 	and.w	r4, r4, #3
 8004bb2:	40b4      	lsls	r4, r6
 8004bb4:	432c      	orrs	r4, r5
      GPIOx->MODER = temp;
 8004bb6:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004bb8:	684c      	ldr	r4, [r1, #4]
 8004bba:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 8004bbe:	d0cc      	beq.n	8004b5a <HAL_GPIO_Init+0xbe>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004bc0:	4c1f      	ldr	r4, [pc, #124]	; (8004c40 <HAL_GPIO_Init+0x1a4>)
 8004bc2:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8004bc4:	f045 0501 	orr.w	r5, r5, #1
 8004bc8:	6625      	str	r5, [r4, #96]	; 0x60
 8004bca:	6e24      	ldr	r4, [r4, #96]	; 0x60
 8004bcc:	f004 0401 	and.w	r4, r4, #1
 8004bd0:	9401      	str	r4, [sp, #4]
 8004bd2:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8004bd4:	089d      	lsrs	r5, r3, #2
 8004bd6:	1cae      	adds	r6, r5, #2
 8004bd8:	4c17      	ldr	r4, [pc, #92]	; (8004c38 <HAL_GPIO_Init+0x19c>)
 8004bda:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004bde:	f003 0403 	and.w	r4, r3, #3
 8004be2:	00a6      	lsls	r6, r4, #2
 8004be4:	240f      	movs	r4, #15
 8004be6:	40b4      	lsls	r4, r6
 8004be8:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004bec:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8004bf0:	f43f af7f 	beq.w	8004af2 <HAL_GPIO_Init+0x56>
 8004bf4:	4c13      	ldr	r4, [pc, #76]	; (8004c44 <HAL_GPIO_Init+0x1a8>)
 8004bf6:	42a0      	cmp	r0, r4
 8004bf8:	d012      	beq.n	8004c20 <HAL_GPIO_Init+0x184>
 8004bfa:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004bfe:	42a0      	cmp	r0, r4
 8004c00:	d010      	beq.n	8004c24 <HAL_GPIO_Init+0x188>
 8004c02:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004c06:	42a0      	cmp	r0, r4
 8004c08:	d00e      	beq.n	8004c28 <HAL_GPIO_Init+0x18c>
 8004c0a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004c0e:	42a0      	cmp	r0, r4
 8004c10:	d00c      	beq.n	8004c2c <HAL_GPIO_Init+0x190>
 8004c12:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004c16:	42a0      	cmp	r0, r4
 8004c18:	f43f af69 	beq.w	8004aee <HAL_GPIO_Init+0x52>
 8004c1c:	2406      	movs	r4, #6
 8004c1e:	e769      	b.n	8004af4 <HAL_GPIO_Init+0x58>
 8004c20:	2401      	movs	r4, #1
 8004c22:	e767      	b.n	8004af4 <HAL_GPIO_Init+0x58>
 8004c24:	2402      	movs	r4, #2
 8004c26:	e765      	b.n	8004af4 <HAL_GPIO_Init+0x58>
 8004c28:	2403      	movs	r4, #3
 8004c2a:	e763      	b.n	8004af4 <HAL_GPIO_Init+0x58>
 8004c2c:	2404      	movs	r4, #4
 8004c2e:	e761      	b.n	8004af4 <HAL_GPIO_Init+0x58>
  }
}
 8004c30:	b002      	add	sp, #8
 8004c32:	bcf0      	pop	{r4, r5, r6, r7}
 8004c34:	4770      	bx	lr
 8004c36:	bf00      	nop
 8004c38:	40010000 	.word	0x40010000
 8004c3c:	40010400 	.word	0x40010400
 8004c40:	40021000 	.word	0x40021000
 8004c44:	48000400 	.word	0x48000400

08004c48 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004c48:	6903      	ldr	r3, [r0, #16]
 8004c4a:	4219      	tst	r1, r3
 8004c4c:	d001      	beq.n	8004c52 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8004c4e:	2001      	movs	r0, #1
 8004c50:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004c52:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8004c54:	4770      	bx	lr

08004c56 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004c56:	b10a      	cbz	r2, 8004c5c <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004c58:	6181      	str	r1, [r0, #24]
 8004c5a:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004c5c:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8004c5e:	4770      	bx	lr

08004c60 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004c60:	2800      	cmp	r0, #0
 8004c62:	d136      	bne.n	8004cd2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004c64:	4b3e      	ldr	r3, [pc, #248]	; (8004d60 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004c6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c70:	d008      	beq.n	8004c84 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c72:	4a3b      	ldr	r2, [pc, #236]	; (8004d60 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004c74:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8004c78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c7c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004c80:	2000      	movs	r0, #0
 8004c82:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c84:	4a36      	ldr	r2, [pc, #216]	; (8004d60 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004c86:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8004c8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c8e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c92:	6813      	ldr	r3, [r2, #0]
 8004c94:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004c98:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c9c:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004c9e:	4b31      	ldr	r3, [pc, #196]	; (8004d64 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	2332      	movs	r3, #50	; 0x32
 8004ca4:	fb03 f302 	mul.w	r3, r3, r2
 8004ca8:	4a2f      	ldr	r2, [pc, #188]	; (8004d68 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8004caa:	fba2 2303 	umull	r2, r3, r2, r3
 8004cae:	0c9b      	lsrs	r3, r3, #18
 8004cb0:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004cb2:	e000      	b.n	8004cb6 <HAL_PWREx_ControlVoltageScaling+0x56>
        wait_loop_index--;
 8004cb4:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004cb6:	4a2a      	ldr	r2, [pc, #168]	; (8004d60 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004cb8:	6952      	ldr	r2, [r2, #20]
 8004cba:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8004cbe:	d001      	beq.n	8004cc4 <HAL_PWREx_ControlVoltageScaling+0x64>
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d1f7      	bne.n	8004cb4 <HAL_PWREx_ControlVoltageScaling+0x54>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004cc4:	4b26      	ldr	r3, [pc, #152]	; (8004d60 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004cc6:	695b      	ldr	r3, [r3, #20]
 8004cc8:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004ccc:	d144      	bne.n	8004d58 <HAL_PWREx_ControlVoltageScaling+0xf8>
  return HAL_OK;
 8004cce:	2000      	movs	r0, #0
 8004cd0:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004cd2:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004cd6:	d008      	beq.n	8004cea <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004cd8:	4a21      	ldr	r2, [pc, #132]	; (8004d60 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004cda:	6813      	ldr	r3, [r2, #0]
 8004cdc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004ce0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004ce4:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8004ce6:	2000      	movs	r0, #0
 8004ce8:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004cea:	4b1d      	ldr	r3, [pc, #116]	; (8004d60 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004cf2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cf6:	d008      	beq.n	8004d0a <HAL_PWREx_ControlVoltageScaling+0xaa>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004cf8:	4a19      	ldr	r2, [pc, #100]	; (8004d60 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004cfa:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8004cfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d02:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  return HAL_OK;
 8004d06:	2000      	movs	r0, #0
 8004d08:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d0a:	4a15      	ldr	r2, [pc, #84]	; (8004d60 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004d0c:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8004d10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d14:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004d18:	6813      	ldr	r3, [r2, #0]
 8004d1a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004d1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d22:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004d24:	4b0f      	ldr	r3, [pc, #60]	; (8004d64 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	2332      	movs	r3, #50	; 0x32
 8004d2a:	fb03 f302 	mul.w	r3, r3, r2
 8004d2e:	4a0e      	ldr	r2, [pc, #56]	; (8004d68 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8004d30:	fba2 2303 	umull	r2, r3, r2, r3
 8004d34:	0c9b      	lsrs	r3, r3, #18
 8004d36:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d38:	e000      	b.n	8004d3c <HAL_PWREx_ControlVoltageScaling+0xdc>
        wait_loop_index--;
 8004d3a:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d3c:	4a08      	ldr	r2, [pc, #32]	; (8004d60 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004d3e:	6952      	ldr	r2, [r2, #20]
 8004d40:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8004d44:	d001      	beq.n	8004d4a <HAL_PWREx_ControlVoltageScaling+0xea>
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d1f7      	bne.n	8004d3a <HAL_PWREx_ControlVoltageScaling+0xda>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004d4a:	4b05      	ldr	r3, [pc, #20]	; (8004d60 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8004d4c:	695b      	ldr	r3, [r3, #20]
 8004d4e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004d52:	d103      	bne.n	8004d5c <HAL_PWREx_ControlVoltageScaling+0xfc>
  return HAL_OK;
 8004d54:	2000      	movs	r0, #0
 8004d56:	4770      	bx	lr
        return HAL_TIMEOUT;
 8004d58:	2003      	movs	r0, #3
 8004d5a:	4770      	bx	lr
        return HAL_TIMEOUT;
 8004d5c:	2003      	movs	r0, #3
}
 8004d5e:	4770      	bx	lr
 8004d60:	40007000 	.word	0x40007000
 8004d64:	20000004 	.word	0x20000004
 8004d68:	431bde83 	.word	0x431bde83

08004d6c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004d6c:	4a02      	ldr	r2, [pc, #8]	; (8004d78 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8004d6e:	6893      	ldr	r3, [r2, #8]
 8004d70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d74:	6093      	str	r3, [r2, #8]
}
 8004d76:	4770      	bx	lr
 8004d78:	40007000 	.word	0x40007000

08004d7c <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004d7c:	4a12      	ldr	r2, [pc, #72]	; (8004dc8 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8004d7e:	68d3      	ldr	r3, [r2, #12]
 8004d80:	f003 0303 	and.w	r3, r3, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004d84:	68d0      	ldr	r0, [r2, #12]
 8004d86:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8004d8a:	3001      	adds	r0, #1

  switch (pllsource)
 8004d8c:	2b03      	cmp	r3, #3
 8004d8e:	d011      	beq.n	8004db4 <RCC_GetSysClockFreqFromPLLSource+0x38>
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d90:	4b0e      	ldr	r3, [pc, #56]	; (8004dcc <RCC_GetSysClockFreqFromPLLSource+0x50>)
 8004d92:	fbb3 f3f0 	udiv	r3, r3, r0
 8004d96:	4a0c      	ldr	r2, [pc, #48]	; (8004dc8 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8004d98:	68d0      	ldr	r0, [r2, #12]
 8004d9a:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8004d9e:	fb00 f003 	mul.w	r0, r0, r3
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004da2:	4b09      	ldr	r3, [pc, #36]	; (8004dc8 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8004da4:	68db      	ldr	r3, [r3, #12]
 8004da6:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8004daa:	3301      	adds	r3, #1
 8004dac:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco/pllr;

  return sysclockfreq;
}
 8004dae:	fbb0 f0f3 	udiv	r0, r0, r3
 8004db2:	4770      	bx	lr
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004db4:	4b06      	ldr	r3, [pc, #24]	; (8004dd0 <RCC_GetSysClockFreqFromPLLSource+0x54>)
 8004db6:	fbb3 f3f0 	udiv	r3, r3, r0
 8004dba:	68d0      	ldr	r0, [r2, #12]
 8004dbc:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8004dc0:	fb00 f003 	mul.w	r0, r0, r3
    break;
 8004dc4:	e7ed      	b.n	8004da2 <RCC_GetSysClockFreqFromPLLSource+0x26>
 8004dc6:	bf00      	nop
 8004dc8:	40021000 	.word	0x40021000
 8004dcc:	00f42400 	.word	0x00f42400
 8004dd0:	007a1200 	.word	0x007a1200

08004dd4 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8004dd4:	2800      	cmp	r0, #0
 8004dd6:	f000 824f 	beq.w	8005278 <HAL_RCC_OscConfig+0x4a4>
{
 8004dda:	b570      	push	{r4, r5, r6, lr}
 8004ddc:	b082      	sub	sp, #8
 8004dde:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004de0:	6803      	ldr	r3, [r0, #0]
 8004de2:	f013 0f01 	tst.w	r3, #1
 8004de6:	d037      	beq.n	8004e58 <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004de8:	4ab4      	ldr	r2, [pc, #720]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004dea:	6893      	ldr	r3, [r2, #8]
 8004dec:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004df0:	68d2      	ldr	r2, [r2, #12]
 8004df2:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004df6:	2b0c      	cmp	r3, #12
 8004df8:	d023      	beq.n	8004e42 <HAL_RCC_OscConfig+0x6e>
 8004dfa:	2b08      	cmp	r3, #8
 8004dfc:	d023      	beq.n	8004e46 <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004dfe:	6863      	ldr	r3, [r4, #4]
 8004e00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e04:	d04e      	beq.n	8004ea4 <HAL_RCC_OscConfig+0xd0>
 8004e06:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004e0a:	d051      	beq.n	8004eb0 <HAL_RCC_OscConfig+0xdc>
 8004e0c:	4bab      	ldr	r3, [pc, #684]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004e14:	601a      	str	r2, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e1c:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e1e:	6863      	ldr	r3, [r4, #4]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d052      	beq.n	8004eca <HAL_RCC_OscConfig+0xf6>
        tickstart = HAL_GetTick();
 8004e24:	f7fe fdb2 	bl	800398c <HAL_GetTick>
 8004e28:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e2a:	4ba4      	ldr	r3, [pc, #656]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004e32:	d111      	bne.n	8004e58 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e34:	f7fe fdaa 	bl	800398c <HAL_GetTick>
 8004e38:	1b40      	subs	r0, r0, r5
 8004e3a:	2864      	cmp	r0, #100	; 0x64
 8004e3c:	d9f5      	bls.n	8004e2a <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 8004e3e:	2003      	movs	r0, #3
 8004e40:	e223      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004e42:	2a03      	cmp	r2, #3
 8004e44:	d1d9      	bne.n	8004dfa <HAL_RCC_OscConfig+0x26>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e46:	4b9d      	ldr	r3, [pc, #628]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004e4e:	d003      	beq.n	8004e58 <HAL_RCC_OscConfig+0x84>
 8004e50:	6863      	ldr	r3, [r4, #4]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	f000 8212 	beq.w	800527c <HAL_RCC_OscConfig+0x4a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e58:	6823      	ldr	r3, [r4, #0]
 8004e5a:	f013 0f02 	tst.w	r3, #2
 8004e5e:	d05d      	beq.n	8004f1c <HAL_RCC_OscConfig+0x148>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e60:	4a96      	ldr	r2, [pc, #600]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004e62:	6893      	ldr	r3, [r2, #8]
 8004e64:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e68:	68d2      	ldr	r2, [r2, #12]
 8004e6a:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004e6e:	2b0c      	cmp	r3, #12
 8004e70:	d03a      	beq.n	8004ee8 <HAL_RCC_OscConfig+0x114>
 8004e72:	2b04      	cmp	r3, #4
 8004e74:	d03a      	beq.n	8004eec <HAL_RCC_OscConfig+0x118>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e76:	68e3      	ldr	r3, [r4, #12]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d075      	beq.n	8004f68 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_ENABLE();
 8004e7c:	4a8f      	ldr	r2, [pc, #572]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004e7e:	6813      	ldr	r3, [r2, #0]
 8004e80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e84:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004e86:	f7fe fd81 	bl	800398c <HAL_GetTick>
 8004e8a:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004e8c:	4b8b      	ldr	r3, [pc, #556]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004e94:	d15f      	bne.n	8004f56 <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e96:	f7fe fd79 	bl	800398c <HAL_GetTick>
 8004e9a:	1b40      	subs	r0, r0, r5
 8004e9c:	2802      	cmp	r0, #2
 8004e9e:	d9f5      	bls.n	8004e8c <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8004ea0:	2003      	movs	r0, #3
 8004ea2:	e1f2      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ea4:	4a85      	ldr	r2, [pc, #532]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004ea6:	6813      	ldr	r3, [r2, #0]
 8004ea8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004eac:	6013      	str	r3, [r2, #0]
 8004eae:	e7b6      	b.n	8004e1e <HAL_RCC_OscConfig+0x4a>
 8004eb0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004eb4:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004ebe:	601a      	str	r2, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004ec6:	601a      	str	r2, [r3, #0]
 8004ec8:	e7a9      	b.n	8004e1e <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 8004eca:	f7fe fd5f 	bl	800398c <HAL_GetTick>
 8004ece:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ed0:	4b7a      	ldr	r3, [pc, #488]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004ed8:	d0be      	beq.n	8004e58 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004eda:	f7fe fd57 	bl	800398c <HAL_GetTick>
 8004ede:	1b40      	subs	r0, r0, r5
 8004ee0:	2864      	cmp	r0, #100	; 0x64
 8004ee2:	d9f5      	bls.n	8004ed0 <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 8004ee4:	2003      	movs	r0, #3
 8004ee6:	e1d0      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004ee8:	2a02      	cmp	r2, #2
 8004eea:	d1c2      	bne.n	8004e72 <HAL_RCC_OscConfig+0x9e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004eec:	4b73      	ldr	r3, [pc, #460]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004ef4:	d003      	beq.n	8004efe <HAL_RCC_OscConfig+0x12a>
 8004ef6:	68e3      	ldr	r3, [r4, #12]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	f000 81c1 	beq.w	8005280 <HAL_RCC_OscConfig+0x4ac>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004efe:	4a6f      	ldr	r2, [pc, #444]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004f00:	6853      	ldr	r3, [r2, #4]
 8004f02:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004f06:	6921      	ldr	r1, [r4, #16]
 8004f08:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004f0c:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004f0e:	4b6c      	ldr	r3, [pc, #432]	; (80050c0 <HAL_RCC_OscConfig+0x2ec>)
 8004f10:	6818      	ldr	r0, [r3, #0]
 8004f12:	f7fe fcf7 	bl	8003904 <HAL_InitTick>
 8004f16:	2800      	cmp	r0, #0
 8004f18:	f040 81b4 	bne.w	8005284 <HAL_RCC_OscConfig+0x4b0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f1c:	6823      	ldr	r3, [r4, #0]
 8004f1e:	f013 0f08 	tst.w	r3, #8
 8004f22:	d04c      	beq.n	8004fbe <HAL_RCC_OscConfig+0x1ea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f24:	6963      	ldr	r3, [r4, #20]
 8004f26:	b39b      	cbz	r3, 8004f90 <HAL_RCC_OscConfig+0x1bc>
      __HAL_RCC_LSI_ENABLE();
 8004f28:	4a64      	ldr	r2, [pc, #400]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004f2a:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8004f2e:	f043 0301 	orr.w	r3, r3, #1
 8004f32:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8004f36:	f7fe fd29 	bl	800398c <HAL_GetTick>
 8004f3a:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f3c:	4b5f      	ldr	r3, [pc, #380]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004f3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f42:	f013 0f02 	tst.w	r3, #2
 8004f46:	d13a      	bne.n	8004fbe <HAL_RCC_OscConfig+0x1ea>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f48:	f7fe fd20 	bl	800398c <HAL_GetTick>
 8004f4c:	1b40      	subs	r0, r0, r5
 8004f4e:	2802      	cmp	r0, #2
 8004f50:	d9f4      	bls.n	8004f3c <HAL_RCC_OscConfig+0x168>
          return HAL_TIMEOUT;
 8004f52:	2003      	movs	r0, #3
 8004f54:	e199      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f56:	4a59      	ldr	r2, [pc, #356]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004f58:	6853      	ldr	r3, [r2, #4]
 8004f5a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004f5e:	6921      	ldr	r1, [r4, #16]
 8004f60:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004f64:	6053      	str	r3, [r2, #4]
 8004f66:	e7d9      	b.n	8004f1c <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8004f68:	4a54      	ldr	r2, [pc, #336]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004f6a:	6813      	ldr	r3, [r2, #0]
 8004f6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f70:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004f72:	f7fe fd0b 	bl	800398c <HAL_GetTick>
 8004f76:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f78:	4b50      	ldr	r3, [pc, #320]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004f80:	d0cc      	beq.n	8004f1c <HAL_RCC_OscConfig+0x148>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f82:	f7fe fd03 	bl	800398c <HAL_GetTick>
 8004f86:	1b40      	subs	r0, r0, r5
 8004f88:	2802      	cmp	r0, #2
 8004f8a:	d9f5      	bls.n	8004f78 <HAL_RCC_OscConfig+0x1a4>
            return HAL_TIMEOUT;
 8004f8c:	2003      	movs	r0, #3
 8004f8e:	e17c      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_LSI_DISABLE();
 8004f90:	4a4a      	ldr	r2, [pc, #296]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004f92:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8004f96:	f023 0301 	bic.w	r3, r3, #1
 8004f9a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8004f9e:	f7fe fcf5 	bl	800398c <HAL_GetTick>
 8004fa2:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004fa4:	4b45      	ldr	r3, [pc, #276]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004fa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004faa:	f013 0f02 	tst.w	r3, #2
 8004fae:	d006      	beq.n	8004fbe <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fb0:	f7fe fcec 	bl	800398c <HAL_GetTick>
 8004fb4:	1b40      	subs	r0, r0, r5
 8004fb6:	2802      	cmp	r0, #2
 8004fb8:	d9f4      	bls.n	8004fa4 <HAL_RCC_OscConfig+0x1d0>
          return HAL_TIMEOUT;
 8004fba:	2003      	movs	r0, #3
 8004fbc:	e165      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fbe:	6823      	ldr	r3, [r4, #0]
 8004fc0:	f013 0f04 	tst.w	r3, #4
 8004fc4:	f000 8081 	beq.w	80050ca <HAL_RCC_OscConfig+0x2f6>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004fc8:	4b3c      	ldr	r3, [pc, #240]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004fca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fcc:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8004fd0:	d136      	bne.n	8005040 <HAL_RCC_OscConfig+0x26c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fd2:	4b3a      	ldr	r3, [pc, #232]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004fd4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004fd6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004fda:	659a      	str	r2, [r3, #88]	; 0x58
 8004fdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fe2:	9301      	str	r3, [sp, #4]
 8004fe4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004fe6:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fe8:	4b36      	ldr	r3, [pc, #216]	; (80050c4 <HAL_RCC_OscConfig+0x2f0>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004ff0:	d028      	beq.n	8005044 <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ff2:	68a3      	ldr	r3, [r4, #8]
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d039      	beq.n	800506c <HAL_RCC_OscConfig+0x298>
 8004ff8:	2b05      	cmp	r3, #5
 8004ffa:	d03f      	beq.n	800507c <HAL_RCC_OscConfig+0x2a8>
 8004ffc:	4b2f      	ldr	r3, [pc, #188]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8004ffe:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005002:	f022 0201 	bic.w	r2, r2, #1
 8005006:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800500a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800500e:	f022 0204 	bic.w	r2, r2, #4
 8005012:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005016:	68a3      	ldr	r3, [r4, #8]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d03d      	beq.n	8005098 <HAL_RCC_OscConfig+0x2c4>
      tickstart = HAL_GetTick();
 800501c:	f7fe fcb6 	bl	800398c <HAL_GetTick>
 8005020:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005022:	4b26      	ldr	r3, [pc, #152]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 8005024:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005028:	f013 0f02 	tst.w	r3, #2
 800502c:	d14c      	bne.n	80050c8 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800502e:	f7fe fcad 	bl	800398c <HAL_GetTick>
 8005032:	1b80      	subs	r0, r0, r6
 8005034:	f241 3388 	movw	r3, #5000	; 0x1388
 8005038:	4298      	cmp	r0, r3
 800503a:	d9f2      	bls.n	8005022 <HAL_RCC_OscConfig+0x24e>
          return HAL_TIMEOUT;
 800503c:	2003      	movs	r0, #3
 800503e:	e124      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
    FlagStatus       pwrclkchanged = RESET;
 8005040:	2500      	movs	r5, #0
 8005042:	e7d1      	b.n	8004fe8 <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005044:	4a1f      	ldr	r2, [pc, #124]	; (80050c4 <HAL_RCC_OscConfig+0x2f0>)
 8005046:	6813      	ldr	r3, [r2, #0]
 8005048:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800504c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800504e:	f7fe fc9d 	bl	800398c <HAL_GetTick>
 8005052:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005054:	4b1b      	ldr	r3, [pc, #108]	; (80050c4 <HAL_RCC_OscConfig+0x2f0>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f413 7f80 	tst.w	r3, #256	; 0x100
 800505c:	d1c9      	bne.n	8004ff2 <HAL_RCC_OscConfig+0x21e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800505e:	f7fe fc95 	bl	800398c <HAL_GetTick>
 8005062:	1b80      	subs	r0, r0, r6
 8005064:	2802      	cmp	r0, #2
 8005066:	d9f5      	bls.n	8005054 <HAL_RCC_OscConfig+0x280>
          return HAL_TIMEOUT;
 8005068:	2003      	movs	r0, #3
 800506a:	e10e      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800506c:	4a13      	ldr	r2, [pc, #76]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 800506e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005072:	f043 0301 	orr.w	r3, r3, #1
 8005076:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800507a:	e7cc      	b.n	8005016 <HAL_RCC_OscConfig+0x242>
 800507c:	4b0f      	ldr	r3, [pc, #60]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 800507e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005082:	f042 0204 	orr.w	r2, r2, #4
 8005086:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800508a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800508e:	f042 0201 	orr.w	r2, r2, #1
 8005092:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8005096:	e7be      	b.n	8005016 <HAL_RCC_OscConfig+0x242>
      tickstart = HAL_GetTick();
 8005098:	f7fe fc78 	bl	800398c <HAL_GetTick>
 800509c:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800509e:	4b07      	ldr	r3, [pc, #28]	; (80050bc <HAL_RCC_OscConfig+0x2e8>)
 80050a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050a4:	f013 0f02 	tst.w	r3, #2
 80050a8:	d00e      	beq.n	80050c8 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050aa:	f7fe fc6f 	bl	800398c <HAL_GetTick>
 80050ae:	1b80      	subs	r0, r0, r6
 80050b0:	f241 3388 	movw	r3, #5000	; 0x1388
 80050b4:	4298      	cmp	r0, r3
 80050b6:	d9f2      	bls.n	800509e <HAL_RCC_OscConfig+0x2ca>
          return HAL_TIMEOUT;
 80050b8:	2003      	movs	r0, #3
 80050ba:	e0e6      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
 80050bc:	40021000 	.word	0x40021000
 80050c0:	2000000c 	.word	0x2000000c
 80050c4:	40007000 	.word	0x40007000
    if (pwrclkchanged == SET)
 80050c8:	b9e5      	cbnz	r5, 8005104 <HAL_RCC_OscConfig+0x330>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80050ca:	6823      	ldr	r3, [r4, #0]
 80050cc:	f013 0f20 	tst.w	r3, #32
 80050d0:	d035      	beq.n	800513e <HAL_RCC_OscConfig+0x36a>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80050d2:	69a3      	ldr	r3, [r4, #24]
 80050d4:	b1e3      	cbz	r3, 8005110 <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 80050d6:	4a75      	ldr	r2, [pc, #468]	; (80052ac <HAL_RCC_OscConfig+0x4d8>)
 80050d8:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 80050dc:	f043 0301 	orr.w	r3, r3, #1
 80050e0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 80050e4:	f7fe fc52 	bl	800398c <HAL_GetTick>
 80050e8:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80050ea:	4b70      	ldr	r3, [pc, #448]	; (80052ac <HAL_RCC_OscConfig+0x4d8>)
 80050ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80050f0:	f013 0f02 	tst.w	r3, #2
 80050f4:	d123      	bne.n	800513e <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80050f6:	f7fe fc49 	bl	800398c <HAL_GetTick>
 80050fa:	1b40      	subs	r0, r0, r5
 80050fc:	2802      	cmp	r0, #2
 80050fe:	d9f4      	bls.n	80050ea <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 8005100:	2003      	movs	r0, #3
 8005102:	e0c2      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005104:	4a69      	ldr	r2, [pc, #420]	; (80052ac <HAL_RCC_OscConfig+0x4d8>)
 8005106:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005108:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800510c:	6593      	str	r3, [r2, #88]	; 0x58
 800510e:	e7dc      	b.n	80050ca <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI48_DISABLE();
 8005110:	4a66      	ldr	r2, [pc, #408]	; (80052ac <HAL_RCC_OscConfig+0x4d8>)
 8005112:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8005116:	f023 0301 	bic.w	r3, r3, #1
 800511a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 800511e:	f7fe fc35 	bl	800398c <HAL_GetTick>
 8005122:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005124:	4b61      	ldr	r3, [pc, #388]	; (80052ac <HAL_RCC_OscConfig+0x4d8>)
 8005126:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800512a:	f013 0f02 	tst.w	r3, #2
 800512e:	d006      	beq.n	800513e <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005130:	f7fe fc2c 	bl	800398c <HAL_GetTick>
 8005134:	1b40      	subs	r0, r0, r5
 8005136:	2802      	cmp	r0, #2
 8005138:	d9f4      	bls.n	8005124 <HAL_RCC_OscConfig+0x350>
          return HAL_TIMEOUT;
 800513a:	2003      	movs	r0, #3
 800513c:	e0a5      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800513e:	69e3      	ldr	r3, [r4, #28]
 8005140:	2b00      	cmp	r3, #0
 8005142:	f000 80a1 	beq.w	8005288 <HAL_RCC_OscConfig+0x4b4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005146:	4a59      	ldr	r2, [pc, #356]	; (80052ac <HAL_RCC_OscConfig+0x4d8>)
 8005148:	6892      	ldr	r2, [r2, #8]
 800514a:	f002 020c 	and.w	r2, r2, #12
 800514e:	2a0c      	cmp	r2, #12
 8005150:	d064      	beq.n	800521c <HAL_RCC_OscConfig+0x448>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005152:	2b02      	cmp	r3, #2
 8005154:	d013      	beq.n	800517e <HAL_RCC_OscConfig+0x3aa>
        __HAL_RCC_PLL_DISABLE();
 8005156:	4a55      	ldr	r2, [pc, #340]	; (80052ac <HAL_RCC_OscConfig+0x4d8>)
 8005158:	6813      	ldr	r3, [r2, #0]
 800515a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800515e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005160:	f7fe fc14 	bl	800398c <HAL_GetTick>
 8005164:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005166:	4b51      	ldr	r3, [pc, #324]	; (80052ac <HAL_RCC_OscConfig+0x4d8>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800516e:	d04e      	beq.n	800520e <HAL_RCC_OscConfig+0x43a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005170:	f7fe fc0c 	bl	800398c <HAL_GetTick>
 8005174:	1b00      	subs	r0, r0, r4
 8005176:	2802      	cmp	r0, #2
 8005178:	d9f5      	bls.n	8005166 <HAL_RCC_OscConfig+0x392>
            return HAL_TIMEOUT;
 800517a:	2003      	movs	r0, #3
 800517c:	e085      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_DISABLE();
 800517e:	4a4b      	ldr	r2, [pc, #300]	; (80052ac <HAL_RCC_OscConfig+0x4d8>)
 8005180:	6813      	ldr	r3, [r2, #0]
 8005182:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005186:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005188:	f7fe fc00 	bl	800398c <HAL_GetTick>
 800518c:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800518e:	4b47      	ldr	r3, [pc, #284]	; (80052ac <HAL_RCC_OscConfig+0x4d8>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005196:	d006      	beq.n	80051a6 <HAL_RCC_OscConfig+0x3d2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005198:	f7fe fbf8 	bl	800398c <HAL_GetTick>
 800519c:	1b40      	subs	r0, r0, r5
 800519e:	2802      	cmp	r0, #2
 80051a0:	d9f5      	bls.n	800518e <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 80051a2:	2003      	movs	r0, #3
 80051a4:	e071      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80051a6:	4a41      	ldr	r2, [pc, #260]	; (80052ac <HAL_RCC_OscConfig+0x4d8>)
 80051a8:	68d3      	ldr	r3, [r2, #12]
 80051aa:	4941      	ldr	r1, [pc, #260]	; (80052b0 <HAL_RCC_OscConfig+0x4dc>)
 80051ac:	4019      	ands	r1, r3
 80051ae:	6a23      	ldr	r3, [r4, #32]
 80051b0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80051b2:	3801      	subs	r0, #1
 80051b4:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 80051b8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80051ba:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80051be:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80051c0:	0840      	lsrs	r0, r0, #1
 80051c2:	3801      	subs	r0, #1
 80051c4:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 80051c8:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80051ca:	0840      	lsrs	r0, r0, #1
 80051cc:	3801      	subs	r0, #1
 80051ce:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 80051d2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80051d4:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 80051d8:	430b      	orrs	r3, r1
 80051da:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 80051dc:	6813      	ldr	r3, [r2, #0]
 80051de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80051e2:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80051e4:	68d3      	ldr	r3, [r2, #12]
 80051e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80051ea:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 80051ec:	f7fe fbce 	bl	800398c <HAL_GetTick>
 80051f0:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051f2:	4b2e      	ldr	r3, [pc, #184]	; (80052ac <HAL_RCC_OscConfig+0x4d8>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80051fa:	d106      	bne.n	800520a <HAL_RCC_OscConfig+0x436>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051fc:	f7fe fbc6 	bl	800398c <HAL_GetTick>
 8005200:	1b00      	subs	r0, r0, r4
 8005202:	2802      	cmp	r0, #2
 8005204:	d9f5      	bls.n	80051f2 <HAL_RCC_OscConfig+0x41e>
            return HAL_TIMEOUT;
 8005206:	2003      	movs	r0, #3
 8005208:	e03f      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 800520a:	2000      	movs	r0, #0
 800520c:	e03d      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800520e:	4a27      	ldr	r2, [pc, #156]	; (80052ac <HAL_RCC_OscConfig+0x4d8>)
 8005210:	68d1      	ldr	r1, [r2, #12]
 8005212:	4b28      	ldr	r3, [pc, #160]	; (80052b4 <HAL_RCC_OscConfig+0x4e0>)
 8005214:	400b      	ands	r3, r1
 8005216:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8005218:	2000      	movs	r0, #0
 800521a:	e036      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800521c:	2b01      	cmp	r3, #1
 800521e:	d036      	beq.n	800528e <HAL_RCC_OscConfig+0x4ba>
      temp_pllckcfg = RCC->PLLCFGR;
 8005220:	4b22      	ldr	r3, [pc, #136]	; (80052ac <HAL_RCC_OscConfig+0x4d8>)
 8005222:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005224:	f003 0103 	and.w	r1, r3, #3
 8005228:	6a22      	ldr	r2, [r4, #32]
 800522a:	4291      	cmp	r1, r2
 800522c:	d131      	bne.n	8005292 <HAL_RCC_OscConfig+0x4be>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800522e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005232:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005234:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005236:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 800523a:	d12c      	bne.n	8005296 <HAL_RCC_OscConfig+0x4c2>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800523c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005240:	6aa1      	ldr	r1, [r4, #40]	; 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005242:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8005246:	d128      	bne.n	800529a <HAL_RCC_OscConfig+0x4c6>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005248:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800524c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800524e:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8005252:	d124      	bne.n	800529e <HAL_RCC_OscConfig+0x4ca>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005254:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8005258:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800525a:	0852      	lsrs	r2, r2, #1
 800525c:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800525e:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8005262:	d11e      	bne.n	80052a2 <HAL_RCC_OscConfig+0x4ce>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005264:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8005268:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800526a:	0852      	lsrs	r2, r2, #1
 800526c:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800526e:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8005272:	d118      	bne.n	80052a6 <HAL_RCC_OscConfig+0x4d2>
  return HAL_OK;
 8005274:	2000      	movs	r0, #0
 8005276:	e008      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
    return HAL_ERROR;
 8005278:	2001      	movs	r0, #1
}
 800527a:	4770      	bx	lr
        return HAL_ERROR;
 800527c:	2001      	movs	r0, #1
 800527e:	e004      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 8005280:	2001      	movs	r0, #1
 8005282:	e002      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
          return HAL_ERROR;
 8005284:	2001      	movs	r0, #1
 8005286:	e000      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 8005288:	2000      	movs	r0, #0
}
 800528a:	b002      	add	sp, #8
 800528c:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800528e:	2001      	movs	r0, #1
 8005290:	e7fb      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 8005292:	2001      	movs	r0, #1
 8005294:	e7f9      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
 8005296:	2001      	movs	r0, #1
 8005298:	e7f7      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
 800529a:	2001      	movs	r0, #1
 800529c:	e7f5      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
 800529e:	2001      	movs	r0, #1
 80052a0:	e7f3      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
 80052a2:	2001      	movs	r0, #1
 80052a4:	e7f1      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
 80052a6:	2001      	movs	r0, #1
 80052a8:	e7ef      	b.n	800528a <HAL_RCC_OscConfig+0x4b6>
 80052aa:	bf00      	nop
 80052ac:	40021000 	.word	0x40021000
 80052b0:	019f800c 	.word	0x019f800c
 80052b4:	feeefffc 	.word	0xfeeefffc

080052b8 <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80052b8:	4b1e      	ldr	r3, [pc, #120]	; (8005334 <HAL_RCC_GetSysClockFreq+0x7c>)
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	f003 030c 	and.w	r3, r3, #12
 80052c0:	2b04      	cmp	r3, #4
 80052c2:	d032      	beq.n	800532a <HAL_RCC_GetSysClockFreq+0x72>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80052c4:	4b1b      	ldr	r3, [pc, #108]	; (8005334 <HAL_RCC_GetSysClockFreq+0x7c>)
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	f003 030c 	and.w	r3, r3, #12
 80052cc:	2b08      	cmp	r3, #8
 80052ce:	d02e      	beq.n	800532e <HAL_RCC_GetSysClockFreq+0x76>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80052d0:	4b18      	ldr	r3, [pc, #96]	; (8005334 <HAL_RCC_GetSysClockFreq+0x7c>)
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	f003 030c 	and.w	r3, r3, #12
 80052d8:	2b0c      	cmp	r3, #12
 80052da:	d001      	beq.n	80052e0 <HAL_RCC_GetSysClockFreq+0x28>
    sysclockfreq = 0U;
 80052dc:	2000      	movs	r0, #0
}
 80052de:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80052e0:	4a14      	ldr	r2, [pc, #80]	; (8005334 <HAL_RCC_GetSysClockFreq+0x7c>)
 80052e2:	68d3      	ldr	r3, [r2, #12]
 80052e4:	f003 0303 	and.w	r3, r3, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80052e8:	68d0      	ldr	r0, [r2, #12]
 80052ea:	f3c0 1003 	ubfx	r0, r0, #4, #4
 80052ee:	3001      	adds	r0, #1
    switch (pllsource)
 80052f0:	2b03      	cmp	r3, #3
 80052f2:	d011      	beq.n	8005318 <HAL_RCC_GetSysClockFreq+0x60>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80052f4:	4b10      	ldr	r3, [pc, #64]	; (8005338 <HAL_RCC_GetSysClockFreq+0x80>)
 80052f6:	fbb3 f3f0 	udiv	r3, r3, r0
 80052fa:	4a0e      	ldr	r2, [pc, #56]	; (8005334 <HAL_RCC_GetSysClockFreq+0x7c>)
 80052fc:	68d0      	ldr	r0, [r2, #12]
 80052fe:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8005302:	fb00 f003 	mul.w	r0, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005306:	4b0b      	ldr	r3, [pc, #44]	; (8005334 <HAL_RCC_GetSysClockFreq+0x7c>)
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800530e:	3301      	adds	r3, #1
 8005310:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8005312:	fbb0 f0f3 	udiv	r0, r0, r3
 8005316:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005318:	4b08      	ldr	r3, [pc, #32]	; (800533c <HAL_RCC_GetSysClockFreq+0x84>)
 800531a:	fbb3 f3f0 	udiv	r3, r3, r0
 800531e:	68d0      	ldr	r0, [r2, #12]
 8005320:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8005324:	fb00 f003 	mul.w	r0, r0, r3
      break;
 8005328:	e7ed      	b.n	8005306 <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 800532a:	4803      	ldr	r0, [pc, #12]	; (8005338 <HAL_RCC_GetSysClockFreq+0x80>)
 800532c:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 800532e:	4803      	ldr	r0, [pc, #12]	; (800533c <HAL_RCC_GetSysClockFreq+0x84>)
 8005330:	4770      	bx	lr
 8005332:	bf00      	nop
 8005334:	40021000 	.word	0x40021000
 8005338:	00f42400 	.word	0x00f42400
 800533c:	007a1200 	.word	0x007a1200

08005340 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8005340:	2800      	cmp	r0, #0
 8005342:	f000 80e6 	beq.w	8005512 <HAL_RCC_ClockConfig+0x1d2>
{
 8005346:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005348:	460c      	mov	r4, r1
 800534a:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800534c:	4b74      	ldr	r3, [pc, #464]	; (8005520 <HAL_RCC_ClockConfig+0x1e0>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 030f 	and.w	r3, r3, #15
 8005354:	428b      	cmp	r3, r1
 8005356:	d20b      	bcs.n	8005370 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005358:	4a71      	ldr	r2, [pc, #452]	; (8005520 <HAL_RCC_ClockConfig+0x1e0>)
 800535a:	6813      	ldr	r3, [r2, #0]
 800535c:	f023 030f 	bic.w	r3, r3, #15
 8005360:	430b      	orrs	r3, r1
 8005362:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005364:	6813      	ldr	r3, [r2, #0]
 8005366:	f003 030f 	and.w	r3, r3, #15
 800536a:	428b      	cmp	r3, r1
 800536c:	f040 80d3 	bne.w	8005516 <HAL_RCC_ClockConfig+0x1d6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005370:	682e      	ldr	r6, [r5, #0]
 8005372:	f016 0601 	ands.w	r6, r6, #1
 8005376:	d05f      	beq.n	8005438 <HAL_RCC_ClockConfig+0xf8>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005378:	686b      	ldr	r3, [r5, #4]
 800537a:	2b03      	cmp	r3, #3
 800537c:	d015      	beq.n	80053aa <HAL_RCC_ClockConfig+0x6a>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800537e:	2b02      	cmp	r3, #2
 8005380:	d033      	beq.n	80053ea <HAL_RCC_ClockConfig+0xaa>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005382:	4b68      	ldr	r3, [pc, #416]	; (8005524 <HAL_RCC_ClockConfig+0x1e4>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800538a:	f000 80c6 	beq.w	800551a <HAL_RCC_ClockConfig+0x1da>
      pllfreq = HAL_RCC_GetSysClockFreq();
 800538e:	f7ff ff93 	bl	80052b8 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8005392:	4b65      	ldr	r3, [pc, #404]	; (8005528 <HAL_RCC_ClockConfig+0x1e8>)
 8005394:	4298      	cmp	r0, r3
 8005396:	d933      	bls.n	8005400 <HAL_RCC_ClockConfig+0xc0>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005398:	4a62      	ldr	r2, [pc, #392]	; (8005524 <HAL_RCC_ClockConfig+0x1e4>)
 800539a:	6893      	ldr	r3, [r2, #8]
 800539c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80053a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053a4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80053a6:	2680      	movs	r6, #128	; 0x80
 80053a8:	e02b      	b.n	8005402 <HAL_RCC_ClockConfig+0xc2>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053aa:	4b5e      	ldr	r3, [pc, #376]	; (8005524 <HAL_RCC_ClockConfig+0x1e4>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80053b2:	d101      	bne.n	80053b8 <HAL_RCC_ClockConfig+0x78>
        return HAL_ERROR;
 80053b4:	2001      	movs	r0, #1
 80053b6:	e08b      	b.n	80054d0 <HAL_RCC_ClockConfig+0x190>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80053b8:	f7ff fce0 	bl	8004d7c <RCC_GetSysClockFreqFromPLLSource>
      if(pllfreq > 80000000U)
 80053bc:	4b5a      	ldr	r3, [pc, #360]	; (8005528 <HAL_RCC_ClockConfig+0x1e8>)
 80053be:	4298      	cmp	r0, r3
 80053c0:	d91a      	bls.n	80053f8 <HAL_RCC_ClockConfig+0xb8>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80053c2:	4b58      	ldr	r3, [pc, #352]	; (8005524 <HAL_RCC_ClockConfig+0x1e4>)
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 80053ca:	d005      	beq.n	80053d8 <HAL_RCC_ClockConfig+0x98>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80053cc:	682e      	ldr	r6, [r5, #0]
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80053ce:	f016 0602 	ands.w	r6, r6, #2
 80053d2:	d016      	beq.n	8005402 <HAL_RCC_ClockConfig+0xc2>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80053d4:	68ab      	ldr	r3, [r5, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80053d6:	b98b      	cbnz	r3, 80053fc <HAL_RCC_ClockConfig+0xbc>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80053d8:	4a52      	ldr	r2, [pc, #328]	; (8005524 <HAL_RCC_ClockConfig+0x1e4>)
 80053da:	6893      	ldr	r3, [r2, #8]
 80053dc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80053e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053e4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80053e6:	2680      	movs	r6, #128	; 0x80
 80053e8:	e00b      	b.n	8005402 <HAL_RCC_ClockConfig+0xc2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80053ea:	4b4e      	ldr	r3, [pc, #312]	; (8005524 <HAL_RCC_ClockConfig+0x1e4>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80053f2:	d1cc      	bne.n	800538e <HAL_RCC_ClockConfig+0x4e>
          return HAL_ERROR;
 80053f4:	2001      	movs	r0, #1
 80053f6:	e06b      	b.n	80054d0 <HAL_RCC_ClockConfig+0x190>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80053f8:	2600      	movs	r6, #0
 80053fa:	e002      	b.n	8005402 <HAL_RCC_ClockConfig+0xc2>
 80053fc:	2600      	movs	r6, #0
 80053fe:	e000      	b.n	8005402 <HAL_RCC_ClockConfig+0xc2>
 8005400:	2600      	movs	r6, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005402:	4a48      	ldr	r2, [pc, #288]	; (8005524 <HAL_RCC_ClockConfig+0x1e4>)
 8005404:	6893      	ldr	r3, [r2, #8]
 8005406:	f023 0303 	bic.w	r3, r3, #3
 800540a:	6869      	ldr	r1, [r5, #4]
 800540c:	430b      	orrs	r3, r1
 800540e:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8005410:	f7fe fabc 	bl	800398c <HAL_GetTick>
 8005414:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005416:	4b43      	ldr	r3, [pc, #268]	; (8005524 <HAL_RCC_ClockConfig+0x1e4>)
 8005418:	689b      	ldr	r3, [r3, #8]
 800541a:	f003 030c 	and.w	r3, r3, #12
 800541e:	686a      	ldr	r2, [r5, #4]
 8005420:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005424:	d008      	beq.n	8005438 <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005426:	f7fe fab1 	bl	800398c <HAL_GetTick>
 800542a:	1bc0      	subs	r0, r0, r7
 800542c:	f241 3388 	movw	r3, #5000	; 0x1388
 8005430:	4298      	cmp	r0, r3
 8005432:	d9f0      	bls.n	8005416 <HAL_RCC_ClockConfig+0xd6>
        return HAL_TIMEOUT;
 8005434:	2003      	movs	r0, #3
 8005436:	e04b      	b.n	80054d0 <HAL_RCC_ClockConfig+0x190>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005438:	682b      	ldr	r3, [r5, #0]
 800543a:	f013 0f02 	tst.w	r3, #2
 800543e:	d048      	beq.n	80054d2 <HAL_RCC_ClockConfig+0x192>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005440:	f013 0f04 	tst.w	r3, #4
 8005444:	d004      	beq.n	8005450 <HAL_RCC_ClockConfig+0x110>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005446:	4a37      	ldr	r2, [pc, #220]	; (8005524 <HAL_RCC_ClockConfig+0x1e4>)
 8005448:	6893      	ldr	r3, [r2, #8]
 800544a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800544e:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005450:	682b      	ldr	r3, [r5, #0]
 8005452:	f013 0f08 	tst.w	r3, #8
 8005456:	d006      	beq.n	8005466 <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005458:	4a32      	ldr	r2, [pc, #200]	; (8005524 <HAL_RCC_ClockConfig+0x1e4>)
 800545a:	6893      	ldr	r3, [r2, #8]
 800545c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005460:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005464:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005466:	4a2f      	ldr	r2, [pc, #188]	; (8005524 <HAL_RCC_ClockConfig+0x1e4>)
 8005468:	6893      	ldr	r3, [r2, #8]
 800546a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800546e:	68a9      	ldr	r1, [r5, #8]
 8005470:	430b      	orrs	r3, r1
 8005472:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005474:	4b2a      	ldr	r3, [pc, #168]	; (8005520 <HAL_RCC_ClockConfig+0x1e0>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 030f 	and.w	r3, r3, #15
 800547c:	42a3      	cmp	r3, r4
 800547e:	d830      	bhi.n	80054e2 <HAL_RCC_ClockConfig+0x1a2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005480:	682b      	ldr	r3, [r5, #0]
 8005482:	f013 0f04 	tst.w	r3, #4
 8005486:	d006      	beq.n	8005496 <HAL_RCC_ClockConfig+0x156>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005488:	4a26      	ldr	r2, [pc, #152]	; (8005524 <HAL_RCC_ClockConfig+0x1e4>)
 800548a:	6893      	ldr	r3, [r2, #8]
 800548c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005490:	68e9      	ldr	r1, [r5, #12]
 8005492:	430b      	orrs	r3, r1
 8005494:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005496:	682b      	ldr	r3, [r5, #0]
 8005498:	f013 0f08 	tst.w	r3, #8
 800549c:	d007      	beq.n	80054ae <HAL_RCC_ClockConfig+0x16e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800549e:	4a21      	ldr	r2, [pc, #132]	; (8005524 <HAL_RCC_ClockConfig+0x1e4>)
 80054a0:	6893      	ldr	r3, [r2, #8]
 80054a2:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80054a6:	6929      	ldr	r1, [r5, #16]
 80054a8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80054ac:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80054ae:	f7ff ff03 	bl	80052b8 <HAL_RCC_GetSysClockFreq>
 80054b2:	4b1c      	ldr	r3, [pc, #112]	; (8005524 <HAL_RCC_ClockConfig+0x1e4>)
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80054ba:	4a1c      	ldr	r2, [pc, #112]	; (800552c <HAL_RCC_ClockConfig+0x1ec>)
 80054bc:	5cd3      	ldrb	r3, [r2, r3]
 80054be:	f003 031f 	and.w	r3, r3, #31
 80054c2:	40d8      	lsrs	r0, r3
 80054c4:	4b1a      	ldr	r3, [pc, #104]	; (8005530 <HAL_RCC_ClockConfig+0x1f0>)
 80054c6:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 80054c8:	4b1a      	ldr	r3, [pc, #104]	; (8005534 <HAL_RCC_ClockConfig+0x1f4>)
 80054ca:	6818      	ldr	r0, [r3, #0]
 80054cc:	f7fe fa1a 	bl	8003904 <HAL_InitTick>
}
 80054d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(hpre == RCC_SYSCLK_DIV2)
 80054d2:	2e80      	cmp	r6, #128	; 0x80
 80054d4:	d1ce      	bne.n	8005474 <HAL_RCC_ClockConfig+0x134>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80054d6:	4a13      	ldr	r2, [pc, #76]	; (8005524 <HAL_RCC_ClockConfig+0x1e4>)
 80054d8:	6893      	ldr	r3, [r2, #8]
 80054da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80054de:	6093      	str	r3, [r2, #8]
 80054e0:	e7c8      	b.n	8005474 <HAL_RCC_ClockConfig+0x134>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054e2:	4a0f      	ldr	r2, [pc, #60]	; (8005520 <HAL_RCC_ClockConfig+0x1e0>)
 80054e4:	6813      	ldr	r3, [r2, #0]
 80054e6:	f023 030f 	bic.w	r3, r3, #15
 80054ea:	4323      	orrs	r3, r4
 80054ec:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80054ee:	f7fe fa4d 	bl	800398c <HAL_GetTick>
 80054f2:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80054f4:	4b0a      	ldr	r3, [pc, #40]	; (8005520 <HAL_RCC_ClockConfig+0x1e0>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f003 030f 	and.w	r3, r3, #15
 80054fc:	42a3      	cmp	r3, r4
 80054fe:	d0bf      	beq.n	8005480 <HAL_RCC_ClockConfig+0x140>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005500:	f7fe fa44 	bl	800398c <HAL_GetTick>
 8005504:	1b80      	subs	r0, r0, r6
 8005506:	f241 3388 	movw	r3, #5000	; 0x1388
 800550a:	4298      	cmp	r0, r3
 800550c:	d9f2      	bls.n	80054f4 <HAL_RCC_ClockConfig+0x1b4>
        return HAL_TIMEOUT;
 800550e:	2003      	movs	r0, #3
 8005510:	e7de      	b.n	80054d0 <HAL_RCC_ClockConfig+0x190>
    return HAL_ERROR;
 8005512:	2001      	movs	r0, #1
}
 8005514:	4770      	bx	lr
      return HAL_ERROR;
 8005516:	2001      	movs	r0, #1
 8005518:	e7da      	b.n	80054d0 <HAL_RCC_ClockConfig+0x190>
          return HAL_ERROR;
 800551a:	2001      	movs	r0, #1
 800551c:	e7d8      	b.n	80054d0 <HAL_RCC_ClockConfig+0x190>
 800551e:	bf00      	nop
 8005520:	40022000 	.word	0x40022000
 8005524:	40021000 	.word	0x40021000
 8005528:	04c4b400 	.word	0x04c4b400
 800552c:	0800afb8 	.word	0x0800afb8
 8005530:	20000004 	.word	0x20000004
 8005534:	2000000c 	.word	0x2000000c

08005538 <HAL_RCC_GetHCLKFreq>:
}
 8005538:	4b01      	ldr	r3, [pc, #4]	; (8005540 <HAL_RCC_GetHCLKFreq+0x8>)
 800553a:	6818      	ldr	r0, [r3, #0]
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	20000004 	.word	0x20000004

08005544 <HAL_RCC_GetPCLK1Freq>:
{
 8005544:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005546:	f7ff fff7 	bl	8005538 <HAL_RCC_GetHCLKFreq>
 800554a:	4b05      	ldr	r3, [pc, #20]	; (8005560 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8005552:	4a04      	ldr	r2, [pc, #16]	; (8005564 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005554:	5cd3      	ldrb	r3, [r2, r3]
 8005556:	f003 031f 	and.w	r3, r3, #31
}
 800555a:	40d8      	lsrs	r0, r3
 800555c:	bd08      	pop	{r3, pc}
 800555e:	bf00      	nop
 8005560:	40021000 	.word	0x40021000
 8005564:	0800afc8 	.word	0x0800afc8

08005568 <HAL_RCC_GetPCLK2Freq>:
{
 8005568:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800556a:	f7ff ffe5 	bl	8005538 <HAL_RCC_GetHCLKFreq>
 800556e:	4b05      	ldr	r3, [pc, #20]	; (8005584 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8005576:	4a04      	ldr	r2, [pc, #16]	; (8005588 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005578:	5cd3      	ldrb	r3, [r2, r3]
 800557a:	f003 031f 	and.w	r3, r3, #31
}
 800557e:	40d8      	lsrs	r0, r3
 8005580:	bd08      	pop	{r3, pc}
 8005582:	bf00      	nop
 8005584:	40021000 	.word	0x40021000
 8005588:	0800afc8 	.word	0x0800afc8

0800558c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800558c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800558e:	b083      	sub	sp, #12
 8005590:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005592:	6803      	ldr	r3, [r0, #0]
 8005594:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8005598:	d069      	beq.n	800566e <HAL_RCCEx_PeriphCLKConfig+0xe2>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800559a:	4bb3      	ldr	r3, [pc, #716]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800559c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800559e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80055a2:	d11e      	bne.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055a4:	4bb0      	ldr	r3, [pc, #704]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80055a6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80055a8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80055ac:	659a      	str	r2, [r3, #88]	; 0x58
 80055ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055b4:	9301      	str	r3, [sp, #4]
 80055b6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80055b8:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055ba:	4aac      	ldr	r2, [pc, #688]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80055bc:	6813      	ldr	r3, [r2, #0]
 80055be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80055c4:	f7fe f9e2 	bl	800398c <HAL_GetTick>
 80055c8:	4605      	mov	r5, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055ca:	4ba8      	ldr	r3, [pc, #672]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f413 7f80 	tst.w	r3, #256	; 0x100
 80055d2:	d108      	bne.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055d4:	f7fe f9da 	bl	800398c <HAL_GetTick>
 80055d8:	1b40      	subs	r0, r0, r5
 80055da:	2802      	cmp	r0, #2
 80055dc:	d9f5      	bls.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x3e>
      {
        ret = HAL_TIMEOUT;
 80055de:	2503      	movs	r5, #3
 80055e0:	e002      	b.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    FlagStatus       pwrclkchanged = RESET;
 80055e2:	2600      	movs	r6, #0
 80055e4:	e7e9      	b.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x2e>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80055e6:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 80055e8:	bb45      	cbnz	r5, 800563c <HAL_RCCEx_PeriphCLKConfig+0xb0>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80055ea:	4b9f      	ldr	r3, [pc, #636]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80055ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80055f0:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80055f4:	d015      	beq.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x96>
 80055f6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d012      	beq.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80055fc:	4a9a      	ldr	r2, [pc, #616]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80055fe:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005602:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005606:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 800560a:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 800560e:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005612:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8005616:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800561a:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800561e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005622:	f013 0f01 	tst.w	r3, #1
 8005626:	d110      	bne.n	800564a <HAL_RCCEx_PeriphCLKConfig+0xbe>
            break;
          }
        }
      }
      
      if(ret == HAL_OK)
 8005628:	b945      	cbnz	r5, 800563c <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800562a:	4a8f      	ldr	r2, [pc, #572]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800562c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005630:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005634:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8005636:	430b      	orrs	r3, r1
 8005638:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800563c:	b1c6      	cbz	r6, 8005670 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800563e:	4a8a      	ldr	r2, [pc, #552]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005640:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005642:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005646:	6593      	str	r3, [r2, #88]	; 0x58
 8005648:	e012      	b.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0xe4>
        tickstart = HAL_GetTick();
 800564a:	f7fe f99f 	bl	800398c <HAL_GetTick>
 800564e:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005650:	4b85      	ldr	r3, [pc, #532]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005656:	f013 0f02 	tst.w	r3, #2
 800565a:	d1e5      	bne.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800565c:	f7fe f996 	bl	800398c <HAL_GetTick>
 8005660:	1bc0      	subs	r0, r0, r7
 8005662:	f241 3388 	movw	r3, #5000	; 0x1388
 8005666:	4298      	cmp	r0, r3
 8005668:	d9f2      	bls.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0xc4>
            ret = HAL_TIMEOUT;
 800566a:	2503      	movs	r5, #3
 800566c:	e7dc      	b.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800566e:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005670:	6823      	ldr	r3, [r4, #0]
 8005672:	f013 0f01 	tst.w	r3, #1
 8005676:	d008      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005678:	4a7b      	ldr	r2, [pc, #492]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800567a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800567e:	f023 0303 	bic.w	r3, r3, #3
 8005682:	6861      	ldr	r1, [r4, #4]
 8005684:	430b      	orrs	r3, r1
 8005686:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800568a:	6823      	ldr	r3, [r4, #0]
 800568c:	f013 0f02 	tst.w	r3, #2
 8005690:	d008      	beq.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005692:	4a75      	ldr	r2, [pc, #468]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005694:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005698:	f023 030c 	bic.w	r3, r3, #12
 800569c:	68a1      	ldr	r1, [r4, #8]
 800569e:	430b      	orrs	r3, r1
 80056a0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80056a4:	6823      	ldr	r3, [r4, #0]
 80056a6:	f013 0f04 	tst.w	r3, #4
 80056aa:	d008      	beq.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80056ac:	4a6e      	ldr	r2, [pc, #440]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80056ae:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80056b2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80056b6:	68e1      	ldr	r1, [r4, #12]
 80056b8:	430b      	orrs	r3, r1
 80056ba:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80056be:	6823      	ldr	r3, [r4, #0]
 80056c0:	f013 0f08 	tst.w	r3, #8
 80056c4:	d008      	beq.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80056c6:	4a68      	ldr	r2, [pc, #416]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80056c8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80056cc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80056d0:	6921      	ldr	r1, [r4, #16]
 80056d2:	430b      	orrs	r3, r1
 80056d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80056d8:	6823      	ldr	r3, [r4, #0]
 80056da:	f013 0f20 	tst.w	r3, #32
 80056de:	d008      	beq.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80056e0:	4a61      	ldr	r2, [pc, #388]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80056e2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80056e6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80056ea:	6961      	ldr	r1, [r4, #20]
 80056ec:	430b      	orrs	r3, r1
 80056ee:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80056f2:	6823      	ldr	r3, [r4, #0]
 80056f4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80056f8:	d008      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80056fa:	4a5b      	ldr	r2, [pc, #364]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80056fc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005700:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005704:	69a1      	ldr	r1, [r4, #24]
 8005706:	430b      	orrs	r3, r1
 8005708:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800570c:	6823      	ldr	r3, [r4, #0]
 800570e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005712:	d008      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005714:	4a54      	ldr	r2, [pc, #336]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005716:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800571a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800571e:	69e1      	ldr	r1, [r4, #28]
 8005720:	430b      	orrs	r3, r1
 8005722:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005726:	6823      	ldr	r3, [r4, #0]
 8005728:	f413 7f80 	tst.w	r3, #256	; 0x100
 800572c:	d008      	beq.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800572e:	4a4e      	ldr	r2, [pc, #312]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005730:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005734:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005738:	6a21      	ldr	r1, [r4, #32]
 800573a:	430b      	orrs	r3, r1
 800573c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005740:	6823      	ldr	r3, [r4, #0]
 8005742:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005746:	d008      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005748:	4a47      	ldr	r2, [pc, #284]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800574a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800574e:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8005752:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005754:	430b      	orrs	r3, r1
 8005756:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800575a:	6823      	ldr	r3, [r4, #0]
 800575c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005760:	d00c      	beq.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005762:	4a41      	ldr	r2, [pc, #260]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005764:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005768:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800576c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800576e:	430b      	orrs	r3, r1
 8005770:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005774:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005776:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800577a:	d057      	beq.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800577c:	6823      	ldr	r3, [r4, #0]
 800577e:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8005782:	d00c      	beq.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005784:	4a38      	ldr	r2, [pc, #224]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005786:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800578a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800578e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005790:	430b      	orrs	r3, r1
 8005792:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005796:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005798:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800579c:	d04b      	beq.n	8005836 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800579e:	6823      	ldr	r3, [r4, #0]
 80057a0:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80057a4:	d00c      	beq.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80057a6:	4a30      	ldr	r2, [pc, #192]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80057a8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80057ac:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80057b0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80057b2:	430b      	orrs	r3, r1
 80057b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80057b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80057ba:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80057be:	d03f      	beq.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80057c0:	6823      	ldr	r3, [r4, #0]
 80057c2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80057c6:	d00c      	beq.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80057c8:	4a27      	ldr	r2, [pc, #156]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80057ca:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80057ce:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80057d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80057d4:	430b      	orrs	r3, r1
 80057d6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80057da:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80057dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80057e0:	d033      	beq.n	800584a <HAL_RCCEx_PeriphCLKConfig+0x2be>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80057e2:	6823      	ldr	r3, [r4, #0]
 80057e4:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80057e8:	d00c      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80057ea:	4a1f      	ldr	r2, [pc, #124]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80057ec:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80057f0:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80057f4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80057f6:	430b      	orrs	r3, r1
 80057f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80057fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80057fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005802:	d027      	beq.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005804:	6823      	ldr	r3, [r4, #0]
 8005806:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800580a:	d00c      	beq.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800580c:	4a16      	ldr	r2, [pc, #88]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800580e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005812:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8005816:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005818:	430b      	orrs	r3, r1
 800581a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800581e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005820:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005824:	d01b      	beq.n	800585e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  }

#endif /* QUADSPI */

  return status;
}
 8005826:	4628      	mov	r0, r5
 8005828:	b003      	add	sp, #12
 800582a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800582c:	68d3      	ldr	r3, [r2, #12]
 800582e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005832:	60d3      	str	r3, [r2, #12]
 8005834:	e7a2      	b.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005836:	68d3      	ldr	r3, [r2, #12]
 8005838:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800583c:	60d3      	str	r3, [r2, #12]
 800583e:	e7ae      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x212>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005840:	68d3      	ldr	r3, [r2, #12]
 8005842:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005846:	60d3      	str	r3, [r2, #12]
 8005848:	e7ba      	b.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0x234>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800584a:	68d3      	ldr	r3, [r2, #12]
 800584c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005850:	60d3      	str	r3, [r2, #12]
 8005852:	e7c6      	b.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x256>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005854:	68d3      	ldr	r3, [r2, #12]
 8005856:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800585a:	60d3      	str	r3, [r2, #12]
 800585c:	e7d2      	b.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x278>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800585e:	68d3      	ldr	r3, [r2, #12]
 8005860:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005864:	60d3      	str	r3, [r2, #12]
 8005866:	e7de      	b.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8005868:	40021000 	.word	0x40021000
 800586c:	40007000 	.word	0x40007000

08005870 <HAL_TIM_Base_MspInit>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005870:	4770      	bx	lr
	...

08005874 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005874:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b01      	cmp	r3, #1
 800587c:	d132      	bne.n	80058e4 <HAL_TIM_Base_Start_IT+0x70>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800587e:	2302      	movs	r3, #2
 8005880:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005884:	6802      	ldr	r2, [r0, #0]
 8005886:	68d3      	ldr	r3, [r2, #12]
 8005888:	f043 0301 	orr.w	r3, r3, #1
 800588c:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800588e:	6803      	ldr	r3, [r0, #0]
 8005890:	4a17      	ldr	r2, [pc, #92]	; (80058f0 <HAL_TIM_Base_Start_IT+0x7c>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d018      	beq.n	80058c8 <HAL_TIM_Base_Start_IT+0x54>
 8005896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800589a:	d015      	beq.n	80058c8 <HAL_TIM_Base_Start_IT+0x54>
 800589c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d011      	beq.n	80058c8 <HAL_TIM_Base_Start_IT+0x54>
 80058a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d00d      	beq.n	80058c8 <HAL_TIM_Base_Start_IT+0x54>
 80058ac:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d009      	beq.n	80058c8 <HAL_TIM_Base_Start_IT+0x54>
 80058b4:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d005      	beq.n	80058c8 <HAL_TIM_Base_Start_IT+0x54>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	f042 0201 	orr.w	r2, r2, #1
 80058c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058c4:	2000      	movs	r0, #0
 80058c6:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058c8:	6899      	ldr	r1, [r3, #8]
 80058ca:	4a0a      	ldr	r2, [pc, #40]	; (80058f4 <HAL_TIM_Base_Start_IT+0x80>)
 80058cc:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058ce:	2a06      	cmp	r2, #6
 80058d0:	d00a      	beq.n	80058e8 <HAL_TIM_Base_Start_IT+0x74>
 80058d2:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80058d6:	d009      	beq.n	80058ec <HAL_TIM_Base_Start_IT+0x78>
      __HAL_TIM_ENABLE(htim);
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	f042 0201 	orr.w	r2, r2, #1
 80058de:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80058e0:	2000      	movs	r0, #0
 80058e2:	4770      	bx	lr
    return HAL_ERROR;
 80058e4:	2001      	movs	r0, #1
 80058e6:	4770      	bx	lr
  return HAL_OK;
 80058e8:	2000      	movs	r0, #0
 80058ea:	4770      	bx	lr
 80058ec:	2000      	movs	r0, #0
}
 80058ee:	4770      	bx	lr
 80058f0:	40012c00 	.word	0x40012c00
 80058f4:	00010007 	.word	0x00010007

080058f8 <HAL_TIM_GenerateEvent>:
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058f8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d00c      	beq.n	800591a <HAL_TIM_GenerateEvent+0x22>

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005900:	2302      	movs	r3, #2
 8005902:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8005906:	6803      	ldr	r3, [r0, #0]
 8005908:	6159      	str	r1, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800590a:	2301      	movs	r3, #1
 800590c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005910:	2300      	movs	r3, #0
 8005912:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8005916:	4618      	mov	r0, r3
 8005918:	4770      	bx	lr
  __HAL_LOCK(htim);
 800591a:	2002      	movs	r0, #2
}
 800591c:	4770      	bx	lr
	...

08005920 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005920:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005922:	4a30      	ldr	r2, [pc, #192]	; (80059e4 <TIM_Base_SetConfig+0xc4>)
 8005924:	4290      	cmp	r0, r2
 8005926:	d00e      	beq.n	8005946 <TIM_Base_SetConfig+0x26>
 8005928:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800592c:	d00b      	beq.n	8005946 <TIM_Base_SetConfig+0x26>
 800592e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005932:	4290      	cmp	r0, r2
 8005934:	d007      	beq.n	8005946 <TIM_Base_SetConfig+0x26>
 8005936:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800593a:	4290      	cmp	r0, r2
 800593c:	d003      	beq.n	8005946 <TIM_Base_SetConfig+0x26>
 800593e:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8005942:	4290      	cmp	r0, r2
 8005944:	d103      	bne.n	800594e <TIM_Base_SetConfig+0x2e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005946:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800594a:	684a      	ldr	r2, [r1, #4]
 800594c:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800594e:	4a25      	ldr	r2, [pc, #148]	; (80059e4 <TIM_Base_SetConfig+0xc4>)
 8005950:	4290      	cmp	r0, r2
 8005952:	d01a      	beq.n	800598a <TIM_Base_SetConfig+0x6a>
 8005954:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005958:	d017      	beq.n	800598a <TIM_Base_SetConfig+0x6a>
 800595a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800595e:	4290      	cmp	r0, r2
 8005960:	d013      	beq.n	800598a <TIM_Base_SetConfig+0x6a>
 8005962:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005966:	4290      	cmp	r0, r2
 8005968:	d00f      	beq.n	800598a <TIM_Base_SetConfig+0x6a>
 800596a:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800596e:	4290      	cmp	r0, r2
 8005970:	d00b      	beq.n	800598a <TIM_Base_SetConfig+0x6a>
 8005972:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8005976:	4290      	cmp	r0, r2
 8005978:	d007      	beq.n	800598a <TIM_Base_SetConfig+0x6a>
 800597a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800597e:	4290      	cmp	r0, r2
 8005980:	d003      	beq.n	800598a <TIM_Base_SetConfig+0x6a>
 8005982:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005986:	4290      	cmp	r0, r2
 8005988:	d103      	bne.n	8005992 <TIM_Base_SetConfig+0x72>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800598a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800598e:	68ca      	ldr	r2, [r1, #12]
 8005990:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005992:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005996:	694a      	ldr	r2, [r1, #20]
 8005998:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800599a:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800599c:	688b      	ldr	r3, [r1, #8]
 800599e:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059a0:	680b      	ldr	r3, [r1, #0]
 80059a2:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059a4:	4b0f      	ldr	r3, [pc, #60]	; (80059e4 <TIM_Base_SetConfig+0xc4>)
 80059a6:	4298      	cmp	r0, r3
 80059a8:	d00f      	beq.n	80059ca <TIM_Base_SetConfig+0xaa>
 80059aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059ae:	4298      	cmp	r0, r3
 80059b0:	d00b      	beq.n	80059ca <TIM_Base_SetConfig+0xaa>
 80059b2:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80059b6:	4298      	cmp	r0, r3
 80059b8:	d007      	beq.n	80059ca <TIM_Base_SetConfig+0xaa>
 80059ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059be:	4298      	cmp	r0, r3
 80059c0:	d003      	beq.n	80059ca <TIM_Base_SetConfig+0xaa>
 80059c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059c6:	4298      	cmp	r0, r3
 80059c8:	d101      	bne.n	80059ce <TIM_Base_SetConfig+0xae>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059ca:	690b      	ldr	r3, [r1, #16]
 80059cc:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059ce:	2301      	movs	r3, #1
 80059d0:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80059d2:	6903      	ldr	r3, [r0, #16]
 80059d4:	f013 0f01 	tst.w	r3, #1
 80059d8:	d003      	beq.n	80059e2 <TIM_Base_SetConfig+0xc2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80059da:	6903      	ldr	r3, [r0, #16]
 80059dc:	f023 0301 	bic.w	r3, r3, #1
 80059e0:	6103      	str	r3, [r0, #16]
  }
}
 80059e2:	4770      	bx	lr
 80059e4:	40012c00 	.word	0x40012c00

080059e8 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80059e8:	b360      	cbz	r0, 8005a44 <HAL_TIM_Base_Init+0x5c>
{
 80059ea:	b510      	push	{r4, lr}
 80059ec:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80059ee:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80059f2:	b313      	cbz	r3, 8005a3a <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80059f4:	2302      	movs	r3, #2
 80059f6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059fa:	4621      	mov	r1, r4
 80059fc:	f851 0b04 	ldr.w	r0, [r1], #4
 8005a00:	f7ff ff8e 	bl	8005920 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a04:	2301      	movs	r3, #1
 8005a06:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a0a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005a0e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005a12:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005a16:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8005a1a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a22:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005a26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005a2a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8005a2e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005a32:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005a36:	2000      	movs	r0, #0
}
 8005a38:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005a3a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005a3e:	f7ff ff17 	bl	8005870 <HAL_TIM_Base_MspInit>
 8005a42:	e7d7      	b.n	80059f4 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8005a44:	2001      	movs	r0, #1
}
 8005a46:	4770      	bx	lr

08005a48 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a48:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d040      	beq.n	8005ad2 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
{
 8005a50:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8005a52:	2301      	movs	r3, #1
 8005a54:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a58:	2302      	movs	r3, #2
 8005a5a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a5e:	6802      	ldr	r2, [r0, #0]
 8005a60:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a62:	6895      	ldr	r5, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005a64:	4c1c      	ldr	r4, [pc, #112]	; (8005ad8 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 8005a66:	42a2      	cmp	r2, r4
 8005a68:	d003      	beq.n	8005a72 <HAL_TIMEx_MasterConfigSynchronization+0x2a>
 8005a6a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8005a6e:	42a2      	cmp	r2, r4
 8005a70:	d103      	bne.n	8005a7a <HAL_TIMEx_MasterConfigSynchronization+0x32>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005a72:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005a76:	684c      	ldr	r4, [r1, #4]
 8005a78:	4323      	orrs	r3, r4
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a7a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005a7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a82:	680c      	ldr	r4, [r1, #0]
 8005a84:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a86:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a88:	6803      	ldr	r3, [r0, #0]
 8005a8a:	4a13      	ldr	r2, [pc, #76]	; (8005ad8 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d012      	beq.n	8005ab6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005a90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a94:	d00f      	beq.n	8005ab6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005a96:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d00b      	beq.n	8005ab6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005a9e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d007      	beq.n	8005ab6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005aa6:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d003      	beq.n	8005ab6 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8005aae:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d104      	bne.n	8005ac0 <HAL_TIMEx_MasterConfigSynchronization+0x78>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ab6:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005aba:	688a      	ldr	r2, [r1, #8]
 8005abc:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005abe:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8005acc:	4618      	mov	r0, r3
}
 8005ace:	bc30      	pop	{r4, r5}
 8005ad0:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005ad2:	2002      	movs	r0, #2
}
 8005ad4:	4770      	bx	lr
 8005ad6:	bf00      	nop
 8005ad8:	40012c00 	.word	0x40012c00

08005adc <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005adc:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ade:	e852 3f00 	ldrex	r3, [r2]
 8005ae2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae6:	e842 3100 	strex	r1, r3, [r2]
 8005aea:	2900      	cmp	r1, #0
 8005aec:	d1f6      	bne.n	8005adc <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005aee:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af0:	f102 0308 	add.w	r3, r2, #8
 8005af4:	e853 3f00 	ldrex	r3, [r3]
 8005af8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005afc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b00:	3208      	adds	r2, #8
 8005b02:	e842 3100 	strex	r1, r3, [r2]
 8005b06:	2900      	cmp	r1, #0
 8005b08:	d1f1      	bne.n	8005aee <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b0a:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d006      	beq.n	8005b1e <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b10:	2320      	movs	r3, #32
 8005b12:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b16:	2300      	movs	r3, #0
 8005b18:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005b1a:	6743      	str	r3, [r0, #116]	; 0x74
}
 8005b1c:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b1e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b20:	e852 3f00 	ldrex	r3, [r2]
 8005b24:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b28:	e842 3100 	strex	r1, r3, [r2]
 8005b2c:	2900      	cmp	r1, #0
 8005b2e:	d1f6      	bne.n	8005b1e <UART_EndRxTransfer+0x42>
 8005b30:	e7ee      	b.n	8005b10 <UART_EndRxTransfer+0x34>

08005b32 <HAL_UART_TxCpltCallback>:
}
 8005b32:	4770      	bx	lr

08005b34 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b34:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005b36:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b38:	e852 3f00 	ldrex	r3, [r2]
 8005b3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b40:	e842 3100 	strex	r1, r3, [r2]
 8005b44:	2900      	cmp	r1, #0
 8005b46:	d1f6      	bne.n	8005b36 <UART_EndTransmit_IT+0x2>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b48:	2320      	movs	r3, #32
 8005b4a:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	6783      	str	r3, [r0, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b52:	f7ff ffee 	bl	8005b32 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b56:	bd08      	pop	{r3, pc}

08005b58 <UART_DMAAbortOnError>:
{
 8005b58:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005b5a:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8005b62:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
  HAL_UART_ErrorCallback(huart);
 8005b66:	f7fd fe81 	bl	800386c <HAL_UART_ErrorCallback>
}
 8005b6a:	bd08      	pop	{r3, pc}

08005b6c <HAL_UARTEx_RxEventCallback>:
}
 8005b6c:	4770      	bx	lr
	...

08005b70 <HAL_UART_IRQHandler>:
{
 8005b70:	b570      	push	{r4, r5, r6, lr}
 8005b72:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005b74:	6801      	ldr	r1, [r0, #0]
 8005b76:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b78:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b7a:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005b7c:	f640 020f 	movw	r2, #2063	; 0x80f
  if (errorflags == 0U)
 8005b80:	401a      	ands	r2, r3
 8005b82:	d108      	bne.n	8005b96 <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005b84:	f013 0f20 	tst.w	r3, #32
 8005b88:	d005      	beq.n	8005b96 <HAL_UART_IRQHandler+0x26>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005b8a:	f010 0f20 	tst.w	r0, #32
 8005b8e:	d134      	bne.n	8005bfa <HAL_UART_IRQHandler+0x8a>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005b90:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 8005b94:	d131      	bne.n	8005bfa <HAL_UART_IRQHandler+0x8a>
  if ((errorflags != 0U)
 8005b96:	b12a      	cbz	r2, 8005ba4 <HAL_UART_IRQHandler+0x34>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005b98:	4abe      	ldr	r2, [pc, #760]	; (8005e94 <HAL_UART_IRQHandler+0x324>)
 8005b9a:	402a      	ands	r2, r5
 8005b9c:	d133      	bne.n	8005c06 <HAL_UART_IRQHandler+0x96>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005b9e:	4ebe      	ldr	r6, [pc, #760]	; (8005e98 <HAL_UART_IRQHandler+0x328>)
 8005ba0:	4230      	tst	r0, r6
 8005ba2:	d130      	bne.n	8005c06 <HAL_UART_IRQHandler+0x96>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ba4:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8005ba6:	2a01      	cmp	r2, #1
 8005ba8:	f000 80c6 	beq.w	8005d38 <HAL_UART_IRQHandler+0x1c8>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005bac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8005bb0:	d003      	beq.n	8005bba <HAL_UART_IRQHandler+0x4a>
 8005bb2:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 8005bb6:	f040 815e 	bne.w	8005e76 <HAL_UART_IRQHandler+0x306>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005bba:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005bbe:	d007      	beq.n	8005bd0 <HAL_UART_IRQHandler+0x60>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005bc0:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005bc4:	f040 815e 	bne.w	8005e84 <HAL_UART_IRQHandler+0x314>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005bc8:	f415 0f00 	tst.w	r5, #8388608	; 0x800000
 8005bcc:	f040 815a 	bne.w	8005e84 <HAL_UART_IRQHandler+0x314>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005bd0:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005bd4:	d003      	beq.n	8005bde <HAL_UART_IRQHandler+0x6e>
 8005bd6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005bda:	f040 8161 	bne.w	8005ea0 <HAL_UART_IRQHandler+0x330>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005bde:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8005be2:	d003      	beq.n	8005bec <HAL_UART_IRQHandler+0x7c>
 8005be4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005be8:	f040 815e 	bne.w	8005ea8 <HAL_UART_IRQHandler+0x338>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005bec:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8005bf0:	d002      	beq.n	8005bf8 <HAL_UART_IRQHandler+0x88>
 8005bf2:	2800      	cmp	r0, #0
 8005bf4:	f2c0 815c 	blt.w	8005eb0 <HAL_UART_IRQHandler+0x340>
}
 8005bf8:	bd70      	pop	{r4, r5, r6, pc}
      if (huart->RxISR != NULL)
 8005bfa:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d0fb      	beq.n	8005bf8 <HAL_UART_IRQHandler+0x88>
        huart->RxISR(huart);
 8005c00:	4620      	mov	r0, r4
 8005c02:	4798      	blx	r3
      return;
 8005c04:	e7f8      	b.n	8005bf8 <HAL_UART_IRQHandler+0x88>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005c06:	f013 0f01 	tst.w	r3, #1
 8005c0a:	d009      	beq.n	8005c20 <HAL_UART_IRQHandler+0xb0>
 8005c0c:	f410 7f80 	tst.w	r0, #256	; 0x100
 8005c10:	d006      	beq.n	8005c20 <HAL_UART_IRQHandler+0xb0>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005c12:	2601      	movs	r6, #1
 8005c14:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c16:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8005c1a:	4331      	orrs	r1, r6
 8005c1c:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005c20:	f013 0f02 	tst.w	r3, #2
 8005c24:	d00b      	beq.n	8005c3e <HAL_UART_IRQHandler+0xce>
 8005c26:	f015 0f01 	tst.w	r5, #1
 8005c2a:	d008      	beq.n	8005c3e <HAL_UART_IRQHandler+0xce>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005c2c:	6821      	ldr	r1, [r4, #0]
 8005c2e:	2602      	movs	r6, #2
 8005c30:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c32:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8005c36:	f041 0104 	orr.w	r1, r1, #4
 8005c3a:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005c3e:	f013 0f04 	tst.w	r3, #4
 8005c42:	d00b      	beq.n	8005c5c <HAL_UART_IRQHandler+0xec>
 8005c44:	f015 0f01 	tst.w	r5, #1
 8005c48:	d008      	beq.n	8005c5c <HAL_UART_IRQHandler+0xec>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005c4a:	6821      	ldr	r1, [r4, #0]
 8005c4c:	2604      	movs	r6, #4
 8005c4e:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c50:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8005c54:	f041 0102 	orr.w	r1, r1, #2
 8005c58:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005c5c:	f013 0f08 	tst.w	r3, #8
 8005c60:	d00b      	beq.n	8005c7a <HAL_UART_IRQHandler+0x10a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005c62:	f010 0f20 	tst.w	r0, #32
 8005c66:	d100      	bne.n	8005c6a <HAL_UART_IRQHandler+0xfa>
 8005c68:	b13a      	cbz	r2, 8005c7a <HAL_UART_IRQHandler+0x10a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c6a:	6822      	ldr	r2, [r4, #0]
 8005c6c:	2108      	movs	r1, #8
 8005c6e:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c70:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8005c74:	430a      	orrs	r2, r1
 8005c76:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005c7a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8005c7e:	d00c      	beq.n	8005c9a <HAL_UART_IRQHandler+0x12a>
 8005c80:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8005c84:	d009      	beq.n	8005c9a <HAL_UART_IRQHandler+0x12a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c86:	6822      	ldr	r2, [r4, #0]
 8005c88:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005c8c:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005c8e:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8005c92:	f042 0220 	orr.w	r2, r2, #32
 8005c96:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c9a:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8005c9e:	2a00      	cmp	r2, #0
 8005ca0:	d0aa      	beq.n	8005bf8 <HAL_UART_IRQHandler+0x88>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005ca2:	f013 0f20 	tst.w	r3, #32
 8005ca6:	d009      	beq.n	8005cbc <HAL_UART_IRQHandler+0x14c>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005ca8:	f010 0f20 	tst.w	r0, #32
 8005cac:	d102      	bne.n	8005cb4 <HAL_UART_IRQHandler+0x144>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005cae:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 8005cb2:	d003      	beq.n	8005cbc <HAL_UART_IRQHandler+0x14c>
        if (huart->RxISR != NULL)
 8005cb4:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8005cb6:	b10b      	cbz	r3, 8005cbc <HAL_UART_IRQHandler+0x14c>
          huart->RxISR(huart);
 8005cb8:	4620      	mov	r0, r4
 8005cba:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8005cbc:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005cc0:	6823      	ldr	r3, [r4, #0]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005cc8:	d102      	bne.n	8005cd0 <HAL_UART_IRQHandler+0x160>
 8005cca:	f012 0f28 	tst.w	r2, #40	; 0x28
 8005cce:	d02c      	beq.n	8005d2a <HAL_UART_IRQHandler+0x1ba>
        UART_EndRxTransfer(huart);
 8005cd0:	4620      	mov	r0, r4
 8005cd2:	f7ff ff03 	bl	8005adc <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cd6:	6823      	ldr	r3, [r4, #0]
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005cde:	d020      	beq.n	8005d22 <HAL_UART_IRQHandler+0x1b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ce0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce2:	f102 0308 	add.w	r3, r2, #8
 8005ce6:	e853 3f00 	ldrex	r3, [r3]
 8005cea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cee:	3208      	adds	r2, #8
 8005cf0:	e842 3100 	strex	r1, r3, [r2]
 8005cf4:	2900      	cmp	r1, #0
 8005cf6:	d1f3      	bne.n	8005ce0 <HAL_UART_IRQHandler+0x170>
          if (huart->hdmarx != NULL)
 8005cf8:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8005cfc:	b16b      	cbz	r3, 8005d1a <HAL_UART_IRQHandler+0x1aa>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005cfe:	4a67      	ldr	r2, [pc, #412]	; (8005e9c <HAL_UART_IRQHandler+0x32c>)
 8005d00:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d02:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8005d06:	f7fe fe27 	bl	8004958 <HAL_DMA_Abort_IT>
 8005d0a:	2800      	cmp	r0, #0
 8005d0c:	f43f af74 	beq.w	8005bf8 <HAL_UART_IRQHandler+0x88>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d10:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8005d14:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8005d16:	4798      	blx	r3
 8005d18:	e76e      	b.n	8005bf8 <HAL_UART_IRQHandler+0x88>
            HAL_UART_ErrorCallback(huart);
 8005d1a:	4620      	mov	r0, r4
 8005d1c:	f7fd fda6 	bl	800386c <HAL_UART_ErrorCallback>
 8005d20:	e76a      	b.n	8005bf8 <HAL_UART_IRQHandler+0x88>
          HAL_UART_ErrorCallback(huart);
 8005d22:	4620      	mov	r0, r4
 8005d24:	f7fd fda2 	bl	800386c <HAL_UART_ErrorCallback>
 8005d28:	e766      	b.n	8005bf8 <HAL_UART_IRQHandler+0x88>
        HAL_UART_ErrorCallback(huart);
 8005d2a:	4620      	mov	r0, r4
 8005d2c:	f7fd fd9e 	bl	800386c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d30:	2300      	movs	r3, #0
 8005d32:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    return;
 8005d36:	e75f      	b.n	8005bf8 <HAL_UART_IRQHandler+0x88>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005d38:	f013 0f10 	tst.w	r3, #16
 8005d3c:	f43f af36 	beq.w	8005bac <HAL_UART_IRQHandler+0x3c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005d40:	f010 0f10 	tst.w	r0, #16
 8005d44:	f43f af32 	beq.w	8005bac <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005d48:	2310      	movs	r3, #16
 8005d4a:	620b      	str	r3, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d4c:	6823      	ldr	r3, [r4, #0]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005d54:	d053      	beq.n	8005dfe <HAL_UART_IRQHandler+0x28e>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005d56:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8005d5a:	6813      	ldr	r3, [r2, #0]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	f43f af49 	beq.w	8005bf8 <HAL_UART_IRQHandler+0x88>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005d66:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8005d6a:	4299      	cmp	r1, r3
 8005d6c:	f67f af44 	bls.w	8005bf8 <HAL_UART_IRQHandler+0x88>
        huart->RxXferCount = nb_remaining_rx_data;
 8005d70:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005d74:	6813      	ldr	r3, [r2, #0]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f013 0f20 	tst.w	r3, #32
 8005d7c:	d132      	bne.n	8005de4 <HAL_UART_IRQHandler+0x274>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d7e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d80:	e852 3f00 	ldrex	r3, [r2]
 8005d84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d88:	e842 3100 	strex	r1, r3, [r2]
 8005d8c:	2900      	cmp	r1, #0
 8005d8e:	d1f6      	bne.n	8005d7e <HAL_UART_IRQHandler+0x20e>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d90:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d92:	f102 0308 	add.w	r3, r2, #8
 8005d96:	e853 3f00 	ldrex	r3, [r3]
 8005d9a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d9e:	3208      	adds	r2, #8
 8005da0:	e842 3100 	strex	r1, r3, [r2]
 8005da4:	2900      	cmp	r1, #0
 8005da6:	d1f3      	bne.n	8005d90 <HAL_UART_IRQHandler+0x220>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005da8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005daa:	f102 0308 	add.w	r3, r2, #8
 8005dae:	e853 3f00 	ldrex	r3, [r3]
 8005db2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db6:	3208      	adds	r2, #8
 8005db8:	e842 3100 	strex	r1, r3, [r2]
 8005dbc:	2900      	cmp	r1, #0
 8005dbe:	d1f3      	bne.n	8005da8 <HAL_UART_IRQHandler+0x238>
          huart->RxState = HAL_UART_STATE_READY;
 8005dc0:	2320      	movs	r3, #32
 8005dc2:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dca:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dcc:	e852 3f00 	ldrex	r3, [r2]
 8005dd0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd4:	e842 3100 	strex	r1, r3, [r2]
 8005dd8:	2900      	cmp	r1, #0
 8005dda:	d1f6      	bne.n	8005dca <HAL_UART_IRQHandler+0x25a>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ddc:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8005de0:	f7fe fd84 	bl	80048ec <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005de4:	2302      	movs	r3, #2
 8005de6:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005de8:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8005dec:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8005df0:	b29b      	uxth	r3, r3
 8005df2:	1ac9      	subs	r1, r1, r3
 8005df4:	b289      	uxth	r1, r1
 8005df6:	4620      	mov	r0, r4
 8005df8:	f7ff feb8 	bl	8005b6c <HAL_UARTEx_RxEventCallback>
      return;
 8005dfc:	e6fc      	b.n	8005bf8 <HAL_UART_IRQHandler+0x88>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005dfe:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8005e02:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8005e06:	b29b      	uxth	r3, r3
 8005e08:	1ac9      	subs	r1, r1, r3
 8005e0a:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8005e0c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8005e10:	b29b      	uxth	r3, r3
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	f43f aef0 	beq.w	8005bf8 <HAL_UART_IRQHandler+0x88>
          && (nb_rx_data > 0U))
 8005e18:	2900      	cmp	r1, #0
 8005e1a:	f43f aeed 	beq.w	8005bf8 <HAL_UART_IRQHandler+0x88>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e1e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e20:	e852 3f00 	ldrex	r3, [r2]
 8005e24:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e28:	e842 3000 	strex	r0, r3, [r2]
 8005e2c:	2800      	cmp	r0, #0
 8005e2e:	d1f6      	bne.n	8005e1e <HAL_UART_IRQHandler+0x2ae>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005e30:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e32:	f102 0308 	add.w	r3, r2, #8
 8005e36:	e853 3f00 	ldrex	r3, [r3]
 8005e3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e3e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e42:	3208      	adds	r2, #8
 8005e44:	e842 3000 	strex	r0, r3, [r2]
 8005e48:	2800      	cmp	r0, #0
 8005e4a:	d1f1      	bne.n	8005e30 <HAL_UART_IRQHandler+0x2c0>
        huart->RxState = HAL_UART_STATE_READY;
 8005e4c:	2320      	movs	r3, #32
 8005e4e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e52:	2300      	movs	r3, #0
 8005e54:	66e3      	str	r3, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 8005e56:	6763      	str	r3, [r4, #116]	; 0x74
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e58:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e5a:	e852 3f00 	ldrex	r3, [r2]
 8005e5e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e62:	e842 3000 	strex	r0, r3, [r2]
 8005e66:	2800      	cmp	r0, #0
 8005e68:	d1f6      	bne.n	8005e58 <HAL_UART_IRQHandler+0x2e8>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e6a:	2302      	movs	r3, #2
 8005e6c:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e6e:	4620      	mov	r0, r4
 8005e70:	f7ff fe7c 	bl	8005b6c <HAL_UARTEx_RxEventCallback>
      return;
 8005e74:	e6c0      	b.n	8005bf8 <HAL_UART_IRQHandler+0x88>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005e76:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005e7a:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8005e7c:	4620      	mov	r0, r4
 8005e7e:	f000 ff05 	bl	8006c8c <HAL_UARTEx_WakeupCallback>
    return;
 8005e82:	e6b9      	b.n	8005bf8 <HAL_UART_IRQHandler+0x88>
    if (huart->TxISR != NULL)
 8005e84:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	f43f aeb6 	beq.w	8005bf8 <HAL_UART_IRQHandler+0x88>
      huart->TxISR(huart);
 8005e8c:	4620      	mov	r0, r4
 8005e8e:	4798      	blx	r3
    return;
 8005e90:	e6b2      	b.n	8005bf8 <HAL_UART_IRQHandler+0x88>
 8005e92:	bf00      	nop
 8005e94:	10000001 	.word	0x10000001
 8005e98:	04000120 	.word	0x04000120
 8005e9c:	08005b59 	.word	0x08005b59
    UART_EndTransmit_IT(huart);
 8005ea0:	4620      	mov	r0, r4
 8005ea2:	f7ff fe47 	bl	8005b34 <UART_EndTransmit_IT>
    return;
 8005ea6:	e6a7      	b.n	8005bf8 <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005ea8:	4620      	mov	r0, r4
 8005eaa:	f000 fef1 	bl	8006c90 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 8005eae:	e6a3      	b.n	8005bf8 <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005eb0:	4620      	mov	r0, r4
 8005eb2:	f000 feec 	bl	8006c8e <HAL_UARTEx_RxFifoFullCallback>
    return;
 8005eb6:	e69f      	b.n	8005bf8 <HAL_UART_IRQHandler+0x88>

08005eb8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005eb8:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 8005eba:	f8b0 3060 	ldrh.w	r3, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ebe:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8005ec2:	2a22      	cmp	r2, #34	; 0x22
 8005ec4:	d005      	beq.n	8005ed2 <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005ec6:	6802      	ldr	r2, [r0, #0]
 8005ec8:	6993      	ldr	r3, [r2, #24]
 8005eca:	f043 0308 	orr.w	r3, r3, #8
 8005ece:	6193      	str	r3, [r2, #24]
  }
}
 8005ed0:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005ed2:	6802      	ldr	r2, [r0, #0]
 8005ed4:	6a51      	ldr	r1, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8005eda:	400b      	ands	r3, r1
 8005edc:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8005ede:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8005ee0:	3301      	adds	r3, #1
 8005ee2:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8005ee4:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8005ee8:	b29b      	uxth	r3, r3
 8005eea:	3b01      	subs	r3, #1
 8005eec:	b29b      	uxth	r3, r3
 8005eee:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8005ef2:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d1e9      	bne.n	8005ed0 <UART_RxISR_8BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005efc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005efe:	e852 3f00 	ldrex	r3, [r2]
 8005f02:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f06:	e842 3100 	strex	r1, r3, [r2]
 8005f0a:	2900      	cmp	r1, #0
 8005f0c:	d1f6      	bne.n	8005efc <UART_RxISR_8BIT+0x44>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f0e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f10:	f102 0308 	add.w	r3, r2, #8
 8005f14:	e853 3f00 	ldrex	r3, [r3]
 8005f18:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f1c:	3208      	adds	r2, #8
 8005f1e:	e842 3100 	strex	r1, r3, [r2]
 8005f22:	2900      	cmp	r1, #0
 8005f24:	d1f3      	bne.n	8005f0e <UART_RxISR_8BIT+0x56>
      huart->RxState = HAL_UART_STATE_READY;
 8005f26:	2320      	movs	r3, #32
 8005f28:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
      huart->RxISR = NULL;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	6743      	str	r3, [r0, #116]	; 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f30:	6703      	str	r3, [r0, #112]	; 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005f32:	6803      	ldr	r3, [r0, #0]
 8005f34:	4a16      	ldr	r2, [pc, #88]	; (8005f90 <UART_RxISR_8BIT+0xd8>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d00c      	beq.n	8005f54 <UART_RxISR_8BIT+0x9c>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8005f40:	d008      	beq.n	8005f54 <UART_RxISR_8BIT+0x9c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f42:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f44:	e852 3f00 	ldrex	r3, [r2]
 8005f48:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f4c:	e842 3100 	strex	r1, r3, [r2]
 8005f50:	2900      	cmp	r1, #0
 8005f52:	d1f6      	bne.n	8005f42 <UART_RxISR_8BIT+0x8a>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f54:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d116      	bne.n	8005f88 <UART_RxISR_8BIT+0xd0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	66c3      	str	r3, [r0, #108]	; 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f5e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f60:	e852 3f00 	ldrex	r3, [r2]
 8005f64:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f68:	e842 3100 	strex	r1, r3, [r2]
 8005f6c:	2900      	cmp	r1, #0
 8005f6e:	d1f6      	bne.n	8005f5e <UART_RxISR_8BIT+0xa6>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005f70:	6803      	ldr	r3, [r0, #0]
 8005f72:	69da      	ldr	r2, [r3, #28]
 8005f74:	f012 0f10 	tst.w	r2, #16
 8005f78:	d001      	beq.n	8005f7e <UART_RxISR_8BIT+0xc6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f7a:	2210      	movs	r2, #16
 8005f7c:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f7e:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8005f82:	f7ff fdf3 	bl	8005b6c <HAL_UARTEx_RxEventCallback>
 8005f86:	e7a3      	b.n	8005ed0 <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8005f88:	f7fd fc80 	bl	800388c <HAL_UART_RxCpltCallback>
 8005f8c:	e7a0      	b.n	8005ed0 <UART_RxISR_8BIT+0x18>
 8005f8e:	bf00      	nop
 8005f90:	40008000 	.word	0x40008000

08005f94 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005f94:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005f96:	f8b0 2060 	ldrh.w	r2, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005f9a:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 8005f9e:	2b22      	cmp	r3, #34	; 0x22
 8005fa0:	d005      	beq.n	8005fae <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005fa2:	6802      	ldr	r2, [r0, #0]
 8005fa4:	6993      	ldr	r3, [r2, #24]
 8005fa6:	f043 0308 	orr.w	r3, r3, #8
 8005faa:	6193      	str	r3, [r2, #24]
  }
}
 8005fac:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005fae:	6803      	ldr	r3, [r0, #0]
 8005fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005fb2:	6d81      	ldr	r1, [r0, #88]	; 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 8005fb4:	4013      	ands	r3, r2
 8005fb6:	800b      	strh	r3, [r1, #0]
    huart->pRxBuffPtr += 2U;
 8005fb8:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8005fba:	3302      	adds	r3, #2
 8005fbc:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8005fbe:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8005fc2:	b29b      	uxth	r3, r3
 8005fc4:	3b01      	subs	r3, #1
 8005fc6:	b29b      	uxth	r3, r3
 8005fc8:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8005fcc:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8005fd0:	b29b      	uxth	r3, r3
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d1ea      	bne.n	8005fac <UART_RxISR_16BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005fd6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd8:	e852 3f00 	ldrex	r3, [r2]
 8005fdc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe0:	e842 3100 	strex	r1, r3, [r2]
 8005fe4:	2900      	cmp	r1, #0
 8005fe6:	d1f6      	bne.n	8005fd6 <UART_RxISR_16BIT+0x42>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fe8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fea:	f102 0308 	add.w	r3, r2, #8
 8005fee:	e853 3f00 	ldrex	r3, [r3]
 8005ff2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff6:	3208      	adds	r2, #8
 8005ff8:	e842 3100 	strex	r1, r3, [r2]
 8005ffc:	2900      	cmp	r1, #0
 8005ffe:	d1f3      	bne.n	8005fe8 <UART_RxISR_16BIT+0x54>
      huart->RxState = HAL_UART_STATE_READY;
 8006000:	2320      	movs	r3, #32
 8006002:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
      huart->RxISR = NULL;
 8006006:	2300      	movs	r3, #0
 8006008:	6743      	str	r3, [r0, #116]	; 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800600a:	6703      	str	r3, [r0, #112]	; 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800600c:	6803      	ldr	r3, [r0, #0]
 800600e:	4a16      	ldr	r2, [pc, #88]	; (8006068 <UART_RxISR_16BIT+0xd4>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d00c      	beq.n	800602e <UART_RxISR_16BIT+0x9a>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 800601a:	d008      	beq.n	800602e <UART_RxISR_16BIT+0x9a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800601c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800601e:	e852 3f00 	ldrex	r3, [r2]
 8006022:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006026:	e842 3100 	strex	r1, r3, [r2]
 800602a:	2900      	cmp	r1, #0
 800602c:	d1f6      	bne.n	800601c <UART_RxISR_16BIT+0x88>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800602e:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8006030:	2b01      	cmp	r3, #1
 8006032:	d116      	bne.n	8006062 <UART_RxISR_16BIT+0xce>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006034:	2300      	movs	r3, #0
 8006036:	66c3      	str	r3, [r0, #108]	; 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006038:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800603a:	e852 3f00 	ldrex	r3, [r2]
 800603e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006042:	e842 3100 	strex	r1, r3, [r2]
 8006046:	2900      	cmp	r1, #0
 8006048:	d1f6      	bne.n	8006038 <UART_RxISR_16BIT+0xa4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800604a:	6803      	ldr	r3, [r0, #0]
 800604c:	69da      	ldr	r2, [r3, #28]
 800604e:	f012 0f10 	tst.w	r2, #16
 8006052:	d001      	beq.n	8006058 <UART_RxISR_16BIT+0xc4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006054:	2210      	movs	r2, #16
 8006056:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006058:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 800605c:	f7ff fd86 	bl	8005b6c <HAL_UARTEx_RxEventCallback>
 8006060:	e7a4      	b.n	8005fac <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8006062:	f7fd fc13 	bl	800388c <HAL_UART_RxCpltCallback>
 8006066:	e7a1      	b.n	8005fac <UART_RxISR_16BIT+0x18>
 8006068:	40008000 	.word	0x40008000

0800606c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800606c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t  uhMask = huart->Mask;
 8006070:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006074:	6803      	ldr	r3, [r0, #0]
 8006076:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006078:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800607c:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006080:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8006084:	2a22      	cmp	r2, #34	; 0x22
 8006086:	d005      	beq.n	8006094 <UART_RxISR_8BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006088:	699a      	ldr	r2, [r3, #24]
 800608a:	f042 0208 	orr.w	r2, r2, #8
 800608e:	619a      	str	r2, [r3, #24]
  }
}
 8006090:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006094:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 8006096:	f8b0 7068 	ldrh.w	r7, [r0, #104]	; 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800609a:	e008      	b.n	80060ae <UART_RxISR_8BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800609c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d14c      	bne.n	800613e <UART_RxISR_8BIT_FIFOEN+0xd2>
      if (huart->RxXferCount == 0U)
 80060a4:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80060a8:	b29b      	uxth	r3, r3
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d04e      	beq.n	800614c <UART_RxISR_8BIT_FIFOEN+0xe0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80060ae:	2f00      	cmp	r7, #0
 80060b0:	f000 809a 	beq.w	80061e8 <UART_RxISR_8BIT_FIFOEN+0x17c>
 80060b4:	f015 0f20 	tst.w	r5, #32
 80060b8:	f000 8096 	beq.w	80061e8 <UART_RxISR_8BIT_FIFOEN+0x17c>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80060bc:	6823      	ldr	r3, [r4, #0]
 80060be:	6a59      	ldr	r1, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80060c0:	b2f3      	uxtb	r3, r6
 80060c2:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80060c4:	400b      	ands	r3, r1
 80060c6:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 80060c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80060ca:	3301      	adds	r3, #1
 80060cc:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 80060ce:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80060d2:	b29b      	uxth	r3, r3
 80060d4:	3b01      	subs	r3, #1
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80060dc:	6823      	ldr	r3, [r4, #0]
 80060de:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80060e0:	f015 0f07 	tst.w	r5, #7
 80060e4:	d0de      	beq.n	80060a4 <UART_RxISR_8BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80060e6:	f015 0f01 	tst.w	r5, #1
 80060ea:	d009      	beq.n	8006100 <UART_RxISR_8BIT_FIFOEN+0x94>
 80060ec:	f419 7f80 	tst.w	r9, #256	; 0x100
 80060f0:	d006      	beq.n	8006100 <UART_RxISR_8BIT_FIFOEN+0x94>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80060f2:	2201      	movs	r2, #1
 80060f4:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80060f6:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80060fa:	4313      	orrs	r3, r2
 80060fc:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006100:	f015 0f02 	tst.w	r5, #2
 8006104:	d00b      	beq.n	800611e <UART_RxISR_8BIT_FIFOEN+0xb2>
 8006106:	f018 0f01 	tst.w	r8, #1
 800610a:	d008      	beq.n	800611e <UART_RxISR_8BIT_FIFOEN+0xb2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800610c:	6823      	ldr	r3, [r4, #0]
 800610e:	2202      	movs	r2, #2
 8006110:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006112:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8006116:	f043 0304 	orr.w	r3, r3, #4
 800611a:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800611e:	f015 0f04 	tst.w	r5, #4
 8006122:	d0bb      	beq.n	800609c <UART_RxISR_8BIT_FIFOEN+0x30>
 8006124:	f018 0f01 	tst.w	r8, #1
 8006128:	d0b8      	beq.n	800609c <UART_RxISR_8BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800612a:	6823      	ldr	r3, [r4, #0]
 800612c:	2204      	movs	r2, #4
 800612e:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006130:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8006134:	f043 0302 	orr.w	r3, r3, #2
 8006138:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 800613c:	e7ae      	b.n	800609c <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 800613e:	4620      	mov	r0, r4
 8006140:	f7fd fb94 	bl	800386c <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006144:	2300      	movs	r3, #0
 8006146:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 800614a:	e7ab      	b.n	80060a4 <UART_RxISR_8BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800614c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800614e:	e852 3f00 	ldrex	r3, [r2]
 8006152:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006156:	e842 3100 	strex	r1, r3, [r2]
 800615a:	2900      	cmp	r1, #0
 800615c:	d1f6      	bne.n	800614c <UART_RxISR_8BIT_FIFOEN+0xe0>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800615e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006160:	f102 0308 	add.w	r3, r2, #8
 8006164:	e853 3f00 	ldrex	r3, [r3]
 8006168:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800616c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006170:	3208      	adds	r2, #8
 8006172:	e842 3100 	strex	r1, r3, [r2]
 8006176:	2900      	cmp	r1, #0
 8006178:	d1f1      	bne.n	800615e <UART_RxISR_8BIT_FIFOEN+0xf2>
        huart->RxState = HAL_UART_STATE_READY;
 800617a:	2320      	movs	r3, #32
 800617c:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->RxISR = NULL;
 8006180:	2300      	movs	r3, #0
 8006182:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006184:	6723      	str	r3, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006186:	6823      	ldr	r3, [r4, #0]
 8006188:	4a29      	ldr	r2, [pc, #164]	; (8006230 <UART_RxISR_8BIT_FIFOEN+0x1c4>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d003      	beq.n	8006196 <UART_RxISR_8BIT_FIFOEN+0x12a>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8006194:	d106      	bne.n	80061a4 <UART_RxISR_8BIT_FIFOEN+0x138>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006196:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8006198:	2b01      	cmp	r3, #1
 800619a:	d00d      	beq.n	80061b8 <UART_RxISR_8BIT_FIFOEN+0x14c>
          HAL_UART_RxCpltCallback(huart);
 800619c:	4620      	mov	r0, r4
 800619e:	f7fd fb75 	bl	800388c <HAL_UART_RxCpltCallback>
 80061a2:	e784      	b.n	80060ae <UART_RxISR_8BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80061a4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a6:	e852 3f00 	ldrex	r3, [r2]
 80061aa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ae:	e842 3100 	strex	r1, r3, [r2]
 80061b2:	2900      	cmp	r1, #0
 80061b4:	d1f6      	bne.n	80061a4 <UART_RxISR_8BIT_FIFOEN+0x138>
 80061b6:	e7ee      	b.n	8006196 <UART_RxISR_8BIT_FIFOEN+0x12a>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061b8:	2300      	movs	r3, #0
 80061ba:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061bc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061be:	e852 3f00 	ldrex	r3, [r2]
 80061c2:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c6:	e842 3100 	strex	r1, r3, [r2]
 80061ca:	2900      	cmp	r1, #0
 80061cc:	d1f6      	bne.n	80061bc <UART_RxISR_8BIT_FIFOEN+0x150>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80061ce:	6823      	ldr	r3, [r4, #0]
 80061d0:	69da      	ldr	r2, [r3, #28]
 80061d2:	f012 0f10 	tst.w	r2, #16
 80061d6:	d001      	beq.n	80061dc <UART_RxISR_8BIT_FIFOEN+0x170>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80061d8:	2210      	movs	r2, #16
 80061da:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80061dc:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 80061e0:	4620      	mov	r0, r4
 80061e2:	f7ff fcc3 	bl	8005b6c <HAL_UARTEx_RxEventCallback>
 80061e6:	e762      	b.n	80060ae <UART_RxISR_8BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 80061e8:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80061ec:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	f43f af4e 	beq.w	8006090 <UART_RxISR_8BIT_FIFOEN+0x24>
 80061f4:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 80061f8:	429a      	cmp	r2, r3
 80061fa:	f67f af49 	bls.w	8006090 <UART_RxISR_8BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80061fe:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006200:	f102 0308 	add.w	r3, r2, #8
 8006204:	e853 3f00 	ldrex	r3, [r3]
 8006208:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800620c:	3208      	adds	r2, #8
 800620e:	e842 3100 	strex	r1, r3, [r2]
 8006212:	2900      	cmp	r1, #0
 8006214:	d1f3      	bne.n	80061fe <UART_RxISR_8BIT_FIFOEN+0x192>
      huart->RxISR = UART_RxISR_8BIT;
 8006216:	4b07      	ldr	r3, [pc, #28]	; (8006234 <UART_RxISR_8BIT_FIFOEN+0x1c8>)
 8006218:	6763      	str	r3, [r4, #116]	; 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800621a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800621c:	e852 3f00 	ldrex	r3, [r2]
 8006220:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006224:	e842 3100 	strex	r1, r3, [r2]
 8006228:	2900      	cmp	r1, #0
 800622a:	d1f6      	bne.n	800621a <UART_RxISR_8BIT_FIFOEN+0x1ae>
 800622c:	e730      	b.n	8006090 <UART_RxISR_8BIT_FIFOEN+0x24>
 800622e:	bf00      	nop
 8006230:	40008000 	.word	0x40008000
 8006234:	08005eb9 	.word	0x08005eb9

08006238 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800623c:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006240:	6803      	ldr	r3, [r0, #0]
 8006242:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006244:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006248:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800624c:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8006250:	2a22      	cmp	r2, #34	; 0x22
 8006252:	d005      	beq.n	8006260 <UART_RxISR_16BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006254:	699a      	ldr	r2, [r3, #24]
 8006256:	f042 0208 	orr.w	r2, r2, #8
 800625a:	619a      	str	r2, [r3, #24]
  }
}
 800625c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006260:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 8006262:	f8b0 7068 	ldrh.w	r7, [r0, #104]	; 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006266:	e008      	b.n	800627a <UART_RxISR_16BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006268:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800626c:	2b00      	cmp	r3, #0
 800626e:	d14b      	bne.n	8006308 <UART_RxISR_16BIT_FIFOEN+0xd0>
      if (huart->RxXferCount == 0U)
 8006270:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8006274:	b29b      	uxth	r3, r3
 8006276:	2b00      	cmp	r3, #0
 8006278:	d04d      	beq.n	8006316 <UART_RxISR_16BIT_FIFOEN+0xde>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800627a:	2f00      	cmp	r7, #0
 800627c:	f000 8099 	beq.w	80063b2 <UART_RxISR_16BIT_FIFOEN+0x17a>
 8006280:	f015 0f20 	tst.w	r5, #32
 8006284:	f000 8095 	beq.w	80063b2 <UART_RxISR_16BIT_FIFOEN+0x17a>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006288:	6823      	ldr	r3, [r4, #0]
 800628a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800628c:	6da2      	ldr	r2, [r4, #88]	; 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 800628e:	4033      	ands	r3, r6
 8006290:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8006292:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006294:	3302      	adds	r3, #2
 8006296:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8006298:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800629c:	b29b      	uxth	r3, r3
 800629e:	3b01      	subs	r3, #1
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80062a6:	6823      	ldr	r3, [r4, #0]
 80062a8:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80062aa:	f015 0f07 	tst.w	r5, #7
 80062ae:	d0df      	beq.n	8006270 <UART_RxISR_16BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80062b0:	f015 0f01 	tst.w	r5, #1
 80062b4:	d009      	beq.n	80062ca <UART_RxISR_16BIT_FIFOEN+0x92>
 80062b6:	f419 7f80 	tst.w	r9, #256	; 0x100
 80062ba:	d006      	beq.n	80062ca <UART_RxISR_16BIT_FIFOEN+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80062bc:	2201      	movs	r2, #1
 80062be:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062c0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80062c4:	4313      	orrs	r3, r2
 80062c6:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80062ca:	f015 0f02 	tst.w	r5, #2
 80062ce:	d00b      	beq.n	80062e8 <UART_RxISR_16BIT_FIFOEN+0xb0>
 80062d0:	f018 0f01 	tst.w	r8, #1
 80062d4:	d008      	beq.n	80062e8 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80062d6:	6823      	ldr	r3, [r4, #0]
 80062d8:	2202      	movs	r2, #2
 80062da:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80062dc:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80062e0:	f043 0304 	orr.w	r3, r3, #4
 80062e4:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80062e8:	f015 0f04 	tst.w	r5, #4
 80062ec:	d0bc      	beq.n	8006268 <UART_RxISR_16BIT_FIFOEN+0x30>
 80062ee:	f018 0f01 	tst.w	r8, #1
 80062f2:	d0b9      	beq.n	8006268 <UART_RxISR_16BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80062f4:	6823      	ldr	r3, [r4, #0]
 80062f6:	2204      	movs	r2, #4
 80062f8:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80062fa:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80062fe:	f043 0302 	orr.w	r3, r3, #2
 8006302:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8006306:	e7af      	b.n	8006268 <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 8006308:	4620      	mov	r0, r4
 800630a:	f7fd faaf 	bl	800386c <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800630e:	2300      	movs	r3, #0
 8006310:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8006314:	e7ac      	b.n	8006270 <UART_RxISR_16BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006316:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006318:	e852 3f00 	ldrex	r3, [r2]
 800631c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006320:	e842 3100 	strex	r1, r3, [r2]
 8006324:	2900      	cmp	r1, #0
 8006326:	d1f6      	bne.n	8006316 <UART_RxISR_16BIT_FIFOEN+0xde>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006328:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800632a:	f102 0308 	add.w	r3, r2, #8
 800632e:	e853 3f00 	ldrex	r3, [r3]
 8006332:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006336:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633a:	3208      	adds	r2, #8
 800633c:	e842 3100 	strex	r1, r3, [r2]
 8006340:	2900      	cmp	r1, #0
 8006342:	d1f1      	bne.n	8006328 <UART_RxISR_16BIT_FIFOEN+0xf0>
        huart->RxState = HAL_UART_STATE_READY;
 8006344:	2320      	movs	r3, #32
 8006346:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->RxISR = NULL;
 800634a:	2300      	movs	r3, #0
 800634c:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800634e:	6723      	str	r3, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006350:	6823      	ldr	r3, [r4, #0]
 8006352:	4a29      	ldr	r2, [pc, #164]	; (80063f8 <UART_RxISR_16BIT_FIFOEN+0x1c0>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d003      	beq.n	8006360 <UART_RxISR_16BIT_FIFOEN+0x128>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 800635e:	d106      	bne.n	800636e <UART_RxISR_16BIT_FIFOEN+0x136>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006360:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8006362:	2b01      	cmp	r3, #1
 8006364:	d00d      	beq.n	8006382 <UART_RxISR_16BIT_FIFOEN+0x14a>
          HAL_UART_RxCpltCallback(huart);
 8006366:	4620      	mov	r0, r4
 8006368:	f7fd fa90 	bl	800388c <HAL_UART_RxCpltCallback>
 800636c:	e785      	b.n	800627a <UART_RxISR_16BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800636e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006370:	e852 3f00 	ldrex	r3, [r2]
 8006374:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006378:	e842 3100 	strex	r1, r3, [r2]
 800637c:	2900      	cmp	r1, #0
 800637e:	d1f6      	bne.n	800636e <UART_RxISR_16BIT_FIFOEN+0x136>
 8006380:	e7ee      	b.n	8006360 <UART_RxISR_16BIT_FIFOEN+0x128>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006382:	2300      	movs	r3, #0
 8006384:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006386:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006388:	e852 3f00 	ldrex	r3, [r2]
 800638c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006390:	e842 3100 	strex	r1, r3, [r2]
 8006394:	2900      	cmp	r1, #0
 8006396:	d1f6      	bne.n	8006386 <UART_RxISR_16BIT_FIFOEN+0x14e>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006398:	6823      	ldr	r3, [r4, #0]
 800639a:	69da      	ldr	r2, [r3, #28]
 800639c:	f012 0f10 	tst.w	r2, #16
 80063a0:	d001      	beq.n	80063a6 <UART_RxISR_16BIT_FIFOEN+0x16e>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80063a2:	2210      	movs	r2, #16
 80063a4:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80063a6:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 80063aa:	4620      	mov	r0, r4
 80063ac:	f7ff fbde 	bl	8005b6c <HAL_UARTEx_RxEventCallback>
 80063b0:	e763      	b.n	800627a <UART_RxISR_16BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 80063b2:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80063b6:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	f43f af4f 	beq.w	800625c <UART_RxISR_16BIT_FIFOEN+0x24>
 80063be:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 80063c2:	429a      	cmp	r2, r3
 80063c4:	f67f af4a 	bls.w	800625c <UART_RxISR_16BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80063c8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ca:	f102 0308 	add.w	r3, r2, #8
 80063ce:	e853 3f00 	ldrex	r3, [r3]
 80063d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d6:	3208      	adds	r2, #8
 80063d8:	e842 3100 	strex	r1, r3, [r2]
 80063dc:	2900      	cmp	r1, #0
 80063de:	d1f3      	bne.n	80063c8 <UART_RxISR_16BIT_FIFOEN+0x190>
      huart->RxISR = UART_RxISR_16BIT;
 80063e0:	4b06      	ldr	r3, [pc, #24]	; (80063fc <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 80063e2:	6763      	str	r3, [r4, #116]	; 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80063e4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e6:	e852 3f00 	ldrex	r3, [r2]
 80063ea:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ee:	e842 3100 	strex	r1, r3, [r2]
 80063f2:	2900      	cmp	r1, #0
 80063f4:	d1f6      	bne.n	80063e4 <UART_RxISR_16BIT_FIFOEN+0x1ac>
 80063f6:	e731      	b.n	800625c <UART_RxISR_16BIT_FIFOEN+0x24>
 80063f8:	40008000 	.word	0x40008000
 80063fc:	08005f95 	.word	0x08005f95

08006400 <UART_SetConfig>:
{
 8006400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006404:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8006406:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006408:	6883      	ldr	r3, [r0, #8]
 800640a:	6902      	ldr	r2, [r0, #16]
 800640c:	4313      	orrs	r3, r2
 800640e:	6942      	ldr	r2, [r0, #20]
 8006410:	4313      	orrs	r3, r2
 8006412:	69c2      	ldr	r2, [r0, #28]
 8006414:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006416:	6808      	ldr	r0, [r1, #0]
 8006418:	4a9d      	ldr	r2, [pc, #628]	; (8006690 <UART_SetConfig+0x290>)
 800641a:	4002      	ands	r2, r0
 800641c:	4313      	orrs	r3, r2
 800641e:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006420:	6822      	ldr	r2, [r4, #0]
 8006422:	6853      	ldr	r3, [r2, #4]
 8006424:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006428:	68e1      	ldr	r1, [r4, #12]
 800642a:	430b      	orrs	r3, r1
 800642c:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800642e:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006430:	6822      	ldr	r2, [r4, #0]
 8006432:	4b98      	ldr	r3, [pc, #608]	; (8006694 <UART_SetConfig+0x294>)
 8006434:	429a      	cmp	r2, r3
 8006436:	d001      	beq.n	800643c <UART_SetConfig+0x3c>
    tmpreg |= huart->Init.OneBitSampling;
 8006438:	6a23      	ldr	r3, [r4, #32]
 800643a:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800643c:	6893      	ldr	r3, [r2, #8]
 800643e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006442:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006446:	430b      	orrs	r3, r1
 8006448:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800644a:	6822      	ldr	r2, [r4, #0]
 800644c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800644e:	f023 030f 	bic.w	r3, r3, #15
 8006452:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006454:	430b      	orrs	r3, r1
 8006456:	62d3      	str	r3, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006458:	6822      	ldr	r2, [r4, #0]
 800645a:	4b8f      	ldr	r3, [pc, #572]	; (8006698 <UART_SetConfig+0x298>)
 800645c:	429a      	cmp	r2, r3
 800645e:	d023      	beq.n	80064a8 <UART_SetConfig+0xa8>
 8006460:	4b8e      	ldr	r3, [pc, #568]	; (800669c <UART_SetConfig+0x29c>)
 8006462:	429a      	cmp	r2, r3
 8006464:	d034      	beq.n	80064d0 <UART_SetConfig+0xd0>
 8006466:	4b8e      	ldr	r3, [pc, #568]	; (80066a0 <UART_SetConfig+0x2a0>)
 8006468:	429a      	cmp	r2, r3
 800646a:	d04a      	beq.n	8006502 <UART_SetConfig+0x102>
 800646c:	4b8d      	ldr	r3, [pc, #564]	; (80066a4 <UART_SetConfig+0x2a4>)
 800646e:	429a      	cmp	r2, r3
 8006470:	d059      	beq.n	8006526 <UART_SetConfig+0x126>
 8006472:	4b88      	ldr	r3, [pc, #544]	; (8006694 <UART_SetConfig+0x294>)
 8006474:	429a      	cmp	r2, r3
 8006476:	d068      	beq.n	800654a <UART_SetConfig+0x14a>
 8006478:	2310      	movs	r3, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 800647a:	4986      	ldr	r1, [pc, #536]	; (8006694 <UART_SetConfig+0x294>)
 800647c:	428a      	cmp	r2, r1
 800647e:	f000 8095 	beq.w	80065ac <UART_SetConfig+0x1ac>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006482:	69e0      	ldr	r0, [r4, #28]
 8006484:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8006488:	f000 80d4 	beq.w	8006634 <UART_SetConfig+0x234>
    switch (clocksource)
 800648c:	2b08      	cmp	r3, #8
 800648e:	f200 8152 	bhi.w	8006736 <UART_SetConfig+0x336>
 8006492:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006496:	0114      	.short	0x0114
 8006498:	01120137 	.word	0x01120137
 800649c:	013a0150 	.word	0x013a0150
 80064a0:	01500150 	.word	0x01500150
 80064a4:	013d0150 	.word	0x013d0150
  UART_GETCLOCKSOURCE(huart, clocksource);
 80064a8:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80064ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064b0:	f003 0303 	and.w	r3, r3, #3
 80064b4:	2b03      	cmp	r3, #3
 80064b6:	d809      	bhi.n	80064cc <UART_SetConfig+0xcc>
 80064b8:	e8df f003 	tbb	[pc, r3]
 80064bc:	065c0402 	.word	0x065c0402
 80064c0:	2301      	movs	r3, #1
 80064c2:	e7da      	b.n	800647a <UART_SetConfig+0x7a>
 80064c4:	2304      	movs	r3, #4
 80064c6:	e7d8      	b.n	800647a <UART_SetConfig+0x7a>
 80064c8:	2308      	movs	r3, #8
 80064ca:	e7d6      	b.n	800647a <UART_SetConfig+0x7a>
 80064cc:	2310      	movs	r3, #16
 80064ce:	e7d4      	b.n	800647a <UART_SetConfig+0x7a>
 80064d0:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80064d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064d8:	f003 030c 	and.w	r3, r3, #12
 80064dc:	2b0c      	cmp	r3, #12
 80064de:	d80e      	bhi.n	80064fe <UART_SetConfig+0xfe>
 80064e0:	e8df f003 	tbb	[pc, r3]
 80064e4:	0d0d0d07 	.word	0x0d0d0d07
 80064e8:	0d0d0d09 	.word	0x0d0d0d09
 80064ec:	0d0d0d4a 	.word	0x0d0d0d4a
 80064f0:	0b          	.byte	0x0b
 80064f1:	00          	.byte	0x00
 80064f2:	2300      	movs	r3, #0
 80064f4:	e7c1      	b.n	800647a <UART_SetConfig+0x7a>
 80064f6:	2304      	movs	r3, #4
 80064f8:	e7bf      	b.n	800647a <UART_SetConfig+0x7a>
 80064fa:	2308      	movs	r3, #8
 80064fc:	e7bd      	b.n	800647a <UART_SetConfig+0x7a>
 80064fe:	2310      	movs	r3, #16
 8006500:	e7bb      	b.n	800647a <UART_SetConfig+0x7a>
 8006502:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8006506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800650a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800650e:	2b20      	cmp	r3, #32
 8006510:	d034      	beq.n	800657c <UART_SetConfig+0x17c>
 8006512:	d804      	bhi.n	800651e <UART_SetConfig+0x11e>
 8006514:	b3a3      	cbz	r3, 8006580 <UART_SetConfig+0x180>
 8006516:	2b10      	cmp	r3, #16
 8006518:	d134      	bne.n	8006584 <UART_SetConfig+0x184>
 800651a:	2304      	movs	r3, #4
 800651c:	e7ad      	b.n	800647a <UART_SetConfig+0x7a>
 800651e:	2b30      	cmp	r3, #48	; 0x30
 8006520:	d132      	bne.n	8006588 <UART_SetConfig+0x188>
 8006522:	2308      	movs	r3, #8
 8006524:	e7a9      	b.n	800647a <UART_SetConfig+0x7a>
 8006526:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 800652a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800652e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006532:	2b80      	cmp	r3, #128	; 0x80
 8006534:	d02a      	beq.n	800658c <UART_SetConfig+0x18c>
 8006536:	d804      	bhi.n	8006542 <UART_SetConfig+0x142>
 8006538:	b353      	cbz	r3, 8006590 <UART_SetConfig+0x190>
 800653a:	2b40      	cmp	r3, #64	; 0x40
 800653c:	d12a      	bne.n	8006594 <UART_SetConfig+0x194>
 800653e:	2304      	movs	r3, #4
 8006540:	e79b      	b.n	800647a <UART_SetConfig+0x7a>
 8006542:	2bc0      	cmp	r3, #192	; 0xc0
 8006544:	d128      	bne.n	8006598 <UART_SetConfig+0x198>
 8006546:	2308      	movs	r3, #8
 8006548:	e797      	b.n	800647a <UART_SetConfig+0x7a>
 800654a:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 800654e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006552:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006556:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800655a:	d01f      	beq.n	800659c <UART_SetConfig+0x19c>
 800655c:	d805      	bhi.n	800656a <UART_SetConfig+0x16a>
 800655e:	b1fb      	cbz	r3, 80065a0 <UART_SetConfig+0x1a0>
 8006560:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006564:	d11e      	bne.n	80065a4 <UART_SetConfig+0x1a4>
 8006566:	2304      	movs	r3, #4
 8006568:	e787      	b.n	800647a <UART_SetConfig+0x7a>
 800656a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800656e:	d11b      	bne.n	80065a8 <UART_SetConfig+0x1a8>
 8006570:	2308      	movs	r3, #8
 8006572:	e782      	b.n	800647a <UART_SetConfig+0x7a>
 8006574:	2302      	movs	r3, #2
 8006576:	e780      	b.n	800647a <UART_SetConfig+0x7a>
 8006578:	2302      	movs	r3, #2
 800657a:	e77e      	b.n	800647a <UART_SetConfig+0x7a>
 800657c:	2302      	movs	r3, #2
 800657e:	e77c      	b.n	800647a <UART_SetConfig+0x7a>
 8006580:	2300      	movs	r3, #0
 8006582:	e77a      	b.n	800647a <UART_SetConfig+0x7a>
 8006584:	2310      	movs	r3, #16
 8006586:	e778      	b.n	800647a <UART_SetConfig+0x7a>
 8006588:	2310      	movs	r3, #16
 800658a:	e776      	b.n	800647a <UART_SetConfig+0x7a>
 800658c:	2302      	movs	r3, #2
 800658e:	e774      	b.n	800647a <UART_SetConfig+0x7a>
 8006590:	2300      	movs	r3, #0
 8006592:	e772      	b.n	800647a <UART_SetConfig+0x7a>
 8006594:	2310      	movs	r3, #16
 8006596:	e770      	b.n	800647a <UART_SetConfig+0x7a>
 8006598:	2310      	movs	r3, #16
 800659a:	e76e      	b.n	800647a <UART_SetConfig+0x7a>
 800659c:	2302      	movs	r3, #2
 800659e:	e76c      	b.n	800647a <UART_SetConfig+0x7a>
 80065a0:	2300      	movs	r3, #0
 80065a2:	e76a      	b.n	800647a <UART_SetConfig+0x7a>
 80065a4:	2310      	movs	r3, #16
 80065a6:	e768      	b.n	800647a <UART_SetConfig+0x7a>
 80065a8:	2310      	movs	r3, #16
 80065aa:	e766      	b.n	800647a <UART_SetConfig+0x7a>
    switch (clocksource)
 80065ac:	2b08      	cmp	r3, #8
 80065ae:	f200 80b2 	bhi.w	8006716 <UART_SetConfig+0x316>
 80065b2:	e8df f003 	tbb	[pc, r3]
 80065b6:	b008      	.short	0xb008
 80065b8:	b03ab03d 	.word	0xb03ab03d
 80065bc:	b0b0      	.short	0xb0b0
 80065be:	05          	.byte	0x05
 80065bf:	00          	.byte	0x00
  if (UART_INSTANCE_LOWPOWER(huart))
 80065c0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80065c4:	e004      	b.n	80065d0 <UART_SetConfig+0x1d0>
        pclk = HAL_RCC_GetPCLK1Freq();
 80065c6:	f7fe ffbd 	bl	8005544 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80065ca:	2800      	cmp	r0, #0
 80065cc:	f000 80a5 	beq.w	800671a <UART_SetConfig+0x31a>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80065d0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80065d2:	4b35      	ldr	r3, [pc, #212]	; (80066a8 <UART_SetConfig+0x2a8>)
 80065d4:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80065d8:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80065dc:	6865      	ldr	r5, [r4, #4]
 80065de:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 80065e2:	4299      	cmp	r1, r3
 80065e4:	f200 809b 	bhi.w	800671e <UART_SetConfig+0x31e>
 80065e8:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 80065ec:	f200 8099 	bhi.w	8006722 <UART_SetConfig+0x322>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80065f0:	f04f 0800 	mov.w	r8, #0
 80065f4:	b292      	uxth	r2, r2
 80065f6:	2300      	movs	r3, #0
 80065f8:	4641      	mov	r1, r8
 80065fa:	f7fb faad 	bl	8001b58 <__aeabi_uldivmod>
 80065fe:	020f      	lsls	r7, r1, #8
 8006600:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8006604:	0206      	lsls	r6, r0, #8
 8006606:	0868      	lsrs	r0, r5, #1
 8006608:	462a      	mov	r2, r5
 800660a:	4643      	mov	r3, r8
 800660c:	1830      	adds	r0, r6, r0
 800660e:	f147 0100 	adc.w	r1, r7, #0
 8006612:	f7fb faa1 	bl	8001b58 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006616:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 800661a:	4b24      	ldr	r3, [pc, #144]	; (80066ac <UART_SetConfig+0x2ac>)
 800661c:	429a      	cmp	r2, r3
 800661e:	f200 8082 	bhi.w	8006726 <UART_SetConfig+0x326>
          huart->Instance->BRR = usartdiv;
 8006622:	6823      	ldr	r3, [r4, #0]
 8006624:	60d8      	str	r0, [r3, #12]
 8006626:	4640      	mov	r0, r8
 8006628:	e062      	b.n	80066f0 <UART_SetConfig+0x2f0>
        pclk = HAL_RCC_GetSysClockFreq();
 800662a:	f7fe fe45 	bl	80052b8 <HAL_RCC_GetSysClockFreq>
        break;
 800662e:	e7cc      	b.n	80065ca <UART_SetConfig+0x1ca>
        pclk = (uint32_t) HSI_VALUE;
 8006630:	481f      	ldr	r0, [pc, #124]	; (80066b0 <UART_SetConfig+0x2b0>)
 8006632:	e7cd      	b.n	80065d0 <UART_SetConfig+0x1d0>
    switch (clocksource)
 8006634:	2b08      	cmp	r3, #8
 8006636:	d878      	bhi.n	800672a <UART_SetConfig+0x32a>
 8006638:	e8df f003 	tbb	[pc, r3]
 800663c:	77052707 	.word	0x77052707
 8006640:	7777773c 	.word	0x7777773c
 8006644:	0b          	.byte	0x0b
 8006645:	00          	.byte	0x00
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006646:	481a      	ldr	r0, [pc, #104]	; (80066b0 <UART_SetConfig+0x2b0>)
 8006648:	e003      	b.n	8006652 <UART_SetConfig+0x252>
        pclk = HAL_RCC_GetPCLK1Freq();
 800664a:	f7fe ff7b 	bl	8005544 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800664e:	2800      	cmp	r0, #0
 8006650:	d06d      	beq.n	800672e <UART_SetConfig+0x32e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006652:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8006654:	4b14      	ldr	r3, [pc, #80]	; (80066a8 <UART_SetConfig+0x2a8>)
 8006656:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800665a:	fbb0 f0f3 	udiv	r0, r0, r3
 800665e:	6862      	ldr	r2, [r4, #4]
 8006660:	0853      	lsrs	r3, r2, #1
 8006662:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8006666:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800666a:	f1a0 0210 	sub.w	r2, r0, #16
 800666e:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8006672:	429a      	cmp	r2, r3
 8006674:	d85d      	bhi.n	8006732 <UART_SetConfig+0x332>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006676:	b283      	uxth	r3, r0
 8006678:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800667c:	f3c0 0042 	ubfx	r0, r0, #1, #3
 8006680:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 8006682:	6823      	ldr	r3, [r4, #0]
 8006684:	60d8      	str	r0, [r3, #12]
 8006686:	2000      	movs	r0, #0
 8006688:	e032      	b.n	80066f0 <UART_SetConfig+0x2f0>
        pclk = HAL_RCC_GetPCLK2Freq();
 800668a:	f7fe ff6d 	bl	8005568 <HAL_RCC_GetPCLK2Freq>
        break;
 800668e:	e7de      	b.n	800664e <UART_SetConfig+0x24e>
 8006690:	cfff69f3 	.word	0xcfff69f3
 8006694:	40008000 	.word	0x40008000
 8006698:	40013800 	.word	0x40013800
 800669c:	40004400 	.word	0x40004400
 80066a0:	40004800 	.word	0x40004800
 80066a4:	40004c00 	.word	0x40004c00
 80066a8:	0800b0fc 	.word	0x0800b0fc
 80066ac:	000ffcff 	.word	0x000ffcff
 80066b0:	00f42400 	.word	0x00f42400
        pclk = HAL_RCC_GetSysClockFreq();
 80066b4:	f7fe fe00 	bl	80052b8 <HAL_RCC_GetSysClockFreq>
        break;
 80066b8:	e7c9      	b.n	800664e <UART_SetConfig+0x24e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066ba:	4822      	ldr	r0, [pc, #136]	; (8006744 <UART_SetConfig+0x344>)
 80066bc:	e003      	b.n	80066c6 <UART_SetConfig+0x2c6>
        pclk = HAL_RCC_GetPCLK1Freq();
 80066be:	f7fe ff41 	bl	8005544 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80066c2:	2800      	cmp	r0, #0
 80066c4:	d039      	beq.n	800673a <UART_SetConfig+0x33a>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80066c6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80066c8:	4b1f      	ldr	r3, [pc, #124]	; (8006748 <UART_SetConfig+0x348>)
 80066ca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80066ce:	fbb0 f0f3 	udiv	r0, r0, r3
 80066d2:	6863      	ldr	r3, [r4, #4]
 80066d4:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80066d8:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066dc:	f1a0 0210 	sub.w	r2, r0, #16
 80066e0:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d82a      	bhi.n	800673e <UART_SetConfig+0x33e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80066e8:	6823      	ldr	r3, [r4, #0]
 80066ea:	b280      	uxth	r0, r0
 80066ec:	60d8      	str	r0, [r3, #12]
 80066ee:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 80066f0:	2301      	movs	r3, #1
 80066f2:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80066f6:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 80066fa:	2300      	movs	r3, #0
 80066fc:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 80066fe:	67a3      	str	r3, [r4, #120]	; 0x78
}
 8006700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8006704:	f7fe ff30 	bl	8005568 <HAL_RCC_GetPCLK2Freq>
        break;
 8006708:	e7db      	b.n	80066c2 <UART_SetConfig+0x2c2>
        pclk = HAL_RCC_GetSysClockFreq();
 800670a:	f7fe fdd5 	bl	80052b8 <HAL_RCC_GetSysClockFreq>
        break;
 800670e:	e7d8      	b.n	80066c2 <UART_SetConfig+0x2c2>
        pclk = (uint32_t) LSE_VALUE;
 8006710:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006714:	e7d7      	b.n	80066c6 <UART_SetConfig+0x2c6>
  if (UART_INSTANCE_LOWPOWER(huart))
 8006716:	2001      	movs	r0, #1
 8006718:	e7ea      	b.n	80066f0 <UART_SetConfig+0x2f0>
 800671a:	2000      	movs	r0, #0
 800671c:	e7e8      	b.n	80066f0 <UART_SetConfig+0x2f0>
        ret = HAL_ERROR;
 800671e:	2001      	movs	r0, #1
 8006720:	e7e6      	b.n	80066f0 <UART_SetConfig+0x2f0>
 8006722:	2001      	movs	r0, #1
 8006724:	e7e4      	b.n	80066f0 <UART_SetConfig+0x2f0>
          ret = HAL_ERROR;
 8006726:	2001      	movs	r0, #1
 8006728:	e7e2      	b.n	80066f0 <UART_SetConfig+0x2f0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800672a:	2001      	movs	r0, #1
 800672c:	e7e0      	b.n	80066f0 <UART_SetConfig+0x2f0>
 800672e:	2000      	movs	r0, #0
 8006730:	e7de      	b.n	80066f0 <UART_SetConfig+0x2f0>
        ret = HAL_ERROR;
 8006732:	2001      	movs	r0, #1
 8006734:	e7dc      	b.n	80066f0 <UART_SetConfig+0x2f0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006736:	2001      	movs	r0, #1
 8006738:	e7da      	b.n	80066f0 <UART_SetConfig+0x2f0>
 800673a:	2000      	movs	r0, #0
 800673c:	e7d8      	b.n	80066f0 <UART_SetConfig+0x2f0>
        ret = HAL_ERROR;
 800673e:	2001      	movs	r0, #1
 8006740:	e7d6      	b.n	80066f0 <UART_SetConfig+0x2f0>
 8006742:	bf00      	nop
 8006744:	00f42400 	.word	0x00f42400
 8006748:	0800b0fc 	.word	0x0800b0fc

0800674c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800674c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800674e:	f013 0f08 	tst.w	r3, #8
 8006752:	d006      	beq.n	8006762 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006754:	6802      	ldr	r2, [r0, #0]
 8006756:	6853      	ldr	r3, [r2, #4]
 8006758:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800675c:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800675e:	430b      	orrs	r3, r1
 8006760:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006762:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006764:	f013 0f01 	tst.w	r3, #1
 8006768:	d006      	beq.n	8006778 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800676a:	6802      	ldr	r2, [r0, #0]
 800676c:	6853      	ldr	r3, [r2, #4]
 800676e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006772:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8006774:	430b      	orrs	r3, r1
 8006776:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006778:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800677a:	f013 0f02 	tst.w	r3, #2
 800677e:	d006      	beq.n	800678e <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006780:	6802      	ldr	r2, [r0, #0]
 8006782:	6853      	ldr	r3, [r2, #4]
 8006784:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006788:	6b01      	ldr	r1, [r0, #48]	; 0x30
 800678a:	430b      	orrs	r3, r1
 800678c:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800678e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8006790:	f013 0f04 	tst.w	r3, #4
 8006794:	d006      	beq.n	80067a4 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006796:	6802      	ldr	r2, [r0, #0]
 8006798:	6853      	ldr	r3, [r2, #4]
 800679a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800679e:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80067a0:	430b      	orrs	r3, r1
 80067a2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80067a4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80067a6:	f013 0f10 	tst.w	r3, #16
 80067aa:	d006      	beq.n	80067ba <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80067ac:	6802      	ldr	r2, [r0, #0]
 80067ae:	6893      	ldr	r3, [r2, #8]
 80067b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067b4:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80067b6:	430b      	orrs	r3, r1
 80067b8:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80067ba:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80067bc:	f013 0f20 	tst.w	r3, #32
 80067c0:	d006      	beq.n	80067d0 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80067c2:	6802      	ldr	r2, [r0, #0]
 80067c4:	6893      	ldr	r3, [r2, #8]
 80067c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80067ca:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80067cc:	430b      	orrs	r3, r1
 80067ce:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80067d0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80067d2:	f013 0f40 	tst.w	r3, #64	; 0x40
 80067d6:	d00a      	beq.n	80067ee <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80067d8:	6802      	ldr	r2, [r0, #0]
 80067da:	6853      	ldr	r3, [r2, #4]
 80067dc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80067e0:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80067e2:	430b      	orrs	r3, r1
 80067e4:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80067e6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80067e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80067ec:	d00b      	beq.n	8006806 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80067ee:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80067f0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80067f4:	d006      	beq.n	8006804 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80067f6:	6802      	ldr	r2, [r0, #0]
 80067f8:	6853      	ldr	r3, [r2, #4]
 80067fa:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80067fe:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8006800:	430b      	orrs	r3, r1
 8006802:	6053      	str	r3, [r2, #4]
}
 8006804:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006806:	6802      	ldr	r2, [r0, #0]
 8006808:	6853      	ldr	r3, [r2, #4]
 800680a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800680e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8006810:	430b      	orrs	r3, r1
 8006812:	6053      	str	r3, [r2, #4]
 8006814:	e7eb      	b.n	80067ee <UART_AdvFeatureConfig+0xa2>

08006816 <UART_WaitOnFlagUntilTimeout>:
{
 8006816:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800681a:	4605      	mov	r5, r0
 800681c:	460e      	mov	r6, r1
 800681e:	4617      	mov	r7, r2
 8006820:	4699      	mov	r9, r3
 8006822:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006826:	682c      	ldr	r4, [r5, #0]
 8006828:	69e4      	ldr	r4, [r4, #28]
 800682a:	ea36 0304 	bics.w	r3, r6, r4
 800682e:	bf0c      	ite	eq
 8006830:	2401      	moveq	r4, #1
 8006832:	2400      	movne	r4, #0
 8006834:	42bc      	cmp	r4, r7
 8006836:	d136      	bne.n	80068a6 <UART_WaitOnFlagUntilTimeout+0x90>
    if (Timeout != HAL_MAX_DELAY)
 8006838:	f1b8 3fff 	cmp.w	r8, #4294967295
 800683c:	d0f3      	beq.n	8006826 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800683e:	f7fd f8a5 	bl	800398c <HAL_GetTick>
 8006842:	eba0 0009 	sub.w	r0, r0, r9
 8006846:	4540      	cmp	r0, r8
 8006848:	d830      	bhi.n	80068ac <UART_WaitOnFlagUntilTimeout+0x96>
 800684a:	f1b8 0f00 	cmp.w	r8, #0
 800684e:	d02f      	beq.n	80068b0 <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006850:	682b      	ldr	r3, [r5, #0]
 8006852:	681a      	ldr	r2, [r3, #0]
 8006854:	f012 0f04 	tst.w	r2, #4
 8006858:	d0e5      	beq.n	8006826 <UART_WaitOnFlagUntilTimeout+0x10>
 800685a:	2e80      	cmp	r6, #128	; 0x80
 800685c:	d0e3      	beq.n	8006826 <UART_WaitOnFlagUntilTimeout+0x10>
 800685e:	2e40      	cmp	r6, #64	; 0x40
 8006860:	d0e1      	beq.n	8006826 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006862:	69da      	ldr	r2, [r3, #28]
 8006864:	f012 0f08 	tst.w	r2, #8
 8006868:	d111      	bne.n	800688e <UART_WaitOnFlagUntilTimeout+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800686a:	69da      	ldr	r2, [r3, #28]
 800686c:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8006870:	d0d9      	beq.n	8006826 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006872:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006876:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8006878:	4628      	mov	r0, r5
 800687a:	f7ff f92f 	bl	8005adc <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800687e:	2320      	movs	r3, #32
 8006880:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
          __HAL_UNLOCK(huart);
 8006884:	2300      	movs	r3, #0
 8006886:	f885 3084 	strb.w	r3, [r5, #132]	; 0x84
          return HAL_TIMEOUT;
 800688a:	2003      	movs	r0, #3
 800688c:	e00c      	b.n	80068a8 <UART_WaitOnFlagUntilTimeout+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800688e:	2408      	movs	r4, #8
 8006890:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8006892:	4628      	mov	r0, r5
 8006894:	f7ff f922 	bl	8005adc <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006898:	f8c5 4090 	str.w	r4, [r5, #144]	; 0x90
          __HAL_UNLOCK(huart);
 800689c:	2300      	movs	r3, #0
 800689e:	f885 3084 	strb.w	r3, [r5, #132]	; 0x84
          return HAL_ERROR;
 80068a2:	2001      	movs	r0, #1
 80068a4:	e000      	b.n	80068a8 <UART_WaitOnFlagUntilTimeout+0x92>
  return HAL_OK;
 80068a6:	2000      	movs	r0, #0
}
 80068a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 80068ac:	2003      	movs	r0, #3
 80068ae:	e7fb      	b.n	80068a8 <UART_WaitOnFlagUntilTimeout+0x92>
 80068b0:	2003      	movs	r0, #3
 80068b2:	e7f9      	b.n	80068a8 <UART_WaitOnFlagUntilTimeout+0x92>

080068b4 <HAL_UART_Transmit>:
{
 80068b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068b8:	b082      	sub	sp, #8
 80068ba:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80068bc:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 80068c0:	2b20      	cmp	r3, #32
 80068c2:	d15a      	bne.n	800697a <HAL_UART_Transmit+0xc6>
 80068c4:	4604      	mov	r4, r0
 80068c6:	460d      	mov	r5, r1
 80068c8:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 80068ca:	2900      	cmp	r1, #0
 80068cc:	d059      	beq.n	8006982 <HAL_UART_Transmit+0xce>
 80068ce:	b90a      	cbnz	r2, 80068d4 <HAL_UART_Transmit+0x20>
      return  HAL_ERROR;
 80068d0:	2001      	movs	r0, #1
 80068d2:	e053      	b.n	800697c <HAL_UART_Transmit+0xc8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068d4:	2300      	movs	r3, #0
 80068d6:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80068da:	2321      	movs	r3, #33	; 0x21
 80068dc:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
    tickstart = HAL_GetTick();
 80068e0:	f7fd f854 	bl	800398c <HAL_GetTick>
 80068e4:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 80068e6:	f8a4 8054 	strh.w	r8, [r4, #84]	; 0x54
    huart->TxXferCount = Size;
 80068ea:	f8a4 8056 	strh.w	r8, [r4, #86]	; 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068ee:	68a3      	ldr	r3, [r4, #8]
 80068f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068f4:	d002      	beq.n	80068fc <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 80068f6:	f04f 0800 	mov.w	r8, #0
 80068fa:	e016      	b.n	800692a <HAL_UART_Transmit+0x76>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068fc:	6923      	ldr	r3, [r4, #16]
 80068fe:	b343      	cbz	r3, 8006952 <HAL_UART_Transmit+0x9e>
      pdata16bits = NULL;
 8006900:	f04f 0800 	mov.w	r8, #0
 8006904:	e011      	b.n	800692a <HAL_UART_Transmit+0x76>
        huart->gState = HAL_UART_STATE_READY;
 8006906:	2320      	movs	r3, #32
 8006908:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
        return HAL_TIMEOUT;
 800690c:	2003      	movs	r0, #3
 800690e:	e035      	b.n	800697c <HAL_UART_Transmit+0xc8>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006910:	f838 3b02 	ldrh.w	r3, [r8], #2
 8006914:	6822      	ldr	r2, [r4, #0]
 8006916:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800691a:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 800691c:	f8b4 2056 	ldrh.w	r2, [r4, #86]	; 0x56
 8006920:	b292      	uxth	r2, r2
 8006922:	3a01      	subs	r2, #1
 8006924:	b292      	uxth	r2, r2
 8006926:	f8a4 2056 	strh.w	r2, [r4, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800692a:	f8b4 3056 	ldrh.w	r3, [r4, #86]	; 0x56
 800692e:	b29b      	uxth	r3, r3
 8006930:	b193      	cbz	r3, 8006958 <HAL_UART_Transmit+0xa4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006932:	9600      	str	r6, [sp, #0]
 8006934:	463b      	mov	r3, r7
 8006936:	2200      	movs	r2, #0
 8006938:	2180      	movs	r1, #128	; 0x80
 800693a:	4620      	mov	r0, r4
 800693c:	f7ff ff6b 	bl	8006816 <UART_WaitOnFlagUntilTimeout>
 8006940:	2800      	cmp	r0, #0
 8006942:	d1e0      	bne.n	8006906 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 8006944:	2d00      	cmp	r5, #0
 8006946:	d0e3      	beq.n	8006910 <HAL_UART_Transmit+0x5c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006948:	f815 2b01 	ldrb.w	r2, [r5], #1
 800694c:	6823      	ldr	r3, [r4, #0]
 800694e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006950:	e7e4      	b.n	800691c <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 8006952:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8006954:	2500      	movs	r5, #0
 8006956:	e7e8      	b.n	800692a <HAL_UART_Transmit+0x76>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006958:	9600      	str	r6, [sp, #0]
 800695a:	463b      	mov	r3, r7
 800695c:	2200      	movs	r2, #0
 800695e:	2140      	movs	r1, #64	; 0x40
 8006960:	4620      	mov	r0, r4
 8006962:	f7ff ff58 	bl	8006816 <UART_WaitOnFlagUntilTimeout>
 8006966:	b918      	cbnz	r0, 8006970 <HAL_UART_Transmit+0xbc>
    huart->gState = HAL_UART_STATE_READY;
 8006968:	2320      	movs	r3, #32
 800696a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
    return HAL_OK;
 800696e:	e005      	b.n	800697c <HAL_UART_Transmit+0xc8>
      huart->gState = HAL_UART_STATE_READY;
 8006970:	2320      	movs	r3, #32
 8006972:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      return HAL_TIMEOUT;
 8006976:	2003      	movs	r0, #3
 8006978:	e000      	b.n	800697c <HAL_UART_Transmit+0xc8>
    return HAL_BUSY;
 800697a:	2002      	movs	r0, #2
}
 800697c:	b002      	add	sp, #8
 800697e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8006982:	2001      	movs	r0, #1
 8006984:	e7fa      	b.n	800697c <HAL_UART_Transmit+0xc8>

08006986 <UART_CheckIdleState>:
{
 8006986:	b530      	push	{r4, r5, lr}
 8006988:	b083      	sub	sp, #12
 800698a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800698c:	2300      	movs	r3, #0
 800698e:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 8006992:	f7fc fffb 	bl	800398c <HAL_GetTick>
 8006996:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006998:	6823      	ldr	r3, [r4, #0]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f013 0f08 	tst.w	r3, #8
 80069a0:	d110      	bne.n	80069c4 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80069a2:	6823      	ldr	r3, [r4, #0]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f013 0f04 	tst.w	r3, #4
 80069aa:	d128      	bne.n	80069fe <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 80069ac:	2320      	movs	r3, #32
 80069ae:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80069b2:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069b6:	2000      	movs	r0, #0
 80069b8:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069ba:	6720      	str	r0, [r4, #112]	; 0x70
  __HAL_UNLOCK(huart);
 80069bc:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 80069c0:	b003      	add	sp, #12
 80069c2:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80069c8:	9300      	str	r3, [sp, #0]
 80069ca:	4603      	mov	r3, r0
 80069cc:	2200      	movs	r2, #0
 80069ce:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80069d2:	4620      	mov	r0, r4
 80069d4:	f7ff ff1f 	bl	8006816 <UART_WaitOnFlagUntilTimeout>
 80069d8:	2800      	cmp	r0, #0
 80069da:	d0e2      	beq.n	80069a2 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80069dc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069de:	e852 3f00 	ldrex	r3, [r2]
 80069e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e6:	e842 3100 	strex	r1, r3, [r2]
 80069ea:	2900      	cmp	r1, #0
 80069ec:	d1f6      	bne.n	80069dc <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 80069ee:	2320      	movs	r3, #32
 80069f0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      __HAL_UNLOCK(huart);
 80069f4:	2300      	movs	r3, #0
 80069f6:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 80069fa:	2003      	movs	r0, #3
 80069fc:	e7e0      	b.n	80069c0 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069fe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006a02:	9300      	str	r3, [sp, #0]
 8006a04:	462b      	mov	r3, r5
 8006a06:	2200      	movs	r2, #0
 8006a08:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006a0c:	4620      	mov	r0, r4
 8006a0e:	f7ff ff02 	bl	8006816 <UART_WaitOnFlagUntilTimeout>
 8006a12:	2800      	cmp	r0, #0
 8006a14:	d0ca      	beq.n	80069ac <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a16:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a18:	e852 3f00 	ldrex	r3, [r2]
 8006a1c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a20:	e842 3100 	strex	r1, r3, [r2]
 8006a24:	2900      	cmp	r1, #0
 8006a26:	d1f6      	bne.n	8006a16 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a28:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a2a:	f102 0308 	add.w	r3, r2, #8
 8006a2e:	e853 3f00 	ldrex	r3, [r3]
 8006a32:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a36:	3208      	adds	r2, #8
 8006a38:	e842 3100 	strex	r1, r3, [r2]
 8006a3c:	2900      	cmp	r1, #0
 8006a3e:	d1f3      	bne.n	8006a28 <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 8006a40:	2320      	movs	r3, #32
 8006a42:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      __HAL_UNLOCK(huart);
 8006a46:	2300      	movs	r3, #0
 8006a48:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
      return HAL_TIMEOUT;
 8006a4c:	2003      	movs	r0, #3
 8006a4e:	e7b7      	b.n	80069c0 <UART_CheckIdleState+0x3a>

08006a50 <HAL_UART_Init>:
  if (huart == NULL)
 8006a50:	b378      	cbz	r0, 8006ab2 <HAL_UART_Init+0x62>
{
 8006a52:	b510      	push	{r4, lr}
 8006a54:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006a56:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8006a5a:	b30b      	cbz	r3, 8006aa0 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8006a5c:	2324      	movs	r3, #36	; 0x24
 8006a5e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 8006a62:	6822      	ldr	r2, [r4, #0]
 8006a64:	6813      	ldr	r3, [r2, #0]
 8006a66:	f023 0301 	bic.w	r3, r3, #1
 8006a6a:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006a6c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006a6e:	b9e3      	cbnz	r3, 8006aaa <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006a70:	4620      	mov	r0, r4
 8006a72:	f7ff fcc5 	bl	8006400 <UART_SetConfig>
 8006a76:	2801      	cmp	r0, #1
 8006a78:	d011      	beq.n	8006a9e <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a7a:	6822      	ldr	r2, [r4, #0]
 8006a7c:	6853      	ldr	r3, [r2, #4]
 8006a7e:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8006a82:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a84:	6822      	ldr	r2, [r4, #0]
 8006a86:	6893      	ldr	r3, [r2, #8]
 8006a88:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8006a8c:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8006a8e:	6822      	ldr	r2, [r4, #0]
 8006a90:	6813      	ldr	r3, [r2, #0]
 8006a92:	f043 0301 	orr.w	r3, r3, #1
 8006a96:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8006a98:	4620      	mov	r0, r4
 8006a9a:	f7ff ff74 	bl	8006986 <UART_CheckIdleState>
}
 8006a9e:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8006aa0:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 8006aa4:	f7fc fe64 	bl	8003770 <HAL_UART_MspInit>
 8006aa8:	e7d8      	b.n	8006a5c <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8006aaa:	4620      	mov	r0, r4
 8006aac:	f7ff fe4e 	bl	800674c <UART_AdvFeatureConfig>
 8006ab0:	e7de      	b.n	8006a70 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8006ab2:	2001      	movs	r0, #1
}
 8006ab4:	4770      	bx	lr
	...

08006ab8 <UART_Start_Receive_IT>:
{
 8006ab8:	b410      	push	{r4}
  huart->pRxBuffPtr  = pData;
 8006aba:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxXferSize  = Size;
 8006abc:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxXferCount = Size;
 8006ac0:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
  huart->RxISR       = NULL;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	6743      	str	r3, [r0, #116]	; 0x74
  UART_MASK_COMPUTATION(huart);
 8006ac8:	6883      	ldr	r3, [r0, #8]
 8006aca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ace:	d006      	beq.n	8006ade <UART_Start_Receive_IT+0x26>
 8006ad0:	b9a3      	cbnz	r3, 8006afc <UART_Start_Receive_IT+0x44>
 8006ad2:	6903      	ldr	r3, [r0, #16]
 8006ad4:	b973      	cbnz	r3, 8006af4 <UART_Start_Receive_IT+0x3c>
 8006ad6:	23ff      	movs	r3, #255	; 0xff
 8006ad8:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8006adc:	e014      	b.n	8006b08 <UART_Start_Receive_IT+0x50>
 8006ade:	6903      	ldr	r3, [r0, #16]
 8006ae0:	b923      	cbnz	r3, 8006aec <UART_Start_Receive_IT+0x34>
 8006ae2:	f240 13ff 	movw	r3, #511	; 0x1ff
 8006ae6:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8006aea:	e00d      	b.n	8006b08 <UART_Start_Receive_IT+0x50>
 8006aec:	23ff      	movs	r3, #255	; 0xff
 8006aee:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8006af2:	e009      	b.n	8006b08 <UART_Start_Receive_IT+0x50>
 8006af4:	237f      	movs	r3, #127	; 0x7f
 8006af6:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8006afa:	e005      	b.n	8006b08 <UART_Start_Receive_IT+0x50>
 8006afc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006b00:	d02e      	beq.n	8006b60 <UART_Start_Receive_IT+0xa8>
 8006b02:	2300      	movs	r3, #0
 8006b04:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b0e:	2322      	movs	r3, #34	; 0x22
 8006b10:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b14:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b16:	f101 0308 	add.w	r3, r1, #8
 8006b1a:	e853 3f00 	ldrex	r3, [r3]
 8006b1e:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b22:	3108      	adds	r1, #8
 8006b24:	e841 3400 	strex	r4, r3, [r1]
 8006b28:	2c00      	cmp	r4, #0
 8006b2a:	d1f3      	bne.n	8006b14 <UART_Start_Receive_IT+0x5c>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006b2c:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8006b2e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006b32:	d01f      	beq.n	8006b74 <UART_Start_Receive_IT+0xbc>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b34:	6883      	ldr	r3, [r0, #8]
 8006b36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b3a:	d043      	beq.n	8006bc4 <UART_Start_Receive_IT+0x10c>
      huart->RxISR = UART_RxISR_8BIT;
 8006b3c:	4b29      	ldr	r3, [pc, #164]	; (8006be4 <UART_Start_Receive_IT+0x12c>)
 8006b3e:	6743      	str	r3, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006b40:	6903      	ldr	r3, [r0, #16]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d044      	beq.n	8006bd0 <UART_Start_Receive_IT+0x118>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006b46:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b48:	e852 3f00 	ldrex	r3, [r2]
 8006b4c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b50:	e842 3100 	strex	r1, r3, [r2]
 8006b54:	2900      	cmp	r1, #0
 8006b56:	d1f6      	bne.n	8006b46 <UART_Start_Receive_IT+0x8e>
}
 8006b58:	2000      	movs	r0, #0
 8006b5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b5e:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 8006b60:	6903      	ldr	r3, [r0, #16]
 8006b62:	b91b      	cbnz	r3, 8006b6c <UART_Start_Receive_IT+0xb4>
 8006b64:	237f      	movs	r3, #127	; 0x7f
 8006b66:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8006b6a:	e7cd      	b.n	8006b08 <UART_Start_Receive_IT+0x50>
 8006b6c:	233f      	movs	r3, #63	; 0x3f
 8006b6e:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8006b72:	e7c9      	b.n	8006b08 <UART_Start_Receive_IT+0x50>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006b74:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d8db      	bhi.n	8006b34 <UART_Start_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b7c:	6883      	ldr	r3, [r0, #8]
 8006b7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b82:	d019      	beq.n	8006bb8 <UART_Start_Receive_IT+0x100>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006b84:	4b18      	ldr	r3, [pc, #96]	; (8006be8 <UART_Start_Receive_IT+0x130>)
 8006b86:	6743      	str	r3, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006b88:	6903      	ldr	r3, [r0, #16]
 8006b8a:	b143      	cbz	r3, 8006b9e <UART_Start_Receive_IT+0xe6>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b8c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b8e:	e852 3f00 	ldrex	r3, [r2]
 8006b92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b96:	e842 3100 	strex	r1, r3, [r2]
 8006b9a:	2900      	cmp	r1, #0
 8006b9c:	d1f6      	bne.n	8006b8c <UART_Start_Receive_IT+0xd4>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006b9e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba0:	f102 0308 	add.w	r3, r2, #8
 8006ba4:	e853 3f00 	ldrex	r3, [r3]
 8006ba8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bac:	3208      	adds	r2, #8
 8006bae:	e842 3100 	strex	r1, r3, [r2]
 8006bb2:	2900      	cmp	r1, #0
 8006bb4:	d1f3      	bne.n	8006b9e <UART_Start_Receive_IT+0xe6>
 8006bb6:	e7cf      	b.n	8006b58 <UART_Start_Receive_IT+0xa0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bb8:	6903      	ldr	r3, [r0, #16]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d1e2      	bne.n	8006b84 <UART_Start_Receive_IT+0xcc>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006bbe:	4b0b      	ldr	r3, [pc, #44]	; (8006bec <UART_Start_Receive_IT+0x134>)
 8006bc0:	6743      	str	r3, [r0, #116]	; 0x74
 8006bc2:	e7e1      	b.n	8006b88 <UART_Start_Receive_IT+0xd0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bc4:	6903      	ldr	r3, [r0, #16]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d1b8      	bne.n	8006b3c <UART_Start_Receive_IT+0x84>
      huart->RxISR = UART_RxISR_16BIT;
 8006bca:	4b09      	ldr	r3, [pc, #36]	; (8006bf0 <UART_Start_Receive_IT+0x138>)
 8006bcc:	6743      	str	r3, [r0, #116]	; 0x74
 8006bce:	e7b7      	b.n	8006b40 <UART_Start_Receive_IT+0x88>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006bd0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd2:	e852 3f00 	ldrex	r3, [r2]
 8006bd6:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bda:	e842 3100 	strex	r1, r3, [r2]
 8006bde:	2900      	cmp	r1, #0
 8006be0:	d1f6      	bne.n	8006bd0 <UART_Start_Receive_IT+0x118>
 8006be2:	e7b9      	b.n	8006b58 <UART_Start_Receive_IT+0xa0>
 8006be4:	08005eb9 	.word	0x08005eb9
 8006be8:	0800606d 	.word	0x0800606d
 8006bec:	08006239 	.word	0x08006239
 8006bf0:	08005f95 	.word	0x08005f95

08006bf4 <HAL_UART_Receive_IT>:
{
 8006bf4:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8006bf6:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 8006bfa:	2b20      	cmp	r3, #32
 8006bfc:	d117      	bne.n	8006c2e <HAL_UART_Receive_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 8006bfe:	b1c1      	cbz	r1, 8006c32 <HAL_UART_Receive_IT+0x3e>
 8006c00:	b1ca      	cbz	r2, 8006c36 <HAL_UART_Receive_IT+0x42>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c02:	2300      	movs	r3, #0
 8006c04:	66c3      	str	r3, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006c06:	6803      	ldr	r3, [r0, #0]
 8006c08:	4c0c      	ldr	r4, [pc, #48]	; (8006c3c <HAL_UART_Receive_IT+0x48>)
 8006c0a:	42a3      	cmp	r3, r4
 8006c0c:	d00c      	beq.n	8006c28 <HAL_UART_Receive_IT+0x34>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8006c14:	d008      	beq.n	8006c28 <HAL_UART_Receive_IT+0x34>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006c16:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c18:	e854 3f00 	ldrex	r3, [r4]
 8006c1c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c20:	e844 3500 	strex	r5, r3, [r4]
 8006c24:	2d00      	cmp	r5, #0
 8006c26:	d1f6      	bne.n	8006c16 <HAL_UART_Receive_IT+0x22>
    return (UART_Start_Receive_IT(huart, pData, Size));
 8006c28:	f7ff ff46 	bl	8006ab8 <UART_Start_Receive_IT>
 8006c2c:	e000      	b.n	8006c30 <HAL_UART_Receive_IT+0x3c>
    return HAL_BUSY;
 8006c2e:	2002      	movs	r0, #2
}
 8006c30:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8006c32:	2001      	movs	r0, #1
 8006c34:	e7fc      	b.n	8006c30 <HAL_UART_Receive_IT+0x3c>
 8006c36:	2001      	movs	r0, #1
 8006c38:	e7fa      	b.n	8006c30 <HAL_UART_Receive_IT+0x3c>
 8006c3a:	bf00      	nop
 8006c3c:	40008000 	.word	0x40008000

08006c40 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006c40:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8006c42:	b92b      	cbnz	r3, 8006c50 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8006c44:	2301      	movs	r3, #1
 8006c46:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006c4a:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 8006c4e:	4770      	bx	lr
{
 8006c50:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006c52:	6803      	ldr	r3, [r0, #0]
 8006c54:	689a      	ldr	r2, [r3, #8]
 8006c56:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006c5a:	6899      	ldr	r1, [r3, #8]
 8006c5c:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006c5e:	4d09      	ldr	r5, [pc, #36]	; (8006c84 <UARTEx_SetNbDataToProcess+0x44>)
 8006c60:	5c6b      	ldrb	r3, [r5, r1]
 8006c62:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006c64:	4c08      	ldr	r4, [pc, #32]	; (8006c88 <UARTEx_SetNbDataToProcess+0x48>)
 8006c66:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006c68:	fb93 f3f1 	sdiv	r3, r3, r1
 8006c6c:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006c70:	5cab      	ldrb	r3, [r5, r2]
 8006c72:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006c74:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006c76:	fb93 f3f2 	sdiv	r3, r3, r2
 8006c7a:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 8006c7e:	bc30      	pop	{r4, r5}
 8006c80:	4770      	bx	lr
 8006c82:	bf00      	nop
 8006c84:	0800b11c 	.word	0x0800b11c
 8006c88:	0800b114 	.word	0x0800b114

08006c8c <HAL_UARTEx_WakeupCallback>:
}
 8006c8c:	4770      	bx	lr

08006c8e <HAL_UARTEx_RxFifoFullCallback>:
}
 8006c8e:	4770      	bx	lr

08006c90 <HAL_UARTEx_TxFifoEmptyCallback>:
}
 8006c90:	4770      	bx	lr

08006c92 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8006c92:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	d018      	beq.n	8006ccc <HAL_UARTEx_DisableFifoMode+0x3a>
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8006ca0:	2324      	movs	r3, #36	; 0x24
 8006ca2:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ca6:	6803      	ldr	r3, [r0, #0]
 8006ca8:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006caa:	6819      	ldr	r1, [r3, #0]
 8006cac:	f021 0101 	bic.w	r1, r1, #1
 8006cb0:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006cb2:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006cba:	6801      	ldr	r1, [r0, #0]
 8006cbc:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006cbe:	2220      	movs	r2, #32
 8006cc0:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8006cc4:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  return HAL_OK;
 8006cc8:	4618      	mov	r0, r3
 8006cca:	4770      	bx	lr
  __HAL_LOCK(huart);
 8006ccc:	2002      	movs	r0, #2
}
 8006cce:	4770      	bx	lr

08006cd0 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8006cd0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8006cd2:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8006cd6:	2b01      	cmp	r3, #1
 8006cd8:	d01d      	beq.n	8006d16 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8006cda:	4604      	mov	r4, r0
 8006cdc:	2301      	movs	r3, #1
 8006cde:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8006ce2:	2324      	movs	r3, #36	; 0x24
 8006ce4:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ce8:	6803      	ldr	r3, [r0, #0]
 8006cea:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006cec:	681a      	ldr	r2, [r3, #0]
 8006cee:	f022 0201 	bic.w	r2, r2, #1
 8006cf2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006cf4:	6802      	ldr	r2, [r0, #0]
 8006cf6:	6893      	ldr	r3, [r2, #8]
 8006cf8:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8006cfc:	4319      	orrs	r1, r3
 8006cfe:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8006d00:	f7ff ff9e 	bl	8006c40 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d04:	6823      	ldr	r3, [r4, #0]
 8006d06:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006d08:	2320      	movs	r3, #32
 8006d0a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8006d0e:	2000      	movs	r0, #0
 8006d10:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8006d14:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8006d16:	2002      	movs	r0, #2
 8006d18:	e7fc      	b.n	8006d14 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08006d1a <HAL_UARTEx_SetRxFifoThreshold>:
{
 8006d1a:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8006d1c:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d01d      	beq.n	8006d60 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8006d24:	4604      	mov	r4, r0
 8006d26:	2301      	movs	r3, #1
 8006d28:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8006d2c:	2324      	movs	r3, #36	; 0x24
 8006d2e:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d32:	6803      	ldr	r3, [r0, #0]
 8006d34:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	f022 0201 	bic.w	r2, r2, #1
 8006d3c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006d3e:	6802      	ldr	r2, [r0, #0]
 8006d40:	6893      	ldr	r3, [r2, #8]
 8006d42:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8006d46:	4319      	orrs	r1, r3
 8006d48:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8006d4a:	f7ff ff79 	bl	8006c40 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d4e:	6823      	ldr	r3, [r4, #0]
 8006d50:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006d52:	2320      	movs	r3, #32
 8006d54:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8006d58:	2000      	movs	r0, #0
 8006d5a:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8006d5e:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8006d60:	2002      	movs	r0, #2
 8006d62:	e7fc      	b.n	8006d5e <HAL_UARTEx_SetRxFifoThreshold+0x44>

08006d64 <__assert_func>:
 8006d64:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006d66:	4614      	mov	r4, r2
 8006d68:	461a      	mov	r2, r3
 8006d6a:	4b09      	ldr	r3, [pc, #36]	; (8006d90 <__assert_func+0x2c>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4605      	mov	r5, r0
 8006d70:	68d8      	ldr	r0, [r3, #12]
 8006d72:	b14c      	cbz	r4, 8006d88 <__assert_func+0x24>
 8006d74:	4b07      	ldr	r3, [pc, #28]	; (8006d94 <__assert_func+0x30>)
 8006d76:	9100      	str	r1, [sp, #0]
 8006d78:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006d7c:	4906      	ldr	r1, [pc, #24]	; (8006d98 <__assert_func+0x34>)
 8006d7e:	462b      	mov	r3, r5
 8006d80:	f000 f814 	bl	8006dac <fiprintf>
 8006d84:	f001 f958 	bl	8008038 <abort>
 8006d88:	4b04      	ldr	r3, [pc, #16]	; (8006d9c <__assert_func+0x38>)
 8006d8a:	461c      	mov	r4, r3
 8006d8c:	e7f3      	b.n	8006d76 <__assert_func+0x12>
 8006d8e:	bf00      	nop
 8006d90:	20000010 	.word	0x20000010
 8006d94:	0800b124 	.word	0x0800b124
 8006d98:	0800b131 	.word	0x0800b131
 8006d9c:	0800b15f 	.word	0x0800b15f

08006da0 <__errno>:
 8006da0:	4b01      	ldr	r3, [pc, #4]	; (8006da8 <__errno+0x8>)
 8006da2:	6818      	ldr	r0, [r3, #0]
 8006da4:	4770      	bx	lr
 8006da6:	bf00      	nop
 8006da8:	20000010 	.word	0x20000010

08006dac <fiprintf>:
 8006dac:	b40e      	push	{r1, r2, r3}
 8006dae:	b503      	push	{r0, r1, lr}
 8006db0:	4601      	mov	r1, r0
 8006db2:	ab03      	add	r3, sp, #12
 8006db4:	4805      	ldr	r0, [pc, #20]	; (8006dcc <fiprintf+0x20>)
 8006db6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dba:	6800      	ldr	r0, [r0, #0]
 8006dbc:	9301      	str	r3, [sp, #4]
 8006dbe:	f000 f90f 	bl	8006fe0 <_vfiprintf_r>
 8006dc2:	b002      	add	sp, #8
 8006dc4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006dc8:	b003      	add	sp, #12
 8006dca:	4770      	bx	lr
 8006dcc:	20000010 	.word	0x20000010

08006dd0 <__libc_init_array>:
 8006dd0:	b570      	push	{r4, r5, r6, lr}
 8006dd2:	4d0d      	ldr	r5, [pc, #52]	; (8006e08 <__libc_init_array+0x38>)
 8006dd4:	4c0d      	ldr	r4, [pc, #52]	; (8006e0c <__libc_init_array+0x3c>)
 8006dd6:	1b64      	subs	r4, r4, r5
 8006dd8:	10a4      	asrs	r4, r4, #2
 8006dda:	2600      	movs	r6, #0
 8006ddc:	42a6      	cmp	r6, r4
 8006dde:	d109      	bne.n	8006df4 <__libc_init_array+0x24>
 8006de0:	4d0b      	ldr	r5, [pc, #44]	; (8006e10 <__libc_init_array+0x40>)
 8006de2:	4c0c      	ldr	r4, [pc, #48]	; (8006e14 <__libc_init_array+0x44>)
 8006de4:	f003 f8fa 	bl	8009fdc <_init>
 8006de8:	1b64      	subs	r4, r4, r5
 8006dea:	10a4      	asrs	r4, r4, #2
 8006dec:	2600      	movs	r6, #0
 8006dee:	42a6      	cmp	r6, r4
 8006df0:	d105      	bne.n	8006dfe <__libc_init_array+0x2e>
 8006df2:	bd70      	pop	{r4, r5, r6, pc}
 8006df4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006df8:	4798      	blx	r3
 8006dfa:	3601      	adds	r6, #1
 8006dfc:	e7ee      	b.n	8006ddc <__libc_init_array+0xc>
 8006dfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e02:	4798      	blx	r3
 8006e04:	3601      	adds	r6, #1
 8006e06:	e7f2      	b.n	8006dee <__libc_init_array+0x1e>
 8006e08:	0800b5e0 	.word	0x0800b5e0
 8006e0c:	0800b5e0 	.word	0x0800b5e0
 8006e10:	0800b5e0 	.word	0x0800b5e0
 8006e14:	0800b5e4 	.word	0x0800b5e4

08006e18 <malloc>:
 8006e18:	4b02      	ldr	r3, [pc, #8]	; (8006e24 <malloc+0xc>)
 8006e1a:	4601      	mov	r1, r0
 8006e1c:	6818      	ldr	r0, [r3, #0]
 8006e1e:	f000 b85b 	b.w	8006ed8 <_malloc_r>
 8006e22:	bf00      	nop
 8006e24:	20000010 	.word	0x20000010

08006e28 <memset>:
 8006e28:	4402      	add	r2, r0
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d100      	bne.n	8006e32 <memset+0xa>
 8006e30:	4770      	bx	lr
 8006e32:	f803 1b01 	strb.w	r1, [r3], #1
 8006e36:	e7f9      	b.n	8006e2c <memset+0x4>

08006e38 <_free_r>:
 8006e38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006e3a:	2900      	cmp	r1, #0
 8006e3c:	d048      	beq.n	8006ed0 <_free_r+0x98>
 8006e3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e42:	9001      	str	r0, [sp, #4]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	f1a1 0404 	sub.w	r4, r1, #4
 8006e4a:	bfb8      	it	lt
 8006e4c:	18e4      	addlt	r4, r4, r3
 8006e4e:	f002 f9a5 	bl	800919c <__malloc_lock>
 8006e52:	4a20      	ldr	r2, [pc, #128]	; (8006ed4 <_free_r+0x9c>)
 8006e54:	9801      	ldr	r0, [sp, #4]
 8006e56:	6813      	ldr	r3, [r2, #0]
 8006e58:	4615      	mov	r5, r2
 8006e5a:	b933      	cbnz	r3, 8006e6a <_free_r+0x32>
 8006e5c:	6063      	str	r3, [r4, #4]
 8006e5e:	6014      	str	r4, [r2, #0]
 8006e60:	b003      	add	sp, #12
 8006e62:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e66:	f002 b99f 	b.w	80091a8 <__malloc_unlock>
 8006e6a:	42a3      	cmp	r3, r4
 8006e6c:	d90b      	bls.n	8006e86 <_free_r+0x4e>
 8006e6e:	6821      	ldr	r1, [r4, #0]
 8006e70:	1862      	adds	r2, r4, r1
 8006e72:	4293      	cmp	r3, r2
 8006e74:	bf04      	itt	eq
 8006e76:	681a      	ldreq	r2, [r3, #0]
 8006e78:	685b      	ldreq	r3, [r3, #4]
 8006e7a:	6063      	str	r3, [r4, #4]
 8006e7c:	bf04      	itt	eq
 8006e7e:	1852      	addeq	r2, r2, r1
 8006e80:	6022      	streq	r2, [r4, #0]
 8006e82:	602c      	str	r4, [r5, #0]
 8006e84:	e7ec      	b.n	8006e60 <_free_r+0x28>
 8006e86:	461a      	mov	r2, r3
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	b10b      	cbz	r3, 8006e90 <_free_r+0x58>
 8006e8c:	42a3      	cmp	r3, r4
 8006e8e:	d9fa      	bls.n	8006e86 <_free_r+0x4e>
 8006e90:	6811      	ldr	r1, [r2, #0]
 8006e92:	1855      	adds	r5, r2, r1
 8006e94:	42a5      	cmp	r5, r4
 8006e96:	d10b      	bne.n	8006eb0 <_free_r+0x78>
 8006e98:	6824      	ldr	r4, [r4, #0]
 8006e9a:	4421      	add	r1, r4
 8006e9c:	1854      	adds	r4, r2, r1
 8006e9e:	42a3      	cmp	r3, r4
 8006ea0:	6011      	str	r1, [r2, #0]
 8006ea2:	d1dd      	bne.n	8006e60 <_free_r+0x28>
 8006ea4:	681c      	ldr	r4, [r3, #0]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	6053      	str	r3, [r2, #4]
 8006eaa:	4421      	add	r1, r4
 8006eac:	6011      	str	r1, [r2, #0]
 8006eae:	e7d7      	b.n	8006e60 <_free_r+0x28>
 8006eb0:	d902      	bls.n	8006eb8 <_free_r+0x80>
 8006eb2:	230c      	movs	r3, #12
 8006eb4:	6003      	str	r3, [r0, #0]
 8006eb6:	e7d3      	b.n	8006e60 <_free_r+0x28>
 8006eb8:	6825      	ldr	r5, [r4, #0]
 8006eba:	1961      	adds	r1, r4, r5
 8006ebc:	428b      	cmp	r3, r1
 8006ebe:	bf04      	itt	eq
 8006ec0:	6819      	ldreq	r1, [r3, #0]
 8006ec2:	685b      	ldreq	r3, [r3, #4]
 8006ec4:	6063      	str	r3, [r4, #4]
 8006ec6:	bf04      	itt	eq
 8006ec8:	1949      	addeq	r1, r1, r5
 8006eca:	6021      	streq	r1, [r4, #0]
 8006ecc:	6054      	str	r4, [r2, #4]
 8006ece:	e7c7      	b.n	8006e60 <_free_r+0x28>
 8006ed0:	b003      	add	sp, #12
 8006ed2:	bd30      	pop	{r4, r5, pc}
 8006ed4:	20000748 	.word	0x20000748

08006ed8 <_malloc_r>:
 8006ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eda:	1ccd      	adds	r5, r1, #3
 8006edc:	f025 0503 	bic.w	r5, r5, #3
 8006ee0:	3508      	adds	r5, #8
 8006ee2:	2d0c      	cmp	r5, #12
 8006ee4:	bf38      	it	cc
 8006ee6:	250c      	movcc	r5, #12
 8006ee8:	2d00      	cmp	r5, #0
 8006eea:	4606      	mov	r6, r0
 8006eec:	db01      	blt.n	8006ef2 <_malloc_r+0x1a>
 8006eee:	42a9      	cmp	r1, r5
 8006ef0:	d903      	bls.n	8006efa <_malloc_r+0x22>
 8006ef2:	230c      	movs	r3, #12
 8006ef4:	6033      	str	r3, [r6, #0]
 8006ef6:	2000      	movs	r0, #0
 8006ef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006efa:	f002 f94f 	bl	800919c <__malloc_lock>
 8006efe:	4921      	ldr	r1, [pc, #132]	; (8006f84 <_malloc_r+0xac>)
 8006f00:	680a      	ldr	r2, [r1, #0]
 8006f02:	4614      	mov	r4, r2
 8006f04:	b99c      	cbnz	r4, 8006f2e <_malloc_r+0x56>
 8006f06:	4f20      	ldr	r7, [pc, #128]	; (8006f88 <_malloc_r+0xb0>)
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	b923      	cbnz	r3, 8006f16 <_malloc_r+0x3e>
 8006f0c:	4621      	mov	r1, r4
 8006f0e:	4630      	mov	r0, r6
 8006f10:	f000 fefc 	bl	8007d0c <_sbrk_r>
 8006f14:	6038      	str	r0, [r7, #0]
 8006f16:	4629      	mov	r1, r5
 8006f18:	4630      	mov	r0, r6
 8006f1a:	f000 fef7 	bl	8007d0c <_sbrk_r>
 8006f1e:	1c43      	adds	r3, r0, #1
 8006f20:	d123      	bne.n	8006f6a <_malloc_r+0x92>
 8006f22:	230c      	movs	r3, #12
 8006f24:	6033      	str	r3, [r6, #0]
 8006f26:	4630      	mov	r0, r6
 8006f28:	f002 f93e 	bl	80091a8 <__malloc_unlock>
 8006f2c:	e7e3      	b.n	8006ef6 <_malloc_r+0x1e>
 8006f2e:	6823      	ldr	r3, [r4, #0]
 8006f30:	1b5b      	subs	r3, r3, r5
 8006f32:	d417      	bmi.n	8006f64 <_malloc_r+0x8c>
 8006f34:	2b0b      	cmp	r3, #11
 8006f36:	d903      	bls.n	8006f40 <_malloc_r+0x68>
 8006f38:	6023      	str	r3, [r4, #0]
 8006f3a:	441c      	add	r4, r3
 8006f3c:	6025      	str	r5, [r4, #0]
 8006f3e:	e004      	b.n	8006f4a <_malloc_r+0x72>
 8006f40:	6863      	ldr	r3, [r4, #4]
 8006f42:	42a2      	cmp	r2, r4
 8006f44:	bf0c      	ite	eq
 8006f46:	600b      	streq	r3, [r1, #0]
 8006f48:	6053      	strne	r3, [r2, #4]
 8006f4a:	4630      	mov	r0, r6
 8006f4c:	f002 f92c 	bl	80091a8 <__malloc_unlock>
 8006f50:	f104 000b 	add.w	r0, r4, #11
 8006f54:	1d23      	adds	r3, r4, #4
 8006f56:	f020 0007 	bic.w	r0, r0, #7
 8006f5a:	1ac2      	subs	r2, r0, r3
 8006f5c:	d0cc      	beq.n	8006ef8 <_malloc_r+0x20>
 8006f5e:	1a1b      	subs	r3, r3, r0
 8006f60:	50a3      	str	r3, [r4, r2]
 8006f62:	e7c9      	b.n	8006ef8 <_malloc_r+0x20>
 8006f64:	4622      	mov	r2, r4
 8006f66:	6864      	ldr	r4, [r4, #4]
 8006f68:	e7cc      	b.n	8006f04 <_malloc_r+0x2c>
 8006f6a:	1cc4      	adds	r4, r0, #3
 8006f6c:	f024 0403 	bic.w	r4, r4, #3
 8006f70:	42a0      	cmp	r0, r4
 8006f72:	d0e3      	beq.n	8006f3c <_malloc_r+0x64>
 8006f74:	1a21      	subs	r1, r4, r0
 8006f76:	4630      	mov	r0, r6
 8006f78:	f000 fec8 	bl	8007d0c <_sbrk_r>
 8006f7c:	3001      	adds	r0, #1
 8006f7e:	d1dd      	bne.n	8006f3c <_malloc_r+0x64>
 8006f80:	e7cf      	b.n	8006f22 <_malloc_r+0x4a>
 8006f82:	bf00      	nop
 8006f84:	20000748 	.word	0x20000748
 8006f88:	2000074c 	.word	0x2000074c

08006f8c <__sfputc_r>:
 8006f8c:	6893      	ldr	r3, [r2, #8]
 8006f8e:	3b01      	subs	r3, #1
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	b410      	push	{r4}
 8006f94:	6093      	str	r3, [r2, #8]
 8006f96:	da08      	bge.n	8006faa <__sfputc_r+0x1e>
 8006f98:	6994      	ldr	r4, [r2, #24]
 8006f9a:	42a3      	cmp	r3, r4
 8006f9c:	db01      	blt.n	8006fa2 <__sfputc_r+0x16>
 8006f9e:	290a      	cmp	r1, #10
 8006fa0:	d103      	bne.n	8006faa <__sfputc_r+0x1e>
 8006fa2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006fa6:	f000 bf87 	b.w	8007eb8 <__swbuf_r>
 8006faa:	6813      	ldr	r3, [r2, #0]
 8006fac:	1c58      	adds	r0, r3, #1
 8006fae:	6010      	str	r0, [r2, #0]
 8006fb0:	7019      	strb	r1, [r3, #0]
 8006fb2:	4608      	mov	r0, r1
 8006fb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006fb8:	4770      	bx	lr

08006fba <__sfputs_r>:
 8006fba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fbc:	4606      	mov	r6, r0
 8006fbe:	460f      	mov	r7, r1
 8006fc0:	4614      	mov	r4, r2
 8006fc2:	18d5      	adds	r5, r2, r3
 8006fc4:	42ac      	cmp	r4, r5
 8006fc6:	d101      	bne.n	8006fcc <__sfputs_r+0x12>
 8006fc8:	2000      	movs	r0, #0
 8006fca:	e007      	b.n	8006fdc <__sfputs_r+0x22>
 8006fcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fd0:	463a      	mov	r2, r7
 8006fd2:	4630      	mov	r0, r6
 8006fd4:	f7ff ffda 	bl	8006f8c <__sfputc_r>
 8006fd8:	1c43      	adds	r3, r0, #1
 8006fda:	d1f3      	bne.n	8006fc4 <__sfputs_r+0xa>
 8006fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006fe0 <_vfiprintf_r>:
 8006fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fe4:	460d      	mov	r5, r1
 8006fe6:	b09d      	sub	sp, #116	; 0x74
 8006fe8:	4614      	mov	r4, r2
 8006fea:	4698      	mov	r8, r3
 8006fec:	4606      	mov	r6, r0
 8006fee:	b118      	cbz	r0, 8006ff8 <_vfiprintf_r+0x18>
 8006ff0:	6983      	ldr	r3, [r0, #24]
 8006ff2:	b90b      	cbnz	r3, 8006ff8 <_vfiprintf_r+0x18>
 8006ff4:	f001 ffba 	bl	8008f6c <__sinit>
 8006ff8:	4b89      	ldr	r3, [pc, #548]	; (8007220 <_vfiprintf_r+0x240>)
 8006ffa:	429d      	cmp	r5, r3
 8006ffc:	d11b      	bne.n	8007036 <_vfiprintf_r+0x56>
 8006ffe:	6875      	ldr	r5, [r6, #4]
 8007000:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007002:	07d9      	lsls	r1, r3, #31
 8007004:	d405      	bmi.n	8007012 <_vfiprintf_r+0x32>
 8007006:	89ab      	ldrh	r3, [r5, #12]
 8007008:	059a      	lsls	r2, r3, #22
 800700a:	d402      	bmi.n	8007012 <_vfiprintf_r+0x32>
 800700c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800700e:	f002 f850 	bl	80090b2 <__retarget_lock_acquire_recursive>
 8007012:	89ab      	ldrh	r3, [r5, #12]
 8007014:	071b      	lsls	r3, r3, #28
 8007016:	d501      	bpl.n	800701c <_vfiprintf_r+0x3c>
 8007018:	692b      	ldr	r3, [r5, #16]
 800701a:	b9eb      	cbnz	r3, 8007058 <_vfiprintf_r+0x78>
 800701c:	4629      	mov	r1, r5
 800701e:	4630      	mov	r0, r6
 8007020:	f000 ff9c 	bl	8007f5c <__swsetup_r>
 8007024:	b1c0      	cbz	r0, 8007058 <_vfiprintf_r+0x78>
 8007026:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007028:	07dc      	lsls	r4, r3, #31
 800702a:	d50e      	bpl.n	800704a <_vfiprintf_r+0x6a>
 800702c:	f04f 30ff 	mov.w	r0, #4294967295
 8007030:	b01d      	add	sp, #116	; 0x74
 8007032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007036:	4b7b      	ldr	r3, [pc, #492]	; (8007224 <_vfiprintf_r+0x244>)
 8007038:	429d      	cmp	r5, r3
 800703a:	d101      	bne.n	8007040 <_vfiprintf_r+0x60>
 800703c:	68b5      	ldr	r5, [r6, #8]
 800703e:	e7df      	b.n	8007000 <_vfiprintf_r+0x20>
 8007040:	4b79      	ldr	r3, [pc, #484]	; (8007228 <_vfiprintf_r+0x248>)
 8007042:	429d      	cmp	r5, r3
 8007044:	bf08      	it	eq
 8007046:	68f5      	ldreq	r5, [r6, #12]
 8007048:	e7da      	b.n	8007000 <_vfiprintf_r+0x20>
 800704a:	89ab      	ldrh	r3, [r5, #12]
 800704c:	0598      	lsls	r0, r3, #22
 800704e:	d4ed      	bmi.n	800702c <_vfiprintf_r+0x4c>
 8007050:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007052:	f002 f82f 	bl	80090b4 <__retarget_lock_release_recursive>
 8007056:	e7e9      	b.n	800702c <_vfiprintf_r+0x4c>
 8007058:	2300      	movs	r3, #0
 800705a:	9309      	str	r3, [sp, #36]	; 0x24
 800705c:	2320      	movs	r3, #32
 800705e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007062:	f8cd 800c 	str.w	r8, [sp, #12]
 8007066:	2330      	movs	r3, #48	; 0x30
 8007068:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800722c <_vfiprintf_r+0x24c>
 800706c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007070:	f04f 0901 	mov.w	r9, #1
 8007074:	4623      	mov	r3, r4
 8007076:	469a      	mov	sl, r3
 8007078:	f813 2b01 	ldrb.w	r2, [r3], #1
 800707c:	b10a      	cbz	r2, 8007082 <_vfiprintf_r+0xa2>
 800707e:	2a25      	cmp	r2, #37	; 0x25
 8007080:	d1f9      	bne.n	8007076 <_vfiprintf_r+0x96>
 8007082:	ebba 0b04 	subs.w	fp, sl, r4
 8007086:	d00b      	beq.n	80070a0 <_vfiprintf_r+0xc0>
 8007088:	465b      	mov	r3, fp
 800708a:	4622      	mov	r2, r4
 800708c:	4629      	mov	r1, r5
 800708e:	4630      	mov	r0, r6
 8007090:	f7ff ff93 	bl	8006fba <__sfputs_r>
 8007094:	3001      	adds	r0, #1
 8007096:	f000 80aa 	beq.w	80071ee <_vfiprintf_r+0x20e>
 800709a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800709c:	445a      	add	r2, fp
 800709e:	9209      	str	r2, [sp, #36]	; 0x24
 80070a0:	f89a 3000 	ldrb.w	r3, [sl]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	f000 80a2 	beq.w	80071ee <_vfiprintf_r+0x20e>
 80070aa:	2300      	movs	r3, #0
 80070ac:	f04f 32ff 	mov.w	r2, #4294967295
 80070b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070b4:	f10a 0a01 	add.w	sl, sl, #1
 80070b8:	9304      	str	r3, [sp, #16]
 80070ba:	9307      	str	r3, [sp, #28]
 80070bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80070c0:	931a      	str	r3, [sp, #104]	; 0x68
 80070c2:	4654      	mov	r4, sl
 80070c4:	2205      	movs	r2, #5
 80070c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070ca:	4858      	ldr	r0, [pc, #352]	; (800722c <_vfiprintf_r+0x24c>)
 80070cc:	f7f9 ffc0 	bl	8001050 <memchr>
 80070d0:	9a04      	ldr	r2, [sp, #16]
 80070d2:	b9d8      	cbnz	r0, 800710c <_vfiprintf_r+0x12c>
 80070d4:	06d1      	lsls	r1, r2, #27
 80070d6:	bf44      	itt	mi
 80070d8:	2320      	movmi	r3, #32
 80070da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070de:	0713      	lsls	r3, r2, #28
 80070e0:	bf44      	itt	mi
 80070e2:	232b      	movmi	r3, #43	; 0x2b
 80070e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070e8:	f89a 3000 	ldrb.w	r3, [sl]
 80070ec:	2b2a      	cmp	r3, #42	; 0x2a
 80070ee:	d015      	beq.n	800711c <_vfiprintf_r+0x13c>
 80070f0:	9a07      	ldr	r2, [sp, #28]
 80070f2:	4654      	mov	r4, sl
 80070f4:	2000      	movs	r0, #0
 80070f6:	f04f 0c0a 	mov.w	ip, #10
 80070fa:	4621      	mov	r1, r4
 80070fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007100:	3b30      	subs	r3, #48	; 0x30
 8007102:	2b09      	cmp	r3, #9
 8007104:	d94e      	bls.n	80071a4 <_vfiprintf_r+0x1c4>
 8007106:	b1b0      	cbz	r0, 8007136 <_vfiprintf_r+0x156>
 8007108:	9207      	str	r2, [sp, #28]
 800710a:	e014      	b.n	8007136 <_vfiprintf_r+0x156>
 800710c:	eba0 0308 	sub.w	r3, r0, r8
 8007110:	fa09 f303 	lsl.w	r3, r9, r3
 8007114:	4313      	orrs	r3, r2
 8007116:	9304      	str	r3, [sp, #16]
 8007118:	46a2      	mov	sl, r4
 800711a:	e7d2      	b.n	80070c2 <_vfiprintf_r+0xe2>
 800711c:	9b03      	ldr	r3, [sp, #12]
 800711e:	1d19      	adds	r1, r3, #4
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	9103      	str	r1, [sp, #12]
 8007124:	2b00      	cmp	r3, #0
 8007126:	bfbb      	ittet	lt
 8007128:	425b      	neglt	r3, r3
 800712a:	f042 0202 	orrlt.w	r2, r2, #2
 800712e:	9307      	strge	r3, [sp, #28]
 8007130:	9307      	strlt	r3, [sp, #28]
 8007132:	bfb8      	it	lt
 8007134:	9204      	strlt	r2, [sp, #16]
 8007136:	7823      	ldrb	r3, [r4, #0]
 8007138:	2b2e      	cmp	r3, #46	; 0x2e
 800713a:	d10c      	bne.n	8007156 <_vfiprintf_r+0x176>
 800713c:	7863      	ldrb	r3, [r4, #1]
 800713e:	2b2a      	cmp	r3, #42	; 0x2a
 8007140:	d135      	bne.n	80071ae <_vfiprintf_r+0x1ce>
 8007142:	9b03      	ldr	r3, [sp, #12]
 8007144:	1d1a      	adds	r2, r3, #4
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	9203      	str	r2, [sp, #12]
 800714a:	2b00      	cmp	r3, #0
 800714c:	bfb8      	it	lt
 800714e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007152:	3402      	adds	r4, #2
 8007154:	9305      	str	r3, [sp, #20]
 8007156:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800723c <_vfiprintf_r+0x25c>
 800715a:	7821      	ldrb	r1, [r4, #0]
 800715c:	2203      	movs	r2, #3
 800715e:	4650      	mov	r0, sl
 8007160:	f7f9 ff76 	bl	8001050 <memchr>
 8007164:	b140      	cbz	r0, 8007178 <_vfiprintf_r+0x198>
 8007166:	2340      	movs	r3, #64	; 0x40
 8007168:	eba0 000a 	sub.w	r0, r0, sl
 800716c:	fa03 f000 	lsl.w	r0, r3, r0
 8007170:	9b04      	ldr	r3, [sp, #16]
 8007172:	4303      	orrs	r3, r0
 8007174:	3401      	adds	r4, #1
 8007176:	9304      	str	r3, [sp, #16]
 8007178:	f814 1b01 	ldrb.w	r1, [r4], #1
 800717c:	482c      	ldr	r0, [pc, #176]	; (8007230 <_vfiprintf_r+0x250>)
 800717e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007182:	2206      	movs	r2, #6
 8007184:	f7f9 ff64 	bl	8001050 <memchr>
 8007188:	2800      	cmp	r0, #0
 800718a:	d03f      	beq.n	800720c <_vfiprintf_r+0x22c>
 800718c:	4b29      	ldr	r3, [pc, #164]	; (8007234 <_vfiprintf_r+0x254>)
 800718e:	bb1b      	cbnz	r3, 80071d8 <_vfiprintf_r+0x1f8>
 8007190:	9b03      	ldr	r3, [sp, #12]
 8007192:	3307      	adds	r3, #7
 8007194:	f023 0307 	bic.w	r3, r3, #7
 8007198:	3308      	adds	r3, #8
 800719a:	9303      	str	r3, [sp, #12]
 800719c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800719e:	443b      	add	r3, r7
 80071a0:	9309      	str	r3, [sp, #36]	; 0x24
 80071a2:	e767      	b.n	8007074 <_vfiprintf_r+0x94>
 80071a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80071a8:	460c      	mov	r4, r1
 80071aa:	2001      	movs	r0, #1
 80071ac:	e7a5      	b.n	80070fa <_vfiprintf_r+0x11a>
 80071ae:	2300      	movs	r3, #0
 80071b0:	3401      	adds	r4, #1
 80071b2:	9305      	str	r3, [sp, #20]
 80071b4:	4619      	mov	r1, r3
 80071b6:	f04f 0c0a 	mov.w	ip, #10
 80071ba:	4620      	mov	r0, r4
 80071bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071c0:	3a30      	subs	r2, #48	; 0x30
 80071c2:	2a09      	cmp	r2, #9
 80071c4:	d903      	bls.n	80071ce <_vfiprintf_r+0x1ee>
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d0c5      	beq.n	8007156 <_vfiprintf_r+0x176>
 80071ca:	9105      	str	r1, [sp, #20]
 80071cc:	e7c3      	b.n	8007156 <_vfiprintf_r+0x176>
 80071ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80071d2:	4604      	mov	r4, r0
 80071d4:	2301      	movs	r3, #1
 80071d6:	e7f0      	b.n	80071ba <_vfiprintf_r+0x1da>
 80071d8:	ab03      	add	r3, sp, #12
 80071da:	9300      	str	r3, [sp, #0]
 80071dc:	462a      	mov	r2, r5
 80071de:	4b16      	ldr	r3, [pc, #88]	; (8007238 <_vfiprintf_r+0x258>)
 80071e0:	a904      	add	r1, sp, #16
 80071e2:	4630      	mov	r0, r6
 80071e4:	f000 f8cc 	bl	8007380 <_printf_float>
 80071e8:	4607      	mov	r7, r0
 80071ea:	1c78      	adds	r0, r7, #1
 80071ec:	d1d6      	bne.n	800719c <_vfiprintf_r+0x1bc>
 80071ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80071f0:	07d9      	lsls	r1, r3, #31
 80071f2:	d405      	bmi.n	8007200 <_vfiprintf_r+0x220>
 80071f4:	89ab      	ldrh	r3, [r5, #12]
 80071f6:	059a      	lsls	r2, r3, #22
 80071f8:	d402      	bmi.n	8007200 <_vfiprintf_r+0x220>
 80071fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80071fc:	f001 ff5a 	bl	80090b4 <__retarget_lock_release_recursive>
 8007200:	89ab      	ldrh	r3, [r5, #12]
 8007202:	065b      	lsls	r3, r3, #25
 8007204:	f53f af12 	bmi.w	800702c <_vfiprintf_r+0x4c>
 8007208:	9809      	ldr	r0, [sp, #36]	; 0x24
 800720a:	e711      	b.n	8007030 <_vfiprintf_r+0x50>
 800720c:	ab03      	add	r3, sp, #12
 800720e:	9300      	str	r3, [sp, #0]
 8007210:	462a      	mov	r2, r5
 8007212:	4b09      	ldr	r3, [pc, #36]	; (8007238 <_vfiprintf_r+0x258>)
 8007214:	a904      	add	r1, sp, #16
 8007216:	4630      	mov	r0, r6
 8007218:	f000 fb56 	bl	80078c8 <_printf_i>
 800721c:	e7e4      	b.n	80071e8 <_vfiprintf_r+0x208>
 800721e:	bf00      	nop
 8007220:	0800b2bc 	.word	0x0800b2bc
 8007224:	0800b2dc 	.word	0x0800b2dc
 8007228:	0800b29c 	.word	0x0800b29c
 800722c:	0800b164 	.word	0x0800b164
 8007230:	0800b16e 	.word	0x0800b16e
 8007234:	08007381 	.word	0x08007381
 8007238:	08006fbb 	.word	0x08006fbb
 800723c:	0800b16a 	.word	0x0800b16a

08007240 <__cvt>:
 8007240:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007244:	ec55 4b10 	vmov	r4, r5, d0
 8007248:	2d00      	cmp	r5, #0
 800724a:	460e      	mov	r6, r1
 800724c:	4619      	mov	r1, r3
 800724e:	462b      	mov	r3, r5
 8007250:	bfbb      	ittet	lt
 8007252:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007256:	461d      	movlt	r5, r3
 8007258:	2300      	movge	r3, #0
 800725a:	232d      	movlt	r3, #45	; 0x2d
 800725c:	700b      	strb	r3, [r1, #0]
 800725e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007260:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007264:	4691      	mov	r9, r2
 8007266:	f023 0820 	bic.w	r8, r3, #32
 800726a:	bfbc      	itt	lt
 800726c:	4622      	movlt	r2, r4
 800726e:	4614      	movlt	r4, r2
 8007270:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007274:	d005      	beq.n	8007282 <__cvt+0x42>
 8007276:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800727a:	d100      	bne.n	800727e <__cvt+0x3e>
 800727c:	3601      	adds	r6, #1
 800727e:	2102      	movs	r1, #2
 8007280:	e000      	b.n	8007284 <__cvt+0x44>
 8007282:	2103      	movs	r1, #3
 8007284:	ab03      	add	r3, sp, #12
 8007286:	9301      	str	r3, [sp, #4]
 8007288:	ab02      	add	r3, sp, #8
 800728a:	9300      	str	r3, [sp, #0]
 800728c:	ec45 4b10 	vmov	d0, r4, r5
 8007290:	4653      	mov	r3, sl
 8007292:	4632      	mov	r2, r6
 8007294:	f000 ff64 	bl	8008160 <_dtoa_r>
 8007298:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800729c:	4607      	mov	r7, r0
 800729e:	d102      	bne.n	80072a6 <__cvt+0x66>
 80072a0:	f019 0f01 	tst.w	r9, #1
 80072a4:	d022      	beq.n	80072ec <__cvt+0xac>
 80072a6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80072aa:	eb07 0906 	add.w	r9, r7, r6
 80072ae:	d110      	bne.n	80072d2 <__cvt+0x92>
 80072b0:	783b      	ldrb	r3, [r7, #0]
 80072b2:	2b30      	cmp	r3, #48	; 0x30
 80072b4:	d10a      	bne.n	80072cc <__cvt+0x8c>
 80072b6:	2200      	movs	r2, #0
 80072b8:	2300      	movs	r3, #0
 80072ba:	4620      	mov	r0, r4
 80072bc:	4629      	mov	r1, r5
 80072be:	f7fa fb3b 	bl	8001938 <__aeabi_dcmpeq>
 80072c2:	b918      	cbnz	r0, 80072cc <__cvt+0x8c>
 80072c4:	f1c6 0601 	rsb	r6, r6, #1
 80072c8:	f8ca 6000 	str.w	r6, [sl]
 80072cc:	f8da 3000 	ldr.w	r3, [sl]
 80072d0:	4499      	add	r9, r3
 80072d2:	2200      	movs	r2, #0
 80072d4:	2300      	movs	r3, #0
 80072d6:	4620      	mov	r0, r4
 80072d8:	4629      	mov	r1, r5
 80072da:	f7fa fb2d 	bl	8001938 <__aeabi_dcmpeq>
 80072de:	b108      	cbz	r0, 80072e4 <__cvt+0xa4>
 80072e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80072e4:	2230      	movs	r2, #48	; 0x30
 80072e6:	9b03      	ldr	r3, [sp, #12]
 80072e8:	454b      	cmp	r3, r9
 80072ea:	d307      	bcc.n	80072fc <__cvt+0xbc>
 80072ec:	9b03      	ldr	r3, [sp, #12]
 80072ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80072f0:	1bdb      	subs	r3, r3, r7
 80072f2:	4638      	mov	r0, r7
 80072f4:	6013      	str	r3, [r2, #0]
 80072f6:	b004      	add	sp, #16
 80072f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072fc:	1c59      	adds	r1, r3, #1
 80072fe:	9103      	str	r1, [sp, #12]
 8007300:	701a      	strb	r2, [r3, #0]
 8007302:	e7f0      	b.n	80072e6 <__cvt+0xa6>

08007304 <__exponent>:
 8007304:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007306:	4603      	mov	r3, r0
 8007308:	2900      	cmp	r1, #0
 800730a:	bfb8      	it	lt
 800730c:	4249      	neglt	r1, r1
 800730e:	f803 2b02 	strb.w	r2, [r3], #2
 8007312:	bfb4      	ite	lt
 8007314:	222d      	movlt	r2, #45	; 0x2d
 8007316:	222b      	movge	r2, #43	; 0x2b
 8007318:	2909      	cmp	r1, #9
 800731a:	7042      	strb	r2, [r0, #1]
 800731c:	dd2a      	ble.n	8007374 <__exponent+0x70>
 800731e:	f10d 0407 	add.w	r4, sp, #7
 8007322:	46a4      	mov	ip, r4
 8007324:	270a      	movs	r7, #10
 8007326:	46a6      	mov	lr, r4
 8007328:	460a      	mov	r2, r1
 800732a:	fb91 f6f7 	sdiv	r6, r1, r7
 800732e:	fb07 1516 	mls	r5, r7, r6, r1
 8007332:	3530      	adds	r5, #48	; 0x30
 8007334:	2a63      	cmp	r2, #99	; 0x63
 8007336:	f104 34ff 	add.w	r4, r4, #4294967295
 800733a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800733e:	4631      	mov	r1, r6
 8007340:	dcf1      	bgt.n	8007326 <__exponent+0x22>
 8007342:	3130      	adds	r1, #48	; 0x30
 8007344:	f1ae 0502 	sub.w	r5, lr, #2
 8007348:	f804 1c01 	strb.w	r1, [r4, #-1]
 800734c:	1c44      	adds	r4, r0, #1
 800734e:	4629      	mov	r1, r5
 8007350:	4561      	cmp	r1, ip
 8007352:	d30a      	bcc.n	800736a <__exponent+0x66>
 8007354:	f10d 0209 	add.w	r2, sp, #9
 8007358:	eba2 020e 	sub.w	r2, r2, lr
 800735c:	4565      	cmp	r5, ip
 800735e:	bf88      	it	hi
 8007360:	2200      	movhi	r2, #0
 8007362:	4413      	add	r3, r2
 8007364:	1a18      	subs	r0, r3, r0
 8007366:	b003      	add	sp, #12
 8007368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800736a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800736e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007372:	e7ed      	b.n	8007350 <__exponent+0x4c>
 8007374:	2330      	movs	r3, #48	; 0x30
 8007376:	3130      	adds	r1, #48	; 0x30
 8007378:	7083      	strb	r3, [r0, #2]
 800737a:	70c1      	strb	r1, [r0, #3]
 800737c:	1d03      	adds	r3, r0, #4
 800737e:	e7f1      	b.n	8007364 <__exponent+0x60>

08007380 <_printf_float>:
 8007380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007384:	ed2d 8b02 	vpush	{d8}
 8007388:	b08d      	sub	sp, #52	; 0x34
 800738a:	460c      	mov	r4, r1
 800738c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007390:	4616      	mov	r6, r2
 8007392:	461f      	mov	r7, r3
 8007394:	4605      	mov	r5, r0
 8007396:	f001 fe87 	bl	80090a8 <_localeconv_r>
 800739a:	f8d0 a000 	ldr.w	sl, [r0]
 800739e:	4650      	mov	r0, sl
 80073a0:	f7f9 fe4e 	bl	8001040 <strlen>
 80073a4:	2300      	movs	r3, #0
 80073a6:	930a      	str	r3, [sp, #40]	; 0x28
 80073a8:	6823      	ldr	r3, [r4, #0]
 80073aa:	9305      	str	r3, [sp, #20]
 80073ac:	f8d8 3000 	ldr.w	r3, [r8]
 80073b0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80073b4:	3307      	adds	r3, #7
 80073b6:	f023 0307 	bic.w	r3, r3, #7
 80073ba:	f103 0208 	add.w	r2, r3, #8
 80073be:	f8c8 2000 	str.w	r2, [r8]
 80073c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073c6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80073ca:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80073ce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80073d2:	9307      	str	r3, [sp, #28]
 80073d4:	f8cd 8018 	str.w	r8, [sp, #24]
 80073d8:	ee08 0a10 	vmov	s16, r0
 80073dc:	4b9f      	ldr	r3, [pc, #636]	; (800765c <_printf_float+0x2dc>)
 80073de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80073e2:	f04f 32ff 	mov.w	r2, #4294967295
 80073e6:	f7fa fad9 	bl	800199c <__aeabi_dcmpun>
 80073ea:	bb88      	cbnz	r0, 8007450 <_printf_float+0xd0>
 80073ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80073f0:	4b9a      	ldr	r3, [pc, #616]	; (800765c <_printf_float+0x2dc>)
 80073f2:	f04f 32ff 	mov.w	r2, #4294967295
 80073f6:	f7fa fab3 	bl	8001960 <__aeabi_dcmple>
 80073fa:	bb48      	cbnz	r0, 8007450 <_printf_float+0xd0>
 80073fc:	2200      	movs	r2, #0
 80073fe:	2300      	movs	r3, #0
 8007400:	4640      	mov	r0, r8
 8007402:	4649      	mov	r1, r9
 8007404:	f7fa faa2 	bl	800194c <__aeabi_dcmplt>
 8007408:	b110      	cbz	r0, 8007410 <_printf_float+0x90>
 800740a:	232d      	movs	r3, #45	; 0x2d
 800740c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007410:	4b93      	ldr	r3, [pc, #588]	; (8007660 <_printf_float+0x2e0>)
 8007412:	4894      	ldr	r0, [pc, #592]	; (8007664 <_printf_float+0x2e4>)
 8007414:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007418:	bf94      	ite	ls
 800741a:	4698      	movls	r8, r3
 800741c:	4680      	movhi	r8, r0
 800741e:	2303      	movs	r3, #3
 8007420:	6123      	str	r3, [r4, #16]
 8007422:	9b05      	ldr	r3, [sp, #20]
 8007424:	f023 0204 	bic.w	r2, r3, #4
 8007428:	6022      	str	r2, [r4, #0]
 800742a:	f04f 0900 	mov.w	r9, #0
 800742e:	9700      	str	r7, [sp, #0]
 8007430:	4633      	mov	r3, r6
 8007432:	aa0b      	add	r2, sp, #44	; 0x2c
 8007434:	4621      	mov	r1, r4
 8007436:	4628      	mov	r0, r5
 8007438:	f000 f9d8 	bl	80077ec <_printf_common>
 800743c:	3001      	adds	r0, #1
 800743e:	f040 8090 	bne.w	8007562 <_printf_float+0x1e2>
 8007442:	f04f 30ff 	mov.w	r0, #4294967295
 8007446:	b00d      	add	sp, #52	; 0x34
 8007448:	ecbd 8b02 	vpop	{d8}
 800744c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007450:	4642      	mov	r2, r8
 8007452:	464b      	mov	r3, r9
 8007454:	4640      	mov	r0, r8
 8007456:	4649      	mov	r1, r9
 8007458:	f7fa faa0 	bl	800199c <__aeabi_dcmpun>
 800745c:	b140      	cbz	r0, 8007470 <_printf_float+0xf0>
 800745e:	464b      	mov	r3, r9
 8007460:	2b00      	cmp	r3, #0
 8007462:	bfbc      	itt	lt
 8007464:	232d      	movlt	r3, #45	; 0x2d
 8007466:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800746a:	487f      	ldr	r0, [pc, #508]	; (8007668 <_printf_float+0x2e8>)
 800746c:	4b7f      	ldr	r3, [pc, #508]	; (800766c <_printf_float+0x2ec>)
 800746e:	e7d1      	b.n	8007414 <_printf_float+0x94>
 8007470:	6863      	ldr	r3, [r4, #4]
 8007472:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007476:	9206      	str	r2, [sp, #24]
 8007478:	1c5a      	adds	r2, r3, #1
 800747a:	d13f      	bne.n	80074fc <_printf_float+0x17c>
 800747c:	2306      	movs	r3, #6
 800747e:	6063      	str	r3, [r4, #4]
 8007480:	9b05      	ldr	r3, [sp, #20]
 8007482:	6861      	ldr	r1, [r4, #4]
 8007484:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007488:	2300      	movs	r3, #0
 800748a:	9303      	str	r3, [sp, #12]
 800748c:	ab0a      	add	r3, sp, #40	; 0x28
 800748e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007492:	ab09      	add	r3, sp, #36	; 0x24
 8007494:	ec49 8b10 	vmov	d0, r8, r9
 8007498:	9300      	str	r3, [sp, #0]
 800749a:	6022      	str	r2, [r4, #0]
 800749c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80074a0:	4628      	mov	r0, r5
 80074a2:	f7ff fecd 	bl	8007240 <__cvt>
 80074a6:	9b06      	ldr	r3, [sp, #24]
 80074a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074aa:	2b47      	cmp	r3, #71	; 0x47
 80074ac:	4680      	mov	r8, r0
 80074ae:	d108      	bne.n	80074c2 <_printf_float+0x142>
 80074b0:	1cc8      	adds	r0, r1, #3
 80074b2:	db02      	blt.n	80074ba <_printf_float+0x13a>
 80074b4:	6863      	ldr	r3, [r4, #4]
 80074b6:	4299      	cmp	r1, r3
 80074b8:	dd41      	ble.n	800753e <_printf_float+0x1be>
 80074ba:	f1ab 0b02 	sub.w	fp, fp, #2
 80074be:	fa5f fb8b 	uxtb.w	fp, fp
 80074c2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80074c6:	d820      	bhi.n	800750a <_printf_float+0x18a>
 80074c8:	3901      	subs	r1, #1
 80074ca:	465a      	mov	r2, fp
 80074cc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80074d0:	9109      	str	r1, [sp, #36]	; 0x24
 80074d2:	f7ff ff17 	bl	8007304 <__exponent>
 80074d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074d8:	1813      	adds	r3, r2, r0
 80074da:	2a01      	cmp	r2, #1
 80074dc:	4681      	mov	r9, r0
 80074de:	6123      	str	r3, [r4, #16]
 80074e0:	dc02      	bgt.n	80074e8 <_printf_float+0x168>
 80074e2:	6822      	ldr	r2, [r4, #0]
 80074e4:	07d2      	lsls	r2, r2, #31
 80074e6:	d501      	bpl.n	80074ec <_printf_float+0x16c>
 80074e8:	3301      	adds	r3, #1
 80074ea:	6123      	str	r3, [r4, #16]
 80074ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d09c      	beq.n	800742e <_printf_float+0xae>
 80074f4:	232d      	movs	r3, #45	; 0x2d
 80074f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074fa:	e798      	b.n	800742e <_printf_float+0xae>
 80074fc:	9a06      	ldr	r2, [sp, #24]
 80074fe:	2a47      	cmp	r2, #71	; 0x47
 8007500:	d1be      	bne.n	8007480 <_printf_float+0x100>
 8007502:	2b00      	cmp	r3, #0
 8007504:	d1bc      	bne.n	8007480 <_printf_float+0x100>
 8007506:	2301      	movs	r3, #1
 8007508:	e7b9      	b.n	800747e <_printf_float+0xfe>
 800750a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800750e:	d118      	bne.n	8007542 <_printf_float+0x1c2>
 8007510:	2900      	cmp	r1, #0
 8007512:	6863      	ldr	r3, [r4, #4]
 8007514:	dd0b      	ble.n	800752e <_printf_float+0x1ae>
 8007516:	6121      	str	r1, [r4, #16]
 8007518:	b913      	cbnz	r3, 8007520 <_printf_float+0x1a0>
 800751a:	6822      	ldr	r2, [r4, #0]
 800751c:	07d0      	lsls	r0, r2, #31
 800751e:	d502      	bpl.n	8007526 <_printf_float+0x1a6>
 8007520:	3301      	adds	r3, #1
 8007522:	440b      	add	r3, r1
 8007524:	6123      	str	r3, [r4, #16]
 8007526:	65a1      	str	r1, [r4, #88]	; 0x58
 8007528:	f04f 0900 	mov.w	r9, #0
 800752c:	e7de      	b.n	80074ec <_printf_float+0x16c>
 800752e:	b913      	cbnz	r3, 8007536 <_printf_float+0x1b6>
 8007530:	6822      	ldr	r2, [r4, #0]
 8007532:	07d2      	lsls	r2, r2, #31
 8007534:	d501      	bpl.n	800753a <_printf_float+0x1ba>
 8007536:	3302      	adds	r3, #2
 8007538:	e7f4      	b.n	8007524 <_printf_float+0x1a4>
 800753a:	2301      	movs	r3, #1
 800753c:	e7f2      	b.n	8007524 <_printf_float+0x1a4>
 800753e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007542:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007544:	4299      	cmp	r1, r3
 8007546:	db05      	blt.n	8007554 <_printf_float+0x1d4>
 8007548:	6823      	ldr	r3, [r4, #0]
 800754a:	6121      	str	r1, [r4, #16]
 800754c:	07d8      	lsls	r0, r3, #31
 800754e:	d5ea      	bpl.n	8007526 <_printf_float+0x1a6>
 8007550:	1c4b      	adds	r3, r1, #1
 8007552:	e7e7      	b.n	8007524 <_printf_float+0x1a4>
 8007554:	2900      	cmp	r1, #0
 8007556:	bfd4      	ite	le
 8007558:	f1c1 0202 	rsble	r2, r1, #2
 800755c:	2201      	movgt	r2, #1
 800755e:	4413      	add	r3, r2
 8007560:	e7e0      	b.n	8007524 <_printf_float+0x1a4>
 8007562:	6823      	ldr	r3, [r4, #0]
 8007564:	055a      	lsls	r2, r3, #21
 8007566:	d407      	bmi.n	8007578 <_printf_float+0x1f8>
 8007568:	6923      	ldr	r3, [r4, #16]
 800756a:	4642      	mov	r2, r8
 800756c:	4631      	mov	r1, r6
 800756e:	4628      	mov	r0, r5
 8007570:	47b8      	blx	r7
 8007572:	3001      	adds	r0, #1
 8007574:	d12c      	bne.n	80075d0 <_printf_float+0x250>
 8007576:	e764      	b.n	8007442 <_printf_float+0xc2>
 8007578:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800757c:	f240 80e0 	bls.w	8007740 <_printf_float+0x3c0>
 8007580:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007584:	2200      	movs	r2, #0
 8007586:	2300      	movs	r3, #0
 8007588:	f7fa f9d6 	bl	8001938 <__aeabi_dcmpeq>
 800758c:	2800      	cmp	r0, #0
 800758e:	d034      	beq.n	80075fa <_printf_float+0x27a>
 8007590:	4a37      	ldr	r2, [pc, #220]	; (8007670 <_printf_float+0x2f0>)
 8007592:	2301      	movs	r3, #1
 8007594:	4631      	mov	r1, r6
 8007596:	4628      	mov	r0, r5
 8007598:	47b8      	blx	r7
 800759a:	3001      	adds	r0, #1
 800759c:	f43f af51 	beq.w	8007442 <_printf_float+0xc2>
 80075a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80075a4:	429a      	cmp	r2, r3
 80075a6:	db02      	blt.n	80075ae <_printf_float+0x22e>
 80075a8:	6823      	ldr	r3, [r4, #0]
 80075aa:	07d8      	lsls	r0, r3, #31
 80075ac:	d510      	bpl.n	80075d0 <_printf_float+0x250>
 80075ae:	ee18 3a10 	vmov	r3, s16
 80075b2:	4652      	mov	r2, sl
 80075b4:	4631      	mov	r1, r6
 80075b6:	4628      	mov	r0, r5
 80075b8:	47b8      	blx	r7
 80075ba:	3001      	adds	r0, #1
 80075bc:	f43f af41 	beq.w	8007442 <_printf_float+0xc2>
 80075c0:	f04f 0800 	mov.w	r8, #0
 80075c4:	f104 091a 	add.w	r9, r4, #26
 80075c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075ca:	3b01      	subs	r3, #1
 80075cc:	4543      	cmp	r3, r8
 80075ce:	dc09      	bgt.n	80075e4 <_printf_float+0x264>
 80075d0:	6823      	ldr	r3, [r4, #0]
 80075d2:	079b      	lsls	r3, r3, #30
 80075d4:	f100 8105 	bmi.w	80077e2 <_printf_float+0x462>
 80075d8:	68e0      	ldr	r0, [r4, #12]
 80075da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075dc:	4298      	cmp	r0, r3
 80075de:	bfb8      	it	lt
 80075e0:	4618      	movlt	r0, r3
 80075e2:	e730      	b.n	8007446 <_printf_float+0xc6>
 80075e4:	2301      	movs	r3, #1
 80075e6:	464a      	mov	r2, r9
 80075e8:	4631      	mov	r1, r6
 80075ea:	4628      	mov	r0, r5
 80075ec:	47b8      	blx	r7
 80075ee:	3001      	adds	r0, #1
 80075f0:	f43f af27 	beq.w	8007442 <_printf_float+0xc2>
 80075f4:	f108 0801 	add.w	r8, r8, #1
 80075f8:	e7e6      	b.n	80075c8 <_printf_float+0x248>
 80075fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	dc39      	bgt.n	8007674 <_printf_float+0x2f4>
 8007600:	4a1b      	ldr	r2, [pc, #108]	; (8007670 <_printf_float+0x2f0>)
 8007602:	2301      	movs	r3, #1
 8007604:	4631      	mov	r1, r6
 8007606:	4628      	mov	r0, r5
 8007608:	47b8      	blx	r7
 800760a:	3001      	adds	r0, #1
 800760c:	f43f af19 	beq.w	8007442 <_printf_float+0xc2>
 8007610:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007614:	4313      	orrs	r3, r2
 8007616:	d102      	bne.n	800761e <_printf_float+0x29e>
 8007618:	6823      	ldr	r3, [r4, #0]
 800761a:	07d9      	lsls	r1, r3, #31
 800761c:	d5d8      	bpl.n	80075d0 <_printf_float+0x250>
 800761e:	ee18 3a10 	vmov	r3, s16
 8007622:	4652      	mov	r2, sl
 8007624:	4631      	mov	r1, r6
 8007626:	4628      	mov	r0, r5
 8007628:	47b8      	blx	r7
 800762a:	3001      	adds	r0, #1
 800762c:	f43f af09 	beq.w	8007442 <_printf_float+0xc2>
 8007630:	f04f 0900 	mov.w	r9, #0
 8007634:	f104 0a1a 	add.w	sl, r4, #26
 8007638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800763a:	425b      	negs	r3, r3
 800763c:	454b      	cmp	r3, r9
 800763e:	dc01      	bgt.n	8007644 <_printf_float+0x2c4>
 8007640:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007642:	e792      	b.n	800756a <_printf_float+0x1ea>
 8007644:	2301      	movs	r3, #1
 8007646:	4652      	mov	r2, sl
 8007648:	4631      	mov	r1, r6
 800764a:	4628      	mov	r0, r5
 800764c:	47b8      	blx	r7
 800764e:	3001      	adds	r0, #1
 8007650:	f43f aef7 	beq.w	8007442 <_printf_float+0xc2>
 8007654:	f109 0901 	add.w	r9, r9, #1
 8007658:	e7ee      	b.n	8007638 <_printf_float+0x2b8>
 800765a:	bf00      	nop
 800765c:	7fefffff 	.word	0x7fefffff
 8007660:	0800b175 	.word	0x0800b175
 8007664:	0800b179 	.word	0x0800b179
 8007668:	0800b181 	.word	0x0800b181
 800766c:	0800b17d 	.word	0x0800b17d
 8007670:	0800b185 	.word	0x0800b185
 8007674:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007676:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007678:	429a      	cmp	r2, r3
 800767a:	bfa8      	it	ge
 800767c:	461a      	movge	r2, r3
 800767e:	2a00      	cmp	r2, #0
 8007680:	4691      	mov	r9, r2
 8007682:	dc37      	bgt.n	80076f4 <_printf_float+0x374>
 8007684:	f04f 0b00 	mov.w	fp, #0
 8007688:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800768c:	f104 021a 	add.w	r2, r4, #26
 8007690:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007692:	9305      	str	r3, [sp, #20]
 8007694:	eba3 0309 	sub.w	r3, r3, r9
 8007698:	455b      	cmp	r3, fp
 800769a:	dc33      	bgt.n	8007704 <_printf_float+0x384>
 800769c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80076a0:	429a      	cmp	r2, r3
 80076a2:	db3b      	blt.n	800771c <_printf_float+0x39c>
 80076a4:	6823      	ldr	r3, [r4, #0]
 80076a6:	07da      	lsls	r2, r3, #31
 80076a8:	d438      	bmi.n	800771c <_printf_float+0x39c>
 80076aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80076ac:	9b05      	ldr	r3, [sp, #20]
 80076ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076b0:	1ad3      	subs	r3, r2, r3
 80076b2:	eba2 0901 	sub.w	r9, r2, r1
 80076b6:	4599      	cmp	r9, r3
 80076b8:	bfa8      	it	ge
 80076ba:	4699      	movge	r9, r3
 80076bc:	f1b9 0f00 	cmp.w	r9, #0
 80076c0:	dc35      	bgt.n	800772e <_printf_float+0x3ae>
 80076c2:	f04f 0800 	mov.w	r8, #0
 80076c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80076ca:	f104 0a1a 	add.w	sl, r4, #26
 80076ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80076d2:	1a9b      	subs	r3, r3, r2
 80076d4:	eba3 0309 	sub.w	r3, r3, r9
 80076d8:	4543      	cmp	r3, r8
 80076da:	f77f af79 	ble.w	80075d0 <_printf_float+0x250>
 80076de:	2301      	movs	r3, #1
 80076e0:	4652      	mov	r2, sl
 80076e2:	4631      	mov	r1, r6
 80076e4:	4628      	mov	r0, r5
 80076e6:	47b8      	blx	r7
 80076e8:	3001      	adds	r0, #1
 80076ea:	f43f aeaa 	beq.w	8007442 <_printf_float+0xc2>
 80076ee:	f108 0801 	add.w	r8, r8, #1
 80076f2:	e7ec      	b.n	80076ce <_printf_float+0x34e>
 80076f4:	4613      	mov	r3, r2
 80076f6:	4631      	mov	r1, r6
 80076f8:	4642      	mov	r2, r8
 80076fa:	4628      	mov	r0, r5
 80076fc:	47b8      	blx	r7
 80076fe:	3001      	adds	r0, #1
 8007700:	d1c0      	bne.n	8007684 <_printf_float+0x304>
 8007702:	e69e      	b.n	8007442 <_printf_float+0xc2>
 8007704:	2301      	movs	r3, #1
 8007706:	4631      	mov	r1, r6
 8007708:	4628      	mov	r0, r5
 800770a:	9205      	str	r2, [sp, #20]
 800770c:	47b8      	blx	r7
 800770e:	3001      	adds	r0, #1
 8007710:	f43f ae97 	beq.w	8007442 <_printf_float+0xc2>
 8007714:	9a05      	ldr	r2, [sp, #20]
 8007716:	f10b 0b01 	add.w	fp, fp, #1
 800771a:	e7b9      	b.n	8007690 <_printf_float+0x310>
 800771c:	ee18 3a10 	vmov	r3, s16
 8007720:	4652      	mov	r2, sl
 8007722:	4631      	mov	r1, r6
 8007724:	4628      	mov	r0, r5
 8007726:	47b8      	blx	r7
 8007728:	3001      	adds	r0, #1
 800772a:	d1be      	bne.n	80076aa <_printf_float+0x32a>
 800772c:	e689      	b.n	8007442 <_printf_float+0xc2>
 800772e:	9a05      	ldr	r2, [sp, #20]
 8007730:	464b      	mov	r3, r9
 8007732:	4442      	add	r2, r8
 8007734:	4631      	mov	r1, r6
 8007736:	4628      	mov	r0, r5
 8007738:	47b8      	blx	r7
 800773a:	3001      	adds	r0, #1
 800773c:	d1c1      	bne.n	80076c2 <_printf_float+0x342>
 800773e:	e680      	b.n	8007442 <_printf_float+0xc2>
 8007740:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007742:	2a01      	cmp	r2, #1
 8007744:	dc01      	bgt.n	800774a <_printf_float+0x3ca>
 8007746:	07db      	lsls	r3, r3, #31
 8007748:	d538      	bpl.n	80077bc <_printf_float+0x43c>
 800774a:	2301      	movs	r3, #1
 800774c:	4642      	mov	r2, r8
 800774e:	4631      	mov	r1, r6
 8007750:	4628      	mov	r0, r5
 8007752:	47b8      	blx	r7
 8007754:	3001      	adds	r0, #1
 8007756:	f43f ae74 	beq.w	8007442 <_printf_float+0xc2>
 800775a:	ee18 3a10 	vmov	r3, s16
 800775e:	4652      	mov	r2, sl
 8007760:	4631      	mov	r1, r6
 8007762:	4628      	mov	r0, r5
 8007764:	47b8      	blx	r7
 8007766:	3001      	adds	r0, #1
 8007768:	f43f ae6b 	beq.w	8007442 <_printf_float+0xc2>
 800776c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007770:	2200      	movs	r2, #0
 8007772:	2300      	movs	r3, #0
 8007774:	f7fa f8e0 	bl	8001938 <__aeabi_dcmpeq>
 8007778:	b9d8      	cbnz	r0, 80077b2 <_printf_float+0x432>
 800777a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800777c:	f108 0201 	add.w	r2, r8, #1
 8007780:	3b01      	subs	r3, #1
 8007782:	4631      	mov	r1, r6
 8007784:	4628      	mov	r0, r5
 8007786:	47b8      	blx	r7
 8007788:	3001      	adds	r0, #1
 800778a:	d10e      	bne.n	80077aa <_printf_float+0x42a>
 800778c:	e659      	b.n	8007442 <_printf_float+0xc2>
 800778e:	2301      	movs	r3, #1
 8007790:	4652      	mov	r2, sl
 8007792:	4631      	mov	r1, r6
 8007794:	4628      	mov	r0, r5
 8007796:	47b8      	blx	r7
 8007798:	3001      	adds	r0, #1
 800779a:	f43f ae52 	beq.w	8007442 <_printf_float+0xc2>
 800779e:	f108 0801 	add.w	r8, r8, #1
 80077a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077a4:	3b01      	subs	r3, #1
 80077a6:	4543      	cmp	r3, r8
 80077a8:	dcf1      	bgt.n	800778e <_printf_float+0x40e>
 80077aa:	464b      	mov	r3, r9
 80077ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80077b0:	e6dc      	b.n	800756c <_printf_float+0x1ec>
 80077b2:	f04f 0800 	mov.w	r8, #0
 80077b6:	f104 0a1a 	add.w	sl, r4, #26
 80077ba:	e7f2      	b.n	80077a2 <_printf_float+0x422>
 80077bc:	2301      	movs	r3, #1
 80077be:	4642      	mov	r2, r8
 80077c0:	e7df      	b.n	8007782 <_printf_float+0x402>
 80077c2:	2301      	movs	r3, #1
 80077c4:	464a      	mov	r2, r9
 80077c6:	4631      	mov	r1, r6
 80077c8:	4628      	mov	r0, r5
 80077ca:	47b8      	blx	r7
 80077cc:	3001      	adds	r0, #1
 80077ce:	f43f ae38 	beq.w	8007442 <_printf_float+0xc2>
 80077d2:	f108 0801 	add.w	r8, r8, #1
 80077d6:	68e3      	ldr	r3, [r4, #12]
 80077d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80077da:	1a5b      	subs	r3, r3, r1
 80077dc:	4543      	cmp	r3, r8
 80077de:	dcf0      	bgt.n	80077c2 <_printf_float+0x442>
 80077e0:	e6fa      	b.n	80075d8 <_printf_float+0x258>
 80077e2:	f04f 0800 	mov.w	r8, #0
 80077e6:	f104 0919 	add.w	r9, r4, #25
 80077ea:	e7f4      	b.n	80077d6 <_printf_float+0x456>

080077ec <_printf_common>:
 80077ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077f0:	4616      	mov	r6, r2
 80077f2:	4699      	mov	r9, r3
 80077f4:	688a      	ldr	r2, [r1, #8]
 80077f6:	690b      	ldr	r3, [r1, #16]
 80077f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80077fc:	4293      	cmp	r3, r2
 80077fe:	bfb8      	it	lt
 8007800:	4613      	movlt	r3, r2
 8007802:	6033      	str	r3, [r6, #0]
 8007804:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007808:	4607      	mov	r7, r0
 800780a:	460c      	mov	r4, r1
 800780c:	b10a      	cbz	r2, 8007812 <_printf_common+0x26>
 800780e:	3301      	adds	r3, #1
 8007810:	6033      	str	r3, [r6, #0]
 8007812:	6823      	ldr	r3, [r4, #0]
 8007814:	0699      	lsls	r1, r3, #26
 8007816:	bf42      	ittt	mi
 8007818:	6833      	ldrmi	r3, [r6, #0]
 800781a:	3302      	addmi	r3, #2
 800781c:	6033      	strmi	r3, [r6, #0]
 800781e:	6825      	ldr	r5, [r4, #0]
 8007820:	f015 0506 	ands.w	r5, r5, #6
 8007824:	d106      	bne.n	8007834 <_printf_common+0x48>
 8007826:	f104 0a19 	add.w	sl, r4, #25
 800782a:	68e3      	ldr	r3, [r4, #12]
 800782c:	6832      	ldr	r2, [r6, #0]
 800782e:	1a9b      	subs	r3, r3, r2
 8007830:	42ab      	cmp	r3, r5
 8007832:	dc26      	bgt.n	8007882 <_printf_common+0x96>
 8007834:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007838:	1e13      	subs	r3, r2, #0
 800783a:	6822      	ldr	r2, [r4, #0]
 800783c:	bf18      	it	ne
 800783e:	2301      	movne	r3, #1
 8007840:	0692      	lsls	r2, r2, #26
 8007842:	d42b      	bmi.n	800789c <_printf_common+0xb0>
 8007844:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007848:	4649      	mov	r1, r9
 800784a:	4638      	mov	r0, r7
 800784c:	47c0      	blx	r8
 800784e:	3001      	adds	r0, #1
 8007850:	d01e      	beq.n	8007890 <_printf_common+0xa4>
 8007852:	6823      	ldr	r3, [r4, #0]
 8007854:	68e5      	ldr	r5, [r4, #12]
 8007856:	6832      	ldr	r2, [r6, #0]
 8007858:	f003 0306 	and.w	r3, r3, #6
 800785c:	2b04      	cmp	r3, #4
 800785e:	bf08      	it	eq
 8007860:	1aad      	subeq	r5, r5, r2
 8007862:	68a3      	ldr	r3, [r4, #8]
 8007864:	6922      	ldr	r2, [r4, #16]
 8007866:	bf0c      	ite	eq
 8007868:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800786c:	2500      	movne	r5, #0
 800786e:	4293      	cmp	r3, r2
 8007870:	bfc4      	itt	gt
 8007872:	1a9b      	subgt	r3, r3, r2
 8007874:	18ed      	addgt	r5, r5, r3
 8007876:	2600      	movs	r6, #0
 8007878:	341a      	adds	r4, #26
 800787a:	42b5      	cmp	r5, r6
 800787c:	d11a      	bne.n	80078b4 <_printf_common+0xc8>
 800787e:	2000      	movs	r0, #0
 8007880:	e008      	b.n	8007894 <_printf_common+0xa8>
 8007882:	2301      	movs	r3, #1
 8007884:	4652      	mov	r2, sl
 8007886:	4649      	mov	r1, r9
 8007888:	4638      	mov	r0, r7
 800788a:	47c0      	blx	r8
 800788c:	3001      	adds	r0, #1
 800788e:	d103      	bne.n	8007898 <_printf_common+0xac>
 8007890:	f04f 30ff 	mov.w	r0, #4294967295
 8007894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007898:	3501      	adds	r5, #1
 800789a:	e7c6      	b.n	800782a <_printf_common+0x3e>
 800789c:	18e1      	adds	r1, r4, r3
 800789e:	1c5a      	adds	r2, r3, #1
 80078a0:	2030      	movs	r0, #48	; 0x30
 80078a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80078a6:	4422      	add	r2, r4
 80078a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80078ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80078b0:	3302      	adds	r3, #2
 80078b2:	e7c7      	b.n	8007844 <_printf_common+0x58>
 80078b4:	2301      	movs	r3, #1
 80078b6:	4622      	mov	r2, r4
 80078b8:	4649      	mov	r1, r9
 80078ba:	4638      	mov	r0, r7
 80078bc:	47c0      	blx	r8
 80078be:	3001      	adds	r0, #1
 80078c0:	d0e6      	beq.n	8007890 <_printf_common+0xa4>
 80078c2:	3601      	adds	r6, #1
 80078c4:	e7d9      	b.n	800787a <_printf_common+0x8e>
	...

080078c8 <_printf_i>:
 80078c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80078cc:	460c      	mov	r4, r1
 80078ce:	4691      	mov	r9, r2
 80078d0:	7e27      	ldrb	r7, [r4, #24]
 80078d2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80078d4:	2f78      	cmp	r7, #120	; 0x78
 80078d6:	4680      	mov	r8, r0
 80078d8:	469a      	mov	sl, r3
 80078da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80078de:	d807      	bhi.n	80078f0 <_printf_i+0x28>
 80078e0:	2f62      	cmp	r7, #98	; 0x62
 80078e2:	d80a      	bhi.n	80078fa <_printf_i+0x32>
 80078e4:	2f00      	cmp	r7, #0
 80078e6:	f000 80d8 	beq.w	8007a9a <_printf_i+0x1d2>
 80078ea:	2f58      	cmp	r7, #88	; 0x58
 80078ec:	f000 80a3 	beq.w	8007a36 <_printf_i+0x16e>
 80078f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80078f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80078f8:	e03a      	b.n	8007970 <_printf_i+0xa8>
 80078fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80078fe:	2b15      	cmp	r3, #21
 8007900:	d8f6      	bhi.n	80078f0 <_printf_i+0x28>
 8007902:	a001      	add	r0, pc, #4	; (adr r0, 8007908 <_printf_i+0x40>)
 8007904:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007908:	08007961 	.word	0x08007961
 800790c:	08007975 	.word	0x08007975
 8007910:	080078f1 	.word	0x080078f1
 8007914:	080078f1 	.word	0x080078f1
 8007918:	080078f1 	.word	0x080078f1
 800791c:	080078f1 	.word	0x080078f1
 8007920:	08007975 	.word	0x08007975
 8007924:	080078f1 	.word	0x080078f1
 8007928:	080078f1 	.word	0x080078f1
 800792c:	080078f1 	.word	0x080078f1
 8007930:	080078f1 	.word	0x080078f1
 8007934:	08007a81 	.word	0x08007a81
 8007938:	080079a5 	.word	0x080079a5
 800793c:	08007a63 	.word	0x08007a63
 8007940:	080078f1 	.word	0x080078f1
 8007944:	080078f1 	.word	0x080078f1
 8007948:	08007aa3 	.word	0x08007aa3
 800794c:	080078f1 	.word	0x080078f1
 8007950:	080079a5 	.word	0x080079a5
 8007954:	080078f1 	.word	0x080078f1
 8007958:	080078f1 	.word	0x080078f1
 800795c:	08007a6b 	.word	0x08007a6b
 8007960:	680b      	ldr	r3, [r1, #0]
 8007962:	1d1a      	adds	r2, r3, #4
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	600a      	str	r2, [r1, #0]
 8007968:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800796c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007970:	2301      	movs	r3, #1
 8007972:	e0a3      	b.n	8007abc <_printf_i+0x1f4>
 8007974:	6825      	ldr	r5, [r4, #0]
 8007976:	6808      	ldr	r0, [r1, #0]
 8007978:	062e      	lsls	r6, r5, #24
 800797a:	f100 0304 	add.w	r3, r0, #4
 800797e:	d50a      	bpl.n	8007996 <_printf_i+0xce>
 8007980:	6805      	ldr	r5, [r0, #0]
 8007982:	600b      	str	r3, [r1, #0]
 8007984:	2d00      	cmp	r5, #0
 8007986:	da03      	bge.n	8007990 <_printf_i+0xc8>
 8007988:	232d      	movs	r3, #45	; 0x2d
 800798a:	426d      	negs	r5, r5
 800798c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007990:	485e      	ldr	r0, [pc, #376]	; (8007b0c <_printf_i+0x244>)
 8007992:	230a      	movs	r3, #10
 8007994:	e019      	b.n	80079ca <_printf_i+0x102>
 8007996:	f015 0f40 	tst.w	r5, #64	; 0x40
 800799a:	6805      	ldr	r5, [r0, #0]
 800799c:	600b      	str	r3, [r1, #0]
 800799e:	bf18      	it	ne
 80079a0:	b22d      	sxthne	r5, r5
 80079a2:	e7ef      	b.n	8007984 <_printf_i+0xbc>
 80079a4:	680b      	ldr	r3, [r1, #0]
 80079a6:	6825      	ldr	r5, [r4, #0]
 80079a8:	1d18      	adds	r0, r3, #4
 80079aa:	6008      	str	r0, [r1, #0]
 80079ac:	0628      	lsls	r0, r5, #24
 80079ae:	d501      	bpl.n	80079b4 <_printf_i+0xec>
 80079b0:	681d      	ldr	r5, [r3, #0]
 80079b2:	e002      	b.n	80079ba <_printf_i+0xf2>
 80079b4:	0669      	lsls	r1, r5, #25
 80079b6:	d5fb      	bpl.n	80079b0 <_printf_i+0xe8>
 80079b8:	881d      	ldrh	r5, [r3, #0]
 80079ba:	4854      	ldr	r0, [pc, #336]	; (8007b0c <_printf_i+0x244>)
 80079bc:	2f6f      	cmp	r7, #111	; 0x6f
 80079be:	bf0c      	ite	eq
 80079c0:	2308      	moveq	r3, #8
 80079c2:	230a      	movne	r3, #10
 80079c4:	2100      	movs	r1, #0
 80079c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80079ca:	6866      	ldr	r6, [r4, #4]
 80079cc:	60a6      	str	r6, [r4, #8]
 80079ce:	2e00      	cmp	r6, #0
 80079d0:	bfa2      	ittt	ge
 80079d2:	6821      	ldrge	r1, [r4, #0]
 80079d4:	f021 0104 	bicge.w	r1, r1, #4
 80079d8:	6021      	strge	r1, [r4, #0]
 80079da:	b90d      	cbnz	r5, 80079e0 <_printf_i+0x118>
 80079dc:	2e00      	cmp	r6, #0
 80079de:	d04d      	beq.n	8007a7c <_printf_i+0x1b4>
 80079e0:	4616      	mov	r6, r2
 80079e2:	fbb5 f1f3 	udiv	r1, r5, r3
 80079e6:	fb03 5711 	mls	r7, r3, r1, r5
 80079ea:	5dc7      	ldrb	r7, [r0, r7]
 80079ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80079f0:	462f      	mov	r7, r5
 80079f2:	42bb      	cmp	r3, r7
 80079f4:	460d      	mov	r5, r1
 80079f6:	d9f4      	bls.n	80079e2 <_printf_i+0x11a>
 80079f8:	2b08      	cmp	r3, #8
 80079fa:	d10b      	bne.n	8007a14 <_printf_i+0x14c>
 80079fc:	6823      	ldr	r3, [r4, #0]
 80079fe:	07df      	lsls	r7, r3, #31
 8007a00:	d508      	bpl.n	8007a14 <_printf_i+0x14c>
 8007a02:	6923      	ldr	r3, [r4, #16]
 8007a04:	6861      	ldr	r1, [r4, #4]
 8007a06:	4299      	cmp	r1, r3
 8007a08:	bfde      	ittt	le
 8007a0a:	2330      	movle	r3, #48	; 0x30
 8007a0c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007a10:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007a14:	1b92      	subs	r2, r2, r6
 8007a16:	6122      	str	r2, [r4, #16]
 8007a18:	f8cd a000 	str.w	sl, [sp]
 8007a1c:	464b      	mov	r3, r9
 8007a1e:	aa03      	add	r2, sp, #12
 8007a20:	4621      	mov	r1, r4
 8007a22:	4640      	mov	r0, r8
 8007a24:	f7ff fee2 	bl	80077ec <_printf_common>
 8007a28:	3001      	adds	r0, #1
 8007a2a:	d14c      	bne.n	8007ac6 <_printf_i+0x1fe>
 8007a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a30:	b004      	add	sp, #16
 8007a32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a36:	4835      	ldr	r0, [pc, #212]	; (8007b0c <_printf_i+0x244>)
 8007a38:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007a3c:	6823      	ldr	r3, [r4, #0]
 8007a3e:	680e      	ldr	r6, [r1, #0]
 8007a40:	061f      	lsls	r7, r3, #24
 8007a42:	f856 5b04 	ldr.w	r5, [r6], #4
 8007a46:	600e      	str	r6, [r1, #0]
 8007a48:	d514      	bpl.n	8007a74 <_printf_i+0x1ac>
 8007a4a:	07d9      	lsls	r1, r3, #31
 8007a4c:	bf44      	itt	mi
 8007a4e:	f043 0320 	orrmi.w	r3, r3, #32
 8007a52:	6023      	strmi	r3, [r4, #0]
 8007a54:	b91d      	cbnz	r5, 8007a5e <_printf_i+0x196>
 8007a56:	6823      	ldr	r3, [r4, #0]
 8007a58:	f023 0320 	bic.w	r3, r3, #32
 8007a5c:	6023      	str	r3, [r4, #0]
 8007a5e:	2310      	movs	r3, #16
 8007a60:	e7b0      	b.n	80079c4 <_printf_i+0xfc>
 8007a62:	6823      	ldr	r3, [r4, #0]
 8007a64:	f043 0320 	orr.w	r3, r3, #32
 8007a68:	6023      	str	r3, [r4, #0]
 8007a6a:	2378      	movs	r3, #120	; 0x78
 8007a6c:	4828      	ldr	r0, [pc, #160]	; (8007b10 <_printf_i+0x248>)
 8007a6e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007a72:	e7e3      	b.n	8007a3c <_printf_i+0x174>
 8007a74:	065e      	lsls	r6, r3, #25
 8007a76:	bf48      	it	mi
 8007a78:	b2ad      	uxthmi	r5, r5
 8007a7a:	e7e6      	b.n	8007a4a <_printf_i+0x182>
 8007a7c:	4616      	mov	r6, r2
 8007a7e:	e7bb      	b.n	80079f8 <_printf_i+0x130>
 8007a80:	680b      	ldr	r3, [r1, #0]
 8007a82:	6826      	ldr	r6, [r4, #0]
 8007a84:	6960      	ldr	r0, [r4, #20]
 8007a86:	1d1d      	adds	r5, r3, #4
 8007a88:	600d      	str	r5, [r1, #0]
 8007a8a:	0635      	lsls	r5, r6, #24
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	d501      	bpl.n	8007a94 <_printf_i+0x1cc>
 8007a90:	6018      	str	r0, [r3, #0]
 8007a92:	e002      	b.n	8007a9a <_printf_i+0x1d2>
 8007a94:	0671      	lsls	r1, r6, #25
 8007a96:	d5fb      	bpl.n	8007a90 <_printf_i+0x1c8>
 8007a98:	8018      	strh	r0, [r3, #0]
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	6123      	str	r3, [r4, #16]
 8007a9e:	4616      	mov	r6, r2
 8007aa0:	e7ba      	b.n	8007a18 <_printf_i+0x150>
 8007aa2:	680b      	ldr	r3, [r1, #0]
 8007aa4:	1d1a      	adds	r2, r3, #4
 8007aa6:	600a      	str	r2, [r1, #0]
 8007aa8:	681e      	ldr	r6, [r3, #0]
 8007aaa:	6862      	ldr	r2, [r4, #4]
 8007aac:	2100      	movs	r1, #0
 8007aae:	4630      	mov	r0, r6
 8007ab0:	f7f9 face 	bl	8001050 <memchr>
 8007ab4:	b108      	cbz	r0, 8007aba <_printf_i+0x1f2>
 8007ab6:	1b80      	subs	r0, r0, r6
 8007ab8:	6060      	str	r0, [r4, #4]
 8007aba:	6863      	ldr	r3, [r4, #4]
 8007abc:	6123      	str	r3, [r4, #16]
 8007abe:	2300      	movs	r3, #0
 8007ac0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ac4:	e7a8      	b.n	8007a18 <_printf_i+0x150>
 8007ac6:	6923      	ldr	r3, [r4, #16]
 8007ac8:	4632      	mov	r2, r6
 8007aca:	4649      	mov	r1, r9
 8007acc:	4640      	mov	r0, r8
 8007ace:	47d0      	blx	sl
 8007ad0:	3001      	adds	r0, #1
 8007ad2:	d0ab      	beq.n	8007a2c <_printf_i+0x164>
 8007ad4:	6823      	ldr	r3, [r4, #0]
 8007ad6:	079b      	lsls	r3, r3, #30
 8007ad8:	d413      	bmi.n	8007b02 <_printf_i+0x23a>
 8007ada:	68e0      	ldr	r0, [r4, #12]
 8007adc:	9b03      	ldr	r3, [sp, #12]
 8007ade:	4298      	cmp	r0, r3
 8007ae0:	bfb8      	it	lt
 8007ae2:	4618      	movlt	r0, r3
 8007ae4:	e7a4      	b.n	8007a30 <_printf_i+0x168>
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	4632      	mov	r2, r6
 8007aea:	4649      	mov	r1, r9
 8007aec:	4640      	mov	r0, r8
 8007aee:	47d0      	blx	sl
 8007af0:	3001      	adds	r0, #1
 8007af2:	d09b      	beq.n	8007a2c <_printf_i+0x164>
 8007af4:	3501      	adds	r5, #1
 8007af6:	68e3      	ldr	r3, [r4, #12]
 8007af8:	9903      	ldr	r1, [sp, #12]
 8007afa:	1a5b      	subs	r3, r3, r1
 8007afc:	42ab      	cmp	r3, r5
 8007afe:	dcf2      	bgt.n	8007ae6 <_printf_i+0x21e>
 8007b00:	e7eb      	b.n	8007ada <_printf_i+0x212>
 8007b02:	2500      	movs	r5, #0
 8007b04:	f104 0619 	add.w	r6, r4, #25
 8007b08:	e7f5      	b.n	8007af6 <_printf_i+0x22e>
 8007b0a:	bf00      	nop
 8007b0c:	0800b187 	.word	0x0800b187
 8007b10:	0800b198 	.word	0x0800b198

08007b14 <iprintf>:
 8007b14:	b40f      	push	{r0, r1, r2, r3}
 8007b16:	4b0a      	ldr	r3, [pc, #40]	; (8007b40 <iprintf+0x2c>)
 8007b18:	b513      	push	{r0, r1, r4, lr}
 8007b1a:	681c      	ldr	r4, [r3, #0]
 8007b1c:	b124      	cbz	r4, 8007b28 <iprintf+0x14>
 8007b1e:	69a3      	ldr	r3, [r4, #24]
 8007b20:	b913      	cbnz	r3, 8007b28 <iprintf+0x14>
 8007b22:	4620      	mov	r0, r4
 8007b24:	f001 fa22 	bl	8008f6c <__sinit>
 8007b28:	ab05      	add	r3, sp, #20
 8007b2a:	9a04      	ldr	r2, [sp, #16]
 8007b2c:	68a1      	ldr	r1, [r4, #8]
 8007b2e:	9301      	str	r3, [sp, #4]
 8007b30:	4620      	mov	r0, r4
 8007b32:	f7ff fa55 	bl	8006fe0 <_vfiprintf_r>
 8007b36:	b002      	add	sp, #8
 8007b38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b3c:	b004      	add	sp, #16
 8007b3e:	4770      	bx	lr
 8007b40:	20000010 	.word	0x20000010

08007b44 <_puts_r>:
 8007b44:	b570      	push	{r4, r5, r6, lr}
 8007b46:	460e      	mov	r6, r1
 8007b48:	4605      	mov	r5, r0
 8007b4a:	b118      	cbz	r0, 8007b54 <_puts_r+0x10>
 8007b4c:	6983      	ldr	r3, [r0, #24]
 8007b4e:	b90b      	cbnz	r3, 8007b54 <_puts_r+0x10>
 8007b50:	f001 fa0c 	bl	8008f6c <__sinit>
 8007b54:	69ab      	ldr	r3, [r5, #24]
 8007b56:	68ac      	ldr	r4, [r5, #8]
 8007b58:	b913      	cbnz	r3, 8007b60 <_puts_r+0x1c>
 8007b5a:	4628      	mov	r0, r5
 8007b5c:	f001 fa06 	bl	8008f6c <__sinit>
 8007b60:	4b2c      	ldr	r3, [pc, #176]	; (8007c14 <_puts_r+0xd0>)
 8007b62:	429c      	cmp	r4, r3
 8007b64:	d120      	bne.n	8007ba8 <_puts_r+0x64>
 8007b66:	686c      	ldr	r4, [r5, #4]
 8007b68:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b6a:	07db      	lsls	r3, r3, #31
 8007b6c:	d405      	bmi.n	8007b7a <_puts_r+0x36>
 8007b6e:	89a3      	ldrh	r3, [r4, #12]
 8007b70:	0598      	lsls	r0, r3, #22
 8007b72:	d402      	bmi.n	8007b7a <_puts_r+0x36>
 8007b74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b76:	f001 fa9c 	bl	80090b2 <__retarget_lock_acquire_recursive>
 8007b7a:	89a3      	ldrh	r3, [r4, #12]
 8007b7c:	0719      	lsls	r1, r3, #28
 8007b7e:	d51d      	bpl.n	8007bbc <_puts_r+0x78>
 8007b80:	6923      	ldr	r3, [r4, #16]
 8007b82:	b1db      	cbz	r3, 8007bbc <_puts_r+0x78>
 8007b84:	3e01      	subs	r6, #1
 8007b86:	68a3      	ldr	r3, [r4, #8]
 8007b88:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007b8c:	3b01      	subs	r3, #1
 8007b8e:	60a3      	str	r3, [r4, #8]
 8007b90:	bb39      	cbnz	r1, 8007be2 <_puts_r+0x9e>
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	da38      	bge.n	8007c08 <_puts_r+0xc4>
 8007b96:	4622      	mov	r2, r4
 8007b98:	210a      	movs	r1, #10
 8007b9a:	4628      	mov	r0, r5
 8007b9c:	f000 f98c 	bl	8007eb8 <__swbuf_r>
 8007ba0:	3001      	adds	r0, #1
 8007ba2:	d011      	beq.n	8007bc8 <_puts_r+0x84>
 8007ba4:	250a      	movs	r5, #10
 8007ba6:	e011      	b.n	8007bcc <_puts_r+0x88>
 8007ba8:	4b1b      	ldr	r3, [pc, #108]	; (8007c18 <_puts_r+0xd4>)
 8007baa:	429c      	cmp	r4, r3
 8007bac:	d101      	bne.n	8007bb2 <_puts_r+0x6e>
 8007bae:	68ac      	ldr	r4, [r5, #8]
 8007bb0:	e7da      	b.n	8007b68 <_puts_r+0x24>
 8007bb2:	4b1a      	ldr	r3, [pc, #104]	; (8007c1c <_puts_r+0xd8>)
 8007bb4:	429c      	cmp	r4, r3
 8007bb6:	bf08      	it	eq
 8007bb8:	68ec      	ldreq	r4, [r5, #12]
 8007bba:	e7d5      	b.n	8007b68 <_puts_r+0x24>
 8007bbc:	4621      	mov	r1, r4
 8007bbe:	4628      	mov	r0, r5
 8007bc0:	f000 f9cc 	bl	8007f5c <__swsetup_r>
 8007bc4:	2800      	cmp	r0, #0
 8007bc6:	d0dd      	beq.n	8007b84 <_puts_r+0x40>
 8007bc8:	f04f 35ff 	mov.w	r5, #4294967295
 8007bcc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007bce:	07da      	lsls	r2, r3, #31
 8007bd0:	d405      	bmi.n	8007bde <_puts_r+0x9a>
 8007bd2:	89a3      	ldrh	r3, [r4, #12]
 8007bd4:	059b      	lsls	r3, r3, #22
 8007bd6:	d402      	bmi.n	8007bde <_puts_r+0x9a>
 8007bd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007bda:	f001 fa6b 	bl	80090b4 <__retarget_lock_release_recursive>
 8007bde:	4628      	mov	r0, r5
 8007be0:	bd70      	pop	{r4, r5, r6, pc}
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	da04      	bge.n	8007bf0 <_puts_r+0xac>
 8007be6:	69a2      	ldr	r2, [r4, #24]
 8007be8:	429a      	cmp	r2, r3
 8007bea:	dc06      	bgt.n	8007bfa <_puts_r+0xb6>
 8007bec:	290a      	cmp	r1, #10
 8007bee:	d004      	beq.n	8007bfa <_puts_r+0xb6>
 8007bf0:	6823      	ldr	r3, [r4, #0]
 8007bf2:	1c5a      	adds	r2, r3, #1
 8007bf4:	6022      	str	r2, [r4, #0]
 8007bf6:	7019      	strb	r1, [r3, #0]
 8007bf8:	e7c5      	b.n	8007b86 <_puts_r+0x42>
 8007bfa:	4622      	mov	r2, r4
 8007bfc:	4628      	mov	r0, r5
 8007bfe:	f000 f95b 	bl	8007eb8 <__swbuf_r>
 8007c02:	3001      	adds	r0, #1
 8007c04:	d1bf      	bne.n	8007b86 <_puts_r+0x42>
 8007c06:	e7df      	b.n	8007bc8 <_puts_r+0x84>
 8007c08:	6823      	ldr	r3, [r4, #0]
 8007c0a:	250a      	movs	r5, #10
 8007c0c:	1c5a      	adds	r2, r3, #1
 8007c0e:	6022      	str	r2, [r4, #0]
 8007c10:	701d      	strb	r5, [r3, #0]
 8007c12:	e7db      	b.n	8007bcc <_puts_r+0x88>
 8007c14:	0800b2bc 	.word	0x0800b2bc
 8007c18:	0800b2dc 	.word	0x0800b2dc
 8007c1c:	0800b29c 	.word	0x0800b29c

08007c20 <puts>:
 8007c20:	4b02      	ldr	r3, [pc, #8]	; (8007c2c <puts+0xc>)
 8007c22:	4601      	mov	r1, r0
 8007c24:	6818      	ldr	r0, [r3, #0]
 8007c26:	f7ff bf8d 	b.w	8007b44 <_puts_r>
 8007c2a:	bf00      	nop
 8007c2c:	20000010 	.word	0x20000010

08007c30 <srand>:
 8007c30:	b538      	push	{r3, r4, r5, lr}
 8007c32:	4b10      	ldr	r3, [pc, #64]	; (8007c74 <srand+0x44>)
 8007c34:	681d      	ldr	r5, [r3, #0]
 8007c36:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8007c38:	4604      	mov	r4, r0
 8007c3a:	b9b3      	cbnz	r3, 8007c6a <srand+0x3a>
 8007c3c:	2018      	movs	r0, #24
 8007c3e:	f7ff f8eb 	bl	8006e18 <malloc>
 8007c42:	4602      	mov	r2, r0
 8007c44:	63a8      	str	r0, [r5, #56]	; 0x38
 8007c46:	b920      	cbnz	r0, 8007c52 <srand+0x22>
 8007c48:	4b0b      	ldr	r3, [pc, #44]	; (8007c78 <srand+0x48>)
 8007c4a:	480c      	ldr	r0, [pc, #48]	; (8007c7c <srand+0x4c>)
 8007c4c:	2142      	movs	r1, #66	; 0x42
 8007c4e:	f7ff f889 	bl	8006d64 <__assert_func>
 8007c52:	490b      	ldr	r1, [pc, #44]	; (8007c80 <srand+0x50>)
 8007c54:	4b0b      	ldr	r3, [pc, #44]	; (8007c84 <srand+0x54>)
 8007c56:	e9c0 1300 	strd	r1, r3, [r0]
 8007c5a:	4b0b      	ldr	r3, [pc, #44]	; (8007c88 <srand+0x58>)
 8007c5c:	6083      	str	r3, [r0, #8]
 8007c5e:	230b      	movs	r3, #11
 8007c60:	8183      	strh	r3, [r0, #12]
 8007c62:	2100      	movs	r1, #0
 8007c64:	2001      	movs	r0, #1
 8007c66:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007c6a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	611c      	str	r4, [r3, #16]
 8007c70:	615a      	str	r2, [r3, #20]
 8007c72:	bd38      	pop	{r3, r4, r5, pc}
 8007c74:	20000010 	.word	0x20000010
 8007c78:	0800b1a9 	.word	0x0800b1a9
 8007c7c:	0800b1c0 	.word	0x0800b1c0
 8007c80:	abcd330e 	.word	0xabcd330e
 8007c84:	e66d1234 	.word	0xe66d1234
 8007c88:	0005deec 	.word	0x0005deec

08007c8c <rand>:
 8007c8c:	4b17      	ldr	r3, [pc, #92]	; (8007cec <rand+0x60>)
 8007c8e:	b510      	push	{r4, lr}
 8007c90:	681c      	ldr	r4, [r3, #0]
 8007c92:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007c94:	b9b3      	cbnz	r3, 8007cc4 <rand+0x38>
 8007c96:	2018      	movs	r0, #24
 8007c98:	f7ff f8be 	bl	8006e18 <malloc>
 8007c9c:	63a0      	str	r0, [r4, #56]	; 0x38
 8007c9e:	b928      	cbnz	r0, 8007cac <rand+0x20>
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	4b13      	ldr	r3, [pc, #76]	; (8007cf0 <rand+0x64>)
 8007ca4:	4813      	ldr	r0, [pc, #76]	; (8007cf4 <rand+0x68>)
 8007ca6:	214e      	movs	r1, #78	; 0x4e
 8007ca8:	f7ff f85c 	bl	8006d64 <__assert_func>
 8007cac:	4a12      	ldr	r2, [pc, #72]	; (8007cf8 <rand+0x6c>)
 8007cae:	4b13      	ldr	r3, [pc, #76]	; (8007cfc <rand+0x70>)
 8007cb0:	e9c0 2300 	strd	r2, r3, [r0]
 8007cb4:	4b12      	ldr	r3, [pc, #72]	; (8007d00 <rand+0x74>)
 8007cb6:	6083      	str	r3, [r0, #8]
 8007cb8:	230b      	movs	r3, #11
 8007cba:	8183      	strh	r3, [r0, #12]
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8007cc4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007cc6:	480f      	ldr	r0, [pc, #60]	; (8007d04 <rand+0x78>)
 8007cc8:	690a      	ldr	r2, [r1, #16]
 8007cca:	694b      	ldr	r3, [r1, #20]
 8007ccc:	4c0e      	ldr	r4, [pc, #56]	; (8007d08 <rand+0x7c>)
 8007cce:	4350      	muls	r0, r2
 8007cd0:	fb04 0003 	mla	r0, r4, r3, r0
 8007cd4:	fba2 3404 	umull	r3, r4, r2, r4
 8007cd8:	1c5a      	adds	r2, r3, #1
 8007cda:	4404      	add	r4, r0
 8007cdc:	f144 0000 	adc.w	r0, r4, #0
 8007ce0:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8007ce4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007ce8:	bd10      	pop	{r4, pc}
 8007cea:	bf00      	nop
 8007cec:	20000010 	.word	0x20000010
 8007cf0:	0800b1a9 	.word	0x0800b1a9
 8007cf4:	0800b1c0 	.word	0x0800b1c0
 8007cf8:	abcd330e 	.word	0xabcd330e
 8007cfc:	e66d1234 	.word	0xe66d1234
 8007d00:	0005deec 	.word	0x0005deec
 8007d04:	5851f42d 	.word	0x5851f42d
 8007d08:	4c957f2d 	.word	0x4c957f2d

08007d0c <_sbrk_r>:
 8007d0c:	b538      	push	{r3, r4, r5, lr}
 8007d0e:	4d06      	ldr	r5, [pc, #24]	; (8007d28 <_sbrk_r+0x1c>)
 8007d10:	2300      	movs	r3, #0
 8007d12:	4604      	mov	r4, r0
 8007d14:	4608      	mov	r0, r1
 8007d16:	602b      	str	r3, [r5, #0]
 8007d18:	f7fa fe7c 	bl	8002a14 <_sbrk>
 8007d1c:	1c43      	adds	r3, r0, #1
 8007d1e:	d102      	bne.n	8007d26 <_sbrk_r+0x1a>
 8007d20:	682b      	ldr	r3, [r5, #0]
 8007d22:	b103      	cbz	r3, 8007d26 <_sbrk_r+0x1a>
 8007d24:	6023      	str	r3, [r4, #0]
 8007d26:	bd38      	pop	{r3, r4, r5, pc}
 8007d28:	20000b80 	.word	0x20000b80

08007d2c <setvbuf>:
 8007d2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007d30:	461d      	mov	r5, r3
 8007d32:	4b5d      	ldr	r3, [pc, #372]	; (8007ea8 <setvbuf+0x17c>)
 8007d34:	681f      	ldr	r7, [r3, #0]
 8007d36:	4604      	mov	r4, r0
 8007d38:	460e      	mov	r6, r1
 8007d3a:	4690      	mov	r8, r2
 8007d3c:	b127      	cbz	r7, 8007d48 <setvbuf+0x1c>
 8007d3e:	69bb      	ldr	r3, [r7, #24]
 8007d40:	b913      	cbnz	r3, 8007d48 <setvbuf+0x1c>
 8007d42:	4638      	mov	r0, r7
 8007d44:	f001 f912 	bl	8008f6c <__sinit>
 8007d48:	4b58      	ldr	r3, [pc, #352]	; (8007eac <setvbuf+0x180>)
 8007d4a:	429c      	cmp	r4, r3
 8007d4c:	d167      	bne.n	8007e1e <setvbuf+0xf2>
 8007d4e:	687c      	ldr	r4, [r7, #4]
 8007d50:	f1b8 0f02 	cmp.w	r8, #2
 8007d54:	d006      	beq.n	8007d64 <setvbuf+0x38>
 8007d56:	f1b8 0f01 	cmp.w	r8, #1
 8007d5a:	f200 809f 	bhi.w	8007e9c <setvbuf+0x170>
 8007d5e:	2d00      	cmp	r5, #0
 8007d60:	f2c0 809c 	blt.w	8007e9c <setvbuf+0x170>
 8007d64:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d66:	07db      	lsls	r3, r3, #31
 8007d68:	d405      	bmi.n	8007d76 <setvbuf+0x4a>
 8007d6a:	89a3      	ldrh	r3, [r4, #12]
 8007d6c:	0598      	lsls	r0, r3, #22
 8007d6e:	d402      	bmi.n	8007d76 <setvbuf+0x4a>
 8007d70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d72:	f001 f99e 	bl	80090b2 <__retarget_lock_acquire_recursive>
 8007d76:	4621      	mov	r1, r4
 8007d78:	4638      	mov	r0, r7
 8007d7a:	f001 f863 	bl	8008e44 <_fflush_r>
 8007d7e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d80:	b141      	cbz	r1, 8007d94 <setvbuf+0x68>
 8007d82:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d86:	4299      	cmp	r1, r3
 8007d88:	d002      	beq.n	8007d90 <setvbuf+0x64>
 8007d8a:	4638      	mov	r0, r7
 8007d8c:	f7ff f854 	bl	8006e38 <_free_r>
 8007d90:	2300      	movs	r3, #0
 8007d92:	6363      	str	r3, [r4, #52]	; 0x34
 8007d94:	2300      	movs	r3, #0
 8007d96:	61a3      	str	r3, [r4, #24]
 8007d98:	6063      	str	r3, [r4, #4]
 8007d9a:	89a3      	ldrh	r3, [r4, #12]
 8007d9c:	0619      	lsls	r1, r3, #24
 8007d9e:	d503      	bpl.n	8007da8 <setvbuf+0x7c>
 8007da0:	6921      	ldr	r1, [r4, #16]
 8007da2:	4638      	mov	r0, r7
 8007da4:	f7ff f848 	bl	8006e38 <_free_r>
 8007da8:	89a3      	ldrh	r3, [r4, #12]
 8007daa:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8007dae:	f023 0303 	bic.w	r3, r3, #3
 8007db2:	f1b8 0f02 	cmp.w	r8, #2
 8007db6:	81a3      	strh	r3, [r4, #12]
 8007db8:	d06c      	beq.n	8007e94 <setvbuf+0x168>
 8007dba:	ab01      	add	r3, sp, #4
 8007dbc:	466a      	mov	r2, sp
 8007dbe:	4621      	mov	r1, r4
 8007dc0:	4638      	mov	r0, r7
 8007dc2:	f001 f978 	bl	80090b6 <__swhatbuf_r>
 8007dc6:	89a3      	ldrh	r3, [r4, #12]
 8007dc8:	4318      	orrs	r0, r3
 8007dca:	81a0      	strh	r0, [r4, #12]
 8007dcc:	2d00      	cmp	r5, #0
 8007dce:	d130      	bne.n	8007e32 <setvbuf+0x106>
 8007dd0:	9d00      	ldr	r5, [sp, #0]
 8007dd2:	4628      	mov	r0, r5
 8007dd4:	f7ff f820 	bl	8006e18 <malloc>
 8007dd8:	4606      	mov	r6, r0
 8007dda:	2800      	cmp	r0, #0
 8007ddc:	d155      	bne.n	8007e8a <setvbuf+0x15e>
 8007dde:	f8dd 9000 	ldr.w	r9, [sp]
 8007de2:	45a9      	cmp	r9, r5
 8007de4:	d14a      	bne.n	8007e7c <setvbuf+0x150>
 8007de6:	f04f 35ff 	mov.w	r5, #4294967295
 8007dea:	2200      	movs	r2, #0
 8007dec:	60a2      	str	r2, [r4, #8]
 8007dee:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8007df2:	6022      	str	r2, [r4, #0]
 8007df4:	6122      	str	r2, [r4, #16]
 8007df6:	2201      	movs	r2, #1
 8007df8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dfc:	6162      	str	r2, [r4, #20]
 8007dfe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007e00:	f043 0302 	orr.w	r3, r3, #2
 8007e04:	07d2      	lsls	r2, r2, #31
 8007e06:	81a3      	strh	r3, [r4, #12]
 8007e08:	d405      	bmi.n	8007e16 <setvbuf+0xea>
 8007e0a:	f413 7f00 	tst.w	r3, #512	; 0x200
 8007e0e:	d102      	bne.n	8007e16 <setvbuf+0xea>
 8007e10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e12:	f001 f94f 	bl	80090b4 <__retarget_lock_release_recursive>
 8007e16:	4628      	mov	r0, r5
 8007e18:	b003      	add	sp, #12
 8007e1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e1e:	4b24      	ldr	r3, [pc, #144]	; (8007eb0 <setvbuf+0x184>)
 8007e20:	429c      	cmp	r4, r3
 8007e22:	d101      	bne.n	8007e28 <setvbuf+0xfc>
 8007e24:	68bc      	ldr	r4, [r7, #8]
 8007e26:	e793      	b.n	8007d50 <setvbuf+0x24>
 8007e28:	4b22      	ldr	r3, [pc, #136]	; (8007eb4 <setvbuf+0x188>)
 8007e2a:	429c      	cmp	r4, r3
 8007e2c:	bf08      	it	eq
 8007e2e:	68fc      	ldreq	r4, [r7, #12]
 8007e30:	e78e      	b.n	8007d50 <setvbuf+0x24>
 8007e32:	2e00      	cmp	r6, #0
 8007e34:	d0cd      	beq.n	8007dd2 <setvbuf+0xa6>
 8007e36:	69bb      	ldr	r3, [r7, #24]
 8007e38:	b913      	cbnz	r3, 8007e40 <setvbuf+0x114>
 8007e3a:	4638      	mov	r0, r7
 8007e3c:	f001 f896 	bl	8008f6c <__sinit>
 8007e40:	f1b8 0f01 	cmp.w	r8, #1
 8007e44:	bf08      	it	eq
 8007e46:	89a3      	ldrheq	r3, [r4, #12]
 8007e48:	6026      	str	r6, [r4, #0]
 8007e4a:	bf04      	itt	eq
 8007e4c:	f043 0301 	orreq.w	r3, r3, #1
 8007e50:	81a3      	strheq	r3, [r4, #12]
 8007e52:	89a2      	ldrh	r2, [r4, #12]
 8007e54:	f012 0308 	ands.w	r3, r2, #8
 8007e58:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8007e5c:	d01c      	beq.n	8007e98 <setvbuf+0x16c>
 8007e5e:	07d3      	lsls	r3, r2, #31
 8007e60:	bf41      	itttt	mi
 8007e62:	2300      	movmi	r3, #0
 8007e64:	426d      	negmi	r5, r5
 8007e66:	60a3      	strmi	r3, [r4, #8]
 8007e68:	61a5      	strmi	r5, [r4, #24]
 8007e6a:	bf58      	it	pl
 8007e6c:	60a5      	strpl	r5, [r4, #8]
 8007e6e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8007e70:	f015 0501 	ands.w	r5, r5, #1
 8007e74:	d115      	bne.n	8007ea2 <setvbuf+0x176>
 8007e76:	f412 7f00 	tst.w	r2, #512	; 0x200
 8007e7a:	e7c8      	b.n	8007e0e <setvbuf+0xe2>
 8007e7c:	4648      	mov	r0, r9
 8007e7e:	f7fe ffcb 	bl	8006e18 <malloc>
 8007e82:	4606      	mov	r6, r0
 8007e84:	2800      	cmp	r0, #0
 8007e86:	d0ae      	beq.n	8007de6 <setvbuf+0xba>
 8007e88:	464d      	mov	r5, r9
 8007e8a:	89a3      	ldrh	r3, [r4, #12]
 8007e8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e90:	81a3      	strh	r3, [r4, #12]
 8007e92:	e7d0      	b.n	8007e36 <setvbuf+0x10a>
 8007e94:	2500      	movs	r5, #0
 8007e96:	e7a8      	b.n	8007dea <setvbuf+0xbe>
 8007e98:	60a3      	str	r3, [r4, #8]
 8007e9a:	e7e8      	b.n	8007e6e <setvbuf+0x142>
 8007e9c:	f04f 35ff 	mov.w	r5, #4294967295
 8007ea0:	e7b9      	b.n	8007e16 <setvbuf+0xea>
 8007ea2:	2500      	movs	r5, #0
 8007ea4:	e7b7      	b.n	8007e16 <setvbuf+0xea>
 8007ea6:	bf00      	nop
 8007ea8:	20000010 	.word	0x20000010
 8007eac:	0800b2bc 	.word	0x0800b2bc
 8007eb0:	0800b2dc 	.word	0x0800b2dc
 8007eb4:	0800b29c 	.word	0x0800b29c

08007eb8 <__swbuf_r>:
 8007eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eba:	460e      	mov	r6, r1
 8007ebc:	4614      	mov	r4, r2
 8007ebe:	4605      	mov	r5, r0
 8007ec0:	b118      	cbz	r0, 8007eca <__swbuf_r+0x12>
 8007ec2:	6983      	ldr	r3, [r0, #24]
 8007ec4:	b90b      	cbnz	r3, 8007eca <__swbuf_r+0x12>
 8007ec6:	f001 f851 	bl	8008f6c <__sinit>
 8007eca:	4b21      	ldr	r3, [pc, #132]	; (8007f50 <__swbuf_r+0x98>)
 8007ecc:	429c      	cmp	r4, r3
 8007ece:	d12b      	bne.n	8007f28 <__swbuf_r+0x70>
 8007ed0:	686c      	ldr	r4, [r5, #4]
 8007ed2:	69a3      	ldr	r3, [r4, #24]
 8007ed4:	60a3      	str	r3, [r4, #8]
 8007ed6:	89a3      	ldrh	r3, [r4, #12]
 8007ed8:	071a      	lsls	r2, r3, #28
 8007eda:	d52f      	bpl.n	8007f3c <__swbuf_r+0x84>
 8007edc:	6923      	ldr	r3, [r4, #16]
 8007ede:	b36b      	cbz	r3, 8007f3c <__swbuf_r+0x84>
 8007ee0:	6923      	ldr	r3, [r4, #16]
 8007ee2:	6820      	ldr	r0, [r4, #0]
 8007ee4:	1ac0      	subs	r0, r0, r3
 8007ee6:	6963      	ldr	r3, [r4, #20]
 8007ee8:	b2f6      	uxtb	r6, r6
 8007eea:	4283      	cmp	r3, r0
 8007eec:	4637      	mov	r7, r6
 8007eee:	dc04      	bgt.n	8007efa <__swbuf_r+0x42>
 8007ef0:	4621      	mov	r1, r4
 8007ef2:	4628      	mov	r0, r5
 8007ef4:	f000 ffa6 	bl	8008e44 <_fflush_r>
 8007ef8:	bb30      	cbnz	r0, 8007f48 <__swbuf_r+0x90>
 8007efa:	68a3      	ldr	r3, [r4, #8]
 8007efc:	3b01      	subs	r3, #1
 8007efe:	60a3      	str	r3, [r4, #8]
 8007f00:	6823      	ldr	r3, [r4, #0]
 8007f02:	1c5a      	adds	r2, r3, #1
 8007f04:	6022      	str	r2, [r4, #0]
 8007f06:	701e      	strb	r6, [r3, #0]
 8007f08:	6963      	ldr	r3, [r4, #20]
 8007f0a:	3001      	adds	r0, #1
 8007f0c:	4283      	cmp	r3, r0
 8007f0e:	d004      	beq.n	8007f1a <__swbuf_r+0x62>
 8007f10:	89a3      	ldrh	r3, [r4, #12]
 8007f12:	07db      	lsls	r3, r3, #31
 8007f14:	d506      	bpl.n	8007f24 <__swbuf_r+0x6c>
 8007f16:	2e0a      	cmp	r6, #10
 8007f18:	d104      	bne.n	8007f24 <__swbuf_r+0x6c>
 8007f1a:	4621      	mov	r1, r4
 8007f1c:	4628      	mov	r0, r5
 8007f1e:	f000 ff91 	bl	8008e44 <_fflush_r>
 8007f22:	b988      	cbnz	r0, 8007f48 <__swbuf_r+0x90>
 8007f24:	4638      	mov	r0, r7
 8007f26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f28:	4b0a      	ldr	r3, [pc, #40]	; (8007f54 <__swbuf_r+0x9c>)
 8007f2a:	429c      	cmp	r4, r3
 8007f2c:	d101      	bne.n	8007f32 <__swbuf_r+0x7a>
 8007f2e:	68ac      	ldr	r4, [r5, #8]
 8007f30:	e7cf      	b.n	8007ed2 <__swbuf_r+0x1a>
 8007f32:	4b09      	ldr	r3, [pc, #36]	; (8007f58 <__swbuf_r+0xa0>)
 8007f34:	429c      	cmp	r4, r3
 8007f36:	bf08      	it	eq
 8007f38:	68ec      	ldreq	r4, [r5, #12]
 8007f3a:	e7ca      	b.n	8007ed2 <__swbuf_r+0x1a>
 8007f3c:	4621      	mov	r1, r4
 8007f3e:	4628      	mov	r0, r5
 8007f40:	f000 f80c 	bl	8007f5c <__swsetup_r>
 8007f44:	2800      	cmp	r0, #0
 8007f46:	d0cb      	beq.n	8007ee0 <__swbuf_r+0x28>
 8007f48:	f04f 37ff 	mov.w	r7, #4294967295
 8007f4c:	e7ea      	b.n	8007f24 <__swbuf_r+0x6c>
 8007f4e:	bf00      	nop
 8007f50:	0800b2bc 	.word	0x0800b2bc
 8007f54:	0800b2dc 	.word	0x0800b2dc
 8007f58:	0800b29c 	.word	0x0800b29c

08007f5c <__swsetup_r>:
 8007f5c:	4b32      	ldr	r3, [pc, #200]	; (8008028 <__swsetup_r+0xcc>)
 8007f5e:	b570      	push	{r4, r5, r6, lr}
 8007f60:	681d      	ldr	r5, [r3, #0]
 8007f62:	4606      	mov	r6, r0
 8007f64:	460c      	mov	r4, r1
 8007f66:	b125      	cbz	r5, 8007f72 <__swsetup_r+0x16>
 8007f68:	69ab      	ldr	r3, [r5, #24]
 8007f6a:	b913      	cbnz	r3, 8007f72 <__swsetup_r+0x16>
 8007f6c:	4628      	mov	r0, r5
 8007f6e:	f000 fffd 	bl	8008f6c <__sinit>
 8007f72:	4b2e      	ldr	r3, [pc, #184]	; (800802c <__swsetup_r+0xd0>)
 8007f74:	429c      	cmp	r4, r3
 8007f76:	d10f      	bne.n	8007f98 <__swsetup_r+0x3c>
 8007f78:	686c      	ldr	r4, [r5, #4]
 8007f7a:	89a3      	ldrh	r3, [r4, #12]
 8007f7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f80:	0719      	lsls	r1, r3, #28
 8007f82:	d42c      	bmi.n	8007fde <__swsetup_r+0x82>
 8007f84:	06dd      	lsls	r5, r3, #27
 8007f86:	d411      	bmi.n	8007fac <__swsetup_r+0x50>
 8007f88:	2309      	movs	r3, #9
 8007f8a:	6033      	str	r3, [r6, #0]
 8007f8c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f90:	81a3      	strh	r3, [r4, #12]
 8007f92:	f04f 30ff 	mov.w	r0, #4294967295
 8007f96:	e03e      	b.n	8008016 <__swsetup_r+0xba>
 8007f98:	4b25      	ldr	r3, [pc, #148]	; (8008030 <__swsetup_r+0xd4>)
 8007f9a:	429c      	cmp	r4, r3
 8007f9c:	d101      	bne.n	8007fa2 <__swsetup_r+0x46>
 8007f9e:	68ac      	ldr	r4, [r5, #8]
 8007fa0:	e7eb      	b.n	8007f7a <__swsetup_r+0x1e>
 8007fa2:	4b24      	ldr	r3, [pc, #144]	; (8008034 <__swsetup_r+0xd8>)
 8007fa4:	429c      	cmp	r4, r3
 8007fa6:	bf08      	it	eq
 8007fa8:	68ec      	ldreq	r4, [r5, #12]
 8007faa:	e7e6      	b.n	8007f7a <__swsetup_r+0x1e>
 8007fac:	0758      	lsls	r0, r3, #29
 8007fae:	d512      	bpl.n	8007fd6 <__swsetup_r+0x7a>
 8007fb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007fb2:	b141      	cbz	r1, 8007fc6 <__swsetup_r+0x6a>
 8007fb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fb8:	4299      	cmp	r1, r3
 8007fba:	d002      	beq.n	8007fc2 <__swsetup_r+0x66>
 8007fbc:	4630      	mov	r0, r6
 8007fbe:	f7fe ff3b 	bl	8006e38 <_free_r>
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	6363      	str	r3, [r4, #52]	; 0x34
 8007fc6:	89a3      	ldrh	r3, [r4, #12]
 8007fc8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007fcc:	81a3      	strh	r3, [r4, #12]
 8007fce:	2300      	movs	r3, #0
 8007fd0:	6063      	str	r3, [r4, #4]
 8007fd2:	6923      	ldr	r3, [r4, #16]
 8007fd4:	6023      	str	r3, [r4, #0]
 8007fd6:	89a3      	ldrh	r3, [r4, #12]
 8007fd8:	f043 0308 	orr.w	r3, r3, #8
 8007fdc:	81a3      	strh	r3, [r4, #12]
 8007fde:	6923      	ldr	r3, [r4, #16]
 8007fe0:	b94b      	cbnz	r3, 8007ff6 <__swsetup_r+0x9a>
 8007fe2:	89a3      	ldrh	r3, [r4, #12]
 8007fe4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007fe8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fec:	d003      	beq.n	8007ff6 <__swsetup_r+0x9a>
 8007fee:	4621      	mov	r1, r4
 8007ff0:	4630      	mov	r0, r6
 8007ff2:	f001 f885 	bl	8009100 <__smakebuf_r>
 8007ff6:	89a0      	ldrh	r0, [r4, #12]
 8007ff8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007ffc:	f010 0301 	ands.w	r3, r0, #1
 8008000:	d00a      	beq.n	8008018 <__swsetup_r+0xbc>
 8008002:	2300      	movs	r3, #0
 8008004:	60a3      	str	r3, [r4, #8]
 8008006:	6963      	ldr	r3, [r4, #20]
 8008008:	425b      	negs	r3, r3
 800800a:	61a3      	str	r3, [r4, #24]
 800800c:	6923      	ldr	r3, [r4, #16]
 800800e:	b943      	cbnz	r3, 8008022 <__swsetup_r+0xc6>
 8008010:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008014:	d1ba      	bne.n	8007f8c <__swsetup_r+0x30>
 8008016:	bd70      	pop	{r4, r5, r6, pc}
 8008018:	0781      	lsls	r1, r0, #30
 800801a:	bf58      	it	pl
 800801c:	6963      	ldrpl	r3, [r4, #20]
 800801e:	60a3      	str	r3, [r4, #8]
 8008020:	e7f4      	b.n	800800c <__swsetup_r+0xb0>
 8008022:	2000      	movs	r0, #0
 8008024:	e7f7      	b.n	8008016 <__swsetup_r+0xba>
 8008026:	bf00      	nop
 8008028:	20000010 	.word	0x20000010
 800802c:	0800b2bc 	.word	0x0800b2bc
 8008030:	0800b2dc 	.word	0x0800b2dc
 8008034:	0800b29c 	.word	0x0800b29c

08008038 <abort>:
 8008038:	b508      	push	{r3, lr}
 800803a:	2006      	movs	r0, #6
 800803c:	f001 fc70 	bl	8009920 <raise>
 8008040:	2001      	movs	r0, #1
 8008042:	f7fa fcd5 	bl	80029f0 <_exit>

08008046 <quorem>:
 8008046:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800804a:	6903      	ldr	r3, [r0, #16]
 800804c:	690c      	ldr	r4, [r1, #16]
 800804e:	42a3      	cmp	r3, r4
 8008050:	4607      	mov	r7, r0
 8008052:	f2c0 8081 	blt.w	8008158 <quorem+0x112>
 8008056:	3c01      	subs	r4, #1
 8008058:	f101 0814 	add.w	r8, r1, #20
 800805c:	f100 0514 	add.w	r5, r0, #20
 8008060:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008064:	9301      	str	r3, [sp, #4]
 8008066:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800806a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800806e:	3301      	adds	r3, #1
 8008070:	429a      	cmp	r2, r3
 8008072:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008076:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800807a:	fbb2 f6f3 	udiv	r6, r2, r3
 800807e:	d331      	bcc.n	80080e4 <quorem+0x9e>
 8008080:	f04f 0e00 	mov.w	lr, #0
 8008084:	4640      	mov	r0, r8
 8008086:	46ac      	mov	ip, r5
 8008088:	46f2      	mov	sl, lr
 800808a:	f850 2b04 	ldr.w	r2, [r0], #4
 800808e:	b293      	uxth	r3, r2
 8008090:	fb06 e303 	mla	r3, r6, r3, lr
 8008094:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008098:	b29b      	uxth	r3, r3
 800809a:	ebaa 0303 	sub.w	r3, sl, r3
 800809e:	0c12      	lsrs	r2, r2, #16
 80080a0:	f8dc a000 	ldr.w	sl, [ip]
 80080a4:	fb06 e202 	mla	r2, r6, r2, lr
 80080a8:	fa13 f38a 	uxtah	r3, r3, sl
 80080ac:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80080b0:	fa1f fa82 	uxth.w	sl, r2
 80080b4:	f8dc 2000 	ldr.w	r2, [ip]
 80080b8:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80080bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80080c6:	4581      	cmp	r9, r0
 80080c8:	f84c 3b04 	str.w	r3, [ip], #4
 80080cc:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80080d0:	d2db      	bcs.n	800808a <quorem+0x44>
 80080d2:	f855 300b 	ldr.w	r3, [r5, fp]
 80080d6:	b92b      	cbnz	r3, 80080e4 <quorem+0x9e>
 80080d8:	9b01      	ldr	r3, [sp, #4]
 80080da:	3b04      	subs	r3, #4
 80080dc:	429d      	cmp	r5, r3
 80080de:	461a      	mov	r2, r3
 80080e0:	d32e      	bcc.n	8008140 <quorem+0xfa>
 80080e2:	613c      	str	r4, [r7, #16]
 80080e4:	4638      	mov	r0, r7
 80080e6:	f001 fae3 	bl	80096b0 <__mcmp>
 80080ea:	2800      	cmp	r0, #0
 80080ec:	db24      	blt.n	8008138 <quorem+0xf2>
 80080ee:	3601      	adds	r6, #1
 80080f0:	4628      	mov	r0, r5
 80080f2:	f04f 0c00 	mov.w	ip, #0
 80080f6:	f858 2b04 	ldr.w	r2, [r8], #4
 80080fa:	f8d0 e000 	ldr.w	lr, [r0]
 80080fe:	b293      	uxth	r3, r2
 8008100:	ebac 0303 	sub.w	r3, ip, r3
 8008104:	0c12      	lsrs	r2, r2, #16
 8008106:	fa13 f38e 	uxtah	r3, r3, lr
 800810a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800810e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008112:	b29b      	uxth	r3, r3
 8008114:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008118:	45c1      	cmp	r9, r8
 800811a:	f840 3b04 	str.w	r3, [r0], #4
 800811e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008122:	d2e8      	bcs.n	80080f6 <quorem+0xb0>
 8008124:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008128:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800812c:	b922      	cbnz	r2, 8008138 <quorem+0xf2>
 800812e:	3b04      	subs	r3, #4
 8008130:	429d      	cmp	r5, r3
 8008132:	461a      	mov	r2, r3
 8008134:	d30a      	bcc.n	800814c <quorem+0x106>
 8008136:	613c      	str	r4, [r7, #16]
 8008138:	4630      	mov	r0, r6
 800813a:	b003      	add	sp, #12
 800813c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008140:	6812      	ldr	r2, [r2, #0]
 8008142:	3b04      	subs	r3, #4
 8008144:	2a00      	cmp	r2, #0
 8008146:	d1cc      	bne.n	80080e2 <quorem+0x9c>
 8008148:	3c01      	subs	r4, #1
 800814a:	e7c7      	b.n	80080dc <quorem+0x96>
 800814c:	6812      	ldr	r2, [r2, #0]
 800814e:	3b04      	subs	r3, #4
 8008150:	2a00      	cmp	r2, #0
 8008152:	d1f0      	bne.n	8008136 <quorem+0xf0>
 8008154:	3c01      	subs	r4, #1
 8008156:	e7eb      	b.n	8008130 <quorem+0xea>
 8008158:	2000      	movs	r0, #0
 800815a:	e7ee      	b.n	800813a <quorem+0xf4>
 800815c:	0000      	movs	r0, r0
	...

08008160 <_dtoa_r>:
 8008160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008164:	ed2d 8b02 	vpush	{d8}
 8008168:	ec57 6b10 	vmov	r6, r7, d0
 800816c:	b095      	sub	sp, #84	; 0x54
 800816e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008170:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008174:	9105      	str	r1, [sp, #20]
 8008176:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800817a:	4604      	mov	r4, r0
 800817c:	9209      	str	r2, [sp, #36]	; 0x24
 800817e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008180:	b975      	cbnz	r5, 80081a0 <_dtoa_r+0x40>
 8008182:	2010      	movs	r0, #16
 8008184:	f7fe fe48 	bl	8006e18 <malloc>
 8008188:	4602      	mov	r2, r0
 800818a:	6260      	str	r0, [r4, #36]	; 0x24
 800818c:	b920      	cbnz	r0, 8008198 <_dtoa_r+0x38>
 800818e:	4bb2      	ldr	r3, [pc, #712]	; (8008458 <_dtoa_r+0x2f8>)
 8008190:	21ea      	movs	r1, #234	; 0xea
 8008192:	48b2      	ldr	r0, [pc, #712]	; (800845c <_dtoa_r+0x2fc>)
 8008194:	f7fe fde6 	bl	8006d64 <__assert_func>
 8008198:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800819c:	6005      	str	r5, [r0, #0]
 800819e:	60c5      	str	r5, [r0, #12]
 80081a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081a2:	6819      	ldr	r1, [r3, #0]
 80081a4:	b151      	cbz	r1, 80081bc <_dtoa_r+0x5c>
 80081a6:	685a      	ldr	r2, [r3, #4]
 80081a8:	604a      	str	r2, [r1, #4]
 80081aa:	2301      	movs	r3, #1
 80081ac:	4093      	lsls	r3, r2
 80081ae:	608b      	str	r3, [r1, #8]
 80081b0:	4620      	mov	r0, r4
 80081b2:	f001 f83f 	bl	8009234 <_Bfree>
 80081b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081b8:	2200      	movs	r2, #0
 80081ba:	601a      	str	r2, [r3, #0]
 80081bc:	1e3b      	subs	r3, r7, #0
 80081be:	bfb9      	ittee	lt
 80081c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80081c4:	9303      	strlt	r3, [sp, #12]
 80081c6:	2300      	movge	r3, #0
 80081c8:	f8c8 3000 	strge.w	r3, [r8]
 80081cc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80081d0:	4ba3      	ldr	r3, [pc, #652]	; (8008460 <_dtoa_r+0x300>)
 80081d2:	bfbc      	itt	lt
 80081d4:	2201      	movlt	r2, #1
 80081d6:	f8c8 2000 	strlt.w	r2, [r8]
 80081da:	ea33 0309 	bics.w	r3, r3, r9
 80081de:	d11b      	bne.n	8008218 <_dtoa_r+0xb8>
 80081e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80081e2:	f242 730f 	movw	r3, #9999	; 0x270f
 80081e6:	6013      	str	r3, [r2, #0]
 80081e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80081ec:	4333      	orrs	r3, r6
 80081ee:	f000 857a 	beq.w	8008ce6 <_dtoa_r+0xb86>
 80081f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081f4:	b963      	cbnz	r3, 8008210 <_dtoa_r+0xb0>
 80081f6:	4b9b      	ldr	r3, [pc, #620]	; (8008464 <_dtoa_r+0x304>)
 80081f8:	e024      	b.n	8008244 <_dtoa_r+0xe4>
 80081fa:	4b9b      	ldr	r3, [pc, #620]	; (8008468 <_dtoa_r+0x308>)
 80081fc:	9300      	str	r3, [sp, #0]
 80081fe:	3308      	adds	r3, #8
 8008200:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008202:	6013      	str	r3, [r2, #0]
 8008204:	9800      	ldr	r0, [sp, #0]
 8008206:	b015      	add	sp, #84	; 0x54
 8008208:	ecbd 8b02 	vpop	{d8}
 800820c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008210:	4b94      	ldr	r3, [pc, #592]	; (8008464 <_dtoa_r+0x304>)
 8008212:	9300      	str	r3, [sp, #0]
 8008214:	3303      	adds	r3, #3
 8008216:	e7f3      	b.n	8008200 <_dtoa_r+0xa0>
 8008218:	ed9d 7b02 	vldr	d7, [sp, #8]
 800821c:	2200      	movs	r2, #0
 800821e:	ec51 0b17 	vmov	r0, r1, d7
 8008222:	2300      	movs	r3, #0
 8008224:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008228:	f7f9 fb86 	bl	8001938 <__aeabi_dcmpeq>
 800822c:	4680      	mov	r8, r0
 800822e:	b158      	cbz	r0, 8008248 <_dtoa_r+0xe8>
 8008230:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008232:	2301      	movs	r3, #1
 8008234:	6013      	str	r3, [r2, #0]
 8008236:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008238:	2b00      	cmp	r3, #0
 800823a:	f000 8551 	beq.w	8008ce0 <_dtoa_r+0xb80>
 800823e:	488b      	ldr	r0, [pc, #556]	; (800846c <_dtoa_r+0x30c>)
 8008240:	6018      	str	r0, [r3, #0]
 8008242:	1e43      	subs	r3, r0, #1
 8008244:	9300      	str	r3, [sp, #0]
 8008246:	e7dd      	b.n	8008204 <_dtoa_r+0xa4>
 8008248:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800824c:	aa12      	add	r2, sp, #72	; 0x48
 800824e:	a913      	add	r1, sp, #76	; 0x4c
 8008250:	4620      	mov	r0, r4
 8008252:	f001 fad1 	bl	80097f8 <__d2b>
 8008256:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800825a:	4683      	mov	fp, r0
 800825c:	2d00      	cmp	r5, #0
 800825e:	d07c      	beq.n	800835a <_dtoa_r+0x1fa>
 8008260:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008262:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8008266:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800826a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800826e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008272:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008276:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800827a:	4b7d      	ldr	r3, [pc, #500]	; (8008470 <_dtoa_r+0x310>)
 800827c:	2200      	movs	r2, #0
 800827e:	4630      	mov	r0, r6
 8008280:	4639      	mov	r1, r7
 8008282:	f7f8 ff39 	bl	80010f8 <__aeabi_dsub>
 8008286:	a36e      	add	r3, pc, #440	; (adr r3, 8008440 <_dtoa_r+0x2e0>)
 8008288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800828c:	f7f9 f8ec 	bl	8001468 <__aeabi_dmul>
 8008290:	a36d      	add	r3, pc, #436	; (adr r3, 8008448 <_dtoa_r+0x2e8>)
 8008292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008296:	f7f8 ff31 	bl	80010fc <__adddf3>
 800829a:	4606      	mov	r6, r0
 800829c:	4628      	mov	r0, r5
 800829e:	460f      	mov	r7, r1
 80082a0:	f7f9 f878 	bl	8001394 <__aeabi_i2d>
 80082a4:	a36a      	add	r3, pc, #424	; (adr r3, 8008450 <_dtoa_r+0x2f0>)
 80082a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082aa:	f7f9 f8dd 	bl	8001468 <__aeabi_dmul>
 80082ae:	4602      	mov	r2, r0
 80082b0:	460b      	mov	r3, r1
 80082b2:	4630      	mov	r0, r6
 80082b4:	4639      	mov	r1, r7
 80082b6:	f7f8 ff21 	bl	80010fc <__adddf3>
 80082ba:	4606      	mov	r6, r0
 80082bc:	460f      	mov	r7, r1
 80082be:	f7f9 fb83 	bl	80019c8 <__aeabi_d2iz>
 80082c2:	2200      	movs	r2, #0
 80082c4:	4682      	mov	sl, r0
 80082c6:	2300      	movs	r3, #0
 80082c8:	4630      	mov	r0, r6
 80082ca:	4639      	mov	r1, r7
 80082cc:	f7f9 fb3e 	bl	800194c <__aeabi_dcmplt>
 80082d0:	b148      	cbz	r0, 80082e6 <_dtoa_r+0x186>
 80082d2:	4650      	mov	r0, sl
 80082d4:	f7f9 f85e 	bl	8001394 <__aeabi_i2d>
 80082d8:	4632      	mov	r2, r6
 80082da:	463b      	mov	r3, r7
 80082dc:	f7f9 fb2c 	bl	8001938 <__aeabi_dcmpeq>
 80082e0:	b908      	cbnz	r0, 80082e6 <_dtoa_r+0x186>
 80082e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80082e6:	f1ba 0f16 	cmp.w	sl, #22
 80082ea:	d854      	bhi.n	8008396 <_dtoa_r+0x236>
 80082ec:	4b61      	ldr	r3, [pc, #388]	; (8008474 <_dtoa_r+0x314>)
 80082ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80082f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80082fa:	f7f9 fb27 	bl	800194c <__aeabi_dcmplt>
 80082fe:	2800      	cmp	r0, #0
 8008300:	d04b      	beq.n	800839a <_dtoa_r+0x23a>
 8008302:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008306:	2300      	movs	r3, #0
 8008308:	930e      	str	r3, [sp, #56]	; 0x38
 800830a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800830c:	1b5d      	subs	r5, r3, r5
 800830e:	1e6b      	subs	r3, r5, #1
 8008310:	9304      	str	r3, [sp, #16]
 8008312:	bf43      	ittte	mi
 8008314:	2300      	movmi	r3, #0
 8008316:	f1c5 0801 	rsbmi	r8, r5, #1
 800831a:	9304      	strmi	r3, [sp, #16]
 800831c:	f04f 0800 	movpl.w	r8, #0
 8008320:	f1ba 0f00 	cmp.w	sl, #0
 8008324:	db3b      	blt.n	800839e <_dtoa_r+0x23e>
 8008326:	9b04      	ldr	r3, [sp, #16]
 8008328:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800832c:	4453      	add	r3, sl
 800832e:	9304      	str	r3, [sp, #16]
 8008330:	2300      	movs	r3, #0
 8008332:	9306      	str	r3, [sp, #24]
 8008334:	9b05      	ldr	r3, [sp, #20]
 8008336:	2b09      	cmp	r3, #9
 8008338:	d869      	bhi.n	800840e <_dtoa_r+0x2ae>
 800833a:	2b05      	cmp	r3, #5
 800833c:	bfc4      	itt	gt
 800833e:	3b04      	subgt	r3, #4
 8008340:	9305      	strgt	r3, [sp, #20]
 8008342:	9b05      	ldr	r3, [sp, #20]
 8008344:	f1a3 0302 	sub.w	r3, r3, #2
 8008348:	bfcc      	ite	gt
 800834a:	2500      	movgt	r5, #0
 800834c:	2501      	movle	r5, #1
 800834e:	2b03      	cmp	r3, #3
 8008350:	d869      	bhi.n	8008426 <_dtoa_r+0x2c6>
 8008352:	e8df f003 	tbb	[pc, r3]
 8008356:	4e2c      	.short	0x4e2c
 8008358:	5a4c      	.short	0x5a4c
 800835a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800835e:	441d      	add	r5, r3
 8008360:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008364:	2b20      	cmp	r3, #32
 8008366:	bfc1      	itttt	gt
 8008368:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800836c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008370:	fa09 f303 	lslgt.w	r3, r9, r3
 8008374:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008378:	bfda      	itte	le
 800837a:	f1c3 0320 	rsble	r3, r3, #32
 800837e:	fa06 f003 	lslle.w	r0, r6, r3
 8008382:	4318      	orrgt	r0, r3
 8008384:	f7f8 fff6 	bl	8001374 <__aeabi_ui2d>
 8008388:	2301      	movs	r3, #1
 800838a:	4606      	mov	r6, r0
 800838c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008390:	3d01      	subs	r5, #1
 8008392:	9310      	str	r3, [sp, #64]	; 0x40
 8008394:	e771      	b.n	800827a <_dtoa_r+0x11a>
 8008396:	2301      	movs	r3, #1
 8008398:	e7b6      	b.n	8008308 <_dtoa_r+0x1a8>
 800839a:	900e      	str	r0, [sp, #56]	; 0x38
 800839c:	e7b5      	b.n	800830a <_dtoa_r+0x1aa>
 800839e:	f1ca 0300 	rsb	r3, sl, #0
 80083a2:	9306      	str	r3, [sp, #24]
 80083a4:	2300      	movs	r3, #0
 80083a6:	eba8 080a 	sub.w	r8, r8, sl
 80083aa:	930d      	str	r3, [sp, #52]	; 0x34
 80083ac:	e7c2      	b.n	8008334 <_dtoa_r+0x1d4>
 80083ae:	2300      	movs	r3, #0
 80083b0:	9308      	str	r3, [sp, #32]
 80083b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	dc39      	bgt.n	800842c <_dtoa_r+0x2cc>
 80083b8:	f04f 0901 	mov.w	r9, #1
 80083bc:	f8cd 9004 	str.w	r9, [sp, #4]
 80083c0:	464b      	mov	r3, r9
 80083c2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80083c6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80083c8:	2200      	movs	r2, #0
 80083ca:	6042      	str	r2, [r0, #4]
 80083cc:	2204      	movs	r2, #4
 80083ce:	f102 0614 	add.w	r6, r2, #20
 80083d2:	429e      	cmp	r6, r3
 80083d4:	6841      	ldr	r1, [r0, #4]
 80083d6:	d92f      	bls.n	8008438 <_dtoa_r+0x2d8>
 80083d8:	4620      	mov	r0, r4
 80083da:	f000 feeb 	bl	80091b4 <_Balloc>
 80083de:	9000      	str	r0, [sp, #0]
 80083e0:	2800      	cmp	r0, #0
 80083e2:	d14b      	bne.n	800847c <_dtoa_r+0x31c>
 80083e4:	4b24      	ldr	r3, [pc, #144]	; (8008478 <_dtoa_r+0x318>)
 80083e6:	4602      	mov	r2, r0
 80083e8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80083ec:	e6d1      	b.n	8008192 <_dtoa_r+0x32>
 80083ee:	2301      	movs	r3, #1
 80083f0:	e7de      	b.n	80083b0 <_dtoa_r+0x250>
 80083f2:	2300      	movs	r3, #0
 80083f4:	9308      	str	r3, [sp, #32]
 80083f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083f8:	eb0a 0903 	add.w	r9, sl, r3
 80083fc:	f109 0301 	add.w	r3, r9, #1
 8008400:	2b01      	cmp	r3, #1
 8008402:	9301      	str	r3, [sp, #4]
 8008404:	bfb8      	it	lt
 8008406:	2301      	movlt	r3, #1
 8008408:	e7dd      	b.n	80083c6 <_dtoa_r+0x266>
 800840a:	2301      	movs	r3, #1
 800840c:	e7f2      	b.n	80083f4 <_dtoa_r+0x294>
 800840e:	2501      	movs	r5, #1
 8008410:	2300      	movs	r3, #0
 8008412:	9305      	str	r3, [sp, #20]
 8008414:	9508      	str	r5, [sp, #32]
 8008416:	f04f 39ff 	mov.w	r9, #4294967295
 800841a:	2200      	movs	r2, #0
 800841c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008420:	2312      	movs	r3, #18
 8008422:	9209      	str	r2, [sp, #36]	; 0x24
 8008424:	e7cf      	b.n	80083c6 <_dtoa_r+0x266>
 8008426:	2301      	movs	r3, #1
 8008428:	9308      	str	r3, [sp, #32]
 800842a:	e7f4      	b.n	8008416 <_dtoa_r+0x2b6>
 800842c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008430:	f8cd 9004 	str.w	r9, [sp, #4]
 8008434:	464b      	mov	r3, r9
 8008436:	e7c6      	b.n	80083c6 <_dtoa_r+0x266>
 8008438:	3101      	adds	r1, #1
 800843a:	6041      	str	r1, [r0, #4]
 800843c:	0052      	lsls	r2, r2, #1
 800843e:	e7c6      	b.n	80083ce <_dtoa_r+0x26e>
 8008440:	636f4361 	.word	0x636f4361
 8008444:	3fd287a7 	.word	0x3fd287a7
 8008448:	8b60c8b3 	.word	0x8b60c8b3
 800844c:	3fc68a28 	.word	0x3fc68a28
 8008450:	509f79fb 	.word	0x509f79fb
 8008454:	3fd34413 	.word	0x3fd34413
 8008458:	0800b1a9 	.word	0x0800b1a9
 800845c:	0800b22c 	.word	0x0800b22c
 8008460:	7ff00000 	.word	0x7ff00000
 8008464:	0800b228 	.word	0x0800b228
 8008468:	0800b21f 	.word	0x0800b21f
 800846c:	0800b186 	.word	0x0800b186
 8008470:	3ff80000 	.word	0x3ff80000
 8008474:	0800b388 	.word	0x0800b388
 8008478:	0800b28b 	.word	0x0800b28b
 800847c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800847e:	9a00      	ldr	r2, [sp, #0]
 8008480:	601a      	str	r2, [r3, #0]
 8008482:	9b01      	ldr	r3, [sp, #4]
 8008484:	2b0e      	cmp	r3, #14
 8008486:	f200 80ad 	bhi.w	80085e4 <_dtoa_r+0x484>
 800848a:	2d00      	cmp	r5, #0
 800848c:	f000 80aa 	beq.w	80085e4 <_dtoa_r+0x484>
 8008490:	f1ba 0f00 	cmp.w	sl, #0
 8008494:	dd36      	ble.n	8008504 <_dtoa_r+0x3a4>
 8008496:	4ac3      	ldr	r2, [pc, #780]	; (80087a4 <_dtoa_r+0x644>)
 8008498:	f00a 030f 	and.w	r3, sl, #15
 800849c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80084a0:	ed93 7b00 	vldr	d7, [r3]
 80084a4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80084a8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80084ac:	eeb0 8a47 	vmov.f32	s16, s14
 80084b0:	eef0 8a67 	vmov.f32	s17, s15
 80084b4:	d016      	beq.n	80084e4 <_dtoa_r+0x384>
 80084b6:	4bbc      	ldr	r3, [pc, #752]	; (80087a8 <_dtoa_r+0x648>)
 80084b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80084bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80084c0:	f7f9 f8fc 	bl	80016bc <__aeabi_ddiv>
 80084c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084c8:	f007 070f 	and.w	r7, r7, #15
 80084cc:	2503      	movs	r5, #3
 80084ce:	4eb6      	ldr	r6, [pc, #728]	; (80087a8 <_dtoa_r+0x648>)
 80084d0:	b957      	cbnz	r7, 80084e8 <_dtoa_r+0x388>
 80084d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084d6:	ec53 2b18 	vmov	r2, r3, d8
 80084da:	f7f9 f8ef 	bl	80016bc <__aeabi_ddiv>
 80084de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084e2:	e029      	b.n	8008538 <_dtoa_r+0x3d8>
 80084e4:	2502      	movs	r5, #2
 80084e6:	e7f2      	b.n	80084ce <_dtoa_r+0x36e>
 80084e8:	07f9      	lsls	r1, r7, #31
 80084ea:	d508      	bpl.n	80084fe <_dtoa_r+0x39e>
 80084ec:	ec51 0b18 	vmov	r0, r1, d8
 80084f0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80084f4:	f7f8 ffb8 	bl	8001468 <__aeabi_dmul>
 80084f8:	ec41 0b18 	vmov	d8, r0, r1
 80084fc:	3501      	adds	r5, #1
 80084fe:	107f      	asrs	r7, r7, #1
 8008500:	3608      	adds	r6, #8
 8008502:	e7e5      	b.n	80084d0 <_dtoa_r+0x370>
 8008504:	f000 80a6 	beq.w	8008654 <_dtoa_r+0x4f4>
 8008508:	f1ca 0600 	rsb	r6, sl, #0
 800850c:	4ba5      	ldr	r3, [pc, #660]	; (80087a4 <_dtoa_r+0x644>)
 800850e:	4fa6      	ldr	r7, [pc, #664]	; (80087a8 <_dtoa_r+0x648>)
 8008510:	f006 020f 	and.w	r2, r6, #15
 8008514:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800851c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008520:	f7f8 ffa2 	bl	8001468 <__aeabi_dmul>
 8008524:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008528:	1136      	asrs	r6, r6, #4
 800852a:	2300      	movs	r3, #0
 800852c:	2502      	movs	r5, #2
 800852e:	2e00      	cmp	r6, #0
 8008530:	f040 8085 	bne.w	800863e <_dtoa_r+0x4de>
 8008534:	2b00      	cmp	r3, #0
 8008536:	d1d2      	bne.n	80084de <_dtoa_r+0x37e>
 8008538:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800853a:	2b00      	cmp	r3, #0
 800853c:	f000 808c 	beq.w	8008658 <_dtoa_r+0x4f8>
 8008540:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008544:	4b99      	ldr	r3, [pc, #612]	; (80087ac <_dtoa_r+0x64c>)
 8008546:	2200      	movs	r2, #0
 8008548:	4630      	mov	r0, r6
 800854a:	4639      	mov	r1, r7
 800854c:	f7f9 f9fe 	bl	800194c <__aeabi_dcmplt>
 8008550:	2800      	cmp	r0, #0
 8008552:	f000 8081 	beq.w	8008658 <_dtoa_r+0x4f8>
 8008556:	9b01      	ldr	r3, [sp, #4]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d07d      	beq.n	8008658 <_dtoa_r+0x4f8>
 800855c:	f1b9 0f00 	cmp.w	r9, #0
 8008560:	dd3c      	ble.n	80085dc <_dtoa_r+0x47c>
 8008562:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008566:	9307      	str	r3, [sp, #28]
 8008568:	2200      	movs	r2, #0
 800856a:	4b91      	ldr	r3, [pc, #580]	; (80087b0 <_dtoa_r+0x650>)
 800856c:	4630      	mov	r0, r6
 800856e:	4639      	mov	r1, r7
 8008570:	f7f8 ff7a 	bl	8001468 <__aeabi_dmul>
 8008574:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008578:	3501      	adds	r5, #1
 800857a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800857e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008582:	4628      	mov	r0, r5
 8008584:	f7f8 ff06 	bl	8001394 <__aeabi_i2d>
 8008588:	4632      	mov	r2, r6
 800858a:	463b      	mov	r3, r7
 800858c:	f7f8 ff6c 	bl	8001468 <__aeabi_dmul>
 8008590:	4b88      	ldr	r3, [pc, #544]	; (80087b4 <_dtoa_r+0x654>)
 8008592:	2200      	movs	r2, #0
 8008594:	f7f8 fdb2 	bl	80010fc <__adddf3>
 8008598:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800859c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085a0:	9303      	str	r3, [sp, #12]
 80085a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d15c      	bne.n	8008662 <_dtoa_r+0x502>
 80085a8:	4b83      	ldr	r3, [pc, #524]	; (80087b8 <_dtoa_r+0x658>)
 80085aa:	2200      	movs	r2, #0
 80085ac:	4630      	mov	r0, r6
 80085ae:	4639      	mov	r1, r7
 80085b0:	f7f8 fda2 	bl	80010f8 <__aeabi_dsub>
 80085b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80085b8:	4606      	mov	r6, r0
 80085ba:	460f      	mov	r7, r1
 80085bc:	f7f9 f9e4 	bl	8001988 <__aeabi_dcmpgt>
 80085c0:	2800      	cmp	r0, #0
 80085c2:	f040 8296 	bne.w	8008af2 <_dtoa_r+0x992>
 80085c6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80085ca:	4630      	mov	r0, r6
 80085cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80085d0:	4639      	mov	r1, r7
 80085d2:	f7f9 f9bb 	bl	800194c <__aeabi_dcmplt>
 80085d6:	2800      	cmp	r0, #0
 80085d8:	f040 8288 	bne.w	8008aec <_dtoa_r+0x98c>
 80085dc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80085e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80085e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	f2c0 8158 	blt.w	800889c <_dtoa_r+0x73c>
 80085ec:	f1ba 0f0e 	cmp.w	sl, #14
 80085f0:	f300 8154 	bgt.w	800889c <_dtoa_r+0x73c>
 80085f4:	4b6b      	ldr	r3, [pc, #428]	; (80087a4 <_dtoa_r+0x644>)
 80085f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80085fa:	e9d3 8900 	ldrd	r8, r9, [r3]
 80085fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008600:	2b00      	cmp	r3, #0
 8008602:	f280 80e3 	bge.w	80087cc <_dtoa_r+0x66c>
 8008606:	9b01      	ldr	r3, [sp, #4]
 8008608:	2b00      	cmp	r3, #0
 800860a:	f300 80df 	bgt.w	80087cc <_dtoa_r+0x66c>
 800860e:	f040 826d 	bne.w	8008aec <_dtoa_r+0x98c>
 8008612:	4b69      	ldr	r3, [pc, #420]	; (80087b8 <_dtoa_r+0x658>)
 8008614:	2200      	movs	r2, #0
 8008616:	4640      	mov	r0, r8
 8008618:	4649      	mov	r1, r9
 800861a:	f7f8 ff25 	bl	8001468 <__aeabi_dmul>
 800861e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008622:	f7f9 f9a7 	bl	8001974 <__aeabi_dcmpge>
 8008626:	9e01      	ldr	r6, [sp, #4]
 8008628:	4637      	mov	r7, r6
 800862a:	2800      	cmp	r0, #0
 800862c:	f040 8243 	bne.w	8008ab6 <_dtoa_r+0x956>
 8008630:	9d00      	ldr	r5, [sp, #0]
 8008632:	2331      	movs	r3, #49	; 0x31
 8008634:	f805 3b01 	strb.w	r3, [r5], #1
 8008638:	f10a 0a01 	add.w	sl, sl, #1
 800863c:	e23f      	b.n	8008abe <_dtoa_r+0x95e>
 800863e:	07f2      	lsls	r2, r6, #31
 8008640:	d505      	bpl.n	800864e <_dtoa_r+0x4ee>
 8008642:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008646:	f7f8 ff0f 	bl	8001468 <__aeabi_dmul>
 800864a:	3501      	adds	r5, #1
 800864c:	2301      	movs	r3, #1
 800864e:	1076      	asrs	r6, r6, #1
 8008650:	3708      	adds	r7, #8
 8008652:	e76c      	b.n	800852e <_dtoa_r+0x3ce>
 8008654:	2502      	movs	r5, #2
 8008656:	e76f      	b.n	8008538 <_dtoa_r+0x3d8>
 8008658:	9b01      	ldr	r3, [sp, #4]
 800865a:	f8cd a01c 	str.w	sl, [sp, #28]
 800865e:	930c      	str	r3, [sp, #48]	; 0x30
 8008660:	e78d      	b.n	800857e <_dtoa_r+0x41e>
 8008662:	9900      	ldr	r1, [sp, #0]
 8008664:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008666:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008668:	4b4e      	ldr	r3, [pc, #312]	; (80087a4 <_dtoa_r+0x644>)
 800866a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800866e:	4401      	add	r1, r0
 8008670:	9102      	str	r1, [sp, #8]
 8008672:	9908      	ldr	r1, [sp, #32]
 8008674:	eeb0 8a47 	vmov.f32	s16, s14
 8008678:	eef0 8a67 	vmov.f32	s17, s15
 800867c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008680:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008684:	2900      	cmp	r1, #0
 8008686:	d045      	beq.n	8008714 <_dtoa_r+0x5b4>
 8008688:	494c      	ldr	r1, [pc, #304]	; (80087bc <_dtoa_r+0x65c>)
 800868a:	2000      	movs	r0, #0
 800868c:	f7f9 f816 	bl	80016bc <__aeabi_ddiv>
 8008690:	ec53 2b18 	vmov	r2, r3, d8
 8008694:	f7f8 fd30 	bl	80010f8 <__aeabi_dsub>
 8008698:	9d00      	ldr	r5, [sp, #0]
 800869a:	ec41 0b18 	vmov	d8, r0, r1
 800869e:	4639      	mov	r1, r7
 80086a0:	4630      	mov	r0, r6
 80086a2:	f7f9 f991 	bl	80019c8 <__aeabi_d2iz>
 80086a6:	900c      	str	r0, [sp, #48]	; 0x30
 80086a8:	f7f8 fe74 	bl	8001394 <__aeabi_i2d>
 80086ac:	4602      	mov	r2, r0
 80086ae:	460b      	mov	r3, r1
 80086b0:	4630      	mov	r0, r6
 80086b2:	4639      	mov	r1, r7
 80086b4:	f7f8 fd20 	bl	80010f8 <__aeabi_dsub>
 80086b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086ba:	3330      	adds	r3, #48	; 0x30
 80086bc:	f805 3b01 	strb.w	r3, [r5], #1
 80086c0:	ec53 2b18 	vmov	r2, r3, d8
 80086c4:	4606      	mov	r6, r0
 80086c6:	460f      	mov	r7, r1
 80086c8:	f7f9 f940 	bl	800194c <__aeabi_dcmplt>
 80086cc:	2800      	cmp	r0, #0
 80086ce:	d165      	bne.n	800879c <_dtoa_r+0x63c>
 80086d0:	4632      	mov	r2, r6
 80086d2:	463b      	mov	r3, r7
 80086d4:	4935      	ldr	r1, [pc, #212]	; (80087ac <_dtoa_r+0x64c>)
 80086d6:	2000      	movs	r0, #0
 80086d8:	f7f8 fd0e 	bl	80010f8 <__aeabi_dsub>
 80086dc:	ec53 2b18 	vmov	r2, r3, d8
 80086e0:	f7f9 f934 	bl	800194c <__aeabi_dcmplt>
 80086e4:	2800      	cmp	r0, #0
 80086e6:	f040 80b9 	bne.w	800885c <_dtoa_r+0x6fc>
 80086ea:	9b02      	ldr	r3, [sp, #8]
 80086ec:	429d      	cmp	r5, r3
 80086ee:	f43f af75 	beq.w	80085dc <_dtoa_r+0x47c>
 80086f2:	4b2f      	ldr	r3, [pc, #188]	; (80087b0 <_dtoa_r+0x650>)
 80086f4:	ec51 0b18 	vmov	r0, r1, d8
 80086f8:	2200      	movs	r2, #0
 80086fa:	f7f8 feb5 	bl	8001468 <__aeabi_dmul>
 80086fe:	4b2c      	ldr	r3, [pc, #176]	; (80087b0 <_dtoa_r+0x650>)
 8008700:	ec41 0b18 	vmov	d8, r0, r1
 8008704:	2200      	movs	r2, #0
 8008706:	4630      	mov	r0, r6
 8008708:	4639      	mov	r1, r7
 800870a:	f7f8 fead 	bl	8001468 <__aeabi_dmul>
 800870e:	4606      	mov	r6, r0
 8008710:	460f      	mov	r7, r1
 8008712:	e7c4      	b.n	800869e <_dtoa_r+0x53e>
 8008714:	ec51 0b17 	vmov	r0, r1, d7
 8008718:	f7f8 fea6 	bl	8001468 <__aeabi_dmul>
 800871c:	9b02      	ldr	r3, [sp, #8]
 800871e:	9d00      	ldr	r5, [sp, #0]
 8008720:	930c      	str	r3, [sp, #48]	; 0x30
 8008722:	ec41 0b18 	vmov	d8, r0, r1
 8008726:	4639      	mov	r1, r7
 8008728:	4630      	mov	r0, r6
 800872a:	f7f9 f94d 	bl	80019c8 <__aeabi_d2iz>
 800872e:	9011      	str	r0, [sp, #68]	; 0x44
 8008730:	f7f8 fe30 	bl	8001394 <__aeabi_i2d>
 8008734:	4602      	mov	r2, r0
 8008736:	460b      	mov	r3, r1
 8008738:	4630      	mov	r0, r6
 800873a:	4639      	mov	r1, r7
 800873c:	f7f8 fcdc 	bl	80010f8 <__aeabi_dsub>
 8008740:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008742:	3330      	adds	r3, #48	; 0x30
 8008744:	f805 3b01 	strb.w	r3, [r5], #1
 8008748:	9b02      	ldr	r3, [sp, #8]
 800874a:	429d      	cmp	r5, r3
 800874c:	4606      	mov	r6, r0
 800874e:	460f      	mov	r7, r1
 8008750:	f04f 0200 	mov.w	r2, #0
 8008754:	d134      	bne.n	80087c0 <_dtoa_r+0x660>
 8008756:	4b19      	ldr	r3, [pc, #100]	; (80087bc <_dtoa_r+0x65c>)
 8008758:	ec51 0b18 	vmov	r0, r1, d8
 800875c:	f7f8 fcce 	bl	80010fc <__adddf3>
 8008760:	4602      	mov	r2, r0
 8008762:	460b      	mov	r3, r1
 8008764:	4630      	mov	r0, r6
 8008766:	4639      	mov	r1, r7
 8008768:	f7f9 f90e 	bl	8001988 <__aeabi_dcmpgt>
 800876c:	2800      	cmp	r0, #0
 800876e:	d175      	bne.n	800885c <_dtoa_r+0x6fc>
 8008770:	ec53 2b18 	vmov	r2, r3, d8
 8008774:	4911      	ldr	r1, [pc, #68]	; (80087bc <_dtoa_r+0x65c>)
 8008776:	2000      	movs	r0, #0
 8008778:	f7f8 fcbe 	bl	80010f8 <__aeabi_dsub>
 800877c:	4602      	mov	r2, r0
 800877e:	460b      	mov	r3, r1
 8008780:	4630      	mov	r0, r6
 8008782:	4639      	mov	r1, r7
 8008784:	f7f9 f8e2 	bl	800194c <__aeabi_dcmplt>
 8008788:	2800      	cmp	r0, #0
 800878a:	f43f af27 	beq.w	80085dc <_dtoa_r+0x47c>
 800878e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008790:	1e6b      	subs	r3, r5, #1
 8008792:	930c      	str	r3, [sp, #48]	; 0x30
 8008794:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008798:	2b30      	cmp	r3, #48	; 0x30
 800879a:	d0f8      	beq.n	800878e <_dtoa_r+0x62e>
 800879c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80087a0:	e04a      	b.n	8008838 <_dtoa_r+0x6d8>
 80087a2:	bf00      	nop
 80087a4:	0800b388 	.word	0x0800b388
 80087a8:	0800b360 	.word	0x0800b360
 80087ac:	3ff00000 	.word	0x3ff00000
 80087b0:	40240000 	.word	0x40240000
 80087b4:	401c0000 	.word	0x401c0000
 80087b8:	40140000 	.word	0x40140000
 80087bc:	3fe00000 	.word	0x3fe00000
 80087c0:	4baf      	ldr	r3, [pc, #700]	; (8008a80 <_dtoa_r+0x920>)
 80087c2:	f7f8 fe51 	bl	8001468 <__aeabi_dmul>
 80087c6:	4606      	mov	r6, r0
 80087c8:	460f      	mov	r7, r1
 80087ca:	e7ac      	b.n	8008726 <_dtoa_r+0x5c6>
 80087cc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80087d0:	9d00      	ldr	r5, [sp, #0]
 80087d2:	4642      	mov	r2, r8
 80087d4:	464b      	mov	r3, r9
 80087d6:	4630      	mov	r0, r6
 80087d8:	4639      	mov	r1, r7
 80087da:	f7f8 ff6f 	bl	80016bc <__aeabi_ddiv>
 80087de:	f7f9 f8f3 	bl	80019c8 <__aeabi_d2iz>
 80087e2:	9002      	str	r0, [sp, #8]
 80087e4:	f7f8 fdd6 	bl	8001394 <__aeabi_i2d>
 80087e8:	4642      	mov	r2, r8
 80087ea:	464b      	mov	r3, r9
 80087ec:	f7f8 fe3c 	bl	8001468 <__aeabi_dmul>
 80087f0:	4602      	mov	r2, r0
 80087f2:	460b      	mov	r3, r1
 80087f4:	4630      	mov	r0, r6
 80087f6:	4639      	mov	r1, r7
 80087f8:	f7f8 fc7e 	bl	80010f8 <__aeabi_dsub>
 80087fc:	9e02      	ldr	r6, [sp, #8]
 80087fe:	9f01      	ldr	r7, [sp, #4]
 8008800:	3630      	adds	r6, #48	; 0x30
 8008802:	f805 6b01 	strb.w	r6, [r5], #1
 8008806:	9e00      	ldr	r6, [sp, #0]
 8008808:	1bae      	subs	r6, r5, r6
 800880a:	42b7      	cmp	r7, r6
 800880c:	4602      	mov	r2, r0
 800880e:	460b      	mov	r3, r1
 8008810:	d137      	bne.n	8008882 <_dtoa_r+0x722>
 8008812:	f7f8 fc73 	bl	80010fc <__adddf3>
 8008816:	4642      	mov	r2, r8
 8008818:	464b      	mov	r3, r9
 800881a:	4606      	mov	r6, r0
 800881c:	460f      	mov	r7, r1
 800881e:	f7f9 f8b3 	bl	8001988 <__aeabi_dcmpgt>
 8008822:	b9c8      	cbnz	r0, 8008858 <_dtoa_r+0x6f8>
 8008824:	4642      	mov	r2, r8
 8008826:	464b      	mov	r3, r9
 8008828:	4630      	mov	r0, r6
 800882a:	4639      	mov	r1, r7
 800882c:	f7f9 f884 	bl	8001938 <__aeabi_dcmpeq>
 8008830:	b110      	cbz	r0, 8008838 <_dtoa_r+0x6d8>
 8008832:	9b02      	ldr	r3, [sp, #8]
 8008834:	07d9      	lsls	r1, r3, #31
 8008836:	d40f      	bmi.n	8008858 <_dtoa_r+0x6f8>
 8008838:	4620      	mov	r0, r4
 800883a:	4659      	mov	r1, fp
 800883c:	f000 fcfa 	bl	8009234 <_Bfree>
 8008840:	2300      	movs	r3, #0
 8008842:	702b      	strb	r3, [r5, #0]
 8008844:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008846:	f10a 0001 	add.w	r0, sl, #1
 800884a:	6018      	str	r0, [r3, #0]
 800884c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800884e:	2b00      	cmp	r3, #0
 8008850:	f43f acd8 	beq.w	8008204 <_dtoa_r+0xa4>
 8008854:	601d      	str	r5, [r3, #0]
 8008856:	e4d5      	b.n	8008204 <_dtoa_r+0xa4>
 8008858:	f8cd a01c 	str.w	sl, [sp, #28]
 800885c:	462b      	mov	r3, r5
 800885e:	461d      	mov	r5, r3
 8008860:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008864:	2a39      	cmp	r2, #57	; 0x39
 8008866:	d108      	bne.n	800887a <_dtoa_r+0x71a>
 8008868:	9a00      	ldr	r2, [sp, #0]
 800886a:	429a      	cmp	r2, r3
 800886c:	d1f7      	bne.n	800885e <_dtoa_r+0x6fe>
 800886e:	9a07      	ldr	r2, [sp, #28]
 8008870:	9900      	ldr	r1, [sp, #0]
 8008872:	3201      	adds	r2, #1
 8008874:	9207      	str	r2, [sp, #28]
 8008876:	2230      	movs	r2, #48	; 0x30
 8008878:	700a      	strb	r2, [r1, #0]
 800887a:	781a      	ldrb	r2, [r3, #0]
 800887c:	3201      	adds	r2, #1
 800887e:	701a      	strb	r2, [r3, #0]
 8008880:	e78c      	b.n	800879c <_dtoa_r+0x63c>
 8008882:	4b7f      	ldr	r3, [pc, #508]	; (8008a80 <_dtoa_r+0x920>)
 8008884:	2200      	movs	r2, #0
 8008886:	f7f8 fdef 	bl	8001468 <__aeabi_dmul>
 800888a:	2200      	movs	r2, #0
 800888c:	2300      	movs	r3, #0
 800888e:	4606      	mov	r6, r0
 8008890:	460f      	mov	r7, r1
 8008892:	f7f9 f851 	bl	8001938 <__aeabi_dcmpeq>
 8008896:	2800      	cmp	r0, #0
 8008898:	d09b      	beq.n	80087d2 <_dtoa_r+0x672>
 800889a:	e7cd      	b.n	8008838 <_dtoa_r+0x6d8>
 800889c:	9a08      	ldr	r2, [sp, #32]
 800889e:	2a00      	cmp	r2, #0
 80088a0:	f000 80c4 	beq.w	8008a2c <_dtoa_r+0x8cc>
 80088a4:	9a05      	ldr	r2, [sp, #20]
 80088a6:	2a01      	cmp	r2, #1
 80088a8:	f300 80a8 	bgt.w	80089fc <_dtoa_r+0x89c>
 80088ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80088ae:	2a00      	cmp	r2, #0
 80088b0:	f000 80a0 	beq.w	80089f4 <_dtoa_r+0x894>
 80088b4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80088b8:	9e06      	ldr	r6, [sp, #24]
 80088ba:	4645      	mov	r5, r8
 80088bc:	9a04      	ldr	r2, [sp, #16]
 80088be:	2101      	movs	r1, #1
 80088c0:	441a      	add	r2, r3
 80088c2:	4620      	mov	r0, r4
 80088c4:	4498      	add	r8, r3
 80088c6:	9204      	str	r2, [sp, #16]
 80088c8:	f000 fd70 	bl	80093ac <__i2b>
 80088cc:	4607      	mov	r7, r0
 80088ce:	2d00      	cmp	r5, #0
 80088d0:	dd0b      	ble.n	80088ea <_dtoa_r+0x78a>
 80088d2:	9b04      	ldr	r3, [sp, #16]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	dd08      	ble.n	80088ea <_dtoa_r+0x78a>
 80088d8:	42ab      	cmp	r3, r5
 80088da:	9a04      	ldr	r2, [sp, #16]
 80088dc:	bfa8      	it	ge
 80088de:	462b      	movge	r3, r5
 80088e0:	eba8 0803 	sub.w	r8, r8, r3
 80088e4:	1aed      	subs	r5, r5, r3
 80088e6:	1ad3      	subs	r3, r2, r3
 80088e8:	9304      	str	r3, [sp, #16]
 80088ea:	9b06      	ldr	r3, [sp, #24]
 80088ec:	b1fb      	cbz	r3, 800892e <_dtoa_r+0x7ce>
 80088ee:	9b08      	ldr	r3, [sp, #32]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	f000 809f 	beq.w	8008a34 <_dtoa_r+0x8d4>
 80088f6:	2e00      	cmp	r6, #0
 80088f8:	dd11      	ble.n	800891e <_dtoa_r+0x7be>
 80088fa:	4639      	mov	r1, r7
 80088fc:	4632      	mov	r2, r6
 80088fe:	4620      	mov	r0, r4
 8008900:	f000 fe10 	bl	8009524 <__pow5mult>
 8008904:	465a      	mov	r2, fp
 8008906:	4601      	mov	r1, r0
 8008908:	4607      	mov	r7, r0
 800890a:	4620      	mov	r0, r4
 800890c:	f000 fd64 	bl	80093d8 <__multiply>
 8008910:	4659      	mov	r1, fp
 8008912:	9007      	str	r0, [sp, #28]
 8008914:	4620      	mov	r0, r4
 8008916:	f000 fc8d 	bl	8009234 <_Bfree>
 800891a:	9b07      	ldr	r3, [sp, #28]
 800891c:	469b      	mov	fp, r3
 800891e:	9b06      	ldr	r3, [sp, #24]
 8008920:	1b9a      	subs	r2, r3, r6
 8008922:	d004      	beq.n	800892e <_dtoa_r+0x7ce>
 8008924:	4659      	mov	r1, fp
 8008926:	4620      	mov	r0, r4
 8008928:	f000 fdfc 	bl	8009524 <__pow5mult>
 800892c:	4683      	mov	fp, r0
 800892e:	2101      	movs	r1, #1
 8008930:	4620      	mov	r0, r4
 8008932:	f000 fd3b 	bl	80093ac <__i2b>
 8008936:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008938:	2b00      	cmp	r3, #0
 800893a:	4606      	mov	r6, r0
 800893c:	dd7c      	ble.n	8008a38 <_dtoa_r+0x8d8>
 800893e:	461a      	mov	r2, r3
 8008940:	4601      	mov	r1, r0
 8008942:	4620      	mov	r0, r4
 8008944:	f000 fdee 	bl	8009524 <__pow5mult>
 8008948:	9b05      	ldr	r3, [sp, #20]
 800894a:	2b01      	cmp	r3, #1
 800894c:	4606      	mov	r6, r0
 800894e:	dd76      	ble.n	8008a3e <_dtoa_r+0x8de>
 8008950:	2300      	movs	r3, #0
 8008952:	9306      	str	r3, [sp, #24]
 8008954:	6933      	ldr	r3, [r6, #16]
 8008956:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800895a:	6918      	ldr	r0, [r3, #16]
 800895c:	f000 fcd6 	bl	800930c <__hi0bits>
 8008960:	f1c0 0020 	rsb	r0, r0, #32
 8008964:	9b04      	ldr	r3, [sp, #16]
 8008966:	4418      	add	r0, r3
 8008968:	f010 001f 	ands.w	r0, r0, #31
 800896c:	f000 8086 	beq.w	8008a7c <_dtoa_r+0x91c>
 8008970:	f1c0 0320 	rsb	r3, r0, #32
 8008974:	2b04      	cmp	r3, #4
 8008976:	dd7f      	ble.n	8008a78 <_dtoa_r+0x918>
 8008978:	f1c0 001c 	rsb	r0, r0, #28
 800897c:	9b04      	ldr	r3, [sp, #16]
 800897e:	4403      	add	r3, r0
 8008980:	4480      	add	r8, r0
 8008982:	4405      	add	r5, r0
 8008984:	9304      	str	r3, [sp, #16]
 8008986:	f1b8 0f00 	cmp.w	r8, #0
 800898a:	dd05      	ble.n	8008998 <_dtoa_r+0x838>
 800898c:	4659      	mov	r1, fp
 800898e:	4642      	mov	r2, r8
 8008990:	4620      	mov	r0, r4
 8008992:	f000 fe21 	bl	80095d8 <__lshift>
 8008996:	4683      	mov	fp, r0
 8008998:	9b04      	ldr	r3, [sp, #16]
 800899a:	2b00      	cmp	r3, #0
 800899c:	dd05      	ble.n	80089aa <_dtoa_r+0x84a>
 800899e:	4631      	mov	r1, r6
 80089a0:	461a      	mov	r2, r3
 80089a2:	4620      	mov	r0, r4
 80089a4:	f000 fe18 	bl	80095d8 <__lshift>
 80089a8:	4606      	mov	r6, r0
 80089aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d069      	beq.n	8008a84 <_dtoa_r+0x924>
 80089b0:	4631      	mov	r1, r6
 80089b2:	4658      	mov	r0, fp
 80089b4:	f000 fe7c 	bl	80096b0 <__mcmp>
 80089b8:	2800      	cmp	r0, #0
 80089ba:	da63      	bge.n	8008a84 <_dtoa_r+0x924>
 80089bc:	2300      	movs	r3, #0
 80089be:	4659      	mov	r1, fp
 80089c0:	220a      	movs	r2, #10
 80089c2:	4620      	mov	r0, r4
 80089c4:	f000 fc58 	bl	8009278 <__multadd>
 80089c8:	9b08      	ldr	r3, [sp, #32]
 80089ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80089ce:	4683      	mov	fp, r0
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	f000 818f 	beq.w	8008cf4 <_dtoa_r+0xb94>
 80089d6:	4639      	mov	r1, r7
 80089d8:	2300      	movs	r3, #0
 80089da:	220a      	movs	r2, #10
 80089dc:	4620      	mov	r0, r4
 80089de:	f000 fc4b 	bl	8009278 <__multadd>
 80089e2:	f1b9 0f00 	cmp.w	r9, #0
 80089e6:	4607      	mov	r7, r0
 80089e8:	f300 808e 	bgt.w	8008b08 <_dtoa_r+0x9a8>
 80089ec:	9b05      	ldr	r3, [sp, #20]
 80089ee:	2b02      	cmp	r3, #2
 80089f0:	dc50      	bgt.n	8008a94 <_dtoa_r+0x934>
 80089f2:	e089      	b.n	8008b08 <_dtoa_r+0x9a8>
 80089f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80089f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80089fa:	e75d      	b.n	80088b8 <_dtoa_r+0x758>
 80089fc:	9b01      	ldr	r3, [sp, #4]
 80089fe:	1e5e      	subs	r6, r3, #1
 8008a00:	9b06      	ldr	r3, [sp, #24]
 8008a02:	42b3      	cmp	r3, r6
 8008a04:	bfbf      	itttt	lt
 8008a06:	9b06      	ldrlt	r3, [sp, #24]
 8008a08:	9606      	strlt	r6, [sp, #24]
 8008a0a:	1af2      	sublt	r2, r6, r3
 8008a0c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008a0e:	bfb6      	itet	lt
 8008a10:	189b      	addlt	r3, r3, r2
 8008a12:	1b9e      	subge	r6, r3, r6
 8008a14:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008a16:	9b01      	ldr	r3, [sp, #4]
 8008a18:	bfb8      	it	lt
 8008a1a:	2600      	movlt	r6, #0
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	bfb5      	itete	lt
 8008a20:	eba8 0503 	sublt.w	r5, r8, r3
 8008a24:	9b01      	ldrge	r3, [sp, #4]
 8008a26:	2300      	movlt	r3, #0
 8008a28:	4645      	movge	r5, r8
 8008a2a:	e747      	b.n	80088bc <_dtoa_r+0x75c>
 8008a2c:	9e06      	ldr	r6, [sp, #24]
 8008a2e:	9f08      	ldr	r7, [sp, #32]
 8008a30:	4645      	mov	r5, r8
 8008a32:	e74c      	b.n	80088ce <_dtoa_r+0x76e>
 8008a34:	9a06      	ldr	r2, [sp, #24]
 8008a36:	e775      	b.n	8008924 <_dtoa_r+0x7c4>
 8008a38:	9b05      	ldr	r3, [sp, #20]
 8008a3a:	2b01      	cmp	r3, #1
 8008a3c:	dc18      	bgt.n	8008a70 <_dtoa_r+0x910>
 8008a3e:	9b02      	ldr	r3, [sp, #8]
 8008a40:	b9b3      	cbnz	r3, 8008a70 <_dtoa_r+0x910>
 8008a42:	9b03      	ldr	r3, [sp, #12]
 8008a44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a48:	b9a3      	cbnz	r3, 8008a74 <_dtoa_r+0x914>
 8008a4a:	9b03      	ldr	r3, [sp, #12]
 8008a4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008a50:	0d1b      	lsrs	r3, r3, #20
 8008a52:	051b      	lsls	r3, r3, #20
 8008a54:	b12b      	cbz	r3, 8008a62 <_dtoa_r+0x902>
 8008a56:	9b04      	ldr	r3, [sp, #16]
 8008a58:	3301      	adds	r3, #1
 8008a5a:	9304      	str	r3, [sp, #16]
 8008a5c:	f108 0801 	add.w	r8, r8, #1
 8008a60:	2301      	movs	r3, #1
 8008a62:	9306      	str	r3, [sp, #24]
 8008a64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	f47f af74 	bne.w	8008954 <_dtoa_r+0x7f4>
 8008a6c:	2001      	movs	r0, #1
 8008a6e:	e779      	b.n	8008964 <_dtoa_r+0x804>
 8008a70:	2300      	movs	r3, #0
 8008a72:	e7f6      	b.n	8008a62 <_dtoa_r+0x902>
 8008a74:	9b02      	ldr	r3, [sp, #8]
 8008a76:	e7f4      	b.n	8008a62 <_dtoa_r+0x902>
 8008a78:	d085      	beq.n	8008986 <_dtoa_r+0x826>
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	301c      	adds	r0, #28
 8008a7e:	e77d      	b.n	800897c <_dtoa_r+0x81c>
 8008a80:	40240000 	.word	0x40240000
 8008a84:	9b01      	ldr	r3, [sp, #4]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	dc38      	bgt.n	8008afc <_dtoa_r+0x99c>
 8008a8a:	9b05      	ldr	r3, [sp, #20]
 8008a8c:	2b02      	cmp	r3, #2
 8008a8e:	dd35      	ble.n	8008afc <_dtoa_r+0x99c>
 8008a90:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008a94:	f1b9 0f00 	cmp.w	r9, #0
 8008a98:	d10d      	bne.n	8008ab6 <_dtoa_r+0x956>
 8008a9a:	4631      	mov	r1, r6
 8008a9c:	464b      	mov	r3, r9
 8008a9e:	2205      	movs	r2, #5
 8008aa0:	4620      	mov	r0, r4
 8008aa2:	f000 fbe9 	bl	8009278 <__multadd>
 8008aa6:	4601      	mov	r1, r0
 8008aa8:	4606      	mov	r6, r0
 8008aaa:	4658      	mov	r0, fp
 8008aac:	f000 fe00 	bl	80096b0 <__mcmp>
 8008ab0:	2800      	cmp	r0, #0
 8008ab2:	f73f adbd 	bgt.w	8008630 <_dtoa_r+0x4d0>
 8008ab6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ab8:	9d00      	ldr	r5, [sp, #0]
 8008aba:	ea6f 0a03 	mvn.w	sl, r3
 8008abe:	f04f 0800 	mov.w	r8, #0
 8008ac2:	4631      	mov	r1, r6
 8008ac4:	4620      	mov	r0, r4
 8008ac6:	f000 fbb5 	bl	8009234 <_Bfree>
 8008aca:	2f00      	cmp	r7, #0
 8008acc:	f43f aeb4 	beq.w	8008838 <_dtoa_r+0x6d8>
 8008ad0:	f1b8 0f00 	cmp.w	r8, #0
 8008ad4:	d005      	beq.n	8008ae2 <_dtoa_r+0x982>
 8008ad6:	45b8      	cmp	r8, r7
 8008ad8:	d003      	beq.n	8008ae2 <_dtoa_r+0x982>
 8008ada:	4641      	mov	r1, r8
 8008adc:	4620      	mov	r0, r4
 8008ade:	f000 fba9 	bl	8009234 <_Bfree>
 8008ae2:	4639      	mov	r1, r7
 8008ae4:	4620      	mov	r0, r4
 8008ae6:	f000 fba5 	bl	8009234 <_Bfree>
 8008aea:	e6a5      	b.n	8008838 <_dtoa_r+0x6d8>
 8008aec:	2600      	movs	r6, #0
 8008aee:	4637      	mov	r7, r6
 8008af0:	e7e1      	b.n	8008ab6 <_dtoa_r+0x956>
 8008af2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008af4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008af8:	4637      	mov	r7, r6
 8008afa:	e599      	b.n	8008630 <_dtoa_r+0x4d0>
 8008afc:	9b08      	ldr	r3, [sp, #32]
 8008afe:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	f000 80fd 	beq.w	8008d02 <_dtoa_r+0xba2>
 8008b08:	2d00      	cmp	r5, #0
 8008b0a:	dd05      	ble.n	8008b18 <_dtoa_r+0x9b8>
 8008b0c:	4639      	mov	r1, r7
 8008b0e:	462a      	mov	r2, r5
 8008b10:	4620      	mov	r0, r4
 8008b12:	f000 fd61 	bl	80095d8 <__lshift>
 8008b16:	4607      	mov	r7, r0
 8008b18:	9b06      	ldr	r3, [sp, #24]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d05c      	beq.n	8008bd8 <_dtoa_r+0xa78>
 8008b1e:	6879      	ldr	r1, [r7, #4]
 8008b20:	4620      	mov	r0, r4
 8008b22:	f000 fb47 	bl	80091b4 <_Balloc>
 8008b26:	4605      	mov	r5, r0
 8008b28:	b928      	cbnz	r0, 8008b36 <_dtoa_r+0x9d6>
 8008b2a:	4b80      	ldr	r3, [pc, #512]	; (8008d2c <_dtoa_r+0xbcc>)
 8008b2c:	4602      	mov	r2, r0
 8008b2e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008b32:	f7ff bb2e 	b.w	8008192 <_dtoa_r+0x32>
 8008b36:	693a      	ldr	r2, [r7, #16]
 8008b38:	3202      	adds	r2, #2
 8008b3a:	0092      	lsls	r2, r2, #2
 8008b3c:	f107 010c 	add.w	r1, r7, #12
 8008b40:	300c      	adds	r0, #12
 8008b42:	f000 fb1d 	bl	8009180 <memcpy>
 8008b46:	2201      	movs	r2, #1
 8008b48:	4629      	mov	r1, r5
 8008b4a:	4620      	mov	r0, r4
 8008b4c:	f000 fd44 	bl	80095d8 <__lshift>
 8008b50:	9b00      	ldr	r3, [sp, #0]
 8008b52:	3301      	adds	r3, #1
 8008b54:	9301      	str	r3, [sp, #4]
 8008b56:	9b00      	ldr	r3, [sp, #0]
 8008b58:	444b      	add	r3, r9
 8008b5a:	9307      	str	r3, [sp, #28]
 8008b5c:	9b02      	ldr	r3, [sp, #8]
 8008b5e:	f003 0301 	and.w	r3, r3, #1
 8008b62:	46b8      	mov	r8, r7
 8008b64:	9306      	str	r3, [sp, #24]
 8008b66:	4607      	mov	r7, r0
 8008b68:	9b01      	ldr	r3, [sp, #4]
 8008b6a:	4631      	mov	r1, r6
 8008b6c:	3b01      	subs	r3, #1
 8008b6e:	4658      	mov	r0, fp
 8008b70:	9302      	str	r3, [sp, #8]
 8008b72:	f7ff fa68 	bl	8008046 <quorem>
 8008b76:	4603      	mov	r3, r0
 8008b78:	3330      	adds	r3, #48	; 0x30
 8008b7a:	9004      	str	r0, [sp, #16]
 8008b7c:	4641      	mov	r1, r8
 8008b7e:	4658      	mov	r0, fp
 8008b80:	9308      	str	r3, [sp, #32]
 8008b82:	f000 fd95 	bl	80096b0 <__mcmp>
 8008b86:	463a      	mov	r2, r7
 8008b88:	4681      	mov	r9, r0
 8008b8a:	4631      	mov	r1, r6
 8008b8c:	4620      	mov	r0, r4
 8008b8e:	f000 fdab 	bl	80096e8 <__mdiff>
 8008b92:	68c2      	ldr	r2, [r0, #12]
 8008b94:	9b08      	ldr	r3, [sp, #32]
 8008b96:	4605      	mov	r5, r0
 8008b98:	bb02      	cbnz	r2, 8008bdc <_dtoa_r+0xa7c>
 8008b9a:	4601      	mov	r1, r0
 8008b9c:	4658      	mov	r0, fp
 8008b9e:	f000 fd87 	bl	80096b0 <__mcmp>
 8008ba2:	9b08      	ldr	r3, [sp, #32]
 8008ba4:	4602      	mov	r2, r0
 8008ba6:	4629      	mov	r1, r5
 8008ba8:	4620      	mov	r0, r4
 8008baa:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008bae:	f000 fb41 	bl	8009234 <_Bfree>
 8008bb2:	9b05      	ldr	r3, [sp, #20]
 8008bb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008bb6:	9d01      	ldr	r5, [sp, #4]
 8008bb8:	ea43 0102 	orr.w	r1, r3, r2
 8008bbc:	9b06      	ldr	r3, [sp, #24]
 8008bbe:	430b      	orrs	r3, r1
 8008bc0:	9b08      	ldr	r3, [sp, #32]
 8008bc2:	d10d      	bne.n	8008be0 <_dtoa_r+0xa80>
 8008bc4:	2b39      	cmp	r3, #57	; 0x39
 8008bc6:	d029      	beq.n	8008c1c <_dtoa_r+0xabc>
 8008bc8:	f1b9 0f00 	cmp.w	r9, #0
 8008bcc:	dd01      	ble.n	8008bd2 <_dtoa_r+0xa72>
 8008bce:	9b04      	ldr	r3, [sp, #16]
 8008bd0:	3331      	adds	r3, #49	; 0x31
 8008bd2:	9a02      	ldr	r2, [sp, #8]
 8008bd4:	7013      	strb	r3, [r2, #0]
 8008bd6:	e774      	b.n	8008ac2 <_dtoa_r+0x962>
 8008bd8:	4638      	mov	r0, r7
 8008bda:	e7b9      	b.n	8008b50 <_dtoa_r+0x9f0>
 8008bdc:	2201      	movs	r2, #1
 8008bde:	e7e2      	b.n	8008ba6 <_dtoa_r+0xa46>
 8008be0:	f1b9 0f00 	cmp.w	r9, #0
 8008be4:	db06      	blt.n	8008bf4 <_dtoa_r+0xa94>
 8008be6:	9905      	ldr	r1, [sp, #20]
 8008be8:	ea41 0909 	orr.w	r9, r1, r9
 8008bec:	9906      	ldr	r1, [sp, #24]
 8008bee:	ea59 0101 	orrs.w	r1, r9, r1
 8008bf2:	d120      	bne.n	8008c36 <_dtoa_r+0xad6>
 8008bf4:	2a00      	cmp	r2, #0
 8008bf6:	ddec      	ble.n	8008bd2 <_dtoa_r+0xa72>
 8008bf8:	4659      	mov	r1, fp
 8008bfa:	2201      	movs	r2, #1
 8008bfc:	4620      	mov	r0, r4
 8008bfe:	9301      	str	r3, [sp, #4]
 8008c00:	f000 fcea 	bl	80095d8 <__lshift>
 8008c04:	4631      	mov	r1, r6
 8008c06:	4683      	mov	fp, r0
 8008c08:	f000 fd52 	bl	80096b0 <__mcmp>
 8008c0c:	2800      	cmp	r0, #0
 8008c0e:	9b01      	ldr	r3, [sp, #4]
 8008c10:	dc02      	bgt.n	8008c18 <_dtoa_r+0xab8>
 8008c12:	d1de      	bne.n	8008bd2 <_dtoa_r+0xa72>
 8008c14:	07da      	lsls	r2, r3, #31
 8008c16:	d5dc      	bpl.n	8008bd2 <_dtoa_r+0xa72>
 8008c18:	2b39      	cmp	r3, #57	; 0x39
 8008c1a:	d1d8      	bne.n	8008bce <_dtoa_r+0xa6e>
 8008c1c:	9a02      	ldr	r2, [sp, #8]
 8008c1e:	2339      	movs	r3, #57	; 0x39
 8008c20:	7013      	strb	r3, [r2, #0]
 8008c22:	462b      	mov	r3, r5
 8008c24:	461d      	mov	r5, r3
 8008c26:	3b01      	subs	r3, #1
 8008c28:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008c2c:	2a39      	cmp	r2, #57	; 0x39
 8008c2e:	d050      	beq.n	8008cd2 <_dtoa_r+0xb72>
 8008c30:	3201      	adds	r2, #1
 8008c32:	701a      	strb	r2, [r3, #0]
 8008c34:	e745      	b.n	8008ac2 <_dtoa_r+0x962>
 8008c36:	2a00      	cmp	r2, #0
 8008c38:	dd03      	ble.n	8008c42 <_dtoa_r+0xae2>
 8008c3a:	2b39      	cmp	r3, #57	; 0x39
 8008c3c:	d0ee      	beq.n	8008c1c <_dtoa_r+0xabc>
 8008c3e:	3301      	adds	r3, #1
 8008c40:	e7c7      	b.n	8008bd2 <_dtoa_r+0xa72>
 8008c42:	9a01      	ldr	r2, [sp, #4]
 8008c44:	9907      	ldr	r1, [sp, #28]
 8008c46:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008c4a:	428a      	cmp	r2, r1
 8008c4c:	d02a      	beq.n	8008ca4 <_dtoa_r+0xb44>
 8008c4e:	4659      	mov	r1, fp
 8008c50:	2300      	movs	r3, #0
 8008c52:	220a      	movs	r2, #10
 8008c54:	4620      	mov	r0, r4
 8008c56:	f000 fb0f 	bl	8009278 <__multadd>
 8008c5a:	45b8      	cmp	r8, r7
 8008c5c:	4683      	mov	fp, r0
 8008c5e:	f04f 0300 	mov.w	r3, #0
 8008c62:	f04f 020a 	mov.w	r2, #10
 8008c66:	4641      	mov	r1, r8
 8008c68:	4620      	mov	r0, r4
 8008c6a:	d107      	bne.n	8008c7c <_dtoa_r+0xb1c>
 8008c6c:	f000 fb04 	bl	8009278 <__multadd>
 8008c70:	4680      	mov	r8, r0
 8008c72:	4607      	mov	r7, r0
 8008c74:	9b01      	ldr	r3, [sp, #4]
 8008c76:	3301      	adds	r3, #1
 8008c78:	9301      	str	r3, [sp, #4]
 8008c7a:	e775      	b.n	8008b68 <_dtoa_r+0xa08>
 8008c7c:	f000 fafc 	bl	8009278 <__multadd>
 8008c80:	4639      	mov	r1, r7
 8008c82:	4680      	mov	r8, r0
 8008c84:	2300      	movs	r3, #0
 8008c86:	220a      	movs	r2, #10
 8008c88:	4620      	mov	r0, r4
 8008c8a:	f000 faf5 	bl	8009278 <__multadd>
 8008c8e:	4607      	mov	r7, r0
 8008c90:	e7f0      	b.n	8008c74 <_dtoa_r+0xb14>
 8008c92:	f1b9 0f00 	cmp.w	r9, #0
 8008c96:	9a00      	ldr	r2, [sp, #0]
 8008c98:	bfcc      	ite	gt
 8008c9a:	464d      	movgt	r5, r9
 8008c9c:	2501      	movle	r5, #1
 8008c9e:	4415      	add	r5, r2
 8008ca0:	f04f 0800 	mov.w	r8, #0
 8008ca4:	4659      	mov	r1, fp
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	4620      	mov	r0, r4
 8008caa:	9301      	str	r3, [sp, #4]
 8008cac:	f000 fc94 	bl	80095d8 <__lshift>
 8008cb0:	4631      	mov	r1, r6
 8008cb2:	4683      	mov	fp, r0
 8008cb4:	f000 fcfc 	bl	80096b0 <__mcmp>
 8008cb8:	2800      	cmp	r0, #0
 8008cba:	dcb2      	bgt.n	8008c22 <_dtoa_r+0xac2>
 8008cbc:	d102      	bne.n	8008cc4 <_dtoa_r+0xb64>
 8008cbe:	9b01      	ldr	r3, [sp, #4]
 8008cc0:	07db      	lsls	r3, r3, #31
 8008cc2:	d4ae      	bmi.n	8008c22 <_dtoa_r+0xac2>
 8008cc4:	462b      	mov	r3, r5
 8008cc6:	461d      	mov	r5, r3
 8008cc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ccc:	2a30      	cmp	r2, #48	; 0x30
 8008cce:	d0fa      	beq.n	8008cc6 <_dtoa_r+0xb66>
 8008cd0:	e6f7      	b.n	8008ac2 <_dtoa_r+0x962>
 8008cd2:	9a00      	ldr	r2, [sp, #0]
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	d1a5      	bne.n	8008c24 <_dtoa_r+0xac4>
 8008cd8:	f10a 0a01 	add.w	sl, sl, #1
 8008cdc:	2331      	movs	r3, #49	; 0x31
 8008cde:	e779      	b.n	8008bd4 <_dtoa_r+0xa74>
 8008ce0:	4b13      	ldr	r3, [pc, #76]	; (8008d30 <_dtoa_r+0xbd0>)
 8008ce2:	f7ff baaf 	b.w	8008244 <_dtoa_r+0xe4>
 8008ce6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	f47f aa86 	bne.w	80081fa <_dtoa_r+0x9a>
 8008cee:	4b11      	ldr	r3, [pc, #68]	; (8008d34 <_dtoa_r+0xbd4>)
 8008cf0:	f7ff baa8 	b.w	8008244 <_dtoa_r+0xe4>
 8008cf4:	f1b9 0f00 	cmp.w	r9, #0
 8008cf8:	dc03      	bgt.n	8008d02 <_dtoa_r+0xba2>
 8008cfa:	9b05      	ldr	r3, [sp, #20]
 8008cfc:	2b02      	cmp	r3, #2
 8008cfe:	f73f aec9 	bgt.w	8008a94 <_dtoa_r+0x934>
 8008d02:	9d00      	ldr	r5, [sp, #0]
 8008d04:	4631      	mov	r1, r6
 8008d06:	4658      	mov	r0, fp
 8008d08:	f7ff f99d 	bl	8008046 <quorem>
 8008d0c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008d10:	f805 3b01 	strb.w	r3, [r5], #1
 8008d14:	9a00      	ldr	r2, [sp, #0]
 8008d16:	1aaa      	subs	r2, r5, r2
 8008d18:	4591      	cmp	r9, r2
 8008d1a:	ddba      	ble.n	8008c92 <_dtoa_r+0xb32>
 8008d1c:	4659      	mov	r1, fp
 8008d1e:	2300      	movs	r3, #0
 8008d20:	220a      	movs	r2, #10
 8008d22:	4620      	mov	r0, r4
 8008d24:	f000 faa8 	bl	8009278 <__multadd>
 8008d28:	4683      	mov	fp, r0
 8008d2a:	e7eb      	b.n	8008d04 <_dtoa_r+0xba4>
 8008d2c:	0800b28b 	.word	0x0800b28b
 8008d30:	0800b185 	.word	0x0800b185
 8008d34:	0800b21f 	.word	0x0800b21f

08008d38 <__sflush_r>:
 8008d38:	898a      	ldrh	r2, [r1, #12]
 8008d3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d3e:	4605      	mov	r5, r0
 8008d40:	0710      	lsls	r0, r2, #28
 8008d42:	460c      	mov	r4, r1
 8008d44:	d458      	bmi.n	8008df8 <__sflush_r+0xc0>
 8008d46:	684b      	ldr	r3, [r1, #4]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	dc05      	bgt.n	8008d58 <__sflush_r+0x20>
 8008d4c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	dc02      	bgt.n	8008d58 <__sflush_r+0x20>
 8008d52:	2000      	movs	r0, #0
 8008d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d5a:	2e00      	cmp	r6, #0
 8008d5c:	d0f9      	beq.n	8008d52 <__sflush_r+0x1a>
 8008d5e:	2300      	movs	r3, #0
 8008d60:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008d64:	682f      	ldr	r7, [r5, #0]
 8008d66:	602b      	str	r3, [r5, #0]
 8008d68:	d032      	beq.n	8008dd0 <__sflush_r+0x98>
 8008d6a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008d6c:	89a3      	ldrh	r3, [r4, #12]
 8008d6e:	075a      	lsls	r2, r3, #29
 8008d70:	d505      	bpl.n	8008d7e <__sflush_r+0x46>
 8008d72:	6863      	ldr	r3, [r4, #4]
 8008d74:	1ac0      	subs	r0, r0, r3
 8008d76:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008d78:	b10b      	cbz	r3, 8008d7e <__sflush_r+0x46>
 8008d7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008d7c:	1ac0      	subs	r0, r0, r3
 8008d7e:	2300      	movs	r3, #0
 8008d80:	4602      	mov	r2, r0
 8008d82:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d84:	6a21      	ldr	r1, [r4, #32]
 8008d86:	4628      	mov	r0, r5
 8008d88:	47b0      	blx	r6
 8008d8a:	1c43      	adds	r3, r0, #1
 8008d8c:	89a3      	ldrh	r3, [r4, #12]
 8008d8e:	d106      	bne.n	8008d9e <__sflush_r+0x66>
 8008d90:	6829      	ldr	r1, [r5, #0]
 8008d92:	291d      	cmp	r1, #29
 8008d94:	d82c      	bhi.n	8008df0 <__sflush_r+0xb8>
 8008d96:	4a2a      	ldr	r2, [pc, #168]	; (8008e40 <__sflush_r+0x108>)
 8008d98:	40ca      	lsrs	r2, r1
 8008d9a:	07d6      	lsls	r6, r2, #31
 8008d9c:	d528      	bpl.n	8008df0 <__sflush_r+0xb8>
 8008d9e:	2200      	movs	r2, #0
 8008da0:	6062      	str	r2, [r4, #4]
 8008da2:	04d9      	lsls	r1, r3, #19
 8008da4:	6922      	ldr	r2, [r4, #16]
 8008da6:	6022      	str	r2, [r4, #0]
 8008da8:	d504      	bpl.n	8008db4 <__sflush_r+0x7c>
 8008daa:	1c42      	adds	r2, r0, #1
 8008dac:	d101      	bne.n	8008db2 <__sflush_r+0x7a>
 8008dae:	682b      	ldr	r3, [r5, #0]
 8008db0:	b903      	cbnz	r3, 8008db4 <__sflush_r+0x7c>
 8008db2:	6560      	str	r0, [r4, #84]	; 0x54
 8008db4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008db6:	602f      	str	r7, [r5, #0]
 8008db8:	2900      	cmp	r1, #0
 8008dba:	d0ca      	beq.n	8008d52 <__sflush_r+0x1a>
 8008dbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008dc0:	4299      	cmp	r1, r3
 8008dc2:	d002      	beq.n	8008dca <__sflush_r+0x92>
 8008dc4:	4628      	mov	r0, r5
 8008dc6:	f7fe f837 	bl	8006e38 <_free_r>
 8008dca:	2000      	movs	r0, #0
 8008dcc:	6360      	str	r0, [r4, #52]	; 0x34
 8008dce:	e7c1      	b.n	8008d54 <__sflush_r+0x1c>
 8008dd0:	6a21      	ldr	r1, [r4, #32]
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	4628      	mov	r0, r5
 8008dd6:	47b0      	blx	r6
 8008dd8:	1c41      	adds	r1, r0, #1
 8008dda:	d1c7      	bne.n	8008d6c <__sflush_r+0x34>
 8008ddc:	682b      	ldr	r3, [r5, #0]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d0c4      	beq.n	8008d6c <__sflush_r+0x34>
 8008de2:	2b1d      	cmp	r3, #29
 8008de4:	d001      	beq.n	8008dea <__sflush_r+0xb2>
 8008de6:	2b16      	cmp	r3, #22
 8008de8:	d101      	bne.n	8008dee <__sflush_r+0xb6>
 8008dea:	602f      	str	r7, [r5, #0]
 8008dec:	e7b1      	b.n	8008d52 <__sflush_r+0x1a>
 8008dee:	89a3      	ldrh	r3, [r4, #12]
 8008df0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008df4:	81a3      	strh	r3, [r4, #12]
 8008df6:	e7ad      	b.n	8008d54 <__sflush_r+0x1c>
 8008df8:	690f      	ldr	r7, [r1, #16]
 8008dfa:	2f00      	cmp	r7, #0
 8008dfc:	d0a9      	beq.n	8008d52 <__sflush_r+0x1a>
 8008dfe:	0793      	lsls	r3, r2, #30
 8008e00:	680e      	ldr	r6, [r1, #0]
 8008e02:	bf08      	it	eq
 8008e04:	694b      	ldreq	r3, [r1, #20]
 8008e06:	600f      	str	r7, [r1, #0]
 8008e08:	bf18      	it	ne
 8008e0a:	2300      	movne	r3, #0
 8008e0c:	eba6 0807 	sub.w	r8, r6, r7
 8008e10:	608b      	str	r3, [r1, #8]
 8008e12:	f1b8 0f00 	cmp.w	r8, #0
 8008e16:	dd9c      	ble.n	8008d52 <__sflush_r+0x1a>
 8008e18:	6a21      	ldr	r1, [r4, #32]
 8008e1a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008e1c:	4643      	mov	r3, r8
 8008e1e:	463a      	mov	r2, r7
 8008e20:	4628      	mov	r0, r5
 8008e22:	47b0      	blx	r6
 8008e24:	2800      	cmp	r0, #0
 8008e26:	dc06      	bgt.n	8008e36 <__sflush_r+0xfe>
 8008e28:	89a3      	ldrh	r3, [r4, #12]
 8008e2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e2e:	81a3      	strh	r3, [r4, #12]
 8008e30:	f04f 30ff 	mov.w	r0, #4294967295
 8008e34:	e78e      	b.n	8008d54 <__sflush_r+0x1c>
 8008e36:	4407      	add	r7, r0
 8008e38:	eba8 0800 	sub.w	r8, r8, r0
 8008e3c:	e7e9      	b.n	8008e12 <__sflush_r+0xda>
 8008e3e:	bf00      	nop
 8008e40:	20400001 	.word	0x20400001

08008e44 <_fflush_r>:
 8008e44:	b538      	push	{r3, r4, r5, lr}
 8008e46:	690b      	ldr	r3, [r1, #16]
 8008e48:	4605      	mov	r5, r0
 8008e4a:	460c      	mov	r4, r1
 8008e4c:	b913      	cbnz	r3, 8008e54 <_fflush_r+0x10>
 8008e4e:	2500      	movs	r5, #0
 8008e50:	4628      	mov	r0, r5
 8008e52:	bd38      	pop	{r3, r4, r5, pc}
 8008e54:	b118      	cbz	r0, 8008e5e <_fflush_r+0x1a>
 8008e56:	6983      	ldr	r3, [r0, #24]
 8008e58:	b90b      	cbnz	r3, 8008e5e <_fflush_r+0x1a>
 8008e5a:	f000 f887 	bl	8008f6c <__sinit>
 8008e5e:	4b14      	ldr	r3, [pc, #80]	; (8008eb0 <_fflush_r+0x6c>)
 8008e60:	429c      	cmp	r4, r3
 8008e62:	d11b      	bne.n	8008e9c <_fflush_r+0x58>
 8008e64:	686c      	ldr	r4, [r5, #4]
 8008e66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d0ef      	beq.n	8008e4e <_fflush_r+0xa>
 8008e6e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008e70:	07d0      	lsls	r0, r2, #31
 8008e72:	d404      	bmi.n	8008e7e <_fflush_r+0x3a>
 8008e74:	0599      	lsls	r1, r3, #22
 8008e76:	d402      	bmi.n	8008e7e <_fflush_r+0x3a>
 8008e78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e7a:	f000 f91a 	bl	80090b2 <__retarget_lock_acquire_recursive>
 8008e7e:	4628      	mov	r0, r5
 8008e80:	4621      	mov	r1, r4
 8008e82:	f7ff ff59 	bl	8008d38 <__sflush_r>
 8008e86:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e88:	07da      	lsls	r2, r3, #31
 8008e8a:	4605      	mov	r5, r0
 8008e8c:	d4e0      	bmi.n	8008e50 <_fflush_r+0xc>
 8008e8e:	89a3      	ldrh	r3, [r4, #12]
 8008e90:	059b      	lsls	r3, r3, #22
 8008e92:	d4dd      	bmi.n	8008e50 <_fflush_r+0xc>
 8008e94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e96:	f000 f90d 	bl	80090b4 <__retarget_lock_release_recursive>
 8008e9a:	e7d9      	b.n	8008e50 <_fflush_r+0xc>
 8008e9c:	4b05      	ldr	r3, [pc, #20]	; (8008eb4 <_fflush_r+0x70>)
 8008e9e:	429c      	cmp	r4, r3
 8008ea0:	d101      	bne.n	8008ea6 <_fflush_r+0x62>
 8008ea2:	68ac      	ldr	r4, [r5, #8]
 8008ea4:	e7df      	b.n	8008e66 <_fflush_r+0x22>
 8008ea6:	4b04      	ldr	r3, [pc, #16]	; (8008eb8 <_fflush_r+0x74>)
 8008ea8:	429c      	cmp	r4, r3
 8008eaa:	bf08      	it	eq
 8008eac:	68ec      	ldreq	r4, [r5, #12]
 8008eae:	e7da      	b.n	8008e66 <_fflush_r+0x22>
 8008eb0:	0800b2bc 	.word	0x0800b2bc
 8008eb4:	0800b2dc 	.word	0x0800b2dc
 8008eb8:	0800b29c 	.word	0x0800b29c

08008ebc <std>:
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	b510      	push	{r4, lr}
 8008ec0:	4604      	mov	r4, r0
 8008ec2:	e9c0 3300 	strd	r3, r3, [r0]
 8008ec6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008eca:	6083      	str	r3, [r0, #8]
 8008ecc:	8181      	strh	r1, [r0, #12]
 8008ece:	6643      	str	r3, [r0, #100]	; 0x64
 8008ed0:	81c2      	strh	r2, [r0, #14]
 8008ed2:	6183      	str	r3, [r0, #24]
 8008ed4:	4619      	mov	r1, r3
 8008ed6:	2208      	movs	r2, #8
 8008ed8:	305c      	adds	r0, #92	; 0x5c
 8008eda:	f7fd ffa5 	bl	8006e28 <memset>
 8008ede:	4b05      	ldr	r3, [pc, #20]	; (8008ef4 <std+0x38>)
 8008ee0:	6263      	str	r3, [r4, #36]	; 0x24
 8008ee2:	4b05      	ldr	r3, [pc, #20]	; (8008ef8 <std+0x3c>)
 8008ee4:	62a3      	str	r3, [r4, #40]	; 0x28
 8008ee6:	4b05      	ldr	r3, [pc, #20]	; (8008efc <std+0x40>)
 8008ee8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008eea:	4b05      	ldr	r3, [pc, #20]	; (8008f00 <std+0x44>)
 8008eec:	6224      	str	r4, [r4, #32]
 8008eee:	6323      	str	r3, [r4, #48]	; 0x30
 8008ef0:	bd10      	pop	{r4, pc}
 8008ef2:	bf00      	nop
 8008ef4:	08009959 	.word	0x08009959
 8008ef8:	0800997b 	.word	0x0800997b
 8008efc:	080099b3 	.word	0x080099b3
 8008f00:	080099d7 	.word	0x080099d7

08008f04 <_cleanup_r>:
 8008f04:	4901      	ldr	r1, [pc, #4]	; (8008f0c <_cleanup_r+0x8>)
 8008f06:	f000 b8af 	b.w	8009068 <_fwalk_reent>
 8008f0a:	bf00      	nop
 8008f0c:	08008e45 	.word	0x08008e45

08008f10 <__sfmoreglue>:
 8008f10:	b570      	push	{r4, r5, r6, lr}
 8008f12:	1e4a      	subs	r2, r1, #1
 8008f14:	2568      	movs	r5, #104	; 0x68
 8008f16:	4355      	muls	r5, r2
 8008f18:	460e      	mov	r6, r1
 8008f1a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008f1e:	f7fd ffdb 	bl	8006ed8 <_malloc_r>
 8008f22:	4604      	mov	r4, r0
 8008f24:	b140      	cbz	r0, 8008f38 <__sfmoreglue+0x28>
 8008f26:	2100      	movs	r1, #0
 8008f28:	e9c0 1600 	strd	r1, r6, [r0]
 8008f2c:	300c      	adds	r0, #12
 8008f2e:	60a0      	str	r0, [r4, #8]
 8008f30:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008f34:	f7fd ff78 	bl	8006e28 <memset>
 8008f38:	4620      	mov	r0, r4
 8008f3a:	bd70      	pop	{r4, r5, r6, pc}

08008f3c <__sfp_lock_acquire>:
 8008f3c:	4801      	ldr	r0, [pc, #4]	; (8008f44 <__sfp_lock_acquire+0x8>)
 8008f3e:	f000 b8b8 	b.w	80090b2 <__retarget_lock_acquire_recursive>
 8008f42:	bf00      	nop
 8008f44:	20000b7c 	.word	0x20000b7c

08008f48 <__sfp_lock_release>:
 8008f48:	4801      	ldr	r0, [pc, #4]	; (8008f50 <__sfp_lock_release+0x8>)
 8008f4a:	f000 b8b3 	b.w	80090b4 <__retarget_lock_release_recursive>
 8008f4e:	bf00      	nop
 8008f50:	20000b7c 	.word	0x20000b7c

08008f54 <__sinit_lock_acquire>:
 8008f54:	4801      	ldr	r0, [pc, #4]	; (8008f5c <__sinit_lock_acquire+0x8>)
 8008f56:	f000 b8ac 	b.w	80090b2 <__retarget_lock_acquire_recursive>
 8008f5a:	bf00      	nop
 8008f5c:	20000b77 	.word	0x20000b77

08008f60 <__sinit_lock_release>:
 8008f60:	4801      	ldr	r0, [pc, #4]	; (8008f68 <__sinit_lock_release+0x8>)
 8008f62:	f000 b8a7 	b.w	80090b4 <__retarget_lock_release_recursive>
 8008f66:	bf00      	nop
 8008f68:	20000b77 	.word	0x20000b77

08008f6c <__sinit>:
 8008f6c:	b510      	push	{r4, lr}
 8008f6e:	4604      	mov	r4, r0
 8008f70:	f7ff fff0 	bl	8008f54 <__sinit_lock_acquire>
 8008f74:	69a3      	ldr	r3, [r4, #24]
 8008f76:	b11b      	cbz	r3, 8008f80 <__sinit+0x14>
 8008f78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f7c:	f7ff bff0 	b.w	8008f60 <__sinit_lock_release>
 8008f80:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008f84:	6523      	str	r3, [r4, #80]	; 0x50
 8008f86:	4b13      	ldr	r3, [pc, #76]	; (8008fd4 <__sinit+0x68>)
 8008f88:	4a13      	ldr	r2, [pc, #76]	; (8008fd8 <__sinit+0x6c>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	62a2      	str	r2, [r4, #40]	; 0x28
 8008f8e:	42a3      	cmp	r3, r4
 8008f90:	bf04      	itt	eq
 8008f92:	2301      	moveq	r3, #1
 8008f94:	61a3      	streq	r3, [r4, #24]
 8008f96:	4620      	mov	r0, r4
 8008f98:	f000 f820 	bl	8008fdc <__sfp>
 8008f9c:	6060      	str	r0, [r4, #4]
 8008f9e:	4620      	mov	r0, r4
 8008fa0:	f000 f81c 	bl	8008fdc <__sfp>
 8008fa4:	60a0      	str	r0, [r4, #8]
 8008fa6:	4620      	mov	r0, r4
 8008fa8:	f000 f818 	bl	8008fdc <__sfp>
 8008fac:	2200      	movs	r2, #0
 8008fae:	60e0      	str	r0, [r4, #12]
 8008fb0:	2104      	movs	r1, #4
 8008fb2:	6860      	ldr	r0, [r4, #4]
 8008fb4:	f7ff ff82 	bl	8008ebc <std>
 8008fb8:	68a0      	ldr	r0, [r4, #8]
 8008fba:	2201      	movs	r2, #1
 8008fbc:	2109      	movs	r1, #9
 8008fbe:	f7ff ff7d 	bl	8008ebc <std>
 8008fc2:	68e0      	ldr	r0, [r4, #12]
 8008fc4:	2202      	movs	r2, #2
 8008fc6:	2112      	movs	r1, #18
 8008fc8:	f7ff ff78 	bl	8008ebc <std>
 8008fcc:	2301      	movs	r3, #1
 8008fce:	61a3      	str	r3, [r4, #24]
 8008fd0:	e7d2      	b.n	8008f78 <__sinit+0xc>
 8008fd2:	bf00      	nop
 8008fd4:	0800b160 	.word	0x0800b160
 8008fd8:	08008f05 	.word	0x08008f05

08008fdc <__sfp>:
 8008fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fde:	4607      	mov	r7, r0
 8008fe0:	f7ff ffac 	bl	8008f3c <__sfp_lock_acquire>
 8008fe4:	4b1e      	ldr	r3, [pc, #120]	; (8009060 <__sfp+0x84>)
 8008fe6:	681e      	ldr	r6, [r3, #0]
 8008fe8:	69b3      	ldr	r3, [r6, #24]
 8008fea:	b913      	cbnz	r3, 8008ff2 <__sfp+0x16>
 8008fec:	4630      	mov	r0, r6
 8008fee:	f7ff ffbd 	bl	8008f6c <__sinit>
 8008ff2:	3648      	adds	r6, #72	; 0x48
 8008ff4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008ff8:	3b01      	subs	r3, #1
 8008ffa:	d503      	bpl.n	8009004 <__sfp+0x28>
 8008ffc:	6833      	ldr	r3, [r6, #0]
 8008ffe:	b30b      	cbz	r3, 8009044 <__sfp+0x68>
 8009000:	6836      	ldr	r6, [r6, #0]
 8009002:	e7f7      	b.n	8008ff4 <__sfp+0x18>
 8009004:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009008:	b9d5      	cbnz	r5, 8009040 <__sfp+0x64>
 800900a:	4b16      	ldr	r3, [pc, #88]	; (8009064 <__sfp+0x88>)
 800900c:	60e3      	str	r3, [r4, #12]
 800900e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009012:	6665      	str	r5, [r4, #100]	; 0x64
 8009014:	f000 f84c 	bl	80090b0 <__retarget_lock_init_recursive>
 8009018:	f7ff ff96 	bl	8008f48 <__sfp_lock_release>
 800901c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009020:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009024:	6025      	str	r5, [r4, #0]
 8009026:	61a5      	str	r5, [r4, #24]
 8009028:	2208      	movs	r2, #8
 800902a:	4629      	mov	r1, r5
 800902c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009030:	f7fd fefa 	bl	8006e28 <memset>
 8009034:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009038:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800903c:	4620      	mov	r0, r4
 800903e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009040:	3468      	adds	r4, #104	; 0x68
 8009042:	e7d9      	b.n	8008ff8 <__sfp+0x1c>
 8009044:	2104      	movs	r1, #4
 8009046:	4638      	mov	r0, r7
 8009048:	f7ff ff62 	bl	8008f10 <__sfmoreglue>
 800904c:	4604      	mov	r4, r0
 800904e:	6030      	str	r0, [r6, #0]
 8009050:	2800      	cmp	r0, #0
 8009052:	d1d5      	bne.n	8009000 <__sfp+0x24>
 8009054:	f7ff ff78 	bl	8008f48 <__sfp_lock_release>
 8009058:	230c      	movs	r3, #12
 800905a:	603b      	str	r3, [r7, #0]
 800905c:	e7ee      	b.n	800903c <__sfp+0x60>
 800905e:	bf00      	nop
 8009060:	0800b160 	.word	0x0800b160
 8009064:	ffff0001 	.word	0xffff0001

08009068 <_fwalk_reent>:
 8009068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800906c:	4606      	mov	r6, r0
 800906e:	4688      	mov	r8, r1
 8009070:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009074:	2700      	movs	r7, #0
 8009076:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800907a:	f1b9 0901 	subs.w	r9, r9, #1
 800907e:	d505      	bpl.n	800908c <_fwalk_reent+0x24>
 8009080:	6824      	ldr	r4, [r4, #0]
 8009082:	2c00      	cmp	r4, #0
 8009084:	d1f7      	bne.n	8009076 <_fwalk_reent+0xe>
 8009086:	4638      	mov	r0, r7
 8009088:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800908c:	89ab      	ldrh	r3, [r5, #12]
 800908e:	2b01      	cmp	r3, #1
 8009090:	d907      	bls.n	80090a2 <_fwalk_reent+0x3a>
 8009092:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009096:	3301      	adds	r3, #1
 8009098:	d003      	beq.n	80090a2 <_fwalk_reent+0x3a>
 800909a:	4629      	mov	r1, r5
 800909c:	4630      	mov	r0, r6
 800909e:	47c0      	blx	r8
 80090a0:	4307      	orrs	r7, r0
 80090a2:	3568      	adds	r5, #104	; 0x68
 80090a4:	e7e9      	b.n	800907a <_fwalk_reent+0x12>
	...

080090a8 <_localeconv_r>:
 80090a8:	4800      	ldr	r0, [pc, #0]	; (80090ac <_localeconv_r+0x4>)
 80090aa:	4770      	bx	lr
 80090ac:	20000164 	.word	0x20000164

080090b0 <__retarget_lock_init_recursive>:
 80090b0:	4770      	bx	lr

080090b2 <__retarget_lock_acquire_recursive>:
 80090b2:	4770      	bx	lr

080090b4 <__retarget_lock_release_recursive>:
 80090b4:	4770      	bx	lr

080090b6 <__swhatbuf_r>:
 80090b6:	b570      	push	{r4, r5, r6, lr}
 80090b8:	460e      	mov	r6, r1
 80090ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090be:	2900      	cmp	r1, #0
 80090c0:	b096      	sub	sp, #88	; 0x58
 80090c2:	4614      	mov	r4, r2
 80090c4:	461d      	mov	r5, r3
 80090c6:	da07      	bge.n	80090d8 <__swhatbuf_r+0x22>
 80090c8:	2300      	movs	r3, #0
 80090ca:	602b      	str	r3, [r5, #0]
 80090cc:	89b3      	ldrh	r3, [r6, #12]
 80090ce:	061a      	lsls	r2, r3, #24
 80090d0:	d410      	bmi.n	80090f4 <__swhatbuf_r+0x3e>
 80090d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090d6:	e00e      	b.n	80090f6 <__swhatbuf_r+0x40>
 80090d8:	466a      	mov	r2, sp
 80090da:	f000 fca3 	bl	8009a24 <_fstat_r>
 80090de:	2800      	cmp	r0, #0
 80090e0:	dbf2      	blt.n	80090c8 <__swhatbuf_r+0x12>
 80090e2:	9a01      	ldr	r2, [sp, #4]
 80090e4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80090e8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80090ec:	425a      	negs	r2, r3
 80090ee:	415a      	adcs	r2, r3
 80090f0:	602a      	str	r2, [r5, #0]
 80090f2:	e7ee      	b.n	80090d2 <__swhatbuf_r+0x1c>
 80090f4:	2340      	movs	r3, #64	; 0x40
 80090f6:	2000      	movs	r0, #0
 80090f8:	6023      	str	r3, [r4, #0]
 80090fa:	b016      	add	sp, #88	; 0x58
 80090fc:	bd70      	pop	{r4, r5, r6, pc}
	...

08009100 <__smakebuf_r>:
 8009100:	898b      	ldrh	r3, [r1, #12]
 8009102:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009104:	079d      	lsls	r5, r3, #30
 8009106:	4606      	mov	r6, r0
 8009108:	460c      	mov	r4, r1
 800910a:	d507      	bpl.n	800911c <__smakebuf_r+0x1c>
 800910c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009110:	6023      	str	r3, [r4, #0]
 8009112:	6123      	str	r3, [r4, #16]
 8009114:	2301      	movs	r3, #1
 8009116:	6163      	str	r3, [r4, #20]
 8009118:	b002      	add	sp, #8
 800911a:	bd70      	pop	{r4, r5, r6, pc}
 800911c:	ab01      	add	r3, sp, #4
 800911e:	466a      	mov	r2, sp
 8009120:	f7ff ffc9 	bl	80090b6 <__swhatbuf_r>
 8009124:	9900      	ldr	r1, [sp, #0]
 8009126:	4605      	mov	r5, r0
 8009128:	4630      	mov	r0, r6
 800912a:	f7fd fed5 	bl	8006ed8 <_malloc_r>
 800912e:	b948      	cbnz	r0, 8009144 <__smakebuf_r+0x44>
 8009130:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009134:	059a      	lsls	r2, r3, #22
 8009136:	d4ef      	bmi.n	8009118 <__smakebuf_r+0x18>
 8009138:	f023 0303 	bic.w	r3, r3, #3
 800913c:	f043 0302 	orr.w	r3, r3, #2
 8009140:	81a3      	strh	r3, [r4, #12]
 8009142:	e7e3      	b.n	800910c <__smakebuf_r+0xc>
 8009144:	4b0d      	ldr	r3, [pc, #52]	; (800917c <__smakebuf_r+0x7c>)
 8009146:	62b3      	str	r3, [r6, #40]	; 0x28
 8009148:	89a3      	ldrh	r3, [r4, #12]
 800914a:	6020      	str	r0, [r4, #0]
 800914c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009150:	81a3      	strh	r3, [r4, #12]
 8009152:	9b00      	ldr	r3, [sp, #0]
 8009154:	6163      	str	r3, [r4, #20]
 8009156:	9b01      	ldr	r3, [sp, #4]
 8009158:	6120      	str	r0, [r4, #16]
 800915a:	b15b      	cbz	r3, 8009174 <__smakebuf_r+0x74>
 800915c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009160:	4630      	mov	r0, r6
 8009162:	f000 fc71 	bl	8009a48 <_isatty_r>
 8009166:	b128      	cbz	r0, 8009174 <__smakebuf_r+0x74>
 8009168:	89a3      	ldrh	r3, [r4, #12]
 800916a:	f023 0303 	bic.w	r3, r3, #3
 800916e:	f043 0301 	orr.w	r3, r3, #1
 8009172:	81a3      	strh	r3, [r4, #12]
 8009174:	89a0      	ldrh	r0, [r4, #12]
 8009176:	4305      	orrs	r5, r0
 8009178:	81a5      	strh	r5, [r4, #12]
 800917a:	e7cd      	b.n	8009118 <__smakebuf_r+0x18>
 800917c:	08008f05 	.word	0x08008f05

08009180 <memcpy>:
 8009180:	440a      	add	r2, r1
 8009182:	4291      	cmp	r1, r2
 8009184:	f100 33ff 	add.w	r3, r0, #4294967295
 8009188:	d100      	bne.n	800918c <memcpy+0xc>
 800918a:	4770      	bx	lr
 800918c:	b510      	push	{r4, lr}
 800918e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009192:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009196:	4291      	cmp	r1, r2
 8009198:	d1f9      	bne.n	800918e <memcpy+0xe>
 800919a:	bd10      	pop	{r4, pc}

0800919c <__malloc_lock>:
 800919c:	4801      	ldr	r0, [pc, #4]	; (80091a4 <__malloc_lock+0x8>)
 800919e:	f7ff bf88 	b.w	80090b2 <__retarget_lock_acquire_recursive>
 80091a2:	bf00      	nop
 80091a4:	20000b78 	.word	0x20000b78

080091a8 <__malloc_unlock>:
 80091a8:	4801      	ldr	r0, [pc, #4]	; (80091b0 <__malloc_unlock+0x8>)
 80091aa:	f7ff bf83 	b.w	80090b4 <__retarget_lock_release_recursive>
 80091ae:	bf00      	nop
 80091b0:	20000b78 	.word	0x20000b78

080091b4 <_Balloc>:
 80091b4:	b570      	push	{r4, r5, r6, lr}
 80091b6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80091b8:	4604      	mov	r4, r0
 80091ba:	460d      	mov	r5, r1
 80091bc:	b976      	cbnz	r6, 80091dc <_Balloc+0x28>
 80091be:	2010      	movs	r0, #16
 80091c0:	f7fd fe2a 	bl	8006e18 <malloc>
 80091c4:	4602      	mov	r2, r0
 80091c6:	6260      	str	r0, [r4, #36]	; 0x24
 80091c8:	b920      	cbnz	r0, 80091d4 <_Balloc+0x20>
 80091ca:	4b18      	ldr	r3, [pc, #96]	; (800922c <_Balloc+0x78>)
 80091cc:	4818      	ldr	r0, [pc, #96]	; (8009230 <_Balloc+0x7c>)
 80091ce:	2166      	movs	r1, #102	; 0x66
 80091d0:	f7fd fdc8 	bl	8006d64 <__assert_func>
 80091d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80091d8:	6006      	str	r6, [r0, #0]
 80091da:	60c6      	str	r6, [r0, #12]
 80091dc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80091de:	68f3      	ldr	r3, [r6, #12]
 80091e0:	b183      	cbz	r3, 8009204 <_Balloc+0x50>
 80091e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091e4:	68db      	ldr	r3, [r3, #12]
 80091e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80091ea:	b9b8      	cbnz	r0, 800921c <_Balloc+0x68>
 80091ec:	2101      	movs	r1, #1
 80091ee:	fa01 f605 	lsl.w	r6, r1, r5
 80091f2:	1d72      	adds	r2, r6, #5
 80091f4:	0092      	lsls	r2, r2, #2
 80091f6:	4620      	mov	r0, r4
 80091f8:	f000 fb5a 	bl	80098b0 <_calloc_r>
 80091fc:	b160      	cbz	r0, 8009218 <_Balloc+0x64>
 80091fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009202:	e00e      	b.n	8009222 <_Balloc+0x6e>
 8009204:	2221      	movs	r2, #33	; 0x21
 8009206:	2104      	movs	r1, #4
 8009208:	4620      	mov	r0, r4
 800920a:	f000 fb51 	bl	80098b0 <_calloc_r>
 800920e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009210:	60f0      	str	r0, [r6, #12]
 8009212:	68db      	ldr	r3, [r3, #12]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d1e4      	bne.n	80091e2 <_Balloc+0x2e>
 8009218:	2000      	movs	r0, #0
 800921a:	bd70      	pop	{r4, r5, r6, pc}
 800921c:	6802      	ldr	r2, [r0, #0]
 800921e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009222:	2300      	movs	r3, #0
 8009224:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009228:	e7f7      	b.n	800921a <_Balloc+0x66>
 800922a:	bf00      	nop
 800922c:	0800b1a9 	.word	0x0800b1a9
 8009230:	0800b2fc 	.word	0x0800b2fc

08009234 <_Bfree>:
 8009234:	b570      	push	{r4, r5, r6, lr}
 8009236:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009238:	4605      	mov	r5, r0
 800923a:	460c      	mov	r4, r1
 800923c:	b976      	cbnz	r6, 800925c <_Bfree+0x28>
 800923e:	2010      	movs	r0, #16
 8009240:	f7fd fdea 	bl	8006e18 <malloc>
 8009244:	4602      	mov	r2, r0
 8009246:	6268      	str	r0, [r5, #36]	; 0x24
 8009248:	b920      	cbnz	r0, 8009254 <_Bfree+0x20>
 800924a:	4b09      	ldr	r3, [pc, #36]	; (8009270 <_Bfree+0x3c>)
 800924c:	4809      	ldr	r0, [pc, #36]	; (8009274 <_Bfree+0x40>)
 800924e:	218a      	movs	r1, #138	; 0x8a
 8009250:	f7fd fd88 	bl	8006d64 <__assert_func>
 8009254:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009258:	6006      	str	r6, [r0, #0]
 800925a:	60c6      	str	r6, [r0, #12]
 800925c:	b13c      	cbz	r4, 800926e <_Bfree+0x3a>
 800925e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009260:	6862      	ldr	r2, [r4, #4]
 8009262:	68db      	ldr	r3, [r3, #12]
 8009264:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009268:	6021      	str	r1, [r4, #0]
 800926a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800926e:	bd70      	pop	{r4, r5, r6, pc}
 8009270:	0800b1a9 	.word	0x0800b1a9
 8009274:	0800b2fc 	.word	0x0800b2fc

08009278 <__multadd>:
 8009278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800927c:	690e      	ldr	r6, [r1, #16]
 800927e:	4607      	mov	r7, r0
 8009280:	4698      	mov	r8, r3
 8009282:	460c      	mov	r4, r1
 8009284:	f101 0014 	add.w	r0, r1, #20
 8009288:	2300      	movs	r3, #0
 800928a:	6805      	ldr	r5, [r0, #0]
 800928c:	b2a9      	uxth	r1, r5
 800928e:	fb02 8101 	mla	r1, r2, r1, r8
 8009292:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009296:	0c2d      	lsrs	r5, r5, #16
 8009298:	fb02 c505 	mla	r5, r2, r5, ip
 800929c:	b289      	uxth	r1, r1
 800929e:	3301      	adds	r3, #1
 80092a0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80092a4:	429e      	cmp	r6, r3
 80092a6:	f840 1b04 	str.w	r1, [r0], #4
 80092aa:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80092ae:	dcec      	bgt.n	800928a <__multadd+0x12>
 80092b0:	f1b8 0f00 	cmp.w	r8, #0
 80092b4:	d022      	beq.n	80092fc <__multadd+0x84>
 80092b6:	68a3      	ldr	r3, [r4, #8]
 80092b8:	42b3      	cmp	r3, r6
 80092ba:	dc19      	bgt.n	80092f0 <__multadd+0x78>
 80092bc:	6861      	ldr	r1, [r4, #4]
 80092be:	4638      	mov	r0, r7
 80092c0:	3101      	adds	r1, #1
 80092c2:	f7ff ff77 	bl	80091b4 <_Balloc>
 80092c6:	4605      	mov	r5, r0
 80092c8:	b928      	cbnz	r0, 80092d6 <__multadd+0x5e>
 80092ca:	4602      	mov	r2, r0
 80092cc:	4b0d      	ldr	r3, [pc, #52]	; (8009304 <__multadd+0x8c>)
 80092ce:	480e      	ldr	r0, [pc, #56]	; (8009308 <__multadd+0x90>)
 80092d0:	21b5      	movs	r1, #181	; 0xb5
 80092d2:	f7fd fd47 	bl	8006d64 <__assert_func>
 80092d6:	6922      	ldr	r2, [r4, #16]
 80092d8:	3202      	adds	r2, #2
 80092da:	f104 010c 	add.w	r1, r4, #12
 80092de:	0092      	lsls	r2, r2, #2
 80092e0:	300c      	adds	r0, #12
 80092e2:	f7ff ff4d 	bl	8009180 <memcpy>
 80092e6:	4621      	mov	r1, r4
 80092e8:	4638      	mov	r0, r7
 80092ea:	f7ff ffa3 	bl	8009234 <_Bfree>
 80092ee:	462c      	mov	r4, r5
 80092f0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80092f4:	3601      	adds	r6, #1
 80092f6:	f8c3 8014 	str.w	r8, [r3, #20]
 80092fa:	6126      	str	r6, [r4, #16]
 80092fc:	4620      	mov	r0, r4
 80092fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009302:	bf00      	nop
 8009304:	0800b28b 	.word	0x0800b28b
 8009308:	0800b2fc 	.word	0x0800b2fc

0800930c <__hi0bits>:
 800930c:	0c03      	lsrs	r3, r0, #16
 800930e:	041b      	lsls	r3, r3, #16
 8009310:	b9d3      	cbnz	r3, 8009348 <__hi0bits+0x3c>
 8009312:	0400      	lsls	r0, r0, #16
 8009314:	2310      	movs	r3, #16
 8009316:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800931a:	bf04      	itt	eq
 800931c:	0200      	lsleq	r0, r0, #8
 800931e:	3308      	addeq	r3, #8
 8009320:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009324:	bf04      	itt	eq
 8009326:	0100      	lsleq	r0, r0, #4
 8009328:	3304      	addeq	r3, #4
 800932a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800932e:	bf04      	itt	eq
 8009330:	0080      	lsleq	r0, r0, #2
 8009332:	3302      	addeq	r3, #2
 8009334:	2800      	cmp	r0, #0
 8009336:	db05      	blt.n	8009344 <__hi0bits+0x38>
 8009338:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800933c:	f103 0301 	add.w	r3, r3, #1
 8009340:	bf08      	it	eq
 8009342:	2320      	moveq	r3, #32
 8009344:	4618      	mov	r0, r3
 8009346:	4770      	bx	lr
 8009348:	2300      	movs	r3, #0
 800934a:	e7e4      	b.n	8009316 <__hi0bits+0xa>

0800934c <__lo0bits>:
 800934c:	6803      	ldr	r3, [r0, #0]
 800934e:	f013 0207 	ands.w	r2, r3, #7
 8009352:	4601      	mov	r1, r0
 8009354:	d00b      	beq.n	800936e <__lo0bits+0x22>
 8009356:	07da      	lsls	r2, r3, #31
 8009358:	d424      	bmi.n	80093a4 <__lo0bits+0x58>
 800935a:	0798      	lsls	r0, r3, #30
 800935c:	bf49      	itett	mi
 800935e:	085b      	lsrmi	r3, r3, #1
 8009360:	089b      	lsrpl	r3, r3, #2
 8009362:	2001      	movmi	r0, #1
 8009364:	600b      	strmi	r3, [r1, #0]
 8009366:	bf5c      	itt	pl
 8009368:	600b      	strpl	r3, [r1, #0]
 800936a:	2002      	movpl	r0, #2
 800936c:	4770      	bx	lr
 800936e:	b298      	uxth	r0, r3
 8009370:	b9b0      	cbnz	r0, 80093a0 <__lo0bits+0x54>
 8009372:	0c1b      	lsrs	r3, r3, #16
 8009374:	2010      	movs	r0, #16
 8009376:	f013 0fff 	tst.w	r3, #255	; 0xff
 800937a:	bf04      	itt	eq
 800937c:	0a1b      	lsreq	r3, r3, #8
 800937e:	3008      	addeq	r0, #8
 8009380:	071a      	lsls	r2, r3, #28
 8009382:	bf04      	itt	eq
 8009384:	091b      	lsreq	r3, r3, #4
 8009386:	3004      	addeq	r0, #4
 8009388:	079a      	lsls	r2, r3, #30
 800938a:	bf04      	itt	eq
 800938c:	089b      	lsreq	r3, r3, #2
 800938e:	3002      	addeq	r0, #2
 8009390:	07da      	lsls	r2, r3, #31
 8009392:	d403      	bmi.n	800939c <__lo0bits+0x50>
 8009394:	085b      	lsrs	r3, r3, #1
 8009396:	f100 0001 	add.w	r0, r0, #1
 800939a:	d005      	beq.n	80093a8 <__lo0bits+0x5c>
 800939c:	600b      	str	r3, [r1, #0]
 800939e:	4770      	bx	lr
 80093a0:	4610      	mov	r0, r2
 80093a2:	e7e8      	b.n	8009376 <__lo0bits+0x2a>
 80093a4:	2000      	movs	r0, #0
 80093a6:	4770      	bx	lr
 80093a8:	2020      	movs	r0, #32
 80093aa:	4770      	bx	lr

080093ac <__i2b>:
 80093ac:	b510      	push	{r4, lr}
 80093ae:	460c      	mov	r4, r1
 80093b0:	2101      	movs	r1, #1
 80093b2:	f7ff feff 	bl	80091b4 <_Balloc>
 80093b6:	4602      	mov	r2, r0
 80093b8:	b928      	cbnz	r0, 80093c6 <__i2b+0x1a>
 80093ba:	4b05      	ldr	r3, [pc, #20]	; (80093d0 <__i2b+0x24>)
 80093bc:	4805      	ldr	r0, [pc, #20]	; (80093d4 <__i2b+0x28>)
 80093be:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80093c2:	f7fd fccf 	bl	8006d64 <__assert_func>
 80093c6:	2301      	movs	r3, #1
 80093c8:	6144      	str	r4, [r0, #20]
 80093ca:	6103      	str	r3, [r0, #16]
 80093cc:	bd10      	pop	{r4, pc}
 80093ce:	bf00      	nop
 80093d0:	0800b28b 	.word	0x0800b28b
 80093d4:	0800b2fc 	.word	0x0800b2fc

080093d8 <__multiply>:
 80093d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093dc:	4614      	mov	r4, r2
 80093de:	690a      	ldr	r2, [r1, #16]
 80093e0:	6923      	ldr	r3, [r4, #16]
 80093e2:	429a      	cmp	r2, r3
 80093e4:	bfb8      	it	lt
 80093e6:	460b      	movlt	r3, r1
 80093e8:	460d      	mov	r5, r1
 80093ea:	bfbc      	itt	lt
 80093ec:	4625      	movlt	r5, r4
 80093ee:	461c      	movlt	r4, r3
 80093f0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80093f4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80093f8:	68ab      	ldr	r3, [r5, #8]
 80093fa:	6869      	ldr	r1, [r5, #4]
 80093fc:	eb0a 0709 	add.w	r7, sl, r9
 8009400:	42bb      	cmp	r3, r7
 8009402:	b085      	sub	sp, #20
 8009404:	bfb8      	it	lt
 8009406:	3101      	addlt	r1, #1
 8009408:	f7ff fed4 	bl	80091b4 <_Balloc>
 800940c:	b930      	cbnz	r0, 800941c <__multiply+0x44>
 800940e:	4602      	mov	r2, r0
 8009410:	4b42      	ldr	r3, [pc, #264]	; (800951c <__multiply+0x144>)
 8009412:	4843      	ldr	r0, [pc, #268]	; (8009520 <__multiply+0x148>)
 8009414:	f240 115d 	movw	r1, #349	; 0x15d
 8009418:	f7fd fca4 	bl	8006d64 <__assert_func>
 800941c:	f100 0614 	add.w	r6, r0, #20
 8009420:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009424:	4633      	mov	r3, r6
 8009426:	2200      	movs	r2, #0
 8009428:	4543      	cmp	r3, r8
 800942a:	d31e      	bcc.n	800946a <__multiply+0x92>
 800942c:	f105 0c14 	add.w	ip, r5, #20
 8009430:	f104 0314 	add.w	r3, r4, #20
 8009434:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009438:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800943c:	9202      	str	r2, [sp, #8]
 800943e:	ebac 0205 	sub.w	r2, ip, r5
 8009442:	3a15      	subs	r2, #21
 8009444:	f022 0203 	bic.w	r2, r2, #3
 8009448:	3204      	adds	r2, #4
 800944a:	f105 0115 	add.w	r1, r5, #21
 800944e:	458c      	cmp	ip, r1
 8009450:	bf38      	it	cc
 8009452:	2204      	movcc	r2, #4
 8009454:	9201      	str	r2, [sp, #4]
 8009456:	9a02      	ldr	r2, [sp, #8]
 8009458:	9303      	str	r3, [sp, #12]
 800945a:	429a      	cmp	r2, r3
 800945c:	d808      	bhi.n	8009470 <__multiply+0x98>
 800945e:	2f00      	cmp	r7, #0
 8009460:	dc55      	bgt.n	800950e <__multiply+0x136>
 8009462:	6107      	str	r7, [r0, #16]
 8009464:	b005      	add	sp, #20
 8009466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800946a:	f843 2b04 	str.w	r2, [r3], #4
 800946e:	e7db      	b.n	8009428 <__multiply+0x50>
 8009470:	f8b3 a000 	ldrh.w	sl, [r3]
 8009474:	f1ba 0f00 	cmp.w	sl, #0
 8009478:	d020      	beq.n	80094bc <__multiply+0xe4>
 800947a:	f105 0e14 	add.w	lr, r5, #20
 800947e:	46b1      	mov	r9, r6
 8009480:	2200      	movs	r2, #0
 8009482:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009486:	f8d9 b000 	ldr.w	fp, [r9]
 800948a:	b2a1      	uxth	r1, r4
 800948c:	fa1f fb8b 	uxth.w	fp, fp
 8009490:	fb0a b101 	mla	r1, sl, r1, fp
 8009494:	4411      	add	r1, r2
 8009496:	f8d9 2000 	ldr.w	r2, [r9]
 800949a:	0c24      	lsrs	r4, r4, #16
 800949c:	0c12      	lsrs	r2, r2, #16
 800949e:	fb0a 2404 	mla	r4, sl, r4, r2
 80094a2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80094a6:	b289      	uxth	r1, r1
 80094a8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80094ac:	45f4      	cmp	ip, lr
 80094ae:	f849 1b04 	str.w	r1, [r9], #4
 80094b2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80094b6:	d8e4      	bhi.n	8009482 <__multiply+0xaa>
 80094b8:	9901      	ldr	r1, [sp, #4]
 80094ba:	5072      	str	r2, [r6, r1]
 80094bc:	9a03      	ldr	r2, [sp, #12]
 80094be:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80094c2:	3304      	adds	r3, #4
 80094c4:	f1b9 0f00 	cmp.w	r9, #0
 80094c8:	d01f      	beq.n	800950a <__multiply+0x132>
 80094ca:	6834      	ldr	r4, [r6, #0]
 80094cc:	f105 0114 	add.w	r1, r5, #20
 80094d0:	46b6      	mov	lr, r6
 80094d2:	f04f 0a00 	mov.w	sl, #0
 80094d6:	880a      	ldrh	r2, [r1, #0]
 80094d8:	f8be b002 	ldrh.w	fp, [lr, #2]
 80094dc:	fb09 b202 	mla	r2, r9, r2, fp
 80094e0:	4492      	add	sl, r2
 80094e2:	b2a4      	uxth	r4, r4
 80094e4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80094e8:	f84e 4b04 	str.w	r4, [lr], #4
 80094ec:	f851 4b04 	ldr.w	r4, [r1], #4
 80094f0:	f8be 2000 	ldrh.w	r2, [lr]
 80094f4:	0c24      	lsrs	r4, r4, #16
 80094f6:	fb09 2404 	mla	r4, r9, r4, r2
 80094fa:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80094fe:	458c      	cmp	ip, r1
 8009500:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009504:	d8e7      	bhi.n	80094d6 <__multiply+0xfe>
 8009506:	9a01      	ldr	r2, [sp, #4]
 8009508:	50b4      	str	r4, [r6, r2]
 800950a:	3604      	adds	r6, #4
 800950c:	e7a3      	b.n	8009456 <__multiply+0x7e>
 800950e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009512:	2b00      	cmp	r3, #0
 8009514:	d1a5      	bne.n	8009462 <__multiply+0x8a>
 8009516:	3f01      	subs	r7, #1
 8009518:	e7a1      	b.n	800945e <__multiply+0x86>
 800951a:	bf00      	nop
 800951c:	0800b28b 	.word	0x0800b28b
 8009520:	0800b2fc 	.word	0x0800b2fc

08009524 <__pow5mult>:
 8009524:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009528:	4615      	mov	r5, r2
 800952a:	f012 0203 	ands.w	r2, r2, #3
 800952e:	4606      	mov	r6, r0
 8009530:	460f      	mov	r7, r1
 8009532:	d007      	beq.n	8009544 <__pow5mult+0x20>
 8009534:	4c25      	ldr	r4, [pc, #148]	; (80095cc <__pow5mult+0xa8>)
 8009536:	3a01      	subs	r2, #1
 8009538:	2300      	movs	r3, #0
 800953a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800953e:	f7ff fe9b 	bl	8009278 <__multadd>
 8009542:	4607      	mov	r7, r0
 8009544:	10ad      	asrs	r5, r5, #2
 8009546:	d03d      	beq.n	80095c4 <__pow5mult+0xa0>
 8009548:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800954a:	b97c      	cbnz	r4, 800956c <__pow5mult+0x48>
 800954c:	2010      	movs	r0, #16
 800954e:	f7fd fc63 	bl	8006e18 <malloc>
 8009552:	4602      	mov	r2, r0
 8009554:	6270      	str	r0, [r6, #36]	; 0x24
 8009556:	b928      	cbnz	r0, 8009564 <__pow5mult+0x40>
 8009558:	4b1d      	ldr	r3, [pc, #116]	; (80095d0 <__pow5mult+0xac>)
 800955a:	481e      	ldr	r0, [pc, #120]	; (80095d4 <__pow5mult+0xb0>)
 800955c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009560:	f7fd fc00 	bl	8006d64 <__assert_func>
 8009564:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009568:	6004      	str	r4, [r0, #0]
 800956a:	60c4      	str	r4, [r0, #12]
 800956c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009570:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009574:	b94c      	cbnz	r4, 800958a <__pow5mult+0x66>
 8009576:	f240 2171 	movw	r1, #625	; 0x271
 800957a:	4630      	mov	r0, r6
 800957c:	f7ff ff16 	bl	80093ac <__i2b>
 8009580:	2300      	movs	r3, #0
 8009582:	f8c8 0008 	str.w	r0, [r8, #8]
 8009586:	4604      	mov	r4, r0
 8009588:	6003      	str	r3, [r0, #0]
 800958a:	f04f 0900 	mov.w	r9, #0
 800958e:	07eb      	lsls	r3, r5, #31
 8009590:	d50a      	bpl.n	80095a8 <__pow5mult+0x84>
 8009592:	4639      	mov	r1, r7
 8009594:	4622      	mov	r2, r4
 8009596:	4630      	mov	r0, r6
 8009598:	f7ff ff1e 	bl	80093d8 <__multiply>
 800959c:	4639      	mov	r1, r7
 800959e:	4680      	mov	r8, r0
 80095a0:	4630      	mov	r0, r6
 80095a2:	f7ff fe47 	bl	8009234 <_Bfree>
 80095a6:	4647      	mov	r7, r8
 80095a8:	106d      	asrs	r5, r5, #1
 80095aa:	d00b      	beq.n	80095c4 <__pow5mult+0xa0>
 80095ac:	6820      	ldr	r0, [r4, #0]
 80095ae:	b938      	cbnz	r0, 80095c0 <__pow5mult+0x9c>
 80095b0:	4622      	mov	r2, r4
 80095b2:	4621      	mov	r1, r4
 80095b4:	4630      	mov	r0, r6
 80095b6:	f7ff ff0f 	bl	80093d8 <__multiply>
 80095ba:	6020      	str	r0, [r4, #0]
 80095bc:	f8c0 9000 	str.w	r9, [r0]
 80095c0:	4604      	mov	r4, r0
 80095c2:	e7e4      	b.n	800958e <__pow5mult+0x6a>
 80095c4:	4638      	mov	r0, r7
 80095c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095ca:	bf00      	nop
 80095cc:	0800b450 	.word	0x0800b450
 80095d0:	0800b1a9 	.word	0x0800b1a9
 80095d4:	0800b2fc 	.word	0x0800b2fc

080095d8 <__lshift>:
 80095d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095dc:	460c      	mov	r4, r1
 80095de:	6849      	ldr	r1, [r1, #4]
 80095e0:	6923      	ldr	r3, [r4, #16]
 80095e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80095e6:	68a3      	ldr	r3, [r4, #8]
 80095e8:	4607      	mov	r7, r0
 80095ea:	4691      	mov	r9, r2
 80095ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80095f0:	f108 0601 	add.w	r6, r8, #1
 80095f4:	42b3      	cmp	r3, r6
 80095f6:	db0b      	blt.n	8009610 <__lshift+0x38>
 80095f8:	4638      	mov	r0, r7
 80095fa:	f7ff fddb 	bl	80091b4 <_Balloc>
 80095fe:	4605      	mov	r5, r0
 8009600:	b948      	cbnz	r0, 8009616 <__lshift+0x3e>
 8009602:	4602      	mov	r2, r0
 8009604:	4b28      	ldr	r3, [pc, #160]	; (80096a8 <__lshift+0xd0>)
 8009606:	4829      	ldr	r0, [pc, #164]	; (80096ac <__lshift+0xd4>)
 8009608:	f240 11d9 	movw	r1, #473	; 0x1d9
 800960c:	f7fd fbaa 	bl	8006d64 <__assert_func>
 8009610:	3101      	adds	r1, #1
 8009612:	005b      	lsls	r3, r3, #1
 8009614:	e7ee      	b.n	80095f4 <__lshift+0x1c>
 8009616:	2300      	movs	r3, #0
 8009618:	f100 0114 	add.w	r1, r0, #20
 800961c:	f100 0210 	add.w	r2, r0, #16
 8009620:	4618      	mov	r0, r3
 8009622:	4553      	cmp	r3, sl
 8009624:	db33      	blt.n	800968e <__lshift+0xb6>
 8009626:	6920      	ldr	r0, [r4, #16]
 8009628:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800962c:	f104 0314 	add.w	r3, r4, #20
 8009630:	f019 091f 	ands.w	r9, r9, #31
 8009634:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009638:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800963c:	d02b      	beq.n	8009696 <__lshift+0xbe>
 800963e:	f1c9 0e20 	rsb	lr, r9, #32
 8009642:	468a      	mov	sl, r1
 8009644:	2200      	movs	r2, #0
 8009646:	6818      	ldr	r0, [r3, #0]
 8009648:	fa00 f009 	lsl.w	r0, r0, r9
 800964c:	4302      	orrs	r2, r0
 800964e:	f84a 2b04 	str.w	r2, [sl], #4
 8009652:	f853 2b04 	ldr.w	r2, [r3], #4
 8009656:	459c      	cmp	ip, r3
 8009658:	fa22 f20e 	lsr.w	r2, r2, lr
 800965c:	d8f3      	bhi.n	8009646 <__lshift+0x6e>
 800965e:	ebac 0304 	sub.w	r3, ip, r4
 8009662:	3b15      	subs	r3, #21
 8009664:	f023 0303 	bic.w	r3, r3, #3
 8009668:	3304      	adds	r3, #4
 800966a:	f104 0015 	add.w	r0, r4, #21
 800966e:	4584      	cmp	ip, r0
 8009670:	bf38      	it	cc
 8009672:	2304      	movcc	r3, #4
 8009674:	50ca      	str	r2, [r1, r3]
 8009676:	b10a      	cbz	r2, 800967c <__lshift+0xa4>
 8009678:	f108 0602 	add.w	r6, r8, #2
 800967c:	3e01      	subs	r6, #1
 800967e:	4638      	mov	r0, r7
 8009680:	612e      	str	r6, [r5, #16]
 8009682:	4621      	mov	r1, r4
 8009684:	f7ff fdd6 	bl	8009234 <_Bfree>
 8009688:	4628      	mov	r0, r5
 800968a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800968e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009692:	3301      	adds	r3, #1
 8009694:	e7c5      	b.n	8009622 <__lshift+0x4a>
 8009696:	3904      	subs	r1, #4
 8009698:	f853 2b04 	ldr.w	r2, [r3], #4
 800969c:	f841 2f04 	str.w	r2, [r1, #4]!
 80096a0:	459c      	cmp	ip, r3
 80096a2:	d8f9      	bhi.n	8009698 <__lshift+0xc0>
 80096a4:	e7ea      	b.n	800967c <__lshift+0xa4>
 80096a6:	bf00      	nop
 80096a8:	0800b28b 	.word	0x0800b28b
 80096ac:	0800b2fc 	.word	0x0800b2fc

080096b0 <__mcmp>:
 80096b0:	b530      	push	{r4, r5, lr}
 80096b2:	6902      	ldr	r2, [r0, #16]
 80096b4:	690c      	ldr	r4, [r1, #16]
 80096b6:	1b12      	subs	r2, r2, r4
 80096b8:	d10e      	bne.n	80096d8 <__mcmp+0x28>
 80096ba:	f100 0314 	add.w	r3, r0, #20
 80096be:	3114      	adds	r1, #20
 80096c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80096c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80096c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80096cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80096d0:	42a5      	cmp	r5, r4
 80096d2:	d003      	beq.n	80096dc <__mcmp+0x2c>
 80096d4:	d305      	bcc.n	80096e2 <__mcmp+0x32>
 80096d6:	2201      	movs	r2, #1
 80096d8:	4610      	mov	r0, r2
 80096da:	bd30      	pop	{r4, r5, pc}
 80096dc:	4283      	cmp	r3, r0
 80096de:	d3f3      	bcc.n	80096c8 <__mcmp+0x18>
 80096e0:	e7fa      	b.n	80096d8 <__mcmp+0x28>
 80096e2:	f04f 32ff 	mov.w	r2, #4294967295
 80096e6:	e7f7      	b.n	80096d8 <__mcmp+0x28>

080096e8 <__mdiff>:
 80096e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096ec:	460c      	mov	r4, r1
 80096ee:	4606      	mov	r6, r0
 80096f0:	4611      	mov	r1, r2
 80096f2:	4620      	mov	r0, r4
 80096f4:	4617      	mov	r7, r2
 80096f6:	f7ff ffdb 	bl	80096b0 <__mcmp>
 80096fa:	1e05      	subs	r5, r0, #0
 80096fc:	d110      	bne.n	8009720 <__mdiff+0x38>
 80096fe:	4629      	mov	r1, r5
 8009700:	4630      	mov	r0, r6
 8009702:	f7ff fd57 	bl	80091b4 <_Balloc>
 8009706:	b930      	cbnz	r0, 8009716 <__mdiff+0x2e>
 8009708:	4b39      	ldr	r3, [pc, #228]	; (80097f0 <__mdiff+0x108>)
 800970a:	4602      	mov	r2, r0
 800970c:	f240 2132 	movw	r1, #562	; 0x232
 8009710:	4838      	ldr	r0, [pc, #224]	; (80097f4 <__mdiff+0x10c>)
 8009712:	f7fd fb27 	bl	8006d64 <__assert_func>
 8009716:	2301      	movs	r3, #1
 8009718:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800971c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009720:	bfa4      	itt	ge
 8009722:	463b      	movge	r3, r7
 8009724:	4627      	movge	r7, r4
 8009726:	4630      	mov	r0, r6
 8009728:	6879      	ldr	r1, [r7, #4]
 800972a:	bfa6      	itte	ge
 800972c:	461c      	movge	r4, r3
 800972e:	2500      	movge	r5, #0
 8009730:	2501      	movlt	r5, #1
 8009732:	f7ff fd3f 	bl	80091b4 <_Balloc>
 8009736:	b920      	cbnz	r0, 8009742 <__mdiff+0x5a>
 8009738:	4b2d      	ldr	r3, [pc, #180]	; (80097f0 <__mdiff+0x108>)
 800973a:	4602      	mov	r2, r0
 800973c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009740:	e7e6      	b.n	8009710 <__mdiff+0x28>
 8009742:	693e      	ldr	r6, [r7, #16]
 8009744:	60c5      	str	r5, [r0, #12]
 8009746:	6925      	ldr	r5, [r4, #16]
 8009748:	f107 0114 	add.w	r1, r7, #20
 800974c:	f104 0914 	add.w	r9, r4, #20
 8009750:	f100 0e14 	add.w	lr, r0, #20
 8009754:	f107 0210 	add.w	r2, r7, #16
 8009758:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800975c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009760:	46f2      	mov	sl, lr
 8009762:	2700      	movs	r7, #0
 8009764:	f859 3b04 	ldr.w	r3, [r9], #4
 8009768:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800976c:	fa1f f883 	uxth.w	r8, r3
 8009770:	fa17 f78b 	uxtah	r7, r7, fp
 8009774:	0c1b      	lsrs	r3, r3, #16
 8009776:	eba7 0808 	sub.w	r8, r7, r8
 800977a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800977e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009782:	fa1f f888 	uxth.w	r8, r8
 8009786:	141f      	asrs	r7, r3, #16
 8009788:	454d      	cmp	r5, r9
 800978a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800978e:	f84a 3b04 	str.w	r3, [sl], #4
 8009792:	d8e7      	bhi.n	8009764 <__mdiff+0x7c>
 8009794:	1b2b      	subs	r3, r5, r4
 8009796:	3b15      	subs	r3, #21
 8009798:	f023 0303 	bic.w	r3, r3, #3
 800979c:	3304      	adds	r3, #4
 800979e:	3415      	adds	r4, #21
 80097a0:	42a5      	cmp	r5, r4
 80097a2:	bf38      	it	cc
 80097a4:	2304      	movcc	r3, #4
 80097a6:	4419      	add	r1, r3
 80097a8:	4473      	add	r3, lr
 80097aa:	469e      	mov	lr, r3
 80097ac:	460d      	mov	r5, r1
 80097ae:	4565      	cmp	r5, ip
 80097b0:	d30e      	bcc.n	80097d0 <__mdiff+0xe8>
 80097b2:	f10c 0203 	add.w	r2, ip, #3
 80097b6:	1a52      	subs	r2, r2, r1
 80097b8:	f022 0203 	bic.w	r2, r2, #3
 80097bc:	3903      	subs	r1, #3
 80097be:	458c      	cmp	ip, r1
 80097c0:	bf38      	it	cc
 80097c2:	2200      	movcc	r2, #0
 80097c4:	441a      	add	r2, r3
 80097c6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80097ca:	b17b      	cbz	r3, 80097ec <__mdiff+0x104>
 80097cc:	6106      	str	r6, [r0, #16]
 80097ce:	e7a5      	b.n	800971c <__mdiff+0x34>
 80097d0:	f855 8b04 	ldr.w	r8, [r5], #4
 80097d4:	fa17 f488 	uxtah	r4, r7, r8
 80097d8:	1422      	asrs	r2, r4, #16
 80097da:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80097de:	b2a4      	uxth	r4, r4
 80097e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80097e4:	f84e 4b04 	str.w	r4, [lr], #4
 80097e8:	1417      	asrs	r7, r2, #16
 80097ea:	e7e0      	b.n	80097ae <__mdiff+0xc6>
 80097ec:	3e01      	subs	r6, #1
 80097ee:	e7ea      	b.n	80097c6 <__mdiff+0xde>
 80097f0:	0800b28b 	.word	0x0800b28b
 80097f4:	0800b2fc 	.word	0x0800b2fc

080097f8 <__d2b>:
 80097f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80097fc:	4689      	mov	r9, r1
 80097fe:	2101      	movs	r1, #1
 8009800:	ec57 6b10 	vmov	r6, r7, d0
 8009804:	4690      	mov	r8, r2
 8009806:	f7ff fcd5 	bl	80091b4 <_Balloc>
 800980a:	4604      	mov	r4, r0
 800980c:	b930      	cbnz	r0, 800981c <__d2b+0x24>
 800980e:	4602      	mov	r2, r0
 8009810:	4b25      	ldr	r3, [pc, #148]	; (80098a8 <__d2b+0xb0>)
 8009812:	4826      	ldr	r0, [pc, #152]	; (80098ac <__d2b+0xb4>)
 8009814:	f240 310a 	movw	r1, #778	; 0x30a
 8009818:	f7fd faa4 	bl	8006d64 <__assert_func>
 800981c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009820:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009824:	bb35      	cbnz	r5, 8009874 <__d2b+0x7c>
 8009826:	2e00      	cmp	r6, #0
 8009828:	9301      	str	r3, [sp, #4]
 800982a:	d028      	beq.n	800987e <__d2b+0x86>
 800982c:	4668      	mov	r0, sp
 800982e:	9600      	str	r6, [sp, #0]
 8009830:	f7ff fd8c 	bl	800934c <__lo0bits>
 8009834:	9900      	ldr	r1, [sp, #0]
 8009836:	b300      	cbz	r0, 800987a <__d2b+0x82>
 8009838:	9a01      	ldr	r2, [sp, #4]
 800983a:	f1c0 0320 	rsb	r3, r0, #32
 800983e:	fa02 f303 	lsl.w	r3, r2, r3
 8009842:	430b      	orrs	r3, r1
 8009844:	40c2      	lsrs	r2, r0
 8009846:	6163      	str	r3, [r4, #20]
 8009848:	9201      	str	r2, [sp, #4]
 800984a:	9b01      	ldr	r3, [sp, #4]
 800984c:	61a3      	str	r3, [r4, #24]
 800984e:	2b00      	cmp	r3, #0
 8009850:	bf14      	ite	ne
 8009852:	2202      	movne	r2, #2
 8009854:	2201      	moveq	r2, #1
 8009856:	6122      	str	r2, [r4, #16]
 8009858:	b1d5      	cbz	r5, 8009890 <__d2b+0x98>
 800985a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800985e:	4405      	add	r5, r0
 8009860:	f8c9 5000 	str.w	r5, [r9]
 8009864:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009868:	f8c8 0000 	str.w	r0, [r8]
 800986c:	4620      	mov	r0, r4
 800986e:	b003      	add	sp, #12
 8009870:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009874:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009878:	e7d5      	b.n	8009826 <__d2b+0x2e>
 800987a:	6161      	str	r1, [r4, #20]
 800987c:	e7e5      	b.n	800984a <__d2b+0x52>
 800987e:	a801      	add	r0, sp, #4
 8009880:	f7ff fd64 	bl	800934c <__lo0bits>
 8009884:	9b01      	ldr	r3, [sp, #4]
 8009886:	6163      	str	r3, [r4, #20]
 8009888:	2201      	movs	r2, #1
 800988a:	6122      	str	r2, [r4, #16]
 800988c:	3020      	adds	r0, #32
 800988e:	e7e3      	b.n	8009858 <__d2b+0x60>
 8009890:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009894:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009898:	f8c9 0000 	str.w	r0, [r9]
 800989c:	6918      	ldr	r0, [r3, #16]
 800989e:	f7ff fd35 	bl	800930c <__hi0bits>
 80098a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80098a6:	e7df      	b.n	8009868 <__d2b+0x70>
 80098a8:	0800b28b 	.word	0x0800b28b
 80098ac:	0800b2fc 	.word	0x0800b2fc

080098b0 <_calloc_r>:
 80098b0:	b513      	push	{r0, r1, r4, lr}
 80098b2:	434a      	muls	r2, r1
 80098b4:	4611      	mov	r1, r2
 80098b6:	9201      	str	r2, [sp, #4]
 80098b8:	f7fd fb0e 	bl	8006ed8 <_malloc_r>
 80098bc:	4604      	mov	r4, r0
 80098be:	b118      	cbz	r0, 80098c8 <_calloc_r+0x18>
 80098c0:	9a01      	ldr	r2, [sp, #4]
 80098c2:	2100      	movs	r1, #0
 80098c4:	f7fd fab0 	bl	8006e28 <memset>
 80098c8:	4620      	mov	r0, r4
 80098ca:	b002      	add	sp, #8
 80098cc:	bd10      	pop	{r4, pc}

080098ce <_raise_r>:
 80098ce:	291f      	cmp	r1, #31
 80098d0:	b538      	push	{r3, r4, r5, lr}
 80098d2:	4604      	mov	r4, r0
 80098d4:	460d      	mov	r5, r1
 80098d6:	d904      	bls.n	80098e2 <_raise_r+0x14>
 80098d8:	2316      	movs	r3, #22
 80098da:	6003      	str	r3, [r0, #0]
 80098dc:	f04f 30ff 	mov.w	r0, #4294967295
 80098e0:	bd38      	pop	{r3, r4, r5, pc}
 80098e2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80098e4:	b112      	cbz	r2, 80098ec <_raise_r+0x1e>
 80098e6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80098ea:	b94b      	cbnz	r3, 8009900 <_raise_r+0x32>
 80098ec:	4620      	mov	r0, r4
 80098ee:	f000 f831 	bl	8009954 <_getpid_r>
 80098f2:	462a      	mov	r2, r5
 80098f4:	4601      	mov	r1, r0
 80098f6:	4620      	mov	r0, r4
 80098f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098fc:	f000 b818 	b.w	8009930 <_kill_r>
 8009900:	2b01      	cmp	r3, #1
 8009902:	d00a      	beq.n	800991a <_raise_r+0x4c>
 8009904:	1c59      	adds	r1, r3, #1
 8009906:	d103      	bne.n	8009910 <_raise_r+0x42>
 8009908:	2316      	movs	r3, #22
 800990a:	6003      	str	r3, [r0, #0]
 800990c:	2001      	movs	r0, #1
 800990e:	e7e7      	b.n	80098e0 <_raise_r+0x12>
 8009910:	2400      	movs	r4, #0
 8009912:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009916:	4628      	mov	r0, r5
 8009918:	4798      	blx	r3
 800991a:	2000      	movs	r0, #0
 800991c:	e7e0      	b.n	80098e0 <_raise_r+0x12>
	...

08009920 <raise>:
 8009920:	4b02      	ldr	r3, [pc, #8]	; (800992c <raise+0xc>)
 8009922:	4601      	mov	r1, r0
 8009924:	6818      	ldr	r0, [r3, #0]
 8009926:	f7ff bfd2 	b.w	80098ce <_raise_r>
 800992a:	bf00      	nop
 800992c:	20000010 	.word	0x20000010

08009930 <_kill_r>:
 8009930:	b538      	push	{r3, r4, r5, lr}
 8009932:	4d07      	ldr	r5, [pc, #28]	; (8009950 <_kill_r+0x20>)
 8009934:	2300      	movs	r3, #0
 8009936:	4604      	mov	r4, r0
 8009938:	4608      	mov	r0, r1
 800993a:	4611      	mov	r1, r2
 800993c:	602b      	str	r3, [r5, #0]
 800993e:	f7f9 f84f 	bl	80029e0 <_kill>
 8009942:	1c43      	adds	r3, r0, #1
 8009944:	d102      	bne.n	800994c <_kill_r+0x1c>
 8009946:	682b      	ldr	r3, [r5, #0]
 8009948:	b103      	cbz	r3, 800994c <_kill_r+0x1c>
 800994a:	6023      	str	r3, [r4, #0]
 800994c:	bd38      	pop	{r3, r4, r5, pc}
 800994e:	bf00      	nop
 8009950:	20000b80 	.word	0x20000b80

08009954 <_getpid_r>:
 8009954:	f7f9 b842 	b.w	80029dc <_getpid>

08009958 <__sread>:
 8009958:	b510      	push	{r4, lr}
 800995a:	460c      	mov	r4, r1
 800995c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009960:	f000 f8a6 	bl	8009ab0 <_read_r>
 8009964:	2800      	cmp	r0, #0
 8009966:	bfab      	itete	ge
 8009968:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800996a:	89a3      	ldrhlt	r3, [r4, #12]
 800996c:	181b      	addge	r3, r3, r0
 800996e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009972:	bfac      	ite	ge
 8009974:	6563      	strge	r3, [r4, #84]	; 0x54
 8009976:	81a3      	strhlt	r3, [r4, #12]
 8009978:	bd10      	pop	{r4, pc}

0800997a <__swrite>:
 800997a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800997e:	461f      	mov	r7, r3
 8009980:	898b      	ldrh	r3, [r1, #12]
 8009982:	05db      	lsls	r3, r3, #23
 8009984:	4605      	mov	r5, r0
 8009986:	460c      	mov	r4, r1
 8009988:	4616      	mov	r6, r2
 800998a:	d505      	bpl.n	8009998 <__swrite+0x1e>
 800998c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009990:	2302      	movs	r3, #2
 8009992:	2200      	movs	r2, #0
 8009994:	f000 f868 	bl	8009a68 <_lseek_r>
 8009998:	89a3      	ldrh	r3, [r4, #12]
 800999a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800999e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80099a2:	81a3      	strh	r3, [r4, #12]
 80099a4:	4632      	mov	r2, r6
 80099a6:	463b      	mov	r3, r7
 80099a8:	4628      	mov	r0, r5
 80099aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099ae:	f000 b817 	b.w	80099e0 <_write_r>

080099b2 <__sseek>:
 80099b2:	b510      	push	{r4, lr}
 80099b4:	460c      	mov	r4, r1
 80099b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099ba:	f000 f855 	bl	8009a68 <_lseek_r>
 80099be:	1c43      	adds	r3, r0, #1
 80099c0:	89a3      	ldrh	r3, [r4, #12]
 80099c2:	bf15      	itete	ne
 80099c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80099c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80099ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80099ce:	81a3      	strheq	r3, [r4, #12]
 80099d0:	bf18      	it	ne
 80099d2:	81a3      	strhne	r3, [r4, #12]
 80099d4:	bd10      	pop	{r4, pc}

080099d6 <__sclose>:
 80099d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099da:	f000 b813 	b.w	8009a04 <_close_r>
	...

080099e0 <_write_r>:
 80099e0:	b538      	push	{r3, r4, r5, lr}
 80099e2:	4d07      	ldr	r5, [pc, #28]	; (8009a00 <_write_r+0x20>)
 80099e4:	4604      	mov	r4, r0
 80099e6:	4608      	mov	r0, r1
 80099e8:	4611      	mov	r1, r2
 80099ea:	2200      	movs	r2, #0
 80099ec:	602a      	str	r2, [r5, #0]
 80099ee:	461a      	mov	r2, r3
 80099f0:	f7f9 fae0 	bl	8002fb4 <_write>
 80099f4:	1c43      	adds	r3, r0, #1
 80099f6:	d102      	bne.n	80099fe <_write_r+0x1e>
 80099f8:	682b      	ldr	r3, [r5, #0]
 80099fa:	b103      	cbz	r3, 80099fe <_write_r+0x1e>
 80099fc:	6023      	str	r3, [r4, #0]
 80099fe:	bd38      	pop	{r3, r4, r5, pc}
 8009a00:	20000b80 	.word	0x20000b80

08009a04 <_close_r>:
 8009a04:	b538      	push	{r3, r4, r5, lr}
 8009a06:	4d06      	ldr	r5, [pc, #24]	; (8009a20 <_close_r+0x1c>)
 8009a08:	2300      	movs	r3, #0
 8009a0a:	4604      	mov	r4, r0
 8009a0c:	4608      	mov	r0, r1
 8009a0e:	602b      	str	r3, [r5, #0]
 8009a10:	f7f8 fff4 	bl	80029fc <_close>
 8009a14:	1c43      	adds	r3, r0, #1
 8009a16:	d102      	bne.n	8009a1e <_close_r+0x1a>
 8009a18:	682b      	ldr	r3, [r5, #0]
 8009a1a:	b103      	cbz	r3, 8009a1e <_close_r+0x1a>
 8009a1c:	6023      	str	r3, [r4, #0]
 8009a1e:	bd38      	pop	{r3, r4, r5, pc}
 8009a20:	20000b80 	.word	0x20000b80

08009a24 <_fstat_r>:
 8009a24:	b538      	push	{r3, r4, r5, lr}
 8009a26:	4d07      	ldr	r5, [pc, #28]	; (8009a44 <_fstat_r+0x20>)
 8009a28:	2300      	movs	r3, #0
 8009a2a:	4604      	mov	r4, r0
 8009a2c:	4608      	mov	r0, r1
 8009a2e:	4611      	mov	r1, r2
 8009a30:	602b      	str	r3, [r5, #0]
 8009a32:	f7f8 ffe6 	bl	8002a02 <_fstat>
 8009a36:	1c43      	adds	r3, r0, #1
 8009a38:	d102      	bne.n	8009a40 <_fstat_r+0x1c>
 8009a3a:	682b      	ldr	r3, [r5, #0]
 8009a3c:	b103      	cbz	r3, 8009a40 <_fstat_r+0x1c>
 8009a3e:	6023      	str	r3, [r4, #0]
 8009a40:	bd38      	pop	{r3, r4, r5, pc}
 8009a42:	bf00      	nop
 8009a44:	20000b80 	.word	0x20000b80

08009a48 <_isatty_r>:
 8009a48:	b538      	push	{r3, r4, r5, lr}
 8009a4a:	4d06      	ldr	r5, [pc, #24]	; (8009a64 <_isatty_r+0x1c>)
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	4604      	mov	r4, r0
 8009a50:	4608      	mov	r0, r1
 8009a52:	602b      	str	r3, [r5, #0]
 8009a54:	f7f8 ffda 	bl	8002a0c <_isatty>
 8009a58:	1c43      	adds	r3, r0, #1
 8009a5a:	d102      	bne.n	8009a62 <_isatty_r+0x1a>
 8009a5c:	682b      	ldr	r3, [r5, #0]
 8009a5e:	b103      	cbz	r3, 8009a62 <_isatty_r+0x1a>
 8009a60:	6023      	str	r3, [r4, #0]
 8009a62:	bd38      	pop	{r3, r4, r5, pc}
 8009a64:	20000b80 	.word	0x20000b80

08009a68 <_lseek_r>:
 8009a68:	b538      	push	{r3, r4, r5, lr}
 8009a6a:	4d07      	ldr	r5, [pc, #28]	; (8009a88 <_lseek_r+0x20>)
 8009a6c:	4604      	mov	r4, r0
 8009a6e:	4608      	mov	r0, r1
 8009a70:	4611      	mov	r1, r2
 8009a72:	2200      	movs	r2, #0
 8009a74:	602a      	str	r2, [r5, #0]
 8009a76:	461a      	mov	r2, r3
 8009a78:	f7f8 ffca 	bl	8002a10 <_lseek>
 8009a7c:	1c43      	adds	r3, r0, #1
 8009a7e:	d102      	bne.n	8009a86 <_lseek_r+0x1e>
 8009a80:	682b      	ldr	r3, [r5, #0]
 8009a82:	b103      	cbz	r3, 8009a86 <_lseek_r+0x1e>
 8009a84:	6023      	str	r3, [r4, #0]
 8009a86:	bd38      	pop	{r3, r4, r5, pc}
 8009a88:	20000b80 	.word	0x20000b80

08009a8c <__ascii_mbtowc>:
 8009a8c:	b082      	sub	sp, #8
 8009a8e:	b901      	cbnz	r1, 8009a92 <__ascii_mbtowc+0x6>
 8009a90:	a901      	add	r1, sp, #4
 8009a92:	b142      	cbz	r2, 8009aa6 <__ascii_mbtowc+0x1a>
 8009a94:	b14b      	cbz	r3, 8009aaa <__ascii_mbtowc+0x1e>
 8009a96:	7813      	ldrb	r3, [r2, #0]
 8009a98:	600b      	str	r3, [r1, #0]
 8009a9a:	7812      	ldrb	r2, [r2, #0]
 8009a9c:	1e10      	subs	r0, r2, #0
 8009a9e:	bf18      	it	ne
 8009aa0:	2001      	movne	r0, #1
 8009aa2:	b002      	add	sp, #8
 8009aa4:	4770      	bx	lr
 8009aa6:	4610      	mov	r0, r2
 8009aa8:	e7fb      	b.n	8009aa2 <__ascii_mbtowc+0x16>
 8009aaa:	f06f 0001 	mvn.w	r0, #1
 8009aae:	e7f8      	b.n	8009aa2 <__ascii_mbtowc+0x16>

08009ab0 <_read_r>:
 8009ab0:	b538      	push	{r3, r4, r5, lr}
 8009ab2:	4d07      	ldr	r5, [pc, #28]	; (8009ad0 <_read_r+0x20>)
 8009ab4:	4604      	mov	r4, r0
 8009ab6:	4608      	mov	r0, r1
 8009ab8:	4611      	mov	r1, r2
 8009aba:	2200      	movs	r2, #0
 8009abc:	602a      	str	r2, [r5, #0]
 8009abe:	461a      	mov	r2, r3
 8009ac0:	f7f9 fa54 	bl	8002f6c <_read>
 8009ac4:	1c43      	adds	r3, r0, #1
 8009ac6:	d102      	bne.n	8009ace <_read_r+0x1e>
 8009ac8:	682b      	ldr	r3, [r5, #0]
 8009aca:	b103      	cbz	r3, 8009ace <_read_r+0x1e>
 8009acc:	6023      	str	r3, [r4, #0]
 8009ace:	bd38      	pop	{r3, r4, r5, pc}
 8009ad0:	20000b80 	.word	0x20000b80

08009ad4 <__ascii_wctomb>:
 8009ad4:	b149      	cbz	r1, 8009aea <__ascii_wctomb+0x16>
 8009ad6:	2aff      	cmp	r2, #255	; 0xff
 8009ad8:	bf85      	ittet	hi
 8009ada:	238a      	movhi	r3, #138	; 0x8a
 8009adc:	6003      	strhi	r3, [r0, #0]
 8009ade:	700a      	strbls	r2, [r1, #0]
 8009ae0:	f04f 30ff 	movhi.w	r0, #4294967295
 8009ae4:	bf98      	it	ls
 8009ae6:	2001      	movls	r0, #1
 8009ae8:	4770      	bx	lr
 8009aea:	4608      	mov	r0, r1
 8009aec:	4770      	bx	lr
	...

08009af0 <atan>:
 8009af0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009af4:	ec55 4b10 	vmov	r4, r5, d0
 8009af8:	4bc3      	ldr	r3, [pc, #780]	; (8009e08 <atan+0x318>)
 8009afa:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009afe:	429e      	cmp	r6, r3
 8009b00:	46ab      	mov	fp, r5
 8009b02:	dd18      	ble.n	8009b36 <atan+0x46>
 8009b04:	4bc1      	ldr	r3, [pc, #772]	; (8009e0c <atan+0x31c>)
 8009b06:	429e      	cmp	r6, r3
 8009b08:	dc01      	bgt.n	8009b0e <atan+0x1e>
 8009b0a:	d109      	bne.n	8009b20 <atan+0x30>
 8009b0c:	b144      	cbz	r4, 8009b20 <atan+0x30>
 8009b0e:	4622      	mov	r2, r4
 8009b10:	462b      	mov	r3, r5
 8009b12:	4620      	mov	r0, r4
 8009b14:	4629      	mov	r1, r5
 8009b16:	f7f7 faf1 	bl	80010fc <__adddf3>
 8009b1a:	4604      	mov	r4, r0
 8009b1c:	460d      	mov	r5, r1
 8009b1e:	e006      	b.n	8009b2e <atan+0x3e>
 8009b20:	f1bb 0f00 	cmp.w	fp, #0
 8009b24:	f300 8131 	bgt.w	8009d8a <atan+0x29a>
 8009b28:	a59b      	add	r5, pc, #620	; (adr r5, 8009d98 <atan+0x2a8>)
 8009b2a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009b2e:	ec45 4b10 	vmov	d0, r4, r5
 8009b32:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b36:	4bb6      	ldr	r3, [pc, #728]	; (8009e10 <atan+0x320>)
 8009b38:	429e      	cmp	r6, r3
 8009b3a:	dc14      	bgt.n	8009b66 <atan+0x76>
 8009b3c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8009b40:	429e      	cmp	r6, r3
 8009b42:	dc0d      	bgt.n	8009b60 <atan+0x70>
 8009b44:	a396      	add	r3, pc, #600	; (adr r3, 8009da0 <atan+0x2b0>)
 8009b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b4a:	ee10 0a10 	vmov	r0, s0
 8009b4e:	4629      	mov	r1, r5
 8009b50:	f7f7 fad4 	bl	80010fc <__adddf3>
 8009b54:	4baf      	ldr	r3, [pc, #700]	; (8009e14 <atan+0x324>)
 8009b56:	2200      	movs	r2, #0
 8009b58:	f7f7 ff16 	bl	8001988 <__aeabi_dcmpgt>
 8009b5c:	2800      	cmp	r0, #0
 8009b5e:	d1e6      	bne.n	8009b2e <atan+0x3e>
 8009b60:	f04f 3aff 	mov.w	sl, #4294967295
 8009b64:	e02b      	b.n	8009bbe <atan+0xce>
 8009b66:	f000 f963 	bl	8009e30 <fabs>
 8009b6a:	4bab      	ldr	r3, [pc, #684]	; (8009e18 <atan+0x328>)
 8009b6c:	429e      	cmp	r6, r3
 8009b6e:	ec55 4b10 	vmov	r4, r5, d0
 8009b72:	f300 80bf 	bgt.w	8009cf4 <atan+0x204>
 8009b76:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8009b7a:	429e      	cmp	r6, r3
 8009b7c:	f300 80a0 	bgt.w	8009cc0 <atan+0x1d0>
 8009b80:	ee10 2a10 	vmov	r2, s0
 8009b84:	ee10 0a10 	vmov	r0, s0
 8009b88:	462b      	mov	r3, r5
 8009b8a:	4629      	mov	r1, r5
 8009b8c:	f7f7 fab6 	bl	80010fc <__adddf3>
 8009b90:	4ba0      	ldr	r3, [pc, #640]	; (8009e14 <atan+0x324>)
 8009b92:	2200      	movs	r2, #0
 8009b94:	f7f7 fab0 	bl	80010f8 <__aeabi_dsub>
 8009b98:	2200      	movs	r2, #0
 8009b9a:	4606      	mov	r6, r0
 8009b9c:	460f      	mov	r7, r1
 8009b9e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009ba2:	4620      	mov	r0, r4
 8009ba4:	4629      	mov	r1, r5
 8009ba6:	f7f7 faa9 	bl	80010fc <__adddf3>
 8009baa:	4602      	mov	r2, r0
 8009bac:	460b      	mov	r3, r1
 8009bae:	4630      	mov	r0, r6
 8009bb0:	4639      	mov	r1, r7
 8009bb2:	f7f7 fd83 	bl	80016bc <__aeabi_ddiv>
 8009bb6:	f04f 0a00 	mov.w	sl, #0
 8009bba:	4604      	mov	r4, r0
 8009bbc:	460d      	mov	r5, r1
 8009bbe:	4622      	mov	r2, r4
 8009bc0:	462b      	mov	r3, r5
 8009bc2:	4620      	mov	r0, r4
 8009bc4:	4629      	mov	r1, r5
 8009bc6:	f7f7 fc4f 	bl	8001468 <__aeabi_dmul>
 8009bca:	4602      	mov	r2, r0
 8009bcc:	460b      	mov	r3, r1
 8009bce:	4680      	mov	r8, r0
 8009bd0:	4689      	mov	r9, r1
 8009bd2:	f7f7 fc49 	bl	8001468 <__aeabi_dmul>
 8009bd6:	a374      	add	r3, pc, #464	; (adr r3, 8009da8 <atan+0x2b8>)
 8009bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bdc:	4606      	mov	r6, r0
 8009bde:	460f      	mov	r7, r1
 8009be0:	f7f7 fc42 	bl	8001468 <__aeabi_dmul>
 8009be4:	a372      	add	r3, pc, #456	; (adr r3, 8009db0 <atan+0x2c0>)
 8009be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bea:	f7f7 fa87 	bl	80010fc <__adddf3>
 8009bee:	4632      	mov	r2, r6
 8009bf0:	463b      	mov	r3, r7
 8009bf2:	f7f7 fc39 	bl	8001468 <__aeabi_dmul>
 8009bf6:	a370      	add	r3, pc, #448	; (adr r3, 8009db8 <atan+0x2c8>)
 8009bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bfc:	f7f7 fa7e 	bl	80010fc <__adddf3>
 8009c00:	4632      	mov	r2, r6
 8009c02:	463b      	mov	r3, r7
 8009c04:	f7f7 fc30 	bl	8001468 <__aeabi_dmul>
 8009c08:	a36d      	add	r3, pc, #436	; (adr r3, 8009dc0 <atan+0x2d0>)
 8009c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c0e:	f7f7 fa75 	bl	80010fc <__adddf3>
 8009c12:	4632      	mov	r2, r6
 8009c14:	463b      	mov	r3, r7
 8009c16:	f7f7 fc27 	bl	8001468 <__aeabi_dmul>
 8009c1a:	a36b      	add	r3, pc, #428	; (adr r3, 8009dc8 <atan+0x2d8>)
 8009c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c20:	f7f7 fa6c 	bl	80010fc <__adddf3>
 8009c24:	4632      	mov	r2, r6
 8009c26:	463b      	mov	r3, r7
 8009c28:	f7f7 fc1e 	bl	8001468 <__aeabi_dmul>
 8009c2c:	a368      	add	r3, pc, #416	; (adr r3, 8009dd0 <atan+0x2e0>)
 8009c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c32:	f7f7 fa63 	bl	80010fc <__adddf3>
 8009c36:	4642      	mov	r2, r8
 8009c38:	464b      	mov	r3, r9
 8009c3a:	f7f7 fc15 	bl	8001468 <__aeabi_dmul>
 8009c3e:	a366      	add	r3, pc, #408	; (adr r3, 8009dd8 <atan+0x2e8>)
 8009c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c44:	4680      	mov	r8, r0
 8009c46:	4689      	mov	r9, r1
 8009c48:	4630      	mov	r0, r6
 8009c4a:	4639      	mov	r1, r7
 8009c4c:	f7f7 fc0c 	bl	8001468 <__aeabi_dmul>
 8009c50:	a363      	add	r3, pc, #396	; (adr r3, 8009de0 <atan+0x2f0>)
 8009c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c56:	f7f7 fa4f 	bl	80010f8 <__aeabi_dsub>
 8009c5a:	4632      	mov	r2, r6
 8009c5c:	463b      	mov	r3, r7
 8009c5e:	f7f7 fc03 	bl	8001468 <__aeabi_dmul>
 8009c62:	a361      	add	r3, pc, #388	; (adr r3, 8009de8 <atan+0x2f8>)
 8009c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c68:	f7f7 fa46 	bl	80010f8 <__aeabi_dsub>
 8009c6c:	4632      	mov	r2, r6
 8009c6e:	463b      	mov	r3, r7
 8009c70:	f7f7 fbfa 	bl	8001468 <__aeabi_dmul>
 8009c74:	a35e      	add	r3, pc, #376	; (adr r3, 8009df0 <atan+0x300>)
 8009c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c7a:	f7f7 fa3d 	bl	80010f8 <__aeabi_dsub>
 8009c7e:	4632      	mov	r2, r6
 8009c80:	463b      	mov	r3, r7
 8009c82:	f7f7 fbf1 	bl	8001468 <__aeabi_dmul>
 8009c86:	a35c      	add	r3, pc, #368	; (adr r3, 8009df8 <atan+0x308>)
 8009c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c8c:	f7f7 fa34 	bl	80010f8 <__aeabi_dsub>
 8009c90:	4632      	mov	r2, r6
 8009c92:	463b      	mov	r3, r7
 8009c94:	f7f7 fbe8 	bl	8001468 <__aeabi_dmul>
 8009c98:	4602      	mov	r2, r0
 8009c9a:	460b      	mov	r3, r1
 8009c9c:	4640      	mov	r0, r8
 8009c9e:	4649      	mov	r1, r9
 8009ca0:	f7f7 fa2c 	bl	80010fc <__adddf3>
 8009ca4:	4622      	mov	r2, r4
 8009ca6:	462b      	mov	r3, r5
 8009ca8:	f7f7 fbde 	bl	8001468 <__aeabi_dmul>
 8009cac:	f1ba 3fff 	cmp.w	sl, #4294967295
 8009cb0:	4602      	mov	r2, r0
 8009cb2:	460b      	mov	r3, r1
 8009cb4:	d14b      	bne.n	8009d4e <atan+0x25e>
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	4629      	mov	r1, r5
 8009cba:	f7f7 fa1d 	bl	80010f8 <__aeabi_dsub>
 8009cbe:	e72c      	b.n	8009b1a <atan+0x2a>
 8009cc0:	ee10 0a10 	vmov	r0, s0
 8009cc4:	4b53      	ldr	r3, [pc, #332]	; (8009e14 <atan+0x324>)
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	4629      	mov	r1, r5
 8009cca:	f7f7 fa15 	bl	80010f8 <__aeabi_dsub>
 8009cce:	4b51      	ldr	r3, [pc, #324]	; (8009e14 <atan+0x324>)
 8009cd0:	4606      	mov	r6, r0
 8009cd2:	460f      	mov	r7, r1
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	4620      	mov	r0, r4
 8009cd8:	4629      	mov	r1, r5
 8009cda:	f7f7 fa0f 	bl	80010fc <__adddf3>
 8009cde:	4602      	mov	r2, r0
 8009ce0:	460b      	mov	r3, r1
 8009ce2:	4630      	mov	r0, r6
 8009ce4:	4639      	mov	r1, r7
 8009ce6:	f7f7 fce9 	bl	80016bc <__aeabi_ddiv>
 8009cea:	f04f 0a01 	mov.w	sl, #1
 8009cee:	4604      	mov	r4, r0
 8009cf0:	460d      	mov	r5, r1
 8009cf2:	e764      	b.n	8009bbe <atan+0xce>
 8009cf4:	4b49      	ldr	r3, [pc, #292]	; (8009e1c <atan+0x32c>)
 8009cf6:	429e      	cmp	r6, r3
 8009cf8:	da1d      	bge.n	8009d36 <atan+0x246>
 8009cfa:	ee10 0a10 	vmov	r0, s0
 8009cfe:	4b48      	ldr	r3, [pc, #288]	; (8009e20 <atan+0x330>)
 8009d00:	2200      	movs	r2, #0
 8009d02:	4629      	mov	r1, r5
 8009d04:	f7f7 f9f8 	bl	80010f8 <__aeabi_dsub>
 8009d08:	4b45      	ldr	r3, [pc, #276]	; (8009e20 <atan+0x330>)
 8009d0a:	4606      	mov	r6, r0
 8009d0c:	460f      	mov	r7, r1
 8009d0e:	2200      	movs	r2, #0
 8009d10:	4620      	mov	r0, r4
 8009d12:	4629      	mov	r1, r5
 8009d14:	f7f7 fba8 	bl	8001468 <__aeabi_dmul>
 8009d18:	4b3e      	ldr	r3, [pc, #248]	; (8009e14 <atan+0x324>)
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	f7f7 f9ee 	bl	80010fc <__adddf3>
 8009d20:	4602      	mov	r2, r0
 8009d22:	460b      	mov	r3, r1
 8009d24:	4630      	mov	r0, r6
 8009d26:	4639      	mov	r1, r7
 8009d28:	f7f7 fcc8 	bl	80016bc <__aeabi_ddiv>
 8009d2c:	f04f 0a02 	mov.w	sl, #2
 8009d30:	4604      	mov	r4, r0
 8009d32:	460d      	mov	r5, r1
 8009d34:	e743      	b.n	8009bbe <atan+0xce>
 8009d36:	462b      	mov	r3, r5
 8009d38:	ee10 2a10 	vmov	r2, s0
 8009d3c:	4939      	ldr	r1, [pc, #228]	; (8009e24 <atan+0x334>)
 8009d3e:	2000      	movs	r0, #0
 8009d40:	f7f7 fcbc 	bl	80016bc <__aeabi_ddiv>
 8009d44:	f04f 0a03 	mov.w	sl, #3
 8009d48:	4604      	mov	r4, r0
 8009d4a:	460d      	mov	r5, r1
 8009d4c:	e737      	b.n	8009bbe <atan+0xce>
 8009d4e:	4b36      	ldr	r3, [pc, #216]	; (8009e28 <atan+0x338>)
 8009d50:	4e36      	ldr	r6, [pc, #216]	; (8009e2c <atan+0x33c>)
 8009d52:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8009d56:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8009d5a:	e9da 2300 	ldrd	r2, r3, [sl]
 8009d5e:	f7f7 f9cb 	bl	80010f8 <__aeabi_dsub>
 8009d62:	4622      	mov	r2, r4
 8009d64:	462b      	mov	r3, r5
 8009d66:	f7f7 f9c7 	bl	80010f8 <__aeabi_dsub>
 8009d6a:	4602      	mov	r2, r0
 8009d6c:	460b      	mov	r3, r1
 8009d6e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009d72:	f7f7 f9c1 	bl	80010f8 <__aeabi_dsub>
 8009d76:	f1bb 0f00 	cmp.w	fp, #0
 8009d7a:	4604      	mov	r4, r0
 8009d7c:	460d      	mov	r5, r1
 8009d7e:	f6bf aed6 	bge.w	8009b2e <atan+0x3e>
 8009d82:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009d86:	461d      	mov	r5, r3
 8009d88:	e6d1      	b.n	8009b2e <atan+0x3e>
 8009d8a:	a51d      	add	r5, pc, #116	; (adr r5, 8009e00 <atan+0x310>)
 8009d8c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009d90:	e6cd      	b.n	8009b2e <atan+0x3e>
 8009d92:	bf00      	nop
 8009d94:	f3af 8000 	nop.w
 8009d98:	54442d18 	.word	0x54442d18
 8009d9c:	bff921fb 	.word	0xbff921fb
 8009da0:	8800759c 	.word	0x8800759c
 8009da4:	7e37e43c 	.word	0x7e37e43c
 8009da8:	e322da11 	.word	0xe322da11
 8009dac:	3f90ad3a 	.word	0x3f90ad3a
 8009db0:	24760deb 	.word	0x24760deb
 8009db4:	3fa97b4b 	.word	0x3fa97b4b
 8009db8:	a0d03d51 	.word	0xa0d03d51
 8009dbc:	3fb10d66 	.word	0x3fb10d66
 8009dc0:	c54c206e 	.word	0xc54c206e
 8009dc4:	3fb745cd 	.word	0x3fb745cd
 8009dc8:	920083ff 	.word	0x920083ff
 8009dcc:	3fc24924 	.word	0x3fc24924
 8009dd0:	5555550d 	.word	0x5555550d
 8009dd4:	3fd55555 	.word	0x3fd55555
 8009dd8:	2c6a6c2f 	.word	0x2c6a6c2f
 8009ddc:	bfa2b444 	.word	0xbfa2b444
 8009de0:	52defd9a 	.word	0x52defd9a
 8009de4:	3fadde2d 	.word	0x3fadde2d
 8009de8:	af749a6d 	.word	0xaf749a6d
 8009dec:	3fb3b0f2 	.word	0x3fb3b0f2
 8009df0:	fe231671 	.word	0xfe231671
 8009df4:	3fbc71c6 	.word	0x3fbc71c6
 8009df8:	9998ebc4 	.word	0x9998ebc4
 8009dfc:	3fc99999 	.word	0x3fc99999
 8009e00:	54442d18 	.word	0x54442d18
 8009e04:	3ff921fb 	.word	0x3ff921fb
 8009e08:	440fffff 	.word	0x440fffff
 8009e0c:	7ff00000 	.word	0x7ff00000
 8009e10:	3fdbffff 	.word	0x3fdbffff
 8009e14:	3ff00000 	.word	0x3ff00000
 8009e18:	3ff2ffff 	.word	0x3ff2ffff
 8009e1c:	40038000 	.word	0x40038000
 8009e20:	3ff80000 	.word	0x3ff80000
 8009e24:	bff00000 	.word	0xbff00000
 8009e28:	0800b588 	.word	0x0800b588
 8009e2c:	0800b568 	.word	0x0800b568

08009e30 <fabs>:
 8009e30:	ec51 0b10 	vmov	r0, r1, d0
 8009e34:	ee10 2a10 	vmov	r2, s0
 8009e38:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009e3c:	ec43 2b10 	vmov	d0, r2, r3
 8009e40:	4770      	bx	lr

08009e42 <atan2>:
 8009e42:	f000 b801 	b.w	8009e48 <__ieee754_atan2>
	...

08009e48 <__ieee754_atan2>:
 8009e48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e4c:	ec57 6b11 	vmov	r6, r7, d1
 8009e50:	4273      	negs	r3, r6
 8009e52:	f8df e184 	ldr.w	lr, [pc, #388]	; 8009fd8 <__ieee754_atan2+0x190>
 8009e56:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8009e5a:	4333      	orrs	r3, r6
 8009e5c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8009e60:	4573      	cmp	r3, lr
 8009e62:	ec51 0b10 	vmov	r0, r1, d0
 8009e66:	ee11 8a10 	vmov	r8, s2
 8009e6a:	d80a      	bhi.n	8009e82 <__ieee754_atan2+0x3a>
 8009e6c:	4244      	negs	r4, r0
 8009e6e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009e72:	4304      	orrs	r4, r0
 8009e74:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8009e78:	4574      	cmp	r4, lr
 8009e7a:	ee10 9a10 	vmov	r9, s0
 8009e7e:	468c      	mov	ip, r1
 8009e80:	d907      	bls.n	8009e92 <__ieee754_atan2+0x4a>
 8009e82:	4632      	mov	r2, r6
 8009e84:	463b      	mov	r3, r7
 8009e86:	f7f7 f939 	bl	80010fc <__adddf3>
 8009e8a:	ec41 0b10 	vmov	d0, r0, r1
 8009e8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e92:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8009e96:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009e9a:	4334      	orrs	r4, r6
 8009e9c:	d103      	bne.n	8009ea6 <__ieee754_atan2+0x5e>
 8009e9e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ea2:	f7ff be25 	b.w	8009af0 <atan>
 8009ea6:	17bc      	asrs	r4, r7, #30
 8009ea8:	f004 0402 	and.w	r4, r4, #2
 8009eac:	ea53 0909 	orrs.w	r9, r3, r9
 8009eb0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8009eb4:	d107      	bne.n	8009ec6 <__ieee754_atan2+0x7e>
 8009eb6:	2c02      	cmp	r4, #2
 8009eb8:	d060      	beq.n	8009f7c <__ieee754_atan2+0x134>
 8009eba:	2c03      	cmp	r4, #3
 8009ebc:	d1e5      	bne.n	8009e8a <__ieee754_atan2+0x42>
 8009ebe:	a142      	add	r1, pc, #264	; (adr r1, 8009fc8 <__ieee754_atan2+0x180>)
 8009ec0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ec4:	e7e1      	b.n	8009e8a <__ieee754_atan2+0x42>
 8009ec6:	ea52 0808 	orrs.w	r8, r2, r8
 8009eca:	d106      	bne.n	8009eda <__ieee754_atan2+0x92>
 8009ecc:	f1bc 0f00 	cmp.w	ip, #0
 8009ed0:	da5f      	bge.n	8009f92 <__ieee754_atan2+0x14a>
 8009ed2:	a13f      	add	r1, pc, #252	; (adr r1, 8009fd0 <__ieee754_atan2+0x188>)
 8009ed4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ed8:	e7d7      	b.n	8009e8a <__ieee754_atan2+0x42>
 8009eda:	4572      	cmp	r2, lr
 8009edc:	d10f      	bne.n	8009efe <__ieee754_atan2+0xb6>
 8009ede:	4293      	cmp	r3, r2
 8009ee0:	f104 34ff 	add.w	r4, r4, #4294967295
 8009ee4:	d107      	bne.n	8009ef6 <__ieee754_atan2+0xae>
 8009ee6:	2c02      	cmp	r4, #2
 8009ee8:	d84c      	bhi.n	8009f84 <__ieee754_atan2+0x13c>
 8009eea:	4b35      	ldr	r3, [pc, #212]	; (8009fc0 <__ieee754_atan2+0x178>)
 8009eec:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8009ef0:	e9d4 0100 	ldrd	r0, r1, [r4]
 8009ef4:	e7c9      	b.n	8009e8a <__ieee754_atan2+0x42>
 8009ef6:	2c02      	cmp	r4, #2
 8009ef8:	d848      	bhi.n	8009f8c <__ieee754_atan2+0x144>
 8009efa:	4b32      	ldr	r3, [pc, #200]	; (8009fc4 <__ieee754_atan2+0x17c>)
 8009efc:	e7f6      	b.n	8009eec <__ieee754_atan2+0xa4>
 8009efe:	4573      	cmp	r3, lr
 8009f00:	d0e4      	beq.n	8009ecc <__ieee754_atan2+0x84>
 8009f02:	1a9b      	subs	r3, r3, r2
 8009f04:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8009f08:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009f0c:	da1e      	bge.n	8009f4c <__ieee754_atan2+0x104>
 8009f0e:	2f00      	cmp	r7, #0
 8009f10:	da01      	bge.n	8009f16 <__ieee754_atan2+0xce>
 8009f12:	323c      	adds	r2, #60	; 0x3c
 8009f14:	db1e      	blt.n	8009f54 <__ieee754_atan2+0x10c>
 8009f16:	4632      	mov	r2, r6
 8009f18:	463b      	mov	r3, r7
 8009f1a:	f7f7 fbcf 	bl	80016bc <__aeabi_ddiv>
 8009f1e:	ec41 0b10 	vmov	d0, r0, r1
 8009f22:	f7ff ff85 	bl	8009e30 <fabs>
 8009f26:	f7ff fde3 	bl	8009af0 <atan>
 8009f2a:	ec51 0b10 	vmov	r0, r1, d0
 8009f2e:	2c01      	cmp	r4, #1
 8009f30:	d013      	beq.n	8009f5a <__ieee754_atan2+0x112>
 8009f32:	2c02      	cmp	r4, #2
 8009f34:	d015      	beq.n	8009f62 <__ieee754_atan2+0x11a>
 8009f36:	2c00      	cmp	r4, #0
 8009f38:	d0a7      	beq.n	8009e8a <__ieee754_atan2+0x42>
 8009f3a:	a319      	add	r3, pc, #100	; (adr r3, 8009fa0 <__ieee754_atan2+0x158>)
 8009f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f40:	f7f7 f8da 	bl	80010f8 <__aeabi_dsub>
 8009f44:	a318      	add	r3, pc, #96	; (adr r3, 8009fa8 <__ieee754_atan2+0x160>)
 8009f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f4a:	e014      	b.n	8009f76 <__ieee754_atan2+0x12e>
 8009f4c:	a118      	add	r1, pc, #96	; (adr r1, 8009fb0 <__ieee754_atan2+0x168>)
 8009f4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f52:	e7ec      	b.n	8009f2e <__ieee754_atan2+0xe6>
 8009f54:	2000      	movs	r0, #0
 8009f56:	2100      	movs	r1, #0
 8009f58:	e7e9      	b.n	8009f2e <__ieee754_atan2+0xe6>
 8009f5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009f5e:	4619      	mov	r1, r3
 8009f60:	e793      	b.n	8009e8a <__ieee754_atan2+0x42>
 8009f62:	a30f      	add	r3, pc, #60	; (adr r3, 8009fa0 <__ieee754_atan2+0x158>)
 8009f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f68:	f7f7 f8c6 	bl	80010f8 <__aeabi_dsub>
 8009f6c:	4602      	mov	r2, r0
 8009f6e:	460b      	mov	r3, r1
 8009f70:	a10d      	add	r1, pc, #52	; (adr r1, 8009fa8 <__ieee754_atan2+0x160>)
 8009f72:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f76:	f7f7 f8bf 	bl	80010f8 <__aeabi_dsub>
 8009f7a:	e786      	b.n	8009e8a <__ieee754_atan2+0x42>
 8009f7c:	a10a      	add	r1, pc, #40	; (adr r1, 8009fa8 <__ieee754_atan2+0x160>)
 8009f7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f82:	e782      	b.n	8009e8a <__ieee754_atan2+0x42>
 8009f84:	a10c      	add	r1, pc, #48	; (adr r1, 8009fb8 <__ieee754_atan2+0x170>)
 8009f86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f8a:	e77e      	b.n	8009e8a <__ieee754_atan2+0x42>
 8009f8c:	2000      	movs	r0, #0
 8009f8e:	2100      	movs	r1, #0
 8009f90:	e77b      	b.n	8009e8a <__ieee754_atan2+0x42>
 8009f92:	a107      	add	r1, pc, #28	; (adr r1, 8009fb0 <__ieee754_atan2+0x168>)
 8009f94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009f98:	e777      	b.n	8009e8a <__ieee754_atan2+0x42>
 8009f9a:	bf00      	nop
 8009f9c:	f3af 8000 	nop.w
 8009fa0:	33145c07 	.word	0x33145c07
 8009fa4:	3ca1a626 	.word	0x3ca1a626
 8009fa8:	54442d18 	.word	0x54442d18
 8009fac:	400921fb 	.word	0x400921fb
 8009fb0:	54442d18 	.word	0x54442d18
 8009fb4:	3ff921fb 	.word	0x3ff921fb
 8009fb8:	54442d18 	.word	0x54442d18
 8009fbc:	3fe921fb 	.word	0x3fe921fb
 8009fc0:	0800b5a8 	.word	0x0800b5a8
 8009fc4:	0800b5c0 	.word	0x0800b5c0
 8009fc8:	54442d18 	.word	0x54442d18
 8009fcc:	c00921fb 	.word	0xc00921fb
 8009fd0:	54442d18 	.word	0x54442d18
 8009fd4:	bff921fb 	.word	0xbff921fb
 8009fd8:	7ff00000 	.word	0x7ff00000

08009fdc <_init>:
 8009fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fde:	bf00      	nop
 8009fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fe2:	bc08      	pop	{r3}
 8009fe4:	469e      	mov	lr, r3
 8009fe6:	4770      	bx	lr

08009fe8 <_fini>:
 8009fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fea:	bf00      	nop
 8009fec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fee:	bc08      	pop	{r3}
 8009ff0:	469e      	mov	lr, r3
 8009ff2:	4770      	bx	lr
