

================================================================
== Vitis HLS Report for 'write_Pipeline_VITIS_LOOP_273_2'
================================================================
* Date:           Fri Dec  9 11:05:02 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|       60|  30.000 ns|  0.300 us|    6|   60|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_273_2  |        4|       58|         4|          2|          1|  1 ~ 28|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 7 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 8 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln278_4_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %zext_ln278_4"   --->   Operation 9 'read' 'zext_ln278_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_ln270_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %add_ln270_1"   --->   Operation 10 'read' 'add_ln270_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln273_1_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln273_1"   --->   Operation 11 'read' 'sext_ln273_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln273_1_cast = sext i60 %sext_ln273_1_read"   --->   Operation 12 'sext' 'sext_ln273_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 1024, void @empty_2, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln0 = store i62 0, i62 %indvar"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %x"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_276_3"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_load = load i62 %indvar" [src/fft.cpp:273]   --->   Operation 17 'load' 'indvar_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.45ns)   --->   "%icmp_ln1027 = icmp_eq  i62 %indvar_load, i62 %add_ln270_1_read"   --->   Operation 18 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.44ns)   --->   "%add_ln273 = add i62 %indvar_load, i62 1" [src/fft.cpp:273]   --->   Operation 19 'add' 'add_ln273' <Predicate = true> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln1027, void %VITIS_LOOP_276_3.split, void %for.inc17.loopexit.exitStub" [src/fft.cpp:273]   --->   Operation 20 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%x_load = load i64 %x" [src/fft.cpp:273]   --->   Operation 21 'load' 'x_load' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv32_udiv = partselect i13 @_ssdm_op_PartSelect.i13.i64.i32.i32, i64 %x_load, i32 1, i32 13" [src/fft.cpp:273]   --->   Operation 22 'partselect' 'indvars_iv32_udiv' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.97ns)   --->   "%add_ln278 = add i13 %zext_ln278_4_read, i13 %indvars_iv32_udiv" [src/fft.cpp:278]   --->   Operation 23 'add' 'add_ln278' <Predicate = (!icmp_ln1027)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln278 = zext i13 %add_ln278" [src/fft.cpp:278]   --->   Operation 24 'zext' 'zext_ln278' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%buffer1_0_addr = getelementptr i16 %buffer1_0, i64 0, i64 %zext_ln278" [src/fft.cpp:278]   --->   Operation 25 'getelementptr' 'buffer1_0_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%buffer1_1_addr = getelementptr i16 %buffer1_1, i64 0, i64 %zext_ln278" [src/fft.cpp:278]   --->   Operation 26 'getelementptr' 'buffer1_1_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.35ns)   --->   "%buffer1_0_load = load i13 %buffer1_0_addr" [src/fft.cpp:278]   --->   Operation 27 'load' 'buffer1_0_load' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 28 [2/2] (1.35ns)   --->   "%buffer1_1_load = load i13 %buffer1_1_addr" [src/fft.cpp:278]   --->   Operation 28 'load' 'buffer1_1_load' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln278_1)   --->   "%or_ln278 = or i13 %indvars_iv32_udiv, i13 1" [src/fft.cpp:278]   --->   Operation 29 'or' 'or_ln278' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.97ns) (out node of the LUT)   --->   "%add_ln278_1 = add i13 %zext_ln278_4_read, i13 %or_ln278" [src/fft.cpp:278]   --->   Operation 30 'add' 'add_ln278_1' <Predicate = (!icmp_ln1027)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln278_1 = zext i13 %add_ln278_1" [src/fft.cpp:278]   --->   Operation 31 'zext' 'zext_ln278_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%buffer1_0_addr_1 = getelementptr i16 %buffer1_0, i64 0, i64 %zext_ln278_1" [src/fft.cpp:278]   --->   Operation 32 'getelementptr' 'buffer1_0_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%buffer1_1_addr_1 = getelementptr i16 %buffer1_1, i64 0, i64 %zext_ln278_1" [src/fft.cpp:278]   --->   Operation 33 'getelementptr' 'buffer1_1_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.35ns)   --->   "%buffer1_0_load_1 = load i13 %buffer1_0_addr_1" [src/fft.cpp:278]   --->   Operation 34 'load' 'buffer1_0_load_1' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 35 [2/2] (1.35ns)   --->   "%buffer1_1_load_1 = load i13 %buffer1_1_addr_1" [src/fft.cpp:278]   --->   Operation 35 'load' 'buffer1_1_load_1' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 36 [1/1] (1.47ns)   --->   "%add_ln273_1 = add i64 %x_load, i64 8" [src/fft.cpp:273]   --->   Operation 36 'add' 'add_ln273_1' <Predicate = (!icmp_ln1027)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.48ns)   --->   "%store_ln273 = store i62 %add_ln273, i62 %indvar" [src/fft.cpp:273]   --->   Operation 37 'store' 'store_ln273' <Predicate = (!icmp_ln1027)> <Delay = 0.48>
ST_2 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln273 = store i64 %add_ln273_1, i64 %x" [src/fft.cpp:273]   --->   Operation 38 'store' 'store_ln273' <Predicate = (!icmp_ln1027)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 39 [1/2] (1.35ns)   --->   "%buffer1_0_load = load i13 %buffer1_0_addr" [src/fft.cpp:278]   --->   Operation 39 'load' 'buffer1_0_load' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_3 : Operation 40 [1/2] (1.35ns)   --->   "%buffer1_1_load = load i13 %buffer1_1_addr" [src/fft.cpp:278]   --->   Operation 40 'load' 'buffer1_1_load' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_3 : Operation 41 [1/2] (1.35ns)   --->   "%buffer1_0_load_1 = load i13 %buffer1_0_addr_1" [src/fft.cpp:278]   --->   Operation 41 'load' 'buffer1_0_load_1' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_3 : Operation 42 [1/2] (1.35ns)   --->   "%buffer1_1_load_1 = load i13 %buffer1_1_addr_1" [src/fft.cpp:278]   --->   Operation 42 'load' 'buffer1_1_load_1' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln278_2)   --->   "%or_ln278_1 = or i13 %indvars_iv32_udiv, i13 2" [src/fft.cpp:278]   --->   Operation 43 'or' 'or_ln278_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%add_ln278_2 = add i13 %zext_ln278_4_read, i13 %or_ln278_1" [src/fft.cpp:278]   --->   Operation 44 'add' 'add_ln278_2' <Predicate = (!icmp_ln1027)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln278_2 = zext i13 %add_ln278_2" [src/fft.cpp:278]   --->   Operation 45 'zext' 'zext_ln278_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%buffer1_0_addr_2 = getelementptr i16 %buffer1_0, i64 0, i64 %zext_ln278_2" [src/fft.cpp:278]   --->   Operation 46 'getelementptr' 'buffer1_0_addr_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%buffer1_1_addr_2 = getelementptr i16 %buffer1_1, i64 0, i64 %zext_ln278_2" [src/fft.cpp:278]   --->   Operation 47 'getelementptr' 'buffer1_1_addr_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.35ns)   --->   "%buffer1_0_load_2 = load i13 %buffer1_0_addr_2" [src/fft.cpp:278]   --->   Operation 48 'load' 'buffer1_0_load_2' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_3 : Operation 49 [2/2] (1.35ns)   --->   "%buffer1_1_load_2 = load i13 %buffer1_1_addr_2" [src/fft.cpp:278]   --->   Operation 49 'load' 'buffer1_1_load_2' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln278_3)   --->   "%or_ln278_2 = or i13 %indvars_iv32_udiv, i13 3" [src/fft.cpp:278]   --->   Operation 50 'or' 'or_ln278_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%add_ln278_3 = add i13 %zext_ln278_4_read, i13 %or_ln278_2" [src/fft.cpp:278]   --->   Operation 51 'add' 'add_ln278_3' <Predicate = (!icmp_ln1027)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln278_3 = zext i13 %add_ln278_3" [src/fft.cpp:278]   --->   Operation 52 'zext' 'zext_ln278_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%buffer1_0_addr_3 = getelementptr i16 %buffer1_0, i64 0, i64 %zext_ln278_3" [src/fft.cpp:278]   --->   Operation 53 'getelementptr' 'buffer1_0_addr_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%buffer1_1_addr_3 = getelementptr i16 %buffer1_1, i64 0, i64 %zext_ln278_3" [src/fft.cpp:278]   --->   Operation 54 'getelementptr' 'buffer1_1_addr_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (1.35ns)   --->   "%buffer1_0_load_3 = load i13 %buffer1_0_addr_3" [src/fft.cpp:278]   --->   Operation 55 'load' 'buffer1_0_load_3' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_3 : Operation 56 [2/2] (1.35ns)   --->   "%buffer1_1_load_3 = load i13 %buffer1_1_addr_3" [src/fft.cpp:278]   --->   Operation 56 'load' 'buffer1_1_load_3' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln273_1_cast" [src/fft.cpp:273]   --->   Operation 57 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 58 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 28, i64 14"   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (1.35ns)   --->   "%buffer1_0_load_2 = load i13 %buffer1_0_addr_2" [src/fft.cpp:278]   --->   Operation 60 'load' 'buffer1_0_load_2' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_4 : Operation 61 [1/2] (1.35ns)   --->   "%buffer1_1_load_2 = load i13 %buffer1_1_addr_2" [src/fft.cpp:278]   --->   Operation 61 'load' 'buffer1_1_load_2' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_4 : Operation 62 [1/2] (1.35ns)   --->   "%buffer1_0_load_3 = load i13 %buffer1_0_addr_3" [src/fft.cpp:278]   --->   Operation 62 'load' 'buffer1_0_load_3' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_4 : Operation 63 [1/2] (1.35ns)   --->   "%buffer1_1_load_3 = load i13 %buffer1_1_addr_3" [src/fft.cpp:278]   --->   Operation 63 'load' 'buffer1_1_load_3' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/fft.cpp:266]   --->   Operation 64 'specloopname' 'specloopname_ln266' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln278 = bitcast i16 %buffer1_0_load" [src/fft.cpp:278]   --->   Operation 65 'bitcast' 'bitcast_ln278' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln278_1 = bitcast i16 %buffer1_1_load" [src/fft.cpp:278]   --->   Operation 66 'bitcast' 'bitcast_ln278_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln278_2 = bitcast i16 %buffer1_0_load_1" [src/fft.cpp:278]   --->   Operation 67 'bitcast' 'bitcast_ln278_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln278_3 = bitcast i16 %buffer1_1_load_1" [src/fft.cpp:278]   --->   Operation 68 'bitcast' 'bitcast_ln278_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln278_4 = bitcast i16 %buffer1_0_load_2" [src/fft.cpp:278]   --->   Operation 69 'bitcast' 'bitcast_ln278_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln278_5 = bitcast i16 %buffer1_1_load_2" [src/fft.cpp:278]   --->   Operation 70 'bitcast' 'bitcast_ln278_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln278_6 = bitcast i16 %buffer1_0_load_3" [src/fft.cpp:278]   --->   Operation 71 'bitcast' 'bitcast_ln278_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln278_7 = bitcast i16 %buffer1_1_load_3" [src/fft.cpp:278]   --->   Operation 72 'bitcast' 'bitcast_ln278_7' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln280_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16, i16 %bitcast_ln278_7, i16 %bitcast_ln278_6, i16 %bitcast_ln278_5, i16 %bitcast_ln278_4, i16 %bitcast_ln278_3, i16 %bitcast_ln278_2, i16 %bitcast_ln278_1, i16 %bitcast_ln278" [src/fft.cpp:280]   --->   Operation 73 'bitconcatenate' 'or_ln280_s' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (3.00ns)   --->   "%write_ln280 = write void @_ssdm_op_Write.m_axi.p1i128, i128 %gmem_addr, i128 %or_ln280_s, i16 65535" [src/fft.cpp:280]   --->   Operation 74 'write' 'write_ln280' <Predicate = (!icmp_ln1027)> <Delay = 3.00> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln273 = br void %VITIS_LOOP_276_3" [src/fft.cpp:273]   --->   Operation 75 'br' 'br_ln273' <Predicate = (!icmp_ln1027)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation ('indvar') [8]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar' [14]  (0.489 ns)

 <State 2>: 2.33ns
The critical path consists of the following:
	'load' operation ('x_load', src/fft.cpp:273) on local variable 'x' [26]  (0 ns)
	'add' operation ('add_ln278', src/fft.cpp:278) [29]  (0.975 ns)
	'getelementptr' operation ('buffer1_0_addr', src/fft.cpp:278) [31]  (0 ns)
	'load' operation ('buffer1_0_load', src/fft.cpp:278) on array 'buffer1_0' [33]  (1.35 ns)

 <State 3>: 2.33ns
The critical path consists of the following:
	'or' operation ('or_ln278_1', src/fft.cpp:278) [46]  (0 ns)
	'add' operation ('add_ln278_2', src/fft.cpp:278) [47]  (0.975 ns)
	'getelementptr' operation ('buffer1_0_addr_2', src/fft.cpp:278) [49]  (0 ns)
	'load' operation ('buffer1_0_load_2', src/fft.cpp:278) on array 'buffer1_0' [51]  (1.35 ns)

 <State 4>: 1.35ns
The critical path consists of the following:
	'load' operation ('buffer1_0_load_2', src/fft.cpp:278) on array 'buffer1_0' [51]  (1.35 ns)

 <State 5>: 3ns
The critical path consists of the following:
	bus write operation ('write_ln280', src/fft.cpp:280) on port 'gmem' (src/fft.cpp:280) [65]  (3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
