# PLCT 开源进展·第 50 期·2023 年 10 月 1 日

## 卷首语

## 本期亮点

## V8 RISC-V 移植工作
Port 上游更新
1. 4895850: [riscv][interpreter] Cache FBV in the stack frame | https://chromium-review.googlesource.com/c/v8/v8/+/4895850
2. 4884597: [riscv][wasm] Use Builtin ids instead of RuntimeStubId ids for calls | https://chromium-review.googlesource.com/c/v8/v8/+/4884597
3. 4868010: [riscv][compiler] Generalize InstructionSelectorT for Turboshaft (part 17) | https://chromium-review.googlesource.com/c/v8/v8/+/4868010
4. 4857645: [compiler] Generalize InstructionSelectorT for Turboshaft (part 16) | https://chromium-review.googlesource.com/c/v8/v8/+/4857645
5. 4852327: [riscv][cfi] Split RelocIterator into ro / rw versions | https://chromium-review.googlesource.com/c/v8/v8/+/4852327
6. 4845953: Reland "[riscv][liftoff][cleanup] Tighten static register type" | https://chromium-review.googlesource.com/c/v8/v8/+/4845953
7. 4837830: [riscv][tagged-ptr] Convert more Objects to Tagged<> | https://chromium-review.googlesource.com/c/v8/v8/+/4837830
   
删除maglev公共代码里的condtion code, 以便port maglev到riscv上
1. 4876814: [maglev] Replace CompareInt32 by CompareInt32AndJumpIf | https://chromium-review.googlesource.com/c/v8/v8/+/4876814


## OpenJDK 上游工作 (RV64 相关工作为主)

1. Reviewed JDK-mainline PRs:
- https://github.com/openjdk/jdk/pull/14991 (8312569: RISC-V: Missing intrinsics for Math.ceil, floor, rint)
- https://github.com/openjdk/jdk/pull/15119 (8313592: RISC-V: Link libatomic statically)
- https://github.com/openjdk/jdk/pull/15156 (8313779: RISC-V: use andn / orn in the MD5 instrinsic)
- https://github.com/openjdk/jdk/pull/15226 (8314117: RISC-V: Incorrect VMReg encoding in RISCV64Frame.java)
- https://github.com/openjdk/jdk/pull/15356 (8314618: RISC-V: -XX:MaxVectorSize does not work as expected)
- https://github.com/openjdk/jdk/pull/15437 (8315070: RISC-V: Clean up platform dependent inline headers)
- https://github.com/openjdk/jdk/pull/15464 (8315206: RISC-V: hwprobe query is_set return wrong value)
- https://github.com/openjdk/jdk/pull/15465 (8315195: RISC-V: Update hwprobe query for new extensions)
- https://github.com/openjdk/jdk/pull/15211 (8314020: Print instruction blocks in byte units)
- https://github.com/openjdk/jdk/pull/15285 (8314268: Missing include in assembler_riscv.hpp)
- https://github.com/openjdk/jdk/pull/15248 (8313419: Template interpreter produces no safepoint check for return bytecodes)
- https://github.com/openjdk/jdk/pull/15428 (8315020: The macro definition for LoongArch64 zero build is not accurate)
- https://github.com/openjdk/jdk/pull/15443 (8315073: Zero build on macOS fails after JDK-8303852)
- https://github.com/openjdk/jdk/pull/15468 (8315069: Relativize extended_sp in interpreter frames)

2. Finished building & regression testing of the initial jdk11u riscv port from Alibaba:
- https://github.com/openjdk/riscv-port-jdk11u/pull/3 (8276799: Implementation of JEP 422: Linux/RISC-V Port)

3. Proposed JDK11u upstream backport PRs:
- https://github.com/openjdk/jdk11u-dev/pull/2099 (8292407: Improve Weak CAS VarHandle/Unsafe tests resilience under spurious failures)
- https://github.com/openjdk/jdk11u-dev/pull/2125 (8292713: Unsafe.allocateInstance should be intrinsified without UseUnalignedAccesses)

4. Proposed riscv-port-jdk11u backport PRs:
- https://github.com/openjdk/riscv-port-jdk11u/pull/4 (8283929: GHA: Add RISC-V build config)

5. Fei Yang is nominated as JDK Updates Reviewer:
- https://mail.openjdk.org/pipermail/jdk-updates-dev/2023-July/023701.html
- https://mail.openjdk.org/pipermail/jdk-updates-dev/2023-August/024467.html

6. OpenJDK Committer Voting:
- https://mail.openjdk.org/pipermail/jdk-updates-dev/2023-July/024067.html
- https://mail.openjdk.org/pipermail/jdk-dev/2023-August/008056.html

## OpenJDK 上游工作（张定立）

## OpenJDK 上游工作（曹贵）

## Clang/LLVM RISC-V 移植工作
- 上游社区已经合并patch：
 - https://reviews.llvm.org/D156238 [InstCombine] Generalize foldICmpWithMinMax 
 - https://reviews.llvm.org/D158673 [SDAG][RISCV] Avoid neg instructions when lowering atomic_load_sub with a constant rhs
 - https://reviews.llvm.org/D156390  [SDAG][RISCV] Avoid expanding is-power-of-2 pattern on riscv32/64 with zbb 
 - https://reviews.llvm.org/D158759 [RISCV] Add a pass to rewrite rd to x0 for non-computational instrs whose return values are unused 
 - https://reviews.llvm.org/D153148 [InstCombine] Fold (-1 + A) & B into A ? 0 : B where A is effectively a bool 
 - https://github.com/llvm/llvm-project/pull/65984 [DAGCombiner][RISCV] Prefer to sext i32 non-negative values 
 - https://github.com/llvm/llvm-project/pull/65853 [MC][RISCV] Add assembly syntax highlighting for RISCV 
 - https://github.com/llvm/llvm-project/pull/65845 [InstCombine] Fix transforms of two select patterns
 - https://github.com/llvm/llvm-project/pull/65905 [InstSimplify] Fold icmp of X and/or C1 and X and/or C2 into constant 
 - https://github.com/llvm/llvm-project/pull/67087 [InstCombine] Fold icmp eq/ne min|max(X, Y), Z 
 - https://github.com/llvm/llvm-project/pull/67273 [InstCombine] Canonicalize icmp eq/ne (A ^ C), B to icmp eq/ne (A ^ B), C 

## gollvm 相关工作
暂无更新

## GNU Toolchain 相关工作

## Arch Linux for RISC-V

119 PRs merged: [ref](https://github.com/felixonmars/archriscv-packages/pulls?q=is%3Apr+merged%3A2023-09-01T00%3A00%3A00%2B08%3A00..2023-09-30T23%3A59%3A59%2B08%3A00+)

- [Code OSS](https://github.com/felixonmars/archriscv-packages/pull/3022)
- [Chromium 117.0.5938.92](https://github.com/felixonmars/archriscv-packages/pull/3013)
- [OpenSSL: reconfigure to enable RISC-V optimization codes](https://github.com/felixonmars/archriscv-packages/pull/2974)
- [Electron 25](https://github.com/felixonmars/archriscv-packages/pull/2966)
- [Electron 24](https://github.com/felixonmars/archriscv-packages/pull/2956)
- [Linux 6.5.2.arch1](https://github.com/felixonmars/archriscv-packages/pull/2958)
- [go 2:1.21.1 - Workaround AUIPC+JALR mis-optimized](https://github.com/felixonmars/archriscv-packages/pull/2957)
- [rust 1.72.1 - Pin cc dependency of src/bootstrap to 1.0.77](https://github.com/felixonmars/archriscv-packages/pull/2950)
- [gcc 13.2.1 - cherry-pick for fixing glibc compatibility](https://github.com/felixonmars/archriscv-packages/pull/2940)

## Gentoo for RISC-V

## Nixpkgs for RISC-V

## Firefox (SpiderMonkey) RV64GCV 移植
修复fixfox wasm相关问题，以下patch仁在review中
1. [riscv]wasm: Generalize load/store instructions for multiple memories. r=jseward https://phabricator.services.mozilla.com/D188222
2. [riscv]Port wasm return calls implementation. r=jseward https://phabricator.services.mozilla.com/D187967
3. [riscv]Fix register conflict in MulI64.r=jseward https://phabricator.services.mozilla.com/D188068
4. [riscv]wasm: Generalize load/store instructions for multiple memories. r?jseward https://phabricator.services.mozilla.com/D187968


## DynamoRIO RV64GC 移植

## OpenCV RISC-V 移植

## LIBCXX Experimental/simd

- LLVM上游提交进展
	- 5个已被接收的patch允许被land，已成功合并进入上游：
		- [[libcxx] \<experimental/simd> Add ABI tags, class template simd/simd_mask implementations. Add related simd traits and tests.](https://reviews.llvm.org/D144362) （landed）
		- [[libcxx] \<experimental/simd> Added simd width functions, simd\_size traits and related tests](https://reviews.llvm.org/D144363) （landed）
		- [[libcxx] \<experimental/simd> Added aliagned flag types, traits is\_simd\_flag\_type[\_v], memory\_alignment[\_v] and related tests](https://reviews.llvm.org/D153319) （landed）
		- [[libcxx] \<experimental/simd> Added internal storage type and auxiliary class reference of class simd/simd_mask](https://reviews.llvm.org/D144364) （landed）
		- [[libcxx] \<experimental/simd> Add broadcast constructor of class simd/simd_mask](https://reviews.llvm.org/D156225) （landed）
	- 1个新提交的patch被接收且允许被land，已成功合并进入上游：
		- [[libcxx] \<experimental/simd> Removed original implementations and tests](https://reviews.llvm.org/D144698) （landed）
	- 2个新提交的bug修复的patch被接收且允许被land，已成功合并进入上游：
		- [[libcxx] \<experimental/simd> Fix CI errors on 32-bits x86](https://reviews.llvm.org/D159509) （landed）
		- [[libcxx] \<experimental/simd> excluded long double for 32-bits x86 temporarily](https://reviews.llvm.org/D159514) （landed）
	- 后续提交已根据上游要求转至GitHub PR继续提交，目前提交了一个新的patch和一个新的bug修复patch：
		- [[libcxx] \<experimental/simd> Add generate constructor of class simd](https://github.com/llvm/llvm-project/pull/66737) (under review)
		- [[libcxx] \<experimental/simd> Add \_LIBCPP\_HIDE\_FROM\_ABI to internal functions](https://github.com/llvm/llvm-project/pull/66977) (under review)
	- 目前\<experimental/simd>项目共有9个patch已合并进入LLVM上游仓库

## LuaJIT RV64G 移植

## gem5

## Spike

## QEMU

## box64

## 其他面向 RISC-V International 的支持工作

### SAIL/ACT

## 在方舟开源编译器社区的工作

PLCT实验室的史宁宁依然每周在更新方舟编译器社区周报（OpenArkCompiler Weekly），目前已经更新到第 180 期。

方舟编译器周报每周日晚上通过 Repo、知乎、Bilibili 和邮件列表发布。

- Repo: https://github.com/isrc-cas/arkcompiler-materials
- 知乎：https://www.zhihu.com/column/c_1268247974020747264
- Bilibili：https://www.bilibili.com/read/readlist/rl199373
- 邮件列表及其订阅方式：https://gitee.com/openarkcompiler/OpenArkCompiler/issues/I1EWAX

## MLIR

## Chisel/FIRRTL（CAAT 小队）

## coreboot for riscv

本期没有新的进展。

## openocd

- 之前的代码在保存寄存器时，当hart不可用时触发断言，现在修改为返回错误代码。[1](https://github.com/riscv/riscv-openocd/pull/916)
- 合并了一些上游代码。[1](https://github.com/riscv/riscv-openocd/pull/913) [2](https://github.com/riscv/riscv-openocd/pull/911)
- 在添加软件断点时添加C扩展支持，以判断是否可以添加2个字节的软件断点。[1](https://github.com/riscv/riscv-openocd/pull/908)
- 把半主机仿真的位置操作从调试信息改为错误。[1](https://github.com/riscv/riscv-openocd/pull/912)
- 清理trigger枚举的相关代码，添加错误代码的传递并在tinfo支持时禁用剩余的trigger。[1](https://github.com/riscv/riscv-openocd/pull/909)

## opensbi

- 完整的离散hart id支持。[1](https://lists.infradead.org/pipermail/opensbi/2023-September/005526.html) 
- 为浮点指令模拟添加设置dirty的操作。[1](https://lists.infradead.org/pipermail/opensbi/2023-September/005535.html)
- 添加andes pmu支持。[1](https://lists.infradead.org/pipermail/opensbi/2023-September/005541.html)
- 添加Svadu扩展支持。[1](https://lists.infradead.org/pipermail/opensbi/2023-September/005555.html)
- 改进Smepmp（权限修正、分离出独立的Smepmp配置方法、移除清除MML的操作等）。[1](https://lists.infradead.org/pipermail/opensbi/2023-September/005560.html)
- 合并权限相同的sub region。[1](https://lists.infradead.org/pipermail/opensbi/2023-September/005573.html)
- 为th1520/sg2042添加sfence，修正异常入口添加sfence。[1](https://lists.infradead.org/pipermail/opensbi/2023-September/005592.html)
- 离散hartid支持合并，重构last\_hartindex\_having\_scratch/hartindex\_to\_hartid\_table/hartindex\_to\_scratch\_table节约一些内存开销。[1](https://lists.infradead.org/pipermail/opensbi/2023-September/005618.html)
- 修正文档fw\_payload.md。[1](https://lists.infradead.org/pipermail/opensbi/2023-September/005620.html)
- 对sbi\_pmu\_ctr\_cfg\_match添加索引检查防止溢出。[1](https://lists.infradead.org/pipermail/opensbi/2023-September/005626.html)
- 修复sbi\_domain\_get\_assigned\_hartmask中的整数移位溢出问题。[1](https://lists.infradead.org/pipermail/opensbi/2023-September/005625.html)
- 简化dt\_parse\_isa\_extensions，移除判断sbi\_scratch\_offset\_ptr返回值为空。[1](https://lists.infradead.org/pipermail/opensbi/2023-September/005627.html)
- 修正SET\_ISA\_EXT\_MAP，do ... while的包裹使得continue无效。[1](https://lists.infradead.org/pipermail/opensbi/2023-September/005628.html)
- 修正文档，基础ISA需求增加Zicsr。[1](https://lists.infradead.org/pipermail/opensbi/2023-September/005637.html)
- 添加mconfigptr CSR，此寄存器指向配置数据结构的物理地址。此补丁没有提供配置数据结构的解析，可能不能通过。[1](https://lists.infradead.org/pipermail/opensbi/2023-September/005638.html)

## u-boot

本期没有新的进展。

## Aya Theorem Prover

## eBPF

## RISC-V 平台测试测评工作

## 参考链接

- [TARSIER Monthly](https://github.com/isrc-cas/tarsier-monthly)
- [PLCT 2023 年开源路线图](https://github.com/plctlab/PLCT-Weekly/blob/master/PLCT-Roadmap-2023.md)
- [PLCT 实验室的开放职位（社招）](https://github.com/plctlab/PLCT-Weekly/blob/master/Jobs.md)
- [PLCT 实验室的开放职位（实习生）](https://github.com/plctlab/weloveinterns/blob/master/open-internships.md)
- [PLCT 开源进展 (PLCT Weekly)](https://github.com/isrc-cas/PLCT-Weekly)
- [PLCT 公开报告幻灯片（选集）](https://github.com/isrc-cas/PLCT-Open-Reports)
