// Seed: 4240604210
module module_0;
  wire id_1;
  wire id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd29
) (
    output logic id_0,
    input  wire  id_1,
    output wire  id_2,
    output tri0  id_3
);
  for (_id_5 = id_1 + -1; id_1; id_0 = -1) assign id_5 = id_1;
  module_0 modCall_1 ();
  logic id_6;
  wire  id_7;
  ;
  wire [-1 'b0 : id_5] id_8;
  or primCall (id_0, id_1, id_5);
endmodule
module module_2 #(
    parameter id_2 = 32'd37,
    parameter id_5 = 32'd28
) (
    output supply1 id_0,
    input wand id_1,
    input uwire _id_2,
    output tri0 id_3,
    output tri1 id_4,
    input wand _id_5
);
  parameter integer id_7 = -1;
  assign id_3 = -1 ? id_5 * 1'b0 + -1'b0 : id_7;
  wire id_8;
  wire id_9;
  module_0 modCall_1 ();
  wire [1  <  id_2 : id_5] id_10;
endmodule
