$date
	Thu Jun 08 03:49:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module SimpleAnd_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#20
1"
#40
1!
1#
#60
0!
0"
#80
