# Generated by Yosys 0.33 (git sha1 2584903a060)

.model adder
.inputs a[0] a[1] a[2] a[3] a[4] a[5] b[0] b[1] b[2] b[3] b[4] b[5]
.outputs s[0] s[1] s[2] s[3] s[4] s[5] cout
.names $false
.names $true
1
.names $undef
.names a[1] b[1] g_1
11 1
.names a[1] b[1] p_1
10 1
01 1
.names a[3] b[3] g_3
11 1
.names a[5] b[5] p_5
10 1
01 1
.names p_4 c_4 $and$llm_bitwidth_6/llm_adder_6.v:39$708_Y
11 1
.names p_1 c_1 $and$llm_bitwidth_6/llm_adder_6.v:33$699_Y
11 1
.names a[4] b[4] p_4
10 1
01 1
.names p_2 c_2 s[2]
10 1
01 1
.names p_5 c_5 s[5]
10 1
01 1
.names g_3 $and$llm_bitwidth_6/llm_adder_6.v:37$705_Y c_4
1- 1
-1 1
.names a[2] b[2] p_2
10 1
01 1
.names a[2] b[2] g_2
11 1
.names p_3 c_3 $and$llm_bitwidth_6/llm_adder_6.v:37$705_Y
11 1
.names g_1 $and$llm_bitwidth_6/llm_adder_6.v:33$699_Y c_2
1- 1
-1 1
.names a[3] b[3] p_3
10 1
01 1
.names a[0] b[0] c_1
11 1
.names a[0] b[0] p_0
10 1
01 1
.names p_1 c_1 s[1]
10 1
01 1
.names g_2 $and$llm_bitwidth_6/llm_adder_6.v:35$702_Y c_3
1- 1
-1 1
.names a[4] b[4] g_4
11 1
.names p_3 c_3 s[3]
10 1
01 1
.names g_4 $and$llm_bitwidth_6/llm_adder_6.v:39$708_Y c_5
1- 1
-1 1
.names g_5 $and$llm_bitwidth_6/llm_adder_6.v:41$711_Y cout
1- 1
-1 1
.names a[5] b[5] g_5
11 1
.names p_5 c_5 $and$llm_bitwidth_6/llm_adder_6.v:41$711_Y
11 1
.names p_2 c_2 $and$llm_bitwidth_6/llm_adder_6.v:35$702_Y
11 1
.names p_4 c_4 s[4]
10 1
01 1
.names p_0 s[0]
1 1
.end
