Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Sat Jun 30 10:29:52 2018
| Host             : DESKTOP-6NPVC29 running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.260        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.191        |
| Device Static (W)        | 0.069        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.018 |        9 |       --- |             --- |
| Slice Logic              |     0.018 |    13848 |       --- |             --- |
|   LUT as Distributed RAM |     0.012 |     2200 |      9600 |           22.92 |
|   LUT as Logic           |     0.004 |     3485 |     20800 |           16.75 |
|   F7/F8 Muxes            |     0.002 |     1763 |     32600 |            5.41 |
|   Register               |    <0.001 |     4909 |     41600 |           11.80 |
|   LUT as Shift Register  |    <0.001 |      342 |      9600 |            3.56 |
|   CARRY4                 |    <0.001 |      140 |      8150 |            1.72 |
|   Others                 |     0.000 |      644 |       --- |             --- |
| Signals                  |     0.028 |     7837 |       --- |             --- |
| Block RAM                |     0.005 |      5.5 |        50 |           11.00 |
| MMCM                     |     0.121 |        1 |         5 |           20.00 |
| DSPs                     |    <0.001 |        1 |        90 |            1.11 |
| I/O                      |    <0.001 |        1 |       106 |            0.94 |
| Static Power             |     0.069 |          |           |                 |
| Total                    |     0.260 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.080 |       0.070 |      0.010 |
| Vccaux    |       1.800 |     0.080 |       0.067 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk                                                                                        | clk                                                                  |            10.0 |
| clk_out1_clk_wiz_0                                                                         | instance_name/inst/clk_out1_clk_wiz_0                                |            12.7 |
| clk_out1_clk_wiz_0_1                                                                       | instance_name/inst/clk_out1_clk_wiz_0                                |            12.7 |
| clkfbout_clk_wiz_0                                                                         | instance_name/inst/clkfbout_clk_wiz_0                                |            10.0 |
| clkfbout_clk_wiz_0_1                                                                       | instance_name/inst/clkfbout_clk_wiz_0                                |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sys_clk_pin                                                                                | clk                                                                  |            10.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| TOP                                                                                |     0.191 |
|   analyser                                                                         |     0.016 |
|     inst                                                                           |     0.016 |
|       ila_core_inst                                                                |     0.016 |
|         ADV_TRIG.u_adv_trig                                                        |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_0_2                                             |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_12_14                                           |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_15_17                                           |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_18_20                                           |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_21_23                                           |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_3_5                                             |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_6_8                                             |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_9_11                                            |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_0_2                                           |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_12_14                                         |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_15_17                                         |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_18_20                                         |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_21_23                                         |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_3_5                                           |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_6_8                                           |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_9_11                                          |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_0_2                                             |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_12_14                                           |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_15_17                                           |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_18_20                                           |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_21_23                                           |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_3_5                                             |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_6_8                                             |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_9_11                                            |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_0_2                                           |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_12_14                                         |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_15_17                                         |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_18_20                                         |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_21_23                                         |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_3_5                                           |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_6_8                                           |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_9_11                                          |    <0.001 |
|         ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                   |    <0.001 |
|         COUNTER.u_count                                                            |    <0.001 |
|           G_COUNTER[0].U_COUNTER                                                   |    <0.001 |
|           G_COUNTER[1].U_COUNTER                                                   |    <0.001 |
|           G_COUNTER[2].U_COUNTER                                                   |    <0.001 |
|           G_COUNTER[3].U_COUNTER                                                   |    <0.001 |
|         ila_trace_memory_inst                                                      |     0.003 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                 |     0.003 |
|             inst_blk_mem_gen                                                       |     0.003 |
|               gnbram.gnativebmg.native_blk_mem_gen                                 |     0.003 |
|                 valid.cstr                                                         |     0.003 |
|                   ramloop[0].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[1].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[2].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[3].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|                   ramloop[4].ram.r                                                 |    <0.001 |
|                     prim_noinit.ram                                                |    <0.001 |
|         u_ila_cap_ctrl                                                             |    <0.001 |
|           U_CDONE                                                                  |    <0.001 |
|           U_NS0                                                                    |    <0.001 |
|           U_NS1                                                                    |    <0.001 |
|           u_cap_addrgen                                                            |    <0.001 |
|             U_CMPRESET                                                             |    <0.001 |
|             u_cap_sample_counter                                                   |    <0.001 |
|               U_SCE                                                                |    <0.001 |
|               U_SCMPCE                                                             |    <0.001 |
|               U_SCRST                                                              |    <0.001 |
|               u_scnt_cmp                                                           |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|             u_cap_window_counter                                                   |    <0.001 |
|               U_WCE                                                                |    <0.001 |
|               U_WHCMPCE                                                            |    <0.001 |
|               U_WLCMPCE                                                            |    <0.001 |
|               u_wcnt_hcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|               u_wcnt_lcmp                                                          |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst            |    <0.001 |
|                   DUT                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                   |    <0.001 |
|                       u_srlA                                                       |    <0.001 |
|                       u_srlB                                                       |    <0.001 |
|                       u_srlC                                                       |    <0.001 |
|                       u_srlD                                                       |    <0.001 |
|         u_ila_regs                                                                 |     0.007 |
|           ADV_TRIG_STREAM.reg_stream_ffc                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           CNT.CNT_SRL[0].cnt_srl_reg                                               |    <0.001 |
|           CNT.CNT_SRL[1].cnt_srl_reg                                               |    <0.001 |
|           CNT.CNT_SRL[2].cnt_srl_reg                                               |    <0.001 |
|           CNT.CNT_SRL[3].cnt_srl_reg                                               |    <0.001 |
|           MU_SRL[0].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                     |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                     |    <0.001 |
|           STRG_QUAL.qual_strg_srl_reg                                              |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[10].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[11].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[12].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[13].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[14].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[15].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[16].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[17].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[18].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[19].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[1].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[20].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[21].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[22].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[23].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[24].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[25].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[26].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[27].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[28].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[29].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[2].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[30].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[31].tc_srl_reg                                                    |    <0.001 |
|           TC_SRL[3].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[4].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[5].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[6].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[7].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[8].tc_srl_reg                                                     |    <0.001 |
|           TC_SRL[9].tc_srl_reg                                                     |    <0.001 |
|           U_XSDB_SLAVE                                                             |     0.001 |
|           reg_15                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_16                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_17                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_18                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_19                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_1a                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_6                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_7                                                                    |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_8                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_80                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_81                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_82                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_83                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_84                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_85                                                                   |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_887                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_88d                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_88f                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_890                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_892                                                                  |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_9                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|           reg_srl_fff                                                              |    <0.001 |
|           reg_stream_ffd                                                           |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                     |    <0.001 |
|           reg_stream_ffe                                                           |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                   |    <0.001 |
|         u_ila_reset_ctrl                                                           |    <0.001 |
|           arm_detection_inst                                                       |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                               |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                              |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                             |    <0.001 |
|           halt_detection_inst                                                      |    <0.001 |
|         u_trig                                                                     |     0.004 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[10].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[11].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[12].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[13].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[14].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[15].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[16].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[17].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[18].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[19].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[1].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[20].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[21].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[22].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[23].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[24].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[25].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[26].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[27].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[28].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[29].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[2].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[30].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[31].U_TC                                          |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[3].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[4].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[5].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[6].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[7].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[8].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[9].U_TC                                           |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|               DUT                                                                  |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                   u_srlA                                                           |    <0.001 |
|                   u_srlB                                                           |    <0.001 |
|                   u_srlC                                                           |    <0.001 |
|                   u_srlD                                                           |    <0.001 |
|           U_TM                                                                     |     0.002 |
|             N_DDR_MODE.G_NMU[0].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                 DUT                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                     |    <0.001 |
|                     u_srlA                                                         |    <0.001 |
|                     u_srlB                                                         |    <0.001 |
|                     u_srlC                                                         |    <0.001 |
|                     u_srlD                                                         |    <0.001 |
|         xsdb_memory_read_inst                                                      |    <0.001 |
|   dbg_hub                                                                          |     0.002 |
|     inst                                                                           |     0.002 |
|       BSCANID.u_xsdbm_id                                                           |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.002 |
|           U_ICON_INTERFACE                                                         |     0.001 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_12_15                                     |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   instance_name                                                                    |     0.122 |
|     inst                                                                           |     0.122 |
|   loadok                                                                           |    <0.001 |
|   my_cpuok                                                                         |     0.050 |
|     C_M                                                                            |     0.050 |
|       ALU                                                                          |     0.001 |
|         weneed1                                                                    |    <0.001 |
|         weneed2                                                                    |    <0.001 |
|         weneed4                                                                    |    <0.001 |
|       forALU                                                                       |    <0.001 |
|       forData                                                                      |    <0.001 |
|       forPC                                                                        |     0.015 |
|       forRD                                                                        |    <0.001 |
|       instruction_and_data                                                         |     0.025 |
|         U0                                                                         |     0.025 |
|           synth_options.dist_mem_inst                                              |     0.025 |
|             gen_sp_ram.spram_inst                                                  |     0.025 |
|               ram_reg_0_255_0_0                                                    |    <0.001 |
|               ram_reg_0_255_10_10                                                  |    <0.001 |
|               ram_reg_0_255_11_11                                                  |    <0.001 |
|               ram_reg_0_255_12_12                                                  |    <0.001 |
|               ram_reg_0_255_13_13                                                  |    <0.001 |
|               ram_reg_0_255_14_14                                                  |    <0.001 |
|               ram_reg_0_255_15_15                                                  |    <0.001 |
|               ram_reg_0_255_16_16                                                  |    <0.001 |
|               ram_reg_0_255_17_17                                                  |    <0.001 |
|               ram_reg_0_255_18_18                                                  |    <0.001 |
|               ram_reg_0_255_19_19                                                  |    <0.001 |
|               ram_reg_0_255_1_1                                                    |    <0.001 |
|               ram_reg_0_255_20_20                                                  |    <0.001 |
|               ram_reg_0_255_21_21                                                  |    <0.001 |
|               ram_reg_0_255_22_22                                                  |    <0.001 |
|               ram_reg_0_255_23_23                                                  |    <0.001 |
|               ram_reg_0_255_24_24                                                  |    <0.001 |
|               ram_reg_0_255_25_25                                                  |    <0.001 |
|               ram_reg_0_255_26_26                                                  |    <0.001 |
|               ram_reg_0_255_27_27                                                  |    <0.001 |
|               ram_reg_0_255_28_28                                                  |    <0.001 |
|               ram_reg_0_255_29_29                                                  |    <0.001 |
|               ram_reg_0_255_2_2                                                    |    <0.001 |
|               ram_reg_0_255_30_30                                                  |    <0.001 |
|               ram_reg_0_255_31_31                                                  |    <0.001 |
|               ram_reg_0_255_3_3                                                    |    <0.001 |
|               ram_reg_0_255_4_4                                                    |    <0.001 |
|               ram_reg_0_255_5_5                                                    |    <0.001 |
|               ram_reg_0_255_6_6                                                    |    <0.001 |
|               ram_reg_0_255_7_7                                                    |    <0.001 |
|               ram_reg_0_255_8_8                                                    |    <0.001 |
|               ram_reg_0_255_9_9                                                    |    <0.001 |
|               ram_reg_1024_1279_0_0                                                |    <0.001 |
|               ram_reg_1024_1279_10_10                                              |    <0.001 |
|               ram_reg_1024_1279_11_11                                              |    <0.001 |
|               ram_reg_1024_1279_12_12                                              |    <0.001 |
|               ram_reg_1024_1279_13_13                                              |    <0.001 |
|               ram_reg_1024_1279_14_14                                              |    <0.001 |
|               ram_reg_1024_1279_15_15                                              |    <0.001 |
|               ram_reg_1024_1279_16_16                                              |    <0.001 |
|               ram_reg_1024_1279_17_17                                              |    <0.001 |
|               ram_reg_1024_1279_18_18                                              |    <0.001 |
|               ram_reg_1024_1279_19_19                                              |    <0.001 |
|               ram_reg_1024_1279_1_1                                                |    <0.001 |
|               ram_reg_1024_1279_20_20                                              |    <0.001 |
|               ram_reg_1024_1279_21_21                                              |    <0.001 |
|               ram_reg_1024_1279_22_22                                              |    <0.001 |
|               ram_reg_1024_1279_23_23                                              |    <0.001 |
|               ram_reg_1024_1279_24_24                                              |    <0.001 |
|               ram_reg_1024_1279_25_25                                              |    <0.001 |
|               ram_reg_1024_1279_26_26                                              |    <0.001 |
|               ram_reg_1024_1279_27_27                                              |    <0.001 |
|               ram_reg_1024_1279_28_28                                              |    <0.001 |
|               ram_reg_1024_1279_29_29                                              |    <0.001 |
|               ram_reg_1024_1279_2_2                                                |    <0.001 |
|               ram_reg_1024_1279_30_30                                              |    <0.001 |
|               ram_reg_1024_1279_31_31                                              |    <0.001 |
|               ram_reg_1024_1279_3_3                                                |    <0.001 |
|               ram_reg_1024_1279_4_4                                                |    <0.001 |
|               ram_reg_1024_1279_5_5                                                |    <0.001 |
|               ram_reg_1024_1279_6_6                                                |    <0.001 |
|               ram_reg_1024_1279_7_7                                                |    <0.001 |
|               ram_reg_1024_1279_8_8                                                |    <0.001 |
|               ram_reg_1024_1279_9_9                                                |    <0.001 |
|               ram_reg_1280_1535_0_0                                                |    <0.001 |
|               ram_reg_1280_1535_10_10                                              |    <0.001 |
|               ram_reg_1280_1535_11_11                                              |    <0.001 |
|               ram_reg_1280_1535_12_12                                              |    <0.001 |
|               ram_reg_1280_1535_13_13                                              |    <0.001 |
|               ram_reg_1280_1535_14_14                                              |    <0.001 |
|               ram_reg_1280_1535_15_15                                              |    <0.001 |
|               ram_reg_1280_1535_16_16                                              |    <0.001 |
|               ram_reg_1280_1535_17_17                                              |    <0.001 |
|               ram_reg_1280_1535_18_18                                              |    <0.001 |
|               ram_reg_1280_1535_19_19                                              |    <0.001 |
|               ram_reg_1280_1535_1_1                                                |    <0.001 |
|               ram_reg_1280_1535_20_20                                              |    <0.001 |
|               ram_reg_1280_1535_21_21                                              |    <0.001 |
|               ram_reg_1280_1535_22_22                                              |    <0.001 |
|               ram_reg_1280_1535_23_23                                              |    <0.001 |
|               ram_reg_1280_1535_24_24                                              |    <0.001 |
|               ram_reg_1280_1535_25_25                                              |    <0.001 |
|               ram_reg_1280_1535_26_26                                              |    <0.001 |
|               ram_reg_1280_1535_27_27                                              |    <0.001 |
|               ram_reg_1280_1535_28_28                                              |    <0.001 |
|               ram_reg_1280_1535_29_29                                              |    <0.001 |
|               ram_reg_1280_1535_2_2                                                |    <0.001 |
|               ram_reg_1280_1535_30_30                                              |    <0.001 |
|               ram_reg_1280_1535_31_31                                              |    <0.001 |
|               ram_reg_1280_1535_3_3                                                |    <0.001 |
|               ram_reg_1280_1535_4_4                                                |    <0.001 |
|               ram_reg_1280_1535_5_5                                                |    <0.001 |
|               ram_reg_1280_1535_6_6                                                |    <0.001 |
|               ram_reg_1280_1535_7_7                                                |    <0.001 |
|               ram_reg_1280_1535_8_8                                                |    <0.001 |
|               ram_reg_1280_1535_9_9                                                |    <0.001 |
|               ram_reg_1536_1791_0_0                                                |    <0.001 |
|               ram_reg_1536_1791_10_10                                              |    <0.001 |
|               ram_reg_1536_1791_11_11                                              |    <0.001 |
|               ram_reg_1536_1791_12_12                                              |    <0.001 |
|               ram_reg_1536_1791_13_13                                              |    <0.001 |
|               ram_reg_1536_1791_14_14                                              |    <0.001 |
|               ram_reg_1536_1791_15_15                                              |    <0.001 |
|               ram_reg_1536_1791_16_16                                              |    <0.001 |
|               ram_reg_1536_1791_17_17                                              |    <0.001 |
|               ram_reg_1536_1791_18_18                                              |    <0.001 |
|               ram_reg_1536_1791_19_19                                              |    <0.001 |
|               ram_reg_1536_1791_1_1                                                |    <0.001 |
|               ram_reg_1536_1791_20_20                                              |    <0.001 |
|               ram_reg_1536_1791_21_21                                              |    <0.001 |
|               ram_reg_1536_1791_22_22                                              |    <0.001 |
|               ram_reg_1536_1791_23_23                                              |    <0.001 |
|               ram_reg_1536_1791_24_24                                              |    <0.001 |
|               ram_reg_1536_1791_25_25                                              |    <0.001 |
|               ram_reg_1536_1791_26_26                                              |    <0.001 |
|               ram_reg_1536_1791_27_27                                              |    <0.001 |
|               ram_reg_1536_1791_28_28                                              |    <0.001 |
|               ram_reg_1536_1791_29_29                                              |    <0.001 |
|               ram_reg_1536_1791_2_2                                                |    <0.001 |
|               ram_reg_1536_1791_30_30                                              |    <0.001 |
|               ram_reg_1536_1791_31_31                                              |    <0.001 |
|               ram_reg_1536_1791_3_3                                                |    <0.001 |
|               ram_reg_1536_1791_4_4                                                |    <0.001 |
|               ram_reg_1536_1791_5_5                                                |    <0.001 |
|               ram_reg_1536_1791_6_6                                                |    <0.001 |
|               ram_reg_1536_1791_7_7                                                |    <0.001 |
|               ram_reg_1536_1791_8_8                                                |    <0.001 |
|               ram_reg_1536_1791_9_9                                                |    <0.001 |
|               ram_reg_1792_2047_0_0                                                |    <0.001 |
|               ram_reg_1792_2047_10_10                                              |    <0.001 |
|               ram_reg_1792_2047_11_11                                              |    <0.001 |
|               ram_reg_1792_2047_12_12                                              |    <0.001 |
|               ram_reg_1792_2047_13_13                                              |    <0.001 |
|               ram_reg_1792_2047_14_14                                              |    <0.001 |
|               ram_reg_1792_2047_15_15                                              |    <0.001 |
|               ram_reg_1792_2047_16_16                                              |    <0.001 |
|               ram_reg_1792_2047_17_17                                              |    <0.001 |
|               ram_reg_1792_2047_18_18                                              |    <0.001 |
|               ram_reg_1792_2047_19_19                                              |    <0.001 |
|               ram_reg_1792_2047_1_1                                                |    <0.001 |
|               ram_reg_1792_2047_20_20                                              |    <0.001 |
|               ram_reg_1792_2047_21_21                                              |    <0.001 |
|               ram_reg_1792_2047_22_22                                              |    <0.001 |
|               ram_reg_1792_2047_23_23                                              |    <0.001 |
|               ram_reg_1792_2047_24_24                                              |    <0.001 |
|               ram_reg_1792_2047_25_25                                              |    <0.001 |
|               ram_reg_1792_2047_26_26                                              |    <0.001 |
|               ram_reg_1792_2047_27_27                                              |    <0.001 |
|               ram_reg_1792_2047_28_28                                              |    <0.001 |
|               ram_reg_1792_2047_29_29                                              |    <0.001 |
|               ram_reg_1792_2047_2_2                                                |    <0.001 |
|               ram_reg_1792_2047_30_30                                              |    <0.001 |
|               ram_reg_1792_2047_31_31                                              |    <0.001 |
|               ram_reg_1792_2047_3_3                                                |    <0.001 |
|               ram_reg_1792_2047_4_4                                                |    <0.001 |
|               ram_reg_1792_2047_5_5                                                |    <0.001 |
|               ram_reg_1792_2047_6_6                                                |    <0.001 |
|               ram_reg_1792_2047_7_7                                                |    <0.001 |
|               ram_reg_1792_2047_8_8                                                |    <0.001 |
|               ram_reg_1792_2047_9_9                                                |    <0.001 |
|               ram_reg_2048_2303_0_0                                                |    <0.001 |
|               ram_reg_2048_2303_10_10                                              |    <0.001 |
|               ram_reg_2048_2303_11_11                                              |    <0.001 |
|               ram_reg_2048_2303_12_12                                              |    <0.001 |
|               ram_reg_2048_2303_13_13                                              |    <0.001 |
|               ram_reg_2048_2303_14_14                                              |    <0.001 |
|               ram_reg_2048_2303_15_15                                              |    <0.001 |
|               ram_reg_2048_2303_16_16                                              |    <0.001 |
|               ram_reg_2048_2303_17_17                                              |    <0.001 |
|               ram_reg_2048_2303_18_18                                              |    <0.001 |
|               ram_reg_2048_2303_19_19                                              |    <0.001 |
|               ram_reg_2048_2303_1_1                                                |    <0.001 |
|               ram_reg_2048_2303_20_20                                              |    <0.001 |
|               ram_reg_2048_2303_21_21                                              |    <0.001 |
|               ram_reg_2048_2303_22_22                                              |    <0.001 |
|               ram_reg_2048_2303_23_23                                              |    <0.001 |
|               ram_reg_2048_2303_24_24                                              |    <0.001 |
|               ram_reg_2048_2303_25_25                                              |    <0.001 |
|               ram_reg_2048_2303_26_26                                              |    <0.001 |
|               ram_reg_2048_2303_27_27                                              |    <0.001 |
|               ram_reg_2048_2303_28_28                                              |    <0.001 |
|               ram_reg_2048_2303_29_29                                              |    <0.001 |
|               ram_reg_2048_2303_2_2                                                |    <0.001 |
|               ram_reg_2048_2303_30_30                                              |    <0.001 |
|               ram_reg_2048_2303_31_31                                              |    <0.001 |
|               ram_reg_2048_2303_3_3                                                |    <0.001 |
|               ram_reg_2048_2303_4_4                                                |    <0.001 |
|               ram_reg_2048_2303_5_5                                                |    <0.001 |
|               ram_reg_2048_2303_6_6                                                |    <0.001 |
|               ram_reg_2048_2303_7_7                                                |    <0.001 |
|               ram_reg_2048_2303_8_8                                                |    <0.001 |
|               ram_reg_2048_2303_9_9                                                |    <0.001 |
|               ram_reg_2304_2559_0_0                                                |    <0.001 |
|               ram_reg_2304_2559_10_10                                              |    <0.001 |
|               ram_reg_2304_2559_11_11                                              |    <0.001 |
|               ram_reg_2304_2559_12_12                                              |    <0.001 |
|               ram_reg_2304_2559_13_13                                              |    <0.001 |
|               ram_reg_2304_2559_14_14                                              |    <0.001 |
|               ram_reg_2304_2559_15_15                                              |    <0.001 |
|               ram_reg_2304_2559_16_16                                              |    <0.001 |
|               ram_reg_2304_2559_17_17                                              |    <0.001 |
|               ram_reg_2304_2559_18_18                                              |    <0.001 |
|               ram_reg_2304_2559_19_19                                              |    <0.001 |
|               ram_reg_2304_2559_1_1                                                |    <0.001 |
|               ram_reg_2304_2559_20_20                                              |    <0.001 |
|               ram_reg_2304_2559_21_21                                              |    <0.001 |
|               ram_reg_2304_2559_22_22                                              |    <0.001 |
|               ram_reg_2304_2559_23_23                                              |    <0.001 |
|               ram_reg_2304_2559_24_24                                              |    <0.001 |
|               ram_reg_2304_2559_25_25                                              |    <0.001 |
|               ram_reg_2304_2559_26_26                                              |    <0.001 |
|               ram_reg_2304_2559_27_27                                              |    <0.001 |
|               ram_reg_2304_2559_28_28                                              |    <0.001 |
|               ram_reg_2304_2559_29_29                                              |    <0.001 |
|               ram_reg_2304_2559_2_2                                                |    <0.001 |
|               ram_reg_2304_2559_30_30                                              |    <0.001 |
|               ram_reg_2304_2559_31_31                                              |    <0.001 |
|               ram_reg_2304_2559_3_3                                                |    <0.001 |
|               ram_reg_2304_2559_4_4                                                |    <0.001 |
|               ram_reg_2304_2559_5_5                                                |    <0.001 |
|               ram_reg_2304_2559_6_6                                                |    <0.001 |
|               ram_reg_2304_2559_7_7                                                |    <0.001 |
|               ram_reg_2304_2559_8_8                                                |    <0.001 |
|               ram_reg_2304_2559_9_9                                                |    <0.001 |
|               ram_reg_2560_2815_0_0                                                |    <0.001 |
|               ram_reg_2560_2815_10_10                                              |    <0.001 |
|               ram_reg_2560_2815_11_11                                              |    <0.001 |
|               ram_reg_2560_2815_12_12                                              |    <0.001 |
|               ram_reg_2560_2815_13_13                                              |    <0.001 |
|               ram_reg_2560_2815_14_14                                              |    <0.001 |
|               ram_reg_2560_2815_15_15                                              |    <0.001 |
|               ram_reg_2560_2815_16_16                                              |    <0.001 |
|               ram_reg_2560_2815_17_17                                              |    <0.001 |
|               ram_reg_2560_2815_18_18                                              |    <0.001 |
|               ram_reg_2560_2815_19_19                                              |    <0.001 |
|               ram_reg_2560_2815_1_1                                                |    <0.001 |
|               ram_reg_2560_2815_20_20                                              |    <0.001 |
|               ram_reg_2560_2815_21_21                                              |    <0.001 |
|               ram_reg_2560_2815_22_22                                              |    <0.001 |
|               ram_reg_2560_2815_23_23                                              |    <0.001 |
|               ram_reg_2560_2815_24_24                                              |    <0.001 |
|               ram_reg_2560_2815_25_25                                              |    <0.001 |
|               ram_reg_2560_2815_26_26                                              |    <0.001 |
|               ram_reg_2560_2815_27_27                                              |    <0.001 |
|               ram_reg_2560_2815_28_28                                              |    <0.001 |
|               ram_reg_2560_2815_29_29                                              |    <0.001 |
|               ram_reg_2560_2815_2_2                                                |    <0.001 |
|               ram_reg_2560_2815_30_30                                              |    <0.001 |
|               ram_reg_2560_2815_31_31                                              |    <0.001 |
|               ram_reg_2560_2815_3_3                                                |    <0.001 |
|               ram_reg_2560_2815_4_4                                                |    <0.001 |
|               ram_reg_2560_2815_5_5                                                |    <0.001 |
|               ram_reg_2560_2815_6_6                                                |    <0.001 |
|               ram_reg_2560_2815_7_7                                                |    <0.001 |
|               ram_reg_2560_2815_8_8                                                |    <0.001 |
|               ram_reg_2560_2815_9_9                                                |    <0.001 |
|               ram_reg_256_511_0_0                                                  |    <0.001 |
|               ram_reg_256_511_10_10                                                |    <0.001 |
|               ram_reg_256_511_11_11                                                |    <0.001 |
|               ram_reg_256_511_12_12                                                |    <0.001 |
|               ram_reg_256_511_13_13                                                |    <0.001 |
|               ram_reg_256_511_14_14                                                |    <0.001 |
|               ram_reg_256_511_15_15                                                |    <0.001 |
|               ram_reg_256_511_16_16                                                |    <0.001 |
|               ram_reg_256_511_17_17                                                |    <0.001 |
|               ram_reg_256_511_18_18                                                |    <0.001 |
|               ram_reg_256_511_19_19                                                |    <0.001 |
|               ram_reg_256_511_1_1                                                  |    <0.001 |
|               ram_reg_256_511_20_20                                                |    <0.001 |
|               ram_reg_256_511_21_21                                                |    <0.001 |
|               ram_reg_256_511_22_22                                                |    <0.001 |
|               ram_reg_256_511_23_23                                                |    <0.001 |
|               ram_reg_256_511_24_24                                                |    <0.001 |
|               ram_reg_256_511_25_25                                                |    <0.001 |
|               ram_reg_256_511_26_26                                                |    <0.001 |
|               ram_reg_256_511_27_27                                                |    <0.001 |
|               ram_reg_256_511_28_28                                                |    <0.001 |
|               ram_reg_256_511_29_29                                                |    <0.001 |
|               ram_reg_256_511_2_2                                                  |    <0.001 |
|               ram_reg_256_511_30_30                                                |    <0.001 |
|               ram_reg_256_511_31_31                                                |    <0.001 |
|               ram_reg_256_511_3_3                                                  |    <0.001 |
|               ram_reg_256_511_4_4                                                  |    <0.001 |
|               ram_reg_256_511_5_5                                                  |    <0.001 |
|               ram_reg_256_511_6_6                                                  |    <0.001 |
|               ram_reg_256_511_7_7                                                  |    <0.001 |
|               ram_reg_256_511_8_8                                                  |    <0.001 |
|               ram_reg_256_511_9_9                                                  |    <0.001 |
|               ram_reg_2816_3071_0_0                                                |    <0.001 |
|               ram_reg_2816_3071_10_10                                              |    <0.001 |
|               ram_reg_2816_3071_11_11                                              |    <0.001 |
|               ram_reg_2816_3071_12_12                                              |    <0.001 |
|               ram_reg_2816_3071_13_13                                              |    <0.001 |
|               ram_reg_2816_3071_14_14                                              |    <0.001 |
|               ram_reg_2816_3071_15_15                                              |    <0.001 |
|               ram_reg_2816_3071_16_16                                              |    <0.001 |
|               ram_reg_2816_3071_17_17                                              |    <0.001 |
|               ram_reg_2816_3071_18_18                                              |    <0.001 |
|               ram_reg_2816_3071_19_19                                              |    <0.001 |
|               ram_reg_2816_3071_1_1                                                |    <0.001 |
|               ram_reg_2816_3071_20_20                                              |    <0.001 |
|               ram_reg_2816_3071_21_21                                              |    <0.001 |
|               ram_reg_2816_3071_22_22                                              |    <0.001 |
|               ram_reg_2816_3071_23_23                                              |    <0.001 |
|               ram_reg_2816_3071_24_24                                              |    <0.001 |
|               ram_reg_2816_3071_25_25                                              |    <0.001 |
|               ram_reg_2816_3071_26_26                                              |    <0.001 |
|               ram_reg_2816_3071_27_27                                              |    <0.001 |
|               ram_reg_2816_3071_28_28                                              |    <0.001 |
|               ram_reg_2816_3071_29_29                                              |    <0.001 |
|               ram_reg_2816_3071_2_2                                                |    <0.001 |
|               ram_reg_2816_3071_30_30                                              |    <0.001 |
|               ram_reg_2816_3071_31_31                                              |    <0.001 |
|               ram_reg_2816_3071_3_3                                                |    <0.001 |
|               ram_reg_2816_3071_4_4                                                |    <0.001 |
|               ram_reg_2816_3071_5_5                                                |    <0.001 |
|               ram_reg_2816_3071_6_6                                                |    <0.001 |
|               ram_reg_2816_3071_7_7                                                |    <0.001 |
|               ram_reg_2816_3071_8_8                                                |    <0.001 |
|               ram_reg_2816_3071_9_9                                                |    <0.001 |
|               ram_reg_3072_3327_0_0                                                |    <0.001 |
|               ram_reg_3072_3327_10_10                                              |    <0.001 |
|               ram_reg_3072_3327_11_11                                              |    <0.001 |
|               ram_reg_3072_3327_12_12                                              |    <0.001 |
|               ram_reg_3072_3327_13_13                                              |    <0.001 |
|               ram_reg_3072_3327_14_14                                              |    <0.001 |
|               ram_reg_3072_3327_15_15                                              |    <0.001 |
|               ram_reg_3072_3327_16_16                                              |    <0.001 |
|               ram_reg_3072_3327_17_17                                              |    <0.001 |
|               ram_reg_3072_3327_18_18                                              |    <0.001 |
|               ram_reg_3072_3327_19_19                                              |    <0.001 |
|               ram_reg_3072_3327_1_1                                                |    <0.001 |
|               ram_reg_3072_3327_20_20                                              |    <0.001 |
|               ram_reg_3072_3327_21_21                                              |    <0.001 |
|               ram_reg_3072_3327_22_22                                              |    <0.001 |
|               ram_reg_3072_3327_23_23                                              |    <0.001 |
|               ram_reg_3072_3327_24_24                                              |    <0.001 |
|               ram_reg_3072_3327_25_25                                              |    <0.001 |
|               ram_reg_3072_3327_26_26                                              |    <0.001 |
|               ram_reg_3072_3327_27_27                                              |    <0.001 |
|               ram_reg_3072_3327_28_28                                              |    <0.001 |
|               ram_reg_3072_3327_29_29                                              |    <0.001 |
|               ram_reg_3072_3327_2_2                                                |    <0.001 |
|               ram_reg_3072_3327_30_30                                              |    <0.001 |
|               ram_reg_3072_3327_31_31                                              |    <0.001 |
|               ram_reg_3072_3327_3_3                                                |    <0.001 |
|               ram_reg_3072_3327_4_4                                                |    <0.001 |
|               ram_reg_3072_3327_5_5                                                |    <0.001 |
|               ram_reg_3072_3327_6_6                                                |    <0.001 |
|               ram_reg_3072_3327_7_7                                                |    <0.001 |
|               ram_reg_3072_3327_8_8                                                |    <0.001 |
|               ram_reg_3072_3327_9_9                                                |    <0.001 |
|               ram_reg_3328_3583_0_0                                                |    <0.001 |
|               ram_reg_3328_3583_10_10                                              |    <0.001 |
|               ram_reg_3328_3583_11_11                                              |    <0.001 |
|               ram_reg_3328_3583_12_12                                              |    <0.001 |
|               ram_reg_3328_3583_13_13                                              |    <0.001 |
|               ram_reg_3328_3583_14_14                                              |    <0.001 |
|               ram_reg_3328_3583_15_15                                              |    <0.001 |
|               ram_reg_3328_3583_16_16                                              |    <0.001 |
|               ram_reg_3328_3583_17_17                                              |    <0.001 |
|               ram_reg_3328_3583_18_18                                              |    <0.001 |
|               ram_reg_3328_3583_19_19                                              |    <0.001 |
|               ram_reg_3328_3583_1_1                                                |    <0.001 |
|               ram_reg_3328_3583_20_20                                              |    <0.001 |
|               ram_reg_3328_3583_21_21                                              |    <0.001 |
|               ram_reg_3328_3583_22_22                                              |    <0.001 |
|               ram_reg_3328_3583_23_23                                              |    <0.001 |
|               ram_reg_3328_3583_24_24                                              |    <0.001 |
|               ram_reg_3328_3583_25_25                                              |    <0.001 |
|               ram_reg_3328_3583_26_26                                              |    <0.001 |
|               ram_reg_3328_3583_27_27                                              |    <0.001 |
|               ram_reg_3328_3583_28_28                                              |    <0.001 |
|               ram_reg_3328_3583_29_29                                              |    <0.001 |
|               ram_reg_3328_3583_2_2                                                |    <0.001 |
|               ram_reg_3328_3583_30_30                                              |    <0.001 |
|               ram_reg_3328_3583_31_31                                              |    <0.001 |
|               ram_reg_3328_3583_3_3                                                |    <0.001 |
|               ram_reg_3328_3583_4_4                                                |    <0.001 |
|               ram_reg_3328_3583_5_5                                                |    <0.001 |
|               ram_reg_3328_3583_6_6                                                |    <0.001 |
|               ram_reg_3328_3583_7_7                                                |    <0.001 |
|               ram_reg_3328_3583_8_8                                                |    <0.001 |
|               ram_reg_3328_3583_9_9                                                |    <0.001 |
|               ram_reg_3584_3839_0_0                                                |    <0.001 |
|               ram_reg_3584_3839_10_10                                              |    <0.001 |
|               ram_reg_3584_3839_11_11                                              |    <0.001 |
|               ram_reg_3584_3839_12_12                                              |    <0.001 |
|               ram_reg_3584_3839_13_13                                              |    <0.001 |
|               ram_reg_3584_3839_14_14                                              |    <0.001 |
|               ram_reg_3584_3839_15_15                                              |    <0.001 |
|               ram_reg_3584_3839_16_16                                              |    <0.001 |
|               ram_reg_3584_3839_17_17                                              |    <0.001 |
|               ram_reg_3584_3839_18_18                                              |    <0.001 |
|               ram_reg_3584_3839_19_19                                              |    <0.001 |
|               ram_reg_3584_3839_1_1                                                |    <0.001 |
|               ram_reg_3584_3839_20_20                                              |    <0.001 |
|               ram_reg_3584_3839_21_21                                              |    <0.001 |
|               ram_reg_3584_3839_22_22                                              |    <0.001 |
|               ram_reg_3584_3839_23_23                                              |    <0.001 |
|               ram_reg_3584_3839_24_24                                              |    <0.001 |
|               ram_reg_3584_3839_25_25                                              |    <0.001 |
|               ram_reg_3584_3839_26_26                                              |    <0.001 |
|               ram_reg_3584_3839_27_27                                              |    <0.001 |
|               ram_reg_3584_3839_28_28                                              |    <0.001 |
|               ram_reg_3584_3839_29_29                                              |    <0.001 |
|               ram_reg_3584_3839_2_2                                                |    <0.001 |
|               ram_reg_3584_3839_30_30                                              |    <0.001 |
|               ram_reg_3584_3839_31_31                                              |    <0.001 |
|               ram_reg_3584_3839_3_3                                                |    <0.001 |
|               ram_reg_3584_3839_4_4                                                |    <0.001 |
|               ram_reg_3584_3839_5_5                                                |    <0.001 |
|               ram_reg_3584_3839_6_6                                                |    <0.001 |
|               ram_reg_3584_3839_7_7                                                |    <0.001 |
|               ram_reg_3584_3839_8_8                                                |    <0.001 |
|               ram_reg_3584_3839_9_9                                                |    <0.001 |
|               ram_reg_3840_4095_0_0                                                |    <0.001 |
|               ram_reg_3840_4095_10_10                                              |    <0.001 |
|               ram_reg_3840_4095_11_11                                              |    <0.001 |
|               ram_reg_3840_4095_12_12                                              |    <0.001 |
|               ram_reg_3840_4095_13_13                                              |    <0.001 |
|               ram_reg_3840_4095_14_14                                              |    <0.001 |
|               ram_reg_3840_4095_15_15                                              |    <0.001 |
|               ram_reg_3840_4095_16_16                                              |    <0.001 |
|               ram_reg_3840_4095_17_17                                              |    <0.001 |
|               ram_reg_3840_4095_18_18                                              |    <0.001 |
|               ram_reg_3840_4095_19_19                                              |    <0.001 |
|               ram_reg_3840_4095_1_1                                                |    <0.001 |
|               ram_reg_3840_4095_20_20                                              |    <0.001 |
|               ram_reg_3840_4095_21_21                                              |    <0.001 |
|               ram_reg_3840_4095_22_22                                              |    <0.001 |
|               ram_reg_3840_4095_23_23                                              |    <0.001 |
|               ram_reg_3840_4095_24_24                                              |    <0.001 |
|               ram_reg_3840_4095_25_25                                              |    <0.001 |
|               ram_reg_3840_4095_26_26                                              |    <0.001 |
|               ram_reg_3840_4095_27_27                                              |    <0.001 |
|               ram_reg_3840_4095_28_28                                              |    <0.001 |
|               ram_reg_3840_4095_29_29                                              |    <0.001 |
|               ram_reg_3840_4095_2_2                                                |    <0.001 |
|               ram_reg_3840_4095_30_30                                              |    <0.001 |
|               ram_reg_3840_4095_31_31                                              |    <0.001 |
|               ram_reg_3840_4095_3_3                                                |    <0.001 |
|               ram_reg_3840_4095_4_4                                                |    <0.001 |
|               ram_reg_3840_4095_5_5                                                |    <0.001 |
|               ram_reg_3840_4095_6_6                                                |    <0.001 |
|               ram_reg_3840_4095_7_7                                                |    <0.001 |
|               ram_reg_3840_4095_8_8                                                |    <0.001 |
|               ram_reg_3840_4095_9_9                                                |    <0.001 |
|               ram_reg_512_767_0_0                                                  |    <0.001 |
|               ram_reg_512_767_10_10                                                |    <0.001 |
|               ram_reg_512_767_11_11                                                |    <0.001 |
|               ram_reg_512_767_12_12                                                |    <0.001 |
|               ram_reg_512_767_13_13                                                |    <0.001 |
|               ram_reg_512_767_14_14                                                |    <0.001 |
|               ram_reg_512_767_15_15                                                |    <0.001 |
|               ram_reg_512_767_16_16                                                |    <0.001 |
|               ram_reg_512_767_17_17                                                |    <0.001 |
|               ram_reg_512_767_18_18                                                |    <0.001 |
|               ram_reg_512_767_19_19                                                |    <0.001 |
|               ram_reg_512_767_1_1                                                  |    <0.001 |
|               ram_reg_512_767_20_20                                                |    <0.001 |
|               ram_reg_512_767_21_21                                                |    <0.001 |
|               ram_reg_512_767_22_22                                                |    <0.001 |
|               ram_reg_512_767_23_23                                                |    <0.001 |
|               ram_reg_512_767_24_24                                                |    <0.001 |
|               ram_reg_512_767_25_25                                                |    <0.001 |
|               ram_reg_512_767_26_26                                                |    <0.001 |
|               ram_reg_512_767_27_27                                                |    <0.001 |
|               ram_reg_512_767_28_28                                                |    <0.001 |
|               ram_reg_512_767_29_29                                                |    <0.001 |
|               ram_reg_512_767_2_2                                                  |    <0.001 |
|               ram_reg_512_767_30_30                                                |    <0.001 |
|               ram_reg_512_767_31_31                                                |    <0.001 |
|               ram_reg_512_767_3_3                                                  |    <0.001 |
|               ram_reg_512_767_4_4                                                  |    <0.001 |
|               ram_reg_512_767_5_5                                                  |    <0.001 |
|               ram_reg_512_767_6_6                                                  |    <0.001 |
|               ram_reg_512_767_7_7                                                  |    <0.001 |
|               ram_reg_512_767_8_8                                                  |    <0.001 |
|               ram_reg_512_767_9_9                                                  |    <0.001 |
|               ram_reg_768_1023_0_0                                                 |    <0.001 |
|               ram_reg_768_1023_10_10                                               |    <0.001 |
|               ram_reg_768_1023_11_11                                               |    <0.001 |
|               ram_reg_768_1023_12_12                                               |    <0.001 |
|               ram_reg_768_1023_13_13                                               |    <0.001 |
|               ram_reg_768_1023_14_14                                               |    <0.001 |
|               ram_reg_768_1023_15_15                                               |    <0.001 |
|               ram_reg_768_1023_16_16                                               |    <0.001 |
|               ram_reg_768_1023_17_17                                               |    <0.001 |
|               ram_reg_768_1023_18_18                                               |    <0.001 |
|               ram_reg_768_1023_19_19                                               |    <0.001 |
|               ram_reg_768_1023_1_1                                                 |    <0.001 |
|               ram_reg_768_1023_20_20                                               |    <0.001 |
|               ram_reg_768_1023_21_21                                               |    <0.001 |
|               ram_reg_768_1023_22_22                                               |    <0.001 |
|               ram_reg_768_1023_23_23                                               |    <0.001 |
|               ram_reg_768_1023_24_24                                               |    <0.001 |
|               ram_reg_768_1023_25_25                                               |    <0.001 |
|               ram_reg_768_1023_26_26                                               |    <0.001 |
|               ram_reg_768_1023_27_27                                               |    <0.001 |
|               ram_reg_768_1023_28_28                                               |    <0.001 |
|               ram_reg_768_1023_29_29                                               |    <0.001 |
|               ram_reg_768_1023_2_2                                                 |    <0.001 |
|               ram_reg_768_1023_30_30                                               |    <0.001 |
|               ram_reg_768_1023_31_31                                               |    <0.001 |
|               ram_reg_768_1023_3_3                                                 |    <0.001 |
|               ram_reg_768_1023_4_4                                                 |    <0.001 |
|               ram_reg_768_1023_5_5                                                 |    <0.001 |
|               ram_reg_768_1023_6_6                                                 |    <0.001 |
|               ram_reg_768_1023_7_7                                                 |    <0.001 |
|               ram_reg_768_1023_8_8                                                 |    <0.001 |
|               ram_reg_768_1023_9_9                                                 |    <0.001 |
|       registerfile                                                                 |     0.008 |
|     Con_U                                                                          |    <0.001 |
|       CU1                                                                          |    <0.001 |
|       d1                                                                           |    <0.001 |
|         ALUControl_reg[0]                                                          |    <0.001 |
|   wecounter                                                                        |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


