INHERIT: utils/mkdocs-base.yml

docs_dir: 'docs/en'
site_dir: 'site/en'

site_name: XiangShan Design Document
repo_url: https://github.com/OpenXiangShan/XiangShan-Design-Doc
repo_name: XiangShan-Design-Doc

theme:
  language: en

markdown_extensions:
  replace_variables:
      yaml_file: docs/variables-en.yml

extra:
  scope: /
  back_to_home:
    url: https://docs.xiangshan.cc/
    title: Back to XiangShan Documentation Home
  alternate:
    - name: 中文
      link: https://docs.xiangshan.cc/projects/design/zh-cn/latest/
      lang: zh
    - name: English
      link: https://docs.xiangshan.cc/projects/design/en/latest/
      lang: en

nav:
  - Home: index.md
  - Frontend:
    - Branch Prediction Unit:
      - frontend/BPU/index.md
      - BPU Abstract Module: frontend/BPU/Composer.md
      - Fetch Target Unit: frontend/BPU/FTB.md
      - Branch Target Buffer: frontend/BPU/uFTB.md
      - Main Predictor TAGE-SC: frontend/BPU/TAGE-SC.md
      - Indirect Branch Predictor: frontend/BPU/ITTAGE.md
      - Return Address Stack: frontend/BPU/RAS.md
    - Fetch Target Queue: 
      - frontend/FTQ/index.md
    - Instruction Fetch Unit:
      - frontend/IFU/index.md
      - Pre-Decoder: frontend/IFU/PreDecoder.md
    - Instruction Cache:
      - frontend/ICache/index.md
      - MainPipe: frontend/ICache/MainPipe.md
      - IPrefetchPipe: frontend/ICache/IPrefetchPipe.md
      - WayLookup: frontend/ICache/WayLookup.md
      - MissUnit: frontend/ICache/MissUnit.md
      - Replacer: frontend/ICache/Replacer.md
      - CtrlUnit: frontend/ICache/CtrlUnit.md
    - PC Class: 
      - frontend/Pruned_Address/index.md
  - Backend:
    - backend/index.md
    - Control Block (CtrlBlock): 
      - backend/CtrlBlock/index.md
      - Decode: backend/CtrlBlock/decode.md
      - Rename: backend/CtrlBlock/Rename.md
      - Dispatch: backend/CtrlBlock/Dispatch.md
      - Reorder Buffer: backend/CtrlBlock/Rob.md
    - Data Path (DataPath):
      - DataPath: backend/DataPath/DataPath.md
      - Og2ForVector: backend/DataPath/Og2ForVector.md
      - WbDataPath: backend/DataPath/WbDataPath.md
      - WbFuBusyTable: backend/DataPath/WbFuBusyTable.md
      - BypassNetwork: backend/DataPath/BypassNetwork.md
    - Scheduling and Issue:
      - Scheduler: backend/Schedule_And_Issue/Scheduler.md
      - IssueQueue: backend/Schedule_And_Issue/IssueQueue.md
      - IssueQueueEntries: backend/Schedule_And_Issue/IssueQueueEntries.md
    - Execution:
      - ExuBlock: backend/ExuBlock/ExuBlock.md
      - ExuUnit: backend/ExuBlock/ExuUnit.md
    - Function Unit (FunctionUnit):
      - Integer Function Unit: backend/FunctionUnit/IntFunctionUnit.md
      - Floating-Point Function Unit: backend/FunctionUnit/FpFunctionUnit.md
      - Vector Function Unit: backend/FunctionUnit/VecFunctionUnit.md
      - Memory Function Unit: backend/FunctionUnit/MemFunctionUnit.md
    - Vector Floating-Point Unit (VFPU): backend/VFPU.md
    - Control and Status Registers (CSR): backend/CSR.md
    - Hardware Performance Monitor (HPM): backend/HPM.md
    - Debug Module: backend/DebugModule/DM.md
  - Memory System:
    - Load-Store Unit (LSU):
      - memblock/LSU/index.md
      - Load Unit (LoadUnit): memblock/LSU/LoadUnit.md
      - Store Address Unit (StoreUnit): memblock/LSU/StoreUnit.md
      - Store Data Unit (StdExeUnit): memblock/LSU/StdExeUnit.md
      - Atomic Operation Unit (AtomicsUnit): memblock/LSU/AtomicsUnit.md
      - Vector Memory Access:
        - memblock/LSU/VLSU/index.md
        - Vector Load Split Unit (VLSplit): memblock/LSU/VLSU/VLSplit.md
        - Vector Store Split Unit (VSSplit): memblock/LSU/VLSU/VSSplit.md
        - Vector Load Merge Buffer (VLMergeBuffer): memblock/LSU/VLSU/VLMergeBuffer.md
        - Vector Store Merge Buffer (VSMergeBuffer): memblock/LSU/VLSU/VSMergeBuffer.md
        - Vector Segment Unit (VSegmentUnit): memblock/LSU/VLSU/VSegmentUnit.md
        - Vector FOF Unit (VfofBuffer): memblock/LSU/VLSU/VfofBuffer.md
      - Load-Store Queue (LSQ):
        - memblock/LSU/LSQ/index.md
        - Load Queue (VirtualLoadQueu): memblock/LSU/LSQ/VirtualLoadQueue.md
        - Read-After-Read Check (LoadQueueRAR): memblock/LSU/LSQ/LoadQueueRAR.md
        - Read-After-Write Check (LoadQueueRAW): memblock/LSU/LSQ/LoadQueueRAW.md
        - Load Replay Queue (LoadQueueReplay): memblock/LSU/LSQ/LoadQueueReplay.md
        - Uncache Load Unit (LoadQueueUncach): memblock/LSU/LSQ/LoadQueueUncache.md
        - Load Exception Buffer (LqExceptionBuffer): memblock/LSU/LSQ/LqExceptionBuffer.md
        - Store Queue (StoreQueue): memblock/LSU/LSQ/StoreQueue.md
      - Uncache Handling Unit (Uncache): memblock/LSU/Uncache.md
      - Store Commit Buffer (SBuffer): memblock/LSU/SBuffer.md
      - Load Misaligned Access Unit (LoadMisalignBuffer): memblock/LSU/LoadMisalignBuffer.md
      - Store Misaligned Access Unit (StoreMisalignBuffer): memblock/LSU/StoreMisalignBuffer.md
    - Data Cache:
      - memblock/DCache/index.md
      - Load Pipeline (LoadPipe): memblock/DCache/LoadPipe.md
      - Miss Queue (MissQueue): memblock/DCache/MissQueue.md
      - Probe Queue (ProbeQueue): memblock/DCache/ProbeQueue.md
      - Main Pipeline (MainPipe): memblock/DCache/MainPipe.md
      - Writeback Queue (WritebackQueue): memblock/DCache/WritebackQueue.md
      - Error Handling and Custom Fault Injection: memblock/DCache/Error.md
    - Memory Management Unit (MMU):
      - memblock/MMU/index.md
      - L1TLB: memblock/MMU/L1TLB.md
      - Repeater: memblock/MMU/Repeater.md
      - L2TLB:
        - memblock/MMU/L2TLB/index.md
        - Page Cache: memblock/MMU/L2TLB/PageCache.md
        - Page Table Walker: memblock/MMU/L2TLB/PTW.md
        - Last Level Page Table Walker: memblock/MMU/L2TLB/LLPTW.md
        - Hypervisor Page Table Walker: memblock/MMU/L2TLB/HPTW.md
        - Miss Queue: memblock/MMU/L2TLB/MissQueue.md
        - Prefetcher: memblock/MMU/L2TLB/Prefetcher.md
      - PMP & PMA: memblock/MMU/PMP-PMA.md
  - Cache Subsystem:
    - L2 Cache:
      - L2 Cache (CoupledL2): cache/l2cache/CoupledL2.md
      - Channel A Request Buffer (RequestBuffer): cache/l2cache/ReqBuf.md
      - Request Arbiter and Main Pipeline: cache/l2cache/ReqArb_MainPipe.md
      - Directory (Directory): cache/l2cache/Directory.md
      - Data SRAM (DataStorage): cache/l2cache/DataStorage.md
      - MSHR: cache/l2cache/MSHR.md
      - Upstream TileLink Channels: 
        - SinkA: cache/l2cache/upstream/SinkA.md
        - SinkC: cache/l2cache/upstream/SinkC.md
        - GrantBuffer: cache/l2cache/upstream/GrantBuffer.md
      - Downstream CHI Channels: 
        - TXREQ: cache/l2cache/downstream/TXREQ.md
        - RXRSP: cache/l2cache/downstream/RXRSP.md
        - RXDAT: cache/l2cache/downstream/RXDAT.md
        - RXSNP: cache/l2cache/downstream/RXSNP.md
        - TXDAT: cache/l2cache/downstream/TXDAT.md
        - TXRSP: cache/l2cache/downstream/TXRSP.md
        - P-Credit Management: cache/l2cache/downstream/PCredit.md
        - Link Layer Controller (LinkMonitor): cache/l2cache/downstream/LinkMonitor.md
      - MMIO Bridge (MMIOBridge): cache/l2cache/MMIOBridge.md
      - Error Handling: cache/l2cache/Error.md
