library IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ALU is
	port(A, B : in std_logic_vector (7 downto 0);
			ALU_Sel : in std_logic_vector (2 downto 0);
			NZVC : out std_logic_vector (3 downto 0);
			ALU_Result : out std_logic_vector (7 downto 0));
			
end ALU;