tarted
grid
device SOC
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (

    );
    port
    (
// configuration_body_def_on
// configuration_body_def_end

        input ABUS_WDATA[31:0] = 32'b1111_1111_1111_1111_1111_1111_1111_1111,
        input ABUS_ADDR[31:0] = 32'b1111_1111_1111_1111_1111_1111_1111_1111,
        input ABUS_CTL[15:0] = 16'b1111_1111_1111_1111,
        input BBUS_STATE[1:0] = 2'b11,
        input BBUS_RDATA[31:0] = 32'b1111_1111_1111_1111_1111_1111_1111_1111,
        input FPGA_INT[7:0] = 8'b1111_1111,
        input FPGA_RSVDOUT[63:0] = 64'b1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111_1111,
        input FPGA_CLK1 = 1'b1,
        input FPGA_CLK2 = 1'b1,
        output ABUS_STATE[1:0],
        output ABUS_RDATA[31:0],
        output BBUS_WDATA[31:0],
        output BBUS_ADDR[31:0],
        output BBUS_CTL[15:0],
        output FPGA_RSVDIN[63:0],
        output BUS_CLK,
        output BUS_RST
    );
};
//grid device end

//grid device structure netlist started
structure netlist of SOC
{
};
//grid device structure netlist end
