
tp_sunthese_audio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e10  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  08006fa0  08006fa0  00007fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080070a4  080070a4  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080070a4  080070a4  000080a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080070ac  080070ac  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080070ac  080070ac  000080ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080070b0  080070b0  000080b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080070b4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001270  2000006c  08007120  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200012dc  08007120  000092dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ae1c  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ffb  00000000  00000000  00023eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001790  00000000  00000000  00027eb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001232  00000000  00000000  00029648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000061a9  00000000  00000000  0002a87a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c7d1  00000000  00000000  00030a23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff927  00000000  00000000  0004d1f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014cb1b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006784  00000000  00000000  0014cb60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001532e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006f88 	.word	0x08006f88

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08006f88 	.word	0x08006f88

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004fc:	b480      	push	{r7}
 80004fe:	b085      	sub	sp, #20
 8000500:	af00      	add	r7, sp, #0
 8000502:	60f8      	str	r0, [r7, #12]
 8000504:	60b9      	str	r1, [r7, #8]
 8000506:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000508:	68fb      	ldr	r3, [r7, #12]
 800050a:	4a07      	ldr	r2, [pc, #28]	@ (8000528 <vApplicationGetIdleTaskMemory+0x2c>)
 800050c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800050e:	68bb      	ldr	r3, [r7, #8]
 8000510:	4a06      	ldr	r2, [pc, #24]	@ (800052c <vApplicationGetIdleTaskMemory+0x30>)
 8000512:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	2280      	movs	r2, #128	@ 0x80
 8000518:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800051a:	bf00      	nop
 800051c:	3714      	adds	r7, #20
 800051e:	46bd      	mov	sp, r7
 8000520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop
 8000528:	2000008c 	.word	0x2000008c
 800052c:	2000012c 	.word	0x2000012c

08000530 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000530:	b5b0      	push	{r4, r5, r7, lr}
 8000532:	b088      	sub	sp, #32
 8000534:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000536:	4b0a      	ldr	r3, [pc, #40]	@ (8000560 <MX_FREERTOS_Init+0x30>)
 8000538:	1d3c      	adds	r4, r7, #4
 800053a:	461d      	mov	r5, r3
 800053c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800053e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000540:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000544:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000548:	1d3b      	adds	r3, r7, #4
 800054a:	2100      	movs	r1, #0
 800054c:	4618      	mov	r0, r3
 800054e:	f004 fda1 	bl	8005094 <osThreadCreate>
 8000552:	4603      	mov	r3, r0
 8000554:	4a03      	ldr	r2, [pc, #12]	@ (8000564 <MX_FREERTOS_Init+0x34>)
 8000556:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000558:	bf00      	nop
 800055a:	3720      	adds	r7, #32
 800055c:	46bd      	mov	sp, r7
 800055e:	bdb0      	pop	{r4, r5, r7, pc}
 8000560:	08006fac 	.word	0x08006fac
 8000564:	20000088 	.word	0x20000088

08000568 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000570:	2001      	movs	r0, #1
 8000572:	f004 fddb 	bl	800512c <osDelay>
 8000576:	e7fb      	b.n	8000570 <StartDefaultTask+0x8>

08000578 <MX_GPIO_Init>:
        * EXTI
     PA9   ------> USART1_TX
     PA10   ------> USART1_RX
*/
void MX_GPIO_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b08a      	sub	sp, #40	@ 0x28
 800057c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800057e:	f107 0314 	add.w	r3, r7, #20
 8000582:	2200      	movs	r2, #0
 8000584:	601a      	str	r2, [r3, #0]
 8000586:	605a      	str	r2, [r3, #4]
 8000588:	609a      	str	r2, [r3, #8]
 800058a:	60da      	str	r2, [r3, #12]
 800058c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800058e:	4b41      	ldr	r3, [pc, #260]	@ (8000694 <MX_GPIO_Init+0x11c>)
 8000590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000592:	4a40      	ldr	r2, [pc, #256]	@ (8000694 <MX_GPIO_Init+0x11c>)
 8000594:	f043 0304 	orr.w	r3, r3, #4
 8000598:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800059a:	4b3e      	ldr	r3, [pc, #248]	@ (8000694 <MX_GPIO_Init+0x11c>)
 800059c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800059e:	f003 0304 	and.w	r3, r3, #4
 80005a2:	613b      	str	r3, [r7, #16]
 80005a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005a6:	4b3b      	ldr	r3, [pc, #236]	@ (8000694 <MX_GPIO_Init+0x11c>)
 80005a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005aa:	4a3a      	ldr	r2, [pc, #232]	@ (8000694 <MX_GPIO_Init+0x11c>)
 80005ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005b2:	4b38      	ldr	r3, [pc, #224]	@ (8000694 <MX_GPIO_Init+0x11c>)
 80005b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005ba:	60fb      	str	r3, [r7, #12]
 80005bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005be:	4b35      	ldr	r3, [pc, #212]	@ (8000694 <MX_GPIO_Init+0x11c>)
 80005c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005c2:	4a34      	ldr	r2, [pc, #208]	@ (8000694 <MX_GPIO_Init+0x11c>)
 80005c4:	f043 0301 	orr.w	r3, r3, #1
 80005c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005ca:	4b32      	ldr	r3, [pc, #200]	@ (8000694 <MX_GPIO_Init+0x11c>)
 80005cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ce:	f003 0301 	and.w	r3, r3, #1
 80005d2:	60bb      	str	r3, [r7, #8]
 80005d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005d6:	4b2f      	ldr	r3, [pc, #188]	@ (8000694 <MX_GPIO_Init+0x11c>)
 80005d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005da:	4a2e      	ldr	r2, [pc, #184]	@ (8000694 <MX_GPIO_Init+0x11c>)
 80005dc:	f043 0302 	orr.w	r3, r3, #2
 80005e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005e2:	4b2c      	ldr	r3, [pc, #176]	@ (8000694 <MX_GPIO_Init+0x11c>)
 80005e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005e6:	f003 0302 	and.w	r3, r3, #2
 80005ea:	607b      	str	r3, [r7, #4]
 80005ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_SET);
 80005ee:	2201      	movs	r2, #1
 80005f0:	2101      	movs	r1, #1
 80005f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005f6:	f001 f847 	bl	8001688 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005fa:	2200      	movs	r2, #0
 80005fc:	2120      	movs	r1, #32
 80005fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000602:	f001 f841 	bl	8001688 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 8000606:	2201      	movs	r2, #1
 8000608:	2180      	movs	r1, #128	@ 0x80
 800060a:	4823      	ldr	r0, [pc, #140]	@ (8000698 <MX_GPIO_Init+0x120>)
 800060c:	f001 f83c 	bl	8001688 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000610:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000614:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000616:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800061a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061c:	2300      	movs	r3, #0
 800061e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000620:	f107 0314 	add.w	r3, r7, #20
 8000624:	4619      	mov	r1, r3
 8000626:	481d      	ldr	r0, [pc, #116]	@ (800069c <MX_GPIO_Init+0x124>)
 8000628:	f000 fe84 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = VU_nRESET_Pin|LD2_Pin;
 800062c:	2321      	movs	r3, #33	@ 0x21
 800062e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000630:	2301      	movs	r3, #1
 8000632:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000634:	2300      	movs	r3, #0
 8000636:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000638:	2300      	movs	r3, #0
 800063a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800063c:	f107 0314 	add.w	r3, r7, #20
 8000640:	4619      	mov	r1, r3
 8000642:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000646:	f000 fe75 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800064a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800064e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000650:	2302      	movs	r3, #2
 8000652:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000654:	2300      	movs	r3, #0
 8000656:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000658:	2303      	movs	r3, #3
 800065a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800065c:	2307      	movs	r3, #7
 800065e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	4619      	mov	r1, r3
 8000666:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800066a:	f000 fe63 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 800066e:	2380      	movs	r3, #128	@ 0x80
 8000670:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000672:	2301      	movs	r3, #1
 8000674:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000676:	2300      	movs	r3, #0
 8000678:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800067a:	2300      	movs	r3, #0
 800067c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 800067e:	f107 0314 	add.w	r3, r7, #20
 8000682:	4619      	mov	r1, r3
 8000684:	4804      	ldr	r0, [pc, #16]	@ (8000698 <MX_GPIO_Init+0x120>)
 8000686:	f000 fe55 	bl	8001334 <HAL_GPIO_Init>

}
 800068a:	bf00      	nop
 800068c:	3728      	adds	r7, #40	@ 0x28
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	40021000 	.word	0x40021000
 8000698:	48000400 	.word	0x48000400
 800069c:	48000800 	.word	0x48000800

080006a0 <write_MCP23017>:
#include <stdlib.h>
extern SPI_HandleTypeDef hspi3;
extern LED_Driver_t led_driver;

void write_MCP23017(uint8_t registre, uint8_t value)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	4603      	mov	r3, r0
 80006a8:	460a      	mov	r2, r1
 80006aa:	71fb      	strb	r3, [r7, #7]
 80006ac:	4613      	mov	r3, r2
 80006ae:	71bb      	strb	r3, [r7, #6]
	uint8_t commande[3];
	commande[0]=0x40; //
 80006b0:	2340      	movs	r3, #64	@ 0x40
 80006b2:	733b      	strb	r3, [r7, #12]
	commande[1]=registre;
 80006b4:	79fb      	ldrb	r3, [r7, #7]
 80006b6:	737b      	strb	r3, [r7, #13]
	commande[2]=value;
 80006b8:	79bb      	ldrb	r3, [r7, #6]
 80006ba:	73bb      	strb	r3, [r7, #14]

	HAL_GPIO_WritePin(GPIOA, VU_nRESET_Pin, GPIO_PIN_SET);
 80006bc:	2201      	movs	r2, #1
 80006be:	2101      	movs	r1, #1
 80006c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006c4:	f000 ffe0 	bl	8001688 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, VU_nCS_Pin, GPIO_PIN_RESET); //SC=0 pour l'envoie
 80006c8:	2200      	movs	r2, #0
 80006ca:	2180      	movs	r1, #128	@ 0x80
 80006cc:	480b      	ldr	r0, [pc, #44]	@ (80006fc <write_MCP23017+0x5c>)
 80006ce:	f000 ffdb 	bl	8001688 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, commande, 3, HAL_MAX_DELAY);
 80006d2:	f107 010c 	add.w	r1, r7, #12
 80006d6:	f04f 33ff 	mov.w	r3, #4294967295
 80006da:	2203      	movs	r2, #3
 80006dc:	4808      	ldr	r0, [pc, #32]	@ (8000700 <write_MCP23017+0x60>)
 80006de:	f002 fbe0 	bl	8002ea2 <HAL_SPI_Transmit>
	HAL_Delay(10);
 80006e2:	200a      	movs	r0, #10
 80006e4:	f000 fca0 	bl	8001028 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB,VU_nCS_Pin, GPIO_PIN_SET);
 80006e8:	2201      	movs	r2, #1
 80006ea:	2180      	movs	r1, #128	@ 0x80
 80006ec:	4803      	ldr	r0, [pc, #12]	@ (80006fc <write_MCP23017+0x5c>)
 80006ee:	f000 ffcb 	bl	8001688 <HAL_GPIO_WritePin>



}
 80006f2:	bf00      	nop
 80006f4:	3710      	adds	r7, #16
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	48000400 	.word	0x48000400
 8000700:	20000344 	.word	0x20000344

08000704 <read_MCP23S17>:

uint8_t read_MCP23S17(uint8_t reg) {
 8000704:	b580      	push	{r7, lr}
 8000706:	b086      	sub	sp, #24
 8000708:	af02      	add	r7, sp, #8
 800070a:	4603      	mov	r3, r0
 800070c:	71fb      	strb	r3, [r7, #7]
    uint8_t data[3];
    uint8_t rxData[1];

    data[0] = 0x41;
 800070e:	2341      	movs	r3, #65	@ 0x41
 8000710:	733b      	strb	r3, [r7, #12]
    data[1] = reg;
 8000712:	79fb      	ldrb	r3, [r7, #7]
 8000714:	737b      	strb	r3, [r7, #13]
    data[2] = 0x00;
 8000716:	2300      	movs	r3, #0
 8000718:	73bb      	strb	r3, [r7, #14]

    HAL_GPIO_WritePin(GPIOB, VU_nCS_Pin, GPIO_PIN_RESET);
 800071a:	2200      	movs	r2, #0
 800071c:	2180      	movs	r1, #128	@ 0x80
 800071e:	480c      	ldr	r0, [pc, #48]	@ (8000750 <read_MCP23S17+0x4c>)
 8000720:	f000 ffb2 	bl	8001688 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi3, data, data, 3, HAL_MAX_DELAY);
 8000724:	f107 020c 	add.w	r2, r7, #12
 8000728:	f107 010c 	add.w	r1, r7, #12
 800072c:	f04f 33ff 	mov.w	r3, #4294967295
 8000730:	9300      	str	r3, [sp, #0]
 8000732:	2303      	movs	r3, #3
 8000734:	4807      	ldr	r0, [pc, #28]	@ (8000754 <read_MCP23S17+0x50>)
 8000736:	f002 fd2a 	bl	800318e <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(GPIOB, VU_nCS_Pin, GPIO_PIN_SET);
 800073a:	2201      	movs	r2, #1
 800073c:	2180      	movs	r1, #128	@ 0x80
 800073e:	4804      	ldr	r0, [pc, #16]	@ (8000750 <read_MCP23S17+0x4c>)
 8000740:	f000 ffa2 	bl	8001688 <HAL_GPIO_WritePin>

    return data[2];
 8000744:	7bbb      	ldrb	r3, [r7, #14]
}
 8000746:	4618      	mov	r0, r3
 8000748:	3710      	adds	r7, #16
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	48000400 	.word	0x48000400
 8000754:	20000344 	.word	0x20000344

08000758 <init_MCP23017>:

void init_MCP23017(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
write_MCP23017(0x00,0x00); // les oins A en sortie
 800075c:	2100      	movs	r1, #0
 800075e:	2000      	movs	r0, #0
 8000760:	f7ff ff9e 	bl	80006a0 <write_MCP23017>
write_MCP23017(0x01,0x00); // les pins B en sortie
 8000764:	2100      	movs	r1, #0
 8000766:	2001      	movs	r0, #1
 8000768:	f7ff ff9a 	bl	80006a0 <write_MCP23017>
write_MCP23017(0x12,0xFF);
 800076c:	21ff      	movs	r1, #255	@ 0xff
 800076e:	2012      	movs	r0, #18
 8000770:	f7ff ff96 	bl	80006a0 <write_MCP23017>
write_MCP23017(0x13,0x0FF);
 8000774:	21ff      	movs	r1, #255	@ 0xff
 8000776:	2013      	movs	r0, #19
 8000778:	f7ff ff92 	bl	80006a0 <write_MCP23017>


}
 800077c:	bf00      	nop
 800077e:	bd80      	pop	{r7, pc}

08000780 <Test_First_LED>:
void Test_First_LED(void) {
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
	write_MCP23017(0x13, 0xFE);
 8000784:	21fe      	movs	r1, #254	@ 0xfe
 8000786:	2013      	movs	r0, #19
 8000788:	f7ff ff8a 	bl	80006a0 <write_MCP23017>
	write_MCP23017(0x12, 0xFE);
 800078c:	21fe      	movs	r1, #254	@ 0xfe
 800078e:	2012      	movs	r0, #18
 8000790:	f7ff ff86 	bl	80006a0 <write_MCP23017>
}
 8000794:	bf00      	nop
 8000796:	bd80      	pop	{r7, pc}

08000798 <Blink_All_LEDs>:
void Blink_All_LEDs(void) {
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	while (1) {
		write_MCP23017(0x13, 0xFF);
 800079c:	21ff      	movs	r1, #255	@ 0xff
 800079e:	2013      	movs	r0, #19
 80007a0:	f7ff ff7e 	bl	80006a0 <write_MCP23017>
		HAL_Delay(500);
 80007a4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007a8:	f000 fc3e 	bl	8001028 <HAL_Delay>
		write_MCP23017(0x13, 0x00);
 80007ac:	2100      	movs	r1, #0
 80007ae:	2013      	movs	r0, #19
 80007b0:	f7ff ff76 	bl	80006a0 <write_MCP23017>
		HAL_Delay(500);
 80007b4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80007b8:	f000 fc36 	bl	8001028 <HAL_Delay>
		write_MCP23017(0x13, 0xFF);
 80007bc:	bf00      	nop
 80007be:	e7ed      	b.n	800079c <Blink_All_LEDs+0x4>

080007c0 <LED_Chenillard>:
	}
}


void LED_Chenillard(void) {
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 8; i++) {
 80007c6:	2300      	movs	r3, #0
 80007c8:	71fb      	strb	r3, [r7, #7]
 80007ca:	e01b      	b.n	8000804 <LED_Chenillard+0x44>
		write_MCP23017(0x13, ~(1 << i));
 80007cc:	79fb      	ldrb	r3, [r7, #7]
 80007ce:	2201      	movs	r2, #1
 80007d0:	fa02 f303 	lsl.w	r3, r2, r3
 80007d4:	b2db      	uxtb	r3, r3
 80007d6:	43db      	mvns	r3, r3
 80007d8:	b2db      	uxtb	r3, r3
 80007da:	4619      	mov	r1, r3
 80007dc:	2013      	movs	r0, #19
 80007de:	f7ff ff5f 	bl	80006a0 <write_MCP23017>
		write_MCP23017(0x12, ~(1 << i));
 80007e2:	79fb      	ldrb	r3, [r7, #7]
 80007e4:	2201      	movs	r2, #1
 80007e6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ea:	b2db      	uxtb	r3, r3
 80007ec:	43db      	mvns	r3, r3
 80007ee:	b2db      	uxtb	r3, r3
 80007f0:	4619      	mov	r1, r3
 80007f2:	2012      	movs	r0, #18
 80007f4:	f7ff ff54 	bl	80006a0 <write_MCP23017>
		HAL_Delay(200);
 80007f8:	20c8      	movs	r0, #200	@ 0xc8
 80007fa:	f000 fc15 	bl	8001028 <HAL_Delay>
	for (uint8_t i = 0; i < 8; i++) {
 80007fe:	79fb      	ldrb	r3, [r7, #7]
 8000800:	3301      	adds	r3, #1
 8000802:	71fb      	strb	r3, [r7, #7]
 8000804:	79fb      	ldrb	r3, [r7, #7]
 8000806:	2b07      	cmp	r3, #7
 8000808:	d9e0      	bls.n	80007cc <LED_Chenillard+0xc>
	}

}
 800080a:	bf00      	nop
 800080c:	bf00      	nop
 800080e:	3708      	adds	r7, #8
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}

08000814 <LED_Driver_Init>:
void LED_Driver_Init(LED_Driver_t *driver) {
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]

	driver->init = init_MCP23017;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	4a0c      	ldr	r2, [pc, #48]	@ (8000850 <LED_Driver_Init+0x3c>)
 8000820:	601a      	str	r2, [r3, #0]
	driver->write = write_MCP23017;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	4a0b      	ldr	r2, [pc, #44]	@ (8000854 <LED_Driver_Init+0x40>)
 8000826:	605a      	str	r2, [r3, #4]
	driver->read = read_MCP23S17;
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	4a0b      	ldr	r2, [pc, #44]	@ (8000858 <LED_Driver_Init+0x44>)
 800082c:	615a      	str	r2, [r3, #20]
	driver->test_first_led = Test_First_LED;
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	4a0a      	ldr	r2, [pc, #40]	@ (800085c <LED_Driver_Init+0x48>)
 8000832:	609a      	str	r2, [r3, #8]
	driver->chenillard = LED_Chenillard;
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	4a0a      	ldr	r2, [pc, #40]	@ (8000860 <LED_Driver_Init+0x4c>)
 8000838:	60da      	str	r2, [r3, #12]
	driver->blink_all = Blink_All_LEDs;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	4a09      	ldr	r2, [pc, #36]	@ (8000864 <LED_Driver_Init+0x50>)
 800083e:	611a      	str	r2, [r3, #16]


	driver->init();
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4798      	blx	r3
}
 8000846:	bf00      	nop
 8000848:	3708      	adds	r7, #8
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	08000759 	.word	0x08000759
 8000854:	080006a1 	.word	0x080006a1
 8000858:	08000705 	.word	0x08000705
 800085c:	08000781 	.word	0x08000781
 8000860:	080007c1 	.word	0x080007c1
 8000864:	08000799 	.word	0x08000799

08000868 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) &chr, 1, HAL_MAX_DELAY);
 8000870:	1d39      	adds	r1, r7, #4
 8000872:	f04f 33ff 	mov.w	r3, #4294967295
 8000876:	2201      	movs	r2, #1
 8000878:	4803      	ldr	r0, [pc, #12]	@ (8000888 <__io_putchar+0x20>)
 800087a:	f003 fb1f 	bl	8003ebc <HAL_UART_Transmit>
	return chr;
 800087e:	687b      	ldr	r3, [r7, #4]
}
 8000880:	4618      	mov	r0, r3
 8000882:	3708      	adds	r7, #8
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	200003f8 	.word	0x200003f8

0800088c <Task_Chenillard>:




void Task_Chenillard(void *unused)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]

	LED_Driver_Init(&led_driver);
 8000894:	4804      	ldr	r0, [pc, #16]	@ (80008a8 <Task_Chenillard+0x1c>)
 8000896:	f7ff ffbd 	bl	8000814 <LED_Driver_Init>
	printf("\r\n Chenillard dans une task\r\n");
 800089a:	4804      	ldr	r0, [pc, #16]	@ (80008ac <Task_Chenillard+0x20>)
 800089c:	f005 ff82 	bl	80067a4 <puts>
	while(1){
		led_driver.chenillard();
 80008a0:	4b01      	ldr	r3, [pc, #4]	@ (80008a8 <Task_Chenillard+0x1c>)
 80008a2:	68db      	ldr	r3, [r3, #12]
 80008a4:	4798      	blx	r3
 80008a6:	e7fb      	b.n	80008a0 <Task_Chenillard+0x14>
 80008a8:	2000032c 	.word	0x2000032c
 80008ac:	08007024 	.word	0x08007024

080008b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008b6:	f000 fb77 	bl	8000fa8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008ba:	f000 f825 	bl	8000908 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008be:	f7ff fe5b 	bl	8000578 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80008c2:	f000 fab3 	bl	8000e2c <MX_USART2_UART_Init>
  MX_SPI3_Init();
 80008c6:	f000 f889 	bl	80009dc <MX_SPI3_Init>

  /* USER CODE BEGIN 2 */
  LED_Driver_Init(&led_driver);
 80008ca:	480c      	ldr	r0, [pc, #48]	@ (80008fc <main+0x4c>)
 80008cc:	f7ff ffa2 	bl	8000814 <LED_Driver_Init>
	h_shell.drv.transmit = drv_uart2_transmit;

	shell_init(&h_shell);
	shell_add(&h_shell, 'f', fonction, "Une fonction inutile");
	shell_run(&h_shell);*/
	init_MCP23017();
 80008d0:	f7ff ff42 	bl	8000758 <init_MCP23017>

	LED_Driver_Init(&led_driver);
 80008d4:	4809      	ldr	r0, [pc, #36]	@ (80008fc <main+0x4c>)
 80008d6:	f7ff ff9d 	bl	8000814 <LED_Driver_Init>

	xTaskCreate(Task_Chenillard,"Task_Chenillard", 256, NULL, 1, NULL);
 80008da:	2300      	movs	r3, #0
 80008dc:	9301      	str	r3, [sp, #4]
 80008de:	2301      	movs	r3, #1
 80008e0:	9300      	str	r3, [sp, #0]
 80008e2:	2300      	movs	r3, #0
 80008e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80008e8:	4905      	ldr	r1, [pc, #20]	@ (8000900 <main+0x50>)
 80008ea:	4806      	ldr	r0, [pc, #24]	@ (8000904 <main+0x54>)
 80008ec:	f004 fd46 	bl	800537c <xTaskCreate>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80008f0:	f7ff fe1e 	bl	8000530 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80008f4:	f004 fbc7 	bl	8005086 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 80008f8:	bf00      	nop
 80008fa:	e7fd      	b.n	80008f8 <main+0x48>
 80008fc:	2000032c 	.word	0x2000032c
 8000900:	08007044 	.word	0x08007044
 8000904:	0800088d 	.word	0x0800088d

08000908 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b096      	sub	sp, #88	@ 0x58
 800090c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800090e:	f107 0314 	add.w	r3, r7, #20
 8000912:	2244      	movs	r2, #68	@ 0x44
 8000914:	2100      	movs	r1, #0
 8000916:	4618      	mov	r0, r3
 8000918:	f006 f824 	bl	8006964 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800091c:	463b      	mov	r3, r7
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	605a      	str	r2, [r3, #4]
 8000924:	609a      	str	r2, [r3, #8]
 8000926:	60da      	str	r2, [r3, #12]
 8000928:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800092a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800092e:	f000 fed1 	bl	80016d4 <HAL_PWREx_ControlVoltageScaling>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000938:	f000 f84a 	bl	80009d0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800093c:	2302      	movs	r3, #2
 800093e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000940:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000944:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000946:	2310      	movs	r3, #16
 8000948:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800094a:	2302      	movs	r3, #2
 800094c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800094e:	2302      	movs	r3, #2
 8000950:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000952:	2301      	movs	r3, #1
 8000954:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000956:	230a      	movs	r3, #10
 8000958:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800095a:	2307      	movs	r3, #7
 800095c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800095e:	2302      	movs	r3, #2
 8000960:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000962:	2302      	movs	r3, #2
 8000964:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000966:	f107 0314 	add.w	r3, r7, #20
 800096a:	4618      	mov	r0, r3
 800096c:	f000 ff08 	bl	8001780 <HAL_RCC_OscConfig>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000976:	f000 f82b 	bl	80009d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800097a:	230f      	movs	r3, #15
 800097c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800097e:	2303      	movs	r3, #3
 8000980:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000982:	2300      	movs	r3, #0
 8000984:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000986:	2300      	movs	r3, #0
 8000988:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800098a:	2300      	movs	r3, #0
 800098c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800098e:	463b      	mov	r3, r7
 8000990:	2104      	movs	r1, #4
 8000992:	4618      	mov	r0, r3
 8000994:	f001 fad0 	bl	8001f38 <HAL_RCC_ClockConfig>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800099e:	f000 f817 	bl	80009d0 <Error_Handler>
  }
}
 80009a2:	bf00      	nop
 80009a4:	3758      	adds	r7, #88	@ 0x58
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
	...

080009ac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4a04      	ldr	r2, [pc, #16]	@ (80009cc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009ba:	4293      	cmp	r3, r2
 80009bc:	d101      	bne.n	80009c2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80009be:	f000 fb13 	bl	8000fe8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009c2:	bf00      	nop
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	40001400 	.word	0x40001400

080009d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009d4:	b672      	cpsid	i
}
 80009d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80009d8:	bf00      	nop
 80009da:	e7fd      	b.n	80009d8 <Error_Handler+0x8>

080009dc <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80009e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a50 <MX_SPI3_Init+0x74>)
 80009e2:	4a1c      	ldr	r2, [pc, #112]	@ (8000a54 <MX_SPI3_Init+0x78>)
 80009e4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80009e6:	4b1a      	ldr	r3, [pc, #104]	@ (8000a50 <MX_SPI3_Init+0x74>)
 80009e8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009ec:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80009ee:	4b18      	ldr	r3, [pc, #96]	@ (8000a50 <MX_SPI3_Init+0x74>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80009f4:	4b16      	ldr	r3, [pc, #88]	@ (8000a50 <MX_SPI3_Init+0x74>)
 80009f6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80009fa:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009fc:	4b14      	ldr	r3, [pc, #80]	@ (8000a50 <MX_SPI3_Init+0x74>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a02:	4b13      	ldr	r3, [pc, #76]	@ (8000a50 <MX_SPI3_Init+0x74>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000a08:	4b11      	ldr	r3, [pc, #68]	@ (8000a50 <MX_SPI3_Init+0x74>)
 8000a0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a0e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000a10:	4b0f      	ldr	r3, [pc, #60]	@ (8000a50 <MX_SPI3_Init+0x74>)
 8000a12:	2210      	movs	r2, #16
 8000a14:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a16:	4b0e      	ldr	r3, [pc, #56]	@ (8000a50 <MX_SPI3_Init+0x74>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a50 <MX_SPI3_Init+0x74>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a22:	4b0b      	ldr	r3, [pc, #44]	@ (8000a50 <MX_SPI3_Init+0x74>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000a28:	4b09      	ldr	r3, [pc, #36]	@ (8000a50 <MX_SPI3_Init+0x74>)
 8000a2a:	2207      	movs	r2, #7
 8000a2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a2e:	4b08      	ldr	r3, [pc, #32]	@ (8000a50 <MX_SPI3_Init+0x74>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a34:	4b06      	ldr	r3, [pc, #24]	@ (8000a50 <MX_SPI3_Init+0x74>)
 8000a36:	2208      	movs	r2, #8
 8000a38:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000a3a:	4805      	ldr	r0, [pc, #20]	@ (8000a50 <MX_SPI3_Init+0x74>)
 8000a3c:	f002 f98e 	bl	8002d5c <HAL_SPI_Init>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000a46:	f7ff ffc3 	bl	80009d0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000a4a:	bf00      	nop
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	20000344 	.word	0x20000344
 8000a54:	40003c00 	.word	0x40003c00

08000a58 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b08a      	sub	sp, #40	@ 0x28
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a60:	f107 0314 	add.w	r3, r7, #20
 8000a64:	2200      	movs	r2, #0
 8000a66:	601a      	str	r2, [r3, #0]
 8000a68:	605a      	str	r2, [r3, #4]
 8000a6a:	609a      	str	r2, [r3, #8]
 8000a6c:	60da      	str	r2, [r3, #12]
 8000a6e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a25      	ldr	r2, [pc, #148]	@ (8000b0c <HAL_SPI_MspInit+0xb4>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	d144      	bne.n	8000b04 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000a7a:	4b25      	ldr	r3, [pc, #148]	@ (8000b10 <HAL_SPI_MspInit+0xb8>)
 8000a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a7e:	4a24      	ldr	r2, [pc, #144]	@ (8000b10 <HAL_SPI_MspInit+0xb8>)
 8000a80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a84:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a86:	4b22      	ldr	r3, [pc, #136]	@ (8000b10 <HAL_SPI_MspInit+0xb8>)
 8000a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000a8e:	613b      	str	r3, [r7, #16]
 8000a90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a92:	4b1f      	ldr	r3, [pc, #124]	@ (8000b10 <HAL_SPI_MspInit+0xb8>)
 8000a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a96:	4a1e      	ldr	r2, [pc, #120]	@ (8000b10 <HAL_SPI_MspInit+0xb8>)
 8000a98:	f043 0304 	orr.w	r3, r3, #4
 8000a9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000b10 <HAL_SPI_MspInit+0xb8>)
 8000aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aa2:	f003 0304 	and.w	r3, r3, #4
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aaa:	4b19      	ldr	r3, [pc, #100]	@ (8000b10 <HAL_SPI_MspInit+0xb8>)
 8000aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aae:	4a18      	ldr	r2, [pc, #96]	@ (8000b10 <HAL_SPI_MspInit+0xb8>)
 8000ab0:	f043 0302 	orr.w	r3, r3, #2
 8000ab4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ab6:	4b16      	ldr	r3, [pc, #88]	@ (8000b10 <HAL_SPI_MspInit+0xb8>)
 8000ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aba:	f003 0302 	and.w	r3, r3, #2
 8000abe:	60bb      	str	r3, [r7, #8]
 8000ac0:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000ac2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000ac6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad0:	2303      	movs	r3, #3
 8000ad2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ad4:	2306      	movs	r3, #6
 8000ad6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ad8:	f107 0314 	add.w	r3, r7, #20
 8000adc:	4619      	mov	r1, r3
 8000ade:	480d      	ldr	r0, [pc, #52]	@ (8000b14 <HAL_SPI_MspInit+0xbc>)
 8000ae0:	f000 fc28 	bl	8001334 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000ae4:	2320      	movs	r3, #32
 8000ae6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae8:	2302      	movs	r3, #2
 8000aea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aec:	2300      	movs	r3, #0
 8000aee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000af0:	2303      	movs	r3, #3
 8000af2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000af4:	2306      	movs	r3, #6
 8000af6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000af8:	f107 0314 	add.w	r3, r7, #20
 8000afc:	4619      	mov	r1, r3
 8000afe:	4806      	ldr	r0, [pc, #24]	@ (8000b18 <HAL_SPI_MspInit+0xc0>)
 8000b00:	f000 fc18 	bl	8001334 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000b04:	bf00      	nop
 8000b06:	3728      	adds	r7, #40	@ 0x28
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	40003c00 	.word	0x40003c00
 8000b10:	40021000 	.word	0x40021000
 8000b14:	48000800 	.word	0x48000800
 8000b18:	48000400 	.word	0x48000400

08000b1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b22:	4b11      	ldr	r3, [pc, #68]	@ (8000b68 <HAL_MspInit+0x4c>)
 8000b24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b26:	4a10      	ldr	r2, [pc, #64]	@ (8000b68 <HAL_MspInit+0x4c>)
 8000b28:	f043 0301 	orr.w	r3, r3, #1
 8000b2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b68 <HAL_MspInit+0x4c>)
 8000b30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b32:	f003 0301 	and.w	r3, r3, #1
 8000b36:	607b      	str	r3, [r7, #4]
 8000b38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b68 <HAL_MspInit+0x4c>)
 8000b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b68 <HAL_MspInit+0x4c>)
 8000b40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b44:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b46:	4b08      	ldr	r3, [pc, #32]	@ (8000b68 <HAL_MspInit+0x4c>)
 8000b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b4e:	603b      	str	r3, [r7, #0]
 8000b50:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b52:	2200      	movs	r2, #0
 8000b54:	210f      	movs	r1, #15
 8000b56:	f06f 0001 	mvn.w	r0, #1
 8000b5a:	f000 fb41 	bl	80011e0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b5e:	bf00      	nop
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40021000 	.word	0x40021000

08000b6c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b08e      	sub	sp, #56	@ 0x38
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000b74:	2300      	movs	r3, #0
 8000b76:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8000b7a:	4b34      	ldr	r3, [pc, #208]	@ (8000c4c <HAL_InitTick+0xe0>)
 8000b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b7e:	4a33      	ldr	r2, [pc, #204]	@ (8000c4c <HAL_InitTick+0xe0>)
 8000b80:	f043 0320 	orr.w	r3, r3, #32
 8000b84:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b86:	4b31      	ldr	r3, [pc, #196]	@ (8000c4c <HAL_InitTick+0xe0>)
 8000b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b8a:	f003 0320 	and.w	r3, r3, #32
 8000b8e:	60fb      	str	r3, [r7, #12]
 8000b90:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b92:	f107 0210 	add.w	r2, r7, #16
 8000b96:	f107 0314 	add.w	r3, r7, #20
 8000b9a:	4611      	mov	r1, r2
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f001 fb8f 	bl	80022c0 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000ba2:	6a3b      	ldr	r3, [r7, #32]
 8000ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000ba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d103      	bne.n	8000bb4 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000bac:	f001 fb5c 	bl	8002268 <HAL_RCC_GetPCLK1Freq>
 8000bb0:	6378      	str	r0, [r7, #52]	@ 0x34
 8000bb2:	e004      	b.n	8000bbe <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000bb4:	f001 fb58 	bl	8002268 <HAL_RCC_GetPCLK1Freq>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	005b      	lsls	r3, r3, #1
 8000bbc:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000bbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000bc0:	4a23      	ldr	r2, [pc, #140]	@ (8000c50 <HAL_InitTick+0xe4>)
 8000bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8000bc6:	0c9b      	lsrs	r3, r3, #18
 8000bc8:	3b01      	subs	r3, #1
 8000bca:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8000bcc:	4b21      	ldr	r3, [pc, #132]	@ (8000c54 <HAL_InitTick+0xe8>)
 8000bce:	4a22      	ldr	r2, [pc, #136]	@ (8000c58 <HAL_InitTick+0xec>)
 8000bd0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8000bd2:	4b20      	ldr	r3, [pc, #128]	@ (8000c54 <HAL_InitTick+0xe8>)
 8000bd4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000bd8:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8000bda:	4a1e      	ldr	r2, [pc, #120]	@ (8000c54 <HAL_InitTick+0xe8>)
 8000bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000bde:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8000be0:	4b1c      	ldr	r3, [pc, #112]	@ (8000c54 <HAL_InitTick+0xe8>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000be6:	4b1b      	ldr	r3, [pc, #108]	@ (8000c54 <HAL_InitTick+0xe8>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bec:	4b19      	ldr	r3, [pc, #100]	@ (8000c54 <HAL_InitTick+0xe8>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8000bf2:	4818      	ldr	r0, [pc, #96]	@ (8000c54 <HAL_InitTick+0xe8>)
 8000bf4:	f002 fe4e 	bl	8003894 <HAL_TIM_Base_Init>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000bfe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d11b      	bne.n	8000c3e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 8000c06:	4813      	ldr	r0, [pc, #76]	@ (8000c54 <HAL_InitTick+0xe8>)
 8000c08:	f002 fea6 	bl	8003958 <HAL_TIM_Base_Start_IT>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000c12:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d111      	bne.n	8000c3e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000c1a:	2037      	movs	r0, #55	@ 0x37
 8000c1c:	f000 fafc 	bl	8001218 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2b0f      	cmp	r3, #15
 8000c24:	d808      	bhi.n	8000c38 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 8000c26:	2200      	movs	r2, #0
 8000c28:	6879      	ldr	r1, [r7, #4]
 8000c2a:	2037      	movs	r0, #55	@ 0x37
 8000c2c:	f000 fad8 	bl	80011e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c30:	4a0a      	ldr	r2, [pc, #40]	@ (8000c5c <HAL_InitTick+0xf0>)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6013      	str	r3, [r2, #0]
 8000c36:	e002      	b.n	8000c3e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000c3e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3738      	adds	r7, #56	@ 0x38
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	431bde83 	.word	0x431bde83
 8000c54:	200003a8 	.word	0x200003a8
 8000c58:	40001400 	.word	0x40001400
 8000c5c:	20000004 	.word	0x20000004

08000c60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c64:	bf00      	nop
 8000c66:	e7fd      	b.n	8000c64 <NMI_Handler+0x4>

08000c68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c6c:	bf00      	nop
 8000c6e:	e7fd      	b.n	8000c6c <HardFault_Handler+0x4>

08000c70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c74:	bf00      	nop
 8000c76:	e7fd      	b.n	8000c74 <MemManage_Handler+0x4>

08000c78 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c7c:	bf00      	nop
 8000c7e:	e7fd      	b.n	8000c7c <BusFault_Handler+0x4>

08000c80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c84:	bf00      	nop
 8000c86:	e7fd      	b.n	8000c84 <UsageFault_Handler+0x4>

08000c88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c8c:	bf00      	nop
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
	...

08000c98 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c9c:	4802      	ldr	r0, [pc, #8]	@ (8000ca8 <USART2_IRQHandler+0x10>)
 8000c9e:	f003 f997 	bl	8003fd0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000ca2:	bf00      	nop
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	200003f8 	.word	0x200003f8

08000cac <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000cb0:	4802      	ldr	r0, [pc, #8]	@ (8000cbc <TIM7_IRQHandler+0x10>)
 8000cb2:	f002 fec1 	bl	8003a38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8000cb6:	bf00      	nop
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	200003a8 	.word	0x200003a8

08000cc0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b086      	sub	sp, #24
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	60f8      	str	r0, [r7, #12]
 8000cc8:	60b9      	str	r1, [r7, #8]
 8000cca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ccc:	2300      	movs	r3, #0
 8000cce:	617b      	str	r3, [r7, #20]
 8000cd0:	e00a      	b.n	8000ce8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cd2:	f3af 8000 	nop.w
 8000cd6:	4601      	mov	r1, r0
 8000cd8:	68bb      	ldr	r3, [r7, #8]
 8000cda:	1c5a      	adds	r2, r3, #1
 8000cdc:	60ba      	str	r2, [r7, #8]
 8000cde:	b2ca      	uxtb	r2, r1
 8000ce0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ce2:	697b      	ldr	r3, [r7, #20]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	617b      	str	r3, [r7, #20]
 8000ce8:	697a      	ldr	r2, [r7, #20]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	429a      	cmp	r2, r3
 8000cee:	dbf0      	blt.n	8000cd2 <_read+0x12>
  }

  return len;
 8000cf0:	687b      	ldr	r3, [r7, #4]
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	3718      	adds	r7, #24
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}

08000cfa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cfa:	b580      	push	{r7, lr}
 8000cfc:	b086      	sub	sp, #24
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	60f8      	str	r0, [r7, #12]
 8000d02:	60b9      	str	r1, [r7, #8]
 8000d04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d06:	2300      	movs	r3, #0
 8000d08:	617b      	str	r3, [r7, #20]
 8000d0a:	e009      	b.n	8000d20 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	1c5a      	adds	r2, r3, #1
 8000d10:	60ba      	str	r2, [r7, #8]
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	4618      	mov	r0, r3
 8000d16:	f7ff fda7 	bl	8000868 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	617b      	str	r3, [r7, #20]
 8000d20:	697a      	ldr	r2, [r7, #20]
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	429a      	cmp	r2, r3
 8000d26:	dbf1      	blt.n	8000d0c <_write+0x12>
  }
  return len;
 8000d28:	687b      	ldr	r3, [r7, #4]
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3718      	adds	r7, #24
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}

08000d32 <_close>:

int _close(int file)
{
 8000d32:	b480      	push	{r7}
 8000d34:	b083      	sub	sp, #12
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	370c      	adds	r7, #12
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr

08000d4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	b083      	sub	sp, #12
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	6078      	str	r0, [r7, #4]
 8000d52:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d5a:	605a      	str	r2, [r3, #4]
  return 0;
 8000d5c:	2300      	movs	r3, #0
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr

08000d6a <_isatty>:

int _isatty(int file)
{
 8000d6a:	b480      	push	{r7}
 8000d6c:	b083      	sub	sp, #12
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d72:	2301      	movs	r3, #1
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	370c      	adds	r7, #12
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr

08000d80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	60f8      	str	r0, [r7, #12]
 8000d88:	60b9      	str	r1, [r7, #8]
 8000d8a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d8c:	2300      	movs	r3, #0
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3714      	adds	r7, #20
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
	...

08000d9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b086      	sub	sp, #24
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000da4:	4a14      	ldr	r2, [pc, #80]	@ (8000df8 <_sbrk+0x5c>)
 8000da6:	4b15      	ldr	r3, [pc, #84]	@ (8000dfc <_sbrk+0x60>)
 8000da8:	1ad3      	subs	r3, r2, r3
 8000daa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000db0:	4b13      	ldr	r3, [pc, #76]	@ (8000e00 <_sbrk+0x64>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d102      	bne.n	8000dbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000db8:	4b11      	ldr	r3, [pc, #68]	@ (8000e00 <_sbrk+0x64>)
 8000dba:	4a12      	ldr	r2, [pc, #72]	@ (8000e04 <_sbrk+0x68>)
 8000dbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dbe:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <_sbrk+0x64>)
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4413      	add	r3, r2
 8000dc6:	693a      	ldr	r2, [r7, #16]
 8000dc8:	429a      	cmp	r2, r3
 8000dca:	d207      	bcs.n	8000ddc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dcc:	f005 fe76 	bl	8006abc <__errno>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	220c      	movs	r2, #12
 8000dd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000dda:	e009      	b.n	8000df0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ddc:	4b08      	ldr	r3, [pc, #32]	@ (8000e00 <_sbrk+0x64>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000de2:	4b07      	ldr	r3, [pc, #28]	@ (8000e00 <_sbrk+0x64>)
 8000de4:	681a      	ldr	r2, [r3, #0]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4413      	add	r3, r2
 8000dea:	4a05      	ldr	r2, [pc, #20]	@ (8000e00 <_sbrk+0x64>)
 8000dec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dee:	68fb      	ldr	r3, [r7, #12]
}
 8000df0:	4618      	mov	r0, r3
 8000df2:	3718      	adds	r7, #24
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	20018000 	.word	0x20018000
 8000dfc:	00000400 	.word	0x00000400
 8000e00:	200003f4 	.word	0x200003f4
 8000e04:	200012e0 	.word	0x200012e0

08000e08 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e0c:	4b06      	ldr	r3, [pc, #24]	@ (8000e28 <SystemInit+0x20>)
 8000e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e12:	4a05      	ldr	r2, [pc, #20]	@ (8000e28 <SystemInit+0x20>)
 8000e14:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e18:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000e1c:	bf00      	nop
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	e000ed00 	.word	0xe000ed00

08000e2c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e30:	4b14      	ldr	r3, [pc, #80]	@ (8000e84 <MX_USART2_UART_Init+0x58>)
 8000e32:	4a15      	ldr	r2, [pc, #84]	@ (8000e88 <MX_USART2_UART_Init+0x5c>)
 8000e34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e36:	4b13      	ldr	r3, [pc, #76]	@ (8000e84 <MX_USART2_UART_Init+0x58>)
 8000e38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e3e:	4b11      	ldr	r3, [pc, #68]	@ (8000e84 <MX_USART2_UART_Init+0x58>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e44:	4b0f      	ldr	r3, [pc, #60]	@ (8000e84 <MX_USART2_UART_Init+0x58>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e84 <MX_USART2_UART_Init+0x58>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e50:	4b0c      	ldr	r3, [pc, #48]	@ (8000e84 <MX_USART2_UART_Init+0x58>)
 8000e52:	220c      	movs	r2, #12
 8000e54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e56:	4b0b      	ldr	r3, [pc, #44]	@ (8000e84 <MX_USART2_UART_Init+0x58>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e5c:	4b09      	ldr	r3, [pc, #36]	@ (8000e84 <MX_USART2_UART_Init+0x58>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e62:	4b08      	ldr	r3, [pc, #32]	@ (8000e84 <MX_USART2_UART_Init+0x58>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e68:	4b06      	ldr	r3, [pc, #24]	@ (8000e84 <MX_USART2_UART_Init+0x58>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e6e:	4805      	ldr	r0, [pc, #20]	@ (8000e84 <MX_USART2_UART_Init+0x58>)
 8000e70:	f002 ffd6 	bl	8003e20 <HAL_UART_Init>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000e7a:	f7ff fda9 	bl	80009d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e7e:	bf00      	nop
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	200003f8 	.word	0x200003f8
 8000e88:	40004400 	.word	0x40004400

08000e8c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b0ac      	sub	sp, #176	@ 0xb0
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e94:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ea4:	f107 0314 	add.w	r3, r7, #20
 8000ea8:	2288      	movs	r2, #136	@ 0x88
 8000eaa:	2100      	movs	r1, #0
 8000eac:	4618      	mov	r0, r3
 8000eae:	f005 fd59 	bl	8006964 <memset>
  if(uartHandle->Instance==USART2)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a25      	ldr	r2, [pc, #148]	@ (8000f4c <HAL_UART_MspInit+0xc0>)
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d143      	bne.n	8000f44 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ec4:	f107 0314 	add.w	r3, r7, #20
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f001 fa8b 	bl	80023e4 <HAL_RCCEx_PeriphCLKConfig>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ed4:	f7ff fd7c 	bl	80009d0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ed8:	4b1d      	ldr	r3, [pc, #116]	@ (8000f50 <HAL_UART_MspInit+0xc4>)
 8000eda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000edc:	4a1c      	ldr	r2, [pc, #112]	@ (8000f50 <HAL_UART_MspInit+0xc4>)
 8000ede:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ee2:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ee4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f50 <HAL_UART_MspInit+0xc4>)
 8000ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ee8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eec:	613b      	str	r3, [r7, #16]
 8000eee:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef0:	4b17      	ldr	r3, [pc, #92]	@ (8000f50 <HAL_UART_MspInit+0xc4>)
 8000ef2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef4:	4a16      	ldr	r2, [pc, #88]	@ (8000f50 <HAL_UART_MspInit+0xc4>)
 8000ef6:	f043 0301 	orr.w	r3, r3, #1
 8000efa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000efc:	4b14      	ldr	r3, [pc, #80]	@ (8000f50 <HAL_UART_MspInit+0xc4>)
 8000efe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f00:	f003 0301 	and.w	r3, r3, #1
 8000f04:	60fb      	str	r3, [r7, #12]
 8000f06:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f08:	230c      	movs	r3, #12
 8000f0a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0e:	2302      	movs	r3, #2
 8000f10:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f14:	2300      	movs	r3, #0
 8000f16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f20:	2307      	movs	r3, #7
 8000f22:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f26:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f30:	f000 fa00 	bl	8001334 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000f34:	2200      	movs	r2, #0
 8000f36:	2105      	movs	r1, #5
 8000f38:	2026      	movs	r0, #38	@ 0x26
 8000f3a:	f000 f951 	bl	80011e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f3e:	2026      	movs	r0, #38	@ 0x26
 8000f40:	f000 f96a 	bl	8001218 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000f44:	bf00      	nop
 8000f46:	37b0      	adds	r7, #176	@ 0xb0
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	40004400 	.word	0x40004400
 8000f50:	40021000 	.word	0x40021000

08000f54 <Reset_Handler>:
 8000f54:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f8c <LoopForever+0x2>
 8000f58:	f7ff ff56 	bl	8000e08 <SystemInit>
 8000f5c:	480c      	ldr	r0, [pc, #48]	@ (8000f90 <LoopForever+0x6>)
 8000f5e:	490d      	ldr	r1, [pc, #52]	@ (8000f94 <LoopForever+0xa>)
 8000f60:	4a0d      	ldr	r2, [pc, #52]	@ (8000f98 <LoopForever+0xe>)
 8000f62:	2300      	movs	r3, #0
 8000f64:	e002      	b.n	8000f6c <LoopCopyDataInit>

08000f66 <CopyDataInit>:
 8000f66:	58d4      	ldr	r4, [r2, r3]
 8000f68:	50c4      	str	r4, [r0, r3]
 8000f6a:	3304      	adds	r3, #4

08000f6c <LoopCopyDataInit>:
 8000f6c:	18c4      	adds	r4, r0, r3
 8000f6e:	428c      	cmp	r4, r1
 8000f70:	d3f9      	bcc.n	8000f66 <CopyDataInit>
 8000f72:	4a0a      	ldr	r2, [pc, #40]	@ (8000f9c <LoopForever+0x12>)
 8000f74:	4c0a      	ldr	r4, [pc, #40]	@ (8000fa0 <LoopForever+0x16>)
 8000f76:	2300      	movs	r3, #0
 8000f78:	e001      	b.n	8000f7e <LoopFillZerobss>

08000f7a <FillZerobss>:
 8000f7a:	6013      	str	r3, [r2, #0]
 8000f7c:	3204      	adds	r2, #4

08000f7e <LoopFillZerobss>:
 8000f7e:	42a2      	cmp	r2, r4
 8000f80:	d3fb      	bcc.n	8000f7a <FillZerobss>
 8000f82:	f005 fda1 	bl	8006ac8 <__libc_init_array>
 8000f86:	f7ff fc93 	bl	80008b0 <main>

08000f8a <LoopForever>:
 8000f8a:	e7fe      	b.n	8000f8a <LoopForever>
 8000f8c:	20018000 	.word	0x20018000
 8000f90:	20000000 	.word	0x20000000
 8000f94:	2000006c 	.word	0x2000006c
 8000f98:	080070b4 	.word	0x080070b4
 8000f9c:	2000006c 	.word	0x2000006c
 8000fa0:	200012dc 	.word	0x200012dc

08000fa4 <ADC1_2_IRQHandler>:
 8000fa4:	e7fe      	b.n	8000fa4 <ADC1_2_IRQHandler>
	...

08000fa8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fb2:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe4 <HAL_Init+0x3c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4a0b      	ldr	r2, [pc, #44]	@ (8000fe4 <HAL_Init+0x3c>)
 8000fb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fbc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fbe:	2003      	movs	r0, #3
 8000fc0:	f000 f903 	bl	80011ca <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fc4:	200f      	movs	r0, #15
 8000fc6:	f7ff fdd1 	bl	8000b6c <HAL_InitTick>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d002      	beq.n	8000fd6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	71fb      	strb	r3, [r7, #7]
 8000fd4:	e001      	b.n	8000fda <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fd6:	f7ff fda1 	bl	8000b1c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fda:	79fb      	ldrb	r3, [r7, #7]
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	40022000 	.word	0x40022000

08000fe8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000fec:	4b06      	ldr	r3, [pc, #24]	@ (8001008 <HAL_IncTick+0x20>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4b06      	ldr	r3, [pc, #24]	@ (800100c <HAL_IncTick+0x24>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	4a04      	ldr	r2, [pc, #16]	@ (800100c <HAL_IncTick+0x24>)
 8000ffa:	6013      	str	r3, [r2, #0]
}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	20000008 	.word	0x20000008
 800100c:	20000480 	.word	0x20000480

08001010 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  return uwTick;
 8001014:	4b03      	ldr	r3, [pc, #12]	@ (8001024 <HAL_GetTick+0x14>)
 8001016:	681b      	ldr	r3, [r3, #0]
}
 8001018:	4618      	mov	r0, r3
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	20000480 	.word	0x20000480

08001028 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001030:	f7ff ffee 	bl	8001010 <HAL_GetTick>
 8001034:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001040:	d005      	beq.n	800104e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001042:	4b0a      	ldr	r3, [pc, #40]	@ (800106c <HAL_Delay+0x44>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	461a      	mov	r2, r3
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	4413      	add	r3, r2
 800104c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800104e:	bf00      	nop
 8001050:	f7ff ffde 	bl	8001010 <HAL_GetTick>
 8001054:	4602      	mov	r2, r0
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	68fa      	ldr	r2, [r7, #12]
 800105c:	429a      	cmp	r2, r3
 800105e:	d8f7      	bhi.n	8001050 <HAL_Delay+0x28>
  {
  }
}
 8001060:	bf00      	nop
 8001062:	bf00      	nop
 8001064:	3710      	adds	r7, #16
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	20000008 	.word	0x20000008

08001070 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	f003 0307 	and.w	r3, r3, #7
 800107e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001080:	4b0c      	ldr	r3, [pc, #48]	@ (80010b4 <__NVIC_SetPriorityGrouping+0x44>)
 8001082:	68db      	ldr	r3, [r3, #12]
 8001084:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001086:	68ba      	ldr	r2, [r7, #8]
 8001088:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800108c:	4013      	ands	r3, r2
 800108e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001098:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800109c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010a2:	4a04      	ldr	r2, [pc, #16]	@ (80010b4 <__NVIC_SetPriorityGrouping+0x44>)
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	60d3      	str	r3, [r2, #12]
}
 80010a8:	bf00      	nop
 80010aa:	3714      	adds	r7, #20
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr
 80010b4:	e000ed00 	.word	0xe000ed00

080010b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010bc:	4b04      	ldr	r3, [pc, #16]	@ (80010d0 <__NVIC_GetPriorityGrouping+0x18>)
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	0a1b      	lsrs	r3, r3, #8
 80010c2:	f003 0307 	and.w	r3, r3, #7
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr
 80010d0:	e000ed00 	.word	0xe000ed00

080010d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	db0b      	blt.n	80010fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	f003 021f 	and.w	r2, r3, #31
 80010ec:	4907      	ldr	r1, [pc, #28]	@ (800110c <__NVIC_EnableIRQ+0x38>)
 80010ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f2:	095b      	lsrs	r3, r3, #5
 80010f4:	2001      	movs	r0, #1
 80010f6:	fa00 f202 	lsl.w	r2, r0, r2
 80010fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010fe:	bf00      	nop
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	e000e100 	.word	0xe000e100

08001110 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	6039      	str	r1, [r7, #0]
 800111a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800111c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001120:	2b00      	cmp	r3, #0
 8001122:	db0a      	blt.n	800113a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	b2da      	uxtb	r2, r3
 8001128:	490c      	ldr	r1, [pc, #48]	@ (800115c <__NVIC_SetPriority+0x4c>)
 800112a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112e:	0112      	lsls	r2, r2, #4
 8001130:	b2d2      	uxtb	r2, r2
 8001132:	440b      	add	r3, r1
 8001134:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001138:	e00a      	b.n	8001150 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	b2da      	uxtb	r2, r3
 800113e:	4908      	ldr	r1, [pc, #32]	@ (8001160 <__NVIC_SetPriority+0x50>)
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	f003 030f 	and.w	r3, r3, #15
 8001146:	3b04      	subs	r3, #4
 8001148:	0112      	lsls	r2, r2, #4
 800114a:	b2d2      	uxtb	r2, r2
 800114c:	440b      	add	r3, r1
 800114e:	761a      	strb	r2, [r3, #24]
}
 8001150:	bf00      	nop
 8001152:	370c      	adds	r7, #12
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr
 800115c:	e000e100 	.word	0xe000e100
 8001160:	e000ed00 	.word	0xe000ed00

08001164 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001164:	b480      	push	{r7}
 8001166:	b089      	sub	sp, #36	@ 0x24
 8001168:	af00      	add	r7, sp, #0
 800116a:	60f8      	str	r0, [r7, #12]
 800116c:	60b9      	str	r1, [r7, #8]
 800116e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	f003 0307 	and.w	r3, r3, #7
 8001176:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001178:	69fb      	ldr	r3, [r7, #28]
 800117a:	f1c3 0307 	rsb	r3, r3, #7
 800117e:	2b04      	cmp	r3, #4
 8001180:	bf28      	it	cs
 8001182:	2304      	movcs	r3, #4
 8001184:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001186:	69fb      	ldr	r3, [r7, #28]
 8001188:	3304      	adds	r3, #4
 800118a:	2b06      	cmp	r3, #6
 800118c:	d902      	bls.n	8001194 <NVIC_EncodePriority+0x30>
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	3b03      	subs	r3, #3
 8001192:	e000      	b.n	8001196 <NVIC_EncodePriority+0x32>
 8001194:	2300      	movs	r3, #0
 8001196:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001198:	f04f 32ff 	mov.w	r2, #4294967295
 800119c:	69bb      	ldr	r3, [r7, #24]
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	43da      	mvns	r2, r3
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	401a      	ands	r2, r3
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011ac:	f04f 31ff 	mov.w	r1, #4294967295
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	fa01 f303 	lsl.w	r3, r1, r3
 80011b6:	43d9      	mvns	r1, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011bc:	4313      	orrs	r3, r2
         );
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3724      	adds	r7, #36	@ 0x24
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr

080011ca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b082      	sub	sp, #8
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f7ff ff4c 	bl	8001070 <__NVIC_SetPriorityGrouping>
}
 80011d8:	bf00      	nop
 80011da:	3708      	adds	r7, #8
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}

080011e0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b086      	sub	sp, #24
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	60b9      	str	r1, [r7, #8]
 80011ea:	607a      	str	r2, [r7, #4]
 80011ec:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80011ee:	2300      	movs	r3, #0
 80011f0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011f2:	f7ff ff61 	bl	80010b8 <__NVIC_GetPriorityGrouping>
 80011f6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011f8:	687a      	ldr	r2, [r7, #4]
 80011fa:	68b9      	ldr	r1, [r7, #8]
 80011fc:	6978      	ldr	r0, [r7, #20]
 80011fe:	f7ff ffb1 	bl	8001164 <NVIC_EncodePriority>
 8001202:	4602      	mov	r2, r0
 8001204:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001208:	4611      	mov	r1, r2
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff ff80 	bl	8001110 <__NVIC_SetPriority>
}
 8001210:	bf00      	nop
 8001212:	3718      	adds	r7, #24
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff ff54 	bl	80010d4 <__NVIC_EnableIRQ>
}
 800122c:	bf00      	nop
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001234:	b480      	push	{r7}
 8001236:	b085      	sub	sp, #20
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800123c:	2300      	movs	r3, #0
 800123e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001246:	b2db      	uxtb	r3, r3
 8001248:	2b02      	cmp	r3, #2
 800124a:	d008      	beq.n	800125e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2204      	movs	r2, #4
 8001250:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2200      	movs	r2, #0
 8001256:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e022      	b.n	80012a4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f022 020e 	bic.w	r2, r2, #14
 800126c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f022 0201 	bic.w	r2, r2, #1
 800127c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001282:	f003 021c 	and.w	r2, r3, #28
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128a:	2101      	movs	r1, #1
 800128c:	fa01 f202 	lsl.w	r2, r1, r2
 8001290:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2201      	movs	r2, #1
 8001296:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2200      	movs	r2, #0
 800129e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80012a2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3714      	adds	r7, #20
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80012b8:	2300      	movs	r3, #0
 80012ba:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	2b02      	cmp	r3, #2
 80012c6:	d005      	beq.n	80012d4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2204      	movs	r2, #4
 80012cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
 80012d0:	73fb      	strb	r3, [r7, #15]
 80012d2:	e029      	b.n	8001328 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f022 020e 	bic.w	r2, r2, #14
 80012e2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f022 0201 	bic.w	r2, r2, #1
 80012f2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012f8:	f003 021c 	and.w	r2, r3, #28
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001300:	2101      	movs	r1, #1
 8001302:	fa01 f202 	lsl.w	r2, r1, r2
 8001306:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2201      	movs	r2, #1
 800130c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2200      	movs	r2, #0
 8001314:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800131c:	2b00      	cmp	r3, #0
 800131e:	d003      	beq.n	8001328 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	4798      	blx	r3
    }
  }
  return status;
 8001328:	7bfb      	ldrb	r3, [r7, #15]
}
 800132a:	4618      	mov	r0, r3
 800132c:	3710      	adds	r7, #16
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
	...

08001334 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001334:	b480      	push	{r7}
 8001336:	b087      	sub	sp, #28
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001342:	e17f      	b.n	8001644 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	2101      	movs	r1, #1
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	fa01 f303 	lsl.w	r3, r1, r3
 8001350:	4013      	ands	r3, r2
 8001352:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	2b00      	cmp	r3, #0
 8001358:	f000 8171 	beq.w	800163e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f003 0303 	and.w	r3, r3, #3
 8001364:	2b01      	cmp	r3, #1
 8001366:	d005      	beq.n	8001374 <HAL_GPIO_Init+0x40>
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f003 0303 	and.w	r3, r3, #3
 8001370:	2b02      	cmp	r3, #2
 8001372:	d130      	bne.n	80013d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	2203      	movs	r2, #3
 8001380:	fa02 f303 	lsl.w	r3, r2, r3
 8001384:	43db      	mvns	r3, r3
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	4013      	ands	r3, r2
 800138a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	68da      	ldr	r2, [r3, #12]
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	005b      	lsls	r3, r3, #1
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	693a      	ldr	r2, [r7, #16]
 800139a:	4313      	orrs	r3, r2
 800139c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	693a      	ldr	r2, [r7, #16]
 80013a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013aa:	2201      	movs	r2, #1
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	fa02 f303 	lsl.w	r3, r2, r3
 80013b2:	43db      	mvns	r3, r3
 80013b4:	693a      	ldr	r2, [r7, #16]
 80013b6:	4013      	ands	r3, r2
 80013b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	091b      	lsrs	r3, r3, #4
 80013c0:	f003 0201 	and.w	r2, r3, #1
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ca:	693a      	ldr	r2, [r7, #16]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	693a      	ldr	r2, [r7, #16]
 80013d4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f003 0303 	and.w	r3, r3, #3
 80013de:	2b03      	cmp	r3, #3
 80013e0:	d118      	bne.n	8001414 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80013e8:	2201      	movs	r2, #1
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	fa02 f303 	lsl.w	r3, r2, r3
 80013f0:	43db      	mvns	r3, r3
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	4013      	ands	r3, r2
 80013f6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	08db      	lsrs	r3, r3, #3
 80013fe:	f003 0201 	and.w	r2, r3, #1
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	693a      	ldr	r2, [r7, #16]
 800140a:	4313      	orrs	r3, r2
 800140c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	693a      	ldr	r2, [r7, #16]
 8001412:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f003 0303 	and.w	r3, r3, #3
 800141c:	2b03      	cmp	r3, #3
 800141e:	d017      	beq.n	8001450 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	2203      	movs	r2, #3
 800142c:	fa02 f303 	lsl.w	r3, r2, r3
 8001430:	43db      	mvns	r3, r3
 8001432:	693a      	ldr	r2, [r7, #16]
 8001434:	4013      	ands	r3, r2
 8001436:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	689a      	ldr	r2, [r3, #8]
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	005b      	lsls	r3, r3, #1
 8001440:	fa02 f303 	lsl.w	r3, r2, r3
 8001444:	693a      	ldr	r2, [r7, #16]
 8001446:	4313      	orrs	r3, r2
 8001448:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	693a      	ldr	r2, [r7, #16]
 800144e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f003 0303 	and.w	r3, r3, #3
 8001458:	2b02      	cmp	r3, #2
 800145a:	d123      	bne.n	80014a4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	08da      	lsrs	r2, r3, #3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	3208      	adds	r2, #8
 8001464:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001468:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	f003 0307 	and.w	r3, r3, #7
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	220f      	movs	r2, #15
 8001474:	fa02 f303 	lsl.w	r3, r2, r3
 8001478:	43db      	mvns	r3, r3
 800147a:	693a      	ldr	r2, [r7, #16]
 800147c:	4013      	ands	r3, r2
 800147e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	691a      	ldr	r2, [r3, #16]
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	f003 0307 	and.w	r3, r3, #7
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	fa02 f303 	lsl.w	r3, r2, r3
 8001490:	693a      	ldr	r2, [r7, #16]
 8001492:	4313      	orrs	r3, r2
 8001494:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	08da      	lsrs	r2, r3, #3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	3208      	adds	r2, #8
 800149e:	6939      	ldr	r1, [r7, #16]
 80014a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	2203      	movs	r2, #3
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	43db      	mvns	r3, r3
 80014b6:	693a      	ldr	r2, [r7, #16]
 80014b8:	4013      	ands	r3, r2
 80014ba:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	f003 0203 	and.w	r2, r3, #3
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	693a      	ldr	r2, [r7, #16]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	693a      	ldr	r2, [r7, #16]
 80014d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	f000 80ac 	beq.w	800163e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014e6:	4b5f      	ldr	r3, [pc, #380]	@ (8001664 <HAL_GPIO_Init+0x330>)
 80014e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ea:	4a5e      	ldr	r2, [pc, #376]	@ (8001664 <HAL_GPIO_Init+0x330>)
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80014f2:	4b5c      	ldr	r3, [pc, #368]	@ (8001664 <HAL_GPIO_Init+0x330>)
 80014f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	60bb      	str	r3, [r7, #8]
 80014fc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80014fe:	4a5a      	ldr	r2, [pc, #360]	@ (8001668 <HAL_GPIO_Init+0x334>)
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	089b      	lsrs	r3, r3, #2
 8001504:	3302      	adds	r3, #2
 8001506:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800150a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	f003 0303 	and.w	r3, r3, #3
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	220f      	movs	r2, #15
 8001516:	fa02 f303 	lsl.w	r3, r2, r3
 800151a:	43db      	mvns	r3, r3
 800151c:	693a      	ldr	r2, [r7, #16]
 800151e:	4013      	ands	r3, r2
 8001520:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001528:	d025      	beq.n	8001576 <HAL_GPIO_Init+0x242>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4a4f      	ldr	r2, [pc, #316]	@ (800166c <HAL_GPIO_Init+0x338>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d01f      	beq.n	8001572 <HAL_GPIO_Init+0x23e>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	4a4e      	ldr	r2, [pc, #312]	@ (8001670 <HAL_GPIO_Init+0x33c>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d019      	beq.n	800156e <HAL_GPIO_Init+0x23a>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	4a4d      	ldr	r2, [pc, #308]	@ (8001674 <HAL_GPIO_Init+0x340>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d013      	beq.n	800156a <HAL_GPIO_Init+0x236>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	4a4c      	ldr	r2, [pc, #304]	@ (8001678 <HAL_GPIO_Init+0x344>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d00d      	beq.n	8001566 <HAL_GPIO_Init+0x232>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4a4b      	ldr	r2, [pc, #300]	@ (800167c <HAL_GPIO_Init+0x348>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d007      	beq.n	8001562 <HAL_GPIO_Init+0x22e>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4a4a      	ldr	r2, [pc, #296]	@ (8001680 <HAL_GPIO_Init+0x34c>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d101      	bne.n	800155e <HAL_GPIO_Init+0x22a>
 800155a:	2306      	movs	r3, #6
 800155c:	e00c      	b.n	8001578 <HAL_GPIO_Init+0x244>
 800155e:	2307      	movs	r3, #7
 8001560:	e00a      	b.n	8001578 <HAL_GPIO_Init+0x244>
 8001562:	2305      	movs	r3, #5
 8001564:	e008      	b.n	8001578 <HAL_GPIO_Init+0x244>
 8001566:	2304      	movs	r3, #4
 8001568:	e006      	b.n	8001578 <HAL_GPIO_Init+0x244>
 800156a:	2303      	movs	r3, #3
 800156c:	e004      	b.n	8001578 <HAL_GPIO_Init+0x244>
 800156e:	2302      	movs	r3, #2
 8001570:	e002      	b.n	8001578 <HAL_GPIO_Init+0x244>
 8001572:	2301      	movs	r3, #1
 8001574:	e000      	b.n	8001578 <HAL_GPIO_Init+0x244>
 8001576:	2300      	movs	r3, #0
 8001578:	697a      	ldr	r2, [r7, #20]
 800157a:	f002 0203 	and.w	r2, r2, #3
 800157e:	0092      	lsls	r2, r2, #2
 8001580:	4093      	lsls	r3, r2
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	4313      	orrs	r3, r2
 8001586:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001588:	4937      	ldr	r1, [pc, #220]	@ (8001668 <HAL_GPIO_Init+0x334>)
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	089b      	lsrs	r3, r3, #2
 800158e:	3302      	adds	r3, #2
 8001590:	693a      	ldr	r2, [r7, #16]
 8001592:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001596:	4b3b      	ldr	r3, [pc, #236]	@ (8001684 <HAL_GPIO_Init+0x350>)
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	43db      	mvns	r3, r3
 80015a0:	693a      	ldr	r2, [r7, #16]
 80015a2:	4013      	ands	r3, r2
 80015a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d003      	beq.n	80015ba <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80015b2:	693a      	ldr	r2, [r7, #16]
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	4313      	orrs	r3, r2
 80015b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80015ba:	4a32      	ldr	r2, [pc, #200]	@ (8001684 <HAL_GPIO_Init+0x350>)
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80015c0:	4b30      	ldr	r3, [pc, #192]	@ (8001684 <HAL_GPIO_Init+0x350>)
 80015c2:	68db      	ldr	r3, [r3, #12]
 80015c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	43db      	mvns	r3, r3
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	4013      	ands	r3, r2
 80015ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d003      	beq.n	80015e4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80015dc:	693a      	ldr	r2, [r7, #16]
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	4313      	orrs	r3, r2
 80015e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80015e4:	4a27      	ldr	r2, [pc, #156]	@ (8001684 <HAL_GPIO_Init+0x350>)
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80015ea:	4b26      	ldr	r3, [pc, #152]	@ (8001684 <HAL_GPIO_Init+0x350>)
 80015ec:	685b      	ldr	r3, [r3, #4]
 80015ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	43db      	mvns	r3, r3
 80015f4:	693a      	ldr	r2, [r7, #16]
 80015f6:	4013      	ands	r3, r2
 80015f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001602:	2b00      	cmp	r3, #0
 8001604:	d003      	beq.n	800160e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	4313      	orrs	r3, r2
 800160c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800160e:	4a1d      	ldr	r2, [pc, #116]	@ (8001684 <HAL_GPIO_Init+0x350>)
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001614:	4b1b      	ldr	r3, [pc, #108]	@ (8001684 <HAL_GPIO_Init+0x350>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	43db      	mvns	r3, r3
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	4013      	ands	r3, r2
 8001622:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800162c:	2b00      	cmp	r3, #0
 800162e:	d003      	beq.n	8001638 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001630:	693a      	ldr	r2, [r7, #16]
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	4313      	orrs	r3, r2
 8001636:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001638:	4a12      	ldr	r2, [pc, #72]	@ (8001684 <HAL_GPIO_Init+0x350>)
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	3301      	adds	r3, #1
 8001642:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	fa22 f303 	lsr.w	r3, r2, r3
 800164e:	2b00      	cmp	r3, #0
 8001650:	f47f ae78 	bne.w	8001344 <HAL_GPIO_Init+0x10>
  }
}
 8001654:	bf00      	nop
 8001656:	bf00      	nop
 8001658:	371c      	adds	r7, #28
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	40021000 	.word	0x40021000
 8001668:	40010000 	.word	0x40010000
 800166c:	48000400 	.word	0x48000400
 8001670:	48000800 	.word	0x48000800
 8001674:	48000c00 	.word	0x48000c00
 8001678:	48001000 	.word	0x48001000
 800167c:	48001400 	.word	0x48001400
 8001680:	48001800 	.word	0x48001800
 8001684:	40010400 	.word	0x40010400

08001688 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	460b      	mov	r3, r1
 8001692:	807b      	strh	r3, [r7, #2]
 8001694:	4613      	mov	r3, r2
 8001696:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001698:	787b      	ldrb	r3, [r7, #1]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d003      	beq.n	80016a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800169e:	887a      	ldrh	r2, [r7, #2]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016a4:	e002      	b.n	80016ac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016a6:	887a      	ldrh	r2, [r7, #2]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80016ac:	bf00      	nop
 80016ae:	370c      	adds	r7, #12
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr

080016b8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80016bc:	4b04      	ldr	r3, [pc, #16]	@ (80016d0 <HAL_PWREx_GetVoltageRange+0x18>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	40007000 	.word	0x40007000

080016d4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80016e2:	d130      	bne.n	8001746 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80016e4:	4b23      	ldr	r3, [pc, #140]	@ (8001774 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80016ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80016f0:	d038      	beq.n	8001764 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80016f2:	4b20      	ldr	r3, [pc, #128]	@ (8001774 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80016fa:	4a1e      	ldr	r2, [pc, #120]	@ (8001774 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80016fc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001700:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001702:	4b1d      	ldr	r3, [pc, #116]	@ (8001778 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	2232      	movs	r2, #50	@ 0x32
 8001708:	fb02 f303 	mul.w	r3, r2, r3
 800170c:	4a1b      	ldr	r2, [pc, #108]	@ (800177c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800170e:	fba2 2303 	umull	r2, r3, r2, r3
 8001712:	0c9b      	lsrs	r3, r3, #18
 8001714:	3301      	adds	r3, #1
 8001716:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001718:	e002      	b.n	8001720 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	3b01      	subs	r3, #1
 800171e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001720:	4b14      	ldr	r3, [pc, #80]	@ (8001774 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001722:	695b      	ldr	r3, [r3, #20]
 8001724:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001728:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800172c:	d102      	bne.n	8001734 <HAL_PWREx_ControlVoltageScaling+0x60>
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d1f2      	bne.n	800171a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001734:	4b0f      	ldr	r3, [pc, #60]	@ (8001774 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001736:	695b      	ldr	r3, [r3, #20]
 8001738:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800173c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001740:	d110      	bne.n	8001764 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e00f      	b.n	8001766 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001746:	4b0b      	ldr	r3, [pc, #44]	@ (8001774 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800174e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001752:	d007      	beq.n	8001764 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001754:	4b07      	ldr	r3, [pc, #28]	@ (8001774 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800175c:	4a05      	ldr	r2, [pc, #20]	@ (8001774 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800175e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001762:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001764:	2300      	movs	r3, #0
}
 8001766:	4618      	mov	r0, r3
 8001768:	3714      	adds	r7, #20
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	40007000 	.word	0x40007000
 8001778:	20000000 	.word	0x20000000
 800177c:	431bde83 	.word	0x431bde83

08001780 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b088      	sub	sp, #32
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d101      	bne.n	8001792 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e3ca      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001792:	4b97      	ldr	r3, [pc, #604]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	f003 030c 	and.w	r3, r3, #12
 800179a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800179c:	4b94      	ldr	r3, [pc, #592]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	f003 0303 	and.w	r3, r3, #3
 80017a4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f003 0310 	and.w	r3, r3, #16
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	f000 80e4 	beq.w	800197c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80017b4:	69bb      	ldr	r3, [r7, #24]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d007      	beq.n	80017ca <HAL_RCC_OscConfig+0x4a>
 80017ba:	69bb      	ldr	r3, [r7, #24]
 80017bc:	2b0c      	cmp	r3, #12
 80017be:	f040 808b 	bne.w	80018d8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	f040 8087 	bne.w	80018d8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80017ca:	4b89      	ldr	r3, [pc, #548]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d005      	beq.n	80017e2 <HAL_RCC_OscConfig+0x62>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	699b      	ldr	r3, [r3, #24]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d101      	bne.n	80017e2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e3a2      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6a1a      	ldr	r2, [r3, #32]
 80017e6:	4b82      	ldr	r3, [pc, #520]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f003 0308 	and.w	r3, r3, #8
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d004      	beq.n	80017fc <HAL_RCC_OscConfig+0x7c>
 80017f2:	4b7f      	ldr	r3, [pc, #508]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80017fa:	e005      	b.n	8001808 <HAL_RCC_OscConfig+0x88>
 80017fc:	4b7c      	ldr	r3, [pc, #496]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 80017fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001802:	091b      	lsrs	r3, r3, #4
 8001804:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001808:	4293      	cmp	r3, r2
 800180a:	d223      	bcs.n	8001854 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6a1b      	ldr	r3, [r3, #32]
 8001810:	4618      	mov	r0, r3
 8001812:	f000 fd87 	bl	8002324 <RCC_SetFlashLatencyFromMSIRange>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	e383      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001820:	4b73      	ldr	r3, [pc, #460]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a72      	ldr	r2, [pc, #456]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 8001826:	f043 0308 	orr.w	r3, r3, #8
 800182a:	6013      	str	r3, [r2, #0]
 800182c:	4b70      	ldr	r3, [pc, #448]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6a1b      	ldr	r3, [r3, #32]
 8001838:	496d      	ldr	r1, [pc, #436]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 800183a:	4313      	orrs	r3, r2
 800183c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800183e:	4b6c      	ldr	r3, [pc, #432]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	69db      	ldr	r3, [r3, #28]
 800184a:	021b      	lsls	r3, r3, #8
 800184c:	4968      	ldr	r1, [pc, #416]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 800184e:	4313      	orrs	r3, r2
 8001850:	604b      	str	r3, [r1, #4]
 8001852:	e025      	b.n	80018a0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001854:	4b66      	ldr	r3, [pc, #408]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a65      	ldr	r2, [pc, #404]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 800185a:	f043 0308 	orr.w	r3, r3, #8
 800185e:	6013      	str	r3, [r2, #0]
 8001860:	4b63      	ldr	r3, [pc, #396]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6a1b      	ldr	r3, [r3, #32]
 800186c:	4960      	ldr	r1, [pc, #384]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 800186e:	4313      	orrs	r3, r2
 8001870:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001872:	4b5f      	ldr	r3, [pc, #380]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	69db      	ldr	r3, [r3, #28]
 800187e:	021b      	lsls	r3, r3, #8
 8001880:	495b      	ldr	r1, [pc, #364]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 8001882:	4313      	orrs	r3, r2
 8001884:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001886:	69bb      	ldr	r3, [r7, #24]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d109      	bne.n	80018a0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	6a1b      	ldr	r3, [r3, #32]
 8001890:	4618      	mov	r0, r3
 8001892:	f000 fd47 	bl	8002324 <RCC_SetFlashLatencyFromMSIRange>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	e343      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80018a0:	f000 fc4a 	bl	8002138 <HAL_RCC_GetSysClockFreq>
 80018a4:	4602      	mov	r2, r0
 80018a6:	4b52      	ldr	r3, [pc, #328]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	091b      	lsrs	r3, r3, #4
 80018ac:	f003 030f 	and.w	r3, r3, #15
 80018b0:	4950      	ldr	r1, [pc, #320]	@ (80019f4 <HAL_RCC_OscConfig+0x274>)
 80018b2:	5ccb      	ldrb	r3, [r1, r3]
 80018b4:	f003 031f 	and.w	r3, r3, #31
 80018b8:	fa22 f303 	lsr.w	r3, r2, r3
 80018bc:	4a4e      	ldr	r2, [pc, #312]	@ (80019f8 <HAL_RCC_OscConfig+0x278>)
 80018be:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80018c0:	4b4e      	ldr	r3, [pc, #312]	@ (80019fc <HAL_RCC_OscConfig+0x27c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff f951 	bl	8000b6c <HAL_InitTick>
 80018ca:	4603      	mov	r3, r0
 80018cc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80018ce:	7bfb      	ldrb	r3, [r7, #15]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d052      	beq.n	800197a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80018d4:	7bfb      	ldrb	r3, [r7, #15]
 80018d6:	e327      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	699b      	ldr	r3, [r3, #24]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d032      	beq.n	8001946 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80018e0:	4b43      	ldr	r3, [pc, #268]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a42      	ldr	r2, [pc, #264]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 80018e6:	f043 0301 	orr.w	r3, r3, #1
 80018ea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80018ec:	f7ff fb90 	bl	8001010 <HAL_GetTick>
 80018f0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80018f2:	e008      	b.n	8001906 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018f4:	f7ff fb8c 	bl	8001010 <HAL_GetTick>
 80018f8:	4602      	mov	r2, r0
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e310      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001906:	4b3a      	ldr	r3, [pc, #232]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	2b00      	cmp	r3, #0
 8001910:	d0f0      	beq.n	80018f4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001912:	4b37      	ldr	r3, [pc, #220]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a36      	ldr	r2, [pc, #216]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 8001918:	f043 0308 	orr.w	r3, r3, #8
 800191c:	6013      	str	r3, [r2, #0]
 800191e:	4b34      	ldr	r3, [pc, #208]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a1b      	ldr	r3, [r3, #32]
 800192a:	4931      	ldr	r1, [pc, #196]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 800192c:	4313      	orrs	r3, r2
 800192e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001930:	4b2f      	ldr	r3, [pc, #188]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	69db      	ldr	r3, [r3, #28]
 800193c:	021b      	lsls	r3, r3, #8
 800193e:	492c      	ldr	r1, [pc, #176]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 8001940:	4313      	orrs	r3, r2
 8001942:	604b      	str	r3, [r1, #4]
 8001944:	e01a      	b.n	800197c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001946:	4b2a      	ldr	r3, [pc, #168]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a29      	ldr	r2, [pc, #164]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 800194c:	f023 0301 	bic.w	r3, r3, #1
 8001950:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001952:	f7ff fb5d 	bl	8001010 <HAL_GetTick>
 8001956:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001958:	e008      	b.n	800196c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800195a:	f7ff fb59 	bl	8001010 <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	2b02      	cmp	r3, #2
 8001966:	d901      	bls.n	800196c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001968:	2303      	movs	r3, #3
 800196a:	e2dd      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800196c:	4b20      	ldr	r3, [pc, #128]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 0302 	and.w	r3, r3, #2
 8001974:	2b00      	cmp	r3, #0
 8001976:	d1f0      	bne.n	800195a <HAL_RCC_OscConfig+0x1da>
 8001978:	e000      	b.n	800197c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800197a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 0301 	and.w	r3, r3, #1
 8001984:	2b00      	cmp	r3, #0
 8001986:	d074      	beq.n	8001a72 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	2b08      	cmp	r3, #8
 800198c:	d005      	beq.n	800199a <HAL_RCC_OscConfig+0x21a>
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	2b0c      	cmp	r3, #12
 8001992:	d10e      	bne.n	80019b2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	2b03      	cmp	r3, #3
 8001998:	d10b      	bne.n	80019b2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800199a:	4b15      	ldr	r3, [pc, #84]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d064      	beq.n	8001a70 <HAL_RCC_OscConfig+0x2f0>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d160      	bne.n	8001a70 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e2ba      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019ba:	d106      	bne.n	80019ca <HAL_RCC_OscConfig+0x24a>
 80019bc:	4b0c      	ldr	r3, [pc, #48]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a0b      	ldr	r2, [pc, #44]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 80019c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019c6:	6013      	str	r3, [r2, #0]
 80019c8:	e026      	b.n	8001a18 <HAL_RCC_OscConfig+0x298>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80019d2:	d115      	bne.n	8001a00 <HAL_RCC_OscConfig+0x280>
 80019d4:	4b06      	ldr	r3, [pc, #24]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a05      	ldr	r2, [pc, #20]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 80019da:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019de:	6013      	str	r3, [r2, #0]
 80019e0:	4b03      	ldr	r3, [pc, #12]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a02      	ldr	r2, [pc, #8]	@ (80019f0 <HAL_RCC_OscConfig+0x270>)
 80019e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019ea:	6013      	str	r3, [r2, #0]
 80019ec:	e014      	b.n	8001a18 <HAL_RCC_OscConfig+0x298>
 80019ee:	bf00      	nop
 80019f0:	40021000 	.word	0x40021000
 80019f4:	0800705c 	.word	0x0800705c
 80019f8:	20000000 	.word	0x20000000
 80019fc:	20000004 	.word	0x20000004
 8001a00:	4ba0      	ldr	r3, [pc, #640]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a9f      	ldr	r2, [pc, #636]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001a06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a0a:	6013      	str	r3, [r2, #0]
 8001a0c:	4b9d      	ldr	r3, [pc, #628]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a9c      	ldr	r2, [pc, #624]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001a12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d013      	beq.n	8001a48 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a20:	f7ff faf6 	bl	8001010 <HAL_GetTick>
 8001a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a26:	e008      	b.n	8001a3a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a28:	f7ff faf2 	bl	8001010 <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	693b      	ldr	r3, [r7, #16]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	2b64      	cmp	r3, #100	@ 0x64
 8001a34:	d901      	bls.n	8001a3a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001a36:	2303      	movs	r3, #3
 8001a38:	e276      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a3a:	4b92      	ldr	r3, [pc, #584]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d0f0      	beq.n	8001a28 <HAL_RCC_OscConfig+0x2a8>
 8001a46:	e014      	b.n	8001a72 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a48:	f7ff fae2 	bl	8001010 <HAL_GetTick>
 8001a4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a4e:	e008      	b.n	8001a62 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a50:	f7ff fade 	bl	8001010 <HAL_GetTick>
 8001a54:	4602      	mov	r2, r0
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	2b64      	cmp	r3, #100	@ 0x64
 8001a5c:	d901      	bls.n	8001a62 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e262      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001a62:	4b88      	ldr	r3, [pc, #544]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d1f0      	bne.n	8001a50 <HAL_RCC_OscConfig+0x2d0>
 8001a6e:	e000      	b.n	8001a72 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d060      	beq.n	8001b40 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001a7e:	69bb      	ldr	r3, [r7, #24]
 8001a80:	2b04      	cmp	r3, #4
 8001a82:	d005      	beq.n	8001a90 <HAL_RCC_OscConfig+0x310>
 8001a84:	69bb      	ldr	r3, [r7, #24]
 8001a86:	2b0c      	cmp	r3, #12
 8001a88:	d119      	bne.n	8001abe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d116      	bne.n	8001abe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a90:	4b7c      	ldr	r3, [pc, #496]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d005      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x328>
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d101      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e23f      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aa8:	4b76      	ldr	r3, [pc, #472]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	691b      	ldr	r3, [r3, #16]
 8001ab4:	061b      	lsls	r3, r3, #24
 8001ab6:	4973      	ldr	r1, [pc, #460]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001abc:	e040      	b.n	8001b40 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d023      	beq.n	8001b0e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ac6:	4b6f      	ldr	r3, [pc, #444]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a6e      	ldr	r2, [pc, #440]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001acc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ad0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad2:	f7ff fa9d 	bl	8001010 <HAL_GetTick>
 8001ad6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ad8:	e008      	b.n	8001aec <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ada:	f7ff fa99 	bl	8001010 <HAL_GetTick>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d901      	bls.n	8001aec <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001ae8:	2303      	movs	r3, #3
 8001aea:	e21d      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001aec:	4b65      	ldr	r3, [pc, #404]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d0f0      	beq.n	8001ada <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001af8:	4b62      	ldr	r3, [pc, #392]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	691b      	ldr	r3, [r3, #16]
 8001b04:	061b      	lsls	r3, r3, #24
 8001b06:	495f      	ldr	r1, [pc, #380]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	604b      	str	r3, [r1, #4]
 8001b0c:	e018      	b.n	8001b40 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b0e:	4b5d      	ldr	r3, [pc, #372]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a5c      	ldr	r2, [pc, #368]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001b14:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b1a:	f7ff fa79 	bl	8001010 <HAL_GetTick>
 8001b1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b20:	e008      	b.n	8001b34 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b22:	f7ff fa75 	bl	8001010 <HAL_GetTick>
 8001b26:	4602      	mov	r2, r0
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	1ad3      	subs	r3, r2, r3
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d901      	bls.n	8001b34 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001b30:	2303      	movs	r3, #3
 8001b32:	e1f9      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001b34:	4b53      	ldr	r3, [pc, #332]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d1f0      	bne.n	8001b22 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0308 	and.w	r3, r3, #8
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d03c      	beq.n	8001bc6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	695b      	ldr	r3, [r3, #20]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d01c      	beq.n	8001b8e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b54:	4b4b      	ldr	r3, [pc, #300]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001b56:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b5a:	4a4a      	ldr	r2, [pc, #296]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001b5c:	f043 0301 	orr.w	r3, r3, #1
 8001b60:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b64:	f7ff fa54 	bl	8001010 <HAL_GetTick>
 8001b68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b6a:	e008      	b.n	8001b7e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b6c:	f7ff fa50 	bl	8001010 <HAL_GetTick>
 8001b70:	4602      	mov	r2, r0
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d901      	bls.n	8001b7e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	e1d4      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001b7e:	4b41      	ldr	r3, [pc, #260]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001b80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b84:	f003 0302 	and.w	r3, r3, #2
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d0ef      	beq.n	8001b6c <HAL_RCC_OscConfig+0x3ec>
 8001b8c:	e01b      	b.n	8001bc6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b8e:	4b3d      	ldr	r3, [pc, #244]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001b90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001b94:	4a3b      	ldr	r2, [pc, #236]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001b96:	f023 0301 	bic.w	r3, r3, #1
 8001b9a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b9e:	f7ff fa37 	bl	8001010 <HAL_GetTick>
 8001ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ba4:	e008      	b.n	8001bb8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ba6:	f7ff fa33 	bl	8001010 <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d901      	bls.n	8001bb8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e1b7      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001bb8:	4b32      	ldr	r3, [pc, #200]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001bba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bbe:	f003 0302 	and.w	r3, r3, #2
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d1ef      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0304 	and.w	r3, r3, #4
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	f000 80a6 	beq.w	8001d20 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001bd8:	4b2a      	ldr	r3, [pc, #168]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bdc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d10d      	bne.n	8001c00 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001be4:	4b27      	ldr	r3, [pc, #156]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001be6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001be8:	4a26      	ldr	r2, [pc, #152]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001bea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bee:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bf0:	4b24      	ldr	r3, [pc, #144]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bf4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bf8:	60bb      	str	r3, [r7, #8]
 8001bfa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c00:	4b21      	ldr	r3, [pc, #132]	@ (8001c88 <HAL_RCC_OscConfig+0x508>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d118      	bne.n	8001c3e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c0c:	4b1e      	ldr	r3, [pc, #120]	@ (8001c88 <HAL_RCC_OscConfig+0x508>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a1d      	ldr	r2, [pc, #116]	@ (8001c88 <HAL_RCC_OscConfig+0x508>)
 8001c12:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c16:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c18:	f7ff f9fa 	bl	8001010 <HAL_GetTick>
 8001c1c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c1e:	e008      	b.n	8001c32 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c20:	f7ff f9f6 	bl	8001010 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d901      	bls.n	8001c32 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	e17a      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001c32:	4b15      	ldr	r3, [pc, #84]	@ (8001c88 <HAL_RCC_OscConfig+0x508>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d0f0      	beq.n	8001c20 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d108      	bne.n	8001c58 <HAL_RCC_OscConfig+0x4d8>
 8001c46:	4b0f      	ldr	r3, [pc, #60]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001c48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001c4e:	f043 0301 	orr.w	r3, r3, #1
 8001c52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c56:	e029      	b.n	8001cac <HAL_RCC_OscConfig+0x52c>
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	2b05      	cmp	r3, #5
 8001c5e:	d115      	bne.n	8001c8c <HAL_RCC_OscConfig+0x50c>
 8001c60:	4b08      	ldr	r3, [pc, #32]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c66:	4a07      	ldr	r2, [pc, #28]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001c68:	f043 0304 	orr.w	r3, r3, #4
 8001c6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c70:	4b04      	ldr	r3, [pc, #16]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c76:	4a03      	ldr	r2, [pc, #12]	@ (8001c84 <HAL_RCC_OscConfig+0x504>)
 8001c78:	f043 0301 	orr.w	r3, r3, #1
 8001c7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c80:	e014      	b.n	8001cac <HAL_RCC_OscConfig+0x52c>
 8001c82:	bf00      	nop
 8001c84:	40021000 	.word	0x40021000
 8001c88:	40007000 	.word	0x40007000
 8001c8c:	4b9c      	ldr	r3, [pc, #624]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001c8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c92:	4a9b      	ldr	r2, [pc, #620]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001c94:	f023 0301 	bic.w	r3, r3, #1
 8001c98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001c9c:	4b98      	ldr	r3, [pc, #608]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ca2:	4a97      	ldr	r2, [pc, #604]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001ca4:	f023 0304 	bic.w	r3, r3, #4
 8001ca8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	689b      	ldr	r3, [r3, #8]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d016      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cb4:	f7ff f9ac 	bl	8001010 <HAL_GetTick>
 8001cb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cba:	e00a      	b.n	8001cd2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cbc:	f7ff f9a8 	bl	8001010 <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e12a      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cd2:	4b8b      	ldr	r3, [pc, #556]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cd8:	f003 0302 	and.w	r3, r3, #2
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d0ed      	beq.n	8001cbc <HAL_RCC_OscConfig+0x53c>
 8001ce0:	e015      	b.n	8001d0e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ce2:	f7ff f995 	bl	8001010 <HAL_GetTick>
 8001ce6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ce8:	e00a      	b.n	8001d00 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cea:	f7ff f991 	bl	8001010 <HAL_GetTick>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	693b      	ldr	r3, [r7, #16]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e113      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d00:	4b7f      	ldr	r3, [pc, #508]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d1ed      	bne.n	8001cea <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d0e:	7ffb      	ldrb	r3, [r7, #31]
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d105      	bne.n	8001d20 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d14:	4b7a      	ldr	r3, [pc, #488]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001d16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d18:	4a79      	ldr	r2, [pc, #484]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001d1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001d1e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	f000 80fe 	beq.w	8001f26 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	f040 80d0 	bne.w	8001ed4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001d34:	4b72      	ldr	r3, [pc, #456]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	f003 0203 	and.w	r2, r3, #3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d130      	bne.n	8001daa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d52:	3b01      	subs	r3, #1
 8001d54:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d56:	429a      	cmp	r2, r3
 8001d58:	d127      	bne.n	8001daa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d64:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001d66:	429a      	cmp	r2, r3
 8001d68:	d11f      	bne.n	8001daa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d70:	687a      	ldr	r2, [r7, #4]
 8001d72:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001d74:	2a07      	cmp	r2, #7
 8001d76:	bf14      	ite	ne
 8001d78:	2201      	movne	r2, #1
 8001d7a:	2200      	moveq	r2, #0
 8001d7c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d113      	bne.n	8001daa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d8c:	085b      	lsrs	r3, r3, #1
 8001d8e:	3b01      	subs	r3, #1
 8001d90:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d109      	bne.n	8001daa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da0:	085b      	lsrs	r3, r3, #1
 8001da2:	3b01      	subs	r3, #1
 8001da4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d06e      	beq.n	8001e88 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001daa:	69bb      	ldr	r3, [r7, #24]
 8001dac:	2b0c      	cmp	r3, #12
 8001dae:	d069      	beq.n	8001e84 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001db0:	4b53      	ldr	r3, [pc, #332]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d105      	bne.n	8001dc8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001dbc:	4b50      	ldr	r3, [pc, #320]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e0ad      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001dcc:	4b4c      	ldr	r3, [pc, #304]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a4b      	ldr	r2, [pc, #300]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001dd2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001dd6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001dd8:	f7ff f91a 	bl	8001010 <HAL_GetTick>
 8001ddc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001dde:	e008      	b.n	8001df2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001de0:	f7ff f916 	bl	8001010 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e09a      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001df2:	4b43      	ldr	r3, [pc, #268]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d1f0      	bne.n	8001de0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001dfe:	4b40      	ldr	r3, [pc, #256]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001e00:	68da      	ldr	r2, [r3, #12]
 8001e02:	4b40      	ldr	r3, [pc, #256]	@ (8001f04 <HAL_RCC_OscConfig+0x784>)
 8001e04:	4013      	ands	r3, r2
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001e0e:	3a01      	subs	r2, #1
 8001e10:	0112      	lsls	r2, r2, #4
 8001e12:	4311      	orrs	r1, r2
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001e18:	0212      	lsls	r2, r2, #8
 8001e1a:	4311      	orrs	r1, r2
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001e20:	0852      	lsrs	r2, r2, #1
 8001e22:	3a01      	subs	r2, #1
 8001e24:	0552      	lsls	r2, r2, #21
 8001e26:	4311      	orrs	r1, r2
 8001e28:	687a      	ldr	r2, [r7, #4]
 8001e2a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001e2c:	0852      	lsrs	r2, r2, #1
 8001e2e:	3a01      	subs	r2, #1
 8001e30:	0652      	lsls	r2, r2, #25
 8001e32:	4311      	orrs	r1, r2
 8001e34:	687a      	ldr	r2, [r7, #4]
 8001e36:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001e38:	0912      	lsrs	r2, r2, #4
 8001e3a:	0452      	lsls	r2, r2, #17
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	4930      	ldr	r1, [pc, #192]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001e40:	4313      	orrs	r3, r2
 8001e42:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001e44:	4b2e      	ldr	r3, [pc, #184]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a2d      	ldr	r2, [pc, #180]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001e4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e4e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001e50:	4b2b      	ldr	r3, [pc, #172]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	4a2a      	ldr	r2, [pc, #168]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001e56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e5a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001e5c:	f7ff f8d8 	bl	8001010 <HAL_GetTick>
 8001e60:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e62:	e008      	b.n	8001e76 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e64:	f7ff f8d4 	bl	8001010 <HAL_GetTick>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d901      	bls.n	8001e76 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001e72:	2303      	movs	r3, #3
 8001e74:	e058      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e76:	4b22      	ldr	r3, [pc, #136]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d0f0      	beq.n	8001e64 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001e82:	e050      	b.n	8001f26 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e04f      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e88:	4b1d      	ldr	r3, [pc, #116]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d148      	bne.n	8001f26 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001e94:	4b1a      	ldr	r3, [pc, #104]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a19      	ldr	r2, [pc, #100]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001e9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001e9e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001ea0:	4b17      	ldr	r3, [pc, #92]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	4a16      	ldr	r2, [pc, #88]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001ea6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001eaa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001eac:	f7ff f8b0 	bl	8001010 <HAL_GetTick>
 8001eb0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001eb2:	e008      	b.n	8001ec6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eb4:	f7ff f8ac 	bl	8001010 <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d901      	bls.n	8001ec6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e030      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d0f0      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x734>
 8001ed2:	e028      	b.n	8001f26 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ed4:	69bb      	ldr	r3, [r7, #24]
 8001ed6:	2b0c      	cmp	r3, #12
 8001ed8:	d023      	beq.n	8001f22 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eda:	4b09      	ldr	r3, [pc, #36]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a08      	ldr	r2, [pc, #32]	@ (8001f00 <HAL_RCC_OscConfig+0x780>)
 8001ee0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001ee4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ee6:	f7ff f893 	bl	8001010 <HAL_GetTick>
 8001eea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001eec:	e00c      	b.n	8001f08 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eee:	f7ff f88f 	bl	8001010 <HAL_GetTick>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	1ad3      	subs	r3, r2, r3
 8001ef8:	2b02      	cmp	r3, #2
 8001efa:	d905      	bls.n	8001f08 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e013      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
 8001f00:	40021000 	.word	0x40021000
 8001f04:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f08:	4b09      	ldr	r3, [pc, #36]	@ (8001f30 <HAL_RCC_OscConfig+0x7b0>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d1ec      	bne.n	8001eee <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001f14:	4b06      	ldr	r3, [pc, #24]	@ (8001f30 <HAL_RCC_OscConfig+0x7b0>)
 8001f16:	68da      	ldr	r2, [r3, #12]
 8001f18:	4905      	ldr	r1, [pc, #20]	@ (8001f30 <HAL_RCC_OscConfig+0x7b0>)
 8001f1a:	4b06      	ldr	r3, [pc, #24]	@ (8001f34 <HAL_RCC_OscConfig+0x7b4>)
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	60cb      	str	r3, [r1, #12]
 8001f20:	e001      	b.n	8001f26 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e000      	b.n	8001f28 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001f26:	2300      	movs	r3, #0
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3720      	adds	r7, #32
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40021000 	.word	0x40021000
 8001f34:	feeefffc 	.word	0xfeeefffc

08001f38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b084      	sub	sp, #16
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d101      	bne.n	8001f4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e0e7      	b.n	800211c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f4c:	4b75      	ldr	r3, [pc, #468]	@ (8002124 <HAL_RCC_ClockConfig+0x1ec>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 0307 	and.w	r3, r3, #7
 8001f54:	683a      	ldr	r2, [r7, #0]
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d910      	bls.n	8001f7c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f5a:	4b72      	ldr	r3, [pc, #456]	@ (8002124 <HAL_RCC_ClockConfig+0x1ec>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f023 0207 	bic.w	r2, r3, #7
 8001f62:	4970      	ldr	r1, [pc, #448]	@ (8002124 <HAL_RCC_ClockConfig+0x1ec>)
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	4313      	orrs	r3, r2
 8001f68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f6a:	4b6e      	ldr	r3, [pc, #440]	@ (8002124 <HAL_RCC_ClockConfig+0x1ec>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 0307 	and.w	r3, r3, #7
 8001f72:	683a      	ldr	r2, [r7, #0]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d001      	beq.n	8001f7c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e0cf      	b.n	800211c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0302 	and.w	r3, r3, #2
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d010      	beq.n	8001faa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	689a      	ldr	r2, [r3, #8]
 8001f8c:	4b66      	ldr	r3, [pc, #408]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d908      	bls.n	8001faa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f98:	4b63      	ldr	r3, [pc, #396]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 8001f9a:	689b      	ldr	r3, [r3, #8]
 8001f9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	4960      	ldr	r1, [pc, #384]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0301 	and.w	r3, r3, #1
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d04c      	beq.n	8002050 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	2b03      	cmp	r3, #3
 8001fbc:	d107      	bne.n	8001fce <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fbe:	4b5a      	ldr	r3, [pc, #360]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d121      	bne.n	800200e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e0a6      	b.n	800211c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d107      	bne.n	8001fe6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fd6:	4b54      	ldr	r3, [pc, #336]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d115      	bne.n	800200e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e09a      	b.n	800211c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d107      	bne.n	8001ffe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001fee:	4b4e      	ldr	r3, [pc, #312]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d109      	bne.n	800200e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e08e      	b.n	800211c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ffe:	4b4a      	ldr	r3, [pc, #296]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002006:	2b00      	cmp	r3, #0
 8002008:	d101      	bne.n	800200e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e086      	b.n	800211c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800200e:	4b46      	ldr	r3, [pc, #280]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f023 0203 	bic.w	r2, r3, #3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	4943      	ldr	r1, [pc, #268]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 800201c:	4313      	orrs	r3, r2
 800201e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002020:	f7fe fff6 	bl	8001010 <HAL_GetTick>
 8002024:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002026:	e00a      	b.n	800203e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002028:	f7fe fff2 	bl	8001010 <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002036:	4293      	cmp	r3, r2
 8002038:	d901      	bls.n	800203e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800203a:	2303      	movs	r3, #3
 800203c:	e06e      	b.n	800211c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800203e:	4b3a      	ldr	r3, [pc, #232]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	f003 020c 	and.w	r2, r3, #12
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	429a      	cmp	r2, r3
 800204e:	d1eb      	bne.n	8002028 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0302 	and.w	r3, r3, #2
 8002058:	2b00      	cmp	r3, #0
 800205a:	d010      	beq.n	800207e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689a      	ldr	r2, [r3, #8]
 8002060:	4b31      	ldr	r3, [pc, #196]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002068:	429a      	cmp	r2, r3
 800206a:	d208      	bcs.n	800207e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800206c:	4b2e      	ldr	r3, [pc, #184]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	492b      	ldr	r1, [pc, #172]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 800207a:	4313      	orrs	r3, r2
 800207c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800207e:	4b29      	ldr	r3, [pc, #164]	@ (8002124 <HAL_RCC_ClockConfig+0x1ec>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	429a      	cmp	r2, r3
 800208a:	d210      	bcs.n	80020ae <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800208c:	4b25      	ldr	r3, [pc, #148]	@ (8002124 <HAL_RCC_ClockConfig+0x1ec>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f023 0207 	bic.w	r2, r3, #7
 8002094:	4923      	ldr	r1, [pc, #140]	@ (8002124 <HAL_RCC_ClockConfig+0x1ec>)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	4313      	orrs	r3, r2
 800209a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800209c:	4b21      	ldr	r3, [pc, #132]	@ (8002124 <HAL_RCC_ClockConfig+0x1ec>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0307 	and.w	r3, r3, #7
 80020a4:	683a      	ldr	r2, [r7, #0]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d001      	beq.n	80020ae <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e036      	b.n	800211c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0304 	and.w	r3, r3, #4
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d008      	beq.n	80020cc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	4918      	ldr	r1, [pc, #96]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 80020c8:	4313      	orrs	r3, r2
 80020ca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 0308 	and.w	r3, r3, #8
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d009      	beq.n	80020ec <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020d8:	4b13      	ldr	r3, [pc, #76]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	691b      	ldr	r3, [r3, #16]
 80020e4:	00db      	lsls	r3, r3, #3
 80020e6:	4910      	ldr	r1, [pc, #64]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80020ec:	f000 f824 	bl	8002138 <HAL_RCC_GetSysClockFreq>
 80020f0:	4602      	mov	r2, r0
 80020f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002128 <HAL_RCC_ClockConfig+0x1f0>)
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	091b      	lsrs	r3, r3, #4
 80020f8:	f003 030f 	and.w	r3, r3, #15
 80020fc:	490b      	ldr	r1, [pc, #44]	@ (800212c <HAL_RCC_ClockConfig+0x1f4>)
 80020fe:	5ccb      	ldrb	r3, [r1, r3]
 8002100:	f003 031f 	and.w	r3, r3, #31
 8002104:	fa22 f303 	lsr.w	r3, r2, r3
 8002108:	4a09      	ldr	r2, [pc, #36]	@ (8002130 <HAL_RCC_ClockConfig+0x1f8>)
 800210a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800210c:	4b09      	ldr	r3, [pc, #36]	@ (8002134 <HAL_RCC_ClockConfig+0x1fc>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4618      	mov	r0, r3
 8002112:	f7fe fd2b 	bl	8000b6c <HAL_InitTick>
 8002116:	4603      	mov	r3, r0
 8002118:	72fb      	strb	r3, [r7, #11]

  return status;
 800211a:	7afb      	ldrb	r3, [r7, #11]
}
 800211c:	4618      	mov	r0, r3
 800211e:	3710      	adds	r7, #16
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	40022000 	.word	0x40022000
 8002128:	40021000 	.word	0x40021000
 800212c:	0800705c 	.word	0x0800705c
 8002130:	20000000 	.word	0x20000000
 8002134:	20000004 	.word	0x20000004

08002138 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002138:	b480      	push	{r7}
 800213a:	b089      	sub	sp, #36	@ 0x24
 800213c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800213e:	2300      	movs	r3, #0
 8002140:	61fb      	str	r3, [r7, #28]
 8002142:	2300      	movs	r3, #0
 8002144:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002146:	4b3e      	ldr	r3, [pc, #248]	@ (8002240 <HAL_RCC_GetSysClockFreq+0x108>)
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f003 030c 	and.w	r3, r3, #12
 800214e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002150:	4b3b      	ldr	r3, [pc, #236]	@ (8002240 <HAL_RCC_GetSysClockFreq+0x108>)
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	f003 0303 	and.w	r3, r3, #3
 8002158:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d005      	beq.n	800216c <HAL_RCC_GetSysClockFreq+0x34>
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	2b0c      	cmp	r3, #12
 8002164:	d121      	bne.n	80021aa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	2b01      	cmp	r3, #1
 800216a:	d11e      	bne.n	80021aa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800216c:	4b34      	ldr	r3, [pc, #208]	@ (8002240 <HAL_RCC_GetSysClockFreq+0x108>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0308 	and.w	r3, r3, #8
 8002174:	2b00      	cmp	r3, #0
 8002176:	d107      	bne.n	8002188 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002178:	4b31      	ldr	r3, [pc, #196]	@ (8002240 <HAL_RCC_GetSysClockFreq+0x108>)
 800217a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800217e:	0a1b      	lsrs	r3, r3, #8
 8002180:	f003 030f 	and.w	r3, r3, #15
 8002184:	61fb      	str	r3, [r7, #28]
 8002186:	e005      	b.n	8002194 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002188:	4b2d      	ldr	r3, [pc, #180]	@ (8002240 <HAL_RCC_GetSysClockFreq+0x108>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	091b      	lsrs	r3, r3, #4
 800218e:	f003 030f 	and.w	r3, r3, #15
 8002192:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002194:	4a2b      	ldr	r2, [pc, #172]	@ (8002244 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800219c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d10d      	bne.n	80021c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021a8:	e00a      	b.n	80021c0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	2b04      	cmp	r3, #4
 80021ae:	d102      	bne.n	80021b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80021b0:	4b25      	ldr	r3, [pc, #148]	@ (8002248 <HAL_RCC_GetSysClockFreq+0x110>)
 80021b2:	61bb      	str	r3, [r7, #24]
 80021b4:	e004      	b.n	80021c0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	2b08      	cmp	r3, #8
 80021ba:	d101      	bne.n	80021c0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80021bc:	4b23      	ldr	r3, [pc, #140]	@ (800224c <HAL_RCC_GetSysClockFreq+0x114>)
 80021be:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	2b0c      	cmp	r3, #12
 80021c4:	d134      	bne.n	8002230 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80021c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002240 <HAL_RCC_GetSysClockFreq+0x108>)
 80021c8:	68db      	ldr	r3, [r3, #12]
 80021ca:	f003 0303 	and.w	r3, r3, #3
 80021ce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	2b02      	cmp	r3, #2
 80021d4:	d003      	beq.n	80021de <HAL_RCC_GetSysClockFreq+0xa6>
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	2b03      	cmp	r3, #3
 80021da:	d003      	beq.n	80021e4 <HAL_RCC_GetSysClockFreq+0xac>
 80021dc:	e005      	b.n	80021ea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80021de:	4b1a      	ldr	r3, [pc, #104]	@ (8002248 <HAL_RCC_GetSysClockFreq+0x110>)
 80021e0:	617b      	str	r3, [r7, #20]
      break;
 80021e2:	e005      	b.n	80021f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80021e4:	4b19      	ldr	r3, [pc, #100]	@ (800224c <HAL_RCC_GetSysClockFreq+0x114>)
 80021e6:	617b      	str	r3, [r7, #20]
      break;
 80021e8:	e002      	b.n	80021f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	617b      	str	r3, [r7, #20]
      break;
 80021ee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80021f0:	4b13      	ldr	r3, [pc, #76]	@ (8002240 <HAL_RCC_GetSysClockFreq+0x108>)
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	091b      	lsrs	r3, r3, #4
 80021f6:	f003 0307 	and.w	r3, r3, #7
 80021fa:	3301      	adds	r3, #1
 80021fc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80021fe:	4b10      	ldr	r3, [pc, #64]	@ (8002240 <HAL_RCC_GetSysClockFreq+0x108>)
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	0a1b      	lsrs	r3, r3, #8
 8002204:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002208:	697a      	ldr	r2, [r7, #20]
 800220a:	fb03 f202 	mul.w	r2, r3, r2
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	fbb2 f3f3 	udiv	r3, r2, r3
 8002214:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002216:	4b0a      	ldr	r3, [pc, #40]	@ (8002240 <HAL_RCC_GetSysClockFreq+0x108>)
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	0e5b      	lsrs	r3, r3, #25
 800221c:	f003 0303 	and.w	r3, r3, #3
 8002220:	3301      	adds	r3, #1
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002226:	697a      	ldr	r2, [r7, #20]
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	fbb2 f3f3 	udiv	r3, r2, r3
 800222e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002230:	69bb      	ldr	r3, [r7, #24]
}
 8002232:	4618      	mov	r0, r3
 8002234:	3724      	adds	r7, #36	@ 0x24
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	40021000 	.word	0x40021000
 8002244:	08007074 	.word	0x08007074
 8002248:	00f42400 	.word	0x00f42400
 800224c:	007a1200 	.word	0x007a1200

08002250 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002254:	4b03      	ldr	r3, [pc, #12]	@ (8002264 <HAL_RCC_GetHCLKFreq+0x14>)
 8002256:	681b      	ldr	r3, [r3, #0]
}
 8002258:	4618      	mov	r0, r3
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	20000000 	.word	0x20000000

08002268 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800226c:	f7ff fff0 	bl	8002250 <HAL_RCC_GetHCLKFreq>
 8002270:	4602      	mov	r2, r0
 8002272:	4b06      	ldr	r3, [pc, #24]	@ (800228c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	0a1b      	lsrs	r3, r3, #8
 8002278:	f003 0307 	and.w	r3, r3, #7
 800227c:	4904      	ldr	r1, [pc, #16]	@ (8002290 <HAL_RCC_GetPCLK1Freq+0x28>)
 800227e:	5ccb      	ldrb	r3, [r1, r3]
 8002280:	f003 031f 	and.w	r3, r3, #31
 8002284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002288:	4618      	mov	r0, r3
 800228a:	bd80      	pop	{r7, pc}
 800228c:	40021000 	.word	0x40021000
 8002290:	0800706c 	.word	0x0800706c

08002294 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002298:	f7ff ffda 	bl	8002250 <HAL_RCC_GetHCLKFreq>
 800229c:	4602      	mov	r2, r0
 800229e:	4b06      	ldr	r3, [pc, #24]	@ (80022b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	0adb      	lsrs	r3, r3, #11
 80022a4:	f003 0307 	and.w	r3, r3, #7
 80022a8:	4904      	ldr	r1, [pc, #16]	@ (80022bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80022aa:	5ccb      	ldrb	r3, [r1, r3]
 80022ac:	f003 031f 	and.w	r3, r3, #31
 80022b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	40021000 	.word	0x40021000
 80022bc:	0800706c 	.word	0x0800706c

080022c0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	220f      	movs	r2, #15
 80022ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80022d0:	4b12      	ldr	r3, [pc, #72]	@ (800231c <HAL_RCC_GetClockConfig+0x5c>)
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f003 0203 	and.w	r2, r3, #3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80022dc:	4b0f      	ldr	r3, [pc, #60]	@ (800231c <HAL_RCC_GetClockConfig+0x5c>)
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80022e8:	4b0c      	ldr	r3, [pc, #48]	@ (800231c <HAL_RCC_GetClockConfig+0x5c>)
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80022f4:	4b09      	ldr	r3, [pc, #36]	@ (800231c <HAL_RCC_GetClockConfig+0x5c>)
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	08db      	lsrs	r3, r3, #3
 80022fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002302:	4b07      	ldr	r3, [pc, #28]	@ (8002320 <HAL_RCC_GetClockConfig+0x60>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0207 	and.w	r2, r3, #7
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	601a      	str	r2, [r3, #0]
}
 800230e:	bf00      	nop
 8002310:	370c      	adds	r7, #12
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop
 800231c:	40021000 	.word	0x40021000
 8002320:	40022000 	.word	0x40022000

08002324 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800232c:	2300      	movs	r3, #0
 800232e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002330:	4b2a      	ldr	r3, [pc, #168]	@ (80023dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002332:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002334:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002338:	2b00      	cmp	r3, #0
 800233a:	d003      	beq.n	8002344 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800233c:	f7ff f9bc 	bl	80016b8 <HAL_PWREx_GetVoltageRange>
 8002340:	6178      	str	r0, [r7, #20]
 8002342:	e014      	b.n	800236e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002344:	4b25      	ldr	r3, [pc, #148]	@ (80023dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002346:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002348:	4a24      	ldr	r2, [pc, #144]	@ (80023dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800234a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800234e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002350:	4b22      	ldr	r3, [pc, #136]	@ (80023dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002354:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800235c:	f7ff f9ac 	bl	80016b8 <HAL_PWREx_GetVoltageRange>
 8002360:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002362:	4b1e      	ldr	r3, [pc, #120]	@ (80023dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002366:	4a1d      	ldr	r2, [pc, #116]	@ (80023dc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002368:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800236c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002374:	d10b      	bne.n	800238e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b80      	cmp	r3, #128	@ 0x80
 800237a:	d919      	bls.n	80023b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2ba0      	cmp	r3, #160	@ 0xa0
 8002380:	d902      	bls.n	8002388 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002382:	2302      	movs	r3, #2
 8002384:	613b      	str	r3, [r7, #16]
 8002386:	e013      	b.n	80023b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002388:	2301      	movs	r3, #1
 800238a:	613b      	str	r3, [r7, #16]
 800238c:	e010      	b.n	80023b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2b80      	cmp	r3, #128	@ 0x80
 8002392:	d902      	bls.n	800239a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002394:	2303      	movs	r3, #3
 8002396:	613b      	str	r3, [r7, #16]
 8002398:	e00a      	b.n	80023b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2b80      	cmp	r3, #128	@ 0x80
 800239e:	d102      	bne.n	80023a6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80023a0:	2302      	movs	r3, #2
 80023a2:	613b      	str	r3, [r7, #16]
 80023a4:	e004      	b.n	80023b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2b70      	cmp	r3, #112	@ 0x70
 80023aa:	d101      	bne.n	80023b0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80023ac:	2301      	movs	r3, #1
 80023ae:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80023b0:	4b0b      	ldr	r3, [pc, #44]	@ (80023e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f023 0207 	bic.w	r2, r3, #7
 80023b8:	4909      	ldr	r1, [pc, #36]	@ (80023e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	4313      	orrs	r3, r2
 80023be:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80023c0:	4b07      	ldr	r3, [pc, #28]	@ (80023e0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 0307 	and.w	r3, r3, #7
 80023c8:	693a      	ldr	r2, [r7, #16]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d001      	beq.n	80023d2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e000      	b.n	80023d4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3718      	adds	r7, #24
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40021000 	.word	0x40021000
 80023e0:	40022000 	.word	0x40022000

080023e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b086      	sub	sp, #24
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80023ec:	2300      	movs	r3, #0
 80023ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80023f0:	2300      	movs	r3, #0
 80023f2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d041      	beq.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002404:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002408:	d02a      	beq.n	8002460 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800240a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800240e:	d824      	bhi.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002410:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002414:	d008      	beq.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002416:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800241a:	d81e      	bhi.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800241c:	2b00      	cmp	r3, #0
 800241e:	d00a      	beq.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002420:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002424:	d010      	beq.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002426:	e018      	b.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002428:	4b86      	ldr	r3, [pc, #536]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	4a85      	ldr	r2, [pc, #532]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800242e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002432:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002434:	e015      	b.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	3304      	adds	r3, #4
 800243a:	2100      	movs	r1, #0
 800243c:	4618      	mov	r0, r3
 800243e:	f000 fabb 	bl	80029b8 <RCCEx_PLLSAI1_Config>
 8002442:	4603      	mov	r3, r0
 8002444:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002446:	e00c      	b.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	3320      	adds	r3, #32
 800244c:	2100      	movs	r1, #0
 800244e:	4618      	mov	r0, r3
 8002450:	f000 fba6 	bl	8002ba0 <RCCEx_PLLSAI2_Config>
 8002454:	4603      	mov	r3, r0
 8002456:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002458:	e003      	b.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	74fb      	strb	r3, [r7, #19]
      break;
 800245e:	e000      	b.n	8002462 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002460:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002462:	7cfb      	ldrb	r3, [r7, #19]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d10b      	bne.n	8002480 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002468:	4b76      	ldr	r3, [pc, #472]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800246a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800246e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002476:	4973      	ldr	r1, [pc, #460]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002478:	4313      	orrs	r3, r2
 800247a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800247e:	e001      	b.n	8002484 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002480:	7cfb      	ldrb	r3, [r7, #19]
 8002482:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d041      	beq.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002494:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002498:	d02a      	beq.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800249a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800249e:	d824      	bhi.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x106>
 80024a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80024a4:	d008      	beq.n	80024b8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80024a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80024aa:	d81e      	bhi.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x106>
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d00a      	beq.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80024b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024b4:	d010      	beq.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80024b6:	e018      	b.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80024b8:	4b62      	ldr	r3, [pc, #392]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	4a61      	ldr	r2, [pc, #388]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024c2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80024c4:	e015      	b.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	3304      	adds	r3, #4
 80024ca:	2100      	movs	r1, #0
 80024cc:	4618      	mov	r0, r3
 80024ce:	f000 fa73 	bl	80029b8 <RCCEx_PLLSAI1_Config>
 80024d2:	4603      	mov	r3, r0
 80024d4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80024d6:	e00c      	b.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	3320      	adds	r3, #32
 80024dc:	2100      	movs	r1, #0
 80024de:	4618      	mov	r0, r3
 80024e0:	f000 fb5e 	bl	8002ba0 <RCCEx_PLLSAI2_Config>
 80024e4:	4603      	mov	r3, r0
 80024e6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80024e8:	e003      	b.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	74fb      	strb	r3, [r7, #19]
      break;
 80024ee:	e000      	b.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80024f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80024f2:	7cfb      	ldrb	r3, [r7, #19]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d10b      	bne.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80024f8:	4b52      	ldr	r3, [pc, #328]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024fe:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002506:	494f      	ldr	r1, [pc, #316]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002508:	4313      	orrs	r3, r2
 800250a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800250e:	e001      	b.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002510:	7cfb      	ldrb	r3, [r7, #19]
 8002512:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800251c:	2b00      	cmp	r3, #0
 800251e:	f000 80a0 	beq.w	8002662 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002522:	2300      	movs	r3, #0
 8002524:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002526:	4b47      	ldr	r3, [pc, #284]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800252a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d101      	bne.n	8002536 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002532:	2301      	movs	r3, #1
 8002534:	e000      	b.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002536:	2300      	movs	r3, #0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d00d      	beq.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800253c:	4b41      	ldr	r3, [pc, #260]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800253e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002540:	4a40      	ldr	r2, [pc, #256]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002542:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002546:	6593      	str	r3, [r2, #88]	@ 0x58
 8002548:	4b3e      	ldr	r3, [pc, #248]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800254a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800254c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002550:	60bb      	str	r3, [r7, #8]
 8002552:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002554:	2301      	movs	r3, #1
 8002556:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002558:	4b3b      	ldr	r3, [pc, #236]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a3a      	ldr	r2, [pc, #232]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800255e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002562:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002564:	f7fe fd54 	bl	8001010 <HAL_GetTick>
 8002568:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800256a:	e009      	b.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800256c:	f7fe fd50 	bl	8001010 <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	2b02      	cmp	r3, #2
 8002578:	d902      	bls.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800257a:	2303      	movs	r3, #3
 800257c:	74fb      	strb	r3, [r7, #19]
        break;
 800257e:	e005      	b.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002580:	4b31      	ldr	r3, [pc, #196]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002588:	2b00      	cmp	r3, #0
 800258a:	d0ef      	beq.n	800256c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800258c:	7cfb      	ldrb	r3, [r7, #19]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d15c      	bne.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002592:	4b2c      	ldr	r3, [pc, #176]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002594:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002598:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800259c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d01f      	beq.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80025aa:	697a      	ldr	r2, [r7, #20]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d019      	beq.n	80025e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80025b0:	4b24      	ldr	r3, [pc, #144]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025ba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80025bc:	4b21      	ldr	r3, [pc, #132]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025c2:	4a20      	ldr	r2, [pc, #128]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80025cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025d2:	4a1c      	ldr	r2, [pc, #112]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80025dc:	4a19      	ldr	r2, [pc, #100]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	f003 0301 	and.w	r3, r3, #1
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d016      	beq.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ee:	f7fe fd0f 	bl	8001010 <HAL_GetTick>
 80025f2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025f4:	e00b      	b.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025f6:	f7fe fd0b 	bl	8001010 <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002604:	4293      	cmp	r3, r2
 8002606:	d902      	bls.n	800260e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	74fb      	strb	r3, [r7, #19]
            break;
 800260c:	e006      	b.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800260e:	4b0d      	ldr	r3, [pc, #52]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002614:	f003 0302 	and.w	r3, r3, #2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d0ec      	beq.n	80025f6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800261c:	7cfb      	ldrb	r3, [r7, #19]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d10c      	bne.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002622:	4b08      	ldr	r3, [pc, #32]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002624:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002628:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002632:	4904      	ldr	r1, [pc, #16]	@ (8002644 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002634:	4313      	orrs	r3, r2
 8002636:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800263a:	e009      	b.n	8002650 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800263c:	7cfb      	ldrb	r3, [r7, #19]
 800263e:	74bb      	strb	r3, [r7, #18]
 8002640:	e006      	b.n	8002650 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002642:	bf00      	nop
 8002644:	40021000 	.word	0x40021000
 8002648:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800264c:	7cfb      	ldrb	r3, [r7, #19]
 800264e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002650:	7c7b      	ldrb	r3, [r7, #17]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d105      	bne.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002656:	4b9e      	ldr	r3, [pc, #632]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002658:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800265a:	4a9d      	ldr	r2, [pc, #628]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800265c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002660:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0301 	and.w	r3, r3, #1
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00a      	beq.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800266e:	4b98      	ldr	r3, [pc, #608]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002674:	f023 0203 	bic.w	r2, r3, #3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800267c:	4994      	ldr	r1, [pc, #592]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800267e:	4313      	orrs	r3, r2
 8002680:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0302 	and.w	r3, r3, #2
 800268c:	2b00      	cmp	r3, #0
 800268e:	d00a      	beq.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002690:	4b8f      	ldr	r3, [pc, #572]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002692:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002696:	f023 020c 	bic.w	r2, r3, #12
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800269e:	498c      	ldr	r1, [pc, #560]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026a0:	4313      	orrs	r3, r2
 80026a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0304 	and.w	r3, r3, #4
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d00a      	beq.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80026b2:	4b87      	ldr	r3, [pc, #540]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026b8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c0:	4983      	ldr	r1, [pc, #524]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0308 	and.w	r3, r3, #8
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d00a      	beq.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80026d4:	4b7e      	ldr	r3, [pc, #504]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026da:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e2:	497b      	ldr	r1, [pc, #492]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0310 	and.w	r3, r3, #16
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00a      	beq.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80026f6:	4b76      	ldr	r3, [pc, #472]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002704:	4972      	ldr	r1, [pc, #456]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002706:	4313      	orrs	r3, r2
 8002708:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0320 	and.w	r3, r3, #32
 8002714:	2b00      	cmp	r3, #0
 8002716:	d00a      	beq.n	800272e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002718:	4b6d      	ldr	r3, [pc, #436]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800271a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800271e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002726:	496a      	ldr	r1, [pc, #424]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002728:	4313      	orrs	r3, r2
 800272a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002736:	2b00      	cmp	r3, #0
 8002738:	d00a      	beq.n	8002750 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800273a:	4b65      	ldr	r3, [pc, #404]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800273c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002740:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002748:	4961      	ldr	r1, [pc, #388]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800274a:	4313      	orrs	r3, r2
 800274c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002758:	2b00      	cmp	r3, #0
 800275a:	d00a      	beq.n	8002772 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800275c:	4b5c      	ldr	r3, [pc, #368]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800275e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002762:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800276a:	4959      	ldr	r1, [pc, #356]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800276c:	4313      	orrs	r3, r2
 800276e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800277a:	2b00      	cmp	r3, #0
 800277c:	d00a      	beq.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800277e:	4b54      	ldr	r3, [pc, #336]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002780:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002784:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800278c:	4950      	ldr	r1, [pc, #320]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800278e:	4313      	orrs	r3, r2
 8002790:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800279c:	2b00      	cmp	r3, #0
 800279e:	d00a      	beq.n	80027b6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80027a0:	4b4b      	ldr	r3, [pc, #300]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027a6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027ae:	4948      	ldr	r1, [pc, #288]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027b0:	4313      	orrs	r3, r2
 80027b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d00a      	beq.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80027c2:	4b43      	ldr	r3, [pc, #268]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d0:	493f      	ldr	r1, [pc, #252]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027d2:	4313      	orrs	r3, r2
 80027d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d028      	beq.n	8002836 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80027e4:	4b3a      	ldr	r3, [pc, #232]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80027f2:	4937      	ldr	r1, [pc, #220]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027f4:	4313      	orrs	r3, r2
 80027f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80027fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002802:	d106      	bne.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002804:	4b32      	ldr	r3, [pc, #200]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	4a31      	ldr	r2, [pc, #196]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800280a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800280e:	60d3      	str	r3, [r2, #12]
 8002810:	e011      	b.n	8002836 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002816:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800281a:	d10c      	bne.n	8002836 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	3304      	adds	r3, #4
 8002820:	2101      	movs	r1, #1
 8002822:	4618      	mov	r0, r3
 8002824:	f000 f8c8 	bl	80029b8 <RCCEx_PLLSAI1_Config>
 8002828:	4603      	mov	r3, r0
 800282a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800282c:	7cfb      	ldrb	r3, [r7, #19]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002832:	7cfb      	ldrb	r3, [r7, #19]
 8002834:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d028      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002842:	4b23      	ldr	r3, [pc, #140]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002844:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002848:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002850:	491f      	ldr	r1, [pc, #124]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002852:	4313      	orrs	r3, r2
 8002854:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800285c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002860:	d106      	bne.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002862:	4b1b      	ldr	r3, [pc, #108]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	4a1a      	ldr	r2, [pc, #104]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002868:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800286c:	60d3      	str	r3, [r2, #12]
 800286e:	e011      	b.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002874:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002878:	d10c      	bne.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	3304      	adds	r3, #4
 800287e:	2101      	movs	r1, #1
 8002880:	4618      	mov	r0, r3
 8002882:	f000 f899 	bl	80029b8 <RCCEx_PLLSAI1_Config>
 8002886:	4603      	mov	r3, r0
 8002888:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800288a:	7cfb      	ldrb	r3, [r7, #19]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002890:	7cfb      	ldrb	r3, [r7, #19]
 8002892:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d02b      	beq.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80028a0:	4b0b      	ldr	r3, [pc, #44]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028a6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028ae:	4908      	ldr	r1, [pc, #32]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80028be:	d109      	bne.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028c0:	4b03      	ldr	r3, [pc, #12]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028c2:	68db      	ldr	r3, [r3, #12]
 80028c4:	4a02      	ldr	r2, [pc, #8]	@ (80028d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80028ca:	60d3      	str	r3, [r2, #12]
 80028cc:	e014      	b.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80028ce:	bf00      	nop
 80028d0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80028dc:	d10c      	bne.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	3304      	adds	r3, #4
 80028e2:	2101      	movs	r1, #1
 80028e4:	4618      	mov	r0, r3
 80028e6:	f000 f867 	bl	80029b8 <RCCEx_PLLSAI1_Config>
 80028ea:	4603      	mov	r3, r0
 80028ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028ee:	7cfb      	ldrb	r3, [r7, #19]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80028f4:	7cfb      	ldrb	r3, [r7, #19]
 80028f6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d02f      	beq.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002904:	4b2b      	ldr	r3, [pc, #172]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800290a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002912:	4928      	ldr	r1, [pc, #160]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002914:	4313      	orrs	r3, r2
 8002916:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800291e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002922:	d10d      	bne.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	3304      	adds	r3, #4
 8002928:	2102      	movs	r1, #2
 800292a:	4618      	mov	r0, r3
 800292c:	f000 f844 	bl	80029b8 <RCCEx_PLLSAI1_Config>
 8002930:	4603      	mov	r3, r0
 8002932:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002934:	7cfb      	ldrb	r3, [r7, #19]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d014      	beq.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800293a:	7cfb      	ldrb	r3, [r7, #19]
 800293c:	74bb      	strb	r3, [r7, #18]
 800293e:	e011      	b.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002944:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002948:	d10c      	bne.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	3320      	adds	r3, #32
 800294e:	2102      	movs	r1, #2
 8002950:	4618      	mov	r0, r3
 8002952:	f000 f925 	bl	8002ba0 <RCCEx_PLLSAI2_Config>
 8002956:	4603      	mov	r3, r0
 8002958:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800295a:	7cfb      	ldrb	r3, [r7, #19]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002960:	7cfb      	ldrb	r3, [r7, #19]
 8002962:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800296c:	2b00      	cmp	r3, #0
 800296e:	d00a      	beq.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002970:	4b10      	ldr	r3, [pc, #64]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002976:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800297e:	490d      	ldr	r1, [pc, #52]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002980:	4313      	orrs	r3, r2
 8002982:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d00b      	beq.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002992:	4b08      	ldr	r3, [pc, #32]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002994:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002998:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80029a2:	4904      	ldr	r1, [pc, #16]	@ (80029b4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80029aa:	7cbb      	ldrb	r3, [r7, #18]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3718      	adds	r7, #24
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	40021000 	.word	0x40021000

080029b8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80029c2:	2300      	movs	r3, #0
 80029c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80029c6:	4b75      	ldr	r3, [pc, #468]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	f003 0303 	and.w	r3, r3, #3
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d018      	beq.n	8002a04 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80029d2:	4b72      	ldr	r3, [pc, #456]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	f003 0203 	and.w	r2, r3, #3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	429a      	cmp	r2, r3
 80029e0:	d10d      	bne.n	80029fe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
       ||
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d009      	beq.n	80029fe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80029ea:	4b6c      	ldr	r3, [pc, #432]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	091b      	lsrs	r3, r3, #4
 80029f0:	f003 0307 	and.w	r3, r3, #7
 80029f4:	1c5a      	adds	r2, r3, #1
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	685b      	ldr	r3, [r3, #4]
       ||
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d047      	beq.n	8002a8e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	73fb      	strb	r3, [r7, #15]
 8002a02:	e044      	b.n	8002a8e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2b03      	cmp	r3, #3
 8002a0a:	d018      	beq.n	8002a3e <RCCEx_PLLSAI1_Config+0x86>
 8002a0c:	2b03      	cmp	r3, #3
 8002a0e:	d825      	bhi.n	8002a5c <RCCEx_PLLSAI1_Config+0xa4>
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d002      	beq.n	8002a1a <RCCEx_PLLSAI1_Config+0x62>
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	d009      	beq.n	8002a2c <RCCEx_PLLSAI1_Config+0x74>
 8002a18:	e020      	b.n	8002a5c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002a1a:	4b60      	ldr	r3, [pc, #384]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d11d      	bne.n	8002a62 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a2a:	e01a      	b.n	8002a62 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002a2c:	4b5b      	ldr	r3, [pc, #364]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d116      	bne.n	8002a66 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a3c:	e013      	b.n	8002a66 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002a3e:	4b57      	ldr	r3, [pc, #348]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d10f      	bne.n	8002a6a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002a4a:	4b54      	ldr	r3, [pc, #336]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d109      	bne.n	8002a6a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002a5a:	e006      	b.n	8002a6a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	73fb      	strb	r3, [r7, #15]
      break;
 8002a60:	e004      	b.n	8002a6c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a62:	bf00      	nop
 8002a64:	e002      	b.n	8002a6c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a66:	bf00      	nop
 8002a68:	e000      	b.n	8002a6c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002a6a:	bf00      	nop
    }

    if(status == HAL_OK)
 8002a6c:	7bfb      	ldrb	r3, [r7, #15]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d10d      	bne.n	8002a8e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002a72:	4b4a      	ldr	r3, [pc, #296]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6819      	ldr	r1, [r3, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	3b01      	subs	r3, #1
 8002a84:	011b      	lsls	r3, r3, #4
 8002a86:	430b      	orrs	r3, r1
 8002a88:	4944      	ldr	r1, [pc, #272]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002a8e:	7bfb      	ldrb	r3, [r7, #15]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d17d      	bne.n	8002b90 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002a94:	4b41      	ldr	r3, [pc, #260]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a40      	ldr	r2, [pc, #256]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a9a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002a9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002aa0:	f7fe fab6 	bl	8001010 <HAL_GetTick>
 8002aa4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002aa6:	e009      	b.n	8002abc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002aa8:	f7fe fab2 	bl	8001010 <HAL_GetTick>
 8002aac:	4602      	mov	r2, r0
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d902      	bls.n	8002abc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	73fb      	strb	r3, [r7, #15]
        break;
 8002aba:	e005      	b.n	8002ac8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002abc:	4b37      	ldr	r3, [pc, #220]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d1ef      	bne.n	8002aa8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002ac8:	7bfb      	ldrb	r3, [r7, #15]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d160      	bne.n	8002b90 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d111      	bne.n	8002af8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ad4:	4b31      	ldr	r3, [pc, #196]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ad6:	691b      	ldr	r3, [r3, #16]
 8002ad8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002adc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	6892      	ldr	r2, [r2, #8]
 8002ae4:	0211      	lsls	r1, r2, #8
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	68d2      	ldr	r2, [r2, #12]
 8002aea:	0912      	lsrs	r2, r2, #4
 8002aec:	0452      	lsls	r2, r2, #17
 8002aee:	430a      	orrs	r2, r1
 8002af0:	492a      	ldr	r1, [pc, #168]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002af2:	4313      	orrs	r3, r2
 8002af4:	610b      	str	r3, [r1, #16]
 8002af6:	e027      	b.n	8002b48 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d112      	bne.n	8002b24 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002afe:	4b27      	ldr	r3, [pc, #156]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002b06:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002b0a:	687a      	ldr	r2, [r7, #4]
 8002b0c:	6892      	ldr	r2, [r2, #8]
 8002b0e:	0211      	lsls	r1, r2, #8
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	6912      	ldr	r2, [r2, #16]
 8002b14:	0852      	lsrs	r2, r2, #1
 8002b16:	3a01      	subs	r2, #1
 8002b18:	0552      	lsls	r2, r2, #21
 8002b1a:	430a      	orrs	r2, r1
 8002b1c:	491f      	ldr	r1, [pc, #124]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	610b      	str	r3, [r1, #16]
 8002b22:	e011      	b.n	8002b48 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b24:	4b1d      	ldr	r3, [pc, #116]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b26:	691b      	ldr	r3, [r3, #16]
 8002b28:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002b2c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002b30:	687a      	ldr	r2, [r7, #4]
 8002b32:	6892      	ldr	r2, [r2, #8]
 8002b34:	0211      	lsls	r1, r2, #8
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	6952      	ldr	r2, [r2, #20]
 8002b3a:	0852      	lsrs	r2, r2, #1
 8002b3c:	3a01      	subs	r2, #1
 8002b3e:	0652      	lsls	r2, r2, #25
 8002b40:	430a      	orrs	r2, r1
 8002b42:	4916      	ldr	r1, [pc, #88]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b44:	4313      	orrs	r3, r2
 8002b46:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002b48:	4b14      	ldr	r3, [pc, #80]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a13      	ldr	r2, [pc, #76]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b4e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002b52:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b54:	f7fe fa5c 	bl	8001010 <HAL_GetTick>
 8002b58:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b5a:	e009      	b.n	8002b70 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b5c:	f7fe fa58 	bl	8001010 <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d902      	bls.n	8002b70 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	73fb      	strb	r3, [r7, #15]
          break;
 8002b6e:	e005      	b.n	8002b7c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b70:	4b0a      	ldr	r3, [pc, #40]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d0ef      	beq.n	8002b5c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002b7c:	7bfb      	ldrb	r3, [r7, #15]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d106      	bne.n	8002b90 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002b82:	4b06      	ldr	r3, [pc, #24]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b84:	691a      	ldr	r2, [r3, #16]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	699b      	ldr	r3, [r3, #24]
 8002b8a:	4904      	ldr	r1, [pc, #16]	@ (8002b9c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40021000 	.word	0x40021000

08002ba0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002baa:	2300      	movs	r3, #0
 8002bac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002bae:	4b6a      	ldr	r3, [pc, #424]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	f003 0303 	and.w	r3, r3, #3
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d018      	beq.n	8002bec <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002bba:	4b67      	ldr	r3, [pc, #412]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	f003 0203 	and.w	r2, r3, #3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d10d      	bne.n	8002be6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
       ||
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d009      	beq.n	8002be6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002bd2:	4b61      	ldr	r3, [pc, #388]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	091b      	lsrs	r3, r3, #4
 8002bd8:	f003 0307 	and.w	r3, r3, #7
 8002bdc:	1c5a      	adds	r2, r3, #1
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	685b      	ldr	r3, [r3, #4]
       ||
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d047      	beq.n	8002c76 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	73fb      	strb	r3, [r7, #15]
 8002bea:	e044      	b.n	8002c76 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	2b03      	cmp	r3, #3
 8002bf2:	d018      	beq.n	8002c26 <RCCEx_PLLSAI2_Config+0x86>
 8002bf4:	2b03      	cmp	r3, #3
 8002bf6:	d825      	bhi.n	8002c44 <RCCEx_PLLSAI2_Config+0xa4>
 8002bf8:	2b01      	cmp	r3, #1
 8002bfa:	d002      	beq.n	8002c02 <RCCEx_PLLSAI2_Config+0x62>
 8002bfc:	2b02      	cmp	r3, #2
 8002bfe:	d009      	beq.n	8002c14 <RCCEx_PLLSAI2_Config+0x74>
 8002c00:	e020      	b.n	8002c44 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c02:	4b55      	ldr	r3, [pc, #340]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0302 	and.w	r3, r3, #2
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d11d      	bne.n	8002c4a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c12:	e01a      	b.n	8002c4a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c14:	4b50      	ldr	r3, [pc, #320]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d116      	bne.n	8002c4e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c24:	e013      	b.n	8002c4e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c26:	4b4c      	ldr	r3, [pc, #304]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d10f      	bne.n	8002c52 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c32:	4b49      	ldr	r3, [pc, #292]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d109      	bne.n	8002c52 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002c42:	e006      	b.n	8002c52 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	73fb      	strb	r3, [r7, #15]
      break;
 8002c48:	e004      	b.n	8002c54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c4a:	bf00      	nop
 8002c4c:	e002      	b.n	8002c54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c4e:	bf00      	nop
 8002c50:	e000      	b.n	8002c54 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002c52:	bf00      	nop
    }

    if(status == HAL_OK)
 8002c54:	7bfb      	ldrb	r3, [r7, #15]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d10d      	bne.n	8002c76 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002c5a:	4b3f      	ldr	r3, [pc, #252]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6819      	ldr	r1, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	011b      	lsls	r3, r3, #4
 8002c6e:	430b      	orrs	r3, r1
 8002c70:	4939      	ldr	r1, [pc, #228]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c72:	4313      	orrs	r3, r2
 8002c74:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002c76:	7bfb      	ldrb	r3, [r7, #15]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d167      	bne.n	8002d4c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002c7c:	4b36      	ldr	r3, [pc, #216]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a35      	ldr	r2, [pc, #212]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c88:	f7fe f9c2 	bl	8001010 <HAL_GetTick>
 8002c8c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002c8e:	e009      	b.n	8002ca4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002c90:	f7fe f9be 	bl	8001010 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d902      	bls.n	8002ca4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	73fb      	strb	r3, [r7, #15]
        break;
 8002ca2:	e005      	b.n	8002cb0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002ca4:	4b2c      	ldr	r3, [pc, #176]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d1ef      	bne.n	8002c90 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002cb0:	7bfb      	ldrb	r3, [r7, #15]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d14a      	bne.n	8002d4c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d111      	bne.n	8002ce0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002cbc:	4b26      	ldr	r3, [pc, #152]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cbe:	695b      	ldr	r3, [r3, #20]
 8002cc0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002cc4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6892      	ldr	r2, [r2, #8]
 8002ccc:	0211      	lsls	r1, r2, #8
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	68d2      	ldr	r2, [r2, #12]
 8002cd2:	0912      	lsrs	r2, r2, #4
 8002cd4:	0452      	lsls	r2, r2, #17
 8002cd6:	430a      	orrs	r2, r1
 8002cd8:	491f      	ldr	r1, [pc, #124]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	614b      	str	r3, [r1, #20]
 8002cde:	e011      	b.n	8002d04 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002ce0:	4b1d      	ldr	r3, [pc, #116]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ce2:	695b      	ldr	r3, [r3, #20]
 8002ce4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002ce8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	6892      	ldr	r2, [r2, #8]
 8002cf0:	0211      	lsls	r1, r2, #8
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	6912      	ldr	r2, [r2, #16]
 8002cf6:	0852      	lsrs	r2, r2, #1
 8002cf8:	3a01      	subs	r2, #1
 8002cfa:	0652      	lsls	r2, r2, #25
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	4916      	ldr	r1, [pc, #88]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d00:	4313      	orrs	r3, r2
 8002d02:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002d04:	4b14      	ldr	r3, [pc, #80]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a13      	ldr	r2, [pc, #76]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d0e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d10:	f7fe f97e 	bl	8001010 <HAL_GetTick>
 8002d14:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d16:	e009      	b.n	8002d2c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002d18:	f7fe f97a 	bl	8001010 <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d902      	bls.n	8002d2c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	73fb      	strb	r3, [r7, #15]
          break;
 8002d2a:	e005      	b.n	8002d38 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d0ef      	beq.n	8002d18 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002d38:	7bfb      	ldrb	r3, [r7, #15]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d106      	bne.n	8002d4c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002d3e:	4b06      	ldr	r3, [pc, #24]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d40:	695a      	ldr	r2, [r3, #20]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	695b      	ldr	r3, [r3, #20]
 8002d46:	4904      	ldr	r1, [pc, #16]	@ (8002d58 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002d4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3710      	adds	r7, #16
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	40021000 	.word	0x40021000

08002d5c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d101      	bne.n	8002d6e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e095      	b.n	8002e9a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d108      	bne.n	8002d88 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002d7e:	d009      	beq.n	8002d94 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	61da      	str	r2, [r3, #28]
 8002d86:	e005      	b.n	8002d94 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2200      	movs	r2, #0
 8002d98:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002da0:	b2db      	uxtb	r3, r3
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d106      	bne.n	8002db4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f7fd fe52 	bl	8000a58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2202      	movs	r2, #2
 8002db8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	681a      	ldr	r2, [r3, #0]
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002dca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002dd4:	d902      	bls.n	8002ddc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	60fb      	str	r3, [r7, #12]
 8002dda:	e002      	b.n	8002de2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002ddc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002de0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	68db      	ldr	r3, [r3, #12]
 8002de6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002dea:	d007      	beq.n	8002dfc <HAL_SPI_Init+0xa0>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002df4:	d002      	beq.n	8002dfc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002e0c:	431a      	orrs	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	431a      	orrs	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	695b      	ldr	r3, [r3, #20]
 8002e1c:	f003 0301 	and.w	r3, r3, #1
 8002e20:	431a      	orrs	r2, r3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	699b      	ldr	r3, [r3, #24]
 8002e26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e2a:	431a      	orrs	r2, r3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	69db      	ldr	r3, [r3, #28]
 8002e30:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e34:	431a      	orrs	r2, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a1b      	ldr	r3, [r3, #32]
 8002e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e3e:	ea42 0103 	orr.w	r1, r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e46:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	699b      	ldr	r3, [r3, #24]
 8002e56:	0c1b      	lsrs	r3, r3, #16
 8002e58:	f003 0204 	and.w	r2, r3, #4
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e60:	f003 0310 	and.w	r3, r3, #16
 8002e64:	431a      	orrs	r2, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e6a:	f003 0308 	and.w	r3, r3, #8
 8002e6e:	431a      	orrs	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002e78:	ea42 0103 	orr.w	r1, r2, r3
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3710      	adds	r7, #16
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}

08002ea2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	b088      	sub	sp, #32
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	60f8      	str	r0, [r7, #12]
 8002eaa:	60b9      	str	r1, [r7, #8]
 8002eac:	603b      	str	r3, [r7, #0]
 8002eae:	4613      	mov	r3, r2
 8002eb0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002eb2:	f7fe f8ad 	bl	8001010 <HAL_GetTick>
 8002eb6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002eb8:	88fb      	ldrh	r3, [r7, #6]
 8002eba:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d001      	beq.n	8002ecc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002ec8:	2302      	movs	r3, #2
 8002eca:	e15c      	b.n	8003186 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d002      	beq.n	8002ed8 <HAL_SPI_Transmit+0x36>
 8002ed2:	88fb      	ldrh	r3, [r7, #6]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d101      	bne.n	8002edc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e154      	b.n	8003186 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002ee2:	2b01      	cmp	r3, #1
 8002ee4:	d101      	bne.n	8002eea <HAL_SPI_Transmit+0x48>
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	e14d      	b.n	8003186 <HAL_SPI_Transmit+0x2e4>
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2201      	movs	r2, #1
 8002eee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2203      	movs	r2, #3
 8002ef6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2200      	movs	r2, #0
 8002efe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	68ba      	ldr	r2, [r7, #8]
 8002f04:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	88fa      	ldrh	r2, [r7, #6]
 8002f0a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	88fa      	ldrh	r2, [r7, #6]
 8002f10:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	2200      	movs	r2, #0
 8002f16:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2200      	movs	r2, #0
 8002f32:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f3c:	d10f      	bne.n	8002f5e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f4c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f5c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f68:	2b40      	cmp	r3, #64	@ 0x40
 8002f6a:	d007      	beq.n	8002f7c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	681a      	ldr	r2, [r3, #0]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f7a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002f84:	d952      	bls.n	800302c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d002      	beq.n	8002f94 <HAL_SPI_Transmit+0xf2>
 8002f8e:	8b7b      	ldrh	r3, [r7, #26]
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d145      	bne.n	8003020 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f98:	881a      	ldrh	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fa4:	1c9a      	adds	r2, r3, #2
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	3b01      	subs	r3, #1
 8002fb2:	b29a      	uxth	r2, r3
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002fb8:	e032      	b.n	8003020 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	f003 0302 	and.w	r3, r3, #2
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d112      	bne.n	8002fee <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fcc:	881a      	ldrh	r2, [r3, #0]
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fd8:	1c9a      	adds	r2, r3, #2
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	3b01      	subs	r3, #1
 8002fe6:	b29a      	uxth	r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002fec:	e018      	b.n	8003020 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002fee:	f7fe f80f 	bl	8001010 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	683a      	ldr	r2, [r7, #0]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d803      	bhi.n	8003006 <HAL_SPI_Transmit+0x164>
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003004:	d102      	bne.n	800300c <HAL_SPI_Transmit+0x16a>
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d109      	bne.n	8003020 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2200      	movs	r2, #0
 8003018:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800301c:	2303      	movs	r3, #3
 800301e:	e0b2      	b.n	8003186 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003024:	b29b      	uxth	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1c7      	bne.n	8002fba <HAL_SPI_Transmit+0x118>
 800302a:	e083      	b.n	8003134 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d002      	beq.n	800303a <HAL_SPI_Transmit+0x198>
 8003034:	8b7b      	ldrh	r3, [r7, #26]
 8003036:	2b01      	cmp	r3, #1
 8003038:	d177      	bne.n	800312a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800303e:	b29b      	uxth	r3, r3
 8003040:	2b01      	cmp	r3, #1
 8003042:	d912      	bls.n	800306a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003048:	881a      	ldrh	r2, [r3, #0]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003054:	1c9a      	adds	r2, r3, #2
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800305e:	b29b      	uxth	r3, r3
 8003060:	3b02      	subs	r3, #2
 8003062:	b29a      	uxth	r2, r3
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003068:	e05f      	b.n	800312a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	330c      	adds	r3, #12
 8003074:	7812      	ldrb	r2, [r2, #0]
 8003076:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800307c:	1c5a      	adds	r2, r3, #1
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003086:	b29b      	uxth	r3, r3
 8003088:	3b01      	subs	r3, #1
 800308a:	b29a      	uxth	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003090:	e04b      	b.n	800312a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f003 0302 	and.w	r3, r3, #2
 800309c:	2b02      	cmp	r3, #2
 800309e:	d12b      	bne.n	80030f8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d912      	bls.n	80030d0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ae:	881a      	ldrh	r2, [r3, #0]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ba:	1c9a      	adds	r2, r3, #2
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	3b02      	subs	r3, #2
 80030c8:	b29a      	uxth	r2, r3
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80030ce:	e02c      	b.n	800312a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	330c      	adds	r3, #12
 80030da:	7812      	ldrb	r2, [r2, #0]
 80030dc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030e2:	1c5a      	adds	r2, r3, #1
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	3b01      	subs	r3, #1
 80030f0:	b29a      	uxth	r2, r3
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80030f6:	e018      	b.n	800312a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80030f8:	f7fd ff8a 	bl	8001010 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	429a      	cmp	r2, r3
 8003106:	d803      	bhi.n	8003110 <HAL_SPI_Transmit+0x26e>
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800310e:	d102      	bne.n	8003116 <HAL_SPI_Transmit+0x274>
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d109      	bne.n	800312a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2201      	movs	r2, #1
 800311a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2200      	movs	r2, #0
 8003122:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e02d      	b.n	8003186 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800312e:	b29b      	uxth	r3, r3
 8003130:	2b00      	cmp	r3, #0
 8003132:	d1ae      	bne.n	8003092 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003134:	69fa      	ldr	r2, [r7, #28]
 8003136:	6839      	ldr	r1, [r7, #0]
 8003138:	68f8      	ldr	r0, [r7, #12]
 800313a:	f000 fb65 	bl	8003808 <SPI_EndRxTxTransaction>
 800313e:	4603      	mov	r3, r0
 8003140:	2b00      	cmp	r3, #0
 8003142:	d002      	beq.n	800314a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2220      	movs	r2, #32
 8003148:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d10a      	bne.n	8003168 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003152:	2300      	movs	r3, #0
 8003154:	617b      	str	r3, [r7, #20]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	617b      	str	r3, [r7, #20]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	617b      	str	r3, [r7, #20]
 8003166:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800317c:	2b00      	cmp	r3, #0
 800317e:	d001      	beq.n	8003184 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e000      	b.n	8003186 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003184:	2300      	movs	r3, #0
  }
}
 8003186:	4618      	mov	r0, r3
 8003188:	3720      	adds	r7, #32
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}

0800318e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800318e:	b580      	push	{r7, lr}
 8003190:	b08a      	sub	sp, #40	@ 0x28
 8003192:	af00      	add	r7, sp, #0
 8003194:	60f8      	str	r0, [r7, #12]
 8003196:	60b9      	str	r1, [r7, #8]
 8003198:	607a      	str	r2, [r7, #4]
 800319a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800319c:	2301      	movs	r3, #1
 800319e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80031a0:	f7fd ff36 	bl	8001010 <HAL_GetTick>
 80031a4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80031ac:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80031b4:	887b      	ldrh	r3, [r7, #2]
 80031b6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80031b8:	887b      	ldrh	r3, [r7, #2]
 80031ba:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80031bc:	7ffb      	ldrb	r3, [r7, #31]
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d00c      	beq.n	80031dc <HAL_SPI_TransmitReceive+0x4e>
 80031c2:	69bb      	ldr	r3, [r7, #24]
 80031c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80031c8:	d106      	bne.n	80031d8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d102      	bne.n	80031d8 <HAL_SPI_TransmitReceive+0x4a>
 80031d2:	7ffb      	ldrb	r3, [r7, #31]
 80031d4:	2b04      	cmp	r3, #4
 80031d6:	d001      	beq.n	80031dc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80031d8:	2302      	movs	r3, #2
 80031da:	e1f3      	b.n	80035c4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d005      	beq.n	80031ee <HAL_SPI_TransmitReceive+0x60>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d002      	beq.n	80031ee <HAL_SPI_TransmitReceive+0x60>
 80031e8:	887b      	ldrh	r3, [r7, #2]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d101      	bne.n	80031f2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e1e8      	b.n	80035c4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d101      	bne.n	8003200 <HAL_SPI_TransmitReceive+0x72>
 80031fc:	2302      	movs	r3, #2
 80031fe:	e1e1      	b.n	80035c4 <HAL_SPI_TransmitReceive+0x436>
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b04      	cmp	r3, #4
 8003212:	d003      	beq.n	800321c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2205      	movs	r2, #5
 8003218:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2200      	movs	r2, #0
 8003220:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	887a      	ldrh	r2, [r7, #2]
 800322c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	887a      	ldrh	r2, [r7, #2]
 8003234:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	68ba      	ldr	r2, [r7, #8]
 800323c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	887a      	ldrh	r2, [r7, #2]
 8003242:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	887a      	ldrh	r2, [r7, #2]
 8003248:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2200      	movs	r2, #0
 800324e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2200      	movs	r2, #0
 8003254:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800325e:	d802      	bhi.n	8003266 <HAL_SPI_TransmitReceive+0xd8>
 8003260:	8abb      	ldrh	r3, [r7, #20]
 8003262:	2b01      	cmp	r3, #1
 8003264:	d908      	bls.n	8003278 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	685a      	ldr	r2, [r3, #4]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003274:	605a      	str	r2, [r3, #4]
 8003276:	e007      	b.n	8003288 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	685a      	ldr	r2, [r3, #4]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003286:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003292:	2b40      	cmp	r3, #64	@ 0x40
 8003294:	d007      	beq.n	80032a6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80032a4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80032ae:	f240 8083 	bls.w	80033b8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d002      	beq.n	80032c0 <HAL_SPI_TransmitReceive+0x132>
 80032ba:	8afb      	ldrh	r3, [r7, #22]
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d16f      	bne.n	80033a0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032c4:	881a      	ldrh	r2, [r3, #0]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032d0:	1c9a      	adds	r2, r3, #2
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032da:	b29b      	uxth	r3, r3
 80032dc:	3b01      	subs	r3, #1
 80032de:	b29a      	uxth	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032e4:	e05c      	b.n	80033a0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f003 0302 	and.w	r3, r3, #2
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d11b      	bne.n	800332c <HAL_SPI_TransmitReceive+0x19e>
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d016      	beq.n	800332c <HAL_SPI_TransmitReceive+0x19e>
 80032fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003300:	2b01      	cmp	r3, #1
 8003302:	d113      	bne.n	800332c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003308:	881a      	ldrh	r2, [r3, #0]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003314:	1c9a      	adds	r2, r3, #2
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800331e:	b29b      	uxth	r3, r3
 8003320:	3b01      	subs	r3, #1
 8003322:	b29a      	uxth	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003328:	2300      	movs	r3, #0
 800332a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	f003 0301 	and.w	r3, r3, #1
 8003336:	2b01      	cmp	r3, #1
 8003338:	d11c      	bne.n	8003374 <HAL_SPI_TransmitReceive+0x1e6>
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003340:	b29b      	uxth	r3, r3
 8003342:	2b00      	cmp	r3, #0
 8003344:	d016      	beq.n	8003374 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	68da      	ldr	r2, [r3, #12]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003350:	b292      	uxth	r2, r2
 8003352:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003358:	1c9a      	adds	r2, r3, #2
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003364:	b29b      	uxth	r3, r3
 8003366:	3b01      	subs	r3, #1
 8003368:	b29a      	uxth	r2, r3
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003370:	2301      	movs	r3, #1
 8003372:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003374:	f7fd fe4c 	bl	8001010 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	6a3b      	ldr	r3, [r7, #32]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003380:	429a      	cmp	r2, r3
 8003382:	d80d      	bhi.n	80033a0 <HAL_SPI_TransmitReceive+0x212>
 8003384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003386:	f1b3 3fff 	cmp.w	r3, #4294967295
 800338a:	d009      	beq.n	80033a0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	e111      	b.n	80035c4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d19d      	bne.n	80032e6 <HAL_SPI_TransmitReceive+0x158>
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80033b0:	b29b      	uxth	r3, r3
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d197      	bne.n	80032e6 <HAL_SPI_TransmitReceive+0x158>
 80033b6:	e0e5      	b.n	8003584 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d003      	beq.n	80033c8 <HAL_SPI_TransmitReceive+0x23a>
 80033c0:	8afb      	ldrh	r3, [r7, #22]
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	f040 80d1 	bne.w	800356a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d912      	bls.n	80033f8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033d6:	881a      	ldrh	r2, [r3, #0]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033e2:	1c9a      	adds	r2, r3, #2
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	3b02      	subs	r3, #2
 80033f0:	b29a      	uxth	r2, r3
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80033f6:	e0b8      	b.n	800356a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	330c      	adds	r3, #12
 8003402:	7812      	ldrb	r2, [r2, #0]
 8003404:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800340a:	1c5a      	adds	r2, r3, #1
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003414:	b29b      	uxth	r3, r3
 8003416:	3b01      	subs	r3, #1
 8003418:	b29a      	uxth	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800341e:	e0a4      	b.n	800356a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f003 0302 	and.w	r3, r3, #2
 800342a:	2b02      	cmp	r3, #2
 800342c:	d134      	bne.n	8003498 <HAL_SPI_TransmitReceive+0x30a>
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003432:	b29b      	uxth	r3, r3
 8003434:	2b00      	cmp	r3, #0
 8003436:	d02f      	beq.n	8003498 <HAL_SPI_TransmitReceive+0x30a>
 8003438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343a:	2b01      	cmp	r3, #1
 800343c:	d12c      	bne.n	8003498 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003442:	b29b      	uxth	r3, r3
 8003444:	2b01      	cmp	r3, #1
 8003446:	d912      	bls.n	800346e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800344c:	881a      	ldrh	r2, [r3, #0]
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003458:	1c9a      	adds	r2, r3, #2
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003462:	b29b      	uxth	r3, r3
 8003464:	3b02      	subs	r3, #2
 8003466:	b29a      	uxth	r2, r3
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800346c:	e012      	b.n	8003494 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	330c      	adds	r3, #12
 8003478:	7812      	ldrb	r2, [r2, #0]
 800347a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003480:	1c5a      	adds	r2, r3, #1
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800348a:	b29b      	uxth	r3, r3
 800348c:	3b01      	subs	r3, #1
 800348e:	b29a      	uxth	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003494:	2300      	movs	r3, #0
 8003496:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d148      	bne.n	8003538 <HAL_SPI_TransmitReceive+0x3aa>
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80034ac:	b29b      	uxth	r3, r3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d042      	beq.n	8003538 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80034b8:	b29b      	uxth	r3, r3
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d923      	bls.n	8003506 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	68da      	ldr	r2, [r3, #12]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c8:	b292      	uxth	r2, r2
 80034ca:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d0:	1c9a      	adds	r2, r3, #2
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80034dc:	b29b      	uxth	r3, r3
 80034de:	3b02      	subs	r3, #2
 80034e0:	b29a      	uxth	r2, r3
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80034ee:	b29b      	uxth	r3, r3
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d81f      	bhi.n	8003534 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	685a      	ldr	r2, [r3, #4]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003502:	605a      	str	r2, [r3, #4]
 8003504:	e016      	b.n	8003534 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f103 020c 	add.w	r2, r3, #12
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003512:	7812      	ldrb	r2, [r2, #0]
 8003514:	b2d2      	uxtb	r2, r2
 8003516:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351c:	1c5a      	adds	r2, r3, #1
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003528:	b29b      	uxth	r3, r3
 800352a:	3b01      	subs	r3, #1
 800352c:	b29a      	uxth	r2, r3
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003534:	2301      	movs	r3, #1
 8003536:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003538:	f7fd fd6a 	bl	8001010 <HAL_GetTick>
 800353c:	4602      	mov	r2, r0
 800353e:	6a3b      	ldr	r3, [r7, #32]
 8003540:	1ad3      	subs	r3, r2, r3
 8003542:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003544:	429a      	cmp	r2, r3
 8003546:	d803      	bhi.n	8003550 <HAL_SPI_TransmitReceive+0x3c2>
 8003548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800354a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800354e:	d102      	bne.n	8003556 <HAL_SPI_TransmitReceive+0x3c8>
 8003550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003552:	2b00      	cmp	r3, #0
 8003554:	d109      	bne.n	800356a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2201      	movs	r2, #1
 800355a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e02c      	b.n	80035c4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800356e:	b29b      	uxth	r3, r3
 8003570:	2b00      	cmp	r3, #0
 8003572:	f47f af55 	bne.w	8003420 <HAL_SPI_TransmitReceive+0x292>
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800357c:	b29b      	uxth	r3, r3
 800357e:	2b00      	cmp	r3, #0
 8003580:	f47f af4e 	bne.w	8003420 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003584:	6a3a      	ldr	r2, [r7, #32]
 8003586:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f000 f93d 	bl	8003808 <SPI_EndRxTxTransaction>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d008      	beq.n	80035a6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2220      	movs	r2, #32
 8003598:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e00e      	b.n	80035c4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2201      	movs	r2, #1
 80035aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d001      	beq.n	80035c2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e000      	b.n	80035c4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80035c2:	2300      	movs	r3, #0
  }
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3728      	adds	r7, #40	@ 0x28
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}

080035cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b088      	sub	sp, #32
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	60b9      	str	r1, [r7, #8]
 80035d6:	603b      	str	r3, [r7, #0]
 80035d8:	4613      	mov	r3, r2
 80035da:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80035dc:	f7fd fd18 	bl	8001010 <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035e4:	1a9b      	subs	r3, r3, r2
 80035e6:	683a      	ldr	r2, [r7, #0]
 80035e8:	4413      	add	r3, r2
 80035ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80035ec:	f7fd fd10 	bl	8001010 <HAL_GetTick>
 80035f0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80035f2:	4b39      	ldr	r3, [pc, #228]	@ (80036d8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	015b      	lsls	r3, r3, #5
 80035f8:	0d1b      	lsrs	r3, r3, #20
 80035fa:	69fa      	ldr	r2, [r7, #28]
 80035fc:	fb02 f303 	mul.w	r3, r2, r3
 8003600:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003602:	e054      	b.n	80036ae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800360a:	d050      	beq.n	80036ae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800360c:	f7fd fd00 	bl	8001010 <HAL_GetTick>
 8003610:	4602      	mov	r2, r0
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	1ad3      	subs	r3, r2, r3
 8003616:	69fa      	ldr	r2, [r7, #28]
 8003618:	429a      	cmp	r2, r3
 800361a:	d902      	bls.n	8003622 <SPI_WaitFlagStateUntilTimeout+0x56>
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d13d      	bne.n	800369e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	685a      	ldr	r2, [r3, #4]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003630:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800363a:	d111      	bne.n	8003660 <SPI_WaitFlagStateUntilTimeout+0x94>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003644:	d004      	beq.n	8003650 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800364e:	d107      	bne.n	8003660 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800365e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003664:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003668:	d10f      	bne.n	800368a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003678:	601a      	str	r2, [r3, #0]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003688:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2201      	movs	r2, #1
 800368e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2200      	movs	r2, #0
 8003696:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e017      	b.n	80036ce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d101      	bne.n	80036a8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80036a4:	2300      	movs	r3, #0
 80036a6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	3b01      	subs	r3, #1
 80036ac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	689a      	ldr	r2, [r3, #8]
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	4013      	ands	r3, r2
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	bf0c      	ite	eq
 80036be:	2301      	moveq	r3, #1
 80036c0:	2300      	movne	r3, #0
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	461a      	mov	r2, r3
 80036c6:	79fb      	ldrb	r3, [r7, #7]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d19b      	bne.n	8003604 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3720      	adds	r7, #32
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	20000000 	.word	0x20000000

080036dc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b08a      	sub	sp, #40	@ 0x28
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	607a      	str	r2, [r7, #4]
 80036e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80036ea:	2300      	movs	r3, #0
 80036ec:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80036ee:	f7fd fc8f 	bl	8001010 <HAL_GetTick>
 80036f2:	4602      	mov	r2, r0
 80036f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036f6:	1a9b      	subs	r3, r3, r2
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	4413      	add	r3, r2
 80036fc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80036fe:	f7fd fc87 	bl	8001010 <HAL_GetTick>
 8003702:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	330c      	adds	r3, #12
 800370a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800370c:	4b3d      	ldr	r3, [pc, #244]	@ (8003804 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	4613      	mov	r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	4413      	add	r3, r2
 8003716:	00da      	lsls	r2, r3, #3
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	0d1b      	lsrs	r3, r3, #20
 800371c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800371e:	fb02 f303 	mul.w	r3, r2, r3
 8003722:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003724:	e060      	b.n	80037e8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800372c:	d107      	bne.n	800373e <SPI_WaitFifoStateUntilTimeout+0x62>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d104      	bne.n	800373e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	b2db      	uxtb	r3, r3
 800373a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800373c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003744:	d050      	beq.n	80037e8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003746:	f7fd fc63 	bl	8001010 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	6a3b      	ldr	r3, [r7, #32]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003752:	429a      	cmp	r2, r3
 8003754:	d902      	bls.n	800375c <SPI_WaitFifoStateUntilTimeout+0x80>
 8003756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003758:	2b00      	cmp	r3, #0
 800375a:	d13d      	bne.n	80037d8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	685a      	ldr	r2, [r3, #4]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800376a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003774:	d111      	bne.n	800379a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800377e:	d004      	beq.n	800378a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003788:	d107      	bne.n	800379a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003798:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800379e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037a2:	d10f      	bne.n	80037c4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80037b2:	601a      	str	r2, [r3, #0]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80037c2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e010      	b.n	80037fa <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80037d8:	69bb      	ldr	r3, [r7, #24]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d101      	bne.n	80037e2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80037de:	2300      	movs	r3, #0
 80037e0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	3b01      	subs	r3, #1
 80037e6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	689a      	ldr	r2, [r3, #8]
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	4013      	ands	r3, r2
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d196      	bne.n	8003726 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3728      	adds	r7, #40	@ 0x28
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	20000000 	.word	0x20000000

08003808 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b086      	sub	sp, #24
 800380c:	af02      	add	r7, sp, #8
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	9300      	str	r3, [sp, #0]
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	2200      	movs	r2, #0
 800381c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003820:	68f8      	ldr	r0, [r7, #12]
 8003822:	f7ff ff5b 	bl	80036dc <SPI_WaitFifoStateUntilTimeout>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d007      	beq.n	800383c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003830:	f043 0220 	orr.w	r2, r3, #32
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e027      	b.n	800388c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	9300      	str	r3, [sp, #0]
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	2200      	movs	r2, #0
 8003844:	2180      	movs	r1, #128	@ 0x80
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f7ff fec0 	bl	80035cc <SPI_WaitFlagStateUntilTimeout>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d007      	beq.n	8003862 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003856:	f043 0220 	orr.w	r2, r3, #32
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e014      	b.n	800388c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	2200      	movs	r2, #0
 800386a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800386e:	68f8      	ldr	r0, [r7, #12]
 8003870:	f7ff ff34 	bl	80036dc <SPI_WaitFifoStateUntilTimeout>
 8003874:	4603      	mov	r3, r0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d007      	beq.n	800388a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800387e:	f043 0220 	orr.w	r2, r3, #32
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e000      	b.n	800388c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800388a:	2300      	movs	r3, #0
}
 800388c:	4618      	mov	r0, r3
 800388e:	3710      	adds	r7, #16
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}

08003894 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b082      	sub	sp, #8
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d101      	bne.n	80038a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e049      	b.n	800393a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d106      	bne.n	80038c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	2200      	movs	r2, #0
 80038b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f000 f841 	bl	8003942 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2202      	movs	r2, #2
 80038c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	3304      	adds	r3, #4
 80038d0:	4619      	mov	r1, r3
 80038d2:	4610      	mov	r0, r2
 80038d4:	f000 f9e0 	bl	8003c98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2201      	movs	r2, #1
 80038dc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003938:	2300      	movs	r3, #0
}
 800393a:	4618      	mov	r0, r3
 800393c:	3708      	adds	r7, #8
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}

08003942 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003942:	b480      	push	{r7}
 8003944:	b083      	sub	sp, #12
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800394a:	bf00      	nop
 800394c:	370c      	adds	r7, #12
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
	...

08003958 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003958:	b480      	push	{r7}
 800395a:	b085      	sub	sp, #20
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003966:	b2db      	uxtb	r3, r3
 8003968:	2b01      	cmp	r3, #1
 800396a:	d001      	beq.n	8003970 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800396c:	2301      	movs	r3, #1
 800396e:	e04f      	b.n	8003a10 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2202      	movs	r2, #2
 8003974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68da      	ldr	r2, [r3, #12]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f042 0201 	orr.w	r2, r2, #1
 8003986:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a23      	ldr	r2, [pc, #140]	@ (8003a1c <HAL_TIM_Base_Start_IT+0xc4>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d01d      	beq.n	80039ce <HAL_TIM_Base_Start_IT+0x76>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800399a:	d018      	beq.n	80039ce <HAL_TIM_Base_Start_IT+0x76>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a1f      	ldr	r2, [pc, #124]	@ (8003a20 <HAL_TIM_Base_Start_IT+0xc8>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d013      	beq.n	80039ce <HAL_TIM_Base_Start_IT+0x76>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a1e      	ldr	r2, [pc, #120]	@ (8003a24 <HAL_TIM_Base_Start_IT+0xcc>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d00e      	beq.n	80039ce <HAL_TIM_Base_Start_IT+0x76>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a1c      	ldr	r2, [pc, #112]	@ (8003a28 <HAL_TIM_Base_Start_IT+0xd0>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d009      	beq.n	80039ce <HAL_TIM_Base_Start_IT+0x76>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a1b      	ldr	r2, [pc, #108]	@ (8003a2c <HAL_TIM_Base_Start_IT+0xd4>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d004      	beq.n	80039ce <HAL_TIM_Base_Start_IT+0x76>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a19      	ldr	r2, [pc, #100]	@ (8003a30 <HAL_TIM_Base_Start_IT+0xd8>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d115      	bne.n	80039fa <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	689a      	ldr	r2, [r3, #8]
 80039d4:	4b17      	ldr	r3, [pc, #92]	@ (8003a34 <HAL_TIM_Base_Start_IT+0xdc>)
 80039d6:	4013      	ands	r3, r2
 80039d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2b06      	cmp	r3, #6
 80039de:	d015      	beq.n	8003a0c <HAL_TIM_Base_Start_IT+0xb4>
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039e6:	d011      	beq.n	8003a0c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f042 0201 	orr.w	r2, r2, #1
 80039f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039f8:	e008      	b.n	8003a0c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f042 0201 	orr.w	r2, r2, #1
 8003a08:	601a      	str	r2, [r3, #0]
 8003a0a:	e000      	b.n	8003a0e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a0c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	3714      	adds	r7, #20
 8003a14:	46bd      	mov	sp, r7
 8003a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1a:	4770      	bx	lr
 8003a1c:	40012c00 	.word	0x40012c00
 8003a20:	40000400 	.word	0x40000400
 8003a24:	40000800 	.word	0x40000800
 8003a28:	40000c00 	.word	0x40000c00
 8003a2c:	40013400 	.word	0x40013400
 8003a30:	40014000 	.word	0x40014000
 8003a34:	00010007 	.word	0x00010007

08003a38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	68db      	ldr	r3, [r3, #12]
 8003a46:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	691b      	ldr	r3, [r3, #16]
 8003a4e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	f003 0302 	and.w	r3, r3, #2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d020      	beq.n	8003a9c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f003 0302 	and.w	r3, r3, #2
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d01b      	beq.n	8003a9c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f06f 0202 	mvn.w	r2, #2
 8003a6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2201      	movs	r2, #1
 8003a72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	699b      	ldr	r3, [r3, #24]
 8003a7a:	f003 0303 	and.w	r3, r3, #3
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d003      	beq.n	8003a8a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f000 f8e9 	bl	8003c5a <HAL_TIM_IC_CaptureCallback>
 8003a88:	e005      	b.n	8003a96 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f000 f8db 	bl	8003c46 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f000 f8ec 	bl	8003c6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	f003 0304 	and.w	r3, r3, #4
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d020      	beq.n	8003ae8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	f003 0304 	and.w	r3, r3, #4
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d01b      	beq.n	8003ae8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f06f 0204 	mvn.w	r2, #4
 8003ab8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2202      	movs	r2, #2
 8003abe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d003      	beq.n	8003ad6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f000 f8c3 	bl	8003c5a <HAL_TIM_IC_CaptureCallback>
 8003ad4:	e005      	b.n	8003ae2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f000 f8b5 	bl	8003c46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f000 f8c6 	bl	8003c6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	f003 0308 	and.w	r3, r3, #8
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d020      	beq.n	8003b34 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f003 0308 	and.w	r3, r3, #8
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d01b      	beq.n	8003b34 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f06f 0208 	mvn.w	r2, #8
 8003b04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2204      	movs	r2, #4
 8003b0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	69db      	ldr	r3, [r3, #28]
 8003b12:	f003 0303 	and.w	r3, r3, #3
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d003      	beq.n	8003b22 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 f89d 	bl	8003c5a <HAL_TIM_IC_CaptureCallback>
 8003b20:	e005      	b.n	8003b2e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f000 f88f 	bl	8003c46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f000 f8a0 	bl	8003c6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2200      	movs	r2, #0
 8003b32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	f003 0310 	and.w	r3, r3, #16
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d020      	beq.n	8003b80 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	f003 0310 	and.w	r3, r3, #16
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d01b      	beq.n	8003b80 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f06f 0210 	mvn.w	r2, #16
 8003b50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2208      	movs	r2, #8
 8003b56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	69db      	ldr	r3, [r3, #28]
 8003b5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d003      	beq.n	8003b6e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f000 f877 	bl	8003c5a <HAL_TIM_IC_CaptureCallback>
 8003b6c:	e005      	b.n	8003b7a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 f869 	bl	8003c46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f000 f87a 	bl	8003c6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	f003 0301 	and.w	r3, r3, #1
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00c      	beq.n	8003ba4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f003 0301 	and.w	r3, r3, #1
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d007      	beq.n	8003ba4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f06f 0201 	mvn.w	r2, #1
 8003b9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f7fc ff04 	bl	80009ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d104      	bne.n	8003bb8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d00c      	beq.n	8003bd2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d007      	beq.n	8003bd2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003bca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f000 f913 	bl	8003df8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00c      	beq.n	8003bf6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d007      	beq.n	8003bf6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003bee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f000 f90b 	bl	8003e0c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d00c      	beq.n	8003c1a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d007      	beq.n	8003c1a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003c12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c14:	6878      	ldr	r0, [r7, #4]
 8003c16:	f000 f834 	bl	8003c82 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	f003 0320 	and.w	r3, r3, #32
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d00c      	beq.n	8003c3e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f003 0320 	and.w	r3, r3, #32
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d007      	beq.n	8003c3e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f06f 0220 	mvn.w	r2, #32
 8003c36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f000 f8d3 	bl	8003de4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c3e:	bf00      	nop
 8003c40:	3710      	adds	r7, #16
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}

08003c46 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c46:	b480      	push	{r7}
 8003c48:	b083      	sub	sp, #12
 8003c4a:	af00      	add	r7, sp, #0
 8003c4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003c4e:	bf00      	nop
 8003c50:	370c      	adds	r7, #12
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr

08003c5a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003c5a:	b480      	push	{r7}
 8003c5c:	b083      	sub	sp, #12
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003c62:	bf00      	nop
 8003c64:	370c      	adds	r7, #12
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr

08003c6e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003c6e:	b480      	push	{r7}
 8003c70:	b083      	sub	sp, #12
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003c76:	bf00      	nop
 8003c78:	370c      	adds	r7, #12
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr

08003c82 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003c82:	b480      	push	{r7}
 8003c84:	b083      	sub	sp, #12
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003c8a:	bf00      	nop
 8003c8c:	370c      	adds	r7, #12
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
	...

08003c98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	4a46      	ldr	r2, [pc, #280]	@ (8003dc4 <TIM_Base_SetConfig+0x12c>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d013      	beq.n	8003cd8 <TIM_Base_SetConfig+0x40>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cb6:	d00f      	beq.n	8003cd8 <TIM_Base_SetConfig+0x40>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a43      	ldr	r2, [pc, #268]	@ (8003dc8 <TIM_Base_SetConfig+0x130>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d00b      	beq.n	8003cd8 <TIM_Base_SetConfig+0x40>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a42      	ldr	r2, [pc, #264]	@ (8003dcc <TIM_Base_SetConfig+0x134>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d007      	beq.n	8003cd8 <TIM_Base_SetConfig+0x40>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a41      	ldr	r2, [pc, #260]	@ (8003dd0 <TIM_Base_SetConfig+0x138>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d003      	beq.n	8003cd8 <TIM_Base_SetConfig+0x40>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a40      	ldr	r2, [pc, #256]	@ (8003dd4 <TIM_Base_SetConfig+0x13c>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d108      	bne.n	8003cea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	68fa      	ldr	r2, [r7, #12]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a35      	ldr	r2, [pc, #212]	@ (8003dc4 <TIM_Base_SetConfig+0x12c>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d01f      	beq.n	8003d32 <TIM_Base_SetConfig+0x9a>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cf8:	d01b      	beq.n	8003d32 <TIM_Base_SetConfig+0x9a>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a32      	ldr	r2, [pc, #200]	@ (8003dc8 <TIM_Base_SetConfig+0x130>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d017      	beq.n	8003d32 <TIM_Base_SetConfig+0x9a>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a31      	ldr	r2, [pc, #196]	@ (8003dcc <TIM_Base_SetConfig+0x134>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d013      	beq.n	8003d32 <TIM_Base_SetConfig+0x9a>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a30      	ldr	r2, [pc, #192]	@ (8003dd0 <TIM_Base_SetConfig+0x138>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d00f      	beq.n	8003d32 <TIM_Base_SetConfig+0x9a>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a2f      	ldr	r2, [pc, #188]	@ (8003dd4 <TIM_Base_SetConfig+0x13c>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d00b      	beq.n	8003d32 <TIM_Base_SetConfig+0x9a>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a2e      	ldr	r2, [pc, #184]	@ (8003dd8 <TIM_Base_SetConfig+0x140>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d007      	beq.n	8003d32 <TIM_Base_SetConfig+0x9a>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a2d      	ldr	r2, [pc, #180]	@ (8003ddc <TIM_Base_SetConfig+0x144>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d003      	beq.n	8003d32 <TIM_Base_SetConfig+0x9a>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a2c      	ldr	r2, [pc, #176]	@ (8003de0 <TIM_Base_SetConfig+0x148>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d108      	bne.n	8003d44 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	68fa      	ldr	r2, [r7, #12]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	695b      	ldr	r3, [r3, #20]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	68fa      	ldr	r2, [r7, #12]
 8003d56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	689a      	ldr	r2, [r3, #8]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a16      	ldr	r2, [pc, #88]	@ (8003dc4 <TIM_Base_SetConfig+0x12c>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d00f      	beq.n	8003d90 <TIM_Base_SetConfig+0xf8>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	4a18      	ldr	r2, [pc, #96]	@ (8003dd4 <TIM_Base_SetConfig+0x13c>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d00b      	beq.n	8003d90 <TIM_Base_SetConfig+0xf8>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	4a17      	ldr	r2, [pc, #92]	@ (8003dd8 <TIM_Base_SetConfig+0x140>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d007      	beq.n	8003d90 <TIM_Base_SetConfig+0xf8>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	4a16      	ldr	r2, [pc, #88]	@ (8003ddc <TIM_Base_SetConfig+0x144>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d003      	beq.n	8003d90 <TIM_Base_SetConfig+0xf8>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	4a15      	ldr	r2, [pc, #84]	@ (8003de0 <TIM_Base_SetConfig+0x148>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d103      	bne.n	8003d98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	691a      	ldr	r2, [r3, #16]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	691b      	ldr	r3, [r3, #16]
 8003da2:	f003 0301 	and.w	r3, r3, #1
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d105      	bne.n	8003db6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	f023 0201 	bic.w	r2, r3, #1
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	611a      	str	r2, [r3, #16]
  }
}
 8003db6:	bf00      	nop
 8003db8:	3714      	adds	r7, #20
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	40012c00 	.word	0x40012c00
 8003dc8:	40000400 	.word	0x40000400
 8003dcc:	40000800 	.word	0x40000800
 8003dd0:	40000c00 	.word	0x40000c00
 8003dd4:	40013400 	.word	0x40013400
 8003dd8:	40014000 	.word	0x40014000
 8003ddc:	40014400 	.word	0x40014400
 8003de0:	40014800 	.word	0x40014800

08003de4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003dec:	bf00      	nop
 8003dee:	370c      	adds	r7, #12
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e00:	bf00      	nop
 8003e02:	370c      	adds	r7, #12
 8003e04:	46bd      	mov	sp, r7
 8003e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0a:	4770      	bx	lr

08003e0c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003e14:	bf00      	nop
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr

08003e20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b082      	sub	sp, #8
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d101      	bne.n	8003e32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e040      	b.n	8003eb4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d106      	bne.n	8003e48 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f7fd f822 	bl	8000e8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2224      	movs	r2, #36	@ 0x24
 8003e4c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f022 0201 	bic.w	r2, r2, #1
 8003e5c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d002      	beq.n	8003e6c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 fe90 	bl	8004b8c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f000 fbd5 	bl	800461c <UART_SetConfig>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d101      	bne.n	8003e7c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e01b      	b.n	8003eb4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	685a      	ldr	r2, [r3, #4]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003e8a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	689a      	ldr	r2, [r3, #8]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003e9a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f042 0201 	orr.w	r2, r2, #1
 8003eaa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f000 ff0f 	bl	8004cd0 <UART_CheckIdleState>
 8003eb2:	4603      	mov	r3, r0
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3708      	adds	r7, #8
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b08a      	sub	sp, #40	@ 0x28
 8003ec0:	af02      	add	r7, sp, #8
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	603b      	str	r3, [r7, #0]
 8003ec8:	4613      	mov	r3, r2
 8003eca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ed0:	2b20      	cmp	r3, #32
 8003ed2:	d177      	bne.n	8003fc4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d002      	beq.n	8003ee0 <HAL_UART_Transmit+0x24>
 8003eda:	88fb      	ldrh	r3, [r7, #6]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d101      	bne.n	8003ee4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e070      	b.n	8003fc6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2221      	movs	r2, #33	@ 0x21
 8003ef0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ef2:	f7fd f88d 	bl	8001010 <HAL_GetTick>
 8003ef6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	88fa      	ldrh	r2, [r7, #6]
 8003efc:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	88fa      	ldrh	r2, [r7, #6]
 8003f04:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f10:	d108      	bne.n	8003f24 <HAL_UART_Transmit+0x68>
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d104      	bne.n	8003f24 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	61bb      	str	r3, [r7, #24]
 8003f22:	e003      	b.n	8003f2c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f2c:	e02f      	b.n	8003f8e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	9300      	str	r3, [sp, #0]
 8003f32:	697b      	ldr	r3, [r7, #20]
 8003f34:	2200      	movs	r2, #0
 8003f36:	2180      	movs	r1, #128	@ 0x80
 8003f38:	68f8      	ldr	r0, [r7, #12]
 8003f3a:	f000 ff71 	bl	8004e20 <UART_WaitOnFlagUntilTimeout>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d004      	beq.n	8003f4e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2220      	movs	r2, #32
 8003f48:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	e03b      	b.n	8003fc6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d10b      	bne.n	8003f6c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	881a      	ldrh	r2, [r3, #0]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f60:	b292      	uxth	r2, r2
 8003f62:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	3302      	adds	r3, #2
 8003f68:	61bb      	str	r3, [r7, #24]
 8003f6a:	e007      	b.n	8003f7c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	781a      	ldrb	r2, [r3, #0]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	3301      	adds	r3, #1
 8003f7a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003f82:	b29b      	uxth	r3, r3
 8003f84:	3b01      	subs	r3, #1
 8003f86:	b29a      	uxth	r2, r3
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d1c9      	bne.n	8003f2e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	9300      	str	r3, [sp, #0]
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	2140      	movs	r1, #64	@ 0x40
 8003fa4:	68f8      	ldr	r0, [r7, #12]
 8003fa6:	f000 ff3b 	bl	8004e20 <UART_WaitOnFlagUntilTimeout>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d004      	beq.n	8003fba <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2220      	movs	r2, #32
 8003fb4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e005      	b.n	8003fc6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2220      	movs	r2, #32
 8003fbe:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	e000      	b.n	8003fc6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003fc4:	2302      	movs	r3, #2
  }
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3720      	adds	r7, #32
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
	...

08003fd0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b0ba      	sub	sp, #232	@ 0xe8
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	69db      	ldr	r3, [r3, #28]
 8003fde:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003ff6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003ffa:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003ffe:	4013      	ands	r3, r2
 8004000:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004004:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004008:	2b00      	cmp	r3, #0
 800400a:	d115      	bne.n	8004038 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800400c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004010:	f003 0320 	and.w	r3, r3, #32
 8004014:	2b00      	cmp	r3, #0
 8004016:	d00f      	beq.n	8004038 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004018:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800401c:	f003 0320 	and.w	r3, r3, #32
 8004020:	2b00      	cmp	r3, #0
 8004022:	d009      	beq.n	8004038 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004028:	2b00      	cmp	r3, #0
 800402a:	f000 82ca 	beq.w	80045c2 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	4798      	blx	r3
      }
      return;
 8004036:	e2c4      	b.n	80045c2 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004038:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800403c:	2b00      	cmp	r3, #0
 800403e:	f000 8117 	beq.w	8004270 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004042:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b00      	cmp	r3, #0
 800404c:	d106      	bne.n	800405c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800404e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004052:	4b85      	ldr	r3, [pc, #532]	@ (8004268 <HAL_UART_IRQHandler+0x298>)
 8004054:	4013      	ands	r3, r2
 8004056:	2b00      	cmp	r3, #0
 8004058:	f000 810a 	beq.w	8004270 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800405c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004060:	f003 0301 	and.w	r3, r3, #1
 8004064:	2b00      	cmp	r3, #0
 8004066:	d011      	beq.n	800408c <HAL_UART_IRQHandler+0xbc>
 8004068:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800406c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004070:	2b00      	cmp	r3, #0
 8004072:	d00b      	beq.n	800408c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	2201      	movs	r2, #1
 800407a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004082:	f043 0201 	orr.w	r2, r3, #1
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800408c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004090:	f003 0302 	and.w	r3, r3, #2
 8004094:	2b00      	cmp	r3, #0
 8004096:	d011      	beq.n	80040bc <HAL_UART_IRQHandler+0xec>
 8004098:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d00b      	beq.n	80040bc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	2202      	movs	r2, #2
 80040aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040b2:	f043 0204 	orr.w	r2, r3, #4
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80040bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040c0:	f003 0304 	and.w	r3, r3, #4
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d011      	beq.n	80040ec <HAL_UART_IRQHandler+0x11c>
 80040c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80040cc:	f003 0301 	and.w	r3, r3, #1
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d00b      	beq.n	80040ec <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	2204      	movs	r2, #4
 80040da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040e2:	f043 0202 	orr.w	r2, r3, #2
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80040ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040f0:	f003 0308 	and.w	r3, r3, #8
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d017      	beq.n	8004128 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80040f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040fc:	f003 0320 	and.w	r3, r3, #32
 8004100:	2b00      	cmp	r3, #0
 8004102:	d105      	bne.n	8004110 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004104:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004108:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800410c:	2b00      	cmp	r3, #0
 800410e:	d00b      	beq.n	8004128 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2208      	movs	r2, #8
 8004116:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800411e:	f043 0208 	orr.w	r2, r3, #8
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004128:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800412c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004130:	2b00      	cmp	r3, #0
 8004132:	d012      	beq.n	800415a <HAL_UART_IRQHandler+0x18a>
 8004134:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004138:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800413c:	2b00      	cmp	r3, #0
 800413e:	d00c      	beq.n	800415a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004148:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004150:	f043 0220 	orr.w	r2, r3, #32
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004160:	2b00      	cmp	r3, #0
 8004162:	f000 8230 	beq.w	80045c6 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800416a:	f003 0320 	and.w	r3, r3, #32
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00d      	beq.n	800418e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004172:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004176:	f003 0320 	and.w	r3, r3, #32
 800417a:	2b00      	cmp	r3, #0
 800417c:	d007      	beq.n	800418e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004182:	2b00      	cmp	r3, #0
 8004184:	d003      	beq.n	800418e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004194:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041a2:	2b40      	cmp	r3, #64	@ 0x40
 80041a4:	d005      	beq.n	80041b2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80041a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d04f      	beq.n	8004252 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 fea1 	bl	8004efa <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041c2:	2b40      	cmp	r3, #64	@ 0x40
 80041c4:	d141      	bne.n	800424a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	3308      	adds	r3, #8
 80041cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80041d4:	e853 3f00 	ldrex	r3, [r3]
 80041d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80041dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80041e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	3308      	adds	r3, #8
 80041ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80041f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80041f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80041fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004202:	e841 2300 	strex	r3, r2, [r1]
 8004206:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800420a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1d9      	bne.n	80041c6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004216:	2b00      	cmp	r3, #0
 8004218:	d013      	beq.n	8004242 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800421e:	4a13      	ldr	r2, [pc, #76]	@ (800426c <HAL_UART_IRQHandler+0x29c>)
 8004220:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004226:	4618      	mov	r0, r3
 8004228:	f7fd f842 	bl	80012b0 <HAL_DMA_Abort_IT>
 800422c:	4603      	mov	r3, r0
 800422e:	2b00      	cmp	r3, #0
 8004230:	d017      	beq.n	8004262 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800423c:	4610      	mov	r0, r2
 800423e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004240:	e00f      	b.n	8004262 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f000 f9d4 	bl	80045f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004248:	e00b      	b.n	8004262 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 f9d0 	bl	80045f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004250:	e007      	b.n	8004262 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 f9cc 	bl	80045f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004260:	e1b1      	b.n	80045c6 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004262:	bf00      	nop
    return;
 8004264:	e1af      	b.n	80045c6 <HAL_UART_IRQHandler+0x5f6>
 8004266:	bf00      	nop
 8004268:	04000120 	.word	0x04000120
 800426c:	08004fc3 	.word	0x08004fc3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004274:	2b01      	cmp	r3, #1
 8004276:	f040 816a 	bne.w	800454e <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800427a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800427e:	f003 0310 	and.w	r3, r3, #16
 8004282:	2b00      	cmp	r3, #0
 8004284:	f000 8163 	beq.w	800454e <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004288:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800428c:	f003 0310 	and.w	r3, r3, #16
 8004290:	2b00      	cmp	r3, #0
 8004292:	f000 815c 	beq.w	800454e <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	2210      	movs	r2, #16
 800429c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042a8:	2b40      	cmp	r3, #64	@ 0x40
 80042aa:	f040 80d4 	bne.w	8004456 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80042ba:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80042be:	2b00      	cmp	r3, #0
 80042c0:	f000 80ad 	beq.w	800441e <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80042ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80042ce:	429a      	cmp	r2, r3
 80042d0:	f080 80a5 	bcs.w	800441e <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80042da:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 0320 	and.w	r3, r3, #32
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	f040 8086 	bne.w	80043fc <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80042fc:	e853 3f00 	ldrex	r3, [r3]
 8004300:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004304:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004308:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800430c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	461a      	mov	r2, r3
 8004316:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800431a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800431e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004322:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004326:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800432a:	e841 2300 	strex	r3, r2, [r1]
 800432e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004332:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004336:	2b00      	cmp	r3, #0
 8004338:	d1da      	bne.n	80042f0 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	3308      	adds	r3, #8
 8004340:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004342:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004344:	e853 3f00 	ldrex	r3, [r3]
 8004348:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800434a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800434c:	f023 0301 	bic.w	r3, r3, #1
 8004350:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	3308      	adds	r3, #8
 800435a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800435e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004362:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004364:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004366:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800436a:	e841 2300 	strex	r3, r2, [r1]
 800436e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004370:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004372:	2b00      	cmp	r3, #0
 8004374:	d1e1      	bne.n	800433a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	3308      	adds	r3, #8
 800437c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800437e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004380:	e853 3f00 	ldrex	r3, [r3]
 8004384:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004386:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004388:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800438c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	3308      	adds	r3, #8
 8004396:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800439a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800439c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800439e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80043a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80043a2:	e841 2300 	strex	r3, r2, [r1]
 80043a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80043a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1e3      	bne.n	8004376 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2220      	movs	r2, #32
 80043b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043c4:	e853 3f00 	ldrex	r3, [r3]
 80043c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80043ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80043cc:	f023 0310 	bic.w	r3, r3, #16
 80043d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	461a      	mov	r2, r3
 80043da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80043de:	65bb      	str	r3, [r7, #88]	@ 0x58
 80043e0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80043e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80043e6:	e841 2300 	strex	r3, r2, [r1]
 80043ea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80043ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d1e4      	bne.n	80043bc <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7fc ff1c 	bl	8001234 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2202      	movs	r2, #2
 8004400:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800440e:	b29b      	uxth	r3, r3
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	b29b      	uxth	r3, r3
 8004414:	4619      	mov	r1, r3
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 f8f4 	bl	8004604 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800441c:	e0d5      	b.n	80045ca <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004424:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004428:	429a      	cmp	r2, r3
 800442a:	f040 80ce 	bne.w	80045ca <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0320 	and.w	r3, r3, #32
 800443a:	2b20      	cmp	r3, #32
 800443c:	f040 80c5 	bne.w	80045ca <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2202      	movs	r2, #2
 8004444:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800444c:	4619      	mov	r1, r3
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f000 f8d8 	bl	8004604 <HAL_UARTEx_RxEventCallback>
      return;
 8004454:	e0b9      	b.n	80045ca <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004462:	b29b      	uxth	r3, r3
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004470:	b29b      	uxth	r3, r3
 8004472:	2b00      	cmp	r3, #0
 8004474:	f000 80ab 	beq.w	80045ce <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8004478:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800447c:	2b00      	cmp	r3, #0
 800447e:	f000 80a6 	beq.w	80045ce <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800448a:	e853 3f00 	ldrex	r3, [r3]
 800448e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004490:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004492:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004496:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	461a      	mov	r2, r3
 80044a0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80044a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80044a6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80044aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044ac:	e841 2300 	strex	r3, r2, [r1]
 80044b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80044b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1e4      	bne.n	8004482 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	3308      	adds	r3, #8
 80044be:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c2:	e853 3f00 	ldrex	r3, [r3]
 80044c6:	623b      	str	r3, [r7, #32]
   return(result);
 80044c8:	6a3b      	ldr	r3, [r7, #32]
 80044ca:	f023 0301 	bic.w	r3, r3, #1
 80044ce:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	3308      	adds	r3, #8
 80044d8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80044dc:	633a      	str	r2, [r7, #48]	@ 0x30
 80044de:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044e4:	e841 2300 	strex	r3, r2, [r1]
 80044e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80044ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d1e3      	bne.n	80044b8 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2220      	movs	r2, #32
 80044f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	e853 3f00 	ldrex	r3, [r3]
 8004510:	60fb      	str	r3, [r7, #12]
   return(result);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f023 0310 	bic.w	r3, r3, #16
 8004518:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	461a      	mov	r2, r3
 8004522:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004526:	61fb      	str	r3, [r7, #28]
 8004528:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800452a:	69b9      	ldr	r1, [r7, #24]
 800452c:	69fa      	ldr	r2, [r7, #28]
 800452e:	e841 2300 	strex	r3, r2, [r1]
 8004532:	617b      	str	r3, [r7, #20]
   return(result);
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d1e4      	bne.n	8004504 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2202      	movs	r2, #2
 800453e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004540:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004544:	4619      	mov	r1, r3
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 f85c 	bl	8004604 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800454c:	e03f      	b.n	80045ce <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800454e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004552:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00e      	beq.n	8004578 <HAL_UART_IRQHandler+0x5a8>
 800455a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800455e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004562:	2b00      	cmp	r3, #0
 8004564:	d008      	beq.n	8004578 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800456e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f000 fd66 	bl	8005042 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004576:	e02d      	b.n	80045d4 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004578:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800457c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004580:	2b00      	cmp	r3, #0
 8004582:	d00e      	beq.n	80045a2 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004584:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004588:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800458c:	2b00      	cmp	r3, #0
 800458e:	d008      	beq.n	80045a2 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004594:	2b00      	cmp	r3, #0
 8004596:	d01c      	beq.n	80045d2 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	4798      	blx	r3
    }
    return;
 80045a0:	e017      	b.n	80045d2 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80045a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d012      	beq.n	80045d4 <HAL_UART_IRQHandler+0x604>
 80045ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00c      	beq.n	80045d4 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f000 fd17 	bl	8004fee <UART_EndTransmit_IT>
    return;
 80045c0:	e008      	b.n	80045d4 <HAL_UART_IRQHandler+0x604>
      return;
 80045c2:	bf00      	nop
 80045c4:	e006      	b.n	80045d4 <HAL_UART_IRQHandler+0x604>
    return;
 80045c6:	bf00      	nop
 80045c8:	e004      	b.n	80045d4 <HAL_UART_IRQHandler+0x604>
      return;
 80045ca:	bf00      	nop
 80045cc:	e002      	b.n	80045d4 <HAL_UART_IRQHandler+0x604>
      return;
 80045ce:	bf00      	nop
 80045d0:	e000      	b.n	80045d4 <HAL_UART_IRQHandler+0x604>
    return;
 80045d2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80045d4:	37e8      	adds	r7, #232	@ 0xe8
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop

080045dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80045e4:	bf00      	nop
 80045e6:	370c      	adds	r7, #12
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr

080045f0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b083      	sub	sp, #12
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80045f8:	bf00      	nop
 80045fa:	370c      	adds	r7, #12
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr

08004604 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	460b      	mov	r3, r1
 800460e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800461c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004620:	b08a      	sub	sp, #40	@ 0x28
 8004622:	af00      	add	r7, sp, #0
 8004624:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004626:	2300      	movs	r3, #0
 8004628:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	689a      	ldr	r2, [r3, #8]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	691b      	ldr	r3, [r3, #16]
 8004634:	431a      	orrs	r2, r3
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	695b      	ldr	r3, [r3, #20]
 800463a:	431a      	orrs	r2, r3
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	69db      	ldr	r3, [r3, #28]
 8004640:	4313      	orrs	r3, r2
 8004642:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	4ba4      	ldr	r3, [pc, #656]	@ (80048dc <UART_SetConfig+0x2c0>)
 800464c:	4013      	ands	r3, r2
 800464e:	68fa      	ldr	r2, [r7, #12]
 8004650:	6812      	ldr	r2, [r2, #0]
 8004652:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004654:	430b      	orrs	r3, r1
 8004656:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	68da      	ldr	r2, [r3, #12]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	430a      	orrs	r2, r1
 800466c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	699b      	ldr	r3, [r3, #24]
 8004672:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a99      	ldr	r2, [pc, #612]	@ (80048e0 <UART_SetConfig+0x2c4>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d004      	beq.n	8004688 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6a1b      	ldr	r3, [r3, #32]
 8004682:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004684:	4313      	orrs	r3, r2
 8004686:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004698:	430a      	orrs	r2, r1
 800469a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a90      	ldr	r2, [pc, #576]	@ (80048e4 <UART_SetConfig+0x2c8>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d126      	bne.n	80046f4 <UART_SetConfig+0xd8>
 80046a6:	4b90      	ldr	r3, [pc, #576]	@ (80048e8 <UART_SetConfig+0x2cc>)
 80046a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ac:	f003 0303 	and.w	r3, r3, #3
 80046b0:	2b03      	cmp	r3, #3
 80046b2:	d81b      	bhi.n	80046ec <UART_SetConfig+0xd0>
 80046b4:	a201      	add	r2, pc, #4	@ (adr r2, 80046bc <UART_SetConfig+0xa0>)
 80046b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ba:	bf00      	nop
 80046bc:	080046cd 	.word	0x080046cd
 80046c0:	080046dd 	.word	0x080046dd
 80046c4:	080046d5 	.word	0x080046d5
 80046c8:	080046e5 	.word	0x080046e5
 80046cc:	2301      	movs	r3, #1
 80046ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046d2:	e116      	b.n	8004902 <UART_SetConfig+0x2e6>
 80046d4:	2302      	movs	r3, #2
 80046d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046da:	e112      	b.n	8004902 <UART_SetConfig+0x2e6>
 80046dc:	2304      	movs	r3, #4
 80046de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046e2:	e10e      	b.n	8004902 <UART_SetConfig+0x2e6>
 80046e4:	2308      	movs	r3, #8
 80046e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046ea:	e10a      	b.n	8004902 <UART_SetConfig+0x2e6>
 80046ec:	2310      	movs	r3, #16
 80046ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046f2:	e106      	b.n	8004902 <UART_SetConfig+0x2e6>
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a7c      	ldr	r2, [pc, #496]	@ (80048ec <UART_SetConfig+0x2d0>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d138      	bne.n	8004770 <UART_SetConfig+0x154>
 80046fe:	4b7a      	ldr	r3, [pc, #488]	@ (80048e8 <UART_SetConfig+0x2cc>)
 8004700:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004704:	f003 030c 	and.w	r3, r3, #12
 8004708:	2b0c      	cmp	r3, #12
 800470a:	d82d      	bhi.n	8004768 <UART_SetConfig+0x14c>
 800470c:	a201      	add	r2, pc, #4	@ (adr r2, 8004714 <UART_SetConfig+0xf8>)
 800470e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004712:	bf00      	nop
 8004714:	08004749 	.word	0x08004749
 8004718:	08004769 	.word	0x08004769
 800471c:	08004769 	.word	0x08004769
 8004720:	08004769 	.word	0x08004769
 8004724:	08004759 	.word	0x08004759
 8004728:	08004769 	.word	0x08004769
 800472c:	08004769 	.word	0x08004769
 8004730:	08004769 	.word	0x08004769
 8004734:	08004751 	.word	0x08004751
 8004738:	08004769 	.word	0x08004769
 800473c:	08004769 	.word	0x08004769
 8004740:	08004769 	.word	0x08004769
 8004744:	08004761 	.word	0x08004761
 8004748:	2300      	movs	r3, #0
 800474a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800474e:	e0d8      	b.n	8004902 <UART_SetConfig+0x2e6>
 8004750:	2302      	movs	r3, #2
 8004752:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004756:	e0d4      	b.n	8004902 <UART_SetConfig+0x2e6>
 8004758:	2304      	movs	r3, #4
 800475a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800475e:	e0d0      	b.n	8004902 <UART_SetConfig+0x2e6>
 8004760:	2308      	movs	r3, #8
 8004762:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004766:	e0cc      	b.n	8004902 <UART_SetConfig+0x2e6>
 8004768:	2310      	movs	r3, #16
 800476a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800476e:	e0c8      	b.n	8004902 <UART_SetConfig+0x2e6>
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a5e      	ldr	r2, [pc, #376]	@ (80048f0 <UART_SetConfig+0x2d4>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d125      	bne.n	80047c6 <UART_SetConfig+0x1aa>
 800477a:	4b5b      	ldr	r3, [pc, #364]	@ (80048e8 <UART_SetConfig+0x2cc>)
 800477c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004780:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004784:	2b30      	cmp	r3, #48	@ 0x30
 8004786:	d016      	beq.n	80047b6 <UART_SetConfig+0x19a>
 8004788:	2b30      	cmp	r3, #48	@ 0x30
 800478a:	d818      	bhi.n	80047be <UART_SetConfig+0x1a2>
 800478c:	2b20      	cmp	r3, #32
 800478e:	d00a      	beq.n	80047a6 <UART_SetConfig+0x18a>
 8004790:	2b20      	cmp	r3, #32
 8004792:	d814      	bhi.n	80047be <UART_SetConfig+0x1a2>
 8004794:	2b00      	cmp	r3, #0
 8004796:	d002      	beq.n	800479e <UART_SetConfig+0x182>
 8004798:	2b10      	cmp	r3, #16
 800479a:	d008      	beq.n	80047ae <UART_SetConfig+0x192>
 800479c:	e00f      	b.n	80047be <UART_SetConfig+0x1a2>
 800479e:	2300      	movs	r3, #0
 80047a0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047a4:	e0ad      	b.n	8004902 <UART_SetConfig+0x2e6>
 80047a6:	2302      	movs	r3, #2
 80047a8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047ac:	e0a9      	b.n	8004902 <UART_SetConfig+0x2e6>
 80047ae:	2304      	movs	r3, #4
 80047b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047b4:	e0a5      	b.n	8004902 <UART_SetConfig+0x2e6>
 80047b6:	2308      	movs	r3, #8
 80047b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047bc:	e0a1      	b.n	8004902 <UART_SetConfig+0x2e6>
 80047be:	2310      	movs	r3, #16
 80047c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047c4:	e09d      	b.n	8004902 <UART_SetConfig+0x2e6>
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a4a      	ldr	r2, [pc, #296]	@ (80048f4 <UART_SetConfig+0x2d8>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d125      	bne.n	800481c <UART_SetConfig+0x200>
 80047d0:	4b45      	ldr	r3, [pc, #276]	@ (80048e8 <UART_SetConfig+0x2cc>)
 80047d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047d6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80047da:	2bc0      	cmp	r3, #192	@ 0xc0
 80047dc:	d016      	beq.n	800480c <UART_SetConfig+0x1f0>
 80047de:	2bc0      	cmp	r3, #192	@ 0xc0
 80047e0:	d818      	bhi.n	8004814 <UART_SetConfig+0x1f8>
 80047e2:	2b80      	cmp	r3, #128	@ 0x80
 80047e4:	d00a      	beq.n	80047fc <UART_SetConfig+0x1e0>
 80047e6:	2b80      	cmp	r3, #128	@ 0x80
 80047e8:	d814      	bhi.n	8004814 <UART_SetConfig+0x1f8>
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d002      	beq.n	80047f4 <UART_SetConfig+0x1d8>
 80047ee:	2b40      	cmp	r3, #64	@ 0x40
 80047f0:	d008      	beq.n	8004804 <UART_SetConfig+0x1e8>
 80047f2:	e00f      	b.n	8004814 <UART_SetConfig+0x1f8>
 80047f4:	2300      	movs	r3, #0
 80047f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047fa:	e082      	b.n	8004902 <UART_SetConfig+0x2e6>
 80047fc:	2302      	movs	r3, #2
 80047fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004802:	e07e      	b.n	8004902 <UART_SetConfig+0x2e6>
 8004804:	2304      	movs	r3, #4
 8004806:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800480a:	e07a      	b.n	8004902 <UART_SetConfig+0x2e6>
 800480c:	2308      	movs	r3, #8
 800480e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004812:	e076      	b.n	8004902 <UART_SetConfig+0x2e6>
 8004814:	2310      	movs	r3, #16
 8004816:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800481a:	e072      	b.n	8004902 <UART_SetConfig+0x2e6>
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a35      	ldr	r2, [pc, #212]	@ (80048f8 <UART_SetConfig+0x2dc>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d12a      	bne.n	800487c <UART_SetConfig+0x260>
 8004826:	4b30      	ldr	r3, [pc, #192]	@ (80048e8 <UART_SetConfig+0x2cc>)
 8004828:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800482c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004830:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004834:	d01a      	beq.n	800486c <UART_SetConfig+0x250>
 8004836:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800483a:	d81b      	bhi.n	8004874 <UART_SetConfig+0x258>
 800483c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004840:	d00c      	beq.n	800485c <UART_SetConfig+0x240>
 8004842:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004846:	d815      	bhi.n	8004874 <UART_SetConfig+0x258>
 8004848:	2b00      	cmp	r3, #0
 800484a:	d003      	beq.n	8004854 <UART_SetConfig+0x238>
 800484c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004850:	d008      	beq.n	8004864 <UART_SetConfig+0x248>
 8004852:	e00f      	b.n	8004874 <UART_SetConfig+0x258>
 8004854:	2300      	movs	r3, #0
 8004856:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800485a:	e052      	b.n	8004902 <UART_SetConfig+0x2e6>
 800485c:	2302      	movs	r3, #2
 800485e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004862:	e04e      	b.n	8004902 <UART_SetConfig+0x2e6>
 8004864:	2304      	movs	r3, #4
 8004866:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800486a:	e04a      	b.n	8004902 <UART_SetConfig+0x2e6>
 800486c:	2308      	movs	r3, #8
 800486e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004872:	e046      	b.n	8004902 <UART_SetConfig+0x2e6>
 8004874:	2310      	movs	r3, #16
 8004876:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800487a:	e042      	b.n	8004902 <UART_SetConfig+0x2e6>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a17      	ldr	r2, [pc, #92]	@ (80048e0 <UART_SetConfig+0x2c4>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d13a      	bne.n	80048fc <UART_SetConfig+0x2e0>
 8004886:	4b18      	ldr	r3, [pc, #96]	@ (80048e8 <UART_SetConfig+0x2cc>)
 8004888:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800488c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004890:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004894:	d01a      	beq.n	80048cc <UART_SetConfig+0x2b0>
 8004896:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800489a:	d81b      	bhi.n	80048d4 <UART_SetConfig+0x2b8>
 800489c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048a0:	d00c      	beq.n	80048bc <UART_SetConfig+0x2a0>
 80048a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048a6:	d815      	bhi.n	80048d4 <UART_SetConfig+0x2b8>
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d003      	beq.n	80048b4 <UART_SetConfig+0x298>
 80048ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048b0:	d008      	beq.n	80048c4 <UART_SetConfig+0x2a8>
 80048b2:	e00f      	b.n	80048d4 <UART_SetConfig+0x2b8>
 80048b4:	2300      	movs	r3, #0
 80048b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048ba:	e022      	b.n	8004902 <UART_SetConfig+0x2e6>
 80048bc:	2302      	movs	r3, #2
 80048be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048c2:	e01e      	b.n	8004902 <UART_SetConfig+0x2e6>
 80048c4:	2304      	movs	r3, #4
 80048c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048ca:	e01a      	b.n	8004902 <UART_SetConfig+0x2e6>
 80048cc:	2308      	movs	r3, #8
 80048ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048d2:	e016      	b.n	8004902 <UART_SetConfig+0x2e6>
 80048d4:	2310      	movs	r3, #16
 80048d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048da:	e012      	b.n	8004902 <UART_SetConfig+0x2e6>
 80048dc:	efff69f3 	.word	0xefff69f3
 80048e0:	40008000 	.word	0x40008000
 80048e4:	40013800 	.word	0x40013800
 80048e8:	40021000 	.word	0x40021000
 80048ec:	40004400 	.word	0x40004400
 80048f0:	40004800 	.word	0x40004800
 80048f4:	40004c00 	.word	0x40004c00
 80048f8:	40005000 	.word	0x40005000
 80048fc:	2310      	movs	r3, #16
 80048fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4a9f      	ldr	r2, [pc, #636]	@ (8004b84 <UART_SetConfig+0x568>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d17a      	bne.n	8004a02 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800490c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004910:	2b08      	cmp	r3, #8
 8004912:	d824      	bhi.n	800495e <UART_SetConfig+0x342>
 8004914:	a201      	add	r2, pc, #4	@ (adr r2, 800491c <UART_SetConfig+0x300>)
 8004916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800491a:	bf00      	nop
 800491c:	08004941 	.word	0x08004941
 8004920:	0800495f 	.word	0x0800495f
 8004924:	08004949 	.word	0x08004949
 8004928:	0800495f 	.word	0x0800495f
 800492c:	0800494f 	.word	0x0800494f
 8004930:	0800495f 	.word	0x0800495f
 8004934:	0800495f 	.word	0x0800495f
 8004938:	0800495f 	.word	0x0800495f
 800493c:	08004957 	.word	0x08004957
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004940:	f7fd fc92 	bl	8002268 <HAL_RCC_GetPCLK1Freq>
 8004944:	61f8      	str	r0, [r7, #28]
        break;
 8004946:	e010      	b.n	800496a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004948:	4b8f      	ldr	r3, [pc, #572]	@ (8004b88 <UART_SetConfig+0x56c>)
 800494a:	61fb      	str	r3, [r7, #28]
        break;
 800494c:	e00d      	b.n	800496a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800494e:	f7fd fbf3 	bl	8002138 <HAL_RCC_GetSysClockFreq>
 8004952:	61f8      	str	r0, [r7, #28]
        break;
 8004954:	e009      	b.n	800496a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004956:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800495a:	61fb      	str	r3, [r7, #28]
        break;
 800495c:	e005      	b.n	800496a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800495e:	2300      	movs	r3, #0
 8004960:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004968:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	2b00      	cmp	r3, #0
 800496e:	f000 80fb 	beq.w	8004b68 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	685a      	ldr	r2, [r3, #4]
 8004976:	4613      	mov	r3, r2
 8004978:	005b      	lsls	r3, r3, #1
 800497a:	4413      	add	r3, r2
 800497c:	69fa      	ldr	r2, [r7, #28]
 800497e:	429a      	cmp	r2, r3
 8004980:	d305      	bcc.n	800498e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004988:	69fa      	ldr	r2, [r7, #28]
 800498a:	429a      	cmp	r2, r3
 800498c:	d903      	bls.n	8004996 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004994:	e0e8      	b.n	8004b68 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	2200      	movs	r2, #0
 800499a:	461c      	mov	r4, r3
 800499c:	4615      	mov	r5, r2
 800499e:	f04f 0200 	mov.w	r2, #0
 80049a2:	f04f 0300 	mov.w	r3, #0
 80049a6:	022b      	lsls	r3, r5, #8
 80049a8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80049ac:	0222      	lsls	r2, r4, #8
 80049ae:	68f9      	ldr	r1, [r7, #12]
 80049b0:	6849      	ldr	r1, [r1, #4]
 80049b2:	0849      	lsrs	r1, r1, #1
 80049b4:	2000      	movs	r0, #0
 80049b6:	4688      	mov	r8, r1
 80049b8:	4681      	mov	r9, r0
 80049ba:	eb12 0a08 	adds.w	sl, r2, r8
 80049be:	eb43 0b09 	adc.w	fp, r3, r9
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	603b      	str	r3, [r7, #0]
 80049ca:	607a      	str	r2, [r7, #4]
 80049cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049d0:	4650      	mov	r0, sl
 80049d2:	4659      	mov	r1, fp
 80049d4:	f7fb fbfc 	bl	80001d0 <__aeabi_uldivmod>
 80049d8:	4602      	mov	r2, r0
 80049da:	460b      	mov	r3, r1
 80049dc:	4613      	mov	r3, r2
 80049de:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80049e0:	69bb      	ldr	r3, [r7, #24]
 80049e2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049e6:	d308      	bcc.n	80049fa <UART_SetConfig+0x3de>
 80049e8:	69bb      	ldr	r3, [r7, #24]
 80049ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049ee:	d204      	bcs.n	80049fa <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	69ba      	ldr	r2, [r7, #24]
 80049f6:	60da      	str	r2, [r3, #12]
 80049f8:	e0b6      	b.n	8004b68 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004a00:	e0b2      	b.n	8004b68 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	69db      	ldr	r3, [r3, #28]
 8004a06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a0a:	d15e      	bne.n	8004aca <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004a0c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a10:	2b08      	cmp	r3, #8
 8004a12:	d828      	bhi.n	8004a66 <UART_SetConfig+0x44a>
 8004a14:	a201      	add	r2, pc, #4	@ (adr r2, 8004a1c <UART_SetConfig+0x400>)
 8004a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a1a:	bf00      	nop
 8004a1c:	08004a41 	.word	0x08004a41
 8004a20:	08004a49 	.word	0x08004a49
 8004a24:	08004a51 	.word	0x08004a51
 8004a28:	08004a67 	.word	0x08004a67
 8004a2c:	08004a57 	.word	0x08004a57
 8004a30:	08004a67 	.word	0x08004a67
 8004a34:	08004a67 	.word	0x08004a67
 8004a38:	08004a67 	.word	0x08004a67
 8004a3c:	08004a5f 	.word	0x08004a5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a40:	f7fd fc12 	bl	8002268 <HAL_RCC_GetPCLK1Freq>
 8004a44:	61f8      	str	r0, [r7, #28]
        break;
 8004a46:	e014      	b.n	8004a72 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a48:	f7fd fc24 	bl	8002294 <HAL_RCC_GetPCLK2Freq>
 8004a4c:	61f8      	str	r0, [r7, #28]
        break;
 8004a4e:	e010      	b.n	8004a72 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a50:	4b4d      	ldr	r3, [pc, #308]	@ (8004b88 <UART_SetConfig+0x56c>)
 8004a52:	61fb      	str	r3, [r7, #28]
        break;
 8004a54:	e00d      	b.n	8004a72 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a56:	f7fd fb6f 	bl	8002138 <HAL_RCC_GetSysClockFreq>
 8004a5a:	61f8      	str	r0, [r7, #28]
        break;
 8004a5c:	e009      	b.n	8004a72 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a62:	61fb      	str	r3, [r7, #28]
        break;
 8004a64:	e005      	b.n	8004a72 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004a66:	2300      	movs	r3, #0
 8004a68:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004a70:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004a72:	69fb      	ldr	r3, [r7, #28]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d077      	beq.n	8004b68 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	005a      	lsls	r2, r3, #1
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	085b      	lsrs	r3, r3, #1
 8004a82:	441a      	add	r2, r3
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a8c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	2b0f      	cmp	r3, #15
 8004a92:	d916      	bls.n	8004ac2 <UART_SetConfig+0x4a6>
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a9a:	d212      	bcs.n	8004ac2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	f023 030f 	bic.w	r3, r3, #15
 8004aa4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	085b      	lsrs	r3, r3, #1
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	f003 0307 	and.w	r3, r3, #7
 8004ab0:	b29a      	uxth	r2, r3
 8004ab2:	8afb      	ldrh	r3, [r7, #22]
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	8afa      	ldrh	r2, [r7, #22]
 8004abe:	60da      	str	r2, [r3, #12]
 8004ac0:	e052      	b.n	8004b68 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004ac8:	e04e      	b.n	8004b68 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004aca:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004ace:	2b08      	cmp	r3, #8
 8004ad0:	d827      	bhi.n	8004b22 <UART_SetConfig+0x506>
 8004ad2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ad8 <UART_SetConfig+0x4bc>)
 8004ad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ad8:	08004afd 	.word	0x08004afd
 8004adc:	08004b05 	.word	0x08004b05
 8004ae0:	08004b0d 	.word	0x08004b0d
 8004ae4:	08004b23 	.word	0x08004b23
 8004ae8:	08004b13 	.word	0x08004b13
 8004aec:	08004b23 	.word	0x08004b23
 8004af0:	08004b23 	.word	0x08004b23
 8004af4:	08004b23 	.word	0x08004b23
 8004af8:	08004b1b 	.word	0x08004b1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004afc:	f7fd fbb4 	bl	8002268 <HAL_RCC_GetPCLK1Freq>
 8004b00:	61f8      	str	r0, [r7, #28]
        break;
 8004b02:	e014      	b.n	8004b2e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b04:	f7fd fbc6 	bl	8002294 <HAL_RCC_GetPCLK2Freq>
 8004b08:	61f8      	str	r0, [r7, #28]
        break;
 8004b0a:	e010      	b.n	8004b2e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b0c:	4b1e      	ldr	r3, [pc, #120]	@ (8004b88 <UART_SetConfig+0x56c>)
 8004b0e:	61fb      	str	r3, [r7, #28]
        break;
 8004b10:	e00d      	b.n	8004b2e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b12:	f7fd fb11 	bl	8002138 <HAL_RCC_GetSysClockFreq>
 8004b16:	61f8      	str	r0, [r7, #28]
        break;
 8004b18:	e009      	b.n	8004b2e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b1e:	61fb      	str	r3, [r7, #28]
        break;
 8004b20:	e005      	b.n	8004b2e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004b22:	2300      	movs	r3, #0
 8004b24:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004b2c:	bf00      	nop
    }

    if (pclk != 0U)
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d019      	beq.n	8004b68 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	085a      	lsrs	r2, r3, #1
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	441a      	add	r2, r3
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b46:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b48:	69bb      	ldr	r3, [r7, #24]
 8004b4a:	2b0f      	cmp	r3, #15
 8004b4c:	d909      	bls.n	8004b62 <UART_SetConfig+0x546>
 8004b4e:	69bb      	ldr	r3, [r7, #24]
 8004b50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b54:	d205      	bcs.n	8004b62 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004b56:	69bb      	ldr	r3, [r7, #24]
 8004b58:	b29a      	uxth	r2, r3
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	60da      	str	r2, [r3, #12]
 8004b60:	e002      	b.n	8004b68 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004b74:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3728      	adds	r7, #40	@ 0x28
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b82:	bf00      	nop
 8004b84:	40008000 	.word	0x40008000
 8004b88:	00f42400 	.word	0x00f42400

08004b8c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b98:	f003 0308 	and.w	r3, r3, #8
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d00a      	beq.n	8004bb6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bba:	f003 0301 	and.w	r3, r3, #1
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00a      	beq.n	8004bd8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	430a      	orrs	r2, r1
 8004bd6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bdc:	f003 0302 	and.w	r3, r3, #2
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00a      	beq.n	8004bfa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bfe:	f003 0304 	and.w	r3, r3, #4
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00a      	beq.n	8004c1c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	430a      	orrs	r2, r1
 8004c1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c20:	f003 0310 	and.w	r3, r3, #16
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d00a      	beq.n	8004c3e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	430a      	orrs	r2, r1
 8004c3c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c42:	f003 0320 	and.w	r3, r3, #32
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00a      	beq.n	8004c60 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	430a      	orrs	r2, r1
 8004c5e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d01a      	beq.n	8004ca2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c8a:	d10a      	bne.n	8004ca2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	430a      	orrs	r2, r1
 8004ca0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d00a      	beq.n	8004cc4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	430a      	orrs	r2, r1
 8004cc2:	605a      	str	r2, [r3, #4]
  }
}
 8004cc4:	bf00      	nop
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b098      	sub	sp, #96	@ 0x60
 8004cd4:	af02      	add	r7, sp, #8
 8004cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ce0:	f7fc f996 	bl	8001010 <HAL_GetTick>
 8004ce4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0308 	and.w	r3, r3, #8
 8004cf0:	2b08      	cmp	r3, #8
 8004cf2:	d12e      	bne.n	8004d52 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cf4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004cf8:	9300      	str	r3, [sp, #0]
 8004cfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f000 f88c 	bl	8004e20 <UART_WaitOnFlagUntilTimeout>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d021      	beq.n	8004d52 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d16:	e853 3f00 	ldrex	r3, [r3]
 8004d1a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d22:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	461a      	mov	r2, r3
 8004d2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d2e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d34:	e841 2300 	strex	r3, r2, [r1]
 8004d38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d1e6      	bne.n	8004d0e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2220      	movs	r2, #32
 8004d44:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d4e:	2303      	movs	r3, #3
 8004d50:	e062      	b.n	8004e18 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0304 	and.w	r3, r3, #4
 8004d5c:	2b04      	cmp	r3, #4
 8004d5e:	d149      	bne.n	8004df4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d60:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004d64:	9300      	str	r3, [sp, #0]
 8004d66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f000 f856 	bl	8004e20 <UART_WaitOnFlagUntilTimeout>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d03c      	beq.n	8004df4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d82:	e853 3f00 	ldrex	r3, [r3]
 8004d86:	623b      	str	r3, [r7, #32]
   return(result);
 8004d88:	6a3b      	ldr	r3, [r7, #32]
 8004d8a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	461a      	mov	r2, r3
 8004d96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d98:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d9c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004da0:	e841 2300 	strex	r3, r2, [r1]
 8004da4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d1e6      	bne.n	8004d7a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	3308      	adds	r3, #8
 8004db2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	e853 3f00 	ldrex	r3, [r3]
 8004dba:	60fb      	str	r3, [r7, #12]
   return(result);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f023 0301 	bic.w	r3, r3, #1
 8004dc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	3308      	adds	r3, #8
 8004dca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004dcc:	61fa      	str	r2, [r7, #28]
 8004dce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dd0:	69b9      	ldr	r1, [r7, #24]
 8004dd2:	69fa      	ldr	r2, [r7, #28]
 8004dd4:	e841 2300 	strex	r3, r2, [r1]
 8004dd8:	617b      	str	r3, [r7, #20]
   return(result);
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d1e5      	bne.n	8004dac <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2220      	movs	r2, #32
 8004de4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004df0:	2303      	movs	r3, #3
 8004df2:	e011      	b.n	8004e18 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2220      	movs	r2, #32
 8004df8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2220      	movs	r2, #32
 8004dfe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004e16:	2300      	movs	r3, #0
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	3758      	adds	r7, #88	@ 0x58
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	bd80      	pop	{r7, pc}

08004e20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	603b      	str	r3, [r7, #0]
 8004e2c:	4613      	mov	r3, r2
 8004e2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e30:	e04f      	b.n	8004ed2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e32:	69bb      	ldr	r3, [r7, #24]
 8004e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e38:	d04b      	beq.n	8004ed2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e3a:	f7fc f8e9 	bl	8001010 <HAL_GetTick>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	1ad3      	subs	r3, r2, r3
 8004e44:	69ba      	ldr	r2, [r7, #24]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	d302      	bcc.n	8004e50 <UART_WaitOnFlagUntilTimeout+0x30>
 8004e4a:	69bb      	ldr	r3, [r7, #24]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d101      	bne.n	8004e54 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e50:	2303      	movs	r3, #3
 8004e52:	e04e      	b.n	8004ef2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f003 0304 	and.w	r3, r3, #4
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d037      	beq.n	8004ed2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	2b80      	cmp	r3, #128	@ 0x80
 8004e66:	d034      	beq.n	8004ed2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	2b40      	cmp	r3, #64	@ 0x40
 8004e6c:	d031      	beq.n	8004ed2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	69db      	ldr	r3, [r3, #28]
 8004e74:	f003 0308 	and.w	r3, r3, #8
 8004e78:	2b08      	cmp	r3, #8
 8004e7a:	d110      	bne.n	8004e9e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2208      	movs	r2, #8
 8004e82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e84:	68f8      	ldr	r0, [r7, #12]
 8004e86:	f000 f838 	bl	8004efa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2208      	movs	r2, #8
 8004e8e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2200      	movs	r2, #0
 8004e96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e029      	b.n	8004ef2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	69db      	ldr	r3, [r3, #28]
 8004ea4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ea8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004eac:	d111      	bne.n	8004ed2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004eb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004eb8:	68f8      	ldr	r0, [r7, #12]
 8004eba:	f000 f81e 	bl	8004efa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2220      	movs	r2, #32
 8004ec2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004ece:	2303      	movs	r3, #3
 8004ed0:	e00f      	b.n	8004ef2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	69da      	ldr	r2, [r3, #28]
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	4013      	ands	r3, r2
 8004edc:	68ba      	ldr	r2, [r7, #8]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	bf0c      	ite	eq
 8004ee2:	2301      	moveq	r3, #1
 8004ee4:	2300      	movne	r3, #0
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	461a      	mov	r2, r3
 8004eea:	79fb      	ldrb	r3, [r7, #7]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d0a0      	beq.n	8004e32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3710      	adds	r7, #16
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}

08004efa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004efa:	b480      	push	{r7}
 8004efc:	b095      	sub	sp, #84	@ 0x54
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f0a:	e853 3f00 	ldrex	r3, [r3]
 8004f0e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f20:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f22:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f24:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f26:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f28:	e841 2300 	strex	r3, r2, [r1]
 8004f2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d1e6      	bne.n	8004f02 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	3308      	adds	r3, #8
 8004f3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3c:	6a3b      	ldr	r3, [r7, #32]
 8004f3e:	e853 3f00 	ldrex	r3, [r3]
 8004f42:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	f023 0301 	bic.w	r3, r3, #1
 8004f4a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	3308      	adds	r3, #8
 8004f52:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f54:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f56:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f5c:	e841 2300 	strex	r3, r2, [r1]
 8004f60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d1e5      	bne.n	8004f34 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d118      	bne.n	8004fa2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	e853 3f00 	ldrex	r3, [r3]
 8004f7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	f023 0310 	bic.w	r3, r3, #16
 8004f84:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f8e:	61bb      	str	r3, [r7, #24]
 8004f90:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f92:	6979      	ldr	r1, [r7, #20]
 8004f94:	69ba      	ldr	r2, [r7, #24]
 8004f96:	e841 2300 	strex	r3, r2, [r1]
 8004f9a:	613b      	str	r3, [r7, #16]
   return(result);
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d1e6      	bne.n	8004f70 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2220      	movs	r2, #32
 8004fa6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004fb6:	bf00      	nop
 8004fb8:	3754      	adds	r7, #84	@ 0x54
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr

08004fc2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004fc2:	b580      	push	{r7, lr}
 8004fc4:	b084      	sub	sp, #16
 8004fc6:	af00      	add	r7, sp, #0
 8004fc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004fe0:	68f8      	ldr	r0, [r7, #12]
 8004fe2:	f7ff fb05 	bl	80045f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004fe6:	bf00      	nop
 8004fe8:	3710      	adds	r7, #16
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}

08004fee <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004fee:	b580      	push	{r7, lr}
 8004ff0:	b088      	sub	sp, #32
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	e853 3f00 	ldrex	r3, [r3]
 8005002:	60bb      	str	r3, [r7, #8]
   return(result);
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800500a:	61fb      	str	r3, [r7, #28]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	461a      	mov	r2, r3
 8005012:	69fb      	ldr	r3, [r7, #28]
 8005014:	61bb      	str	r3, [r7, #24]
 8005016:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005018:	6979      	ldr	r1, [r7, #20]
 800501a:	69ba      	ldr	r2, [r7, #24]
 800501c:	e841 2300 	strex	r3, r2, [r1]
 8005020:	613b      	str	r3, [r7, #16]
   return(result);
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d1e6      	bne.n	8004ff6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2220      	movs	r2, #32
 800502c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2200      	movs	r2, #0
 8005032:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f7ff fad1 	bl	80045dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800503a:	bf00      	nop
 800503c:	3720      	adds	r7, #32
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}

08005042 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005042:	b480      	push	{r7}
 8005044:	b083      	sub	sp, #12
 8005046:	af00      	add	r7, sp, #0
 8005048:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800504a:	bf00      	nop
 800504c:	370c      	adds	r7, #12
 800504e:	46bd      	mov	sp, r7
 8005050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005054:	4770      	bx	lr

08005056 <makeFreeRtosPriority>:
 8005056:	b480      	push	{r7}
 8005058:	b085      	sub	sp, #20
 800505a:	af00      	add	r7, sp, #0
 800505c:	4603      	mov	r3, r0
 800505e:	80fb      	strh	r3, [r7, #6]
 8005060:	2300      	movs	r3, #0
 8005062:	60fb      	str	r3, [r7, #12]
 8005064:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005068:	2b84      	cmp	r3, #132	@ 0x84
 800506a:	d005      	beq.n	8005078 <makeFreeRtosPriority+0x22>
 800506c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	4413      	add	r3, r2
 8005074:	3303      	adds	r3, #3
 8005076:	60fb      	str	r3, [r7, #12]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	4618      	mov	r0, r3
 800507c:	3714      	adds	r7, #20
 800507e:	46bd      	mov	sp, r7
 8005080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005084:	4770      	bx	lr

08005086 <osKernelStart>:
 8005086:	b580      	push	{r7, lr}
 8005088:	af00      	add	r7, sp, #0
 800508a:	f000 fafd 	bl	8005688 <vTaskStartScheduler>
 800508e:	2300      	movs	r3, #0
 8005090:	4618      	mov	r0, r3
 8005092:	bd80      	pop	{r7, pc}

08005094 <osThreadCreate>:
 8005094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005096:	b089      	sub	sp, #36	@ 0x24
 8005098:	af04      	add	r7, sp, #16
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	695b      	ldr	r3, [r3, #20]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d020      	beq.n	80050e8 <osThreadCreate+0x54>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d01c      	beq.n	80050e8 <osThreadCreate+0x54>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	685c      	ldr	r4, [r3, #4]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681d      	ldr	r5, [r3, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	691e      	ldr	r6, [r3, #16]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80050c0:	4618      	mov	r0, r3
 80050c2:	f7ff ffc8 	bl	8005056 <makeFreeRtosPriority>
 80050c6:	4601      	mov	r1, r0
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	695b      	ldr	r3, [r3, #20]
 80050cc:	687a      	ldr	r2, [r7, #4]
 80050ce:	6992      	ldr	r2, [r2, #24]
 80050d0:	9202      	str	r2, [sp, #8]
 80050d2:	9301      	str	r3, [sp, #4]
 80050d4:	9100      	str	r1, [sp, #0]
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	4632      	mov	r2, r6
 80050da:	4629      	mov	r1, r5
 80050dc:	4620      	mov	r0, r4
 80050de:	f000 f8ed 	bl	80052bc <xTaskCreateStatic>
 80050e2:	4603      	mov	r3, r0
 80050e4:	60fb      	str	r3, [r7, #12]
 80050e6:	e01c      	b.n	8005122 <osThreadCreate+0x8e>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	685c      	ldr	r4, [r3, #4]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681d      	ldr	r5, [r3, #0]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	691b      	ldr	r3, [r3, #16]
 80050f4:	b29e      	uxth	r6, r3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80050fc:	4618      	mov	r0, r3
 80050fe:	f7ff ffaa 	bl	8005056 <makeFreeRtosPriority>
 8005102:	4602      	mov	r2, r0
 8005104:	f107 030c 	add.w	r3, r7, #12
 8005108:	9301      	str	r3, [sp, #4]
 800510a:	9200      	str	r2, [sp, #0]
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	4632      	mov	r2, r6
 8005110:	4629      	mov	r1, r5
 8005112:	4620      	mov	r0, r4
 8005114:	f000 f932 	bl	800537c <xTaskCreate>
 8005118:	4603      	mov	r3, r0
 800511a:	2b01      	cmp	r3, #1
 800511c:	d001      	beq.n	8005122 <osThreadCreate+0x8e>
 800511e:	2300      	movs	r3, #0
 8005120:	e000      	b.n	8005124 <osThreadCreate+0x90>
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	4618      	mov	r0, r3
 8005126:	3714      	adds	r7, #20
 8005128:	46bd      	mov	sp, r7
 800512a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800512c <osDelay>:
 800512c:	b580      	push	{r7, lr}
 800512e:	b084      	sub	sp, #16
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	60fb      	str	r3, [r7, #12]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d001      	beq.n	8005142 <osDelay+0x16>
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	e000      	b.n	8005144 <osDelay+0x18>
 8005142:	2301      	movs	r3, #1
 8005144:	4618      	mov	r0, r3
 8005146:	f000 fa69 	bl	800561c <vTaskDelay>
 800514a:	2300      	movs	r3, #0
 800514c:	4618      	mov	r0, r3
 800514e:	3710      	adds	r7, #16
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <vListInitialise>:
 8005154:	b480      	push	{r7}
 8005156:	b083      	sub	sp, #12
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f103 0208 	add.w	r2, r3, #8
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	605a      	str	r2, [r3, #4]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f04f 32ff 	mov.w	r2, #4294967295
 800516c:	609a      	str	r2, [r3, #8]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	f103 0208 	add.w	r2, r3, #8
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	60da      	str	r2, [r3, #12]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f103 0208 	add.w	r2, r3, #8
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	611a      	str	r2, [r3, #16]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2200      	movs	r2, #0
 8005186:	601a      	str	r2, [r3, #0]
 8005188:	bf00      	nop
 800518a:	370c      	adds	r7, #12
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr

08005194 <vListInitialiseItem>:
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2200      	movs	r2, #0
 80051a0:	611a      	str	r2, [r3, #16]
 80051a2:	bf00      	nop
 80051a4:	370c      	adds	r7, #12
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr

080051ae <vListInsertEnd>:
 80051ae:	b480      	push	{r7}
 80051b0:	b085      	sub	sp, #20
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
 80051b6:	6039      	str	r1, [r7, #0]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	60fb      	str	r3, [r7, #12]
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	68fa      	ldr	r2, [r7, #12]
 80051c2:	605a      	str	r2, [r3, #4]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	689a      	ldr	r2, [r3, #8]
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	609a      	str	r2, [r3, #8]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	689b      	ldr	r3, [r3, #8]
 80051d0:	683a      	ldr	r2, [r7, #0]
 80051d2:	605a      	str	r2, [r3, #4]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	683a      	ldr	r2, [r7, #0]
 80051d8:	609a      	str	r2, [r3, #8]
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	611a      	str	r2, [r3, #16]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	1c5a      	adds	r2, r3, #1
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	601a      	str	r2, [r3, #0]
 80051ea:	bf00      	nop
 80051ec:	3714      	adds	r7, #20
 80051ee:	46bd      	mov	sp, r7
 80051f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f4:	4770      	bx	lr

080051f6 <vListInsert>:
 80051f6:	b480      	push	{r7}
 80051f8:	b085      	sub	sp, #20
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	6078      	str	r0, [r7, #4]
 80051fe:	6039      	str	r1, [r7, #0]
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	60bb      	str	r3, [r7, #8]
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800520c:	d103      	bne.n	8005216 <vListInsert+0x20>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	691b      	ldr	r3, [r3, #16]
 8005212:	60fb      	str	r3, [r7, #12]
 8005214:	e00c      	b.n	8005230 <vListInsert+0x3a>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	3308      	adds	r3, #8
 800521a:	60fb      	str	r3, [r7, #12]
 800521c:	e002      	b.n	8005224 <vListInsert+0x2e>
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	60fb      	str	r3, [r7, #12]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	68ba      	ldr	r2, [r7, #8]
 800522c:	429a      	cmp	r2, r3
 800522e:	d2f6      	bcs.n	800521e <vListInsert+0x28>
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	685a      	ldr	r2, [r3, #4]
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	605a      	str	r2, [r3, #4]
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	683a      	ldr	r2, [r7, #0]
 800523e:	609a      	str	r2, [r3, #8]
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	68fa      	ldr	r2, [r7, #12]
 8005244:	609a      	str	r2, [r3, #8]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	683a      	ldr	r2, [r7, #0]
 800524a:	605a      	str	r2, [r3, #4]
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	611a      	str	r2, [r3, #16]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	1c5a      	adds	r2, r3, #1
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	601a      	str	r2, [r3, #0]
 800525c:	bf00      	nop
 800525e:	3714      	adds	r7, #20
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr

08005268 <uxListRemove>:
 8005268:	b480      	push	{r7}
 800526a:	b085      	sub	sp, #20
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	60fb      	str	r3, [r7, #12]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	687a      	ldr	r2, [r7, #4]
 800527c:	6892      	ldr	r2, [r2, #8]
 800527e:	609a      	str	r2, [r3, #8]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	687a      	ldr	r2, [r7, #4]
 8005286:	6852      	ldr	r2, [r2, #4]
 8005288:	605a      	str	r2, [r3, #4]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	429a      	cmp	r2, r3
 8005292:	d103      	bne.n	800529c <uxListRemove+0x34>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689a      	ldr	r2, [r3, #8]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	605a      	str	r2, [r3, #4]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	611a      	str	r2, [r3, #16]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	1e5a      	subs	r2, r3, #1
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	601a      	str	r2, [r3, #0]
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4618      	mov	r0, r3
 80052b2:	3714      	adds	r7, #20
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <xTaskCreateStatic>:
 80052bc:	b580      	push	{r7, lr}
 80052be:	b08e      	sub	sp, #56	@ 0x38
 80052c0:	af04      	add	r7, sp, #16
 80052c2:	60f8      	str	r0, [r7, #12]
 80052c4:	60b9      	str	r1, [r7, #8]
 80052c6:	607a      	str	r2, [r7, #4]
 80052c8:	603b      	str	r3, [r7, #0]
 80052ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d10b      	bne.n	80052e8 <xTaskCreateStatic+0x2c>
 80052d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052d4:	f383 8811 	msr	BASEPRI, r3
 80052d8:	f3bf 8f6f 	isb	sy
 80052dc:	f3bf 8f4f 	dsb	sy
 80052e0:	623b      	str	r3, [r7, #32]
 80052e2:	bf00      	nop
 80052e4:	bf00      	nop
 80052e6:	e7fd      	b.n	80052e4 <xTaskCreateStatic+0x28>
 80052e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d10b      	bne.n	8005306 <xTaskCreateStatic+0x4a>
 80052ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052f2:	f383 8811 	msr	BASEPRI, r3
 80052f6:	f3bf 8f6f 	isb	sy
 80052fa:	f3bf 8f4f 	dsb	sy
 80052fe:	61fb      	str	r3, [r7, #28]
 8005300:	bf00      	nop
 8005302:	bf00      	nop
 8005304:	e7fd      	b.n	8005302 <xTaskCreateStatic+0x46>
 8005306:	23a0      	movs	r3, #160	@ 0xa0
 8005308:	613b      	str	r3, [r7, #16]
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	2ba0      	cmp	r3, #160	@ 0xa0
 800530e:	d00b      	beq.n	8005328 <xTaskCreateStatic+0x6c>
 8005310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005314:	f383 8811 	msr	BASEPRI, r3
 8005318:	f3bf 8f6f 	isb	sy
 800531c:	f3bf 8f4f 	dsb	sy
 8005320:	61bb      	str	r3, [r7, #24]
 8005322:	bf00      	nop
 8005324:	bf00      	nop
 8005326:	e7fd      	b.n	8005324 <xTaskCreateStatic+0x68>
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800532c:	2b00      	cmp	r3, #0
 800532e:	d01e      	beq.n	800536e <xTaskCreateStatic+0xb2>
 8005330:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005332:	2b00      	cmp	r3, #0
 8005334:	d01b      	beq.n	800536e <xTaskCreateStatic+0xb2>
 8005336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005338:	627b      	str	r3, [r7, #36]	@ 0x24
 800533a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800533c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800533e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005342:	2202      	movs	r2, #2
 8005344:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
 8005348:	2300      	movs	r3, #0
 800534a:	9303      	str	r3, [sp, #12]
 800534c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800534e:	9302      	str	r3, [sp, #8]
 8005350:	f107 0314 	add.w	r3, r7, #20
 8005354:	9301      	str	r3, [sp, #4]
 8005356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005358:	9300      	str	r3, [sp, #0]
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	68b9      	ldr	r1, [r7, #8]
 8005360:	68f8      	ldr	r0, [r7, #12]
 8005362:	f000 f851 	bl	8005408 <prvInitialiseNewTask>
 8005366:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005368:	f000 f8ee 	bl	8005548 <prvAddNewTaskToReadyList>
 800536c:	e001      	b.n	8005372 <xTaskCreateStatic+0xb6>
 800536e:	2300      	movs	r3, #0
 8005370:	617b      	str	r3, [r7, #20]
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	4618      	mov	r0, r3
 8005376:	3728      	adds	r7, #40	@ 0x28
 8005378:	46bd      	mov	sp, r7
 800537a:	bd80      	pop	{r7, pc}

0800537c <xTaskCreate>:
 800537c:	b580      	push	{r7, lr}
 800537e:	b08c      	sub	sp, #48	@ 0x30
 8005380:	af04      	add	r7, sp, #16
 8005382:	60f8      	str	r0, [r7, #12]
 8005384:	60b9      	str	r1, [r7, #8]
 8005386:	603b      	str	r3, [r7, #0]
 8005388:	4613      	mov	r3, r2
 800538a:	80fb      	strh	r3, [r7, #6]
 800538c:	88fb      	ldrh	r3, [r7, #6]
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	4618      	mov	r0, r3
 8005392:	f000 ff01 	bl	8006198 <pvPortMalloc>
 8005396:	6178      	str	r0, [r7, #20]
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00e      	beq.n	80053bc <xTaskCreate+0x40>
 800539e:	20a0      	movs	r0, #160	@ 0xa0
 80053a0:	f000 fefa 	bl	8006198 <pvPortMalloc>
 80053a4:	61f8      	str	r0, [r7, #28]
 80053a6:	69fb      	ldr	r3, [r7, #28]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d003      	beq.n	80053b4 <xTaskCreate+0x38>
 80053ac:	69fb      	ldr	r3, [r7, #28]
 80053ae:	697a      	ldr	r2, [r7, #20]
 80053b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80053b2:	e005      	b.n	80053c0 <xTaskCreate+0x44>
 80053b4:	6978      	ldr	r0, [r7, #20]
 80053b6:	f000 ffbd 	bl	8006334 <vPortFree>
 80053ba:	e001      	b.n	80053c0 <xTaskCreate+0x44>
 80053bc:	2300      	movs	r3, #0
 80053be:	61fb      	str	r3, [r7, #28]
 80053c0:	69fb      	ldr	r3, [r7, #28]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d017      	beq.n	80053f6 <xTaskCreate+0x7a>
 80053c6:	69fb      	ldr	r3, [r7, #28]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
 80053ce:	88fa      	ldrh	r2, [r7, #6]
 80053d0:	2300      	movs	r3, #0
 80053d2:	9303      	str	r3, [sp, #12]
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	9302      	str	r3, [sp, #8]
 80053d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053da:	9301      	str	r3, [sp, #4]
 80053dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053de:	9300      	str	r3, [sp, #0]
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	68b9      	ldr	r1, [r7, #8]
 80053e4:	68f8      	ldr	r0, [r7, #12]
 80053e6:	f000 f80f 	bl	8005408 <prvInitialiseNewTask>
 80053ea:	69f8      	ldr	r0, [r7, #28]
 80053ec:	f000 f8ac 	bl	8005548 <prvAddNewTaskToReadyList>
 80053f0:	2301      	movs	r3, #1
 80053f2:	61bb      	str	r3, [r7, #24]
 80053f4:	e002      	b.n	80053fc <xTaskCreate+0x80>
 80053f6:	f04f 33ff 	mov.w	r3, #4294967295
 80053fa:	61bb      	str	r3, [r7, #24]
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	4618      	mov	r0, r3
 8005400:	3720      	adds	r7, #32
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
	...

08005408 <prvInitialiseNewTask>:
 8005408:	b580      	push	{r7, lr}
 800540a:	b088      	sub	sp, #32
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	607a      	str	r2, [r7, #4]
 8005414:	603b      	str	r3, [r7, #0]
 8005416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005418:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005420:	3b01      	subs	r3, #1
 8005422:	009b      	lsls	r3, r3, #2
 8005424:	4413      	add	r3, r2
 8005426:	61bb      	str	r3, [r7, #24]
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	f023 0307 	bic.w	r3, r3, #7
 800542e:	61bb      	str	r3, [r7, #24]
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	f003 0307 	and.w	r3, r3, #7
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00b      	beq.n	8005452 <prvInitialiseNewTask+0x4a>
 800543a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800543e:	f383 8811 	msr	BASEPRI, r3
 8005442:	f3bf 8f6f 	isb	sy
 8005446:	f3bf 8f4f 	dsb	sy
 800544a:	617b      	str	r3, [r7, #20]
 800544c:	bf00      	nop
 800544e:	bf00      	nop
 8005450:	e7fd      	b.n	800544e <prvInitialiseNewTask+0x46>
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d01f      	beq.n	8005498 <prvInitialiseNewTask+0x90>
 8005458:	2300      	movs	r3, #0
 800545a:	61fb      	str	r3, [r7, #28]
 800545c:	e012      	b.n	8005484 <prvInitialiseNewTask+0x7c>
 800545e:	68ba      	ldr	r2, [r7, #8]
 8005460:	69fb      	ldr	r3, [r7, #28]
 8005462:	4413      	add	r3, r2
 8005464:	7819      	ldrb	r1, [r3, #0]
 8005466:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005468:	69fb      	ldr	r3, [r7, #28]
 800546a:	4413      	add	r3, r2
 800546c:	3334      	adds	r3, #52	@ 0x34
 800546e:	460a      	mov	r2, r1
 8005470:	701a      	strb	r2, [r3, #0]
 8005472:	68ba      	ldr	r2, [r7, #8]
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	4413      	add	r3, r2
 8005478:	781b      	ldrb	r3, [r3, #0]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d006      	beq.n	800548c <prvInitialiseNewTask+0x84>
 800547e:	69fb      	ldr	r3, [r7, #28]
 8005480:	3301      	adds	r3, #1
 8005482:	61fb      	str	r3, [r7, #28]
 8005484:	69fb      	ldr	r3, [r7, #28]
 8005486:	2b0f      	cmp	r3, #15
 8005488:	d9e9      	bls.n	800545e <prvInitialiseNewTask+0x56>
 800548a:	e000      	b.n	800548e <prvInitialiseNewTask+0x86>
 800548c:	bf00      	nop
 800548e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005490:	2200      	movs	r2, #0
 8005492:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005496:	e003      	b.n	80054a0 <prvInitialiseNewTask+0x98>
 8005498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800549a:	2200      	movs	r2, #0
 800549c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
 80054a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054a2:	2b06      	cmp	r3, #6
 80054a4:	d901      	bls.n	80054aa <prvInitialiseNewTask+0xa2>
 80054a6:	2306      	movs	r3, #6
 80054a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80054aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054ae:	62da      	str	r2, [r3, #44]	@ 0x2c
 80054b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054b4:	645a      	str	r2, [r3, #68]	@ 0x44
 80054b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b8:	2200      	movs	r2, #0
 80054ba:	649a      	str	r2, [r3, #72]	@ 0x48
 80054bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054be:	3304      	adds	r3, #4
 80054c0:	4618      	mov	r0, r3
 80054c2:	f7ff fe67 	bl	8005194 <vListInitialiseItem>
 80054c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c8:	3318      	adds	r3, #24
 80054ca:	4618      	mov	r0, r3
 80054cc:	f7ff fe62 	bl	8005194 <vListInitialiseItem>
 80054d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054d4:	611a      	str	r2, [r3, #16]
 80054d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054d8:	f1c3 0207 	rsb	r2, r3, #7
 80054dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054de:	619a      	str	r2, [r3, #24]
 80054e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054e4:	625a      	str	r2, [r3, #36]	@ 0x24
 80054e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e8:	2200      	movs	r2, #0
 80054ea:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80054ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
 80054f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f8:	334c      	adds	r3, #76	@ 0x4c
 80054fa:	224c      	movs	r2, #76	@ 0x4c
 80054fc:	2100      	movs	r1, #0
 80054fe:	4618      	mov	r0, r3
 8005500:	f001 fa30 	bl	8006964 <memset>
 8005504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005506:	4a0d      	ldr	r2, [pc, #52]	@ (800553c <prvInitialiseNewTask+0x134>)
 8005508:	651a      	str	r2, [r3, #80]	@ 0x50
 800550a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800550c:	4a0c      	ldr	r2, [pc, #48]	@ (8005540 <prvInitialiseNewTask+0x138>)
 800550e:	655a      	str	r2, [r3, #84]	@ 0x54
 8005510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005512:	4a0c      	ldr	r2, [pc, #48]	@ (8005544 <prvInitialiseNewTask+0x13c>)
 8005514:	659a      	str	r2, [r3, #88]	@ 0x58
 8005516:	683a      	ldr	r2, [r7, #0]
 8005518:	68f9      	ldr	r1, [r7, #12]
 800551a:	69b8      	ldr	r0, [r7, #24]
 800551c:	f000 fc2a 	bl	8005d74 <pxPortInitialiseStack>
 8005520:	4602      	mov	r2, r0
 8005522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005524:	601a      	str	r2, [r3, #0]
 8005526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005528:	2b00      	cmp	r3, #0
 800552a:	d002      	beq.n	8005532 <prvInitialiseNewTask+0x12a>
 800552c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800552e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005530:	601a      	str	r2, [r3, #0]
 8005532:	bf00      	nop
 8005534:	3720      	adds	r7, #32
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	20001190 	.word	0x20001190
 8005540:	200011f8 	.word	0x200011f8
 8005544:	20001260 	.word	0x20001260

08005548 <prvAddNewTaskToReadyList>:
 8005548:	b580      	push	{r7, lr}
 800554a:	b082      	sub	sp, #8
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	f000 fd42 	bl	8005fd8 <vPortEnterCritical>
 8005554:	4b2a      	ldr	r3, [pc, #168]	@ (8005600 <prvAddNewTaskToReadyList+0xb8>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	3301      	adds	r3, #1
 800555a:	4a29      	ldr	r2, [pc, #164]	@ (8005600 <prvAddNewTaskToReadyList+0xb8>)
 800555c:	6013      	str	r3, [r2, #0]
 800555e:	4b29      	ldr	r3, [pc, #164]	@ (8005604 <prvAddNewTaskToReadyList+0xbc>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d109      	bne.n	800557a <prvAddNewTaskToReadyList+0x32>
 8005566:	4a27      	ldr	r2, [pc, #156]	@ (8005604 <prvAddNewTaskToReadyList+0xbc>)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6013      	str	r3, [r2, #0]
 800556c:	4b24      	ldr	r3, [pc, #144]	@ (8005600 <prvAddNewTaskToReadyList+0xb8>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2b01      	cmp	r3, #1
 8005572:	d110      	bne.n	8005596 <prvAddNewTaskToReadyList+0x4e>
 8005574:	f000 fad4 	bl	8005b20 <prvInitialiseTaskLists>
 8005578:	e00d      	b.n	8005596 <prvAddNewTaskToReadyList+0x4e>
 800557a:	4b23      	ldr	r3, [pc, #140]	@ (8005608 <prvAddNewTaskToReadyList+0xc0>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d109      	bne.n	8005596 <prvAddNewTaskToReadyList+0x4e>
 8005582:	4b20      	ldr	r3, [pc, #128]	@ (8005604 <prvAddNewTaskToReadyList+0xbc>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800558c:	429a      	cmp	r2, r3
 800558e:	d802      	bhi.n	8005596 <prvAddNewTaskToReadyList+0x4e>
 8005590:	4a1c      	ldr	r2, [pc, #112]	@ (8005604 <prvAddNewTaskToReadyList+0xbc>)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6013      	str	r3, [r2, #0]
 8005596:	4b1d      	ldr	r3, [pc, #116]	@ (800560c <prvAddNewTaskToReadyList+0xc4>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	3301      	adds	r3, #1
 800559c:	4a1b      	ldr	r2, [pc, #108]	@ (800560c <prvAddNewTaskToReadyList+0xc4>)
 800559e:	6013      	str	r3, [r2, #0]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055a4:	2201      	movs	r2, #1
 80055a6:	409a      	lsls	r2, r3
 80055a8:	4b19      	ldr	r3, [pc, #100]	@ (8005610 <prvAddNewTaskToReadyList+0xc8>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	4a18      	ldr	r2, [pc, #96]	@ (8005610 <prvAddNewTaskToReadyList+0xc8>)
 80055b0:	6013      	str	r3, [r2, #0]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055b6:	4613      	mov	r3, r2
 80055b8:	009b      	lsls	r3, r3, #2
 80055ba:	4413      	add	r3, r2
 80055bc:	009b      	lsls	r3, r3, #2
 80055be:	4a15      	ldr	r2, [pc, #84]	@ (8005614 <prvAddNewTaskToReadyList+0xcc>)
 80055c0:	441a      	add	r2, r3
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	3304      	adds	r3, #4
 80055c6:	4619      	mov	r1, r3
 80055c8:	4610      	mov	r0, r2
 80055ca:	f7ff fdf0 	bl	80051ae <vListInsertEnd>
 80055ce:	f000 fd35 	bl	800603c <vPortExitCritical>
 80055d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005608 <prvAddNewTaskToReadyList+0xc0>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d00e      	beq.n	80055f8 <prvAddNewTaskToReadyList+0xb0>
 80055da:	4b0a      	ldr	r3, [pc, #40]	@ (8005604 <prvAddNewTaskToReadyList+0xbc>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d207      	bcs.n	80055f8 <prvAddNewTaskToReadyList+0xb0>
 80055e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005618 <prvAddNewTaskToReadyList+0xd0>)
 80055ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055ee:	601a      	str	r2, [r3, #0]
 80055f0:	f3bf 8f4f 	dsb	sy
 80055f4:	f3bf 8f6f 	isb	sy
 80055f8:	bf00      	nop
 80055fa:	3708      	adds	r7, #8
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}
 8005600:	20000584 	.word	0x20000584
 8005604:	20000484 	.word	0x20000484
 8005608:	20000590 	.word	0x20000590
 800560c:	200005a0 	.word	0x200005a0
 8005610:	2000058c 	.word	0x2000058c
 8005614:	20000488 	.word	0x20000488
 8005618:	e000ed04 	.word	0xe000ed04

0800561c <vTaskDelay>:
 800561c:	b580      	push	{r7, lr}
 800561e:	b084      	sub	sp, #16
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
 8005624:	2300      	movs	r3, #0
 8005626:	60fb      	str	r3, [r7, #12]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d018      	beq.n	8005660 <vTaskDelay+0x44>
 800562e:	4b14      	ldr	r3, [pc, #80]	@ (8005680 <vTaskDelay+0x64>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d00b      	beq.n	800564e <vTaskDelay+0x32>
 8005636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800563a:	f383 8811 	msr	BASEPRI, r3
 800563e:	f3bf 8f6f 	isb	sy
 8005642:	f3bf 8f4f 	dsb	sy
 8005646:	60bb      	str	r3, [r7, #8]
 8005648:	bf00      	nop
 800564a:	bf00      	nop
 800564c:	e7fd      	b.n	800564a <vTaskDelay+0x2e>
 800564e:	f000 f885 	bl	800575c <vTaskSuspendAll>
 8005652:	2100      	movs	r1, #0
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f000 fb27 	bl	8005ca8 <prvAddCurrentTaskToDelayedList>
 800565a:	f000 f88d 	bl	8005778 <xTaskResumeAll>
 800565e:	60f8      	str	r0, [r7, #12]
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d107      	bne.n	8005676 <vTaskDelay+0x5a>
 8005666:	4b07      	ldr	r3, [pc, #28]	@ (8005684 <vTaskDelay+0x68>)
 8005668:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800566c:	601a      	str	r2, [r3, #0]
 800566e:	f3bf 8f4f 	dsb	sy
 8005672:	f3bf 8f6f 	isb	sy
 8005676:	bf00      	nop
 8005678:	3710      	adds	r7, #16
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	200005ac 	.word	0x200005ac
 8005684:	e000ed04 	.word	0xe000ed04

08005688 <vTaskStartScheduler>:
 8005688:	b580      	push	{r7, lr}
 800568a:	b08a      	sub	sp, #40	@ 0x28
 800568c:	af04      	add	r7, sp, #16
 800568e:	2300      	movs	r3, #0
 8005690:	60bb      	str	r3, [r7, #8]
 8005692:	2300      	movs	r3, #0
 8005694:	607b      	str	r3, [r7, #4]
 8005696:	463a      	mov	r2, r7
 8005698:	1d39      	adds	r1, r7, #4
 800569a:	f107 0308 	add.w	r3, r7, #8
 800569e:	4618      	mov	r0, r3
 80056a0:	f7fa ff2c 	bl	80004fc <vApplicationGetIdleTaskMemory>
 80056a4:	6839      	ldr	r1, [r7, #0]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	68ba      	ldr	r2, [r7, #8]
 80056aa:	9202      	str	r2, [sp, #8]
 80056ac:	9301      	str	r3, [sp, #4]
 80056ae:	2300      	movs	r3, #0
 80056b0:	9300      	str	r3, [sp, #0]
 80056b2:	2300      	movs	r3, #0
 80056b4:	460a      	mov	r2, r1
 80056b6:	4921      	ldr	r1, [pc, #132]	@ (800573c <vTaskStartScheduler+0xb4>)
 80056b8:	4821      	ldr	r0, [pc, #132]	@ (8005740 <vTaskStartScheduler+0xb8>)
 80056ba:	f7ff fdff 	bl	80052bc <xTaskCreateStatic>
 80056be:	4603      	mov	r3, r0
 80056c0:	4a20      	ldr	r2, [pc, #128]	@ (8005744 <vTaskStartScheduler+0xbc>)
 80056c2:	6013      	str	r3, [r2, #0]
 80056c4:	4b1f      	ldr	r3, [pc, #124]	@ (8005744 <vTaskStartScheduler+0xbc>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d002      	beq.n	80056d2 <vTaskStartScheduler+0x4a>
 80056cc:	2301      	movs	r3, #1
 80056ce:	617b      	str	r3, [r7, #20]
 80056d0:	e001      	b.n	80056d6 <vTaskStartScheduler+0x4e>
 80056d2:	2300      	movs	r3, #0
 80056d4:	617b      	str	r3, [r7, #20]
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d11b      	bne.n	8005714 <vTaskStartScheduler+0x8c>
 80056dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056e0:	f383 8811 	msr	BASEPRI, r3
 80056e4:	f3bf 8f6f 	isb	sy
 80056e8:	f3bf 8f4f 	dsb	sy
 80056ec:	613b      	str	r3, [r7, #16]
 80056ee:	bf00      	nop
 80056f0:	4b15      	ldr	r3, [pc, #84]	@ (8005748 <vTaskStartScheduler+0xc0>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	334c      	adds	r3, #76	@ 0x4c
 80056f6:	4a15      	ldr	r2, [pc, #84]	@ (800574c <vTaskStartScheduler+0xc4>)
 80056f8:	6013      	str	r3, [r2, #0]
 80056fa:	4b15      	ldr	r3, [pc, #84]	@ (8005750 <vTaskStartScheduler+0xc8>)
 80056fc:	f04f 32ff 	mov.w	r2, #4294967295
 8005700:	601a      	str	r2, [r3, #0]
 8005702:	4b14      	ldr	r3, [pc, #80]	@ (8005754 <vTaskStartScheduler+0xcc>)
 8005704:	2201      	movs	r2, #1
 8005706:	601a      	str	r2, [r3, #0]
 8005708:	4b13      	ldr	r3, [pc, #76]	@ (8005758 <vTaskStartScheduler+0xd0>)
 800570a:	2200      	movs	r2, #0
 800570c:	601a      	str	r2, [r3, #0]
 800570e:	f000 fbbf 	bl	8005e90 <xPortStartScheduler>
 8005712:	e00f      	b.n	8005734 <vTaskStartScheduler+0xac>
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800571a:	d10b      	bne.n	8005734 <vTaskStartScheduler+0xac>
 800571c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005720:	f383 8811 	msr	BASEPRI, r3
 8005724:	f3bf 8f6f 	isb	sy
 8005728:	f3bf 8f4f 	dsb	sy
 800572c:	60fb      	str	r3, [r7, #12]
 800572e:	bf00      	nop
 8005730:	bf00      	nop
 8005732:	e7fd      	b.n	8005730 <vTaskStartScheduler+0xa8>
 8005734:	bf00      	nop
 8005736:	3718      	adds	r7, #24
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}
 800573c:	08007054 	.word	0x08007054
 8005740:	08005af1 	.word	0x08005af1
 8005744:	200005a8 	.word	0x200005a8
 8005748:	20000484 	.word	0x20000484
 800574c:	2000001c 	.word	0x2000001c
 8005750:	200005a4 	.word	0x200005a4
 8005754:	20000590 	.word	0x20000590
 8005758:	20000588 	.word	0x20000588

0800575c <vTaskSuspendAll>:
 800575c:	b480      	push	{r7}
 800575e:	af00      	add	r7, sp, #0
 8005760:	4b04      	ldr	r3, [pc, #16]	@ (8005774 <vTaskSuspendAll+0x18>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	3301      	adds	r3, #1
 8005766:	4a03      	ldr	r2, [pc, #12]	@ (8005774 <vTaskSuspendAll+0x18>)
 8005768:	6013      	str	r3, [r2, #0]
 800576a:	bf00      	nop
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr
 8005774:	200005ac 	.word	0x200005ac

08005778 <xTaskResumeAll>:
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	2300      	movs	r3, #0
 8005780:	60fb      	str	r3, [r7, #12]
 8005782:	2300      	movs	r3, #0
 8005784:	60bb      	str	r3, [r7, #8]
 8005786:	4b42      	ldr	r3, [pc, #264]	@ (8005890 <xTaskResumeAll+0x118>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d10b      	bne.n	80057a6 <xTaskResumeAll+0x2e>
 800578e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005792:	f383 8811 	msr	BASEPRI, r3
 8005796:	f3bf 8f6f 	isb	sy
 800579a:	f3bf 8f4f 	dsb	sy
 800579e:	603b      	str	r3, [r7, #0]
 80057a0:	bf00      	nop
 80057a2:	bf00      	nop
 80057a4:	e7fd      	b.n	80057a2 <xTaskResumeAll+0x2a>
 80057a6:	f000 fc17 	bl	8005fd8 <vPortEnterCritical>
 80057aa:	4b39      	ldr	r3, [pc, #228]	@ (8005890 <xTaskResumeAll+0x118>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	3b01      	subs	r3, #1
 80057b0:	4a37      	ldr	r2, [pc, #220]	@ (8005890 <xTaskResumeAll+0x118>)
 80057b2:	6013      	str	r3, [r2, #0]
 80057b4:	4b36      	ldr	r3, [pc, #216]	@ (8005890 <xTaskResumeAll+0x118>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d161      	bne.n	8005880 <xTaskResumeAll+0x108>
 80057bc:	4b35      	ldr	r3, [pc, #212]	@ (8005894 <xTaskResumeAll+0x11c>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d05d      	beq.n	8005880 <xTaskResumeAll+0x108>
 80057c4:	e02e      	b.n	8005824 <xTaskResumeAll+0xac>
 80057c6:	4b34      	ldr	r3, [pc, #208]	@ (8005898 <xTaskResumeAll+0x120>)
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	60fb      	str	r3, [r7, #12]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	3318      	adds	r3, #24
 80057d2:	4618      	mov	r0, r3
 80057d4:	f7ff fd48 	bl	8005268 <uxListRemove>
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	3304      	adds	r3, #4
 80057dc:	4618      	mov	r0, r3
 80057de:	f7ff fd43 	bl	8005268 <uxListRemove>
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057e6:	2201      	movs	r2, #1
 80057e8:	409a      	lsls	r2, r3
 80057ea:	4b2c      	ldr	r3, [pc, #176]	@ (800589c <xTaskResumeAll+0x124>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	4a2a      	ldr	r2, [pc, #168]	@ (800589c <xTaskResumeAll+0x124>)
 80057f2:	6013      	str	r3, [r2, #0]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057f8:	4613      	mov	r3, r2
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	4413      	add	r3, r2
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	4a27      	ldr	r2, [pc, #156]	@ (80058a0 <xTaskResumeAll+0x128>)
 8005802:	441a      	add	r2, r3
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	3304      	adds	r3, #4
 8005808:	4619      	mov	r1, r3
 800580a:	4610      	mov	r0, r2
 800580c:	f7ff fccf 	bl	80051ae <vListInsertEnd>
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005814:	4b23      	ldr	r3, [pc, #140]	@ (80058a4 <xTaskResumeAll+0x12c>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800581a:	429a      	cmp	r2, r3
 800581c:	d302      	bcc.n	8005824 <xTaskResumeAll+0xac>
 800581e:	4b22      	ldr	r3, [pc, #136]	@ (80058a8 <xTaskResumeAll+0x130>)
 8005820:	2201      	movs	r2, #1
 8005822:	601a      	str	r2, [r3, #0]
 8005824:	4b1c      	ldr	r3, [pc, #112]	@ (8005898 <xTaskResumeAll+0x120>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d1cc      	bne.n	80057c6 <xTaskResumeAll+0x4e>
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d001      	beq.n	8005836 <xTaskResumeAll+0xbe>
 8005832:	f000 fa19 	bl	8005c68 <prvResetNextTaskUnblockTime>
 8005836:	4b1d      	ldr	r3, [pc, #116]	@ (80058ac <xTaskResumeAll+0x134>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	607b      	str	r3, [r7, #4]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d010      	beq.n	8005864 <xTaskResumeAll+0xec>
 8005842:	f000 f837 	bl	80058b4 <xTaskIncrementTick>
 8005846:	4603      	mov	r3, r0
 8005848:	2b00      	cmp	r3, #0
 800584a:	d002      	beq.n	8005852 <xTaskResumeAll+0xda>
 800584c:	4b16      	ldr	r3, [pc, #88]	@ (80058a8 <xTaskResumeAll+0x130>)
 800584e:	2201      	movs	r2, #1
 8005850:	601a      	str	r2, [r3, #0]
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	3b01      	subs	r3, #1
 8005856:	607b      	str	r3, [r7, #4]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d1f1      	bne.n	8005842 <xTaskResumeAll+0xca>
 800585e:	4b13      	ldr	r3, [pc, #76]	@ (80058ac <xTaskResumeAll+0x134>)
 8005860:	2200      	movs	r2, #0
 8005862:	601a      	str	r2, [r3, #0]
 8005864:	4b10      	ldr	r3, [pc, #64]	@ (80058a8 <xTaskResumeAll+0x130>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d009      	beq.n	8005880 <xTaskResumeAll+0x108>
 800586c:	2301      	movs	r3, #1
 800586e:	60bb      	str	r3, [r7, #8]
 8005870:	4b0f      	ldr	r3, [pc, #60]	@ (80058b0 <xTaskResumeAll+0x138>)
 8005872:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005876:	601a      	str	r2, [r3, #0]
 8005878:	f3bf 8f4f 	dsb	sy
 800587c:	f3bf 8f6f 	isb	sy
 8005880:	f000 fbdc 	bl	800603c <vPortExitCritical>
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	4618      	mov	r0, r3
 8005888:	3710      	adds	r7, #16
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}
 800588e:	bf00      	nop
 8005890:	200005ac 	.word	0x200005ac
 8005894:	20000584 	.word	0x20000584
 8005898:	20000544 	.word	0x20000544
 800589c:	2000058c 	.word	0x2000058c
 80058a0:	20000488 	.word	0x20000488
 80058a4:	20000484 	.word	0x20000484
 80058a8:	20000598 	.word	0x20000598
 80058ac:	20000594 	.word	0x20000594
 80058b0:	e000ed04 	.word	0xe000ed04

080058b4 <xTaskIncrementTick>:
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b086      	sub	sp, #24
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	2300      	movs	r3, #0
 80058bc:	617b      	str	r3, [r7, #20]
 80058be:	4b4f      	ldr	r3, [pc, #316]	@ (80059fc <xTaskIncrementTick+0x148>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	f040 808f 	bne.w	80059e6 <xTaskIncrementTick+0x132>
 80058c8:	4b4d      	ldr	r3, [pc, #308]	@ (8005a00 <xTaskIncrementTick+0x14c>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	3301      	adds	r3, #1
 80058ce:	613b      	str	r3, [r7, #16]
 80058d0:	4a4b      	ldr	r2, [pc, #300]	@ (8005a00 <xTaskIncrementTick+0x14c>)
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	6013      	str	r3, [r2, #0]
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d121      	bne.n	8005920 <xTaskIncrementTick+0x6c>
 80058dc:	4b49      	ldr	r3, [pc, #292]	@ (8005a04 <xTaskIncrementTick+0x150>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00b      	beq.n	80058fe <xTaskIncrementTick+0x4a>
 80058e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ea:	f383 8811 	msr	BASEPRI, r3
 80058ee:	f3bf 8f6f 	isb	sy
 80058f2:	f3bf 8f4f 	dsb	sy
 80058f6:	603b      	str	r3, [r7, #0]
 80058f8:	bf00      	nop
 80058fa:	bf00      	nop
 80058fc:	e7fd      	b.n	80058fa <xTaskIncrementTick+0x46>
 80058fe:	4b41      	ldr	r3, [pc, #260]	@ (8005a04 <xTaskIncrementTick+0x150>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	60fb      	str	r3, [r7, #12]
 8005904:	4b40      	ldr	r3, [pc, #256]	@ (8005a08 <xTaskIncrementTick+0x154>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a3e      	ldr	r2, [pc, #248]	@ (8005a04 <xTaskIncrementTick+0x150>)
 800590a:	6013      	str	r3, [r2, #0]
 800590c:	4a3e      	ldr	r2, [pc, #248]	@ (8005a08 <xTaskIncrementTick+0x154>)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6013      	str	r3, [r2, #0]
 8005912:	4b3e      	ldr	r3, [pc, #248]	@ (8005a0c <xTaskIncrementTick+0x158>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	3301      	adds	r3, #1
 8005918:	4a3c      	ldr	r2, [pc, #240]	@ (8005a0c <xTaskIncrementTick+0x158>)
 800591a:	6013      	str	r3, [r2, #0]
 800591c:	f000 f9a4 	bl	8005c68 <prvResetNextTaskUnblockTime>
 8005920:	4b3b      	ldr	r3, [pc, #236]	@ (8005a10 <xTaskIncrementTick+0x15c>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	693a      	ldr	r2, [r7, #16]
 8005926:	429a      	cmp	r2, r3
 8005928:	d348      	bcc.n	80059bc <xTaskIncrementTick+0x108>
 800592a:	4b36      	ldr	r3, [pc, #216]	@ (8005a04 <xTaskIncrementTick+0x150>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d104      	bne.n	800593e <xTaskIncrementTick+0x8a>
 8005934:	4b36      	ldr	r3, [pc, #216]	@ (8005a10 <xTaskIncrementTick+0x15c>)
 8005936:	f04f 32ff 	mov.w	r2, #4294967295
 800593a:	601a      	str	r2, [r3, #0]
 800593c:	e03e      	b.n	80059bc <xTaskIncrementTick+0x108>
 800593e:	4b31      	ldr	r3, [pc, #196]	@ (8005a04 <xTaskIncrementTick+0x150>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	68db      	ldr	r3, [r3, #12]
 8005946:	60bb      	str	r3, [r7, #8]
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	607b      	str	r3, [r7, #4]
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	429a      	cmp	r2, r3
 8005954:	d203      	bcs.n	800595e <xTaskIncrementTick+0xaa>
 8005956:	4a2e      	ldr	r2, [pc, #184]	@ (8005a10 <xTaskIncrementTick+0x15c>)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6013      	str	r3, [r2, #0]
 800595c:	e02e      	b.n	80059bc <xTaskIncrementTick+0x108>
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	3304      	adds	r3, #4
 8005962:	4618      	mov	r0, r3
 8005964:	f7ff fc80 	bl	8005268 <uxListRemove>
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800596c:	2b00      	cmp	r3, #0
 800596e:	d004      	beq.n	800597a <xTaskIncrementTick+0xc6>
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	3318      	adds	r3, #24
 8005974:	4618      	mov	r0, r3
 8005976:	f7ff fc77 	bl	8005268 <uxListRemove>
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800597e:	2201      	movs	r2, #1
 8005980:	409a      	lsls	r2, r3
 8005982:	4b24      	ldr	r3, [pc, #144]	@ (8005a14 <xTaskIncrementTick+0x160>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4313      	orrs	r3, r2
 8005988:	4a22      	ldr	r2, [pc, #136]	@ (8005a14 <xTaskIncrementTick+0x160>)
 800598a:	6013      	str	r3, [r2, #0]
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005990:	4613      	mov	r3, r2
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	4413      	add	r3, r2
 8005996:	009b      	lsls	r3, r3, #2
 8005998:	4a1f      	ldr	r2, [pc, #124]	@ (8005a18 <xTaskIncrementTick+0x164>)
 800599a:	441a      	add	r2, r3
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	3304      	adds	r3, #4
 80059a0:	4619      	mov	r1, r3
 80059a2:	4610      	mov	r0, r2
 80059a4:	f7ff fc03 	bl	80051ae <vListInsertEnd>
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059ac:	4b1b      	ldr	r3, [pc, #108]	@ (8005a1c <xTaskIncrementTick+0x168>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d3b9      	bcc.n	800592a <xTaskIncrementTick+0x76>
 80059b6:	2301      	movs	r3, #1
 80059b8:	617b      	str	r3, [r7, #20]
 80059ba:	e7b6      	b.n	800592a <xTaskIncrementTick+0x76>
 80059bc:	4b17      	ldr	r3, [pc, #92]	@ (8005a1c <xTaskIncrementTick+0x168>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059c2:	4915      	ldr	r1, [pc, #84]	@ (8005a18 <xTaskIncrementTick+0x164>)
 80059c4:	4613      	mov	r3, r2
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	4413      	add	r3, r2
 80059ca:	009b      	lsls	r3, r3, #2
 80059cc:	440b      	add	r3, r1
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d901      	bls.n	80059d8 <xTaskIncrementTick+0x124>
 80059d4:	2301      	movs	r3, #1
 80059d6:	617b      	str	r3, [r7, #20]
 80059d8:	4b11      	ldr	r3, [pc, #68]	@ (8005a20 <xTaskIncrementTick+0x16c>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d007      	beq.n	80059f0 <xTaskIncrementTick+0x13c>
 80059e0:	2301      	movs	r3, #1
 80059e2:	617b      	str	r3, [r7, #20]
 80059e4:	e004      	b.n	80059f0 <xTaskIncrementTick+0x13c>
 80059e6:	4b0f      	ldr	r3, [pc, #60]	@ (8005a24 <xTaskIncrementTick+0x170>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	3301      	adds	r3, #1
 80059ec:	4a0d      	ldr	r2, [pc, #52]	@ (8005a24 <xTaskIncrementTick+0x170>)
 80059ee:	6013      	str	r3, [r2, #0]
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	4618      	mov	r0, r3
 80059f4:	3718      	adds	r7, #24
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	200005ac 	.word	0x200005ac
 8005a00:	20000588 	.word	0x20000588
 8005a04:	2000053c 	.word	0x2000053c
 8005a08:	20000540 	.word	0x20000540
 8005a0c:	2000059c 	.word	0x2000059c
 8005a10:	200005a4 	.word	0x200005a4
 8005a14:	2000058c 	.word	0x2000058c
 8005a18:	20000488 	.word	0x20000488
 8005a1c:	20000484 	.word	0x20000484
 8005a20:	20000598 	.word	0x20000598
 8005a24:	20000594 	.word	0x20000594

08005a28 <vTaskSwitchContext>:
 8005a28:	b480      	push	{r7}
 8005a2a:	b087      	sub	sp, #28
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	4b2a      	ldr	r3, [pc, #168]	@ (8005ad8 <vTaskSwitchContext+0xb0>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d003      	beq.n	8005a3e <vTaskSwitchContext+0x16>
 8005a36:	4b29      	ldr	r3, [pc, #164]	@ (8005adc <vTaskSwitchContext+0xb4>)
 8005a38:	2201      	movs	r2, #1
 8005a3a:	601a      	str	r2, [r3, #0]
 8005a3c:	e045      	b.n	8005aca <vTaskSwitchContext+0xa2>
 8005a3e:	4b27      	ldr	r3, [pc, #156]	@ (8005adc <vTaskSwitchContext+0xb4>)
 8005a40:	2200      	movs	r2, #0
 8005a42:	601a      	str	r2, [r3, #0]
 8005a44:	4b26      	ldr	r3, [pc, #152]	@ (8005ae0 <vTaskSwitchContext+0xb8>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	60fb      	str	r3, [r7, #12]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	fab3 f383 	clz	r3, r3
 8005a50:	72fb      	strb	r3, [r7, #11]
 8005a52:	7afb      	ldrb	r3, [r7, #11]
 8005a54:	f1c3 031f 	rsb	r3, r3, #31
 8005a58:	617b      	str	r3, [r7, #20]
 8005a5a:	4922      	ldr	r1, [pc, #136]	@ (8005ae4 <vTaskSwitchContext+0xbc>)
 8005a5c:	697a      	ldr	r2, [r7, #20]
 8005a5e:	4613      	mov	r3, r2
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	4413      	add	r3, r2
 8005a64:	009b      	lsls	r3, r3, #2
 8005a66:	440b      	add	r3, r1
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d10b      	bne.n	8005a86 <vTaskSwitchContext+0x5e>
 8005a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a72:	f383 8811 	msr	BASEPRI, r3
 8005a76:	f3bf 8f6f 	isb	sy
 8005a7a:	f3bf 8f4f 	dsb	sy
 8005a7e:	607b      	str	r3, [r7, #4]
 8005a80:	bf00      	nop
 8005a82:	bf00      	nop
 8005a84:	e7fd      	b.n	8005a82 <vTaskSwitchContext+0x5a>
 8005a86:	697a      	ldr	r2, [r7, #20]
 8005a88:	4613      	mov	r3, r2
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	4413      	add	r3, r2
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	4a14      	ldr	r2, [pc, #80]	@ (8005ae4 <vTaskSwitchContext+0xbc>)
 8005a92:	4413      	add	r3, r2
 8005a94:	613b      	str	r3, [r7, #16]
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	685a      	ldr	r2, [r3, #4]
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	605a      	str	r2, [r3, #4]
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	685a      	ldr	r2, [r3, #4]
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	3308      	adds	r3, #8
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d104      	bne.n	8005ab6 <vTaskSwitchContext+0x8e>
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	685a      	ldr	r2, [r3, #4]
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	605a      	str	r2, [r3, #4]
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	68db      	ldr	r3, [r3, #12]
 8005abc:	4a0a      	ldr	r2, [pc, #40]	@ (8005ae8 <vTaskSwitchContext+0xc0>)
 8005abe:	6013      	str	r3, [r2, #0]
 8005ac0:	4b09      	ldr	r3, [pc, #36]	@ (8005ae8 <vTaskSwitchContext+0xc0>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	334c      	adds	r3, #76	@ 0x4c
 8005ac6:	4a09      	ldr	r2, [pc, #36]	@ (8005aec <vTaskSwitchContext+0xc4>)
 8005ac8:	6013      	str	r3, [r2, #0]
 8005aca:	bf00      	nop
 8005acc:	371c      	adds	r7, #28
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr
 8005ad6:	bf00      	nop
 8005ad8:	200005ac 	.word	0x200005ac
 8005adc:	20000598 	.word	0x20000598
 8005ae0:	2000058c 	.word	0x2000058c
 8005ae4:	20000488 	.word	0x20000488
 8005ae8:	20000484 	.word	0x20000484
 8005aec:	2000001c 	.word	0x2000001c

08005af0 <prvIdleTask>:
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b082      	sub	sp, #8
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
 8005af8:	f000 f852 	bl	8005ba0 <prvCheckTasksWaitingTermination>
 8005afc:	4b06      	ldr	r3, [pc, #24]	@ (8005b18 <prvIdleTask+0x28>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	2b01      	cmp	r3, #1
 8005b02:	d9f9      	bls.n	8005af8 <prvIdleTask+0x8>
 8005b04:	4b05      	ldr	r3, [pc, #20]	@ (8005b1c <prvIdleTask+0x2c>)
 8005b06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b0a:	601a      	str	r2, [r3, #0]
 8005b0c:	f3bf 8f4f 	dsb	sy
 8005b10:	f3bf 8f6f 	isb	sy
 8005b14:	e7f0      	b.n	8005af8 <prvIdleTask+0x8>
 8005b16:	bf00      	nop
 8005b18:	20000488 	.word	0x20000488
 8005b1c:	e000ed04 	.word	0xe000ed04

08005b20 <prvInitialiseTaskLists>:
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b082      	sub	sp, #8
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	2300      	movs	r3, #0
 8005b28:	607b      	str	r3, [r7, #4]
 8005b2a:	e00c      	b.n	8005b46 <prvInitialiseTaskLists+0x26>
 8005b2c:	687a      	ldr	r2, [r7, #4]
 8005b2e:	4613      	mov	r3, r2
 8005b30:	009b      	lsls	r3, r3, #2
 8005b32:	4413      	add	r3, r2
 8005b34:	009b      	lsls	r3, r3, #2
 8005b36:	4a12      	ldr	r2, [pc, #72]	@ (8005b80 <prvInitialiseTaskLists+0x60>)
 8005b38:	4413      	add	r3, r2
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f7ff fb0a 	bl	8005154 <vListInitialise>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	3301      	adds	r3, #1
 8005b44:	607b      	str	r3, [r7, #4]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2b06      	cmp	r3, #6
 8005b4a:	d9ef      	bls.n	8005b2c <prvInitialiseTaskLists+0xc>
 8005b4c:	480d      	ldr	r0, [pc, #52]	@ (8005b84 <prvInitialiseTaskLists+0x64>)
 8005b4e:	f7ff fb01 	bl	8005154 <vListInitialise>
 8005b52:	480d      	ldr	r0, [pc, #52]	@ (8005b88 <prvInitialiseTaskLists+0x68>)
 8005b54:	f7ff fafe 	bl	8005154 <vListInitialise>
 8005b58:	480c      	ldr	r0, [pc, #48]	@ (8005b8c <prvInitialiseTaskLists+0x6c>)
 8005b5a:	f7ff fafb 	bl	8005154 <vListInitialise>
 8005b5e:	480c      	ldr	r0, [pc, #48]	@ (8005b90 <prvInitialiseTaskLists+0x70>)
 8005b60:	f7ff faf8 	bl	8005154 <vListInitialise>
 8005b64:	480b      	ldr	r0, [pc, #44]	@ (8005b94 <prvInitialiseTaskLists+0x74>)
 8005b66:	f7ff faf5 	bl	8005154 <vListInitialise>
 8005b6a:	4b0b      	ldr	r3, [pc, #44]	@ (8005b98 <prvInitialiseTaskLists+0x78>)
 8005b6c:	4a05      	ldr	r2, [pc, #20]	@ (8005b84 <prvInitialiseTaskLists+0x64>)
 8005b6e:	601a      	str	r2, [r3, #0]
 8005b70:	4b0a      	ldr	r3, [pc, #40]	@ (8005b9c <prvInitialiseTaskLists+0x7c>)
 8005b72:	4a05      	ldr	r2, [pc, #20]	@ (8005b88 <prvInitialiseTaskLists+0x68>)
 8005b74:	601a      	str	r2, [r3, #0]
 8005b76:	bf00      	nop
 8005b78:	3708      	adds	r7, #8
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	20000488 	.word	0x20000488
 8005b84:	20000514 	.word	0x20000514
 8005b88:	20000528 	.word	0x20000528
 8005b8c:	20000544 	.word	0x20000544
 8005b90:	20000558 	.word	0x20000558
 8005b94:	20000570 	.word	0x20000570
 8005b98:	2000053c 	.word	0x2000053c
 8005b9c:	20000540 	.word	0x20000540

08005ba0 <prvCheckTasksWaitingTermination>:
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b082      	sub	sp, #8
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	e019      	b.n	8005bdc <prvCheckTasksWaitingTermination+0x3c>
 8005ba8:	f000 fa16 	bl	8005fd8 <vPortEnterCritical>
 8005bac:	4b10      	ldr	r3, [pc, #64]	@ (8005bf0 <prvCheckTasksWaitingTermination+0x50>)
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	68db      	ldr	r3, [r3, #12]
 8005bb2:	607b      	str	r3, [r7, #4]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	3304      	adds	r3, #4
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f7ff fb55 	bl	8005268 <uxListRemove>
 8005bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8005bf4 <prvCheckTasksWaitingTermination+0x54>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	3b01      	subs	r3, #1
 8005bc4:	4a0b      	ldr	r2, [pc, #44]	@ (8005bf4 <prvCheckTasksWaitingTermination+0x54>)
 8005bc6:	6013      	str	r3, [r2, #0]
 8005bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8005bf8 <prvCheckTasksWaitingTermination+0x58>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	3b01      	subs	r3, #1
 8005bce:	4a0a      	ldr	r2, [pc, #40]	@ (8005bf8 <prvCheckTasksWaitingTermination+0x58>)
 8005bd0:	6013      	str	r3, [r2, #0]
 8005bd2:	f000 fa33 	bl	800603c <vPortExitCritical>
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f000 f810 	bl	8005bfc <prvDeleteTCB>
 8005bdc:	4b06      	ldr	r3, [pc, #24]	@ (8005bf8 <prvCheckTasksWaitingTermination+0x58>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d1e1      	bne.n	8005ba8 <prvCheckTasksWaitingTermination+0x8>
 8005be4:	bf00      	nop
 8005be6:	bf00      	nop
 8005be8:	3708      	adds	r7, #8
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}
 8005bee:	bf00      	nop
 8005bf0:	20000558 	.word	0x20000558
 8005bf4:	20000584 	.word	0x20000584
 8005bf8:	2000056c 	.word	0x2000056c

08005bfc <prvDeleteTCB>:
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b084      	sub	sp, #16
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	334c      	adds	r3, #76	@ 0x4c
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f000 fec3 	bl	8006994 <_reclaim_reent>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d108      	bne.n	8005c2a <prvDeleteTCB+0x2e>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f000 fb89 	bl	8006334 <vPortFree>
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 fb86 	bl	8006334 <vPortFree>
 8005c28:	e019      	b.n	8005c5e <prvDeleteTCB+0x62>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d103      	bne.n	8005c3c <prvDeleteTCB+0x40>
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 fb7d 	bl	8006334 <vPortFree>
 8005c3a:	e010      	b.n	8005c5e <prvDeleteTCB+0x62>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005c42:	2b02      	cmp	r3, #2
 8005c44:	d00b      	beq.n	8005c5e <prvDeleteTCB+0x62>
 8005c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c4a:	f383 8811 	msr	BASEPRI, r3
 8005c4e:	f3bf 8f6f 	isb	sy
 8005c52:	f3bf 8f4f 	dsb	sy
 8005c56:	60fb      	str	r3, [r7, #12]
 8005c58:	bf00      	nop
 8005c5a:	bf00      	nop
 8005c5c:	e7fd      	b.n	8005c5a <prvDeleteTCB+0x5e>
 8005c5e:	bf00      	nop
 8005c60:	3710      	adds	r7, #16
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
	...

08005c68 <prvResetNextTaskUnblockTime>:
 8005c68:	b480      	push	{r7}
 8005c6a:	b083      	sub	sp, #12
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca0 <prvResetNextTaskUnblockTime+0x38>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d104      	bne.n	8005c82 <prvResetNextTaskUnblockTime+0x1a>
 8005c78:	4b0a      	ldr	r3, [pc, #40]	@ (8005ca4 <prvResetNextTaskUnblockTime+0x3c>)
 8005c7a:	f04f 32ff 	mov.w	r2, #4294967295
 8005c7e:	601a      	str	r2, [r3, #0]
 8005c80:	e008      	b.n	8005c94 <prvResetNextTaskUnblockTime+0x2c>
 8005c82:	4b07      	ldr	r3, [pc, #28]	@ (8005ca0 <prvResetNextTaskUnblockTime+0x38>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	68db      	ldr	r3, [r3, #12]
 8005c88:	68db      	ldr	r3, [r3, #12]
 8005c8a:	607b      	str	r3, [r7, #4]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	4a04      	ldr	r2, [pc, #16]	@ (8005ca4 <prvResetNextTaskUnblockTime+0x3c>)
 8005c92:	6013      	str	r3, [r2, #0]
 8005c94:	bf00      	nop
 8005c96:	370c      	adds	r7, #12
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9e:	4770      	bx	lr
 8005ca0:	2000053c 	.word	0x2000053c
 8005ca4:	200005a4 	.word	0x200005a4

08005ca8 <prvAddCurrentTaskToDelayedList>:
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	6039      	str	r1, [r7, #0]
 8005cb2:	4b29      	ldr	r3, [pc, #164]	@ (8005d58 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	60fb      	str	r3, [r7, #12]
 8005cb8:	4b28      	ldr	r3, [pc, #160]	@ (8005d5c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	3304      	adds	r3, #4
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f7ff fad2 	bl	8005268 <uxListRemove>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d10b      	bne.n	8005ce2 <prvAddCurrentTaskToDelayedList+0x3a>
 8005cca:	4b24      	ldr	r3, [pc, #144]	@ (8005d5c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd6:	43da      	mvns	r2, r3
 8005cd8:	4b21      	ldr	r3, [pc, #132]	@ (8005d60 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4013      	ands	r3, r2
 8005cde:	4a20      	ldr	r2, [pc, #128]	@ (8005d60 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005ce0:	6013      	str	r3, [r2, #0]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce8:	d10a      	bne.n	8005d00 <prvAddCurrentTaskToDelayedList+0x58>
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d007      	beq.n	8005d00 <prvAddCurrentTaskToDelayedList+0x58>
 8005cf0:	4b1a      	ldr	r3, [pc, #104]	@ (8005d5c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	3304      	adds	r3, #4
 8005cf6:	4619      	mov	r1, r3
 8005cf8:	481a      	ldr	r0, [pc, #104]	@ (8005d64 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005cfa:	f7ff fa58 	bl	80051ae <vListInsertEnd>
 8005cfe:	e026      	b.n	8005d4e <prvAddCurrentTaskToDelayedList+0xa6>
 8005d00:	68fa      	ldr	r2, [r7, #12]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4413      	add	r3, r2
 8005d06:	60bb      	str	r3, [r7, #8]
 8005d08:	4b14      	ldr	r3, [pc, #80]	@ (8005d5c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	68ba      	ldr	r2, [r7, #8]
 8005d0e:	605a      	str	r2, [r3, #4]
 8005d10:	68ba      	ldr	r2, [r7, #8]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d209      	bcs.n	8005d2c <prvAddCurrentTaskToDelayedList+0x84>
 8005d18:	4b13      	ldr	r3, [pc, #76]	@ (8005d68 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	4b0f      	ldr	r3, [pc, #60]	@ (8005d5c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	3304      	adds	r3, #4
 8005d22:	4619      	mov	r1, r3
 8005d24:	4610      	mov	r0, r2
 8005d26:	f7ff fa66 	bl	80051f6 <vListInsert>
 8005d2a:	e010      	b.n	8005d4e <prvAddCurrentTaskToDelayedList+0xa6>
 8005d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8005d6c <prvAddCurrentTaskToDelayedList+0xc4>)
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	4b0a      	ldr	r3, [pc, #40]	@ (8005d5c <prvAddCurrentTaskToDelayedList+0xb4>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	3304      	adds	r3, #4
 8005d36:	4619      	mov	r1, r3
 8005d38:	4610      	mov	r0, r2
 8005d3a:	f7ff fa5c 	bl	80051f6 <vListInsert>
 8005d3e:	4b0c      	ldr	r3, [pc, #48]	@ (8005d70 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	68ba      	ldr	r2, [r7, #8]
 8005d44:	429a      	cmp	r2, r3
 8005d46:	d202      	bcs.n	8005d4e <prvAddCurrentTaskToDelayedList+0xa6>
 8005d48:	4a09      	ldr	r2, [pc, #36]	@ (8005d70 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	6013      	str	r3, [r2, #0]
 8005d4e:	bf00      	nop
 8005d50:	3710      	adds	r7, #16
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	20000588 	.word	0x20000588
 8005d5c:	20000484 	.word	0x20000484
 8005d60:	2000058c 	.word	0x2000058c
 8005d64:	20000570 	.word	0x20000570
 8005d68:	20000540 	.word	0x20000540
 8005d6c:	2000053c 	.word	0x2000053c
 8005d70:	200005a4 	.word	0x200005a4

08005d74 <pxPortInitialiseStack>:
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	60f8      	str	r0, [r7, #12]
 8005d7c:	60b9      	str	r1, [r7, #8]
 8005d7e:	607a      	str	r2, [r7, #4]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	3b04      	subs	r3, #4
 8005d84:	60fb      	str	r3, [r7, #12]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005d8c:	601a      	str	r2, [r3, #0]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	3b04      	subs	r3, #4
 8005d92:	60fb      	str	r3, [r7, #12]
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	f023 0201 	bic.w	r2, r3, #1
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	601a      	str	r2, [r3, #0]
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	3b04      	subs	r3, #4
 8005da2:	60fb      	str	r3, [r7, #12]
 8005da4:	4a0c      	ldr	r2, [pc, #48]	@ (8005dd8 <pxPortInitialiseStack+0x64>)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	601a      	str	r2, [r3, #0]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	3b14      	subs	r3, #20
 8005dae:	60fb      	str	r3, [r7, #12]
 8005db0:	687a      	ldr	r2, [r7, #4]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	601a      	str	r2, [r3, #0]
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	3b04      	subs	r3, #4
 8005dba:	60fb      	str	r3, [r7, #12]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f06f 0202 	mvn.w	r2, #2
 8005dc2:	601a      	str	r2, [r3, #0]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	3b20      	subs	r3, #32
 8005dc8:	60fb      	str	r3, [r7, #12]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3714      	adds	r7, #20
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr
 8005dd8:	08005ddd 	.word	0x08005ddd

08005ddc <prvTaskExitError>:
 8005ddc:	b480      	push	{r7}
 8005dde:	b085      	sub	sp, #20
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	2300      	movs	r3, #0
 8005de4:	607b      	str	r3, [r7, #4]
 8005de6:	4b13      	ldr	r3, [pc, #76]	@ (8005e34 <prvTaskExitError+0x58>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dee:	d00b      	beq.n	8005e08 <prvTaskExitError+0x2c>
 8005df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df4:	f383 8811 	msr	BASEPRI, r3
 8005df8:	f3bf 8f6f 	isb	sy
 8005dfc:	f3bf 8f4f 	dsb	sy
 8005e00:	60fb      	str	r3, [r7, #12]
 8005e02:	bf00      	nop
 8005e04:	bf00      	nop
 8005e06:	e7fd      	b.n	8005e04 <prvTaskExitError+0x28>
 8005e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e0c:	f383 8811 	msr	BASEPRI, r3
 8005e10:	f3bf 8f6f 	isb	sy
 8005e14:	f3bf 8f4f 	dsb	sy
 8005e18:	60bb      	str	r3, [r7, #8]
 8005e1a:	bf00      	nop
 8005e1c:	bf00      	nop
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d0fc      	beq.n	8005e1e <prvTaskExitError+0x42>
 8005e24:	bf00      	nop
 8005e26:	bf00      	nop
 8005e28:	3714      	adds	r7, #20
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e30:	4770      	bx	lr
 8005e32:	bf00      	nop
 8005e34:	2000000c 	.word	0x2000000c
	...

08005e40 <SVC_Handler>:
 8005e40:	4b07      	ldr	r3, [pc, #28]	@ (8005e60 <pxCurrentTCBConst2>)
 8005e42:	6819      	ldr	r1, [r3, #0]
 8005e44:	6808      	ldr	r0, [r1, #0]
 8005e46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e4a:	f380 8809 	msr	PSP, r0
 8005e4e:	f3bf 8f6f 	isb	sy
 8005e52:	f04f 0000 	mov.w	r0, #0
 8005e56:	f380 8811 	msr	BASEPRI, r0
 8005e5a:	4770      	bx	lr
 8005e5c:	f3af 8000 	nop.w

08005e60 <pxCurrentTCBConst2>:
 8005e60:	20000484 	.word	0x20000484
 8005e64:	bf00      	nop
 8005e66:	bf00      	nop

08005e68 <prvPortStartFirstTask>:
 8005e68:	4808      	ldr	r0, [pc, #32]	@ (8005e8c <prvPortStartFirstTask+0x24>)
 8005e6a:	6800      	ldr	r0, [r0, #0]
 8005e6c:	6800      	ldr	r0, [r0, #0]
 8005e6e:	f380 8808 	msr	MSP, r0
 8005e72:	f04f 0000 	mov.w	r0, #0
 8005e76:	f380 8814 	msr	CONTROL, r0
 8005e7a:	b662      	cpsie	i
 8005e7c:	b661      	cpsie	f
 8005e7e:	f3bf 8f4f 	dsb	sy
 8005e82:	f3bf 8f6f 	isb	sy
 8005e86:	df00      	svc	0
 8005e88:	bf00      	nop
 8005e8a:	bf00      	nop
 8005e8c:	e000ed08 	.word	0xe000ed08

08005e90 <xPortStartScheduler>:
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	4b47      	ldr	r3, [pc, #284]	@ (8005fb4 <xPortStartScheduler+0x124>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a47      	ldr	r2, [pc, #284]	@ (8005fb8 <xPortStartScheduler+0x128>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d10b      	bne.n	8005eb8 <xPortStartScheduler+0x28>
 8005ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ea4:	f383 8811 	msr	BASEPRI, r3
 8005ea8:	f3bf 8f6f 	isb	sy
 8005eac:	f3bf 8f4f 	dsb	sy
 8005eb0:	60fb      	str	r3, [r7, #12]
 8005eb2:	bf00      	nop
 8005eb4:	bf00      	nop
 8005eb6:	e7fd      	b.n	8005eb4 <xPortStartScheduler+0x24>
 8005eb8:	4b3e      	ldr	r3, [pc, #248]	@ (8005fb4 <xPortStartScheduler+0x124>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a3f      	ldr	r2, [pc, #252]	@ (8005fbc <xPortStartScheduler+0x12c>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d10b      	bne.n	8005eda <xPortStartScheduler+0x4a>
 8005ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ec6:	f383 8811 	msr	BASEPRI, r3
 8005eca:	f3bf 8f6f 	isb	sy
 8005ece:	f3bf 8f4f 	dsb	sy
 8005ed2:	613b      	str	r3, [r7, #16]
 8005ed4:	bf00      	nop
 8005ed6:	bf00      	nop
 8005ed8:	e7fd      	b.n	8005ed6 <xPortStartScheduler+0x46>
 8005eda:	4b39      	ldr	r3, [pc, #228]	@ (8005fc0 <xPortStartScheduler+0x130>)
 8005edc:	617b      	str	r3, [r7, #20]
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	781b      	ldrb	r3, [r3, #0]
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	607b      	str	r3, [r7, #4]
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	22ff      	movs	r2, #255	@ 0xff
 8005eea:	701a      	strb	r2, [r3, #0]
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	781b      	ldrb	r3, [r3, #0]
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	70fb      	strb	r3, [r7, #3]
 8005ef4:	78fb      	ldrb	r3, [r7, #3]
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005efc:	b2da      	uxtb	r2, r3
 8005efe:	4b31      	ldr	r3, [pc, #196]	@ (8005fc4 <xPortStartScheduler+0x134>)
 8005f00:	701a      	strb	r2, [r3, #0]
 8005f02:	4b31      	ldr	r3, [pc, #196]	@ (8005fc8 <xPortStartScheduler+0x138>)
 8005f04:	2207      	movs	r2, #7
 8005f06:	601a      	str	r2, [r3, #0]
 8005f08:	e009      	b.n	8005f1e <xPortStartScheduler+0x8e>
 8005f0a:	4b2f      	ldr	r3, [pc, #188]	@ (8005fc8 <xPortStartScheduler+0x138>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	3b01      	subs	r3, #1
 8005f10:	4a2d      	ldr	r2, [pc, #180]	@ (8005fc8 <xPortStartScheduler+0x138>)
 8005f12:	6013      	str	r3, [r2, #0]
 8005f14:	78fb      	ldrb	r3, [r7, #3]
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	005b      	lsls	r3, r3, #1
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	70fb      	strb	r3, [r7, #3]
 8005f1e:	78fb      	ldrb	r3, [r7, #3]
 8005f20:	b2db      	uxtb	r3, r3
 8005f22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f26:	2b80      	cmp	r3, #128	@ 0x80
 8005f28:	d0ef      	beq.n	8005f0a <xPortStartScheduler+0x7a>
 8005f2a:	4b27      	ldr	r3, [pc, #156]	@ (8005fc8 <xPortStartScheduler+0x138>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f1c3 0307 	rsb	r3, r3, #7
 8005f32:	2b04      	cmp	r3, #4
 8005f34:	d00b      	beq.n	8005f4e <xPortStartScheduler+0xbe>
 8005f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f3a:	f383 8811 	msr	BASEPRI, r3
 8005f3e:	f3bf 8f6f 	isb	sy
 8005f42:	f3bf 8f4f 	dsb	sy
 8005f46:	60bb      	str	r3, [r7, #8]
 8005f48:	bf00      	nop
 8005f4a:	bf00      	nop
 8005f4c:	e7fd      	b.n	8005f4a <xPortStartScheduler+0xba>
 8005f4e:	4b1e      	ldr	r3, [pc, #120]	@ (8005fc8 <xPortStartScheduler+0x138>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	021b      	lsls	r3, r3, #8
 8005f54:	4a1c      	ldr	r2, [pc, #112]	@ (8005fc8 <xPortStartScheduler+0x138>)
 8005f56:	6013      	str	r3, [r2, #0]
 8005f58:	4b1b      	ldr	r3, [pc, #108]	@ (8005fc8 <xPortStartScheduler+0x138>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005f60:	4a19      	ldr	r2, [pc, #100]	@ (8005fc8 <xPortStartScheduler+0x138>)
 8005f62:	6013      	str	r3, [r2, #0]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	b2da      	uxtb	r2, r3
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	701a      	strb	r2, [r3, #0]
 8005f6c:	4b17      	ldr	r3, [pc, #92]	@ (8005fcc <xPortStartScheduler+0x13c>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a16      	ldr	r2, [pc, #88]	@ (8005fcc <xPortStartScheduler+0x13c>)
 8005f72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005f76:	6013      	str	r3, [r2, #0]
 8005f78:	4b14      	ldr	r3, [pc, #80]	@ (8005fcc <xPortStartScheduler+0x13c>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a13      	ldr	r2, [pc, #76]	@ (8005fcc <xPortStartScheduler+0x13c>)
 8005f7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005f82:	6013      	str	r3, [r2, #0]
 8005f84:	f000 f8da 	bl	800613c <vPortSetupTimerInterrupt>
 8005f88:	4b11      	ldr	r3, [pc, #68]	@ (8005fd0 <xPortStartScheduler+0x140>)
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	601a      	str	r2, [r3, #0]
 8005f8e:	f000 f8f9 	bl	8006184 <vPortEnableVFP>
 8005f92:	4b10      	ldr	r3, [pc, #64]	@ (8005fd4 <xPortStartScheduler+0x144>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a0f      	ldr	r2, [pc, #60]	@ (8005fd4 <xPortStartScheduler+0x144>)
 8005f98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005f9c:	6013      	str	r3, [r2, #0]
 8005f9e:	f7ff ff63 	bl	8005e68 <prvPortStartFirstTask>
 8005fa2:	f7ff fd41 	bl	8005a28 <vTaskSwitchContext>
 8005fa6:	f7ff ff19 	bl	8005ddc <prvTaskExitError>
 8005faa:	2300      	movs	r3, #0
 8005fac:	4618      	mov	r0, r3
 8005fae:	3718      	adds	r7, #24
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}
 8005fb4:	e000ed00 	.word	0xe000ed00
 8005fb8:	410fc271 	.word	0x410fc271
 8005fbc:	410fc270 	.word	0x410fc270
 8005fc0:	e000e400 	.word	0xe000e400
 8005fc4:	200005b0 	.word	0x200005b0
 8005fc8:	200005b4 	.word	0x200005b4
 8005fcc:	e000ed20 	.word	0xe000ed20
 8005fd0:	2000000c 	.word	0x2000000c
 8005fd4:	e000ef34 	.word	0xe000ef34

08005fd8 <vPortEnterCritical>:
 8005fd8:	b480      	push	{r7}
 8005fda:	b083      	sub	sp, #12
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fe2:	f383 8811 	msr	BASEPRI, r3
 8005fe6:	f3bf 8f6f 	isb	sy
 8005fea:	f3bf 8f4f 	dsb	sy
 8005fee:	607b      	str	r3, [r7, #4]
 8005ff0:	bf00      	nop
 8005ff2:	4b10      	ldr	r3, [pc, #64]	@ (8006034 <vPortEnterCritical+0x5c>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	3301      	adds	r3, #1
 8005ff8:	4a0e      	ldr	r2, [pc, #56]	@ (8006034 <vPortEnterCritical+0x5c>)
 8005ffa:	6013      	str	r3, [r2, #0]
 8005ffc:	4b0d      	ldr	r3, [pc, #52]	@ (8006034 <vPortEnterCritical+0x5c>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	2b01      	cmp	r3, #1
 8006002:	d110      	bne.n	8006026 <vPortEnterCritical+0x4e>
 8006004:	4b0c      	ldr	r3, [pc, #48]	@ (8006038 <vPortEnterCritical+0x60>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	b2db      	uxtb	r3, r3
 800600a:	2b00      	cmp	r3, #0
 800600c:	d00b      	beq.n	8006026 <vPortEnterCritical+0x4e>
 800600e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006012:	f383 8811 	msr	BASEPRI, r3
 8006016:	f3bf 8f6f 	isb	sy
 800601a:	f3bf 8f4f 	dsb	sy
 800601e:	603b      	str	r3, [r7, #0]
 8006020:	bf00      	nop
 8006022:	bf00      	nop
 8006024:	e7fd      	b.n	8006022 <vPortEnterCritical+0x4a>
 8006026:	bf00      	nop
 8006028:	370c      	adds	r7, #12
 800602a:	46bd      	mov	sp, r7
 800602c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006030:	4770      	bx	lr
 8006032:	bf00      	nop
 8006034:	2000000c 	.word	0x2000000c
 8006038:	e000ed04 	.word	0xe000ed04

0800603c <vPortExitCritical>:
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	4b12      	ldr	r3, [pc, #72]	@ (800608c <vPortExitCritical+0x50>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d10b      	bne.n	8006062 <vPortExitCritical+0x26>
 800604a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800604e:	f383 8811 	msr	BASEPRI, r3
 8006052:	f3bf 8f6f 	isb	sy
 8006056:	f3bf 8f4f 	dsb	sy
 800605a:	607b      	str	r3, [r7, #4]
 800605c:	bf00      	nop
 800605e:	bf00      	nop
 8006060:	e7fd      	b.n	800605e <vPortExitCritical+0x22>
 8006062:	4b0a      	ldr	r3, [pc, #40]	@ (800608c <vPortExitCritical+0x50>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	3b01      	subs	r3, #1
 8006068:	4a08      	ldr	r2, [pc, #32]	@ (800608c <vPortExitCritical+0x50>)
 800606a:	6013      	str	r3, [r2, #0]
 800606c:	4b07      	ldr	r3, [pc, #28]	@ (800608c <vPortExitCritical+0x50>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d105      	bne.n	8006080 <vPortExitCritical+0x44>
 8006074:	2300      	movs	r3, #0
 8006076:	603b      	str	r3, [r7, #0]
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	f383 8811 	msr	BASEPRI, r3
 800607e:	bf00      	nop
 8006080:	bf00      	nop
 8006082:	370c      	adds	r7, #12
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr
 800608c:	2000000c 	.word	0x2000000c

08006090 <PendSV_Handler>:
 8006090:	f3ef 8009 	mrs	r0, PSP
 8006094:	f3bf 8f6f 	isb	sy
 8006098:	4b15      	ldr	r3, [pc, #84]	@ (80060f0 <pxCurrentTCBConst>)
 800609a:	681a      	ldr	r2, [r3, #0]
 800609c:	f01e 0f10 	tst.w	lr, #16
 80060a0:	bf08      	it	eq
 80060a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80060a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060aa:	6010      	str	r0, [r2, #0]
 80060ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80060b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80060b4:	f380 8811 	msr	BASEPRI, r0
 80060b8:	f3bf 8f4f 	dsb	sy
 80060bc:	f3bf 8f6f 	isb	sy
 80060c0:	f7ff fcb2 	bl	8005a28 <vTaskSwitchContext>
 80060c4:	f04f 0000 	mov.w	r0, #0
 80060c8:	f380 8811 	msr	BASEPRI, r0
 80060cc:	bc09      	pop	{r0, r3}
 80060ce:	6819      	ldr	r1, [r3, #0]
 80060d0:	6808      	ldr	r0, [r1, #0]
 80060d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060d6:	f01e 0f10 	tst.w	lr, #16
 80060da:	bf08      	it	eq
 80060dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80060e0:	f380 8809 	msr	PSP, r0
 80060e4:	f3bf 8f6f 	isb	sy
 80060e8:	4770      	bx	lr
 80060ea:	bf00      	nop
 80060ec:	f3af 8000 	nop.w

080060f0 <pxCurrentTCBConst>:
 80060f0:	20000484 	.word	0x20000484
 80060f4:	bf00      	nop
 80060f6:	bf00      	nop

080060f8 <SysTick_Handler>:
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b082      	sub	sp, #8
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006102:	f383 8811 	msr	BASEPRI, r3
 8006106:	f3bf 8f6f 	isb	sy
 800610a:	f3bf 8f4f 	dsb	sy
 800610e:	607b      	str	r3, [r7, #4]
 8006110:	bf00      	nop
 8006112:	f7ff fbcf 	bl	80058b4 <xTaskIncrementTick>
 8006116:	4603      	mov	r3, r0
 8006118:	2b00      	cmp	r3, #0
 800611a:	d003      	beq.n	8006124 <SysTick_Handler+0x2c>
 800611c:	4b06      	ldr	r3, [pc, #24]	@ (8006138 <SysTick_Handler+0x40>)
 800611e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006122:	601a      	str	r2, [r3, #0]
 8006124:	2300      	movs	r3, #0
 8006126:	603b      	str	r3, [r7, #0]
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	f383 8811 	msr	BASEPRI, r3
 800612e:	bf00      	nop
 8006130:	bf00      	nop
 8006132:	3708      	adds	r7, #8
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}
 8006138:	e000ed04 	.word	0xe000ed04

0800613c <vPortSetupTimerInterrupt>:
 800613c:	b480      	push	{r7}
 800613e:	af00      	add	r7, sp, #0
 8006140:	4b0b      	ldr	r3, [pc, #44]	@ (8006170 <vPortSetupTimerInterrupt+0x34>)
 8006142:	2200      	movs	r2, #0
 8006144:	601a      	str	r2, [r3, #0]
 8006146:	4b0b      	ldr	r3, [pc, #44]	@ (8006174 <vPortSetupTimerInterrupt+0x38>)
 8006148:	2200      	movs	r2, #0
 800614a:	601a      	str	r2, [r3, #0]
 800614c:	4b0a      	ldr	r3, [pc, #40]	@ (8006178 <vPortSetupTimerInterrupt+0x3c>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a0a      	ldr	r2, [pc, #40]	@ (800617c <vPortSetupTimerInterrupt+0x40>)
 8006152:	fba2 2303 	umull	r2, r3, r2, r3
 8006156:	099b      	lsrs	r3, r3, #6
 8006158:	4a09      	ldr	r2, [pc, #36]	@ (8006180 <vPortSetupTimerInterrupt+0x44>)
 800615a:	3b01      	subs	r3, #1
 800615c:	6013      	str	r3, [r2, #0]
 800615e:	4b04      	ldr	r3, [pc, #16]	@ (8006170 <vPortSetupTimerInterrupt+0x34>)
 8006160:	2207      	movs	r2, #7
 8006162:	601a      	str	r2, [r3, #0]
 8006164:	bf00      	nop
 8006166:	46bd      	mov	sp, r7
 8006168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616c:	4770      	bx	lr
 800616e:	bf00      	nop
 8006170:	e000e010 	.word	0xe000e010
 8006174:	e000e018 	.word	0xe000e018
 8006178:	20000000 	.word	0x20000000
 800617c:	10624dd3 	.word	0x10624dd3
 8006180:	e000e014 	.word	0xe000e014

08006184 <vPortEnableVFP>:
 8006184:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006194 <vPortEnableVFP+0x10>
 8006188:	6801      	ldr	r1, [r0, #0]
 800618a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800618e:	6001      	str	r1, [r0, #0]
 8006190:	4770      	bx	lr
 8006192:	bf00      	nop
 8006194:	e000ed88 	.word	0xe000ed88

08006198 <pvPortMalloc>:
 8006198:	b580      	push	{r7, lr}
 800619a:	b08a      	sub	sp, #40	@ 0x28
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	2300      	movs	r3, #0
 80061a2:	61fb      	str	r3, [r7, #28]
 80061a4:	f7ff fada 	bl	800575c <vTaskSuspendAll>
 80061a8:	4b5c      	ldr	r3, [pc, #368]	@ (800631c <pvPortMalloc+0x184>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d101      	bne.n	80061b4 <pvPortMalloc+0x1c>
 80061b0:	f000 f924 	bl	80063fc <prvHeapInit>
 80061b4:	4b5a      	ldr	r3, [pc, #360]	@ (8006320 <pvPortMalloc+0x188>)
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4013      	ands	r3, r2
 80061bc:	2b00      	cmp	r3, #0
 80061be:	f040 8095 	bne.w	80062ec <pvPortMalloc+0x154>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d01e      	beq.n	8006206 <pvPortMalloc+0x6e>
 80061c8:	2208      	movs	r2, #8
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	4413      	add	r3, r2
 80061ce:	607b      	str	r3, [r7, #4]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f003 0307 	and.w	r3, r3, #7
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d015      	beq.n	8006206 <pvPortMalloc+0x6e>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f023 0307 	bic.w	r3, r3, #7
 80061e0:	3308      	adds	r3, #8
 80061e2:	607b      	str	r3, [r7, #4]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f003 0307 	and.w	r3, r3, #7
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00b      	beq.n	8006206 <pvPortMalloc+0x6e>
 80061ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061f2:	f383 8811 	msr	BASEPRI, r3
 80061f6:	f3bf 8f6f 	isb	sy
 80061fa:	f3bf 8f4f 	dsb	sy
 80061fe:	617b      	str	r3, [r7, #20]
 8006200:	bf00      	nop
 8006202:	bf00      	nop
 8006204:	e7fd      	b.n	8006202 <pvPortMalloc+0x6a>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d06f      	beq.n	80062ec <pvPortMalloc+0x154>
 800620c:	4b45      	ldr	r3, [pc, #276]	@ (8006324 <pvPortMalloc+0x18c>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	429a      	cmp	r2, r3
 8006214:	d86a      	bhi.n	80062ec <pvPortMalloc+0x154>
 8006216:	4b44      	ldr	r3, [pc, #272]	@ (8006328 <pvPortMalloc+0x190>)
 8006218:	623b      	str	r3, [r7, #32]
 800621a:	4b43      	ldr	r3, [pc, #268]	@ (8006328 <pvPortMalloc+0x190>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006220:	e004      	b.n	800622c <pvPortMalloc+0x94>
 8006222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006224:	623b      	str	r3, [r7, #32]
 8006226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	627b      	str	r3, [r7, #36]	@ 0x24
 800622c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	429a      	cmp	r2, r3
 8006234:	d903      	bls.n	800623e <pvPortMalloc+0xa6>
 8006236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d1f1      	bne.n	8006222 <pvPortMalloc+0x8a>
 800623e:	4b37      	ldr	r3, [pc, #220]	@ (800631c <pvPortMalloc+0x184>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006244:	429a      	cmp	r2, r3
 8006246:	d051      	beq.n	80062ec <pvPortMalloc+0x154>
 8006248:	6a3b      	ldr	r3, [r7, #32]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	2208      	movs	r2, #8
 800624e:	4413      	add	r3, r2
 8006250:	61fb      	str	r3, [r7, #28]
 8006252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	6a3b      	ldr	r3, [r7, #32]
 8006258:	601a      	str	r2, [r3, #0]
 800625a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800625c:	685a      	ldr	r2, [r3, #4]
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	1ad2      	subs	r2, r2, r3
 8006262:	2308      	movs	r3, #8
 8006264:	005b      	lsls	r3, r3, #1
 8006266:	429a      	cmp	r2, r3
 8006268:	d920      	bls.n	80062ac <pvPortMalloc+0x114>
 800626a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	4413      	add	r3, r2
 8006270:	61bb      	str	r3, [r7, #24]
 8006272:	69bb      	ldr	r3, [r7, #24]
 8006274:	f003 0307 	and.w	r3, r3, #7
 8006278:	2b00      	cmp	r3, #0
 800627a:	d00b      	beq.n	8006294 <pvPortMalloc+0xfc>
 800627c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006280:	f383 8811 	msr	BASEPRI, r3
 8006284:	f3bf 8f6f 	isb	sy
 8006288:	f3bf 8f4f 	dsb	sy
 800628c:	613b      	str	r3, [r7, #16]
 800628e:	bf00      	nop
 8006290:	bf00      	nop
 8006292:	e7fd      	b.n	8006290 <pvPortMalloc+0xf8>
 8006294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006296:	685a      	ldr	r2, [r3, #4]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	1ad2      	subs	r2, r2, r3
 800629c:	69bb      	ldr	r3, [r7, #24]
 800629e:	605a      	str	r2, [r3, #4]
 80062a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062a2:	687a      	ldr	r2, [r7, #4]
 80062a4:	605a      	str	r2, [r3, #4]
 80062a6:	69b8      	ldr	r0, [r7, #24]
 80062a8:	f000 f90a 	bl	80064c0 <prvInsertBlockIntoFreeList>
 80062ac:	4b1d      	ldr	r3, [pc, #116]	@ (8006324 <pvPortMalloc+0x18c>)
 80062ae:	681a      	ldr	r2, [r3, #0]
 80062b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	1ad3      	subs	r3, r2, r3
 80062b6:	4a1b      	ldr	r2, [pc, #108]	@ (8006324 <pvPortMalloc+0x18c>)
 80062b8:	6013      	str	r3, [r2, #0]
 80062ba:	4b1a      	ldr	r3, [pc, #104]	@ (8006324 <pvPortMalloc+0x18c>)
 80062bc:	681a      	ldr	r2, [r3, #0]
 80062be:	4b1b      	ldr	r3, [pc, #108]	@ (800632c <pvPortMalloc+0x194>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	429a      	cmp	r2, r3
 80062c4:	d203      	bcs.n	80062ce <pvPortMalloc+0x136>
 80062c6:	4b17      	ldr	r3, [pc, #92]	@ (8006324 <pvPortMalloc+0x18c>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a18      	ldr	r2, [pc, #96]	@ (800632c <pvPortMalloc+0x194>)
 80062cc:	6013      	str	r3, [r2, #0]
 80062ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d0:	685a      	ldr	r2, [r3, #4]
 80062d2:	4b13      	ldr	r3, [pc, #76]	@ (8006320 <pvPortMalloc+0x188>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	431a      	orrs	r2, r3
 80062d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062da:	605a      	str	r2, [r3, #4]
 80062dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062de:	2200      	movs	r2, #0
 80062e0:	601a      	str	r2, [r3, #0]
 80062e2:	4b13      	ldr	r3, [pc, #76]	@ (8006330 <pvPortMalloc+0x198>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	3301      	adds	r3, #1
 80062e8:	4a11      	ldr	r2, [pc, #68]	@ (8006330 <pvPortMalloc+0x198>)
 80062ea:	6013      	str	r3, [r2, #0]
 80062ec:	f7ff fa44 	bl	8005778 <xTaskResumeAll>
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	f003 0307 	and.w	r3, r3, #7
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d00b      	beq.n	8006312 <pvPortMalloc+0x17a>
 80062fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062fe:	f383 8811 	msr	BASEPRI, r3
 8006302:	f3bf 8f6f 	isb	sy
 8006306:	f3bf 8f4f 	dsb	sy
 800630a:	60fb      	str	r3, [r7, #12]
 800630c:	bf00      	nop
 800630e:	bf00      	nop
 8006310:	e7fd      	b.n	800630e <pvPortMalloc+0x176>
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	4618      	mov	r0, r3
 8006316:	3728      	adds	r7, #40	@ 0x28
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}
 800631c:	20001178 	.word	0x20001178
 8006320:	2000118c 	.word	0x2000118c
 8006324:	2000117c 	.word	0x2000117c
 8006328:	20001170 	.word	0x20001170
 800632c:	20001180 	.word	0x20001180
 8006330:	20001184 	.word	0x20001184

08006334 <vPortFree>:
 8006334:	b580      	push	{r7, lr}
 8006336:	b086      	sub	sp, #24
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	617b      	str	r3, [r7, #20]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d04f      	beq.n	80063e6 <vPortFree+0xb2>
 8006346:	2308      	movs	r3, #8
 8006348:	425b      	negs	r3, r3
 800634a:	697a      	ldr	r2, [r7, #20]
 800634c:	4413      	add	r3, r2
 800634e:	617b      	str	r3, [r7, #20]
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	613b      	str	r3, [r7, #16]
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	685a      	ldr	r2, [r3, #4]
 8006358:	4b25      	ldr	r3, [pc, #148]	@ (80063f0 <vPortFree+0xbc>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4013      	ands	r3, r2
 800635e:	2b00      	cmp	r3, #0
 8006360:	d10b      	bne.n	800637a <vPortFree+0x46>
 8006362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006366:	f383 8811 	msr	BASEPRI, r3
 800636a:	f3bf 8f6f 	isb	sy
 800636e:	f3bf 8f4f 	dsb	sy
 8006372:	60fb      	str	r3, [r7, #12]
 8006374:	bf00      	nop
 8006376:	bf00      	nop
 8006378:	e7fd      	b.n	8006376 <vPortFree+0x42>
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d00b      	beq.n	800639a <vPortFree+0x66>
 8006382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006386:	f383 8811 	msr	BASEPRI, r3
 800638a:	f3bf 8f6f 	isb	sy
 800638e:	f3bf 8f4f 	dsb	sy
 8006392:	60bb      	str	r3, [r7, #8]
 8006394:	bf00      	nop
 8006396:	bf00      	nop
 8006398:	e7fd      	b.n	8006396 <vPortFree+0x62>
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	685a      	ldr	r2, [r3, #4]
 800639e:	4b14      	ldr	r3, [pc, #80]	@ (80063f0 <vPortFree+0xbc>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4013      	ands	r3, r2
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d01e      	beq.n	80063e6 <vPortFree+0xb2>
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d11a      	bne.n	80063e6 <vPortFree+0xb2>
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	685a      	ldr	r2, [r3, #4]
 80063b4:	4b0e      	ldr	r3, [pc, #56]	@ (80063f0 <vPortFree+0xbc>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	43db      	mvns	r3, r3
 80063ba:	401a      	ands	r2, r3
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	605a      	str	r2, [r3, #4]
 80063c0:	f7ff f9cc 	bl	800575c <vTaskSuspendAll>
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	685a      	ldr	r2, [r3, #4]
 80063c8:	4b0a      	ldr	r3, [pc, #40]	@ (80063f4 <vPortFree+0xc0>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4413      	add	r3, r2
 80063ce:	4a09      	ldr	r2, [pc, #36]	@ (80063f4 <vPortFree+0xc0>)
 80063d0:	6013      	str	r3, [r2, #0]
 80063d2:	6938      	ldr	r0, [r7, #16]
 80063d4:	f000 f874 	bl	80064c0 <prvInsertBlockIntoFreeList>
 80063d8:	4b07      	ldr	r3, [pc, #28]	@ (80063f8 <vPortFree+0xc4>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	3301      	adds	r3, #1
 80063de:	4a06      	ldr	r2, [pc, #24]	@ (80063f8 <vPortFree+0xc4>)
 80063e0:	6013      	str	r3, [r2, #0]
 80063e2:	f7ff f9c9 	bl	8005778 <xTaskResumeAll>
 80063e6:	bf00      	nop
 80063e8:	3718      	adds	r7, #24
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
 80063ee:	bf00      	nop
 80063f0:	2000118c 	.word	0x2000118c
 80063f4:	2000117c 	.word	0x2000117c
 80063f8:	20001188 	.word	0x20001188

080063fc <prvHeapInit>:
 80063fc:	b480      	push	{r7}
 80063fe:	b085      	sub	sp, #20
 8006400:	af00      	add	r7, sp, #0
 8006402:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8006406:	60bb      	str	r3, [r7, #8]
 8006408:	4b27      	ldr	r3, [pc, #156]	@ (80064a8 <prvHeapInit+0xac>)
 800640a:	60fb      	str	r3, [r7, #12]
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	f003 0307 	and.w	r3, r3, #7
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00c      	beq.n	8006430 <prvHeapInit+0x34>
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	3307      	adds	r3, #7
 800641a:	60fb      	str	r3, [r7, #12]
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	f023 0307 	bic.w	r3, r3, #7
 8006422:	60fb      	str	r3, [r7, #12]
 8006424:	68ba      	ldr	r2, [r7, #8]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	4a1f      	ldr	r2, [pc, #124]	@ (80064a8 <prvHeapInit+0xac>)
 800642c:	4413      	add	r3, r2
 800642e:	60bb      	str	r3, [r7, #8]
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	607b      	str	r3, [r7, #4]
 8006434:	4a1d      	ldr	r2, [pc, #116]	@ (80064ac <prvHeapInit+0xb0>)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6013      	str	r3, [r2, #0]
 800643a:	4b1c      	ldr	r3, [pc, #112]	@ (80064ac <prvHeapInit+0xb0>)
 800643c:	2200      	movs	r2, #0
 800643e:	605a      	str	r2, [r3, #4]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	68ba      	ldr	r2, [r7, #8]
 8006444:	4413      	add	r3, r2
 8006446:	60fb      	str	r3, [r7, #12]
 8006448:	2208      	movs	r2, #8
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	1a9b      	subs	r3, r3, r2
 800644e:	60fb      	str	r3, [r7, #12]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f023 0307 	bic.w	r3, r3, #7
 8006456:	60fb      	str	r3, [r7, #12]
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	4a15      	ldr	r2, [pc, #84]	@ (80064b0 <prvHeapInit+0xb4>)
 800645c:	6013      	str	r3, [r2, #0]
 800645e:	4b14      	ldr	r3, [pc, #80]	@ (80064b0 <prvHeapInit+0xb4>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2200      	movs	r2, #0
 8006464:	605a      	str	r2, [r3, #4]
 8006466:	4b12      	ldr	r3, [pc, #72]	@ (80064b0 <prvHeapInit+0xb4>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2200      	movs	r2, #0
 800646c:	601a      	str	r2, [r3, #0]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	603b      	str	r3, [r7, #0]
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	68fa      	ldr	r2, [r7, #12]
 8006476:	1ad2      	subs	r2, r2, r3
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	605a      	str	r2, [r3, #4]
 800647c:	4b0c      	ldr	r3, [pc, #48]	@ (80064b0 <prvHeapInit+0xb4>)
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	601a      	str	r2, [r3, #0]
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	4a0a      	ldr	r2, [pc, #40]	@ (80064b4 <prvHeapInit+0xb8>)
 800648a:	6013      	str	r3, [r2, #0]
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	4a09      	ldr	r2, [pc, #36]	@ (80064b8 <prvHeapInit+0xbc>)
 8006492:	6013      	str	r3, [r2, #0]
 8006494:	4b09      	ldr	r3, [pc, #36]	@ (80064bc <prvHeapInit+0xc0>)
 8006496:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800649a:	601a      	str	r2, [r3, #0]
 800649c:	bf00      	nop
 800649e:	3714      	adds	r7, #20
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr
 80064a8:	200005b8 	.word	0x200005b8
 80064ac:	20001170 	.word	0x20001170
 80064b0:	20001178 	.word	0x20001178
 80064b4:	20001180 	.word	0x20001180
 80064b8:	2000117c 	.word	0x2000117c
 80064bc:	2000118c 	.word	0x2000118c

080064c0 <prvInsertBlockIntoFreeList>:
 80064c0:	b480      	push	{r7}
 80064c2:	b085      	sub	sp, #20
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
 80064c8:	4b28      	ldr	r3, [pc, #160]	@ (800656c <prvInsertBlockIntoFreeList+0xac>)
 80064ca:	60fb      	str	r3, [r7, #12]
 80064cc:	e002      	b.n	80064d4 <prvInsertBlockIntoFreeList+0x14>
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	60fb      	str	r3, [r7, #12]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	687a      	ldr	r2, [r7, #4]
 80064da:	429a      	cmp	r2, r3
 80064dc:	d8f7      	bhi.n	80064ce <prvInsertBlockIntoFreeList+0xe>
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	60bb      	str	r3, [r7, #8]
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	68ba      	ldr	r2, [r7, #8]
 80064e8:	4413      	add	r3, r2
 80064ea:	687a      	ldr	r2, [r7, #4]
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d108      	bne.n	8006502 <prvInsertBlockIntoFreeList+0x42>
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	685a      	ldr	r2, [r3, #4]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	441a      	add	r2, r3
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	605a      	str	r2, [r3, #4]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	607b      	str	r3, [r7, #4]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	60bb      	str	r3, [r7, #8]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	68ba      	ldr	r2, [r7, #8]
 800650c:	441a      	add	r2, r3
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	429a      	cmp	r2, r3
 8006514:	d118      	bne.n	8006548 <prvInsertBlockIntoFreeList+0x88>
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	4b15      	ldr	r3, [pc, #84]	@ (8006570 <prvInsertBlockIntoFreeList+0xb0>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	429a      	cmp	r2, r3
 8006520:	d00d      	beq.n	800653e <prvInsertBlockIntoFreeList+0x7e>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	685a      	ldr	r2, [r3, #4]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	441a      	add	r2, r3
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	605a      	str	r2, [r3, #4]
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	601a      	str	r2, [r3, #0]
 800653c:	e008      	b.n	8006550 <prvInsertBlockIntoFreeList+0x90>
 800653e:	4b0c      	ldr	r3, [pc, #48]	@ (8006570 <prvInsertBlockIntoFreeList+0xb0>)
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	601a      	str	r2, [r3, #0]
 8006546:	e003      	b.n	8006550 <prvInsertBlockIntoFreeList+0x90>
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	601a      	str	r2, [r3, #0]
 8006550:	68fa      	ldr	r2, [r7, #12]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	429a      	cmp	r2, r3
 8006556:	d002      	beq.n	800655e <prvInsertBlockIntoFreeList+0x9e>
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	601a      	str	r2, [r3, #0]
 800655e:	bf00      	nop
 8006560:	3714      	adds	r7, #20
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	20001170 	.word	0x20001170
 8006570:	20001178 	.word	0x20001178

08006574 <std>:
 8006574:	2300      	movs	r3, #0
 8006576:	b510      	push	{r4, lr}
 8006578:	4604      	mov	r4, r0
 800657a:	e9c0 3300 	strd	r3, r3, [r0]
 800657e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006582:	6083      	str	r3, [r0, #8]
 8006584:	8181      	strh	r1, [r0, #12]
 8006586:	6643      	str	r3, [r0, #100]	@ 0x64
 8006588:	81c2      	strh	r2, [r0, #14]
 800658a:	6183      	str	r3, [r0, #24]
 800658c:	4619      	mov	r1, r3
 800658e:	2208      	movs	r2, #8
 8006590:	305c      	adds	r0, #92	@ 0x5c
 8006592:	f000 f9e7 	bl	8006964 <memset>
 8006596:	4b0d      	ldr	r3, [pc, #52]	@ (80065cc <std+0x58>)
 8006598:	6263      	str	r3, [r4, #36]	@ 0x24
 800659a:	4b0d      	ldr	r3, [pc, #52]	@ (80065d0 <std+0x5c>)
 800659c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800659e:	4b0d      	ldr	r3, [pc, #52]	@ (80065d4 <std+0x60>)
 80065a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80065a2:	4b0d      	ldr	r3, [pc, #52]	@ (80065d8 <std+0x64>)
 80065a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80065a6:	4b0d      	ldr	r3, [pc, #52]	@ (80065dc <std+0x68>)
 80065a8:	6224      	str	r4, [r4, #32]
 80065aa:	429c      	cmp	r4, r3
 80065ac:	d006      	beq.n	80065bc <std+0x48>
 80065ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80065b2:	4294      	cmp	r4, r2
 80065b4:	d002      	beq.n	80065bc <std+0x48>
 80065b6:	33d0      	adds	r3, #208	@ 0xd0
 80065b8:	429c      	cmp	r4, r3
 80065ba:	d105      	bne.n	80065c8 <std+0x54>
 80065bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80065c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065c4:	f000 baa4 	b.w	8006b10 <__retarget_lock_init_recursive>
 80065c8:	bd10      	pop	{r4, pc}
 80065ca:	bf00      	nop
 80065cc:	080067b5 	.word	0x080067b5
 80065d0:	080067d7 	.word	0x080067d7
 80065d4:	0800680f 	.word	0x0800680f
 80065d8:	08006833 	.word	0x08006833
 80065dc:	20001190 	.word	0x20001190

080065e0 <stdio_exit_handler>:
 80065e0:	4a02      	ldr	r2, [pc, #8]	@ (80065ec <stdio_exit_handler+0xc>)
 80065e2:	4903      	ldr	r1, [pc, #12]	@ (80065f0 <stdio_exit_handler+0x10>)
 80065e4:	4803      	ldr	r0, [pc, #12]	@ (80065f4 <stdio_exit_handler+0x14>)
 80065e6:	f000 b869 	b.w	80066bc <_fwalk_sglue>
 80065ea:	bf00      	nop
 80065ec:	20000010 	.word	0x20000010
 80065f0:	08006e11 	.word	0x08006e11
 80065f4:	20000020 	.word	0x20000020

080065f8 <cleanup_stdio>:
 80065f8:	6841      	ldr	r1, [r0, #4]
 80065fa:	4b0c      	ldr	r3, [pc, #48]	@ (800662c <cleanup_stdio+0x34>)
 80065fc:	4299      	cmp	r1, r3
 80065fe:	b510      	push	{r4, lr}
 8006600:	4604      	mov	r4, r0
 8006602:	d001      	beq.n	8006608 <cleanup_stdio+0x10>
 8006604:	f000 fc04 	bl	8006e10 <_fflush_r>
 8006608:	68a1      	ldr	r1, [r4, #8]
 800660a:	4b09      	ldr	r3, [pc, #36]	@ (8006630 <cleanup_stdio+0x38>)
 800660c:	4299      	cmp	r1, r3
 800660e:	d002      	beq.n	8006616 <cleanup_stdio+0x1e>
 8006610:	4620      	mov	r0, r4
 8006612:	f000 fbfd 	bl	8006e10 <_fflush_r>
 8006616:	68e1      	ldr	r1, [r4, #12]
 8006618:	4b06      	ldr	r3, [pc, #24]	@ (8006634 <cleanup_stdio+0x3c>)
 800661a:	4299      	cmp	r1, r3
 800661c:	d004      	beq.n	8006628 <cleanup_stdio+0x30>
 800661e:	4620      	mov	r0, r4
 8006620:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006624:	f000 bbf4 	b.w	8006e10 <_fflush_r>
 8006628:	bd10      	pop	{r4, pc}
 800662a:	bf00      	nop
 800662c:	20001190 	.word	0x20001190
 8006630:	200011f8 	.word	0x200011f8
 8006634:	20001260 	.word	0x20001260

08006638 <global_stdio_init.part.0>:
 8006638:	b510      	push	{r4, lr}
 800663a:	4b0b      	ldr	r3, [pc, #44]	@ (8006668 <global_stdio_init.part.0+0x30>)
 800663c:	4c0b      	ldr	r4, [pc, #44]	@ (800666c <global_stdio_init.part.0+0x34>)
 800663e:	4a0c      	ldr	r2, [pc, #48]	@ (8006670 <global_stdio_init.part.0+0x38>)
 8006640:	601a      	str	r2, [r3, #0]
 8006642:	4620      	mov	r0, r4
 8006644:	2200      	movs	r2, #0
 8006646:	2104      	movs	r1, #4
 8006648:	f7ff ff94 	bl	8006574 <std>
 800664c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006650:	2201      	movs	r2, #1
 8006652:	2109      	movs	r1, #9
 8006654:	f7ff ff8e 	bl	8006574 <std>
 8006658:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800665c:	2202      	movs	r2, #2
 800665e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006662:	2112      	movs	r1, #18
 8006664:	f7ff bf86 	b.w	8006574 <std>
 8006668:	200012c8 	.word	0x200012c8
 800666c:	20001190 	.word	0x20001190
 8006670:	080065e1 	.word	0x080065e1

08006674 <__sfp_lock_acquire>:
 8006674:	4801      	ldr	r0, [pc, #4]	@ (800667c <__sfp_lock_acquire+0x8>)
 8006676:	f000 ba4c 	b.w	8006b12 <__retarget_lock_acquire_recursive>
 800667a:	bf00      	nop
 800667c:	200012d1 	.word	0x200012d1

08006680 <__sfp_lock_release>:
 8006680:	4801      	ldr	r0, [pc, #4]	@ (8006688 <__sfp_lock_release+0x8>)
 8006682:	f000 ba47 	b.w	8006b14 <__retarget_lock_release_recursive>
 8006686:	bf00      	nop
 8006688:	200012d1 	.word	0x200012d1

0800668c <__sinit>:
 800668c:	b510      	push	{r4, lr}
 800668e:	4604      	mov	r4, r0
 8006690:	f7ff fff0 	bl	8006674 <__sfp_lock_acquire>
 8006694:	6a23      	ldr	r3, [r4, #32]
 8006696:	b11b      	cbz	r3, 80066a0 <__sinit+0x14>
 8006698:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800669c:	f7ff bff0 	b.w	8006680 <__sfp_lock_release>
 80066a0:	4b04      	ldr	r3, [pc, #16]	@ (80066b4 <__sinit+0x28>)
 80066a2:	6223      	str	r3, [r4, #32]
 80066a4:	4b04      	ldr	r3, [pc, #16]	@ (80066b8 <__sinit+0x2c>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d1f5      	bne.n	8006698 <__sinit+0xc>
 80066ac:	f7ff ffc4 	bl	8006638 <global_stdio_init.part.0>
 80066b0:	e7f2      	b.n	8006698 <__sinit+0xc>
 80066b2:	bf00      	nop
 80066b4:	080065f9 	.word	0x080065f9
 80066b8:	200012c8 	.word	0x200012c8

080066bc <_fwalk_sglue>:
 80066bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066c0:	4607      	mov	r7, r0
 80066c2:	4688      	mov	r8, r1
 80066c4:	4614      	mov	r4, r2
 80066c6:	2600      	movs	r6, #0
 80066c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80066cc:	f1b9 0901 	subs.w	r9, r9, #1
 80066d0:	d505      	bpl.n	80066de <_fwalk_sglue+0x22>
 80066d2:	6824      	ldr	r4, [r4, #0]
 80066d4:	2c00      	cmp	r4, #0
 80066d6:	d1f7      	bne.n	80066c8 <_fwalk_sglue+0xc>
 80066d8:	4630      	mov	r0, r6
 80066da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066de:	89ab      	ldrh	r3, [r5, #12]
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	d907      	bls.n	80066f4 <_fwalk_sglue+0x38>
 80066e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80066e8:	3301      	adds	r3, #1
 80066ea:	d003      	beq.n	80066f4 <_fwalk_sglue+0x38>
 80066ec:	4629      	mov	r1, r5
 80066ee:	4638      	mov	r0, r7
 80066f0:	47c0      	blx	r8
 80066f2:	4306      	orrs	r6, r0
 80066f4:	3568      	adds	r5, #104	@ 0x68
 80066f6:	e7e9      	b.n	80066cc <_fwalk_sglue+0x10>

080066f8 <_puts_r>:
 80066f8:	6a03      	ldr	r3, [r0, #32]
 80066fa:	b570      	push	{r4, r5, r6, lr}
 80066fc:	6884      	ldr	r4, [r0, #8]
 80066fe:	4605      	mov	r5, r0
 8006700:	460e      	mov	r6, r1
 8006702:	b90b      	cbnz	r3, 8006708 <_puts_r+0x10>
 8006704:	f7ff ffc2 	bl	800668c <__sinit>
 8006708:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800670a:	07db      	lsls	r3, r3, #31
 800670c:	d405      	bmi.n	800671a <_puts_r+0x22>
 800670e:	89a3      	ldrh	r3, [r4, #12]
 8006710:	0598      	lsls	r0, r3, #22
 8006712:	d402      	bmi.n	800671a <_puts_r+0x22>
 8006714:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006716:	f000 f9fc 	bl	8006b12 <__retarget_lock_acquire_recursive>
 800671a:	89a3      	ldrh	r3, [r4, #12]
 800671c:	0719      	lsls	r1, r3, #28
 800671e:	d502      	bpl.n	8006726 <_puts_r+0x2e>
 8006720:	6923      	ldr	r3, [r4, #16]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d135      	bne.n	8006792 <_puts_r+0x9a>
 8006726:	4621      	mov	r1, r4
 8006728:	4628      	mov	r0, r5
 800672a:	f000 f8c5 	bl	80068b8 <__swsetup_r>
 800672e:	b380      	cbz	r0, 8006792 <_puts_r+0x9a>
 8006730:	f04f 35ff 	mov.w	r5, #4294967295
 8006734:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006736:	07da      	lsls	r2, r3, #31
 8006738:	d405      	bmi.n	8006746 <_puts_r+0x4e>
 800673a:	89a3      	ldrh	r3, [r4, #12]
 800673c:	059b      	lsls	r3, r3, #22
 800673e:	d402      	bmi.n	8006746 <_puts_r+0x4e>
 8006740:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006742:	f000 f9e7 	bl	8006b14 <__retarget_lock_release_recursive>
 8006746:	4628      	mov	r0, r5
 8006748:	bd70      	pop	{r4, r5, r6, pc}
 800674a:	2b00      	cmp	r3, #0
 800674c:	da04      	bge.n	8006758 <_puts_r+0x60>
 800674e:	69a2      	ldr	r2, [r4, #24]
 8006750:	429a      	cmp	r2, r3
 8006752:	dc17      	bgt.n	8006784 <_puts_r+0x8c>
 8006754:	290a      	cmp	r1, #10
 8006756:	d015      	beq.n	8006784 <_puts_r+0x8c>
 8006758:	6823      	ldr	r3, [r4, #0]
 800675a:	1c5a      	adds	r2, r3, #1
 800675c:	6022      	str	r2, [r4, #0]
 800675e:	7019      	strb	r1, [r3, #0]
 8006760:	68a3      	ldr	r3, [r4, #8]
 8006762:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006766:	3b01      	subs	r3, #1
 8006768:	60a3      	str	r3, [r4, #8]
 800676a:	2900      	cmp	r1, #0
 800676c:	d1ed      	bne.n	800674a <_puts_r+0x52>
 800676e:	2b00      	cmp	r3, #0
 8006770:	da11      	bge.n	8006796 <_puts_r+0x9e>
 8006772:	4622      	mov	r2, r4
 8006774:	210a      	movs	r1, #10
 8006776:	4628      	mov	r0, r5
 8006778:	f000 f85f 	bl	800683a <__swbuf_r>
 800677c:	3001      	adds	r0, #1
 800677e:	d0d7      	beq.n	8006730 <_puts_r+0x38>
 8006780:	250a      	movs	r5, #10
 8006782:	e7d7      	b.n	8006734 <_puts_r+0x3c>
 8006784:	4622      	mov	r2, r4
 8006786:	4628      	mov	r0, r5
 8006788:	f000 f857 	bl	800683a <__swbuf_r>
 800678c:	3001      	adds	r0, #1
 800678e:	d1e7      	bne.n	8006760 <_puts_r+0x68>
 8006790:	e7ce      	b.n	8006730 <_puts_r+0x38>
 8006792:	3e01      	subs	r6, #1
 8006794:	e7e4      	b.n	8006760 <_puts_r+0x68>
 8006796:	6823      	ldr	r3, [r4, #0]
 8006798:	1c5a      	adds	r2, r3, #1
 800679a:	6022      	str	r2, [r4, #0]
 800679c:	220a      	movs	r2, #10
 800679e:	701a      	strb	r2, [r3, #0]
 80067a0:	e7ee      	b.n	8006780 <_puts_r+0x88>
	...

080067a4 <puts>:
 80067a4:	4b02      	ldr	r3, [pc, #8]	@ (80067b0 <puts+0xc>)
 80067a6:	4601      	mov	r1, r0
 80067a8:	6818      	ldr	r0, [r3, #0]
 80067aa:	f7ff bfa5 	b.w	80066f8 <_puts_r>
 80067ae:	bf00      	nop
 80067b0:	2000001c 	.word	0x2000001c

080067b4 <__sread>:
 80067b4:	b510      	push	{r4, lr}
 80067b6:	460c      	mov	r4, r1
 80067b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067bc:	f000 f95a 	bl	8006a74 <_read_r>
 80067c0:	2800      	cmp	r0, #0
 80067c2:	bfab      	itete	ge
 80067c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80067c6:	89a3      	ldrhlt	r3, [r4, #12]
 80067c8:	181b      	addge	r3, r3, r0
 80067ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80067ce:	bfac      	ite	ge
 80067d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80067d2:	81a3      	strhlt	r3, [r4, #12]
 80067d4:	bd10      	pop	{r4, pc}

080067d6 <__swrite>:
 80067d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067da:	461f      	mov	r7, r3
 80067dc:	898b      	ldrh	r3, [r1, #12]
 80067de:	05db      	lsls	r3, r3, #23
 80067e0:	4605      	mov	r5, r0
 80067e2:	460c      	mov	r4, r1
 80067e4:	4616      	mov	r6, r2
 80067e6:	d505      	bpl.n	80067f4 <__swrite+0x1e>
 80067e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067ec:	2302      	movs	r3, #2
 80067ee:	2200      	movs	r2, #0
 80067f0:	f000 f92e 	bl	8006a50 <_lseek_r>
 80067f4:	89a3      	ldrh	r3, [r4, #12]
 80067f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80067fe:	81a3      	strh	r3, [r4, #12]
 8006800:	4632      	mov	r2, r6
 8006802:	463b      	mov	r3, r7
 8006804:	4628      	mov	r0, r5
 8006806:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800680a:	f000 b945 	b.w	8006a98 <_write_r>

0800680e <__sseek>:
 800680e:	b510      	push	{r4, lr}
 8006810:	460c      	mov	r4, r1
 8006812:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006816:	f000 f91b 	bl	8006a50 <_lseek_r>
 800681a:	1c43      	adds	r3, r0, #1
 800681c:	89a3      	ldrh	r3, [r4, #12]
 800681e:	bf15      	itete	ne
 8006820:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006822:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006826:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800682a:	81a3      	strheq	r3, [r4, #12]
 800682c:	bf18      	it	ne
 800682e:	81a3      	strhne	r3, [r4, #12]
 8006830:	bd10      	pop	{r4, pc}

08006832 <__sclose>:
 8006832:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006836:	f000 b89d 	b.w	8006974 <_close_r>

0800683a <__swbuf_r>:
 800683a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800683c:	460e      	mov	r6, r1
 800683e:	4614      	mov	r4, r2
 8006840:	4605      	mov	r5, r0
 8006842:	b118      	cbz	r0, 800684c <__swbuf_r+0x12>
 8006844:	6a03      	ldr	r3, [r0, #32]
 8006846:	b90b      	cbnz	r3, 800684c <__swbuf_r+0x12>
 8006848:	f7ff ff20 	bl	800668c <__sinit>
 800684c:	69a3      	ldr	r3, [r4, #24]
 800684e:	60a3      	str	r3, [r4, #8]
 8006850:	89a3      	ldrh	r3, [r4, #12]
 8006852:	071a      	lsls	r2, r3, #28
 8006854:	d501      	bpl.n	800685a <__swbuf_r+0x20>
 8006856:	6923      	ldr	r3, [r4, #16]
 8006858:	b943      	cbnz	r3, 800686c <__swbuf_r+0x32>
 800685a:	4621      	mov	r1, r4
 800685c:	4628      	mov	r0, r5
 800685e:	f000 f82b 	bl	80068b8 <__swsetup_r>
 8006862:	b118      	cbz	r0, 800686c <__swbuf_r+0x32>
 8006864:	f04f 37ff 	mov.w	r7, #4294967295
 8006868:	4638      	mov	r0, r7
 800686a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800686c:	6823      	ldr	r3, [r4, #0]
 800686e:	6922      	ldr	r2, [r4, #16]
 8006870:	1a98      	subs	r0, r3, r2
 8006872:	6963      	ldr	r3, [r4, #20]
 8006874:	b2f6      	uxtb	r6, r6
 8006876:	4283      	cmp	r3, r0
 8006878:	4637      	mov	r7, r6
 800687a:	dc05      	bgt.n	8006888 <__swbuf_r+0x4e>
 800687c:	4621      	mov	r1, r4
 800687e:	4628      	mov	r0, r5
 8006880:	f000 fac6 	bl	8006e10 <_fflush_r>
 8006884:	2800      	cmp	r0, #0
 8006886:	d1ed      	bne.n	8006864 <__swbuf_r+0x2a>
 8006888:	68a3      	ldr	r3, [r4, #8]
 800688a:	3b01      	subs	r3, #1
 800688c:	60a3      	str	r3, [r4, #8]
 800688e:	6823      	ldr	r3, [r4, #0]
 8006890:	1c5a      	adds	r2, r3, #1
 8006892:	6022      	str	r2, [r4, #0]
 8006894:	701e      	strb	r6, [r3, #0]
 8006896:	6962      	ldr	r2, [r4, #20]
 8006898:	1c43      	adds	r3, r0, #1
 800689a:	429a      	cmp	r2, r3
 800689c:	d004      	beq.n	80068a8 <__swbuf_r+0x6e>
 800689e:	89a3      	ldrh	r3, [r4, #12]
 80068a0:	07db      	lsls	r3, r3, #31
 80068a2:	d5e1      	bpl.n	8006868 <__swbuf_r+0x2e>
 80068a4:	2e0a      	cmp	r6, #10
 80068a6:	d1df      	bne.n	8006868 <__swbuf_r+0x2e>
 80068a8:	4621      	mov	r1, r4
 80068aa:	4628      	mov	r0, r5
 80068ac:	f000 fab0 	bl	8006e10 <_fflush_r>
 80068b0:	2800      	cmp	r0, #0
 80068b2:	d0d9      	beq.n	8006868 <__swbuf_r+0x2e>
 80068b4:	e7d6      	b.n	8006864 <__swbuf_r+0x2a>
	...

080068b8 <__swsetup_r>:
 80068b8:	b538      	push	{r3, r4, r5, lr}
 80068ba:	4b29      	ldr	r3, [pc, #164]	@ (8006960 <__swsetup_r+0xa8>)
 80068bc:	4605      	mov	r5, r0
 80068be:	6818      	ldr	r0, [r3, #0]
 80068c0:	460c      	mov	r4, r1
 80068c2:	b118      	cbz	r0, 80068cc <__swsetup_r+0x14>
 80068c4:	6a03      	ldr	r3, [r0, #32]
 80068c6:	b90b      	cbnz	r3, 80068cc <__swsetup_r+0x14>
 80068c8:	f7ff fee0 	bl	800668c <__sinit>
 80068cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068d0:	0719      	lsls	r1, r3, #28
 80068d2:	d422      	bmi.n	800691a <__swsetup_r+0x62>
 80068d4:	06da      	lsls	r2, r3, #27
 80068d6:	d407      	bmi.n	80068e8 <__swsetup_r+0x30>
 80068d8:	2209      	movs	r2, #9
 80068da:	602a      	str	r2, [r5, #0]
 80068dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068e0:	81a3      	strh	r3, [r4, #12]
 80068e2:	f04f 30ff 	mov.w	r0, #4294967295
 80068e6:	e033      	b.n	8006950 <__swsetup_r+0x98>
 80068e8:	0758      	lsls	r0, r3, #29
 80068ea:	d512      	bpl.n	8006912 <__swsetup_r+0x5a>
 80068ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80068ee:	b141      	cbz	r1, 8006902 <__swsetup_r+0x4a>
 80068f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80068f4:	4299      	cmp	r1, r3
 80068f6:	d002      	beq.n	80068fe <__swsetup_r+0x46>
 80068f8:	4628      	mov	r0, r5
 80068fa:	f000 f90d 	bl	8006b18 <_free_r>
 80068fe:	2300      	movs	r3, #0
 8006900:	6363      	str	r3, [r4, #52]	@ 0x34
 8006902:	89a3      	ldrh	r3, [r4, #12]
 8006904:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006908:	81a3      	strh	r3, [r4, #12]
 800690a:	2300      	movs	r3, #0
 800690c:	6063      	str	r3, [r4, #4]
 800690e:	6923      	ldr	r3, [r4, #16]
 8006910:	6023      	str	r3, [r4, #0]
 8006912:	89a3      	ldrh	r3, [r4, #12]
 8006914:	f043 0308 	orr.w	r3, r3, #8
 8006918:	81a3      	strh	r3, [r4, #12]
 800691a:	6923      	ldr	r3, [r4, #16]
 800691c:	b94b      	cbnz	r3, 8006932 <__swsetup_r+0x7a>
 800691e:	89a3      	ldrh	r3, [r4, #12]
 8006920:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006924:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006928:	d003      	beq.n	8006932 <__swsetup_r+0x7a>
 800692a:	4621      	mov	r1, r4
 800692c:	4628      	mov	r0, r5
 800692e:	f000 fabd 	bl	8006eac <__smakebuf_r>
 8006932:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006936:	f013 0201 	ands.w	r2, r3, #1
 800693a:	d00a      	beq.n	8006952 <__swsetup_r+0x9a>
 800693c:	2200      	movs	r2, #0
 800693e:	60a2      	str	r2, [r4, #8]
 8006940:	6962      	ldr	r2, [r4, #20]
 8006942:	4252      	negs	r2, r2
 8006944:	61a2      	str	r2, [r4, #24]
 8006946:	6922      	ldr	r2, [r4, #16]
 8006948:	b942      	cbnz	r2, 800695c <__swsetup_r+0xa4>
 800694a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800694e:	d1c5      	bne.n	80068dc <__swsetup_r+0x24>
 8006950:	bd38      	pop	{r3, r4, r5, pc}
 8006952:	0799      	lsls	r1, r3, #30
 8006954:	bf58      	it	pl
 8006956:	6962      	ldrpl	r2, [r4, #20]
 8006958:	60a2      	str	r2, [r4, #8]
 800695a:	e7f4      	b.n	8006946 <__swsetup_r+0x8e>
 800695c:	2000      	movs	r0, #0
 800695e:	e7f7      	b.n	8006950 <__swsetup_r+0x98>
 8006960:	2000001c 	.word	0x2000001c

08006964 <memset>:
 8006964:	4402      	add	r2, r0
 8006966:	4603      	mov	r3, r0
 8006968:	4293      	cmp	r3, r2
 800696a:	d100      	bne.n	800696e <memset+0xa>
 800696c:	4770      	bx	lr
 800696e:	f803 1b01 	strb.w	r1, [r3], #1
 8006972:	e7f9      	b.n	8006968 <memset+0x4>

08006974 <_close_r>:
 8006974:	b538      	push	{r3, r4, r5, lr}
 8006976:	4d06      	ldr	r5, [pc, #24]	@ (8006990 <_close_r+0x1c>)
 8006978:	2300      	movs	r3, #0
 800697a:	4604      	mov	r4, r0
 800697c:	4608      	mov	r0, r1
 800697e:	602b      	str	r3, [r5, #0]
 8006980:	f7fa f9d7 	bl	8000d32 <_close>
 8006984:	1c43      	adds	r3, r0, #1
 8006986:	d102      	bne.n	800698e <_close_r+0x1a>
 8006988:	682b      	ldr	r3, [r5, #0]
 800698a:	b103      	cbz	r3, 800698e <_close_r+0x1a>
 800698c:	6023      	str	r3, [r4, #0]
 800698e:	bd38      	pop	{r3, r4, r5, pc}
 8006990:	200012cc 	.word	0x200012cc

08006994 <_reclaim_reent>:
 8006994:	4b2d      	ldr	r3, [pc, #180]	@ (8006a4c <_reclaim_reent+0xb8>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4283      	cmp	r3, r0
 800699a:	b570      	push	{r4, r5, r6, lr}
 800699c:	4604      	mov	r4, r0
 800699e:	d053      	beq.n	8006a48 <_reclaim_reent+0xb4>
 80069a0:	69c3      	ldr	r3, [r0, #28]
 80069a2:	b31b      	cbz	r3, 80069ec <_reclaim_reent+0x58>
 80069a4:	68db      	ldr	r3, [r3, #12]
 80069a6:	b163      	cbz	r3, 80069c2 <_reclaim_reent+0x2e>
 80069a8:	2500      	movs	r5, #0
 80069aa:	69e3      	ldr	r3, [r4, #28]
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	5959      	ldr	r1, [r3, r5]
 80069b0:	b9b1      	cbnz	r1, 80069e0 <_reclaim_reent+0x4c>
 80069b2:	3504      	adds	r5, #4
 80069b4:	2d80      	cmp	r5, #128	@ 0x80
 80069b6:	d1f8      	bne.n	80069aa <_reclaim_reent+0x16>
 80069b8:	69e3      	ldr	r3, [r4, #28]
 80069ba:	4620      	mov	r0, r4
 80069bc:	68d9      	ldr	r1, [r3, #12]
 80069be:	f000 f8ab 	bl	8006b18 <_free_r>
 80069c2:	69e3      	ldr	r3, [r4, #28]
 80069c4:	6819      	ldr	r1, [r3, #0]
 80069c6:	b111      	cbz	r1, 80069ce <_reclaim_reent+0x3a>
 80069c8:	4620      	mov	r0, r4
 80069ca:	f000 f8a5 	bl	8006b18 <_free_r>
 80069ce:	69e3      	ldr	r3, [r4, #28]
 80069d0:	689d      	ldr	r5, [r3, #8]
 80069d2:	b15d      	cbz	r5, 80069ec <_reclaim_reent+0x58>
 80069d4:	4629      	mov	r1, r5
 80069d6:	4620      	mov	r0, r4
 80069d8:	682d      	ldr	r5, [r5, #0]
 80069da:	f000 f89d 	bl	8006b18 <_free_r>
 80069de:	e7f8      	b.n	80069d2 <_reclaim_reent+0x3e>
 80069e0:	680e      	ldr	r6, [r1, #0]
 80069e2:	4620      	mov	r0, r4
 80069e4:	f000 f898 	bl	8006b18 <_free_r>
 80069e8:	4631      	mov	r1, r6
 80069ea:	e7e1      	b.n	80069b0 <_reclaim_reent+0x1c>
 80069ec:	6961      	ldr	r1, [r4, #20]
 80069ee:	b111      	cbz	r1, 80069f6 <_reclaim_reent+0x62>
 80069f0:	4620      	mov	r0, r4
 80069f2:	f000 f891 	bl	8006b18 <_free_r>
 80069f6:	69e1      	ldr	r1, [r4, #28]
 80069f8:	b111      	cbz	r1, 8006a00 <_reclaim_reent+0x6c>
 80069fa:	4620      	mov	r0, r4
 80069fc:	f000 f88c 	bl	8006b18 <_free_r>
 8006a00:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006a02:	b111      	cbz	r1, 8006a0a <_reclaim_reent+0x76>
 8006a04:	4620      	mov	r0, r4
 8006a06:	f000 f887 	bl	8006b18 <_free_r>
 8006a0a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a0c:	b111      	cbz	r1, 8006a14 <_reclaim_reent+0x80>
 8006a0e:	4620      	mov	r0, r4
 8006a10:	f000 f882 	bl	8006b18 <_free_r>
 8006a14:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006a16:	b111      	cbz	r1, 8006a1e <_reclaim_reent+0x8a>
 8006a18:	4620      	mov	r0, r4
 8006a1a:	f000 f87d 	bl	8006b18 <_free_r>
 8006a1e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006a20:	b111      	cbz	r1, 8006a28 <_reclaim_reent+0x94>
 8006a22:	4620      	mov	r0, r4
 8006a24:	f000 f878 	bl	8006b18 <_free_r>
 8006a28:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006a2a:	b111      	cbz	r1, 8006a32 <_reclaim_reent+0x9e>
 8006a2c:	4620      	mov	r0, r4
 8006a2e:	f000 f873 	bl	8006b18 <_free_r>
 8006a32:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006a34:	b111      	cbz	r1, 8006a3c <_reclaim_reent+0xa8>
 8006a36:	4620      	mov	r0, r4
 8006a38:	f000 f86e 	bl	8006b18 <_free_r>
 8006a3c:	6a23      	ldr	r3, [r4, #32]
 8006a3e:	b11b      	cbz	r3, 8006a48 <_reclaim_reent+0xb4>
 8006a40:	4620      	mov	r0, r4
 8006a42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006a46:	4718      	bx	r3
 8006a48:	bd70      	pop	{r4, r5, r6, pc}
 8006a4a:	bf00      	nop
 8006a4c:	2000001c 	.word	0x2000001c

08006a50 <_lseek_r>:
 8006a50:	b538      	push	{r3, r4, r5, lr}
 8006a52:	4d07      	ldr	r5, [pc, #28]	@ (8006a70 <_lseek_r+0x20>)
 8006a54:	4604      	mov	r4, r0
 8006a56:	4608      	mov	r0, r1
 8006a58:	4611      	mov	r1, r2
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	602a      	str	r2, [r5, #0]
 8006a5e:	461a      	mov	r2, r3
 8006a60:	f7fa f98e 	bl	8000d80 <_lseek>
 8006a64:	1c43      	adds	r3, r0, #1
 8006a66:	d102      	bne.n	8006a6e <_lseek_r+0x1e>
 8006a68:	682b      	ldr	r3, [r5, #0]
 8006a6a:	b103      	cbz	r3, 8006a6e <_lseek_r+0x1e>
 8006a6c:	6023      	str	r3, [r4, #0]
 8006a6e:	bd38      	pop	{r3, r4, r5, pc}
 8006a70:	200012cc 	.word	0x200012cc

08006a74 <_read_r>:
 8006a74:	b538      	push	{r3, r4, r5, lr}
 8006a76:	4d07      	ldr	r5, [pc, #28]	@ (8006a94 <_read_r+0x20>)
 8006a78:	4604      	mov	r4, r0
 8006a7a:	4608      	mov	r0, r1
 8006a7c:	4611      	mov	r1, r2
 8006a7e:	2200      	movs	r2, #0
 8006a80:	602a      	str	r2, [r5, #0]
 8006a82:	461a      	mov	r2, r3
 8006a84:	f7fa f91c 	bl	8000cc0 <_read>
 8006a88:	1c43      	adds	r3, r0, #1
 8006a8a:	d102      	bne.n	8006a92 <_read_r+0x1e>
 8006a8c:	682b      	ldr	r3, [r5, #0]
 8006a8e:	b103      	cbz	r3, 8006a92 <_read_r+0x1e>
 8006a90:	6023      	str	r3, [r4, #0]
 8006a92:	bd38      	pop	{r3, r4, r5, pc}
 8006a94:	200012cc 	.word	0x200012cc

08006a98 <_write_r>:
 8006a98:	b538      	push	{r3, r4, r5, lr}
 8006a9a:	4d07      	ldr	r5, [pc, #28]	@ (8006ab8 <_write_r+0x20>)
 8006a9c:	4604      	mov	r4, r0
 8006a9e:	4608      	mov	r0, r1
 8006aa0:	4611      	mov	r1, r2
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	602a      	str	r2, [r5, #0]
 8006aa6:	461a      	mov	r2, r3
 8006aa8:	f7fa f927 	bl	8000cfa <_write>
 8006aac:	1c43      	adds	r3, r0, #1
 8006aae:	d102      	bne.n	8006ab6 <_write_r+0x1e>
 8006ab0:	682b      	ldr	r3, [r5, #0]
 8006ab2:	b103      	cbz	r3, 8006ab6 <_write_r+0x1e>
 8006ab4:	6023      	str	r3, [r4, #0]
 8006ab6:	bd38      	pop	{r3, r4, r5, pc}
 8006ab8:	200012cc 	.word	0x200012cc

08006abc <__errno>:
 8006abc:	4b01      	ldr	r3, [pc, #4]	@ (8006ac4 <__errno+0x8>)
 8006abe:	6818      	ldr	r0, [r3, #0]
 8006ac0:	4770      	bx	lr
 8006ac2:	bf00      	nop
 8006ac4:	2000001c 	.word	0x2000001c

08006ac8 <__libc_init_array>:
 8006ac8:	b570      	push	{r4, r5, r6, lr}
 8006aca:	4d0d      	ldr	r5, [pc, #52]	@ (8006b00 <__libc_init_array+0x38>)
 8006acc:	4c0d      	ldr	r4, [pc, #52]	@ (8006b04 <__libc_init_array+0x3c>)
 8006ace:	1b64      	subs	r4, r4, r5
 8006ad0:	10a4      	asrs	r4, r4, #2
 8006ad2:	2600      	movs	r6, #0
 8006ad4:	42a6      	cmp	r6, r4
 8006ad6:	d109      	bne.n	8006aec <__libc_init_array+0x24>
 8006ad8:	4d0b      	ldr	r5, [pc, #44]	@ (8006b08 <__libc_init_array+0x40>)
 8006ada:	4c0c      	ldr	r4, [pc, #48]	@ (8006b0c <__libc_init_array+0x44>)
 8006adc:	f000 fa54 	bl	8006f88 <_init>
 8006ae0:	1b64      	subs	r4, r4, r5
 8006ae2:	10a4      	asrs	r4, r4, #2
 8006ae4:	2600      	movs	r6, #0
 8006ae6:	42a6      	cmp	r6, r4
 8006ae8:	d105      	bne.n	8006af6 <__libc_init_array+0x2e>
 8006aea:	bd70      	pop	{r4, r5, r6, pc}
 8006aec:	f855 3b04 	ldr.w	r3, [r5], #4
 8006af0:	4798      	blx	r3
 8006af2:	3601      	adds	r6, #1
 8006af4:	e7ee      	b.n	8006ad4 <__libc_init_array+0xc>
 8006af6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006afa:	4798      	blx	r3
 8006afc:	3601      	adds	r6, #1
 8006afe:	e7f2      	b.n	8006ae6 <__libc_init_array+0x1e>
 8006b00:	080070ac 	.word	0x080070ac
 8006b04:	080070ac 	.word	0x080070ac
 8006b08:	080070ac 	.word	0x080070ac
 8006b0c:	080070b0 	.word	0x080070b0

08006b10 <__retarget_lock_init_recursive>:
 8006b10:	4770      	bx	lr

08006b12 <__retarget_lock_acquire_recursive>:
 8006b12:	4770      	bx	lr

08006b14 <__retarget_lock_release_recursive>:
 8006b14:	4770      	bx	lr
	...

08006b18 <_free_r>:
 8006b18:	b538      	push	{r3, r4, r5, lr}
 8006b1a:	4605      	mov	r5, r0
 8006b1c:	2900      	cmp	r1, #0
 8006b1e:	d041      	beq.n	8006ba4 <_free_r+0x8c>
 8006b20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b24:	1f0c      	subs	r4, r1, #4
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	bfb8      	it	lt
 8006b2a:	18e4      	addlt	r4, r4, r3
 8006b2c:	f000 f8e0 	bl	8006cf0 <__malloc_lock>
 8006b30:	4a1d      	ldr	r2, [pc, #116]	@ (8006ba8 <_free_r+0x90>)
 8006b32:	6813      	ldr	r3, [r2, #0]
 8006b34:	b933      	cbnz	r3, 8006b44 <_free_r+0x2c>
 8006b36:	6063      	str	r3, [r4, #4]
 8006b38:	6014      	str	r4, [r2, #0]
 8006b3a:	4628      	mov	r0, r5
 8006b3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b40:	f000 b8dc 	b.w	8006cfc <__malloc_unlock>
 8006b44:	42a3      	cmp	r3, r4
 8006b46:	d908      	bls.n	8006b5a <_free_r+0x42>
 8006b48:	6820      	ldr	r0, [r4, #0]
 8006b4a:	1821      	adds	r1, r4, r0
 8006b4c:	428b      	cmp	r3, r1
 8006b4e:	bf01      	itttt	eq
 8006b50:	6819      	ldreq	r1, [r3, #0]
 8006b52:	685b      	ldreq	r3, [r3, #4]
 8006b54:	1809      	addeq	r1, r1, r0
 8006b56:	6021      	streq	r1, [r4, #0]
 8006b58:	e7ed      	b.n	8006b36 <_free_r+0x1e>
 8006b5a:	461a      	mov	r2, r3
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	b10b      	cbz	r3, 8006b64 <_free_r+0x4c>
 8006b60:	42a3      	cmp	r3, r4
 8006b62:	d9fa      	bls.n	8006b5a <_free_r+0x42>
 8006b64:	6811      	ldr	r1, [r2, #0]
 8006b66:	1850      	adds	r0, r2, r1
 8006b68:	42a0      	cmp	r0, r4
 8006b6a:	d10b      	bne.n	8006b84 <_free_r+0x6c>
 8006b6c:	6820      	ldr	r0, [r4, #0]
 8006b6e:	4401      	add	r1, r0
 8006b70:	1850      	adds	r0, r2, r1
 8006b72:	4283      	cmp	r3, r0
 8006b74:	6011      	str	r1, [r2, #0]
 8006b76:	d1e0      	bne.n	8006b3a <_free_r+0x22>
 8006b78:	6818      	ldr	r0, [r3, #0]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	6053      	str	r3, [r2, #4]
 8006b7e:	4408      	add	r0, r1
 8006b80:	6010      	str	r0, [r2, #0]
 8006b82:	e7da      	b.n	8006b3a <_free_r+0x22>
 8006b84:	d902      	bls.n	8006b8c <_free_r+0x74>
 8006b86:	230c      	movs	r3, #12
 8006b88:	602b      	str	r3, [r5, #0]
 8006b8a:	e7d6      	b.n	8006b3a <_free_r+0x22>
 8006b8c:	6820      	ldr	r0, [r4, #0]
 8006b8e:	1821      	adds	r1, r4, r0
 8006b90:	428b      	cmp	r3, r1
 8006b92:	bf04      	itt	eq
 8006b94:	6819      	ldreq	r1, [r3, #0]
 8006b96:	685b      	ldreq	r3, [r3, #4]
 8006b98:	6063      	str	r3, [r4, #4]
 8006b9a:	bf04      	itt	eq
 8006b9c:	1809      	addeq	r1, r1, r0
 8006b9e:	6021      	streq	r1, [r4, #0]
 8006ba0:	6054      	str	r4, [r2, #4]
 8006ba2:	e7ca      	b.n	8006b3a <_free_r+0x22>
 8006ba4:	bd38      	pop	{r3, r4, r5, pc}
 8006ba6:	bf00      	nop
 8006ba8:	200012d8 	.word	0x200012d8

08006bac <sbrk_aligned>:
 8006bac:	b570      	push	{r4, r5, r6, lr}
 8006bae:	4e0f      	ldr	r6, [pc, #60]	@ (8006bec <sbrk_aligned+0x40>)
 8006bb0:	460c      	mov	r4, r1
 8006bb2:	6831      	ldr	r1, [r6, #0]
 8006bb4:	4605      	mov	r5, r0
 8006bb6:	b911      	cbnz	r1, 8006bbe <sbrk_aligned+0x12>
 8006bb8:	f000 f9d6 	bl	8006f68 <_sbrk_r>
 8006bbc:	6030      	str	r0, [r6, #0]
 8006bbe:	4621      	mov	r1, r4
 8006bc0:	4628      	mov	r0, r5
 8006bc2:	f000 f9d1 	bl	8006f68 <_sbrk_r>
 8006bc6:	1c43      	adds	r3, r0, #1
 8006bc8:	d103      	bne.n	8006bd2 <sbrk_aligned+0x26>
 8006bca:	f04f 34ff 	mov.w	r4, #4294967295
 8006bce:	4620      	mov	r0, r4
 8006bd0:	bd70      	pop	{r4, r5, r6, pc}
 8006bd2:	1cc4      	adds	r4, r0, #3
 8006bd4:	f024 0403 	bic.w	r4, r4, #3
 8006bd8:	42a0      	cmp	r0, r4
 8006bda:	d0f8      	beq.n	8006bce <sbrk_aligned+0x22>
 8006bdc:	1a21      	subs	r1, r4, r0
 8006bde:	4628      	mov	r0, r5
 8006be0:	f000 f9c2 	bl	8006f68 <_sbrk_r>
 8006be4:	3001      	adds	r0, #1
 8006be6:	d1f2      	bne.n	8006bce <sbrk_aligned+0x22>
 8006be8:	e7ef      	b.n	8006bca <sbrk_aligned+0x1e>
 8006bea:	bf00      	nop
 8006bec:	200012d4 	.word	0x200012d4

08006bf0 <_malloc_r>:
 8006bf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bf4:	1ccd      	adds	r5, r1, #3
 8006bf6:	f025 0503 	bic.w	r5, r5, #3
 8006bfa:	3508      	adds	r5, #8
 8006bfc:	2d0c      	cmp	r5, #12
 8006bfe:	bf38      	it	cc
 8006c00:	250c      	movcc	r5, #12
 8006c02:	2d00      	cmp	r5, #0
 8006c04:	4606      	mov	r6, r0
 8006c06:	db01      	blt.n	8006c0c <_malloc_r+0x1c>
 8006c08:	42a9      	cmp	r1, r5
 8006c0a:	d904      	bls.n	8006c16 <_malloc_r+0x26>
 8006c0c:	230c      	movs	r3, #12
 8006c0e:	6033      	str	r3, [r6, #0]
 8006c10:	2000      	movs	r0, #0
 8006c12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006cec <_malloc_r+0xfc>
 8006c1a:	f000 f869 	bl	8006cf0 <__malloc_lock>
 8006c1e:	f8d8 3000 	ldr.w	r3, [r8]
 8006c22:	461c      	mov	r4, r3
 8006c24:	bb44      	cbnz	r4, 8006c78 <_malloc_r+0x88>
 8006c26:	4629      	mov	r1, r5
 8006c28:	4630      	mov	r0, r6
 8006c2a:	f7ff ffbf 	bl	8006bac <sbrk_aligned>
 8006c2e:	1c43      	adds	r3, r0, #1
 8006c30:	4604      	mov	r4, r0
 8006c32:	d158      	bne.n	8006ce6 <_malloc_r+0xf6>
 8006c34:	f8d8 4000 	ldr.w	r4, [r8]
 8006c38:	4627      	mov	r7, r4
 8006c3a:	2f00      	cmp	r7, #0
 8006c3c:	d143      	bne.n	8006cc6 <_malloc_r+0xd6>
 8006c3e:	2c00      	cmp	r4, #0
 8006c40:	d04b      	beq.n	8006cda <_malloc_r+0xea>
 8006c42:	6823      	ldr	r3, [r4, #0]
 8006c44:	4639      	mov	r1, r7
 8006c46:	4630      	mov	r0, r6
 8006c48:	eb04 0903 	add.w	r9, r4, r3
 8006c4c:	f000 f98c 	bl	8006f68 <_sbrk_r>
 8006c50:	4581      	cmp	r9, r0
 8006c52:	d142      	bne.n	8006cda <_malloc_r+0xea>
 8006c54:	6821      	ldr	r1, [r4, #0]
 8006c56:	1a6d      	subs	r5, r5, r1
 8006c58:	4629      	mov	r1, r5
 8006c5a:	4630      	mov	r0, r6
 8006c5c:	f7ff ffa6 	bl	8006bac <sbrk_aligned>
 8006c60:	3001      	adds	r0, #1
 8006c62:	d03a      	beq.n	8006cda <_malloc_r+0xea>
 8006c64:	6823      	ldr	r3, [r4, #0]
 8006c66:	442b      	add	r3, r5
 8006c68:	6023      	str	r3, [r4, #0]
 8006c6a:	f8d8 3000 	ldr.w	r3, [r8]
 8006c6e:	685a      	ldr	r2, [r3, #4]
 8006c70:	bb62      	cbnz	r2, 8006ccc <_malloc_r+0xdc>
 8006c72:	f8c8 7000 	str.w	r7, [r8]
 8006c76:	e00f      	b.n	8006c98 <_malloc_r+0xa8>
 8006c78:	6822      	ldr	r2, [r4, #0]
 8006c7a:	1b52      	subs	r2, r2, r5
 8006c7c:	d420      	bmi.n	8006cc0 <_malloc_r+0xd0>
 8006c7e:	2a0b      	cmp	r2, #11
 8006c80:	d917      	bls.n	8006cb2 <_malloc_r+0xc2>
 8006c82:	1961      	adds	r1, r4, r5
 8006c84:	42a3      	cmp	r3, r4
 8006c86:	6025      	str	r5, [r4, #0]
 8006c88:	bf18      	it	ne
 8006c8a:	6059      	strne	r1, [r3, #4]
 8006c8c:	6863      	ldr	r3, [r4, #4]
 8006c8e:	bf08      	it	eq
 8006c90:	f8c8 1000 	streq.w	r1, [r8]
 8006c94:	5162      	str	r2, [r4, r5]
 8006c96:	604b      	str	r3, [r1, #4]
 8006c98:	4630      	mov	r0, r6
 8006c9a:	f000 f82f 	bl	8006cfc <__malloc_unlock>
 8006c9e:	f104 000b 	add.w	r0, r4, #11
 8006ca2:	1d23      	adds	r3, r4, #4
 8006ca4:	f020 0007 	bic.w	r0, r0, #7
 8006ca8:	1ac2      	subs	r2, r0, r3
 8006caa:	bf1c      	itt	ne
 8006cac:	1a1b      	subne	r3, r3, r0
 8006cae:	50a3      	strne	r3, [r4, r2]
 8006cb0:	e7af      	b.n	8006c12 <_malloc_r+0x22>
 8006cb2:	6862      	ldr	r2, [r4, #4]
 8006cb4:	42a3      	cmp	r3, r4
 8006cb6:	bf0c      	ite	eq
 8006cb8:	f8c8 2000 	streq.w	r2, [r8]
 8006cbc:	605a      	strne	r2, [r3, #4]
 8006cbe:	e7eb      	b.n	8006c98 <_malloc_r+0xa8>
 8006cc0:	4623      	mov	r3, r4
 8006cc2:	6864      	ldr	r4, [r4, #4]
 8006cc4:	e7ae      	b.n	8006c24 <_malloc_r+0x34>
 8006cc6:	463c      	mov	r4, r7
 8006cc8:	687f      	ldr	r7, [r7, #4]
 8006cca:	e7b6      	b.n	8006c3a <_malloc_r+0x4a>
 8006ccc:	461a      	mov	r2, r3
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	42a3      	cmp	r3, r4
 8006cd2:	d1fb      	bne.n	8006ccc <_malloc_r+0xdc>
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	6053      	str	r3, [r2, #4]
 8006cd8:	e7de      	b.n	8006c98 <_malloc_r+0xa8>
 8006cda:	230c      	movs	r3, #12
 8006cdc:	6033      	str	r3, [r6, #0]
 8006cde:	4630      	mov	r0, r6
 8006ce0:	f000 f80c 	bl	8006cfc <__malloc_unlock>
 8006ce4:	e794      	b.n	8006c10 <_malloc_r+0x20>
 8006ce6:	6005      	str	r5, [r0, #0]
 8006ce8:	e7d6      	b.n	8006c98 <_malloc_r+0xa8>
 8006cea:	bf00      	nop
 8006cec:	200012d8 	.word	0x200012d8

08006cf0 <__malloc_lock>:
 8006cf0:	4801      	ldr	r0, [pc, #4]	@ (8006cf8 <__malloc_lock+0x8>)
 8006cf2:	f7ff bf0e 	b.w	8006b12 <__retarget_lock_acquire_recursive>
 8006cf6:	bf00      	nop
 8006cf8:	200012d0 	.word	0x200012d0

08006cfc <__malloc_unlock>:
 8006cfc:	4801      	ldr	r0, [pc, #4]	@ (8006d04 <__malloc_unlock+0x8>)
 8006cfe:	f7ff bf09 	b.w	8006b14 <__retarget_lock_release_recursive>
 8006d02:	bf00      	nop
 8006d04:	200012d0 	.word	0x200012d0

08006d08 <__sflush_r>:
 8006d08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d10:	0716      	lsls	r6, r2, #28
 8006d12:	4605      	mov	r5, r0
 8006d14:	460c      	mov	r4, r1
 8006d16:	d454      	bmi.n	8006dc2 <__sflush_r+0xba>
 8006d18:	684b      	ldr	r3, [r1, #4]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	dc02      	bgt.n	8006d24 <__sflush_r+0x1c>
 8006d1e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	dd48      	ble.n	8006db6 <__sflush_r+0xae>
 8006d24:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d26:	2e00      	cmp	r6, #0
 8006d28:	d045      	beq.n	8006db6 <__sflush_r+0xae>
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006d30:	682f      	ldr	r7, [r5, #0]
 8006d32:	6a21      	ldr	r1, [r4, #32]
 8006d34:	602b      	str	r3, [r5, #0]
 8006d36:	d030      	beq.n	8006d9a <__sflush_r+0x92>
 8006d38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006d3a:	89a3      	ldrh	r3, [r4, #12]
 8006d3c:	0759      	lsls	r1, r3, #29
 8006d3e:	d505      	bpl.n	8006d4c <__sflush_r+0x44>
 8006d40:	6863      	ldr	r3, [r4, #4]
 8006d42:	1ad2      	subs	r2, r2, r3
 8006d44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006d46:	b10b      	cbz	r3, 8006d4c <__sflush_r+0x44>
 8006d48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006d4a:	1ad2      	subs	r2, r2, r3
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d50:	6a21      	ldr	r1, [r4, #32]
 8006d52:	4628      	mov	r0, r5
 8006d54:	47b0      	blx	r6
 8006d56:	1c43      	adds	r3, r0, #1
 8006d58:	89a3      	ldrh	r3, [r4, #12]
 8006d5a:	d106      	bne.n	8006d6a <__sflush_r+0x62>
 8006d5c:	6829      	ldr	r1, [r5, #0]
 8006d5e:	291d      	cmp	r1, #29
 8006d60:	d82b      	bhi.n	8006dba <__sflush_r+0xb2>
 8006d62:	4a2a      	ldr	r2, [pc, #168]	@ (8006e0c <__sflush_r+0x104>)
 8006d64:	40ca      	lsrs	r2, r1
 8006d66:	07d6      	lsls	r6, r2, #31
 8006d68:	d527      	bpl.n	8006dba <__sflush_r+0xb2>
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	6062      	str	r2, [r4, #4]
 8006d6e:	04d9      	lsls	r1, r3, #19
 8006d70:	6922      	ldr	r2, [r4, #16]
 8006d72:	6022      	str	r2, [r4, #0]
 8006d74:	d504      	bpl.n	8006d80 <__sflush_r+0x78>
 8006d76:	1c42      	adds	r2, r0, #1
 8006d78:	d101      	bne.n	8006d7e <__sflush_r+0x76>
 8006d7a:	682b      	ldr	r3, [r5, #0]
 8006d7c:	b903      	cbnz	r3, 8006d80 <__sflush_r+0x78>
 8006d7e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006d80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d82:	602f      	str	r7, [r5, #0]
 8006d84:	b1b9      	cbz	r1, 8006db6 <__sflush_r+0xae>
 8006d86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d8a:	4299      	cmp	r1, r3
 8006d8c:	d002      	beq.n	8006d94 <__sflush_r+0x8c>
 8006d8e:	4628      	mov	r0, r5
 8006d90:	f7ff fec2 	bl	8006b18 <_free_r>
 8006d94:	2300      	movs	r3, #0
 8006d96:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d98:	e00d      	b.n	8006db6 <__sflush_r+0xae>
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	4628      	mov	r0, r5
 8006d9e:	47b0      	blx	r6
 8006da0:	4602      	mov	r2, r0
 8006da2:	1c50      	adds	r0, r2, #1
 8006da4:	d1c9      	bne.n	8006d3a <__sflush_r+0x32>
 8006da6:	682b      	ldr	r3, [r5, #0]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d0c6      	beq.n	8006d3a <__sflush_r+0x32>
 8006dac:	2b1d      	cmp	r3, #29
 8006dae:	d001      	beq.n	8006db4 <__sflush_r+0xac>
 8006db0:	2b16      	cmp	r3, #22
 8006db2:	d11e      	bne.n	8006df2 <__sflush_r+0xea>
 8006db4:	602f      	str	r7, [r5, #0]
 8006db6:	2000      	movs	r0, #0
 8006db8:	e022      	b.n	8006e00 <__sflush_r+0xf8>
 8006dba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006dbe:	b21b      	sxth	r3, r3
 8006dc0:	e01b      	b.n	8006dfa <__sflush_r+0xf2>
 8006dc2:	690f      	ldr	r7, [r1, #16]
 8006dc4:	2f00      	cmp	r7, #0
 8006dc6:	d0f6      	beq.n	8006db6 <__sflush_r+0xae>
 8006dc8:	0793      	lsls	r3, r2, #30
 8006dca:	680e      	ldr	r6, [r1, #0]
 8006dcc:	bf08      	it	eq
 8006dce:	694b      	ldreq	r3, [r1, #20]
 8006dd0:	600f      	str	r7, [r1, #0]
 8006dd2:	bf18      	it	ne
 8006dd4:	2300      	movne	r3, #0
 8006dd6:	eba6 0807 	sub.w	r8, r6, r7
 8006dda:	608b      	str	r3, [r1, #8]
 8006ddc:	f1b8 0f00 	cmp.w	r8, #0
 8006de0:	dde9      	ble.n	8006db6 <__sflush_r+0xae>
 8006de2:	6a21      	ldr	r1, [r4, #32]
 8006de4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006de6:	4643      	mov	r3, r8
 8006de8:	463a      	mov	r2, r7
 8006dea:	4628      	mov	r0, r5
 8006dec:	47b0      	blx	r6
 8006dee:	2800      	cmp	r0, #0
 8006df0:	dc08      	bgt.n	8006e04 <__sflush_r+0xfc>
 8006df2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006df6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006dfa:	81a3      	strh	r3, [r4, #12]
 8006dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8006e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e04:	4407      	add	r7, r0
 8006e06:	eba8 0800 	sub.w	r8, r8, r0
 8006e0a:	e7e7      	b.n	8006ddc <__sflush_r+0xd4>
 8006e0c:	20400001 	.word	0x20400001

08006e10 <_fflush_r>:
 8006e10:	b538      	push	{r3, r4, r5, lr}
 8006e12:	690b      	ldr	r3, [r1, #16]
 8006e14:	4605      	mov	r5, r0
 8006e16:	460c      	mov	r4, r1
 8006e18:	b913      	cbnz	r3, 8006e20 <_fflush_r+0x10>
 8006e1a:	2500      	movs	r5, #0
 8006e1c:	4628      	mov	r0, r5
 8006e1e:	bd38      	pop	{r3, r4, r5, pc}
 8006e20:	b118      	cbz	r0, 8006e2a <_fflush_r+0x1a>
 8006e22:	6a03      	ldr	r3, [r0, #32]
 8006e24:	b90b      	cbnz	r3, 8006e2a <_fflush_r+0x1a>
 8006e26:	f7ff fc31 	bl	800668c <__sinit>
 8006e2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d0f3      	beq.n	8006e1a <_fflush_r+0xa>
 8006e32:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006e34:	07d0      	lsls	r0, r2, #31
 8006e36:	d404      	bmi.n	8006e42 <_fflush_r+0x32>
 8006e38:	0599      	lsls	r1, r3, #22
 8006e3a:	d402      	bmi.n	8006e42 <_fflush_r+0x32>
 8006e3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e3e:	f7ff fe68 	bl	8006b12 <__retarget_lock_acquire_recursive>
 8006e42:	4628      	mov	r0, r5
 8006e44:	4621      	mov	r1, r4
 8006e46:	f7ff ff5f 	bl	8006d08 <__sflush_r>
 8006e4a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e4c:	07da      	lsls	r2, r3, #31
 8006e4e:	4605      	mov	r5, r0
 8006e50:	d4e4      	bmi.n	8006e1c <_fflush_r+0xc>
 8006e52:	89a3      	ldrh	r3, [r4, #12]
 8006e54:	059b      	lsls	r3, r3, #22
 8006e56:	d4e1      	bmi.n	8006e1c <_fflush_r+0xc>
 8006e58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e5a:	f7ff fe5b 	bl	8006b14 <__retarget_lock_release_recursive>
 8006e5e:	e7dd      	b.n	8006e1c <_fflush_r+0xc>

08006e60 <__swhatbuf_r>:
 8006e60:	b570      	push	{r4, r5, r6, lr}
 8006e62:	460c      	mov	r4, r1
 8006e64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e68:	2900      	cmp	r1, #0
 8006e6a:	b096      	sub	sp, #88	@ 0x58
 8006e6c:	4615      	mov	r5, r2
 8006e6e:	461e      	mov	r6, r3
 8006e70:	da0d      	bge.n	8006e8e <__swhatbuf_r+0x2e>
 8006e72:	89a3      	ldrh	r3, [r4, #12]
 8006e74:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006e78:	f04f 0100 	mov.w	r1, #0
 8006e7c:	bf14      	ite	ne
 8006e7e:	2340      	movne	r3, #64	@ 0x40
 8006e80:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006e84:	2000      	movs	r0, #0
 8006e86:	6031      	str	r1, [r6, #0]
 8006e88:	602b      	str	r3, [r5, #0]
 8006e8a:	b016      	add	sp, #88	@ 0x58
 8006e8c:	bd70      	pop	{r4, r5, r6, pc}
 8006e8e:	466a      	mov	r2, sp
 8006e90:	f000 f848 	bl	8006f24 <_fstat_r>
 8006e94:	2800      	cmp	r0, #0
 8006e96:	dbec      	blt.n	8006e72 <__swhatbuf_r+0x12>
 8006e98:	9901      	ldr	r1, [sp, #4]
 8006e9a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006e9e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006ea2:	4259      	negs	r1, r3
 8006ea4:	4159      	adcs	r1, r3
 8006ea6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006eaa:	e7eb      	b.n	8006e84 <__swhatbuf_r+0x24>

08006eac <__smakebuf_r>:
 8006eac:	898b      	ldrh	r3, [r1, #12]
 8006eae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006eb0:	079d      	lsls	r5, r3, #30
 8006eb2:	4606      	mov	r6, r0
 8006eb4:	460c      	mov	r4, r1
 8006eb6:	d507      	bpl.n	8006ec8 <__smakebuf_r+0x1c>
 8006eb8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006ebc:	6023      	str	r3, [r4, #0]
 8006ebe:	6123      	str	r3, [r4, #16]
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	6163      	str	r3, [r4, #20]
 8006ec4:	b003      	add	sp, #12
 8006ec6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ec8:	ab01      	add	r3, sp, #4
 8006eca:	466a      	mov	r2, sp
 8006ecc:	f7ff ffc8 	bl	8006e60 <__swhatbuf_r>
 8006ed0:	9f00      	ldr	r7, [sp, #0]
 8006ed2:	4605      	mov	r5, r0
 8006ed4:	4639      	mov	r1, r7
 8006ed6:	4630      	mov	r0, r6
 8006ed8:	f7ff fe8a 	bl	8006bf0 <_malloc_r>
 8006edc:	b948      	cbnz	r0, 8006ef2 <__smakebuf_r+0x46>
 8006ede:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ee2:	059a      	lsls	r2, r3, #22
 8006ee4:	d4ee      	bmi.n	8006ec4 <__smakebuf_r+0x18>
 8006ee6:	f023 0303 	bic.w	r3, r3, #3
 8006eea:	f043 0302 	orr.w	r3, r3, #2
 8006eee:	81a3      	strh	r3, [r4, #12]
 8006ef0:	e7e2      	b.n	8006eb8 <__smakebuf_r+0xc>
 8006ef2:	89a3      	ldrh	r3, [r4, #12]
 8006ef4:	6020      	str	r0, [r4, #0]
 8006ef6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006efa:	81a3      	strh	r3, [r4, #12]
 8006efc:	9b01      	ldr	r3, [sp, #4]
 8006efe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006f02:	b15b      	cbz	r3, 8006f1c <__smakebuf_r+0x70>
 8006f04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f08:	4630      	mov	r0, r6
 8006f0a:	f000 f81d 	bl	8006f48 <_isatty_r>
 8006f0e:	b128      	cbz	r0, 8006f1c <__smakebuf_r+0x70>
 8006f10:	89a3      	ldrh	r3, [r4, #12]
 8006f12:	f023 0303 	bic.w	r3, r3, #3
 8006f16:	f043 0301 	orr.w	r3, r3, #1
 8006f1a:	81a3      	strh	r3, [r4, #12]
 8006f1c:	89a3      	ldrh	r3, [r4, #12]
 8006f1e:	431d      	orrs	r5, r3
 8006f20:	81a5      	strh	r5, [r4, #12]
 8006f22:	e7cf      	b.n	8006ec4 <__smakebuf_r+0x18>

08006f24 <_fstat_r>:
 8006f24:	b538      	push	{r3, r4, r5, lr}
 8006f26:	4d07      	ldr	r5, [pc, #28]	@ (8006f44 <_fstat_r+0x20>)
 8006f28:	2300      	movs	r3, #0
 8006f2a:	4604      	mov	r4, r0
 8006f2c:	4608      	mov	r0, r1
 8006f2e:	4611      	mov	r1, r2
 8006f30:	602b      	str	r3, [r5, #0]
 8006f32:	f7f9 ff0a 	bl	8000d4a <_fstat>
 8006f36:	1c43      	adds	r3, r0, #1
 8006f38:	d102      	bne.n	8006f40 <_fstat_r+0x1c>
 8006f3a:	682b      	ldr	r3, [r5, #0]
 8006f3c:	b103      	cbz	r3, 8006f40 <_fstat_r+0x1c>
 8006f3e:	6023      	str	r3, [r4, #0]
 8006f40:	bd38      	pop	{r3, r4, r5, pc}
 8006f42:	bf00      	nop
 8006f44:	200012cc 	.word	0x200012cc

08006f48 <_isatty_r>:
 8006f48:	b538      	push	{r3, r4, r5, lr}
 8006f4a:	4d06      	ldr	r5, [pc, #24]	@ (8006f64 <_isatty_r+0x1c>)
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	4604      	mov	r4, r0
 8006f50:	4608      	mov	r0, r1
 8006f52:	602b      	str	r3, [r5, #0]
 8006f54:	f7f9 ff09 	bl	8000d6a <_isatty>
 8006f58:	1c43      	adds	r3, r0, #1
 8006f5a:	d102      	bne.n	8006f62 <_isatty_r+0x1a>
 8006f5c:	682b      	ldr	r3, [r5, #0]
 8006f5e:	b103      	cbz	r3, 8006f62 <_isatty_r+0x1a>
 8006f60:	6023      	str	r3, [r4, #0]
 8006f62:	bd38      	pop	{r3, r4, r5, pc}
 8006f64:	200012cc 	.word	0x200012cc

08006f68 <_sbrk_r>:
 8006f68:	b538      	push	{r3, r4, r5, lr}
 8006f6a:	4d06      	ldr	r5, [pc, #24]	@ (8006f84 <_sbrk_r+0x1c>)
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	4604      	mov	r4, r0
 8006f70:	4608      	mov	r0, r1
 8006f72:	602b      	str	r3, [r5, #0]
 8006f74:	f7f9 ff12 	bl	8000d9c <_sbrk>
 8006f78:	1c43      	adds	r3, r0, #1
 8006f7a:	d102      	bne.n	8006f82 <_sbrk_r+0x1a>
 8006f7c:	682b      	ldr	r3, [r5, #0]
 8006f7e:	b103      	cbz	r3, 8006f82 <_sbrk_r+0x1a>
 8006f80:	6023      	str	r3, [r4, #0]
 8006f82:	bd38      	pop	{r3, r4, r5, pc}
 8006f84:	200012cc 	.word	0x200012cc

08006f88 <_init>:
 8006f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f8a:	bf00      	nop
 8006f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f8e:	bc08      	pop	{r3}
 8006f90:	469e      	mov	lr, r3
 8006f92:	4770      	bx	lr

08006f94 <_fini>:
 8006f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f96:	bf00      	nop
 8006f98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f9a:	bc08      	pop	{r3}
 8006f9c:	469e      	mov	lr, r3
 8006f9e:	4770      	bx	lr
