# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 657 \
    name result_local_0_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_0_read_2 \
    op interface \
    ports { result_local_0_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 658 \
    name result_local_1_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_1_read_2 \
    op interface \
    ports { result_local_1_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 659 \
    name result_local_2_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_2_read_2 \
    op interface \
    ports { result_local_2_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 660 \
    name result_local_3_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_3_read_2 \
    op interface \
    ports { result_local_3_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 661 \
    name result_local_4_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_4_read_2 \
    op interface \
    ports { result_local_4_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 662 \
    name result_local_5_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_5_read_2 \
    op interface \
    ports { result_local_5_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 663 \
    name result_local_6_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_6_read_2 \
    op interface \
    ports { result_local_6_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 664 \
    name result_local_7_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_7_read_2 \
    op interface \
    ports { result_local_7_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 665 \
    name result_local_8_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_8_read_2 \
    op interface \
    ports { result_local_8_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 666 \
    name result_local_9_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_9_read_2 \
    op interface \
    ports { result_local_9_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 667 \
    name result_local_10_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_10_read_2 \
    op interface \
    ports { result_local_10_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 668 \
    name result_local_11_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_11_read_2 \
    op interface \
    ports { result_local_11_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 669 \
    name result_local_12_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_12_read_2 \
    op interface \
    ports { result_local_12_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 670 \
    name result_local_13_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_13_read_2 \
    op interface \
    ports { result_local_13_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 671 \
    name result_local_14_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_14_read_2 \
    op interface \
    ports { result_local_14_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 672 \
    name result_local_15_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_15_read_2 \
    op interface \
    ports { result_local_15_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 673 \
    name result_local_16_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_16_read_2 \
    op interface \
    ports { result_local_16_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 674 \
    name result_local_17_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_17_read_2 \
    op interface \
    ports { result_local_17_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 675 \
    name result_local_18_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_18_read_2 \
    op interface \
    ports { result_local_18_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 676 \
    name result_local_19_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_19_read_2 \
    op interface \
    ports { result_local_19_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 677 \
    name result_local_20_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_20_read_2 \
    op interface \
    ports { result_local_20_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 678 \
    name result_local_21_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_21_read_2 \
    op interface \
    ports { result_local_21_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 679 \
    name result_local_22_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_22_read_2 \
    op interface \
    ports { result_local_22_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 680 \
    name result_local_23_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_23_read_2 \
    op interface \
    ports { result_local_23_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 681 \
    name result_local_24_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_24_read_2 \
    op interface \
    ports { result_local_24_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 682 \
    name result_local_25_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_25_read_2 \
    op interface \
    ports { result_local_25_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 683 \
    name result_local_26_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_26_read_2 \
    op interface \
    ports { result_local_26_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 684 \
    name result_local_27_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_27_read_2 \
    op interface \
    ports { result_local_27_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 685 \
    name result_local_28_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_28_read_2 \
    op interface \
    ports { result_local_28_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 686 \
    name result_local_29_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_29_read_2 \
    op interface \
    ports { result_local_29_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 687 \
    name result_local_30_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_30_read_2 \
    op interface \
    ports { result_local_30_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 688 \
    name result_local_31_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_31_read_2 \
    op interface \
    ports { result_local_31_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 689 \
    name result_local_32_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_32_read_2 \
    op interface \
    ports { result_local_32_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 690 \
    name result_local_33_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_33_read_2 \
    op interface \
    ports { result_local_33_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 691 \
    name result_local_34_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_34_read_2 \
    op interface \
    ports { result_local_34_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 692 \
    name result_local_35_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_35_read_2 \
    op interface \
    ports { result_local_35_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 693 \
    name result_local_36_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_36_read_2 \
    op interface \
    ports { result_local_36_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 694 \
    name result_local_37_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_37_read_2 \
    op interface \
    ports { result_local_37_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 695 \
    name result_local_38_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_38_read_2 \
    op interface \
    ports { result_local_38_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 696 \
    name result_local_39_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_39_read_2 \
    op interface \
    ports { result_local_39_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 697 \
    name result_local_40_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_40_read_2 \
    op interface \
    ports { result_local_40_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 698 \
    name result_local_41_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_41_read_2 \
    op interface \
    ports { result_local_41_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 699 \
    name result_local_42_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_42_read_2 \
    op interface \
    ports { result_local_42_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 700 \
    name result_local_43_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_43_read_2 \
    op interface \
    ports { result_local_43_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 701 \
    name result_local_44_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_44_read_2 \
    op interface \
    ports { result_local_44_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 702 \
    name result_local_45_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_45_read_2 \
    op interface \
    ports { result_local_45_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 703 \
    name result_local_46_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_46_read_2 \
    op interface \
    ports { result_local_46_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 704 \
    name result_local_47_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_47_read_2 \
    op interface \
    ports { result_local_47_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 705 \
    name result_local_48_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_48_read_2 \
    op interface \
    ports { result_local_48_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 706 \
    name result_local_49_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_49_read_2 \
    op interface \
    ports { result_local_49_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 707 \
    name result_local_50_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_50_read_2 \
    op interface \
    ports { result_local_50_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 708 \
    name result_local_51_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_51_read_2 \
    op interface \
    ports { result_local_51_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 709 \
    name result_local_52_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_52_read_2 \
    op interface \
    ports { result_local_52_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 710 \
    name result_local_53_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_53_read_2 \
    op interface \
    ports { result_local_53_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 711 \
    name result_local_54_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_54_read_2 \
    op interface \
    ports { result_local_54_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 712 \
    name result_local_55_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_55_read_2 \
    op interface \
    ports { result_local_55_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 713 \
    name result_local_56_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_56_read_2 \
    op interface \
    ports { result_local_56_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 714 \
    name result_local_57_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_57_read_2 \
    op interface \
    ports { result_local_57_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 715 \
    name result_local_58_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_58_read_2 \
    op interface \
    ports { result_local_58_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 716 \
    name result_local_59_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_59_read_2 \
    op interface \
    ports { result_local_59_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 717 \
    name result_local_60_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_60_read_2 \
    op interface \
    ports { result_local_60_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 718 \
    name result_local_61_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_61_read_2 \
    op interface \
    ports { result_local_61_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 719 \
    name result_local_62_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_62_read_2 \
    op interface \
    ports { result_local_62_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 720 \
    name result_local_63_read_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result_local_63_read_2 \
    op interface \
    ports { result_local_63_read_2 { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 721 \
    name result \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_result \
    op interface \
    ports { result_i { I 32 vector } result_o { O 32 vector } result_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


