# compile vhdl design source files
vhdl work  \
"../../../../lab4_encs.srcs/sources_1/imports/lab4/registers_min_max.vhd" \

# Do not sort compile order
nosort
