;redcode
;assert 1
	SPL 0, -203
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @12, #200
	MOV -7, <20
	SPL 0, #2
	SUB @827, 106
	SUB @-127, 100
	MOV -7, <20
	SUB -123, 0
	SUB @827, 106
	MOV -1, <-20
	SUB @121, 106
	JMZ -7, @20
	JMZ -7, @20
	SUB -207, <-120
	SPL 0, #2
	ADD @-127, 187
	ADD @-127, 187
	SLT -1, <-20
	SPL 1, @-1
	ADD @-127, 187
	SUB #12, @0
	CMP @0, @2
	CMP @-127, 100
	JMN -7, @20
	SUB @127, -46
	MOV -7, <20
	SUB @127, 106
	ADD @127, 106
	SUB @-127, 100
	CMP -207, <-120
	CMP @827, 106
	MOV -7, <-20
	ADD 100, 9
	ADD 100, 9
	ADD 100, 9
	SLT 232, @420
	SPL 0, -202
	SUB 0, @20
	CMP -207, <-120
	ADD 270, 60
	JMN 1, @-1
	ADD -123, <10
	SPL 0, -202
	CMP -207, <-120
	SPL 0, -202
	CMP -207, <-120
	ADD -207, <-120
