# 1 "arch/arm64/boot/dts/cavium/thunder2-99xx.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/cavium/thunder2-99xx.dts"
# 9 "arch/arm64/boot/dts/cavium/thunder2-99xx.dts"
/dts-v1/;

# 1 "arch/arm64/boot/dts/cavium/thunder2-99xx.dtsi" 1
# 10 "arch/arm64/boot/dts/cavium/thunder2-99xx.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm64/boot/dts/cavium/thunder2-99xx.dtsi" 2

/ {
 model = "Cavium ThunderX2 CN99XX";
 compatible = "cavium,thunderx2-cn9900", "brcm,vulcan-soc";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;


 cpus {
  #address-cells = <0x2>;
  #size-cells = <0x0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "cavium,thunder2", "brcm,vulcan";
   reg = <0x0 0x0>;
   enable-method = "psci";
  };

  cpu@1 {
   device_type = "cpu";
   compatible = "cavium,thunder2", "brcm,vulcan";
   reg = <0x0 0x1>;
   enable-method = "psci";
  };

  cpu@2 {
   device_type = "cpu";
   compatible = "cavium,thunder2", "brcm,vulcan";
   reg = <0x0 0x2>;
   enable-method = "psci";
  };

  cpu@3 {
   device_type = "cpu";
   compatible = "cavium,thunder2", "brcm,vulcan";
   reg = <0x0 0x3>;
   enable-method = "psci";
  };
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 gic: interrupt-controller@400080000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  interrupt-controller;
  #redistributor-regions = <1>;
  reg = <0x04 0x00080000 0x0 0x20000>,
        <0x04 0x01000000 0x0 0x1000000>;
  interrupts = <1 9 4>;

  gicits: gic-its@40010000 {
   compatible = "arm,gic-v3-its";
   msi-controller;
   reg = <0x04 0x00100000 0x0 0x20000>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 4>,
        <1 14 4>,
        <1 11 4>,
        <1 10 4>;
 };

 pmu {
  compatible = "brcm,vulcan-pmu", "arm,armv8-pmuv3";
  interrupts = <1 7 4>;
 };

 clk125mhz: uart_clk125mhz {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <125000000>;
  clock-output-names = "clk125mhz";
 };

 pcie@30000000 {
  compatible = "pci-host-ecam-generic";
  device_type = "pci";
  #interrupt-cells = <1>;
  #address-cells = <3>;
  #size-cells = <2>;


  reg = <0x0 0x30000000 0x0 0x10000000>;
  reg-names = "PCI ECAM";







  ranges =
    <0x02000000 0 0x40000000 0 0x40000000 0 0x20000000
     0x43000000 0x40 0x00000000 0x40 0x00000000 0x20 0x00000000>;
  bus-range = <0 0xff>;
  interrupt-map-mask = <0 0 0 7>;
  interrupt-map =

   <0 0 0 1 &gic 0 0 0 0 4
    0 0 0 2 &gic 0 0 0 1 4
    0 0 0 3 &gic 0 0 0 2 4
    0 0 0 4 &gic 0 0 0 3 4>;
  msi-parent = <&gicits>;
  dma-coherent;
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  uart0: serial@402020000 {
   compatible = "arm,pl011", "arm,primecell";
   reg = <0x04 0x02020000 0x0 0x1000>;
   interrupt-parent = <&gic>;
   interrupts = <0 49 4>;
   clocks = <&clk125mhz>;
   clock-names = "apb_pclk";
  };
 };

};
# 12 "arch/arm64/boot/dts/cavium/thunder2-99xx.dts" 2

/ {
 model = "Cavium ThunderX2 CN99XX";
 compatible = "cavium,thunderx2-cn9900", "brcm,vulcan-soc";

 memory {
  device_type = "memory";
  reg = <0x00000000 0x80000000 0x0 0x80000000>,
        <0x00000008 0x80000000 0x0 0x80000000>;
 };

 aliases {
  serial0 = &uart0;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };
};
