strict digraph "" {
	node [label="\N"];
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f6a933b74d0>",
		clk_sens=True,
		fillcolor=gold,
		label="26:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6a93392050>",
		fillcolor=turquoise,
		label="26:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"26:AL" -> "26:BL"	[cond="[]",
		lineno=None];
	"27:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6a93392090>",
		fillcolor=springgreen,
		label="27:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6a93392110>",
		fillcolor=turquoise,
		label="30:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"27:IF" -> "30:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=27];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6a93392550>",
		fillcolor=turquoise,
		label="27:BL
q <= 4'b1001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6a93392590>]",
		style=filled,
		typ=Block];
	"27:IF" -> "27:BL"	[cond="['reset']",
		label=reset,
		lineno=27];
	"Leaf_26:AL"	[def_var="['q']",
		label="Leaf_26:AL"];
	"31:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f6a93392150>",
		fillcolor=springgreen,
		label="31:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:BL" -> "31:IF"	[cond="[]",
		lineno=None];
	"26:BL" -> "27:IF"	[cond="[]",
		lineno=None];
	"31:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f6a933921d0>",
		fillcolor=turquoise,
		label="31:BL
q <= q - 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f6a93392210>]",
		style=filled,
		typ=Block];
	"31:IF" -> "31:BL"	[cond="['slowena', 'q']",
		label="(slowena && (q > 4'b0))",
		lineno=31];
	"27:BL" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"31:BL" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
}
