GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Workspace\TangNano_DisplayDriver\src\LCD_Timing.v'
Analyzing Verilog file 'C:\Workspace\TangNano_DisplayDriver\src\Top.v'
Analyzing Verilog file 'C:\Workspace\TangNano_DisplayDriver\src\div.v'
Analyzing Verilog file 'C:\Workspace\TangNano_DisplayDriver\src\gowin_rpll\pll162.v'
Analyzing Verilog file 'C:\Workspace\TangNano_DisplayDriver\src\gowin_rpll\pll33.v'
Analyzing Verilog file 'C:\Workspace\TangNano_DisplayDriver\src\psram_memory_interface_hs\psram_memory_interface_hs.v'
Compiling module 'TOP'("C:\Workspace\TangNano_DisplayDriver\src\Top.v":1)
Compiling module 'pll33'("C:\Workspace\TangNano_DisplayDriver\src\gowin_rpll\pll33.v":10)
Compiling module 'pll162'("C:\Workspace\TangNano_DisplayDriver\src\gowin_rpll\pll162.v":10)
Compiling module '**'("C:\Workspace\TangNano_DisplayDriver\src\psram_memory_interface_hs\psram_memory_interface_hs.v":5031)
Compiling module 'LCD_Timing'("C:\Workspace\TangNano_DisplayDriver\src\LCD_Timing.v":1)
WARN  (EX1998) : Net 'psram_addr[20]' does not have a driver("C:\Workspace\TangNano_DisplayDriver\src\Top.v":53)
WARN  (EX1998) : Net 'psram_cmd' does not have a driver("C:\Workspace\TangNano_DisplayDriver\src\Top.v":54)
WARN  (EX1998) : Net 'psram_cmd_en' does not have a driver("C:\Workspace\TangNano_DisplayDriver\src\Top.v":54)
WARN  (EX1998) : Net 'psram_wr_data[63]' does not have a driver("C:\Workspace\TangNano_DisplayDriver\src\Top.v":55)
WARN  (EX1998) : Net 'psram_mask[7]' does not have a driver("C:\Workspace\TangNano_DisplayDriver\src\Top.v":56)
WARN  (EX1998) : Net 'rgb_test[23]' does not have a driver("C:\Workspace\TangNano_DisplayDriver\src\Top.v":84)
NOTE  (EX0101) : Current top module is "TOP"
WARN  (EX0211) : The output port "LED[5]" of module "TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Workspace\TangNano_DisplayDriver\src\Top.v":7)
WARN  (EX0211) : The output port "LED[4]" of module "TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Workspace\TangNano_DisplayDriver\src\Top.v":7)
WARN  (EX0211) : The output port "LED[3]" of module "TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Workspace\TangNano_DisplayDriver\src\Top.v":7)
WARN  (EX0211) : The output port "LED[2]" of module "TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Workspace\TangNano_DisplayDriver\src\Top.v":7)
WARN  (EX0211) : The output port "LED[1]" of module "TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Workspace\TangNano_DisplayDriver\src\Top.v":7)
WARN  (EX0211) : The output port "LED[0]" of module "TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Workspace\TangNano_DisplayDriver\src\Top.v":7)
WARN  (EX0211) : The output port "UART_TX" of module "TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Workspace\TangNano_DisplayDriver\src\Top.v":20)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input User_Button is unused("C:\Workspace\TangNano_DisplayDriver\src\Top.v":4)
WARN  (CV0016) : Input UART_RX is unused("C:\Workspace\TangNano_DisplayDriver\src\Top.v":19)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Workspace\TangNano_DisplayDriver\impl\gwsynthesis\ram test.vg" completed
[100%] Generate report file "C:\Workspace\TangNano_DisplayDriver\impl\gwsynthesis\ram test_syn.rpt.html" completed
GowinSynthesis finish
