##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for PC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. PC_IntClock:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.3::Critical Path Report for (PC_IntClock:R vs. PC_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1                      | Frequency: 142.98 MHz  | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 60.77 MHz   | Target: 24.00 MHz  | 
Clock: CyILO                        | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                    | Target: 24.00 MHz  | 
Clock: PC_IntClock                  | Frequency: 51.30 MHz   | Target: 0.92 MHz   | 
Clock: timer_clock                  | N/A                    | Target: 0.00 MHz   | 
Clock: timer_clock(fixed-function)  | N/A                    | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     PC_IntClock    41666.7          25212        N/A              N/A         N/A              N/A         N/A              N/A         
PC_IntClock   PC_IntClock    1.08333e+006     1063840      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase  
-------------------  ------------  ----------------  
SensorPuerta(0)_PAD  18701         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_1(0)_PAD  31207         PC_IntClock:R     


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 142.98 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999993006p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q       macrocell27   1250   1250  9999993006  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell28   2234   3484  9999993006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell28         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 60.77 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25212p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12985
-------------------------------------   ----- 
End-of-path arrival time (ps)           12985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell10        2009   2009  25212  RISE       1
\PC:BUART:rx_postpoll\/main_1         macrocell6      5395   7404  25212  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell6      3350  10754  25212  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  12985  25212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PC_IntClock
*****************************************
Clock: PC_IntClock
Frequency: 51.30 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063840p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6190
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13303
-------------------------------------   ----- 
End-of-path arrival time (ps)           13303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q                      macrocell12     1250   1250  1063840  RISE       1
\PC:BUART:counter_load_not\/main_0           macrocell2      5774   7024  1063840  RISE       1
\PC:BUART:counter_load_not\/q                macrocell2      3350  10374  1063840  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2930  13303  1063840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. PC_IntClock:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25212p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12985
-------------------------------------   ----- 
End-of-path arrival time (ps)           12985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell10        2009   2009  25212  RISE       1
\PC:BUART:rx_postpoll\/main_1         macrocell6      5395   7404  25212  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell6      3350  10754  25212  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  12985  25212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999993006p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q       macrocell27   1250   1250  9999993006  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell28   2234   3484  9999993006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell28         0      0  RISE       1


5.3::Critical Path Report for (PC_IntClock:R vs. PC_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063840p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6190
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13303
-------------------------------------   ----- 
End-of-path arrival time (ps)           13303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q                      macrocell12     1250   1250  1063840  RISE       1
\PC:BUART:counter_load_not\/main_0           macrocell2      5774   7024  1063840  RISE       1
\PC:BUART:counter_load_not\/q                macrocell2      3350  10374  1063840  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2930  13303  1063840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25212p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12985
-------------------------------------   ----- 
End-of-path arrival time (ps)           12985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell10        2009   2009  25212  RISE       1
\PC:BUART:rx_postpoll\/main_1         macrocell6      5395   7404  25212  RISE       1
\PC:BUART:rx_postpoll\/q              macrocell6      3350  10754  25212  RISE       1
\PC:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2230  12985  25212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:pollcount_0\/main_2
Capture Clock  : \PC:BUART:pollcount_0\/clock_0
Path slack     : 29110p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9046
-------------------------------------   ---- 
End-of-path arrival time (ps)           9046
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell10      2009   2009  25212  RISE       1
\PC:BUART:pollcount_0\/main_2  macrocell24   7037   9046  29110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:pollcount_1\/main_3
Capture Clock  : \PC:BUART:pollcount_1\/clock_0
Path slack     : 30018p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8139
-------------------------------------   ---- 
End-of-path arrival time (ps)           8139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell10      2009   2009  25212  RISE       1
\PC:BUART:pollcount_1\/main_3  macrocell23   6130   8139  30018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:rx_status_3\/main_6
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 30752p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7404
-------------------------------------   ---- 
End-of-path arrival time (ps)           7404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell10      2009   2009  25212  RISE       1
\PC:BUART:rx_status_3\/main_6  macrocell25   5395   7404  30752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:rx_last\/main_0
Capture Clock  : \PC:BUART:rx_last\/clock_0
Path slack     : 30752p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7404
-------------------------------------   ---- 
End-of-path arrival time (ps)           7404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                 iocell10      2009   2009  25212  RISE       1
\PC:BUART:rx_last\/main_0  macrocell26   5395   7404  30752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_last\/clock_0                                 macrocell26         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:rx_state_0\/main_9
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 31089p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7068
-------------------------------------   ---- 
End-of-path arrival time (ps)           7068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                    iocell10      2009   2009  25212  RISE       1
\PC:BUART:rx_state_0\/main_9  macrocell17   5059   7068  31089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \PC:BUART:rx_state_2\/main_8
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 31089p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#26 vs. PC_IntClock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7068
-------------------------------------   ---- 
End-of-path arrival time (ps)           7068
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell10            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                    iocell10      2009   2009  25212  RISE       1
\PC:BUART:rx_state_2\/main_8  macrocell20   5059   7068  31089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1063840p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6190
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13303
-------------------------------------   ----- 
End-of-path arrival time (ps)           13303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q                      macrocell12     1250   1250  1063840  RISE       1
\PC:BUART:counter_load_not\/main_0           macrocell2      5774   7024  1063840  RISE       1
\PC:BUART:counter_load_not\/q                macrocell2      3350  10374  1063840  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2930  13303  1063840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PC:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064677p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -5360
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13297
-------------------------------------   ----- 
End-of-path arrival time (ps)           13297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q            macrocell20   1250   1250  1064677  RISE       1
\PC:BUART:rx_counter_load\/main_3  macrocell5    6378   7628  1064677  RISE       1
\PC:BUART:rx_counter_load\/q       macrocell5    3350  10978  1064677  RISE       1
\PC:BUART:sRX:RxBitCounter\/load   count7cell    2318  13297  1064677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sRX:RxSts\/status_4
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 1068203p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14630
-------------------------------------   ----- 
End-of-path arrival time (ps)           14630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1068203  RISE       1
\PC:BUART:rx_status_4\/main_1                 macrocell7      2232   5812  1068203  RISE       1
\PC:BUART:rx_status_4\/q                      macrocell7      3350   9162  1068203  RISE       1
\PC:BUART:sRX:RxSts\/status_4                 statusicell2    5468  14630  1068203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:sTX:TxSts\/status_0
Capture Clock  : \PC:BUART:sTX:TxSts\/clock
Path slack     : 1069950p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12883
-------------------------------------   ----- 
End-of-path arrival time (ps)           12883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069950  RISE       1
\PC:BUART:tx_status_0\/main_3                 macrocell3      3638   7218  1069950  RISE       1
\PC:BUART:tx_status_0\/q                      macrocell3      3350  10568  1069950  RISE       1
\PC:BUART:sTX:TxSts\/status_0                 statusicell1    2314  12883  1069950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxSts\/clock                                 statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070422p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q                macrocell13     1250   1250  1065641  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5651   6901  1070422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071019p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q                macrocell17     1250   1250  1066208  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5054   6304  1071019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_0\/q
Path End       : \PC:BUART:pollcount_0\/main_3
Capture Clock  : \PC:BUART:pollcount_0\/clock_0
Path slack     : 1071735p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8088
-------------------------------------   ---- 
End-of-path arrival time (ps)           8088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_0\/q       macrocell24   1250   1250  1068547  RISE       1
\PC:BUART:pollcount_0\/main_3  macrocell24   6838   8088  1071735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_0\/main_1
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1071949p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7874
-------------------------------------   ---- 
End-of-path arrival time (ps)           7874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell17   1250   1250  1066208  RISE       1
\PC:BUART:rx_state_0\/main_1  macrocell17   6624   7874  1071949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_load_fifo\/main_1
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1071949p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7874
-------------------------------------   ---- 
End-of-path arrival time (ps)           7874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q         macrocell17   1250   1250  1066208  RISE       1
\PC:BUART:rx_load_fifo\/main_1  macrocell18   6624   7874  1071949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_2\/main_1
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1071949p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7874
-------------------------------------   ---- 
End-of-path arrival time (ps)           7874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell17   1250   1250  1066208  RISE       1
\PC:BUART:rx_state_2\/main_1  macrocell20   6624   7874  1071949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PC:BUART:tx_state_0\/main_3
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1072086p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7738
-------------------------------------   ---- 
End-of-path arrival time (ps)           7738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069950  RISE       1
\PC:BUART:tx_state_0\/main_3                  macrocell13     4158   7738  1072086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_bitclk\/main_0
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 1072105p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7718
-------------------------------------   ---- 
End-of-path arrival time (ps)           7718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q      macrocell12   1250   1250  1063840  RISE       1
\PC:BUART:tx_bitclk\/main_0  macrocell15   6468   7718  1072105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_0\/main_0
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1072120p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7704
-------------------------------------   ---- 
End-of-path arrival time (ps)           7704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell12   1250   1250  1063840  RISE       1
\PC:BUART:tx_state_0\/main_0  macrocell13   6454   7704  1072120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_3\/main_4
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1072195p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7628
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell20   1250   1250  1064677  RISE       1
\PC:BUART:rx_state_3\/main_4  macrocell19   6378   7628  1072195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072195p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7628
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q               macrocell20   1250   1250  1064677  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_3  macrocell22   6378   7628  1072195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072333p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q                macrocell12     1250   1250  1063840  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3740   4990  1072333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_1\/q
Path End       : \PC:BUART:pollcount_1\/main_2
Capture Clock  : \PC:BUART:pollcount_1\/clock_0
Path slack     : 1072458p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7366
-------------------------------------   ---- 
End-of-path arrival time (ps)           7366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_1\/q       macrocell23   1250   1250  1069085  RISE       1
\PC:BUART:pollcount_1\/main_2  macrocell23   6116   7366  1072458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072563p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q          macrocell21     1250   1250  1072563  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3510   4760  1072563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_0\/main_4
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1072602p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell14   1250   1250  1064214  RISE       1
\PC:BUART:tx_state_0\/main_4  macrocell13   5972   7222  1072602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_0\/q
Path End       : \PC:BUART:pollcount_1\/main_4
Capture Clock  : \PC:BUART:pollcount_1\/clock_0
Path slack     : 1072650p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7174
-------------------------------------   ---- 
End-of-path arrival time (ps)           7174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_0\/q       macrocell24   1250   1250  1068547  RISE       1
\PC:BUART:pollcount_1\/main_4  macrocell23   5924   7174  1072650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_2\/main_1
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1072923p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell13   1250   1250  1065641  RISE       1
\PC:BUART:tx_state_2\/main_1  macrocell14   5651   6901  1072923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073080p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q         macrocell16     1250   1250  1067154  RISE       1
\PC:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2993   4243  1073080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PC:BUART:txn\/main_3
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1073144p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6679
-------------------------------------   ---- 
End-of-path arrival time (ps)           6679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073144  RISE       1
\PC:BUART:txn\/main_3                macrocell11     2309   6679  1073144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_1\/q
Path End       : \PC:BUART:rx_state_0\/main_8
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1073307p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_1\/q      macrocell23   1250   1250  1069085  RISE       1
\PC:BUART:rx_state_0\/main_8  macrocell17   5266   6516  1073307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_1\/main_5
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1073528p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell15   1250   1250  1073528  RISE       1
\PC:BUART:tx_state_1\/main_5  macrocell12   5045   6295  1073528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_0\/q
Path End       : \PC:BUART:rx_state_0\/main_10
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1073538p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_0\/q       macrocell24   1250   1250  1068547  RISE       1
\PC:BUART:rx_state_0\/main_10  macrocell17   5035   6285  1073538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_bitclk\/main_3
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 1073606p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q      macrocell14   1250   1250  1064214  RISE       1
\PC:BUART:tx_bitclk\/main_3  macrocell15   4967   6217  1073606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_0\/main_2
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1073646p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065651  RISE       1
\PC:BUART:tx_state_0\/main_2               macrocell13     5987   6177  1073646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_3\/main_1
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1073726p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q       macrocell17   1250   1250  1066208  RISE       1
\PC:BUART:rx_state_3\/main_1  macrocell19   4847   6097  1073726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073726p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q               macrocell17   1250   1250  1066208  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_1  macrocell22   4847   6097  1073726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PC:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073747p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -6010
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3576
-------------------------------------   ---- 
End-of-path arrival time (ps)           3576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065651  RISE       1
\PC:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3386   3576  1073747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:TxShifter:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_1\/main_1
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1073790p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6033
-------------------------------------   ---- 
End-of-path arrival time (ps)           6033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell13   1250   1250  1065641  RISE       1
\PC:BUART:tx_state_1\/main_1  macrocell12   4783   6033  1073790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:txn\/main_2
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1073803p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6020
-------------------------------------   ---- 
End-of-path arrival time (ps)           6020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q  macrocell13   1250   1250  1065641  RISE       1
\PC:BUART:txn\/main_2    macrocell11   4770   6020  1073803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_0\/q
Path End       : \PC:BUART:rx_status_3\/main_7
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1074087p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_0\/q       macrocell24   1250   1250  1068547  RISE       1
\PC:BUART:rx_status_3\/main_7  macrocell25   4486   5736  1074087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_2\/main_5
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1074100p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell15   1250   1250  1073528  RISE       1
\PC:BUART:tx_state_2\/main_5  macrocell14   4473   5723  1074100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_bitclk\/main_2
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 1074212p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065651  RISE       1
\PC:BUART:tx_bitclk\/main_2                macrocell15     5421   5611  1074212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_status_3\/main_4
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1074242p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5581
-------------------------------------   ---- 
End-of-path arrival time (ps)           5581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q        macrocell20   1250   1250  1064677  RISE       1
\PC:BUART:rx_status_3\/main_4  macrocell25   4331   5581  1074242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_0\/main_4
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1074258p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell20   1250   1250  1064677  RISE       1
\PC:BUART:rx_state_0\/main_4  macrocell17   4315   5565  1074258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_load_fifo\/main_4
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1074258p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q         macrocell20   1250   1250  1064677  RISE       1
\PC:BUART:rx_load_fifo\/main_4  macrocell18   4315   5565  1074258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_2\/q
Path End       : \PC:BUART:rx_state_2\/main_4
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1074258p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_2\/q       macrocell20   1250   1250  1064677  RISE       1
\PC:BUART:rx_state_2\/main_4  macrocell20   4315   5565  1074258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_0\/main_5
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1074483p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074483  RISE       1
\PC:BUART:rx_state_0\/main_5         macrocell17   3401   5341  1074483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_load_fifo\/main_5
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1074483p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074483  RISE       1
\PC:BUART:rx_load_fifo\/main_5       macrocell18   3401   5341  1074483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_2\/main_5
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1074483p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074483  RISE       1
\PC:BUART:rx_state_2\/main_5         macrocell20   3401   5341  1074483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_0\/main_6
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1074489p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074489  RISE       1
\PC:BUART:rx_state_0\/main_6         macrocell17   3394   5334  1074489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_load_fifo\/main_6
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1074489p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074489  RISE       1
\PC:BUART:rx_load_fifo\/main_6       macrocell18   3394   5334  1074489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_2\/main_6
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1074489p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074489  RISE       1
\PC:BUART:rx_state_2\/main_6         macrocell20   3394   5334  1074489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PC:BUART:pollcount_0\/main_1
Capture Clock  : \PC:BUART:pollcount_0\/clock_0
Path slack     : 1074502p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074502  RISE       1
\PC:BUART:pollcount_0\/main_1        macrocell24   3381   5321  1074502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_0\/main_7
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1074503p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074503  RISE       1
\PC:BUART:rx_state_0\/main_7         macrocell17   3381   5321  1074503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_load_fifo\/main_7
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1074503p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074503  RISE       1
\PC:BUART:rx_load_fifo\/main_7       macrocell18   3381   5321  1074503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_2\/main_7
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1074503p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074503  RISE       1
\PC:BUART:rx_state_2\/main_7         macrocell20   3381   5321  1074503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PC:BUART:pollcount_0\/main_0
Capture Clock  : \PC:BUART:pollcount_0\/clock_0
Path slack     : 1074506p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074506  RISE       1
\PC:BUART:pollcount_0\/main_0        macrocell24   3377   5317  1074506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_0\/clock_0                             macrocell24         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:txn\/main_6
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1074539p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5284
-------------------------------------   ---- 
End-of-path arrival time (ps)           5284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_bitclk\/q  macrocell15   1250   1250  1073528  RISE       1
\PC:BUART:txn\/main_6   macrocell11   4034   5284  1074539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:pollcount_1\/q
Path End       : \PC:BUART:rx_status_3\/main_5
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1074626p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5198
-------------------------------------   ---- 
End-of-path arrival time (ps)           5198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:pollcount_1\/q       macrocell23   1250   1250  1069085  RISE       1
\PC:BUART:rx_status_3\/main_5  macrocell25   3948   5198  1074626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_0\/q
Path End       : \PC:BUART:rx_status_3\/main_1
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1074639p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_0\/q        macrocell17   1250   1250  1066208  RISE       1
\PC:BUART:rx_status_3\/main_1  macrocell25   3934   5184  1074639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_3\/main_0
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1074672p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  1067154  RISE       1
\PC:BUART:rx_state_3\/main_0    macrocell19   3901   5151  1074672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074672p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q        macrocell16   1250   1250  1067154  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_0  macrocell22   3901   5151  1074672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_2\/main_0
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1074840p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4984
-------------------------------------   ---- 
End-of-path arrival time (ps)           4984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell12   1250   1250  1063840  RISE       1
\PC:BUART:tx_state_2\/main_0  macrocell14   3734   4984  1074840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:tx_state_1\/main_0
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1074854p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q       macrocell12   1250   1250  1063840  RISE       1
\PC:BUART:tx_state_1\/main_0  macrocell12   3720   4970  1074854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_bitclk\/main_1
Capture Clock  : \PC:BUART:tx_bitclk\/clock_0
Path slack     : 1074864p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q      macrocell13   1250   1250  1065641  RISE       1
\PC:BUART:tx_bitclk\/main_1  macrocell15   3709   4959  1074864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell15         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_1\/q
Path End       : \PC:BUART:txn\/main_1
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1074989p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_1\/q  macrocell12   1250   1250  1063840  RISE       1
\PC:BUART:txn\/main_1    macrocell11   3584   4834  1074989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_0\/main_2
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1075041p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  1072563  RISE       1
\PC:BUART:rx_state_0\/main_2   macrocell17   3532   4782  1075041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_load_fifo\/main_2
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1075041p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q   macrocell21   1250   1250  1072563  RISE       1
\PC:BUART:rx_load_fifo\/main_2  macrocell18   3532   4782  1075041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_2\/main_2
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1075041p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  1072563  RISE       1
\PC:BUART:rx_state_2\/main_2   macrocell20   3532   4782  1075041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_status_3\/main_2
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1075048p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  1072563  RISE       1
\PC:BUART:rx_status_3\/main_2  macrocell25   3525   4775  1075048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_0\/main_3
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1075204p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell19   1250   1250  1068745  RISE       1
\PC:BUART:rx_state_0\/main_3  macrocell17   3370   4620  1075204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_load_fifo\/main_3
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1075204p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q         macrocell19   1250   1250  1068745  RISE       1
\PC:BUART:rx_load_fifo\/main_3  macrocell18   3370   4620  1075204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_2\/main_3
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1075204p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell19   1250   1250  1068745  RISE       1
\PC:BUART:rx_state_2\/main_3  macrocell20   3370   4620  1075204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_status_3\/main_3
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1075213p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q        macrocell19   1250   1250  1068745  RISE       1
\PC:BUART:rx_status_3\/main_3  macrocell25   3361   4611  1075213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:txn\/main_4
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1075220p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q  macrocell14   1250   1250  1064214  RISE       1
\PC:BUART:txn\/main_4    macrocell11   3353   4603  1075220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_2\/main_3
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1075222p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell14   1250   1250  1064214  RISE       1
\PC:BUART:tx_state_2\/main_3  macrocell14   3352   4602  1075222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PC:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075237p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074502  RISE       1
\PC:BUART:rx_bitclk_enable\/main_1   macrocell21   2646   4586  1075237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_1
Path End       : \PC:BUART:pollcount_1\/main_1
Capture Clock  : \PC:BUART:pollcount_1\/clock_0
Path slack     : 1075237p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074502  RISE       1
\PC:BUART:pollcount_1\/main_1        macrocell23   2646   4586  1075237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PC:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075239p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074506  RISE       1
\PC:BUART:rx_bitclk_enable\/main_0   macrocell21   2644   4584  1075239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_2
Path End       : \PC:BUART:pollcount_1\/main_0
Capture Clock  : \PC:BUART:pollcount_1\/clock_0
Path slack     : 1075239p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074506  RISE       1
\PC:BUART:pollcount_1\/main_0        macrocell23   2644   4584  1075239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:pollcount_1\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_6
Path End       : \PC:BUART:rx_state_3\/main_5
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1075242p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074483  RISE       1
\PC:BUART:rx_state_3\/main_5         macrocell19   2642   4582  1075242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_4
Path End       : \PC:BUART:rx_state_3\/main_7
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1075243p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4580
-------------------------------------   ---- 
End-of-path arrival time (ps)           4580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074503  RISE       1
\PC:BUART:rx_state_3\/main_7         macrocell19   2640   4580  1075243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_5
Path End       : \PC:BUART:rx_state_3\/main_6
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1075256p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074489  RISE       1
\PC:BUART:rx_state_3\/main_6         macrocell19   2627   4567  1075256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_0\/q
Path End       : \PC:BUART:tx_state_0\/main_1
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1075310p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_0\/q       macrocell13   1250   1250  1065641  RISE       1
\PC:BUART:tx_state_0\/main_1  macrocell13   3263   4513  1075310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_state_2\/q
Path End       : \PC:BUART:tx_state_1\/main_3
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1075479p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_state_2\/q       macrocell14   1250   1250  1064214  RISE       1
\PC:BUART:tx_state_1\/main_3  macrocell12   3094   4344  1075479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sRX:RxBitCounter\/count_0
Path End       : \PC:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \PC:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxBitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075576  RISE       1
\PC:BUART:rx_bitclk_enable\/main_2   macrocell21   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_status_3\/main_0
Capture Clock  : \PC:BUART:rx_status_3\/clock_0
Path slack     : 1075591p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  1067154  RISE       1
\PC:BUART:rx_status_3\/main_0   macrocell25   2982   4232  1075591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_0\/main_0
Capture Clock  : \PC:BUART:rx_state_0\/clock_0
Path slack     : 1075743p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  1067154  RISE       1
\PC:BUART:rx_state_0\/main_0    macrocell17   2830   4080  1075743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_0\/clock_0                              macrocell17         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_load_fifo\/main_0
Capture Clock  : \PC:BUART:rx_load_fifo\/clock_0
Path slack     : 1075743p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  1067154  RISE       1
\PC:BUART:rx_load_fifo\/main_0  macrocell18   2830   4080  1075743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_ctrl_mark_last\/q
Path End       : \PC:BUART:rx_state_2\/main_0
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1075743p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_ctrl_mark_last\/clock_0                       macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  1067154  RISE       1
\PC:BUART:rx_state_2\/main_0    macrocell20   2830   4080  1075743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:tx_bitclk\/q
Path End       : \PC:BUART:tx_state_0\/main_5
Capture Clock  : \PC:BUART:tx_state_0\/clock_0
Path slack     : 1075936p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_bitclk\/clock_0                               macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:tx_bitclk\/q        macrocell15   1250   1250  1073528  RISE       1
\PC:BUART:tx_state_0\/main_5  macrocell13   2638   3888  1075936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_0\/clock_0                              macrocell13         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_load_fifo\/q
Path End       : \PC:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \PC:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076236p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3130
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3967
-------------------------------------   ---- 
End-of-path arrival time (ps)           3967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_load_fifo\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:rx_load_fifo\/q            macrocell18     1250   1250  1070072  RISE       1
\PC:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2717   3967  1076236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxShifter:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_1\/main_2
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1076244p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3579
-------------------------------------   ---- 
End-of-path arrival time (ps)           3579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065651  RISE       1
\PC:BUART:tx_state_1\/main_2               macrocell12     3389   3579  1076244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PC:BUART:tx_state_2\/main_2
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1076246p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3578
-------------------------------------   ---- 
End-of-path arrival time (ps)           3578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1065651  RISE       1
\PC:BUART:tx_state_2\/main_2               macrocell14     3388   3578  1076246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_3\/main_3
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1076263p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q       macrocell19   1250   1250  1068745  RISE       1
\PC:BUART:rx_state_3\/main_3  macrocell19   2310   3560  1076263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_state_3\/q
Path End       : \PC:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \PC:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1076263p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_state_3\/q               macrocell19   1250   1250  1068745  RISE       1
\PC:BUART:rx_state_stop1_reg\/main_2  macrocell22   2310   3560  1076263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_stop1_reg\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_bitclk_enable\/q
Path End       : \PC:BUART:rx_state_3\/main_2
Capture Clock  : \PC:BUART:rx_state_3\/clock_0
Path slack     : 1076274p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_bitclk_enable\/clock_0                        macrocell21         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  1072563  RISE       1
\PC:BUART:rx_state_3\/main_2   macrocell19   2299   3549  1076274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_3\/clock_0                              macrocell19         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:txn\/q
Path End       : \PC:BUART:txn\/main_0
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1076281p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell11         0      0  RISE       1

Data path
pin name               model name   delay     AT    slack  edge  Fanout
---------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:txn\/q       macrocell11   1250   1250  1076281  RISE       1
\PC:BUART:txn\/main_0  macrocell11   2292   3542  1076281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_last\/q
Path End       : \PC:BUART:rx_state_2\/main_9
Capture Clock  : \PC:BUART:rx_state_2\/clock_0
Path slack     : 1076335p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_last\/clock_0                                 macrocell26         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PC:BUART:rx_last\/q          macrocell26   1250   1250  1076335  RISE       1
\PC:BUART:rx_state_2\/main_9  macrocell20   2238   3488  1076335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_state_2\/clock_0                              macrocell20         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:txn\/main_5
Capture Clock  : \PC:BUART:txn\/clock_0
Path slack     : 1076528p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3296
-------------------------------------   ---- 
End-of-path arrival time (ps)           3296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076528  RISE       1
\PC:BUART:txn\/main_5                      macrocell11     3106   3296  1076528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:txn\/clock_0                                     macrocell11         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:tx_state_1\/main_4
Capture Clock  : \PC:BUART:tx_state_1\/clock_0
Path slack     : 1076538p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3286
-------------------------------------   ---- 
End-of-path arrival time (ps)           3286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076528  RISE       1
\PC:BUART:tx_state_1\/main_4               macrocell12     3096   3286  1076538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_1\/clock_0                              macrocell12         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PC:BUART:tx_state_2\/main_4
Capture Clock  : \PC:BUART:tx_state_2\/clock_0
Path slack     : 1076691p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3132
-------------------------------------   ---- 
End-of-path arrival time (ps)           3132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\PC:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076528  RISE       1
\PC:BUART:tx_state_2\/main_4               macrocell14     2942   3132  1076691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:tx_state_2\/clock_0                              macrocell14         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PC:BUART:rx_status_3\/q
Path End       : \PC:BUART:sRX:RxSts\/status_3
Capture Clock  : \PC:BUART:sRX:RxSts\/clock
Path slack     : 1079328p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (PC_IntClock:R#1 vs. PC_IntClock:R#2)   1083333
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:rx_status_3\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\PC:BUART:rx_status_3\/q       macrocell25    1250   1250  1079328  RISE       1
\PC:BUART:sRX:RxSts\/status_3  statusicell2   2256   3506  1079328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PC:BUART:sRX:RxSts\/clock                                 statusicell2        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999993006p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q       macrocell27   1250   1250  9999993006  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell28   2234   3484  9999993006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell28         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_194/main_0
Capture Clock  : Net_194/clock_0
Path slack     : 9999993006p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q  macrocell27   1250   1250  9999993006  RISE       1
Net_194/main_0                         macrocell29   2234   3484  9999993006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_194/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_187/main_0
Capture Clock  : Net_187/clock_0
Path slack     : 9999993006p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q  macrocell27   1250   1250  9999993006  RISE       1
Net_187/main_0                         macrocell30   2234   3484  9999993006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_187/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_194/main_1
Capture Clock  : Net_194/clock_0
Path slack     : 9999993012p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell28   1250   1250  9999993012  RISE       1
Net_194/main_1                         macrocell29   2228   3478  9999993012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_194/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_187/main_1
Capture Clock  : Net_187/clock_0
Path slack     : 9999993012p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell28   1250   1250  9999993012  RISE       1
Net_187/main_1                         macrocell30   2228   3478  9999993012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_187/clock_0                                            macrocell30         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

