Cadence Genus(TM) Synthesis Solution.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 18.10-p003_1, built Thu Jun 07 23:53:27 IST 2018
Options: 
Date:    Tue Mar 02 16:56:10 2021
Host:    vlsi-20 (x86_64 w/Linux 2.6.32-696.20.1.el6.x86_64) (6cores*6cpus*1physical cpu*Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz 9216KB) (7929776KB)
OS:      Red Hat Enterprise Linux Server release 6.9 (Santiago)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (4 seconds elapsed).

WARNING: This version of the tool is 998 days old.
@genus:root: 1> source b.tcl
Sourcing './b.tcl' (Tue Mar 02 16:56:27 IST 2021)...
#@ Begin verbose source b.tcl
@file(b.tcl) 3: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz
model name	: Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz
model name	: Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz
model name	: Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz
model name	: Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz
model name	: Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz
cpu MHz		: 800.000
cpu MHz		: 800.000
cpu MHz		: 2801.000
cpu MHz		: 800.000
cpu MHz		: 800.000
cpu MHz		: 800.000
@file(b.tcl) 8: puts "Hostname : [info hostname]"
Hostname : localhost
@file(b.tcl) 15: set DESIGN ADC_SAR1
@file(b.tcl) 16: set GEN_EFF medium
@file(b.tcl) 17: set MAP_OPT_EFF high
@file(b.tcl) 18: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(b.tcl) 19: set _OUTPUTS_PATH outputs_${DATE}
@file(b.tcl) 20: set _REPORTS_PATH reports_${DATE}
@file(b.tcl) 21: set _LOG_PATH logs_${DATE}
@file(b.tcl) 23: set_db / .init_lib_search_path {../lib} 
  Setting attribute of root '/': 'init_lib_search_path' = ../lib
@file(b.tcl) 25: set_db / .init_hdl_search_path {../rtl} 
  Setting attribute of root '/': 'init_hdl_search_path' = ../rtl
@file(b.tcl) 34: set_db / .information_level 9
  Setting attribute of root '/': 'information_level' = 9
@file(b.tcl) 41: read_libs slow.lib

Threads Configured:3
Info    : Missing library level attribute. [LBR-516]
        : slew_derate_from_library not specified in the library, using .lib default of 1. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib, Line 8)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX1' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ACHCONX2' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ACHCONX2' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX1' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ACHCONX2' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX1' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX2' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX2' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX2' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHX4' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHX4' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHX4' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'ADDFHXL' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'ADDFHXL' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'fanout_load' on 'input/inout' pin 'CI' of cell 'ADDFHXL' is not defined in the library. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /root/201038012/First_Sem/project/learn/work/../lib/slow.lib, Line 76141)

  Message Summary for Library slow.lib:
  *************************************
  Could not find an attribute in the library. [LBR-436]: 2184
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  Missing library level attribute. [LBR-516]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX1' has invalid (or complex) clock function.
        : The sequential cell cannot be inferred because its clock function is unknown.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX1' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATNSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX1' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX1' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX2' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRX4' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRXL' has invalid (or complex) clock function.
Warning : Clock function definition makes cell unusable. [LBR-141]
        : Sequential cell 'TLATSRXL' has invalid (or complex) clock function.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX1/Q' is ignored.
        : Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX1/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX1/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX1/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRX4/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRXL/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATSRXL/Q' is ignored.
@file(b.tcl) 58: read_hdl SAR_RTL.v
            Reading Verilog file '../rtl/SAR_RTL.v'
@file(b.tcl) 59: elaborate $DESIGN
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX1/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX1/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'TLATNSRX2/Q' is ignored.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'slow.lib', Total cells: 479, Unusable cells: 9.
	List of unusable cells: 'HOLDX1 TLATNSRX1 TLATNSRX2 TLATNSRX4 TLATNSRXL TLATSRX1 TLATSRX2 TLATSRX4 TLATSRXL .'
        : For more information, refer to 'Cells Identified as Unusable' in the 'User Guide'. The reason why a cell is considered unusable is stored in the 'unusable_reason' libcell attribute.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ADC_SAR1' from file '../rtl/SAR_RTL.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'ADC_SAR1' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'state' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/SAR_RTL.v' on line 29.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'state' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/SAR_RTL.v' on line 33.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'state' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/SAR_RTL.v' on line 35.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'state' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/SAR_RTL.v' on line 45.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'state' [2] doesn't match the width of right hand side [32] in assignment in file '../rtl/SAR_RTL.v' on line 50.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 58 in the file '../rtl/SAR_RTL.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 58 in the file '../rtl/SAR_RTL.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 56 in the file '../rtl/SAR_RTL.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 56 in the file '../rtl/SAR_RTL.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ADC_SAR1'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Applying wireload models.
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             5             17                                      elaborate
@file(b.tcl) 60: puts "Runtime & Memory after 'read_hdl'"
Runtime & Memory after 'read_hdl'
@file(b.tcl) 61: time_info Elaboration
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:13 (Mar02) |  112.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:14) |  00:00:02(00:00:14) | 100.0(100.0) |   16:56:27 (Mar02) |  246.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(b.tcl) 63: read_vcd ../tb/traces.vcd
Warning : None of '-static' or '-activity_profile' options given. [VCD-4]
        : Static analysis will be done on the VCD file '../tb/traces.vcd'.
        : The '-static' option has been selected by default. To specify explicitly, use at least one of '-static' or '-activity_profile' options.


		Setting end time as last timestamp in VCD file

Info    : The '-vcd_module' option has not been specified with the 'read_vcd' command. [POPT-557]
        : The first scope in the VCD file 'testbench' has been selected for processing.
        : The first scope encountered in the VCD file has been selected for processing. This may result in lesser coverage if the selected scope does not match up to the design hierarchy to be annotated. To get better coverage, provide the VCD scope name with the '-vcd_module' option.
Done reading 10% of VCD file...
Using the end time 8000000.000000

Done reading 20% of VCD file...
Done reading 30% of VCD file...
Done reading 40% of VCD file...
Done reading 50% of VCD file...
Done reading 60% of VCD file...
Done reading 70% of VCD file...
Done reading 80% of VCD file...
Done reading 90% of VCD file...
Done reading VCD file...


		Making Assertions on Objects in RC Hierarchy

---------------------------------------------------------------
Asserted primary inputs in design         : 3 (100.00%)
Total connected primary inputs in design  : 3 (100.00%)
---------------------------------------------------------------
Asserted sequential outputs               : 8 (30.77%)
Total connected sequential outputs        : 26 (100.00%)
------------------------------------------------------------------------------------
Total nets in design                      : 257 (100.00%)
Nets asserted                             : 32 (12.45%)
Nets with no assertions                   : 225 (87.55%)
   Constant nets                          : 52 (20.23%)
------------------------------------------------------------------------------------
@file(b.tcl) 66: check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'ADC_SAR1'

No empty modules in design 'ADC_SAR1'

  Done Checking the design.
@file(b.tcl) 72: read_sdc test.sdc
Info    : An external clock is being defined. [TIM-167]
        : The clock is named 'VCLK'.
        : An external clock does not directly drive any points within the design, but is only used as a reference for external delays.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:ADC_SAR1/create_clock_delay_domain_1_clk_R_0'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:ADC_SAR1/create_clock_delay_domain_1_clk_F_0'.
            Reading file '/root/201038012/First_Sem/project/learn/work/test.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      2 , failed      0 (runtime  0.00)
 "current_design"           - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful     11 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      8 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Total runtime 0.0
@file(b.tcl) 73: puts "The number of exceptions is [llength [vfind "design:$DESIGN" -exception *]]"
The number of exceptions is 2
@file(b.tcl) 75: report_area
Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:ADC_SAR1 should be mapped to get accurate area details.
        : Map the design using syn_map before using the '-detail' option of the 'report_area' command.
        Applying wireload models.
        Computing net loads.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:27 pm
  Module:                 ADC_SAR1
  Technology library:     slow 
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

     Instance      Module  Cell Count  Cell Area  Net Area   Total Area  Wireload     
--------------------------------------------------------------------------------------
ADC_SAR1                           83   1289.333     0.000     1289.333    <none> (D) 
  mux_temp_31_9   mux               8    122.067     0.000      122.067    <none> (D) 
  mux_result_31_9 mux               8    122.067     0.000      122.067    <none> (D) 
  mux_state_31_9  mux_20            2     61.034     0.000       61.034    <none> (D) 
  g7              or_op_3           8     61.034     0.000       61.034    <none> (D) 
  g2              or_op             8     61.034     0.000       61.034    <none> (D) 
  mux_state_28_6  bmux              2     30.517     0.000       30.517    <none> (D) 

 (D) = wireload is default in technology library
@file(b.tcl) 76: report_timing
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:28 pm
  Module:                 ADC_SAR1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-534 ps) Setup Check with Pin state_reg[1]/clk->d
          Group: clk
     Startpoint: (R) state_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) state_reg[1]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     372                  
       Uncertainty:-      28                  
     Required Time:=     500                  
      Launch Clock:-       0                  
         Data Path:-    1034                  
             Slack:=    -534                  

#----------------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  state_reg[1]/clk    -       -       R     (arrival)           26    -     0     -       0    (-,-) 
  state_reg[1]/q      (u)     clk->q  F     unmapped_d_flop      4 28.0     0   539     539    (-,-) 
  g31/z               (u)     in_0->z R     unmapped_not         2 14.0     0    50     590    (-,-) 
  g24/z               (u)     in_1->z F     unmapped_nand2       1  7.0     0    61     651    (-,-) 
  g28/z               (u)     in_0->z R     unmapped_not        22 85.0     0   185     835    (-,-) 
  mux_state_31_9/g1/z (u)     sel1->z R     unmapped_mux8        2 14.0     0   199    1034    (-,-) 
  state_reg[1]/d      <<<     -       R     unmapped_d_flop      2    -     -     0    1034    (-,-) 
#----------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

@file(b.tcl) 77: report_power
Warning : Clock period mismatch between synthesis(SDC) and simulation(VCD/TCF/SAIF) values. [RPT-13]
        : Clock(clock:ADC_SAR1/clk) period mismatch between SDC(0.9 ns) and asserted(10.006253908692933 ns) values.
        : Synthesis clock period (derived from SDC) does not match with asserted data from VCD/TCF/SAIF. User can scale simulation frequency using -scale option of read_vcd/read_tcf/read_saif commands.
Warning : Performing RTL power analysis without power models. [PA-19]
        : Design design:ADC_SAR1 has not been generic synthesized.
        : For more accurate results, perform RTL power analysis using detailed power models after 'syn_gen' step followed by the 'build_rtl_power_models' command.
For more accurate power reporting use build_rtl_power_models after generic synthesis.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:28 pm
  Module:                 ADC_SAR1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                          Leakage   Dynamic    Total   
     Instance      Cells Power(nW) Power(nW) Power(nW) 
-------------------------------------------------------
ADC_SAR1              83  4969.074 40939.613 45908.688 
  mux_result_31_9      8   310.492   302.467   612.959 
  mux_temp_31_9        8   310.492   346.356   656.848 
  g2                   8   306.238     0.000   306.238 
  g7                   8   306.238  2981.899  3288.136 
  mux_state_28_6       2   108.365  1013.130  1121.495 
  mux_state_31_9       2    67.736  1434.321  1502.057 

Info    : Time taken to report power. [RPT-7]
        : 1.00 cpu seconds
@file(b.tcl) 80: if {![file exists ${_LOG_PATH}]} {
  file mkdir ${_LOG_PATH}
  puts "Creating directory ${_LOG_PATH}"
}
Creating directory logs_Mar02-16:56:27
@file(b.tcl) 85: if {![file exists ${_OUTPUTS_PATH}]} {
  file mkdir ${_OUTPUTS_PATH}
  puts "Creating directory ${_OUTPUTS_PATH}"
}
Creating directory outputs_Mar02-16:56:27
@file(b.tcl) 90: if {![file exists ${_REPORTS_PATH}]} {
  file mkdir ${_REPORTS_PATH}
  puts "Creating directory ${_REPORTS_PATH}"
}
Creating directory reports_Mar02-16:56:27
@file(b.tcl) 94: check_timing_intent
============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:28 pm
  Module:                 ADC_SAR1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

@file(b.tcl) 104: if {0} {  
if {[llength [all_clocks]] > 0} { 
  define_cost_group -name I2R -design $DESIGN
  define_cost_group -name R2O -design $DESIGN
  define_cost_group -name R2R -design $DESIGN
  path_group -from [all_clocks] -to [all_clocks] -group R2R -name R2R
  path_group -from [all_clocks] -to [all_outputs] -group R2O -name R2O
  path_group -from [all_inputs]  -to [all_clocks] -group I2R -name I2R
}

define_cost_group -name I2O -design $DESIGN
path_group -from [all_inputs]  -to [all_outputs] -group I2O -name I2O
foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] >> $_REPORTS_PATH/${DESIGN}_pretim.rpt
}
}
@file(b.tcl) 133: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(b.tcl) 134: syn_generic
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'mux_state_28_6'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'ADC_SAR1' to generic gates using 'medium' effort.
  Setting attribute of design 'ADC_SAR1': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:28 (Mar02) |  246.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Combinational hierarchical instances are merged. [GLO-46]
        : Combinational hierarchical instances that have less than or equal to 10 cells are merged. Please use the 'comb_seq_merge_message_threshold' root attribute to see the affected instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'ADC_SAR1'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'ADC_SAR1'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'ADC_SAR1'.
      Removing temporary intermediate hierarchies under ADC_SAR1
              Optimizing muxes in design 'ADC_SAR1'.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'ADC_SAR1'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) ADC_SAR1...
            Starting partial collapsing  ADC_SAR1
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) ADC_SAR1
Multi-threaded Virtual Mapping    (6 threads, 6 of 6 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'VCLK' target slack:    19 ps
Target path end-point (Port: ADC_SAR1/sample)

         Pin                      Type          Fanout  Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock clk)             <<<  launch                                0 R 
state_reg[1]/clk                                                       
state_reg[1]/q          (u)  unmapped_d_flop        18 126.0           
g5205/in_1                                                             
g5205/z                 (u)  unmapped_complex2       1  50.0           
sample                  <<<  interconnect                              
                             out port                                  
(test.sdc_line_17_11_1)      ext delay                                 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock VCLK)                 capture                             900 R 
-----------------------------------------------------------------------
Cost Group   : 'VCLK' (path_group 'VCLK')
Start-point  : state_reg[1]/clk
End-point    : sample

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 181ps.
 
Cost Group 'clk' target slack:    17 ps
Target path end-point (Pin: temp_reg[6]/d)

      Pin                  Type          Fanout  Load Arrival   
                                                 (fF)   (ps)    
----------------------------------------------------------------
(clock clk)      <<<  launch                                0 R 
state_reg[1]/clk                                                
state_reg[1]/q   (u)  unmapped_d_flop        18 126.0           
g5200/in_1                                                      
g5200/z          (u)  unmapped_or2            1   7.0           
g5176/in_1                                                      
g5176/z          (u)  unmapped_nand2          2  14.0           
g5158/in_1                                                      
g5158/z          (u)  unmapped_complex2       3  21.0           
g5107/in_1                                                      
g5107/z          (u)  unmapped_nand2          1   7.0           
g5086/in_1                                                      
g5086/z          (u)  unmapped_nand2          1   7.0           
temp_reg[6]/d    <<<  unmapped_d_flop                           
temp_reg[6]/clk       setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)           capture                             900 R 
                      uncertainty                               
----------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : state_reg[1]/clk
End-point    : temp_reg[6]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 70ps.
 
          Performing post-condense optimization ...

PBS_Generic_Opt-Post - Elapsed_Time 1, CPU_Time 0.8193330000000003
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:28 (Mar02) |  246.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:01) | 100.0(100.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:28 (Mar02) |  246.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:01) | 100.0(100.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -        87      1285       246
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       156      1678       246
##>G:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        1
##>========================================================================================

======================= Sequential Deletion Report =============================
================================================================================

Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'ADC_SAR1' to generic gates.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             2              2                                      syn_generic
@file(b.tcl) 135: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(b.tcl) 136: time_info GENERIC
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:13 (Mar02) |  112.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:14) |  00:00:02(00:00:14) |  52.5( 87.5) |   16:56:27 (Mar02) |  246.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:01(00:00:02) |  47.5( 12.5) |   16:56:29 (Mar02) |  246.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(b.tcl) 137: report_dp > $_REPORTS_PATH/generic/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Applying wireload models.
        Computing net loads.
@file(b.tcl) 138: write_snapshot -outdir $_REPORTS_PATH -tag generic
        Computing arrivals and requireds.


Working Directory = /root/201038012/First_Sem/project/learn/work
QoS Summary for ADC_SAR1
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                      -297
  R2R (ps):                      -297
  I2R (ps):                       135
  R2O (ps):                       -28
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                       6,901
  R2R (ps):                     6,874
  I2R (ps):                         0
  R2O (ps):                        28
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                     27
Cell Area:                      1,678
Total Cell Area:                1,678
Leaf Instances:                   156
Total Instances:                  156
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:04
Real Runtime (h:m:s):        00:00:16
CPU  Elapsed (h:m:s):        00:00:07
Real Elapsed (h:m:s):        00:00:17
Memory (MB):                   727.11
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:16
Total Memory (MB):     727.11
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : The details given in report might be incorrect or incomplete. [RPT-80]
        : The design design:ADC_SAR1 should be mapped to get accurate area details.
Warning : Did not find power models for RTL power analysis. [PA-17]
        : Design design:ADC_SAR1 has no power models available.
        : The RTL power analysis results are more accurate when detailed power models are used. Use command 'build_rtl_power_models' to build detailed power models.
Finished exporting design database to file 'reports_Mar02-16:56:27/generic_ADC_SAR1.db' for 'ADC_SAR1' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage generic (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(b.tcl) 139: report_summary -directory $_REPORTS_PATH


Working Directory = /root/201038012/First_Sem/project/learn/work
QoS Summary for ADC_SAR1
================================================================================
Metric                          generic        
================================================================================
Slack (ps):                      -297
  R2R (ps):                      -297
  I2R (ps):                       135
  R2O (ps):                       -28
  I2O (ps):                  no_value
  CG  (ps):                  no_value
TNS (ps):                       6,901
  R2R (ps):                     6,874
  I2R (ps):                         0
  R2O (ps):                        28
  I2O (ps):                  no_value
  CG  (ps):                  no_value
Failing Paths:                     27
Cell Area:                      1,678
Total Cell Area:                1,678
Leaf Instances:                   156
Total Instances:                  156
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:04
Real Runtime (h:m:s):        00:00:16
CPU  Elapsed (h:m:s):        00:00:07
Real Elapsed (h:m:s):        00:00:17
Memory (MB):                   727.11
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:16
Total Memory (MB):     727.11
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(b.tcl) 150: set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
@file(b.tcl) 151: syn_map
Info    : Mapping. [SYNTH-4]
        : Mapping 'ADC_SAR1' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:28 (Mar02) |  246.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:01) | 100.0(100.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:28 (Mar02) |  246.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:01) | 100.0(100.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'ADC_SAR1'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) ADC_SAR1...
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) ADC_SAR1
Multi-threaded Virtual Mapping    (6 threads, 6 of 6 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'VCLK' target slack:    18 ps
Target path end-point (Port: ADC_SAR1/sample)

         Pin                      Type          Fanout  Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock clk)             <<<  launch                                0 R 
state_reg[1]/clk                                                       
state_reg[1]/q          (u)  unmapped_d_flop        17 119.0           
g9704/in_1                                                             
g9704/z                 (u)  unmapped_complex2       1  50.0           
sample                  <<<  interconnect                              
                             out port                                  
(test.sdc_line_17_11_1)      ext delay                                 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock VCLK)                 capture                             900 R 
-----------------------------------------------------------------------
Cost Group   : 'VCLK' (path_group 'VCLK')
Start-point  : state_reg[1]/clk
End-point    : sample

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 194ps.
 
Cost Group 'clk' target slack:    17 ps
Target path end-point (Pin: digital_out_reg[5]/d)

         Pin                     Type          Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
state_reg[0]/clk                                                     
state_reg[0]/q         (u)  unmapped_d_flop        15 28.0           
g9678/in_1                                                           
g9678/z                (u)  unmapped_nand2          2 14.0           
g9668/in_0                                                           
g9668/z                (u)  unmapped_complex2      12 84.0           
g9629/in_1                                                           
g9629/z                (u)  unmapped_nand2          1  7.0           
g9605/in_1                                                           
g9605/z                (u)  unmapped_nand2          1  7.0           
digital_out_reg[5]/d   <<<  unmapped_d_flop                          
digital_out_reg[5]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                            900 R 
                            uncertainty                              
---------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : state_reg[0]/clk
End-point    : digital_out_reg[5]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 80ps.
 
          Restructuring (delay-based) ADC_SAR1...
          Done restructuring (delay-based) ADC_SAR1
        Optimizing component ADC_SAR1...
Multi-threaded Virtual Mapping    (6 threads, 6 of 6 CPUs usable)
Multi-threaded Technology Mapping (6 threads, 6 of 6 CPUs usable)
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                    Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)                  launch                                     0 R 
state_reg[1]/CK                                           0             0 R 
state_reg[1]/Q               DFFQX4            17 50.8  111  +395     395 F 
g13539/A                                                       +0     395   
g13539/Y                     CLKINVX1           2  7.7   84   +92     486 R 
g13524/B                                                       +0     486   
g13524/Y                     CLKAND2X2          1 50.0  222  +259     745 R 
sample                  <<<  interconnect               222    +0     745 R 
                             out port                          +0     745 R 
(test.sdc_line_17_11_1)      ext delay                       +112     857 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock VCLK)                 capture                                  900 R 
----------------------------------------------------------------------------
Cost Group   : 'VCLK' (path_group 'VCLK')
Timing slack :      43ps 
Start-point  : state_reg[1]/CK
End-point    : sample

     Pin               Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)          launch                                    0 R 
state_reg[1]/CK                                  0             0 R 
state_reg[1]/Q       DFFQX4           17 50.8  111  +395     395 F 
g13530/A                                              +0     395   
g13530/Y             CLKAND2X2         3 12.3   73  +182     576 F 
g13505/A                                              +0     576   
g13505/Y             OR2X1             3  5.0   68  +166     742 F 
g13473/B                                              +0     742   
g13473/Y             NAND2XL           1  2.8   62   +69     811 R 
g13470/B0                                             +0     811   
g13470/Y             OAI21X1           1  1.6   62   +64     875 F 
temp_reg[1]/D   <<<  DFFQX4                           +0     875   
temp_reg[1]/CK       setup                       0  +101     976 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                 900 R 
                     uncertainty                     -28     872 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    -104ps (TIMING VIOLATION)
Start-point  : state_reg[1]/CK
End-point    : temp_reg[1]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                  871     -104 
            Worst cost_group: clk, WNS: -104.3
            Path: state_reg[1]/CK --> temp_reg[1]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk                17     -104     -13%      900 
          VCLK                18       43               900 

 
Global incremental target info
==============================
Cost Group 'VCLK' target slack:    13 ps
Target path end-point (Port: ADC_SAR1/sample)

         Pin                    Type       Fanout Load Arrival   
                                                  (fF)   (ps)    
-----------------------------------------------------------------
(clock clk)             <<<  launch                          0 R 
state_reg[1]/CK                                                  
state_reg[1]/Q               DFFQX4            17 50.8           
g13539/A                                                         
g13539/Y                     CLKINVX1           2  7.7           
g13524/B                                                         
g13524/Y                     CLKAND2X2          1 50.0           
sample                  <<<  interconnect                        
                             out port                            
(test.sdc_line_17_11_1)      ext delay                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock VCLK)                 capture                       900 R 
-----------------------------------------------------------------
Cost Group   : 'VCLK' (path_group 'VCLK')
Start-point  : state_reg[1]/CK
End-point    : sample

The global mapper estimates a slack for this path of 43ps.
 
Cost Group 'clk' target slack:  -104 ps
Target path end-point (Pin: temp_reg[1]/D (DFFQX4/D))

     Pin               Type       Fanout Load Arrival   
                                         (fF)   (ps)    
--------------------------------------------------------
(clock clk)     <<<  launch                         0 R 
state_reg[1]/CK                                         
state_reg[1]/Q       DFFQX4           17 50.8           
g13530/A                                                
g13530/Y             CLKAND2X2         3 12.3           
g13505/A                                                
g13505/Y             OR2X1             3  5.0           
g13473/B                                                
g13473/Y             NAND2XL           1  2.8           
g13470/B0                                               
g13470/Y             OAI21X1           1  1.6           
temp_reg[1]/D   <<<  DFFQX4                             
temp_reg[1]/CK       setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)          capture                      900 R 
                     uncertainty                        
--------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : state_reg[1]/CK
End-point    : temp_reg[1]/D

The global mapper estimates a slack for this path of -104ps.
 
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                    Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)                  launch                                     0 R 
state_reg[1]/CK                                           0             0 R 
state_reg[1]/Q               DFFQX4            17 50.8  111  +395     395 F 
g13530/A                                                       +0     395   
g13530/Y                     CLKAND2X2          3  9.8   66  +175     569 F 
g13523/A                                                       +0     569   
g13523/Y                     BUFX3              1 50.0  134  +187     756 F 
out_flag                <<<  interconnect               134    +0     756 F 
                             out port                          +0     756 F 
(test.sdc_line_17_10_1)      ext delay                       +112     868 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock VCLK)                 capture                                  900 R 
----------------------------------------------------------------------------
Cost Group   : 'VCLK' (path_group 'VCLK')
Timing slack :      32ps 
Start-point  : state_reg[1]/CK
End-point    : out_flag

     Pin               Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)          launch                                    0 R 
state_reg[1]/CK                                  0             0 R 
state_reg[1]/Q       DFFQX4           17 50.8  111  +395     395 F 
g13530/A                                              +0     395   
g13530/Y             CLKAND2X2         3  9.8   66  +175     569 F 
g13505/A                                              +0     569   
g13505/Y             OR2X1             3  5.0   68  +164     733 F 
g13473/B                                              +0     733   
g13473/Y             NAND2XL           1  2.8   62   +69     802 R 
g13470/B0                                             +0     802   
g13470/Y             OAI21X1           1  1.6   62   +64     866 F 
temp_reg[1]/D   <<<  DFFQX4                           +0     866   
temp_reg[1]/CK       setup                       0  +102     968 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                 900 R 
                     uncertainty                     -28     872 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :     -96ps (TIMING VIOLATION)
Start-point  : state_reg[1]/CK
End-point    : temp_reg[1]/D

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                 836      -95 
            Worst cost_group: clk, WNS: -95.8
            Path: state_reg[1]/CK --> temp_reg[1]/D

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              -104      -96      +1%      900 
          VCLK                13       32               900 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

PBS_Techmap-Global Mapping - Elapsed_Time 2, CPU_Time 1.3547469999999988
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:28 (Mar02) |  246.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:01) |  37.7( 33.3) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:18) |  00:00:01(00:00:02) |  62.3( 66.7) |   16:56:31 (Mar02) |  246.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/ADC_SAR1/fv_map.fv.json' for netlist 'fv/ADC_SAR1/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/ADC_SAR1/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/ADC_SAR1/rtl_to_fv_map.do'.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:28 (Mar02) |  246.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:01) |  37.7( 33.3) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:18) |  00:00:01(00:00:02) |  62.3( 66.7) |   16:56:31 (Mar02) |  246.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:31 (Mar02) |  246.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:28 (Mar02) |  246.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:01) |  25.8( 33.3) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:18) |  00:00:01(00:00:02) |  42.7( 66.7) |   16:56:31 (Mar02) |  246.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:31 (Mar02) |  246.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:18) |  00:00:01(00:00:00) |  31.5(  0.0) |   16:56:31 (Mar02) |  246.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:ADC_SAR1 ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:28 (Mar02) |  246.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:01) |  25.8( 33.3) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:18) |  00:00:01(00:00:02) |  42.7( 66.7) |   16:56:31 (Mar02) |  246.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:31 (Mar02) |  246.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:18) |  00:00:01(00:00:00) |  31.5(  0.0) |   16:56:31 (Mar02) |  246.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:31 (Mar02) |  246.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                   836      -95     -1022         0       13
            Worst cost_group: clk, WNS: -95.8
            Path: state_reg[1]/CK --> temp_reg[1]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg       Max     Max  
Operation                   Area   Slacks      Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                  836      -95     -1022         0       13
            Worst cost_group: clk, WNS: -95.8
            Path: state_reg[1]/CK --> temp_reg[1]/D
 incr_delay                  874      -32      -196         0        3
            Worst cost_group: clk, WNS: -32.5
            Path: state_reg[1]/CK --> temp_reg[1]/D
 incr_delay                  880      -25      -299         0        3
            Worst cost_group: clk, WNS: -25.9
            Path: state_reg[1]/CK --> temp_reg[1]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        18  (        3 /        3 )  0.01
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        15  (        0 /        0 )  0.00
    plc_st_fence        15  (        0 /        0 )  0.00
        plc_star        15  (        0 /        0 )  0.00
      plc_laf_st        15  (        0 /        0 )  0.00
 plc_laf_st_fence        15  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt        17  (        2 /        2 )  0.02
   plc_laf_lo_st        15  (        0 /        0 )  0.00
       plc_lo_st        15  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg       Max     Max  
Operation                   Area   Slacks      Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_tns                    880      -25      -299         0        3
            Worst cost_group: clk, WNS: -25.9
            Path: state_reg[1]/CK --> temp_reg[1]/D
 incr_tns                    911      -16      -109         0        3
            Worst cost_group: clk, WNS: -16.5
            Path: state_reg[1]/CK --> temp_reg[0]/D
 incr_tns                    911      -16      -109         0        3
            Worst cost_group: clk, WNS: -16.5
            Path: state_reg[1]/CK --> temp_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        46  (        5 /        6 )  0.03
   plc_laf_lo_st        41  (        0 /        0 )  0.00
       plc_lo_st        41  (        0 /        0 )  0.00
            fopt        41  (        0 /        0 )  0.00
       crit_dnsz        76  (       11 /       16 )  0.05
             dup        30  (        0 /        0 )  0.00
        setup_dn        30  (        3 /        3 )  0.01

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:28 (Mar02) |  246.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:01) |  25.8( 33.3) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:18) |  00:00:01(00:00:02) |  42.7( 66.7) |   16:56:31 (Mar02) |  246.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:31 (Mar02) |  246.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:18) |  00:00:01(00:00:00) |  31.5(  0.0) |   16:56:31 (Mar02) |  246.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:31 (Mar02) |  246.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:31 (Mar02) |  246.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:15) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:28 (Mar02) |  246.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:01) |  25.8( 33.3) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:29 (Mar02) |  246.6 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:18) |  00:00:01(00:00:02) |  42.7( 66.7) |   16:56:31 (Mar02) |  246.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:08(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:31 (Mar02) |  246.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:18) |  00:00:01(00:00:00) |  31.5(  0.0) |   16:56:31 (Mar02) |  246.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:31 (Mar02) |  246.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:31 (Mar02) |  246.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:31 (Mar02) |  246.6 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

======================= Sequential Deletion Report =============================
================================================================================

##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       156      1678       246
##>M:Pre Cleanup                        0         -         -       156      1678       246
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      0         -         -       113       836       246
##>M:Const Prop                         0       -95      1022       113       836       246
##>M:Cleanup                            0       -16       109       128       910       246
##>M:MBCI                               0         -         -       128       910       246
##>M:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'ADC_SAR1'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             3              2                                      syn_map
@file(b.tcl) 152: puts "Runtime & Memory after 'syn_map'"
Runtime & Memory after 'syn_map'
@file(b.tcl) 153: time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:13 (Mar02) |  112.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:14) |  00:00:02(00:00:14) |  32.5( 77.8) |   16:56:27 (Mar02) |  246.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:01(00:00:02) |  29.3( 11.1) |   16:56:29 (Mar02) |  246.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:18) |  00:00:02(00:00:02) |  38.2( 11.1) |   16:56:31 (Mar02) |  246.6 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(b.tcl) 154: write_snapshot -outdir $_REPORTS_PATH -tag map
        Computing arrivals and requireds.


Working Directory = /root/201038012/First_Sem/project/learn/work
QoS Summary for ADC_SAR1
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                      -297             -16
  R2R (ps):                      -297             -16
  I2R (ps):                       135             137
  R2O (ps):                       -28              66
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                       6,901             110
  R2R (ps):                     6,874             110
  I2R (ps):                         0               0
  R2O (ps):                        28               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                     27              11
Cell Area:                      1,678             911
Total Cell Area:                1,678             911
Leaf Instances:                   156             128
Total Instances:                  156             128
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:04        00:00:03
Real Runtime (h:m:s):        00:00:16        00:00:02
CPU  Elapsed (h:m:s):        00:00:07        00:00:10
Real Elapsed (h:m:s):        00:00:17        00:00:19
Memory (MB):                   727.11          745.75
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:18
Total Memory (MB):     745.75
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Finished exporting design database to file 'reports_Mar02-16:56:27/map_ADC_SAR1.db' for 'ADC_SAR1' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage map (command execution time mm:ss cpu = 00:00, real = 00:01).
@file(b.tcl) 155: report_summary -directory $_REPORTS_PATH


Working Directory = /root/201038012/First_Sem/project/learn/work
QoS Summary for ADC_SAR1
================================================================================
Metric                          generic         map            
================================================================================
Slack (ps):                      -297             -16
  R2R (ps):                      -297             -16
  I2R (ps):                       135             137
  R2O (ps):                       -28              66
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
TNS (ps):                       6,901             110
  R2R (ps):                     6,874             110
  I2R (ps):                         0               0
  R2O (ps):                        28               0
  I2O (ps):                  no_value        no_value
  CG  (ps):                  no_value        no_value
Failing Paths:                     27              11
Cell Area:                      1,678             911
Total Cell Area:                1,678             911
Leaf Instances:                   156             128
Total Instances:                  156             128
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:04        00:00:03
Real Runtime (h:m:s):        00:00:16        00:00:02
CPU  Elapsed (h:m:s):        00:00:07        00:00:10
Real Elapsed (h:m:s):        00:00:17        00:00:19
Memory (MB):                   727.11          745.75
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:19
Total Memory (MB):     745.75
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(b.tcl) 156: report_dp > $_REPORTS_PATH/map/${DESIGN}_datapath.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(b.tcl) 159: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_map.rpt
}
@file(b.tcl) 164: write_do_lec -revised_design fv_map -logfile ${_LOG_PATH}/rtl2intermediate.lec.log > ${_OUTPUTS_PATH}/rtl2intermediate.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Mar02-16:56:27/rtl2intermediate.lec.do'.
@file(b.tcl) 176: set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(b.tcl) 177: syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'ADC_SAR1' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg       Max     Max  
Operation                   Area   Slacks      Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                   911      -16      -109         0        3
            Worst cost_group: clk, WNS: -16.5
            Path: state_reg[1]/CK --> temp_reg[0]/D
 const_prop                  911      -16      -109         0        3
            Worst cost_group: clk, WNS: -16.5
            Path: state_reg[1]/CK --> temp_reg[0]/D
 hi_fo_buf                   911      -16      -109         0        3
            Worst cost_group: clk, WNS: -16.5
            Path: state_reg[1]/CK --> temp_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg       Max     Max  
Operation                   Area   Slacks      Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                  911      -16      -109         0        3
            Worst cost_group: clk, WNS: -16.5
            Path: state_reg[1]/CK --> temp_reg[0]/D
 incr_delay                  932      -10       -69         0        3
            Worst cost_group: clk, WNS: -10.3
            Path: state_reg[1]/CK --> temp_reg[1]/D
 incr_delay                  929       -4       -37         0        3
            Worst cost_group: clk, WNS: -4.1
            Path: state_reg[0]/CK --> result_reg[0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        28  (        4 /        4 )  0.04
       crit_upsz        30  (        2 /        3 )  0.02
       crit_slew        25  (        0 /        0 )  0.01
        setup_dn        25  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        25  (        0 /        0 )  0.00
    plc_st_fence        25  (        0 /        0 )  0.00
        plc_star        25  (        0 /        0 )  0.00
      plc_laf_st        25  (        0 /        0 )  0.00
 plc_laf_st_fence        25  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st        25  (        0 /        0 )  0.00
       plc_lo_st        25  (        0 /        0 )  0.00
            fopt        25  (        0 /        0 )  0.00
       crit_swap        25  (        0 /        0 )  0.00
       mux2_swap        25  (        0 /        0 )  0.00
       crit_dnsz        70  (        4 /        4 )  0.04
       load_swap        25  (        0 /        0 )  0.01
            fopt        27  (        1 /        1 )  0.02
        setup_dn        25  (        0 /        0 )  0.00
       load_isol        26  (        1 /        1 )  0.08
       load_isol        25  (        0 /        0 )  0.04
        move_for        25  (        0 /        0 )  0.00
        move_for        25  (        0 /        0 )  0.00
          rem_bi        25  (        0 /        0 )  0.00
         offload        25  (        0 /        0 )  0.00
          rem_bi        25  (        0 /        0 )  0.00
         offload        25  (        0 /        0 )  0.00
           phase        25  (        0 /        0 )  0.00
        in_phase        25  (        0 /        0 )  0.00
       merge_bit        28  (        0 /        1 )  0.00
     merge_idrvr        25  (        0 /        0 )  0.00
     merge_iload        25  (        0 /        0 )  0.00
    merge_idload        25  (        0 /        0 )  0.00
      merge_drvr        25  (        0 /        0 )  0.00
      merge_load        25  (        0 /        0 )  0.00
          decomp        25  (        0 /        0 )  0.03
        p_decomp        25  (        0 /        0 )  0.03
        levelize        25  (        0 /        0 )  0.00
        mb_split        25  (        0 /        0 )  0.00
             dup        25  (        0 /        0 )  0.00
      mux_retime        25  (        0 /        0 )  0.00
         buf2inv        25  (        0 /        0 )  0.00
             exp         7  (        0 /        5 )  0.01
       gate_deco         6  (        0 /        0 )  0.06
       gcomp_tim        20  (        1 /        1 )  0.04
  inv_pair_2_buf        25  (        0 /        0 )  0.00

 incr_delay                  929       -3       -34         0        3
            Worst cost_group: clk, WNS: -3.6
            Path: state_reg[0]/CK --> result_reg[0]/D
 incr_delay                  929       -1        -7         0        3
            Worst cost_group: clk, WNS: -1.6
            Path: state_reg[0]/CK --> result_reg[4]/D
 incr_delay                  929       -1        -3         0        3
            Worst cost_group: clk, WNS: -1.1
            Path: state_reg[0]/CK --> result_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        11  (        1 /        8 )  0.14
        crr_glob        18  (        1 /        1 )  0.01
         crr_200         9  (        0 /        6 )  0.06
        crr_glob        15  (        0 /        0 )  0.01
         crr_300         9  (        0 /        4 )  0.05
        crr_glob        15  (        0 /        0 )  0.01
         crr_400         7  (        0 /        4 )  0.06
        crr_glob        15  (        0 /        0 )  0.00
         crr_111        15  (        0 /       12 )  0.20
        crr_glob        15  (        0 /        0 )  0.02
         crr_210         9  (        0 /        6 )  0.09
        crr_glob        15  (        0 /        0 )  0.01
         crr_110        15  (        0 /        9 )  0.11
        crr_glob        15  (        0 /        0 )  0.01
         crr_101        15  (        0 /        9 )  0.10
        crr_glob        15  (        0 /        0 )  0.01
         crr_201         9  (        0 /        6 )  0.07
        crr_glob        15  (        0 /        0 )  0.00
         crr_211         9  (        0 /        6 )  0.13
        crr_glob        15  (        0 /        0 )  0.01
        crit_msz        25  (        0 /        0 )  0.03
       crit_upsz        29  (        6 /        6 )  0.02
       crit_slew        16  (        0 /        0 )  0.01
        setup_dn        32  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        16  (        0 /        0 )  0.00
    plc_st_fence        16  (        0 /        0 )  0.00
        plc_star        16  (        0 /        0 )  0.00
      plc_laf_st        16  (        0 /        0 )  0.00
 plc_laf_st_fence        16  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        16  (        0 /        0 )  0.00
            fopt        32  (        0 /        0 )  0.01
       crit_swap        16  (        0 /        0 )  0.00
       mux2_swap        16  (        0 /        0 )  0.00
       crit_dnsz        31  (        0 /        0 )  0.02
       load_swap        16  (        0 /        0 )  0.01
            fopt        32  (        0 /        0 )  0.01
        setup_dn        32  (        0 /        0 )  0.00
       load_isol        32  (        0 /        0 )  0.11
       load_isol        32  (        0 /        0 )  0.11
        move_for        32  (        0 /        0 )  0.01
        move_for        32  (        0 /        0 )  0.01
          rem_bi        32  (        0 /        0 )  0.00
         offload        32  (        0 /        0 )  0.00
          rem_bi        32  (        0 /        0 )  0.00
         offload        32  (        0 /        0 )  0.00
       merge_bit        24  (        1 /        1 )  0.00
     merge_idrvr        15  (        0 /        0 )  0.00
     merge_iload        15  (        0 /        0 )  0.00
    merge_idload        15  (        0 /        0 )  0.00
      merge_drvr        15  (        0 /        3 )  0.02
      merge_load        15  (        0 /        3 )  0.01
           phase        15  (        0 /        0 )  0.00
          decomp        15  (        0 /        0 )  0.01
        p_decomp        15  (        0 /        0 )  0.01
        levelize        15  (        0 /        0 )  0.00
        mb_split        15  (        0 /        0 )  0.00
        in_phase        15  (        0 /        0 )  0.00
             dup        15  (        0 /        0 )  0.00
      mux_retime        15  (        0 /        0 )  0.00
         buf2inv        15  (        0 /        0 )  0.00
             exp         4  (        0 /        4 )  0.01
       gate_deco         6  (        0 /        0 )  0.06
       gcomp_tim         9  (        0 /        0 )  0.01
  inv_pair_2_buf        15  (        0 /        0 )  0.00
 init_drc                    929       -1        -3         0        3
            Worst cost_group: clk, WNS: -1.1
            Path: state_reg[0]/CK --> result_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         1  (        0 /        0 )  0.00
        plc_star         1  (        0 /        0 )  0.00
      drc_buf_sp         2  (        0 /        0 )  0.01
        drc_bufs         2  (        0 /        0 )  0.00
        drc_fopt         1  (        0 /        0 )  0.00
        drc_bufb         1  (        0 /        0 )  0.00
             dup         1  (        0 /        0 )  0.00
       crit_dnsz        12  (        0 /        3 )  0.01
       crit_upsz         1  (        0 /        0 )  0.00

 init_tns                    929       -1        -3         0        3
            Worst cost_group: clk, WNS: -1.1
            Path: state_reg[0]/CK --> result_reg[6]/D
 incr_tns                    932        0         0         0        3
            Worst cost_group: clk, WNS: 0.3
            Path: state_reg[0]/CK --> result_reg[6]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt        25  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz        25  (        3 /        3 )  0.03
       crit_upsz        22  (        0 /        1 )  0.01
   plc_laf_lo_st        22  (        0 /        0 )  0.00
       plc_lo_st        22  (        0 /        0 )  0.00
       crit_swap        22  (        0 /        1 )  0.00
       mux2_swap        22  (        0 /        0 )  0.00
       crit_dnsz        26  (        1 /        1 )  0.02
       load_swap        21  (        0 /        0 )  0.01
            fopt        21  (        0 /        0 )  0.01
        setup_dn        21  (        0 /        0 )  0.00
       load_isol        21  (        0 /        0 )  0.05
       load_isol        21  (        0 /        0 )  0.03
        move_for        21  (        0 /        0 )  0.00
        move_for        21  (        0 /        0 )  0.00
          rem_bi        21  (        0 /        0 )  0.00
         offload        21  (        0 /        0 )  0.00
          rem_bi        21  (        0 /        0 )  0.00
         offload        21  (        0 /        0 )  0.00
       merge_bit        22  (        0 /        0 )  0.00
     merge_idrvr        21  (        0 /        0 )  0.00
     merge_iload        21  (        0 /        0 )  0.00
    merge_idload        21  (        0 /        0 )  0.00
      merge_drvr        21  (        0 /        0 )  0.00
      merge_load        21  (        0 /        0 )  0.00
           phase        21  (        0 /        0 )  0.00
          decomp        21  (        0 /        0 )  0.02
        p_decomp        21  (        0 /        0 )  0.01
        levelize        21  (        0 /        0 )  0.00
        mb_split        21  (        0 /        0 )  0.00
             dup        21  (        0 /        0 )  0.00
      mux_retime        21  (        0 /        0 )  0.00
       crr_local        21  (        0 /        1 )  0.29
         buf2inv        21  (        0 /        0 )  0.00

 init_area                   932        0         0         0        3
            Worst cost_group: clk, WNS: 0.3
            Path: state_reg[0]/CK --> result_reg[6]/D
 rem_buf                     927        0         0         0        3
            Worst cost_group: clk, WNS: 0.3
            Path: state_reg[0]/CK --> result_reg[6]/D
 merge_bi                    915        0         0         0        2
            Worst cost_group: clk, WNS: 0.1
            Path: state_reg[0]/CK --> result_reg[6]/D
 merge_bi                    911        0         0         0        1
 rem_inv_qb                  904        0         0         0        1
 seq_res_area                901        0         0         0        1
 glob_area                   899        0         0         0        1
 area_down                   894        0         0         0        1

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         2  (        1 /        1 )  0.00
         rem_inv        11  (        0 /        0 )  0.01
        merge_bi        14  (        9 /       10 )  0.02
      rem_inv_qb        17  (        1 /        1 )  0.02
    seq_res_area         5  (        1 /        1 )  0.27
        io_phase         0  (        0 /        0 )  0.00
       gate_comp        18  (        0 /        0 )  0.03
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         7  (        2 /        7 )  0.01
       area_down        12  (        3 /        3 )  0.03
      size_n_buf         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         1  (        0 /        0 )  0.00
         rem_inv         5  (        0 /        0 )  0.00
        merge_bi         6  (        0 /        2 )  0.01
      rem_inv_qb        15  (        0 /        0 )  0.01

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg       Max     Max  
Operation                   Area   Slacks      Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                  894        0         0         0        1

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    894        0         0         0        1

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         1  (        0 /        0 )  0.00
        plc_star         1  (        0 /        0 )  0.00
        drc_bufs         2  (        0 /        1 )  0.00
        drc_fopt         1  (        0 /        0 )  0.00
        drc_bufb         1  (        0 /        0 )  0.00
             dup         1  (        0 /        0 )  0.00
       crit_dnsz        11  (        0 /        1 )  0.01
       crit_upsz         1  (        0 /        0 )  0.00

 init_tns                    894        0         0         0        1

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   894        0         0         0        1
 area_down                   893        0         0         0        1

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         1  (        0 /        0 )  0.00
         rem_inv         5  (        0 /        0 )  0.00
        merge_bi         6  (        0 /        2 )  0.01
      rem_inv_qb        15  (        0 /        0 )  0.01
        io_phase         0  (        0 /        0 )  0.00
       gate_comp        18  (        0 /        0 )  0.03
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         6  (        0 /        6 )  0.01
       area_down        12  (        1 /        1 )  0.03
      size_n_buf         1  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg       Max     Max  
Operation                   Area   Slacks      Slack      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay                  893        0         0         0        1

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                    893        0         0         0        1

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         1  (        0 /        0 )  0.00
        plc_star         1  (        0 /        0 )  0.00
        drc_bufs         2  (        0 /        1 )  0.00
        drc_fopt         1  (        0 /        0 )  0.00
        drc_bufb         1  (        0 /        0 )  0.00
             dup         1  (        0 /        0 )  0.00
       crit_dnsz        11  (        0 /        1 )  0.01
       crit_upsz         1  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'ADC_SAR1'.
        Applying wireload models.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             3              4                                      syn_opt
@file(b.tcl) 178: write_snapshot -outdir $_REPORTS_PATH -tag syn_opt
        Computing arrivals and requireds.


Working Directory = /root/201038012/First_Sem/project/learn/work
QoS Summary for ADC_SAR1
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                      -297             -16               1
  R2R (ps):                      -297             -16               1
  I2R (ps):                       135             137             128
  R2O (ps):                       -28              66              19
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                       6,901             110               0
  R2R (ps):                     6,874             110               0
  I2R (ps):                         0               0               0
  R2O (ps):                        28               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                     27              11               0
Cell Area:                      1,678             911             893
Total Cell Area:                1,678             911             893
Leaf Instances:                   156             128             119
Total Instances:                  156             128             119
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:04        00:00:03        00:00:03
Real Runtime (h:m:s):        00:00:16        00:00:02        00:00:04
CPU  Elapsed (h:m:s):        00:00:07        00:00:10        00:00:13
Real Elapsed (h:m:s):        00:00:17        00:00:19        00:00:23
Memory (MB):                   727.11          745.75          740.75
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:22
Total Memory (MB):     740.75
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Finished exporting design database to file 'reports_Mar02-16:56:27/syn_opt_ADC_SAR1.db' for 'ADC_SAR1' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage syn_opt (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(b.tcl) 179: report_summary -directory $_REPORTS_PATH


Working Directory = /root/201038012/First_Sem/project/learn/work
QoS Summary for ADC_SAR1
================================================================================
Metric                          generic         map             syn_opt        
================================================================================
Slack (ps):                      -297             -16               1
  R2R (ps):                      -297             -16               1
  I2R (ps):                       135             137             128
  R2O (ps):                       -28              66              19
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
TNS (ps):                       6,901             110               0
  R2R (ps):                     6,874             110               0
  I2R (ps):                         0               0               0
  R2O (ps):                        28               0               0
  I2O (ps):                  no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value
Failing Paths:                     27              11               0
Cell Area:                      1,678             911             893
Total Cell Area:                1,678             911             893
Leaf Instances:                   156             128             119
Total Instances:                  156             128             119
Utilization (%):                 0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:04        00:00:03        00:00:03
Real Runtime (h:m:s):        00:00:16        00:00:02        00:00:04
CPU  Elapsed (h:m:s):        00:00:07        00:00:10        00:00:13
Real Elapsed (h:m:s):        00:00:17        00:00:19        00:00:23
Memory (MB):                   727.11          745.75          740.75
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:00:22
Total Memory (MB):     740.75
Executable Version:    18.10-p003_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(b.tcl) 181: puts "Runtime & Memory after 'syn_opt'"
Runtime & Memory after 'syn_opt'
@file(b.tcl) 182: time_info OPT
stamp 'OPT' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:13 (Mar02) |  112.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:14) |  00:00:02(00:00:14) |  21.8( 63.6) |   16:56:27 (Mar02) |  246.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:01(00:00:02) |  19.7(  9.1) |   16:56:29 (Mar02) |  246.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:18) |  00:00:02(00:00:02) |  25.7(  9.1) |   16:56:31 (Mar02) |  246.6 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:22) |  00:00:03(00:00:04) |  32.7( 18.2) |   16:56:35 (Mar02) |  268.3 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(b.tcl) 184: foreach cg [vfind / -cost_group *] {
  report_timing -group [list $cg] > $_REPORTS_PATH/${DESIGN}_[vbasename $cg]_post_opt.rpt
}
@file(b.tcl) 188: report_area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:36 pm
  Module:                 ADC_SAR1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Instance Module  Cell Count  Cell Area  Net Area   Total Area  Wireload     
----------------------------------------------------------------------------
ADC_SAR1                119    893.142     0.000      893.142    <none> (D) 

 (D) = wireload is default in technology library
@file(b.tcl) 189: report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:36 pm
  Module:                 ADC_SAR1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (1 ps) Setup Check with Pin temp_reg[5]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) temp_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     138                  
       Uncertainty:-      28                  
     Required Time:=     734                  
      Launch Clock:-       0                  
         Data Path:-     734                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 33.4    84   372     372    (-,-) 
  fopt13582/Y     -       A->Y  R     CLKINVX2       1  5.2    43    50     422    (-,-) 
  fopt13580/Y     -       A->Y  F     CLKINVX2       4 11.2    46    48     470    (-,-) 
  g13504__2703/Y  -       A2->Y R     OAI32X1        1  2.8   186   140     610    (-,-) 
  g13471__4547/Y  -       B0->Y F     AOI31X1        1  2.8   126    59     669    (-,-) 
  g13465__7675/Y  -       B0->Y R     OAI21X1        1  2.2    81    65     734    (-,-) 
  temp_reg[5]/D   <<<     -     R     DFFHQX1        1    -     -     0     734    (-,-) 
#----------------------------------------------------------------------------------------

@file(b.tcl) 190: report_power
Warning : Clock period mismatch between synthesis(SDC) and simulation(VCD/TCF/SAIF) values. [RPT-13]
        : Clock(clock:ADC_SAR1/clk) period mismatch between SDC(0.9 ns) and asserted(10.006253908692933 ns) values.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:36 pm
  Module:                 ADC_SAR1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                 Leakage    Dynamic     Total   
Instance  Cells Power(nW)  Power(nW)  Power(nW) 
------------------------------------------------
ADC_SAR1    119  5786.149 171061.515 176847.664 

Info    : Time taken to report power. [RPT-7]
        : 0.00 cpu seconds
@file(b.tcl) 198: report_dp > $_REPORTS_PATH/${DESIGN}_datapath_incr.rpt
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
@file(b.tcl) 199: report_messages > $_REPORTS_PATH/${DESIGN}_messages.rpt
--------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                  Message Text                   |
--------------------------------------------------------------------------------
| CDFG-372   |Info    |    5 |Bitwidth mismatch in assignment.                 |
| CDFG-818   |Warning |    1 |Using default parameter value for module         |
|            |        |      | elaboration.                                    |
| CFM-1      |Info    |    2 |Wrote dofile.                                    |
| CFM-212    |Info    |    2 |Forcing flat compare.                            |
| CFM-5      |Info    |    1 |Wrote formal verification information.           |
| CWD-19     |Info    |    2 |An implementation was inferred.                  |
| CWD-36     |Info    |    2 |Sorted the set of valid implementations for      |
|            |        |      | synthetic operator.                             |
| DPOPT-1    |Info    |    1 |Optimizing datapath logic.                       |
| DPOPT-2    |Info    |    1 |Done optimizing datapath logic.                  |
| DPOPT-3    |Info    |    1 |Implementing datapath configurations.            |
| DPOPT-4    |Info    |    1 |Done implementing datapath configurations.       |
| DPOPT-6    |Info    |    1 |Pre-processed datapath logic.                    |
| ELAB-1     |Info    |    1 |Elaborating Design.                              |
| ELAB-3     |Info    |    1 |Done Elaborating Design.                         |
| GLO-34     |Info    |    1 |Deleting instances not driving any primary       |
|            |        |      | outputs.                                        |
|            |        |      |Optimizations such as constant propagation or    |
|            |        |      | redundancy removal could change the connections |
|            |        |      | so a hierarchical instance does not drive any   |
|            |        |      | primary outputs anymore. To see the list of     |
|            |        |      | deleted hierarchical instances, set the         |
|            |        |      | 'information_level' attribute to 2 or above. If |
|            |        |      | the message is truncated set the message        |
|            |        |      | attribute 'truncate' to false to see the        |
|            |        |      | complete list. To prevent this optimization,    |
|            |        |      | set the 'delete_unloaded_insts' root/subdesign  |
|            |        |      | attribute to 'false' or 'preserve' instance     |
|            |        |      | attribute to 'true'.                            |
| GLO-46     |Info    |    1 |Combinational hierarchical instances are merged. |
| LBR-141    |Warning |   16 |Clock function definition makes cell unusable.   |
|            |        |      |The sequential cell cannot be inferred because   |
|            |        |      | its clock function is unknown.                  |
| LBR-155    |Info    |   20 |Mismatch in unateness between 'timing_sense'     |
|            |        |      | attribute and the function.                     |
|            |        |      |The 'timing_sense' attribute will be respected.  |
| LBR-161    |Info    |    1 |Setting the maximum print count of this message  |
|            |        |      | to 10 if information_level is less than 9.      |
| LBR-162    |Info    |   20 |Both 'pos_unate' and 'neg_unate' timing_sense    |
|            |        |      | arcs have been processed.                       |
|            |        |      |Setting the 'timing_sense' to non_unate.         |
| LBR-170    |Info    |   20 |Ignoring specified timing sense.                 |
|            |        |      |Timing sense should never be set with            |
|            |        |      | 'rising_edge' or 'falling_edge' timing type.    |
| LBR-41     |Info    |    1 |An output library pin lacks a function           |
|            |        |      | attribute.                                      |
|            |        |      |If the remainder of this library cell's semantic |
|            |        |      | checks are successful, it will be considered as |
|            |        |      | a timing-model                                  |
|            |        |      | (because one of its outputs does not have a val |
|            |        |      | id function.                                    |
| LBR-412    |Info    |    1 |Created nominal operating condition.             |
|            |        |      |The nominal operating condition represents       |
|            |        |      | either the nominal PVT values if specified in   |
|            |        |      | the library source, or the default PVT values   |
|            |        |      | (1.0, 1.0, 1.0).                                |
| LBR-415    |Info    |    1 |Found unusable library cells.                    |
|            |        |      |For more information, refer to 'Cells Identified |
|            |        |      | as Unusable' in the 'User Guide'. The reason    |
|            |        |      | why a cell is considered unusable is stored in  |
|            |        |      | the 'unusable_reason' libcell attribute.        |
| LBR-436    |Info    |   20 |Could not find an attribute in the library.      |
| LBR-516    |Info    |    1 |Missing library level attribute.                 |
| LBR-518    |Info    |    1 |Missing a function attribute in the output pin   |
|            |        |      | definition.                                     |
| PA-19      |Warning |    1 |Performing RTL power analysis without power      |
|            |        |      | models.                                         |
|            |        |      |For more accurate results, perform RTL power     |
|            |        |      | analysis using detailed power models after      |
|            |        |      | 'syn_gen' step followed by the                  |
|            |        |      | 'build_rtl_power_models' command.               |
| PHYS-752   |Info    |    2 |Partition Based Synthesis execution skipped.     |
| POPT-557   |Info    |    1 |The '-vcd_module' option has not been specified  |
|            |        |      | with the 'read_vcd' command.                    |
|            |        |      |The first scope encountered in the VCD file has  |
|            |        |      | been selected for processing. This may result   |
|            |        |      | in lesser coverage if the selected scope does   |
|            |        |      | not match up to the design hierarchy to be      |
|            |        |      | annotated. To get better coverage, provide the  |
|            |        |      | VCD scope name with the '-vcd_module' option.   |
| RPT-13     |Warning |    2 |Clock period mismatch between synthesis(SDC)     |
|            |        |      | and simulation(VCD/TCF/SAIF) values.            |
|            |        |      |Synthesis clock period (derived from SDC)        |
|            |        |      | does not match with asserted data from          |
|            |        |      | VCD/TCF/SAIF. User can scale simulation         |
|            |        |      | frequency using -scale option of                |
|            |        |      | read_vcd/read_tcf/read_saif commands.           |
| RPT-7      |Info    |    2 |Time taken to report power.                      |
| RPT-80     |Warning |    1 |The details given in report might be incorrect   |
|            |        |      | or incomplete.                                  |
|            |        |      |Map the design using syn_map before using the    |
|            |        |      | '-detail' option of the 'report_area' command.  |
| RPT_DP-100 |Warning |    3 |The filename, column and line number information |
|            |        |      | will not be available in the report.            |
|            |        |      |You must set the 'hdl_track_filename_row_col'    |
|            |        |      | attribute to 'true' (before elaborate)          |
|            |        |      | to enable filename, column, and line number     |
|            |        |      | tracking in the datapath report.                |
| SYNTH-1    |Info    |    1 |Synthesizing.                                    |
| SYNTH-2    |Info    |    1 |Done synthesizing.                               |
| SYNTH-4    |Info    |    1 |Mapping.                                         |
| SYNTH-5    |Info    |    1 |Done mapping.                                    |
| SYNTH-7    |Info    |    1 |Incrementally optimizing.                        |
| SYNTH-8    |Info    |    1 |Done incrementally optimizing.                   |
| TIM-167    |Info    |    1 |An external clock is being defined.              |
|            |        |      |An external clock does not directly drive any    |
|            |        |      | points within the design, but is only used as a |
|            |        |      | reference for external delays.                  |
| TUI-58     |Info    |    2 |Removed object.                                  |
| VCD-4      |Warning |    1 |None of '-static' or '-activity_profile' options |
|            |        |      | given.                                          |
|            |        |      |The '-static' option has been selected by        |
|            |        |      | default. To specify explicitly, use at least    |
|            |        |      | one of '-static' or '-activity_profile'         |
|            |        |      | options.                                        |
--------------------------------------------------------------------------------@file(b.tcl) 200: write_snapshot -outdir $_REPORTS_PATH -tag final
        Computing arrivals and requireds.


Working Directory = /root/201038012/First_Sem/project/learn/work
QoS Summary for ADC_SAR1
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                      -297             -16               1               1
  R2R (ps):                      -297             -16               1               1
  I2R (ps):                       135             137             128             128
  R2O (ps):                       -28              66              19              19
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                       6,901             110               0               0
  R2R (ps):                     6,874             110               0               0
  I2R (ps):                         0               0               0               0
  R2O (ps):                        28               0               0               0
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                     27              11               0               0
Cell Area:                      1,678             911             893             893
Total Cell Area:                1,678             911             893             893
Leaf Instances:                   156             128             119             119
Total Instances:                  156             128             119             119
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:04        00:00:03        00:00:03        00:00:00
Real Runtime (h:m:s):        00:00:16        00:00:02        00:00:04        00:00:01
CPU  Elapsed (h:m:s):        00:00:07        00:00:10        00:00:13        00:00:13
Real Elapsed (h:m:s):        00:00:17        00:00:19        00:00:23        00:00:24
Memory (MB):                   727.11          745.75          740.75          740.75
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:23
Total Memory (MB):     740.75
Executable Version:    18.10-p003_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Finished exporting design database to file 'reports_Mar02-16:56:27/final_ADC_SAR1.db' for 'ADC_SAR1' (command execution time mm:ss cpu = 00:00, real = 00:00).
Finished generating snapshot at stage final (command execution time mm:ss cpu = 00:00, real = 00:00).
@file(b.tcl) 201: report_summary -directory $_REPORTS_PATH


Working Directory = /root/201038012/First_Sem/project/learn/work
QoS Summary for ADC_SAR1
==========================================================================================
Metric                          generic         map             syn_opt         final          
==========================================================================================
Slack (ps):                      -297             -16               1               1
  R2R (ps):                      -297             -16               1               1
  I2R (ps):                       135             137             128             128
  R2O (ps):                       -28              66              19              19
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
TNS (ps):                       6,901             110               0               0
  R2R (ps):                     6,874             110               0               0
  I2R (ps):                         0               0               0               0
  R2O (ps):                        28               0               0               0
  I2O (ps):                  no_value        no_value        no_value        no_value
  CG  (ps):                  no_value        no_value        no_value        no_value
Failing Paths:                     27              11               0               0
Cell Area:                      1,678             911             893             893
Total Cell Area:                1,678             911             893             893
Leaf Instances:                   156             128             119             119
Total Instances:                  156             128             119             119
Utilization (%):                 0.00            0.00            0.00            0.00
Tot. Net Length (um):        no_value        no_value        no_value        no_value
Avg. Net Length (um):        no_value        no_value        no_value        no_value
Route Overflow H (%):        no_value        no_value        no_value        no_value
Route Overflow V (%):        no_value        no_value        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value        no_value        no_value
  Tot Cong:                  no_value        no_value        no_value        no_value
==========================================================================================
CPU  Runtime (h:m:s):        00:00:04        00:00:03        00:00:03        00:00:00
Real Runtime (h:m:s):        00:00:16        00:00:02        00:00:04        00:00:01
CPU  Elapsed (h:m:s):        00:00:07        00:00:10        00:00:13        00:00:13
Real Elapsed (h:m:s):        00:00:17        00:00:19        00:00:23        00:00:24
Memory (MB):                   727.11          745.75          740.75          740.75
==========================================================================================
==========================================================================================
Flow Settings:
==========================================================================================
Total Runtime (h:m:s): 00:00:23
Total Memory (MB):     740.75
Executable Version:    18.10-p003_1
==========================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




@file(b.tcl) 202:  write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_m.v
@file(b.tcl) 204: write_sdc > ${_OUTPUTS_PATH}/${DESIGN}_m.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(b.tcl) 212: write_do_lec -golden_design fv_map -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile  ${_LOG_PATH}/intermediate2final.lec.log > ${_OUTPUTS_PATH}/intermediate2final.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/ADC_SAR1/ADC_SAR1_mv.fv.json' for netlist 'outputs_Mar02-16:56:27/ADC_SAR1_m.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Mar02-16:56:27/intermediate2final.lec.do'.
@file(b.tcl) 214: write_do_lec -revised_design ${_OUTPUTS_PATH}/${DESIGN}_m.v -logfile ${_LOG_PATH}/rtl2final.lec.log > ${_OUTPUTS_PATH}/rtl2final.lec.do
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote composite dofile. [CFM-2]
        : The composite dofile 'outputs_Mar02-16:56:27/rtl2final.lec.do' includes two compare operations: rtl-to-fv_map and fv_map-to-revised. The 'fv_map' netlist was automatically written in the verification directory during the syn_map command.
@file(b.tcl) 216: puts "Final Runtime & Memory."
Final Runtime & Memory.
@file(b.tcl) 217: time_info FINAL
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:03(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:56:13 (Mar02) |  112.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:05(00:00:14) |  00:00:02(00:00:14) |  19.7( 60.9) |   16:56:27 (Mar02) |  246.6 MB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:16) |  00:00:01(00:00:02) |  17.8(  8.7) |   16:56:29 (Mar02) |  246.6 MB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:09(00:00:18) |  00:00:02(00:00:02) |  23.2(  8.7) |   16:56:31 (Mar02) |  246.6 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:12(00:00:22) |  00:00:03(00:00:04) |  29.5( 17.4) |   16:56:35 (Mar02) |  268.3 MB | OPT
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:13(00:00:23) |  00:00:01(00:00:01) |   9.8(  4.3) |   16:56:36 (Mar02) |  268.3 MB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@file(b.tcl) 218: puts "============================"
============================
@file(b.tcl) 219: puts "Synthesis Finished ........."
Synthesis Finished .........
@file(b.tcl) 220: puts "============================"
============================
@file(b.tcl) 222: file copy [get_db / .stdout_log] ${_LOG_PATH}/.
@file(b.tcl) 224: report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:36 pm
  Module:                 ADC_SAR1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (1 ps) Setup Check with Pin temp_reg[5]/CK->D
          Group: clk
     Startpoint: (R) state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) temp_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     900            0     
                                              
             Setup:-     138                  
       Uncertainty:-      28                  
     Required Time:=     734                  
      Launch Clock:-       0                  
         Data Path:-     734                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[0]/CK -       -     R     (arrival)     26    -     0     -       0    (-,-) 
  state_reg[0]/Q  -       CK->Q F     DFFQX4         9 33.4    84   372     372    (-,-) 
  fopt13582/Y     -       A->Y  R     CLKINVX2       1  5.2    43    50     422    (-,-) 
  fopt13580/Y     -       A->Y  F     CLKINVX2       4 11.2    46    48     470    (-,-) 
  g13504__2703/Y  -       A2->Y R     OAI32X1        1  2.8   186   140     610    (-,-) 
  g13471__4547/Y  -       B0->Y F     AOI31X1        1  2.8   126    59     669    (-,-) 
  g13465__7675/Y  -       B0->Y R     OAI21X1        1  2.2    81    65     734    (-,-) 
  temp_reg[5]/D   <<<     -     R     DFFHQX1        1    -     -     0     734    (-,-) 
#----------------------------------------------------------------------------------------

#@ End verbose source b.tcl
@genus:root: 2> exit
Normal exit.