
---------- Begin Simulation Statistics ----------
final_tick                                 5029748000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131412                       # Simulator instruction rate (inst/s)
host_mem_usage                                8737408                       # Number of bytes of host memory used
host_op_rate                                   248758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    50.44                       # Real time elapsed on the host
host_tick_rate                               78892113                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6628200                       # Number of instructions simulated
sim_ops                                      12546979                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003979                       # Number of seconds simulated
sim_ticks                                  3979200500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    44                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26765                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         55462                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           7499616                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4540847                       # number of cc regfile writes
system.switch_cpus.committedInsts             5628199                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10786153                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.414023                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.414023                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            828169                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           469602                       # number of floating regfile writes
system.switch_cpus.idleCycles                  571148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       213574                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1409567                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.824690                       # Inst execution rate
system.switch_cpus.iew.exec_refs              2740175                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             868096                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1430322                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2127299                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1270                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        30588                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1022529                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     16769209                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       1872079                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       374738                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      14521616                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10620                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        116122                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         167652                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        131024                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          973                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       134965                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        78609                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          17617233                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              14297808                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.585033                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          10306663                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.796568                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               14387101                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         20412028                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        11242446                       # number of integer regfile writes
system.switch_cpus.ipc                       0.707202                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.707202                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       543997      3.65%      3.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      11081078     74.39%     78.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        12460      0.08%     78.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         30484      0.20%     78.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        23918      0.16%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1936      0.01%     78.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        12219      0.08%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        99592      0.67%     79.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp         3944      0.03%     79.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt        94806      0.64%     79.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       117157      0.79%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift         8820      0.06%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           15      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           60      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv           32      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           15      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1771743     11.89%     92.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       835208      5.61%     98.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       193567      1.30%     99.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        65303      0.44%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14896354                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          683539                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1346516                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       579806                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1198974                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              237093                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015916                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          177600     74.91%     74.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             1      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              1      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu           4291      1.81%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp             12      0.01%     76.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3390      1.43%     78.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc          2897      1.22%     79.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     79.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     79.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift          327      0.14%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     79.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          16087      6.79%     86.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12789      5.39%     91.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        15259      6.44%     98.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         4439      1.87%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13905911                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36110262                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13718002                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21554156                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           16766894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          14896354                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         2315                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      5983050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        39724                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1161                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      7950464                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      7387253                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.016494                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.438777                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3580421     48.47%     48.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       522937      7.08%     55.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       608478      8.24%     63.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       617270      8.36%     72.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       587247      7.95%     80.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       520845      7.05%     87.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       488608      6.61%     93.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       271786      3.68%     97.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       189661      2.57%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      7387253                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.871777                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        65853                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        71292                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2127299                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1022529                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         5841735                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            999                       # number of misc regfile writes
system.switch_cpus.numCycles                  7958401                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                    8361                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          131                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        57069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1215                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       114500                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1215                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      2294044                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2294044                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2297127                       # number of overall hits
system.cpu.dcache.overall_hits::total         2297127                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        98680                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          98680                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        98749                       # number of overall misses
system.cpu.dcache.overall_misses::total         98749                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5933203999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5933203999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5933203999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5933203999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      2392724                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2392724                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2395876                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2395876                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.041242                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041242                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.041216                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041216                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60125.699220                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60125.699220                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60083.686913                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60083.686913                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       191444                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          780                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2831                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.624161                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          195                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13987                       # number of writebacks
system.cpu.dcache.writebacks::total             13987                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        66247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        66247                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        66247                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        66247                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        32433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32433                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        32458                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32458                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1922322999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1922322999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1923653499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1923653499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.013555                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013555                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.013547                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013547                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59270.588567                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59270.588567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59265.928246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59265.928246                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32433                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1613854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1613854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        90762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         90762                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5373454500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5373454500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1704616                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1704616                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.053245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.053245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 59203.791234                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59203.791234                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        66234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        66234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24528                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24528                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1371006500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1371006500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014389                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014389                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 55895.568330                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55895.568330                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       680190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         680190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         7918                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7918                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    559749499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    559749499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       688108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       688108                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011507                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011507                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70693.293635                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70693.293635                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7905                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7905                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    551316499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    551316499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011488                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011488                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69742.757622                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69742.757622                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data         3083                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3083                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           69                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           69                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         3152                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3152                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.021891                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.021891                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           25                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           25                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      1330500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1330500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.007931                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007931                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        53220                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        53220                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2544801                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             33457                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.061841                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    24.891840                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   999.108160                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.024308                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.975692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          793                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4824185                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4824185                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1440619                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1440619                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1440619                       # number of overall hits
system.cpu.icache.overall_hits::total         1440619                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst        28939                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          28939                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst        28939                       # number of overall misses
system.cpu.icache.overall_misses::total         28939                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    997763498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    997763498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    997763498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    997763498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1469558                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1469558                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1469558                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1469558                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.019692                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019692                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.019692                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019692                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 34478.160890                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34478.160890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 34478.160890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34478.160890                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2217                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                57                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.894737                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        24620                       # number of writebacks
system.cpu.icache.writebacks::total             24620                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         3950                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3950                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         3950                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3950                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        24989                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        24989                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        24989                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        24989                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    812130498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    812130498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    812130498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    812130498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.017004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.017004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 32499.519709                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32499.519709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 32499.519709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32499.519709                       # average overall mshr miss latency
system.cpu.icache.replacements                  24620                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1440619                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1440619                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        28939                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         28939                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    997763498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    997763498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1469558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1469558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.019692                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019692                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 34478.160890                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34478.160890                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         3950                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3950                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        24989                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        24989                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    812130498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    812130498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.017004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 32499.519709                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32499.519709                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           939.369345                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2799177                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             25664                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            109.070176                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   198.421932                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   740.947413                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.193771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.723581                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.917353                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          695                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2964104                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2964104                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   3979200500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst        17773                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        10906                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28679                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        17773                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        10906                       # number of overall hits
system.l2.overall_hits::total                   28679                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         7175                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        21527                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28702                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         7175                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        21527                       # number of overall misses
system.l2.overall_misses::total                 28702                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    586597000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1758679000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2345276000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    586597000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1758679000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2345276000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        24948                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        32433                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                57381                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        24948                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        32433                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               57381                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.287598                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.663738                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.500200                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.287598                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.663738                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.500200                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81755.679443                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81696.427742                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81711.239635                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81755.679443                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81696.427742                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81711.239635                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6491                       # number of writebacks
system.l2.writebacks::total                      6491                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         7174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        21526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28700                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         7174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        21526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28700                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    514784500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1543352000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2058136500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    514784500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1543352000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2058136500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.287558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.663707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.500166                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.287558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.663707                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.500166                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71756.969612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71697.110471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71712.073171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71756.969612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71697.110471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71712.073171                       # average overall mshr miss latency
system.l2.replacements                          27932                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        13987                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13987                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        13987                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13987                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24587                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24587                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24587                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24587                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           43                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            43                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data           24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   24                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.040000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.040000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.040000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1176                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1176                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         6705                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6705                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    526621000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     526621000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.850780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.850780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78541.536167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78541.536167                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6705                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6705                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    459571000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    459571000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.850780                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.850780                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68541.536167                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68541.536167                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        17773                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17773                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         7175                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7175                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    586597000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    586597000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        24948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.287598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.287598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81755.679443                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81755.679443                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         7174                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7174                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    514784500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    514784500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.287558                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.287558                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71756.969612                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71756.969612                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9730                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        14822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1232058000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1232058000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        24552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.603698                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.603698                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83123.600054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83123.600054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        14821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1083781000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1083781000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.603658                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.603658                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73124.687943                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73124.687943                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8062.377114                       # Cycle average of tags in use
system.l2.tags.total_refs                      128232                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     36124                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.549773                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     302.757729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        73.646303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       893.618233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  2073.080154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4719.274695                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.036958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.109084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.253062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.576083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984177                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          983                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3657                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3404                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    945014                       # Number of tag accesses
system.l2.tags.data_accesses                   945014                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      7173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     21509.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000543528500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          390                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          390                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               63692                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6080                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       28699                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6491                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28699                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6491                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28699                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6491                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      73.430769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.790306                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.839061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             37      9.49%      9.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           183     46.92%     56.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            92     23.59%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           40     10.26%     90.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           14      3.59%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           13      3.33%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      1.03%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      1.03%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.26%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.576923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.550646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.955558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              280     71.79%     71.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      2.05%     73.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               91     23.33%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      2.31%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           390                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1836736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               415424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    461.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3979049500                       # Total gap between requests
system.mem_ctrls.avgGap                     113073.30                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       459072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1376576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       413760                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 115367898.652003079653                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 345942859.627204000950                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 103980686.572591647506                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         7173                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        21526                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6491                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    219650500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    657583750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  94990582000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30621.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     30548.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14634198.43                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       459072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1377664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1836736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       459072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       459072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       415424                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       415424                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         7173                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        21526                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          28699                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6491                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6491                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst    115367899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    346216281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        461584180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst    115367899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    115367899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    104398861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       104398861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    104398861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst    115367899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    346216281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       565983041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                28682                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6465                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2255                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1869                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1704                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1759                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1835                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1749                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          441                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          554                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          464                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               339446750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             143410000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          877234250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11834.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30584.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21386                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4331                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           66.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9429                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   238.549157                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   146.744864                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   277.182183                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4068     43.14%     43.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2688     28.51%     71.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          825      8.75%     80.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          463      4.91%     85.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          308      3.27%     88.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          175      1.86%     90.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          146      1.55%     91.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           94      1.00%     92.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          662      7.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9429                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1835648                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             413760                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              461.310758                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              103.980687                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.42                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        34393380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18276720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      108206700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17763660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 314081040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1564099950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    210820800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2267642250                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   569.873835                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    533712250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    132860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3312628250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32936820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17506335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       96582780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      15983640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 314081040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1384370970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    362123520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2223585105                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   558.801977                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    928354750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    132860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2917985750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              21994                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6491                       # Transaction distribution
system.membus.trans_dist::CleanEvict            20271                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6705                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6705                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         21994                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        84161                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        84161                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  84161                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2252160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2252160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2252160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             28700                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   28700    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               28700                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            87940000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          152716000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2197437                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1445751                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       177620                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1080101                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          805798                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     74.603949                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          141803                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          133                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       338400                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        76648                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       261752                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        20611                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      5957680                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1154                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       165803                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      6531556                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.651391                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.503869                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      3619052     55.41%     55.41% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       703531     10.77%     66.18% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       492924      7.55%     73.73% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       594887      9.11%     82.83% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       211837      3.24%     86.08% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       184767      2.83%     88.91% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6        92176      1.41%     90.32% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        71182      1.09%     91.41% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       561200      8.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      6531556                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      5628199                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10786153                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             1978323                       # Number of memory references committed
system.switch_cpus.commit.loads               1290882                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  62                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1127024                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             441520                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            10345415                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         78720                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       196214      1.82%      1.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      8294054     76.90%     78.71% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        11649      0.11%     78.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv        23472      0.22%     79.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd        14884      0.14%     79.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt         1776      0.02%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd         9948      0.09%     79.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        76266      0.71%     79.99% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp         2532      0.02%     80.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt        72874      0.68%     80.69% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc       101351      0.94%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift         2717      0.03%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd           11      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt           44      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv           30      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            8      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      1198571     11.11%     92.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       645149      5.98%     98.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        92311      0.86%     99.61% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        42292      0.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10786153                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       561200                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1762692                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2670982                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           2468273                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        317642                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         167652                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       764581                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         16712                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       18803485                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         70210                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             1870120                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses              868825                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                  3358                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1246                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      2026363                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               10389954                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2197437                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1024249                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               5134690                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          367708                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles         4533                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        37525                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.pendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.icacheWaitRetryStallCycles          261                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1469560                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         54981                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      7387253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.723082                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.450879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          4192214     56.75%     56.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           141173      1.91%     58.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           152594      2.07%     60.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           164276      2.22%     62.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           370353      5.01%     67.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           221455      3.00%     70.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           182280      2.47%     73.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           208727      2.83%     76.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1754181     23.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      7387253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.276115                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.305533                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             1475682                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                  7573                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              158230                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          836417                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         2201                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          973                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         335088                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         2815                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2312                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   5029748000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         167652                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1945837                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1883703                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        15704                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           2583817                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        790522                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       18100224                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         22375                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         319770                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          33497                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         397778                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents           68                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     20563997                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            45320894                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         26576551                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups           1244155                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      12664975                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          7899016                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing            1058                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing         1051                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1064471                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 22699187                       # The number of ROB reads
system.switch_cpus.rob.writes                34348071                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          5628199                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10786153                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             49540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20478                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24620                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39887                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              25                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             25                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7881                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7881                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24989                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24552                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        74556                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        97349                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                171905                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3172288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2970880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6143168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           27973                       # Total snoops (count)
system.tol2bus.snoopTraffic                    418048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            85379                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015917                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.125156                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  84020     98.41%     98.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1359      1.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              85379                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5029748000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           95857000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          37487988                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          48668487                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
