

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_3'
================================================================
* Date:           Tue Apr  1 22:29:20 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.238 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     133|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     133|     83|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |empty_78_fu_152_p2      |         +|   0|  0|  11|           3|           1|
    |exitcond6811_fu_146_p2  |      icmp|   0|  0|   9|           3|           4|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  20|           6|           5|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_0_32_fu_50           |   9|          2|   32|         64|
    |acc_1_3_fu_54            |   9|          2|   32|         64|
    |acc_2_3_fu_58            |   9|          2|   32|         64|
    |acc_3_3_fu_62            |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    3|          6|
    |empty_fu_46              |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  135|        270|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |acc_0_32_fu_50  |  32|   0|   32|          0|
    |acc_1_3_fu_54   |  32|   0|   32|          0|
    |acc_2_3_fu_58   |  32|   0|   32|          0|
    |acc_3_3_fu_62   |  32|   0|   32|          0|
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |empty_fu_46     |   3|   0|    3|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 133|   0|  133|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Conv2D_HW_Pipeline_3|  return value|
|acc_3_25             |   in|   32|     ap_none|              acc_3_25|        scalar|
|acc_2_24             |   in|   32|     ap_none|              acc_2_24|        scalar|
|acc_1_23             |   in|   32|     ap_none|              acc_1_23|        scalar|
|acc_0_21             |   in|   32|     ap_none|              acc_0_21|        scalar|
|acc_3_3_out          |  out|   32|      ap_vld|           acc_3_3_out|       pointer|
|acc_3_3_out_ap_vld   |  out|    1|      ap_vld|           acc_3_3_out|       pointer|
|acc_2_3_out          |  out|   32|      ap_vld|           acc_2_3_out|       pointer|
|acc_2_3_out_ap_vld   |  out|    1|      ap_vld|           acc_2_3_out|       pointer|
|acc_1_3_out          |  out|   32|      ap_vld|           acc_1_3_out|       pointer|
|acc_1_3_out_ap_vld   |  out|    1|      ap_vld|           acc_1_3_out|       pointer|
|acc_0_32_out         |  out|   32|      ap_vld|          acc_0_32_out|       pointer|
|acc_0_32_out_ap_vld  |  out|    1|      ap_vld|          acc_0_32_out|       pointer|
+---------------------+-----+-----+------------+----------------------+--------------+

