/* Copyright (C) 2021, Esperanto Technologies Inc.                         */
/* The copyright to the computer program(s) herein is the                  */
/* property of Esperanto Technologies, Inc. All Rights Reserved.           */
/* The program(s) may be used and/or copied only with                      */
/* the written permission of Esperanto Technologies and                    */
/* in accordance with the terms and conditions stipulated in the           */
/* agreement/contract under which the program(s) have been supplied.       */
/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _SP_CRU_H_
#define _SP_CRU_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: Clock_Manager                             */
/* Register: Clock_Manager.cm_pll0_ctrl                                    */
#define CLOCK_MANAGER_CM_PLL0_CTRL_ADDRESS 0x0u
#define CLOCK_MANAGER_CM_PLL0_CTRL_BYTE_ADDRESS 0x0u
/* Register: Clock_Manager.cm_pll1_ctrl                                    */
#define CLOCK_MANAGER_CM_PLL1_CTRL_ADDRESS 0x4u
#define CLOCK_MANAGER_CM_PLL1_CTRL_BYTE_ADDRESS 0x4u
/* Register: Clock_Manager.cm_pll2_ctrl                                    */
#define CLOCK_MANAGER_CM_PLL2_CTRL_ADDRESS 0x8u
#define CLOCK_MANAGER_CM_PLL2_CTRL_BYTE_ADDRESS 0x8u
/* Register: Clock_Manager.cm_pll4_ctrl                                    */
#define CLOCK_MANAGER_CM_PLL4_CTRL_ADDRESS 0x10u
#define CLOCK_MANAGER_CM_PLL4_CTRL_BYTE_ADDRESS 0x10u
/* Register: Clock_Manager.cm_pll0_status                                  */
#define CLOCK_MANAGER_CM_PLL0_STATUS_ADDRESS 0x20u
#define CLOCK_MANAGER_CM_PLL0_STATUS_BYTE_ADDRESS 0x20u
/* Register: Clock_Manager.cm_pll1_status                                  */
#define CLOCK_MANAGER_CM_PLL1_STATUS_ADDRESS 0x24u
#define CLOCK_MANAGER_CM_PLL1_STATUS_BYTE_ADDRESS 0x24u
/* Register: Clock_Manager.cm_pll2_status                                  */
#define CLOCK_MANAGER_CM_PLL2_STATUS_ADDRESS 0x28u
#define CLOCK_MANAGER_CM_PLL2_STATUS_BYTE_ADDRESS 0x28u
/* Register: Clock_Manager.cm_pll4_status                                  */
#define CLOCK_MANAGER_CM_PLL4_STATUS_ADDRESS 0x30u
#define CLOCK_MANAGER_CM_PLL4_STATUS_BYTE_ADDRESS 0x30u
/* Register: Clock_Manager.cm_ios_ctrl                                     */
#define CLOCK_MANAGER_CM_IOS_CTRL_ADDRESS 0x44u
#define CLOCK_MANAGER_CM_IOS_CTRL_BYTE_ADDRESS 0x44u
/* Register: Clock_Manager.cm_clk_500mhz                                   */
#define CLOCK_MANAGER_CM_CLK_500MHZ_ADDRESS 0x48u
#define CLOCK_MANAGER_CM_CLK_500MHZ_BYTE_ADDRESS 0x48u
/* Register: Clock_Manager.cm_clk_200mhz                                   */
#define CLOCK_MANAGER_CM_CLK_200MHZ_ADDRESS 0x4cu
#define CLOCK_MANAGER_CM_CLK_200MHZ_BYTE_ADDRESS 0x4cu
/* Register: Clock_Manager.cm_clk_main_wrck                                */
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_ADDRESS 0x50u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_BYTE_ADDRESS 0x50u
/* Register: Clock_Manager.cm_clk_vault_wrck                               */
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_ADDRESS 0x54u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_BYTE_ADDRESS 0x54u
/* Register: Clock_Manager.cm_max                                          */
#define CLOCK_MANAGER_CM_MAX_ADDRESS 0x100u
#define CLOCK_MANAGER_CM_MAX_BYTE_ADDRESS 0x100u


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: Clock_Manager                                          */
/* Addressmap template: Clock_Manager                                      */
#define CLOCK_MANAGER_SIZE 0x104u
#define CLOCK_MANAGER_BYTE_SIZE 0x104u
/* Register member: Clock_Manager.cm_pll0_ctrl                             */
/* Register type referenced: Clock_Manager::cm_pll0_ctrl                   */
/* Register template referenced: Clock_Manager::cm_pll0_ctrl               */
#define CLOCK_MANAGER_CM_PLL0_CTRL_OFFSET 0x0u
#define CLOCK_MANAGER_CM_PLL0_CTRL_BYTE_OFFSET 0x0u
#define CLOCK_MANAGER_CM_PLL0_CTRL_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL0_CTRL_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL0_CTRL_RESET_VALUE 0x00000000ul
#define CLOCK_MANAGER_CM_PLL0_CTRL_RESET_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_PLL0_CTRL_READ_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_PLL0_CTRL_WRITE_MASK 0x00000003ul
/* Register member: Clock_Manager.cm_pll1_ctrl                             */
/* Register type referenced: Clock_Manager::cm_pll1_ctrl                   */
/* Register template referenced: Clock_Manager::cm_pll1_ctrl               */
#define CLOCK_MANAGER_CM_PLL1_CTRL_OFFSET 0x4u
#define CLOCK_MANAGER_CM_PLL1_CTRL_BYTE_OFFSET 0x4u
#define CLOCK_MANAGER_CM_PLL1_CTRL_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL1_CTRL_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL1_CTRL_RESET_VALUE 0x00000000ul
#define CLOCK_MANAGER_CM_PLL1_CTRL_RESET_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_PLL1_CTRL_READ_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_PLL1_CTRL_WRITE_MASK 0x00000013ul
/* Register member: Clock_Manager.cm_pll2_ctrl                             */
/* Register type referenced: Clock_Manager::cm_pll2_ctrl                   */
/* Register template referenced: Clock_Manager::cm_pll2_ctrl               */
#define CLOCK_MANAGER_CM_PLL2_CTRL_OFFSET 0x8u
#define CLOCK_MANAGER_CM_PLL2_CTRL_BYTE_OFFSET 0x8u
#define CLOCK_MANAGER_CM_PLL2_CTRL_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL2_CTRL_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL2_CTRL_RESET_VALUE 0x00000000ul
#define CLOCK_MANAGER_CM_PLL2_CTRL_RESET_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_PLL2_CTRL_READ_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_PLL2_CTRL_WRITE_MASK 0x00000013ul
/* Register member: Clock_Manager.cm_pll4_ctrl                             */
/* Register type referenced: Clock_Manager::cm_pll4_ctrl                   */
/* Register template referenced: Clock_Manager::cm_pll4_ctrl               */
#define CLOCK_MANAGER_CM_PLL4_CTRL_OFFSET 0x10u
#define CLOCK_MANAGER_CM_PLL4_CTRL_BYTE_OFFSET 0x10u
#define CLOCK_MANAGER_CM_PLL4_CTRL_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL4_CTRL_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL4_CTRL_RESET_VALUE 0x00000000ul
#define CLOCK_MANAGER_CM_PLL4_CTRL_RESET_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_PLL4_CTRL_READ_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_PLL4_CTRL_WRITE_MASK 0x00000013ul
/* Register member: Clock_Manager.cm_pll0_status                           */
/* Register type referenced: Clock_Manager::cm_pll0_status                 */
/* Register template referenced: Clock_Manager::cm_pll0_status             */
#define CLOCK_MANAGER_CM_PLL0_STATUS_OFFSET 0x20u
#define CLOCK_MANAGER_CM_PLL0_STATUS_BYTE_OFFSET 0x20u
#define CLOCK_MANAGER_CM_PLL0_STATUS_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL0_STATUS_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL0_STATUS_RESET_VALUE 0x00000000ul
#define CLOCK_MANAGER_CM_PLL0_STATUS_RESET_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_PLL0_STATUS_READ_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_PLL0_STATUS_WRITE_MASK 0x00000003ul
/* Register member: Clock_Manager.cm_pll1_status                           */
/* Register type referenced: Clock_Manager::cm_pll1_status                 */
/* Register template referenced: Clock_Manager::cm_pll1_status             */
#define CLOCK_MANAGER_CM_PLL1_STATUS_OFFSET 0x24u
#define CLOCK_MANAGER_CM_PLL1_STATUS_BYTE_OFFSET 0x24u
#define CLOCK_MANAGER_CM_PLL1_STATUS_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL1_STATUS_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL1_STATUS_RESET_VALUE 0x00000000ul
#define CLOCK_MANAGER_CM_PLL1_STATUS_RESET_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_PLL1_STATUS_READ_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_PLL1_STATUS_WRITE_MASK 0x00000003ul
/* Register member: Clock_Manager.cm_pll2_status                           */
/* Register type referenced: Clock_Manager::cm_pll2_status                 */
/* Register template referenced: Clock_Manager::cm_pll2_status             */
#define CLOCK_MANAGER_CM_PLL2_STATUS_OFFSET 0x28u
#define CLOCK_MANAGER_CM_PLL2_STATUS_BYTE_OFFSET 0x28u
#define CLOCK_MANAGER_CM_PLL2_STATUS_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL2_STATUS_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL2_STATUS_RESET_VALUE 0x00000000ul
#define CLOCK_MANAGER_CM_PLL2_STATUS_RESET_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_PLL2_STATUS_READ_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_PLL2_STATUS_WRITE_MASK 0x00000003ul
/* Register member: Clock_Manager.cm_pll4_status                           */
/* Register type referenced: Clock_Manager::cm_pll4_status                 */
/* Register template referenced: Clock_Manager::cm_pll4_status             */
#define CLOCK_MANAGER_CM_PLL4_STATUS_OFFSET 0x30u
#define CLOCK_MANAGER_CM_PLL4_STATUS_BYTE_OFFSET 0x30u
#define CLOCK_MANAGER_CM_PLL4_STATUS_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL4_STATUS_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL4_STATUS_RESET_VALUE 0x00000000ul
#define CLOCK_MANAGER_CM_PLL4_STATUS_RESET_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_PLL4_STATUS_READ_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_PLL4_STATUS_WRITE_MASK 0x00000003ul
/* Register member: Clock_Manager.cm_ios_ctrl                              */
/* Register type referenced: Clock_Manager::cm_ios_ctrl                    */
/* Register template referenced: Clock_Manager::cm_ios_ctrl                */
#define CLOCK_MANAGER_CM_IOS_CTRL_OFFSET 0x44u
#define CLOCK_MANAGER_CM_IOS_CTRL_BYTE_OFFSET 0x44u
#define CLOCK_MANAGER_CM_IOS_CTRL_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_IOS_CTRL_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_IOS_CTRL_RESET_VALUE 0x00000000ul
#define CLOCK_MANAGER_CM_IOS_CTRL_RESET_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_IOS_CTRL_READ_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_IOS_CTRL_WRITE_MASK 0x00000001ul
/* Register member: Clock_Manager.cm_clk_500mhz                            */
/* Register type referenced: Clock_Manager::cm_clk_500mhz                  */
/* Register template referenced: Clock_Manager::cm_clk_500mhz              */
#define CLOCK_MANAGER_CM_CLK_500MHZ_OFFSET 0x48u
#define CLOCK_MANAGER_CM_CLK_500MHZ_BYTE_OFFSET 0x48u
#define CLOCK_MANAGER_CM_CLK_500MHZ_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_500MHZ_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_500MHZ_RESET_VALUE 0x00000000ul
#define CLOCK_MANAGER_CM_CLK_500MHZ_RESET_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_CLK_500MHZ_READ_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_CLK_500MHZ_WRITE_MASK 0x00000003ul
/* Register member: Clock_Manager.cm_clk_200mhz                            */
/* Register type referenced: Clock_Manager::cm_clk_200mhz                  */
/* Register template referenced: Clock_Manager::cm_clk_200mhz              */
#define CLOCK_MANAGER_CM_CLK_200MHZ_OFFSET 0x4cu
#define CLOCK_MANAGER_CM_CLK_200MHZ_BYTE_OFFSET 0x4cu
#define CLOCK_MANAGER_CM_CLK_200MHZ_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_200MHZ_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_200MHZ_RESET_VALUE 0x00000000ul
#define CLOCK_MANAGER_CM_CLK_200MHZ_RESET_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_CLK_200MHZ_READ_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_CLK_200MHZ_WRITE_MASK 0x00000003ul
/* Register member: Clock_Manager.cm_clk_main_wrck                         */
/* Register type referenced: Clock_Manager::cm_clk_main_wrck               */
/* Register template referenced: Clock_Manager::cm_clk_main_wrck           */
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_OFFSET 0x50u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_BYTE_OFFSET 0x50u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_RESET_VALUE 0x00000000ul
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_RESET_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_READ_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_WRITE_MASK 0x00000013ul
/* Register member: Clock_Manager.cm_clk_vault_wrck                        */
/* Register type referenced: Clock_Manager::cm_clk_vault_wrck              */
/* Register template referenced: Clock_Manager::cm_clk_vault_wrck          */
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_OFFSET 0x54u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_BYTE_OFFSET 0x54u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_RESET_VALUE 0x00000000ul
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_RESET_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_READ_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_WRITE_MASK 0x00000013ul
/* Register member: Clock_Manager.cm_max                                   */
/* Register type referenced: Clock_Manager::cm_max                         */
/* Register template referenced: Clock_Manager::cm_max                     */
#define CLOCK_MANAGER_CM_MAX_OFFSET 0x100u
#define CLOCK_MANAGER_CM_MAX_BYTE_OFFSET 0x100u
#define CLOCK_MANAGER_CM_MAX_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_MAX_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_MAX_RESET_VALUE 0x00000000ul
#define CLOCK_MANAGER_CM_MAX_RESET_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_MAX_READ_MASK 0xfffffffful
#define CLOCK_MANAGER_CM_MAX_WRITE_MASK 0x00000371ul

/* Register type: Clock_Manager::cm_pll0_ctrl                              */
/* Register template: Clock_Manager::cm_pll0_ctrl                          */
/* Field member: Clock_Manager::cm_pll0_ctrl.lossintr_en                   */
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOSSINTR_EN_MSB 1u
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOSSINTR_EN_LSB 1u
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOSSINTR_EN_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOSSINTR_EN_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOSSINTR_EN_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOSSINTR_EN_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOSSINTR_EN_FIELD_MASK 0x00000002ul
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOSSINTR_EN_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOSSINTR_EN_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOSSINTR_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Clock_Manager::cm_pll0_ctrl.lockintr_en                   */
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOCKINTR_EN_MSB 0u
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOCKINTR_EN_LSB 0u
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOCKINTR_EN_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOCKINTR_EN_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOCKINTR_EN_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOCKINTR_EN_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOCKINTR_EN_FIELD_MASK 0x00000001ul
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOCKINTR_EN_GET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOCKINTR_EN_SET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_PLL0_CTRL_LOCKINTR_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Clock_Manager::cm_pll1_ctrl                              */
/* Register template: Clock_Manager::cm_pll1_ctrl                          */
/* Field member: Clock_Manager::cm_pll1_ctrl.enable                        */
#define CLOCK_MANAGER_CM_PLL1_CTRL_ENABLE_MSB 4u
#define CLOCK_MANAGER_CM_PLL1_CTRL_ENABLE_LSB 4u
#define CLOCK_MANAGER_CM_PLL1_CTRL_ENABLE_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL1_CTRL_ENABLE_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL1_CTRL_ENABLE_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL1_CTRL_ENABLE_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL1_CTRL_ENABLE_FIELD_MASK 0x00000010ul
#define CLOCK_MANAGER_CM_PLL1_CTRL_ENABLE_GET(x) (((x) & 0x00000010ul) >> 4)
#define CLOCK_MANAGER_CM_PLL1_CTRL_ENABLE_SET(x) (((x) << 4) & 0x00000010ul)
#define CLOCK_MANAGER_CM_PLL1_CTRL_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: Clock_Manager::cm_pll1_ctrl.lossintr_en                   */
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOSSINTR_EN_MSB 1u
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOSSINTR_EN_LSB 1u
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOSSINTR_EN_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOSSINTR_EN_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOSSINTR_EN_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOSSINTR_EN_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOSSINTR_EN_FIELD_MASK 0x00000002ul
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOSSINTR_EN_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOSSINTR_EN_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOSSINTR_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Clock_Manager::cm_pll1_ctrl.lockintr_en                   */
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOCKINTR_EN_MSB 0u
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOCKINTR_EN_LSB 0u
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOCKINTR_EN_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOCKINTR_EN_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOCKINTR_EN_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOCKINTR_EN_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOCKINTR_EN_FIELD_MASK 0x00000001ul
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOCKINTR_EN_GET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOCKINTR_EN_SET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_PLL1_CTRL_LOCKINTR_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Clock_Manager::cm_pll2_ctrl                              */
/* Register template: Clock_Manager::cm_pll2_ctrl                          */
/* Field member: Clock_Manager::cm_pll2_ctrl.enable                        */
#define CLOCK_MANAGER_CM_PLL2_CTRL_ENABLE_MSB 4u
#define CLOCK_MANAGER_CM_PLL2_CTRL_ENABLE_LSB 4u
#define CLOCK_MANAGER_CM_PLL2_CTRL_ENABLE_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL2_CTRL_ENABLE_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL2_CTRL_ENABLE_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL2_CTRL_ENABLE_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL2_CTRL_ENABLE_FIELD_MASK 0x00000010ul
#define CLOCK_MANAGER_CM_PLL2_CTRL_ENABLE_GET(x) (((x) & 0x00000010ul) >> 4)
#define CLOCK_MANAGER_CM_PLL2_CTRL_ENABLE_SET(x) (((x) << 4) & 0x00000010ul)
#define CLOCK_MANAGER_CM_PLL2_CTRL_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: Clock_Manager::cm_pll2_ctrl.lossintr_en                   */
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOSSINTR_EN_MSB 1u
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOSSINTR_EN_LSB 1u
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOSSINTR_EN_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOSSINTR_EN_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOSSINTR_EN_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOSSINTR_EN_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOSSINTR_EN_FIELD_MASK 0x00000002ul
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOSSINTR_EN_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOSSINTR_EN_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOSSINTR_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Clock_Manager::cm_pll2_ctrl.lockintr_en                   */
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOCKINTR_EN_MSB 0u
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOCKINTR_EN_LSB 0u
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOCKINTR_EN_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOCKINTR_EN_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOCKINTR_EN_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOCKINTR_EN_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOCKINTR_EN_FIELD_MASK 0x00000001ul
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOCKINTR_EN_GET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOCKINTR_EN_SET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_PLL2_CTRL_LOCKINTR_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Clock_Manager::cm_pll4_ctrl                              */
/* Register template: Clock_Manager::cm_pll4_ctrl                          */
/* Field member: Clock_Manager::cm_pll4_ctrl.enable                        */
#define CLOCK_MANAGER_CM_PLL4_CTRL_ENABLE_MSB 4u
#define CLOCK_MANAGER_CM_PLL4_CTRL_ENABLE_LSB 4u
#define CLOCK_MANAGER_CM_PLL4_CTRL_ENABLE_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL4_CTRL_ENABLE_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL4_CTRL_ENABLE_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL4_CTRL_ENABLE_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL4_CTRL_ENABLE_FIELD_MASK 0x00000010ul
#define CLOCK_MANAGER_CM_PLL4_CTRL_ENABLE_GET(x) (((x) & 0x00000010ul) >> 4)
#define CLOCK_MANAGER_CM_PLL4_CTRL_ENABLE_SET(x) (((x) << 4) & 0x00000010ul)
#define CLOCK_MANAGER_CM_PLL4_CTRL_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: Clock_Manager::cm_pll4_ctrl.lossintr_en                   */
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOSSINTR_EN_MSB 1u
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOSSINTR_EN_LSB 1u
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOSSINTR_EN_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOSSINTR_EN_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOSSINTR_EN_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOSSINTR_EN_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOSSINTR_EN_FIELD_MASK 0x00000002ul
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOSSINTR_EN_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOSSINTR_EN_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOSSINTR_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Clock_Manager::cm_pll4_ctrl.lockintr_en                   */
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOCKINTR_EN_MSB 0u
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOCKINTR_EN_LSB 0u
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOCKINTR_EN_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOCKINTR_EN_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOCKINTR_EN_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOCKINTR_EN_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOCKINTR_EN_FIELD_MASK 0x00000001ul
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOCKINTR_EN_GET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOCKINTR_EN_SET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_PLL4_CTRL_LOCKINTR_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Clock_Manager::cm_pll0_status                            */
/* Register template: Clock_Manager::cm_pll0_status                        */
/* Field member: Clock_Manager::cm_pll0_status.loss                        */
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOSS_MSB 1u
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOSS_LSB 1u
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOSS_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOSS_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOSS_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOSS_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOSS_FIELD_MASK 0x00000002ul
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOSS_GET(x) (((x) & 0x00000002ul) >> 1)
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOSS_SET(x) (((x) << 1) & 0x00000002ul)
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOSS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Clock_Manager::cm_pll0_status.lock                        */
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOCK_MSB 0u
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOCK_LSB 0u
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOCK_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOCK_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOCK_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOCK_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOCK_FIELD_MASK 0x00000001ul
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOCK_GET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOCK_SET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_PLL0_STATUS_LOCK_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Clock_Manager::cm_pll1_status                            */
/* Register template: Clock_Manager::cm_pll1_status                        */
/* Field member: Clock_Manager::cm_pll1_status.loss                        */
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOSS_MSB 1u
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOSS_LSB 1u
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOSS_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOSS_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOSS_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOSS_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOSS_FIELD_MASK 0x00000002ul
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOSS_GET(x) (((x) & 0x00000002ul) >> 1)
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOSS_SET(x) (((x) << 1) & 0x00000002ul)
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOSS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Clock_Manager::cm_pll1_status.lock                        */
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOCK_MSB 0u
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOCK_LSB 0u
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOCK_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOCK_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOCK_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOCK_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOCK_FIELD_MASK 0x00000001ul
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOCK_GET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOCK_SET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_PLL1_STATUS_LOCK_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Clock_Manager::cm_pll2_status                            */
/* Register template: Clock_Manager::cm_pll2_status                        */
/* Field member: Clock_Manager::cm_pll2_status.loss                        */
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOSS_MSB 1u
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOSS_LSB 1u
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOSS_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOSS_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOSS_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOSS_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOSS_FIELD_MASK 0x00000002ul
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOSS_GET(x) (((x) & 0x00000002ul) >> 1)
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOSS_SET(x) (((x) << 1) & 0x00000002ul)
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOSS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Clock_Manager::cm_pll2_status.lock                        */
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOCK_MSB 0u
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOCK_LSB 0u
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOCK_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOCK_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOCK_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOCK_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOCK_FIELD_MASK 0x00000001ul
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOCK_GET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOCK_SET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_PLL2_STATUS_LOCK_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Clock_Manager::cm_pll4_status                            */
/* Register template: Clock_Manager::cm_pll4_status                        */
/* Field member: Clock_Manager::cm_pll4_status.loss                        */
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOSS_MSB 1u
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOSS_LSB 1u
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOSS_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOSS_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOSS_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOSS_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOSS_FIELD_MASK 0x00000002ul
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOSS_GET(x) (((x) & 0x00000002ul) >> 1)
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOSS_SET(x) (((x) << 1) & 0x00000002ul)
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOSS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Clock_Manager::cm_pll4_status.lock                        */
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOCK_MSB 0u
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOCK_LSB 0u
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOCK_WIDTH 1u
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOCK_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOCK_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOCK_RESET 0x0u
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOCK_FIELD_MASK 0x00000001ul
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOCK_GET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOCK_SET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_PLL4_STATUS_LOCK_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Clock_Manager::cm_ios_ctrl                               */
/* Register template: Clock_Manager::cm_ios_ctrl                           */
/* Field member: Clock_Manager::cm_ios_ctrl.mission                        */
#define CLOCK_MANAGER_CM_IOS_CTRL_MISSION_MSB 0u
#define CLOCK_MANAGER_CM_IOS_CTRL_MISSION_LSB 0u
#define CLOCK_MANAGER_CM_IOS_CTRL_MISSION_WIDTH 1u
#define CLOCK_MANAGER_CM_IOS_CTRL_MISSION_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_IOS_CTRL_MISSION_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_IOS_CTRL_MISSION_RESET 0x0u
#define CLOCK_MANAGER_CM_IOS_CTRL_MISSION_FIELD_MASK 0x00000001ul
#define CLOCK_MANAGER_CM_IOS_CTRL_MISSION_GET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_IOS_CTRL_MISSION_SET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_IOS_CTRL_MISSION_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Clock_Manager::cm_clk_500mhz                             */
/* Register template: Clock_Manager::cm_clk_500mhz                         */
/* Field member: Clock_Manager::cm_clk_500mhz.stable                       */
#define CLOCK_MANAGER_CM_CLK_500MHZ_STABLE_MSB 1u
#define CLOCK_MANAGER_CM_CLK_500MHZ_STABLE_LSB 1u
#define CLOCK_MANAGER_CM_CLK_500MHZ_STABLE_WIDTH 1u
#define CLOCK_MANAGER_CM_CLK_500MHZ_STABLE_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_500MHZ_STABLE_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_500MHZ_STABLE_RESET 0x0u
#define CLOCK_MANAGER_CM_CLK_500MHZ_STABLE_FIELD_MASK 0x00000002ul
#define CLOCK_MANAGER_CM_CLK_500MHZ_STABLE_GET(x) (((x) & 0x00000002ul) >> 1)
#define CLOCK_MANAGER_CM_CLK_500MHZ_STABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CLOCK_MANAGER_CM_CLK_500MHZ_STABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Clock_Manager::cm_clk_500mhz.off                          */
#define CLOCK_MANAGER_CM_CLK_500MHZ_OFF_MSB 0u
#define CLOCK_MANAGER_CM_CLK_500MHZ_OFF_LSB 0u
#define CLOCK_MANAGER_CM_CLK_500MHZ_OFF_WIDTH 1u
#define CLOCK_MANAGER_CM_CLK_500MHZ_OFF_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_500MHZ_OFF_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_500MHZ_OFF_RESET 0x0u
#define CLOCK_MANAGER_CM_CLK_500MHZ_OFF_FIELD_MASK 0x00000001ul
#define CLOCK_MANAGER_CM_CLK_500MHZ_OFF_GET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_CLK_500MHZ_OFF_SET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_CLK_500MHZ_OFF_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Clock_Manager::cm_clk_200mhz                             */
/* Register template: Clock_Manager::cm_clk_200mhz                         */
/* Field member: Clock_Manager::cm_clk_200mhz.stable                       */
#define CLOCK_MANAGER_CM_CLK_200MHZ_STABLE_MSB 1u
#define CLOCK_MANAGER_CM_CLK_200MHZ_STABLE_LSB 1u
#define CLOCK_MANAGER_CM_CLK_200MHZ_STABLE_WIDTH 1u
#define CLOCK_MANAGER_CM_CLK_200MHZ_STABLE_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_200MHZ_STABLE_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_200MHZ_STABLE_RESET 0x0u
#define CLOCK_MANAGER_CM_CLK_200MHZ_STABLE_FIELD_MASK 0x00000002ul
#define CLOCK_MANAGER_CM_CLK_200MHZ_STABLE_GET(x) (((x) & 0x00000002ul) >> 1)
#define CLOCK_MANAGER_CM_CLK_200MHZ_STABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CLOCK_MANAGER_CM_CLK_200MHZ_STABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Clock_Manager::cm_clk_200mhz.off                          */
#define CLOCK_MANAGER_CM_CLK_200MHZ_OFF_MSB 0u
#define CLOCK_MANAGER_CM_CLK_200MHZ_OFF_LSB 0u
#define CLOCK_MANAGER_CM_CLK_200MHZ_OFF_WIDTH 1u
#define CLOCK_MANAGER_CM_CLK_200MHZ_OFF_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_200MHZ_OFF_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_200MHZ_OFF_RESET 0x0u
#define CLOCK_MANAGER_CM_CLK_200MHZ_OFF_FIELD_MASK 0x00000001ul
#define CLOCK_MANAGER_CM_CLK_200MHZ_OFF_GET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_CLK_200MHZ_OFF_SET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_CLK_200MHZ_OFF_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Clock_Manager::cm_clk_main_wrck                          */
/* Register template: Clock_Manager::cm_clk_main_wrck                      */
/* Field member: Clock_Manager::cm_clk_main_wrck.sel                       */
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_SEL_MSB 4u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_SEL_LSB 4u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_SEL_WIDTH 1u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_SEL_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_SEL_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_SEL_RESET 0x0u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_SEL_FIELD_MASK 0x00000010ul
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_SEL_GET(x) (((x) & 0x00000010ul) >> 4)
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_SEL_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_SEL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: Clock_Manager::cm_clk_main_wrck.stable                    */
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_STABLE_MSB 1u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_STABLE_LSB 1u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_STABLE_WIDTH 1u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_STABLE_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_STABLE_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_STABLE_RESET 0x0u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_STABLE_FIELD_MASK 0x00000002ul
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_STABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_STABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_STABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Clock_Manager::cm_clk_main_wrck.off                       */
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_OFF_MSB 0u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_OFF_LSB 0u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_OFF_WIDTH 1u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_OFF_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_OFF_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_OFF_RESET 0x0u
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_OFF_FIELD_MASK 0x00000001ul
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_OFF_GET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_OFF_SET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_CLK_MAIN_WRCK_OFF_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Clock_Manager::cm_clk_vault_wrck                         */
/* Register template: Clock_Manager::cm_clk_vault_wrck                     */
/* Field member: Clock_Manager::cm_clk_vault_wrck.sel                      */
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_SEL_MSB 4u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_SEL_LSB 4u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_SEL_WIDTH 1u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_SEL_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_SEL_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_SEL_RESET 0x0u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_SEL_FIELD_MASK 0x00000010ul
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_SEL_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_SEL_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_SEL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: Clock_Manager::cm_clk_vault_wrck.stable                   */
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_STABLE_MSB 1u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_STABLE_LSB 1u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_STABLE_WIDTH 1u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_STABLE_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_STABLE_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_STABLE_RESET 0x0u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_STABLE_FIELD_MASK 0x00000002ul
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_STABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_STABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_STABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: Clock_Manager::cm_clk_vault_wrck.off                      */
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_OFF_MSB 0u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_OFF_LSB 0u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_OFF_WIDTH 1u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_OFF_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_OFF_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_OFF_RESET 0x0u
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_OFF_FIELD_MASK 0x00000001ul
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_OFF_GET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_OFF_SET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_CLK_VAULT_WRCK_OFF_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: Clock_Manager::cm_max                                    */
/* Register template: Clock_Manager::cm_max                                */
/* Field member: Clock_Manager::cm_max.pll_core_loss                       */
#define CLOCK_MANAGER_CM_MAX_PLL_CORE_LOSS_MSB 9u
#define CLOCK_MANAGER_CM_MAX_PLL_CORE_LOSS_LSB 9u
#define CLOCK_MANAGER_CM_MAX_PLL_CORE_LOSS_WIDTH 1u
#define CLOCK_MANAGER_CM_MAX_PLL_CORE_LOSS_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_MAX_PLL_CORE_LOSS_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_MAX_PLL_CORE_LOSS_RESET 0x0u
#define CLOCK_MANAGER_CM_MAX_PLL_CORE_LOSS_FIELD_MASK 0x00000200ul
#define CLOCK_MANAGER_CM_MAX_PLL_CORE_LOSS_GET(x) (((x) & 0x00000200ul) >> 9)
#define CLOCK_MANAGER_CM_MAX_PLL_CORE_LOSS_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define CLOCK_MANAGER_CM_MAX_PLL_CORE_LOSS_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: Clock_Manager::cm_max.pll_uncore_loss                     */
#define CLOCK_MANAGER_CM_MAX_PLL_UNCORE_LOSS_MSB 8u
#define CLOCK_MANAGER_CM_MAX_PLL_UNCORE_LOSS_LSB 8u
#define CLOCK_MANAGER_CM_MAX_PLL_UNCORE_LOSS_WIDTH 1u
#define CLOCK_MANAGER_CM_MAX_PLL_UNCORE_LOSS_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_MAX_PLL_UNCORE_LOSS_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_MAX_PLL_UNCORE_LOSS_RESET 0x0u
#define CLOCK_MANAGER_CM_MAX_PLL_UNCORE_LOSS_FIELD_MASK 0x00000100ul
#define CLOCK_MANAGER_CM_MAX_PLL_UNCORE_LOSS_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define CLOCK_MANAGER_CM_MAX_PLL_UNCORE_LOSS_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define CLOCK_MANAGER_CM_MAX_PLL_UNCORE_LOSS_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: Clock_Manager::cm_max.clk_core_stable                     */
#define CLOCK_MANAGER_CM_MAX_CLK_CORE_STABLE_MSB 6u
#define CLOCK_MANAGER_CM_MAX_CLK_CORE_STABLE_LSB 6u
#define CLOCK_MANAGER_CM_MAX_CLK_CORE_STABLE_WIDTH 1u
#define CLOCK_MANAGER_CM_MAX_CLK_CORE_STABLE_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_MAX_CLK_CORE_STABLE_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_MAX_CLK_CORE_STABLE_RESET 0x0u
#define CLOCK_MANAGER_CM_MAX_CLK_CORE_STABLE_FIELD_MASK 0x00000040ul
#define CLOCK_MANAGER_CM_MAX_CLK_CORE_STABLE_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define CLOCK_MANAGER_CM_MAX_CLK_CORE_STABLE_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define CLOCK_MANAGER_CM_MAX_CLK_CORE_STABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: Clock_Manager::cm_max.clk_uncore_stable                   */
#define CLOCK_MANAGER_CM_MAX_CLK_UNCORE_STABLE_MSB 5u
#define CLOCK_MANAGER_CM_MAX_CLK_UNCORE_STABLE_LSB 5u
#define CLOCK_MANAGER_CM_MAX_CLK_UNCORE_STABLE_WIDTH 1u
#define CLOCK_MANAGER_CM_MAX_CLK_UNCORE_STABLE_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_MAX_CLK_UNCORE_STABLE_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_MAX_CLK_UNCORE_STABLE_RESET 0x0u
#define CLOCK_MANAGER_CM_MAX_CLK_UNCORE_STABLE_FIELD_MASK 0x00000020ul
#define CLOCK_MANAGER_CM_MAX_CLK_UNCORE_STABLE_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define CLOCK_MANAGER_CM_MAX_CLK_UNCORE_STABLE_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define CLOCK_MANAGER_CM_MAX_CLK_UNCORE_STABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: Clock_Manager::cm_max.clk_off                             */
#define CLOCK_MANAGER_CM_MAX_CLK_OFF_MSB 4u
#define CLOCK_MANAGER_CM_MAX_CLK_OFF_LSB 4u
#define CLOCK_MANAGER_CM_MAX_CLK_OFF_WIDTH 1u
#define CLOCK_MANAGER_CM_MAX_CLK_OFF_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_MAX_CLK_OFF_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_MAX_CLK_OFF_RESET 0x0u
#define CLOCK_MANAGER_CM_MAX_CLK_OFF_FIELD_MASK 0x00000010ul
#define CLOCK_MANAGER_CM_MAX_CLK_OFF_GET(x) (((x) & 0x00000010ul) >> 4)
#define CLOCK_MANAGER_CM_MAX_CLK_OFF_SET(x) (((x) << 4) & 0x00000010ul)
#define CLOCK_MANAGER_CM_MAX_CLK_OFF_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: Clock_Manager::cm_max.pll_sel                             */
#define CLOCK_MANAGER_CM_MAX_PLL_SEL_MSB 0u
#define CLOCK_MANAGER_CM_MAX_PLL_SEL_LSB 0u
#define CLOCK_MANAGER_CM_MAX_PLL_SEL_WIDTH 1u
#define CLOCK_MANAGER_CM_MAX_PLL_SEL_READ_ACCESS 1u
#define CLOCK_MANAGER_CM_MAX_PLL_SEL_WRITE_ACCESS 1u
#define CLOCK_MANAGER_CM_MAX_PLL_SEL_RESET 0x0u
#define CLOCK_MANAGER_CM_MAX_PLL_SEL_FIELD_MASK 0x00000001ul
#define CLOCK_MANAGER_CM_MAX_PLL_SEL_GET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_MAX_PLL_SEL_SET(x) ((x) & 0x00000001ul)
#define CLOCK_MANAGER_CM_MAX_PLL_SEL_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Addressmap: Clock_Manager                                   */
typedef struct {
   volatile uint32_t cm_pll0_ctrl; /**< Offset 0x0 (R/W) */
   volatile uint32_t cm_pll1_ctrl; /**< Offset 0x4 (R/W) */
   volatile uint32_t cm_pll2_ctrl; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
   volatile uint32_t cm_pll4_ctrl; /**< Offset 0x10 (R/W) */
   uint8_t _pad1[0xc];
   volatile uint32_t cm_pll0_status; /**< Offset 0x20 (R/W) */
   volatile uint32_t cm_pll1_status; /**< Offset 0x24 (R/W) */
   volatile uint32_t cm_pll2_status; /**< Offset 0x28 (R/W) */
   uint8_t _pad2[0x4];
   volatile uint32_t cm_pll4_status; /**< Offset 0x30 (R/W) */
   uint8_t _pad3[0x10];
   volatile uint32_t cm_ios_ctrl; /**< Offset 0x44 (R/W) */
   volatile uint32_t cm_clk_500mhz; /**< Offset 0x48 (R/W) */
   volatile uint32_t cm_clk_200mhz; /**< Offset 0x4c (R/W) */
   volatile uint32_t cm_clk_main_wrck; /**< Offset 0x50 (R/W) */
   volatile uint32_t cm_clk_vault_wrck; /**< Offset 0x54 (R/W) */
   uint8_t _pad4[0xa8];
   volatile uint32_t cm_max; /**< Offset 0x100 (R/W) */
} Clock_Manager, *PTR_Clock_Manager;

#endif
