Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,6086
design__instance__area,78431.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0013704606099054217
power__switching__total,0.00042373855831101537
power__leakage__total,0.000003670148544188123
power__total,0.001797869335860014
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.29265843354854265
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.29265843354854265
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09813866663765283
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.78641162474594
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.098139
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.163849
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3537234771875252
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.3537234771875252
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5820079027897574
timing__setup__ws__corner:nom_slow_1p08V_125C,10.423717295465549
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.582008
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,10.423717
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.31680600706168477
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.31680600706168477
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2763852003269829
timing__setup__ws__corner:nom_typ_1p20V_25C,13.856900907818291
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.276385
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,13.856901
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.29265843354854265
clock__skew__worst_setup,0.29265843354854265
timing__hold__ws,0.09813866663765283
timing__setup__ws,10.423717295465549
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.098139
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.423717
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,6086
design__instance__area__stdcell,78431.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.619103
design__instance__utilization__stdcell,0.619103
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,6
design__instance__area__class:buffer,47.1744
design__instance__count__class:inverter,174
design__instance__area__class:inverter,977.962
design__instance__count__class:sequential_cell,391
design__instance__area__class:sequential_cell,18445.2
design__instance__count__class:multi_input_combinational_cell,4198
design__instance__area__class:multi_input_combinational_cell,40978.2
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1211
design__instance__area__class:timing_repair_buffer,17024.5
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,197027
design__violations,0
design__instance__count__class:clock_buffer,81
design__instance__area__class:clock_buffer,734.832
design__instance__count__class:clock_inverter,23
design__instance__area__class:clock_inverter,212.285
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,613
antenna__violating__nets,6
antenna__violating__pins,6
route__antenna_violation__count,6
antenna_diodes_count,2
design__instance__count__class:antenna_cell,2
design__instance__area__class:antenna_cell,10.8864
route__net,6469
route__net__special,2
route__drc_errors__iter:0,7327
route__wirelength__iter:0,234746
route__drc_errors__iter:1,4484
route__wirelength__iter:1,232903
route__drc_errors__iter:2,4182
route__wirelength__iter:2,232271
route__drc_errors__iter:3,987
route__wirelength__iter:3,231304
route__drc_errors__iter:4,249
route__wirelength__iter:4,231092
route__drc_errors__iter:5,121
route__wirelength__iter:5,231058
route__drc_errors__iter:6,72
route__wirelength__iter:6,231045
route__drc_errors__iter:7,28
route__wirelength__iter:7,231055
route__drc_errors__iter:8,9
route__wirelength__iter:8,231031
route__drc_errors__iter:9,0
route__wirelength__iter:9,231032
route__drc_errors,0
route__wirelength,231032
route__vias,46133
route__vias__singlecut,46133
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,650.23
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,311
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,311
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,311
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,311
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000132224
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000133766
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000446899
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000133766
design_powergrid__voltage__worst,0.0000133766
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000133766
design_powergrid__drop__worst__net:VPWR,0.0000132224
design_powergrid__voltage__worst__net:VGND,0.0000133766
design_powergrid__drop__worst__net:VGND,0.0000133766
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000004760000000000000165765838555653743924267473630607128143310546875
ir__drop__worst,0.000013200000000000000673224496983149123252587742172181606292724609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
