// Seed: 1782560218
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output wire id_2,
    output wand id_3,
    output wor id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wire id_7,
    input wire id_8,
    input tri id_9,
    output tri id_10,
    input wand id_11
);
  wire id_13;
  ;
  assign id_2 = 1 & 1 & id_1;
  assign module_1.id_2 = 0;
endmodule
module module_0 #(
    parameter id_4 = 32'd99,
    parameter id_5 = 32'd51
) (
    output wand id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri0 module_1,
    input supply1 _id_4,
    output wire _id_5
);
  wire [id_4 : 1] id_7;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1
  );
  logic [id_5 : !  id_4] id_8;
  ;
  logic [-1 : 1] id_9;
  ;
  not primCall (id_0, id_7);
endmodule
