{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701870642981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701870642982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  6 09:50:42 2023 " "Processing started: Wed Dec  6 09:50:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701870642982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870642982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off delaybeamformer -c delaybeamformer " "Command: quartus_map --read_settings_files=on --write_settings_files=off delaybeamformer -c delaybeamformer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870642982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701870643419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701870643419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullbeamformer_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fullbeamformer_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullbeamformer_tb " "Found entity 1: fullbeamformer_tb" {  } { { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870649784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870649784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "communication.v 1 1 " "Found 1 design units, including 1 entities, in source file communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 communication " "Found entity 1: communication" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870649786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870649786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "indexram.v 1 1 " "Found 1 design units, including 1 entities, in source file indexram.v" { { "Info" "ISGN_ENTITY_NAME" "1 indexram " "Found entity 1: indexram" {  } { { "indexram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/indexram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870649788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870649788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delaybeamformer.v 1 1 " "Found 1 design units, including 1 entities, in source file delaybeamformer.v" { { "Info" "ISGN_ENTITY_NAME" "1 delaybeamformer " "Found entity 1: delaybeamformer" {  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870649789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870649789 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fullbeamformer.v(222) " "Verilog HDL information at fullbeamformer.v(222): always construct contains both blocking and non-blocking assignments" {  } { { "fullbeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer.v" 222 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701870649791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullbeamformer.v 1 1 " "Found 1 design units, including 1 entities, in source file fullbeamformer.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullbeamformer " "Found entity 1: fullbeamformer" {  } { { "fullbeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870649791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870649791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file output_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_ram " "Found entity 1: output_ram" {  } { { "output_ram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/output_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870649792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870649792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_filt.v" { { "Info" "ISGN_ENTITY_NAME" "1 BP_Filt " "Found entity 1: BP_Filt" {  } { { "BP_Filt.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870649794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870649794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file bp_filt/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (bp_filt) " "Found design unit 1: dspba_library_package (bp_filt)" {  } { { "BP_Filt/dspba_library_package.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file bp_filt/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650211 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650211 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650211 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650211 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650211 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "BP_Filt/dspba_library.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file bp_filt/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (bp_filt) " "Found design unit 1: auk_dspip_math_pkg_hpfir (bp_filt)" {  } { { "BP_Filt/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650212 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "BP_Filt/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file bp_filt/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (bp_filt) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (bp_filt)" {  } { { "BP_Filt/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "BP_Filt/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650215 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "BP_Filt/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "BP_Filt/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650218 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "BP_Filt/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "BP_Filt/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650220 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "BP_Filt/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "BP_Filt/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650222 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "BP_Filt/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file bp_filt/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "BP_Filt/altera_avalon_sc_fifo.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/bp_filt_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/bp_filt_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BP_Filt_0002_rtl_core-normal " "Found design unit 1: BP_Filt_0002_rtl_core-normal" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650235 ""} { "Info" "ISGN_ENTITY_NAME" "1 BP_Filt_0002_rtl_core " "Found entity 1: BP_Filt_0002_rtl_core" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/bp_filt_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/bp_filt_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BP_Filt_0002_ast-struct " "Found design unit 1: BP_Filt_0002_ast-struct" {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650237 ""} { "Info" "ISGN_ENTITY_NAME" "1 BP_Filt_0002_ast " "Found entity 1: BP_Filt_0002_ast" {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bp_filt/bp_filt_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bp_filt/bp_filt_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BP_Filt_0002-syn " "Found design unit 1: BP_Filt_0002-syn" {  } { { "BP_Filt/BP_Filt_0002.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650239 ""} { "Info" "ISGN_ENTITY_NAME" "1 BP_Filt_0002 " "Found entity 1: BP_Filt_0002" {  } { { "BP_Filt/BP_Filt_0002.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650239 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "brambeamformer.v(73) " "Verilog HDL information at brambeamformer.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701870650240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brambeamformer.v 1 1 " "Found 1 design units, including 1 entities, in source file brambeamformer.v" { { "Info" "ISGN_ENTITY_NAME" "1 brambeamformer " "Found entity 1: brambeamformer" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalram.v 1 1 " "Found 1 design units, including 1 entities, in source file signalram.v" { { "Info" "ISGN_ENTITY_NAME" "1 signalram " "Found entity 1: signalram" {  } { { "signalram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/signalram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalram_nomem.v 1 1 " "Found 1 design units, including 1 entities, in source file signalram_nomem.v" { { "Info" "ISGN_ENTITY_NAME" "1 signalram_nomem " "Found entity 1: signalram_nomem" {  } { { "signalram_nomem.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/signalram_nomem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "indexrom.v 1 1 " "Found 1 design units, including 1 entities, in source file indexrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 indexrom " "Found entity 1: indexrom" {  } { { "indexrom.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/indexrom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartoutram.v 1 1 " "Found 1 design units, including 1 entities, in source file uartoutram.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartoutram " "Found entity 1: uartoutram" {  } { { "uartoutram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/uartoutram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainpll.v 1 1 " "Found 1 design units, including 1 entities, in source file mainpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainpll " "Found entity 1: mainpll" {  } { { "mainpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/mainpll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650248 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_RXD communication.v(39) " "Verilog HDL Implicit Net warning at communication.v(39): created implicit net for \"UART_RXD\"" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870650328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RX_DATA communication.v(40) " "Verilog HDL Implicit Net warning at communication.v(40): created implicit net for \"RX_DATA\"" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870650328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RX_BUSY communication.v(41) " "Verilog HDL Implicit Net warning at communication.v(41): created implicit net for \"RX_BUSY\"" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870650328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wr_en communication.v(49) " "Verilog HDL Implicit Net warning at communication.v(49): created implicit net for \"wr_en\"" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870650328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fullbeamformer_tb " "Elaborating entity \"fullbeamformer_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701870650376 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fullbeamformer_tb.v(99) " "Verilog HDL assignment warning at fullbeamformer_tb.v(99): truncated value with size 32 to match size of target (10)" {  } { { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870650378 "|fullbeamformer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fullbeamformer_tb.v(147) " "Verilog HDL assignment warning at fullbeamformer_tb.v(147): truncated value with size 32 to match size of target (3)" {  } { { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870650379 "|fullbeamformer_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fullbeamformer_tb.v(150) " "Verilog HDL assignment warning at fullbeamformer_tb.v(150): truncated value with size 32 to match size of target (10)" {  } { { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870650379 "|fullbeamformer_tb"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledstatus fullbeamformer_tb.v(7) " "Output port \"ledstatus\" at fullbeamformer_tb.v(7) has no driver" {  } { { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701870650380 "|fullbeamformer_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainpll mainpll:mainpll_inst " "Elaborating entity \"mainpll\" for hierarchy \"mainpll:mainpll_inst\"" {  } { { "fullbeamformer_tb.v" "mainpll_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870650397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mainpll:mainpll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mainpll:mainpll_inst\|altpll:altpll_component\"" {  } { { "mainpll.v" "altpll_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/mainpll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870650434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainpll:mainpll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"mainpll:mainpll_inst\|altpll:altpll_component\"" {  } { { "mainpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/mainpll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870650444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainpll:mainpll_inst\|altpll:altpll_component " "Instantiated megafunction \"mainpll:mainpll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mainpll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mainpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650445 ""}  } { { "mainpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/mainpll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870650445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mainpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mainpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainpll_altpll " "Found entity 1: mainpll_altpll" {  } { { "db/mainpll_altpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/mainpll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainpll_altpll mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated " "Elaborating entity \"mainpll_altpll\" for hierarchy \"mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870650488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullbeamformer fullbeamformer:fullbeamformer_inst " "Elaborating entity \"fullbeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\"" {  } { { "fullbeamformer_tb.v" "fullbeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870650495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 fullbeamformer.v(257) " "Verilog HDL assignment warning at fullbeamformer.v(257): truncated value with size 4 to match size of target (1)" {  } { { "fullbeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870650500 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalram fullbeamformer:fullbeamformer_inst\|signalram:in_signalram " "Elaborating entity \"signalram\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\"" {  } { { "fullbeamformer.v" "in_signalram" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870650539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component\"" {  } { { "signalram.v" "altsyncram_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/signalram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870650576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component\"" {  } { { "signalram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/signalram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870650587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file signals.mif " "Parameter \"init_file\" = \"signals.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870650587 ""}  } { { "signalram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/signalram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870650587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ei1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ei1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ei1 " "Found entity 1: altsyncram_8ei1" {  } { { "db/altsyncram_8ei1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_8ei1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870650637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870650637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ei1 fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component\|altsyncram_8ei1:auto_generated " "Elaborating entity \"altsyncram_8ei1\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component\|altsyncram_8ei1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870650637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brambeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1 " "Elaborating entity \"brambeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\"" {  } { { "fullbeamformer.v" "channel1" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651080 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brambeamformer.v(75) " "Verilog HDL assignment warning at brambeamformer.v(75): truncated value with size 32 to match size of target (10)" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870651082 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BP_Filt fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt " "Elaborating entity \"BP_Filt\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\"" {  } { { "brambeamformer.v" "filt" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BP_Filt_0002 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst " "Elaborating entity \"BP_Filt_0002\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\"" {  } { { "BP_Filt.v" "bp_filt_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651101 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig BP_Filt_0002.vhd(54) " "Verilog HDL or VHDL warning at BP_Filt_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "BP_Filt/BP_Filt_0002.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701870651103 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel1|BP_Filt:filt|BP_Filt_0002:bp_filt_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BP_Filt_0002_ast fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst " "Elaborating entity \"BP_Filt_0002_ast\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\"" {  } { { "BP_Filt/BP_Filt_0002.vhd" "BP_Filt_0002_ast_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651110 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core BP_Filt_0002_ast.vhd(210) " "VHDL Signal Declaration warning at BP_Filt_0002_ast.vhd(210): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_ast.vhd" 210 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701870651115 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel1|BP_Filt:filt|BP_Filt_0002:bp_filt_inst|BP_Filt_0002_ast:BP_Filt_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "sink" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "source" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "intf_ctrl" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BP_Filt_0002_rtl_core fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"BP_Filt_0002_rtl_core\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_ast.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12 " "Elaborating entity \"dspba_delay\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_12\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "d_u0_m0_wo0_wi0_r0_phasedelay0_q_12" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_phasedelay0_q_13\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "d_u0_m0_wo0_wi0_r0_phasedelay0_q_13" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_17_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_17_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_17_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_17_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_17_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 986 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_17_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_17_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651552 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 986 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870651552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2eu " "Found entity 1: mult_2eu" {  } { { "db/mult_2eu.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/mult_2eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870651588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870651588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2eu fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_17_component\|mult_2eu:auto_generated " "Elaborating entity \"mult_2eu\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_17_component\|mult_2eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_14_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_14_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651608 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870651608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_12_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1248 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651621 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1248 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870651621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6eu " "Found entity 1: mult_6eu" {  } { { "db/mult_6eu.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/mult_6eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870651669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870651669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_6eu fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\|mult_6eu:auto_generated " "Elaborating entity \"mult_6eu\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_12_component\|mult_6eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_11_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_11_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_11_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_11_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_11_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_11_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_11_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651700 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870651700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4eu " "Found entity 1: mult_4eu" {  } { { "db/mult_4eu.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/mult_4eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870651738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870651738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4eu fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_11_component\|mult_4eu:auto_generated " "Elaborating entity \"mult_4eu\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_11_component\|mult_4eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_9_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1384 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651759 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1384 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870651759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_8eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_8eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8eu " "Found entity 1: mult_8eu" {  } { { "db/mult_8eu.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/mult_8eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870651803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870651803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_8eu fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component\|mult_8eu:auto_generated " "Elaborating entity \"mult_8eu\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_9_component\|mult_8eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_7_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1516 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_7_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651826 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1516 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870651826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_4_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_4_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_4_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_4_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_4_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1662 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_4_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_4_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651840 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1662 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870651840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_1_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_1_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo2_mtree_mult1_1_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_1_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_1_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1813 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_1_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo2_mtree_mult1_1_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651854 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1813 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870651854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo1_sym_add0_q_14 " "Elaborating entity \"dspba_delay\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo1_sym_add0_q_14\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "d_u0_m0_wo1_sym_add0_q_14" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 1966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo1_mtree_mult1_8_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2038 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651879 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2038 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870651879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5eu " "Found entity 1: mult_5eu" {  } { { "db/mult_5eu.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/mult_5eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870651922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870651922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5eu fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component\|mult_5eu:auto_generated " "Elaborating entity \"mult_5eu\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_8_component\|mult_5eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_3_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_3_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo1_mtree_mult1_3_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_3_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_3_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2375 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_3_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_3_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651939 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2375 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870651939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7eu " "Found entity 1: mult_7eu" {  } { { "db/mult_7eu.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/mult_7eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870651973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870651973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_7eu fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_3_component\|mult_7eu:auto_generated " "Elaborating entity \"mult_7eu\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_3_component\|mult_7eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_0_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_0_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "u0_m0_wo1_mtree_mult1_0_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_0_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_0_component\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2553 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870651989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_0_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870651989 ""}  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 2553 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870651989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3eu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3eu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3eu " "Found entity 1: mult_3eu" {  } { { "db/mult_3eu.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/mult_3eu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870652029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870652029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3eu fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_0_component\|mult_3eu:auto_generated " "Elaborating entity \"mult_3eu\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo1_mtree_mult1_0_component\|mult_3eu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16 " "Elaborating entity \"dspba_delay\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|BP_Filt_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16\"" {  } { { "BP_Filt/BP_Filt_0002_rtl_core.vhd" "d_u0_m0_wo0_compute_q_16" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_rtl_core.vhd" 3537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:2:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|BP_Filt:filt\|BP_Filt_0002:bp_filt_inst\|BP_Filt_0002_ast:BP_Filt_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:2:outp_blk\"" {  } { { "BP_Filt/BP_Filt_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:2:outp_blk" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/BP_Filt/BP_Filt_0002_ast.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_ram fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram " "Elaborating entity \"output_ram\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\"" {  } { { "brambeamformer.v" "outram" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\|altsyncram:altsyncram_component\"" {  } { { "output_ram.v" "altsyncram_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/output_ram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\|altsyncram:altsyncram_component\"" {  } { { "output_ram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/output_ram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\|altsyncram:altsyncram_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 96 " "Parameter \"width_a\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652120 ""}  } { { "output_ram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/output_ram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870652120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7g1 " "Found entity 1: altsyncram_d7g1" {  } { { "db/altsyncram_d7g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_d7g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870652168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870652168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7g1 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\|altsyncram:altsyncram_component\|altsyncram_d7g1:auto_generated " "Elaborating entity \"altsyncram_d7g1\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|output_ram:outram\|altsyncram:altsyncram_component\|altsyncram_d7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delaybeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst " "Elaborating entity \"delaybeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\"" {  } { { "brambeamformer.v" "delaybeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexrom fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst " "Elaborating entity \"indexrom\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\"" {  } { { "delaybeamformer.v" "indexram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\|altsyncram:altsyncram_component\"" {  } { { "indexrom.v" "altsyncram_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/indexrom.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\|altsyncram:altsyncram_component\"" {  } { { "indexrom.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/indexrom.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file indexes_1.mif " "Parameter \"init_file\" = \"indexes_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652240 ""}  } { { "indexrom.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/indexrom.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870652240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8a1 " "Found entity 1: altsyncram_b8a1" {  } { { "db/altsyncram_b8a1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_b8a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870652287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870652287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8a1 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\|altsyncram:altsyncram_component\|altsyncram_b8a1:auto_generated " "Elaborating entity \"altsyncram_b8a1\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\|altsyncram:altsyncram_component\|altsyncram_b8a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalram_nomem fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram " "Elaborating entity \"signalram_nomem\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\"" {  } { { "brambeamformer.v" "out_signalram" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\"" {  } { { "signalram_nomem.v" "altsyncram_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/signalram_nomem.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\"" {  } { { "signalram_nomem.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/signalram_nomem.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component " "Instantiated megafunction \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870652340 ""}  } { { "signalram_nomem.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/signalram_nomem.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870652340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r6g1 " "Found entity 1: altsyncram_r6g1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870652380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870652380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r6g1 fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated " "Elaborating entity \"altsyncram_r6g1\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brambeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2 " "Elaborating entity \"brambeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\"" {  } { { "fullbeamformer.v" "channel2" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brambeamformer.v(75) " "Verilog HDL assignment warning at brambeamformer.v(75): truncated value with size 32 to match size of target (10)" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870652394 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delaybeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst " "Elaborating entity \"delaybeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\"" {  } { { "brambeamformer.v" "delaybeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexrom fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst " "Elaborating entity \"indexrom\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\"" {  } { { "delaybeamformer.v" "indexram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brambeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3 " "Elaborating entity \"brambeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\"" {  } { { "fullbeamformer.v" "channel3" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brambeamformer.v(75) " "Verilog HDL assignment warning at brambeamformer.v(75): truncated value with size 32 to match size of target (10)" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870652628 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delaybeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst " "Elaborating entity \"delaybeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\"" {  } { { "brambeamformer.v" "delaybeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexrom fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst " "Elaborating entity \"indexrom\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\"" {  } { { "delaybeamformer.v" "indexram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brambeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4 " "Elaborating entity \"brambeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\"" {  } { { "fullbeamformer.v" "channel4" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870652848 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brambeamformer.v(75) " "Verilog HDL assignment warning at brambeamformer.v(75): truncated value with size 32 to match size of target (10)" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870652849 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delaybeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst " "Elaborating entity \"delaybeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\"" {  } { { "brambeamformer.v" "delaybeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexrom fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst " "Elaborating entity \"indexrom\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\"" {  } { { "delaybeamformer.v" "indexram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brambeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5 " "Elaborating entity \"brambeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\"" {  } { { "fullbeamformer.v" "channel5" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brambeamformer.v(75) " "Verilog HDL assignment warning at brambeamformer.v(75): truncated value with size 32 to match size of target (10)" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870653160 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delaybeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst " "Elaborating entity \"delaybeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\"" {  } { { "brambeamformer.v" "delaybeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexrom fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst " "Elaborating entity \"indexrom\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\"" {  } { { "delaybeamformer.v" "indexram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brambeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6 " "Elaborating entity \"brambeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\"" {  } { { "fullbeamformer.v" "channel6" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brambeamformer.v(75) " "Verilog HDL assignment warning at brambeamformer.v(75): truncated value with size 32 to match size of target (10)" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870653345 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delaybeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst " "Elaborating entity \"delaybeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\"" {  } { { "brambeamformer.v" "delaybeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexrom fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst " "Elaborating entity \"indexrom\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\"" {  } { { "delaybeamformer.v" "indexram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brambeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7 " "Elaborating entity \"brambeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\"" {  } { { "fullbeamformer.v" "channel7" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brambeamformer.v(75) " "Verilog HDL assignment warning at brambeamformer.v(75): truncated value with size 32 to match size of target (10)" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870653520 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delaybeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst " "Elaborating entity \"delaybeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\"" {  } { { "brambeamformer.v" "delaybeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexrom fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst " "Elaborating entity \"indexrom\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\"" {  } { { "delaybeamformer.v" "indexram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brambeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8 " "Elaborating entity \"brambeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\"" {  } { { "fullbeamformer.v" "channel8" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 brambeamformer.v(75) " "Verilog HDL assignment warning at brambeamformer.v(75): truncated value with size 32 to match size of target (10)" {  } { { "brambeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870653701 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delaybeamformer fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst " "Elaborating entity \"delaybeamformer\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\"" {  } { { "brambeamformer.v" "delaybeamformer_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/brambeamformer.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indexrom fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst " "Elaborating entity \"indexrom\" for hierarchy \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|indexrom:indexram_inst\"" {  } { { "delaybeamformer.v" "indexram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartoutram uartoutram:uartoutram_inst " "Elaborating entity \"uartoutram\" for hierarchy \"uartoutram:uartoutram_inst\"" {  } { { "fullbeamformer_tb.v" "uartoutram_inst" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uartoutram:uartoutram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\"" {  } { { "uartoutram.v" "altsyncram_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/uartoutram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uartoutram:uartoutram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\"" {  } { { "uartoutram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/uartoutram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uartoutram:uartoutram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870653907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870653907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870653907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=UART " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=UART\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870653907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870653907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870653907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870653907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870653907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870653907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870653907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870653907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870653907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870653907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870653907 ""}  } { { "uartoutram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/uartoutram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870653907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_08i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_08i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_08i1 " "Found entity 1: altsyncram_08i1" {  } { { "db/altsyncram_08i1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_08i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870653941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870653941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_08i1 uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_08i1:auto_generated " "Elaborating entity \"altsyncram_08i1\" for hierarchy \"uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_08i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870653942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1h82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1h82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1h82 " "Found entity 1: altsyncram_1h82" {  } { { "db/altsyncram_1h82.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_1h82.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870654004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870654004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1h82 uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_08i1:auto_generated\|altsyncram_1h82:altsyncram1 " "Elaborating entity \"altsyncram_1h82\" for hierarchy \"uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_08i1:auto_generated\|altsyncram_1h82:altsyncram1\"" {  } { { "db/altsyncram_08i1.tdf" "altsyncram1" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_08i1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_08i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_08i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_08i1.tdf" "mgl_prim2" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_08i1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_08i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_08i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_08i1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_08i1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_08i1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_08i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1430344276 " "Parameter \"NODE_NAME\" = \"1430344276\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 40 " "Parameter \"WIDTH_WORD\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654187 ""}  } { { "db/altsyncram_08i1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_08i1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870654187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_08i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_08i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_08i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_08i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_08i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"uartoutram:uartoutram_inst\|altsyncram:altsyncram_component\|altsyncram_08i1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "communication communication:uart " "Elaborating entity \"communication\" for hierarchy \"communication:uart\"" {  } { { "fullbeamformer_tb.v" "uart" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654598 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TX_DATA communication.v(12) " "Verilog HDL warning at communication.v(12): object TX_DATA used but never assigned" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701870654598 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TX_START communication.v(13) " "Verilog HDL or VHDL warning at communication.v(13): object \"TX_START\" assigned a value but never read" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701870654598 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_addr_2 communication.v(17) " "Verilog HDL or VHDL warning at communication.v(17): object \"wr_addr_2\" assigned a value but never read" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701870654598 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_r communication.v(24) " "Verilog HDL or VHDL warning at communication.v(24): object \"out_r\" assigned a value but never read" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701870654599 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 communication.v(84) " "Verilog HDL assignment warning at communication.v(84): truncated value with size 32 to match size of target (8)" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870654599 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 communication.v(85) " "Verilog HDL assignment warning at communication.v(85): truncated value with size 32 to match size of target (4)" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870654599 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 communication.v(88) " "Verilog HDL assignment warning at communication.v(88): truncated value with size 32 to match size of target (4)" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870654599 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 communication.v(91) " "Verilog HDL assignment warning at communication.v(91): truncated value with size 32 to match size of target (4)" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870654600 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 communication.v(94) " "Verilog HDL assignment warning at communication.v(94): truncated value with size 32 to match size of target (4)" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870654600 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 communication.v(95) " "Verilog HDL assignment warning at communication.v(95): truncated value with size 32 to match size of target (12)" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870654600 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "TX_DATA\[7..0\] 0 communication.v(12) " "Net \"TX_DATA\[7..0\]\" at communication.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701870654601 "|fullbeamformer_tb|communication:uart"}
{ "Warning" "WSGN_SEARCH_FILE" "tx.v 1 1 " "Using design file tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "tx.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870654620 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701870654620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX communication:uart\|TX:C1 " "Elaborating entity \"TX\" for hierarchy \"communication:uart\|TX:C1\"" {  } { { "communication.v" "C1" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654620 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TX_reg tx.v(12) " "Verilog HDL or VHDL warning at tx.v(12): object \"TX_reg\" assigned a value but never read" {  } { { "tx.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/tx.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701870654621 "|fullbeamformer_tb|communication:uart|TX:C1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx.v(35) " "Verilog HDL assignment warning at tx.v(35): truncated value with size 32 to match size of target (4)" {  } { { "tx.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/tx.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870654621 "|fullbeamformer_tb|communication:uart|TX:C1"}
{ "Warning" "WSGN_SEARCH_FILE" "rx.v 1 1 " "Using design file rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "rx.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870654636 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701870654636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX communication:uart\|RX:C2 " "Elaborating entity \"RX\" for hierarchy \"communication:uart\|RX:C2\"" {  } { { "communication.v" "C2" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 rx.v(25) " "Verilog HDL assignment warning at rx.v(25): truncated value with size 32 to match size of target (13)" {  } { { "rx.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/rx.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870654637 "|fullbeamformer_tb|communication:uart|RX:C2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rx.v(33) " "Verilog HDL assignment warning at rx.v(33): truncated value with size 32 to match size of target (4)" {  } { { "rx.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/rx.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701870654637 "|fullbeamformer_tb|communication:uart|RX:C2"}
{ "Warning" "WSGN_SEARCH_FILE" "dpram.v 1 1 " "Using design file dpram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DPRAM " "Found entity 1: DPRAM" {  } { { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870654652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701870654652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DPRAM communication:uart\|DPRAM:R1 " "Elaborating entity \"DPRAM\" for hierarchy \"communication:uart\|DPRAM:R1\"" {  } { { "communication.v" "R1" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\"" {  } { { "dpram.v" "altsyncram_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\"" {  } { { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component " "Instantiated megafunction \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654671 ""}  } { { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870654671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_elq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_elq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_elq1 " "Found entity 1: altsyncram_elq1" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_elq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870654708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870654708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_elq1 communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated " "Elaborating entity \"altsyncram_elq1\" for hierarchy \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654708 ""}
{ "Warning" "WSGN_SEARCH_FILE" "opram.v 1 1 " "Using design file opram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OPRAM " "Found entity 1: OPRAM" {  } { { "opram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/opram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870654724 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701870654724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPRAM communication:uart\|OPRAM:R2 " "Elaborating entity \"OPRAM\" for hierarchy \"communication:uart\|OPRAM:R2\"" {  } { { "communication.v" "R2" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\"" {  } { { "opram.v" "altsyncram_component" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/opram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\"" {  } { { "opram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/opram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component " "Instantiated megafunction \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654746 ""}  } { { "opram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/opram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870654746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7h1 " "Found entity 1: altsyncram_m7h1" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_m7h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870654782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870654782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7h1 communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated " "Elaborating entity \"altsyncram_m7h1\" for hierarchy \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_et72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_et72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_et72 " "Found entity 1: altsyncram_et72" {  } { { "db/altsyncram_et72.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_et72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870654822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870654822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_et72 communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|altsyncram_et72:altsyncram1 " "Elaborating entity \"altsyncram_et72\" for hierarchy \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|altsyncram_et72:altsyncram1\"" {  } { { "db/altsyncram_m7h1.tdf" "altsyncram1" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_m7h1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m7h1.tdf" "mgl_prim2" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_m7h1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_m7h1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_m7h1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870654847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"communication:uart\|OPRAM:R2\|altsyncram:altsyncram_component\|altsyncram_m7h1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 805306368 " "Parameter \"NODE_NAME\" = \"805306368\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701870654847 ""}  } { { "db/altsyncram_m7h1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_m7h1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701870654847 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "communication:uart\|rd_en " "Net \"communication:uart\|rd_en\" is missing source, defaulting to GND" {  } { { "communication.v" "rd_en" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1701870655613 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1701870655613 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701870656049 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.12.06.09:50:58 Progress: Loading sldf745af47/alt_sld_fab_wrapper_hw.tcl " "2023.12.06.09:50:58 Progress: Loading sldf745af47/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870658642 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870660665 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870660780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870663922 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870664038 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870664150 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870664293 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870664297 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870664298 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701870664973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf745af47/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf745af47/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf745af47/alt_sld_fab.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/ip/sldf745af47/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870665475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870665475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870665554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870665554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870665556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870665556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870665616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870665616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870665700 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870665700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870665700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/ip/sldf745af47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701870665766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870665766 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[0\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_elq1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870668044 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[1\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_elq1.tdf" 73 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870668044 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[2\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_elq1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870668044 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[3\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_elq1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870668044 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[4\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_elq1.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870668044 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[5\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_elq1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870668044 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[6\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_elq1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870668044 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[7\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_elq1.tdf" 271 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870668044 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[8\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_elq1.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870668044 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[9\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_elq1.tdf" 337 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870668044 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[10\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_elq1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870668044 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[11\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_elq1.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870668044 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[12\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_elq1.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870668044 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[13\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_elq1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870668044 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[14\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_elq1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870668044 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[15\] " "Synthesized away node \"communication:uart\|DPRAM:R1\|altsyncram:altsyncram_component\|altsyncram_elq1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_elq1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_elq1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dpram.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/dpram.v" 92 0 0 } } { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 50 0 0 } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 83 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870668044 "|fullbeamformer_tb|communication:uart|DPRAM:R1|altsyncram:altsyncram_component|altsyncram_elq1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701870668044 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701870668044 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701870683373 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledstatus GND " "Pin \"ledstatus\" is stuck at GND" {  } { { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701870685405 "|fullbeamformer_tb|ledstatus"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701870685405 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870687234 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "161 " "161 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701870699604 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\]\"" {  } { { "delaybeamformer.v" "desiredindex\[0\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\]\"" {  } { { "delaybeamformer.v" "desiredindex\[1\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\]\"" {  } { { "delaybeamformer.v" "desiredindex\[2\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\]\"" {  } { { "delaybeamformer.v" "desiredindex\[3\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\]\"" {  } { { "delaybeamformer.v" "desiredindex\[4\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\]\"" {  } { { "delaybeamformer.v" "desiredindex\[5\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\]\"" {  } { { "delaybeamformer.v" "desiredindex\[6\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\]\"" {  } { { "delaybeamformer.v" "desiredindex\[7\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\]\"" {  } { { "delaybeamformer.v" "desiredindex\[8\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\]\"" {  } { { "delaybeamformer.v" "desiredindex\[9\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\]\"" {  } { { "delaybeamformer.v" "desiredindex\[11\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\]\"" {  } { { "delaybeamformer.v" "desiredindex\[10\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\]\"" {  } { { "delaybeamformer.v" "desiredindex\[12\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\]\"" {  } { { "delaybeamformer.v" "desiredindex\[13\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\]\"" {  } { { "delaybeamformer.v" "desiredindex\[14\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\]\"" {  } { { "delaybeamformer.v" "desiredindex\[15\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\]\"" {  } { { "delaybeamformer.v" "desiredindex\[0\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\]\"" {  } { { "delaybeamformer.v" "desiredindex\[1\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\]\"" {  } { { "delaybeamformer.v" "desiredindex\[2\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\]\"" {  } { { "delaybeamformer.v" "desiredindex\[3\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\]\"" {  } { { "delaybeamformer.v" "desiredindex\[4\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\]\"" {  } { { "delaybeamformer.v" "desiredindex\[5\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\]\"" {  } { { "delaybeamformer.v" "desiredindex\[6\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\]\"" {  } { { "delaybeamformer.v" "desiredindex\[7\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\]\"" {  } { { "delaybeamformer.v" "desiredindex\[8\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\]\"" {  } { { "delaybeamformer.v" "desiredindex\[9\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\]\"" {  } { { "delaybeamformer.v" "desiredindex\[10\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\]\"" {  } { { "delaybeamformer.v" "desiredindex\[11\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\]\"" {  } { { "delaybeamformer.v" "desiredindex\[14\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\]\"" {  } { { "delaybeamformer.v" "desiredindex\[15\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\]\"" {  } { { "delaybeamformer.v" "desiredindex\[13\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\]\"" {  } { { "delaybeamformer.v" "desiredindex\[12\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\]\"" {  } { { "delaybeamformer.v" "desiredindex\[0\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\]\"" {  } { { "delaybeamformer.v" "desiredindex\[1\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\]\"" {  } { { "delaybeamformer.v" "desiredindex\[2\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\]\"" {  } { { "delaybeamformer.v" "desiredindex\[3\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\]\"" {  } { { "delaybeamformer.v" "desiredindex\[4\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\]\"" {  } { { "delaybeamformer.v" "desiredindex\[5\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\]\"" {  } { { "delaybeamformer.v" "desiredindex\[6\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\]\"" {  } { { "delaybeamformer.v" "desiredindex\[7\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\]\"" {  } { { "delaybeamformer.v" "desiredindex\[10\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\]\"" {  } { { "delaybeamformer.v" "desiredindex\[11\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\]\"" {  } { { "delaybeamformer.v" "desiredindex\[8\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\]\"" {  } { { "delaybeamformer.v" "desiredindex\[9\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\]\"" {  } { { "delaybeamformer.v" "desiredindex\[12\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\]\"" {  } { { "delaybeamformer.v" "desiredindex\[13\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\]\"" {  } { { "delaybeamformer.v" "desiredindex\[14\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\]\"" {  } { { "delaybeamformer.v" "desiredindex\[15\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\]\"" {  } { { "delaybeamformer.v" "desiredindex\[0\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\]\"" {  } { { "delaybeamformer.v" "desiredindex\[1\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\]\"" {  } { { "delaybeamformer.v" "desiredindex\[2\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\]\"" {  } { { "delaybeamformer.v" "desiredindex\[3\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\]\"" {  } { { "delaybeamformer.v" "desiredindex\[4\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\]\"" {  } { { "delaybeamformer.v" "desiredindex\[5\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\]\"" {  } { { "delaybeamformer.v" "desiredindex\[6\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\]\"" {  } { { "delaybeamformer.v" "desiredindex\[7\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\]\"" {  } { { "delaybeamformer.v" "desiredindex\[8\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\]\"" {  } { { "delaybeamformer.v" "desiredindex\[9\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\]\"" {  } { { "delaybeamformer.v" "desiredindex\[10\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\]\"" {  } { { "delaybeamformer.v" "desiredindex\[11\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\]\"" {  } { { "delaybeamformer.v" "desiredindex\[12\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\]\"" {  } { { "delaybeamformer.v" "desiredindex\[13\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\]\"" {  } { { "delaybeamformer.v" "desiredindex\[14\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\]\"" {  } { { "delaybeamformer.v" "desiredindex\[15\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\]\"" {  } { { "delaybeamformer.v" "desiredindex\[0\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\]\"" {  } { { "delaybeamformer.v" "desiredindex\[1\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\]\"" {  } { { "delaybeamformer.v" "desiredindex\[2\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\]\"" {  } { { "delaybeamformer.v" "desiredindex\[3\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\]\"" {  } { { "delaybeamformer.v" "desiredindex\[4\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\]\"" {  } { { "delaybeamformer.v" "desiredindex\[5\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\]\"" {  } { { "delaybeamformer.v" "desiredindex\[6\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\]\"" {  } { { "delaybeamformer.v" "desiredindex\[7\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\]\"" {  } { { "delaybeamformer.v" "desiredindex\[10\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\]\"" {  } { { "delaybeamformer.v" "desiredindex\[11\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\]\"" {  } { { "delaybeamformer.v" "desiredindex\[8\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\]\"" {  } { { "delaybeamformer.v" "desiredindex\[9\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\]\"" {  } { { "delaybeamformer.v" "desiredindex\[12\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\]\"" {  } { { "delaybeamformer.v" "desiredindex\[13\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\]\"" {  } { { "delaybeamformer.v" "desiredindex\[14\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\]\"" {  } { { "delaybeamformer.v" "desiredindex\[15\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\]\"" {  } { { "delaybeamformer.v" "desiredindex\[0\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\]\"" {  } { { "delaybeamformer.v" "desiredindex\[1\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\]\"" {  } { { "delaybeamformer.v" "desiredindex\[2\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\]\"" {  } { { "delaybeamformer.v" "desiredindex\[3\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\]\"" {  } { { "delaybeamformer.v" "desiredindex\[4\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\]\"" {  } { { "delaybeamformer.v" "desiredindex\[5\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\]\"" {  } { { "delaybeamformer.v" "desiredindex\[6\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\]\"" {  } { { "delaybeamformer.v" "desiredindex\[7\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\]\"" {  } { { "delaybeamformer.v" "desiredindex\[8\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\]\"" {  } { { "delaybeamformer.v" "desiredindex\[9\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\]\"" {  } { { "delaybeamformer.v" "desiredindex\[10\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\]\"" {  } { { "delaybeamformer.v" "desiredindex\[11\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\]\"" {  } { { "delaybeamformer.v" "desiredindex\[12\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\]\"" {  } { { "delaybeamformer.v" "desiredindex\[13\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\]\"" {  } { { "delaybeamformer.v" "desiredindex\[14\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\]\"" {  } { { "delaybeamformer.v" "desiredindex\[15\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\]\"" {  } { { "delaybeamformer.v" "desiredindex\[0\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\]\"" {  } { { "delaybeamformer.v" "desiredindex\[1\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\]\"" {  } { { "delaybeamformer.v" "desiredindex\[2\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\]\"" {  } { { "delaybeamformer.v" "desiredindex\[3\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\]\"" {  } { { "delaybeamformer.v" "desiredindex\[4\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\]\"" {  } { { "delaybeamformer.v" "desiredindex\[5\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\]\"" {  } { { "delaybeamformer.v" "desiredindex\[6\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\]\"" {  } { { "delaybeamformer.v" "desiredindex\[7\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\]\"" {  } { { "delaybeamformer.v" "desiredindex\[8\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\]\"" {  } { { "delaybeamformer.v" "desiredindex\[9\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\]\"" {  } { { "delaybeamformer.v" "desiredindex\[10\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\]\"" {  } { { "delaybeamformer.v" "desiredindex\[11\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\]\"" {  } { { "delaybeamformer.v" "desiredindex\[12\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\]\"" {  } { { "delaybeamformer.v" "desiredindex\[13\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\]\"" {  } { { "delaybeamformer.v" "desiredindex\[14\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\]\"" {  } { { "delaybeamformer.v" "desiredindex\[15\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[0\]\"" {  } { { "delaybeamformer.v" "desiredindex\[0\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[1\]\"" {  } { { "delaybeamformer.v" "desiredindex\[1\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[2\]\"" {  } { { "delaybeamformer.v" "desiredindex\[2\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[3\]\"" {  } { { "delaybeamformer.v" "desiredindex\[3\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[4\]\"" {  } { { "delaybeamformer.v" "desiredindex\[4\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[5\]\"" {  } { { "delaybeamformer.v" "desiredindex\[5\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[6\]\"" {  } { { "delaybeamformer.v" "desiredindex\[6\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[7\]\"" {  } { { "delaybeamformer.v" "desiredindex\[7\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[8\]\"" {  } { { "delaybeamformer.v" "desiredindex\[8\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[9\]\"" {  } { { "delaybeamformer.v" "desiredindex\[9\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[10\]\"" {  } { { "delaybeamformer.v" "desiredindex\[10\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[11\]\"" {  } { { "delaybeamformer.v" "desiredindex\[11\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[12\]\"" {  } { { "delaybeamformer.v" "desiredindex\[12\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[13\]\"" {  } { { "delaybeamformer.v" "desiredindex\[13\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[14\]\"" {  } { { "delaybeamformer.v" "desiredindex\[14\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""} { "Info" "ISCL_SCL_CELL_NAME" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\] " "Logic cell \"fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|desiredindex\[15\]\"" {  } { { "delaybeamformer.v" "desiredindex\[15\]" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1701870699755 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1701870699755 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/output_files/delaybeamformer.map.smsg " "Generated suppressed messages file D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/output_files/delaybeamformer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870701277 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701870704193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701870704193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33726 " "Implemented 33726 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701870707496 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701870707496 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32077 " "Implemented 32077 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701870707496 ""} { "Info" "ICUT_CUT_TM_RAMS" "1336 " "Implemented 1336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701870707496 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701870707496 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "304 " "Implemented 304 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1701870707496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701870707496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5268 " "Peak virtual memory: 5268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701870707683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  6 09:51:47 2023 " "Processing ended: Wed Dec  6 09:51:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701870707683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701870707683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701870707683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701870707683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701870709079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701870709079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  6 09:51:48 2023 " "Processing started: Wed Dec  6 09:51:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701870709079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701870709079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off delaybeamformer -c delaybeamformer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off delaybeamformer -c delaybeamformer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701870709079 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701870709136 ""}
{ "Info" "0" "" "Project  = delaybeamformer" {  } {  } 0 0 "Project  = delaybeamformer" 0 0 "Fitter" 0 0 1701870709137 ""}
{ "Info" "0" "" "Revision = delaybeamformer" {  } {  } 0 0 "Revision = delaybeamformer" 0 0 "Fitter" 0 0 1701870709137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701870709566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701870709566 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "delaybeamformer EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"delaybeamformer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701870709840 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701870709881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701870709881 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mainpll_altpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/mainpll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 7151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1701870709931 ""}  } { { "db/mainpll_altpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/mainpll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 7151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1701870709931 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component\|altsyncram_8ei1:auto_generated\|ram_block1a16 " "Atom \"fullbeamformer:fullbeamformer_inst\|signalram:in_signalram\|altsyncram:altsyncram_component\|altsyncram_8ei1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1701870709939 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|signalram:in_signalram|altsyncram:altsyncram_component|altsyncram_8ei1:auto_generated|ram_block1a16"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1701870709939 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701870710634 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701870710643 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701870711314 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701870711314 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701870711314 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701870711314 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701870711314 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701870711314 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701870711314 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701870711314 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701870711314 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701870711314 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 116518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701870711415 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 116520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701870711415 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 116522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701870711415 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 116524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701870711415 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 116526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701870711415 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701870711415 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701870711437 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701870717484 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 3 " "No exact pin location assignment(s) for 1 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701870719542 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701870723020 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701870723020 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701870723020 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1701870723020 ""}
{ "Info" "ISTA_SDC_FOUND" "delaybeamformer.sdc " "Reading SDC File: 'delaybeamformer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1701870723226 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "delaybeamformer.sdc 42 clk port " "Ignored filter at delaybeamformer.sdc(42): clk could not be matched with a port" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701870723227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock delaybeamformer.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at delaybeamformer.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_ports \{ clk \}\] " "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_ports \{ clk \}\]" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701870723227 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701870723227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "delaybeamformer.sdc 61 clk clock " "Ignored filter at delaybeamformer.sdc(61): clk could not be matched with a clock" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1701870723227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 61 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(61): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701870723228 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701870723228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 61 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(61): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701870723228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 62 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(62): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701870723228 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701870723228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 62 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(62): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701870723228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 63 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(63): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701870723228 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701870723228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 63 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(63): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701870723228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 64 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(64): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701870723228 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701870723228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 64 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(64): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1701870723228 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register communication:uart\|TX:C1\|TX_FLG CLOCK_50 " "Register communication:uart\|TX:C1\|TX_FLG is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870723406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701870723406 "|fullbeamformer_tb|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "communication:uart\|TX_BUSY_REG " "Node: communication:uart\|TX_BUSY_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uartramaddress_buffer_2\[8\] communication:uart\|TX_BUSY_REG " "Register uartramaddress_buffer_2\[8\] is being clocked by communication:uart\|TX_BUSY_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870723406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701870723406 "|fullbeamformer_tb|communication:uart|TX_BUSY_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870723406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701870723406 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel7|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870723406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701870723406 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel8|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870723407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701870723407 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel5|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870723407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701870723407 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel6|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870723407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701870723407 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel3|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870723407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701870723407 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel4|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870723407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701870723407 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel1|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870723407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701870723407 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel2|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1701870723869 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1701870723869 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701870723870 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701870723870 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1701870723870 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1701870723871 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701870723871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701870723871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701870723871 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1701870723871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node mainpll:mainpll_inst\|altpll:altpll_component\|mainpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701870726409 ""}  } { { "db/mainpll_altpll.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/mainpll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 7151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701870726409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701870726409 ""}  } { { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 115987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701870726409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "communication:uart\|TX_BUSY_REG  " "Automatically promoted node communication:uart\|TX_BUSY_REG " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701870726409 ""}  } { { "communication.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/communication.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701870726409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 2331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 2332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a31 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 751 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 2362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a30 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 728 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 2361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a29 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 705 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 2360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a28 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 682 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 2359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a27 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 659 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 2358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a26 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 636 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 2357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a25 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 613 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 2356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a24 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a24" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 590 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 2355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701870726409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701870726409 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 2492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701870726409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 42496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 42497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a31 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 751 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 42527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a30 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 728 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 42526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a29 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 705 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 42525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a28 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 682 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 42524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a27 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 659 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 42523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a26 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 636 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 42522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a25 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 613 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 42521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a24 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a24" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 590 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 42520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701870726409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701870726409 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 2242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701870726409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 36630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 36631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a31 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 751 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 36661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a30 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 728 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 36660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a29 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 705 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 36659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a28 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 682 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 36658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a27 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 659 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 36657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a26 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 636 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 36656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a25 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 613 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 36655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a24 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a24" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 590 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 36654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701870726410 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701870726410 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 2091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701870726410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 30764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 30765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a31 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 751 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 30795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a30 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 728 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 30794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a29 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 705 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 30793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a28 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 682 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 30792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a27 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 659 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 30791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a26 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 636 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 30790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a25 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 613 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 30789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a24 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a24" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 590 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 30788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726410 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701870726410 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701870726410 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 1941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701870726410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 24898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 24899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a31 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 751 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 24929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a30 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 728 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 24928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a29 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 705 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 24927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a28 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 682 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 24926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a27 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 659 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 24925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a26 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 636 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 24924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a25 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 613 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 24923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a24 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a24" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 590 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 24922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701870726411 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701870726411 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 1791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701870726411 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 19032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 19033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a31 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 751 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 19063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a30 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 728 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 19062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a29 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 705 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 19061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a28 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 682 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 19060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a27 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 659 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 19059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a26 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 636 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 19058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a25 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 613 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 19057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a24 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a24" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 590 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 19056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726411 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701870726411 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701870726411 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 1641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701870726411 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 13166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 13167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a31 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 751 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 13197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a30 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 728 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 13196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a29 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 705 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 13195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a28 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 682 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 13194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a27 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 659 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 13193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a26 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 636 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 13192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a25 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 613 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 13191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a24 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a24" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 590 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 13190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701870726412 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701870726412 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 1491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701870726412 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 38 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 7300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 7301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a31 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 751 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 7331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a30 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 728 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 7330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a29 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 705 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 7329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a28 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 682 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 7328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a27 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 659 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 7327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a26 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 636 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 7326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a25 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 613 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 7325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a24 " "Destination node fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|signalram_nomem:out_signalram\|altsyncram:altsyncram_component\|altsyncram_r6g1:auto_generated\|ram_block1a24" {  } { { "db/altsyncram_r6g1.tdf" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/db/altsyncram_r6g1.tdf" 590 2 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 7324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726412 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701870726412 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701870726412 ""}  } { { "delaybeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 1341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701870726412 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fullbeamformer:fullbeamformer_inst\|rst  " "Automatically promoted node fullbeamformer:fullbeamformer_inst\|rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701870726413 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fullbeamformer:fullbeamformer_inst\|Selector0~0 " "Destination node fullbeamformer:fullbeamformer_inst\|Selector0~0" {  } { { "fullbeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer.v" 224 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 51863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701870726413 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701870726413 ""}  } { { "fullbeamformer.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 7119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701870726413 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701870730304 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701870730366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701870730369 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701870730452 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701870730600 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701870730718 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701870731475 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701870731536 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701870731536 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701870731603 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701870731603 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701870731603 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701870731605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701870731605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701870731605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701870731605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701870731605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701870731605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701870731605 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 1 70 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701870731605 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701870731605 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701870731605 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:27 " "Fitter preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701870737754 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701870737807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701870742336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701870749347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701870749704 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701870766242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701870766242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701870771001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X69_Y37 X80_Y48 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48" {  } { { "loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} { { 12 { 0 ""} 69 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701870782941 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701870782941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701870784480 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1701870784480 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701870784480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701870784485 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.36 " "Total time spent on timing analysis during the Fitter is 5.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701870785363 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701870785690 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701870787811 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701870787835 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701870789904 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701870795897 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "fullbeamformer_tb.v" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/fullbeamformer_tb.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1701870803280 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1701870803280 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/output_files/delaybeamformer.fit.smsg " "Generated suppressed messages file D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/output_files/delaybeamformer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701870805537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6412 " "Peak virtual memory: 6412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701870810808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  6 09:53:30 2023 " "Processing ended: Wed Dec  6 09:53:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701870810808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701870810808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:03 " "Total CPU time (on all processors): 00:03:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701870810808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701870810808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701870811994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701870811994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  6 09:53:31 2023 " "Processing started: Wed Dec  6 09:53:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701870811994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701870811994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off delaybeamformer -c delaybeamformer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off delaybeamformer -c delaybeamformer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701870811994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701870812793 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701870816425 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701870816533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701870817007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  6 09:53:37 2023 " "Processing ended: Wed Dec  6 09:53:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701870817007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701870817007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701870817007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701870817007 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701870817855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701870818293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701870818293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  6 09:53:38 2023 " "Processing started: Wed Dec  6 09:53:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701870818293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701870818293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta delaybeamformer -c delaybeamformer " "Command: quartus_sta delaybeamformer -c delaybeamformer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701870818293 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701870818352 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701870819052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701870819052 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870819092 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870819092 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701870821345 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1701870821345 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1701870821345 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1701870821345 ""}
{ "Info" "ISTA_SDC_FOUND" "delaybeamformer.sdc " "Reading SDC File: 'delaybeamformer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1701870821540 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "delaybeamformer.sdc 42 clk port " "Ignored filter at delaybeamformer.sdc(42): clk could not be matched with a port" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock delaybeamformer.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at delaybeamformer.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_ports \{ clk \}\] " "create_clock -name \{clk\} -period 10.000 -waveform \{ 0.000 5.000 \} \[get_ports \{ clk \}\]" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701870821541 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "delaybeamformer.sdc 61 clk clock " "Ignored filter at delaybeamformer.sdc(61): clk could not be matched with a clock" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 61 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(61): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701870821542 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 61 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(61): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 62 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(62): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701870821542 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 62 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(62): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 63 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(63): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701870821542 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 63 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(63): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 64 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(64): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1701870821542 ""}  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty delaybeamformer.sdc 64 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at delaybeamformer.sdc(64): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" "" { Text "D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/delaybeamformer.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1701870821542 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register communication:uart\|TX:C1\|TX_FLG CLOCK_50 " "Register communication:uart\|TX:C1\|TX_FLG is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821696 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821696 "|fullbeamformer_tb|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "communication:uart\|TX_BUSY_REG " "Node: communication:uart\|TX_BUSY_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uartramaddress_buffer_2\[7\] communication:uart\|TX_BUSY_REG " "Register uartramaddress_buffer_2\[7\] is being clocked by communication:uart\|TX_BUSY_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821696 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821696 "|fullbeamformer_tb|communication:uart|TX_BUSY_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821697 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel8|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821697 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel7|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821697 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel5|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821697 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel6|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821697 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel2|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821697 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel1|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821697 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel4|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870821697 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870821697 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel3|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1701870821888 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701870821888 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701870821889 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701870821889 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1701870821889 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701870821890 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701870821913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.532 " "Worst-case setup slack is 44.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.532               0.000 altera_reserved_tck  " "   44.532               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870821940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870821948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.662 " "Worst-case recovery slack is 96.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.662               0.000 altera_reserved_tck  " "   96.662               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870821955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.149 " "Worst-case removal slack is 1.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 altera_reserved_tck  " "    1.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870821963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.576 " "Worst-case minimum pulse width slack is 49.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.576               0.000 altera_reserved_tck  " "   49.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870821970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870821970 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870822153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870822153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870822153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870822153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.493 ns " "Worst Case Available Settling Time: 343.493 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870822153 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870822153 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701870822153 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701870822159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701870822216 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701870824485 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register communication:uart\|TX:C1\|TX_FLG CLOCK_50 " "Register communication:uart\|TX:C1\|TX_FLG is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825569 "|fullbeamformer_tb|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "communication:uart\|TX_BUSY_REG " "Node: communication:uart\|TX_BUSY_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uartramaddress_buffer_2\[7\] communication:uart\|TX_BUSY_REG " "Register uartramaddress_buffer_2\[7\] is being clocked by communication:uart\|TX_BUSY_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825569 "|fullbeamformer_tb|communication:uart|TX_BUSY_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825569 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel8|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825569 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825569 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel7|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825570 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel5|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825570 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel6|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825570 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel2|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825570 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel1|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825570 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel4|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870825570 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870825570 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel3|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1701870825632 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701870825632 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701870825632 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701870825632 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1701870825632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.106 " "Worst-case setup slack is 45.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.106               0.000 altera_reserved_tck  " "   45.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870825650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 altera_reserved_tck  " "    0.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870825656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.973 " "Worst-case recovery slack is 96.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.973               0.000 altera_reserved_tck  " "   96.973               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870825663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.050 " "Worst-case removal slack is 1.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.050               0.000 altera_reserved_tck  " "    1.050               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870825670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.500 " "Worst-case minimum pulse width slack is 49.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.500               0.000 altera_reserved_tck  " "   49.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870825677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870825677 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870825909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870825909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870825909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870825909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.166 ns " "Worst Case Available Settling Time: 344.166 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870825909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870825909 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701870825909 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701870825916 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register communication:uart\|TX:C1\|TX_FLG CLOCK_50 " "Register communication:uart\|TX:C1\|TX_FLG is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "communication:uart\|TX_BUSY_REG " "Node: communication:uart\|TX_BUSY_REG was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uartramaddress_buffer_2\[7\] communication:uart\|TX_BUSY_REG " "Register uartramaddress_buffer_2\[7\] is being clocked by communication:uart\|TX_BUSY_REG" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|communication:uart|TX_BUSY_REG"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel8\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel8|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel7\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel7|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel5\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel5|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel6\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel6|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel2\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel2|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel1\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel1|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel4\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel4|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " "Node: fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|sumout_address_usedata\[9\] fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good " "Register fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|sumout_address_usedata\[9\] is being clocked by fullbeamformer:fullbeamformer_inst\|brambeamformer:channel3\|delaybeamformer:delaybeamformer_inst\|data_good" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1701870826675 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1701870826675 "|fullbeamformer_tb|fullbeamformer:fullbeamformer_inst|brambeamformer:channel3|delaybeamformer:delaybeamformer_inst|data_good"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: mainpll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1701870826737 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701870826737 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701870826737 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1701870826737 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1701870826737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.556 " "Worst-case setup slack is 47.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.556               0.000 altera_reserved_tck  " "   47.556               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870826747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 altera_reserved_tck  " "    0.174               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870826754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.276 " "Worst-case recovery slack is 98.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.276               0.000 altera_reserved_tck  " "   98.276               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870826761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.549 " "Worst-case removal slack is 0.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 altera_reserved_tck  " "    0.549               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870826768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.456 " "Worst-case minimum pulse width slack is 49.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.456               0.000 altera_reserved_tck  " "   49.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701870826774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701870826774 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870826953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870826953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870826953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870826953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.136 ns " "Worst Case Available Settling Time: 347.136 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870826953 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701870826953 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701870826953 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701870827275 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701870827285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 57 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5257 " "Peak virtual memory: 5257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701870827512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  6 09:53:47 2023 " "Processing ended: Wed Dec  6 09:53:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701870827512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701870827512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701870827512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701870827512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701870828734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701870828734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  6 09:53:48 2023 " "Processing started: Wed Dec  6 09:53:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701870828734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701870828734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off delaybeamformer -c delaybeamformer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off delaybeamformer -c delaybeamformer" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701870828734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701870829827 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "delaybeamformer.vo D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/simulation/modelsim/ simulation " "Generated file delaybeamformer.vo in folder \"D:/DDal/5th Year Fall (2023)/ECED4260/project/git/eced4260-beamformer-project/delaybeamformerprojectv6_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701870836221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701870837202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  6 09:53:57 2023 " "Processing ended: Wed Dec  6 09:53:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701870837202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701870837202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701870837202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701870837202 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 153 s " "Quartus Prime Full Compilation was successful. 0 errors, 153 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701870838046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701871090440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701871090441 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  6 09:58:10 2023 " "Processing started: Wed Dec  6 09:58:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701871090441 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701871090441 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp delaybeamformer -c delaybeamformer --netlist_type=atom_map " "Command: quartus_npp delaybeamformer -c delaybeamformer --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701871090441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1701871091126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701871093388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  6 09:58:13 2023 " "Processing ended: Wed Dec  6 09:58:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701871093388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701871093388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701871093388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701871093388 ""}
