// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        reset_state,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   reset_state;
input  [17:0] data_0_V_read;
input  [17:0] data_1_V_read;
input  [17:0] data_2_V_read;
input  [17:0] data_3_V_read;
input  [17:0] data_4_V_read;
input  [17:0] data_5_V_read;
output  [17:0] ap_return_0;
output  [17:0] ap_return_1;
output  [17:0] ap_return_2;
output  [17:0] ap_return_3;
output  [17:0] ap_return_4;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [17:0] h_state_V_0;
reg   [17:0] h_state_V_1;
reg   [17:0] h_state_V_2;
reg   [17:0] h_state_V_3;
reg   [17:0] h_state_V_4;
wire  signed [17:0] select_ln419_fu_166_p3;
reg   [17:0] select_ln419_reg_891;
wire  signed [17:0] select_ln419_1_fu_175_p3;
reg   [17:0] select_ln419_1_reg_897;
wire  signed [17:0] select_ln419_2_fu_184_p3;
reg   [17:0] select_ln419_2_reg_903;
wire  signed [17:0] select_ln419_3_fu_193_p3;
reg   [17:0] select_ln419_3_reg_909;
wire  signed [17:0] select_ln419_4_fu_202_p3;
reg   [17:0] select_ln419_4_reg_915;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_0;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_1;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_2;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_3;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_4;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_5;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_6;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_7;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_8;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_9;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_10;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_11;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_12;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_13;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_14;
reg   [17:0] call_ret1_reg_921_0;
reg   [17:0] call_ret1_reg_921_1;
reg   [17:0] call_ret1_reg_921_2;
reg   [17:0] call_ret1_reg_921_3;
reg   [17:0] call_ret1_reg_921_4;
reg   [17:0] call_ret1_reg_921_5;
reg   [17:0] call_ret1_reg_921_6;
reg   [17:0] call_ret1_reg_921_7;
reg   [17:0] call_ret1_reg_921_8;
reg   [17:0] call_ret1_reg_921_9;
reg   [17:0] call_ret1_reg_921_10;
reg   [17:0] call_ret1_reg_921_11;
reg   [17:0] call_ret1_reg_921_12;
reg   [17:0] call_ret1_reg_921_13;
reg   [17:0] call_ret1_reg_921_14;
wire    ap_CS_fsm_state2;
wire    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_ready;
wire    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_done;
wire    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_ready;
wire    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_done;
reg    ap_block_state2_on_subcall_done;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_0;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_1;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_2;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_3;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_4;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_5;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_6;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_7;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_8;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_9;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_10;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_11;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_12;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_13;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_14;
reg   [17:0] call_ret_reg_940_0;
reg   [17:0] call_ret_reg_940_1;
reg   [17:0] call_ret_reg_940_2;
reg   [17:0] call_ret_reg_940_3;
reg   [17:0] call_ret_reg_940_4;
reg   [17:0] call_ret_reg_940_5;
reg   [17:0] call_ret_reg_940_6;
reg   [17:0] call_ret_reg_940_7;
reg   [17:0] call_ret_reg_940_8;
reg   [17:0] call_ret_reg_940_9;
reg  signed [17:0] tmpres_state_zr_s_reg_954;
reg  signed [17:0] tmpres_state_zr_10_reg_959;
reg  signed [17:0] tmpres_state_zr_11_reg_964;
reg  signed [17:0] tmpres_state_zr_12_reg_969;
reg  signed [17:0] tmpres_state_zr_13_reg_974;
wire   [17:0] inputacc_zr_0_V_fu_291_p2;
reg   [17:0] inputacc_zr_0_V_reg_979;
wire    ap_CS_fsm_state3;
wire   [17:0] inputacc_zr_1_V_fu_297_p2;
reg   [17:0] inputacc_zr_1_V_reg_984;
wire   [17:0] inputacc_zr_2_V_fu_303_p2;
reg   [17:0] inputacc_zr_2_V_reg_989;
wire   [17:0] inputacc_zr_3_V_fu_309_p2;
reg   [17:0] inputacc_zr_3_V_reg_994;
wire   [17:0] inputacc_zr_4_V_fu_315_p2;
reg   [17:0] inputacc_zr_4_V_reg_999;
wire   [17:0] inputacc_zr_5_V_fu_321_p2;
reg   [17:0] inputacc_zr_5_V_reg_1004;
wire   [17:0] inputacc_zr_6_V_fu_327_p2;
reg   [17:0] inputacc_zr_6_V_reg_1009;
wire   [17:0] inputacc_zr_7_V_fu_333_p2;
reg   [17:0] inputacc_zr_7_V_reg_1014;
wire   [17:0] inputacc_zr_8_V_fu_339_p2;
reg   [17:0] inputacc_zr_8_V_reg_1019;
wire   [17:0] inputacc_zr_9_V_fu_345_p2;
reg   [17:0] inputacc_zr_9_V_reg_1024;
reg  signed [17:0] tmpres_zr_reg_1029;
wire    ap_CS_fsm_state5;
reg  signed [17:0] tmpres_zr_1_reg_1035;
reg  signed [17:0] tmpres_zr_2_reg_1041;
reg  signed [17:0] tmpres_zr_3_reg_1047;
reg  signed [17:0] tmpres_zr_4_reg_1053;
wire   [17:0] inputacc_h_0_V_fu_486_p2;
reg   [17:0] inputacc_h_0_V_reg_1059;
wire   [17:0] inputacc_h_1_V_fu_492_p2;
reg   [17:0] inputacc_h_1_V_reg_1064;
wire   [17:0] inputacc_h_2_V_fu_498_p2;
reg   [17:0] inputacc_h_2_V_reg_1069;
wire   [17:0] inputacc_h_3_V_fu_504_p2;
reg   [17:0] inputacc_h_3_V_reg_1074;
wire   [17:0] inputacc_h_4_V_fu_510_p2;
reg   [17:0] inputacc_h_4_V_reg_1079;
wire  signed [27:0] mul_ln703_fu_791_p2;
reg  signed [27:0] mul_ln703_reg_1084;
wire    ap_CS_fsm_state7;
wire  signed [27:0] mul_ln703_1_fu_797_p2;
reg  signed [27:0] mul_ln703_1_reg_1089;
wire  signed [27:0] mul_ln703_2_fu_803_p2;
reg  signed [27:0] mul_ln703_2_reg_1094;
wire  signed [27:0] mul_ln703_3_fu_809_p2;
reg  signed [27:0] mul_ln703_3_reg_1099;
wire  signed [27:0] mul_ln703_4_fu_815_p2;
reg  signed [27:0] mul_ln703_4_reg_1104;
wire    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start;
wire    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_idle;
wire    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start;
wire    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_idle;
wire    grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start;
wire    grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_done;
wire    grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_idle;
wire    grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_ready;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_0;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_1;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_2;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_3;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_4;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_5;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_6;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_7;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_8;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_9;
wire    grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start;
wire    grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_done;
wire    grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_idle;
wire    grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_ready;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_0;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_1;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_2;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_3;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_4;
reg    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start_reg;
reg    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start_reg;
reg    grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_NS_fsm_state4;
wire    ap_CS_fsm_state4;
reg    grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start_reg;
wire    ap_NS_fsm_state6;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state8;
wire   [0:0] select_ln419_fu_166_p0;
wire   [0:0] select_ln419_1_fu_175_p0;
wire   [0:0] select_ln419_2_fu_184_p0;
wire   [0:0] select_ln419_3_fu_193_p0;
wire   [0:0] select_ln419_4_fu_202_p0;
wire  signed [27:0] mul_ln1118_fu_756_p2;
wire  signed [27:0] mul_ln1118_1_fu_763_p2;
wire  signed [27:0] mul_ln1118_2_fu_770_p2;
wire  signed [27:0] mul_ln1118_3_fu_777_p2;
wire  signed [27:0] mul_ln1118_4_fu_784_p2;
wire   [17:0] trunc_ln_fu_413_p4;
wire   [17:0] trunc_ln708_1_fu_429_p4;
wire   [17:0] trunc_ln708_2_fu_445_p4;
wire   [17:0] trunc_ln708_3_fu_461_p4;
wire   [17:0] trunc_ln708_4_fu_477_p4;
wire  signed [18:0] sext_ln1193_fu_536_p1;
wire  signed [18:0] sub_ln1193_fu_539_p2;
wire  signed [18:0] sext_ln1193_1_fu_553_p1;
wire  signed [18:0] sub_ln1193_1_fu_556_p2;
wire  signed [18:0] sext_ln1193_2_fu_570_p1;
wire  signed [18:0] sub_ln1193_2_fu_573_p2;
wire  signed [18:0] sext_ln1193_3_fu_587_p1;
wire  signed [18:0] sub_ln1193_3_fu_590_p2;
wire  signed [18:0] sext_ln1193_4_fu_604_p1;
wire  signed [18:0] sub_ln1193_4_fu_607_p2;
wire  signed [27:0] grp_fu_821_p3;
wire  signed [27:0] grp_fu_829_p3;
wire  signed [27:0] grp_fu_837_p3;
wire  signed [27:0] grp_fu_845_p3;
wire  signed [27:0] grp_fu_853_p3;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 h_state_V_0 = 18'd0;
#0 h_state_V_1 = 18'd0;
#0 h_state_V_2 = 18'd0;
#0 h_state_V_3 = 18'd0;
#0 h_state_V_4 = 18'd0;
#0 grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start_reg = 1'b0;
#0 grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start_reg = 1'b0;
#0 grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start_reg = 1'b0;
#0 grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start_reg = 1'b0;
end

dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start),
    .ap_done(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_done),
    .ap_idle(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_idle),
    .ap_ready(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_ready),
    .data_0_V_read(data_0_V_read),
    .data_1_V_read(data_1_V_read),
    .data_2_V_read(data_2_V_read),
    .data_3_V_read(data_3_V_read),
    .data_4_V_read(data_4_V_read),
    .data_5_V_read(data_5_V_read),
    .ap_return_0(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_0),
    .ap_return_1(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_1),
    .ap_return_2(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_2),
    .ap_return_3(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_3),
    .ap_return_4(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_4),
    .ap_return_5(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_5),
    .ap_return_6(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_6),
    .ap_return_7(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_7),
    .ap_return_8(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_8),
    .ap_return_9(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_9),
    .ap_return_10(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_10),
    .ap_return_11(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_11),
    .ap_return_12(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_12),
    .ap_return_13(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_13),
    .ap_return_14(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_14)
);

dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start),
    .ap_done(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_done),
    .ap_idle(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_idle),
    .ap_ready(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_ready),
    .data_0_V_read(select_ln419_reg_891),
    .data_1_V_read(select_ln419_1_reg_897),
    .data_2_V_read(select_ln419_2_reg_903),
    .data_3_V_read(select_ln419_3_reg_909),
    .data_4_V_read(select_ln419_4_reg_915),
    .ap_return_0(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_0),
    .ap_return_1(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_1),
    .ap_return_2(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_2),
    .ap_return_3(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_3),
    .ap_return_4(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_4),
    .ap_return_5(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_5),
    .ap_return_6(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_6),
    .ap_return_7(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_7),
    .ap_return_8(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_8),
    .ap_return_9(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_9),
    .ap_return_10(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_10),
    .ap_return_11(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_11),
    .ap_return_12(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_12),
    .ap_return_13(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_13),
    .ap_return_14(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_14)
);

sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start),
    .ap_done(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_done),
    .ap_idle(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_idle),
    .ap_ready(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_ready),
    .data_0_V_read(inputacc_zr_0_V_reg_979),
    .data_1_V_read(inputacc_zr_1_V_reg_984),
    .data_2_V_read(inputacc_zr_2_V_reg_989),
    .data_3_V_read(inputacc_zr_3_V_reg_994),
    .data_4_V_read(inputacc_zr_4_V_reg_999),
    .data_5_V_read(inputacc_zr_5_V_reg_1004),
    .data_6_V_read(inputacc_zr_6_V_reg_1009),
    .data_7_V_read(inputacc_zr_7_V_reg_1014),
    .data_8_V_read(inputacc_zr_8_V_reg_1019),
    .data_9_V_read(inputacc_zr_9_V_reg_1024),
    .ap_return_0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_0),
    .ap_return_1(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_1),
    .ap_return_2(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_2),
    .ap_return_3(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_3),
    .ap_return_4(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_4),
    .ap_return_5(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_5),
    .ap_return_6(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_6),
    .ap_return_7(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_7),
    .ap_return_8(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_8),
    .ap_return_9(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_9)
);

tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start),
    .ap_done(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_done),
    .ap_idle(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_idle),
    .ap_ready(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_ready),
    .data_0_V_read(inputacc_h_0_V_reg_1059),
    .data_1_V_read(inputacc_h_1_V_reg_1064),
    .data_2_V_read(inputacc_h_2_V_reg_1069),
    .data_3_V_read(inputacc_h_3_V_reg_1074),
    .data_4_V_read(inputacc_h_4_V_reg_1079),
    .ap_return_0(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_0),
    .ap_return_1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_1),
    .ap_return_2(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_2),
    .ap_return_3(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_3),
    .ap_return_4(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_4)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U180(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_5),
    .din1(tmpres_state_zr_s_reg_954),
    .dout(mul_ln1118_fu_756_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U181(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_6),
    .din1(tmpres_state_zr_10_reg_959),
    .dout(mul_ln1118_1_fu_763_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U182(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_7),
    .din1(tmpres_state_zr_11_reg_964),
    .dout(mul_ln1118_2_fu_770_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U183(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_8),
    .din1(tmpres_state_zr_12_reg_969),
    .dout(mul_ln1118_3_fu_777_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U184(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_9),
    .din1(tmpres_state_zr_13_reg_974),
    .dout(mul_ln1118_4_fu_784_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U185(
    .din0(sub_ln1193_fu_539_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_0),
    .dout(mul_ln703_fu_791_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U186(
    .din0(sub_ln1193_1_fu_556_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_1),
    .dout(mul_ln703_1_fu_797_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U187(
    .din0(sub_ln1193_2_fu_573_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_2),
    .dout(mul_ln703_2_fu_803_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U188(
    .din0(sub_ln1193_3_fu_590_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_3),
    .dout(mul_ln703_3_fu_809_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U189(
    .din0(sub_ln1193_4_fu_607_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_return_4),
    .dout(mul_ln703_4_fu_815_p2)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U190(
    .din0(tmpres_zr_reg_1029),
    .din1(select_ln419_reg_891),
    .din2(mul_ln703_reg_1084),
    .dout(grp_fu_821_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U191(
    .din0(tmpres_zr_1_reg_1035),
    .din1(select_ln419_1_reg_897),
    .din2(mul_ln703_1_reg_1089),
    .dout(grp_fu_829_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U192(
    .din0(tmpres_zr_2_reg_1041),
    .din1(select_ln419_2_reg_903),
    .din2(mul_ln703_2_reg_1094),
    .dout(grp_fu_837_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U193(
    .din0(tmpres_zr_3_reg_1047),
    .din1(select_ln419_3_reg_909),
    .din2(mul_ln703_3_reg_1099),
    .dout(grp_fu_845_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U194(
    .din0(tmpres_zr_4_reg_1053),
    .din1(select_ln419_4_reg_915),
    .din2(mul_ln703_4_reg_1104),
    .dout(grp_fu_853_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start_reg <= 1'b1;
        end else if ((grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_ready == 1'b1)) begin
            grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start_reg <= 1'b1;
        end else if ((grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_ready == 1'b1)) begin
            grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state4) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start_reg <= 1'b1;
        end else if ((grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_ready == 1'b1)) begin
            grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state6) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start_reg <= 1'b1;
        end else if ((grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_ready == 1'b1)) begin
            grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
        call_ret1_reg_921_0 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_0;
        call_ret1_reg_921_1 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_1;
        call_ret1_reg_921_10 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_10;
        call_ret1_reg_921_11 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_11;
        call_ret1_reg_921_12 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_12;
        call_ret1_reg_921_13 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_13;
        call_ret1_reg_921_14 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_14;
        call_ret1_reg_921_2 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_2;
        call_ret1_reg_921_3 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_3;
        call_ret1_reg_921_4 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_4;
        call_ret1_reg_921_5 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_5;
        call_ret1_reg_921_6 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_6;
        call_ret1_reg_921_7 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_7;
        call_ret1_reg_921_8 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_8;
        call_ret1_reg_921_9 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_return_9;
        call_ret_reg_940_0 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_0;
        call_ret_reg_940_1 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_1;
        call_ret_reg_940_2 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_2;
        call_ret_reg_940_3 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_3;
        call_ret_reg_940_4 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_4;
        call_ret_reg_940_5 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_5;
        call_ret_reg_940_6 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_6;
        call_ret_reg_940_7 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_7;
        call_ret_reg_940_8 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_8;
        call_ret_reg_940_9 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_9;
        tmpres_state_zr_10_reg_959 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_11;
        tmpres_state_zr_11_reg_964 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_12;
        tmpres_state_zr_12_reg_969 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_13;
        tmpres_state_zr_13_reg_974 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_14;
        tmpres_state_zr_s_reg_954 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_return_10;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_0 <= {{grp_fu_821_p3[27:10]}};
        h_state_V_1 <= {{grp_fu_829_p3[27:10]}};
        h_state_V_2 <= {{grp_fu_837_p3[27:10]}};
        h_state_V_3 <= {{grp_fu_845_p3[27:10]}};
        h_state_V_4 <= {{grp_fu_853_p3[27:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inputacc_h_0_V_reg_1059 <= inputacc_h_0_V_fu_486_p2;
        inputacc_h_1_V_reg_1064 <= inputacc_h_1_V_fu_492_p2;
        inputacc_h_2_V_reg_1069 <= inputacc_h_2_V_fu_498_p2;
        inputacc_h_3_V_reg_1074 <= inputacc_h_3_V_fu_504_p2;
        inputacc_h_4_V_reg_1079 <= inputacc_h_4_V_fu_510_p2;
        tmpres_zr_1_reg_1035 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_1;
        tmpres_zr_2_reg_1041 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_2;
        tmpres_zr_3_reg_1047 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_3;
        tmpres_zr_4_reg_1053 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_4;
        tmpres_zr_reg_1029 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        inputacc_zr_0_V_reg_979 <= inputacc_zr_0_V_fu_291_p2;
        inputacc_zr_1_V_reg_984 <= inputacc_zr_1_V_fu_297_p2;
        inputacc_zr_2_V_reg_989 <= inputacc_zr_2_V_fu_303_p2;
        inputacc_zr_3_V_reg_994 <= inputacc_zr_3_V_fu_309_p2;
        inputacc_zr_4_V_reg_999 <= inputacc_zr_4_V_fu_315_p2;
        inputacc_zr_5_V_reg_1004 <= inputacc_zr_5_V_fu_321_p2;
        inputacc_zr_6_V_reg_1009 <= inputacc_zr_6_V_fu_327_p2;
        inputacc_zr_7_V_reg_1014 <= inputacc_zr_7_V_fu_333_p2;
        inputacc_zr_8_V_reg_1019 <= inputacc_zr_8_V_fu_339_p2;
        inputacc_zr_9_V_reg_1024 <= inputacc_zr_9_V_fu_345_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mul_ln703_1_reg_1089 <= mul_ln703_1_fu_797_p2;
        mul_ln703_2_reg_1094 <= mul_ln703_2_fu_803_p2;
        mul_ln703_3_reg_1099 <= mul_ln703_3_fu_809_p2;
        mul_ln703_4_reg_1104 <= mul_ln703_4_fu_815_p2;
        mul_ln703_reg_1084 <= mul_ln703_fu_791_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        select_ln419_1_reg_897 <= select_ln419_1_fu_175_p3;
        select_ln419_2_reg_903 <= select_ln419_2_fu_184_p3;
        select_ln419_3_reg_909 <= select_ln419_3_fu_193_p3;
        select_ln419_4_reg_915 <= select_ln419_4_fu_202_p3;
        select_ln419_reg_891 <= select_ln419_fu_166_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_NS_fsm_state4 = ap_NS_fsm[32'd3];

assign ap_NS_fsm_state6 = ap_NS_fsm[32'd5];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_done == 1'b0) | (grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_done == 1'b0));
end

assign ap_return_0 = {{grp_fu_821_p3[27:10]}};

assign ap_return_1 = {{grp_fu_829_p3[27:10]}};

assign ap_return_2 = {{grp_fu_837_p3[27:10]}};

assign ap_return_3 = {{grp_fu_845_p3[27:10]}};

assign ap_return_4 = {{grp_fu_853_p3[27:10]}};

assign grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start = grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_94_ap_start_reg;

assign grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start = grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_110_ap_start_reg;

assign grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start = grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_119_ap_start_reg;

assign grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start = grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_135_ap_start_reg;

assign inputacc_h_0_V_fu_486_p2 = (call_ret1_reg_921_10 + trunc_ln_fu_413_p4);

assign inputacc_h_1_V_fu_492_p2 = (call_ret1_reg_921_11 + trunc_ln708_1_fu_429_p4);

assign inputacc_h_2_V_fu_498_p2 = (call_ret1_reg_921_12 + trunc_ln708_2_fu_445_p4);

assign inputacc_h_3_V_fu_504_p2 = (call_ret1_reg_921_13 + trunc_ln708_3_fu_461_p4);

assign inputacc_h_4_V_fu_510_p2 = (call_ret1_reg_921_14 + trunc_ln708_4_fu_477_p4);

assign inputacc_zr_0_V_fu_291_p2 = (call_ret1_reg_921_0 + call_ret_reg_940_0);

assign inputacc_zr_1_V_fu_297_p2 = (call_ret1_reg_921_1 + call_ret_reg_940_1);

assign inputacc_zr_2_V_fu_303_p2 = (call_ret1_reg_921_2 + call_ret_reg_940_2);

assign inputacc_zr_3_V_fu_309_p2 = (call_ret1_reg_921_3 + call_ret_reg_940_3);

assign inputacc_zr_4_V_fu_315_p2 = (call_ret1_reg_921_4 + call_ret_reg_940_4);

assign inputacc_zr_5_V_fu_321_p2 = (call_ret1_reg_921_5 + call_ret_reg_940_5);

assign inputacc_zr_6_V_fu_327_p2 = (call_ret1_reg_921_6 + call_ret_reg_940_6);

assign inputacc_zr_7_V_fu_333_p2 = (call_ret1_reg_921_7 + call_ret_reg_940_7);

assign inputacc_zr_8_V_fu_339_p2 = (call_ret1_reg_921_8 + call_ret_reg_940_8);

assign inputacc_zr_9_V_fu_345_p2 = (call_ret1_reg_921_9 + call_ret_reg_940_9);

assign select_ln419_1_fu_175_p0 = reset_state;

assign select_ln419_1_fu_175_p3 = ((select_ln419_1_fu_175_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_1);

assign select_ln419_2_fu_184_p0 = reset_state;

assign select_ln419_2_fu_184_p3 = ((select_ln419_2_fu_184_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_2);

assign select_ln419_3_fu_193_p0 = reset_state;

assign select_ln419_3_fu_193_p3 = ((select_ln419_3_fu_193_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_3);

assign select_ln419_4_fu_202_p0 = reset_state;

assign select_ln419_4_fu_202_p3 = ((select_ln419_4_fu_202_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_4);

assign select_ln419_fu_166_p0 = reset_state;

assign select_ln419_fu_166_p3 = ((select_ln419_fu_166_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_0);

assign sext_ln1193_1_fu_553_p1 = tmpres_zr_1_reg_1035;

assign sext_ln1193_2_fu_570_p1 = tmpres_zr_2_reg_1041;

assign sext_ln1193_3_fu_587_p1 = tmpres_zr_3_reg_1047;

assign sext_ln1193_4_fu_604_p1 = tmpres_zr_4_reg_1053;

assign sext_ln1193_fu_536_p1 = tmpres_zr_reg_1029;

assign sub_ln1193_1_fu_556_p2 = ($signed(19'd1024) - $signed(sext_ln1193_1_fu_553_p1));

assign sub_ln1193_2_fu_573_p2 = ($signed(19'd1024) - $signed(sext_ln1193_2_fu_570_p1));

assign sub_ln1193_3_fu_590_p2 = ($signed(19'd1024) - $signed(sext_ln1193_3_fu_587_p1));

assign sub_ln1193_4_fu_607_p2 = ($signed(19'd1024) - $signed(sext_ln1193_4_fu_604_p1));

assign sub_ln1193_fu_539_p2 = ($signed(19'd1024) - $signed(sext_ln1193_fu_536_p1));

assign trunc_ln708_1_fu_429_p4 = {{mul_ln1118_1_fu_763_p2[27:10]}};

assign trunc_ln708_2_fu_445_p4 = {{mul_ln1118_2_fu_770_p2[27:10]}};

assign trunc_ln708_3_fu_461_p4 = {{mul_ln1118_3_fu_777_p2[27:10]}};

assign trunc_ln708_4_fu_477_p4 = {{mul_ln1118_4_fu_784_p2[27:10]}};

assign trunc_ln_fu_413_p4 = {{mul_ln1118_fu_756_p2[27:10]}};

endmodule //gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s
