// Seed: 1671340227
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3 = id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    id_3,
    output logic id_1
);
  initial id_1 <= -1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  always
    if (1 || -1) $display;
    else id_1 <= -1;
  assign id_1 = -1;
  assign id_1 = 1;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  tri1 id_2, id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  wire id_4, id_5;
  assign id_3 = 1 - -1;
endmodule
