

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-32a5e88e7f0bd0281e1f3b1056e517909662bd85_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_smart_runtime                    0 # Enable access pattern detection, policy engine, and adaptive memory management.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
01c18c6fe287eb99124b9482a264b33e  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/ATAX/atax
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/ATAX/atax
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/ATAX/atax "
Parsing file _cuobjdump_complete_output_y7DYs7
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z12atax_kernel2PfS_S_ : hostFun 0x0x4010a2, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z12atax_kernel1PfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12atax_kernel1PfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z12atax_kernel1PfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12atax_kernel1PfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12atax_kernel1PfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12atax_kernel1PfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12atax_kernel1PfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z12atax_kernel1PfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:34) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270 (_1.ptx:109) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x268 (_1.ptx:106) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270 (_1.ptx:109) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12atax_kernel1PfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12atax_kernel1PfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12atax_kernel2PfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12atax_kernel2PfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z12atax_kernel2PfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12atax_kernel2PfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12atax_kernel2PfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12atax_kernel2PfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12atax_kernel2PfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z12atax_kernel2PfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2b8 (_1.ptx:133) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b8 (_1.ptx:202) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4b0 (_1.ptx:199) @%p2 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b8 (_1.ptx:202) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12atax_kernel2PfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12atax_kernel2PfS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_E3RM0Q"
Running: cat _ptx_E3RM0Q | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_4dSByA
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_4dSByA --output-file  /dev/null 2> _ptx_E3RM0Qinfo"
GPGPU-Sim PTX: Kernel '_Z12atax_kernel2PfS_S_' : regs=14, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12atax_kernel1PfS_S_' : regs=19, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_E3RM0Q _ptx2_4dSByA _ptx_E3RM0Qinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z12atax_kernel1PfS_S_ : hostFun 0x0x400fe3, fat_cubin_handle = 1

GPGPU-Sim PTX: cudaLaunch for 0x0x400fe3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12atax_kernel1PfS_S_' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z12atax_kernel1PfS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z12atax_kernel1PfS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z12atax_kernel1PfS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z12atax_kernel1PfS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z12atax_kernel1PfS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z12atax_kernel1PfS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 1149563
gpu_sim_insn = 6627200
gpu_ipc =       5.7650
gpu_tot_sim_cycle = 1371713
gpu_tot_sim_insn = 6627200
gpu_tot_ipc =       4.8313
gpu_tot_issued_cta = 5
max_total_param_size = 0
gpu_stall_dramfull = 55649
gpu_stall_icnt2sh    = 4647106
partiton_reqs_in_parallel = 25234737
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9516
partiton_level_parallism_total  =      18.3965
partiton_reqs_in_parallel_util = 25234737
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1149563
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9516
partiton_level_parallism_util_total  =      21.9516
partiton_replys_in_parallel = 1531268
partiton_replys_in_parallel_total    = 0
L2_BW  =     126.2564 GB/Sec
L2_BW_total  =     105.8091 GB/Sec
gpu_total_sim_rate=19434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 106868
	L1I_total_cache_misses = 94
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 120
	L1C_total_cache_misses = 120
	L1C_total_cache_miss_rate = 1.0000
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 106774
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 94
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 106868
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 6717824
gpgpu_n_tot_w_icount = 209932
gpgpu_n_stall_shd_mem = 1395956
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1485638
gpgpu_n_mem_write_global = 45600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 5
gpgpu_n_load_insn  = 2881200
gpgpu_n_store_insn = 1440000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1395955
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:948	W0_Idle:28044	W0_Scoreboard:10335761	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5514	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:204418
traffic_breakdown_coretomem[CONST_ACC_R] = 40 {8:5,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11885104 {8:1485638,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6124800 {72:1200,136:44400,}
traffic_breakdown_coretomem[INST_ACC_R] = 200 {8:25,}
traffic_breakdown_memtocore[CONST_ACC_R] = 360 {72:5,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 59429104 {40:1485600,72:1,136:37,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 364800 {8:45600,}
traffic_breakdown_memtocore[INST_ACC_R] = 3400 {136:25,}
maxmrqlatency = 17 
maxdqlatency = 0 
maxmflatency = 795375 
averagemflatency = 527 
max_icnt2mem_latency = 794958 
max_icnt2sh_latency = 1371712 
mrq_lat_table:45148 	6 	50 	101 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1348960 	180913 	93 	0 	32 	0 	44 	14 	41 	69 	205 	353 	519 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1123453 	381768 	22433 	1055 	1084 	198 	0 	0 	0 	32 	0 	44 	14 	41 	69 	205 	353 	519 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	211380 	204282 	342275 	379203 	323075 	25426 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3814 	26982 	14804 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1966 	0 	14 	8 	9 	12 	12 	10 	9 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         2         2         4         3         3         3         3         3         5         5         3         4         4         3 
dram[1]:         2         2         2         2         2         2         3         4         2         2         4         5         4         3         4         4 
dram[2]:         2         2         2         1         2         2         4         4         2         3         5         4         4         4         4         3 
dram[3]:         2         2         2         2         2         1         4         5         3         3         4         4         5         4         3         4 
dram[4]:         2         2         2         2         3         3         2         3         3         2         4         4         4         3         4         4 
dram[5]:         2         2         2         2         2         3         3         3         2         2         3         2         3         4         3         3 
dram[6]:         2         2         2         2         3         3         4         5         2         2         2         2         5         5         3         4 
dram[7]:         2         2         2         2         2         3         3         2         2         2         2         2         4         5         3         3 
dram[8]:         2         2         2         1         2         3         3         3         2         2         4         4         4         4         3         3 
dram[9]:         2         2         1         2         3         3         4         3         2         2         4         5         3         4         3         3 
dram[10]:         2         2         2         1         2         2         4         3         2         3         5         6         4         5         4         2 
maximum service time to same row:
dram[0]:    141083    120403    115687     90846    158960    165689     80959    158971    147826    115124    111704     94000    137933    119965     56615    137942 
dram[1]:    177419    133999     75957    169091    172408     96682     99264     87908    155593    151922     80421    137919    104841     64163    133990     56616 
dram[2]:    107444     80695    134009     75957    158956    165685    117187    129530    115124     70966    144630     64156    137930    144640    104845    137939 
dram[3]:    137685    184141    101358     98140     99265    115696    165695     75532    126110    134428    141311     93999     94006    116635    144650    104847 
dram[4]:     80694    133998    148019     75957    102980    158962    162365     80960    107344    147822    154719     80421    104840    144637    133760     56615 
dram[5]:    120403    177421    134008     75957    130571     94768    158972     99265    115125    161207    141307     64155     64162    141318    134479    104843 
dram[6]:    134001    115685    174662    173719     99265    158958    132926    130000     80960    129506    137921    144569     94005    137931     93088    104846 
dram[7]:     80695    137686    141083    115688    115695    106416    158968    165697     66847    144534     64158     88660    144642    104839    138042    144652 
dram[8]:    133997    120403    169089    134007    130572    158954     80960     99265    151224    115124     94001    144628    116636    104842     56615    133990 
dram[9]:    134000    115684     75957    134011    165683     99265     84511    165693    151928    111704     64154    141309    144638     94004     89700    144648 
dram[10]:    184139     80696     75957    184149    162353     99266    120542    132926    134430     70969     64157    137923    141319     96599    104845    141329 
average row accesses per activate:
dram[0]:  1.023622  1.024000  1.007782  1.003891  1.019763  1.011765  1.024000  1.015748  1.023529  1.027668  1.024194  1.024194  1.028112  1.023904  1.015810  1.015810 
dram[1]:  1.015810  1.015810  1.003891  1.003891  1.011811  1.003891  1.019763  1.027888  1.019531  1.023622  1.020080  1.032520  1.019841  1.011811  1.019763  1.023810 
dram[2]:  1.023715  1.024000  1.003891  1.003846  1.007843  1.007843  1.032000  1.028000  1.023438  1.023622  1.024096  1.020000  1.015873  1.015810  1.023904  1.024000 
dram[3]:  1.028000  1.027888  1.007812  1.003891  1.011765  1.007812  1.032000  1.032129  1.027559  1.031746  1.011952  1.020080  1.019763  1.015810  1.015748  1.019763 
dram[4]:  1.032000  1.027778  1.003861  1.007722  1.019841  1.015748  1.015748  1.024000  1.023529  1.015686  1.020080  1.019920  1.015873  1.011858  1.019685  1.015748 
dram[5]:  1.040486  1.028000  1.003876  1.003861  1.011719  1.019920  1.023904  1.027888  1.011719  1.019685  1.024096  1.016000  1.007812  1.011811  1.011811  1.011719 
dram[6]:  1.032000  1.027888  1.011719  1.011673  1.015810  1.015810  1.032000  1.032129  1.007812  1.007782  1.007968  1.011952  1.015810  1.019920  1.011765  1.015810 
dram[7]:  1.032258  1.019841  1.007782  1.003891  1.011765  1.015748  1.028000  1.023904  1.007812  1.007812  1.015936  1.016000  1.015810  1.023904  1.011858  1.011811 
dram[8]:  1.019763  1.027778  1.003891  1.003876  1.019841  1.032000  1.023810  1.019841  1.011719  1.011628  1.020161  1.016064  1.024000  1.024000  1.011719  1.011811 
dram[9]:  1.028000  1.028000  1.000000  1.003891  1.023904  1.031873  1.028000  1.019841  1.027559  1.023529  1.015936  1.028340  1.019920  1.023715  1.011811  1.011858 
dram[10]:  1.023904  1.023904  1.007782  1.000000  1.023810  1.032129  1.032129  1.027778  1.011673  1.011673  1.024292  1.024292  1.028000  1.028112  1.015748  1.007782 
average row locality = 45318/44505 = 1.018268
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       260       256       259       258       258       258       256       258       260       259       254       254       256       257       257       257 
dram[1]:       257       257       258       258       257       258       258       258       260       259       254       254       257       257       258       258 
dram[2]:       259       256       258       261       257       257       258       257       261       259       255       255       256       257       257       256 
dram[3]:       257       258       258       258       258       258       258       257       259       259       254       254       258       257       258       258 
dram[4]:       258       259       260       261       257       258       258       256       260       258       254       256       256       256       259       258 
dram[5]:       257       257       259       260       259       256       257       258       258       258       255       254       258       257       257       259 
dram[6]:       258       258       259       260       257       257       258       257       258       259       253       254       257       256       258       257 
dram[7]:       256       257       259       258       258       258       257       257       257       258       255       254       257       257       256       257 
dram[8]:       258       259       258       259       257       258       258       257       258       260       253       253       256       256       259       257 
dram[9]:       257       257       262       258       257       259       257       257       259       259       255       254       256       259       257       256 
dram[10]:       257       257       259       260       258       257       257       259       258       259       253       253       257       256       258       259 
total reads: 45295
bank skew: 262/253 = 1.04
chip skew: 4124/4111 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         2         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         2         2         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         2         1         0         0         0         0         0         0 
total reads: 23
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      15225     15957     16289     16846     21285     15843     12844     20362     22020     14001     16535     21236     19473     15258     16575     18042
dram[1]:      20187     17269     14100     18814     17442     14142     18435     16821     22190     21601     14273     18233     18426     16661     17683     17427
dram[2]:      19037     14564     19078     17883     18394     15993     15707     18171     16243     19519     21702     13538     19291     21491     15963     18070
dram[3]:      15522     20315     19282     16720     15893     18730     19164     16121     19872     20064     16317     20009     15277     18119     20696     15837
dram[4]:      17531     16973     21831     17663     15046     17109     18083     16272     17786     21122     20862     17457     18040     20409     17086     16389
dram[5]:      17526     18622     16863     18964     16769     14690     19412     18939     16692     19568     19566     16680     16435     20535     18951     15150
dram[6]:      16718     18318     20157     18323     16141     19083     16511     16027     21447     17684     16835     19699     16613     17978     17416     19161
dram[7]:      14456     17589     18382     17786     16642     17567     19258     18100     12820     20480     18222     15834     19438     18463     18107     17147
dram[8]:      17856     18941     19156     18638     14612     18504     17714     17237     20091     15164     19306     20951     15028     20050     18283     15358
dram[9]:      13368     20447     20183     15075     17907     18511     16067     18511     18387     19784     16509     18204     20809     13850     18571     19970
dram[10]:      18376     13614     15721     20139     17925     15829     17649     18293     19228     18516     17939     19563     17305     18150     17260     17945
maximum mf latency per bank:
dram[0]:     595056    795300    735465    586396    786598    735528    666169    786630    786558    666261    786614    786614    686911    786669    786579    686902
dram[1]:     706446    786567    786652    735540    666254    786599    735637    666123    786688    786574    666266    786559    710653    786578    786649    795221
dram[2]:     795212    786626    786631    735461    735630    666216    786602    786579    666171    786594    786661    666045    716617    786652    786671    795375
dram[3]:     666039    786537    786569    666174    735530    786560    695564    735660    786562    695546    710581    786553    686877    716589    786581    687046
dram[4]:     795211    595063    786616    735518    666301    786482    786545    735506    786592    786496    672680    786539    786611    686922    666254    795211
dram[5]:     795247    786632    586331    786637    735605    666232    786472    735665    735755    786623    786479    786669    786518    716601    706414    666122
dram[6]:     666024    795212    786666    666163    786641    786637    695547    786569    786703    695539    786662    786625    786708    716628    795227    786627
dram[7]:     786526    706645    735551    786623    666344    735482    786510    695568    666321    786653    786518    666199    786559    710614    795288    786615
dram[8]:     786505    795211    735594    786534    786507    735591    735620    786516    672406    666225    786532    786555    666157    786559    716662    595156
dram[9]:     595091    795290    735559    536369    786588    735709    735545    786559    786551    786591    666217    786564    786605    666015    795331    786615
dram[10]:     786552    666092    666168    786630    786573    666270    735483    786616    786536    786661    786575    710561    716585    786669    666006    795211
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2134569 n_nop=2110027 n_act=4041 n_pre=4025 n_req=4119 n_rd=16468 n_write=8 bw_util=0.01544
n_activity=159954 dram_eff=0.206
bk0: 1040a 2126372i bk1: 1024a 2126426i bk2: 1036a 2126290i bk3: 1032a 2126234i bk4: 1032a 2126449i bk5: 1032a 2126269i bk6: 1024a 2126494i bk7: 1032a 2126293i bk8: 1040a 2126278i bk9: 1036a 2126321i bk10: 1016a 2126565i bk11: 1016a 2126503i bk12: 1024a 2126536i bk13: 1028a 2126457i bk14: 1028a 2126469i bk15: 1028a 2126384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000136796
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2134569 n_nop=2110003 n_act=4051 n_pre=4035 n_req=4120 n_rd=16472 n_write=8 bw_util=0.01544
n_activity=160386 dram_eff=0.2055
bk0: 1028a 2126452i bk1: 1028a 2126364i bk2: 1032a 2126327i bk3: 1032a 2126233i bk4: 1028a 2126416i bk5: 1032a 2126233i bk6: 1032a 2126396i bk7: 1032a 2126374i bk8: 1040a 2126260i bk9: 1036a 2126270i bk10: 1016a 2126544i bk11: 1016a 2126613i bk12: 1028a 2126506i bk13: 1028a 2126419i bk14: 1032a 2126438i bk15: 1032a 2126407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00012321
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2134569 n_nop=2110011 n_act=4045 n_pre=4029 n_req=4121 n_rd=16476 n_write=8 bw_util=0.01544
n_activity=161026 dram_eff=0.2047
bk0: 1036a 2126437i bk1: 1024a 2126493i bk2: 1032a 2126334i bk3: 1044a 2126183i bk4: 1028a 2126385i bk5: 1028a 2126264i bk6: 1032a 2126460i bk7: 1028a 2126425i bk8: 1044a 2126263i bk9: 1036a 2126252i bk10: 1020a 2126544i bk11: 1020a 2126445i bk12: 1024a 2126461i bk13: 1028a 2126399i bk14: 1028a 2126504i bk15: 1024a 2126452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000136796
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2134569 n_nop=2110011 n_act=4043 n_pre=4027 n_req=4122 n_rd=16476 n_write=12 bw_util=0.01545
n_activity=160785 dram_eff=0.2051
bk0: 1028a 2126538i bk1: 1032a 2126448i bk2: 1032a 2126403i bk3: 1032a 2126258i bk4: 1032a 2126340i bk5: 1032a 2126241i bk6: 1032a 2126447i bk7: 1028a 2126444i bk8: 1036a 2126287i bk9: 1036a 2126330i bk10: 1016a 2126488i bk11: 1016a 2126481i bk12: 1032a 2126441i bk13: 1028a 2126402i bk14: 1032a 2126442i bk15: 1032a 2126409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000154598
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2134569 n_nop=2109975 n_act=4053 n_pre=4037 n_req=4126 n_rd=16496 n_write=8 bw_util=0.01546
n_activity=161232 dram_eff=0.2047
bk0: 1032a 2126536i bk1: 1036a 2126380i bk2: 1040a 2126276i bk3: 1044a 2126122i bk4: 1028a 2126404i bk5: 1032a 2126305i bk6: 1032a 2126347i bk7: 1024a 2126412i bk8: 1040a 2126276i bk9: 1032a 2126273i bk10: 1016a 2126519i bk11: 1024a 2126411i bk12: 1024a 2126505i bk13: 1024a 2126412i bk14: 1036a 2126412i bk15: 1032a 2126393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000124147
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2134569 n_nop=2109997 n_act=4052 n_pre=4036 n_req=4121 n_rd=16476 n_write=8 bw_util=0.01544
n_activity=160823 dram_eff=0.205
bk0: 1028a 2126567i bk1: 1028a 2126470i bk2: 1036a 2126315i bk3: 1040a 2126174i bk4: 1036a 2126268i bk5: 1024a 2126422i bk6: 1028a 2126446i bk7: 1032a 2126365i bk8: 1032a 2126307i bk9: 1032a 2126247i bk10: 1020a 2126520i bk11: 1016a 2126503i bk12: 1032a 2126351i bk13: 1028a 2126380i bk14: 1028a 2126423i bk15: 1036a 2126333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.33892e-05
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2134569 n_nop=2110029 n_act=4046 n_pre=4030 n_req=4116 n_rd=16464 n_write=0 bw_util=0.01543
n_activity=160183 dram_eff=0.2056
bk0: 1032a 2126546i bk1: 1032a 2126414i bk2: 1036a 2126384i bk3: 1040a 2126231i bk4: 1028a 2126408i bk5: 1028a 2126339i bk6: 1032a 2126496i bk7: 1028a 2126439i bk8: 1032a 2126307i bk9: 1036a 2126221i bk10: 1012a 2126459i bk11: 1016a 2126429i bk12: 1028a 2126429i bk13: 1024a 2126464i bk14: 1032a 2126388i bk15: 1028a 2126392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000124147
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2134569 n_nop=2110041 n_act=4048 n_pre=4032 n_req=4112 n_rd=16444 n_write=4 bw_util=0.01541
n_activity=160272 dram_eff=0.2053
bk0: 1024a 2126575i bk1: 1028a 2126416i bk2: 1036a 2126379i bk3: 1032a 2126274i bk4: 1032a 2126320i bk5: 1032a 2126339i bk6: 1028a 2126503i bk7: 1028a 2126374i bk8: 1028a 2126301i bk9: 1032a 2126253i bk10: 1020a 2126434i bk11: 1016a 2126446i bk12: 1028a 2126443i bk13: 1028a 2126466i bk14: 1024a 2126461i bk15: 1028a 2126340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000127426
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2134569 n_nop=2110019 n_act=4047 n_pre=4031 n_req=4118 n_rd=16464 n_write=8 bw_util=0.01543
n_activity=160785 dram_eff=0.2049
bk0: 1032a 2126469i bk1: 1036a 2126388i bk2: 1032a 2126330i bk3: 1036a 2126227i bk4: 1028a 2126427i bk5: 1032a 2126414i bk6: 1032a 2126446i bk7: 1028a 2126384i bk8: 1032a 2126303i bk9: 1040a 2126152i bk10: 1012a 2126538i bk11: 1012a 2126482i bk12: 1024a 2126503i bk13: 1024a 2126520i bk14: 1036a 2126417i bk15: 1028a 2126415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.52631e-05
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2134569 n_nop=2110011 n_act=4041 n_pre=4025 n_req=4123 n_rd=16476 n_write=16 bw_util=0.01545
n_activity=160812 dram_eff=0.2051
bk0: 1028a 2126545i bk1: 1028a 2126430i bk2: 1048a 2126151i bk3: 1032a 2126272i bk4: 1028a 2126485i bk5: 1036a 2126394i bk6: 1028a 2126542i bk7: 1028a 2126387i bk8: 1036a 2126311i bk9: 1036a 2126225i bk10: 1020a 2126446i bk11: 1016a 2126531i bk12: 1024a 2126471i bk13: 1036a 2126384i bk14: 1028a 2126381i bk15: 1024a 2126384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000149445
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2134569 n_nop=2110027 n_act=4039 n_pre=4023 n_req=4120 n_rd=16468 n_write=12 bw_util=0.01544
n_activity=160261 dram_eff=0.2057
bk0: 1028a 2126495i bk1: 1028a 2126396i bk2: 1036a 2126315i bk3: 1040a 2126175i bk4: 1032a 2126435i bk5: 1028a 2126483i bk6: 1028a 2126543i bk7: 1036a 2126379i bk8: 1032a 2126251i bk9: 1036a 2126209i bk10: 1012a 2126573i bk11: 1012a 2126526i bk12: 1028a 2126476i bk13: 1024a 2126493i bk14: 1032a 2126436i bk15: 1036a 2126247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000172869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69063, Miss = 2060, Miss_rate = 0.030, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 69058, Miss = 2057, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69090, Miss = 2059, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 69090, Miss = 2059, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 69090, Miss = 2061, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 69090, Miss = 2058, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 70306, Miss = 2060, Miss_rate = 0.029, Pending_hits = 37, Reservation_fails = 0
L2_cache_bank[7]: Access = 70306, Miss = 2059, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 70311, Miss = 2062, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 70311, Miss = 2062, Miss_rate = 0.029, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 70311, Miss = 2060, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 70311, Miss = 2059, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 69078, Miss = 2058, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 69073, Miss = 2058, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 69073, Miss = 2055, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 69073, Miss = 2056, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 69073, Miss = 2057, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 69073, Miss = 2059, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 70274, Miss = 2060, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 70274, Miss = 2059, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 70274, Miss = 2057, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 69666, Miss = 2060, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1531268
L2_total_cache_misses = 45295
L2_total_cache_miss_rate = 0.0296
L2_total_cache_pending_hits = 49
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1440323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 45589
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1485638
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=3017128
icnt_total_pkts_simt_to_mem=1711268
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.8266
	minimum = 6
	maximum = 514
Network latency average = 34.5665
	minimum = 6
	maximum = 328
Slowest packet = 761372
Flit latency average = 40.0342
	minimum = 6
	maximum = 327
Slowest flit = 1243362
Fragmentation average = 1.14284e-05
	minimum = 0
	maximum = 16
Injected packet rate average = 0.0266409
	minimum = 0 (at node 0)
	maximum = 0.141973 (at node 1)
Accepted packet rate average = 0.0266409
	minimum = 0 (at node 0)
	maximum = 0.141973 (at node 1)
Injected flit rate average = 0.0411322
	minimum = 0 (at node 0)
	maximum = 0.158675 (at node 1)
Accepted flit rate average= 0.0411322
	minimum = 0 (at node 0)
	maximum = 0.279788 (at node 1)
Injected packet length average = 1.54395
Accepted packet length average = 1.54395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 45.8266 (1 samples)
	minimum = 6 (1 samples)
	maximum = 514 (1 samples)
Network latency average = 34.5665 (1 samples)
	minimum = 6 (1 samples)
	maximum = 328 (1 samples)
Flit latency average = 40.0342 (1 samples)
	minimum = 6 (1 samples)
	maximum = 327 (1 samples)
Fragmentation average = 1.14284e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 16 (1 samples)
Injected packet rate average = 0.0266409 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.141973 (1 samples)
Accepted packet rate average = 0.0266409 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.141973 (1 samples)
Injected flit rate average = 0.0411322 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.158675 (1 samples)
Accepted flit rate average = 0.0411322 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.279788 (1 samples)
Injected packet size average = 1.54395 (1 samples)
Accepted packet size average = 1.54395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 41 sec (341 sec)
gpgpu_simulation_rate = 19434 (inst/sec)
gpgpu_simulation_rate = 4022 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4010a2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12atax_kernel2PfS_S_' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z12atax_kernel2PfS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z12atax_kernel2PfS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z12atax_kernel2PfS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z12atax_kernel2PfS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z12atax_kernel2PfS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z12atax_kernel2PfS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 446154
gpu_sim_insn = 6738800
gpu_ipc =      15.1042
gpu_tot_sim_cycle = 2040017
gpu_tot_sim_insn = 13366000
gpu_tot_ipc =       6.5519
gpu_tot_issued_cta = 10
max_total_param_size = 0
gpu_stall_dramfull = 55649
gpu_stall_icnt2sh    = 4647317
partiton_reqs_in_parallel = 9815388
partiton_reqs_in_parallel_total    = 25234737
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      17.1813
partiton_reqs_in_parallel_util = 9815388
partiton_reqs_in_parallel_util_total    = 25234737
gpu_sim_cycle_parition_util = 446154
gpu_tot_sim_cycle_parition_util    = 1149563
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9651
partiton_replys_in_parallel = 159073
partiton_replys_in_parallel_total    = 1531268
L2_BW  =      33.7946 GB/Sec
L2_BW_total  =      78.5372 GB/Sec
gpu_total_sim_rate=26732

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 217384
	L1I_total_cache_misses = 317
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 240
	L1C_total_cache_misses = 200
	L1C_total_cache_miss_rate = 0.8333
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 40
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 200
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 217067
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 317
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 217384
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 13548736
gpgpu_n_tot_w_icount = 423398
gpgpu_n_stall_shd_mem = 1418230
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1599076
gpgpu_n_mem_write_global = 91200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 10
gpgpu_n_load_insn  = 5762400
gpgpu_n_store_insn = 2880000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1418229
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10156	W0_Idle:40758	W0_Scoreboard:14486657	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:11121	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:412277
traffic_breakdown_coretomem[CONST_ACC_R] = 80 {8:10,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12792608 {8:1599076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12249600 {72:2400,136:88800,}
traffic_breakdown_coretomem[INST_ACC_R] = 440 {8:55,}
traffic_breakdown_memtocore[CONST_ACC_R] = 720 {72:10,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67560608 {40:1531200,72:45602,136:22274,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 729600 {8:91200,}
traffic_breakdown_memtocore[INST_ACC_R] = 7480 {136:55,}
maxmrqlatency = 23 
maxdqlatency = 0 
maxmflatency = 795375 
averagemflatency = 497 
max_icnt2mem_latency = 794958 
max_icnt2sh_latency = 2040016 
mrq_lat_table:88049 	141 	136 	171 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1449409 	239469 	93 	0 	64 	0 	50 	14 	41 	69 	205 	353 	519 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1211324 	390752 	22462 	1055 	63235 	198 	0 	0 	0 	64 	0 	50 	14 	41 	69 	205 	353 	519 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	317168 	211807 	342405 	379203 	323075 	25426 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3814 	26982 	60404 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2847 	5 	16 	8 	9 	12 	12 	10 	9 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        15        14        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    141083    120403    115687     90846    158960    165689     80959    158971    147826    115124    111704     94000    137933    119965     56615    137942 
dram[1]:    177419    133999     75957    169091    172408     96682     99264     87908    155593    151922     80421    137919    104841     64163    133990     56616 
dram[2]:    107444     80695    134009     75957    158956    165685    117187    129530    115124     70966    144630     64156    137930    144640    104845    137939 
dram[3]:    137685    184141    101358     98140     99265    115696    165695     75532    126110    134428    141311     93999     94006    116635    144650    104847 
dram[4]:     80694    133998    148019     75957    102980    158962    162365     80960    107344    147822    154719     80421    104840    144637    133760     56615 
dram[5]:    120403    177421    134008     75957    130571     94768    158972     99265    115125    161207    141307     64155     64162    141318    134479    104843 
dram[6]:    134001    115685    174662    173719     99265    158958    132926    130000     80960    129506    137921    144569     94005    137931     93088    104846 
dram[7]:     80695    137686    141083    115688    115695    106416    158968    165697     66847    144534     64158     88660    144642    104839    138042    144652 
dram[8]:    133997    120403    169089    134007    130572    158954     80960     99265    151224    115124     94001    144628    116636    104842     56615    133990 
dram[9]:    134000    115684     75957    134011    165683     99265     84511    165693    151928    111704     64154    141309    144638     94004     89700    144648 
dram[10]:    184139     80696     75957    184149    162353     99266    120542    132926    134430     70969     64157    137923    141319     96599    104845    141329 
average row accesses per activate:
dram[0]:  1.711864  1.724138  1.646865  1.676768  1.706081  1.678808  1.725086  1.721650  1.675497  1.698997  1.698630  1.689420  1.750000  1.715254  1.707071  1.700337 
dram[1]:  1.709898  1.709898  1.680135  1.668896  1.703704  1.678808  1.714286  1.726027  1.688742  1.688742  1.702055  1.719723  1.709459  1.712838  1.711864  1.722603 
dram[2]:  1.725086  1.720690  1.680135  1.658940  1.691275  1.694631  1.740484  1.737024  1.675410  1.704698  1.687075  1.688136  1.729452  1.696970  1.720137  1.719178 
dram[3]:  1.704082  1.730104  1.658940  1.667774  1.697987  1.681063  1.746528  1.733564  1.691030  1.693333  1.672297  1.682432  1.710438  1.730375  1.691275  1.709459 
dram[4]:  1.739583  1.731035  1.678930  1.671096  1.715254  1.723549  1.695946  1.724138  1.674342  1.661184  1.693878  1.692568  1.706081  1.688963  1.724490  1.721088 
dram[5]:  1.754386  1.732639  1.673333  1.682274  1.692308  1.717687  1.737024  1.713311  1.669967  1.704698  1.706897  1.692833  1.690000  1.697987  1.726027  1.709459 
dram[6]:  1.715753  1.713311  1.681208  1.678930  1.712838  1.721088  1.722603  1.725086  1.685619  1.677741  1.687075  1.689420  1.695652  1.715254  1.699324  1.702703 
dram[7]:  1.705480  1.722603  1.656766  1.650165  1.690000  1.707071  1.695946  1.685619  1.701695  1.674419  1.692833  1.706897  1.696970  1.703704  1.702703  1.700337 
dram[8]:  1.713311  1.710884  1.668896  1.670000  1.726962  1.738832  1.710884  1.700680  1.684564  1.678808  1.691781  1.680272  1.724490  1.709459  1.687708  1.700337 
dram[9]:  1.719178  1.719178  1.662252  1.672241  1.744828  1.751724  1.704082  1.707483  1.702341  1.691030  1.695205  1.703448  1.692308  1.713805  1.715753  1.709898 
dram[10]:  1.694915  1.683502  1.678930  1.655629  1.725424  1.751724  1.737024  1.706081  1.675497  1.688963  1.698630  1.713793  1.721088  1.723549  1.702703  1.703704 
average row locality = 88526/52018 = 1.701834
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       505       500       499       498       505       507       502       501       504       505       496       495       504       506       507       505 
dram[1]:       501       501       499       499       506       507       504       504       507       507       497       497       506       507       505       503 
dram[2]:       502       499       499       501       504       505       503       502       508       505       496       498       505       504       504       502 
dram[3]:       501       500       501       502       506       506       503       501       506       505       495       498       508       507       504       506 
dram[4]:       501       502       502       503       506       505       502       500       507       503       498       501       505       505       507       506 
dram[5]:       500       499       502       503       506       505       502       502       504       506       495       496       507       506       504       506 
dram[6]:       501       502       501       502       507       506       503       502       503       504       496       495       507       506       503       504 
dram[7]:       498       503       502       500       507       507       502       504       501       503       496       495       504       506       504       505 
dram[8]:       502       503       499       501       506       506       503       500       501       505       494       494       507       506       508       505 
dram[9]:       502       502       502       500       506       508       501       502       506       506       495       494       506       509       501       501 
dram[10]:       500       500       502       500       509       508       502       505       504       503       496       497       506       505       504       506 
total reads: 88478
bank skew: 509/494 = 1.03
chip skew: 8053/8037 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         2         3         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         3         3         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         3         3         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         3         3         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         2         2         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         2         2         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         1         1         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         1         2         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         3         3         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         2         2         0         0         0         0         0         0 
total reads: 48
min_bank_accesses = 0!
chip skew: 6/2 = 3.00
average mf latency per bank:
dram[0]:       8090      8421      8707      8979     11443      8629      7142     11077     12242      8046      8718     11147     10141      7999      8652      9432
dram[1]:      10606      9110      7541      9979      9429      7767     10025      9199     12231     11889      7546      9570      9609      8695      9283      9188
dram[2]:      10073      7724     10115      9564      9953      8711      8645      9890      9201     10868     11409      7182     10029     11210      8390      9466
dram[3]:       8215     10733     10181      8845      8671     10117     10080      8522     11075     11148      8624     10455      8008      9435     10844      8323
dram[4]:       9279      9007     11558      9414      8210      9309      9546      8583      9999     11717     10889      9168      9398     10597      8977      8606
dram[5]:       9259      9843      8950     10053      9152      8017     10189      9986      9426     10698     10330      8792      8612     10679      9914      8004
dram[6]:       8861      9665     10672      9741      9070     10580      8720      8458     11548      9635      8837     10357      8671      9347      9183     10021
dram[7]:       7684      9237      9737      9431      9354      9824     10111      9480      7160     11054      9615      8373     10163      9627      9448      8977
dram[8]:       9428     10005     10157      9885      8310     10324      9336      9112     10936      8371     10136     10981      7838     10394      9571      8067
dram[9]:       7095     10720     10782      8029      9983     10323      8494      9730     10329     11024      8755      9611     10779      7296      9777     10455
dram[10]:       9697      7250      8362     10723      9969      8893      9287      9631     10766     10422      9402     10209      9039      9451      9084      9434
maximum mf latency per bank:
dram[0]:     595056    795300    735465    586396    786598    735528    666169    786630    786558    666261    786614    786614    686911    786669    786579    686902
dram[1]:     706446    786567    786652    735540    666254    786599    735637    666123    786688    786574    666266    786559    710653    786578    786649    795221
dram[2]:     795212    786626    786631    735461    735630    666216    786602    786579    666171    786594    786661    666045    716617    786652    786671    795375
dram[3]:     666039    786537    786569    666174    735530    786560    695564    735660    786562    695546    710581    786553    686877    716589    786581    687046
dram[4]:     795211    595063    786616    735518    666301    786482    786545    735506    786592    786496    672680    786539    786611    686922    666254    795211
dram[5]:     795247    786632    586331    786637    735605    666232    786472    735665    735755    786623    786479    786669    786518    716601    706414    666122
dram[6]:     666024    795212    786666    666163    786641    786637    695547    786569    786703    695539    786662    786625    786708    716628    795227    786627
dram[7]:     786526    706645    735551    786623    666344    735482    786510    695568    666321    786653    786518    666199    786559    710614    795288    786615
dram[8]:     786505    795211    735594    786534    786507    735591    735620    786516    672406    666225    786532    786555    666157    786559    716662    595156
dram[9]:     595091    795290    735559    536369    786588    735709    735545    786559    786551    786591    666217    786564    786605    666015    795331    786615
dram[10]:     786552    666092    666168    786630    786573    666270    735483    786616    786536    786661    786575    710561    716585    786669    666006    795211
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2963010 n_nop=2921392 n_act=4729 n_pre=4713 n_req=8044 n_rd=32156 n_write=20 bw_util=0.02172
n_activity=238445 dram_eff=0.2699
bk0: 2020a 2952029i bk1: 2000a 2951903i bk2: 1996a 2951864i bk3: 1992a 2951704i bk4: 2020a 2952024i bk5: 2028a 2951525i bk6: 2008a 2952114i bk7: 2004a 2951864i bk8: 2016a 2951763i bk9: 2020a 2951636i bk10: 1984a 2952116i bk11: 1980a 2951847i bk12: 2016a 2952216i bk13: 2024a 2951807i bk14: 2028a 2951985i bk15: 2020a 2951686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000154235
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2963010 n_nop=2921340 n_act=4731 n_pre=4715 n_req=8056 n_rd=32200 n_write=24 bw_util=0.02175
n_activity=239184 dram_eff=0.2694
bk0: 2004a 2952137i bk1: 2004a 2951883i bk2: 1996a 2952036i bk3: 1996a 2951746i bk4: 2024a 2952017i bk5: 2028a 2951510i bk6: 2016a 2952036i bk7: 2016a 2951762i bk8: 2028a 2951764i bk9: 2028a 2951531i bk10: 1988a 2952143i bk11: 1988a 2952025i bk12: 2024a 2952057i bk13: 2028a 2951807i bk14: 2020a 2952081i bk15: 2012a 2951828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000147485
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2963010 n_nop=2921414 n_act=4720 n_pre=4704 n_req=8043 n_rd=32148 n_write=24 bw_util=0.02172
n_activity=238891 dram_eff=0.2693
bk0: 2008a 2952182i bk1: 1996a 2951958i bk2: 1996a 2952012i bk3: 2004a 2951619i bk4: 2016a 2951994i bk5: 2020a 2951647i bk6: 2012a 2952152i bk7: 2008a 2951851i bk8: 2032a 2951673i bk9: 2020a 2951621i bk10: 1984a 2952119i bk11: 1992a 2951747i bk12: 2020a 2952104i bk13: 2016a 2951673i bk14: 2016a 2952127i bk15: 2008a 2951865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000244346
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2963010 n_nop=2921328 n_act=4739 n_pre=4723 n_req=8055 n_rd=32196 n_write=24 bw_util=0.02175
n_activity=239687 dram_eff=0.2689
bk0: 2004a 2952136i bk1: 2000a 2952006i bk2: 2004a 2951957i bk3: 2008a 2951575i bk4: 2024a 2951929i bk5: 2024a 2951589i bk6: 2012a 2952138i bk7: 2004a 2951889i bk8: 2024a 2951767i bk9: 2020a 2951620i bk10: 1980a 2952070i bk11: 1992a 2951799i bk12: 2032a 2951991i bk13: 2028a 2951818i bk14: 2016a 2952010i bk15: 2024a 2951788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000277421
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2963010 n_nop=2921332 n_act=4733 n_pre=4717 n_req=8057 n_rd=32212 n_write=16 bw_util=0.02175
n_activity=239921 dram_eff=0.2687
bk0: 2004a 2952257i bk1: 2008a 2951937i bk2: 2008a 2951942i bk3: 2012a 2951542i bk4: 2024a 2951974i bk5: 2020a 2951821i bk6: 2008a 2952000i bk7: 2000a 2951939i bk8: 2028a 2951713i bk9: 2012a 2951567i bk10: 1992a 2952067i bk11: 2004a 2951691i bk12: 2020a 2952047i bk13: 2020a 2951659i bk14: 2028a 2952051i bk15: 2024a 2951875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000204522
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2963010 n_nop=2921404 n_act=4717 n_pre=4701 n_req=8047 n_rd=32172 n_write=16 bw_util=0.02173
n_activity=239235 dram_eff=0.2691
bk0: 2000a 2952349i bk1: 1996a 2952034i bk2: 2008a 2951956i bk3: 2012a 2951689i bk4: 2024a 2951858i bk5: 2020a 2951710i bk6: 2008a 2952144i bk7: 2008a 2951842i bk8: 2016a 2951840i bk9: 2024a 2951526i bk10: 1980a 2952195i bk11: 1984a 2951918i bk12: 2028a 2951925i bk13: 2024a 2951690i bk14: 2016a 2952136i bk15: 2024a 2951817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000117448
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2963010 n_nop=2921394 n_act=4728 n_pre=4712 n_req=8044 n_rd=32168 n_write=8 bw_util=0.02172
n_activity=238599 dram_eff=0.2697
bk0: 2004a 2952176i bk1: 2008a 2951827i bk2: 2004a 2952045i bk3: 2008a 2951685i bk4: 2028a 2951980i bk5: 2024a 2951799i bk6: 2012a 2952113i bk7: 2008a 2951869i bk8: 2012a 2951911i bk9: 2016a 2951587i bk10: 1984a 2952074i bk11: 1980a 2951846i bk12: 2028a 2951923i bk13: 2024a 2951735i bk14: 2012a 2952029i bk15: 2016a 2951786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000238946
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2963010 n_nop=2921374 n_act=4748 n_pre=4732 n_req=8039 n_rd=32148 n_write=8 bw_util=0.0217
n_activity=239522 dram_eff=0.2685
bk0: 1992a 2952191i bk1: 2012a 2951839i bk2: 2008a 2951923i bk3: 2000a 2951674i bk4: 2028a 2951841i bk5: 2028a 2951683i bk6: 2008a 2952044i bk7: 2016a 2951672i bk8: 2004a 2951994i bk9: 2012a 2951629i bk10: 1984a 2952081i bk11: 1980a 2951945i bk12: 2016a 2951988i bk13: 2024a 2951776i bk14: 2016a 2952037i bk15: 2020a 2951701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000234559
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2963010 n_nop=2921390 n_act=4732 n_pre=4716 n_req=8043 n_rd=32160 n_write=12 bw_util=0.02172
n_activity=239392 dram_eff=0.2688
bk0: 2008a 2952142i bk1: 2012a 2951818i bk2: 1996a 2951987i bk3: 2004a 2951624i bk4: 2024a 2952002i bk5: 2024a 2951784i bk6: 2012a 2952067i bk7: 2000a 2951864i bk8: 2004a 2951932i bk9: 2020a 2951515i bk10: 1976a 2952162i bk11: 1976a 2951878i bk12: 2028a 2951997i bk13: 2024a 2951756i bk14: 2032a 2951920i bk15: 2020a 2951752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000184947
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2963010 n_nop=2921406 n_act=4716 n_pre=4700 n_req=8047 n_rd=32164 n_write=24 bw_util=0.02173
n_activity=239211 dram_eff=0.2691
bk0: 2008a 2952185i bk1: 2008a 2951753i bk2: 2008a 2951828i bk3: 2000a 2951659i bk4: 2024a 2952158i bk5: 2032a 2951835i bk6: 2004a 2952158i bk7: 2008a 2951794i bk8: 2024a 2951839i bk9: 2024a 2951561i bk10: 1980a 2952144i bk11: 1976a 2952026i bk12: 2024a 2951931i bk13: 2036a 2951716i bk14: 2004a 2952100i bk15: 2004a 2951793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000195072
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2963010 n_nop=2921370 n_act=4726 n_pre=4710 n_req=8051 n_rd=32188 n_write=16 bw_util=0.02174
n_activity=239193 dram_eff=0.2693
bk0: 2000a 2952078i bk1: 2000a 2951683i bk2: 2008a 2951909i bk3: 2000a 2951653i bk4: 2036a 2952011i bk5: 2032a 2951813i bk6: 2008a 2952209i bk7: 2020a 2951784i bk8: 2016a 2951810i bk9: 2012a 2951648i bk10: 1984a 2952147i bk11: 1988a 2951992i bk12: 2024a 2952009i bk13: 2020a 2951789i bk14: 2016a 2952039i bk15: 2024a 2951671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000217009

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76984, Miss = 4022, Miss_rate = 0.052, Pending_hits = 899, Reservation_fails = 0
L2_cache_bank[1]: Access = 76974, Miss = 4017, Miss_rate = 0.052, Pending_hits = 894, Reservation_fails = 0
L2_cache_bank[2]: Access = 77007, Miss = 4025, Miss_rate = 0.052, Pending_hits = 894, Reservation_fails = 0
L2_cache_bank[3]: Access = 77006, Miss = 4025, Miss_rate = 0.052, Pending_hits = 893, Reservation_fails = 0
L2_cache_bank[4]: Access = 77007, Miss = 4021, Miss_rate = 0.052, Pending_hits = 894, Reservation_fails = 0
L2_cache_bank[5]: Access = 77007, Miss = 4016, Miss_rate = 0.052, Pending_hits = 892, Reservation_fails = 0
L2_cache_bank[6]: Access = 77022, Miss = 4024, Miss_rate = 0.052, Pending_hits = 933, Reservation_fails = 0
L2_cache_bank[7]: Access = 77021, Miss = 4025, Miss_rate = 0.052, Pending_hits = 891, Reservation_fails = 0
L2_cache_bank[8]: Access = 77026, Miss = 4028, Miss_rate = 0.052, Pending_hits = 903, Reservation_fails = 0
L2_cache_bank[9]: Access = 77027, Miss = 4025, Miss_rate = 0.052, Pending_hits = 898, Reservation_fails = 0
L2_cache_bank[10]: Access = 77027, Miss = 4020, Miss_rate = 0.052, Pending_hits = 895, Reservation_fails = 0
L2_cache_bank[11]: Access = 76418, Miss = 4023, Miss_rate = 0.053, Pending_hits = 896, Reservation_fails = 0
L2_cache_bank[12]: Access = 75781, Miss = 4021, Miss_rate = 0.053, Pending_hits = 895, Reservation_fails = 0
L2_cache_bank[13]: Access = 75777, Miss = 4021, Miss_rate = 0.053, Pending_hits = 899, Reservation_fails = 0
L2_cache_bank[14]: Access = 75777, Miss = 4014, Miss_rate = 0.053, Pending_hits = 895, Reservation_fails = 0
L2_cache_bank[15]: Access = 75777, Miss = 4023, Miss_rate = 0.053, Pending_hits = 896, Reservation_fails = 0
L2_cache_bank[16]: Access = 75776, Miss = 4020, Miss_rate = 0.053, Pending_hits = 888, Reservation_fails = 0
L2_cache_bank[17]: Access = 75777, Miss = 4020, Miss_rate = 0.053, Pending_hits = 894, Reservation_fails = 0
L2_cache_bank[18]: Access = 78190, Miss = 4019, Miss_rate = 0.051, Pending_hits = 928, Reservation_fails = 0
L2_cache_bank[19]: Access = 78190, Miss = 4022, Miss_rate = 0.051, Pending_hits = 911, Reservation_fails = 0
L2_cache_bank[20]: Access = 78189, Miss = 4023, Miss_rate = 0.051, Pending_hits = 914, Reservation_fails = 0
L2_cache_bank[21]: Access = 77581, Miss = 4024, Miss_rate = 0.052, Pending_hits = 917, Reservation_fails = 0
L2_total_cache_accesses = 1690341
L2_total_cache_misses = 88478
L2_total_cache_miss_rate = 0.0523
L2_total_cache_pending_hits = 19819
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1490837
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19785
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 88454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 91189
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1599076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 91200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 55
L2_cache_data_port_util = 0.053
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=3402081
icnt_total_pkts_simt_to_mem=2050341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.2854
	minimum = 6
	maximum = 56
Network latency average = 7.88073
	minimum = 6
	maximum = 46
Slowest packet = 3062624
Flit latency average = 6.64304
	minimum = 6
	maximum = 44
Slowest flit = 4728664
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00713087
	minimum = 0 (at node 0)
	maximum = 0.0376721 (at node 6)
Accepted packet rate average = 0.00713087
	minimum = 0 (at node 0)
	maximum = 0.0376721 (at node 6)
Injected flit rate average = 0.0162282
	minimum = 0 (at node 0)
	maximum = 0.0807066 (at node 6)
Accepted flit rate average= 0.0162282
	minimum = 0 (at node 0)
	maximum = 0.0915303 (at node 6)
Injected packet length average = 2.27577
Accepted packet length average = 2.27577
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.056 (2 samples)
	minimum = 6 (2 samples)
	maximum = 285 (2 samples)
Network latency average = 21.2236 (2 samples)
	minimum = 6 (2 samples)
	maximum = 187 (2 samples)
Flit latency average = 23.3386 (2 samples)
	minimum = 6 (2 samples)
	maximum = 185.5 (2 samples)
Fragmentation average = 5.71422e-06 (2 samples)
	minimum = 0 (2 samples)
	maximum = 8 (2 samples)
Injected packet rate average = 0.0168859 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0898226 (2 samples)
Accepted packet rate average = 0.0168859 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.0898226 (2 samples)
Injected flit rate average = 0.0286802 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.119691 (2 samples)
Accepted flit rate average = 0.0286802 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.185659 (2 samples)
Injected packet size average = 1.69847 (2 samples)
Accepted packet size average = 1.69847 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 20 sec (500 sec)
gpgpu_simulation_rate = 26732 (inst/sec)
gpgpu_simulation_rate = 4080 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader1: Tlb_access: 326408 Tlb_hit: 326091 Tlb_miss: 317 Tlb_hit_rate: 0.999029
Shader2: Tlb_access: 326408 Tlb_hit: 326091 Tlb_miss: 317 Tlb_hit_rate: 0.999029
Shader3: Tlb_access: 326408 Tlb_hit: 326091 Tlb_miss: 317 Tlb_hit_rate: 0.999029
Shader4: Tlb_access: 326408 Tlb_hit: 326091 Tlb_miss: 317 Tlb_hit_rate: 0.999029
Shader5: Tlb_access: 225606 Tlb_hit: 225385 Tlb_miss: 221 Tlb_hit_rate: 0.999020
Shader6: Tlb_access: 33608 Tlb_hit: 19975 Tlb_miss: 13633 Tlb_hit_rate: 0.594353
Shader7: Tlb_access: 33608 Tlb_hit: 19954 Tlb_miss: 13654 Tlb_hit_rate: 0.593728
Shader8: Tlb_access: 33608 Tlb_hit: 19926 Tlb_miss: 13682 Tlb_hit_rate: 0.592895
Shader9: Tlb_access: 33608 Tlb_hit: 20936 Tlb_miss: 12672 Tlb_hit_rate: 0.622947
Shader10: Tlb_access: 24606 Tlb_hit: 16058 Tlb_miss: 8548 Tlb_hit_rate: 0.652605
Shader11: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader12: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader13: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader14: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader15: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader16: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader17: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader18: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader19: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader20: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader21: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader22: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader23: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader24: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader25: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader26: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Shader27: Tlb_access: 0 Tlb_hit: 0 Tlb_miss: 0 Tlb_hit_rate: -nan
Tlb_tot_access: 1690276 Tlb_tot_hit: 1626598, Tlb_tot_miss: 63678, Tlb_tot_hit_rate: 0.962327
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader1: Tlb_validate: 303 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader2: Tlb_validate: 303 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader3: Tlb_validate: 303 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader4: Tlb_validate: 303 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader5: Tlb_validate: 210 Tlb_invalidate: 1 Tlb_evict: 0 Tlb_page_evict: 1
Shader6: Tlb_validate: 1409 Tlb_invalidate: 3 Tlb_evict: 0 Tlb_page_evict: 3
Shader7: Tlb_validate: 1409 Tlb_invalidate: 3 Tlb_evict: 0 Tlb_page_evict: 3
Shader8: Tlb_validate: 1409 Tlb_invalidate: 3 Tlb_evict: 0 Tlb_page_evict: 3
Shader9: Tlb_validate: 1410 Tlb_invalidate: 3 Tlb_evict: 0 Tlb_page_evict: 3
Shader10: Tlb_validate: 1391 Tlb_invalidate: 3 Tlb_evict: 0 Tlb_page_evict: 3
Shader11: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader12: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader13: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader14: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader15: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader16: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader17: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader18: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader19: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader20: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader21: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader22: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader23: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader24: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader25: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader26: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Shader27: Tlb_validate: 0 Tlb_invalidate: 0 Tlb_evict: 0 Tlb_page_evict: 0
Tlb_tot_valiate: 8450 Tlb_invalidate: 20, Tlb_tot_evict: 0, Tlb_tot_evict page: 20
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader1: Page_table_access:317 Page_hit: 45 Page_miss: 272 Page_hit_rate: 0.141956
Shader2: Page_table_access:317 Page_hit: 45 Page_miss: 272 Page_hit_rate: 0.141956
Shader3: Page_table_access:317 Page_hit: 45 Page_miss: 272 Page_hit_rate: 0.141956
Shader4: Page_table_access:317 Page_hit: 45 Page_miss: 272 Page_hit_rate: 0.141956
Shader5: Page_table_access:221 Page_hit: 32 Page_miss: 189 Page_hit_rate: 0.144796
Shader6: Page_table_access:13633 Page_hit: 13625 Page_miss: 8 Page_hit_rate: 0.999413
Shader7: Page_table_access:13654 Page_hit: 13646 Page_miss: 8 Page_hit_rate: 0.999414
Shader8: Page_table_access:13682 Page_hit: 13674 Page_miss: 8 Page_hit_rate: 0.999415
Shader9: Page_table_access:12672 Page_hit: 12664 Page_miss: 8 Page_hit_rate: 0.999369
Shader10: Page_table_access:8548 Page_hit: 8542 Page_miss: 6 Page_hit_rate: 0.999298
Shader11: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader12: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader13: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader14: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader15: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader16: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader17: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader18: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader19: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader20: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader21: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader22: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader23: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader24: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader25: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader26: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Shader27: Page_table_access:0 Page_hit: 0 Page_miss: 0 Page_hit_rate: -nan
Page_table_tot_access: 63678 Page_tot_hit: 62363, Page_tot_miss 1315, Page_tot_hit_rate: 0.979349 Page_tot_fault: 37 Page_tot_pending: 1278
Total_memory_access_page_fault: 37, Average_latency: 522558.500000
========================================Page thrashing statistics==============================
Page_validate: 1584 Page_evict_dirty: 0 Page_evict_not_dirty: 0
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.646509
[0-25]: 0.063065, [26-50]: 0.033893, [51-75]: 0.903043, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:  1371713 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(776.207275)
F:   222802----T:   225407 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225407----T:   233647 	 St: c0621000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233647----T:   236252 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236252----T:   244492 	 St: c0601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   244492----T:   251357 	 St: c0040000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   251357----T:   254787 	 St: c004c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   254787----T:   261652 	 St: c04f0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   261652----T:   265082 	 St: c04fc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   265082----T:   270156 	 St: c0170000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   270156----T:   275230 	 St: c0178000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   275230----T:   277835 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   277835----T:   286075 	 St: c0051000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   286075----T:   289505 	 St: c02a0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   289505----T:   296370 	 St: c02a4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   296370----T:   298975 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   298975----T:   307215 	 St: c0501000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   307215----T:   315917 	 St: c03c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   315917----T:   318522 	 St: c03d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   318522----T:   326762 	 St: c03d1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   326762----T:   329367 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   329367----T:   337607 	 St: c0181000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   337607----T:   340212 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   340212----T:   355907 	 St: c0061000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   355907----T:   358707 	 St: c02b0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   358707----T:   366487 	 St: c02b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   366487----T:   369092 	 St: c0510000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   369092----T:   377332 	 St: c0511000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   377332----T:   379937 	 St: c03e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379937----T:   395632 	 St: c03e1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   395632----T:   398237 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   398237----T:   406477 	 St: c0191000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   406477----T:   409082 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   409082----T:   417322 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   417322----T:   419927 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   419927----T:   450650 	 St: c0001000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   450650----T:   455291 	 St: c0540000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   455291----T:   460806 	 St: c0547000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   460806----T:   468128 	 St: c0120000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   468128----T:   471214 	 St: c012d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   471214----T:   476729 	 St: c0250000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   476729----T:   481370 	 St: c0259000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   481370----T:   483975 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   483975----T:   492215 	 St: c0131000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   492215----T:   496027 	 St: c0380000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   496027----T:   524869 	 St: c0385000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:   524869----T:   527474 	 St: c0550000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   527474----T:   535714 	 St: c0551000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   535714----T:   538319 	 St: c0260000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   538319----T:   546559 	 St: c0261000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   546559----T:   549359 	 St: c0140000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   549359----T:   557139 	 St: c0142000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   557139----T:   573302 	 St: c0520000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:   573302----T:   575907 	 St: c0560000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   575907----T:   591602 	 St: c0561000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   591602----T:   600304 	 St: c0240000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   600304----T:   602909 	 St: c0270000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   602909----T:   611149 	 St: c0271000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   611149----T:   623103 	 St: c0080000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:   623103----T:   688646 	 St: c0097000 Sz: 561152 	 Sm: 0 	 T: memcpy_h2d(44.255909)
F:   688646----T:   704809 	 St: c0150000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:   704809----T:   751056 	 St: c01a0000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:   751056----T:   759296 	 St: c02e0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   759296----T:   761901 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   761901----T:   793094 	 St: c0200000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:   793094----T:   809257 	 St: c0280000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:   809257----T:   817959 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   817959----T:   820564 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   820564----T:   888931 	 St: c02f1000 Sz: 585728 	 Sm: 0 	 T: memcpy_h2d(46.162727)
F:   888931----T:   895343 	 St: c0410000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   895343----T:   899155 	 St: c041b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   899155----T:   901955 	 St: c0420000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   901955----T:   909735 	 St: c0422000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   909735----T:   918437 	 St: c0400000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   918437----T:   921042 	 St: c0430000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   921042----T:   929282 	 St: c0431000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   929282----T:   933501 	 St: c04d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   933501----T:   939462 	 St: c04d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   939462----T:   958439 	 St: c0440000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:   958439----T:  1009392 	 St: c0466000 Sz: 434176 	 Sm: 0 	 T: memcpy_h2d(34.404457)
F:  1009392----T:  1018094 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1018094----T:  1079401 	 St: c0580000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  1593863----T:  2040017 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(301.251862)
F:  1594559----T:  1597164 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1597164----T:  1605404 	 St: c0611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2040017----T:  2042622 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2040017----T:  2043103 	 St: 0 Sz: 12288 	 Sm: 0 	 T: device_sync(2.083727)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1595717(cycle), 1077.459106(us)
Tot_kernel_exec_time_and_fault_time: 4061582(cycle), 2742.459229(us)
Tot_memcpy_h2d_time: 867444(cycle), 585.715088(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 867444(cycle), 585.715088(us)
Tot_devicesync_time: 5691(cycle), 3.842674(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 5691(cycle), 3.842674(us)
GPGPU-Sim: *** exit detected ***
