<core_definition xmlns="http://www.arm.com/core_definition" xmlns:cr="http://www.arm.com/core_reg" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:tcf="http://com.arm.targetconfigurationeditor" xsi:schemaLocation="http://www.arm.com/core_definition ../Schemas/core_definition.xsd" architecture="ARMv7M">
  <name>Cortex-M7</name>
  <internal_name>Cortex-M7</internal_name>
  <series>M</series>
  <cr:register_list name="Core" display_by_default="true">

    <register xmlns="http://www.arm.com/core_reg" access="RW" name="R0" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">R0</gui_name>
      <description language="en">General purpose register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="R1" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">R1</gui_name>
      <description language="en">General purpose register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="R2" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">R2</gui_name>
      <description language="en">General purpose register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="R3" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">R3</gui_name>
      <description language="en">General purpose register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="R4" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">R4</gui_name>
      <description language="en">General purpose register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="R5" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">R5</gui_name>
      <description language="en">General purpose register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="R6" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">R6</gui_name>
      <description language="en">General purpose register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="R7" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">R7</gui_name>
      <description language="en">General purpose register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="R8" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">R8</gui_name>
      <description language="en">General purpose register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="R9" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">R9</gui_name>
      <description language="en">General purpose register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="R10" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">R10</gui_name>
      <description language="en">General purpose register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="R11" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">R11</gui_name>
      <description language="en">General purpose register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="R12" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">R12</gui_name>
      <description language="en">General purpose register</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="SP" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">SP</gui_name>
      <device_name type="cadi">R13</device_name>
      <description language="en">Stack pointer</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="SP_MAIN" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">SP_main</gui_name>
      <device_name type="cadi">R13_MAIN</device_name>
      <description language="en">Main stack pointer</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="SP_PROCESS" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">SP_process</gui_name>
      <device_name type="cadi">R13_PROCESS</device_name>
      <description language="en">Process stack pointer</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="LR" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">LR</gui_name>
      <device_name type="cadi">R14</device_name>
      <description language="en">The Link Register receives the return address from PC when a Branch and Link (BL) instruction is executed</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="PC" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">PC</gui_name>
      <device_name type="cadi">R15</device_name>
      <description language="en">Program counter</description>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="xPSR" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">xPSR</gui_name>
      <description language="en">Program status register</description>
      <bitField conditional="false" name="N">
        <gui_name language="en">N</gui_name>
        <description language="en">Negative or less than flag</description>
        <definition>[31]</definition>
      </bitField>
      <bitField conditional="false" name="Z">
        <gui_name language="en">Z</gui_name>
        <description language="en">Zero flag</description>
        <definition>[30]</definition>
      </bitField>
      <bitField conditional="false" name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Carry or borrow flag</description>
        <definition>[29]</definition>
      </bitField>
      <bitField conditional="false" name="V">
        <gui_name language="en">V</gui_name>
        <description language="en">Overflow flag</description>
        <definition>[28]</definition>
      </bitField>
      <bitField conditional="false" name="Q">
        <gui_name language="en">Q</gui_name>
        <description language="en">Saturation flag</description>
        <definition>[27]</definition>
      </bitField>
      <bitField conditional="false" name="GE">
        <gui_name language="en">GE</gui_name>
        <description language="en">Flags from Single Instruction Multiple Data (SIMD) operations</description>
        <definition>[19:16]</definition>
      </bitField>
      <bitField conditional="false" name="ICI">
        <gui_name language="en">ICI</gui_name>
        <description language="en">Holds the continuation state of the Load Multiple or Store Multiple instruction during interrupt processing</description>
        <definition>[15:10][26:25]</definition>
      </bitField>
      <bitField conditional="false" name="IT">
        <gui_name language="en">IT</gui_name>
        <description language="en">If-Then execution state</description>
        <definition>[15:10][26:25]</definition>
      </bitField>
      <bitField conditional="false" name="T">
        <gui_name language="en">T</gui_name>
        <description language="en">Thumb state</description>
        <definition>[24]</definition>
      </bitField>
      <bitField access="RO" conditional="false" name="EXCEPTION_NUMBER" enumerationId="CORE_XPSR_EXCEPTION_NUMBER">
        <gui_name language="en">Exception Number</gui_name>
        <description language="en">Number of executing exception</description>
        <definition>[8:0]</definition>
      </bitField>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="PRIMASK" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">PRIMASK</gui_name>
      <description language="en">The Priority Mask Register prevents activation of all exceptions with configurable priority</description>
      <bitField conditional="false" name="PM">
        <gui_name language="en">PM</gui_name>
        <description language="en">When set, prevents activation of all exceptions with configurable priority</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="BASEPRI" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">BASEPRI</gui_name>
      <description language="en">Defines the minimum priority for exception processing</description>
      <bitField conditional="false" name="BASEPRI">
        <gui_name language="en">BASEPRI</gui_name>
        <description language="en">Defines the minimum priority for exception processing</description>
        <definition>[7:0]</definition>
      </bitField>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="FAULTMASK" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">FAULTMASK</gui_name>
      <description language="en">Allows the execution priority to be raised to -1 (Hard Fault)</description>
      <bitField conditional="false" name="FM">
        <gui_name language="en">FM</gui_name>
        <description language="en">When set, raises execution priority to -1 (Hard Fault)</description>
        <definition>[0]</definition>
      </bitField>
    </register>
    <register xmlns="http://www.arm.com/core_reg" access="RW" name="CONTROL" size="4" xml:base="Registers/core_registers_m7.xml">
      <gui_name language="en">CONTROL</gui_name>
      <description language="en">The special-purpose CONTROL register.</description>
      <bitField conditional="false" name="FPCA" enumerationId="CORE_CONTROL_FPCA">
        <gui_name language="en">FPCA</gui_name>
        <description language="en">Defines whether the FP extension is active in the current context (implementation specific)</description>
        <definition>[2]</definition>
      </bitField>
      <bitField conditional="false" name="SPSEL" enumerationId="CORE_CONTROL_SPSEL">
        <gui_name language="en">SPSEL</gui_name>
        <description language="en">Defines the stack to use</description>
        <definition>[1]</definition>
      </bitField>
      <bitField conditional="false" name="NPRIV" enumerationId="CORE_CONTROL_NPRIV">
        <gui_name language="en">NPRIV</gui_name>
        <description language="en">Defines the execution privilege in Thread mode</description>
        <definition>[0]</definition>
      </bitField>
    </register>

    <!-- Enumerations -->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CORE_XPSR_EXCEPTION_NUMBER" xml:base="Registers/core_registers_m7.xml">
      <tcf:description>Current exception</tcf:description>
      <tcf:enumItem number="0x000" name="NONE">
        <tcf:gui_name>None</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x001" name="RESET">
        <tcf:gui_name>Reset</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x002" name="NMI">
        <tcf:gui_name>NMI</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x003" name="HARDFAULT">
        <tcf:gui_name>HardFault</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x004" name="MEMMANAGE">
        <tcf:gui_name>MemManage</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x005" name="BUSFAULT">
        <tcf:gui_name>BusFault</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x006" name="USAGEFAULT">
        <tcf:gui_name>UsageFault</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x007" name="RESERVED">
        <tcf:gui_name>Reserved</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x008" name="RESERVED">
        <tcf:gui_name>Reserved</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x009" name="RESERVED">
        <tcf:gui_name>Reserved</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x00A" name="RESERVED">
        <tcf:gui_name>Reserved</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x00B" name="SVCALL">
        <tcf:gui_name>SVCall</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x00C" name="DEBUG_MONITOR">
        <tcf:gui_name>Debug Monitor</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x00D" name="RESERVED">
        <tcf:gui_name>Reserved</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x00E" name="PENDSV">
        <tcf:gui_name>PendSV</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x00F" name="SYSTICK">
        <tcf:gui_name>SysTick</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x010" name="EXTERNAL_INT_0x00">
        <tcf:gui_name>External Interrupt 0x00</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x011" name="EXTERNAL_INT_0x01">
        <tcf:gui_name>External Interrupt 0x01</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x012" name="EXTERNAL_INT_0x02">
        <tcf:gui_name>External Interrupt 0x02</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x013" name="EXTERNAL_INT_0x03">
        <tcf:gui_name>External Interrupt 0x03</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x014" name="EXTERNAL_INT_0x04">
        <tcf:gui_name>External Interrupt 0x04</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x015" name="EXTERNAL_INT_0x05">
        <tcf:gui_name>External Interrupt 0x05</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x016" name="EXTERNAL_INT_0x06">
        <tcf:gui_name>External Interrupt 0x06</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x017" name="EXTERNAL_INT_0x07">
        <tcf:gui_name>External Interrupt 0x07</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x018" name="EXTERNAL_INT_0x08">
        <tcf:gui_name>External Interrupt 0x08</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x019" name="EXTERNAL_INT_0x09">
        <tcf:gui_name>External Interrupt 0x09</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x01A" name="EXTERNAL_INT_0x0A">
        <tcf:gui_name>External Interrupt 0x0A</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x01B" name="EXTERNAL_INT_0x0B">
        <tcf:gui_name>External Interrupt 0x0B</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x01C" name="EXTERNAL_INT_0x0C">
        <tcf:gui_name>External Interrupt 0x0C</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x01D" name="EXTERNAL_INT_0x0D">
        <tcf:gui_name>External Interrupt 0x0D</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x01E" name="EXTERNAL_INT_0x0E">
        <tcf:gui_name>External Interrupt 0x0E</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x01F" name="EXTERNAL_INT_0x0F">
        <tcf:gui_name>External Interrupt 0x0F</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x020" name="EXTERNAL_INT_0x10">
        <tcf:gui_name>External Interrupt 0x10</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x021" name="EXTERNAL_INT_0x11">
        <tcf:gui_name>External Interrupt 0x11</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x022" name="EXTERNAL_INT_0x12">
        <tcf:gui_name>External Interrupt 0x12</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x023" name="EXTERNAL_INT_0x13">
        <tcf:gui_name>External Interrupt 0x13</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x024" name="EXTERNAL_INT_0x14">
        <tcf:gui_name>External Interrupt 0x14</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x025" name="EXTERNAL_INT_0x15">
        <tcf:gui_name>External Interrupt 0x15</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x026" name="EXTERNAL_INT_0x16">
        <tcf:gui_name>External Interrupt 0x16</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x027" name="EXTERNAL_INT_0x17">
        <tcf:gui_name>External Interrupt 0x17</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x028" name="EXTERNAL_INT_0x18">
        <tcf:gui_name>External Interrupt 0x18</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x029" name="EXTERNAL_INT_0x19">
        <tcf:gui_name>External Interrupt 0x19</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x02A" name="EXTERNAL_INT_0x1A">
        <tcf:gui_name>External Interrupt 0x1A</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x02B" name="EXTERNAL_INT_0x1B">
        <tcf:gui_name>External Interrupt 0x1B</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x02C" name="EXTERNAL_INT_0x1C">
        <tcf:gui_name>External Interrupt 0x1C</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x02D" name="EXTERNAL_INT_0x1D">
        <tcf:gui_name>External Interrupt 0x1D</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x02E" name="EXTERNAL_INT_0x1E">
        <tcf:gui_name>External Interrupt 0x1E</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x02F" name="EXTERNAL_INT_0x1F">
        <tcf:gui_name>External Interrupt 0x1F</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x030" name="EXTERNAL_INT_0x20">
        <tcf:gui_name>External Interrupt 0x20</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x031" name="EXTERNAL_INT_0x21">
        <tcf:gui_name>External Interrupt 0x21</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x032" name="EXTERNAL_INT_0x22">
        <tcf:gui_name>External Interrupt 0x22</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x033" name="EXTERNAL_INT_0x23">
        <tcf:gui_name>External Interrupt 0x23</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x034" name="EXTERNAL_INT_0x24">
        <tcf:gui_name>External Interrupt 0x24</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x035" name="EXTERNAL_INT_0x25">
        <tcf:gui_name>External Interrupt 0x25</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x036" name="EXTERNAL_INT_0x26">
        <tcf:gui_name>External Interrupt 0x26</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x037" name="EXTERNAL_INT_0x27">
        <tcf:gui_name>External Interrupt 0x27</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x038" name="EXTERNAL_INT_0x28">
        <tcf:gui_name>External Interrupt 0x28</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x039" name="EXTERNAL_INT_0x29">
        <tcf:gui_name>External Interrupt 0x29</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x03A" name="EXTERNAL_INT_0x2A">
        <tcf:gui_name>External Interrupt 0x2A</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x03B" name="EXTERNAL_INT_0x2B">
        <tcf:gui_name>External Interrupt 0x2B</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x03C" name="EXTERNAL_INT_0x2C">
        <tcf:gui_name>External Interrupt 0x2C</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x03D" name="EXTERNAL_INT_0x2D">
        <tcf:gui_name>External Interrupt 0x2D</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x03E" name="EXTERNAL_INT_0x2E">
        <tcf:gui_name>External Interrupt 0x2E</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x03F" name="EXTERNAL_INT_0x2F">
        <tcf:gui_name>External Interrupt 0x2F</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x040" name="EXTERNAL_INT_0x30">
        <tcf:gui_name>External Interrupt 0x30</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x041" name="EXTERNAL_INT_0x31">
        <tcf:gui_name>External Interrupt 0x31</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x042" name="EXTERNAL_INT_0x32">
        <tcf:gui_name>External Interrupt 0x32</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x043" name="EXTERNAL_INT_0x33">
        <tcf:gui_name>External Interrupt 0x33</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x044" name="EXTERNAL_INT_0x34">
        <tcf:gui_name>External Interrupt 0x34</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x045" name="EXTERNAL_INT_0x35">
        <tcf:gui_name>External Interrupt 0x35</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x046" name="EXTERNAL_INT_0x36">
        <tcf:gui_name>External Interrupt 0x36</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x047" name="EXTERNAL_INT_0x37">
        <tcf:gui_name>External Interrupt 0x37</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x048" name="EXTERNAL_INT_0x38">
        <tcf:gui_name>External Interrupt 0x38</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x049" name="EXTERNAL_INT_0x39">
        <tcf:gui_name>External Interrupt 0x39</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x04A" name="EXTERNAL_INT_0x3A">
        <tcf:gui_name>External Interrupt 0x3A</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x04B" name="EXTERNAL_INT_0x3B">
        <tcf:gui_name>External Interrupt 0x3B</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x04C" name="EXTERNAL_INT_0x3C">
        <tcf:gui_name>External Interrupt 0x3C</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x04D" name="EXTERNAL_INT_0x3D">
        <tcf:gui_name>External Interrupt 0x3D</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x04E" name="EXTERNAL_INT_0x3E">
        <tcf:gui_name>External Interrupt 0x3E</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x04F" name="EXTERNAL_INT_0x3F">
        <tcf:gui_name>External Interrupt 0x3F</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x050" name="EXTERNAL_INT_0x40">
        <tcf:gui_name>External Interrupt 0x40</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x051" name="EXTERNAL_INT_0x41">
        <tcf:gui_name>External Interrupt 0x41</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x052" name="EXTERNAL_INT_0x42">
        <tcf:gui_name>External Interrupt 0x42</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x053" name="EXTERNAL_INT_0x43">
        <tcf:gui_name>External Interrupt 0x43</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x054" name="EXTERNAL_INT_0x44">
        <tcf:gui_name>External Interrupt 0x44</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x055" name="EXTERNAL_INT_0x45">
        <tcf:gui_name>External Interrupt 0x45</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x056" name="EXTERNAL_INT_0x46">
        <tcf:gui_name>External Interrupt 0x46</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x057" name="EXTERNAL_INT_0x47">
        <tcf:gui_name>External Interrupt 0x47</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x058" name="EXTERNAL_INT_0x48">
        <tcf:gui_name>External Interrupt 0x48</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x059" name="EXTERNAL_INT_0x49">
        <tcf:gui_name>External Interrupt 0x49</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x05A" name="EXTERNAL_INT_0x4A">
        <tcf:gui_name>External Interrupt 0x4A</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x05B" name="EXTERNAL_INT_0x4B">
        <tcf:gui_name>External Interrupt 0x4B</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x05C" name="EXTERNAL_INT_0x4C">
        <tcf:gui_name>External Interrupt 0x4C</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x05D" name="EXTERNAL_INT_0x4D">
        <tcf:gui_name>External Interrupt 0x4D</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x05E" name="EXTERNAL_INT_0x4E">
        <tcf:gui_name>External Interrupt 0x4E</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x05F" name="EXTERNAL_INT_0x4F">
        <tcf:gui_name>External Interrupt 0x4F</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x060" name="EXTERNAL_INT_0x50">
        <tcf:gui_name>External Interrupt 0x50</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x061" name="EXTERNAL_INT_0x51">
        <tcf:gui_name>External Interrupt 0x51</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x062" name="EXTERNAL_INT_0x52">
        <tcf:gui_name>External Interrupt 0x52</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x063" name="EXTERNAL_INT_0x53">
        <tcf:gui_name>External Interrupt 0x53</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x064" name="EXTERNAL_INT_0x54">
        <tcf:gui_name>External Interrupt 0x54</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x065" name="EXTERNAL_INT_0x55">
        <tcf:gui_name>External Interrupt 0x55</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x066" name="EXTERNAL_INT_0x56">
        <tcf:gui_name>External Interrupt 0x56</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x067" name="EXTERNAL_INT_0x57">
        <tcf:gui_name>External Interrupt 0x57</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x068" name="EXTERNAL_INT_0x58">
        <tcf:gui_name>External Interrupt 0x58</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x069" name="EXTERNAL_INT_0x59">
        <tcf:gui_name>External Interrupt 0x59</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x06A" name="EXTERNAL_INT_0x5A">
        <tcf:gui_name>External Interrupt 0x5A</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x06B" name="EXTERNAL_INT_0x5B">
        <tcf:gui_name>External Interrupt 0x5B</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x06C" name="EXTERNAL_INT_0x5C">
        <tcf:gui_name>External Interrupt 0x5C</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x06D" name="EXTERNAL_INT_0x5D">
        <tcf:gui_name>External Interrupt 0x5D</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x06E" name="EXTERNAL_INT_0x5E">
        <tcf:gui_name>External Interrupt 0x5E</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x06F" name="EXTERNAL_INT_0x5F">
        <tcf:gui_name>External Interrupt 0x5F</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x070" name="EXTERNAL_INT_0x60">
        <tcf:gui_name>External Interrupt 0x60</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x071" name="EXTERNAL_INT_0x61">
        <tcf:gui_name>External Interrupt 0x61</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x072" name="EXTERNAL_INT_0x62">
        <tcf:gui_name>External Interrupt 0x62</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x073" name="EXTERNAL_INT_0x63">
        <tcf:gui_name>External Interrupt 0x63</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x074" name="EXTERNAL_INT_0x64">
        <tcf:gui_name>External Interrupt 0x64</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x075" name="EXTERNAL_INT_0x65">
        <tcf:gui_name>External Interrupt 0x65</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x076" name="EXTERNAL_INT_0x66">
        <tcf:gui_name>External Interrupt 0x66</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x077" name="EXTERNAL_INT_0x67">
        <tcf:gui_name>External Interrupt 0x67</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x078" name="EXTERNAL_INT_0x68">
        <tcf:gui_name>External Interrupt 0x68</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x079" name="EXTERNAL_INT_0x69">
        <tcf:gui_name>External Interrupt 0x69</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x07A" name="EXTERNAL_INT_0x6A">
        <tcf:gui_name>External Interrupt 0x6A</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x07B" name="EXTERNAL_INT_0x6B">
        <tcf:gui_name>External Interrupt 0x6B</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x07C" name="EXTERNAL_INT_0x6C">
        <tcf:gui_name>External Interrupt 0x6C</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x07D" name="EXTERNAL_INT_0x6D">
        <tcf:gui_name>External Interrupt 0x6D</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x07E" name="EXTERNAL_INT_0x6E">
        <tcf:gui_name>External Interrupt 0x6E</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x07F" name="EXTERNAL_INT_0x6F">
        <tcf:gui_name>External Interrupt 0x6F</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x080" name="EXTERNAL_INT_0x70">
        <tcf:gui_name>External Interrupt 0x70</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x081" name="EXTERNAL_INT_0x71">
        <tcf:gui_name>External Interrupt 0x71</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x082" name="EXTERNAL_INT_0x72">
        <tcf:gui_name>External Interrupt 0x72</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x083" name="EXTERNAL_INT_0x73">
        <tcf:gui_name>External Interrupt 0x73</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x084" name="EXTERNAL_INT_0x74">
        <tcf:gui_name>External Interrupt 0x74</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x085" name="EXTERNAL_INT_0x75">
        <tcf:gui_name>External Interrupt 0x75</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x086" name="EXTERNAL_INT_0x76">
        <tcf:gui_name>External Interrupt 0x76</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x087" name="EXTERNAL_INT_0x77">
        <tcf:gui_name>External Interrupt 0x77</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x088" name="EXTERNAL_INT_0x78">
        <tcf:gui_name>External Interrupt 0x78</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x089" name="EXTERNAL_INT_0x79">
        <tcf:gui_name>External Interrupt 0x79</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x08A" name="EXTERNAL_INT_0x7A">
        <tcf:gui_name>External Interrupt 0x7A</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x08B" name="EXTERNAL_INT_0x7B">
        <tcf:gui_name>External Interrupt 0x7B</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x08C" name="EXTERNAL_INT_0x7C">
        <tcf:gui_name>External Interrupt 0x7C</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x08D" name="EXTERNAL_INT_0x7D">
        <tcf:gui_name>External Interrupt 0x7D</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x08E" name="EXTERNAL_INT_0x7E">
        <tcf:gui_name>External Interrupt 0x7E</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x08F" name="EXTERNAL_INT_0x7F">
        <tcf:gui_name>External Interrupt 0x7F</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x090" name="EXTERNAL_INT_0x80">
        <tcf:gui_name>External Interrupt 0x80</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x091" name="EXTERNAL_INT_0x81">
        <tcf:gui_name>External Interrupt 0x81</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x092" name="EXTERNAL_INT_0x82">
        <tcf:gui_name>External Interrupt 0x82</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x093" name="EXTERNAL_INT_0x83">
        <tcf:gui_name>External Interrupt 0x83</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x094" name="EXTERNAL_INT_0x84">
        <tcf:gui_name>External Interrupt 0x84</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x095" name="EXTERNAL_INT_0x85">
        <tcf:gui_name>External Interrupt 0x85</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x096" name="EXTERNAL_INT_0x86">
        <tcf:gui_name>External Interrupt 0x86</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x097" name="EXTERNAL_INT_0x87">
        <tcf:gui_name>External Interrupt 0x87</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x098" name="EXTERNAL_INT_0x88">
        <tcf:gui_name>External Interrupt 0x88</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x099" name="EXTERNAL_INT_0x89">
        <tcf:gui_name>External Interrupt 0x89</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x09A" name="EXTERNAL_INT_0x8A">
        <tcf:gui_name>External Interrupt 0x8A</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x09B" name="EXTERNAL_INT_0x8B">
        <tcf:gui_name>External Interrupt 0x8B</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x09C" name="EXTERNAL_INT_0x8C">
        <tcf:gui_name>External Interrupt 0x8C</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x09D" name="EXTERNAL_INT_0x8D">
        <tcf:gui_name>External Interrupt 0x8D</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x09E" name="EXTERNAL_INT_0x8E">
        <tcf:gui_name>External Interrupt 0x8E</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x09F" name="EXTERNAL_INT_0x8F">
        <tcf:gui_name>External Interrupt 0x8F</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0A0" name="EXTERNAL_INT_0x90">
        <tcf:gui_name>External Interrupt 0x90</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0A1" name="EXTERNAL_INT_0x91">
        <tcf:gui_name>External Interrupt 0x91</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0A2" name="EXTERNAL_INT_0x92">
        <tcf:gui_name>External Interrupt 0x92</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0A3" name="EXTERNAL_INT_0x93">
        <tcf:gui_name>External Interrupt 0x93</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0A4" name="EXTERNAL_INT_0x94">
        <tcf:gui_name>External Interrupt 0x94</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0A5" name="EXTERNAL_INT_0x95">
        <tcf:gui_name>External Interrupt 0x95</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0A6" name="EXTERNAL_INT_0x96">
        <tcf:gui_name>External Interrupt 0x96</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0A7" name="EXTERNAL_INT_0x97">
        <tcf:gui_name>External Interrupt 0x97</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0A8" name="EXTERNAL_INT_0x98">
        <tcf:gui_name>External Interrupt 0x98</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0A9" name="EXTERNAL_INT_0x99">
        <tcf:gui_name>External Interrupt 0x99</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0AA" name="EXTERNAL_INT_0x9A">
        <tcf:gui_name>External Interrupt 0x9A</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0AB" name="EXTERNAL_INT_0x9B">
        <tcf:gui_name>External Interrupt 0x9B</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0AC" name="EXTERNAL_INT_0x9C">
        <tcf:gui_name>External Interrupt 0x9C</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0AD" name="EXTERNAL_INT_0x9D">
        <tcf:gui_name>External Interrupt 0x9D</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0AE" name="EXTERNAL_INT_0x9E">
        <tcf:gui_name>External Interrupt 0x9E</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0AF" name="EXTERNAL_INT_0x9F">
        <tcf:gui_name>External Interrupt 0x9F</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0B0" name="EXTERNAL_INT_0xA0">
        <tcf:gui_name>External Interrupt 0xA0</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0B1" name="EXTERNAL_INT_0xA1">
        <tcf:gui_name>External Interrupt 0xA1</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0B2" name="EXTERNAL_INT_0xA2">
        <tcf:gui_name>External Interrupt 0xA2</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0B3" name="EXTERNAL_INT_0xA3">
        <tcf:gui_name>External Interrupt 0xA3</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0B4" name="EXTERNAL_INT_0xA4">
        <tcf:gui_name>External Interrupt 0xA4</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0B5" name="EXTERNAL_INT_0xA5">
        <tcf:gui_name>External Interrupt 0xA5</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0B6" name="EXTERNAL_INT_0xA6">
        <tcf:gui_name>External Interrupt 0xA6</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0B7" name="EXTERNAL_INT_0xA7">
        <tcf:gui_name>External Interrupt 0xA7</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0B8" name="EXTERNAL_INT_0xA8">
        <tcf:gui_name>External Interrupt 0xA8</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0B9" name="EXTERNAL_INT_0xA9">
        <tcf:gui_name>External Interrupt 0xA9</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0BA" name="EXTERNAL_INT_0xAA">
        <tcf:gui_name>External Interrupt 0xAA</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0BB" name="EXTERNAL_INT_0xAB">
        <tcf:gui_name>External Interrupt 0xAB</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0BC" name="EXTERNAL_INT_0xAC">
        <tcf:gui_name>External Interrupt 0xAC</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0BD" name="EXTERNAL_INT_0xAD">
        <tcf:gui_name>External Interrupt 0xAD</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0BE" name="EXTERNAL_INT_0xAE">
        <tcf:gui_name>External Interrupt 0xAE</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0BF" name="EXTERNAL_INT_0xAF">
        <tcf:gui_name>External Interrupt 0xAF</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0C0" name="EXTERNAL_INT_0xB0">
        <tcf:gui_name>External Interrupt 0xB0</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0C1" name="EXTERNAL_INT_0xB1">
        <tcf:gui_name>External Interrupt 0xB1</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0C2" name="EXTERNAL_INT_0xB2">
        <tcf:gui_name>External Interrupt 0xB2</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0C3" name="EXTERNAL_INT_0xB3">
        <tcf:gui_name>External Interrupt 0xB3</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0C4" name="EXTERNAL_INT_0xB4">
        <tcf:gui_name>External Interrupt 0xB4</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0C5" name="EXTERNAL_INT_0xB5">
        <tcf:gui_name>External Interrupt 0xB5</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0C6" name="EXTERNAL_INT_0xB6">
        <tcf:gui_name>External Interrupt 0xB6</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0C7" name="EXTERNAL_INT_0xB7">
        <tcf:gui_name>External Interrupt 0xB7</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0C8" name="EXTERNAL_INT_0xB8">
        <tcf:gui_name>External Interrupt 0xB8</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0C9" name="EXTERNAL_INT_0xB9">
        <tcf:gui_name>External Interrupt 0xB9</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0CA" name="EXTERNAL_INT_0xBA">
        <tcf:gui_name>External Interrupt 0xBA</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0CB" name="EXTERNAL_INT_0xBB">
        <tcf:gui_name>External Interrupt 0xBB</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0CC" name="EXTERNAL_INT_0xBC">
        <tcf:gui_name>External Interrupt 0xBC</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0CD" name="EXTERNAL_INT_0xBD">
        <tcf:gui_name>External Interrupt 0xBD</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0CE" name="EXTERNAL_INT_0xBE">
        <tcf:gui_name>External Interrupt 0xBE</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0CF" name="EXTERNAL_INT_0xBF">
        <tcf:gui_name>External Interrupt 0xBF</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0D0" name="EXTERNAL_INT_0xC0">
        <tcf:gui_name>External Interrupt 0xC0</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0D1" name="EXTERNAL_INT_0xC1">
        <tcf:gui_name>External Interrupt 0xC1</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0D2" name="EXTERNAL_INT_0xC2">
        <tcf:gui_name>External Interrupt 0xC2</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0D3" name="EXTERNAL_INT_0xC3">
        <tcf:gui_name>External Interrupt 0xC3</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0D4" name="EXTERNAL_INT_0xC4">
        <tcf:gui_name>External Interrupt 0xC4</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0D5" name="EXTERNAL_INT_0xC5">
        <tcf:gui_name>External Interrupt 0xC5</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0D6" name="EXTERNAL_INT_0xC6">
        <tcf:gui_name>External Interrupt 0xC6</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0D7" name="EXTERNAL_INT_0xC7">
        <tcf:gui_name>External Interrupt 0xC7</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0D8" name="EXTERNAL_INT_0xC8">
        <tcf:gui_name>External Interrupt 0xC8</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0D9" name="EXTERNAL_INT_0xC9">
        <tcf:gui_name>External Interrupt 0xC9</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0DA" name="EXTERNAL_INT_0xCA">
        <tcf:gui_name>External Interrupt 0xCA</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0DB" name="EXTERNAL_INT_0xCB">
        <tcf:gui_name>External Interrupt 0xCB</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0DC" name="EXTERNAL_INT_0xCC">
        <tcf:gui_name>External Interrupt 0xCC</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0DD" name="EXTERNAL_INT_0xCD">
        <tcf:gui_name>External Interrupt 0xCD</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0DE" name="EXTERNAL_INT_0xCE">
        <tcf:gui_name>External Interrupt 0xCE</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0DF" name="EXTERNAL_INT_0xCF">
        <tcf:gui_name>External Interrupt 0xCF</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0E0" name="EXTERNAL_INT_0xD0">
        <tcf:gui_name>External Interrupt 0xD0</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0E1" name="EXTERNAL_INT_0xD1">
        <tcf:gui_name>External Interrupt 0xD1</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0E2" name="EXTERNAL_INT_0xD2">
        <tcf:gui_name>External Interrupt 0xD2</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0E3" name="EXTERNAL_INT_0xD3">
        <tcf:gui_name>External Interrupt 0xD3</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0E4" name="EXTERNAL_INT_0xD4">
        <tcf:gui_name>External Interrupt 0xD4</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0E5" name="EXTERNAL_INT_0xD5">
        <tcf:gui_name>External Interrupt 0xD5</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0E6" name="EXTERNAL_INT_0xD6">
        <tcf:gui_name>External Interrupt 0xD6</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0E7" name="EXTERNAL_INT_0xD7">
        <tcf:gui_name>External Interrupt 0xD7</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0E8" name="EXTERNAL_INT_0xD8">
        <tcf:gui_name>External Interrupt 0xD8</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0E9" name="EXTERNAL_INT_0xD9">
        <tcf:gui_name>External Interrupt 0xD9</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0EA" name="EXTERNAL_INT_0xDA">
        <tcf:gui_name>External Interrupt 0xDA</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0EB" name="EXTERNAL_INT_0xDB">
        <tcf:gui_name>External Interrupt 0xDB</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0EC" name="EXTERNAL_INT_0xDC">
        <tcf:gui_name>External Interrupt 0xDC</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0ED" name="EXTERNAL_INT_0xDD">
        <tcf:gui_name>External Interrupt 0xDD</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0EE" name="EXTERNAL_INT_0xDE">
        <tcf:gui_name>External Interrupt 0xDE</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0EF" name="EXTERNAL_INT_0xDF">
        <tcf:gui_name>External Interrupt 0xDF</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0F0" name="EXTERNAL_INT_0xE0">
        <tcf:gui_name>External Interrupt 0xE0</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0F1" name="EXTERNAL_INT_0xE1">
        <tcf:gui_name>External Interrupt 0xE1</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0F2" name="EXTERNAL_INT_0xE2">
        <tcf:gui_name>External Interrupt 0xE2</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0F3" name="EXTERNAL_INT_0xE3">
        <tcf:gui_name>External Interrupt 0xE3</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0F4" name="EXTERNAL_INT_0xE4">
        <tcf:gui_name>External Interrupt 0xE4</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0F5" name="EXTERNAL_INT_0xE5">
        <tcf:gui_name>External Interrupt 0xE5</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0F6" name="EXTERNAL_INT_0xE6">
        <tcf:gui_name>External Interrupt 0xE6</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0F7" name="EXTERNAL_INT_0xE7">
        <tcf:gui_name>External Interrupt 0xE7</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0F8" name="EXTERNAL_INT_0xE8">
        <tcf:gui_name>External Interrupt 0xE8</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0F9" name="EXTERNAL_INT_0xE9">
        <tcf:gui_name>External Interrupt 0xE9</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0FA" name="EXTERNAL_INT_0xEA">
        <tcf:gui_name>External Interrupt 0xEA</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0FB" name="EXTERNAL_INT_0xEB">
        <tcf:gui_name>External Interrupt 0xEB</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0FC" name="EXTERNAL_INT_0xEC">
        <tcf:gui_name>External Interrupt 0xEC</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0FD" name="EXTERNAL_INT_0xED">
        <tcf:gui_name>External Interrupt 0xED</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0FE" name="EXTERNAL_INT_0xEE">
        <tcf:gui_name>External Interrupt 0xEE</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="0x0FF" name="EXTERNAL_INT_0xEF">
        <tcf:gui_name>External Interrupt 0xEF</tcf:gui_name>
      </tcf:enumItem>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CORE_CONTROL_FPCA" xml:base="Registers/core_registers_m7.xml">
      <tcf:enumItem number="0" name="FP_extension_not_active">
        <tcf:gui_name>FP extension not active</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="1" name="FP_extension_is_active">
        <tcf:gui_name>FP extension is active</tcf:gui_name>
      </tcf:enumItem>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CORE_CONTROL_SPSEL" xml:base="Registers/core_registers_m7.xml">
      <tcf:enumItem number="0" name="SP_main_in_use">
        <tcf:gui_name>SP_main in use</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="1" name="SP_process_in_use">
        <tcf:gui_name>SP_process in use</tcf:gui_name>
      </tcf:enumItem>
    </tcf:enumeration>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CORE_CONTROL_NPRIV" xml:base="Registers/core_registers_m7.xml">
      <tcf:enumItem number="0" name="Privileged_access">
        <tcf:gui_name>Privileged access</tcf:gui_name>
      </tcf:enumItem>
      <tcf:enumItem number="1" name="Unprivileged_access">
        <tcf:gui_name>Unprivileged access</tcf:gui_name>
      </tcf:enumItem>
    </tcf:enumeration>

  </cr:register_list>
  <cr:register_list name="System">

    <peripheral xmlns="http://www.arm.com/core_reg" name="Control" offset="0x00000000" xml:base="Registers/system_registers_m7.xml">
      <gui_name language="en">System Control</gui_name>
      <description language="en">System Control registers</description>
      <register access="RW" name="ACTLR" size="4" offset="0xE000E008">
        <gui_name language="en">Auxiliary Control</gui_name>
        <description language="en">Disables certain aspects of functionality within the processor</description>
        <bitField conditional="false" name="DISOOFP" enumerationId="ENABLED_DISABLED">
          <gui_name language="en">DISOOFP</gui_name>
          <description language="en">Disables floating point instructions completing out of order with respect to integer instructions</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="DISFPCA" enumerationId="ENABLED_DISABLED">
          <gui_name language="en">DISFPCA</gui_name>
          <description language="en">Disable automatic update of CONTROL.FPCA</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="DISFOLD" enumerationId="ENABLED_DISABLED">
          <gui_name language="en">DISFOLD</gui_name>
          <description language="en">Disables folding of IT instructions</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="DISDEFWBUF" enumerationId="ENABLED_DISABLED">
          <gui_name language="en">DISDEFWBUF</gui_name>
          <description language="en">Disables write buffer use during default memory map accesses</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="DISMCYCINT" enumerationId="ENABLED_DISABLED">
          <gui_name language="en">DISMCYCINT</gui_name>
          <description language="en">Disables interruption of multi-cycle instructions</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="ICSR" size="4" offset="0xE000ED04">
        <gui_name language="en">Interrupt Control and State</gui_name>
        <description language="en">Provides software control of the NMI, PendSV, and SysTick exceptions, and provides interrupt status information</description>
        <bitField conditional="false" name="NMIPENDSET" enumerationId="ICSR_NMIPENDSET">
          <gui_name language="en">NMIPENDSET</gui_name>
          <description language="en">Activates an NMI exception or reads back the current state</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="PENDSVSET" enumerationId="ICSR_PENDSET">
          <gui_name language="en">PENDSVSET</gui_name>
          <description language="en">Sets a pending PendSV interrupt or reads back the current state</description>
          <definition>[28]</definition>
        </bitField>
        <bitField access="WO" conditional="false" name="PENDSVCLR" enumerationId="ICSR_PENDCLR">
          <gui_name language="en">PENDSVCLR</gui_name>
          <description language="en">Clears a pending PendSV interrupt</description>
          <definition>[27]</definition>
        </bitField>
        <bitField conditional="false" name="PENDSTSET" enumerationId="ICSR_PENDSET">
          <gui_name language="en">PENDSTSET</gui_name>
          <description language="en">Sets a pending SysTick or reads back the current state</description>
          <definition>[26]</definition>
        </bitField>
        <bitField access="WO" conditional="false" name="PENDSTCLR" enumerationId="ICSR_PENDCLR">
          <gui_name language="en">PENDSTCLR</gui_name>
          <description language="en">Clears a pending SysTick, whether set here or by the timer hardware</description>
          <definition>[25]</definition>
        </bitField>
        <bitField access="RO" conditional="false" name="ISRPREEMPT" enumerationId="ICSR_PREEMPT">
          <gui_name language="en">ISRPREEMPT</gui_name>
          <description language="en">Indicates whether a pending exception will be serviced on exit from debug halt state</description>
          <definition>[23]</definition>
        </bitField>
        <bitField access="RO" conditional="false" name="ISRPENDING" enumerationId="ICSR_PENDING">
          <gui_name language="en">ISRPENDING</gui_name>
          <description language="en">Indicates if an external configurable, NVIC generated, interrupt is pending</description>
          <definition>[22]</definition>
        </bitField>
        <bitField access="RO" conditional="false" name="VECTPENDING">
          <gui_name language="en">VECTPENDING</gui_name>
          <description language="en">The exception number for the highest priority pending exception. 0 indicates no pending exceptions</description>
          <definition>[20:12]</definition>
        </bitField>
        <bitField access="RO" conditional="false" name="RETTOBASE" enumerationId="ICSR_RETTOBASE">
          <gui_name language="en">RETTOBASE</gui_name>
          <description language="en">In Handler mode, indicates whether there is an active exception other than the exception indicated by the current value of the IPSR</description>
          <definition>[11]</definition>
        </bitField>
        <bitField access="RO" conditional="false" name="VECTACTIVE">
          <gui_name language="en">VECTACTIVE</gui_name>
          <description language="en">The exception number for the current executing exception</description>
          <definition>[8:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="VTOR" size="4" offset="0xE000ED08">
        <gui_name language="en">Vector Table Offset</gui_name>
        <description language="en">Holds the vector table address</description>
        <bitField conditional="false" name="TBLOFF">
          <gui_name language="en">TBLOFF</gui_name>
          <description language="en">Bits [31:7] of the vector table address</description>
          <definition>[31:7]</definition>
        </bitField>
        <bitField access="RO" conditional="false" name="TBLBASE" enumerationId="VTOR_TBLBASE">
          <gui_name language="en">TBLBASE</gui_name>
          <description language="en">Determines whether the vector table is in the code or SRAM memory region</description>
          <definition>[29]</definition>
        </bitField>
      </register>
      <register access="RO" name="DEMCR" size="4" offset="0xE000EDFC">
        <gui_name language="en">Debug Exception and Monitor Control Register</gui_name>
        <description language="en">Manages vector catch behaviour and DebugMonitor handling when debugging</description>
        <bitField access="RO" conditional="false" name="MON_EN">
          <gui_name language="en">MON_EN</gui_name>
          <description language="en">Enable the DebugMonitor exception</description>
          <definition>[16]</definition>
        </bitField>
        <bitField access="RO" conditional="false" name="MON_PEND">
          <gui_name language="en">MON_PEND</gui_name>
          <description language="en">Sets or clears the pending state of the DebugMonitor exception</description>
          <definition>[17]</definition>
        </bitField>
      </register>
      <register access="RW" name="AIRCR" size="4" offset="0xE000ED0C">
        <gui_name language="en">Application Interrupt and Reset Control</gui_name>
        <description language="en">Sets or returns interrupt control data</description>
        <bitField access="WO" conditional="false" name="VECTKEY">
          <gui_name language="en">VECTKEY</gui_name>
          <description language="en">Vector Key</description>
          <definition>[31:16]</definition>
        </bitField>
        <bitField access="RO" conditional="false" name="VECTKEYSTAT">
          <gui_name language="en">VECTKEYSTAT</gui_name>
          <description language="en">UNKNOWN</description>
          <definition>[31:16]</definition>
        </bitField>
        <bitField access="RO" conditional="false" name="ENDIANNESS" enumerationId="AIRCR_ENDIANNESS">
          <gui_name language="en">ENDIANNESS</gui_name>
          <description language="en">Indicates the memory system data endianness</description>
          <definition>[15]</definition>
        </bitField>
        <bitField access="RO" conditional="false" name="PRIGROUP">
          <gui_name language="en">PRIGROUP</gui_name>
          <description language="en">Priority grouping, indicates the    binary point position.</description>
          <definition>[10:8]</definition>
        </bitField>
        <bitField access="WO" conditional="false" name="SYSRESETREQ" enumerationId="AIRCR_RESETREQ">
          <gui_name language="en">SYSRESETREQ</gui_name>
          <description language="en">System Reset Request</description>
          <definition>[2]</definition>
        </bitField>
        <bitField access="WO" conditional="false" name="VECTCLRACTIVE" enumerationId="AIRCR_VECTCLR">
          <gui_name language="en">VECTCLRACTIVE</gui_name>
          <description language="en">Clears all active state information for fixed and configurable exceptions</description>
          <definition>[1]</definition>
        </bitField>
      </register>
      <register access="RW" name="SCR" size="4" offset="0xE000ED10">
        <gui_name language="en">System Control</gui_name>
        <description language="en">Sets or returns system control data</description>
        <bitField conditional="false" name="SEVONPEND" enumerationId="SCR_SEVONPEND">
          <gui_name language="en">SEVONPEND</gui_name>
          <description language="en">Determines whether an interrupt transition from inactive state to pending state is a wakeup event</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="SLEEPDEEP" enumerationId="SCR_SLEEPDEEP">
          <gui_name language="en">SLEEPDEEP</gui_name>
          <description language="en">Hint indicating that waking from sleep might take longer</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="SLEEPONEXIT" enumerationId="SCR_SLEEPONEXIT">
          <gui_name language="en">SLEEPONEXIT</gui_name>
          <description language="en">whether, on an exit from an ISR that returns to the base level of execution priority, the processor enters a sleep state</description>
          <definition>[1]</definition>
        </bitField>
      </register>
      <register access="RW" name="CCR" size="4" offset="0xE000ED14">
        <gui_name language="en">Configuration and Control</gui_name>
        <description language="en">Configuration and Control</description>
        <bitField conditional="false" name="BP" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">Branch prediction enable</gui_name>
          <description language="en">Setting this bit to 1 enables branch prediction, also called program flow prediction</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="IC" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">Instruction cache enable</gui_name>
          <description language="en">This is a global enable bit for instruction caches</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="DC" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">Cache enable</gui_name>
          <description language="en">This is a global enable bit for data and unified caches</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="STKALIGN" enumerationId="CCR_STKALIGN">
          <gui_name language="en">Stack alignment</gui_name>
          <description language="en">Determines whether the exception entry sequence guarantees 8-byte stack frame alignment, adjusting the SP if necessary before saving state</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="BFHFNMIGN" enumerationId="CCR_BFHFNMIGN">
          <gui_name language="en">BFHFNMIGN</gui_name>
          <description language="en">Determines the effect of precise data access faults on handlers running at priority -1 or priority -2</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="DIV_0_TRP" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">Trap on divide by 0</gui_name>
          <description language="en">Controls the trap on divide by 0</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="UNALIGN_TRP" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">Trap on unaligned access</gui_name>
          <description language="en">Controls the trapping of unaligned word or halfword accesses</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="USERSETMPEND" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">Unprivileged STIR access</gui_name>
          <description language="en">Controls whether unprivileged software can access the STIR</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="NONBASETHRDENA" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">NONBASETHRDENA</gui_name>
          <description language="en">Controls whether the processor can enter Thread mode at an execution priority level other than base level</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="SHPR1" size="4" offset="0xE000ED18">
        <gui_name language="en">System Handler Priority 1</gui_name>
        <description language="en">Sets or returns priority for system handlers 4-7</description>
        <bitField conditional="false" name="PRI_7">
          <gui_name language="en">PRI_7</gui_name>
          <description language="en">Priority of system handler 7</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_6">
          <gui_name language="en">PRI_6</gui_name>
          <description language="en">Priority of system handler 6, UsageFault</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_5">
          <gui_name language="en">PRI_5</gui_name>
          <description language="en">Priority of system handler 5, BusFault</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_4">
          <gui_name language="en">PRI_4</gui_name>
          <description language="en">Priority of system handler 4, MemManage</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="SHPR2" size="4" offset="0xE000ED1C">
        <gui_name language="en">System Handler Priority 2</gui_name>
        <description language="en">Sets or returns priority for system handlers 8-11</description>
        <bitField conditional="false" name="PRI_11">
          <gui_name language="en">PRI_11</gui_name>
          <description language="en">Priority of system handler 11, SVCall</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_10">
          <gui_name language="en">PRI_10</gui_name>
          <description language="en">Priority of system handler 10</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_9">
          <gui_name language="en">PRI_9</gui_name>
          <description language="en">Priority of system handler 9</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_8">
          <gui_name language="en">PRI_8</gui_name>
          <description language="en">Priority of system handler 8</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="SHPR3" size="4" offset="0xE000ED20">
        <gui_name language="en">System Handler Priority 3</gui_name>
        <description language="en">Sets or returns priority for system handlers 12-15</description>
        <bitField conditional="false" name="PRI_15">
          <gui_name language="en">PRI_15</gui_name>
          <description language="en">Priority of system handler 15, SysTick</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_14">
          <gui_name language="en">PRI_14</gui_name>
          <description language="en">Priority of system handler 14, PendSV</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_13">
          <gui_name language="en">PRI_13</gui_name>
          <description language="en">Priority of system handler 13</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_12">
          <gui_name language="en">PRI_12</gui_name>
          <description language="en">Priority of system handler 4, DebugMonitor</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="SHCSR" size="4" offset="0xE000ED24">
        <gui_name language="en">System Handler Control and State</gui_name>
        <description language="en">Controls and provides the active and pending status of system exceptions</description>
        <bitField conditional="false" name="USGFAULTENA" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">USGFAULTENA</gui_name>
          <description language="en">Enable UsageFault</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="BUSFAULTENA" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">BUSFAULTENA</gui_name>
          <description language="en">Enable BusFault</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="MEMFAULTENA" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">MEMFAULTENA</gui_name>
          <description language="en">Enable MemManage fault</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="SVCALLPENDED" enumerationId="PENDING">
          <gui_name language="en">SVCALLPENDED</gui_name>
          <description language="en">SVCall pending</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" name="BUSFAULTPENDED" enumerationId="PENDING">
          <gui_name language="en">BUSFAULTPENDED</gui_name>
          <description language="en">BusFault pending</description>
          <definition>[14]</definition>
        </bitField>
        <bitField conditional="false" name="MEMFAULTPENDED" enumerationId="PENDING">
          <gui_name language="en">MEMFAULTPENDED</gui_name>
          <description language="en">MemManage pending</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="USGFAULTPENDED" enumerationId="PENDING">
          <gui_name language="en">USGFAULTPENDED</gui_name>
          <description language="en">UsageFault pending</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="SYSTICKACT" enumerationId="ACTIVE">
          <gui_name language="en">SYSTICKACT</gui_name>
          <description language="en">SysTick active</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="PENDSVACT" enumerationId="ACTIVE">
          <gui_name language="en">PENDSVACT</gui_name>
          <description language="en">PendSV active</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="MONITORACT" enumerationId="ACTIVE">
          <gui_name language="en">MONITORACT</gui_name>
          <description language="en">Monitor active</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="SVCALLACT" enumerationId="ACTIVE">
          <gui_name language="en">SVCALLACT</gui_name>
          <description language="en">SVCall active</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="USGFAULTACT" enumerationId="ACTIVE">
          <gui_name language="en">USGFAULTACT</gui_name>
          <description language="en">UsageFault active</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="BUSFAULTACT" enumerationId="ACTIVE">
          <gui_name language="en">BUSFAULTACT</gui_name>
          <description language="en">BusFault active</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="MEMFAULTACT" enumerationId="ACTIVE">
          <gui_name language="en">MEMFAULTACT</gui_name>
          <description language="en">MemManage active</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CFSR" size="4" offset="0xE000ED28">
        <gui_name language="en">Configurable Fault Status</gui_name>
        <description language="en">Contains the three Configurable Fault Status Registers MMFSR, BFSR, UFSR</description>
        <bitField conditional="false" name="DIVBYZERO" enumerationId="OCCURRED">
          <gui_name language="en">DIVBYZERO</gui_name>
          <description language="en">Divide by zero error</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="UNALIGNED" enumerationId="OCCURRED">
          <gui_name language="en">UNALIGNED</gui_name>
          <description language="en">Unaligned access error</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" name="NOCP" enumerationId="OCCURRED">
          <gui_name language="en">NOCP</gui_name>
          <description language="en">Coprocessor access error</description>
          <definition>[19]</definition>
        </bitField>
        <bitField conditional="false" name="INVPC" enumerationId="OCCURRED">
          <gui_name language="en">INVPC</gui_name>
          <description language="en">Integrity check error on EXC_RETURN</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="INVSTATE" enumerationId="OCCURRED">
          <gui_name language="en">INVSTATE</gui_name>
          <description language="en">Instruction executed with invalid EPSR.T or EPSR.IT field</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="UNDEFINSTR" enumerationId="OCCURRED">
          <gui_name language="en">UNDEFINSTR</gui_name>
          <description language="en">Processor has attempted to execute an undefined instruction.</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="BFARVALID" enumerationId="VALID">
          <gui_name language="en">BFARVALID</gui_name>
          <description language="en">BFAR has valid contents</description>
          <definition>[15]</definition>
        </bitField>
        <bitField conditional="false" name="LSPERR" enumerationId="OCCURRED">
          <gui_name language="en">LSPERR</gui_name>
          <description language="en">Bus fault during FP lazy state preservation</description>
          <definition>[13]</definition>
        </bitField>
        <bitField conditional="false" name="STKERR" enumerationId="OCCURRED">
          <gui_name language="en">STKERR</gui_name>
          <description language="en">Derived bus fault on exception entry</description>
          <definition>[12]</definition>
        </bitField>
        <bitField conditional="false" name="UNSTKERR" enumerationId="OCCURRED">
          <gui_name language="en">UNSTKERR</gui_name>
          <description language="en">Derived bus fault on exception return</description>
          <definition>[11]</definition>
        </bitField>
        <bitField conditional="false" name="IMPRECISERR" enumerationId="OCCURRED">
          <gui_name language="en">IMPRECISERR</gui_name>
          <description language="en">Imprecise data access error</description>
          <definition>[10]</definition>
        </bitField>
        <bitField conditional="false" name="PRECISERR" enumerationId="OCCURRED">
          <gui_name language="en">PRECISERR</gui_name>
          <description language="en">Precise data access error</description>
          <definition>[9]</definition>
        </bitField>
        <bitField conditional="false" name="IBUSERR" enumerationId="OCCURRED">
          <gui_name language="en">IBUSERR</gui_name>
          <description language="en">Bus fault on an instruction prefetch</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="MMARVALID" enumerationId="VALID">
          <gui_name language="en">MMARVALID</gui_name>
          <description language="en">MMAR has valid contents</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" name="MLSPERR" enumerationId="OCCURRED">
          <gui_name language="en">MLSPERR</gui_name>
          <description language="en">MemManage fault during FP lazy state preservation</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="MSTKERR" enumerationId="OCCURRED">
          <gui_name language="en">MSTKERR</gui_name>
          <description language="en">Derived MemManage fault on exception entry</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="MUNSTKERR" enumerationId="OCCURRED">
          <gui_name language="en">MUNSTKERR</gui_name>
          <description language="en">Derived MemManage fault on exception return</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="DACCVIOL" enumerationId="OCCURRED">
          <gui_name language="en">DACCVIOL</gui_name>
          <description language="en">Data access violation. The MMAR shows the data address that the load or store tried to access</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="IACCVIOL" enumerationId="OCCURRED">
          <gui_name language="en">IACCVIOL</gui_name>
          <description language="en">MPU or Execute Never (XN) default memory map access violation on an instruction fetch</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="HFSR" size="4" offset="0xE000ED2C">
        <gui_name language="en">HardFault Status</gui_name>
        <description language="en">Shows the cause of any hard faults</description>
        <bitField conditional="false" name="DEBUGEVT" enumerationId="OCCURRED">
          <gui_name language="en">DEBUGEVT</gui_name>
          <description language="en">Indicates a Debug event has occurred</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="FORCED" enumerationId="OCCURRED">
          <gui_name language="en">FORCED</gui_name>
          <description language="en">Indicates a fault with configurable priority has been escalated to a HardFault</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="VECTTBL" enumerationId="OCCURRED">
          <gui_name language="en">VECTTBL</gui_name>
          <description language="en">Indicates a fault has occurred because of a vector table read error on exception processing</description>
          <definition>[1]</definition>
        </bitField>
      </register>
      <register access="RW" name="DFSR" size="4" offset="0xE000ED30">
        <gui_name language="en">Debug Fault Status</gui_name>
        <description language="en">Shows, at the top level, why a debug event occurred</description>
        <bitField conditional="false" name="EXTERNAL">
          <gui_name language="en">EXTERNAL</gui_name>
          <description language="en">Indicates a debug event generated because of the assertion of EDBGRQ</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="VCATCH">
          <gui_name language="en">VCATCH</gui_name>
          <description language="en">Indicates triggering of a Vector catch</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="DWTTRAP">
          <gui_name language="en">DWTTRAP</gui_name>
          <description language="en">Indicates a debug event generated by the DWT</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="BKPT">
          <gui_name language="en">BKPT</gui_name>
          <description language="en">Indicates a debug event generated by BKPT instruction execution or a breakpoint match in FPB</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="HALTED">
          <gui_name language="en">HALTED</gui_name>
          <description language="en">Indicates a debug event generated by C_HALT or C_STEP request or setting DEMCR.MON_STEP</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="MMFAR" size="4" offset="0xE000ED34">
        <gui_name language="en">MemManage Fault Address</gui_name>
        <description language="en">Shows the address of the memory location that caused an MMU fault</description>
      </register>
      <register access="RW" name="BFAR" size="4" offset="0xE000ED38">
        <gui_name language="en">BusFault Address</gui_name>
        <description language="en">Shows the address associated with a precise data access fault</description>
      </register>
      <register access="RW" name="AFSR" size="4" offset="0xE000ED3C">
        <gui_name language="en">Auxiliary Fault Status</gui_name>
        <description language="en">Latched version of the AUXFAULT inputs</description>
      </register>
      <register access="RW" name="CPACR" size="4" offset="0xE000ED88">
        <gui_name language="en">Coprocessor Access Control</gui_name>
        <description language="en">Specifies the access privileges for coprocessors</description>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="CP11">
          <gui_name language="en">CP11</gui_name>
          <description language="en">Defines access permissions for the CP11 coprocessor.</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="CP10">
          <gui_name language="en">CP10</gui_name>
          <description language="en">Defines access permissions for the CP10 coprocessor.</description>
          <definition>[21:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="CP7">
          <gui_name language="en">CP7</gui_name>
          <description language="en">Defines access permissions for the CP7 coprocessor.</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="CP6">
          <gui_name language="en">CP6</gui_name>
          <description language="en">Defines access permissions for the CP6 coprocessor.</description>
          <definition>[13:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="CP5">
          <gui_name language="en">CP5</gui_name>
          <description language="en">Defines access permissions for the CP5 coprocessor.</description>
          <definition>[11:10]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="CP4">
          <gui_name language="en">CP4</gui_name>
          <description language="en">Defines access permissions for the CP4 coprocessor.</description>
          <definition>[9:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="CP3">
          <gui_name language="en">CP3</gui_name>
          <description language="en">Defines access permissions for the CP3 coprocessor.</description>
          <definition>[7:6]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="CP2">
          <gui_name language="en">CP2</gui_name>
          <description language="en">Defines access permissions for the CP2 coprocessor.</description>
          <definition>[5:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="CP1">
          <gui_name language="en">CP1</gui_name>
          <description language="en">Defines access permissions for the CP1 coprocessor.</description>
          <definition>[3:2]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_CP_ACC_PERMISSION" name="CP0">
          <gui_name language="en">CP0</gui_name>
          <description language="en">Defines access permissions for the CP0 coprocessor.</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="WO" name="STIR" size="4" offset="0xE000EF00">
        <gui_name language="en">Software Triggered Interrupt</gui_name>
        <description language="en">Provides a mechanism for software to generate an interrupt</description>
        <bitField conditional="false" name="INTID">
          <gui_name language="en">INTID</gui_name>
          <description language="en">Indicates the interrupt to be triggered. The value written is (ExceptionNumber - 16)</description>
          <definition>[8:0]</definition>
        </bitField>
      </register>
    </peripheral>
    <peripheral xmlns="http://www.arm.com/core_reg" name="ID" offset="0x00000000" xml:base="Registers/system_registers_m7.xml">
      <gui_name language="en">ID</gui_name>
      <description language="en">ID registers</description>
      <register access="RO" name="CPUID" size="4" offset="0xE000ED00">
        <gui_name language="en">CPUID Base</gui_name>
        <description language="en">Identification information for the processor</description>
        <bitField conditional="false" name="Implementer">
          <gui_name language="en">Implementer</gui_name>
          <description language="en">Implementer code</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="Variant">
          <gui_name language="en">Variant</gui_name>
          <description language="en">Implementation defined</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="Constant">
          <gui_name language="en">Constant</gui_name>
          <description language="en">Indicates the architecture</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="Partno">
          <gui_name language="en">Partno</gui_name>
          <description language="en">Indicates part number</description>
          <definition>[15:4]</definition>
        </bitField>
        <bitField conditional="false" name="Revision">
          <gui_name language="en">Revision</gui_name>
          <description language="en">Indicates revision</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_PFR0" size="4" offset="0xE000ED40">
        <gui_name language="en">Processor Feature Register 0</gui_name>
        <description language="en"/>
        <bitField conditional="false" name="State1" enumerationId="ID_PFR0_STATE1">
          <gui_name language="en">State1</gui_name>
          <description language="en">Thumb instruction set support</description>
          <definition>[7:4]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_PFR1" size="4" offset="0xE000ED44">
        <gui_name language="en">Processor Feature Register 1</gui_name>
        <description language="en"/>
        <bitField conditional="false" name="M_Profile" enumerationId="ID_PFR1_M_PROFILE">
          <gui_name language="en">M_Profile</gui_name>
          <description language="en">M profile programmers' model</description>
          <definition>[11:8]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_DFR0" size="4" offset="0xE000ED48">
        <gui_name language="en">Debug Features Register 0</gui_name>
        <description language="en"/>
        <bitField conditional="false" name="M_Profile" enumerationId="E_FEATURE_SUPPORT">
          <gui_name language="en">M_Profile</gui_name>
          <description language="en">Debug model, M profile</description>
          <definition>[23:20]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_AFR0" size="4" offset="0xE000ED4C">
        <gui_name language="en">Auxiliary Features Register 0</gui_name>
        <description language="en">Implementation defined features</description>
      </register>
      <register access="RO" name="ID_MMFR0" size="4" offset="0xE000ED50">
        <gui_name language="en">Memory Model Feature Register 0</gui_name>
        <description language="en">Memory Model Features</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Auxiliary_registers">
          <gui_name language="en">Auxiliary_registers</gui_name>
          <description language="en">Indicates support for Auxiliary registers</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="ID_MMFR0_TCM" name="TCM_support">
          <gui_name language="en">TCM_SUPPORT</gui_name>
          <description language="en">Indicates support for TCM</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="ID_MMFR0_SHARABILITY" name="Shareability_levels">
          <gui_name language="en">Shareability_levels</gui_name>
          <description language="en">Indicates the number of shareability levels implemented</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="ID_MMFR0_OUTER_SHARABILITY" name="Outermost_shareability">
          <gui_name language="en">Outermost_shareability</gui_name>
          <description language="en">Indicates the outermost shareability domain implemented</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="ID_MMFR0_PMSA" name="PMSA">
          <gui_name language="en">PMSA</gui_name>
          <description language="en">Indicates support for a PMSA</description>
          <definition>[7:4]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR1" size="4" offset="0xE000ED54">
        <gui_name language="en">Memory Model Feature Register 1</gui_name>
        <description language="en">Memory Model Features</description>
      </register>
      <register access="RO" name="ID_MMFR2" size="4" offset="0xE000ED58">
        <gui_name language="en">Memory Model Feature Register 2</gui_name>
        <description language="en">Memory Model Features</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="WFI">
          <gui_name language="en">WFI</gui_name>
          <description language="en">Indicates support for wait-for-interrupt stalling. </description>
          <definition>[27:24]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_MMFR3" size="4" offset="0xE000ED5C">
        <gui_name language="en">Memory Model Feature Register 3</gui_name>
        <description language="en">Memory Model Features</description>
      </register>
      <register access="RO" name="ID_ISAR0" size="4" offset="0xE000ED60">
        <gui_name language="en">Instruction Set Attributes Register 0</gui_name>
        <description language="en">Instruction Set Attributes</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Divide_instrs">
          <gui_name language="en">Divide_instrs</gui_name>
          <description language="en">Indicates the supported divide instructions</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Debug_instrs">
          <gui_name language="en">Debug_instructions</gui_name>
          <description language="en">Indicates the supported debug instructions</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="ID_ISAR0_COPROC" name="Coproc_instrs">
          <gui_name language="en">Coproc_instrs</gui_name>
          <description language="en">Indicates the supported coprocessor instructions</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="CmpBranch_instrs">
          <gui_name language="en">CmpBranch_instrs</gui_name>
          <description language="en">Indicates support for combined compare and branch instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Bitfield_instrs">
          <gui_name language="en">Bitfield_instrs</gui_name>
          <description language="en">Indicates support for bitfield instructions. </description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="BitCount_instrs">
          <gui_name language="en">BitCount_instrs</gui_name>
          <description language="en">Indicates support for bit counting instructions. </description>
          <definition>[7:4]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR1" size="4" offset="0xE000ED64">
        <gui_name language="en">Instruction Set Attributes Register 1</gui_name>
        <description language="en">Instruction Set Attributes</description>
        <bitField conditional="false" name="Interwork_instrs" enumerationId="ID_ISAR1_INTERWORK">
          <gui_name language="en">Interwork_instrs</gui_name>
          <description language="en">Indicates support for instructions that branch between ARM and Thumb code.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Immediate_instrs">
          <gui_name language="en">Immediate_instrs</gui_name>
          <description language="en">Indicates support for immediate instructions. </description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="IfThen_instrs">
          <gui_name language="en">IfThen_instrs</gui_name>
          <description language="en">Indicates support for IfThen instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="Extend_instrs">
          <gui_name language="en">Extend_instrs</gui_name>
          <description language="en">Indicates support for sign or zero extend instructions. </description>
          <definition>[15:12]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR2" size="4" offset="0xE000ED68">
        <gui_name language="en">Instruction Set Attributes Register 2</gui_name>
        <description language="en">Instruction Set Attributes</description>
        <bitField conditional="false" name="Reversal_instrs">
          <gui_name language="en">Reversal_instrs</gui_name>
          <description language="en">Indicates the supported reversal instructions. </description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="MultU_instrs">
          <gui_name language="en">Unsigned multiply instructions</gui_name>
          <description language="en">Indicates the supported advanced unsigned multiply instructions.</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="MultS_instrs">
          <gui_name language="en">Signed multiply instructions</gui_name>
          <description language="en">Indicates the supported advanced signed multiply instructions.</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="Mult_instrs">
          <gui_name language="en">Multiply Instructions</gui_name>
          <description language="en">Indicates the supported additional multiply instructions. </description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="MultiAccessInt_instrs">
          <gui_name language="en">Interruptible Instructions</gui_name>
          <description language="en">Indicates the supported multi-access interruptible instructions.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="MultiAccessInt_instrs">
          <gui_name language="en">Memory Hint Instructions</gui_name>
          <description language="en">Indicates the supported memory hint instructions. </description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="LoadStore_instrs">
          <gui_name language="en">Load and Store Instructions</gui_name>
          <description language="en">Indicates the supported additional load and store instructions. </description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR3" size="4" offset="0xE000ED6C">
        <gui_name language="en">Instruction Set Attributes Register 3</gui_name>
        <description language="en">Instruction Set Attributes</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="TrueNOP_instrs">
          <gui_name language="en">True NOP Instructions</gui_name>
          <description language="en">Indicates support for true NOP instructions.</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="ThumbCopy_instrs">
          <gui_name language="en">Thumb copy instructions</gui_name>
          <description language="en">Indicates support for Thumb copy instructions. </description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="TabBranch_instrs">
          <gui_name language="en">Table branch instructions</gui_name>
          <description language="en">Indicates support for table branch instructions. </description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="SynchPrim_instrs">
          <gui_name language="en">Synchronization primitive instructions</gui_name>
          <description language="en">Indicates support for synchronization primitive instructions.</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="SVC_instrs">
          <gui_name language="en">SVC instructions</gui_name>
          <description language="en">Indicates support for SVC instructions.</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="SIMD_instrs">
          <gui_name language="en">SIMD instructions</gui_name>
          <description language="en">Indicates support for Single Instruction Multiple Data (SIMD) instructions.</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Saturate_instrs">
          <gui_name language="en">Saturate instructions</gui_name>
          <description language="en">Indicates support for saturate instructions. </description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="ID_ISAR4" size="4" offset="0xE000ED70">
        <gui_name language="en">Instruction Set Attributes Register 4</gui_name>
        <description language="en">Instruction Set Attributes</description>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="PSR_M_instrs">
          <gui_name language="en">PSR modify instructions</gui_name>
          <description language="en">Indicates support for saturate instructions. </description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="SynchPrim_instrs_frac">
          <gui_name language="en">Synchronization Primitive instructions</gui_name>
          <description language="en">Indicates support for Synchronization Primitives</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_FEATURE_SUPPORT" name="Barrier_instrs">
          <gui_name language="en">Barrier instructions</gui_name>
          <description language="en">Indicates the supported barrier instructions. </description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_BASIC_FULL" name="Writeback_instrs">
          <gui_name language="en">Writeback instructions</gui_name>
          <description language="en">Indicates support for Writeback addressing modes</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="WithShifts_instrs">
          <gui_name language="en">With shift instructions</gui_name>
          <description language="en">Indicates the support for instructions with shifts:</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="Unpriv_instrs">
          <gui_name language="en">Unprivileged instructions</gui_name>
          <description language="en">Indicates the supported unprivileged instructions</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
    </peripheral>
    <peripheral xmlns="http://www.arm.com/core_reg" name="FPE" offset="0x00000000" xml:base="Registers/system_registers_m7.xml">
      <gui_name language="en">FP</gui_name>
      <description language="en">FP System Control registers</description>
      <register access="RW" name="FPCCR" size="4" offset="0xE000EF34">
        <gui_name language="en">Floating-Point Context Control</gui_name>
        <description language="en">Holds control data for the floating-point unit</description>
        <bitField conditional="false" name="ASPEN">
          <gui_name language="en">ASPEN</gui_name>
          <description language="en">When this bit is set to 1, execution of a floating-point instruction sets the CONTROL.FPCA bit to 1</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="LSPEN" enumerationId="E_DISABLE_ENABLE">
          <gui_name language="en">LSPEN</gui_name>
          <description language="en">Enables lazy context save of FP state</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="MONRDY" enumerationId="E_NOTABLE_ABLE">
          <gui_name language="en">MONRDY</gui_name>
          <description language="en">Indicates whether the software executing when the processor allocated the FP stack frame was able to set the DebugMonitor exception to pending</description>
          <definition>[8]</definition>
        </bitField>
        <bitField conditional="false" name="BFRDY" enumerationId="E_NOTABLE_ABLE">
          <gui_name language="en">BFRDY</gui_name>
          <description language="en">Indicates whether the software executing when the processor allocated the FP stack frame was able to set the BusFault exception to pending</description>
          <definition>[6]</definition>
        </bitField>
        <bitField conditional="false" name="MMRDY" enumerationId="E_NOTABLE_ABLE">
          <gui_name language="en">MMRDY</gui_name>
          <description language="en">Indicates whether the software executing when the processor allocated the FP stack frame was able to set the MemManage exception to pending</description>
          <definition>[5]</definition>
        </bitField>
        <bitField conditional="false" name="HFRDY" enumerationId="E_NOTABLE_ABLE">
          <gui_name language="en">HFRDY</gui_name>
          <description language="en">Indicates whether the software executing when the processor allocated the FP stack frame was able to set the HardFault exception to pending</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="THREAD" enumerationId="E_HANDLER_THREAD">
          <gui_name language="en">THREAD</gui_name>
          <description language="en">Indicates the processor mode when it allocated the FP stack frame</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="USER" enumerationId="E_PRIV_UNPRIV">
          <gui_name language="en">USER</gui_name>
          <description language="en">Indicates the privilege level of the software executing when the processor allocated the FP stack frame</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="LSPACT" enumerationId="E_NOTACTIVE_ACTIVE">
          <gui_name language="en">LSPACT</gui_name>
          <description language="en">Indicates whether Lazy preservation of the FP state is active</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="FPCAR" size="4" offset="0xE000EF38">
        <gui_name language="en">Floating-Point Context Address</gui_name>
        <description language="en">Holds the location of the unpopulated floating-point register space allocated on an exception stack frame</description>
      </register>
      <register access="RW" name="FPDSCR" size="4" offset="0xE000EF3C">
        <gui_name language="en">Floating-Point Default Status Control</gui_name>
        <description language="en">Holds the default values for the floating-point status control data that the processor assigns to the FPSCR when it creates a new floating-point context</description>
        <bitField conditional="false" name="AHP">
          <gui_name language="en">AHP</gui_name>
          <description language="en">Default value for FPSCR.AHP</description>
          <definition>[26]</definition>
        </bitField>
        <bitField conditional="false" name="DN">
          <gui_name language="en">DN</gui_name>
          <description language="en">Default value for FPSCR.DN</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" name="FZ">
          <gui_name language="en">FZ</gui_name>
          <description language="en">Default value for FPSCR.FZ</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" name="RMode">
          <gui_name language="en">RMode</gui_name>
          <description language="en">Default value for FPSCR.RMode</description>
          <definition>[23:22]</definition>
        </bitField>
      </register>
      <register access="RO" name="MVFR0" size="4" offset="0xE000EF40">
        <gui_name language="en">Media and FP Feature Register 0</gui_name>
        <description language="en">Describes the features provided by the Floating-point extension</description>
        <bitField conditional="false" name="FP_Rounding_modes" enumerationId="E_SUPPORTED">
          <gui_name language="en">FP_Rounding_modes</gui_name>
          <description language="en">Indicates the rounding modes supported by the FP floating-point hardware</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="Short_vectors" enumerationId="E_NOT_SUPPORTED">
          <gui_name language="en">Short_vectors</gui_name>
          <description language="en">Indicates the hardware support for FP short vectors</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="Square_root" enumerationId="E_SUPPORTED">
          <gui_name language="en">Square_root</gui_name>
          <description language="en">Indicates the hardware support for FP square root operations</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="Divide" enumerationId="E_SUPPORTED">
          <gui_name language="en">Divide</gui_name>
          <description language="en">Indicates the hardware support for FP divide operations</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="FP_exception_trapping" enumerationId="E_NOT_SUPPORTED">
          <gui_name language="en">FP_exception_trapping</gui_name>
          <description language="en">Indicates whether the FP hardware implementation supports exception trapping</description>
          <definition>[15:12]</definition>
        </bitField>
        <bitField conditional="false" name="Double_precision" enumerationId="E_SUPPORTED2">
          <gui_name language="en">Double_precision</gui_name>
          <description language="en">Indicates the hardware support for FP double-precision operations</description>
          <definition>[11:8]</definition>
        </bitField>
        <bitField conditional="false" name="Single_precision" enumerationId="E_SUPPORTED2">
          <gui_name language="en">Single_precision</gui_name>
          <description language="en">Indicates the hardware support for FP single-precision operations</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="A_SIMD" enumerationId="E_MVFR0_SIMD">
          <gui_name language="en">A_SIMD</gui_name>
          <description language="en">Indicates the size of the FP register bank</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="MVFR1" size="4" offset="0xE000EF44">
        <gui_name language="en">Media and FP Feature Register 1</gui_name>
        <description language="en">Describes the features provided by the Floating-point extension</description>
        <bitField conditional="false" name="FP_fused_MAC" enumerationId="E_SUPPORTED">
          <gui_name language="en">FP_fused_MAC</gui_name>
          <description language="en">Indicates whether the FP supports fused multiply accumulate operations</description>
          <definition>[31:28]</definition>
        </bitField>
        <bitField conditional="false" name="FP_HPFP" enumerationId="E_SUPPORTED_DOUBLE">
          <gui_name language="en">FP_HPFP</gui_name>
          <description language="en">Indicates whether the FP supports half-precision floating-point conversion operations</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="D_NaN" enumerationId="E_SUPPORTED">
          <gui_name language="en">D_NaN</gui_name>
          <description language="en">Indicates whether the FP hardware implementation supports only the Default NaN mode</description>
          <definition>[7:4]</definition>
        </bitField>
        <bitField conditional="false" name="FtZ" enumerationId="E_SUPPORTED">
          <gui_name language="en">FtZ</gui_name>
          <description language="en">Indicates whether the FP hardware implementation supports only the Flush-to-Zero mode of operation</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="MVFR2" size="4" offset="0xE000EF48">
        <gui_name language="en">Media and FP Feature Register 2</gui_name>
        <description language="en">Describes the features provided by the Floating-point extension</description>
        <bitField conditional="false" name="VFP_Misc" enumerationId="E_SUPPORTED4">
          <gui_name language="en">VFP_Misc</gui_name>
          <description language="en">Indicates whether the FP hardware implementation supports Floating-point selection, Floating-point Conversion to Integer with Direct Rounding Modes, Floating-point Round to Integral Floating-point and Floating-point MaxNum and MinNum</description>
          <definition>[7:4]</definition>
        </bitField>
      </register>
    </peripheral>
    <peripheral xmlns="http://www.arm.com/core_reg" name="SysTick" offset="0x00000000" xml:base="Registers/system_registers_m7.xml">
      <gui_name language="en">SysTick</gui_name>
      <description language="en">System Timer registers</description>
      <register access="RW" name="STCSR" size="4" offset="0xE000E010">
        <gui_name language="en">SysTick Control and Status</gui_name>
        <description language="en">Controls the system timer and provides status data</description>
        <bitField access="RO" conditional="false" name="COUNTFLAG" enumerationId="SYST_CSR_COUNTFLAG">
          <gui_name language="en">COUNTFLAG</gui_name>
          <description language="en">Indicates whether the counter has counted to 0 since the last read of this register</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="CLKSOURCE" enumerationId="SYST_CSR_CLKSOURCE">
          <gui_name language="en">CLKSOURCE</gui_name>
          <description language="en">Indicates the SysTick clock source</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="TICKINT" enumerationId="SYST_CSR_TICKINT">
          <gui_name language="en">TICKINT</gui_name>
          <description language="en">Indicates whether counting to 0 causes the status of the SysTick exception to change to pending</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="ENABLE" enumerationId="SYST_CSR_ENABLE">
          <gui_name language="en">ENABLE</gui_name>
          <description language="en">Indicates the enabled status of the SysTick counter</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="STRVR" size="4" offset="0xE000E014">
        <gui_name language="en">SysTick Reload Value</gui_name>
        <description language="en">Sets or reads the reload value of the SYST_CVR register</description>
        <bitField conditional="false" name="RELOAD">
          <gui_name language="en">RELOAD</gui_name>
          <description language="en">The value to load into the SYST_CVR register when the counter reaches 0</description>
          <definition>[23:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="STCVR" size="4" offset="0xE000E018">
        <gui_name language="en">SysTick Current Value</gui_name>
        <description language="en">Reads or clears the current counter value</description>
        <bitField conditional="false" name="CURRENT">
          <gui_name language="en">CURRENT</gui_name>
          <description language="en">This is the value of the counter at the time it is sampled</description>
          <definition>[23:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="STCR" size="4" offset="0xE000E01C">
        <gui_name language="en">SysTick Calibration Value</gui_name>
        <description language="en">Reads the calibration value and parameters for SysTick</description>
        <bitField conditional="false" name="NOREF" enumerationId="SYST_CALIB_NOREF">
          <gui_name language="en">NOREF</gui_name>
          <description language="en">Indicates whether the IMPLEMENTATION DEFINED reference clock is provided</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="SKEW" enumerationId="SYST_CALIB_SKEW">
          <gui_name language="en">SKEW</gui_name>
          <description language="en">Indicates whether the 10ms calibration value is exact</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="TENMS">
          <gui_name language="en">TENMS</gui_name>
          <description language="en">Optionally, holds a reload value to be used for 10ms (100Hz) timing, subject to system clock skew errors</description>
          <definition>[23:0]</definition>
        </bitField>
      </register>
    </peripheral>
    <peripheral xmlns="http://www.arm.com/core_reg" name="ImpDef" offset="0x00000000" xml:base="Registers/system_registers_m7.xml">
      <gui_name language="en">ImpDef</gui_name>
      <description language="en">Implementation defined registers</description>
      <register access="RW" name="ITCMCR" size="4" offset="0xE000EF90">
        <gui_name language="en">Instruction Tightly-Coupled Memory Control Register</gui_name>
        <description language="en">Controls whether an access is mapped to TCM or AXIM</description>
        <bitField conditional="false" name="SZ" enumerationId="TCMCR_SIZE">
          <gui_name language="en">Instruction TCM Size</gui_name>
          <description language="en">Indicates the size of the relevant TCM</description>
          <definition>[6:3]</definition>
        </bitField>
        <bitField conditional="false" name="RETEN" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">Retry phase enable</gui_name>
          <description language="en">When enabled the processor will guarantee to honour the retry output on the corresponding TCM interface</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="RMW" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">Read-modify-write enable</gui_name>
          <description language="en">Indicates that all sub-chunk writes to a given TCM use a RMW sequence</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="EN" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">TCM enable</gui_name>
          <description language="en">Enable TCM. When a TCM is disabled all accesses are made to the AXIM</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="DTCMCR" size="4" offset="0xE000EF94">
        <gui_name language="en">Data Tightly-Coupled Memory Control Register</gui_name>
        <description language="en">Controls whether an access is mapped to TCM or AXIM</description>
        <bitField conditional="false" name="TCM_Size" enumerationId="TCMCR_SIZE">
          <gui_name language="en">Data TCM Size</gui_name>
          <description language="en">Indicates the size of the relevant TCM</description>
          <definition>[6:3]</definition>
        </bitField>
        <bitField conditional="false" name="RETEN" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">Retry phase enable</gui_name>
          <description language="en">When enabled the processor will guarantee to honour the retry output on the corresponding TCM interface</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="RMW" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">Read-modify-write enable</gui_name>
          <description language="en">Indicates that all sub-chunk writes to a given TCM use a RMW sequence</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="EN" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">TCM enable</gui_name>
          <description language="en">Enable TCM. When a TCM is disabled all accesses are made to the AXIM</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="AHBSCR" size="4" offset="0xE000EFA0">
        <gui_name language="en">AHBS Control Register</gui_name>
        <description language="en">Controls the priority of AHBS traffic</description>
        <bitField conditional="false" name="INITCOUNT">
          <gui_name language="en">Fairness counter initialization value</gui_name>
          <description language="en">Use the to demote access priority of the requestor selected by the AHBSCR.CTL</description>
          <definition>[15:11]</definition>
        </bitField>
        <bitField conditional="false" name="TPRI">
          <gui_name language="en">TPRI</gui_name>
          <description language="en">Threshold execution priority for AHBS traffic demotion.</description>
          <definition>[10:2]</definition>
        </bitField>
        <bitField conditional="false" name="CTL" enumerationId="AHBPCR_CTL">
          <gui_name language="en">CTL</gui_name>
          <description language="en">AHBS prioritisation control</description>
          <definition>[1:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CACR" size="4" offset="0xE000EF9C">
        <gui_name language="en">L1 Cache Control Register</gui_name>
        <description language="en">Controls L1 ECC and the L1 cache coherency usage model</description>
        <bitField conditional="false" name="WT" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">WT enable</gui_name>
          <description language="en">Enables Force WT in the instruction and data cache</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="ECC" enumerationId="ENABLED_DISABLED">
          <gui_name language="en">ECC enable</gui_name>
          <description language="en">Enable TCM. Enables ECC in the instruction and data cache</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="SIWT" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">SIWT enable</gui_name>
          <description language="en">Enables cache coherency usage, globally visible writes</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="AHBPCR" size="4" offset="0xE000EF98">
        <gui_name language="en">AHBP control register</gui_name>
        <description language="en">Controls accesses to AHBP or AXIM</description>
        <bitField conditional="false" name="SZ" enumerationId="AHBPCR_SIZE">
          <gui_name language="en">AHBP Size</gui_name>
          <description language="en">Size of AHBP</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" name="EN" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">AHBP enable</gui_name>
          <description language="en">Enables AHBP. When disabled all accesses are made to the AXIM</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="RW" name="ABFSR" size="4" offset="0xE000EFA8">
        <gui_name language="en">Asynchronous Bus Fault Status Register</gui_name>
        <description language="en">Specifies the source of the asynchronous bus faults</description>
        <bitField conditional="false" name="EPPB" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">AHBP enable</gui_name>
          <description language="en">Asynchronous fault on EPPB interface</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="AXIM" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">AHBP enable</gui_name>
          <description language="en">Asynchronous fault on AXIM interface</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" name="AHBP" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">AHBP enable</gui_name>
          <description language="en">Asynchronous fault on AHBP interface</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" name="DTCM" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">AHBP enable</gui_name>
          <description language="en">Asynchronous fault on DTCM interface</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="ITCM" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">AHBP enable</gui_name>
          <description language="en">Asynchronous fault on ITCM interface</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </peripheral>


    <peripheral xmlns="http://www.arm.com/core_reg" name="NVIC" offset="0x00000000" xml:base="Registers/nvic_registers_v7m.xml">
      <gui_name language="en">NVIC</gui_name>
      <description language="en">Nested Vectored Interrupt Controller registers</description>
      <register access="RO" name="ICTR" size="4" offset="0xE000E004" display_by_default="false">
        <gui_name language="en">Interrupt Control Type Register</gui_name>
        <description language="en">Provides information about the interrupt controller</description>
        <bitField conditional="false" name="INTLINESNUM">
          <gui_name language="en">INTLINESNUM</gui_name>
          <description language="en">The total number of interrupt lines supported n, defined in groups of
32. That is, the total number of interrupt lines is up to (32*(INTLINESNUM+1)). However,
the absolute maximum number of interrupts is 496, corresponding to the INTLINESNUM
value 0b1111.</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_ISER0" size="4" offset="0xE000E100">
        <gui_name language="en">Interrupt Set-Enable 0</gui_name>
        <description language="en">Enables, or reads the enable state of a group of interrupts</description>
      </register>
      <register access="RW" name="NVIC_ISER1" size="4" offset="0xE000E104">
        <gui_name language="en">Interrupt Set-Enable 1</gui_name>
        <description language="en">Enables, or reads the enable state of a group of interrupts</description>
      </register>
      <register access="RW" name="NVIC_ISER2" size="4" offset="0xE000E108">
        <gui_name language="en">Interrupt Set-Enable 2</gui_name>
        <description language="en">Enables, or reads the enable state of a group of interrupts</description>
      </register>
      <register access="RW" name="NVIC_ISER3" size="4" offset="0xE000E10C">
        <gui_name language="en">Interrupt Set-Enable 3</gui_name>
        <description language="en">Enables, or reads the enable state of a group of interrupts</description>
      </register>
      <register access="RW" name="NVIC_ISER4" size="4" offset="0xE000E110">
        <gui_name language="en">Interrupt Set-Enable 4</gui_name>
        <description language="en">Enables, or reads the enable state of a group of interrupts</description>
      </register>
      <register access="RW" name="NVIC_ISER5" size="4" offset="0xE000E114">
        <gui_name language="en">Interrupt Set-Enable 5</gui_name>
        <description language="en">Enables, or reads the enable state of a group of interrupts</description>
      </register>
      <register access="RW" name="NVIC_ISER6" size="4" offset="0xE000E118">
        <gui_name language="en">Interrupt Set-Enable 6</gui_name>
        <description language="en">Enables, or reads the enable state of a group of interrupts</description>
      </register>
      <register access="RW" name="NVIC_ISER7" size="4" offset="0xE000E11C">
        <gui_name language="en">Interrupt Set-Enable 7</gui_name>
        <description language="en">Enables, or reads the enable state of a group of interrupts</description>
      </register>
      <register access="RW" name="NVIC_ICER0" size="4" offset="0xE000E180">
        <gui_name language="en">Interrupt Clear-Enable 0</gui_name>
        <description language="en">Disables, or reads the enable state of a group of interrupts</description>
      </register>
      <register access="RW" name="NVIC_ICER1" size="4" offset="0xE000E184">
        <gui_name language="en">Interrupt Clear-Enable 1</gui_name>
        <description language="en">Disables, or reads the enable state of a group of interrupts</description>
      </register>
      <register access="RW" name="NVIC_ICER2" size="4" offset="0xE000E188">
        <gui_name language="en">Interrupt Clear-Enable 2</gui_name>
        <description language="en">Disables, or reads the enable state of a group of interrupts</description>
      </register>
      <register access="RW" name="NVIC_ICER3" size="4" offset="0xE000E18C">
        <gui_name language="en">Interrupt Clear-Enable 3</gui_name>
        <description language="en">Disables, or reads the enable state of a group of interrupts</description>
      </register>
      <register access="RW" name="NVIC_ICER4" size="4" offset="0xE000E190">
        <gui_name language="en">Interrupt Clear-Enable 4</gui_name>
        <description language="en">Disables, or reads the enable state of a group of interrupts</description>
      </register>
      <register access="RW" name="NVIC_ICER5" size="4" offset="0xE000E194">
        <gui_name language="en">Interrupt Clear-Enable 5</gui_name>
        <description language="en">Disables, or reads the enable state of a group of interrupts</description>
      </register>
      <register access="RW" name="NVIC_ICER6" size="4" offset="0xE000E198">
        <gui_name language="en">Interrupt Clear-Enable 6</gui_name>
        <description language="en">Disables, or reads the enable state of a group of interrupts</description>
      </register>
      <register access="RW" name="NVIC_ICER7" size="4" offset="0xE000E19C">
        <gui_name language="en">Interrupt Clear-Enable 7</gui_name>
        <description language="en">Disables, or reads the enable state of a group of interrupts</description>
      </register>
      <register access="RW" name="NVIC_ISPR0" size="4" offset="0xE000E200">
        <gui_name language="en">Interrupt Set-Pending 0</gui_name>
        <description language="en">For a group of interrupts, changes interrupt status to pending, or shows the current pending
status</description>
      </register>
      <register access="RW" name="NVIC_ISPR1" size="4" offset="0xE000E204">
        <gui_name language="en">Interrupt Set-Pending 1</gui_name>
        <description language="en">For a group of interrupts, changes interrupt status to pending, or shows the current pending
status</description>
      </register>
      <register access="RW" name="NVIC_ISPR2" size="4" offset="0xE000E208">
        <gui_name language="en">Interrupt Set-Pending 2</gui_name>
        <description language="en">For a group of interrupts, changes interrupt status to pending, or shows the current pending
status</description>
      </register>
      <register access="RW" name="NVIC_ISPR3" size="4" offset="0xE000E20C">
        <gui_name language="en">Interrupt Set-Pending 3</gui_name>
        <description language="en">For a group of interrupts, changes interrupt status to pending, or shows the current pending
status</description>
      </register>
      <register access="RW" name="NVIC_ISPR4" size="4" offset="0xE000E210">
        <gui_name language="en">Interrupt Set-Pending 4</gui_name>
        <description language="en">For a group of interrupts, changes interrupt status to pending, or shows the current pending
status</description>
      </register>
      <register access="RW" name="NVIC_ISPR5" size="4" offset="0xE000E214">
        <gui_name language="en">Interrupt Set-Pending 5</gui_name>
        <description language="en">For a group of interrupts, changes interrupt status to pending, or shows the current pending
status</description>
      </register>
      <register access="RW" name="NVIC_ISPR6" size="4" offset="0xE000E218">
        <gui_name language="en">Interrupt Set-Pending 6</gui_name>
        <description language="en">For a group of interrupts, changes interrupt status to pending, or shows the current pending
status</description>
      </register>
      <register access="RW" name="NVIC_ISPR7" size="4" offset="0xE000E21C">
        <gui_name language="en">Interrupt Set-Pending 7</gui_name>
        <description language="en">For a group of interrupts, changes interrupt status to pending, or shows the current pending
status</description>
      </register>
      <register access="RW" name="NVIC_ICPR0" size="4" offset="0xE000E280">
        <gui_name language="en">Interrupt Set-Pending 0</gui_name>
        <description language="en">For a group of interrupts, clears the interrupt pending status, or shows the current pending
status</description>
      </register>
      <register access="RW" name="NVIC_ICPR1" size="4" offset="0xE000E284">
        <gui_name language="en">Interrupt Set-Pending 1</gui_name>
        <description language="en">For a group of interrupts, clears the interrupt pending status, or shows the current pending
status</description>
      </register>
      <register access="RW" name="NVIC_ICPR2" size="4" offset="0xE000E288">
        <gui_name language="en">Interrupt Set-Pending 2</gui_name>
        <description language="en">For a group of interrupts, clears the interrupt pending status, or shows the current pending
status</description>
      </register>
      <register access="RW" name="NVIC_ICPR3" size="4" offset="0xE000E28C">
        <gui_name language="en">Interrupt Set-Pending 3</gui_name>
        <description language="en">For a group of interrupts, clears the interrupt pending status, or shows the current pending
status</description>
      </register>
      <register access="RW" name="NVIC_ICPR4" size="4" offset="0xE000E290">
        <gui_name language="en">Interrupt Set-Pending 4</gui_name>
        <description language="en">For a group of interrupts, clears the interrupt pending status, or shows the current pending
status</description>
      </register>
      <register access="RW" name="NVIC_ICPR5" size="4" offset="0xE000E294">
        <gui_name language="en">Interrupt Set-Pending 5</gui_name>
        <description language="en">For a group of interrupts, clears the interrupt pending status, or shows the current pending
status</description>
      </register>
      <register access="RW" name="NVIC_ICPR6" size="4" offset="0xE000E298">
        <gui_name language="en">Interrupt Set-Pending 6</gui_name>
        <description language="en">For a group of interrupts, clears the interrupt pending status, or shows the current pending
status</description>
      </register>
      <register access="RW" name="NVIC_ICPR7" size="4" offset="0xE000E29C">
        <gui_name language="en">Interrupt Set-Pending 7</gui_name>
        <description language="en">For a group of interrupts, clears the interrupt pending status, or shows the current pending
status</description>
      </register>
      <register access="RW" name="NVIC_IABR0" size="4" offset="0xE000E300">
        <gui_name language="en">Interrupt Active Bit 0</gui_name>
        <description language="en">For a group of 32 interrupts, shows whether each interrupt is active</description>
      </register>
      <register access="RW" name="NVIC_IABR1" size="4" offset="0xE000E304">
        <gui_name language="en">Interrupt Active Bit 1</gui_name>
        <description language="en">For a group of 32 interrupts, shows whether each interrupt is active</description>
      </register>
      <register access="RW" name="NVIC_IABR2" size="4" offset="0xE000E308">
        <gui_name language="en">Interrupt Active Bit 2</gui_name>
        <description language="en">For a group of 32 interrupts, shows whether each interrupt is active</description>
      </register>
      <register access="RW" name="NVIC_IABR3" size="4" offset="0xE000E30C">
        <gui_name language="en">Interrupt Active Bit 3</gui_name>
        <description language="en">For a group of 32 interrupts, shows whether each interrupt is active</description>
      </register>
      <register access="RW" name="NVIC_IABR4" size="4" offset="0xE000E310">
        <gui_name language="en">Interrupt Active Bit 4</gui_name>
        <description language="en">For a group of 32 interrupts, shows whether each interrupt is active</description>
      </register>
      <register access="RW" name="NVIC_IABR5" size="4" offset="0xE000E314">
        <gui_name language="en">Interrupt Active Bit 5</gui_name>
        <description language="en">For a group of 32 interrupts, shows whether each interrupt is active</description>
      </register>
      <register access="RW" name="NVIC_IABR6" size="4" offset="0xE000E318">
        <gui_name language="en">Interrupt Active Bit 6</gui_name>
        <description language="en">For a group of 32 interrupts, shows whether each interrupt is active</description>
      </register>
      <register access="RW" name="NVIC_IABR7" size="4" offset="0xE000E31C">
        <gui_name language="en">Interrupt Active Bit 7</gui_name>
        <description language="en">For a group of 32 interrupts, shows whether each interrupt is active</description>
      </register>
      <register access="RW" name="NVIC_IPR0" size="4" offset="0xE000E400">
        <gui_name language="en">Interrupt Priority Register 0</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 3</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 2</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 1</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 0</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR1" size="4" offset="0xE000E404">
        <gui_name language="en">Interrupt Priority Register 1</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 7</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 6</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 5</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 4</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR2" size="4" offset="0xE000E408">
        <gui_name language="en">Interrupt Priority Register 2</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 11</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 10</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 9</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 8</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR3" size="4" offset="0xE000E40C">
        <gui_name language="en">Interrupt Priority Register 3</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 15</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 14</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 13</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 12</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR4" size="4" offset="0xE000E410">
        <gui_name language="en">Interrupt Priority Register 4</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 19</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 18</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 17</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 16</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR5" size="4" offset="0xE000E414">
        <gui_name language="en">Interrupt Priority Register 5</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 23</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 22</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 21</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 20</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR6" size="4" offset="0xE000E418">
        <gui_name language="en">Interrupt Priority Register 6</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 27</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 26</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 25</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 24</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR7" size="4" offset="0xE000E41C">
        <gui_name language="en">Interrupt Priority Register 7</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 31</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 30</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 29</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 28</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR8" size="4" offset="0xE000E420">
        <gui_name language="en">Interrupt Priority Register 8</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 35</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 34</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 33</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 32</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR9" size="4" offset="0xE000E424">
        <gui_name language="en">Interrupt Priority Register 9</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 39</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 38</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 37</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 36</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR10" size="4" offset="0xE000E428">
        <gui_name language="en">Interrupt Priority Register 10</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 43</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 42</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 41</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 40</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR11" size="4" offset="0xE000E42C">
        <gui_name language="en">Interrupt Priority Register 11</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 47</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 46</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 45</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 44</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR12" size="4" offset="0xE000E430">
        <gui_name language="en">Interrupt Priority Register 12</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 51</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 50</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 49</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 48</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR13" size="4" offset="0xE000E434">
        <gui_name language="en">Interrupt Priority Register 13</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 55</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 54</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 53</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 52</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR14" size="4" offset="0xE000E438">
        <gui_name language="en">Interrupt Priority Register 14</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 59</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 58</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 57</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 56</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR15" size="4" offset="0xE000E43C">
        <gui_name language="en">Interrupt Priority Register 15</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 63</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 62</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 61</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 60</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR16" size="4" offset="0xE000E440">
        <gui_name language="en">Interrupt Priority Register 16</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 67</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 66</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 65</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 64</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR17" size="4" offset="0xE000E444">
        <gui_name language="en">Interrupt Priority Register 17</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 71</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 70</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 69</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 68</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR18" size="4" offset="0xE000E448">
        <gui_name language="en">Interrupt Priority Register 18</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 75</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 74</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 73</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 72</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR19" size="4" offset="0xE000E44C">
        <gui_name language="en">Interrupt Priority Register 19</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 79</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 78</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 77</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 76</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR20" size="4" offset="0xE000E450">
        <gui_name language="en">Interrupt Priority Register 20</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 83</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 82</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 81</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 80</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR21" size="4" offset="0xE000E454">
        <gui_name language="en">Interrupt Priority Register 21</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 87</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 86</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 85</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 84</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR22" size="4" offset="0xE000E458">
        <gui_name language="en">Interrupt Priority Register 22</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 91</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 90</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 89</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 88</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR23" size="4" offset="0xE000E45C">
        <gui_name language="en">Interrupt Priority Register 23</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 95</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 94</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 93</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 92</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR24" size="4" offset="0xE000E460">
        <gui_name language="en">Interrupt Priority Register 24</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 99</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 98</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 97</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 96</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR25" size="4" offset="0xE000E464">
        <gui_name language="en">Interrupt Priority Register 25</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 103</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 102</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 101</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 100</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR26" size="4" offset="0xE000E468">
        <gui_name language="en">Interrupt Priority Register 26</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 107</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 106</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 105</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 104</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR27" size="4" offset="0xE000E46C">
        <gui_name language="en">Interrupt Priority Register 27</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 111</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 110</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 109</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 108</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR28" size="4" offset="0xE000E470">
        <gui_name language="en">Interrupt Priority Register 28</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 115</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 114</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 113</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 112</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR29" size="4" offset="0xE000E474">
        <gui_name language="en">Interrupt Priority Register 29</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 119</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 118</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 117</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 116</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR30" size="4" offset="0xE000E478">
        <gui_name language="en">Interrupt Priority Register 30</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 123</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 122</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 121</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 120</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR31" size="4" offset="0xE000E47C">
        <gui_name language="en">Interrupt Priority Register 31</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 127</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 126</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 125</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 124</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR32" size="4" offset="0xE000E480">
        <gui_name language="en">Interrupt Priority Register 32</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 131</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 130</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 129</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 128</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR33" size="4" offset="0xE000E484">
        <gui_name language="en">Interrupt Priority Register 33</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 135</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 134</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 133</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 132</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR34" size="4" offset="0xE000E488">
        <gui_name language="en">Interrupt Priority Register 34</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 139</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 138</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 137</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 136</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR35" size="4" offset="0xE000E48C">
        <gui_name language="en">Interrupt Priority Register 35</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 143</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 142</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 141</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 140</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR36" size="4" offset="0xE000E490">
        <gui_name language="en">Interrupt Priority Register 36</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 147</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 146</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 145</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 144</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR37" size="4" offset="0xE000E494">
        <gui_name language="en">Interrupt Priority Register 37</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 151</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 150</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 149</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 148</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR38" size="4" offset="0xE000E498">
        <gui_name language="en">Interrupt Priority Register 38</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 155</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 154</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 153</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 152</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR39" size="4" offset="0xE000E49C">
        <gui_name language="en">Interrupt Priority Register 39</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 159</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 158</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 157</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 156</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR40" size="4" offset="0xE000E4A0">
        <gui_name language="en">Interrupt Priority Register 40</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 163</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 162</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 161</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 160</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR41" size="4" offset="0xE000E4A4">
        <gui_name language="en">Interrupt Priority Register 41</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 167</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 166</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 165</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 164</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR42" size="4" offset="0xE000E4A8">
        <gui_name language="en">Interrupt Priority Register 42</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 171</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 170</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 169</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 168</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR43" size="4" offset="0xE000E4AC">
        <gui_name language="en">Interrupt Priority Register 43</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 175</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 174</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 173</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 172</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR44" size="4" offset="0xE000E4B0">
        <gui_name language="en">Interrupt Priority Register 44</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 179</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 178</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 177</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 176</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR45" size="4" offset="0xE000E4B4">
        <gui_name language="en">Interrupt Priority Register 45</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 183</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 182</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 181</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 180</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR46" size="4" offset="0xE000E4B8">
        <gui_name language="en">Interrupt Priority Register 46</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 187</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 186</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 185</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 184</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR47" size="4" offset="0xE000E4BC">
        <gui_name language="en">Interrupt Priority Register 47</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 191</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 190</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 189</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 188</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR48" size="4" offset="0xE000E4C0">
        <gui_name language="en">Interrupt Priority Register 48</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 195</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 194</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 193</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 192</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR49" size="4" offset="0xE000E4C4">
        <gui_name language="en">Interrupt Priority Register 49</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 199</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 198</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 197</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 196</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR50" size="4" offset="0xE000E4C8">
        <gui_name language="en">Interrupt Priority Register 50</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 203</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 202</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 201</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 200</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR51" size="4" offset="0xE000E4CC">
        <gui_name language="en">Interrupt Priority Register 51</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 207</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 206</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 205</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 204</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR52" size="4" offset="0xE000E4D0">
        <gui_name language="en">Interrupt Priority Register 52</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 211</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 210</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 209</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 208</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR53" size="4" offset="0xE000E4D4">
        <gui_name language="en">Interrupt Priority Register 53</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 215</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 214</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 213</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 212</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR54" size="4" offset="0xE000E4D8">
        <gui_name language="en">Interrupt Priority Register 54</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 219</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 218</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 217</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 216</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR55" size="4" offset="0xE000E4DC">
        <gui_name language="en">Interrupt Priority Register 55</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 223</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 222</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 221</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 220</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR56" size="4" offset="0xE000E4E0">
        <gui_name language="en">Interrupt Priority Register 56</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 227</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 226</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 225</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 224</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR57" size="4" offset="0xE000E4E4">
        <gui_name language="en">Interrupt Priority Register 57</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 231</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 230</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 229</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 228</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR58" size="4" offset="0xE000E4E8">
        <gui_name language="en">Interrupt Priority Register 58</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 235</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 234</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 233</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 232</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="NVIC_IPR59" size="4" offset="0xE000E4EC">
        <gui_name language="en">Interrupt Priority Register 59</gui_name>
        <description language="en">Sets or reads interrupt priorities</description>
        <bitField conditional="false" name="PRI_N3">
          <gui_name language="en">PRI_N3</gui_name>
          <description language="en">Priority of interrupt 239</description>
          <definition>[31:24]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N2">
          <gui_name language="en">PRI_N2</gui_name>
          <description language="en">Priority of interrupt 238</description>
          <definition>[23:16]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N1">
          <gui_name language="en">PRI_N1</gui_name>
          <description language="en">Priority of interrupt 237</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="PRI_N0">
          <gui_name language="en">PRI_N0</gui_name>
          <description language="en">Priority of interrupt 236</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
    </peripheral>

    <!-- Enumerations -->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCR_SEVONPEND" values="Not_wakeup=0,Wakeup=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCR_SLEEPDEEP" values="Not_deep_sleep=0,Deep_sleep=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SCR_SLEEPONEXIT" values="Do_not_enter=0,Enter=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="VALID" values="Not_valid=0,Valid=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="VALID_INVALID" values="Valid=0,Invalid=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="OCCURRED" values="Not_occurred=0,Occurred=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ENABLED_DISABLED" values="Enabled=0,Disabled=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DISABLED_ENABLED" values="Disabled=0,Enabled=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="PENDING" values="Not_pending=0,Pending=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ACTIVE" values="Not_active=0,Active=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CCR_STKALIGN" values="_4_Byte=0,_8_Byte=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CCR_BFHFNMIGN" values="Fault=0,Ignore=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_CP_ACC_PERMISSION" values="Access_denied=0,Privileged_mode_access_only=1,Reserved=2,Full_access=3" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_FEATURE_SUPPORT" values="Not_supported=0,Supported=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_PFR0_STATE1" values="Thumb_Thumb2=3" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_PFR1_M_PROFILE" values="Two_stack=2" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR0_TCM" values="No_TCM=0,TCM_Implemented=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR0_SHARABILITY" values="One_level=0" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR0_OUTER_SHARABILITY" values="Non_cacheable=0,Ignored=15" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_MMFR0_PMSA" values="Not_supported=0,PMSAv7=3" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR0_COPROC" values="None=0,Generic=1,Generic2=2,MCRR_MRRC=3,MCRR2_MRRC2=4" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ID_ISAR1_INTERWORK" values="None=0,BX=1,BX_BLX2=2" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_BASIC_FULL" values="Basic=0,Full=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SYST_CSR_COUNTFLAG" values="not_counted_to_0=0,counted_to_0=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SYST_CSR_CLKSOURCE" values="External_clock=0,Processor_clock=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SYST_CSR_TICKINT" values="Does_not_affect_exception_status=0,Changes_exception_status=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SYST_CSR_ENABLE" values="Counter_disabled=0,Counter_operating=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SYST_CALIB_NOREF" values="Implemented=0,Not_implemented=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SYST_CALIB_SKEW" values="Exact=0,Inexact=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ICSR_NMIPENDSET" values="Do_not_activate=0,Activate_NMI_exception=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ICSR_PENDSET" values="Do_not_set=0,Set_pending=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ICSR_PENDCLR" values="Do_not_clear=0,Clear_pending=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ICSR_PREEMPT" values="Will_not_service=0,Will_service_pending_exception=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ICSR_PENDING" values="Interrupt_not_pending=0,Interrupt_pending=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ICSR_RETTOBASE" values="Active_exception=0,No_Active_Exception=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="AIRCR_ENDIANNESS" values="Little_endian=0,Big_endian=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="AIRCR_RESETREQ" values="Do_not_request_reset=0,Request_reset=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="AIRCR_VECTCLR" values="Do_not_clear=0,Clear_state_information=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="SHCSR_SVCCALLPEND" values="Not_pending=0,Pending=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="TCMCR_SIZE" values="No_TCM=0,_4KB=3,_8KB=4,_16KB=5,_32KB=6,_64KB=7,_256KB=8,_256KB=9,_512KB=10,_1MB=11,_2MB=12,_4MB=13,_8MB=14,_16MB=15" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="AHBSCR_CTL" values="Standard_fairness=0,AHBS_priority_demoted=1,AHBS_priority_demoted_when_software_priority_GE_AHBSCR_TPRI=2,AHBSPRI_controls_priority=3" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="AHBPCR_SIZE" values="_64MB=1,_128MB=2,_256MB=3,_512MB=4" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_NOTABLE_ABLE" values="Not_Able=0,Able=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_HANDLER_THREAD" values="Handler=0,Thread=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_PRIV_UNPRIV" values="Privileged=0,Unprivileged=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_NOTACTIVE_ACTIVE" values="Not_Active=0,Active=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_SUPPORTED" values="Not_Supported=0,Supported=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_SUPPORTED_DOUBLE" values="Not_Supported=0,Supported=1,Supports_conversion_to_double=2" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_SUPPORTED2" values="Not_Supported=0,Supported=2" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_SUPPORTED4" values="Not_Supported=0,Supported=4" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_NOT_SUPPORTED" values="Not_Supported=0" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_MVFR0_SIMD" values="_16x64=1" xml:base="Registers/system_registers_m7.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="VTOR_TBLBASE" values="CODE=0,SRAM=1" xml:base="Registers/system_registers_m7.xml"/>


    <peripheral xmlns="http://www.arm.com/core_reg" name="MPU" offset="0x00000000" xml:base="Registers/mpu_registers_v7m.xml">
      <gui_name language="en">Memory Protection Unit</gui_name>
      <description language="en">Memory Protection Unit</description>
      <!-- Register info from ARM ARM
        0xE000ED90 MPU_TYPE RO 0x00000800[a] MPU Type Register
        0xE000ED94 MPU_CTRL RW 0x00000000 MPU Control Register
        0xE000ED98 MPU_RNR RW 0x00000000 MPU Region Number Register
        0xE000ED9C MPU_RBAR RW 0x00000000 MPU Region Base Address Register
        0xE000EDA0 MPU_RASR RW 0x00000000 MPU Region Attribute and Size Register
        0xE000EDA4 MPU_RBAR_A1 0x00000000 MPU alias registers
        0xE000EDA8 MPU_RASR_A1 0x00000000
        0xE000EDAC MPU_RBAR_A2 0x00000000
        0xE000EDB0 MPU_RASR_A2 0x00000000
        0xE000EDB4 MPU_RBAR_A3 0x00000000
        0xE000EDB8 MPU_RASR_A3 0x00000000
        -->
      <register access="RO" name="MPU_TYPE" size="4" offset="0xE000ED90">
        <gui_name language="en">MPU_TYPE</gui_name>
        <description language="en">MPU Type Register</description>
        <bitField conditional="false" name="SEPARATE" enumerationId="UNIFORM_SEPARATE">
          <gui_name language="en">SEPARATE</gui_name>
          <description language="en">Indicates support for separate instruction and data address maps</description>
          <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" name="DREGION">
          <gui_name language="en">DREGION</gui_name>
          <description language="en">Number of regions supported by the MPU</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="IREGION">
          <gui_name language="en">IREGION</gui_name>
          <description language="en">Number of instruction regions supported by the MPU</description>
          <definition>[23:16]</definition>
        </bitField>
      </register>
      <register access="RW" name="MPU_CTRL" size="4" offset="0xE000ED94">
        <gui_name language="en">MPU_CTRL</gui_name>
        <description language="en">MPU Control Register</description>
        <bitField conditional="false" name="ENABLE" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">ENABLE</gui_name>
          <description language="en">Enables the MPU</description>
          <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" name="HFNMIENA" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">HFNMIENA</gui_name>
          <description language="en">When the ENABLE bit is set to 1, controls whether handlers executing with priority less than 0 access memory with the MPU enabled or with the MPU disabled</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" name="PRIVDEFENA" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">PRIVDEFENA</gui_name>
          <description language="en">When the ENABLE bit is set to 1, Enables the default memory map as a background region for privileged access</description>
          <definition>[2]</definition>
        </bitField>
      </register>
      <register access="RW" name="MPU_RNR" size="4" offset="0xE000ED98">
        <gui_name language="en">MPU_RNR</gui_name>
        <description language="en">MPU Region Number Register</description>
        <bitField conditional="false" name="REGION">
          <gui_name language="en">REGION</gui_name>
          <description language="en">Indicates the memory region accessed by MPU_RBAR and MPU_RSAR</description>
          <definition>[7:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="MPU_RBAR" size="4" offset="0xE000ED9C">
        <gui_name language="en">MPU_RBAR</gui_name>
        <description language="en">MPU Region Base Address Register</description>
        <bitField conditional="false" name="REGION">
          <gui_name language="en">REGION</gui_name>
          <description language="en">On writes, can specify the number of the region to update. On reads, returns bits [3:0] of MPU_RNR</description>
          <definition>[3:0]</definition>
        </bitField>
        <bitField conditional="false" name="VALID" enumerationId="VALID">
          <gui_name language="en">VALID</gui_name>
          <description language="en">On writes, indicates whether the region to update is specified by MPU_RNR.REGION, or by the REGION value specified in this write. When using the REGION value specified by this write, MPU_RNR.REGION is updated to this value</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="ADDR">
          <gui_name language="en">ADDR</gui_name>
          <description language="en">Base address of the region</description>
          <definition>[31:5]</definition>
        </bitField>
      </register>
      <register access="RW" name="MPU_RASR" size="4" offset="0xE000EDA0">
        <gui_name language="en">MPU_RASR</gui_name>
        <description language="en">MPU Region Attribute and Size Register</description>
        <bitField conditional="false" name="ENABLE" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">ENABLE</gui_name>
          <description language="en">Enables this region</description>
          <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" name="SIZE">
          <gui_name language="en">SIZE</gui_name>
          <description language="en">Indicates the region size</description>
          <definition>[5:1]</definition>
        </bitField>
        <bitField conditional="false" name="SRD">
          <gui_name language="en">SRD</gui_name>
          <description language="en">Subregion Disable</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="B">
          <gui_name language="en">B</gui_name>
          <description language="en">MPU Region Attribute field</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">MPU Region Attribute field</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">MPU Region Attribute field: Sharable</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="TEX">
          <gui_name language="en">TEX</gui_name>
          <description language="en">MPU Region Attribute field</description>
          <definition>[21:19]</definition>
        </bitField>
        <bitField conditional="false" name="AP" enumerationId="ACCESS_PERMISSIONS">
          <gui_name language="en">AP</gui_name>
          <description language="en">Access permissions</description>
          <definition>[26:24]</definition>
        </bitField>
        <bitField conditional="false" name="XN" enumerationId="EXECUTE_NEVER">
          <gui_name language="en">XN</gui_name>
          <description language="en">Execute Never</description>
          <definition>[28]</definition>
        </bitField>
      </register>
      <register access="RW" name="MPU_RBAR_A1" size="4" offset="0xE000EDA4">
        <gui_name language="en">MPU_RBAR_A1</gui_name>
        <description language="en">MPU alias register for MPU Region Base Address Register</description>
        <bitField conditional="false" name="REGION">
          <gui_name language="en">REGION</gui_name>
          <description language="en">On writes, can specify the number of the region to update. On reads, returns bits [3:0] of MPU_RNR</description>
          <definition>[3:0]</definition>
        </bitField>
        <bitField conditional="false" name="VALID" enumerationId="VALID">
          <gui_name language="en">VALID</gui_name>
          <description language="en">On writes, indicates whether the region to update is specified by MPU_RNR.REGION, or by the REGION value specified in this write. When using the REGION value specified by this write, MPU_RNR.REGION is updated to this value</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="ADDR">
          <gui_name language="en">ADDR</gui_name>
          <description language="en">Base address of the region</description>
          <definition>[31:5]</definition>
        </bitField>
      </register>
      <register access="RW" name="MPU_RASR_A1" size="4" offset="0xE000EDA8">
        <gui_name language="en">MPU_RASR_A1</gui_name>
        <description language="en">MPU alias register for MPU Region Attribute and Size Register</description>
        <bitField conditional="false" name="ENABLE" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">ENABLE</gui_name>
          <description language="en">Enables this region</description>
          <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" name="SIZE">
          <gui_name language="en">SIZE</gui_name>
          <description language="en">Indicates the region size</description>
          <definition>[5:1]</definition>
        </bitField>
        <bitField conditional="false" name="SRD">
          <gui_name language="en">SRD</gui_name>
          <description language="en">Subregion Disable</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="B">
          <gui_name language="en">B</gui_name>
          <description language="en">MPU Region Attribute field</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">MPU Region Attribute field</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">MPU Region Attribute field: Sharable</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="TEX">
          <gui_name language="en">TEX</gui_name>
          <description language="en">MPU Region Attribute field</description>
          <definition>[21:19]</definition>
        </bitField>
        <bitField conditional="false" name="AP" enumerationId="ACCESS_PERMISSIONS">
          <gui_name language="en">AP</gui_name>
          <description language="en">Access permissions</description>
          <definition>[26:24]</definition>
        </bitField>
        <bitField conditional="false" name="XN" enumerationId="EXECUTE_NEVER">
          <gui_name language="en">XN</gui_name>
          <description language="en">Execute Never</description>
          <definition>[28]</definition>
        </bitField>
      </register>
      <register access="RW" name="MPU_RBAR_A2" size="4" offset="0xE000EDAC">
        <gui_name language="en">MPU_RBAR_A2</gui_name>
        <description language="en">MPU alias register for MPU Region Base Address Register</description>
        <bitField conditional="false" name="REGION">
          <gui_name language="en">REGION</gui_name>
          <description language="en">On writes, can specify the number of the region to update. On reads, returns bits [3:0] of MPU_RNR</description>
          <definition>[3:0]</definition>
        </bitField>
        <bitField conditional="false" name="VALID" enumerationId="VALID">
          <gui_name language="en">VALID</gui_name>
          <description language="en">On writes, indicates whether the region to update is specified by MPU_RNR.REGION, or by the REGION value specified in this write. When using the REGION value specified by this write, MPU_RNR.REGION is updated to this value</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="ADDR">
          <gui_name language="en">ADDR</gui_name>
          <description language="en">Base address of the region</description>
          <definition>[31:5]</definition>
        </bitField>
      </register>
      <register access="RW" name="MPU_RASR_A2" size="4" offset="0xE000EDB0">
        <gui_name language="en">MPU_RASR_A2</gui_name>
        <description language="en">MPU alias register for MPU Region Attribute and Size Register</description>
        <bitField conditional="false" name="ENABLE" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">ENABLE</gui_name>
          <description language="en">Enables this region</description>
          <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" name="SIZE">
          <gui_name language="en">SIZE</gui_name>
          <description language="en">Indicates the region size</description>
          <definition>[5:1]</definition>
        </bitField>
        <bitField conditional="false" name="SRD">
          <gui_name language="en">SRD</gui_name>
          <description language="en">Subregion Disable</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="B">
          <gui_name language="en">B</gui_name>
          <description language="en">MPU Region Attribute field</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">MPU Region Attribute field</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">MPU Region Attribute field: Sharable</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="TEX">
          <gui_name language="en">TEX</gui_name>
          <description language="en">MPU Region Attribute field</description>
          <definition>[21:19]</definition>
        </bitField>
        <bitField conditional="false" name="AP" enumerationId="ACCESS_PERMISSIONS">
          <gui_name language="en">AP</gui_name>
          <description language="en">Access permissions</description>
          <definition>[26:24]</definition>
        </bitField>
        <bitField conditional="false" name="XN" enumerationId="EXECUTE_NEVER">
          <gui_name language="en">XN</gui_name>
          <description language="en">Execute Never</description>
          <definition>[28]</definition>
        </bitField>
      </register>
      <register access="RW" name="MPU_RBAR_A3" size="4" offset="0xE000EDB4">
        <gui_name language="en">MPU_RBAR_A3</gui_name>
        <description language="en">MPU alias register for MPU Region Base Address Register</description>
        <bitField conditional="false" name="REGION">
          <gui_name language="en">REGION</gui_name>
          <description language="en">On writes, can specify the number of the region to update. On reads, returns bits [3:0] of MPU_RNR</description>
          <definition>[3:0]</definition>
        </bitField>
        <bitField conditional="false" name="VALID" enumerationId="VALID">
          <gui_name language="en">VALID</gui_name>
          <description language="en">On writes, indicates whether the region to update is specified by MPU_RNR.REGION, or by the REGION value specified in this write. When using the REGION value specified by this write, MPU_RNR.REGION is updated to this value</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" name="ADDR">
          <gui_name language="en">ADDR</gui_name>
          <description language="en">Base address of the region</description>
          <definition>[31:5]</definition>
        </bitField>
      </register>
      <register access="RW" name="MPU_RASR_A3" size="4" offset="0xE000EDB8">
        <gui_name language="en">MPU_RASR_A3</gui_name>
        <description language="en">MPU alias register for MPU Region Attribute and Size Register</description>
        <bitField conditional="false" name="ENABLE" enumerationId="DISABLED_ENABLED">
          <gui_name language="en">ENABLE</gui_name>
          <description language="en">Enables this region</description>
          <definition>[0]</definition>
        </bitField>
        <bitField conditional="false" name="SIZE">
          <gui_name language="en">SIZE</gui_name>
          <description language="en">Indicates the region size</description>
          <definition>[5:1]</definition>
        </bitField>
        <bitField conditional="false" name="SRD">
          <gui_name language="en">SRD</gui_name>
          <description language="en">Subregion Disable</description>
          <definition>[15:8]</definition>
        </bitField>
        <bitField conditional="false" name="B">
          <gui_name language="en">B</gui_name>
          <description language="en">MPU Region Attribute field</description>
          <definition>[16]</definition>
        </bitField>
        <bitField conditional="false" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">MPU Region Attribute field</description>
          <definition>[17]</definition>
        </bitField>
        <bitField conditional="false" name="S">
          <gui_name language="en">S</gui_name>
          <description language="en">MPU Region Attribute field: Sharable</description>
          <definition>[18]</definition>
        </bitField>
        <bitField conditional="false" name="TEX">
          <gui_name language="en">TEX</gui_name>
          <description language="en">MPU Region Attribute field</description>
          <definition>[21:19]</definition>
        </bitField>
        <bitField conditional="false" name="AP" enumerationId="ACCESS_PERMISSIONS">
          <gui_name language="en">AP</gui_name>
          <description language="en">Access permissions</description>
          <definition>[26:24]</definition>
        </bitField>
        <bitField conditional="false" name="XN" enumerationId="EXECUTE_NEVER">
          <gui_name language="en">XN</gui_name>
          <description language="en">Execute Never</description>
          <definition>[28]</definition>
        </bitField>
      </register>
    </peripheral>

    <!-- Enumerations -->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="VALID" values="Not_valid=0,Valid=1" xml:base="Registers/mpu_registers_v7m.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="VALID_INVALID" values="Valid=0,Invalid=1" xml:base="Registers/mpu_registers_v7m.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="UNIFORM_SEPARATE" values="Uniform=0,Separate=1" xml:base="Registers/mpu_registers_v7m.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DISABLED_ENABLED" values="Disabled=0,Enabled=1" xml:base="Registers/mpu_registers_v7m.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="EXECUTE_NEVER" values="Execution_Permitted=0,Execution_Not_Permitted=1" xml:base="Registers/mpu_registers_v7m.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="ACCESS_PERMISSIONS" values="Any_access_generates_a_permission_fault=0,Privileged_access_only=1,Any_unprivileged_write_generates_a_permission_fault=2,Full_access=3,Reserved=4,Privileged_read_only=5,Privileged_and_unprivileged_read_only=6,Privileged_and_unprivileged_read_only=7" xml:base="Registers/mpu_registers_v7m.xml"/>


    <peripheral xmlns="http://www.arm.com/core_reg" name="Cache" offset="0x00000000" xml:base="Registers/cache_registers_v7em.xml">
      <gui_name language="en">Cache Control</gui_name>
      <description language="en">Cache Control</description>
      <!-- Register info from PRD40-PRDC-013239-1-0 ARMv7-M Architecture Extensions for Cortex-M7 Overview
        0xE000ED78 CLIDR Cache Level ID register
        0xE000ED7C CTR Cache Type register
        0xE000ED80 CCSIDR Cache size ID register
        0xE000ED84 CSSELR Cache size selection register

        0xE000EF50 ICIALLU I-cache invalidate all to PoU
        0xE000EF54 RESERVED Space for ICIALLUIS (possible future expansion)
        0xE000EF58 ICIMVAU I-cache invalidate by MVA to PoU
        0xE000EF5C DCIMVAC D-cache invalidate by MVA to PoC
        0xE000EF60 DCISW D-cache invalidate by set-way
        0xE000EF64 DCCMVAU D-cache clean by MVA to PoU
        0xE000EF68 DCCMVAC D-cache clean by MVA to PoC
        0xE000EF6C DCCSW D-cache clean by set-way
        0xE000EF70 DCCIMVAC D-cache clean and invalidate by MVA to PoC
        0xE000EF74 DCCISW D-cache clean and invalidate by set-way
        0xE000EF78 BPIALL Branch predictor invalidate all
        0xE000EF7C RESERVED Space for BPIALLIS (possible future expansion)
        0xE000EF80 RESERVED Space for BPIMVA (possible future expansion)

        -->
      <register access="RO" name="CLIDR" size="4" offset="0xE000ED78">
        <gui_name language="en">CLIDR</gui_name>
        <description language="en">Cache Level ID Register</description>
        <bitField conditional="false" name="LoUU" enumerationId="CLIDR_Lo">
          <gui_name language="en">LoUU</gui_name>
          <description language="en">Indicates the Level of Unification Uniprocessor for the cache hierarchy</description>
          <definition>[29:27]</definition>
        </bitField>
        <bitField conditional="false" name="LoC" enumerationId="CLIDR_Lo">
          <gui_name language="en">LoC</gui_name>
          <description language="en">Level of Coherency</description>
          <definition>[26:24]</definition>
        </bitField>
        <bitField conditional="false" name="LoUIS" enumerationId="CLIDR_Lo">
          <gui_name language="en">LoUIS</gui_name>
          <description language="en">Indicates the Level of Unification Inner Shareable for the cache hierarchy</description>
          <definition>[23:21]</definition>
        </bitField>
        <bitField conditional="false" name="CL7" enumerationId="CLIDR_CL">
          <gui_name language="en">CL7</gui_name>
          <description language="en">Cache Type 7</description>
          <definition>[20:18]</definition>
        </bitField>
        <bitField conditional="false" name="CL6" enumerationId="CLIDR_CL">
          <gui_name language="en">CL6</gui_name>
          <description language="en">Cache Type 6</description>
          <definition>[17:15]</definition>
        </bitField>
        <bitField conditional="false" name="CL5" enumerationId="CLIDR_CL">
          <gui_name language="en">CL5</gui_name>
          <description language="en">Cache Type 5</description>
          <definition>[14:12]</definition>
        </bitField>
        <bitField conditional="false" name="CL4" enumerationId="CLIDR_CL">
          <gui_name language="en">CL4</gui_name>
          <description language="en">Cache Type 4</description>
          <definition>[11:9]</definition>
        </bitField>
        <bitField conditional="false" name="CL3" enumerationId="CLIDR_CL">
          <gui_name language="en">CL3</gui_name>
          <description language="en">Cache Type 3</description>
          <definition>[8:6]</definition>
        </bitField>
        <bitField conditional="false" name="CL2" enumerationId="CLIDR_CL">
          <gui_name language="en">CL2</gui_name>
          <description language="en">Cache Type 2</description>
          <definition>[5:3]</definition>
        </bitField>
        <bitField conditional="false" name="CL1" enumerationId="CLIDR_CL">
          <gui_name language="en">CL1</gui_name>
          <description language="en">Cache Type 1</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CTR" size="4" offset="0xE000ED7C">
        <gui_name language="en">CTR</gui_name>
        <description language="en">Cache Type Register</description>
        <bitField conditional="false" name="F" enumerationId="CTR_F">
          <gui_name language="en">F</gui_name>
          <description language="en">ARMv7 register format</description>
          <definition>[31:29]</definition>
        </bitField>
        <bitField conditional="false" name="CWG" enumerationId="CTR_GRAN">
          <gui_name language="en">CWG</gui_name>
          <description language="en">Cache Writeback Granule</description>
          <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="ERG" enumerationId="CTR_GRAN">
          <gui_name language="en">ERG</gui_name>
          <description language="en">Exclusives Reservation Granule</description>
          <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="DMinLine" enumerationId="CTR_GRAN">
          <gui_name language="en">DMinLine</gui_name>
          <description language="en">Log2 of the number of words in the smallest cache line of all the data and unified caches under the core control</description>
          <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="L1IP" enumerationId="CTR_L1IP">
          <gui_name language="en">L1IP</gui_name>
          <description language="en">Indicates the level 1 instruction cache policy for indexing and tagging</description>
          <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="IminLine" enumerationId="CTR_GRAN">
          <gui_name language="en">IminLine</gui_name>
          <description language="en">Log2 of the number of words in the smallest cache line of all the instruction caches under the control of the processor</description>
          <definition>[3:0]</definition>
        </bitField>
      </register>
      <register access="RO" name="CCSIDR" size="4" offset="0xE000ED80">
        <gui_name language="en">CCSIDR</gui_name>
        <description language="en">Cache Size ID Register</description>
        <bitField conditional="false" name="WT" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">WT</gui_name>
          <description language="en">Write-Through</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="WB" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">WB</gui_name>
          <description language="en">Write-Back</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="RA" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">RA</gui_name>
          <description language="en">Read-Allocation</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="WA" enumerationId="GENERIC_NOTSUPP_SUPP">
          <gui_name language="en">WA</gui_name>
          <description language="en">Write-Allocation</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="NS" enumerationId="CCSIDR_NS">
          <gui_name language="en">NS</gui_name>
          <description language="en">Number of sets</description>
          <definition>[27:13]</definition>
        </bitField>
        <bitField conditional="false" name="A" enumerationId="CCSIDR_A">
          <gui_name language="en">A</gui_name>
          <description language="en">Associativity</description>
          <definition>[12:3]</definition>
        </bitField>
        <bitField conditional="false" name="LS" enumerationId="CCSIDR_LS">
          <gui_name language="en">LS</gui_name>
          <description language="en">Line Size</description>
          <definition>[2:0]</definition>
        </bitField>
      </register>
      <register access="RW" name="CSSELR" size="4" offset="0xE000ED84">
        <gui_name language="en">CSSELR</gui_name>
        <description language="en">Cache Size Selection Register</description>
        <bitField conditional="false" name="L">
          <gui_name language="en">L</gui_name>
          <description language="en">Level</description>
          <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" name="IND" enumerationId="CSSELR_IND">
          <gui_name language="en">IND</gui_name>
          <description language="en">Type</description>
          <definition>[0]</definition>
        </bitField>
      </register>
      <register access="WO" name="ICIALLU" size="4" offset="0xE000EF50">
        <gui_name language="en">ICIALLU</gui_name>
        <description language="en">Instruction Cache Invalidate All to PoU</description>
      </register>
      <register access="WO" name="ICIMVAU" size="4" offset="0xE000EF58">
        <gui_name language="en">ICIMVAU</gui_name>
        <description language="en">Instruction cache invalidate by MVA to PoU</description>
      </register>
      <register access="WO" name="DCIMVAC" size="4" offset="0xE000EF5C">
        <gui_name language="en">DCIMVAC</gui_name>
        <description language="en">Data cache invalidate by MVA to PoC</description>
      </register>
      <register access="WO" name="DCISW" size="4" offset="0xE000EF60">
        <gui_name language="en">DCISW</gui_name>
        <description language="en">Data cache invalidate by set and way</description>
      </register>
      <register access="WO" name="DCCMVAU" size="4" offset="0xE000EF64">
        <gui_name language="en">DCCMVAU</gui_name>
        <description language="en">Data cache clean by MVA to PoU</description>
      </register>
      <register access="WO" name="DCCMVAC" size="4" offset="0xE000EF68">
        <gui_name language="en">DCCMVAC</gui_name>
        <description language="en">Data cache clean by MVA to PoC</description>
      </register>
      <register access="WO" name="DCCSW" size="4" offset="0xE000EF6C">
        <gui_name language="en">DCCSW</gui_name>
        <description language="en">Data cache clean by set and way</description>
      </register>
      <register access="WO" name="DCCIMVAC" size="4" offset="0xE000EF70">
        <gui_name language="en">DCCIMVAC</gui_name>
        <description language="en">Data cache clean and invalidate by MVA to PoC</description>
      </register>
      <register access="WO" name="DCCISW" size="4" offset="0xE000EF74">
        <gui_name language="en">DCCISW</gui_name>
        <description language="en">Data cache clean and invalidate by set and way</description>
      </register>
      <register access="WO" name="BPIALL" size="4" offset="0xE000EF78">
        <gui_name language="en">BPIALL</gui_name>
        <description language="en">Branch predictor invalidate all</description>
      </register>
    </peripheral>

    <!-- Enumerations -->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CLIDR_CL" values="No_cache=0,I_cache_only=1,D_cache_only=2,Separate_I_and_D_caches=3,Unified_cache=4" xml:base="Registers/cache_registers_v7em.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CLIDR_Lo" values="L1_cache=0,L2_cache=1,L3_cache=2" xml:base="Registers/cache_registers_v7em.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CTR_F" values="ARMv6_and_earlier_format=0,ARMv7_format=4" xml:base="Registers/cache_registers_v7em.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CTR_L1IP" values="Virtual_Index_Virtual_Tag=1,Virtual_Index_Physical_Tag=2,Physical_Index_Physical_Tag=3" xml:base="Registers/cache_registers_v7em.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CTR_GRAN" values="_8_word_granularity=3,_16_word_granularity=4" xml:base="Registers/cache_registers_v7em.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="GENERIC_SUPPORTED" values="Supported=1,Not_supported=0" xml:base="Registers/cache_registers_v7em.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CCSIDR_NS" values="_16KB_cache_size=0x7F,_32KB_cache_size=0xFF,_64KB_cache_size=0x1FF" xml:base="Registers/cache_registers_v7em.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CCSIDR_A" values="_1_way=0,_2_ways=1,_3_ways=2,_4_ways=3,_5_ways=4,_6_ways=5,_7_ways=6,_8_ways=7,_9_ways=8,_10_ways=9,_11_ways=10,_12_ways=11,_13_ways=12,_14_ways=13,_15_ways=14,_16_ways=15" xml:base="Registers/cache_registers_v7em.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CCSIDR_LS" values="_4_words=0,_8_words=1,_16_words=2,_32_words=3,_64_words=4,_128_words=5,_256_words=6,_512_words=7" xml:base="Registers/cache_registers_v7em.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="CSSELR_IND" values="Data_cache=0,Instruction_cache=1" xml:base="Registers/cache_registers_v7em.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="VALID" values="Not_valid=0,Valid=1" xml:base="Registers/cache_registers_v7em.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="VALID_INVALID" values="Valid=0,Invalid=1" xml:base="Registers/cache_registers_v7em.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="DISABLED_ENABLED" values="Disabled=0,Enabled=1" xml:base="Registers/cache_registers_v7em.xml"/>

  </cr:register_list>
  <cr:register_list name="FP">

    <register_group xmlns="http://www.arm.com/core_reg" name="Single" xml:base="Registers/VFP/FPv4_SP.xml">
      <gui_name language="en">Single</gui_name>
      <description language="en">Single-precision registers</description>
      <register name="S0" size="4" access="RW" format="Float">
        <gui_name language="en">S0</gui_name>
        <description language="en">S0</description>
      </register>
      <register name="S1" size="4" access="RW" format="Float">
        <gui_name language="en">S1</gui_name>
        <description language="en">S1</description>
      </register>
      <register name="S2" size="4" access="RW" format="Float">
        <gui_name language="en">S2</gui_name>
        <description language="en">S2</description>
      </register>
      <register name="S3" size="4" access="RW" format="Float">
        <gui_name language="en">S3</gui_name>
        <description language="en">S3</description>
      </register>
      <register name="S4" size="4" access="RW" format="Float">
        <gui_name language="en">S4</gui_name>
        <description language="en">S4</description>
      </register>
      <register name="S5" size="4" access="RW" format="Float">
        <gui_name language="en">S5</gui_name>
        <description language="en">S5</description>
      </register>
      <register name="S6" size="4" access="RW" format="Float">
        <gui_name language="en">S6</gui_name>
        <description language="en">S6</description>
      </register>
      <register name="S7" size="4" access="RW" format="Float">
        <gui_name language="en">S7</gui_name>
        <description language="en">S7</description>
      </register>
      <register name="S8" size="4" access="RW" format="Float">
        <gui_name language="en">S8</gui_name>
        <description language="en">S8</description>
      </register>
      <register name="S9" size="4" access="RW" format="Float">
        <gui_name language="en">S9</gui_name>
        <description language="en">S9</description>
      </register>
      <register name="S10" size="4" access="RW" format="Float">
        <gui_name language="en">S10</gui_name>
        <description language="en">S10</description>
      </register>
      <register name="S11" size="4" access="RW" format="Float">
        <gui_name language="en">S11</gui_name>
        <description language="en">S11</description>
      </register>
      <register name="S12" size="4" access="RW" format="Float">
        <gui_name language="en">S12</gui_name>
        <description language="en">S12</description>
      </register>
      <register name="S13" size="4" access="RW" format="Float">
        <gui_name language="en">S13</gui_name>
        <description language="en">S13</description>
      </register>
      <register name="S14" size="4" access="RW" format="Float">
        <gui_name language="en">S14</gui_name>
        <description language="en">S14</description>
      </register>
      <register name="S15" size="4" access="RW" format="Float">
        <gui_name language="en">S15</gui_name>
        <description language="en">S15</description>
      </register>
      <register name="S16" size="4" access="RW" format="Float">
        <gui_name language="en">S16</gui_name>
        <description language="en">S16</description>
      </register>
      <register name="S17" size="4" access="RW" format="Float">
        <gui_name language="en">S17</gui_name>
        <description language="en">S17</description>
      </register>
      <register name="S18" size="4" access="RW" format="Float">
        <gui_name language="en">S18</gui_name>
        <description language="en">S18</description>
      </register>
      <register name="S19" size="4" access="RW" format="Float">
        <gui_name language="en">S19</gui_name>
        <description language="en">S19</description>
      </register>
      <register name="S20" size="4" access="RW" format="Float">
        <gui_name language="en">S20</gui_name>
        <description language="en">S20</description>
      </register>
      <register name="S21" size="4" access="RW" format="Float">
        <gui_name language="en">S21</gui_name>
        <description language="en">S21</description>
      </register>
      <register name="S22" size="4" access="RW" format="Float">
        <gui_name language="en">S22</gui_name>
        <description language="en">S22</description>
      </register>
      <register name="S23" size="4" access="RW" format="Float">
        <gui_name language="en">S23</gui_name>
        <description language="en">S23</description>
      </register>
      <register name="S24" size="4" access="RW" format="Float">
        <gui_name language="en">S24</gui_name>
        <description language="en">S24</description>
      </register>
      <register name="S25" size="4" access="RW" format="Float">
        <gui_name language="en">S25</gui_name>
        <description language="en">S25</description>
      </register>
      <register name="S26" size="4" access="RW" format="Float">
        <gui_name language="en">S26</gui_name>
        <description language="en">S26</description>
      </register>
      <register name="S27" size="4" access="RW" format="Float">
        <gui_name language="en">S27</gui_name>
        <description language="en">S27</description>
      </register>
      <register name="S28" size="4" access="RW" format="Float">
        <gui_name language="en">S28</gui_name>
        <description language="en">S28</description>
      </register>
      <register name="S29" size="4" access="RW" format="Float">
        <gui_name language="en">S29</gui_name>
        <description language="en">S29</description>
      </register>
      <register name="S30" size="4" access="RW" format="Float">
        <gui_name language="en">S30</gui_name>
        <description language="en">S30</description>
      </register>
      <register name="S31" size="4" access="RW" format="Float">
        <gui_name language="en">S31</gui_name>
        <description language="en">S31</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Double" xml:base="Registers/VFP/FPv4_SP.xml">
      <gui_name language="en">Double</gui_name>
      <description language="en">Double-precision registers</description>
      <register name="D0" size="8" access="RW" format="Float">
        <gui_name language="en">D0</gui_name>
        <description language="en">D0</description>
      </register>
      <register name="D1" size="8" access="RW" format="Float">
        <gui_name language="en">D1</gui_name>
        <description language="en">D1</description>
      </register>
      <register name="D2" size="8" access="RW" format="Float">
        <gui_name language="en">D2</gui_name>
        <description language="en">D2</description>
      </register>
      <register name="D3" size="8" access="RW" format="Float">
        <gui_name language="en">D3</gui_name>
        <description language="en">D3</description>
      </register>
      <register name="D4" size="8" access="RW" format="Float">
        <gui_name language="en">D4</gui_name>
        <description language="en">D4</description>
      </register>
      <register name="D5" size="8" access="RW" format="Float">
        <gui_name language="en">D5</gui_name>
        <description language="en">D5</description>
      </register>
      <register name="D6" size="8" access="RW" format="Float">
        <gui_name language="en">D6</gui_name>
        <description language="en">D6</description>
      </register>
      <register name="D7" size="8" access="RW" format="Float">
        <gui_name language="en">D7</gui_name>
        <description language="en">D7</description>
      </register>
      <register name="D8" size="8" access="RW" format="Float">
        <gui_name language="en">D8</gui_name>
        <description language="en">D8</description>
      </register>
      <register name="D9" size="8" access="RW" format="Float">
        <gui_name language="en">D9</gui_name>
        <description language="en">D9</description>
      </register>
      <register name="D10" size="8" access="RW" format="Float">
        <gui_name language="en">D10</gui_name>
        <description language="en">D10</description>
      </register>
      <register name="D11" size="8" access="RW" format="Float">
        <gui_name language="en">D11</gui_name>
        <description language="en">D11</description>
      </register>
      <register name="D12" size="8" access="RW" format="Float">
        <gui_name language="en">D12</gui_name>
        <description language="en">D12</description>
      </register>
      <register name="D13" size="8" access="RW" format="Float">
        <gui_name language="en">D13</gui_name>
        <description language="en">D13</description>
      </register>
      <register name="D14" size="8" access="RW" format="Float">
        <gui_name language="en">D14</gui_name>
        <description language="en">D14</description>
      </register>
      <register name="D15" size="8" access="RW" format="Float">
        <gui_name language="en">D15</gui_name>
        <description language="en">D15</description>
      </register>
    </register_group>
    <register_group xmlns="http://www.arm.com/core_reg" name="Control" xml:base="Registers/VFP/FPv4_SP.xml">
      <gui_name language="en">Control</gui_name>
      <description language="en">Status and Control Registers</description>
      <register name="FPSCR" size="4" access="RW">
        <gui_name language="en">FPSCR</gui_name>
        <description language="en">Floating-Point Status and Control Register</description>
        <bitField conditional="false" high_bit="31" low_bit="31" name="N">
          <gui_name language="en">N</gui_name>
          <description language="en">Set if comparison produces a less than result</description>
          <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" high_bit="30" low_bit="30" name="Z">
          <gui_name language="en">Z</gui_name>
          <description language="en">Set if comparison produces an equal result</description>
          <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" high_bit="29" low_bit="29" name="C">
          <gui_name language="en">C</gui_name>
          <description language="en">Set if comparison produces an equal, greater than, or unordered result</description>
          <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" high_bit="28" low_bit="28" name="V">
          <gui_name language="en">V</gui_name>
          <description language="en">Set if comparison produces an unordered result</description>
          <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="25" low_bit="25" name="AHP">
          <gui_name language="en">AHP</gui_name>
          <description language="en">Alternative half-precision control bit</description>
          <definition>[26]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="25" low_bit="25" name="DN">
          <gui_name language="en">DN</gui_name>
          <description language="en">Default NaN mode enable bit</description>
          <definition>[25]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="24" low_bit="24" name="FZ">
          <gui_name language="en">FZ</gui_name>
          <description language="en">Flush-to-zero mode enable bit</description>
          <definition>[24]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_RMODE" high_bit="23" low_bit="22" name="R_MODE">
          <gui_name language="en">R_MODE</gui_name>
          <description language="en">Rounding mode control field</description>
          <definition>[23:22]</definition>
        </bitField>
        <bitField conditional="false" enumerationId="E_DISABLE_ENABLE" high_bit="7" low_bit="7" name="IDC">
          <gui_name language="en">IDC</gui_name>
          <description language="en">Input Denormal cumulative exception bit</description>
          <definition>[7]</definition>
        </bitField>
        <bitField conditional="false" high_bit="4" low_bit="4" name="IXC">
          <gui_name language="en">IXC</gui_name>
          <description language="en">Inexact cumulative exception bit</description>
          <definition>[4]</definition>
        </bitField>
        <bitField conditional="false" high_bit="3" low_bit="3" name="UFC">
          <gui_name language="en">UFC</gui_name>
          <description language="en">Underflow cumulative exception bit</description>
          <definition>[3]</definition>
        </bitField>
        <bitField conditional="false" high_bit="2" low_bit="2" name="OFC">
          <gui_name language="en">OFC</gui_name>
          <description language="en">Overflow cumulative exception bit</description>
          <definition>[2]</definition>
        </bitField>
        <bitField conditional="false" high_bit="1" low_bit="1" name="DZC">
          <gui_name language="en">DZC</gui_name>
          <description language="en">Division by Zero cumulative exception bit</description>
          <definition>[1]</definition>
        </bitField>
        <bitField conditional="false" high_bit="0" low_bit="0" name="IOC">
          <gui_name language="en">IOC</gui_name>
          <description language="en">Invalid Operation cumulative exception bit</description>
          <definition>[0]</definition>
        </bitField>
      </register>
    </register_group>

    <!--
	<xi:include href="Registers/VFP/FPv4_SP.xml" xpointer="xmlns(reg_group=http://www.arm.com/core_reg)xpointer(//reg_group:peripheral)"/>
-->

    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_DISABLE_ENABLE" values="Disable=0,Enable=1" xml:base="Registers/VFP/FPv4_SP.xml"/>
    <tcf:enumeration xmlns:tcf="http://com.arm.targetconfigurationeditor" name="E_RMODE" values="Round_to_nearest_mode=0,Round_towards_plus_infinity=1,Round_towards_minus_infinity=2,Round_towards_zero=3" xml:base="Registers/VFP/FPv4_SP.xml"/>

  </cr:register_list>
</core_definition>
