/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_aud_fmm_bf_ctrl.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 9:50a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 09:04:32 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_aud_fmm_bf_ctrl.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 9:50a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_AUD_FMM_BF_CTRL_H__
#define BCHP_AUD_FMM_BF_CTRL_H__

/***************************************************************************
 *AUD_FMM_BF_CTRL - FMM-BF Control
 ***************************************************************************/
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3       0x00631000 /* Process Sequence ID List1 0 to 3 */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7       0x00631004 /* Process Sequence ID List1 4 to 7 */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9       0x00631008 /* Process Sequence ID List1 8 to 9 */
#define BCHP_AUD_FMM_BF_CTRL_BLOCKCNT_RESET_PERIOD 0x0063100c /* Block Counter reset period */
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_0_7   0x00631010 /* DMA Block Counter */
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_8_9   0x00631014 /* DMA Block Counter */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG      0x00631018 /* Source 0 Channel Configuration */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CTRL     0x0063101c /* Source 0 Channel Operation Control */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG      0x00631020 /* Source 1 Channel Configuration */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CTRL     0x00631024 /* Source 1 Channel Operation Control */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG      0x00631028 /* Source 2 Channel Configuration */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CTRL     0x0063102c /* Source 2 Channel Operation Control */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG      0x00631030 /* Source 3 Channel Configuration */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CTRL     0x00631034 /* Source 3 Channel Operation Control */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG      0x00631038 /* Source 4 Channel Configuration */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CTRL     0x0063103c /* Source 4 Channel Operation Control */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG      0x00631040 /* Source 5 Channel Configuration */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CTRL     0x00631044 /* Source 5 Channel Operation Control */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG      0x00631048 /* Source 6 Channel Configuration */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CTRL     0x0063104c /* Source 6 Channel Operation Control */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG      0x00631050 /* Source 7 Channel Configuration */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CTRL     0x00631054 /* Source 7 Channel Operation Control */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG        0x00631058 /* Destination 0 Channel Configuration */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CTRL       0x0063105c /* Destination 0 Channel Operation Control */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG        0x00631060 /* Destination 1 Channel Configuration */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CTRL       0x00631064 /* Destination 1 Channel Operation Control */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL        0x00631068 /* Source Channel STC Synchronization Control */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSET_0    0x0063106c /* Source Channel 0 STC Synchronization Offset */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSET_1    0x00631070 /* Source Channel 1 STC Synchronization Offset */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSET_2    0x00631074 /* Source Channel 2 STC Synchronization Offset */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSET_3    0x00631078 /* Source Channel 3 STC Synchronization Offset */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG     0x0063107c /* Source Channel 0 Adaptive Rate Configuration */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG     0x00631080 /* Source Channel 1 Adaptive Rate Configuration */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG     0x00631084 /* Source Channel 2 Adaptive Rate Configuration */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG     0x00631088 /* Source Channel 3 Adaptive Rate Configuration */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_0        0x0063108c /* Buffer Mapping 0 */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_1        0x00631090 /* Buffer Mapping 1 */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_2        0x00631094 /* Buffer Mapping 2 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_0 0x00631098 /* Repeat or Drop Write Counter for adaptive rate control 0 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_1 0x0063109c /* Repeat or Drop Write Counter for adaptive rate control 1 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_2 0x006310a0 /* Repeat or Drop Write Counter for adaptive rate control 2 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_3 0x006310a4 /* Repeat or Drop Write Counter for adaptive rate control 3 */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_0_RWADDR 0x006310b0 /* Source FIFO 0 Read/Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_1_RWADDR 0x006310b4 /* Source FIFO 1 Read/Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_2_RWADDR 0x006310b8 /* Source FIFO 2 Read/Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_3_RWADDR 0x006310bc /* Source FIFO 3 Read/Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_4_RWADDR 0x006310c0 /* Source FIFO 4 Read/Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_5_RWADDR 0x006310c4 /* Source FIFO 5 Read/Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_6_RWADDR 0x006310c8 /* Source FIFO 6 Read/Write Address */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_7_RWADDR 0x006310cc /* Source FIFO 7 Read/Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_0_RWADDR   0x006310d0 /* Destination FIFO 0 Read/Write Address */
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_1_RWADDR   0x006310d4 /* Destination FIFO 1 Read/Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_0TO1    0x006310d8 /* Adaptive Rate Control Counter for Source Channels 0 and 1 */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_2TO3    0x006310dc /* Adaptive Rate Control Counter for Source Channels 2 and 3 */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT    0x006310e0 /* Source and Destination FIFO Flow-on Status */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_01 0x006310e4 /* Repeat or Drop Read Counter for adaptive rate control 0 and 1 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_23 0x006310e8 /* Repeat or Drop Read Counter for adaptive rate control 2 and 3 */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT 0x006310ec /* Repeat or Drop Read Counter (0-3) to zero */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT 0x006310f0 /* Source FIFO Read Repeat or Drop Read Status */
#define BCHP_AUD_FMM_BF_CTRL_FREEFULL_MARK_TRIG_STATE 0x006310f4 /* FreeFull Mark Interrupt Trigger State */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREEFULL_MARK 0x006310f8 /* Re-Arm FreeFull Mark Interrupt */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_FLAGS    0x006310fc /* DMA Client Pair Error Flags */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS   0x00631100 /* DMA Client Pair Error Status */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM    0x00631104 /* DMA Client Pair Re-Arm */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_RDADDR    0x00631400 /* Ring Buffer 0 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_WRADDR    0x00631404 /* Ring Buffer 0 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_BASEADDR  0x00631408 /* Ring Buffer 0 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_ENDADDR   0x0063140c /* Ring Buffer 0 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_FREEFULL_MARK 0x00631410 /* Ring Buffer 0 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_START_WRPOINT 0x00631414 /* Ring Buffer 0 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_RDADDR    0x00631418 /* Ring Buffer 1 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_WRADDR    0x0063141c /* Ring Buffer 1 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_BASEADDR  0x00631420 /* Ring Buffer 1 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_ENDADDR   0x00631424 /* Ring Buffer 1 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_FREEFULL_MARK 0x00631428 /* Ring Buffer 1 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_START_WRPOINT 0x0063142c /* Ring Buffer 1 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_RDADDR    0x00631430 /* Ring Buffer 2 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_WRADDR    0x00631434 /* Ring Buffer 2 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_BASEADDR  0x00631438 /* Ring Buffer 2 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_ENDADDR   0x0063143c /* Ring Buffer 2 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_FREEFULL_MARK 0x00631440 /* Ring Buffer 2 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_START_WRPOINT 0x00631444 /* Ring Buffer 2 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_RDADDR    0x00631448 /* Ring Buffer 3 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_WRADDR    0x0063144c /* Ring Buffer 3 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_BASEADDR  0x00631450 /* Ring Buffer 3 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_ENDADDR   0x00631454 /* Ring Buffer 3 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_FREEFULL_MARK 0x00631458 /* Ring Buffer 3 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_START_WRPOINT 0x0063145c /* Ring Buffer 3 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_RDADDR    0x00631460 /* Ring Buffer 4 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_WRADDR    0x00631464 /* Ring Buffer 4 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_BASEADDR  0x00631468 /* Ring Buffer 4 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_ENDADDR   0x0063146c /* Ring Buffer 4 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_FREEFULL_MARK 0x00631470 /* Ring Buffer 4 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_START_WRPOINT 0x00631474 /* Ring Buffer 4 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_RDADDR    0x00631478 /* Ring Buffer 5 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_WRADDR    0x0063147c /* Ring Buffer 5 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_BASEADDR  0x00631480 /* Ring Buffer 5 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_ENDADDR   0x00631484 /* Ring Buffer 5 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_FREEFULL_MARK 0x00631488 /* Ring Buffer 5 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_START_WRPOINT 0x0063148c /* Ring Buffer 5 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_RDADDR    0x00631490 /* Ring Buffer 6 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_WRADDR    0x00631494 /* Ring Buffer 6 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_BASEADDR  0x00631498 /* Ring Buffer 6 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_ENDADDR   0x0063149c /* Ring Buffer 6 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_FREEFULL_MARK 0x006314a0 /* Ring Buffer 6 Water Mark for Number of Free or Full byte */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_START_WRPOINT 0x006314a4 /* Ring Buffer 6 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_RDADDR    0x006314a8 /* Ring Buffer 7 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_WRADDR    0x006314ac /* Ring Buffer 7 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_BASEADDR  0x006314b0 /* Ring Buffer 7 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_ENDADDR   0x006314b4 /* Ring Buffer 7 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_FREEFULL_MARK 0x006314b8 /* Ring Buffer 7 Water Mark for Number of Free or Full byte */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_START_WRPOINT 0x006314bc /* Ring Buffer 7 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_RDADDR    0x006314c0 /* Ring Buffer 8 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_WRADDR    0x006314c4 /* Ring Buffer 8 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_BASEADDR  0x006314c8 /* Ring Buffer 8 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_ENDADDR   0x006314cc /* Ring Buffer 8 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_FREEFULL_MARK 0x006314d0 /* Ring Buffer 8 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_START_WRPOINT 0x006314d4 /* Ring Buffer 8 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_RDADDR    0x006314d8 /* Ring Buffer 9 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_WRADDR    0x006314dc /* Ring Buffer 9 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_BASEADDR  0x006314e0 /* Ring Buffer 9 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_ENDADDR   0x006314e4 /* Ring Buffer 9 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_FREEFULL_MARK 0x006314e8 /* Ring Buffer 9 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_START_WRPOINT 0x006314ec /* Ring Buffer 9 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_RDADDR   0x006314f0 /* Ring Buffer 10 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_WRADDR   0x006314f4 /* Ring Buffer 10 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_BASEADDR 0x006314f8 /* Ring Buffer 10 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_ENDADDR  0x006314fc /* Ring Buffer 10 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_FREEFULL_MARK 0x00631500 /* Ring Buffer 10 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_START_WRPOINT 0x00631504 /* Ring Buffer 10 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_RDADDR   0x00631508 /* Ring Buffer 11 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_WRADDR   0x0063150c /* Ring Buffer 11 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_BASEADDR 0x00631510 /* Ring Buffer 11 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_ENDADDR  0x00631514 /* Ring Buffer 11 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_FREEFULL_MARK 0x00631518 /* Ring Buffer 11 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_START_WRPOINT 0x0063151c /* Ring Buffer 11 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_RDADDR   0x00631520 /* Ring Buffer 12 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_WRADDR   0x00631524 /* Ring Buffer 12 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_BASEADDR 0x00631528 /* Ring Buffer 12 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_ENDADDR  0x0063152c /* Ring Buffer 12 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_FREEFULL_MARK 0x00631530 /* Ring Buffer 12 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_START_WRPOINT 0x00631534 /* Ring Buffer 12 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_RDADDR   0x00631538 /* Ring Buffer 13 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_WRADDR   0x0063153c /* Ring Buffer 13 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_BASEADDR 0x00631540 /* Ring Buffer 13 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_ENDADDR  0x00631544 /* Ring Buffer 13 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_FREEFULL_MARK 0x00631548 /* Ring Buffer 13 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_START_WRPOINT 0x0063154c /* Ring Buffer 13 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_RDADDR   0x00631550 /* Ring Buffer 14 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_WRADDR   0x00631554 /* Ring Buffer 14 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_BASEADDR 0x00631558 /* Ring Buffer 14 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_ENDADDR  0x0063155c /* Ring Buffer 14 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_FREEFULL_MARK 0x00631560 /* Ring Buffer 14 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_START_WRPOINT 0x00631564 /* Ring Buffer 14 Write Point for Read Start */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_RDADDR   0x00631568 /* Ring Buffer 15 Read Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_WRADDR   0x0063156c /* Ring Buffer 15 Write Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_BASEADDR 0x00631570 /* Ring Buffer 15 Base Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_ENDADDR  0x00631574 /* Ring Buffer 15 End Address */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_FREEFULL_MARK 0x00631578 /* Ring Buffer 15 Water Mark for Number of Free or Full Bytes */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_START_WRPOINT 0x0063157c /* Ring Buffer 15 Write Point for Read Start */

/***************************************************************************
 *PROCSEQID_0_3 - Process Sequence ID List1 0 to 3
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: PROCSEQID_0_3 :: PROCESS_SEQ_ID3_VALID [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_SEQ_ID3_VALID_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_SEQ_ID3_VALID_SHIFT 31

/* AUD_FMM_BF_CTRL :: PROCSEQID_0_3 :: BLOCKED_ACCESS_3_DISABLE [30:30] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_BLOCKED_ACCESS_3_DISABLE_MASK 0x40000000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_BLOCKED_ACCESS_3_DISABLE_SHIFT 30

/* AUD_FMM_BF_CTRL :: PROCSEQID_0_3 :: PROCESS_ID3_HIGH [29:29] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_ID3_HIGH_MASK   0x20000000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_ID3_HIGH_SHIFT  29

/* AUD_FMM_BF_CTRL :: PROCSEQID_0_3 :: PROCESS_SEQ_ID_3 [28:24] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_SEQ_ID_3_MASK   0x1f000000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_SEQ_ID_3_SHIFT  24

/* AUD_FMM_BF_CTRL :: PROCSEQID_0_3 :: PROCESS_SEQ_ID2_VALID [23:23] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_SEQ_ID2_VALID_MASK 0x00800000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_SEQ_ID2_VALID_SHIFT 23

/* AUD_FMM_BF_CTRL :: PROCSEQID_0_3 :: BLOCKED_ACCESS_2_DISABLE [22:22] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_BLOCKED_ACCESS_2_DISABLE_MASK 0x00400000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_BLOCKED_ACCESS_2_DISABLE_SHIFT 22

/* AUD_FMM_BF_CTRL :: PROCSEQID_0_3 :: PROCESS_ID2_HIGH [21:21] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_ID2_HIGH_MASK   0x00200000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_ID2_HIGH_SHIFT  21

/* AUD_FMM_BF_CTRL :: PROCSEQID_0_3 :: PROCESS_SEQ_ID_2 [20:16] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_SEQ_ID_2_MASK   0x001f0000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_SEQ_ID_2_SHIFT  16

/* AUD_FMM_BF_CTRL :: PROCSEQID_0_3 :: PROCESS_SEQ_ID1_VALID [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_SEQ_ID1_VALID_MASK 0x00008000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_SEQ_ID1_VALID_SHIFT 15

/* AUD_FMM_BF_CTRL :: PROCSEQID_0_3 :: BLOCKED_ACCESS_1_DISABLE [14:14] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_BLOCKED_ACCESS_1_DISABLE_MASK 0x00004000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_BLOCKED_ACCESS_1_DISABLE_SHIFT 14

/* AUD_FMM_BF_CTRL :: PROCSEQID_0_3 :: PROCESS_ID1_HIGH [13:13] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_ID1_HIGH_MASK   0x00002000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_ID1_HIGH_SHIFT  13

/* AUD_FMM_BF_CTRL :: PROCSEQID_0_3 :: PROCESS_SEQ_ID_1 [12:08] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_SEQ_ID_1_MASK   0x00001f00
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_SEQ_ID_1_SHIFT  8

/* AUD_FMM_BF_CTRL :: PROCSEQID_0_3 :: PROCESS_SEQ_ID0_VALID [07:07] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_SEQ_ID0_VALID_MASK 0x00000080
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_SEQ_ID0_VALID_SHIFT 7

/* AUD_FMM_BF_CTRL :: PROCSEQID_0_3 :: BLOCKED_ACCESS_0_DISABLE [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_BLOCKED_ACCESS_0_DISABLE_MASK 0x00000040
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_BLOCKED_ACCESS_0_DISABLE_SHIFT 6

/* AUD_FMM_BF_CTRL :: PROCSEQID_0_3 :: PROCESS_ID0_HIGH [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_ID0_HIGH_MASK   0x00000020
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_ID0_HIGH_SHIFT  5

/* AUD_FMM_BF_CTRL :: PROCSEQID_0_3 :: PROCESS_SEQ_ID_0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_SEQ_ID_0_MASK   0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_0_3_PROCESS_SEQ_ID_0_SHIFT  0

/***************************************************************************
 *PROCSEQID_4_7 - Process Sequence ID List1 4 to 7
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: PROCSEQID_4_7 :: PROCESS_SEQ_ID7_VALID [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_SEQ_ID7_VALID_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_SEQ_ID7_VALID_SHIFT 31

/* AUD_FMM_BF_CTRL :: PROCSEQID_4_7 :: BLOCKED_ACCESS_7_DISABLE [30:30] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_BLOCKED_ACCESS_7_DISABLE_MASK 0x40000000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_BLOCKED_ACCESS_7_DISABLE_SHIFT 30

/* AUD_FMM_BF_CTRL :: PROCSEQID_4_7 :: PROCESS_ID7_HIGH [29:29] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_ID7_HIGH_MASK   0x20000000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_ID7_HIGH_SHIFT  29

/* AUD_FMM_BF_CTRL :: PROCSEQID_4_7 :: PROCESS_SEQ_ID_7 [28:24] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_SEQ_ID_7_MASK   0x1f000000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_SEQ_ID_7_SHIFT  24

/* AUD_FMM_BF_CTRL :: PROCSEQID_4_7 :: PROCESS_SEQ_ID6_VALID [23:23] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_SEQ_ID6_VALID_MASK 0x00800000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_SEQ_ID6_VALID_SHIFT 23

/* AUD_FMM_BF_CTRL :: PROCSEQID_4_7 :: BLOCKED_ACCESS_6_DISABLE [22:22] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_BLOCKED_ACCESS_6_DISABLE_MASK 0x00400000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_BLOCKED_ACCESS_6_DISABLE_SHIFT 22

/* AUD_FMM_BF_CTRL :: PROCSEQID_4_7 :: PROCESS_ID6_HIGH [21:21] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_ID6_HIGH_MASK   0x00200000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_ID6_HIGH_SHIFT  21

/* AUD_FMM_BF_CTRL :: PROCSEQID_4_7 :: PROCESS_SEQ_ID_6 [20:16] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_SEQ_ID_6_MASK   0x001f0000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_SEQ_ID_6_SHIFT  16

/* AUD_FMM_BF_CTRL :: PROCSEQID_4_7 :: PROCESS_SEQ_ID5_VALID [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_SEQ_ID5_VALID_MASK 0x00008000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_SEQ_ID5_VALID_SHIFT 15

/* AUD_FMM_BF_CTRL :: PROCSEQID_4_7 :: BLOCKED_ACCESS_5_DISABLE [14:14] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_BLOCKED_ACCESS_5_DISABLE_MASK 0x00004000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_BLOCKED_ACCESS_5_DISABLE_SHIFT 14

/* AUD_FMM_BF_CTRL :: PROCSEQID_4_7 :: PROCESS_ID5_HIGH [13:13] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_ID5_HIGH_MASK   0x00002000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_ID5_HIGH_SHIFT  13

/* AUD_FMM_BF_CTRL :: PROCSEQID_4_7 :: PROCESS_SEQ_ID_5 [12:08] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_SEQ_ID_5_MASK   0x00001f00
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_SEQ_ID_5_SHIFT  8

/* AUD_FMM_BF_CTRL :: PROCSEQID_4_7 :: PROCESS_SEQ_ID4_VALID [07:07] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_SEQ_ID4_VALID_MASK 0x00000080
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_SEQ_ID4_VALID_SHIFT 7

/* AUD_FMM_BF_CTRL :: PROCSEQID_4_7 :: BLOCKED_ACCESS_4_DISABLE [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_BLOCKED_ACCESS_4_DISABLE_MASK 0x00000040
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_BLOCKED_ACCESS_4_DISABLE_SHIFT 6

/* AUD_FMM_BF_CTRL :: PROCSEQID_4_7 :: PROCESS_ID4_HIGH [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_ID4_HIGH_MASK   0x00000020
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_ID4_HIGH_SHIFT  5

/* AUD_FMM_BF_CTRL :: PROCSEQID_4_7 :: PROCESS_SEQ_ID_4 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_SEQ_ID_4_MASK   0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_4_7_PROCESS_SEQ_ID_4_SHIFT  0

/***************************************************************************
 *PROCSEQID_8_9 - Process Sequence ID List1 8 to 9
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: PROCSEQID_8_9 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_reserved0_MASK          0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_reserved0_SHIFT         16

/* AUD_FMM_BF_CTRL :: PROCSEQID_8_9 :: PROCESS_SEQ_ID9_VALID [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_PROCESS_SEQ_ID9_VALID_MASK 0x00008000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_PROCESS_SEQ_ID9_VALID_SHIFT 15

/* AUD_FMM_BF_CTRL :: PROCSEQID_8_9 :: BLOCKED_ACCESS_9_DISABLE [14:14] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_BLOCKED_ACCESS_9_DISABLE_MASK 0x00004000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_BLOCKED_ACCESS_9_DISABLE_SHIFT 14

/* AUD_FMM_BF_CTRL :: PROCSEQID_8_9 :: PROCESS_ID9_HIGH [13:13] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_PROCESS_ID9_HIGH_MASK   0x00002000
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_PROCESS_ID9_HIGH_SHIFT  13

/* AUD_FMM_BF_CTRL :: PROCSEQID_8_9 :: PROCESS_SEQ_ID_9 [12:08] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_PROCESS_SEQ_ID_9_MASK   0x00001f00
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_PROCESS_SEQ_ID_9_SHIFT  8

/* AUD_FMM_BF_CTRL :: PROCSEQID_8_9 :: PROCESS_SEQ_ID8_VALID [07:07] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_PROCESS_SEQ_ID8_VALID_MASK 0x00000080
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_PROCESS_SEQ_ID8_VALID_SHIFT 7

/* AUD_FMM_BF_CTRL :: PROCSEQID_8_9 :: BLOCKED_ACCESS_8_DISABLE [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_BLOCKED_ACCESS_8_DISABLE_MASK 0x00000040
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_BLOCKED_ACCESS_8_DISABLE_SHIFT 6

/* AUD_FMM_BF_CTRL :: PROCSEQID_8_9 :: PROCESS_ID8_HIGH [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_PROCESS_ID8_HIGH_MASK   0x00000020
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_PROCESS_ID8_HIGH_SHIFT  5

/* AUD_FMM_BF_CTRL :: PROCSEQID_8_9 :: PROCESS_SEQ_ID_8 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_PROCESS_SEQ_ID_8_MASK   0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_PROCSEQID_8_9_PROCESS_SEQ_ID_8_SHIFT  0

/***************************************************************************
 *BLOCKCNT_RESET_PERIOD - Block Counter reset period
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: BLOCKCNT_RESET_PERIOD :: BLOCKCNT_RESET_PERIOD [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_BLOCKCNT_RESET_PERIOD_BLOCKCNT_RESET_PERIOD_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_BLOCKCNT_RESET_PERIOD_BLOCKCNT_RESET_PERIOD_SHIFT 0

/***************************************************************************
 *DMA_BLOCK_CNT_0_7 - DMA Block Counter
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DMA_BLOCK_CNT_0_7 :: DMA_BLOCK_CNT_7 [31:28] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_0_7_DMA_BLOCK_CNT_7_MASK 0xf0000000
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_0_7_DMA_BLOCK_CNT_7_SHIFT 28

/* AUD_FMM_BF_CTRL :: DMA_BLOCK_CNT_0_7 :: DMA_BLOCK_CNT_6 [27:24] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_0_7_DMA_BLOCK_CNT_6_MASK 0x0f000000
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_0_7_DMA_BLOCK_CNT_6_SHIFT 24

/* AUD_FMM_BF_CTRL :: DMA_BLOCK_CNT_0_7 :: DMA_BLOCK_CNT_5 [23:20] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_0_7_DMA_BLOCK_CNT_5_MASK 0x00f00000
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_0_7_DMA_BLOCK_CNT_5_SHIFT 20

/* AUD_FMM_BF_CTRL :: DMA_BLOCK_CNT_0_7 :: DMA_BLOCK_CNT_4 [19:16] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_0_7_DMA_BLOCK_CNT_4_MASK 0x000f0000
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_0_7_DMA_BLOCK_CNT_4_SHIFT 16

/* AUD_FMM_BF_CTRL :: DMA_BLOCK_CNT_0_7 :: DMA_BLOCK_CNT_3 [15:12] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_0_7_DMA_BLOCK_CNT_3_MASK 0x0000f000
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_0_7_DMA_BLOCK_CNT_3_SHIFT 12

/* AUD_FMM_BF_CTRL :: DMA_BLOCK_CNT_0_7 :: DMA_BLOCK_CNT_2 [11:08] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_0_7_DMA_BLOCK_CNT_2_MASK 0x00000f00
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_0_7_DMA_BLOCK_CNT_2_SHIFT 8

/* AUD_FMM_BF_CTRL :: DMA_BLOCK_CNT_0_7 :: DMA_BLOCK_CNT_1 [07:04] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_0_7_DMA_BLOCK_CNT_1_MASK 0x000000f0
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_0_7_DMA_BLOCK_CNT_1_SHIFT 4

/* AUD_FMM_BF_CTRL :: DMA_BLOCK_CNT_0_7 :: DMA_BLOCK_CNT_0 [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_0_7_DMA_BLOCK_CNT_0_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_0_7_DMA_BLOCK_CNT_0_SHIFT 0

/***************************************************************************
 *DMA_BLOCK_CNT_8_9 - DMA Block Counter
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DMA_BLOCK_CNT_8_9 :: reserved0 [31:08] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_8_9_reserved0_MASK      0xffffff00
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_8_9_reserved0_SHIFT     8

/* AUD_FMM_BF_CTRL :: DMA_BLOCK_CNT_8_9 :: DMA_BLOCK_CNT_9 [07:04] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_8_9_DMA_BLOCK_CNT_9_MASK 0x000000f0
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_8_9_DMA_BLOCK_CNT_9_SHIFT 4

/* AUD_FMM_BF_CTRL :: DMA_BLOCK_CNT_8_9 :: DMA_BLOCK_CNT_8 [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_8_9_DMA_BLOCK_CNT_8_MASK 0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_DMA_BLOCK_CNT_8_9_DMA_BLOCK_CNT_8_SHIFT 0

/***************************************************************************
 *SOURCECH_0_CFG - Source 0 Channel Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: reserved0 [31:27] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_reserved0_MASK         0xf8000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_reserved0_SHIFT        27

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: INVERT_MSB [26:26] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_INVERT_MSB_MASK        0x04000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_INVERT_MSB_SHIFT       26

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: REVERSE_ENDIAN [25:25] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_REVERSE_ENDIAN_MASK    0x02000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_REVERSE_ENDIAN_SHIFT   25

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: BIT_RESOLUTION [24:20] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_BIT_RESOLUTION_MASK    0x01f00000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_BIT_RESOLUTION_SHIFT   20
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_BIT_RESOLUTION_Bitwidth32 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_BIT_RESOLUTION_Bitwidth16 16
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_BIT_RESOLUTION_Bitwidth8 8

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: reserved_for_eco1 [19:19] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_reserved_for_eco1_MASK 0x00080000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_reserved_for_eco1_SHIFT 19

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: SHARED_SBUF_ID [18:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_SHARED_SBUF_ID_MASK    0x00078000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_SHARED_SBUF_ID_SHIFT   15

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: SHARE_SBUF [14:14] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_SHARE_SBUF_MASK        0x00004000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_SHARE_SBUF_SHIFT       14

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: FLOWON_SFIFO_HALFFULL [13:13] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_FLOWON_SFIFO_HALFFULL_MASK 0x00002000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_FLOWON_SFIFO_HALFFULL_SHIFT 13

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: DMA_READ_DISABLE [12:12] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_DMA_READ_DISABLE_MASK  0x00001000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_DMA_READ_DISABLE_SHIFT 12

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: SAMPLE_REPEAT_ENABLE [11:11] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_SAMPLE_REPEAT_ENABLE_MASK 0x00000800
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_SAMPLE_REPEAT_ENABLE_SHIFT 11

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: NOT_PAUSE_WHEN_EMPTY [10:10] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_NOT_PAUSE_WHEN_EMPTY_MASK 0x00000400
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_NOT_PAUSE_WHEN_EMPTY_SHIFT 10

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: STC_OFFSET_SELECT [09:07] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_STC_OFFSET_SELECT_MASK 0x00000380
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_STC_OFFSET_SELECT_SHIFT 7

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: STCSYNC_ENABLE [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_STCSYNC_ENABLE_MASK    0x00000040
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_STCSYNC_ENABLE_SHIFT   6

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: SOURCEFIFO_SIZE_DOUBLE [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_SOURCEFIFO_SIZE_DOUBLE_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_SOURCEFIFO_SIZE_DOUBLE_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: LR_DATA_CTRL [04:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_LR_DATA_CTRL_MASK      0x00000018
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_LR_DATA_CTRL_SHIFT     3

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: SAMPLE_CH_MODE [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_SAMPLE_CH_MODE_MASK    0x00000004
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_SAMPLE_CH_MODE_SHIFT   2

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: BUFFER_PAIR_ENABLE [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_BUFFER_PAIR_ENABLE_MASK 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_BUFFER_PAIR_ENABLE_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CFG :: SOURCEFIFO_ENABLE [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_SOURCEFIFO_ENABLE_MASK 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CFG_SOURCEFIFO_ENABLE_SHIFT 0

/***************************************************************************
 *SOURCECH_0_CTRL - Source 0 Channel Operation Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_0_CTRL :: reserved0 [31:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CTRL_reserved0_MASK        0xfffffff8
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CTRL_reserved0_SHIFT       3

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CTRL :: START_SELECTION [02:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CTRL_START_SELECTION_MASK  0x00000006
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CTRL_START_SELECTION_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCECH_0_CTRL :: PLAY_RUN [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CTRL_PLAY_RUN_MASK         0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_0_CTRL_PLAY_RUN_SHIFT        0

/***************************************************************************
 *SOURCECH_1_CFG - Source 1 Channel Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: reserved0 [31:27] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_reserved0_MASK         0xf8000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_reserved0_SHIFT        27

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: INVERT_MSB [26:26] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_INVERT_MSB_MASK        0x04000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_INVERT_MSB_SHIFT       26

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: REVERSE_ENDIAN [25:25] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_REVERSE_ENDIAN_MASK    0x02000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_REVERSE_ENDIAN_SHIFT   25

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: BIT_RESOLUTION [24:20] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_BIT_RESOLUTION_MASK    0x01f00000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_BIT_RESOLUTION_SHIFT   20
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_BIT_RESOLUTION_Bitwidth32 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_BIT_RESOLUTION_Bitwidth16 16
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_BIT_RESOLUTION_Bitwidth8 8

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: reserved_for_eco1 [19:19] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_reserved_for_eco1_MASK 0x00080000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_reserved_for_eco1_SHIFT 19

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: SHARED_SBUF_ID [18:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_SHARED_SBUF_ID_MASK    0x00078000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_SHARED_SBUF_ID_SHIFT   15

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: SHARE_SBUF [14:14] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_SHARE_SBUF_MASK        0x00004000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_SHARE_SBUF_SHIFT       14

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: FLOWON_SFIFO_HALFFULL [13:13] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_FLOWON_SFIFO_HALFFULL_MASK 0x00002000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_FLOWON_SFIFO_HALFFULL_SHIFT 13

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: DMA_READ_DISABLE [12:12] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_DMA_READ_DISABLE_MASK  0x00001000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_DMA_READ_DISABLE_SHIFT 12

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: SAMPLE_REPEAT_ENABLE [11:11] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_SAMPLE_REPEAT_ENABLE_MASK 0x00000800
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_SAMPLE_REPEAT_ENABLE_SHIFT 11

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: NOT_PAUSE_WHEN_EMPTY [10:10] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_NOT_PAUSE_WHEN_EMPTY_MASK 0x00000400
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_NOT_PAUSE_WHEN_EMPTY_SHIFT 10

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: STC_OFFSET_SELECT [09:07] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_STC_OFFSET_SELECT_MASK 0x00000380
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_STC_OFFSET_SELECT_SHIFT 7

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: STCSYNC_ENABLE [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_STCSYNC_ENABLE_MASK    0x00000040
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_STCSYNC_ENABLE_SHIFT   6

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: SOURCEFIFO_SIZE_DOUBLE [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_SOURCEFIFO_SIZE_DOUBLE_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_SOURCEFIFO_SIZE_DOUBLE_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: LR_DATA_CTRL [04:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_LR_DATA_CTRL_MASK      0x00000018
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_LR_DATA_CTRL_SHIFT     3

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: SAMPLE_CH_MODE [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_SAMPLE_CH_MODE_MASK    0x00000004
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_SAMPLE_CH_MODE_SHIFT   2

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: BUFFER_PAIR_ENABLE [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_BUFFER_PAIR_ENABLE_MASK 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_BUFFER_PAIR_ENABLE_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CFG :: SOURCEFIFO_ENABLE [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_SOURCEFIFO_ENABLE_MASK 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CFG_SOURCEFIFO_ENABLE_SHIFT 0

/***************************************************************************
 *SOURCECH_1_CTRL - Source 1 Channel Operation Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_1_CTRL :: reserved0 [31:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CTRL_reserved0_MASK        0xfffffff8
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CTRL_reserved0_SHIFT       3

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CTRL :: START_SELECTION [02:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CTRL_START_SELECTION_MASK  0x00000006
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CTRL_START_SELECTION_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCECH_1_CTRL :: PLAY_RUN [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CTRL_PLAY_RUN_MASK         0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_1_CTRL_PLAY_RUN_SHIFT        0

/***************************************************************************
 *SOURCECH_2_CFG - Source 2 Channel Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: reserved0 [31:27] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_reserved0_MASK         0xf8000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_reserved0_SHIFT        27

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: INVERT_MSB [26:26] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_INVERT_MSB_MASK        0x04000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_INVERT_MSB_SHIFT       26

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: REVERSE_ENDIAN [25:25] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_REVERSE_ENDIAN_MASK    0x02000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_REVERSE_ENDIAN_SHIFT   25

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: BIT_RESOLUTION [24:20] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_BIT_RESOLUTION_MASK    0x01f00000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_BIT_RESOLUTION_SHIFT   20
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_BIT_RESOLUTION_Bitwidth32 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_BIT_RESOLUTION_Bitwidth16 16
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_BIT_RESOLUTION_Bitwidth8 8

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: reserved_for_eco1 [19:19] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_reserved_for_eco1_MASK 0x00080000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_reserved_for_eco1_SHIFT 19

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: SHARED_SBUF_ID [18:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_SHARED_SBUF_ID_MASK    0x00078000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_SHARED_SBUF_ID_SHIFT   15

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: SHARE_SBUF [14:14] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_SHARE_SBUF_MASK        0x00004000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_SHARE_SBUF_SHIFT       14

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: FLOWON_SFIFO_HALFFULL [13:13] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_FLOWON_SFIFO_HALFFULL_MASK 0x00002000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_FLOWON_SFIFO_HALFFULL_SHIFT 13

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: DMA_READ_DISABLE [12:12] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_DMA_READ_DISABLE_MASK  0x00001000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_DMA_READ_DISABLE_SHIFT 12

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: SAMPLE_REPEAT_ENABLE [11:11] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_SAMPLE_REPEAT_ENABLE_MASK 0x00000800
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_SAMPLE_REPEAT_ENABLE_SHIFT 11

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: NOT_PAUSE_WHEN_EMPTY [10:10] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_NOT_PAUSE_WHEN_EMPTY_MASK 0x00000400
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_NOT_PAUSE_WHEN_EMPTY_SHIFT 10

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: STC_OFFSET_SELECT [09:07] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_STC_OFFSET_SELECT_MASK 0x00000380
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_STC_OFFSET_SELECT_SHIFT 7

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: STCSYNC_ENABLE [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_STCSYNC_ENABLE_MASK    0x00000040
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_STCSYNC_ENABLE_SHIFT   6

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: SOURCEFIFO_SIZE_DOUBLE [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_SOURCEFIFO_SIZE_DOUBLE_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_SOURCEFIFO_SIZE_DOUBLE_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: LR_DATA_CTRL [04:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_LR_DATA_CTRL_MASK      0x00000018
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_LR_DATA_CTRL_SHIFT     3

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: SAMPLE_CH_MODE [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_SAMPLE_CH_MODE_MASK    0x00000004
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_SAMPLE_CH_MODE_SHIFT   2

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: BUFFER_PAIR_ENABLE [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_BUFFER_PAIR_ENABLE_MASK 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_BUFFER_PAIR_ENABLE_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CFG :: SOURCEFIFO_ENABLE [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_SOURCEFIFO_ENABLE_MASK 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CFG_SOURCEFIFO_ENABLE_SHIFT 0

/***************************************************************************
 *SOURCECH_2_CTRL - Source 2 Channel Operation Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_2_CTRL :: reserved0 [31:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CTRL_reserved0_MASK        0xfffffff8
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CTRL_reserved0_SHIFT       3

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CTRL :: START_SELECTION [02:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CTRL_START_SELECTION_MASK  0x00000006
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CTRL_START_SELECTION_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCECH_2_CTRL :: PLAY_RUN [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CTRL_PLAY_RUN_MASK         0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_2_CTRL_PLAY_RUN_SHIFT        0

/***************************************************************************
 *SOURCECH_3_CFG - Source 3 Channel Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: reserved0 [31:27] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_reserved0_MASK         0xf8000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_reserved0_SHIFT        27

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: INVERT_MSB [26:26] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_INVERT_MSB_MASK        0x04000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_INVERT_MSB_SHIFT       26

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: REVERSE_ENDIAN [25:25] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_REVERSE_ENDIAN_MASK    0x02000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_REVERSE_ENDIAN_SHIFT   25

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: BIT_RESOLUTION [24:20] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_BIT_RESOLUTION_MASK    0x01f00000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_BIT_RESOLUTION_SHIFT   20
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_BIT_RESOLUTION_Bitwidth32 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_BIT_RESOLUTION_Bitwidth16 16
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_BIT_RESOLUTION_Bitwidth8 8

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: reserved_for_eco1 [19:19] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_reserved_for_eco1_MASK 0x00080000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_reserved_for_eco1_SHIFT 19

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: SHARED_SBUF_ID [18:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_SHARED_SBUF_ID_MASK    0x00078000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_SHARED_SBUF_ID_SHIFT   15

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: SHARE_SBUF [14:14] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_SHARE_SBUF_MASK        0x00004000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_SHARE_SBUF_SHIFT       14

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: FLOWON_SFIFO_HALFFULL [13:13] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_FLOWON_SFIFO_HALFFULL_MASK 0x00002000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_FLOWON_SFIFO_HALFFULL_SHIFT 13

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: DMA_READ_DISABLE [12:12] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_DMA_READ_DISABLE_MASK  0x00001000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_DMA_READ_DISABLE_SHIFT 12

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: SAMPLE_REPEAT_ENABLE [11:11] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_SAMPLE_REPEAT_ENABLE_MASK 0x00000800
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_SAMPLE_REPEAT_ENABLE_SHIFT 11

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: NOT_PAUSE_WHEN_EMPTY [10:10] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_NOT_PAUSE_WHEN_EMPTY_MASK 0x00000400
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_NOT_PAUSE_WHEN_EMPTY_SHIFT 10

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: STC_OFFSET_SELECT [09:07] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_STC_OFFSET_SELECT_MASK 0x00000380
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_STC_OFFSET_SELECT_SHIFT 7

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: STCSYNC_ENABLE [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_STCSYNC_ENABLE_MASK    0x00000040
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_STCSYNC_ENABLE_SHIFT   6

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: SOURCEFIFO_SIZE_DOUBLE [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_SOURCEFIFO_SIZE_DOUBLE_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_SOURCEFIFO_SIZE_DOUBLE_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: LR_DATA_CTRL [04:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_LR_DATA_CTRL_MASK      0x00000018
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_LR_DATA_CTRL_SHIFT     3

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: SAMPLE_CH_MODE [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_SAMPLE_CH_MODE_MASK    0x00000004
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_SAMPLE_CH_MODE_SHIFT   2

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: BUFFER_PAIR_ENABLE [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_BUFFER_PAIR_ENABLE_MASK 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_BUFFER_PAIR_ENABLE_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CFG :: SOURCEFIFO_ENABLE [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_SOURCEFIFO_ENABLE_MASK 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CFG_SOURCEFIFO_ENABLE_SHIFT 0

/***************************************************************************
 *SOURCECH_3_CTRL - Source 3 Channel Operation Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_3_CTRL :: reserved0 [31:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CTRL_reserved0_MASK        0xfffffff8
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CTRL_reserved0_SHIFT       3

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CTRL :: START_SELECTION [02:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CTRL_START_SELECTION_MASK  0x00000006
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CTRL_START_SELECTION_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCECH_3_CTRL :: PLAY_RUN [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CTRL_PLAY_RUN_MASK         0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_3_CTRL_PLAY_RUN_SHIFT        0

/***************************************************************************
 *SOURCECH_4_CFG - Source 4 Channel Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: reserved0 [31:27] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_reserved0_MASK         0xf8000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_reserved0_SHIFT        27

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: INVERT_MSB [26:26] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_INVERT_MSB_MASK        0x04000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_INVERT_MSB_SHIFT       26

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: REVERSE_ENDIAN [25:25] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_REVERSE_ENDIAN_MASK    0x02000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_REVERSE_ENDIAN_SHIFT   25

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: BIT_RESOLUTION [24:20] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_BIT_RESOLUTION_MASK    0x01f00000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_BIT_RESOLUTION_SHIFT   20
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_BIT_RESOLUTION_Bitwidth32 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_BIT_RESOLUTION_Bitwidth16 16
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_BIT_RESOLUTION_Bitwidth8 8

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: reserved_for_eco1 [19:19] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_reserved_for_eco1_MASK 0x00080000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_reserved_for_eco1_SHIFT 19

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: SHARED_SBUF_ID [18:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_SHARED_SBUF_ID_MASK    0x00078000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_SHARED_SBUF_ID_SHIFT   15

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: SHARE_SBUF [14:14] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_SHARE_SBUF_MASK        0x00004000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_SHARE_SBUF_SHIFT       14

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: FLOWON_SFIFO_HALFFULL [13:13] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_FLOWON_SFIFO_HALFFULL_MASK 0x00002000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_FLOWON_SFIFO_HALFFULL_SHIFT 13

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: DMA_READ_DISABLE [12:12] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_DMA_READ_DISABLE_MASK  0x00001000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_DMA_READ_DISABLE_SHIFT 12

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: SAMPLE_REPEAT_ENABLE [11:11] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_SAMPLE_REPEAT_ENABLE_MASK 0x00000800
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_SAMPLE_REPEAT_ENABLE_SHIFT 11

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: NOT_PAUSE_WHEN_EMPTY [10:10] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_NOT_PAUSE_WHEN_EMPTY_MASK 0x00000400
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_NOT_PAUSE_WHEN_EMPTY_SHIFT 10

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: STC_OFFSET_SELECT [09:07] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_STC_OFFSET_SELECT_MASK 0x00000380
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_STC_OFFSET_SELECT_SHIFT 7

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: STCSYNC_ENABLE [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_STCSYNC_ENABLE_MASK    0x00000040
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_STCSYNC_ENABLE_SHIFT   6

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: SOURCEFIFO_SIZE_DOUBLE [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_SOURCEFIFO_SIZE_DOUBLE_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_SOURCEFIFO_SIZE_DOUBLE_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: LR_DATA_CTRL [04:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_LR_DATA_CTRL_MASK      0x00000018
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_LR_DATA_CTRL_SHIFT     3

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: SAMPLE_CH_MODE [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_SAMPLE_CH_MODE_MASK    0x00000004
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_SAMPLE_CH_MODE_SHIFT   2

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: BUFFER_PAIR_ENABLE [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_BUFFER_PAIR_ENABLE_MASK 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_BUFFER_PAIR_ENABLE_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CFG :: SOURCEFIFO_ENABLE [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_SOURCEFIFO_ENABLE_MASK 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CFG_SOURCEFIFO_ENABLE_SHIFT 0

/***************************************************************************
 *SOURCECH_4_CTRL - Source 4 Channel Operation Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_4_CTRL :: reserved0 [31:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CTRL_reserved0_MASK        0xfffffff8
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CTRL_reserved0_SHIFT       3

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CTRL :: START_SELECTION [02:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CTRL_START_SELECTION_MASK  0x00000006
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CTRL_START_SELECTION_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCECH_4_CTRL :: PLAY_RUN [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CTRL_PLAY_RUN_MASK         0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_4_CTRL_PLAY_RUN_SHIFT        0

/***************************************************************************
 *SOURCECH_5_CFG - Source 5 Channel Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: reserved0 [31:27] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_reserved0_MASK         0xf8000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_reserved0_SHIFT        27

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: INVERT_MSB [26:26] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_INVERT_MSB_MASK        0x04000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_INVERT_MSB_SHIFT       26

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: REVERSE_ENDIAN [25:25] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_REVERSE_ENDIAN_MASK    0x02000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_REVERSE_ENDIAN_SHIFT   25

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: BIT_RESOLUTION [24:20] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_BIT_RESOLUTION_MASK    0x01f00000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_BIT_RESOLUTION_SHIFT   20
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_BIT_RESOLUTION_Bitwidth32 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_BIT_RESOLUTION_Bitwidth16 16
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_BIT_RESOLUTION_Bitwidth8 8

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: reserved_for_eco1 [19:19] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_reserved_for_eco1_MASK 0x00080000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_reserved_for_eco1_SHIFT 19

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: SHARED_SBUF_ID [18:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_SHARED_SBUF_ID_MASK    0x00078000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_SHARED_SBUF_ID_SHIFT   15

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: SHARE_SBUF [14:14] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_SHARE_SBUF_MASK        0x00004000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_SHARE_SBUF_SHIFT       14

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: FLOWON_SFIFO_HALFFULL [13:13] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_FLOWON_SFIFO_HALFFULL_MASK 0x00002000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_FLOWON_SFIFO_HALFFULL_SHIFT 13

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: DMA_READ_DISABLE [12:12] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_DMA_READ_DISABLE_MASK  0x00001000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_DMA_READ_DISABLE_SHIFT 12

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: SAMPLE_REPEAT_ENABLE [11:11] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_SAMPLE_REPEAT_ENABLE_MASK 0x00000800
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_SAMPLE_REPEAT_ENABLE_SHIFT 11

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: NOT_PAUSE_WHEN_EMPTY [10:10] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_NOT_PAUSE_WHEN_EMPTY_MASK 0x00000400
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_NOT_PAUSE_WHEN_EMPTY_SHIFT 10

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: STC_OFFSET_SELECT [09:07] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_STC_OFFSET_SELECT_MASK 0x00000380
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_STC_OFFSET_SELECT_SHIFT 7

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: STCSYNC_ENABLE [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_STCSYNC_ENABLE_MASK    0x00000040
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_STCSYNC_ENABLE_SHIFT   6

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: SOURCEFIFO_SIZE_DOUBLE [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_SOURCEFIFO_SIZE_DOUBLE_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_SOURCEFIFO_SIZE_DOUBLE_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: LR_DATA_CTRL [04:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_LR_DATA_CTRL_MASK      0x00000018
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_LR_DATA_CTRL_SHIFT     3

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: SAMPLE_CH_MODE [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_SAMPLE_CH_MODE_MASK    0x00000004
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_SAMPLE_CH_MODE_SHIFT   2

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: BUFFER_PAIR_ENABLE [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_BUFFER_PAIR_ENABLE_MASK 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_BUFFER_PAIR_ENABLE_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CFG :: SOURCEFIFO_ENABLE [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_SOURCEFIFO_ENABLE_MASK 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CFG_SOURCEFIFO_ENABLE_SHIFT 0

/***************************************************************************
 *SOURCECH_5_CTRL - Source 5 Channel Operation Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_5_CTRL :: reserved0 [31:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CTRL_reserved0_MASK        0xfffffff8
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CTRL_reserved0_SHIFT       3

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CTRL :: START_SELECTION [02:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CTRL_START_SELECTION_MASK  0x00000006
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CTRL_START_SELECTION_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCECH_5_CTRL :: PLAY_RUN [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CTRL_PLAY_RUN_MASK         0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_5_CTRL_PLAY_RUN_SHIFT        0

/***************************************************************************
 *SOURCECH_6_CFG - Source 6 Channel Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: reserved0 [31:27] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_reserved0_MASK         0xf8000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_reserved0_SHIFT        27

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: INVERT_MSB [26:26] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_INVERT_MSB_MASK        0x04000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_INVERT_MSB_SHIFT       26

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: REVERSE_ENDIAN [25:25] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_REVERSE_ENDIAN_MASK    0x02000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_REVERSE_ENDIAN_SHIFT   25

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: BIT_RESOLUTION [24:20] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_BIT_RESOLUTION_MASK    0x01f00000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_BIT_RESOLUTION_SHIFT   20
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_BIT_RESOLUTION_Bitwidth32 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_BIT_RESOLUTION_Bitwidth16 16
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_BIT_RESOLUTION_Bitwidth8 8

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: reserved_for_eco1 [19:19] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_reserved_for_eco1_MASK 0x00080000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_reserved_for_eco1_SHIFT 19

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: SHARED_SBUF_ID [18:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_SHARED_SBUF_ID_MASK    0x00078000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_SHARED_SBUF_ID_SHIFT   15

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: SHARE_SBUF [14:14] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_SHARE_SBUF_MASK        0x00004000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_SHARE_SBUF_SHIFT       14

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: FLOWON_SFIFO_HALFFULL [13:13] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_FLOWON_SFIFO_HALFFULL_MASK 0x00002000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_FLOWON_SFIFO_HALFFULL_SHIFT 13

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: DMA_READ_DISABLE [12:12] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_DMA_READ_DISABLE_MASK  0x00001000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_DMA_READ_DISABLE_SHIFT 12

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: SAMPLE_REPEAT_ENABLE [11:11] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_SAMPLE_REPEAT_ENABLE_MASK 0x00000800
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_SAMPLE_REPEAT_ENABLE_SHIFT 11

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: NOT_PAUSE_WHEN_EMPTY [10:10] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_NOT_PAUSE_WHEN_EMPTY_MASK 0x00000400
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_NOT_PAUSE_WHEN_EMPTY_SHIFT 10

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: STC_OFFSET_SELECT [09:07] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_STC_OFFSET_SELECT_MASK 0x00000380
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_STC_OFFSET_SELECT_SHIFT 7

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: STCSYNC_ENABLE [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_STCSYNC_ENABLE_MASK    0x00000040
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_STCSYNC_ENABLE_SHIFT   6

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: SOURCEFIFO_SIZE_DOUBLE [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_SOURCEFIFO_SIZE_DOUBLE_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_SOURCEFIFO_SIZE_DOUBLE_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: LR_DATA_CTRL [04:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_LR_DATA_CTRL_MASK      0x00000018
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_LR_DATA_CTRL_SHIFT     3

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: SAMPLE_CH_MODE [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_SAMPLE_CH_MODE_MASK    0x00000004
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_SAMPLE_CH_MODE_SHIFT   2

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: BUFFER_PAIR_ENABLE [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_BUFFER_PAIR_ENABLE_MASK 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_BUFFER_PAIR_ENABLE_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CFG :: SOURCEFIFO_ENABLE [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_SOURCEFIFO_ENABLE_MASK 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CFG_SOURCEFIFO_ENABLE_SHIFT 0

/***************************************************************************
 *SOURCECH_6_CTRL - Source 6 Channel Operation Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_6_CTRL :: reserved0 [31:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CTRL_reserved0_MASK        0xfffffff8
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CTRL_reserved0_SHIFT       3

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CTRL :: START_SELECTION [02:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CTRL_START_SELECTION_MASK  0x00000006
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CTRL_START_SELECTION_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCECH_6_CTRL :: PLAY_RUN [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CTRL_PLAY_RUN_MASK         0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_6_CTRL_PLAY_RUN_SHIFT        0

/***************************************************************************
 *SOURCECH_7_CFG - Source 7 Channel Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: reserved0 [31:27] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_reserved0_MASK         0xf8000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_reserved0_SHIFT        27

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: INVERT_MSB [26:26] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_INVERT_MSB_MASK        0x04000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_INVERT_MSB_SHIFT       26

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: REVERSE_ENDIAN [25:25] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_REVERSE_ENDIAN_MASK    0x02000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_REVERSE_ENDIAN_SHIFT   25

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: BIT_RESOLUTION [24:20] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_BIT_RESOLUTION_MASK    0x01f00000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_BIT_RESOLUTION_SHIFT   20
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_BIT_RESOLUTION_Bitwidth32 0
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_BIT_RESOLUTION_Bitwidth16 16
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_BIT_RESOLUTION_Bitwidth8 8

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: reserved_for_eco1 [19:19] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_reserved_for_eco1_MASK 0x00080000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_reserved_for_eco1_SHIFT 19

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: SHARED_SBUF_ID [18:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_SHARED_SBUF_ID_MASK    0x00078000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_SHARED_SBUF_ID_SHIFT   15

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: SHARE_SBUF [14:14] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_SHARE_SBUF_MASK        0x00004000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_SHARE_SBUF_SHIFT       14

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: FLOWON_SFIFO_HALFFULL [13:13] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_FLOWON_SFIFO_HALFFULL_MASK 0x00002000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_FLOWON_SFIFO_HALFFULL_SHIFT 13

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: DMA_READ_DISABLE [12:12] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_DMA_READ_DISABLE_MASK  0x00001000
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_DMA_READ_DISABLE_SHIFT 12

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: SAMPLE_REPEAT_ENABLE [11:11] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_SAMPLE_REPEAT_ENABLE_MASK 0x00000800
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_SAMPLE_REPEAT_ENABLE_SHIFT 11

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: NOT_PAUSE_WHEN_EMPTY [10:10] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_NOT_PAUSE_WHEN_EMPTY_MASK 0x00000400
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_NOT_PAUSE_WHEN_EMPTY_SHIFT 10

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: STC_OFFSET_SELECT [09:07] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_STC_OFFSET_SELECT_MASK 0x00000380
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_STC_OFFSET_SELECT_SHIFT 7

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: STCSYNC_ENABLE [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_STCSYNC_ENABLE_MASK    0x00000040
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_STCSYNC_ENABLE_SHIFT   6

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: SOURCEFIFO_SIZE_DOUBLE [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_SOURCEFIFO_SIZE_DOUBLE_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_SOURCEFIFO_SIZE_DOUBLE_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: LR_DATA_CTRL [04:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_LR_DATA_CTRL_MASK      0x00000018
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_LR_DATA_CTRL_SHIFT     3

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: SAMPLE_CH_MODE [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_SAMPLE_CH_MODE_MASK    0x00000004
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_SAMPLE_CH_MODE_SHIFT   2

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: BUFFER_PAIR_ENABLE [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_BUFFER_PAIR_ENABLE_MASK 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_BUFFER_PAIR_ENABLE_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CFG :: SOURCEFIFO_ENABLE [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_SOURCEFIFO_ENABLE_MASK 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CFG_SOURCEFIFO_ENABLE_SHIFT 0

/***************************************************************************
 *SOURCECH_7_CTRL - Source 7 Channel Operation Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCECH_7_CTRL :: reserved0 [31:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CTRL_reserved0_MASK        0xfffffff8
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CTRL_reserved0_SHIFT       3

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CTRL :: START_SELECTION [02:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CTRL_START_SELECTION_MASK  0x00000006
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CTRL_START_SELECTION_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCECH_7_CTRL :: PLAY_RUN [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CTRL_PLAY_RUN_MASK         0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCECH_7_CTRL_PLAY_RUN_SHIFT        0

/***************************************************************************
 *DESTCH_0_CFG - Destination 0 Channel Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: reserved0 [31:25] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_reserved0_MASK           0xfe000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_reserved0_SHIFT          25

/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: I2S_BITS_PER_SAMPLE [24:20] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_BITS_PER_SAMPLE_MASK 0x01f00000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_BITS_PER_SAMPLE_SHIFT 20
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_BITS_PER_SAMPLE_Bitwidth32 0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_BITS_PER_SAMPLE_Bitwidth24 24
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_BITS_PER_SAMPLE_Bitwidth20 20
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_BITS_PER_SAMPLE_Bitwidth18 18
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_BITS_PER_SAMPLE_Bitwidth16 16

/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: I2S_DATA_JUSTIFICATION [19:19] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_DATA_JUSTIFICATION_MASK 0x00080000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_DATA_JUSTIFICATION_SHIFT 19
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_DATA_JUSTIFICATION_LSB 1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_DATA_JUSTIFICATION_MSB 0

/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: I2S_DATA_ALIGNMENT [18:18] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_DATA_ALIGNMENT_MASK  0x00040000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_DATA_ALIGNMENT_SHIFT 18
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_DATA_ALIGNMENT_Delayed 1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_DATA_ALIGNMENT_Aligned 0

/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: I2S_SCLK_POLARITY [17:17] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_SCLK_POLARITY_MASK   0x00020000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_SCLK_POLARITY_SHIFT  17
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_SCLK_POLARITY_Rising_aligned_with_sdata 1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_SCLK_POLARITY_Falling_aligned_with_sdata 0

/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: I2S_LRCK_POLARITY [16:16] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_LRCK_POLARITY_MASK   0x00010000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_LRCK_POLARITY_SHIFT  16
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_LRCK_POLARITY_High_for_left 1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_LRCK_POLARITY_Low_for_left 0

/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: REVERSE_ENDIAN [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_REVERSE_ENDIAN_MASK      0x00008000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_REVERSE_ENDIAN_SHIFT     15

/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: reserved_for_eco1 [14:14] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_reserved_for_eco1_MASK   0x00004000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_reserved_for_eco1_SHIFT  14

/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: I2S_MAI_SEL [13:13] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_MAI_SEL_MASK         0x00002000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_I2S_MAI_SEL_SHIFT        13

/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: INPUT_PORT_SEL [12:11] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_INPUT_PORT_SEL_MASK      0x00001800
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_INPUT_PORT_SEL_SHIFT     11

/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: NOT_PAUSE_WHEN_FULL [10:10] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_NOT_PAUSE_WHEN_FULL_MASK 0x00000400
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_NOT_PAUSE_WHEN_FULL_SHIFT 10

/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: SOURCE_FIFO_ID [09:06] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_SOURCE_FIFO_ID_MASK      0x000003c0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_SOURCE_FIFO_ID_SHIFT     6

/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: INPUT_FRM_SOURCEFIFO [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_INPUT_FRM_SOURCEFIFO_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_INPUT_FRM_SOURCEFIFO_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: CAPTURE_TO_SOURCEFIFO [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_CAPTURE_TO_SOURCEFIFO_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_CAPTURE_TO_SOURCEFIFO_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: PLAY_FROM_CAPTURE [03:03] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_PLAY_FROM_CAPTURE_MASK   0x00000008
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_PLAY_FROM_CAPTURE_SHIFT  3

/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: DESTFIFO_SIZE_DOUBLE [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_DESTFIFO_SIZE_DOUBLE_MASK 0x00000004
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_DESTFIFO_SIZE_DOUBLE_SHIFT 2

/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: BUFFER_PAIR_ENABLE [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_BUFFER_PAIR_ENABLE_MASK  0x00000002
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_BUFFER_PAIR_ENABLE_SHIFT 1

/* AUD_FMM_BF_CTRL :: DESTCH_0_CFG :: CAPTURE_ENABLE [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_CAPTURE_ENABLE_MASK      0x00000001
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CFG_CAPTURE_ENABLE_SHIFT     0

/***************************************************************************
 *DESTCH_0_CTRL - Destination 0 Channel Operation Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_0_CTRL :: reserved0 [31:01] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CTRL_reserved0_MASK          0xfffffffe
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CTRL_reserved0_SHIFT         1

/* AUD_FMM_BF_CTRL :: DESTCH_0_CTRL :: CAPTURE_RUN [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CTRL_CAPTURE_RUN_MASK        0x00000001
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_0_CTRL_CAPTURE_RUN_SHIFT       0

/***************************************************************************
 *DESTCH_1_CFG - Destination 1 Channel Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: reserved0 [31:25] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_reserved0_MASK           0xfe000000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_reserved0_SHIFT          25

/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: I2S_BITS_PER_SAMPLE [24:20] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_BITS_PER_SAMPLE_MASK 0x01f00000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_BITS_PER_SAMPLE_SHIFT 20
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_BITS_PER_SAMPLE_Bitwidth32 0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_BITS_PER_SAMPLE_Bitwidth24 24
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_BITS_PER_SAMPLE_Bitwidth20 20
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_BITS_PER_SAMPLE_Bitwidth18 18
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_BITS_PER_SAMPLE_Bitwidth16 16

/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: I2S_DATA_JUSTIFICATION [19:19] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_DATA_JUSTIFICATION_MASK 0x00080000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_DATA_JUSTIFICATION_SHIFT 19
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_DATA_JUSTIFICATION_LSB 1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_DATA_JUSTIFICATION_MSB 0

/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: I2S_DATA_ALIGNMENT [18:18] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_DATA_ALIGNMENT_MASK  0x00040000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_DATA_ALIGNMENT_SHIFT 18
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_DATA_ALIGNMENT_Delayed 1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_DATA_ALIGNMENT_Aligned 0

/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: I2S_SCLK_POLARITY [17:17] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_SCLK_POLARITY_MASK   0x00020000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_SCLK_POLARITY_SHIFT  17
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_SCLK_POLARITY_Rising_aligned_with_sdata 1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_SCLK_POLARITY_Falling_aligned_with_sdata 0

/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: I2S_LRCK_POLARITY [16:16] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_LRCK_POLARITY_MASK   0x00010000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_LRCK_POLARITY_SHIFT  16
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_LRCK_POLARITY_High_for_left 1
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_LRCK_POLARITY_Low_for_left 0

/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: REVERSE_ENDIAN [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_REVERSE_ENDIAN_MASK      0x00008000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_REVERSE_ENDIAN_SHIFT     15

/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: reserved_for_eco1 [14:14] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_reserved_for_eco1_MASK   0x00004000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_reserved_for_eco1_SHIFT  14

/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: I2S_MAI_SEL [13:13] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_MAI_SEL_MASK         0x00002000
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_I2S_MAI_SEL_SHIFT        13

/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: INPUT_PORT_SEL [12:11] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_INPUT_PORT_SEL_MASK      0x00001800
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_INPUT_PORT_SEL_SHIFT     11

/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: NOT_PAUSE_WHEN_FULL [10:10] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_NOT_PAUSE_WHEN_FULL_MASK 0x00000400
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_NOT_PAUSE_WHEN_FULL_SHIFT 10

/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: SOURCE_FIFO_ID [09:06] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_SOURCE_FIFO_ID_MASK      0x000003c0
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_SOURCE_FIFO_ID_SHIFT     6

/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: INPUT_FRM_SOURCEFIFO [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_INPUT_FRM_SOURCEFIFO_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_INPUT_FRM_SOURCEFIFO_SHIFT 5

/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: CAPTURE_TO_SOURCEFIFO [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_CAPTURE_TO_SOURCEFIFO_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_CAPTURE_TO_SOURCEFIFO_SHIFT 4

/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: PLAY_FROM_CAPTURE [03:03] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_PLAY_FROM_CAPTURE_MASK   0x00000008
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_PLAY_FROM_CAPTURE_SHIFT  3

/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: DESTFIFO_SIZE_DOUBLE [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_DESTFIFO_SIZE_DOUBLE_MASK 0x00000004
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_DESTFIFO_SIZE_DOUBLE_SHIFT 2

/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: BUFFER_PAIR_ENABLE [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_BUFFER_PAIR_ENABLE_MASK  0x00000002
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_BUFFER_PAIR_ENABLE_SHIFT 1

/* AUD_FMM_BF_CTRL :: DESTCH_1_CFG :: CAPTURE_ENABLE [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_CAPTURE_ENABLE_MASK      0x00000001
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CFG_CAPTURE_ENABLE_SHIFT     0

/***************************************************************************
 *DESTCH_1_CTRL - Destination 1 Channel Operation Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTCH_1_CTRL :: reserved0 [31:01] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CTRL_reserved0_MASK          0xfffffffe
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CTRL_reserved0_SHIFT         1

/* AUD_FMM_BF_CTRL :: DESTCH_1_CTRL :: CAPTURE_RUN [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CTRL_CAPTURE_RUN_MASK        0x00000001
#define BCHP_AUD_FMM_BF_CTRL_DESTCH_1_CTRL_CAPTURE_RUN_SHIFT       0

/***************************************************************************
 *STCSYNC_CTRL - Source Channel STC Synchronization Control
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: STCSYNC_CTRL :: reserved0 [31:12] */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_reserved0_MASK           0xfffff000
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_reserved0_SHIFT          12

/* AUD_FMM_BF_CTRL :: STCSYNC_CTRL :: STCSYNC_3_ENABLE [11:11] */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_STCSYNC_3_ENABLE_MASK    0x00000800
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_STCSYNC_3_ENABLE_SHIFT   11

/* AUD_FMM_BF_CTRL :: STCSYNC_CTRL :: STCSYNC_2_ENABLE [10:10] */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_STCSYNC_2_ENABLE_MASK    0x00000400
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_STCSYNC_2_ENABLE_SHIFT   10

/* AUD_FMM_BF_CTRL :: STCSYNC_CTRL :: STCSYNC_1_ENABLE [09:09] */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_STCSYNC_1_ENABLE_MASK    0x00000200
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_STCSYNC_1_ENABLE_SHIFT   9

/* AUD_FMM_BF_CTRL :: STCSYNC_CTRL :: STCSYNC_0_ENABLE [08:08] */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_STCSYNC_0_ENABLE_MASK    0x00000100
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_STCSYNC_0_ENABLE_SHIFT   8

/* AUD_FMM_BF_CTRL :: STCSYNC_CTRL :: STCSYNC_3_SEL [07:06] */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_STCSYNC_3_SEL_MASK       0x000000c0
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_STCSYNC_3_SEL_SHIFT      6

/* AUD_FMM_BF_CTRL :: STCSYNC_CTRL :: STCSYNC_2_SEL [05:04] */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_STCSYNC_2_SEL_MASK       0x00000030
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_STCSYNC_2_SEL_SHIFT      4

/* AUD_FMM_BF_CTRL :: STCSYNC_CTRL :: STCSYNC_1_SEL [03:02] */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_STCSYNC_1_SEL_MASK       0x0000000c
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_STCSYNC_1_SEL_SHIFT      2

/* AUD_FMM_BF_CTRL :: STCSYNC_CTRL :: STCSYNC_0_SEL [01:00] */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_STCSYNC_0_SEL_MASK       0x00000003
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_CTRL_STCSYNC_0_SEL_SHIFT      0

/***************************************************************************
 *STCSYNC_OFFSET_0 - Source Channel 0 STC Synchronization Offset
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: STCSYNC_OFFSET_0 :: STCSYNC_OFFSET [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSET_0_STCSYNC_OFFSET_MASK  0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSET_0_STCSYNC_OFFSET_SHIFT 0

/***************************************************************************
 *STCSYNC_OFFSET_1 - Source Channel 1 STC Synchronization Offset
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: STCSYNC_OFFSET_1 :: STCSYNC_OFFSET [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSET_1_STCSYNC_OFFSET_MASK  0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSET_1_STCSYNC_OFFSET_SHIFT 0

/***************************************************************************
 *STCSYNC_OFFSET_2 - Source Channel 2 STC Synchronization Offset
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: STCSYNC_OFFSET_2 :: STCSYNC_OFFSET [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSET_2_STCSYNC_OFFSET_MASK  0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSET_2_STCSYNC_OFFSET_SHIFT 0

/***************************************************************************
 *STCSYNC_OFFSET_3 - Source Channel 3 STC Synchronization Offset
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: STCSYNC_OFFSET_3 :: STCSYNC_OFFSET [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSET_3_STCSYNC_OFFSET_MASK  0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_STCSYNC_OFFSET_3_STCSYNC_OFFSET_SHIFT 0

/***************************************************************************
 *ADAPTRATE_0_CFG - Source Channel 0 Adaptive Rate Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_0_CFG :: reserved0 [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_reserved0_MASK        0x80000000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_reserved0_SHIFT       31

/* AUD_FMM_BF_CTRL :: ADAPTRATE_0_CFG :: ADAPT_SAMPLINGRATE [30:28] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPT_SAMPLINGRATE_MASK 0x70000000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPT_SAMPLINGRATE_SHIFT 28

/* AUD_FMM_BF_CTRL :: ADAPTRATE_0_CFG :: TRIWINDOW_WIDTH_SEL [27:24] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_TRIWINDOW_WIDTH_SEL_MASK 0x0f000000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_TRIWINDOW_WIDTH_SEL_SHIFT 24

/* AUD_FMM_BF_CTRL :: ADAPTRATE_0_CFG :: ADAPTIVE_RATE_ENABLE [23:23] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPTIVE_RATE_ENABLE_MASK 0x00800000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPTIVE_RATE_ENABLE_SHIFT 23

/* AUD_FMM_BF_CTRL :: ADAPTRATE_0_CFG :: ADAPTIVE_CAP_SEL [22:20] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPTIVE_CAP_SEL_MASK 0x00700000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPTIVE_CAP_SEL_SHIFT 20

/* AUD_FMM_BF_CTRL :: ADAPTRATE_0_CFG :: ADAPTIVE_SFIFO_SEL [19:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPTIVE_SFIFO_SEL_MASK 0x000f0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPTIVE_SFIFO_SEL_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_0_CFG :: ADAPTIVE_RATE_THRESHOLD [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPTIVE_RATE_THRESHOLD_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_0_CFG_ADAPTIVE_RATE_THRESHOLD_SHIFT 0

/***************************************************************************
 *ADAPTRATE_1_CFG - Source Channel 1 Adaptive Rate Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_1_CFG :: reserved0 [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_reserved0_MASK        0x80000000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_reserved0_SHIFT       31

/* AUD_FMM_BF_CTRL :: ADAPTRATE_1_CFG :: ADAPT_SAMPLINGRATE [30:28] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPT_SAMPLINGRATE_MASK 0x70000000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPT_SAMPLINGRATE_SHIFT 28

/* AUD_FMM_BF_CTRL :: ADAPTRATE_1_CFG :: TRIWINDOW_WIDTH_SEL [27:24] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_TRIWINDOW_WIDTH_SEL_MASK 0x0f000000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_TRIWINDOW_WIDTH_SEL_SHIFT 24

/* AUD_FMM_BF_CTRL :: ADAPTRATE_1_CFG :: ADAPTIVE_RATE_ENABLE [23:23] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPTIVE_RATE_ENABLE_MASK 0x00800000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPTIVE_RATE_ENABLE_SHIFT 23

/* AUD_FMM_BF_CTRL :: ADAPTRATE_1_CFG :: ADAPTIVE_CAP_SEL [22:20] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPTIVE_CAP_SEL_MASK 0x00700000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPTIVE_CAP_SEL_SHIFT 20

/* AUD_FMM_BF_CTRL :: ADAPTRATE_1_CFG :: ADAPTIVE_SFIFO_SEL [19:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPTIVE_SFIFO_SEL_MASK 0x000f0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPTIVE_SFIFO_SEL_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_1_CFG :: ADAPTIVE_RATE_THRESHOLD [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPTIVE_RATE_THRESHOLD_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_1_CFG_ADAPTIVE_RATE_THRESHOLD_SHIFT 0

/***************************************************************************
 *ADAPTRATE_2_CFG - Source Channel 2 Adaptive Rate Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_2_CFG :: reserved0 [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_reserved0_MASK        0x80000000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_reserved0_SHIFT       31

/* AUD_FMM_BF_CTRL :: ADAPTRATE_2_CFG :: ADAPT_SAMPLINGRATE [30:28] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPT_SAMPLINGRATE_MASK 0x70000000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPT_SAMPLINGRATE_SHIFT 28

/* AUD_FMM_BF_CTRL :: ADAPTRATE_2_CFG :: TRIWINDOW_WIDTH_SEL [27:24] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_TRIWINDOW_WIDTH_SEL_MASK 0x0f000000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_TRIWINDOW_WIDTH_SEL_SHIFT 24

/* AUD_FMM_BF_CTRL :: ADAPTRATE_2_CFG :: ADAPTIVE_RATE_ENABLE [23:23] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPTIVE_RATE_ENABLE_MASK 0x00800000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPTIVE_RATE_ENABLE_SHIFT 23

/* AUD_FMM_BF_CTRL :: ADAPTRATE_2_CFG :: ADAPTIVE_CAP_SEL [22:20] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPTIVE_CAP_SEL_MASK 0x00700000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPTIVE_CAP_SEL_SHIFT 20

/* AUD_FMM_BF_CTRL :: ADAPTRATE_2_CFG :: ADAPTIVE_SFIFO_SEL [19:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPTIVE_SFIFO_SEL_MASK 0x000f0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPTIVE_SFIFO_SEL_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_2_CFG :: ADAPTIVE_RATE_THRESHOLD [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPTIVE_RATE_THRESHOLD_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_2_CFG_ADAPTIVE_RATE_THRESHOLD_SHIFT 0

/***************************************************************************
 *ADAPTRATE_3_CFG - Source Channel 3 Adaptive Rate Configuration
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_3_CFG :: reserved0 [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_reserved0_MASK        0x80000000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_reserved0_SHIFT       31

/* AUD_FMM_BF_CTRL :: ADAPTRATE_3_CFG :: ADAPT_SAMPLINGRATE [30:28] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPT_SAMPLINGRATE_MASK 0x70000000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPT_SAMPLINGRATE_SHIFT 28

/* AUD_FMM_BF_CTRL :: ADAPTRATE_3_CFG :: TRIWINDOW_WIDTH_SEL [27:24] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_TRIWINDOW_WIDTH_SEL_MASK 0x0f000000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_TRIWINDOW_WIDTH_SEL_SHIFT 24

/* AUD_FMM_BF_CTRL :: ADAPTRATE_3_CFG :: ADAPTIVE_RATE_ENABLE [23:23] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPTIVE_RATE_ENABLE_MASK 0x00800000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPTIVE_RATE_ENABLE_SHIFT 23

/* AUD_FMM_BF_CTRL :: ADAPTRATE_3_CFG :: ADAPTIVE_CAP_SEL [22:20] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPTIVE_CAP_SEL_MASK 0x00700000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPTIVE_CAP_SEL_SHIFT 20

/* AUD_FMM_BF_CTRL :: ADAPTRATE_3_CFG :: ADAPTIVE_SFIFO_SEL [19:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPTIVE_SFIFO_SEL_MASK 0x000f0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPTIVE_SFIFO_SEL_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_3_CFG :: ADAPTIVE_RATE_THRESHOLD [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPTIVE_RATE_THRESHOLD_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_3_CFG_ADAPTIVE_RATE_THRESHOLD_SHIFT 0

/***************************************************************************
 *BUFFER_MAP_0 - Buffer Mapping 0
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: BUFFER_MAP_0 :: PLAYBACK_BUF_31 [31:28] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_0_PLAYBACK_BUF_31_MASK     0xf0000000
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_0_PLAYBACK_BUF_31_SHIFT    28

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_0 :: PLAYBACK_BUF_30 [27:24] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_0_PLAYBACK_BUF_30_MASK     0x0f000000
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_0_PLAYBACK_BUF_30_SHIFT    24

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_0 :: PLAYBACK_BUF_21 [23:20] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_0_PLAYBACK_BUF_21_MASK     0x00f00000
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_0_PLAYBACK_BUF_21_SHIFT    20

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_0 :: PLAYBACK_BUF_20 [19:16] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_0_PLAYBACK_BUF_20_MASK     0x000f0000
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_0_PLAYBACK_BUF_20_SHIFT    16

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_0 :: PLAYBACK_BUF_11 [15:12] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_0_PLAYBACK_BUF_11_MASK     0x0000f000
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_0_PLAYBACK_BUF_11_SHIFT    12

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_0 :: PLAYBACK_BUF_10 [11:08] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_0_PLAYBACK_BUF_10_MASK     0x00000f00
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_0_PLAYBACK_BUF_10_SHIFT    8

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_0 :: PLAYBACK_BUF_01 [07:04] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_0_PLAYBACK_BUF_01_MASK     0x000000f0
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_0_PLAYBACK_BUF_01_SHIFT    4

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_0 :: PLAYBACK_BUF_00 [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_0_PLAYBACK_BUF_00_MASK     0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_0_PLAYBACK_BUF_00_SHIFT    0

/***************************************************************************
 *BUFFER_MAP_1 - Buffer Mapping 1
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: BUFFER_MAP_1 :: CAPTURE_BUF_11 [31:28] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_1_CAPTURE_BUF_11_MASK      0xf0000000
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_1_CAPTURE_BUF_11_SHIFT     28

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_1 :: CAPTURE_BUF_10 [27:24] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_1_CAPTURE_BUF_10_MASK      0x0f000000
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_1_CAPTURE_BUF_10_SHIFT     24

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_1 :: CAPTURE_BUF_01 [23:20] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_1_CAPTURE_BUF_01_MASK      0x00f00000
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_1_CAPTURE_BUF_01_SHIFT     20

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_1 :: CAPTURE_BUF_00 [19:16] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_1_CAPTURE_BUF_00_MASK      0x000f0000
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_1_CAPTURE_BUF_00_SHIFT     16

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_1 :: PLAYBACK_BUF_51 [15:12] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_1_PLAYBACK_BUF_51_MASK     0x0000f000
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_1_PLAYBACK_BUF_51_SHIFT    12

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_1 :: PLAYBACK_BUF_50 [11:08] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_1_PLAYBACK_BUF_50_MASK     0x00000f00
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_1_PLAYBACK_BUF_50_SHIFT    8

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_1 :: PLAYBACK_BUF_41 [07:04] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_1_PLAYBACK_BUF_41_MASK     0x000000f0
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_1_PLAYBACK_BUF_41_SHIFT    4

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_1 :: PLAYBACK_BUF_40 [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_1_PLAYBACK_BUF_40_MASK     0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_1_PLAYBACK_BUF_40_SHIFT    0

/***************************************************************************
 *BUFFER_MAP_2 - Buffer Mapping 2
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: BUFFER_MAP_2 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_2_reserved0_MASK           0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_2_reserved0_SHIFT          16

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_2 :: PLAYBACK_BUF_71 [15:12] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_2_PLAYBACK_BUF_71_MASK     0x0000f000
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_2_PLAYBACK_BUF_71_SHIFT    12

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_2 :: PLAYBACK_BUF_70 [11:08] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_2_PLAYBACK_BUF_70_MASK     0x00000f00
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_2_PLAYBACK_BUF_70_SHIFT    8

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_2 :: PLAYBACK_BUF_61 [07:04] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_2_PLAYBACK_BUF_61_MASK     0x000000f0
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_2_PLAYBACK_BUF_61_SHIFT    4

/* AUD_FMM_BF_CTRL :: BUFFER_MAP_2 :: PLAYBACK_BUF_60 [03:00] */
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_2_PLAYBACK_BUF_60_MASK     0x0000000f
#define BCHP_AUD_FMM_BF_CTRL_BUFFER_MAP_2_PLAYBACK_BUF_60_SHIFT    0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_WRCNT_0 - Repeat or Drop Write Counter for adaptive rate control 0
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_0 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_0_reserved0_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_0_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_0 :: ADAPT_REPEATDROP_WRCNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_0_ADAPT_REPEATDROP_WRCNT_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_0_ADAPT_REPEATDROP_WRCNT_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_WRCNT_1 - Repeat or Drop Write Counter for adaptive rate control 1
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_1 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_1_reserved0_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_1_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_1 :: ADAPT_REPEATDROP_WRCNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_1_ADAPT_REPEATDROP_WRCNT_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_1_ADAPT_REPEATDROP_WRCNT_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_WRCNT_2 - Repeat or Drop Write Counter for adaptive rate control 2
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_2 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_2_reserved0_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_2_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_2 :: ADAPT_REPEATDROP_WRCNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_2_ADAPT_REPEATDROP_WRCNT_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_2_ADAPT_REPEATDROP_WRCNT_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_WRCNT_3 - Repeat or Drop Write Counter for adaptive rate control 3
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_3 :: reserved0 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_3_reserved0_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_3_reserved0_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_WRCNT_3 :: ADAPT_REPEATDROP_WRCNT [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_3_ADAPT_REPEATDROP_WRCNT_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_WRCNT_3_ADAPT_REPEATDROP_WRCNT_SHIFT 0

/***************************************************************************
 *SOURCEFIFO_0_RWADDR - Source FIFO 0 Read/Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCEFIFO_0_RWADDR :: FIFO_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_0_RWADDR_FIFO_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_0_RWADDR_FIFO_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_0_RWADDR :: FIFO_WRADDR [30:16] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_0_RWADDR_FIFO_WRADDR_MASK  0x7fff0000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_0_RWADDR_FIFO_WRADDR_SHIFT 16

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_0_RWADDR :: FIFO_RDADDR_WRAP [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_0_RWADDR_FIFO_RDADDR_WRAP_MASK 0x00008000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_0_RWADDR_FIFO_RDADDR_WRAP_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_0_RWADDR :: FIFO_RDADDR [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_0_RWADDR_FIFO_RDADDR_MASK  0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_0_RWADDR_FIFO_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCEFIFO_1_RWADDR - Source FIFO 1 Read/Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCEFIFO_1_RWADDR :: FIFO_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_1_RWADDR_FIFO_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_1_RWADDR_FIFO_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_1_RWADDR :: FIFO_WRADDR [30:16] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_1_RWADDR_FIFO_WRADDR_MASK  0x7fff0000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_1_RWADDR_FIFO_WRADDR_SHIFT 16

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_1_RWADDR :: FIFO_RDADDR_WRAP [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_1_RWADDR_FIFO_RDADDR_WRAP_MASK 0x00008000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_1_RWADDR_FIFO_RDADDR_WRAP_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_1_RWADDR :: FIFO_RDADDR [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_1_RWADDR_FIFO_RDADDR_MASK  0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_1_RWADDR_FIFO_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCEFIFO_2_RWADDR - Source FIFO 2 Read/Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCEFIFO_2_RWADDR :: FIFO_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_2_RWADDR_FIFO_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_2_RWADDR_FIFO_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_2_RWADDR :: FIFO_WRADDR [30:16] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_2_RWADDR_FIFO_WRADDR_MASK  0x7fff0000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_2_RWADDR_FIFO_WRADDR_SHIFT 16

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_2_RWADDR :: FIFO_RDADDR_WRAP [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_2_RWADDR_FIFO_RDADDR_WRAP_MASK 0x00008000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_2_RWADDR_FIFO_RDADDR_WRAP_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_2_RWADDR :: FIFO_RDADDR [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_2_RWADDR_FIFO_RDADDR_MASK  0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_2_RWADDR_FIFO_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCEFIFO_3_RWADDR - Source FIFO 3 Read/Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCEFIFO_3_RWADDR :: FIFO_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_3_RWADDR_FIFO_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_3_RWADDR_FIFO_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_3_RWADDR :: FIFO_WRADDR [30:16] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_3_RWADDR_FIFO_WRADDR_MASK  0x7fff0000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_3_RWADDR_FIFO_WRADDR_SHIFT 16

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_3_RWADDR :: FIFO_RDADDR_WRAP [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_3_RWADDR_FIFO_RDADDR_WRAP_MASK 0x00008000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_3_RWADDR_FIFO_RDADDR_WRAP_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_3_RWADDR :: FIFO_RDADDR [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_3_RWADDR_FIFO_RDADDR_MASK  0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_3_RWADDR_FIFO_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCEFIFO_4_RWADDR - Source FIFO 4 Read/Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCEFIFO_4_RWADDR :: FIFO_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_4_RWADDR_FIFO_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_4_RWADDR_FIFO_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_4_RWADDR :: FIFO_WRADDR [30:16] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_4_RWADDR_FIFO_WRADDR_MASK  0x7fff0000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_4_RWADDR_FIFO_WRADDR_SHIFT 16

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_4_RWADDR :: FIFO_RDADDR_WRAP [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_4_RWADDR_FIFO_RDADDR_WRAP_MASK 0x00008000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_4_RWADDR_FIFO_RDADDR_WRAP_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_4_RWADDR :: FIFO_RDADDR [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_4_RWADDR_FIFO_RDADDR_MASK  0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_4_RWADDR_FIFO_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCEFIFO_5_RWADDR - Source FIFO 5 Read/Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCEFIFO_5_RWADDR :: FIFO_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_5_RWADDR_FIFO_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_5_RWADDR_FIFO_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_5_RWADDR :: FIFO_WRADDR [30:16] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_5_RWADDR_FIFO_WRADDR_MASK  0x7fff0000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_5_RWADDR_FIFO_WRADDR_SHIFT 16

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_5_RWADDR :: FIFO_RDADDR_WRAP [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_5_RWADDR_FIFO_RDADDR_WRAP_MASK 0x00008000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_5_RWADDR_FIFO_RDADDR_WRAP_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_5_RWADDR :: FIFO_RDADDR [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_5_RWADDR_FIFO_RDADDR_MASK  0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_5_RWADDR_FIFO_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCEFIFO_6_RWADDR - Source FIFO 6 Read/Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCEFIFO_6_RWADDR :: FIFO_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_6_RWADDR_FIFO_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_6_RWADDR_FIFO_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_6_RWADDR :: FIFO_WRADDR [30:16] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_6_RWADDR_FIFO_WRADDR_MASK  0x7fff0000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_6_RWADDR_FIFO_WRADDR_SHIFT 16

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_6_RWADDR :: FIFO_RDADDR_WRAP [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_6_RWADDR_FIFO_RDADDR_WRAP_MASK 0x00008000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_6_RWADDR_FIFO_RDADDR_WRAP_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_6_RWADDR :: FIFO_RDADDR [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_6_RWADDR_FIFO_RDADDR_MASK  0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_6_RWADDR_FIFO_RDADDR_SHIFT 0

/***************************************************************************
 *SOURCEFIFO_7_RWADDR - Source FIFO 7 Read/Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCEFIFO_7_RWADDR :: FIFO_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_7_RWADDR_FIFO_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_7_RWADDR_FIFO_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_7_RWADDR :: FIFO_WRADDR [30:16] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_7_RWADDR_FIFO_WRADDR_MASK  0x7fff0000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_7_RWADDR_FIFO_WRADDR_SHIFT 16

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_7_RWADDR :: FIFO_RDADDR_WRAP [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_7_RWADDR_FIFO_RDADDR_WRAP_MASK 0x00008000
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_7_RWADDR_FIFO_RDADDR_WRAP_SHIFT 15

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_7_RWADDR :: FIFO_RDADDR [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_7_RWADDR_FIFO_RDADDR_MASK  0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_7_RWADDR_FIFO_RDADDR_SHIFT 0

/***************************************************************************
 *DESTFIFO_0_RWADDR - Destination FIFO 0 Read/Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTFIFO_0_RWADDR :: FIFO_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_0_RWADDR_FIFO_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_0_RWADDR_FIFO_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTFIFO_0_RWADDR :: FIFO_WRADDR [30:16] */
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_0_RWADDR_FIFO_WRADDR_MASK    0x7fff0000
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_0_RWADDR_FIFO_WRADDR_SHIFT   16

/* AUD_FMM_BF_CTRL :: DESTFIFO_0_RWADDR :: FIFO_RDADDR_WRAP [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_0_RWADDR_FIFO_RDADDR_WRAP_MASK 0x00008000
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_0_RWADDR_FIFO_RDADDR_WRAP_SHIFT 15

/* AUD_FMM_BF_CTRL :: DESTFIFO_0_RWADDR :: FIFO_RDADDR [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_0_RWADDR_FIFO_RDADDR_MASK    0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_0_RWADDR_FIFO_RDADDR_SHIFT   0

/***************************************************************************
 *DESTFIFO_1_RWADDR - Destination FIFO 1 Read/Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: DESTFIFO_1_RWADDR :: FIFO_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_1_RWADDR_FIFO_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_1_RWADDR_FIFO_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: DESTFIFO_1_RWADDR :: FIFO_WRADDR [30:16] */
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_1_RWADDR_FIFO_WRADDR_MASK    0x7fff0000
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_1_RWADDR_FIFO_WRADDR_SHIFT   16

/* AUD_FMM_BF_CTRL :: DESTFIFO_1_RWADDR :: FIFO_RDADDR_WRAP [15:15] */
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_1_RWADDR_FIFO_RDADDR_WRAP_MASK 0x00008000
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_1_RWADDR_FIFO_RDADDR_WRAP_SHIFT 15

/* AUD_FMM_BF_CTRL :: DESTFIFO_1_RWADDR :: FIFO_RDADDR [14:00] */
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_1_RWADDR_FIFO_RDADDR_MASK    0x00007fff
#define BCHP_AUD_FMM_BF_CTRL_DESTFIFO_1_RWADDR_FIFO_RDADDR_SHIFT   0

/***************************************************************************
 *RATECNT_SCH_0TO1 - Adaptive Rate Control Counter for Source Channels 0 and 1
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RATECNT_SCH_0TO1 :: RATECNT_SOURCH_1 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_0TO1_RATECNT_SOURCH_1_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_0TO1_RATECNT_SOURCH_1_SHIFT 16

/* AUD_FMM_BF_CTRL :: RATECNT_SCH_0TO1 :: RATECNT_SOURCH_0 [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_0TO1_RATECNT_SOURCH_0_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_0TO1_RATECNT_SOURCH_0_SHIFT 0

/***************************************************************************
 *RATECNT_SCH_2TO3 - Adaptive Rate Control Counter for Source Channels 2 and 3
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RATECNT_SCH_2TO3 :: RATECNT_SOURCH_3 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_2TO3_RATECNT_SOURCH_3_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_2TO3_RATECNT_SOURCH_3_SHIFT 16

/* AUD_FMM_BF_CTRL :: RATECNT_SCH_2TO3 :: RATECNT_SOURCH_2 [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_2TO3_RATECNT_SOURCH_2_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_RATECNT_SCH_2TO3_RATECNT_SOURCH_2_SHIFT 0

/***************************************************************************
 *FIFO_FLOWON_STAT - Source and Destination FIFO Flow-on Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: FIFO_FLOWON_STAT :: reserved0 [31:10] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_reserved0_MASK       0xfffffc00
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_reserved0_SHIFT      10

/* AUD_FMM_BF_CTRL :: FIFO_FLOWON_STAT :: DEST_FIFO_FLOWON [09:08] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_DEST_FIFO_FLOWON_MASK 0x00000300
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_DEST_FIFO_FLOWON_SHIFT 8

/* AUD_FMM_BF_CTRL :: FIFO_FLOWON_STAT :: SOURCE_FIFO_FLOWON [07:00] */
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_SOURCE_FIFO_FLOWON_MASK 0x000000ff
#define BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT_SOURCE_FIFO_FLOWON_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_RDCNT_01 - Repeat or Drop Read Counter for adaptive rate control 0 and 1
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_RDCNT_01 :: ADAPT_REPEATDROP_RDCNT_1 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_01_ADAPT_REPEATDROP_RDCNT_1_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_01_ADAPT_REPEATDROP_RDCNT_1_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_RDCNT_01 :: ADAPT_REPEATDROP_RDCNT_0 [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_01_ADAPT_REPEATDROP_RDCNT_0_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_01_ADAPT_REPEATDROP_RDCNT_0_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_RDCNT_23 - Repeat or Drop Read Counter for adaptive rate control 2 and 3
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_RDCNT_23 :: ADAPT_REPEATDROP_RDCNT_3 [31:16] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_23_ADAPT_REPEATDROP_RDCNT_3_MASK 0xffff0000
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_23_ADAPT_REPEATDROP_RDCNT_3_SHIFT 16

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_RDCNT_23 :: ADAPT_REPEATDROP_RDCNT_2 [15:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_23_ADAPT_REPEATDROP_RDCNT_2_MASK 0x0000ffff
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_RDCNT_23_ADAPT_REPEATDROP_RDCNT_2_SHIFT 0

/***************************************************************************
 *ADAPTRATE_REPEATDROP_CNT_ZERO_STAT - Repeat or Drop Read Counter (0-3) to zero
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: reserved0 [31:04] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_reserved0_MASK 0xfffffff0
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_reserved0_SHIFT 4

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_3_ZERO [03:03] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_3_ZERO_MASK 0x00000008
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_3_ZERO_SHIFT 3

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_2_ZERO [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_2_ZERO_MASK 0x00000004
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_2_ZERO_SHIFT 2

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_1_ZERO [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_1_ZERO_MASK 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_1_ZERO_SHIFT 1

/* AUD_FMM_BF_CTRL :: ADAPTRATE_REPEATDROP_CNT_ZERO_STAT :: REPEATDROP_CNT_0_ZERO [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_0_ZERO_MASK 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT_REPEATDROP_CNT_0_ZERO_SHIFT 0

/***************************************************************************
 *SOURCEFIFO_RD_REPEATORDROP_STAT - Source FIFO Read Repeat or Drop Read Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: SOURCEFIFO_RD_REPEATORDROP_STAT :: reserved0 [31:08] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_reserved0_MASK 0xffffff00
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_reserved0_SHIFT 8

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_RD_REPEATORDROP_STAT :: SOURCE_FIFO_7_RD_REPEATORDRO [07:07] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_7_RD_REPEATORDRO_MASK 0x00000080
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_7_RD_REPEATORDRO_SHIFT 7

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_RD_REPEATORDROP_STAT :: SOURCE_FIFO_6_RD_REPEATORDRO [06:06] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_6_RD_REPEATORDRO_MASK 0x00000040
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_6_RD_REPEATORDRO_SHIFT 6

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_RD_REPEATORDROP_STAT :: SOURCE_FIFO_5_RD_REPEATORDRO [05:05] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_5_RD_REPEATORDRO_MASK 0x00000020
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_5_RD_REPEATORDRO_SHIFT 5

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_RD_REPEATORDROP_STAT :: SOURCE_FIFO_4_RD_REPEATORDRO [04:04] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_4_RD_REPEATORDRO_MASK 0x00000010
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_4_RD_REPEATORDRO_SHIFT 4

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_RD_REPEATORDROP_STAT :: SOURCE_FIFO_3_RD_REPEATORDRO [03:03] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_3_RD_REPEATORDRO_MASK 0x00000008
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_3_RD_REPEATORDRO_SHIFT 3

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_RD_REPEATORDROP_STAT :: SOURCE_FIFO_2_RD_REPEATORDRO [02:02] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_2_RD_REPEATORDRO_MASK 0x00000004
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_2_RD_REPEATORDRO_SHIFT 2

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_RD_REPEATORDROP_STAT :: SOURCE_FIFO_1_RD_REPEATORDRO [01:01] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_1_RD_REPEATORDRO_MASK 0x00000002
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_1_RD_REPEATORDRO_SHIFT 1

/* AUD_FMM_BF_CTRL :: SOURCEFIFO_RD_REPEATORDROP_STAT :: SOURCE_FIFO_0_RD_REPEATORDRO [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_0_RD_REPEATORDRO_MASK 0x00000001
#define BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT_SOURCE_FIFO_0_RD_REPEATORDRO_SHIFT 0

/***************************************************************************
 *FREEFULL_MARK_TRIG_STATE - FreeFull Mark Interrupt Trigger State
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: FREEFULL_MARK_TRIG_STATE :: reserved0 [31:10] */
#define BCHP_AUD_FMM_BF_CTRL_FREEFULL_MARK_TRIG_STATE_reserved0_MASK 0xfffffc00
#define BCHP_AUD_FMM_BF_CTRL_FREEFULL_MARK_TRIG_STATE_reserved0_SHIFT 10

/* AUD_FMM_BF_CTRL :: FREEFULL_MARK_TRIG_STATE :: FULLMARK_ARMED [09:08] */
#define BCHP_AUD_FMM_BF_CTRL_FREEFULL_MARK_TRIG_STATE_FULLMARK_ARMED_MASK 0x00000300
#define BCHP_AUD_FMM_BF_CTRL_FREEFULL_MARK_TRIG_STATE_FULLMARK_ARMED_SHIFT 8

/* AUD_FMM_BF_CTRL :: FREEFULL_MARK_TRIG_STATE :: FREEMARK_ARMED [07:00] */
#define BCHP_AUD_FMM_BF_CTRL_FREEFULL_MARK_TRIG_STATE_FREEMARK_ARMED_MASK 0x000000ff
#define BCHP_AUD_FMM_BF_CTRL_FREEFULL_MARK_TRIG_STATE_FREEMARK_ARMED_SHIFT 0

/***************************************************************************
 *REARM_FREEFULL_MARK - Re-Arm FreeFull Mark Interrupt
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: REARM_FREEFULL_MARK :: reserved0 [31:10] */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREEFULL_MARK_reserved0_MASK    0xfffffc00
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREEFULL_MARK_reserved0_SHIFT   10

/* AUD_FMM_BF_CTRL :: REARM_FREEFULL_MARK :: REARM_FULLMARK [09:08] */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREEFULL_MARK_REARM_FULLMARK_MASK 0x00000300
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREEFULL_MARK_REARM_FULLMARK_SHIFT 8

/* AUD_FMM_BF_CTRL :: REARM_FREEFULL_MARK :: REARM_FREEMARK [07:00] */
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREEFULL_MARK_REARM_FREEMARK_MASK 0x000000ff
#define BCHP_AUD_FMM_BF_CTRL_REARM_FREEFULL_MARK_REARM_FREEMARK_SHIFT 0

/***************************************************************************
 *CLIENTPAIR_FLAGS - DMA Client Pair Error Flags
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: CLIENTPAIR_FLAGS :: reserved0 [31:10] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_FLAGS_reserved0_MASK       0xfffffc00
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_FLAGS_reserved0_SHIFT      10

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_FLAGS :: FLAGS [09:00] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_FLAGS_FLAGS_MASK           0x000003ff
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_FLAGS_FLAGS_SHIFT          0

/***************************************************************************
 *CLIENTPAIR_STATUS - DMA Client Pair Error Status
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: CLIENTPAIR_STATUS :: reserved0 [31:09] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_reserved0_MASK      0xfffffe00
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_reserved0_SHIFT     9

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_STATUS :: TRIG [08:08] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_TRIG_MASK           0x00000100
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_TRIG_SHIFT          8

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_STATUS :: reserved1 [07:05] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_reserved1_MASK      0x000000e0
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_reserved1_SHIFT     5

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_STATUS :: EID [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_EID_MASK            0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS_EID_SHIFT           0

/***************************************************************************
 *CLIENTPAIR_REARM - DMA Client Pair Re-Arm
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: CLIENTPAIR_REARM :: reserved0 [31:01] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_reserved0_MASK       0xfffffffe
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_reserved0_SHIFT      1

/* AUD_FMM_BF_CTRL :: CLIENTPAIR_REARM :: REARM [00:00] */
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_REARM_MASK           0x00000001
#define BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_REARM_REARM_SHIFT          0

/***************************************************************************
 *RINGBUF_0_RDADDR - Ring Buffer 0 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_0_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_0_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_0_WRADDR - Ring Buffer 0 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_0_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_0_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_0_BASEADDR - Ring Buffer 0 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_0_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_0_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_0_ENDADDR - Ring Buffer 0 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_0_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_0_FREEFULL_MARK - Ring Buffer 0 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_0_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_0_START_WRPOINT - Ring Buffer 0 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_0_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_0_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_1_RDADDR - Ring Buffer 1 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_1_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_1_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_1_WRADDR - Ring Buffer 1 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_1_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_1_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_1_BASEADDR - Ring Buffer 1 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_1_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_1_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_1_ENDADDR - Ring Buffer 1 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_1_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_1_FREEFULL_MARK - Ring Buffer 1 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_1_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_1_START_WRPOINT - Ring Buffer 1 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_1_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_1_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_2_RDADDR - Ring Buffer 2 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_2_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_2_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_2_WRADDR - Ring Buffer 2 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_2_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_2_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_2_BASEADDR - Ring Buffer 2 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_2_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_2_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_2_ENDADDR - Ring Buffer 2 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_2_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_2_FREEFULL_MARK - Ring Buffer 2 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_2_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_2_START_WRPOINT - Ring Buffer 2 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_2_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_2_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_3_RDADDR - Ring Buffer 3 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_3_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_3_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_3_WRADDR - Ring Buffer 3 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_3_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_3_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_3_BASEADDR - Ring Buffer 3 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_3_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_3_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_3_ENDADDR - Ring Buffer 3 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_3_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_3_FREEFULL_MARK - Ring Buffer 3 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_3_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_3_START_WRPOINT - Ring Buffer 3 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_3_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_3_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_4_RDADDR - Ring Buffer 4 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_4_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_4_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_4_WRADDR - Ring Buffer 4 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_4_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_4_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_4_BASEADDR - Ring Buffer 4 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_4_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_4_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_4_ENDADDR - Ring Buffer 4 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_4_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_4_FREEFULL_MARK - Ring Buffer 4 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_4_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_4_START_WRPOINT - Ring Buffer 4 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_4_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_4_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_5_RDADDR - Ring Buffer 5 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_5_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_5_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_5_WRADDR - Ring Buffer 5 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_5_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_5_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_5_BASEADDR - Ring Buffer 5 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_5_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_5_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_5_ENDADDR - Ring Buffer 5 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_5_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_5_FREEFULL_MARK - Ring Buffer 5 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_5_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_5_START_WRPOINT - Ring Buffer 5 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_5_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_5_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_6_RDADDR - Ring Buffer 6 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_6_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_6_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_6_WRADDR - Ring Buffer 6 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_6_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_6_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_6_BASEADDR - Ring Buffer 6 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_6_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_6_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_6_ENDADDR - Ring Buffer 6 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_6_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_6_FREEFULL_MARK - Ring Buffer 6 Water Mark for Number of Free or Full byte
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_6_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_6_START_WRPOINT - Ring Buffer 6 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_6_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_6_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_7_RDADDR - Ring Buffer 7 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_7_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_7_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_7_WRADDR - Ring Buffer 7 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_7_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_7_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_7_BASEADDR - Ring Buffer 7 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_7_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_7_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_7_ENDADDR - Ring Buffer 7 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_7_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_7_FREEFULL_MARK - Ring Buffer 7 Water Mark for Number of Free or Full byte
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_7_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_7_START_WRPOINT - Ring Buffer 7 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_7_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_7_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_8_RDADDR - Ring Buffer 8 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_8_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_8_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_8_WRADDR - Ring Buffer 8 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_8_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_8_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_8_BASEADDR - Ring Buffer 8 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_8_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_8_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_8_ENDADDR - Ring Buffer 8 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_8_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_8_FREEFULL_MARK - Ring Buffer 8 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_8_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_8_START_WRPOINT - Ring Buffer 8 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_8_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_8_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_9_RDADDR - Ring Buffer 9 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_9_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_9_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_RDADDR_RINGBUF_RDADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_9_WRADDR - Ring Buffer 9 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_9_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_9_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_WRADDR_RINGBUF_WRADDR_MASK  0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_9_BASEADDR - Ring Buffer 9 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_9_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_9_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_9_ENDADDR - Ring Buffer 9 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_9_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_9_FREEFULL_MARK - Ring Buffer 9 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_9_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_9_START_WRPOINT - Ring Buffer 9 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_9_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_9_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_10_RDADDR - Ring Buffer 10 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_10_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_10_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_10_WRADDR - Ring Buffer 10 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_10_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_10_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_10_BASEADDR - Ring Buffer 10 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_10_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_10_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_10_ENDADDR - Ring Buffer 10 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_10_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_10_FREEFULL_MARK - Ring Buffer 10 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_10_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_10_START_WRPOINT - Ring Buffer 10 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_10_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_10_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_11_RDADDR - Ring Buffer 11 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_11_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_11_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_11_WRADDR - Ring Buffer 11 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_11_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_11_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_11_BASEADDR - Ring Buffer 11 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_11_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_11_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_11_ENDADDR - Ring Buffer 11 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_11_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_11_FREEFULL_MARK - Ring Buffer 11 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_11_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_11_START_WRPOINT - Ring Buffer 11 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_11_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_11_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_12_RDADDR - Ring Buffer 12 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_12_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_12_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_12_WRADDR - Ring Buffer 12 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_12_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_12_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_12_BASEADDR - Ring Buffer 12 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_12_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_12_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_12_ENDADDR - Ring Buffer 12 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_12_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_12_FREEFULL_MARK - Ring Buffer 12 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_12_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_12_START_WRPOINT - Ring Buffer 12 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_12_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_12_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_13_RDADDR - Ring Buffer 13 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_13_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_13_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_13_WRADDR - Ring Buffer 13 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_13_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_13_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_13_BASEADDR - Ring Buffer 13 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_13_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_13_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_13_ENDADDR - Ring Buffer 13 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_13_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_13_FREEFULL_MARK - Ring Buffer 13 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_13_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_13_START_WRPOINT - Ring Buffer 13 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_13_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_13_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_14_RDADDR - Ring Buffer 14 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_14_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_14_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_14_WRADDR - Ring Buffer 14 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_14_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_14_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_14_BASEADDR - Ring Buffer 14 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_14_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_14_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_14_ENDADDR - Ring Buffer 14 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_14_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_14_FREEFULL_MARK - Ring Buffer 14 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_14_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_14_START_WRPOINT - Ring Buffer 14 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_14_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_14_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

/***************************************************************************
 *RINGBUF_15_RDADDR - Ring Buffer 15 Read Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_15_RDADDR :: RINGBUF_RDADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_RDADDR_RINGBUF_RDADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_RDADDR_RINGBUF_RDADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_15_RDADDR :: RINGBUF_RDADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_RDADDR_RINGBUF_RDADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_RDADDR_RINGBUF_RDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_15_WRADDR - Ring Buffer 15 Write Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_15_WRADDR :: RINGBUF_WRADDR_WRAP [31:31] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_WRADDR_RINGBUF_WRADDR_WRAP_MASK 0x80000000
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_WRADDR_RINGBUF_WRADDR_WRAP_SHIFT 31

/* AUD_FMM_BF_CTRL :: RINGBUF_15_WRADDR :: RINGBUF_WRADDR [30:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_WRADDR_RINGBUF_WRADDR_MASK 0x7fffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_WRADDR_RINGBUF_WRADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_15_BASEADDR - Ring Buffer 15 Base Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_15_BASEADDR :: RINGBUF_BASEADDR [31:05] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_BASEADDR_RINGBUF_BASEADDR_MASK 0xffffffe0
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_BASEADDR_RINGBUF_BASEADDR_SHIFT 5

/* AUD_FMM_BF_CTRL :: RINGBUF_15_BASEADDR :: reserved_for_eco0 [04:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_BASEADDR_reserved_for_eco0_MASK 0x0000001f
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_BASEADDR_reserved_for_eco0_SHIFT 0

/***************************************************************************
 *RINGBUF_15_ENDADDR - Ring Buffer 15 End Address
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_15_ENDADDR :: RINGBUF_ENDADDR [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_ENDADDR_RINGBUF_ENDADDR_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_ENDADDR_RINGBUF_ENDADDR_SHIFT 0

/***************************************************************************
 *RINGBUF_15_FREEFULL_MARK - Ring Buffer 15 Water Mark for Number of Free or Full Bytes
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_15_FREEFULL_MARK :: RINGBUF_FREEFULL_MARK [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_FREEFULL_MARK_RINGBUF_FREEFULL_MARK_SHIFT 0

/***************************************************************************
 *RINGBUF_15_START_WRPOINT - Ring Buffer 15 Write Point for Read Start
 ***************************************************************************/
/* AUD_FMM_BF_CTRL :: RINGBUF_15_START_WRPOINT :: RINGBUF_START_WRPOINT [31:00] */
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_START_WRPOINT_RINGBUF_START_WRPOINT_MASK 0xffffffff
#define BCHP_AUD_FMM_BF_CTRL_RINGBUF_15_START_WRPOINT_RINGBUF_START_WRPOINT_SHIFT 0

#endif /* #ifndef BCHP_AUD_FMM_BF_CTRL_H__ */

/* End of File */
