
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003683                       # Number of seconds simulated
sim_ticks                                  3682751763                       # Number of ticks simulated
final_tick                               533254096017                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58658                       # Simulator instruction rate (inst/s)
host_op_rate                                    74282                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 106680                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889156                       # Number of bytes of host memory used
host_seconds                                 34521.50                       # Real time elapsed on the host
sim_insts                                  2024966031                       # Number of instructions simulated
sim_ops                                    2564327832                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       406272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       427008                       # Number of bytes read from this memory
system.physmem.bytes_read::total               844032                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       141824                       # Number of bytes written to this memory
system.physmem.bytes_written::total            141824                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3174                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3336                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6594                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1108                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1108                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1494535                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    110317509                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1425021                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    115948081                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               229185146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1494535                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1425021                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2919556                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38510334                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38510334                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38510334                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1494535                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    110317509                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1425021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    115948081                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              267695480                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8831540                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085202                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533362                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206341                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1258820                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1194681                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299878                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8846                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3318804                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16782714                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085202                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1494559                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3594965                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038656                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        830823                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632440                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91792                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8573756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.401697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.310102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4978791     58.07%     58.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354539      4.14%     62.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336837      3.93%     66.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315618      3.68%     69.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261532      3.05%     72.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187376      2.19%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134634      1.57%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209749      2.45%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794680     20.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8573756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349339                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.900316                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3473842                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       796664                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435915                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42026                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825306                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496222                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3876                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19955198                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10405                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825306                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3655275                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         424754                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        89924                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289683                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288811                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19363718                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          108                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        157360                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81268                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           50                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26846705                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90203333                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90203333                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795126                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10051532                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3611                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1879                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           702873                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1898867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015465                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23776                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       423659                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18049112                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3489                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14605325                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23312                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5718304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17484707                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          234                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8573756                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.703492                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838672                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3091336     36.06%     36.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711258     19.96%     56.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1362085     15.89%     71.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815356      9.51%     81.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       832045      9.70%     91.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381146      4.45%     95.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243599      2.84%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67123      0.78%     99.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69808      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8573756                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63894     58.41%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20975     19.18%     77.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24518     22.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12012043     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200544      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543773     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847371      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14605325                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.653769                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109387                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007490                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37917104                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23771121                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14234481                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14714712                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45758                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666506                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          395                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          220                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233493                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825306                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         335743                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14379                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18052602                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84383                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1898867                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015465                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1866                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9765                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1434                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          220                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122184                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116373                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238557                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14364973                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465722                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240351                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299890                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019144                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834168                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.626554                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14244923                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14234481                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9202117                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24901052                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.611778                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369547                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239190                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5814317                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3255                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205487                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7748450                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.579566                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.109637                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3159707     40.78%     40.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048086     26.43%     67.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849394     10.96%     78.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431237      5.57%     83.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450057      5.81%     89.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226882      2.93%     92.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155607      2.01%     94.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89515      1.16%     95.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337965      4.36%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7748450                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239190                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014332                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232361                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757709                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009332                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337965                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25463836                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36932880                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4542                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 257784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.883154                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.883154                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.132305                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.132305                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64931382                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19477469                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18718822                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3250                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8831540                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3121824                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2533672                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212334                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1291237                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1222577                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          332016                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9154                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3264836                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17206642                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3121824                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1554593                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3629408                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1117727                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        647716                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1606354                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96881                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8442457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.511979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.322002                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4813049     57.01%     57.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          228309      2.70%     59.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          257980      3.06%     62.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          469813      5.56%     68.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          211523      2.51%     70.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          326273      3.86%     74.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178914      2.12%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          150143      1.78%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1806453     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8442457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353486                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.948317                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3445524                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       599851                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3463268                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35397                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        898414                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       529907                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3273                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20472227                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4816                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        898414                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3634057                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         151341                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       189154                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3305616                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       263868                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19668565                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4862                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        140681                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        76838                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1343                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27552526                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91620981                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91620981                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16942538                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10609988                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4149                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2502                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           678342                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1832853                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       937623                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13504                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       277929                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18480673                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14879031                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29282                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6239362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18684953                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          800                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8442457                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762405                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.923000                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2995841     35.49%     35.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1784580     21.14%     56.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1200786     14.22%     70.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       839646      9.95%     80.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       706961      8.37%     89.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       377024      4.47%     93.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       376483      4.46%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        87009      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74127      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8442457                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         107857     76.49%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14973     10.62%     87.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18180     12.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12402448     83.36%     83.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       210502      1.41%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1639      0.01%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1483049      9.97%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       781393      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14879031                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.684761                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             141011                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009477                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38370812                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24724333                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14447597                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15020042                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29162                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       715279                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          211                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237276                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        898414                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57639                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9434                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18484828                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64918                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1832853                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       937623                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2481                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          152                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125235                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121997                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       247232                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14596612                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1383131                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       282419                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2133097                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2066283                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            749966                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.652782                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14458873                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14447597                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9454965                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26531320                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.635909                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356370                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9930517                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12196555                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6288307                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3352                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       215096                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7544043                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.616713                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.159436                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3017076     39.99%     39.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2037639     27.01%     67.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       836288     11.09%     78.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       416593      5.52%     83.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       425025      5.63%     89.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       165689      2.20%     91.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181738      2.41%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94372      1.25%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       369623      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7544043                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9930517                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12196555                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1817921                       # Number of memory references committed
system.switch_cpus1.commit.loads              1117574                       # Number of loads committed
system.switch_cpus1.commit.membars               1666                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1753466                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10988132                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       248155                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       369623                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25659113                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37868972                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5428                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 389083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9930517                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12196555                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9930517                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.889333                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.889333                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.124438                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.124438                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65624106                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19973496                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18951585                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3346                       # number of misc regfile writes
system.l20.replacements                          3217                       # number of replacements
system.l20.tagsinuse                      2047.155159                       # Cycle average of tags in use
system.l20.total_refs                          311746                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5265                       # Sample count of references to valid blocks.
system.l20.avg_refs                         59.211016                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.427863                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    19.715022                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1112.966221                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           907.046053                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003627                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009626                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.543441                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.442894                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999587                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         7249                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7250                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1179                       # number of Writeback hits
system.l20.Writeback_hits::total                 1179                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         7297                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7298                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         7297                       # number of overall hits
system.l20.overall_hits::total                   7298                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3174                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3217                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3174                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3217                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3174                       # number of overall misses
system.l20.overall_misses::total                 3217                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6071067                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    308906571                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      314977638                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6071067                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    308906571                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       314977638                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6071067                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    308906571                       # number of overall miss cycles
system.l20.overall_miss_latency::total      314977638                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10423                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10467                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1179                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1179                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10471                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10515                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10471                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10515                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.304519                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.307347                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.303123                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.305944                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.303123                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.305944                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 141187.604651                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 97324.061437                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 97910.363071                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 141187.604651                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 97324.061437                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 97910.363071                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 141187.604651                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 97324.061437                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 97910.363071                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 595                       # number of writebacks
system.l20.writebacks::total                      595                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3174                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3217                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3174                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3217                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3174                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3217                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5752510                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    285332118                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    291084628                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5752510                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    285332118                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    291084628                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5752510                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    285332118                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    291084628                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.304519                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.307347                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.303123                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.305944                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.303123                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.305944                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 133779.302326                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89896.697543                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 90483.253963                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 133779.302326                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 89896.697543                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 90483.253963                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 133779.302326                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 89896.697543                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 90483.253963                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          3378                       # number of replacements
system.l21.tagsinuse                      2046.465280                       # Cycle average of tags in use
system.l21.total_refs                          130352                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5423                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.036880                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           11.074474                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    27.946115                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   920.425179                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1087.019512                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.005407                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.013646                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.449426                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.530771                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999251                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4129                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4133                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             969                       # number of Writeback hits
system.l21.Writeback_hits::total                  969                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           62                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   62                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4191                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4195                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4191                       # number of overall hits
system.l21.overall_hits::total                   4195                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3336                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 3377                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3336                       # number of demand (read+write) misses
system.l21.demand_misses::total                  3377                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3336                       # number of overall misses
system.l21.overall_misses::total                 3377                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5417845                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    304866974                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      310284819                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5417845                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    304866974                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       310284819                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5417845                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    304866974                       # number of overall miss cycles
system.l21.overall_miss_latency::total      310284819                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7465                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7510                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          969                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              969                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           62                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               62                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7527                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7572                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7527                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7572                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.446885                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.449667                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.443204                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.445985                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.443204                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.445985                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 132142.560976                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 91386.982614                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 91881.794196                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 132142.560976                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 91386.982614                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 91881.794196                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 132142.560976                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 91386.982614                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 91881.794196                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 513                       # number of writebacks
system.l21.writebacks::total                      513                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3336                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            3377                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3336                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             3377                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3336                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            3377                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5100803                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    278954917                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    284055720                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5100803                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    278954917                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    284055720                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5100803                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    278954917                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    284055720                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.446885                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.449667                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.443204                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.445985                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.443204                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.445985                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 124409.829268                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83619.579436                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 84114.811963                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 124409.829268                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 83619.579436                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 84114.811963                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 124409.829268                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 83619.579436                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 84114.811963                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               577.863124                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641063                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712206.945299                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.900821                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.962303                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063944                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862119                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926063                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632369                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632369                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632369                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632369                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632369                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632369                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           71                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           71                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           71                       # number of overall misses
system.cpu0.icache.overall_misses::total           71                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      9360760                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      9360760                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      9360760                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      9360760                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      9360760                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      9360760                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632440                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632440                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632440                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632440                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632440                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632440                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 131841.690141                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 131841.690141                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 131841.690141                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 131841.690141                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 131841.690141                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 131841.690141                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           27                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           27                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           27                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6258967                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6258967                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6258967                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6258967                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6258967                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6258967                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 142249.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 142249.250000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 142249.250000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 142249.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 142249.250000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 142249.250000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10471                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373919                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10727                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16255.609117                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.318609                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.681391                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899682                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100318                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129165                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129165                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778481                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778481                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1742                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1742                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1625                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1625                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907646                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907646                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907646                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907646                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37202                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37202                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          163                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37365                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37365                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37365                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37365                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1705252622                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1705252622                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5183604                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5183604                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1710436226                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1710436226                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1710436226                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1710436226                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166367                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166367                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778644                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1945011                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1945011                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1945011                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1945011                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031896                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031896                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000209                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019211                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019211                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019211                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019211                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45837.659857                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45837.659857                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31801.251534                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31801.251534                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45776.427834                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45776.427834                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45776.427834                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45776.427834                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1179                       # number of writebacks
system.cpu0.dcache.writebacks::total             1179                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26779                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26779                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26894                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26894                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26894                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26894                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10423                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10423                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10471                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10471                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10471                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10471                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    374009361                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    374009361                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       920633                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       920633                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    374929994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    374929994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    374929994                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    374929994                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008936                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008936                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005384                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005384                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005384                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005384                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 35883.081742                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35883.081742                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19179.854167                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19179.854167                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 35806.512654                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 35806.512654                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 35806.512654                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 35806.512654                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.799770                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006650546                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1947099.702128                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.799770                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065384                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821795                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1606300                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1606300                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1606300                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1606300                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1606300                       # number of overall hits
system.cpu1.icache.overall_hits::total        1606300                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7651981                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7651981                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7651981                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7651981                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7651981                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7651981                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1606354                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1606354                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1606354                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1606354                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1606354                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1606354                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 141703.351852                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 141703.351852                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 141703.351852                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 141703.351852                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 141703.351852                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 141703.351852                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5645212                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5645212                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5645212                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5645212                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5645212                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5645212                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 125449.155556                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 125449.155556                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 125449.155556                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 125449.155556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 125449.155556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 125449.155556                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7527                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165334225                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7783                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21242.994347                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.074319                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.925681                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887009                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112991                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1077921                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1077921                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       696702                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        696702                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2411                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2411                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1673                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1673                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1774623                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1774623                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1774623                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1774623                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14924                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14924                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          229                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          229                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15153                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15153                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15153                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15153                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    818117168                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    818117168                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9100572                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9100572                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    827217740                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    827217740                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    827217740                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    827217740                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1092845                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1092845                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       696931                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       696931                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1673                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1673                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1789776                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1789776                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1789776                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1789776                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013656                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013656                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000329                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000329                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008466                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008466                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008466                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008466                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 54818.893594                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54818.893594                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 39740.489083                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39740.489083                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 54591.020920                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 54591.020920                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 54591.020920                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 54591.020920                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          969                       # number of writebacks
system.cpu1.dcache.writebacks::total              969                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7459                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7459                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          167                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          167                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7626                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7626                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7626                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7626                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7465                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7465                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           62                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7527                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7527                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7527                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7527                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    342907190                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    342907190                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1654679                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1654679                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    344561869                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    344561869                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    344561869                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    344561869                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006831                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006831                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004206                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004206                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004206                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004206                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 45935.323510                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 45935.323510                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26688.370968                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26688.370968                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 45776.786103                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 45776.786103                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 45776.786103                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 45776.786103                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
