{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761735097779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761735097780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 29 18:51:37 2025 " "Processing started: Wed Oct 29 18:51:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761735097780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761735097780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SM_top -c SM_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off SM_top -c SM_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761735097780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761735097926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761735097926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/lab4/rtl/sm_top.v 2 2 " "Found 2 design units, including 2 entities, in source file /abc/lab4/rtl/sm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 SM_top " "Found entity 1: SM_top" {  } { { "../Rtl/SM_top.v" "" { Text "D:/abc/Lab4/Rtl/SM_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761735102527 ""} { "Info" "ISGN_ENTITY_NAME" "2 btn_debouncer " "Found entity 2: btn_debouncer" {  } { { "../Rtl/SM_top.v" "" { Text "D:/abc/Lab4/Rtl/SM_top.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761735102527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761735102527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/lab4/rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /abc/lab4/rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "../Rtl/vga_ctrl.v" "" { Text "D:/abc/Lab4/Rtl/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761735102528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761735102528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/lab4/rtl/vga_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /abc/lab4/rtl/vga_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pic " "Found entity 1: vga_pic" {  } { { "../Rtl/vga_pic.v" "" { Text "D:/abc/Lab4/Rtl/vga_pic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761735102529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761735102529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/lab4/rtl/vga_pic_color.v 1 1 " "Found 1 design units, including 1 entities, in source file /abc/lab4/rtl/vga_pic_color.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pic_color " "Found entity 1: vga_pic_color" {  } { { "../Rtl/vga_pic_color.v" "" { Text "D:/abc/Lab4/Rtl/vga_pic_color.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761735102530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761735102530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/lab4/rtl/vga_pic_end.v 1 1 " "Found 1 design units, including 1 entities, in source file /abc/lab4/rtl/vga_pic_end.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pic_end " "Found entity 1: vga_pic_end" {  } { { "../Rtl/vga_pic_end.v" "" { Text "D:/abc/Lab4/Rtl/vga_pic_end.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761735102531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761735102531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/lab4/rtl/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /abc/lab4/rtl/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../Rtl/pll.v" "" { Text "D:/abc/Lab4/Rtl/pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761735102532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761735102532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/lab4/developmentboard/verilog7.v 1 1 " "Found 1 design units, including 1 entities, in source file /abc/lab4/developmentboard/verilog7.v" { { "Info" "ISGN_ENTITY_NAME" "1 DevelopmentBoard " "Found entity 1: DevelopmentBoard" {  } { { "../DevelopmentBoard/Verilog7.v" "" { Text "D:/abc/Lab4/DevelopmentBoard/Verilog7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761735102533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761735102533 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rgb_valid vga_ctrl.v(47) " "Verilog HDL Implicit Net warning at vga_ctrl.v(47): created implicit net for \"rgb_valid\"" {  } { { "../Rtl/vga_ctrl.v" "" { Text "D:/abc/Lab4/Rtl/vga_ctrl.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761735102533 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pix_data_req vga_ctrl.v(52) " "Verilog HDL Implicit Net warning at vga_ctrl.v(52): created implicit net for \"pix_data_req\"" {  } { { "../Rtl/vga_ctrl.v" "" { Text "D:/abc/Lab4/Rtl/vga_ctrl.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761735102533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SM_top " "Elaborating entity \"SM_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761735102555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../Rtl/SM_top.v" "pll_inst" { Text "D:/abc/Lab4/Rtl/SM_top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761735102556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_debouncer btn_debouncer:u_db " "Elaborating entity \"btn_debouncer\" for hierarchy \"btn_debouncer:u_db\"" {  } { { "../Rtl/SM_top.v" "u_db" { Text "D:/abc/Lab4/Rtl/SM_top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761735102557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pic_color vga_pic_color:u_color " "Elaborating entity \"vga_pic_color\" for hierarchy \"vga_pic_color:u_color\"" {  } { { "../Rtl/SM_top.v" "u_color" { Text "D:/abc/Lab4/Rtl/SM_top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761735102557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pic vga_pic:u_must " "Elaborating entity \"vga_pic\" for hierarchy \"vga_pic:u_must\"" {  } { { "../Rtl/SM_top.v" "u_must" { Text "D:/abc/Lab4/Rtl/SM_top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761735102558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_pic.v(110) " "Verilog HDL assignment warning at vga_pic.v(110): truncated value with size 32 to match size of target (11)" {  } { { "../Rtl/vga_pic.v" "" { Text "D:/abc/Lab4/Rtl/vga_pic.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761735102559 "|SM_top|vga_pic:u_must"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp.waddr_a 0 vga_pic.v(87) " "Net \"bmp.waddr_a\" at vga_pic.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "../Rtl/vga_pic.v" "" { Text "D:/abc/Lab4/Rtl/vga_pic.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761735102559 "|SM_top|vga_pic:u_must"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp.data_a 0 vga_pic.v(87) " "Net \"bmp.data_a\" at vga_pic.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "../Rtl/vga_pic.v" "" { Text "D:/abc/Lab4/Rtl/vga_pic.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761735102559 "|SM_top|vga_pic:u_must"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp.we_a 0 vga_pic.v(87) " "Net \"bmp.we_a\" at vga_pic.v(87) has no driver or initial value, using a default initial value '0'" {  } { { "../Rtl/vga_pic.v" "" { Text "D:/abc/Lab4/Rtl/vga_pic.v" 87 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761735102559 "|SM_top|vga_pic:u_must"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pic_end vga_pic_end:u_end " "Elaborating entity \"vga_pic_end\" for hierarchy \"vga_pic_end:u_end\"" {  } { { "../Rtl/SM_top.v" "u_end" { Text "D:/abc/Lab4/Rtl/SM_top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761735102559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_pic_end.v(111) " "Verilog HDL assignment warning at vga_pic_end.v(111): truncated value with size 32 to match size of target (11)" {  } { { "../Rtl/vga_pic_end.v" "" { Text "D:/abc/Lab4/Rtl/vga_pic_end.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761735102560 "|SM_top|vga_pic_end:u_end"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp.waddr_a 0 vga_pic_end.v(88) " "Net \"bmp.waddr_a\" at vga_pic_end.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "../Rtl/vga_pic_end.v" "" { Text "D:/abc/Lab4/Rtl/vga_pic_end.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761735102560 "|SM_top|vga_pic_end:u_end"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp.data_a 0 vga_pic_end.v(88) " "Net \"bmp.data_a\" at vga_pic_end.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "../Rtl/vga_pic_end.v" "" { Text "D:/abc/Lab4/Rtl/vga_pic_end.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761735102560 "|SM_top|vga_pic_end:u_end"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp.we_a 0 vga_pic_end.v(88) " "Net \"bmp.we_a\" at vga_pic_end.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "../Rtl/vga_pic_end.v" "" { Text "D:/abc/Lab4/Rtl/vga_pic_end.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761735102560 "|SM_top|vga_pic_end:u_end"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:u_vga " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:u_vga\"" {  } { { "../Rtl/SM_top.v" "u_vga" { Text "D:/abc/Lab4/Rtl/SM_top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761735102560 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga_pic:u_must\|bmp " "RAM logic \"vga_pic:u_must\|bmp\" is uninferred due to asynchronous read logic" {  } { { "../Rtl/vga_pic.v" "bmp" { Text "D:/abc/Lab4/Rtl/vga_pic.v" 87 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761735102685 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga_pic_end:u_end\|bmp " "RAM logic \"vga_pic_end:u_end\|bmp\" is uninferred due to asynchronous read logic" {  } { { "../Rtl/vga_pic_end.v" "bmp" { Text "D:/abc/Lab4/Rtl/vga_pic_end.v" 88 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1761735102685 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1761735102685 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Rtl/SM_top.v" "" { Text "D:/abc/Lab4/Rtl/SM_top.v" 133 -1 0 } } { "../Rtl/SM_top.v" "" { Text "D:/abc/Lab4/Rtl/SM_top.v" 117 -1 0 } } { "../Rtl/SM_top.v" "" { Text "D:/abc/Lab4/Rtl/SM_top.v" 105 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1761735103206 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1761735103206 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761735103498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761735104848 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761735104848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "648 " "Implemented 648 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761735104878 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761735104878 ""} { "Info" "ICUT_CUT_TM_LCELLS" "627 " "Implemented 627 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761735104878 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761735104878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761735104886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 29 18:51:44 2025 " "Processing ended: Wed Oct 29 18:51:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761735104886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761735104886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761735104886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761735104886 ""}
