Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 14 20:28:53 2018
| Host         : C09-COMPUTE-A7 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              58 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+----------------+------------------+------------------+----------------+
|     Clock Signal    |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+----------------+------------------+------------------+----------------+
|  Q_i_2_n_0          |                |                  |                1 |              1 |
|  cas[2]_i_2_n_0     | seg[6]_i_2_n_0 | seg[6]_i_1_n_0   |                2 |              3 |
|  cas[2]_i_2_n_0     | seg[5]_i_2_n_0 | seg[5]_i_1_n_0   |                1 |              4 |
|  cas[2]_i_2_n_0     |                |                  |                4 |             11 |
|  ty[1]_i_2_n_0      |                |                  |                5 |             11 |
|  DUT1/inst/clk_out1 |                | p_0_in           |                3 |             13 |
|  DUT1/inst/clk_out1 |                | clear            |                6 |             22 |
|  DUT1/inst/clk_out1 |                | cnt1[0]_i_1_n_0  |                6 |             23 |
+---------------------+----------------+------------------+------------------+----------------+


