{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port vsync -pg 1 -y 610 -defaultsOSRD
preplace port baud_speed -pg 1 -y 480 -defaultsOSRD
preplace port o_uart_tx -pg 1 -y 400 -defaultsOSRD
preplace port parity_type -pg 1 -y 500 -defaultsOSRD
preplace port hsync -pg 1 -y 630 -defaultsOSRD
preplace port i_clk_sys -pg 1 -y 600 -defaultsOSRD
preplace port tx_send_vaild -pg 1 -y 780 -defaultsOSRD
preplace port i_uart_rx -pg 1 -y 110 -defaultsOSRD
preplace port rst -pg 1 -y 580 -defaultsOSRD
preplace port parity_type_status -pg 1 -y 750 -defaultsOSRD
preplace portBus vgaBlue -pg 1 -y 690 -defaultsOSRD
preplace portBus vgaRed -pg 1 -y 650 -defaultsOSRD
preplace portBus vgaGreen -pg 1 -y 670 -defaultsOSRD
preplace inst rgb2gray_0 -pg 1 -lvl 4 -y 160 -defaultsOSRD
preplace inst speed_select_0 -pg 1 -lvl 2 -y 750 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -y 720 -defaultsOSRD
preplace inst data_gen_0 -pg 1 -lvl 5 -y 240 -defaultsOSRD
preplace inst vga_ctrl_0 -pg 1 -lvl 6 -y 630 -defaultsOSRD
preplace inst uart_rx_0 -pg 1 -lvl 3 -y 110 -defaultsOSRD
preplace inst uart_tx_0 -pg 1 -lvl 6 -y 400 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y 590 -defaultsOSRD
preplace netloc rx_1 1 0 3 NJ 110 NJ 110 NJ
preplace netloc uart_rx_0_o_dout_r 1 3 2 1010 270 NJ
preplace netloc tx_send_vaild_1 1 0 2 NJ 780 NJ
preplace netloc vga_ctrl_0_vga_r 1 6 1 NJ
preplace netloc rgb2gray_0_oValid 1 4 1 1290
preplace netloc uart_rx_0_o_dout_g 1 3 2 1050 50 1310J
preplace netloc uart_tx_0_o_uart_tx 1 6 1 NJ
preplace netloc vga_ctrl_0_vga_g 1 6 1 NJ
preplace netloc baud_speed_1 1 0 2 NJ 480 340J
preplace netloc rst_1 1 0 1 20
preplace netloc util_vector_logic_0_Res 1 1 5 330 90 680 10 1040 20 1330 410 1660
preplace netloc vga_ctrl_0_h_addr 1 4 3 1360 90 NJ 90 1950
preplace netloc speed_select_0_parity_type_status 1 2 5 NJ 750 NJ 750 NJ 750 NJ 750 NJ
preplace netloc vga_ctrl_0_vsync 1 6 1 NJ
preplace netloc clk_wiz_0_clk_out1 1 1 5 NJ 560 NJ 560 NJ 560 1340 610 NJ
preplace netloc uart_rx_0_o_uart_data 1 4 1 1300
preplace netloc clk_wiz_0_clk_out2 1 1 5 360 210 700 210 1030 30 1350 80 1660
preplace netloc vga_ctrl_0_hsync 1 6 1 NJ
preplace netloc vga_ctrl_0_v_addr 1 4 3 1360 390 1650J 300 1940
preplace netloc speed_select_0_cycle_baud 1 2 4 680 400 NJ 400 NJ 400 N
preplace netloc clk_wiz_0_clk_out3 1 1 1 320
preplace netloc i_clk_sys_1 1 0 1 NJ
preplace netloc uart_rx_0_o_dout_b 1 3 2 1020 40 1320J
preplace netloc speed_select_0_o_tx_send_vaild 1 2 4 700J 420 NJ 420 NJ 420 N
preplace netloc vga_ctrl_0_vga_b 1 6 1 NJ
preplace netloc parity_type_1 1 0 6 NJ 500 350 500 690 440 NJ 440 NJ 440 N
preplace netloc uart_rx_0_dout_vld 1 3 1 N
preplace netloc data_gen_0_data_disp 1 5 1 1640
levelinfo -pg 1 0 170 520 860 1170 1500 1800 1970 -top 0 -bot 860
"
}
{
   "da_board_cnt":"1"
}
