
Day10_demo1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001100  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08001290  08001290  00002290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001304  08001304  00003054  2**0
                  CONTENTS
  4 .ARM          00000008  08001304  08001304  00002304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800130c  0800130c  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800130c  0800130c  0000230c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001310  08001310  00002310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  08001314  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          00000168  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001bc  200001bc  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   000015e8  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000656  00000000  00000000  00004666  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000138  00000000  00000000  00004cc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000d1  00000000  00000000  00004df8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000012b7  00000000  00000000  00004ec9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001b15  00000000  00000000  00006180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008be43  00000000  00000000  00007c95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00093ad8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000858  00000000  00000000  00093b1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  00094374  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000061  00000000  00000000  00094393  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001278 	.word	0x08001278

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	08001278 	.word	0x08001278

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 8000270:	b480      	push	{r7}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000278:	4b0e      	ldr	r3, [pc, #56]	@ (80002b4 <DelayMs+0x44>)
 800027a:	685b      	ldr	r3, [r3, #4]
 800027c:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800027e:	4b0e      	ldr	r3, [pc, #56]	@ (80002b8 <DelayMs+0x48>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	4a0e      	ldr	r2, [pc, #56]	@ (80002bc <DelayMs+0x4c>)
 8000284:	fba2 2303 	umull	r2, r3, r2, r3
 8000288:	099b      	lsrs	r3, r3, #6
 800028a:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	68ba      	ldr	r2, [r7, #8]
 8000290:	fb02 f303 	mul.w	r3, r2, r3
 8000294:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000296:	bf00      	nop
 8000298:	4b06      	ldr	r3, [pc, #24]	@ (80002b4 <DelayMs+0x44>)
 800029a:	685a      	ldr	r2, [r3, #4]
 800029c:	68fb      	ldr	r3, [r7, #12]
 800029e:	1ad2      	subs	r2, r2, r3
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d3f8      	bcc.n	8000298 <DelayMs+0x28>
}
 80002a6:	bf00      	nop
 80002a8:	bf00      	nop
 80002aa:	3714      	adds	r7, #20
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bc80      	pop	{r7}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e0001000 	.word	0xe0001000
 80002b8:	20000000 	.word	0x20000000
 80002bc:	10624dd3 	.word	0x10624dd3

080002c0 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b092      	sub	sp, #72	@ 0x48
 80002c4:	af02      	add	r7, sp, #8
	char str1[24], str2[20];
	RTC_Date d, dt = { .Date = 28, .Month = 2, .Year = 24};
 80002c6:	2300      	movs	r3, #0
 80002c8:	60fb      	str	r3, [r7, #12]
 80002ca:	2302      	movs	r3, #2
 80002cc:	733b      	strb	r3, [r7, #12]
 80002ce:	231c      	movs	r3, #28
 80002d0:	737b      	strb	r3, [r7, #13]
 80002d2:	2318      	movs	r3, #24
 80002d4:	73bb      	strb	r3, [r7, #14]
	RTC_Time t, tm = { .Hours = 23, .Minutes = 59, .Seconds = 50 };
 80002d6:	4a27      	ldr	r2, [pc, #156]	@ (8000374 <main+0xb4>)
 80002d8:	1d3b      	adds	r3, r7, #4
 80002da:	6812      	ldr	r2, [r2, #0]
 80002dc:	4611      	mov	r1, r2
 80002de:	8019      	strh	r1, [r3, #0]
 80002e0:	3302      	adds	r3, #2
 80002e2:	0c12      	lsrs	r2, r2, #16
 80002e4:	701a      	strb	r2, [r3, #0]

	SystemInit();
 80002e6:	f000 fa2f 	bl	8000748 <SystemInit>
	UartInit(BAUD_9600);
 80002ea:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 80002ee:	f000 fa61 	bl	80007b4 <UartInit>
	UartPuts("Assignment 01!\r\n");
 80002f2:	4821      	ldr	r0, [pc, #132]	@ (8000378 <main+0xb8>)
 80002f4:	f000 fae2 	bl	80008bc <UartPuts>

	DelayMs(2000);
 80002f8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80002fc:	f7ff ffb8 	bl	8000270 <DelayMs>

	RTC_Init(&dt, &tm);
 8000300:	1d3a      	adds	r2, r7, #4
 8000302:	f107 030c 	add.w	r3, r7, #12
 8000306:	4611      	mov	r1, r2
 8000308:	4618      	mov	r0, r3
 800030a:	f000 f895 	bl	8000438 <RTC_Init>
	while(1) {
		RTC_GetTime(&t);
 800030e:	f107 0308 	add.w	r3, r7, #8
 8000312:	4618      	mov	r0, r3
 8000314:	f000 f9a8 	bl	8000668 <RTC_GetTime>
		RTC_GetDate(&d);
 8000318:	f107 0310 	add.w	r3, r7, #16
 800031c:	4618      	mov	r0, r3
 800031e:	f000 f95d 	bl	80005dc <RTC_GetDate>
		sprintf(str1, "%02d-%02d-%02d \r\n", d.Date, d.Month, d.Year);
 8000322:	7c7b      	ldrb	r3, [r7, #17]
 8000324:	461a      	mov	r2, r3
 8000326:	7c3b      	ldrb	r3, [r7, #16]
 8000328:	4619      	mov	r1, r3
 800032a:	7cbb      	ldrb	r3, [r7, #18]
 800032c:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	460b      	mov	r3, r1
 8000334:	4911      	ldr	r1, [pc, #68]	@ (800037c <main+0xbc>)
 8000336:	f000 fb07 	bl	8000948 <siprintf>
		UartPuts(str1);
 800033a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800033e:	4618      	mov	r0, r3
 8000340:	f000 fabc 	bl	80008bc <UartPuts>
		sprintf(str2, "%02d:%02d:%02d\r\n", t.Hours, t.Minutes, t.Seconds);
 8000344:	7a3b      	ldrb	r3, [r7, #8]
 8000346:	461a      	mov	r2, r3
 8000348:	7a7b      	ldrb	r3, [r7, #9]
 800034a:	4619      	mov	r1, r3
 800034c:	7abb      	ldrb	r3, [r7, #10]
 800034e:	f107 0014 	add.w	r0, r7, #20
 8000352:	9300      	str	r3, [sp, #0]
 8000354:	460b      	mov	r3, r1
 8000356:	490a      	ldr	r1, [pc, #40]	@ (8000380 <main+0xc0>)
 8000358:	f000 faf6 	bl	8000948 <siprintf>
		UartPuts(str2);
 800035c:	f107 0314 	add.w	r3, r7, #20
 8000360:	4618      	mov	r0, r3
 8000362:	f000 faab 	bl	80008bc <UartPuts>
        DelayMs(1000);
 8000366:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800036a:	f7ff ff81 	bl	8000270 <DelayMs>
		RTC_GetTime(&t);
 800036e:	bf00      	nop
 8000370:	e7cd      	b.n	800030e <main+0x4e>
 8000372:	bf00      	nop
 8000374:	080012cc 	.word	0x080012cc
 8000378:	08001290 	.word	0x08001290
 800037c:	080012a4 	.word	0x080012a4
 8000380:	080012b8 	.word	0x080012b8

08000384 <Bin2Bcd>:
 *      Author: Nilesh
 */

#include "rtc.h"

uint16_t Bin2Bcd(uint16_t val) {
 8000384:	b480      	push	{r7}
 8000386:	b085      	sub	sp, #20
 8000388:	af00      	add	r7, sp, #0
 800038a:	4603      	mov	r3, r0
 800038c:	80fb      	strh	r3, [r7, #6]
	uint16_t unit = val % 10;
 800038e:	88fa      	ldrh	r2, [r7, #6]
 8000390:	4b16      	ldr	r3, [pc, #88]	@ (80003ec <Bin2Bcd+0x68>)
 8000392:	fba3 1302 	umull	r1, r3, r3, r2
 8000396:	08d9      	lsrs	r1, r3, #3
 8000398:	460b      	mov	r3, r1
 800039a:	009b      	lsls	r3, r3, #2
 800039c:	440b      	add	r3, r1
 800039e:	005b      	lsls	r3, r3, #1
 80003a0:	1ad3      	subs	r3, r2, r3
 80003a2:	81fb      	strh	r3, [r7, #14]
	uint16_t tens = (val / 10) % 10;
 80003a4:	88fb      	ldrh	r3, [r7, #6]
 80003a6:	4a11      	ldr	r2, [pc, #68]	@ (80003ec <Bin2Bcd+0x68>)
 80003a8:	fba2 2303 	umull	r2, r3, r2, r3
 80003ac:	08db      	lsrs	r3, r3, #3
 80003ae:	b29a      	uxth	r2, r3
 80003b0:	4b0e      	ldr	r3, [pc, #56]	@ (80003ec <Bin2Bcd+0x68>)
 80003b2:	fba3 1302 	umull	r1, r3, r3, r2
 80003b6:	08d9      	lsrs	r1, r3, #3
 80003b8:	460b      	mov	r3, r1
 80003ba:	009b      	lsls	r3, r3, #2
 80003bc:	440b      	add	r3, r1
 80003be:	005b      	lsls	r3, r3, #1
 80003c0:	1ad3      	subs	r3, r2, r3
 80003c2:	81bb      	strh	r3, [r7, #12]
//	uint16_t hundreds = (val / 100) % 10;
//	uint16_t thousands = (val / 1000) % 10;
	uint16_t res = 0;
 80003c4:	2300      	movs	r3, #0
 80003c6:	817b      	strh	r3, [r7, #10]
	res |= unit;
 80003c8:	897a      	ldrh	r2, [r7, #10]
 80003ca:	89fb      	ldrh	r3, [r7, #14]
 80003cc:	4313      	orrs	r3, r2
 80003ce:	817b      	strh	r3, [r7, #10]
	res |= tens << 4;
 80003d0:	89bb      	ldrh	r3, [r7, #12]
 80003d2:	011b      	lsls	r3, r3, #4
 80003d4:	b21a      	sxth	r2, r3
 80003d6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80003da:	4313      	orrs	r3, r2
 80003dc:	b21b      	sxth	r3, r3
 80003de:	817b      	strh	r3, [r7, #10]
//	res |= hundreds << 8;
//	res |= thousands << 12;
	return res;
 80003e0:	897b      	ldrh	r3, [r7, #10]
}
 80003e2:	4618      	mov	r0, r3
 80003e4:	3714      	adds	r7, #20
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bc80      	pop	{r7}
 80003ea:	4770      	bx	lr
 80003ec:	cccccccd 	.word	0xcccccccd

080003f0 <Bcd2Bin>:

uint16_t Bcd2Bin(uint16_t val) {
 80003f0:	b480      	push	{r7}
 80003f2:	b085      	sub	sp, #20
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	4603      	mov	r3, r0
 80003f8:	80fb      	strh	r3, [r7, #6]
	uint16_t unit = (val & 0x0F);
 80003fa:	88fb      	ldrh	r3, [r7, #6]
 80003fc:	f003 030f 	and.w	r3, r3, #15
 8000400:	81fb      	strh	r3, [r7, #14]
	uint16_t tens = ((val >> 4) & 0x0F) * 10;
 8000402:	88fb      	ldrh	r3, [r7, #6]
 8000404:	091b      	lsrs	r3, r3, #4
 8000406:	b29b      	uxth	r3, r3
 8000408:	f003 030f 	and.w	r3, r3, #15
 800040c:	b29b      	uxth	r3, r3
 800040e:	461a      	mov	r2, r3
 8000410:	0092      	lsls	r2, r2, #2
 8000412:	4413      	add	r3, r2
 8000414:	005b      	lsls	r3, r3, #1
 8000416:	81bb      	strh	r3, [r7, #12]
//	uint16_t hundreds = ((val >> 8) & 0x0F) * 100;
//	uint16_t thousands = ((val >> 12) & 0x0F) * 1000;
	uint16_t res = 0;
 8000418:	2300      	movs	r3, #0
 800041a:	817b      	strh	r3, [r7, #10]
	res += unit;
 800041c:	897a      	ldrh	r2, [r7, #10]
 800041e:	89fb      	ldrh	r3, [r7, #14]
 8000420:	4413      	add	r3, r2
 8000422:	817b      	strh	r3, [r7, #10]
	res += tens;
 8000424:	897a      	ldrh	r2, [r7, #10]
 8000426:	89bb      	ldrh	r3, [r7, #12]
 8000428:	4413      	add	r3, r2
 800042a:	817b      	strh	r3, [r7, #10]
//	res += hundreds;
//	res += thousands;
	return res;
 800042c:	897b      	ldrh	r3, [r7, #10]
}
 800042e:	4618      	mov	r0, r3
 8000430:	3714      	adds	r7, #20
 8000432:	46bd      	mov	sp, r7
 8000434:	bc80      	pop	{r7}
 8000436:	4770      	bx	lr

08000438 <RTC_Init>:


void RTC_Init(RTC_Date *dt, RTC_Time *tm) {
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
 8000440:	6039      	str	r1, [r7, #0]
	// Initialize RTC
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;		//enable peripheral clock power
 8000442:	4b28      	ldr	r3, [pc, #160]	@ (80004e4 <RTC_Init+0xac>)
 8000444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000446:	4a27      	ldr	r2, [pc, #156]	@ (80004e4 <RTC_Init+0xac>)
 8000448:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800044c:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR->CR |= PWR_CR_DBP;			//enable access to the RTC registers (stm32 manual 5.4)
 800044e:	4b26      	ldr	r3, [pc, #152]	@ (80004e8 <RTC_Init+0xb0>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	4a25      	ldr	r2, [pc, #148]	@ (80004e8 <RTC_Init+0xb0>)
 8000454:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000458:	6013      	str	r3, [r2, #0]

	RCC->CSR |= RCC_CSR_LSION;				//enable LSI (stm32 manual 7.3.21)
 800045a:	4b22      	ldr	r3, [pc, #136]	@ (80004e4 <RTC_Init+0xac>)
 800045c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800045e:	4a21      	ldr	r2, [pc, #132]	@ (80004e4 <RTC_Init+0xac>)
 8000460:	f043 0301 	orr.w	r3, r3, #1
 8000464:	6753      	str	r3, [r2, #116]	@ 0x74
	while(!(RCC->CSR & RCC_CSR_LSIRDY));	//wait for LSI ready flag
 8000466:	bf00      	nop
 8000468:	4b1e      	ldr	r3, [pc, #120]	@ (80004e4 <RTC_Init+0xac>)
 800046a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800046c:	f003 0302 	and.w	r3, r3, #2
 8000470:	2b00      	cmp	r3, #0
 8000472:	d0f9      	beq.n	8000468 <RTC_Init+0x30>

	RCC->BDCR |= RCC_BDCR_RTCEN | RCC_BDCR_RTCSEL_1;    // select LSI (32 KHz) and enable RTC (stm32 manual 7.3.21)
 8000474:	4b1b      	ldr	r3, [pc, #108]	@ (80004e4 <RTC_Init+0xac>)
 8000476:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000478:	4a1a      	ldr	r2, [pc, #104]	@ (80004e4 <RTC_Init+0xac>)
 800047a:	f443 4302 	orr.w	r3, r3, #33280	@ 0x8200
 800047e:	6713      	str	r3, [r2, #112]	@ 0x70

	RTC->WPR = 0xCA;			// enter key to unlock write protection
 8000480:	4b1a      	ldr	r3, [pc, #104]	@ (80004ec <RTC_Init+0xb4>)
 8000482:	22ca      	movs	r2, #202	@ 0xca
 8000484:	625a      	str	r2, [r3, #36]	@ 0x24
	RTC->WPR = 0x53;			// key sequence must be 0xCA and then 0x53 (stm32 manual 26.3.5)
 8000486:	4b19      	ldr	r3, [pc, #100]	@ (80004ec <RTC_Init+0xb4>)
 8000488:	2253      	movs	r2, #83	@ 0x53
 800048a:	625a      	str	r2, [r3, #36]	@ 0x24

	RTC->ISR |= RTC_ISR_INIT;	// enable rtc setup (i.e. register init)
 800048c:	4b17      	ldr	r3, [pc, #92]	@ (80004ec <RTC_Init+0xb4>)
 800048e:	68db      	ldr	r3, [r3, #12]
 8000490:	4a16      	ldr	r2, [pc, #88]	@ (80004ec <RTC_Init+0xb4>)
 8000492:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000496:	60d3      	str	r3, [r2, #12]
	while(!(RTC->ISR & RTC_ISR_INITF));	// wait until register update is allowed
 8000498:	bf00      	nop
 800049a:	4b14      	ldr	r3, [pc, #80]	@ (80004ec <RTC_Init+0xb4>)
 800049c:	68db      	ldr	r3, [r3, #12]
 800049e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d0f9      	beq.n	800049a <RTC_Init+0x62>
	//	rtc_cntrclk = rtcclk / (async div + 1) * (sync div + 1)
	//		rtc_cntrclk should be 1 Hz (for accurate timing)
	//		high async div (7-bit) => low power | sync div (15-bit)
	//		for LSI = 32KHz = 32000 Hz and rtc_cntrclk = 1 Hz,
	//			if async div = 128, then sync div = 250
	RTC->PRER = ((128-1) << RTC_PRER_PREDIV_A_Pos) | ((250-1) << RTC_PRER_PREDIV_S_Pos);
 80004a6:	4b11      	ldr	r3, [pc, #68]	@ (80004ec <RTC_Init+0xb4>)
 80004a8:	4a11      	ldr	r2, [pc, #68]	@ (80004f0 <RTC_Init+0xb8>)
 80004aa:	611a      	str	r2, [r3, #16]

	RTC_SetDate(dt);
 80004ac:	6878      	ldr	r0, [r7, #4]
 80004ae:	f000 f821 	bl	80004f4 <RTC_SetDate>
	RTC_SetTime(tm);
 80004b2:	6838      	ldr	r0, [r7, #0]
 80004b4:	f000 f85c 	bl	8000570 <RTC_SetTime>

	RTC->CR |= RTC_CR_BYPSHAD;		// rtc date/time should be read from calendar registers (not shadow registers)
 80004b8:	4b0c      	ldr	r3, [pc, #48]	@ (80004ec <RTC_Init+0xb4>)
 80004ba:	689b      	ldr	r3, [r3, #8]
 80004bc:	4a0b      	ldr	r2, [pc, #44]	@ (80004ec <RTC_Init+0xb4>)
 80004be:	f043 0320 	orr.w	r3, r3, #32
 80004c2:	6093      	str	r3, [r2, #8]
	RTC->ISR &= ~RTC_ISR_INIT;		// rtc is free running now (not in initialization mode)
 80004c4:	4b09      	ldr	r3, [pc, #36]	@ (80004ec <RTC_Init+0xb4>)
 80004c6:	68db      	ldr	r3, [r3, #12]
 80004c8:	4a08      	ldr	r2, [pc, #32]	@ (80004ec <RTC_Init+0xb4>)
 80004ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80004ce:	60d3      	str	r3, [r2, #12]
	PWR->CR &= ~PWR_CR_DBP;			// disable access to RTC registers (write protection)
 80004d0:	4b05      	ldr	r3, [pc, #20]	@ (80004e8 <RTC_Init+0xb0>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a04      	ldr	r2, [pc, #16]	@ (80004e8 <RTC_Init+0xb0>)
 80004d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80004da:	6013      	str	r3, [r2, #0]
}
 80004dc:	bf00      	nop
 80004de:	3708      	adds	r7, #8
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}
 80004e4:	40023800 	.word	0x40023800
 80004e8:	40007000 	.word	0x40007000
 80004ec:	40002800 	.word	0x40002800
 80004f0:	007f00f9 	.word	0x007f00f9

080004f4 <RTC_SetDate>:

void RTC_SetDate(RTC_Date *dt) {
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
	uint8_t date = Bin2Bcd(dt->Date);
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	785b      	ldrb	r3, [r3, #1]
 8000500:	4618      	mov	r0, r3
 8000502:	f7ff ff3f 	bl	8000384 <Bin2Bcd>
 8000506:	4603      	mov	r3, r0
 8000508:	73fb      	strb	r3, [r7, #15]
	uint8_t month = Bin2Bcd(dt->Month);
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	781b      	ldrb	r3, [r3, #0]
 800050e:	4618      	mov	r0, r3
 8000510:	f7ff ff38 	bl	8000384 <Bin2Bcd>
 8000514:	4603      	mov	r3, r0
 8000516:	73bb      	strb	r3, [r7, #14]
	uint8_t year = Bin2Bcd(dt->Year);
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	789b      	ldrb	r3, [r3, #2]
 800051c:	4618      	mov	r0, r3
 800051e:	f7ff ff31 	bl	8000384 <Bin2Bcd>
 8000522:	4603      	mov	r3, r0
 8000524:	737b      	strb	r3, [r7, #13]
	uint8_t weekday = Bin2Bcd(dt->WeekDay);
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	78db      	ldrb	r3, [r3, #3]
 800052a:	4618      	mov	r0, r3
 800052c:	f7ff ff2a 	bl	8000384 <Bin2Bcd>
 8000530:	4603      	mov	r3, r0
 8000532:	733b      	strb	r3, [r7, #12]
	uint32_t dr = 0;
 8000534:	2300      	movs	r3, #0
 8000536:	60bb      	str	r3, [r7, #8]
	dr |= year << RTC_DR_YU_Pos;
 8000538:	7b7b      	ldrb	r3, [r7, #13]
 800053a:	041b      	lsls	r3, r3, #16
 800053c:	68ba      	ldr	r2, [r7, #8]
 800053e:	4313      	orrs	r3, r2
 8000540:	60bb      	str	r3, [r7, #8]
	dr |= weekday << RTC_DR_WDU_Pos;
 8000542:	7b3b      	ldrb	r3, [r7, #12]
 8000544:	035b      	lsls	r3, r3, #13
 8000546:	68ba      	ldr	r2, [r7, #8]
 8000548:	4313      	orrs	r3, r2
 800054a:	60bb      	str	r3, [r7, #8]
	dr |= month << RTC_DR_MU_Pos;
 800054c:	7bbb      	ldrb	r3, [r7, #14]
 800054e:	021b      	lsls	r3, r3, #8
 8000550:	68ba      	ldr	r2, [r7, #8]
 8000552:	4313      	orrs	r3, r2
 8000554:	60bb      	str	r3, [r7, #8]
	dr |= date << RTC_DR_DU_Pos;
 8000556:	7bfb      	ldrb	r3, [r7, #15]
 8000558:	68ba      	ldr	r2, [r7, #8]
 800055a:	4313      	orrs	r3, r2
 800055c:	60bb      	str	r3, [r7, #8]
	RTC->DR = dr;
 800055e:	4a03      	ldr	r2, [pc, #12]	@ (800056c <RTC_SetDate+0x78>)
 8000560:	68bb      	ldr	r3, [r7, #8]
 8000562:	6053      	str	r3, [r2, #4]
}
 8000564:	bf00      	nop
 8000566:	3710      	adds	r7, #16
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}
 800056c:	40002800 	.word	0x40002800

08000570 <RTC_SetTime>:

void RTC_SetTime(RTC_Time *tm) {
 8000570:	b580      	push	{r7, lr}
 8000572:	b084      	sub	sp, #16
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
	uint8_t hrs = Bin2Bcd(tm->Hours);
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	4618      	mov	r0, r3
 800057e:	f7ff ff01 	bl	8000384 <Bin2Bcd>
 8000582:	4603      	mov	r3, r0
 8000584:	73fb      	strb	r3, [r7, #15]
	uint8_t min = Bin2Bcd(tm->Minutes);
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	785b      	ldrb	r3, [r3, #1]
 800058a:	4618      	mov	r0, r3
 800058c:	f7ff fefa 	bl	8000384 <Bin2Bcd>
 8000590:	4603      	mov	r3, r0
 8000592:	73bb      	strb	r3, [r7, #14]
	uint8_t sec = Bin2Bcd(tm->Seconds);
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	789b      	ldrb	r3, [r3, #2]
 8000598:	4618      	mov	r0, r3
 800059a:	f7ff fef3 	bl	8000384 <Bin2Bcd>
 800059e:	4603      	mov	r3, r0
 80005a0:	737b      	strb	r3, [r7, #13]
	uint32_t tr = 0;
 80005a2:	2300      	movs	r3, #0
 80005a4:	60bb      	str	r3, [r7, #8]
	tr |= hrs << RTC_TR_HU_Pos;
 80005a6:	7bfb      	ldrb	r3, [r7, #15]
 80005a8:	041b      	lsls	r3, r3, #16
 80005aa:	68ba      	ldr	r2, [r7, #8]
 80005ac:	4313      	orrs	r3, r2
 80005ae:	60bb      	str	r3, [r7, #8]
	tr |= min << RTC_TR_MNU_Pos;
 80005b0:	7bbb      	ldrb	r3, [r7, #14]
 80005b2:	021b      	lsls	r3, r3, #8
 80005b4:	68ba      	ldr	r2, [r7, #8]
 80005b6:	4313      	orrs	r3, r2
 80005b8:	60bb      	str	r3, [r7, #8]
	tr |= sec << RTC_TR_SU_Pos;
 80005ba:	7b7b      	ldrb	r3, [r7, #13]
 80005bc:	68ba      	ldr	r2, [r7, #8]
 80005be:	4313      	orrs	r3, r2
 80005c0:	60bb      	str	r3, [r7, #8]
	tr &= ~RTC_TR_PM; // 24-hours mode
 80005c2:	68bb      	ldr	r3, [r7, #8]
 80005c4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80005c8:	60bb      	str	r3, [r7, #8]
	RTC->TR = tr;
 80005ca:	4a03      	ldr	r2, [pc, #12]	@ (80005d8 <RTC_SetTime+0x68>)
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	6013      	str	r3, [r2, #0]
}
 80005d0:	bf00      	nop
 80005d2:	3710      	adds	r7, #16
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	40002800 	.word	0x40002800

080005dc <RTC_GetDate>:

void RTC_GetDate(RTC_Date *dt) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	uint32_t dr = RTC->DR;
 80005e4:	4b1f      	ldr	r3, [pc, #124]	@ (8000664 <RTC_GetDate+0x88>)
 80005e6:	685b      	ldr	r3, [r3, #4]
 80005e8:	60fb      	str	r3, [r7, #12]
	uint8_t val = (dr & (RTC_DR_DT_Msk | RTC_DR_DU_Msk)) >> RTC_DR_DU_Pos;
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	b2db      	uxtb	r3, r3
 80005ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80005f2:	72fb      	strb	r3, [r7, #11]
	dt->Date = Bcd2Bin(val);
 80005f4:	7afb      	ldrb	r3, [r7, #11]
 80005f6:	b29b      	uxth	r3, r3
 80005f8:	4618      	mov	r0, r3
 80005fa:	f7ff fef9 	bl	80003f0 <Bcd2Bin>
 80005fe:	4603      	mov	r3, r0
 8000600:	b2da      	uxtb	r2, r3
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	705a      	strb	r2, [r3, #1]
	val = (dr & (RTC_DR_MT_Msk | RTC_DR_MU_Msk)) >> RTC_DR_MU_Pos;
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	0a1b      	lsrs	r3, r3, #8
 800060a:	b2db      	uxtb	r3, r3
 800060c:	f003 031f 	and.w	r3, r3, #31
 8000610:	72fb      	strb	r3, [r7, #11]
	dt->Month = Bcd2Bin(val);
 8000612:	7afb      	ldrb	r3, [r7, #11]
 8000614:	b29b      	uxth	r3, r3
 8000616:	4618      	mov	r0, r3
 8000618:	f7ff feea 	bl	80003f0 <Bcd2Bin>
 800061c:	4603      	mov	r3, r0
 800061e:	b2da      	uxtb	r2, r3
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	701a      	strb	r2, [r3, #0]
	val = (dr & (RTC_DR_YT_Msk | RTC_DR_YU_Msk)) >> RTC_DR_YU_Pos;
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	0c1b      	lsrs	r3, r3, #16
 8000628:	72fb      	strb	r3, [r7, #11]
	dt->Year = Bcd2Bin(val);
 800062a:	7afb      	ldrb	r3, [r7, #11]
 800062c:	b29b      	uxth	r3, r3
 800062e:	4618      	mov	r0, r3
 8000630:	f7ff fede 	bl	80003f0 <Bcd2Bin>
 8000634:	4603      	mov	r3, r0
 8000636:	b2da      	uxtb	r2, r3
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	709a      	strb	r2, [r3, #2]
	val = (dr & (RTC_DR_WDU_Msk)) >> RTC_DR_WDU_Pos;
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	0b5b      	lsrs	r3, r3, #13
 8000640:	b2db      	uxtb	r3, r3
 8000642:	f003 0307 	and.w	r3, r3, #7
 8000646:	72fb      	strb	r3, [r7, #11]
	dt->WeekDay = Bcd2Bin(val);
 8000648:	7afb      	ldrb	r3, [r7, #11]
 800064a:	b29b      	uxth	r3, r3
 800064c:	4618      	mov	r0, r3
 800064e:	f7ff fecf 	bl	80003f0 <Bcd2Bin>
 8000652:	4603      	mov	r3, r0
 8000654:	b2da      	uxtb	r2, r3
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	70da      	strb	r2, [r3, #3]
}
 800065a:	bf00      	nop
 800065c:	3710      	adds	r7, #16
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	40002800 	.word	0x40002800

08000668 <RTC_GetTime>:

void RTC_GetTime(RTC_Time *tm) {
 8000668:	b580      	push	{r7, lr}
 800066a:	b084      	sub	sp, #16
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
	uint32_t tr = RTC->TR;
 8000670:	4b19      	ldr	r3, [pc, #100]	@ (80006d8 <RTC_GetTime+0x70>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	60fb      	str	r3, [r7, #12]
	uint8_t val = (tr & (RTC_TR_HT_Msk | RTC_TR_HU_Msk)) >> RTC_TR_HU_Pos;
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	0c1b      	lsrs	r3, r3, #16
 800067a:	b2db      	uxtb	r3, r3
 800067c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000680:	72fb      	strb	r3, [r7, #11]
	tm->Hours = Bcd2Bin(val);
 8000682:	7afb      	ldrb	r3, [r7, #11]
 8000684:	b29b      	uxth	r3, r3
 8000686:	4618      	mov	r0, r3
 8000688:	f7ff feb2 	bl	80003f0 <Bcd2Bin>
 800068c:	4603      	mov	r3, r0
 800068e:	b2da      	uxtb	r2, r3
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	701a      	strb	r2, [r3, #0]
	val = (tr & (RTC_TR_MNT_Msk | RTC_TR_MNU_Msk)) >> RTC_TR_MNU_Pos;
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	0a1b      	lsrs	r3, r3, #8
 8000698:	b2db      	uxtb	r3, r3
 800069a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800069e:	72fb      	strb	r3, [r7, #11]
	tm->Minutes = Bcd2Bin(val);
 80006a0:	7afb      	ldrb	r3, [r7, #11]
 80006a2:	b29b      	uxth	r3, r3
 80006a4:	4618      	mov	r0, r3
 80006a6:	f7ff fea3 	bl	80003f0 <Bcd2Bin>
 80006aa:	4603      	mov	r3, r0
 80006ac:	b2da      	uxtb	r2, r3
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	705a      	strb	r2, [r3, #1]
	val = (tr & (RTC_TR_ST_Msk | RTC_TR_SU_Msk)) >> RTC_TR_SU_Pos;
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80006ba:	72fb      	strb	r3, [r7, #11]
	tm->Seconds = Bcd2Bin(val);
 80006bc:	7afb      	ldrb	r3, [r7, #11]
 80006be:	b29b      	uxth	r3, r3
 80006c0:	4618      	mov	r0, r3
 80006c2:	f7ff fe95 	bl	80003f0 <Bcd2Bin>
 80006c6:	4603      	mov	r3, r0
 80006c8:	b2da      	uxtb	r2, r3
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	709a      	strb	r2, [r3, #2]
}
 80006ce:	bf00      	nop
 80006d0:	3710      	adds	r7, #16
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	40002800 	.word	0x40002800

080006dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006e4:	4a14      	ldr	r2, [pc, #80]	@ (8000738 <_sbrk+0x5c>)
 80006e6:	4b15      	ldr	r3, [pc, #84]	@ (800073c <_sbrk+0x60>)
 80006e8:	1ad3      	subs	r3, r2, r3
 80006ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006ec:	697b      	ldr	r3, [r7, #20]
 80006ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006f0:	4b13      	ldr	r3, [pc, #76]	@ (8000740 <_sbrk+0x64>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d102      	bne.n	80006fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006f8:	4b11      	ldr	r3, [pc, #68]	@ (8000740 <_sbrk+0x64>)
 80006fa:	4a12      	ldr	r2, [pc, #72]	@ (8000744 <_sbrk+0x68>)
 80006fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006fe:	4b10      	ldr	r3, [pc, #64]	@ (8000740 <_sbrk+0x64>)
 8000700:	681a      	ldr	r2, [r3, #0]
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	4413      	add	r3, r2
 8000706:	693a      	ldr	r2, [r7, #16]
 8000708:	429a      	cmp	r2, r3
 800070a:	d207      	bcs.n	800071c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800070c:	f000 f93c 	bl	8000988 <__errno>
 8000710:	4603      	mov	r3, r0
 8000712:	220c      	movs	r2, #12
 8000714:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000716:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800071a:	e009      	b.n	8000730 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800071c:	4b08      	ldr	r3, [pc, #32]	@ (8000740 <_sbrk+0x64>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000722:	4b07      	ldr	r3, [pc, #28]	@ (8000740 <_sbrk+0x64>)
 8000724:	681a      	ldr	r2, [r3, #0]
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	4413      	add	r3, r2
 800072a:	4a05      	ldr	r2, [pc, #20]	@ (8000740 <_sbrk+0x64>)
 800072c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800072e:	68fb      	ldr	r3, [r7, #12]
}
 8000730:	4618      	mov	r0, r3
 8000732:	3718      	adds	r7, #24
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	20020000 	.word	0x20020000
 800073c:	00000400 	.word	0x00000400
 8000740:	20000070 	.word	0x20000070
 8000744:	200001c0 	.word	0x200001c0

08000748 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  DWT_Init();
 800074c:	f000 f802 	bl	8000754 <DWT_Init>
}
 8000750:	bf00      	nop
 8000752:	bd80      	pop	{r7, pc}

08000754 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000758:	4b14      	ldr	r3, [pc, #80]	@ (80007ac <DWT_Init+0x58>)
 800075a:	68db      	ldr	r3, [r3, #12]
 800075c:	4a13      	ldr	r2, [pc, #76]	@ (80007ac <DWT_Init+0x58>)
 800075e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000762:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000764:	4b11      	ldr	r3, [pc, #68]	@ (80007ac <DWT_Init+0x58>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	4a10      	ldr	r2, [pc, #64]	@ (80007ac <DWT_Init+0x58>)
 800076a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800076e:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000770:	4b0f      	ldr	r3, [pc, #60]	@ (80007b0 <DWT_Init+0x5c>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a0e      	ldr	r2, [pc, #56]	@ (80007b0 <DWT_Init+0x5c>)
 8000776:	f023 0301 	bic.w	r3, r3, #1
 800077a:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800077c:	4b0c      	ldr	r3, [pc, #48]	@ (80007b0 <DWT_Init+0x5c>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4a0b      	ldr	r2, [pc, #44]	@ (80007b0 <DWT_Init+0x5c>)
 8000782:	f043 0301 	orr.w	r3, r3, #1
 8000786:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000788:	4b09      	ldr	r3, [pc, #36]	@ (80007b0 <DWT_Init+0x5c>)
 800078a:	2200      	movs	r2, #0
 800078c:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800078e:	bf00      	nop
    __ASM volatile ("NOP");
 8000790:	bf00      	nop
    __ASM volatile ("NOP");
 8000792:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000794:	4b06      	ldr	r3, [pc, #24]	@ (80007b0 <DWT_Init+0x5c>)
 8000796:	685b      	ldr	r3, [r3, #4]
 8000798:	2b00      	cmp	r3, #0
 800079a:	bf0c      	ite	eq
 800079c:	2301      	moveq	r3, #1
 800079e:	2300      	movne	r3, #0
 80007a0:	b2db      	uxtb	r3, r3
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bc80      	pop	{r7}
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	e000edf0 	.word	0xe000edf0
 80007b0:	e0001000 	.word	0xe0001000

080007b4 <UartInit>:

#define TX_PIN	2
#define RX_PIN	3
#define USART_ALT_FN	7

void UartInit(uint32_t baud) {
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
	// UART GPIO Init -- PA.2 (Tx) and PA.3 (Rx)
	// enable clock
	RCC->AHB1ENR |= BV(RCC_AHB1ENR_GPIOAEN_Pos);
 80007bc:	4b31      	ldr	r3, [pc, #196]	@ (8000884 <UartInit+0xd0>)
 80007be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c0:	4a30      	ldr	r2, [pc, #192]	@ (8000884 <UartInit+0xd0>)
 80007c2:	f043 0301 	orr.w	r3, r3, #1
 80007c6:	6313      	str	r3, [r2, #48]	@ 0x30
	//	alt fn = 0111 = 7 (Uart Tx and Rx)
	GPIOA->AFR[0] |= ((USART_ALT_FN << GPIO_AFRL_AFSEL3_Pos) | (USART_ALT_FN << GPIO_AFRL_AFSEL2_Pos));
 80007c8:	4b2f      	ldr	r3, [pc, #188]	@ (8000888 <UartInit+0xd4>)
 80007ca:	6a1b      	ldr	r3, [r3, #32]
 80007cc:	4a2e      	ldr	r2, [pc, #184]	@ (8000888 <UartInit+0xd4>)
 80007ce:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 80007d2:	6213      	str	r3, [r2, #32]
	// 	mode=10 (alt fn), speed=00 (low), pupdr=00 (none), typer=0 (push-pull)
	GPIOA->MODER |= (BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2 + 1));
 80007d4:	4b2c      	ldr	r3, [pc, #176]	@ (8000888 <UartInit+0xd4>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a2b      	ldr	r2, [pc, #172]	@ (8000888 <UartInit+0xd4>)
 80007da:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80007de:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(BV(TX_PIN * 2) | BV(RX_PIN * 2));
 80007e0:	4b29      	ldr	r3, [pc, #164]	@ (8000888 <UartInit+0xd4>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4a28      	ldr	r2, [pc, #160]	@ (8000888 <UartInit+0xd4>)
 80007e6:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 80007ea:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 80007ec:	4b26      	ldr	r3, [pc, #152]	@ (8000888 <UartInit+0xd4>)
 80007ee:	689b      	ldr	r3, [r3, #8]
 80007f0:	4a25      	ldr	r2, [pc, #148]	@ (8000888 <UartInit+0xd4>)
 80007f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80007f6:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 80007f8:	4b23      	ldr	r3, [pc, #140]	@ (8000888 <UartInit+0xd4>)
 80007fa:	68db      	ldr	r3, [r3, #12]
 80007fc:	4a22      	ldr	r2, [pc, #136]	@ (8000888 <UartInit+0xd4>)
 80007fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000802:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(TX_PIN) | BV(RX_PIN));
 8000804:	4b20      	ldr	r3, [pc, #128]	@ (8000888 <UartInit+0xd4>)
 8000806:	685b      	ldr	r3, [r3, #4]
 8000808:	4a1f      	ldr	r2, [pc, #124]	@ (8000888 <UartInit+0xd4>)
 800080a:	f023 030c 	bic.w	r3, r3, #12
 800080e:	6053      	str	r3, [r2, #4]

	// UART Config
	// enable uart clock
	RCC->APB1ENR |= BV(RCC_APB1ENR_USART2EN_Pos);
 8000810:	4b1c      	ldr	r3, [pc, #112]	@ (8000884 <UartInit+0xd0>)
 8000812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000814:	4a1b      	ldr	r2, [pc, #108]	@ (8000884 <UartInit+0xd0>)
 8000816:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800081a:	6413      	str	r3, [r2, #64]	@ 0x40
	// tx en (TE=1), rx en (RE=1), wordlen=8 (M=0), OVER8=0, disable parity (PCE=0)
	USART2->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 800081c:	4b1b      	ldr	r3, [pc, #108]	@ (800088c <UartInit+0xd8>)
 800081e:	220c      	movs	r2, #12
 8000820:	60da      	str	r2, [r3, #12]
	// 1 stop bit (STOP=00), disable clock (CLKEN=0)
	USART2->CR2 = 0x00000000;
 8000822:	4b1a      	ldr	r3, [pc, #104]	@ (800088c <UartInit+0xd8>)
 8000824:	2200      	movs	r2, #0
 8000826:	611a      	str	r2, [r3, #16]
	// no hw control, no irda, no dma, no interupts
	USART2->CR3 = 0x00000000;
 8000828:	4b18      	ldr	r3, [pc, #96]	@ (800088c <UartInit+0xd8>)
 800082a:	2200      	movs	r2, #0
 800082c:	615a      	str	r2, [r3, #20]
	// set BRR for given baud rate
	switch(baud) {
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000834:	d016      	beq.n	8000864 <UartInit+0xb0>
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 800083c:	d816      	bhi.n	800086c <UartInit+0xb8>
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 8000844:	d004      	beq.n	8000850 <UartInit+0x9c>
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 800084c:	d005      	beq.n	800085a <UartInit+0xa6>
 800084e:	e00d      	b.n	800086c <UartInit+0xb8>
		case BAUD_9600:
			USART2->BRR = BAUD_BRR_9600;
 8000850:	4b0e      	ldr	r3, [pc, #56]	@ (800088c <UartInit+0xd8>)
 8000852:	f240 6283 	movw	r2, #1667	@ 0x683
 8000856:	609a      	str	r2, [r3, #8]
			break;
 8000858:	e008      	b.n	800086c <UartInit+0xb8>
		case BAUD_38400:
			USART2->BRR = BAUD_BRR_38400;
 800085a:	4b0c      	ldr	r3, [pc, #48]	@ (800088c <UartInit+0xd8>)
 800085c:	f240 12a1 	movw	r2, #417	@ 0x1a1
 8000860:	609a      	str	r2, [r3, #8]
			break;
 8000862:	e003      	b.n	800086c <UartInit+0xb8>
		case BAUD_115200:
			USART2->BRR = BAUD_BRR_115200;
 8000864:	4b09      	ldr	r3, [pc, #36]	@ (800088c <UartInit+0xd8>)
 8000866:	228b      	movs	r2, #139	@ 0x8b
 8000868:	609a      	str	r2, [r3, #8]
			break;
 800086a:	bf00      	nop
	}
	// uart enable (UE=1)
	USART2->CR1 |= BV(USART_CR1_UE_Pos);
 800086c:	4b07      	ldr	r3, [pc, #28]	@ (800088c <UartInit+0xd8>)
 800086e:	68db      	ldr	r3, [r3, #12]
 8000870:	4a06      	ldr	r2, [pc, #24]	@ (800088c <UartInit+0xd8>)
 8000872:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000876:	60d3      	str	r3, [r2, #12]
}
 8000878:	bf00      	nop
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	bc80      	pop	{r7}
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop
 8000884:	40023800 	.word	0x40023800
 8000888:	40020000 	.word	0x40020000
 800088c:	40004400 	.word	0x40004400

08000890 <UartPutch>:

void UartPutch(uint8_t ch) {
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	71fb      	strb	r3, [r7, #7]
	// wait until TDR is empty (i.e. prev byte transmitted)
	while((USART2->SR & BV(USART_SR_TXE_Pos)) == 0)
 800089a:	bf00      	nop
 800089c:	4b06      	ldr	r3, [pc, #24]	@ (80008b8 <UartPutch+0x28>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d0f9      	beq.n	800089c <UartPutch+0xc>
		;
	// write new byte in TDR
	USART2->DR = ch;
 80008a8:	4a03      	ldr	r2, [pc, #12]	@ (80008b8 <UartPutch+0x28>)
 80008aa:	79fb      	ldrb	r3, [r7, #7]
 80008ac:	6053      	str	r3, [r2, #4]
}
 80008ae:	bf00      	nop
 80008b0:	370c      	adds	r7, #12
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bc80      	pop	{r7}
 80008b6:	4770      	bx	lr
 80008b8:	40004400 	.word	0x40004400

080008bc <UartPuts>:
	// read received byte from RDR
	char ch = USART2->DR;
	return ch;
}

void UartPuts(char str[]) {
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 80008c4:	2300      	movs	r3, #0
 80008c6:	60fb      	str	r3, [r7, #12]
 80008c8:	e009      	b.n	80008de <UartPuts+0x22>
		UartPutch(str[i]);
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	687a      	ldr	r2, [r7, #4]
 80008ce:	4413      	add	r3, r2
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	4618      	mov	r0, r3
 80008d4:	f7ff ffdc 	bl	8000890 <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	3301      	adds	r3, #1
 80008dc:	60fb      	str	r3, [r7, #12]
 80008de:	68fb      	ldr	r3, [r7, #12]
 80008e0:	687a      	ldr	r2, [r7, #4]
 80008e2:	4413      	add	r3, r2
 80008e4:	781b      	ldrb	r3, [r3, #0]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d1ef      	bne.n	80008ca <UartPuts+0xe>
}
 80008ea:	bf00      	nop
 80008ec:	bf00      	nop
 80008ee:	3710      	adds	r7, #16
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}

080008f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008f4:	480d      	ldr	r0, [pc, #52]	@ (800092c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008f6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008f8:	f7ff ff26 	bl	8000748 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008fc:	480c      	ldr	r0, [pc, #48]	@ (8000930 <LoopForever+0x6>)
  ldr r1, =_edata
 80008fe:	490d      	ldr	r1, [pc, #52]	@ (8000934 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000900:	4a0d      	ldr	r2, [pc, #52]	@ (8000938 <LoopForever+0xe>)
  movs r3, #0
 8000902:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000904:	e002      	b.n	800090c <LoopCopyDataInit>

08000906 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000906:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000908:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800090a:	3304      	adds	r3, #4

0800090c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800090c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800090e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000910:	d3f9      	bcc.n	8000906 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000912:	4a0a      	ldr	r2, [pc, #40]	@ (800093c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000914:	4c0a      	ldr	r4, [pc, #40]	@ (8000940 <LoopForever+0x16>)
  movs r3, #0
 8000916:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000918:	e001      	b.n	800091e <LoopFillZerobss>

0800091a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800091a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800091c:	3204      	adds	r2, #4

0800091e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800091e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000920:	d3fb      	bcc.n	800091a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000922:	f000 f837 	bl	8000994 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000926:	f7ff fccb 	bl	80002c0 <main>

0800092a <LoopForever>:

LoopForever:
  b LoopForever
 800092a:	e7fe      	b.n	800092a <LoopForever>
  ldr   r0, =_estack
 800092c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000930:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000934:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000938:	08001314 	.word	0x08001314
  ldr r2, =_sbss
 800093c:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000940:	200001bc 	.word	0x200001bc

08000944 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000944:	e7fe      	b.n	8000944 <ADC_IRQHandler>
	...

08000948 <siprintf>:
 8000948:	b40e      	push	{r1, r2, r3}
 800094a:	b500      	push	{lr}
 800094c:	b09c      	sub	sp, #112	@ 0x70
 800094e:	ab1d      	add	r3, sp, #116	@ 0x74
 8000950:	9002      	str	r0, [sp, #8]
 8000952:	9006      	str	r0, [sp, #24]
 8000954:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000958:	4809      	ldr	r0, [pc, #36]	@ (8000980 <siprintf+0x38>)
 800095a:	9107      	str	r1, [sp, #28]
 800095c:	9104      	str	r1, [sp, #16]
 800095e:	4909      	ldr	r1, [pc, #36]	@ (8000984 <siprintf+0x3c>)
 8000960:	f853 2b04 	ldr.w	r2, [r3], #4
 8000964:	9105      	str	r1, [sp, #20]
 8000966:	6800      	ldr	r0, [r0, #0]
 8000968:	9301      	str	r3, [sp, #4]
 800096a:	a902      	add	r1, sp, #8
 800096c:	f000 f98c 	bl	8000c88 <_svfiprintf_r>
 8000970:	9b02      	ldr	r3, [sp, #8]
 8000972:	2200      	movs	r2, #0
 8000974:	701a      	strb	r2, [r3, #0]
 8000976:	b01c      	add	sp, #112	@ 0x70
 8000978:	f85d eb04 	ldr.w	lr, [sp], #4
 800097c:	b003      	add	sp, #12
 800097e:	4770      	bx	lr
 8000980:	20000004 	.word	0x20000004
 8000984:	ffff0208 	.word	0xffff0208

08000988 <__errno>:
 8000988:	4b01      	ldr	r3, [pc, #4]	@ (8000990 <__errno+0x8>)
 800098a:	6818      	ldr	r0, [r3, #0]
 800098c:	4770      	bx	lr
 800098e:	bf00      	nop
 8000990:	20000004 	.word	0x20000004

08000994 <__libc_init_array>:
 8000994:	b570      	push	{r4, r5, r6, lr}
 8000996:	4d0d      	ldr	r5, [pc, #52]	@ (80009cc <__libc_init_array+0x38>)
 8000998:	4c0d      	ldr	r4, [pc, #52]	@ (80009d0 <__libc_init_array+0x3c>)
 800099a:	1b64      	subs	r4, r4, r5
 800099c:	10a4      	asrs	r4, r4, #2
 800099e:	2600      	movs	r6, #0
 80009a0:	42a6      	cmp	r6, r4
 80009a2:	d109      	bne.n	80009b8 <__libc_init_array+0x24>
 80009a4:	4d0b      	ldr	r5, [pc, #44]	@ (80009d4 <__libc_init_array+0x40>)
 80009a6:	4c0c      	ldr	r4, [pc, #48]	@ (80009d8 <__libc_init_array+0x44>)
 80009a8:	f000 fc66 	bl	8001278 <_init>
 80009ac:	1b64      	subs	r4, r4, r5
 80009ae:	10a4      	asrs	r4, r4, #2
 80009b0:	2600      	movs	r6, #0
 80009b2:	42a6      	cmp	r6, r4
 80009b4:	d105      	bne.n	80009c2 <__libc_init_array+0x2e>
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80009bc:	4798      	blx	r3
 80009be:	3601      	adds	r6, #1
 80009c0:	e7ee      	b.n	80009a0 <__libc_init_array+0xc>
 80009c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80009c6:	4798      	blx	r3
 80009c8:	3601      	adds	r6, #1
 80009ca:	e7f2      	b.n	80009b2 <__libc_init_array+0x1e>
 80009cc:	0800130c 	.word	0x0800130c
 80009d0:	0800130c 	.word	0x0800130c
 80009d4:	0800130c 	.word	0x0800130c
 80009d8:	08001310 	.word	0x08001310

080009dc <__retarget_lock_acquire_recursive>:
 80009dc:	4770      	bx	lr

080009de <__retarget_lock_release_recursive>:
 80009de:	4770      	bx	lr

080009e0 <_free_r>:
 80009e0:	b538      	push	{r3, r4, r5, lr}
 80009e2:	4605      	mov	r5, r0
 80009e4:	2900      	cmp	r1, #0
 80009e6:	d041      	beq.n	8000a6c <_free_r+0x8c>
 80009e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80009ec:	1f0c      	subs	r4, r1, #4
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	bfb8      	it	lt
 80009f2:	18e4      	addlt	r4, r4, r3
 80009f4:	f000 f8e0 	bl	8000bb8 <__malloc_lock>
 80009f8:	4a1d      	ldr	r2, [pc, #116]	@ (8000a70 <_free_r+0x90>)
 80009fa:	6813      	ldr	r3, [r2, #0]
 80009fc:	b933      	cbnz	r3, 8000a0c <_free_r+0x2c>
 80009fe:	6063      	str	r3, [r4, #4]
 8000a00:	6014      	str	r4, [r2, #0]
 8000a02:	4628      	mov	r0, r5
 8000a04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000a08:	f000 b8dc 	b.w	8000bc4 <__malloc_unlock>
 8000a0c:	42a3      	cmp	r3, r4
 8000a0e:	d908      	bls.n	8000a22 <_free_r+0x42>
 8000a10:	6820      	ldr	r0, [r4, #0]
 8000a12:	1821      	adds	r1, r4, r0
 8000a14:	428b      	cmp	r3, r1
 8000a16:	bf01      	itttt	eq
 8000a18:	6819      	ldreq	r1, [r3, #0]
 8000a1a:	685b      	ldreq	r3, [r3, #4]
 8000a1c:	1809      	addeq	r1, r1, r0
 8000a1e:	6021      	streq	r1, [r4, #0]
 8000a20:	e7ed      	b.n	80009fe <_free_r+0x1e>
 8000a22:	461a      	mov	r2, r3
 8000a24:	685b      	ldr	r3, [r3, #4]
 8000a26:	b10b      	cbz	r3, 8000a2c <_free_r+0x4c>
 8000a28:	42a3      	cmp	r3, r4
 8000a2a:	d9fa      	bls.n	8000a22 <_free_r+0x42>
 8000a2c:	6811      	ldr	r1, [r2, #0]
 8000a2e:	1850      	adds	r0, r2, r1
 8000a30:	42a0      	cmp	r0, r4
 8000a32:	d10b      	bne.n	8000a4c <_free_r+0x6c>
 8000a34:	6820      	ldr	r0, [r4, #0]
 8000a36:	4401      	add	r1, r0
 8000a38:	1850      	adds	r0, r2, r1
 8000a3a:	4283      	cmp	r3, r0
 8000a3c:	6011      	str	r1, [r2, #0]
 8000a3e:	d1e0      	bne.n	8000a02 <_free_r+0x22>
 8000a40:	6818      	ldr	r0, [r3, #0]
 8000a42:	685b      	ldr	r3, [r3, #4]
 8000a44:	6053      	str	r3, [r2, #4]
 8000a46:	4408      	add	r0, r1
 8000a48:	6010      	str	r0, [r2, #0]
 8000a4a:	e7da      	b.n	8000a02 <_free_r+0x22>
 8000a4c:	d902      	bls.n	8000a54 <_free_r+0x74>
 8000a4e:	230c      	movs	r3, #12
 8000a50:	602b      	str	r3, [r5, #0]
 8000a52:	e7d6      	b.n	8000a02 <_free_r+0x22>
 8000a54:	6820      	ldr	r0, [r4, #0]
 8000a56:	1821      	adds	r1, r4, r0
 8000a58:	428b      	cmp	r3, r1
 8000a5a:	bf04      	itt	eq
 8000a5c:	6819      	ldreq	r1, [r3, #0]
 8000a5e:	685b      	ldreq	r3, [r3, #4]
 8000a60:	6063      	str	r3, [r4, #4]
 8000a62:	bf04      	itt	eq
 8000a64:	1809      	addeq	r1, r1, r0
 8000a66:	6021      	streq	r1, [r4, #0]
 8000a68:	6054      	str	r4, [r2, #4]
 8000a6a:	e7ca      	b.n	8000a02 <_free_r+0x22>
 8000a6c:	bd38      	pop	{r3, r4, r5, pc}
 8000a6e:	bf00      	nop
 8000a70:	200001b8 	.word	0x200001b8

08000a74 <sbrk_aligned>:
 8000a74:	b570      	push	{r4, r5, r6, lr}
 8000a76:	4e0f      	ldr	r6, [pc, #60]	@ (8000ab4 <sbrk_aligned+0x40>)
 8000a78:	460c      	mov	r4, r1
 8000a7a:	6831      	ldr	r1, [r6, #0]
 8000a7c:	4605      	mov	r5, r0
 8000a7e:	b911      	cbnz	r1, 8000a86 <sbrk_aligned+0x12>
 8000a80:	f000 fba6 	bl	80011d0 <_sbrk_r>
 8000a84:	6030      	str	r0, [r6, #0]
 8000a86:	4621      	mov	r1, r4
 8000a88:	4628      	mov	r0, r5
 8000a8a:	f000 fba1 	bl	80011d0 <_sbrk_r>
 8000a8e:	1c43      	adds	r3, r0, #1
 8000a90:	d103      	bne.n	8000a9a <sbrk_aligned+0x26>
 8000a92:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000a96:	4620      	mov	r0, r4
 8000a98:	bd70      	pop	{r4, r5, r6, pc}
 8000a9a:	1cc4      	adds	r4, r0, #3
 8000a9c:	f024 0403 	bic.w	r4, r4, #3
 8000aa0:	42a0      	cmp	r0, r4
 8000aa2:	d0f8      	beq.n	8000a96 <sbrk_aligned+0x22>
 8000aa4:	1a21      	subs	r1, r4, r0
 8000aa6:	4628      	mov	r0, r5
 8000aa8:	f000 fb92 	bl	80011d0 <_sbrk_r>
 8000aac:	3001      	adds	r0, #1
 8000aae:	d1f2      	bne.n	8000a96 <sbrk_aligned+0x22>
 8000ab0:	e7ef      	b.n	8000a92 <sbrk_aligned+0x1e>
 8000ab2:	bf00      	nop
 8000ab4:	200001b4 	.word	0x200001b4

08000ab8 <_malloc_r>:
 8000ab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000abc:	1ccd      	adds	r5, r1, #3
 8000abe:	f025 0503 	bic.w	r5, r5, #3
 8000ac2:	3508      	adds	r5, #8
 8000ac4:	2d0c      	cmp	r5, #12
 8000ac6:	bf38      	it	cc
 8000ac8:	250c      	movcc	r5, #12
 8000aca:	2d00      	cmp	r5, #0
 8000acc:	4606      	mov	r6, r0
 8000ace:	db01      	blt.n	8000ad4 <_malloc_r+0x1c>
 8000ad0:	42a9      	cmp	r1, r5
 8000ad2:	d904      	bls.n	8000ade <_malloc_r+0x26>
 8000ad4:	230c      	movs	r3, #12
 8000ad6:	6033      	str	r3, [r6, #0]
 8000ad8:	2000      	movs	r0, #0
 8000ada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000ade:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000bb4 <_malloc_r+0xfc>
 8000ae2:	f000 f869 	bl	8000bb8 <__malloc_lock>
 8000ae6:	f8d8 3000 	ldr.w	r3, [r8]
 8000aea:	461c      	mov	r4, r3
 8000aec:	bb44      	cbnz	r4, 8000b40 <_malloc_r+0x88>
 8000aee:	4629      	mov	r1, r5
 8000af0:	4630      	mov	r0, r6
 8000af2:	f7ff ffbf 	bl	8000a74 <sbrk_aligned>
 8000af6:	1c43      	adds	r3, r0, #1
 8000af8:	4604      	mov	r4, r0
 8000afa:	d158      	bne.n	8000bae <_malloc_r+0xf6>
 8000afc:	f8d8 4000 	ldr.w	r4, [r8]
 8000b00:	4627      	mov	r7, r4
 8000b02:	2f00      	cmp	r7, #0
 8000b04:	d143      	bne.n	8000b8e <_malloc_r+0xd6>
 8000b06:	2c00      	cmp	r4, #0
 8000b08:	d04b      	beq.n	8000ba2 <_malloc_r+0xea>
 8000b0a:	6823      	ldr	r3, [r4, #0]
 8000b0c:	4639      	mov	r1, r7
 8000b0e:	4630      	mov	r0, r6
 8000b10:	eb04 0903 	add.w	r9, r4, r3
 8000b14:	f000 fb5c 	bl	80011d0 <_sbrk_r>
 8000b18:	4581      	cmp	r9, r0
 8000b1a:	d142      	bne.n	8000ba2 <_malloc_r+0xea>
 8000b1c:	6821      	ldr	r1, [r4, #0]
 8000b1e:	1a6d      	subs	r5, r5, r1
 8000b20:	4629      	mov	r1, r5
 8000b22:	4630      	mov	r0, r6
 8000b24:	f7ff ffa6 	bl	8000a74 <sbrk_aligned>
 8000b28:	3001      	adds	r0, #1
 8000b2a:	d03a      	beq.n	8000ba2 <_malloc_r+0xea>
 8000b2c:	6823      	ldr	r3, [r4, #0]
 8000b2e:	442b      	add	r3, r5
 8000b30:	6023      	str	r3, [r4, #0]
 8000b32:	f8d8 3000 	ldr.w	r3, [r8]
 8000b36:	685a      	ldr	r2, [r3, #4]
 8000b38:	bb62      	cbnz	r2, 8000b94 <_malloc_r+0xdc>
 8000b3a:	f8c8 7000 	str.w	r7, [r8]
 8000b3e:	e00f      	b.n	8000b60 <_malloc_r+0xa8>
 8000b40:	6822      	ldr	r2, [r4, #0]
 8000b42:	1b52      	subs	r2, r2, r5
 8000b44:	d420      	bmi.n	8000b88 <_malloc_r+0xd0>
 8000b46:	2a0b      	cmp	r2, #11
 8000b48:	d917      	bls.n	8000b7a <_malloc_r+0xc2>
 8000b4a:	1961      	adds	r1, r4, r5
 8000b4c:	42a3      	cmp	r3, r4
 8000b4e:	6025      	str	r5, [r4, #0]
 8000b50:	bf18      	it	ne
 8000b52:	6059      	strne	r1, [r3, #4]
 8000b54:	6863      	ldr	r3, [r4, #4]
 8000b56:	bf08      	it	eq
 8000b58:	f8c8 1000 	streq.w	r1, [r8]
 8000b5c:	5162      	str	r2, [r4, r5]
 8000b5e:	604b      	str	r3, [r1, #4]
 8000b60:	4630      	mov	r0, r6
 8000b62:	f000 f82f 	bl	8000bc4 <__malloc_unlock>
 8000b66:	f104 000b 	add.w	r0, r4, #11
 8000b6a:	1d23      	adds	r3, r4, #4
 8000b6c:	f020 0007 	bic.w	r0, r0, #7
 8000b70:	1ac2      	subs	r2, r0, r3
 8000b72:	bf1c      	itt	ne
 8000b74:	1a1b      	subne	r3, r3, r0
 8000b76:	50a3      	strne	r3, [r4, r2]
 8000b78:	e7af      	b.n	8000ada <_malloc_r+0x22>
 8000b7a:	6862      	ldr	r2, [r4, #4]
 8000b7c:	42a3      	cmp	r3, r4
 8000b7e:	bf0c      	ite	eq
 8000b80:	f8c8 2000 	streq.w	r2, [r8]
 8000b84:	605a      	strne	r2, [r3, #4]
 8000b86:	e7eb      	b.n	8000b60 <_malloc_r+0xa8>
 8000b88:	4623      	mov	r3, r4
 8000b8a:	6864      	ldr	r4, [r4, #4]
 8000b8c:	e7ae      	b.n	8000aec <_malloc_r+0x34>
 8000b8e:	463c      	mov	r4, r7
 8000b90:	687f      	ldr	r7, [r7, #4]
 8000b92:	e7b6      	b.n	8000b02 <_malloc_r+0x4a>
 8000b94:	461a      	mov	r2, r3
 8000b96:	685b      	ldr	r3, [r3, #4]
 8000b98:	42a3      	cmp	r3, r4
 8000b9a:	d1fb      	bne.n	8000b94 <_malloc_r+0xdc>
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	6053      	str	r3, [r2, #4]
 8000ba0:	e7de      	b.n	8000b60 <_malloc_r+0xa8>
 8000ba2:	230c      	movs	r3, #12
 8000ba4:	6033      	str	r3, [r6, #0]
 8000ba6:	4630      	mov	r0, r6
 8000ba8:	f000 f80c 	bl	8000bc4 <__malloc_unlock>
 8000bac:	e794      	b.n	8000ad8 <_malloc_r+0x20>
 8000bae:	6005      	str	r5, [r0, #0]
 8000bb0:	e7d6      	b.n	8000b60 <_malloc_r+0xa8>
 8000bb2:	bf00      	nop
 8000bb4:	200001b8 	.word	0x200001b8

08000bb8 <__malloc_lock>:
 8000bb8:	4801      	ldr	r0, [pc, #4]	@ (8000bc0 <__malloc_lock+0x8>)
 8000bba:	f7ff bf0f 	b.w	80009dc <__retarget_lock_acquire_recursive>
 8000bbe:	bf00      	nop
 8000bc0:	200001b0 	.word	0x200001b0

08000bc4 <__malloc_unlock>:
 8000bc4:	4801      	ldr	r0, [pc, #4]	@ (8000bcc <__malloc_unlock+0x8>)
 8000bc6:	f7ff bf0a 	b.w	80009de <__retarget_lock_release_recursive>
 8000bca:	bf00      	nop
 8000bcc:	200001b0 	.word	0x200001b0

08000bd0 <__ssputs_r>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	688e      	ldr	r6, [r1, #8]
 8000bd6:	461f      	mov	r7, r3
 8000bd8:	42be      	cmp	r6, r7
 8000bda:	680b      	ldr	r3, [r1, #0]
 8000bdc:	4682      	mov	sl, r0
 8000bde:	460c      	mov	r4, r1
 8000be0:	4690      	mov	r8, r2
 8000be2:	d82d      	bhi.n	8000c40 <__ssputs_r+0x70>
 8000be4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000be8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000bec:	d026      	beq.n	8000c3c <__ssputs_r+0x6c>
 8000bee:	6965      	ldr	r5, [r4, #20]
 8000bf0:	6909      	ldr	r1, [r1, #16]
 8000bf2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000bf6:	eba3 0901 	sub.w	r9, r3, r1
 8000bfa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000bfe:	1c7b      	adds	r3, r7, #1
 8000c00:	444b      	add	r3, r9
 8000c02:	106d      	asrs	r5, r5, #1
 8000c04:	429d      	cmp	r5, r3
 8000c06:	bf38      	it	cc
 8000c08:	461d      	movcc	r5, r3
 8000c0a:	0553      	lsls	r3, r2, #21
 8000c0c:	d527      	bpl.n	8000c5e <__ssputs_r+0x8e>
 8000c0e:	4629      	mov	r1, r5
 8000c10:	f7ff ff52 	bl	8000ab8 <_malloc_r>
 8000c14:	4606      	mov	r6, r0
 8000c16:	b360      	cbz	r0, 8000c72 <__ssputs_r+0xa2>
 8000c18:	6921      	ldr	r1, [r4, #16]
 8000c1a:	464a      	mov	r2, r9
 8000c1c:	f000 fae8 	bl	80011f0 <memcpy>
 8000c20:	89a3      	ldrh	r3, [r4, #12]
 8000c22:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000c26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c2a:	81a3      	strh	r3, [r4, #12]
 8000c2c:	6126      	str	r6, [r4, #16]
 8000c2e:	6165      	str	r5, [r4, #20]
 8000c30:	444e      	add	r6, r9
 8000c32:	eba5 0509 	sub.w	r5, r5, r9
 8000c36:	6026      	str	r6, [r4, #0]
 8000c38:	60a5      	str	r5, [r4, #8]
 8000c3a:	463e      	mov	r6, r7
 8000c3c:	42be      	cmp	r6, r7
 8000c3e:	d900      	bls.n	8000c42 <__ssputs_r+0x72>
 8000c40:	463e      	mov	r6, r7
 8000c42:	6820      	ldr	r0, [r4, #0]
 8000c44:	4632      	mov	r2, r6
 8000c46:	4641      	mov	r1, r8
 8000c48:	f000 faa8 	bl	800119c <memmove>
 8000c4c:	68a3      	ldr	r3, [r4, #8]
 8000c4e:	1b9b      	subs	r3, r3, r6
 8000c50:	60a3      	str	r3, [r4, #8]
 8000c52:	6823      	ldr	r3, [r4, #0]
 8000c54:	4433      	add	r3, r6
 8000c56:	6023      	str	r3, [r4, #0]
 8000c58:	2000      	movs	r0, #0
 8000c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5e:	462a      	mov	r2, r5
 8000c60:	f000 fad4 	bl	800120c <_realloc_r>
 8000c64:	4606      	mov	r6, r0
 8000c66:	2800      	cmp	r0, #0
 8000c68:	d1e0      	bne.n	8000c2c <__ssputs_r+0x5c>
 8000c6a:	6921      	ldr	r1, [r4, #16]
 8000c6c:	4650      	mov	r0, sl
 8000c6e:	f7ff feb7 	bl	80009e0 <_free_r>
 8000c72:	230c      	movs	r3, #12
 8000c74:	f8ca 3000 	str.w	r3, [sl]
 8000c78:	89a3      	ldrh	r3, [r4, #12]
 8000c7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c7e:	81a3      	strh	r3, [r4, #12]
 8000c80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c84:	e7e9      	b.n	8000c5a <__ssputs_r+0x8a>
	...

08000c88 <_svfiprintf_r>:
 8000c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c8c:	4698      	mov	r8, r3
 8000c8e:	898b      	ldrh	r3, [r1, #12]
 8000c90:	061b      	lsls	r3, r3, #24
 8000c92:	b09d      	sub	sp, #116	@ 0x74
 8000c94:	4607      	mov	r7, r0
 8000c96:	460d      	mov	r5, r1
 8000c98:	4614      	mov	r4, r2
 8000c9a:	d510      	bpl.n	8000cbe <_svfiprintf_r+0x36>
 8000c9c:	690b      	ldr	r3, [r1, #16]
 8000c9e:	b973      	cbnz	r3, 8000cbe <_svfiprintf_r+0x36>
 8000ca0:	2140      	movs	r1, #64	@ 0x40
 8000ca2:	f7ff ff09 	bl	8000ab8 <_malloc_r>
 8000ca6:	6028      	str	r0, [r5, #0]
 8000ca8:	6128      	str	r0, [r5, #16]
 8000caa:	b930      	cbnz	r0, 8000cba <_svfiprintf_r+0x32>
 8000cac:	230c      	movs	r3, #12
 8000cae:	603b      	str	r3, [r7, #0]
 8000cb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000cb4:	b01d      	add	sp, #116	@ 0x74
 8000cb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cba:	2340      	movs	r3, #64	@ 0x40
 8000cbc:	616b      	str	r3, [r5, #20]
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8000cc2:	2320      	movs	r3, #32
 8000cc4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000cc8:	f8cd 800c 	str.w	r8, [sp, #12]
 8000ccc:	2330      	movs	r3, #48	@ 0x30
 8000cce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000e6c <_svfiprintf_r+0x1e4>
 8000cd2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000cd6:	f04f 0901 	mov.w	r9, #1
 8000cda:	4623      	mov	r3, r4
 8000cdc:	469a      	mov	sl, r3
 8000cde:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000ce2:	b10a      	cbz	r2, 8000ce8 <_svfiprintf_r+0x60>
 8000ce4:	2a25      	cmp	r2, #37	@ 0x25
 8000ce6:	d1f9      	bne.n	8000cdc <_svfiprintf_r+0x54>
 8000ce8:	ebba 0b04 	subs.w	fp, sl, r4
 8000cec:	d00b      	beq.n	8000d06 <_svfiprintf_r+0x7e>
 8000cee:	465b      	mov	r3, fp
 8000cf0:	4622      	mov	r2, r4
 8000cf2:	4629      	mov	r1, r5
 8000cf4:	4638      	mov	r0, r7
 8000cf6:	f7ff ff6b 	bl	8000bd0 <__ssputs_r>
 8000cfa:	3001      	adds	r0, #1
 8000cfc:	f000 80a7 	beq.w	8000e4e <_svfiprintf_r+0x1c6>
 8000d00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000d02:	445a      	add	r2, fp
 8000d04:	9209      	str	r2, [sp, #36]	@ 0x24
 8000d06:	f89a 3000 	ldrb.w	r3, [sl]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	f000 809f 	beq.w	8000e4e <_svfiprintf_r+0x1c6>
 8000d10:	2300      	movs	r3, #0
 8000d12:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000d16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000d1a:	f10a 0a01 	add.w	sl, sl, #1
 8000d1e:	9304      	str	r3, [sp, #16]
 8000d20:	9307      	str	r3, [sp, #28]
 8000d22:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000d26:	931a      	str	r3, [sp, #104]	@ 0x68
 8000d28:	4654      	mov	r4, sl
 8000d2a:	2205      	movs	r2, #5
 8000d2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000d30:	484e      	ldr	r0, [pc, #312]	@ (8000e6c <_svfiprintf_r+0x1e4>)
 8000d32:	f7ff fa4d 	bl	80001d0 <memchr>
 8000d36:	9a04      	ldr	r2, [sp, #16]
 8000d38:	b9d8      	cbnz	r0, 8000d72 <_svfiprintf_r+0xea>
 8000d3a:	06d0      	lsls	r0, r2, #27
 8000d3c:	bf44      	itt	mi
 8000d3e:	2320      	movmi	r3, #32
 8000d40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000d44:	0711      	lsls	r1, r2, #28
 8000d46:	bf44      	itt	mi
 8000d48:	232b      	movmi	r3, #43	@ 0x2b
 8000d4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000d4e:	f89a 3000 	ldrb.w	r3, [sl]
 8000d52:	2b2a      	cmp	r3, #42	@ 0x2a
 8000d54:	d015      	beq.n	8000d82 <_svfiprintf_r+0xfa>
 8000d56:	9a07      	ldr	r2, [sp, #28]
 8000d58:	4654      	mov	r4, sl
 8000d5a:	2000      	movs	r0, #0
 8000d5c:	f04f 0c0a 	mov.w	ip, #10
 8000d60:	4621      	mov	r1, r4
 8000d62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000d66:	3b30      	subs	r3, #48	@ 0x30
 8000d68:	2b09      	cmp	r3, #9
 8000d6a:	d94b      	bls.n	8000e04 <_svfiprintf_r+0x17c>
 8000d6c:	b1b0      	cbz	r0, 8000d9c <_svfiprintf_r+0x114>
 8000d6e:	9207      	str	r2, [sp, #28]
 8000d70:	e014      	b.n	8000d9c <_svfiprintf_r+0x114>
 8000d72:	eba0 0308 	sub.w	r3, r0, r8
 8000d76:	fa09 f303 	lsl.w	r3, r9, r3
 8000d7a:	4313      	orrs	r3, r2
 8000d7c:	9304      	str	r3, [sp, #16]
 8000d7e:	46a2      	mov	sl, r4
 8000d80:	e7d2      	b.n	8000d28 <_svfiprintf_r+0xa0>
 8000d82:	9b03      	ldr	r3, [sp, #12]
 8000d84:	1d19      	adds	r1, r3, #4
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	9103      	str	r1, [sp, #12]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	bfbb      	ittet	lt
 8000d8e:	425b      	neglt	r3, r3
 8000d90:	f042 0202 	orrlt.w	r2, r2, #2
 8000d94:	9307      	strge	r3, [sp, #28]
 8000d96:	9307      	strlt	r3, [sp, #28]
 8000d98:	bfb8      	it	lt
 8000d9a:	9204      	strlt	r2, [sp, #16]
 8000d9c:	7823      	ldrb	r3, [r4, #0]
 8000d9e:	2b2e      	cmp	r3, #46	@ 0x2e
 8000da0:	d10a      	bne.n	8000db8 <_svfiprintf_r+0x130>
 8000da2:	7863      	ldrb	r3, [r4, #1]
 8000da4:	2b2a      	cmp	r3, #42	@ 0x2a
 8000da6:	d132      	bne.n	8000e0e <_svfiprintf_r+0x186>
 8000da8:	9b03      	ldr	r3, [sp, #12]
 8000daa:	1d1a      	adds	r2, r3, #4
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	9203      	str	r2, [sp, #12]
 8000db0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000db4:	3402      	adds	r4, #2
 8000db6:	9305      	str	r3, [sp, #20]
 8000db8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8000e70 <_svfiprintf_r+0x1e8>
 8000dbc:	7821      	ldrb	r1, [r4, #0]
 8000dbe:	2203      	movs	r2, #3
 8000dc0:	4650      	mov	r0, sl
 8000dc2:	f7ff fa05 	bl	80001d0 <memchr>
 8000dc6:	b138      	cbz	r0, 8000dd8 <_svfiprintf_r+0x150>
 8000dc8:	9b04      	ldr	r3, [sp, #16]
 8000dca:	eba0 000a 	sub.w	r0, r0, sl
 8000dce:	2240      	movs	r2, #64	@ 0x40
 8000dd0:	4082      	lsls	r2, r0
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	3401      	adds	r4, #1
 8000dd6:	9304      	str	r3, [sp, #16]
 8000dd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000ddc:	4825      	ldr	r0, [pc, #148]	@ (8000e74 <_svfiprintf_r+0x1ec>)
 8000dde:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000de2:	2206      	movs	r2, #6
 8000de4:	f7ff f9f4 	bl	80001d0 <memchr>
 8000de8:	2800      	cmp	r0, #0
 8000dea:	d036      	beq.n	8000e5a <_svfiprintf_r+0x1d2>
 8000dec:	4b22      	ldr	r3, [pc, #136]	@ (8000e78 <_svfiprintf_r+0x1f0>)
 8000dee:	bb1b      	cbnz	r3, 8000e38 <_svfiprintf_r+0x1b0>
 8000df0:	9b03      	ldr	r3, [sp, #12]
 8000df2:	3307      	adds	r3, #7
 8000df4:	f023 0307 	bic.w	r3, r3, #7
 8000df8:	3308      	adds	r3, #8
 8000dfa:	9303      	str	r3, [sp, #12]
 8000dfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000dfe:	4433      	add	r3, r6
 8000e00:	9309      	str	r3, [sp, #36]	@ 0x24
 8000e02:	e76a      	b.n	8000cda <_svfiprintf_r+0x52>
 8000e04:	fb0c 3202 	mla	r2, ip, r2, r3
 8000e08:	460c      	mov	r4, r1
 8000e0a:	2001      	movs	r0, #1
 8000e0c:	e7a8      	b.n	8000d60 <_svfiprintf_r+0xd8>
 8000e0e:	2300      	movs	r3, #0
 8000e10:	3401      	adds	r4, #1
 8000e12:	9305      	str	r3, [sp, #20]
 8000e14:	4619      	mov	r1, r3
 8000e16:	f04f 0c0a 	mov.w	ip, #10
 8000e1a:	4620      	mov	r0, r4
 8000e1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000e20:	3a30      	subs	r2, #48	@ 0x30
 8000e22:	2a09      	cmp	r2, #9
 8000e24:	d903      	bls.n	8000e2e <_svfiprintf_r+0x1a6>
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d0c6      	beq.n	8000db8 <_svfiprintf_r+0x130>
 8000e2a:	9105      	str	r1, [sp, #20]
 8000e2c:	e7c4      	b.n	8000db8 <_svfiprintf_r+0x130>
 8000e2e:	fb0c 2101 	mla	r1, ip, r1, r2
 8000e32:	4604      	mov	r4, r0
 8000e34:	2301      	movs	r3, #1
 8000e36:	e7f0      	b.n	8000e1a <_svfiprintf_r+0x192>
 8000e38:	ab03      	add	r3, sp, #12
 8000e3a:	9300      	str	r3, [sp, #0]
 8000e3c:	462a      	mov	r2, r5
 8000e3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e7c <_svfiprintf_r+0x1f4>)
 8000e40:	a904      	add	r1, sp, #16
 8000e42:	4638      	mov	r0, r7
 8000e44:	f3af 8000 	nop.w
 8000e48:	1c42      	adds	r2, r0, #1
 8000e4a:	4606      	mov	r6, r0
 8000e4c:	d1d6      	bne.n	8000dfc <_svfiprintf_r+0x174>
 8000e4e:	89ab      	ldrh	r3, [r5, #12]
 8000e50:	065b      	lsls	r3, r3, #25
 8000e52:	f53f af2d 	bmi.w	8000cb0 <_svfiprintf_r+0x28>
 8000e56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000e58:	e72c      	b.n	8000cb4 <_svfiprintf_r+0x2c>
 8000e5a:	ab03      	add	r3, sp, #12
 8000e5c:	9300      	str	r3, [sp, #0]
 8000e5e:	462a      	mov	r2, r5
 8000e60:	4b06      	ldr	r3, [pc, #24]	@ (8000e7c <_svfiprintf_r+0x1f4>)
 8000e62:	a904      	add	r1, sp, #16
 8000e64:	4638      	mov	r0, r7
 8000e66:	f000 f879 	bl	8000f5c <_printf_i>
 8000e6a:	e7ed      	b.n	8000e48 <_svfiprintf_r+0x1c0>
 8000e6c:	080012cf 	.word	0x080012cf
 8000e70:	080012d5 	.word	0x080012d5
 8000e74:	080012d9 	.word	0x080012d9
 8000e78:	00000000 	.word	0x00000000
 8000e7c:	08000bd1 	.word	0x08000bd1

08000e80 <_printf_common>:
 8000e80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e84:	4616      	mov	r6, r2
 8000e86:	4698      	mov	r8, r3
 8000e88:	688a      	ldr	r2, [r1, #8]
 8000e8a:	690b      	ldr	r3, [r1, #16]
 8000e8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000e90:	4293      	cmp	r3, r2
 8000e92:	bfb8      	it	lt
 8000e94:	4613      	movlt	r3, r2
 8000e96:	6033      	str	r3, [r6, #0]
 8000e98:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000e9c:	4607      	mov	r7, r0
 8000e9e:	460c      	mov	r4, r1
 8000ea0:	b10a      	cbz	r2, 8000ea6 <_printf_common+0x26>
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	6033      	str	r3, [r6, #0]
 8000ea6:	6823      	ldr	r3, [r4, #0]
 8000ea8:	0699      	lsls	r1, r3, #26
 8000eaa:	bf42      	ittt	mi
 8000eac:	6833      	ldrmi	r3, [r6, #0]
 8000eae:	3302      	addmi	r3, #2
 8000eb0:	6033      	strmi	r3, [r6, #0]
 8000eb2:	6825      	ldr	r5, [r4, #0]
 8000eb4:	f015 0506 	ands.w	r5, r5, #6
 8000eb8:	d106      	bne.n	8000ec8 <_printf_common+0x48>
 8000eba:	f104 0a19 	add.w	sl, r4, #25
 8000ebe:	68e3      	ldr	r3, [r4, #12]
 8000ec0:	6832      	ldr	r2, [r6, #0]
 8000ec2:	1a9b      	subs	r3, r3, r2
 8000ec4:	42ab      	cmp	r3, r5
 8000ec6:	dc26      	bgt.n	8000f16 <_printf_common+0x96>
 8000ec8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000ecc:	6822      	ldr	r2, [r4, #0]
 8000ece:	3b00      	subs	r3, #0
 8000ed0:	bf18      	it	ne
 8000ed2:	2301      	movne	r3, #1
 8000ed4:	0692      	lsls	r2, r2, #26
 8000ed6:	d42b      	bmi.n	8000f30 <_printf_common+0xb0>
 8000ed8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000edc:	4641      	mov	r1, r8
 8000ede:	4638      	mov	r0, r7
 8000ee0:	47c8      	blx	r9
 8000ee2:	3001      	adds	r0, #1
 8000ee4:	d01e      	beq.n	8000f24 <_printf_common+0xa4>
 8000ee6:	6823      	ldr	r3, [r4, #0]
 8000ee8:	6922      	ldr	r2, [r4, #16]
 8000eea:	f003 0306 	and.w	r3, r3, #6
 8000eee:	2b04      	cmp	r3, #4
 8000ef0:	bf02      	ittt	eq
 8000ef2:	68e5      	ldreq	r5, [r4, #12]
 8000ef4:	6833      	ldreq	r3, [r6, #0]
 8000ef6:	1aed      	subeq	r5, r5, r3
 8000ef8:	68a3      	ldr	r3, [r4, #8]
 8000efa:	bf0c      	ite	eq
 8000efc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000f00:	2500      	movne	r5, #0
 8000f02:	4293      	cmp	r3, r2
 8000f04:	bfc4      	itt	gt
 8000f06:	1a9b      	subgt	r3, r3, r2
 8000f08:	18ed      	addgt	r5, r5, r3
 8000f0a:	2600      	movs	r6, #0
 8000f0c:	341a      	adds	r4, #26
 8000f0e:	42b5      	cmp	r5, r6
 8000f10:	d11a      	bne.n	8000f48 <_printf_common+0xc8>
 8000f12:	2000      	movs	r0, #0
 8000f14:	e008      	b.n	8000f28 <_printf_common+0xa8>
 8000f16:	2301      	movs	r3, #1
 8000f18:	4652      	mov	r2, sl
 8000f1a:	4641      	mov	r1, r8
 8000f1c:	4638      	mov	r0, r7
 8000f1e:	47c8      	blx	r9
 8000f20:	3001      	adds	r0, #1
 8000f22:	d103      	bne.n	8000f2c <_printf_common+0xac>
 8000f24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f2c:	3501      	adds	r5, #1
 8000f2e:	e7c6      	b.n	8000ebe <_printf_common+0x3e>
 8000f30:	18e1      	adds	r1, r4, r3
 8000f32:	1c5a      	adds	r2, r3, #1
 8000f34:	2030      	movs	r0, #48	@ 0x30
 8000f36:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8000f3a:	4422      	add	r2, r4
 8000f3c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8000f40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8000f44:	3302      	adds	r3, #2
 8000f46:	e7c7      	b.n	8000ed8 <_printf_common+0x58>
 8000f48:	2301      	movs	r3, #1
 8000f4a:	4622      	mov	r2, r4
 8000f4c:	4641      	mov	r1, r8
 8000f4e:	4638      	mov	r0, r7
 8000f50:	47c8      	blx	r9
 8000f52:	3001      	adds	r0, #1
 8000f54:	d0e6      	beq.n	8000f24 <_printf_common+0xa4>
 8000f56:	3601      	adds	r6, #1
 8000f58:	e7d9      	b.n	8000f0e <_printf_common+0x8e>
	...

08000f5c <_printf_i>:
 8000f5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000f60:	7e0f      	ldrb	r7, [r1, #24]
 8000f62:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8000f64:	2f78      	cmp	r7, #120	@ 0x78
 8000f66:	4691      	mov	r9, r2
 8000f68:	4680      	mov	r8, r0
 8000f6a:	460c      	mov	r4, r1
 8000f6c:	469a      	mov	sl, r3
 8000f6e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8000f72:	d807      	bhi.n	8000f84 <_printf_i+0x28>
 8000f74:	2f62      	cmp	r7, #98	@ 0x62
 8000f76:	d80a      	bhi.n	8000f8e <_printf_i+0x32>
 8000f78:	2f00      	cmp	r7, #0
 8000f7a:	f000 80d2 	beq.w	8001122 <_printf_i+0x1c6>
 8000f7e:	2f58      	cmp	r7, #88	@ 0x58
 8000f80:	f000 80b9 	beq.w	80010f6 <_printf_i+0x19a>
 8000f84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000f88:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8000f8c:	e03a      	b.n	8001004 <_printf_i+0xa8>
 8000f8e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8000f92:	2b15      	cmp	r3, #21
 8000f94:	d8f6      	bhi.n	8000f84 <_printf_i+0x28>
 8000f96:	a101      	add	r1, pc, #4	@ (adr r1, 8000f9c <_printf_i+0x40>)
 8000f98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000f9c:	08000ff5 	.word	0x08000ff5
 8000fa0:	08001009 	.word	0x08001009
 8000fa4:	08000f85 	.word	0x08000f85
 8000fa8:	08000f85 	.word	0x08000f85
 8000fac:	08000f85 	.word	0x08000f85
 8000fb0:	08000f85 	.word	0x08000f85
 8000fb4:	08001009 	.word	0x08001009
 8000fb8:	08000f85 	.word	0x08000f85
 8000fbc:	08000f85 	.word	0x08000f85
 8000fc0:	08000f85 	.word	0x08000f85
 8000fc4:	08000f85 	.word	0x08000f85
 8000fc8:	08001109 	.word	0x08001109
 8000fcc:	08001033 	.word	0x08001033
 8000fd0:	080010c3 	.word	0x080010c3
 8000fd4:	08000f85 	.word	0x08000f85
 8000fd8:	08000f85 	.word	0x08000f85
 8000fdc:	0800112b 	.word	0x0800112b
 8000fe0:	08000f85 	.word	0x08000f85
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08000f85 	.word	0x08000f85
 8000fec:	08000f85 	.word	0x08000f85
 8000ff0:	080010cb 	.word	0x080010cb
 8000ff4:	6833      	ldr	r3, [r6, #0]
 8000ff6:	1d1a      	adds	r2, r3, #4
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	6032      	str	r2, [r6, #0]
 8000ffc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001000:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001004:	2301      	movs	r3, #1
 8001006:	e09d      	b.n	8001144 <_printf_i+0x1e8>
 8001008:	6833      	ldr	r3, [r6, #0]
 800100a:	6820      	ldr	r0, [r4, #0]
 800100c:	1d19      	adds	r1, r3, #4
 800100e:	6031      	str	r1, [r6, #0]
 8001010:	0606      	lsls	r6, r0, #24
 8001012:	d501      	bpl.n	8001018 <_printf_i+0xbc>
 8001014:	681d      	ldr	r5, [r3, #0]
 8001016:	e003      	b.n	8001020 <_printf_i+0xc4>
 8001018:	0645      	lsls	r5, r0, #25
 800101a:	d5fb      	bpl.n	8001014 <_printf_i+0xb8>
 800101c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001020:	2d00      	cmp	r5, #0
 8001022:	da03      	bge.n	800102c <_printf_i+0xd0>
 8001024:	232d      	movs	r3, #45	@ 0x2d
 8001026:	426d      	negs	r5, r5
 8001028:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800102c:	4859      	ldr	r0, [pc, #356]	@ (8001194 <_printf_i+0x238>)
 800102e:	230a      	movs	r3, #10
 8001030:	e011      	b.n	8001056 <_printf_i+0xfa>
 8001032:	6821      	ldr	r1, [r4, #0]
 8001034:	6833      	ldr	r3, [r6, #0]
 8001036:	0608      	lsls	r0, r1, #24
 8001038:	f853 5b04 	ldr.w	r5, [r3], #4
 800103c:	d402      	bmi.n	8001044 <_printf_i+0xe8>
 800103e:	0649      	lsls	r1, r1, #25
 8001040:	bf48      	it	mi
 8001042:	b2ad      	uxthmi	r5, r5
 8001044:	2f6f      	cmp	r7, #111	@ 0x6f
 8001046:	4853      	ldr	r0, [pc, #332]	@ (8001194 <_printf_i+0x238>)
 8001048:	6033      	str	r3, [r6, #0]
 800104a:	bf14      	ite	ne
 800104c:	230a      	movne	r3, #10
 800104e:	2308      	moveq	r3, #8
 8001050:	2100      	movs	r1, #0
 8001052:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001056:	6866      	ldr	r6, [r4, #4]
 8001058:	60a6      	str	r6, [r4, #8]
 800105a:	2e00      	cmp	r6, #0
 800105c:	bfa2      	ittt	ge
 800105e:	6821      	ldrge	r1, [r4, #0]
 8001060:	f021 0104 	bicge.w	r1, r1, #4
 8001064:	6021      	strge	r1, [r4, #0]
 8001066:	b90d      	cbnz	r5, 800106c <_printf_i+0x110>
 8001068:	2e00      	cmp	r6, #0
 800106a:	d04b      	beq.n	8001104 <_printf_i+0x1a8>
 800106c:	4616      	mov	r6, r2
 800106e:	fbb5 f1f3 	udiv	r1, r5, r3
 8001072:	fb03 5711 	mls	r7, r3, r1, r5
 8001076:	5dc7      	ldrb	r7, [r0, r7]
 8001078:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800107c:	462f      	mov	r7, r5
 800107e:	42bb      	cmp	r3, r7
 8001080:	460d      	mov	r5, r1
 8001082:	d9f4      	bls.n	800106e <_printf_i+0x112>
 8001084:	2b08      	cmp	r3, #8
 8001086:	d10b      	bne.n	80010a0 <_printf_i+0x144>
 8001088:	6823      	ldr	r3, [r4, #0]
 800108a:	07df      	lsls	r7, r3, #31
 800108c:	d508      	bpl.n	80010a0 <_printf_i+0x144>
 800108e:	6923      	ldr	r3, [r4, #16]
 8001090:	6861      	ldr	r1, [r4, #4]
 8001092:	4299      	cmp	r1, r3
 8001094:	bfde      	ittt	le
 8001096:	2330      	movle	r3, #48	@ 0x30
 8001098:	f806 3c01 	strble.w	r3, [r6, #-1]
 800109c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80010a0:	1b92      	subs	r2, r2, r6
 80010a2:	6122      	str	r2, [r4, #16]
 80010a4:	f8cd a000 	str.w	sl, [sp]
 80010a8:	464b      	mov	r3, r9
 80010aa:	aa03      	add	r2, sp, #12
 80010ac:	4621      	mov	r1, r4
 80010ae:	4640      	mov	r0, r8
 80010b0:	f7ff fee6 	bl	8000e80 <_printf_common>
 80010b4:	3001      	adds	r0, #1
 80010b6:	d14a      	bne.n	800114e <_printf_i+0x1f2>
 80010b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80010bc:	b004      	add	sp, #16
 80010be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010c2:	6823      	ldr	r3, [r4, #0]
 80010c4:	f043 0320 	orr.w	r3, r3, #32
 80010c8:	6023      	str	r3, [r4, #0]
 80010ca:	4833      	ldr	r0, [pc, #204]	@ (8001198 <_printf_i+0x23c>)
 80010cc:	2778      	movs	r7, #120	@ 0x78
 80010ce:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80010d2:	6823      	ldr	r3, [r4, #0]
 80010d4:	6831      	ldr	r1, [r6, #0]
 80010d6:	061f      	lsls	r7, r3, #24
 80010d8:	f851 5b04 	ldr.w	r5, [r1], #4
 80010dc:	d402      	bmi.n	80010e4 <_printf_i+0x188>
 80010de:	065f      	lsls	r7, r3, #25
 80010e0:	bf48      	it	mi
 80010e2:	b2ad      	uxthmi	r5, r5
 80010e4:	6031      	str	r1, [r6, #0]
 80010e6:	07d9      	lsls	r1, r3, #31
 80010e8:	bf44      	itt	mi
 80010ea:	f043 0320 	orrmi.w	r3, r3, #32
 80010ee:	6023      	strmi	r3, [r4, #0]
 80010f0:	b11d      	cbz	r5, 80010fa <_printf_i+0x19e>
 80010f2:	2310      	movs	r3, #16
 80010f4:	e7ac      	b.n	8001050 <_printf_i+0xf4>
 80010f6:	4827      	ldr	r0, [pc, #156]	@ (8001194 <_printf_i+0x238>)
 80010f8:	e7e9      	b.n	80010ce <_printf_i+0x172>
 80010fa:	6823      	ldr	r3, [r4, #0]
 80010fc:	f023 0320 	bic.w	r3, r3, #32
 8001100:	6023      	str	r3, [r4, #0]
 8001102:	e7f6      	b.n	80010f2 <_printf_i+0x196>
 8001104:	4616      	mov	r6, r2
 8001106:	e7bd      	b.n	8001084 <_printf_i+0x128>
 8001108:	6833      	ldr	r3, [r6, #0]
 800110a:	6825      	ldr	r5, [r4, #0]
 800110c:	6961      	ldr	r1, [r4, #20]
 800110e:	1d18      	adds	r0, r3, #4
 8001110:	6030      	str	r0, [r6, #0]
 8001112:	062e      	lsls	r6, r5, #24
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	d501      	bpl.n	800111c <_printf_i+0x1c0>
 8001118:	6019      	str	r1, [r3, #0]
 800111a:	e002      	b.n	8001122 <_printf_i+0x1c6>
 800111c:	0668      	lsls	r0, r5, #25
 800111e:	d5fb      	bpl.n	8001118 <_printf_i+0x1bc>
 8001120:	8019      	strh	r1, [r3, #0]
 8001122:	2300      	movs	r3, #0
 8001124:	6123      	str	r3, [r4, #16]
 8001126:	4616      	mov	r6, r2
 8001128:	e7bc      	b.n	80010a4 <_printf_i+0x148>
 800112a:	6833      	ldr	r3, [r6, #0]
 800112c:	1d1a      	adds	r2, r3, #4
 800112e:	6032      	str	r2, [r6, #0]
 8001130:	681e      	ldr	r6, [r3, #0]
 8001132:	6862      	ldr	r2, [r4, #4]
 8001134:	2100      	movs	r1, #0
 8001136:	4630      	mov	r0, r6
 8001138:	f7ff f84a 	bl	80001d0 <memchr>
 800113c:	b108      	cbz	r0, 8001142 <_printf_i+0x1e6>
 800113e:	1b80      	subs	r0, r0, r6
 8001140:	6060      	str	r0, [r4, #4]
 8001142:	6863      	ldr	r3, [r4, #4]
 8001144:	6123      	str	r3, [r4, #16]
 8001146:	2300      	movs	r3, #0
 8001148:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800114c:	e7aa      	b.n	80010a4 <_printf_i+0x148>
 800114e:	6923      	ldr	r3, [r4, #16]
 8001150:	4632      	mov	r2, r6
 8001152:	4649      	mov	r1, r9
 8001154:	4640      	mov	r0, r8
 8001156:	47d0      	blx	sl
 8001158:	3001      	adds	r0, #1
 800115a:	d0ad      	beq.n	80010b8 <_printf_i+0x15c>
 800115c:	6823      	ldr	r3, [r4, #0]
 800115e:	079b      	lsls	r3, r3, #30
 8001160:	d413      	bmi.n	800118a <_printf_i+0x22e>
 8001162:	68e0      	ldr	r0, [r4, #12]
 8001164:	9b03      	ldr	r3, [sp, #12]
 8001166:	4298      	cmp	r0, r3
 8001168:	bfb8      	it	lt
 800116a:	4618      	movlt	r0, r3
 800116c:	e7a6      	b.n	80010bc <_printf_i+0x160>
 800116e:	2301      	movs	r3, #1
 8001170:	4632      	mov	r2, r6
 8001172:	4649      	mov	r1, r9
 8001174:	4640      	mov	r0, r8
 8001176:	47d0      	blx	sl
 8001178:	3001      	adds	r0, #1
 800117a:	d09d      	beq.n	80010b8 <_printf_i+0x15c>
 800117c:	3501      	adds	r5, #1
 800117e:	68e3      	ldr	r3, [r4, #12]
 8001180:	9903      	ldr	r1, [sp, #12]
 8001182:	1a5b      	subs	r3, r3, r1
 8001184:	42ab      	cmp	r3, r5
 8001186:	dcf2      	bgt.n	800116e <_printf_i+0x212>
 8001188:	e7eb      	b.n	8001162 <_printf_i+0x206>
 800118a:	2500      	movs	r5, #0
 800118c:	f104 0619 	add.w	r6, r4, #25
 8001190:	e7f5      	b.n	800117e <_printf_i+0x222>
 8001192:	bf00      	nop
 8001194:	080012e0 	.word	0x080012e0
 8001198:	080012f1 	.word	0x080012f1

0800119c <memmove>:
 800119c:	4288      	cmp	r0, r1
 800119e:	b510      	push	{r4, lr}
 80011a0:	eb01 0402 	add.w	r4, r1, r2
 80011a4:	d902      	bls.n	80011ac <memmove+0x10>
 80011a6:	4284      	cmp	r4, r0
 80011a8:	4623      	mov	r3, r4
 80011aa:	d807      	bhi.n	80011bc <memmove+0x20>
 80011ac:	1e43      	subs	r3, r0, #1
 80011ae:	42a1      	cmp	r1, r4
 80011b0:	d008      	beq.n	80011c4 <memmove+0x28>
 80011b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80011b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80011ba:	e7f8      	b.n	80011ae <memmove+0x12>
 80011bc:	4402      	add	r2, r0
 80011be:	4601      	mov	r1, r0
 80011c0:	428a      	cmp	r2, r1
 80011c2:	d100      	bne.n	80011c6 <memmove+0x2a>
 80011c4:	bd10      	pop	{r4, pc}
 80011c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80011ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80011ce:	e7f7      	b.n	80011c0 <memmove+0x24>

080011d0 <_sbrk_r>:
 80011d0:	b538      	push	{r3, r4, r5, lr}
 80011d2:	4d06      	ldr	r5, [pc, #24]	@ (80011ec <_sbrk_r+0x1c>)
 80011d4:	2300      	movs	r3, #0
 80011d6:	4604      	mov	r4, r0
 80011d8:	4608      	mov	r0, r1
 80011da:	602b      	str	r3, [r5, #0]
 80011dc:	f7ff fa7e 	bl	80006dc <_sbrk>
 80011e0:	1c43      	adds	r3, r0, #1
 80011e2:	d102      	bne.n	80011ea <_sbrk_r+0x1a>
 80011e4:	682b      	ldr	r3, [r5, #0]
 80011e6:	b103      	cbz	r3, 80011ea <_sbrk_r+0x1a>
 80011e8:	6023      	str	r3, [r4, #0]
 80011ea:	bd38      	pop	{r3, r4, r5, pc}
 80011ec:	200001ac 	.word	0x200001ac

080011f0 <memcpy>:
 80011f0:	440a      	add	r2, r1
 80011f2:	4291      	cmp	r1, r2
 80011f4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80011f8:	d100      	bne.n	80011fc <memcpy+0xc>
 80011fa:	4770      	bx	lr
 80011fc:	b510      	push	{r4, lr}
 80011fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001202:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001206:	4291      	cmp	r1, r2
 8001208:	d1f9      	bne.n	80011fe <memcpy+0xe>
 800120a:	bd10      	pop	{r4, pc}

0800120c <_realloc_r>:
 800120c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001210:	4680      	mov	r8, r0
 8001212:	4615      	mov	r5, r2
 8001214:	460c      	mov	r4, r1
 8001216:	b921      	cbnz	r1, 8001222 <_realloc_r+0x16>
 8001218:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800121c:	4611      	mov	r1, r2
 800121e:	f7ff bc4b 	b.w	8000ab8 <_malloc_r>
 8001222:	b92a      	cbnz	r2, 8001230 <_realloc_r+0x24>
 8001224:	f7ff fbdc 	bl	80009e0 <_free_r>
 8001228:	2400      	movs	r4, #0
 800122a:	4620      	mov	r0, r4
 800122c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001230:	f000 f81a 	bl	8001268 <_malloc_usable_size_r>
 8001234:	4285      	cmp	r5, r0
 8001236:	4606      	mov	r6, r0
 8001238:	d802      	bhi.n	8001240 <_realloc_r+0x34>
 800123a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800123e:	d8f4      	bhi.n	800122a <_realloc_r+0x1e>
 8001240:	4629      	mov	r1, r5
 8001242:	4640      	mov	r0, r8
 8001244:	f7ff fc38 	bl	8000ab8 <_malloc_r>
 8001248:	4607      	mov	r7, r0
 800124a:	2800      	cmp	r0, #0
 800124c:	d0ec      	beq.n	8001228 <_realloc_r+0x1c>
 800124e:	42b5      	cmp	r5, r6
 8001250:	462a      	mov	r2, r5
 8001252:	4621      	mov	r1, r4
 8001254:	bf28      	it	cs
 8001256:	4632      	movcs	r2, r6
 8001258:	f7ff ffca 	bl	80011f0 <memcpy>
 800125c:	4621      	mov	r1, r4
 800125e:	4640      	mov	r0, r8
 8001260:	f7ff fbbe 	bl	80009e0 <_free_r>
 8001264:	463c      	mov	r4, r7
 8001266:	e7e0      	b.n	800122a <_realloc_r+0x1e>

08001268 <_malloc_usable_size_r>:
 8001268:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800126c:	1f18      	subs	r0, r3, #4
 800126e:	2b00      	cmp	r3, #0
 8001270:	bfbc      	itt	lt
 8001272:	580b      	ldrlt	r3, [r1, r0]
 8001274:	18c0      	addlt	r0, r0, r3
 8001276:	4770      	bx	lr

08001278 <_init>:
 8001278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800127a:	bf00      	nop
 800127c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800127e:	bc08      	pop	{r3}
 8001280:	469e      	mov	lr, r3
 8001282:	4770      	bx	lr

08001284 <_fini>:
 8001284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001286:	bf00      	nop
 8001288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800128a:	bc08      	pop	{r3}
 800128c:	469e      	mov	lr, r3
 800128e:	4770      	bx	lr
