<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xcau25p-ffvb676-2-e" LaunchTime="1727981653" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/TopMi400EamPoc.dcp">
  <File Type="PA-TCL" Name="TopMi400EamPoc.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="TopMi400EamPoc_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="TopMi400EamPoc_reports.tcl"/>
  <File Type="RDS-RDS" Name="TopMi400EamPoc.vds"/>
  <File Type="RDS-UTIL" Name="TopMi400EamPoc_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="TopMi400EamPoc_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="TopMi400EamPoc.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="TopMi400EamPoc_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="TopMi400EamPoc_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/PcieBridge/PcieBridge.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/MicroBlazeCore/MicroBlazeCore.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../source/Top_DFX_Main.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../source/TopMi400EamPoc.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="TopMi400EamPoc"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../source/io_constraints.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../source/clock_constraints.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PPRDIR/../source/clock_constraints.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/TopMi400EamPoc.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="MicroBlazeCore_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="MicroBlazeCore_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="MicroBlazeCore_rst_clk_wiz_1_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="MicroBlazeCore_axi_uartlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="MicroBlazeCore_Axi4FabricBridge_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="PcieBridge_axis_dwidth_converter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="PcieBridge_mdm_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="MicroBlazeCore_auto_cc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="MicroBlazeCore_microblaze_0_axi_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="MicroBlazeCore_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="MicroBlazeCore_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="MicroBlazeCore_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="MicroBlazeCore_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="MicroBlazeCore_axi_timer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="MicroBlazeCore_axi_timer_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="MicroBlazeCore_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="PcieBridge_xdma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="PcieBridge_util_ds_buf_0"/>
</GenRun>
