// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vsdram_tb.h for the primary calling header

#include "Vsdram_tb__pch.h"
#include "Vsdram_tb_sdram_ctrl_if.h"

VL_ATTR_COLD void Vsdram_tb_sdram_ctrl_if___ctor_var_reset(Vsdram_tb_sdram_ctrl_if* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vsdram_tb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vsdram_tb_sdram_ctrl_if___ctor_var_reset\n"); );
    // Body
    vlSelf->wr = VL_RAND_RESET_I(4);
    vlSelf->rd = VL_RAND_RESET_I(1);
    vlSelf->addr = VL_RAND_RESET_I(32);
    vlSelf->write_data = VL_RAND_RESET_I(32);
    vlSelf->read_data = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__write_data__v0 = 0;
    vlSelf->__Vdlyvset__addr__v0 = 0;
    vlSelf->__Vdlyvset__wr__v0 = 0;
    vlSelf->__Vdlyvset__rd__v0 = 0;
    vlSelf->__Vdlyvval__addr__v1 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__addr__v1 = 0;
    vlSelf->__Vdlyvval__write_data__v1 = 0;
    vlSelf->__Vdlyvset__write_data__v1 = 0;
    vlSelf->__Vdlyvset__wr__v1 = 0;
    vlSelf->__Vdlyvset__wr__v2 = 0;
    vlSelf->__Vdlyvset__write_data__v2 = 0;
    vlSelf->__Vdlyvset__rd__v1 = 0;
    vlSelf->__Vdlyvset__rd__v2 = 0;
    vlSelf->__Vdlyvset__write_data__v3 = 0;
    vlSelf->__Vdlyvset__addr__v2 = 0;
    vlSelf->__Vdlyvset__wr__v3 = 0;
    vlSelf->__Vdlyvset__rd__v3 = 0;
    vlSelf->__Vdlyvval__addr__v3 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__addr__v3 = 0;
    vlSelf->__Vdlyvval__write_data__v4 = 0;
    vlSelf->__Vdlyvset__write_data__v4 = 0;
    vlSelf->__Vdlyvset__wr__v4 = 0;
    vlSelf->__Vdlyvset__wr__v5 = 0;
    vlSelf->__Vdlyvset__write_data__v5 = 0;
    vlSelf->__Vdlyvset__rd__v4 = 0;
    vlSelf->__Vdlyvset__rd__v5 = 0;
    vlSelf->__Vdlyvset__write_data__v6 = 0;
    vlSelf->__Vdlyvset__addr__v4 = 0;
    vlSelf->__Vdlyvset__wr__v6 = 0;
    vlSelf->__Vdlyvset__rd__v6 = 0;
    vlSelf->__Vdlyvval__addr__v5 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__addr__v5 = 0;
    vlSelf->__Vdlyvval__write_data__v7 = 0;
    vlSelf->__Vdlyvset__write_data__v7 = 0;
    vlSelf->__Vdlyvset__wr__v7 = 0;
    vlSelf->__Vdlyvset__wr__v8 = 0;
    vlSelf->__Vdlyvset__write_data__v8 = 0;
    vlSelf->__Vdlyvset__rd__v7 = 0;
    vlSelf->__Vdlyvset__rd__v8 = 0;
    vlSelf->__Vdlyvset__write_data__v9 = 0;
    vlSelf->__Vdlyvset__addr__v6 = 0;
    vlSelf->__Vdlyvset__wr__v9 = 0;
    vlSelf->__Vdlyvset__rd__v9 = 0;
    vlSelf->__Vdlyvval__addr__v7 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__addr__v7 = 0;
    vlSelf->__Vdlyvval__write_data__v10 = 0;
    vlSelf->__Vdlyvset__write_data__v10 = 0;
    vlSelf->__Vdlyvset__wr__v10 = 0;
    vlSelf->__Vdlyvset__wr__v11 = 0;
    vlSelf->__Vdlyvset__write_data__v11 = 0;
    vlSelf->__Vdlyvset__rd__v10 = 0;
    vlSelf->__Vdlyvset__rd__v11 = 0;
    vlSelf->__Vdlyvset__write_data__v12 = 0;
    vlSelf->__Vdlyvset__addr__v8 = 0;
    vlSelf->__Vdlyvset__wr__v12 = 0;
    vlSelf->__Vdlyvset__rd__v12 = 0;
    vlSelf->__Vdlyvval__addr__v9 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__addr__v9 = 0;
    vlSelf->__Vdlyvval__write_data__v13 = 0;
    vlSelf->__Vdlyvset__write_data__v13 = 0;
    vlSelf->__Vdlyvset__wr__v13 = 0;
    vlSelf->__Vdlyvset__wr__v14 = 0;
    vlSelf->__Vdlyvset__write_data__v14 = 0;
    vlSelf->__Vdlyvset__rd__v13 = 0;
    vlSelf->__Vdlyvset__rd__v14 = 0;
    vlSelf->__Vdlyvset__write_data__v15 = 0;
    vlSelf->__Vdlyvset__addr__v10 = 0;
    vlSelf->__Vdlyvset__wr__v15 = 0;
    vlSelf->__Vdlyvset__rd__v15 = 0;
    vlSelf->__Vdlyvval__addr__v11 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__addr__v11 = 0;
    vlSelf->__Vdlyvval__write_data__v16 = 0;
    vlSelf->__Vdlyvset__write_data__v16 = 0;
    vlSelf->__Vdlyvset__wr__v16 = 0;
    vlSelf->__Vdlyvset__wr__v17 = 0;
    vlSelf->__Vdlyvset__write_data__v17 = 0;
    vlSelf->__Vdlyvset__rd__v16 = 0;
    vlSelf->__Vdlyvset__rd__v17 = 0;
    vlSelf->__Vdlyvset__write_data__v18 = 0;
    vlSelf->__Vdlyvset__addr__v12 = 0;
    vlSelf->__Vdlyvset__wr__v18 = 0;
    vlSelf->__Vdlyvset__rd__v18 = 0;
    vlSelf->__Vdlyvval__addr__v13 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__addr__v13 = 0;
    vlSelf->__Vdlyvval__write_data__v19 = 0;
    vlSelf->__Vdlyvset__write_data__v19 = 0;
    vlSelf->__Vdlyvset__wr__v19 = 0;
    vlSelf->__Vdlyvset__wr__v20 = 0;
    vlSelf->__Vdlyvset__write_data__v20 = 0;
    vlSelf->__Vdlyvset__rd__v19 = 0;
    vlSelf->__Vdlyvset__rd__v20 = 0;
    vlSelf->__Vdlyvset__write_data__v21 = 0;
    vlSelf->__Vdlyvset__addr__v14 = 0;
    vlSelf->__Vdlyvset__wr__v21 = 0;
    vlSelf->__Vdlyvset__rd__v21 = 0;
    vlSelf->__Vdlyvval__addr__v15 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__addr__v15 = 0;
    vlSelf->__Vdlyvval__write_data__v22 = 0;
    vlSelf->__Vdlyvset__write_data__v22 = 0;
    vlSelf->__Vdlyvset__wr__v22 = 0;
    vlSelf->__Vdlyvset__wr__v23 = 0;
    vlSelf->__Vdlyvset__write_data__v23 = 0;
    vlSelf->__Vdlyvset__rd__v22 = 0;
    vlSelf->__Vdlyvset__rd__v23 = 0;
    vlSelf->__Vdlyvset__write_data__v24 = 0;
    vlSelf->__Vdlyvset__addr__v16 = 0;
    vlSelf->__Vdlyvset__wr__v24 = 0;
    vlSelf->__Vdlyvset__rd__v24 = 0;
    vlSelf->__Vdlyvval__addr__v17 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__addr__v17 = 0;
    vlSelf->__Vdlyvval__write_data__v25 = 0;
    vlSelf->__Vdlyvset__write_data__v25 = 0;
    vlSelf->__Vdlyvset__wr__v25 = 0;
    vlSelf->__Vdlyvset__wr__v26 = 0;
    vlSelf->__Vdlyvset__write_data__v26 = 0;
    vlSelf->__Vdlyvset__rd__v25 = 0;
    vlSelf->__Vdlyvset__rd__v26 = 0;
    vlSelf->__Vdlyvset__write_data__v27 = 0;
    vlSelf->__Vdlyvset__addr__v18 = 0;
    vlSelf->__Vdlyvset__wr__v27 = 0;
    vlSelf->__Vdlyvset__rd__v27 = 0;
    vlSelf->__Vdlyvval__addr__v19 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__addr__v19 = 0;
    vlSelf->__Vdlyvval__write_data__v28 = 0;
    vlSelf->__Vdlyvset__write_data__v28 = 0;
    vlSelf->__Vdlyvset__wr__v28 = 0;
    vlSelf->__Vdlyvset__wr__v29 = 0;
    vlSelf->__Vdlyvset__write_data__v29 = 0;
    vlSelf->__Vdlyvset__rd__v28 = 0;
    vlSelf->__Vdlyvset__rd__v29 = 0;
}
