/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* BUS_CLK */
#define BUS_CLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define BUS_CLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define BUS_CLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define BUS_CLK__CFG2_SRC_SEL_MASK 0x07u
#define BUS_CLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define BUS_CLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define BUS_CLK__INDEX 0x00u
#define BUS_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define BUS_CLK__PM_ACT_MSK 0x01u
#define BUS_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define BUS_CLK__PM_STBY_MSK 0x01u

/* CLK_2KHZ */
#define CLK_2KHZ__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define CLK_2KHZ__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define CLK_2KHZ__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define CLK_2KHZ__CFG2_SRC_SEL_MASK 0x07u
#define CLK_2KHZ__INDEX 0x04u
#define CLK_2KHZ__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CLK_2KHZ__PM_ACT_MSK 0x10u
#define CLK_2KHZ__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CLK_2KHZ__PM_STBY_MSK 0x10u

/* CapSense */
#define CapSense_BufCH0__CFG0 CYREG_CAPSL_CFG0
#define CapSense_BufCH0__CFG1 CYREG_CAPSL_CFG1
#define CapSense_BufCH0__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define CapSense_BufCH0__PM_ACT_MSK 0x10u
#define CapSense_BufCH0__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define CapSense_BufCH0__PM_STBY_MSK 0x10u
#define CapSense_ClockGen_FF_Prescaler__CAP0 CYREG_TMR0_CAP0
#define CapSense_ClockGen_FF_Prescaler__CAP1 CYREG_TMR0_CAP1
#define CapSense_ClockGen_FF_Prescaler__CFG0 CYREG_TMR0_CFG0
#define CapSense_ClockGen_FF_Prescaler__CFG1 CYREG_TMR0_CFG1
#define CapSense_ClockGen_FF_Prescaler__CFG2 CYREG_TMR0_CFG2
#define CapSense_ClockGen_FF_Prescaler__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define CapSense_ClockGen_FF_Prescaler__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define CapSense_ClockGen_FF_Prescaler__PER0 CYREG_TMR0_PER0
#define CapSense_ClockGen_FF_Prescaler__PER1 CYREG_TMR0_PER1
#define CapSense_ClockGen_FF_Prescaler__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define CapSense_ClockGen_FF_Prescaler__PM_ACT_MSK 0x01u
#define CapSense_ClockGen_FF_Prescaler__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define CapSense_ClockGen_FF_Prescaler__PM_STBY_MSK 0x01u
#define CapSense_ClockGen_FF_Prescaler__RT0 CYREG_TMR0_RT0
#define CapSense_ClockGen_FF_Prescaler__RT1 CYREG_TMR0_RT1
#define CapSense_ClockGen_FF_Prescaler__SR0 CYREG_TMR0_SR0
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define CapSense_ClockGen_sC16_PRSdp_u0__A0_REG CYREG_B1_UDB10_A0
#define CapSense_ClockGen_sC16_PRSdp_u0__A1_REG CYREG_B1_UDB10_A1
#define CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define CapSense_ClockGen_sC16_PRSdp_u0__D0_REG CYREG_B1_UDB10_D0
#define CapSense_ClockGen_sC16_PRSdp_u0__D1_REG CYREG_B1_UDB10_D1
#define CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define CapSense_ClockGen_sC16_PRSdp_u0__F0_REG CYREG_B1_UDB10_F0
#define CapSense_ClockGen_sC16_PRSdp_u0__F1_REG CYREG_B1_UDB10_F1
#define CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define CapSense_ClockGen_sC16_PRSdp_u1__A0_REG CYREG_B1_UDB11_A0
#define CapSense_ClockGen_sC16_PRSdp_u1__A1_REG CYREG_B1_UDB11_A1
#define CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define CapSense_ClockGen_sC16_PRSdp_u1__D0_REG CYREG_B1_UDB11_D0
#define CapSense_ClockGen_sC16_PRSdp_u1__D1_REG CYREG_B1_UDB11_D1
#define CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define CapSense_ClockGen_sC16_PRSdp_u1__F0_REG CYREG_B1_UDB11_F0
#define CapSense_ClockGen_sC16_PRSdp_u1__F1_REG CYREG_B1_UDB11_F1
#define CapSense_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define CapSense_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define CapSense_ClockGen_ScanSpeed__CONTROL_REG CYREG_B1_UDB09_CTL
#define CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define CapSense_ClockGen_ScanSpeed__COUNT_REG CYREG_B1_UDB09_CTL
#define CapSense_ClockGen_ScanSpeed__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define CapSense_ClockGen_ScanSpeed__PERIOD_REG CYREG_B1_UDB09_MSK
#define CapSense_ClockGen_SyncCtrl_CtrlReg__0__MASK 0x01u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__0__POS 0
#define CapSense_ClockGen_SyncCtrl_CtrlReg__1__MASK 0x02u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__1__POS 1
#define CapSense_ClockGen_SyncCtrl_CtrlReg__2__MASK 0x04u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__2__POS 2
#define CapSense_ClockGen_SyncCtrl_CtrlReg__4__MASK 0x10u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__4__POS 4
#define CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG CYREG_B1_UDB11_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_REG CYREG_B1_UDB11_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__MASK 0x17u
#define CapSense_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define CapSense_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG CYREG_B1_UDB11_MSK
#define CapSense_CmodCH0__0__INTTYPE CYREG_PICU6_INTTYPE4
#define CapSense_CmodCH0__0__MASK 0x10u
#define CapSense_CmodCH0__0__PC CYREG_PRT6_PC4
#define CapSense_CmodCH0__0__PORT 6u
#define CapSense_CmodCH0__0__SHIFT 4u
#define CapSense_CmodCH0__AG CYREG_PRT6_AG
#define CapSense_CmodCH0__AMUX CYREG_PRT6_AMUX
#define CapSense_CmodCH0__BIE CYREG_PRT6_BIE
#define CapSense_CmodCH0__BIT_MASK CYREG_PRT6_BIT_MASK
#define CapSense_CmodCH0__BYP CYREG_PRT6_BYP
#define CapSense_CmodCH0__Cmod_CH0__INTTYPE CYREG_PICU6_INTTYPE4
#define CapSense_CmodCH0__Cmod_CH0__MASK 0x10u
#define CapSense_CmodCH0__Cmod_CH0__PC CYREG_PRT6_PC4
#define CapSense_CmodCH0__Cmod_CH0__PORT 6u
#define CapSense_CmodCH0__Cmod_CH0__SHIFT 4u
#define CapSense_CmodCH0__CTL CYREG_PRT6_CTL
#define CapSense_CmodCH0__DM0 CYREG_PRT6_DM0
#define CapSense_CmodCH0__DM1 CYREG_PRT6_DM1
#define CapSense_CmodCH0__DM2 CYREG_PRT6_DM2
#define CapSense_CmodCH0__DR CYREG_PRT6_DR
#define CapSense_CmodCH0__INP_DIS CYREG_PRT6_INP_DIS
#define CapSense_CmodCH0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define CapSense_CmodCH0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CapSense_CmodCH0__LCD_EN CYREG_PRT6_LCD_EN
#define CapSense_CmodCH0__MASK 0x10u
#define CapSense_CmodCH0__PORT 6u
#define CapSense_CmodCH0__PRT CYREG_PRT6_PRT
#define CapSense_CmodCH0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CapSense_CmodCH0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CapSense_CmodCH0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CapSense_CmodCH0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CapSense_CmodCH0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CapSense_CmodCH0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CapSense_CmodCH0__PS CYREG_PRT6_PS
#define CapSense_CmodCH0__SHIFT 4u
#define CapSense_CmodCH0__SLW CYREG_PRT6_SLW
#define CapSense_CompCH0_ctComp__CLK CYREG_CMP0_CLK
#define CapSense_CompCH0_ctComp__CMP_MASK 0x01u
#define CapSense_CompCH0_ctComp__CMP_NUMBER 0u
#define CapSense_CompCH0_ctComp__CR CYREG_CMP0_CR
#define CapSense_CompCH0_ctComp__LUT__CR CYREG_LUT0_CR
#define CapSense_CompCH0_ctComp__LUT__MSK CYREG_LUT_MSK
#define CapSense_CompCH0_ctComp__LUT__MSK_MASK 0x01u
#define CapSense_CompCH0_ctComp__LUT__MSK_SHIFT 0u
#define CapSense_CompCH0_ctComp__LUT__MX CYREG_LUT0_MX
#define CapSense_CompCH0_ctComp__LUT__SR CYREG_LUT_SR
#define CapSense_CompCH0_ctComp__LUT__SR_MASK 0x01u
#define CapSense_CompCH0_ctComp__LUT__SR_SHIFT 0u
#define CapSense_CompCH0_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define CapSense_CompCH0_ctComp__PM_ACT_MSK 0x01u
#define CapSense_CompCH0_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define CapSense_CompCH0_ctComp__PM_STBY_MSK 0x01u
#define CapSense_CompCH0_ctComp__SW0 CYREG_CMP0_SW0
#define CapSense_CompCH0_ctComp__SW2 CYREG_CMP0_SW2
#define CapSense_CompCH0_ctComp__SW3 CYREG_CMP0_SW3
#define CapSense_CompCH0_ctComp__SW4 CYREG_CMP0_SW4
#define CapSense_CompCH0_ctComp__SW6 CYREG_CMP0_SW6
#define CapSense_CompCH0_ctComp__TR0 CYREG_CMP0_TR0
#define CapSense_CompCH0_ctComp__TR1 CYREG_CMP0_TR1
#define CapSense_CompCH0_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define CapSense_CompCH0_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define CapSense_CompCH0_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define CapSense_CompCH0_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define CapSense_CompCH0_ctComp__WRK CYREG_CMP_WRK
#define CapSense_CompCH0_ctComp__WRK_MASK 0x01u
#define CapSense_CompCH0_ctComp__WRK_SHIFT 0u
#define CapSense_IdacCH0_viDAC8__CR0 CYREG_DAC0_CR0
#define CapSense_IdacCH0_viDAC8__CR1 CYREG_DAC0_CR1
#define CapSense_IdacCH0_viDAC8__D CYREG_DAC0_D
#define CapSense_IdacCH0_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define CapSense_IdacCH0_viDAC8__PM_ACT_MSK 0x01u
#define CapSense_IdacCH0_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define CapSense_IdacCH0_viDAC8__PM_STBY_MSK 0x01u
#define CapSense_IdacCH0_viDAC8__STROBE CYREG_DAC0_STROBE
#define CapSense_IdacCH0_viDAC8__SW0 CYREG_DAC0_SW0
#define CapSense_IdacCH0_viDAC8__SW2 CYREG_DAC0_SW2
#define CapSense_IdacCH0_viDAC8__SW3 CYREG_DAC0_SW3
#define CapSense_IdacCH0_viDAC8__SW4 CYREG_DAC0_SW4
#define CapSense_IdacCH0_viDAC8__TR CYREG_DAC0_TR
#define CapSense_IdacCH0_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define CapSense_IdacCH0_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define CapSense_IdacCH0_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define CapSense_IdacCH0_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define CapSense_IdacCH0_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define CapSense_IdacCH0_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define CapSense_IdacCH0_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define CapSense_IdacCH0_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define CapSense_IdacCH0_viDAC8__TST CYREG_DAC0_TST
#define CapSense_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CapSense_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CapSense_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CapSense_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define CapSense_IntClock__INDEX 0x00u
#define CapSense_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CapSense_IntClock__PM_ACT_MSK 0x01u
#define CapSense_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CapSense_IntClock__PM_STBY_MSK 0x01u
#define CapSense_IsrCH0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CapSense_IsrCH0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CapSense_IsrCH0__INTC_MASK 0x08u
#define CapSense_IsrCH0__INTC_NUMBER 3u
#define CapSense_IsrCH0__INTC_PRIOR_NUM 7u
#define CapSense_IsrCH0__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define CapSense_IsrCH0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CapSense_IsrCH0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__A0_REG CYREG_B0_UDB10_A0
#define CapSense_MeasureCH0_UDB_Counter_u0__A1_REG CYREG_B0_UDB10_A1
#define CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__D0_REG CYREG_B0_UDB10_D0
#define CapSense_MeasureCH0_UDB_Counter_u0__D1_REG CYREG_B0_UDB10_D1
#define CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define CapSense_MeasureCH0_UDB_Counter_u0__F0_REG CYREG_B0_UDB10_F0
#define CapSense_MeasureCH0_UDB_Counter_u0__F1_REG CYREG_B0_UDB10_F1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define CapSense_MeasureCH0_UDB_Window_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define CapSense_MeasureCH0_UDB_Window_u0__A0_REG CYREG_B0_UDB09_A0
#define CapSense_MeasureCH0_UDB_Window_u0__A1_REG CYREG_B0_UDB09_A1
#define CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define CapSense_MeasureCH0_UDB_Window_u0__D0_REG CYREG_B0_UDB09_D0
#define CapSense_MeasureCH0_UDB_Window_u0__D1_REG CYREG_B0_UDB09_D1
#define CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define CapSense_MeasureCH0_UDB_Window_u0__F0_REG CYREG_B0_UDB09_F0
#define CapSense_MeasureCH0_UDB_Window_u0__F1_REG CYREG_B0_UDB09_F1
#define CapSense_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define CapSense_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define CapSense_PortCH0__0__INTTYPE CYREG_PICU5_INTTYPE5
#define CapSense_PortCH0__0__MASK 0x20u
#define CapSense_PortCH0__0__PC CYREG_PRT5_PC5
#define CapSense_PortCH0__0__PORT 5u
#define CapSense_PortCH0__0__SHIFT 5u
#define CapSense_PortCH0__1__INTTYPE CYREG_PICU5_INTTYPE6
#define CapSense_PortCH0__1__MASK 0x40u
#define CapSense_PortCH0__1__PC CYREG_PRT5_PC6
#define CapSense_PortCH0__1__PORT 5u
#define CapSense_PortCH0__1__SHIFT 6u
#define CapSense_PortCH0__2__INTTYPE CYREG_PICU5_INTTYPE0
#define CapSense_PortCH0__2__MASK 0x01u
#define CapSense_PortCH0__2__PC CYREG_PRT5_PC0
#define CapSense_PortCH0__2__PORT 5u
#define CapSense_PortCH0__2__SHIFT 0u
#define CapSense_PortCH0__3__INTTYPE CYREG_PICU5_INTTYPE1
#define CapSense_PortCH0__3__MASK 0x02u
#define CapSense_PortCH0__3__PC CYREG_PRT5_PC1
#define CapSense_PortCH0__3__PORT 5u
#define CapSense_PortCH0__3__SHIFT 1u
#define CapSense_PortCH0__4__INTTYPE CYREG_PICU5_INTTYPE2
#define CapSense_PortCH0__4__MASK 0x04u
#define CapSense_PortCH0__4__PC CYREG_PRT5_PC2
#define CapSense_PortCH0__4__PORT 5u
#define CapSense_PortCH0__4__SHIFT 2u
#define CapSense_PortCH0__5__INTTYPE CYREG_PICU5_INTTYPE3
#define CapSense_PortCH0__5__MASK 0x08u
#define CapSense_PortCH0__5__PC CYREG_PRT5_PC3
#define CapSense_PortCH0__5__PORT 5u
#define CapSense_PortCH0__5__SHIFT 3u
#define CapSense_PortCH0__6__INTTYPE CYREG_PICU5_INTTYPE4
#define CapSense_PortCH0__6__MASK 0x10u
#define CapSense_PortCH0__6__PC CYREG_PRT5_PC4
#define CapSense_PortCH0__6__PORT 5u
#define CapSense_PortCH0__6__SHIFT 4u
#define CapSense_PortCH0__AG CYREG_PRT5_AG
#define CapSense_PortCH0__AMUX CYREG_PRT5_AMUX
#define CapSense_PortCH0__BIE CYREG_PRT5_BIE
#define CapSense_PortCH0__BIT_MASK CYREG_PRT5_BIT_MASK
#define CapSense_PortCH0__BYP CYREG_PRT5_BYP
#define CapSense_PortCH0__CTL CYREG_PRT5_CTL
#define CapSense_PortCH0__DM0 CYREG_PRT5_DM0
#define CapSense_PortCH0__DM1 CYREG_PRT5_DM1
#define CapSense_PortCH0__DM2 CYREG_PRT5_DM2
#define CapSense_PortCH0__DR CYREG_PRT5_DR
#define CapSense_PortCH0__INP_DIS CYREG_PRT5_INP_DIS
#define CapSense_PortCH0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define CapSense_PortCH0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CapSense_PortCH0__LCD_EN CYREG_PRT5_LCD_EN
#define CapSense_PortCH0__Left__BTN__INTTYPE CYREG_PICU5_INTTYPE6
#define CapSense_PortCH0__Left__BTN__MASK 0x40u
#define CapSense_PortCH0__Left__BTN__PC CYREG_PRT5_PC6
#define CapSense_PortCH0__Left__BTN__PORT 5u
#define CapSense_PortCH0__Left__BTN__SHIFT 6u
#define CapSense_PortCH0__PORT 5u
#define CapSense_PortCH0__PRT CYREG_PRT5_PRT
#define CapSense_PortCH0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CapSense_PortCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CapSense_PortCH0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CapSense_PortCH0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CapSense_PortCH0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CapSense_PortCH0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CapSense_PortCH0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CapSense_PortCH0__PS CYREG_PRT5_PS
#define CapSense_PortCH0__Right__BTN__INTTYPE CYREG_PICU5_INTTYPE5
#define CapSense_PortCH0__Right__BTN__MASK 0x20u
#define CapSense_PortCH0__Right__BTN__PC CYREG_PRT5_PC5
#define CapSense_PortCH0__Right__BTN__PORT 5u
#define CapSense_PortCH0__Right__BTN__SHIFT 5u
#define CapSense_PortCH0__Slider_e0__LS__INTTYPE CYREG_PICU5_INTTYPE0
#define CapSense_PortCH0__Slider_e0__LS__MASK 0x01u
#define CapSense_PortCH0__Slider_e0__LS__PC CYREG_PRT5_PC0
#define CapSense_PortCH0__Slider_e0__LS__PORT 5u
#define CapSense_PortCH0__Slider_e0__LS__SHIFT 0u
#define CapSense_PortCH0__Slider_e1__LS__INTTYPE CYREG_PICU5_INTTYPE1
#define CapSense_PortCH0__Slider_e1__LS__MASK 0x02u
#define CapSense_PortCH0__Slider_e1__LS__PC CYREG_PRT5_PC1
#define CapSense_PortCH0__Slider_e1__LS__PORT 5u
#define CapSense_PortCH0__Slider_e1__LS__SHIFT 1u
#define CapSense_PortCH0__Slider_e2__LS__INTTYPE CYREG_PICU5_INTTYPE2
#define CapSense_PortCH0__Slider_e2__LS__MASK 0x04u
#define CapSense_PortCH0__Slider_e2__LS__PC CYREG_PRT5_PC2
#define CapSense_PortCH0__Slider_e2__LS__PORT 5u
#define CapSense_PortCH0__Slider_e2__LS__SHIFT 2u
#define CapSense_PortCH0__Slider_e3__LS__INTTYPE CYREG_PICU5_INTTYPE3
#define CapSense_PortCH0__Slider_e3__LS__MASK 0x08u
#define CapSense_PortCH0__Slider_e3__LS__PC CYREG_PRT5_PC3
#define CapSense_PortCH0__Slider_e3__LS__PORT 5u
#define CapSense_PortCH0__Slider_e3__LS__SHIFT 3u
#define CapSense_PortCH0__Slider_e4__LS__INTTYPE CYREG_PICU5_INTTYPE4
#define CapSense_PortCH0__Slider_e4__LS__MASK 0x10u
#define CapSense_PortCH0__Slider_e4__LS__PC CYREG_PRT5_PC4
#define CapSense_PortCH0__Slider_e4__LS__PORT 5u
#define CapSense_PortCH0__Slider_e4__LS__SHIFT 4u
#define CapSense_PortCH0__SLW CYREG_PRT5_SLW

/* E_HB */
#define E_HB__0__INTTYPE CYREG_PICU0_INTTYPE4
#define E_HB__0__MASK 0x10u
#define E_HB__0__PC CYREG_PRT0_PC4
#define E_HB__0__PORT 0u
#define E_HB__0__SHIFT 4u
#define E_HB__AG CYREG_PRT0_AG
#define E_HB__AMUX CYREG_PRT0_AMUX
#define E_HB__BIE CYREG_PRT0_BIE
#define E_HB__BIT_MASK CYREG_PRT0_BIT_MASK
#define E_HB__BYP CYREG_PRT0_BYP
#define E_HB__CTL CYREG_PRT0_CTL
#define E_HB__DM0 CYREG_PRT0_DM0
#define E_HB__DM1 CYREG_PRT0_DM1
#define E_HB__DM2 CYREG_PRT0_DM2
#define E_HB__DR CYREG_PRT0_DR
#define E_HB__INP_DIS CYREG_PRT0_INP_DIS
#define E_HB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define E_HB__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define E_HB__LCD_EN CYREG_PRT0_LCD_EN
#define E_HB__MASK 0x10u
#define E_HB__PORT 0u
#define E_HB__PRT CYREG_PRT0_PRT
#define E_HB__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define E_HB__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define E_HB__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define E_HB__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define E_HB__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define E_HB__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define E_HB__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define E_HB__PS CYREG_PRT0_PS
#define E_HB__SHIFT 4u
#define E_HB__SLW CYREG_PRT0_SLW

/* HB_ADC_ADC_SAR */
#define HB_ADC_ADC_SAR__CLK CYREG_SAR0_CLK
#define HB_ADC_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define HB_ADC_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define HB_ADC_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define HB_ADC_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define HB_ADC_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define HB_ADC_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define HB_ADC_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define HB_ADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define HB_ADC_ADC_SAR__PM_ACT_MSK 0x01u
#define HB_ADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define HB_ADC_ADC_SAR__PM_STBY_MSK 0x01u
#define HB_ADC_ADC_SAR__SW0 CYREG_SAR0_SW0
#define HB_ADC_ADC_SAR__SW2 CYREG_SAR0_SW2
#define HB_ADC_ADC_SAR__SW3 CYREG_SAR0_SW3
#define HB_ADC_ADC_SAR__SW4 CYREG_SAR0_SW4
#define HB_ADC_ADC_SAR__SW6 CYREG_SAR0_SW6
#define HB_ADC_ADC_SAR__TR0 CYREG_SAR0_TR0
#define HB_ADC_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define HB_ADC_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* HB_ADC_IRQ */
#define HB_ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define HB_ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define HB_ADC_IRQ__INTC_MASK 0x10u
#define HB_ADC_IRQ__INTC_NUMBER 4u
#define HB_ADC_IRQ__INTC_PRIOR_NUM 7u
#define HB_ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define HB_ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define HB_ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* HB_ADC_theACLK */
#define HB_ADC_theACLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define HB_ADC_theACLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define HB_ADC_theACLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define HB_ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define HB_ADC_theACLK__INDEX 0x01u
#define HB_ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define HB_ADC_theACLK__PM_ACT_MSK 0x02u
#define HB_ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define HB_ADC_theACLK__PM_STBY_MSK 0x02u

/* HB_Comp */
#define HB_Comp_ctComp__CLK CYREG_CMP3_CLK
#define HB_Comp_ctComp__CMP_MASK 0x08u
#define HB_Comp_ctComp__CMP_NUMBER 3u
#define HB_Comp_ctComp__CR CYREG_CMP3_CR
#define HB_Comp_ctComp__LUT__CR CYREG_LUT3_CR
#define HB_Comp_ctComp__LUT__MSK CYREG_LUT_MSK
#define HB_Comp_ctComp__LUT__MSK_MASK 0x08u
#define HB_Comp_ctComp__LUT__MSK_SHIFT 3u
#define HB_Comp_ctComp__LUT__MX CYREG_LUT3_MX
#define HB_Comp_ctComp__LUT__SR CYREG_LUT_SR
#define HB_Comp_ctComp__LUT__SR_MASK 0x08u
#define HB_Comp_ctComp__LUT__SR_SHIFT 3u
#define HB_Comp_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define HB_Comp_ctComp__PM_ACT_MSK 0x08u
#define HB_Comp_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define HB_Comp_ctComp__PM_STBY_MSK 0x08u
#define HB_Comp_ctComp__SW0 CYREG_CMP3_SW0
#define HB_Comp_ctComp__SW2 CYREG_CMP3_SW2
#define HB_Comp_ctComp__SW3 CYREG_CMP3_SW3
#define HB_Comp_ctComp__SW4 CYREG_CMP3_SW4
#define HB_Comp_ctComp__SW6 CYREG_CMP3_SW6
#define HB_Comp_ctComp__TR0 CYREG_CMP3_TR0
#define HB_Comp_ctComp__TR1 CYREG_CMP3_TR1
#define HB_Comp_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define HB_Comp_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define HB_Comp_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define HB_Comp_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define HB_Comp_ctComp__WRK CYREG_CMP_WRK
#define HB_Comp_ctComp__WRK_MASK 0x08u
#define HB_Comp_ctComp__WRK_SHIFT 3u
#define HB_Comp_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define HB_Comp_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define HB_Comp_Int__INTC_MASK 0x01u
#define HB_Comp_Int__INTC_NUMBER 0u
#define HB_Comp_Int__INTC_PRIOR_NUM 7u
#define HB_Comp_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define HB_Comp_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define HB_Comp_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define HB_Comp_Neg_DAC_viDAC8__CR0 CYREG_DAC1_CR0
#define HB_Comp_Neg_DAC_viDAC8__CR1 CYREG_DAC1_CR1
#define HB_Comp_Neg_DAC_viDAC8__D CYREG_DAC1_D
#define HB_Comp_Neg_DAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define HB_Comp_Neg_DAC_viDAC8__PM_ACT_MSK 0x02u
#define HB_Comp_Neg_DAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define HB_Comp_Neg_DAC_viDAC8__PM_STBY_MSK 0x02u
#define HB_Comp_Neg_DAC_viDAC8__STROBE CYREG_DAC1_STROBE
#define HB_Comp_Neg_DAC_viDAC8__SW0 CYREG_DAC1_SW0
#define HB_Comp_Neg_DAC_viDAC8__SW2 CYREG_DAC1_SW2
#define HB_Comp_Neg_DAC_viDAC8__SW3 CYREG_DAC1_SW3
#define HB_Comp_Neg_DAC_viDAC8__SW4 CYREG_DAC1_SW4
#define HB_Comp_Neg_DAC_viDAC8__TR CYREG_DAC1_TR
#define HB_Comp_Neg_DAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define HB_Comp_Neg_DAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define HB_Comp_Neg_DAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define HB_Comp_Neg_DAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define HB_Comp_Neg_DAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define HB_Comp_Neg_DAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define HB_Comp_Neg_DAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define HB_Comp_Neg_DAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define HB_Comp_Neg_DAC_viDAC8__TST CYREG_DAC1_TST

/* HB_Counter_CounterUDB */
#define HB_Counter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define HB_Counter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define HB_Counter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define HB_Counter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define HB_Counter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define HB_Counter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define HB_Counter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define HB_Counter_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define HB_Counter_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB04_A0
#define HB_Counter_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB04_A1
#define HB_Counter_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define HB_Counter_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB04_D0
#define HB_Counter_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB04_D1
#define HB_Counter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define HB_Counter_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define HB_Counter_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB04_F0
#define HB_Counter_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB04_F1
#define HB_Counter_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define HB_Counter_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define HB_Counter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define HB_Counter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define HB_Counter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define HB_Counter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define HB_Counter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define HB_Counter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define HB_Counter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define HB_Counter_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define HB_Counter_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB05_A0
#define HB_Counter_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB05_A1
#define HB_Counter_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define HB_Counter_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB05_D0
#define HB_Counter_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB05_D1
#define HB_Counter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define HB_Counter_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define HB_Counter_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB05_F0
#define HB_Counter_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB05_F1
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define HB_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define HB_Counter_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define HB_Counter_CounterUDB_sSTSReg_stsreg__0__POS 0
#define HB_Counter_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define HB_Counter_CounterUDB_sSTSReg_stsreg__1__POS 1
#define HB_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define HB_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define HB_Counter_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define HB_Counter_CounterUDB_sSTSReg_stsreg__2__POS 2
#define HB_Counter_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define HB_Counter_CounterUDB_sSTSReg_stsreg__5__POS 5
#define HB_Counter_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define HB_Counter_CounterUDB_sSTSReg_stsreg__6__POS 6
#define HB_Counter_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define HB_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define HB_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define HB_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB05_ST

/* HB_DAC */
#define HB_DAC_viDAC8__CR0 CYREG_DAC3_CR0
#define HB_DAC_viDAC8__CR1 CYREG_DAC3_CR1
#define HB_DAC_viDAC8__D CYREG_DAC3_D
#define HB_DAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define HB_DAC_viDAC8__PM_ACT_MSK 0x08u
#define HB_DAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define HB_DAC_viDAC8__PM_STBY_MSK 0x08u
#define HB_DAC_viDAC8__STROBE CYREG_DAC3_STROBE
#define HB_DAC_viDAC8__SW0 CYREG_DAC3_SW0
#define HB_DAC_viDAC8__SW2 CYREG_DAC3_SW2
#define HB_DAC_viDAC8__SW3 CYREG_DAC3_SW3
#define HB_DAC_viDAC8__SW4 CYREG_DAC3_SW4
#define HB_DAC_viDAC8__TR CYREG_DAC3_TR
#define HB_DAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define HB_DAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define HB_DAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define HB_DAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define HB_DAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define HB_DAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define HB_DAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define HB_DAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define HB_DAC_viDAC8__TST CYREG_DAC3_TST

/* HB_Detect_Pin */
#define HB_Detect_Pin__0__INTTYPE CYREG_PICU3_INTTYPE3
#define HB_Detect_Pin__0__MASK 0x08u
#define HB_Detect_Pin__0__PC CYREG_PRT3_PC3
#define HB_Detect_Pin__0__PORT 3u
#define HB_Detect_Pin__0__SHIFT 3u
#define HB_Detect_Pin__AG CYREG_PRT3_AG
#define HB_Detect_Pin__AMUX CYREG_PRT3_AMUX
#define HB_Detect_Pin__BIE CYREG_PRT3_BIE
#define HB_Detect_Pin__BIT_MASK CYREG_PRT3_BIT_MASK
#define HB_Detect_Pin__BYP CYREG_PRT3_BYP
#define HB_Detect_Pin__CTL CYREG_PRT3_CTL
#define HB_Detect_Pin__DM0 CYREG_PRT3_DM0
#define HB_Detect_Pin__DM1 CYREG_PRT3_DM1
#define HB_Detect_Pin__DM2 CYREG_PRT3_DM2
#define HB_Detect_Pin__DR CYREG_PRT3_DR
#define HB_Detect_Pin__INP_DIS CYREG_PRT3_INP_DIS
#define HB_Detect_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define HB_Detect_Pin__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define HB_Detect_Pin__LCD_EN CYREG_PRT3_LCD_EN
#define HB_Detect_Pin__MASK 0x08u
#define HB_Detect_Pin__PORT 3u
#define HB_Detect_Pin__PRT CYREG_PRT3_PRT
#define HB_Detect_Pin__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define HB_Detect_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define HB_Detect_Pin__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define HB_Detect_Pin__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define HB_Detect_Pin__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define HB_Detect_Pin__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define HB_Detect_Pin__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define HB_Detect_Pin__PS CYREG_PRT3_PS
#define HB_Detect_Pin__SHIFT 3u
#define HB_Detect_Pin__SLW CYREG_PRT3_SLW

/* HB_Overflow_Int */
#define HB_Overflow_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define HB_Overflow_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define HB_Overflow_Int__INTC_MASK 0x02u
#define HB_Overflow_Int__INTC_NUMBER 1u
#define HB_Overflow_Int__INTC_PRIOR_NUM 7u
#define HB_Overflow_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define HB_Overflow_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define HB_Overflow_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* HB_PGA_SC */
#define HB_PGA_SC__BST CYREG_SC0_BST
#define HB_PGA_SC__CLK CYREG_SC0_CLK
#define HB_PGA_SC__CMPINV CYREG_SC_CMPINV
#define HB_PGA_SC__CMPINV_MASK 0x01u
#define HB_PGA_SC__CPTR CYREG_SC_CPTR
#define HB_PGA_SC__CPTR_MASK 0x01u
#define HB_PGA_SC__CR0 CYREG_SC0_CR0
#define HB_PGA_SC__CR1 CYREG_SC0_CR1
#define HB_PGA_SC__CR2 CYREG_SC0_CR2
#define HB_PGA_SC__MSK CYREG_SC_MSK
#define HB_PGA_SC__MSK_MASK 0x01u
#define HB_PGA_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define HB_PGA_SC__PM_ACT_MSK 0x01u
#define HB_PGA_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define HB_PGA_SC__PM_STBY_MSK 0x01u
#define HB_PGA_SC__SR CYREG_SC_SR
#define HB_PGA_SC__SR_MASK 0x01u
#define HB_PGA_SC__SW0 CYREG_SC0_SW0
#define HB_PGA_SC__SW10 CYREG_SC0_SW10
#define HB_PGA_SC__SW2 CYREG_SC0_SW2
#define HB_PGA_SC__SW3 CYREG_SC0_SW3
#define HB_PGA_SC__SW4 CYREG_SC0_SW4
#define HB_PGA_SC__SW6 CYREG_SC0_SW6
#define HB_PGA_SC__SW7 CYREG_SC0_SW7
#define HB_PGA_SC__SW8 CYREG_SC0_SW8
#define HB_PGA_SC__WRK1 CYREG_SC_WRK1
#define HB_PGA_SC__WRK1_MASK 0x01u

/* HB_RCST */
#define HB_RCST__0__INTTYPE CYREG_PICU3_INTTYPE6
#define HB_RCST__0__MASK 0x40u
#define HB_RCST__0__PC CYREG_PRT3_PC6
#define HB_RCST__0__PORT 3u
#define HB_RCST__0__SHIFT 6u
#define HB_RCST__AG CYREG_PRT3_AG
#define HB_RCST__AMUX CYREG_PRT3_AMUX
#define HB_RCST__BIE CYREG_PRT3_BIE
#define HB_RCST__BIT_MASK CYREG_PRT3_BIT_MASK
#define HB_RCST__BYP CYREG_PRT3_BYP
#define HB_RCST__CTL CYREG_PRT3_CTL
#define HB_RCST__DM0 CYREG_PRT3_DM0
#define HB_RCST__DM1 CYREG_PRT3_DM1
#define HB_RCST__DM2 CYREG_PRT3_DM2
#define HB_RCST__DR CYREG_PRT3_DR
#define HB_RCST__INP_DIS CYREG_PRT3_INP_DIS
#define HB_RCST__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define HB_RCST__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define HB_RCST__LCD_EN CYREG_PRT3_LCD_EN
#define HB_RCST__MASK 0x40u
#define HB_RCST__PORT 3u
#define HB_RCST__PRT CYREG_PRT3_PRT
#define HB_RCST__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define HB_RCST__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define HB_RCST__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define HB_RCST__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define HB_RCST__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define HB_RCST__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define HB_RCST__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define HB_RCST__PS CYREG_PRT3_PS
#define HB_RCST__SHIFT 6u
#define HB_RCST__SLW CYREG_PRT3_SLW

/* I_HB_DacClk */
#define I_HB_DacClk__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define I_HB_DacClk__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define I_HB_DacClk__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define I_HB_DacClk__CFG2_SRC_SEL_MASK 0x07u
#define I_HB_DacClk__INDEX 0x05u
#define I_HB_DacClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define I_HB_DacClk__PM_ACT_MSK 0x20u
#define I_HB_DacClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define I_HB_DacClk__PM_STBY_MSK 0x20u

/* I_HB_VDAC8 */
#define I_HB_VDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define I_HB_VDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define I_HB_VDAC8_viDAC8__D CYREG_DAC2_D
#define I_HB_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define I_HB_VDAC8_viDAC8__PM_ACT_MSK 0x04u
#define I_HB_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define I_HB_VDAC8_viDAC8__PM_STBY_MSK 0x04u
#define I_HB_VDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define I_HB_VDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define I_HB_VDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define I_HB_VDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define I_HB_VDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define I_HB_VDAC8_viDAC8__TR CYREG_DAC2_TR
#define I_HB_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define I_HB_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define I_HB_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define I_HB_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define I_HB_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define I_HB_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define I_HB_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define I_HB_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define I_HB_VDAC8_viDAC8__TST CYREG_DAC2_TST

/* I_HB_Wave1_DMA */
#define I_HB_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define I_HB_Wave1_DMA__DRQ_NUMBER 0u
#define I_HB_Wave1_DMA__NUMBEROF_TDS 0u
#define I_HB_Wave1_DMA__PRIORITY 2u
#define I_HB_Wave1_DMA__TERMIN_EN 0u
#define I_HB_Wave1_DMA__TERMIN_SEL 0u
#define I_HB_Wave1_DMA__TERMOUT0_EN 0u
#define I_HB_Wave1_DMA__TERMOUT0_SEL 0u
#define I_HB_Wave1_DMA__TERMOUT1_EN 0u
#define I_HB_Wave1_DMA__TERMOUT1_SEL 0u

/* I_HB_Wave2_DMA */
#define I_HB_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define I_HB_Wave2_DMA__DRQ_NUMBER 1u
#define I_HB_Wave2_DMA__NUMBEROF_TDS 0u
#define I_HB_Wave2_DMA__PRIORITY 2u
#define I_HB_Wave2_DMA__TERMIN_EN 0u
#define I_HB_Wave2_DMA__TERMIN_SEL 0u
#define I_HB_Wave2_DMA__TERMOUT0_EN 0u
#define I_HB_Wave2_DMA__TERMOUT0_SEL 0u
#define I_HB_Wave2_DMA__TERMOUT1_EN 0u
#define I_HB_Wave2_DMA__TERMOUT1_SEL 0u

/* LCD_LCDPort */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU6_INTTYPE3
#define LED__0__MASK 0x08u
#define LED__0__PC CYREG_PRT6_PC3
#define LED__0__PORT 6u
#define LED__0__SHIFT 3u
#define LED__AG CYREG_PRT6_AG
#define LED__AMUX CYREG_PRT6_AMUX
#define LED__BIE CYREG_PRT6_BIE
#define LED__BIT_MASK CYREG_PRT6_BIT_MASK
#define LED__BYP CYREG_PRT6_BYP
#define LED__CTL CYREG_PRT6_CTL
#define LED__DM0 CYREG_PRT6_DM0
#define LED__DM1 CYREG_PRT6_DM1
#define LED__DM2 CYREG_PRT6_DM2
#define LED__DR CYREG_PRT6_DR
#define LED__INP_DIS CYREG_PRT6_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define LED__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT6_LCD_EN
#define LED__MASK 0x08u
#define LED__PORT 6u
#define LED__PRT CYREG_PRT6_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LED__PS CYREG_PRT6_PS
#define LED__SHIFT 3u
#define LED__SLW CYREG_PRT6_SLW

/* Motor */
#define Motor__0__INTTYPE CYREG_PICU12_INTTYPE5
#define Motor__0__MASK 0x20u
#define Motor__0__PC CYREG_PRT12_PC5
#define Motor__0__PORT 12u
#define Motor__0__SHIFT 5u
#define Motor__AG CYREG_PRT12_AG
#define Motor__BIE CYREG_PRT12_BIE
#define Motor__BIT_MASK CYREG_PRT12_BIT_MASK
#define Motor__BYP CYREG_PRT12_BYP
#define Motor__DM0 CYREG_PRT12_DM0
#define Motor__DM1 CYREG_PRT12_DM1
#define Motor__DM2 CYREG_PRT12_DM2
#define Motor__DR CYREG_PRT12_DR
#define Motor__INP_DIS CYREG_PRT12_INP_DIS
#define Motor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Motor__MASK 0x20u
#define Motor__PORT 12u
#define Motor__PRT CYREG_PRT12_PRT
#define Motor__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Motor__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Motor__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Motor__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Motor__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Motor__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Motor__PS CYREG_PRT12_PS
#define Motor__SHIFT 5u
#define Motor__SIO_CFG CYREG_PRT12_SIO_CFG
#define Motor__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Motor__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Motor__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Motor__SLW CYREG_PRT12_SLW

/* PGA_Test_Pin */
#define PGA_Test_Pin__0__INTTYPE CYREG_PICU3_INTTYPE7
#define PGA_Test_Pin__0__MASK 0x80u
#define PGA_Test_Pin__0__PC CYREG_PRT3_PC7
#define PGA_Test_Pin__0__PORT 3u
#define PGA_Test_Pin__0__SHIFT 7u
#define PGA_Test_Pin__AG CYREG_PRT3_AG
#define PGA_Test_Pin__AMUX CYREG_PRT3_AMUX
#define PGA_Test_Pin__BIE CYREG_PRT3_BIE
#define PGA_Test_Pin__BIT_MASK CYREG_PRT3_BIT_MASK
#define PGA_Test_Pin__BYP CYREG_PRT3_BYP
#define PGA_Test_Pin__CTL CYREG_PRT3_CTL
#define PGA_Test_Pin__DM0 CYREG_PRT3_DM0
#define PGA_Test_Pin__DM1 CYREG_PRT3_DM1
#define PGA_Test_Pin__DM2 CYREG_PRT3_DM2
#define PGA_Test_Pin__DR CYREG_PRT3_DR
#define PGA_Test_Pin__INP_DIS CYREG_PRT3_INP_DIS
#define PGA_Test_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define PGA_Test_Pin__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define PGA_Test_Pin__LCD_EN CYREG_PRT3_LCD_EN
#define PGA_Test_Pin__MASK 0x80u
#define PGA_Test_Pin__PORT 3u
#define PGA_Test_Pin__PRT CYREG_PRT3_PRT
#define PGA_Test_Pin__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define PGA_Test_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define PGA_Test_Pin__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define PGA_Test_Pin__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define PGA_Test_Pin__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define PGA_Test_Pin__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define PGA_Test_Pin__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define PGA_Test_Pin__PS CYREG_PRT3_PS
#define PGA_Test_Pin__SHIFT 7u
#define PGA_Test_Pin__SLW CYREG_PRT3_SLW

/* PWM_CLK */
#define PWM_CLK__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define PWM_CLK__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define PWM_CLK__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define PWM_CLK__CFG2_SRC_SEL_MASK 0x07u
#define PWM_CLK__INDEX 0x02u
#define PWM_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_CLK__PM_ACT_MSK 0x04u
#define PWM_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_CLK__PM_STBY_MSK 0x04u

/* PWM_PWMUDB */
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB11_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB11_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB11_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB11_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB11_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB11_F1

/* Slow_CLK */
#define Slow_CLK__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Slow_CLK__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Slow_CLK__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Slow_CLK__CFG2_SRC_SEL_MASK 0x07u
#define Slow_CLK__INDEX 0x06u
#define Slow_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Slow_CLK__PM_ACT_MSK 0x40u
#define Slow_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Slow_CLK__PM_STBY_MSK 0x40u

/* Tone */
#define Tone__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Tone__0__MASK 0x10u
#define Tone__0__PC CYREG_PRT12_PC4
#define Tone__0__PORT 12u
#define Tone__0__SHIFT 4u
#define Tone__AG CYREG_PRT12_AG
#define Tone__BIE CYREG_PRT12_BIE
#define Tone__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tone__BYP CYREG_PRT12_BYP
#define Tone__DM0 CYREG_PRT12_DM0
#define Tone__DM1 CYREG_PRT12_DM1
#define Tone__DM2 CYREG_PRT12_DM2
#define Tone__DR CYREG_PRT12_DR
#define Tone__INP_DIS CYREG_PRT12_INP_DIS
#define Tone__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tone__MASK 0x10u
#define Tone__PORT 12u
#define Tone__PRT CYREG_PRT12_PRT
#define Tone__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tone__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tone__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tone__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tone__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tone__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tone__PS CYREG_PRT12_PS
#define Tone__SHIFT 4u
#define Tone__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tone__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tone__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tone__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tone__SLW CYREG_PRT12_SLW
#define Tone_D_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Tone_D_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Tone_D_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Tone_D_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Tone_D_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Tone_D_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Tone_D_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Tone_D_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Tone_D_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB06_A0
#define Tone_D_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB06_A1
#define Tone_D_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Tone_D_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB06_D0
#define Tone_D_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB06_D1
#define Tone_D_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Tone_D_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Tone_D_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB06_F0
#define Tone_D_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB06_F1
#define Tone_D_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Tone_D_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Tone_D_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Tone_D_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Tone_D_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Tone_D_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Tone_D_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Tone_D_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Tone_D_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB07_A0
#define Tone_D_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB07_A1
#define Tone_D_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Tone_D_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB07_D0
#define Tone_D_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB07_D1
#define Tone_D_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Tone_D_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Tone_D_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB07_F0
#define Tone_D_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB07_F1
#define Tone_D_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Tone_D_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Tone_D_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define Tone_D_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Tone_D_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Tone_D_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Tone_D_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Tone_D_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Tone_D_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Tone_D_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Tone_D_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Tone_D_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Tone_D_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Tone_D_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Tone_D_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Tone_D_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Tone_D_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define Tone_D_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Tone_D_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Tone_D_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Tone_D_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define Tone_D_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define Tone_D_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define Tone_F_CLK__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Tone_F_CLK__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Tone_F_CLK__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Tone_F_CLK__CFG2_SRC_SEL_MASK 0x07u
#define Tone_F_CLK__INDEX 0x03u
#define Tone_F_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Tone_F_CLK__PM_ACT_MSK 0x08u
#define Tone_F_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Tone_F_CLK__PM_STBY_MSK 0x08u
#define Tone_F_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Tone_F_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Tone_F_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Tone_F_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Tone_F_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Tone_F_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define Tone_F_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Tone_F_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define Tone_F_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Tone_F_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define Tone_F_PWMUDB_genblk1_ctrlreg__7__POS 7
#define Tone_F_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Tone_F_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB08_CTL
#define Tone_F_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define Tone_F_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB08_CTL
#define Tone_F_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define Tone_F_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define Tone_F_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Tone_F_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Tone_F_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB08_MSK
#define Tone_F_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define Tone_F_PWMUDB_genblk8_stsreg__0__POS 0
#define Tone_F_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Tone_F_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define Tone_F_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define Tone_F_PWMUDB_genblk8_stsreg__2__POS 2
#define Tone_F_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define Tone_F_PWMUDB_genblk8_stsreg__3__POS 3
#define Tone_F_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define Tone_F_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB10_MSK
#define Tone_F_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Tone_F_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB10_ST
#define Tone_F_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define Tone_F_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define Tone_F_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define Tone_F_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define Tone_F_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Tone_F_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define Tone_F_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define Tone_F_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define Tone_F_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB08_A0
#define Tone_F_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB08_A1
#define Tone_F_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define Tone_F_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB08_D0
#define Tone_F_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB08_D1
#define Tone_F_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Tone_F_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define Tone_F_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB08_F0
#define Tone_F_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB08_F1
#define Tone_F_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Tone_F_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Tone_F_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define Tone_F_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define Tone_F_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define Tone_F_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define Tone_F_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Tone_F_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define Tone_F_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define Tone_F_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define Tone_F_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB09_A0
#define Tone_F_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB09_A1
#define Tone_F_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define Tone_F_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB09_D0
#define Tone_F_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB09_D1
#define Tone_F_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Tone_F_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define Tone_F_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB09_F0
#define Tone_F_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB09_F1
#define Tone_F_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Tone_F_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Tone_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Tone_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Tone_Int__INTC_MASK 0x04u
#define Tone_Int__INTC_NUMBER 2u
#define Tone_Int__INTC_PRIOR_NUM 7u
#define Tone_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define Tone_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Tone_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x20u
#define USBUART_ep_1__INTC_NUMBER 5u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x40u
#define USBUART_ep_2__INTC_NUMBER 6u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x80u
#define USBUART_ep_3__INTC_NUMBER 7u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ord_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ord_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ord_int__INTC_MASK 0x2000000u
#define USBUART_ord_int__INTC_NUMBER 25u
#define USBUART_ord_int__INTC_PRIOR_NUM 7u
#define USBUART_ord_int__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define USBUART_ord_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ord_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Milestone_3"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000001Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 4.5
#define CYDEV_VDDA_MV 4500
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
