#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x564117c5c140 .scope module, "IS42VM16400K" "IS42VM16400K" 2 22;
 .timescale -9 -12;
    .port_info 0 /INOUT 16 "dq"
    .port_info 1 /INPUT 12 "addr"
    .port_info 2 /INPUT 2 "ba"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "cke"
    .port_info 5 /INPUT 1 "csb"
    .port_info 6 /INPUT 1 "rasb"
    .port_info 7 /INPUT 1 "casb"
    .port_info 8 /INPUT 1 "web"
    .port_info 9 /INPUT 2 "dqm"
P_0x564117d398e0 .param/l "mem_sizes" 0 2 29, +C4<00000000000011111111111111111111>;
P_0x564117d39920 .param/l "no_of_addr" 0 2 25, +C4<00000000000000000000000000001100>;
P_0x564117d39960 .param/l "no_of_bank" 0 2 24, +C4<00000000000000000000000000000010>;
P_0x564117d399a0 .param/l "no_of_col" 0 2 27, +C4<00000000000000000000000000001000>;
P_0x564117d399e0 .param/l "no_of_data" 0 2 26, +C4<00000000000000000000000000010000>;
P_0x564117d39a20 .param/l "no_of_dqm" 0 2 28, +C4<00000000000000000000000000000010>;
P_0x564117d39a60 .param/real "tAC2" 0 2 36, Cr<m4000000000000000gfc5>; value=8.00000
P_0x564117d39aa0 .param/real "tAC3" 0 2 34, Cr<m5000000000000000gfc4>; value=5.00000
P_0x564117d39ae0 .param/real "tAH" 0 2 1670, Cr<m4000000000000000gfc2>; value=1.00000
P_0x564117d39b20 .param/real "tAS" 0 2 1671, Cr<m6000000000000000gfc2>; value=1.50000
P_0x564117d39b60 .param/real "tCH" 0 2 1672, Cr<m5000000000000000gfc3>; value=2.50000
P_0x564117d39ba0 .param/real "tCK" 0 2 1674, Cr<m5000000000000000gfc4>; value=5.00000
P_0x564117d39be0 .param/real "tCKH" 0 2 1677, Cr<m4000000000000000gfc2>; value=1.00000
P_0x564117d39c20 .param/real "tCKS" 0 2 1678, Cr<m6000000000000000gfc2>; value=1.50000
P_0x564117d39c60 .param/real "tCL" 0 2 1673, Cr<m5000000000000000gfc3>; value=2.50000
P_0x564117d39ca0 .param/real "tCMH" 0 2 1679, Cr<m4000000000000000gfc2>; value=1.00000
P_0x564117d39ce0 .param/real "tCMS" 0 2 1680, Cr<m6000000000000000gfc2>; value=1.50000
P_0x564117d39d20 .param/real "tDH" 0 2 1675, Cr<m4000000000000000gfc2>; value=1.00000
P_0x564117d39d60 .param/real "tDPDX" 0 2 49, Cr<m61a8000000000000gfd2>; value=100000.
P_0x564117d39da0 .param/real "tDPLa" 0 2 47, Cr<m5000000000000000gfc4>; value=5.00000
P_0x564117d39de0 .param/real "tDPLm" 0 2 48, Cr<m6000000000000000gfc5>; value=12.0000
P_0x564117d39e20 .param/real "tDS" 0 2 1676, Cr<m6000000000000000gfc2>; value=1.50000
P_0x564117d39e60 .param/real "tHZ2" 0 2 37, Cr<m4000000000000000gfc5>; value=8.00000
P_0x564117d39ea0 .param/real "tHZ3" 0 2 35, Cr<m5000000000000000gfc4>; value=5.00000
P_0x564117d39ee0 .param/real "tMRD" 0 2 39, Cr<m4000000000000000gfc3>; value=2.00000
P_0x564117d39f20 .param/real "tOH" 0 2 38, Cr<m4000000000000000gfc3>; value=2.00000
P_0x564117d39f60 .param/real "tRAS" 0 2 40, Cr<m5000000000000000gfc7>; value=40.0000
P_0x564117d39fa0 .param/real "tRC" 0 2 41, Cr<m6e00000000000000gfc7>; value=55.0000
P_0x564117d39fe0 .param/real "tRCD" 0 2 42, Cr<m4800000000000000gfc6>; value=18.0000
P_0x564117d3a020 .param/real "tRFC" 0 2 43, Cr<m7800000000000000gfc7>; value=60.0000
P_0x564117d3a060 .param/real "tRP" 0 2 45, Cr<m7800000000000000gfc5>; value=15.0000
P_0x564117d3a0a0 .param/real "tRRD" 0 2 46, Cr<m5000000000000000gfc5>; value=10.0000
P_0x564117d3a0e0 .param/real "tXSR" 0 2 44, Cr<m7800000000000000gfc7>; value=60.0000
o0x7fe5fac65a18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5641179697b0 .functor NOT 1, o0x7fe5fac65a18, C4<0>, C4<0>, C4<0>;
o0x7fe5fac65bf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x564117969a20 .functor NOT 1, o0x7fe5fac65bf8, C4<0>, C4<0>, C4<0>;
L_0x564117cdccb0 .functor AND 1, L_0x5641179697b0, L_0x564117969a20, C4<1>, C4<1>;
o0x7fe5fac658c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x564117ce12f0 .functor AND 1, L_0x564117cdccb0, o0x7fe5fac658c8, C4<1>, C4<1>;
o0x7fe5fac65ce8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x564117da19c0 .functor AND 1, L_0x564117ce12f0, o0x7fe5fac65ce8, C4<1>, C4<1>;
L_0x564117da1a80 .functor NOT 1, o0x7fe5fac65a18, C4<0>, C4<0>, C4<0>;
L_0x564117da1b80 .functor NOT 1, o0x7fe5fac65bf8, C4<0>, C4<0>, C4<0>;
L_0x564117da1c40 .functor AND 1, L_0x564117da1a80, L_0x564117da1b80, C4<1>, C4<1>;
L_0x564117da1da0 .functor NOT 1, o0x7fe5fac658c8, C4<0>, C4<0>, C4<0>;
L_0x564117da1e60 .functor AND 1, L_0x564117da1c40, L_0x564117da1da0, C4<1>, C4<1>;
L_0x564117da1fd0 .functor AND 1, L_0x564117da1e60, o0x7fe5fac65ce8, C4<1>, C4<1>;
o0x7fe5fac65928 .functor BUFZ 1, C4<z>; HiZ drive
L_0x564117da2090 .functor AND 1, L_0x564117da1fd0, o0x7fe5fac65928, C4<1>, C4<1>;
L_0x564117da21c0 .functor NOT 1, o0x7fe5fac65a18, C4<0>, C4<0>, C4<0>;
L_0x564117da2230 .functor NOT 1, o0x7fe5fac65bf8, C4<0>, C4<0>, C4<0>;
L_0x564117da2150 .functor AND 1, L_0x564117da21c0, L_0x564117da2230, C4<1>, C4<1>;
L_0x564117da23c0 .functor NOT 1, o0x7fe5fac658c8, C4<0>, C4<0>, C4<0>;
L_0x564117da24c0 .functor AND 1, L_0x564117da2150, L_0x564117da23c0, C4<1>, C4<1>;
L_0x564117da25d0 .functor AND 1, L_0x564117da24c0, o0x7fe5fac65ce8, C4<1>, C4<1>;
L_0x564117da2730 .functor NOT 1, o0x7fe5fac65928, C4<0>, C4<0>, C4<0>;
L_0x564117da27f0 .functor AND 1, L_0x564117da25d0, L_0x564117da2730, C4<1>, C4<1>;
L_0x564117da29b0 .functor NOT 1, o0x7fe5fac65a18, C4<0>, C4<0>, C4<0>;
L_0x564117da2a20 .functor AND 1, L_0x564117da29b0, o0x7fe5fac65bf8, C4<1>, C4<1>;
L_0x564117da2be0 .functor AND 1, L_0x564117da2a20, o0x7fe5fac658c8, C4<1>, C4<1>;
L_0x564117da2ce0 .functor NOT 1, o0x7fe5fac65ce8, C4<0>, C4<0>, C4<0>;
L_0x564117da2eb0 .functor AND 1, L_0x564117da2be0, L_0x564117da2ce0, C4<1>, C4<1>;
L_0x564117da2f20 .functor AND 1, L_0x564117da2eb0, o0x7fe5fac65928, C4<1>, C4<1>;
L_0x564117da30c0 .functor NOT 1, o0x7fe5fac65a18, C4<0>, C4<0>, C4<0>;
L_0x564117da3130 .functor AND 1, L_0x564117da30c0, o0x7fe5fac65bf8, C4<1>, C4<1>;
L_0x564117da32e0 .functor AND 1, L_0x564117da3130, o0x7fe5fac658c8, C4<1>, C4<1>;
L_0x564117da33a0 .functor NOT 1, o0x7fe5fac65ce8, C4<0>, C4<0>, C4<0>;
L_0x564117da3510 .functor AND 1, L_0x564117da32e0, L_0x564117da33a0, C4<1>, C4<1>;
L_0x564117da3620 .functor NOT 1, o0x7fe5fac65928, C4<0>, C4<0>, C4<0>;
L_0x564117da3830 .functor AND 1, L_0x564117da3510, L_0x564117da3620, C4<1>, C4<1>;
L_0x564117da38f0 .functor NOT 1, o0x7fe5fac65a18, C4<0>, C4<0>, C4<0>;
L_0x564117da3a80 .functor NOT 1, o0x7fe5fac65bf8, C4<0>, C4<0>, C4<0>;
L_0x564117da3af0 .functor AND 1, L_0x564117da38f0, L_0x564117da3a80, C4<1>, C4<1>;
L_0x564117da3960 .functor NOT 1, o0x7fe5fac658c8, C4<0>, C4<0>, C4<0>;
L_0x564117da39d0 .functor AND 1, L_0x564117da3af0, L_0x564117da3960, C4<1>, C4<1>;
L_0x564117da3f10 .functor NOT 1, o0x7fe5fac65ce8, C4<0>, C4<0>, C4<0>;
L_0x564117da3f80 .functor AND 1, L_0x564117da39d0, L_0x564117da3f10, C4<1>, C4<1>;
L_0x564117da41e0 .functor NOT 1, L_0x564117da2690, C4<0>, C4<0>, C4<0>;
L_0x564117da42a0 .functor AND 1, L_0x564117da3f80, L_0x564117da41e0, C4<1>, C4<1>;
L_0x564117da4600 .functor NOT 1, L_0x564117da4510, C4<0>, C4<0>, C4<0>;
L_0x564117da46c0 .functor AND 1, L_0x564117da42a0, L_0x564117da4600, C4<1>, C4<1>;
L_0x564117da4940 .functor NOT 1, o0x7fe5fac65a18, C4<0>, C4<0>, C4<0>;
L_0x564117da49b0 .functor NOT 1, o0x7fe5fac65bf8, C4<0>, C4<0>, C4<0>;
L_0x564117da4ba0 .functor AND 1, L_0x564117da4940, L_0x564117da49b0, C4<1>, C4<1>;
L_0x564117da4cb0 .functor NOT 1, o0x7fe5fac658c8, C4<0>, C4<0>, C4<0>;
L_0x564117da4eb0 .functor AND 1, L_0x564117da4ba0, L_0x564117da4cb0, C4<1>, C4<1>;
L_0x564117da4fc0 .functor NOT 1, o0x7fe5fac65ce8, C4<0>, C4<0>, C4<0>;
L_0x564117da51d0 .functor AND 1, L_0x564117da4eb0, L_0x564117da4fc0, C4<1>, C4<1>;
L_0x564117da5380 .functor AND 1, L_0x564117da51d0, L_0x564117da52e0, C4<1>, C4<1>;
L_0x564117da5770 .functor NOT 1, L_0x564117da5640, C4<0>, C4<0>, C4<0>;
L_0x564117da57e0 .functor AND 1, L_0x564117da5380, L_0x564117da5770, C4<1>, C4<1>;
L_0x564117da5ab0 .functor NOT 1, o0x7fe5fac65a18, C4<0>, C4<0>, C4<0>;
L_0x564117da5b20 .functor NOT 1, o0x7fe5fac65bf8, C4<0>, C4<0>, C4<0>;
L_0x564117da5d60 .functor AND 1, L_0x564117da5ab0, L_0x564117da5b20, C4<1>, C4<1>;
L_0x564117da5e70 .functor AND 1, L_0x564117da5d60, o0x7fe5fac658c8, C4<1>, C4<1>;
L_0x564117da6220 .functor NOT 1, o0x7fe5fac65ce8, C4<0>, C4<0>, C4<0>;
L_0x564117da63a0 .functor AND 1, L_0x564117da5e70, L_0x564117da6220, C4<1>, C4<1>;
L_0x564117da66a0 .functor NOT 1, o0x7fe5fac65a18, C4<0>, C4<0>, C4<0>;
L_0x564117da6710 .functor AND 1, L_0x564117da66a0, o0x7fe5fac65bf8, C4<1>, C4<1>;
L_0x564117da69d0 .functor NOT 1, o0x7fe5fac658c8, C4<0>, C4<0>, C4<0>;
L_0x564117da6a40 .functor AND 1, L_0x564117da6710, L_0x564117da69d0, C4<1>, C4<1>;
L_0x564117da6d60 .functor AND 1, L_0x564117da6a40, o0x7fe5fac65ce8, C4<1>, C4<1>;
L_0x564117da6e20 .functor NOT 1, o0x7fe5fac65a18, C4<0>, C4<0>, C4<0>;
L_0x564117da70b0 .functor AND 1, L_0x564117da6e20, o0x7fe5fac65bf8, C4<1>, C4<1>;
L_0x564117da7170 .functor NOT 1, o0x7fe5fac658c8, C4<0>, C4<0>, C4<0>;
L_0x564117da7410 .functor AND 1, L_0x564117da70b0, L_0x564117da7170, C4<1>, C4<1>;
L_0x564117da7520 .functor NOT 1, o0x7fe5fac65ce8, C4<0>, C4<0>, C4<0>;
L_0x564117da77d0 .functor AND 1, L_0x564117da7410, L_0x564117da7520, C4<1>, C4<1>;
L_0x564117da7980 .functor NOT 1, L_0x564117da78e0, C4<0>, C4<0>, C4<0>;
L_0x564117da7dc0 .functor NOT 1, L_0x564117da7c90, C4<0>, C4<0>, C4<0>;
L_0x564117da7e80 .functor AND 1, L_0x564117da7980, L_0x564117da7dc0, C4<1>, C4<1>;
L_0x564117da8290 .functor NOT 1, L_0x564117da81f0, C4<0>, C4<0>, C4<0>;
L_0x564117da8350 .functor AND 1, L_0x564117da7e80, L_0x564117da8290, C4<1>, C4<1>;
L_0x564117da87c0 .functor NOT 1, L_0x564117da86d0, C4<0>, C4<0>, C4<0>;
L_0x564117da88d0 .functor NOT 1, L_0x564117da8830, C4<0>, C4<0>, C4<0>;
L_0x564117da8c10 .functor AND 1, L_0x564117da87c0, L_0x564117da88d0, C4<1>, C4<1>;
L_0x564117da8e20 .functor AND 1, L_0x564117da8c10, L_0x564117da8d20, C4<1>, C4<1>;
L_0x564117da9210 .functor NOT 1, L_0x564117da9170, C4<0>, C4<0>, C4<0>;
L_0x564117da94f0 .functor AND 1, L_0x564117da9210, L_0x564117da92d0, C4<1>, C4<1>;
L_0x564117da9940 .functor NOT 1, L_0x564117da98a0, C4<0>, C4<0>, C4<0>;
L_0x564117da9a00 .functor AND 1, L_0x564117da94f0, L_0x564117da9940, C4<1>, C4<1>;
L_0x564117da9480 .functor NOT 1, L_0x564117da9dc0, C4<0>, C4<0>, C4<0>;
L_0x564117da9fd0 .functor AND 1, L_0x564117da9480, L_0x564117da9f30, C4<1>, C4<1>;
L_0x564117daa4d0 .functor AND 1, L_0x564117da9fd0, L_0x564117daa3a0, C4<1>, C4<1>;
L_0x564117daa7c0 .functor AND 1, L_0x564117daa5e0, L_0x564117daa680, C4<1>, C4<1>;
L_0x564117daac40 .functor AND 1, L_0x564117daa7c0, L_0x564117daaba0, C4<1>, C4<1>;
L_0x564117daaea0 .functor NOT 1, L_0x564117daad50, C4<0>, C4<0>, C4<0>;
L_0x564117dab240 .functor NOT 1, L_0x564117daa720, C4<0>, C4<0>, C4<0>;
L_0x564117dab300 .functor AND 1, L_0x564117daaea0, L_0x564117dab240, C4<1>, C4<1>;
L_0x564117dab860 .functor AND 1, L_0x564117dab300, L_0x564117dab700, C4<1>, C4<1>;
L_0x564117daba10 .functor NOT 1, L_0x564117dab970, C4<0>, C4<0>, C4<0>;
L_0x564117dabf40 .functor AND 1, L_0x564117daba10, L_0x564117dabdd0, C4<1>, C4<1>;
L_0x564117dac0f0 .functor NOT 1, L_0x564117dac050, C4<0>, C4<0>, C4<0>;
L_0x564117dac4c0 .functor AND 1, L_0x564117dabf40, L_0x564117dac0f0, C4<1>, C4<1>;
L_0x564117dac750 .functor NOT 1, L_0x564117dac5d0, C4<0>, C4<0>, C4<0>;
L_0x564117dacbd0 .functor AND 1, L_0x564117dac750, L_0x564117dacb30, C4<1>, C4<1>;
L_0x564117dace70 .functor AND 1, L_0x564117dacbd0, L_0x564117dacce0, C4<1>, C4<1>;
L_0x564117dad350 .functor AND 1, v0x564117c45410_0, v0x5641179cddf0_0, C4<1>, C4<1>;
L_0x564117dad3c0 .functor OR 1, v0x564117c2ac20_0, v0x564117c125a0_0, C4<0>, C4<0>;
L_0x564117dad7d0 .functor OR 1, L_0x564117dad3c0, v0x564117c13c50_0, C4<0>, C4<0>;
L_0x564117dad8c0 .functor OR 1, L_0x564117dad7d0, v0x564117a44bf0_0, C4<0>, C4<0>;
L_0x564117dadd00 .functor AND 1, L_0x564117dad8c0, v0x564117b511f0_0, C4<1>, C4<1>;
L_0x564117daddf0 .functor OR 1, v0x564117c2ac20_0, v0x564117c125a0_0, C4<0>, C4<0>;
L_0x564117dae290 .functor OR 1, L_0x564117daddf0, v0x564117c13c50_0, C4<0>, C4<0>;
L_0x564117dae3a0 .functor OR 1, L_0x564117dae290, v0x564117a44bf0_0, C4<0>, C4<0>;
L_0x564117dae820 .functor AND 1, L_0x564117dae3a0, v0x564117a39f00_0, C4<1>, C4<1>;
L_0x564117dae8e0 .functor OR 1, v0x564117c2ac20_0, v0x564117c125a0_0, C4<0>, C4<0>;
L_0x564117daecd0 .functor OR 1, L_0x564117dae8e0, v0x564117c13c50_0, C4<0>, C4<0>;
L_0x564117daed90 .functor OR 1, L_0x564117daecd0, v0x564117a44bf0_0, C4<0>, C4<0>;
L_0x564117daf1e0 .functor NOT 1, v0x564117a39f00_0, C4<0>, C4<0>, C4<0>;
L_0x564117daf2a0 .functor NOT 1, v0x564117b511f0_0, C4<0>, C4<0>, C4<0>;
L_0x564117daf700 .functor AND 1, L_0x564117daf1e0, L_0x564117daf2a0, C4<1>, C4<1>;
L_0x564117daf810 .functor AND 1, L_0x564117daed90, L_0x564117daf700, C4<1>, C4<1>;
L_0x564117dafcd0 .functor AND 1, v0x564117bcbc40_0, v0x564117c30d60_0, C4<1>, C4<1>;
L_0x564117dafd40 .functor AND 1, L_0x564117dafcd0, v0x564117c30e00_0, C4<1>, C4<1>;
L_0x564117db01c0 .functor AND 1, L_0x564117dafd40, v0x564117c30ab0_0, C4<1>, C4<1>;
L_0x564117db02b0 .functor NOT 1, v0x564117a39f00_0, C4<0>, C4<0>, C4<0>;
L_0x564117db0720 .functor NOT 1, v0x564117b511f0_0, C4<0>, C4<0>, C4<0>;
L_0x564117db07c0 .functor OR 1, L_0x564117db02b0, L_0x564117db0720, C4<0>, C4<0>;
L_0x564117db0ce0 .functor AND 1, L_0x564117db01c0, L_0x564117db07c0, C4<1>, C4<1>;
L_0x564117db0df0 .functor BUFZ 16, v0x564117b9c9f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x564117c291e0 .array "A10_precharge", 3 0, 0 0;
v0x564117c2ac20_0 .var "Act_b0", 0 0;
v0x564117c125a0_0 .var "Act_b1", 0 0;
v0x564117c13c50_0 .var "Act_b2", 0 0;
v0x564117a44bf0_0 .var "Act_b3", 0 0;
v0x564117b561e0_0 .net "Active_enable", 0 0, L_0x564117da19c0;  1 drivers
v0x564117768e10_0 .net "Aref_enable", 0 0, L_0x564117da2090;  1 drivers
v0x564117ccdd60 .array "Auto_precharge", 3 0, 0 0;
v0x564117ccde00_0 .var "B0_row_addr", 11 0;
v0x564117cce1a0_0 .var "B1_row_addr", 11 0;
v0x564117d372a0_0 .var "B2_row_addr", 11 0;
v0x564117b8e440_0 .var "B3_row_addr", 11 0;
v0x564117b75b90_0 .var "BL", 8 0;
v0x564117b5d430_0 .var "Burst_counter", 7 0;
v0x564117bc4fa0_0 .net "Burst_length_1", 0 0, L_0x564117da8350;  1 drivers
v0x564117bc5060_0 .net "Burst_length_2", 0 0, L_0x564117da8e20;  1 drivers
v0x564117c6f450_0 .net "Burst_length_4", 0 0, L_0x564117da9a00;  1 drivers
v0x564117c6f4f0_0 .net "Burst_length_8", 0 0, L_0x564117daa4d0;  1 drivers
v0x564117c6cd10_0 .net "Burst_length_f", 0 0, L_0x564117daac40;  1 drivers
v0x564117c6cdd0_0 .net "Burst_term", 0 0, L_0x564117da2f20;  1 drivers
v0x564117c6c340_0 .var "CL", 2 0;
v0x564117c92090_0 .net "Cas_latency_1", 0 0, L_0x564117dab860;  1 drivers
v0x564117c92150_0 .net "Cas_latency_2", 0 0, L_0x564117dac4c0;  1 drivers
v0x564117c8eaf0_0 .net "Cas_latency_3", 0 0, L_0x564117dace70;  1 drivers
v0x564117c8ebb0_0 .var "Col", 7 0;
v0x564117c88b70 .array "Col_addr", 3 0, 7 0;
v0x564117c88c30_0 .var "Col_brst", 7 0;
v0x564117c886a0_0 .var "Col_temp", 7 0;
v0x564117c83830 .array "Command", 3 0, 3 0;
v0x564117c838f0_0 .var "Count_at_Read", 10 0;
v0x564117bb9590 .array/i "Count_precharge", 3 0, 31 0;
v0x564117bb9650_0 .var/real "DPDN_chk", 0 0;
v0x5641179cddf0_0 .var "Data_in_enable", 0 0;
v0x564117709150_0 .var "Data_out_enable", 0 0;
L_0x7fe5fac1a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117709210_0 .net "Debug", 0 0, L_0x7fe5fac1a018;  1 drivers
v0x5641179cde90_0 .net "Deep_pwrdn", 0 0, L_0x564117da3830;  1 drivers
v0x564117c5b5d0_0 .var "Dout_Drive_Flag", 0 0;
v0x564117c5b690_0 .var "EMode_reg", 11 0;
v0x564117c463d0_0 .net "EMode_reg_enable", 0 0, L_0x564117da57e0;  1 drivers
v0x564117c46490_0 .var/real "MRD_chk", 0 0;
v0x564117c46120_0 .var "Mode_reg", 11 0;
v0x564117bcbb80_0 .net "Mode_reg_enable", 0 0, L_0x564117da46c0;  1 drivers
v0x564117bcbc40_0 .var "Pc_b0", 0 0;
v0x564117c30d60_0 .var "Pc_b1", 0 0;
v0x564117c30e00_0 .var "Pc_b2", 0 0;
v0x564117c30ab0_0 .var "Pc_b3", 0 0;
v0x564117c30b70_0 .var "Pre_Dout_Drive_Flag", 0 0;
v0x564117c1b5a0_0 .net "Prech_enable", 0 0, L_0x564117da63a0;  1 drivers
v0x564117c1b660_0 .var "Prev_bank", 1 0;
v0x564117c1b090_0 .var/real "RAS_chk0", 0 0;
v0x564117c1b130_0 .var/real "RAS_chk1", 0 0;
v0x564117be6b20_0 .var/real "RAS_chk2", 0 0;
v0x564117be6be0_0 .var/real "RAS_chk3", 0 0;
v0x564117be66a0_0 .var/real "RCD_chk0", 0 0;
v0x564117be6760_0 .var/real "RCD_chk1", 0 0;
v0x564117c47c80_0 .var/real "RCD_chk2", 0 0;
v0x564117c47d40_0 .var/real "RCD_chk3", 0 0;
v0x564117c47930_0 .var/real "RC_chk0", 0 0;
v0x564117c479d0_0 .var/real "RC_chk1", 0 0;
v0x564117c475e0_0 .var/real "RC_chk2", 0 0;
v0x564117c476a0_0 .var/real "RC_chk3", 0 0;
v0x564117c32610_0 .var/real "RFC_chk", 0 0;
v0x564117c326d0_0 .var "RIW_violate", 0 0;
v0x564117c322c0_0 .var/real "RP_chk0", 0 0;
v0x564117c32380_0 .var/real "RP_chk1", 0 0;
v0x564117c31f70_0 .var/real "RP_chk2", 0 0;
v0x564117c32010_0 .var/real "RP_chk3", 0 0;
v0x564117af2800_0 .var/real "RRD_chk", 0 0;
v0x564117af28c0_0 .var "RW_interrupt_bank", 1 0;
v0x564117af1ed0 .array/i "RW_interrupt_counter", 3 0, 31 0;
v0x564117af1f90 .array "RW_interrupt_read", 3 0, 0 0;
v0x5641179890a0 .array "RW_interrupt_write", 3 0, 0 0;
v0x564117989140_0 .var "Read_cmd_count", 10 0;
v0x5641179881b0_0 .var "Read_cmd_count_cke", 10 0;
v0x564117988270_0 .var "Read_cmd_received", 0 0;
v0x564117a39f00_0 .var "Read_cmd_received_cke", 0 0;
v0x564117a39ac0_0 .net "Read_enable", 0 0, L_0x564117da6d60;  1 drivers
v0x564117a39b80 .array "Read_precharge", 3 0, 0 0;
v0x564117ba6d60_0 .var "Row", 11 0;
v0x564117c5aa80_0 .var/real "SELF_chk", 0 0;
v0x564117c5ab40_0 .net "Sref_enable", 0 0, L_0x564117da27f0;  1 drivers
v0x564117c45410_0 .var "Sys_clk", 0 0;
v0x564117c454d0_0 .var/real "WR_chkm0", 0 0;
v0x564117c2fda0_0 .var/real "WR_chkm1", 0 0;
v0x564117c2fe60_0 .var/real "WR_chkm2", 0 0;
v0x564117c1a5e0_0 .var/real "WR_chkm3", 0 0;
v0x564117c1a680_0 .net "Write_burst_mode", 0 0, L_0x564117dad2b0;  1 drivers
v0x564117b548c0_0 .var "Write_cmd_count_cke", 10 0;
v0x564117b511f0_0 .var "Write_cmd_received_cke", 0 0;
v0x564117b512b0_0 .net "Write_enable", 0 0, L_0x564117da77d0;  1 drivers
v0x564117b4db20 .array "Write_precharge", 3 0, 0 0;
v0x564117b4dbc0_0 .net *"_s0", 0 0, L_0x5641179697b0;  1 drivers
v0x564117b4a430_0 .net *"_s10", 0 0, L_0x564117da1a80;  1 drivers
v0x564117b5d160_0 .net *"_s100", 0 0, L_0x564117da4eb0;  1 drivers
v0x564117c8fe00_0 .net *"_s102", 0 0, L_0x564117da4fc0;  1 drivers
v0x564117c8fa20_0 .net *"_s104", 0 0, L_0x564117da51d0;  1 drivers
v0x564117c83cd0_0 .net *"_s107", 0 0, L_0x564117da52e0;  1 drivers
v0x564117c4af80_0 .net *"_s108", 0 0, L_0x564117da5380;  1 drivers
v0x564117c49480_0 .net *"_s111", 0 0, L_0x564117da5640;  1 drivers
v0x564117c35910_0 .net *"_s112", 0 0, L_0x564117da5770;  1 drivers
v0x564117c33e10_0 .net *"_s116", 0 0, L_0x564117da5ab0;  1 drivers
v0x564117c202a0_0 .net *"_s118", 0 0, L_0x564117da5b20;  1 drivers
v0x564117c1e7a0_0 .net *"_s12", 0 0, L_0x564117da1b80;  1 drivers
v0x564117c0ad10_0 .net *"_s120", 0 0, L_0x564117da5d60;  1 drivers
v0x564117c08ff0_0 .net *"_s122", 0 0, L_0x564117da5e70;  1 drivers
v0x564117b82560_0 .net *"_s124", 0 0, L_0x564117da6220;  1 drivers
v0x564117b82640_0 .net *"_s128", 0 0, L_0x564117da66a0;  1 drivers
v0x564117b7c810_0 .net *"_s130", 0 0, L_0x564117da6710;  1 drivers
v0x564117b7c8f0_0 .net *"_s132", 0 0, L_0x564117da69d0;  1 drivers
v0x564117b80fd0_0 .net *"_s134", 0 0, L_0x564117da6a40;  1 drivers
v0x564117b810b0_0 .net *"_s138", 0 0, L_0x564117da6e20;  1 drivers
v0x564117b80b40_0 .net *"_s14", 0 0, L_0x564117da1c40;  1 drivers
v0x564117b80c20_0 .net *"_s140", 0 0, L_0x564117da70b0;  1 drivers
v0x564117b80500_0 .net *"_s142", 0 0, L_0x564117da7170;  1 drivers
v0x564117b805e0_0 .net *"_s144", 0 0, L_0x564117da7410;  1 drivers
v0x564117b80210_0 .net *"_s146", 0 0, L_0x564117da7520;  1 drivers
v0x564117b802f0_0 .net *"_s151", 0 0, L_0x564117da78e0;  1 drivers
v0x564117ba0bc0_0 .net *"_s152", 0 0, L_0x564117da7980;  1 drivers
v0x564117ba0ca0_0 .net *"_s155", 0 0, L_0x564117da7c90;  1 drivers
v0x564117ba0610_0 .net *"_s156", 0 0, L_0x564117da7dc0;  1 drivers
v0x564117ba06f0_0 .net *"_s158", 0 0, L_0x564117da7e80;  1 drivers
v0x564117b9eea0_0 .net *"_s16", 0 0, L_0x564117da1da0;  1 drivers
v0x564117b9ef80_0 .net *"_s161", 0 0, L_0x564117da81f0;  1 drivers
v0x564117b9ebb0_0 .net *"_s162", 0 0, L_0x564117da8290;  1 drivers
v0x564117b9ec90_0 .net *"_s167", 0 0, L_0x564117da86d0;  1 drivers
v0x564117b9b1c0_0 .net *"_s168", 0 0, L_0x564117da87c0;  1 drivers
v0x564117b9b2a0_0 .net *"_s171", 0 0, L_0x564117da8830;  1 drivers
v0x564117b95470_0 .net *"_s172", 0 0, L_0x564117da88d0;  1 drivers
v0x564117b95550_0 .net *"_s174", 0 0, L_0x564117da8c10;  1 drivers
v0x564117b99c30_0 .net *"_s177", 0 0, L_0x564117da8d20;  1 drivers
v0x564117b99d10_0 .net *"_s18", 0 0, L_0x564117da1e60;  1 drivers
v0x564117b997a0_0 .net *"_s181", 0 0, L_0x564117da9170;  1 drivers
v0x564117b99880_0 .net *"_s182", 0 0, L_0x564117da9210;  1 drivers
v0x564117b99160_0 .net *"_s185", 0 0, L_0x564117da92d0;  1 drivers
v0x564117b99240_0 .net *"_s186", 0 0, L_0x564117da94f0;  1 drivers
v0x564117b98e70_0 .net *"_s189", 0 0, L_0x564117da98a0;  1 drivers
v0x564117b98f50_0 .net *"_s190", 0 0, L_0x564117da9940;  1 drivers
v0x564117b6f1b0_0 .net *"_s195", 0 0, L_0x564117da9dc0;  1 drivers
v0x564117b6f290_0 .net *"_s196", 0 0, L_0x564117da9480;  1 drivers
v0x564117b6ec00_0 .net *"_s199", 0 0, L_0x564117da9f30;  1 drivers
v0x564117b6ece0_0 .net *"_s2", 0 0, L_0x564117969a20;  1 drivers
v0x564117b6d430_0 .net *"_s20", 0 0, L_0x564117da1fd0;  1 drivers
v0x564117b6d510_0 .net *"_s200", 0 0, L_0x564117da9fd0;  1 drivers
v0x564117b6d140_0 .net *"_s203", 0 0, L_0x564117daa3a0;  1 drivers
v0x564117b6d220_0 .net *"_s207", 0 0, L_0x564117daa5e0;  1 drivers
v0x564117b696f0_0 .net *"_s209", 0 0, L_0x564117daa680;  1 drivers
v0x564117b697d0_0 .net *"_s210", 0 0, L_0x564117daa7c0;  1 drivers
v0x564117b63a20_0 .net *"_s213", 0 0, L_0x564117daaba0;  1 drivers
v0x564117b63b00_0 .net *"_s217", 0 0, L_0x564117daad50;  1 drivers
v0x564117b68160_0 .net *"_s218", 0 0, L_0x564117daaea0;  1 drivers
v0x564117b68240_0 .net *"_s221", 0 0, L_0x564117daa720;  1 drivers
v0x564117b67cd0_0 .net *"_s222", 0 0, L_0x564117dab240;  1 drivers
v0x564117b67db0_0 .net *"_s224", 0 0, L_0x564117dab300;  1 drivers
v0x564117b67690_0 .net *"_s227", 0 0, L_0x564117dab700;  1 drivers
v0x564117b67770_0 .net *"_s231", 0 0, L_0x564117dab970;  1 drivers
v0x564117b673a0_0 .net *"_s232", 0 0, L_0x564117daba10;  1 drivers
v0x564117b67480_0 .net *"_s235", 0 0, L_0x564117dabdd0;  1 drivers
v0x564117baca20_0 .net *"_s236", 0 0, L_0x564117dabf40;  1 drivers
v0x564117bacb00_0 .net *"_s239", 0 0, L_0x564117dac050;  1 drivers
v0x564117bac700_0 .net *"_s24", 0 0, L_0x564117da21c0;  1 drivers
v0x564117bac7e0_0 .net *"_s240", 0 0, L_0x564117dac0f0;  1 drivers
v0x564117c6e900_0 .net *"_s245", 0 0, L_0x564117dac5d0;  1 drivers
v0x564117c6e9e0_0 .net *"_s246", 0 0, L_0x564117dac750;  1 drivers
v0x564117c6e580_0 .net *"_s249", 0 0, L_0x564117dacb30;  1 drivers
v0x564117c6e660_0 .net *"_s250", 0 0, L_0x564117dacbd0;  1 drivers
v0x564117c925d0_0 .net *"_s253", 0 0, L_0x564117dacce0;  1 drivers
v0x564117c8f6c0_0 .net *"_s26", 0 0, L_0x564117da2230;  1 drivers
v0x564117c8f7a0_0 .net *"_s262", 0 0, L_0x564117dad3c0;  1 drivers
v0x564117c8f340_0 .net *"_s264", 0 0, L_0x564117dad7d0;  1 drivers
v0x564117c8f420_0 .net *"_s266", 0 0, L_0x564117dad8c0;  1 drivers
v0x564117c8efe0_0 .net *"_s270", 0 0, L_0x564117daddf0;  1 drivers
v0x564117c8e760_0 .net *"_s272", 0 0, L_0x564117dae290;  1 drivers
v0x564117c8e840_0 .net *"_s274", 0 0, L_0x564117dae3a0;  1 drivers
v0x564117c8e3e0_0 .net *"_s278", 0 0, L_0x564117dae8e0;  1 drivers
v0x564117c8e4c0_0 .net *"_s28", 0 0, L_0x564117da2150;  1 drivers
v0x564117c8e060_0 .net *"_s280", 0 0, L_0x564117daecd0;  1 drivers
v0x564117c8e140_0 .net *"_s282", 0 0, L_0x564117daed90;  1 drivers
v0x564117c8dd20_0 .net *"_s284", 0 0, L_0x564117daf1e0;  1 drivers
v0x564117c8c150_0 .net *"_s286", 0 0, L_0x564117daf2a0;  1 drivers
v0x564117c8c230_0 .net *"_s288", 0 0, L_0x564117daf700;  1 drivers
v0x564117c8bd70_0 .net *"_s292", 0 0, L_0x564117dafcd0;  1 drivers
v0x564117c8be50_0 .net *"_s294", 0 0, L_0x564117dafd40;  1 drivers
v0x564117bba8d0_0 .net *"_s296", 0 0, L_0x564117db01c0;  1 drivers
v0x564117caa020_0 .net *"_s298", 0 0, L_0x564117db02b0;  1 drivers
v0x564117caa100_0 .net *"_s30", 0 0, L_0x564117da23c0;  1 drivers
v0x564117bcc880_0 .net *"_s300", 0 0, L_0x564117db0720;  1 drivers
v0x564117bcc960_0 .net *"_s302", 0 0, L_0x564117db07c0;  1 drivers
v0x564117bcc380_0 .var *"_s316", 15 0; Local signal
v0x564117bcc460_0 .var *"_s317", 15 0; Local signal
v0x564117be6230_0 .var *"_s318", 15 0; Local signal
v0x564117af2d60_0 .var *"_s319", 15 0; Local signal
v0x564117af2e40_0 .net *"_s32", 0 0, L_0x564117da24c0;  1 drivers
v0x564117a3fe20_0 .net *"_s34", 0 0, L_0x564117da25d0;  1 drivers
v0x564117a3ff00_0 .net *"_s36", 0 0, L_0x564117da2730;  1 drivers
v0x564117b8c890_0 .net *"_s4", 0 0, L_0x564117cdccb0;  1 drivers
v0x564117b8c970_0 .net *"_s40", 0 0, L_0x564117da29b0;  1 drivers
v0x564117cc1460_0 .net *"_s42", 0 0, L_0x564117da2a20;  1 drivers
v0x564117cb6e60_0 .net *"_s44", 0 0, L_0x564117da2be0;  1 drivers
v0x564117cb6f40_0 .net *"_s46", 0 0, L_0x564117da2ce0;  1 drivers
v0x564117cbf2d0_0 .net *"_s48", 0 0, L_0x564117da2eb0;  1 drivers
v0x564117cbf3b0_0 .net *"_s52", 0 0, L_0x564117da30c0;  1 drivers
v0x564117cbdc30_0 .net *"_s54", 0 0, L_0x564117da3130;  1 drivers
v0x564117cbdd10_0 .net *"_s56", 0 0, L_0x564117da32e0;  1 drivers
v0x564117cbc910_0 .net *"_s58", 0 0, L_0x564117da33a0;  1 drivers
v0x564117cbc9d0_0 .net *"_s6", 0 0, L_0x564117ce12f0;  1 drivers
v0x564117cbb270_0 .net *"_s60", 0 0, L_0x564117da3510;  1 drivers
v0x564117cbb350_0 .net *"_s62", 0 0, L_0x564117da3620;  1 drivers
v0x564117cb9870_0 .net *"_s66", 0 0, L_0x564117da38f0;  1 drivers
v0x564117cb9950_0 .net *"_s68", 0 0, L_0x564117da3a80;  1 drivers
v0x564117cb8570_0 .net *"_s70", 0 0, L_0x564117da3af0;  1 drivers
v0x564117ccd430_0 .net *"_s72", 0 0, L_0x564117da3960;  1 drivers
v0x564117ccd510_0 .net *"_s74", 0 0, L_0x564117da39d0;  1 drivers
v0x564117ccba40_0 .net *"_s76", 0 0, L_0x564117da3f10;  1 drivers
v0x564117ccbb20_0 .net *"_s78", 0 0, L_0x564117da3f80;  1 drivers
v0x564117cc9cd0_0 .net *"_s81", 0 0, L_0x564117da2690;  1 drivers
v0x564117cc9db0_0 .net *"_s82", 0 0, L_0x564117da41e0;  1 drivers
v0x564117cc7f60_0 .net *"_s84", 0 0, L_0x564117da42a0;  1 drivers
v0x564117cc8020_0 .net *"_s87", 0 0, L_0x564117da4510;  1 drivers
v0x564117cc68f0_0 .net *"_s88", 0 0, L_0x564117da4600;  1 drivers
v0x564117cc69d0_0 .net *"_s92", 0 0, L_0x564117da4940;  1 drivers
v0x564117cc4f20_0 .net *"_s94", 0 0, L_0x564117da49b0;  1 drivers
v0x564117cc5000_0 .net *"_s96", 0 0, L_0x564117da4ba0;  1 drivers
v0x564117b56430_0 .net *"_s98", 0 0, L_0x564117da4cb0;  1 drivers
v0x564117b8e6a0_0 .net "act_pwrdn", 0 0, L_0x564117daf810;  1 drivers
o0x7fe5fac65838 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x564117b8e760_0 .net "addr", 11 0, o0x7fe5fac65838;  0 drivers
o0x7fe5fac65868 .functor BUFZ 2, C4<zz>; HiZ drive
v0x564117b5c8a0_0 .net "ba", 1 0, o0x7fe5fac65868;  0 drivers
v0x564117b5c980_0 .var "bank", 1 0;
v0x564117b598e0 .array "bank0", 1048575 0, 15 0;
v0x564117b599a0 .array "bank1", 1048575 0, 15 0;
v0x564117b858a0 .array "bank2", 1048575 0, 15 0;
v0x564117b85940 .array "bank3", 1048575 0, 15 0;
v0x564117b83d90 .array "bank_addr", 3 0, 1 0;
v0x564117b83e50 .array "bank_precharge", 3 0, 1 0;
v0x564117b81e60_0 .net "casb", 0 0, o0x7fe5fac658c8;  0 drivers
v0x564117b81f00_0 .var "ccc", 19 0;
v0x564117b815e0_0 .net "cke", 0 0, o0x7fe5fac65928;  0 drivers
v0x564117b81680_0 .var "ckeZ", 0 0;
o0x7fe5fac65988 .functor BUFZ 1, C4<z>; HiZ drive
v0x564117b7fcb0_0 .net "clk", 0 0, o0x7fe5fac65988;  0 drivers
v0x564117b7fd70_0 .net "clk_suspend_read", 0 0, L_0x564117dae820;  1 drivers
v0x564117b7c190_0 .net "clk_suspend_write", 0 0, L_0x564117dadd00;  1 drivers
v0x564117b7c230_0 .net "csb", 0 0, o0x7fe5fac65a18;  0 drivers
v0x564117b7dff0_0 .var "dpdn_check_start", 0 0;
v0x564117b7e0b0_0 .net "dq", 15 0, L_0x564117db0df0;  1 drivers
v0x564117b9e500_0 .net "dq_chk", 0 0, L_0x564117dad350;  1 drivers
v0x564117b9e5c0_0 .var "dq_dqm", 15 0;
v0x564117b9c9f0_0 .var "dq_reg", 15 0;
o0x7fe5fac65b38 .functor BUFZ 2, C4<zz>; HiZ drive
v0x564117b9cad0_0 .net "dqm", 1 0, o0x7fe5fac65b38;  0 drivers
v0x564117b9aac0_0 .var "dqm_reg0", 1 0;
v0x564117b9ab80_0 .var "dqm_reg1", 1 0;
v0x564117b9a240 .array "dqm_save", 3 0, 1 0;
v0x564117b9a300_0 .net "pch_pwrdn", 0 0, L_0x564117db0ce0;  1 drivers
v0x564117b98910_0 .net "rasb", 0 0, o0x7fe5fac65bf8;  0 drivers
v0x564117b989b0_0 .var "state_act_pwrdn", 0 0;
v0x564117b94df0_0 .var "state_dpdn", 0 0;
v0x564117b94eb0_0 .var "state_pre_pwrdn", 0 0;
v0x564117b96c50_0 .var "state_self", 0 0;
v0x564117b96cf0_0 .net "web", 0 0, o0x7fe5fac65ce8;  0 drivers
E_0x564117963a60 .event posedge, v0x564117c45410_0;
E_0x564117968660 .event edge, v0x564117c5b5d0_0;
E_0x56411763b0d0 .event posedge, v0x564117b7fcb0_0;
E_0x564117d38fc0 .event negedge, v0x564117b7fcb0_0;
L_0x564117da2690 .part o0x7fe5fac65868, 1, 1;
L_0x564117da4510 .part o0x7fe5fac65868, 0, 1;
L_0x564117da52e0 .part o0x7fe5fac65868, 1, 1;
L_0x564117da5640 .part o0x7fe5fac65868, 0, 1;
L_0x564117da78e0 .part v0x564117c46120_0, 2, 1;
L_0x564117da7c90 .part v0x564117c46120_0, 1, 1;
L_0x564117da81f0 .part v0x564117c46120_0, 0, 1;
L_0x564117da86d0 .part v0x564117c46120_0, 2, 1;
L_0x564117da8830 .part v0x564117c46120_0, 1, 1;
L_0x564117da8d20 .part v0x564117c46120_0, 0, 1;
L_0x564117da9170 .part v0x564117c46120_0, 2, 1;
L_0x564117da92d0 .part v0x564117c46120_0, 1, 1;
L_0x564117da98a0 .part v0x564117c46120_0, 0, 1;
L_0x564117da9dc0 .part v0x564117c46120_0, 2, 1;
L_0x564117da9f30 .part v0x564117c46120_0, 1, 1;
L_0x564117daa3a0 .part v0x564117c46120_0, 0, 1;
L_0x564117daa5e0 .part v0x564117c46120_0, 2, 1;
L_0x564117daa680 .part v0x564117c46120_0, 1, 1;
L_0x564117daaba0 .part v0x564117c46120_0, 0, 1;
L_0x564117daad50 .part v0x564117c46120_0, 6, 1;
L_0x564117daa720 .part v0x564117c46120_0, 5, 1;
L_0x564117dab700 .part v0x564117c46120_0, 4, 1;
L_0x564117dab970 .part v0x564117c46120_0, 6, 1;
L_0x564117dabdd0 .part v0x564117c46120_0, 5, 1;
L_0x564117dac050 .part v0x564117c46120_0, 4, 1;
L_0x564117dac5d0 .part v0x564117c46120_0, 6, 1;
L_0x564117dacb30 .part v0x564117c46120_0, 5, 1;
L_0x564117dacce0 .part v0x564117c46120_0, 4, 1;
L_0x564117dad2b0 .part v0x564117c46120_0, 9, 1;
S_0x564117b76360 .scope task, "Burst_decode" "Burst_decode" 2 1556, 2 1556 0, S_0x564117c5c140;
 .timescale -9 -12;
TD_IS42VM16400K.Burst_decode ;
    %load/vec4 v0x564117b5d430_0;
    %addi 1, 0, 8;
    %store/vec4 v0x564117b5d430_0, 0, 8;
    %load/vec4 v0x564117c46120_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x564117c8ebb0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x564117c886a0_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x564117c46120_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x564117b5d430_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x564117c88c30_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c886a0_0, 4, 1;
    %load/vec4 v0x564117b5d430_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x564117c88c30_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c886a0_0, 4, 1;
    %load/vec4 v0x564117b5d430_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x564117c88c30_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c886a0_0, 4, 1;
T_0.2 ;
T_0.1 ;
    %load/vec4 v0x564117bc5060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x564117c886a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c8ebb0_0, 4, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x564117c6f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x564117c886a0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c8ebb0_0, 4, 2;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x564117c6f4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x564117c886a0_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c8ebb0_0, 4, 3;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x564117c886a0_0;
    %store/vec4 v0x564117c8ebb0_0, 0, 8;
T_0.9 ;
T_0.7 ;
T_0.5 ;
    %load/vec4 v0x564117c1a680_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641179cddf0_0, 0, 1;
T_0.10 ;
    %load/vec4 v0x564117bc4fa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x564117b5d430_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.14, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641179cddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117709150_0, 0, 1;
T_0.14 ;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x564117bc5060_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x564117b5d430_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.18, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641179cddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117709150_0, 0, 1;
T_0.18 ;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x564117c6f450_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x564117b5d430_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.22, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641179cddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117709150_0, 0, 1;
T_0.22 ;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0x564117c6f4f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.24, 4;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x564117b5d430_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.26, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641179cddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117709150_0, 0, 1;
T_0.26 ;
T_0.24 ;
T_0.21 ;
T_0.17 ;
T_0.13 ;
    %end;
S_0x564117b75960 .scope task, "abbank_init" "abbank_init" 2 1625, 2 1625 0, S_0x564117c5c140;
 .timescale -9 -12;
TD_IS42VM16400K.abbank_init ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x564117b81f00_0, 0, 20;
T_1.28 ;
    %load/vec4 v0x564117b81f00_0;
    %pad/u 32;
    %cmpi/u 524288, 0, 32;
    %jmp/0xz T_1.29, 5;
    %pushi/vec4 65535, 65535, 16;
    %load/vec4 v0x564117b81f00_0;
    %pad/u 22;
    %ix/vec4 4;
    %store/vec4a v0x564117b598e0, 4, 0;
    %pushi/vec4 65535, 65535, 16;
    %load/vec4 v0x564117b81f00_0;
    %pad/u 22;
    %ix/vec4 4;
    %store/vec4a v0x564117b599a0, 4, 0;
    %load/vec4 v0x564117b81f00_0;
    %addi 1, 0, 20;
    %store/vec4 v0x564117b81f00_0, 0, 20;
    %jmp T_1.28;
T_1.29 ;
    %end;
S_0x564117b87f60 .scope task, "bbank_init" "bbank_init" 2 1636, 2 1636 0, S_0x564117c5c140;
 .timescale -9 -12;
TD_IS42VM16400K.bbank_init ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x564117b81f00_0, 0, 20;
T_2.30 ;
    %load/vec4 v0x564117b81f00_0;
    %pad/u 32;
    %cmpi/u 524288, 0, 32;
    %jmp/0xz T_2.31, 5;
    %pushi/vec4 65535, 65535, 16;
    %load/vec4 v0x564117b81f00_0;
    %pad/u 22;
    %ix/vec4 4;
    %store/vec4a v0x564117b599a0, 4, 0;
    %load/vec4 v0x564117b81f00_0;
    %addi 1, 0, 20;
    %store/vec4 v0x564117b81f00_0, 0, 20;
    %jmp T_2.30;
T_2.31 ;
    %end;
S_0x564117b879b0 .scope task, "half_init" "half_init" 2 1645, 2 1645 0, S_0x564117c5c140;
 .timescale -9 -12;
TD_IS42VM16400K.half_init ;
    %fork TD_IS42VM16400K.bbank_init, S_0x564117b87f60;
    %join;
    %pushi/vec4 262144, 0, 20;
    %store/vec4 v0x564117b81f00_0, 0, 20;
T_3.32 ;
    %load/vec4 v0x564117b81f00_0;
    %pad/u 32;
    %cmpi/u 524288, 0, 32;
    %jmp/0xz T_3.33, 5;
    %pushi/vec4 65535, 65535, 16;
    %load/vec4 v0x564117b81f00_0;
    %pad/u 22;
    %ix/vec4 4;
    %store/vec4a v0x564117b598e0, 4, 0;
    %load/vec4 v0x564117b81f00_0;
    %addi 1, 0, 20;
    %store/vec4 v0x564117b81f00_0, 0, 20;
    %jmp T_3.32;
T_3.33 ;
    %end;
S_0x564117b86240 .scope task, "mem_init" "mem_init" 2 1611, 2 1611 0, S_0x564117c5c140;
 .timescale -9 -12;
TD_IS42VM16400K.mem_init ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x564117b81f00_0, 0, 20;
T_4.34 ;
    %load/vec4 v0x564117b81f00_0;
    %pad/u 32;
    %cmpi/u 524288, 0, 32;
    %jmp/0xz T_4.35, 5;
    %pushi/vec4 65535, 65535, 16;
    %load/vec4 v0x564117b81f00_0;
    %pad/u 22;
    %ix/vec4 4;
    %store/vec4a v0x564117b598e0, 4, 0;
    %pushi/vec4 65535, 65535, 16;
    %load/vec4 v0x564117b81f00_0;
    %pad/u 22;
    %ix/vec4 4;
    %store/vec4a v0x564117b599a0, 4, 0;
    %pushi/vec4 65535, 65535, 16;
    %load/vec4 v0x564117b81f00_0;
    %pad/u 22;
    %ix/vec4 4;
    %store/vec4a v0x564117b858a0, 4, 0;
    %pushi/vec4 65535, 65535, 16;
    %load/vec4 v0x564117b81f00_0;
    %pad/u 22;
    %ix/vec4 4;
    %store/vec4a v0x564117b85940, 4, 0;
    %load/vec4 v0x564117b81f00_0;
    %addi 1, 0, 20;
    %store/vec4 v0x564117b81f00_0, 0, 20;
    %jmp T_4.34;
T_4.35 ;
    %end;
S_0x564117b85f50 .scope task, "quat_init" "quat_init" 2 1655, 2 1655 0, S_0x564117c5c140;
 .timescale -9 -12;
TD_IS42VM16400K.quat_init ;
    %fork TD_IS42VM16400K.bbank_init, S_0x564117b87f60;
    %join;
    %pushi/vec4 131072, 0, 20;
    %store/vec4 v0x564117b81f00_0, 0, 20;
T_5.36 ;
    %load/vec4 v0x564117b81f00_0;
    %pad/u 32;
    %cmpi/u 524288, 0, 32;
    %jmp/0xz T_5.37, 5;
    %pushi/vec4 65535, 65535, 16;
    %load/vec4 v0x564117b81f00_0;
    %pad/u 22;
    %ix/vec4 4;
    %store/vec4a v0x564117b598e0, 4, 0;
    %load/vec4 v0x564117b81f00_0;
    %addi 1, 0, 20;
    %store/vec4 v0x564117b81f00_0, 0, 20;
    %jmp T_5.36;
T_5.37 ;
    %end;
S_0x564117c313c0 .scope module, "mt48lc8m8a2" "mt48lc8m8a2" 3 44;
 .timescale -9 -10;
    .port_info 0 /INOUT 8 "Dq"
    .port_info 1 /INPUT 12 "Addr"
    .port_info 2 /INPUT 2 "Ba"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Cke"
    .port_info 5 /INPUT 1 "Cs_n"
    .port_info 6 /INPUT 1 "Ras_n"
    .port_info 7 /INPUT 1 "Cas_n"
    .port_info 8 /INPUT 1 "We_n"
    .port_info 9 /INPUT 1 "Dqm"
P_0x564117d3a130 .param/l "addr_bits" 0 3 46, +C4<00000000000000000000000000001100>;
P_0x564117d3a170 .param/l "col_bits" 0 3 48, +C4<00000000000000000000000000001001>;
P_0x564117d3a1b0 .param/l "data_bits" 0 3 47, +C4<00000000000000000000000000001000>;
P_0x564117d3a1f0 .param/l "mem_sizes" 0 3 49, +C4<00000000000111111111111111111111>;
P_0x564117d3a230 .param/real "tAC" 0 3 143, Cr<m6000000000000000gfc4>; value=6.00000
P_0x564117d3a270 .param/real "tAH" 0 3 937, Cr<m6666666666666800gfc1>; value=0.800000
P_0x564117d3a2b0 .param/real "tAS" 0 3 938, Cr<m6000000000000000gfc2>; value=1.50000
P_0x564117d3a2f0 .param/real "tCH" 0 3 939, Cr<m5000000000000000gfc3>; value=2.50000
P_0x564117d3a330 .param/l "tCK" 0 3 941, +C4<00000000000000000000000000001010>;
P_0x564117d3a370 .param/real "tCKH" 0 3 944, Cr<m6666666666666800gfc1>; value=0.800000
P_0x564117d3a3b0 .param/real "tCKS" 0 3 945, Cr<m6000000000000000gfc2>; value=1.50000
P_0x564117d3a3f0 .param/real "tCL" 0 3 940, Cr<m5000000000000000gfc3>; value=2.50000
P_0x564117d3a430 .param/real "tCMH" 0 3 946, Cr<m6666666666666800gfc1>; value=0.800000
P_0x564117d3a470 .param/real "tCMS" 0 3 947, Cr<m6000000000000000gfc2>; value=1.50000
P_0x564117d3a4b0 .param/real "tDH" 0 3 942, Cr<m6666666666666800gfc1>; value=0.800000
P_0x564117d3a4f0 .param/real "tDS" 0 3 943, Cr<m6000000000000000gfc2>; value=1.50000
P_0x564117d3a530 .param/real "tHZ" 0 3 144, Cr<m7000000000000000gfc4>; value=7.00000
P_0x564117d3a570 .param/real "tMRD" 0 3 146, Cr<m4000000000000000gfc3>; value=2.00000
P_0x564117d3a5b0 .param/real "tOH" 0 3 145, Cr<m5666666666666800gfc3>; value=2.70000
P_0x564117d3a5f0 .param/real "tRAS" 0 3 147, Cr<m5800000000000000gfc7>; value=44.0000
P_0x564117d3a630 .param/real "tRC" 0 3 148, Cr<m4200000000000000gfc8>; value=66.0000
P_0x564117d3a670 .param/real "tRCD" 0 3 149, Cr<m5000000000000000gfc6>; value=20.0000
P_0x564117d3a6b0 .param/real "tRP" 0 3 150, Cr<m5000000000000000gfc6>; value=20.0000
P_0x564117d3a6f0 .param/real "tRRD" 0 3 151, Cr<m7800000000000000gfc5>; value=15.0000
P_0x564117d3a730 .param/real "tWRa" 0 3 152, Cr<m7800000000000000gfc4>; value=7.50000
P_0x564117d3a770 .param/real "tWRp" 0 3 153, Cr<m7800000000000000gfc5>; value=15.0000
o0x7fe5fac66438 .functor BUFZ 1, C4<z>; HiZ drive
L_0x564117db1250 .functor NOT 1, o0x7fe5fac66438, C4<0>, C4<0>, C4<0>;
o0x7fe5fac66a98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x564117db12c0 .functor NOT 1, o0x7fe5fac66a98, C4<0>, C4<0>, C4<0>;
L_0x564117db1390 .functor AND 1, L_0x564117db1250, L_0x564117db12c0, C4<1>, C4<1>;
o0x7fe5fac662e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x564117db14d0 .functor AND 1, L_0x564117db1390, o0x7fe5fac662e8, C4<1>, C4<1>;
o0x7fe5fac66c18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x564117db15c0 .functor AND 1, L_0x564117db14d0, o0x7fe5fac66c18, C4<1>, C4<1>;
L_0x564117db1680 .functor NOT 1, o0x7fe5fac66438, C4<0>, C4<0>, C4<0>;
L_0x564117db17b0 .functor NOT 1, o0x7fe5fac66a98, C4<0>, C4<0>, C4<0>;
L_0x564117db1870 .functor AND 1, L_0x564117db1680, L_0x564117db17b0, C4<1>, C4<1>;
L_0x564117db19d0 .functor NOT 1, o0x7fe5fac662e8, C4<0>, C4<0>, C4<0>;
L_0x564117db1a90 .functor AND 1, L_0x564117db1870, L_0x564117db19d0, C4<1>, C4<1>;
L_0x564117db1c00 .functor AND 1, L_0x564117db1a90, o0x7fe5fac66c18, C4<1>, C4<1>;
L_0x564117db1cc0 .functor NOT 1, o0x7fe5fac66438, C4<0>, C4<0>, C4<0>;
L_0x564117db1da0 .functor AND 1, L_0x564117db1cc0, o0x7fe5fac66a98, C4<1>, C4<1>;
L_0x564117db1e60 .functor AND 1, L_0x564117db1da0, o0x7fe5fac662e8, C4<1>, C4<1>;
L_0x564117db1d30 .functor NOT 1, o0x7fe5fac66c18, C4<0>, C4<0>, C4<0>;
L_0x564117db1fa0 .functor AND 1, L_0x564117db1e60, L_0x564117db1d30, C4<1>, C4<1>;
L_0x564117db2140 .functor NOT 1, o0x7fe5fac66438, C4<0>, C4<0>, C4<0>;
L_0x564117db21b0 .functor NOT 1, o0x7fe5fac66a98, C4<0>, C4<0>, C4<0>;
L_0x564117db22c0 .functor AND 1, L_0x564117db2140, L_0x564117db21b0, C4<1>, C4<1>;
L_0x564117db2330 .functor NOT 1, o0x7fe5fac662e8, C4<0>, C4<0>, C4<0>;
L_0x564117db2450 .functor AND 1, L_0x564117db22c0, L_0x564117db2330, C4<1>, C4<1>;
L_0x564117db2510 .functor NOT 1, o0x7fe5fac66c18, C4<0>, C4<0>, C4<0>;
L_0x564117db2640 .functor AND 1, L_0x564117db2450, L_0x564117db2510, C4<1>, C4<1>;
L_0x564117db2700 .functor NOT 1, o0x7fe5fac66438, C4<0>, C4<0>, C4<0>;
L_0x564117db2840 .functor NOT 1, o0x7fe5fac66a98, C4<0>, C4<0>, C4<0>;
L_0x564117db28b0 .functor AND 1, L_0x564117db2700, L_0x564117db2840, C4<1>, C4<1>;
L_0x564117db2aa0 .functor AND 1, L_0x564117db28b0, o0x7fe5fac662e8, C4<1>, C4<1>;
L_0x564117db2b60 .functor NOT 1, o0x7fe5fac66c18, C4<0>, C4<0>, C4<0>;
L_0x564117db2cc0 .functor AND 1, L_0x564117db2aa0, L_0x564117db2b60, C4<1>, C4<1>;
L_0x564117db2dd0 .functor NOT 1, o0x7fe5fac66438, C4<0>, C4<0>, C4<0>;
L_0x564117db2f40 .functor AND 1, L_0x564117db2dd0, o0x7fe5fac66a98, C4<1>, C4<1>;
L_0x564117db3000 .functor NOT 1, o0x7fe5fac662e8, C4<0>, C4<0>, C4<0>;
L_0x564117db3180 .functor AND 1, L_0x564117db2f40, L_0x564117db3000, C4<1>, C4<1>;
L_0x564117db32c0 .functor AND 1, L_0x564117db3180, o0x7fe5fac66c18, C4<1>, C4<1>;
L_0x564117db34a0 .functor NOT 1, o0x7fe5fac66438, C4<0>, C4<0>, C4<0>;
L_0x564117db3510 .functor AND 1, L_0x564117db34a0, o0x7fe5fac66a98, C4<1>, C4<1>;
L_0x564117db3380 .functor NOT 1, o0x7fe5fac662e8, C4<0>, C4<0>, C4<0>;
L_0x564117db33f0 .functor AND 1, L_0x564117db3510, L_0x564117db3380, C4<1>, C4<1>;
L_0x564117db38e0 .functor NOT 1, o0x7fe5fac66c18, C4<0>, C4<0>, C4<0>;
L_0x564117db3950 .functor AND 1, L_0x564117db33f0, L_0x564117db38e0, C4<1>, C4<1>;
L_0x564117db3be0 .functor NOT 1, L_0x564117db2220, C4<0>, C4<0>, C4<0>;
L_0x564117db3dc0 .functor NOT 1, L_0x564117db3cd0, C4<0>, C4<0>, C4<0>;
L_0x564117db3fe0 .functor AND 1, L_0x564117db3be0, L_0x564117db3dc0, C4<1>, C4<1>;
L_0x564117db4190 .functor NOT 1, L_0x564117db40f0, C4<0>, C4<0>, C4<0>;
L_0x564117db43c0 .functor AND 1, L_0x564117db3fe0, L_0x564117db4190, C4<1>, C4<1>;
L_0x564117db45a0 .functor NOT 1, L_0x564117db44d0, C4<0>, C4<0>, C4<0>;
L_0x564117db4830 .functor NOT 1, L_0x564117db4790, C4<0>, C4<0>, C4<0>;
L_0x564117db4920 .functor AND 1, L_0x564117db45a0, L_0x564117db4830, C4<1>, C4<1>;
L_0x564117db4ca0 .functor AND 1, L_0x564117db4920, L_0x564117db4bc0, C4<1>, C4<1>;
L_0x564117db4e50 .functor NOT 1, L_0x564117db4db0, C4<0>, C4<0>, C4<0>;
L_0x564117db51a0 .functor AND 1, L_0x564117db4e50, L_0x564117db50b0, C4<1>, C4<1>;
L_0x564117db5350 .functor NOT 1, L_0x564117db52b0, C4<0>, C4<0>, C4<0>;
L_0x564117db55c0 .functor AND 1, L_0x564117db51a0, L_0x564117db5350, C4<1>, C4<1>;
L_0x564117db57d0 .functor NOT 1, L_0x564117db56d0, C4<0>, C4<0>, C4<0>;
L_0x564117db5aa0 .functor AND 1, L_0x564117db57d0, L_0x564117db5a00, C4<1>, C4<1>;
L_0x564117db5cf0 .functor AND 1, L_0x564117db5aa0, L_0x564117db5be0, C4<1>, C4<1>;
L_0x564117db6070 .functor NOT 1, L_0x564117db5fd0, C4<0>, C4<0>, C4<0>;
L_0x564117db5c80 .functor AND 1, L_0x564117db6070, L_0x564117db6130, C4<1>, C4<1>;
L_0x564117db65a0 .functor NOT 1, L_0x564117db6500, C4<0>, C4<0>, C4<0>;
L_0x564117db6660 .functor AND 1, L_0x564117db5c80, L_0x564117db65a0, C4<1>, C4<1>;
L_0x564117db6ca0 .functor NOT 1, L_0x564117db6960, C4<0>, C4<0>, C4<0>;
L_0x564117db6e00 .functor AND 1, L_0x564117db6ca0, L_0x564117db6d60, C4<1>, C4<1>;
L_0x564117db7250 .functor AND 1, L_0x564117db6e00, L_0x564117db7110, C4<1>, C4<1>;
L_0x564117db7400 .functor AND 1, v0x564117befd70_0, v0x564117c65aa0_0, C4<1>, C4<1>;
L_0x564117db7710 .functor BUFZ 8, v0x564117c70620_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x564117b6b020 .array "A10_precharge", 3 0, 0 0;
v0x564117b68770_0 .var "Act_b0", 0 0;
v0x564117b68830_0 .var "Act_b1", 0 0;
v0x564117b66e40_0 .var "Act_b2", 0 0;
v0x564117b66f00_0 .var "Act_b3", 0 0;
v0x564117b63410_0 .net "Active_enable", 0 0, L_0x564117db15c0;  1 drivers
o0x7fe5fac65fe8 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x564117b65180_0 .net "Addr", 11 0, o0x7fe5fac65fe8;  0 drivers
v0x564117b65260_0 .net "Aref_enable", 0 0, L_0x564117db1c00;  1 drivers
v0x564117c6ef30 .array "Auto_precharge", 3 0, 0 0;
v0x564117c6efd0_0 .var "B0_row_addr", 11 0;
v0x564117c6dff0_0 .var "B1_row_addr", 11 0;
v0x564117c6e0b0_0 .var "B2_row_addr", 11 0;
v0x564117c648d0_0 .var "B3_row_addr", 11 0;
o0x7fe5fac66108 .functor BUFZ 2, C4<zz>; HiZ drive
v0x564117c649b0_0 .net "Ba", 1 0, o0x7fe5fac66108;  0 drivers
v0x564117c6bea0_0 .var "Bank", 1 0;
v0x564117c6bf60 .array "Bank0", 2097151 0, 7 0;
v0x564117c6ae70 .array "Bank1", 2097151 0, 7 0;
v0x564117c6af10 .array "Bank2", 2097151 0, 7 0;
v0x564117c91bf0 .array "Bank3", 2097151 0, 7 0;
v0x564117c91cb0 .array "Bank_addr", 3 0, 1 0;
v0x564117c90bc0 .array "Bank_precharge", 3 0, 1 0;
v0x564117c90c60_0 .var "Burst_counter", 8 0;
v0x564117c8b870_0 .net "Burst_length_1", 0 0, L_0x564117db43c0;  1 drivers
v0x564117c8b910_0 .net "Burst_length_2", 0 0, L_0x564117db4ca0;  1 drivers
v0x564117c8ace0_0 .net "Burst_length_4", 0 0, L_0x564117db55c0;  1 drivers
v0x564117c8ada0_0 .net "Burst_length_8", 0 0, L_0x564117db5cf0;  1 drivers
v0x564117c87de0_0 .net "Burst_term", 0 0, L_0x564117db1fa0;  1 drivers
v0x564117c87e80_0 .net "Cas_latency_2", 0 0, L_0x564117db6660;  1 drivers
v0x564117c66d90_0 .net "Cas_latency_3", 0 0, L_0x564117db7250;  1 drivers
v0x564117c66e50_0 .net "Cas_n", 0 0, o0x7fe5fac662e8;  0 drivers
o0x7fe5fac66318 .functor BUFZ 1, C4<z>; HiZ drive
v0x564117c87280_0 .net "Cke", 0 0, o0x7fe5fac66318;  0 drivers
v0x564117c87320_0 .var "CkeZ", 0 0;
o0x7fe5fac66378 .functor BUFZ 1, C4<z>; HiZ drive
v0x564117c85f40_0 .net "Clk", 0 0, o0x7fe5fac66378;  0 drivers
v0x564117c86000_0 .var "Col", 8 0;
v0x564117c856e0 .array "Col_addr", 3 0, 8 0;
v0x564117c857a0_0 .var "Col_brst", 8 0;
v0x564117c83390_0 .var "Col_temp", 8 0;
v0x564117c83470 .array "Command", 3 0, 3 0;
v0x564117c7dfa0 .array/i "Count_precharge", 3 0, 31 0;
v0x564117c7e060_0 .net "Cs_n", 0 0, o0x7fe5fac66438;  0 drivers
v0x564117c65aa0_0 .var "Data_in_enable", 0 0;
v0x564117c65b40_0 .var "Data_out_enable", 0 0;
L_0x7fe5fac1a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117c79730_0 .net "Debug", 0 0, L_0x7fe5fac1a060;  1 drivers
v0x564117c797f0_0 .net "Dq", 7 0, L_0x564117db7710;  1 drivers
v0x564117c74ec0_0 .net "Dq_chk", 0 0, L_0x564117db7400;  1 drivers
v0x564117c74f80_0 .var "Dq_dqm", 7 0;
v0x564117c70620_0 .var "Dq_reg", 7 0;
o0x7fe5fac665b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x564117c70700_0 .net "Dqm", 0 0, o0x7fe5fac665b8;  0 drivers
v0x564117bb7520_0 .var "Dqm_reg0", 0 0;
v0x564117bb75e0_0 .var "Dqm_reg1", 0 0;
v0x564117bb56f0_0 .var/i "MRD_chk", 31 0;
v0x564117bb57d0_0 .var "Mode_reg", 11 0;
v0x564117bbb9d0_0 .net "Mode_reg_enable", 0 0, L_0x564117db2640;  1 drivers
v0x564117bbba70_0 .var "Pc_b0", 0 0;
v0x564117bba1c0_0 .var "Pc_b1", 0 0;
v0x564117bba280_0 .var "Pc_b2", 0 0;
v0x564117c5ef40_0 .var "Pc_b3", 0 0;
v0x564117c5efe0_0 .net "Prech_enable", 0 0, L_0x564117db2cc0;  1 drivers
v0x564117c45ec0_0 .var "Previous_bank", 1 0;
v0x564117c45fa0_0 .var "RAS_chk0", 63 0;
v0x564117c46df0_0 .var "RAS_chk1", 63 0;
v0x564117c46eb0_0 .var "RAS_chk2", 63 0;
v0x564117c46850_0 .var "RAS_chk3", 63 0;
v0x564117c46930_0 .var "RCD_chk0", 63 0;
v0x564117c31780_0 .var "RCD_chk1", 63 0;
v0x564117c31840_0 .var "RCD_chk2", 63 0;
v0x564117c311e0_0 .var "RCD_chk3", 63 0;
v0x564117c312c0_0 .var "RC_chk", 63 0;
v0x564117c1bfc0_0 .var "RP_chk0", 63 0;
v0x564117c1c080_0 .var "RP_chk1", 63 0;
v0x564117c1ba20_0 .var "RP_chk2", 63 0;
v0x564117c1bb00_0 .var "RP_chk3", 63 0;
v0x564117c019c0_0 .var "RRD_chk", 63 0;
v0x564117c01a80 .array "RW_interrupt_read", 3 0, 0 0;
v0x564117bff920 .array "RW_interrupt_write", 3 0, 0 0;
v0x564117bff9c0_0 .net "Ras_n", 0 0, o0x7fe5fac66a98;  0 drivers
v0x564117bf4fa0_0 .net "Read_enable", 0 0, L_0x564117db32c0;  1 drivers
v0x564117bf5060 .array "Read_precharge", 3 0, 0 0;
v0x564117befc90_0 .var "Row", 11 0;
v0x564117befd70_0 .var "Sys_clk", 0 0;
v0x564117bed7b0 .array "WR_chk", 3 0, 63 0;
v0x564117bed870 .array/i "WR_counter", 3 0, 31 0;
v0x564117beb330_0 .net "We_n", 0 0, o0x7fe5fac66c18;  0 drivers
v0x564117beb3d0_0 .net "Write_burst_mode", 0 0, L_0x564117db7360;  1 drivers
v0x564117be8e20_0 .net "Write_enable", 0 0, L_0x564117db3950;  1 drivers
v0x564117be8ee0 .array "Write_precharge", 3 0, 0 0;
v0x564117c50dc0_0 .net *"_s0", 0 0, L_0x564117db1250;  1 drivers
v0x564117c50ea0_0 .net *"_s10", 0 0, L_0x564117db1680;  1 drivers
v0x564117c500e0_0 .net *"_s101", 0 0, L_0x564117db4790;  1 drivers
v0x564117c501a0_0 .net *"_s102", 0 0, L_0x564117db4830;  1 drivers
v0x564117c4f400_0 .net *"_s104", 0 0, L_0x564117db4920;  1 drivers
v0x564117c4f4e0_0 .net *"_s107", 0 0, L_0x564117db4bc0;  1 drivers
v0x564117c4e720_0 .net *"_s111", 0 0, L_0x564117db4db0;  1 drivers
v0x564117c4e7e0_0 .net *"_s112", 0 0, L_0x564117db4e50;  1 drivers
v0x564117c4da40_0 .net *"_s115", 0 0, L_0x564117db50b0;  1 drivers
v0x564117c4db20_0 .net *"_s116", 0 0, L_0x564117db51a0;  1 drivers
v0x564117c4cd90_0 .net *"_s119", 0 0, L_0x564117db52b0;  1 drivers
v0x564117c4ce50_0 .net *"_s12", 0 0, L_0x564117db17b0;  1 drivers
v0x564117c4bdf0_0 .net *"_s120", 0 0, L_0x564117db5350;  1 drivers
v0x564117c4bed0_0 .net *"_s125", 0 0, L_0x564117db56d0;  1 drivers
v0x564117c4aa10_0 .net *"_s126", 0 0, L_0x564117db57d0;  1 drivers
v0x564117c4aad0_0 .net *"_s129", 0 0, L_0x564117db5a00;  1 drivers
v0x564117c49e30_0 .net *"_s130", 0 0, L_0x564117db5aa0;  1 drivers
v0x564117c49f10_0 .net *"_s133", 0 0, L_0x564117db5be0;  1 drivers
v0x564117c3b750_0 .net *"_s137", 0 0, L_0x564117db5fd0;  1 drivers
v0x564117c3b810_0 .net *"_s138", 0 0, L_0x564117db6070;  1 drivers
v0x564117c3aa70_0 .net *"_s14", 0 0, L_0x564117db1870;  1 drivers
v0x564117c3ab50_0 .net *"_s141", 0 0, L_0x564117db6130;  1 drivers
v0x564117c39d90_0 .net *"_s142", 0 0, L_0x564117db5c80;  1 drivers
v0x564117c39e70_0 .net *"_s145", 0 0, L_0x564117db6500;  1 drivers
v0x564117c390b0_0 .net *"_s146", 0 0, L_0x564117db65a0;  1 drivers
v0x564117c39190_0 .net *"_s151", 0 0, L_0x564117db6960;  1 drivers
v0x564117c383d0_0 .net *"_s152", 0 0, L_0x564117db6ca0;  1 drivers
v0x564117c384b0_0 .net *"_s155", 0 0, L_0x564117db6d60;  1 drivers
v0x564117c37740_0 .net *"_s156", 0 0, L_0x564117db6e00;  1 drivers
v0x564117c37820_0 .net *"_s159", 0 0, L_0x564117db7110;  1 drivers
v0x564117c367c0_0 .net *"_s16", 0 0, L_0x564117db19d0;  1 drivers
v0x564117c353a0_0 .var *"_s174", 15 0; Local signal
v0x564117c35480_0 .net *"_s18", 0 0, L_0x564117db1a90;  1 drivers
v0x564117c347c0_0 .net *"_s2", 0 0, L_0x564117db12c0;  1 drivers
v0x564117c348a0_0 .net *"_s22", 0 0, L_0x564117db1cc0;  1 drivers
v0x564117c260e0_0 .net *"_s24", 0 0, L_0x564117db1da0;  1 drivers
v0x564117c261c0_0 .net *"_s26", 0 0, L_0x564117db1e60;  1 drivers
v0x564117c25400_0 .net *"_s28", 0 0, L_0x564117db1d30;  1 drivers
v0x564117c254c0_0 .net *"_s32", 0 0, L_0x564117db2140;  1 drivers
v0x564117c24720_0 .net *"_s34", 0 0, L_0x564117db21b0;  1 drivers
v0x564117c24800_0 .net *"_s36", 0 0, L_0x564117db22c0;  1 drivers
v0x564117c23a60_0 .net *"_s38", 0 0, L_0x564117db2330;  1 drivers
v0x564117c23b40_0 .net *"_s4", 0 0, L_0x564117db1390;  1 drivers
v0x564117c22da0_0 .net *"_s40", 0 0, L_0x564117db2450;  1 drivers
v0x564117c220b0_0 .net *"_s42", 0 0, L_0x564117db2510;  1 drivers
v0x564117c22190_0 .net *"_s46", 0 0, L_0x564117db2700;  1 drivers
v0x564117c21110_0 .net *"_s48", 0 0, L_0x564117db2840;  1 drivers
v0x564117c211f0_0 .net *"_s50", 0 0, L_0x564117db28b0;  1 drivers
v0x564117c1fd30_0 .net *"_s52", 0 0, L_0x564117db2aa0;  1 drivers
v0x564117c1fe10_0 .net *"_s54", 0 0, L_0x564117db2b60;  1 drivers
v0x564117c1f150_0 .net *"_s58", 0 0, L_0x564117db2dd0;  1 drivers
v0x564117c1f210_0 .net *"_s6", 0 0, L_0x564117db14d0;  1 drivers
v0x564117c10b50_0 .net *"_s60", 0 0, L_0x564117db2f40;  1 drivers
v0x564117c10c30_0 .net *"_s62", 0 0, L_0x564117db3000;  1 drivers
v0x564117c0fe90_0 .net *"_s64", 0 0, L_0x564117db3180;  1 drivers
v0x564117c0ff70_0 .net *"_s68", 0 0, L_0x564117db34a0;  1 drivers
v0x564117c0f1d0_0 .net *"_s70", 0 0, L_0x564117db3510;  1 drivers
v0x564117c0e4b0_0 .net *"_s72", 0 0, L_0x564117db3380;  1 drivers
v0x564117c0e590_0 .net *"_s74", 0 0, L_0x564117db33f0;  1 drivers
v0x564117c0d7d0_0 .net *"_s76", 0 0, L_0x564117db38e0;  1 drivers
v0x564117c0d8b0_0 .net *"_s81", 0 0, L_0x564117db2220;  1 drivers
v0x564117c0cb20_0 .net *"_s82", 0 0, L_0x564117db3be0;  1 drivers
v0x564117c0cc00_0 .net *"_s85", 0 0, L_0x564117db3cd0;  1 drivers
v0x564117c0bb80_0 .net *"_s86", 0 0, L_0x564117db3dc0;  1 drivers
v0x564117c0bc40_0 .net *"_s88", 0 0, L_0x564117db3fe0;  1 drivers
v0x564117c0a7a0_0 .net *"_s91", 0 0, L_0x564117db40f0;  1 drivers
v0x564117c0a880_0 .net *"_s92", 0 0, L_0x564117db4190;  1 drivers
v0x564117c09ad0_0 .net *"_s97", 0 0, L_0x564117db44d0;  1 drivers
v0x564117c09bb0_0 .net *"_s98", 0 0, L_0x564117db45a0;  1 drivers
v0x564117bed870_3 .array/port v0x564117bed870, 3;
E_0x564117d38a10 .event edge, v0x564117bed870_3;
v0x564117bed870_2 .array/port v0x564117bed870, 2;
E_0x564117d38cd0 .event edge, v0x564117bed870_2;
v0x564117bed870_1 .array/port v0x564117bed870, 1;
E_0x564117b6ca70 .event edge, v0x564117bed870_1;
v0x564117bed870_0 .array/port v0x564117bed870, 0;
E_0x564117b6cad0 .event edge, v0x564117bed870_0;
E_0x564117b6cb60 .event posedge, v0x564117befd70_0;
E_0x564117b6af20 .event negedge, v0x564117c85f40_0;
E_0x564117b6afc0 .event posedge, v0x564117c85f40_0;
L_0x564117db2220 .part v0x564117bb57d0_0, 2, 1;
L_0x564117db3cd0 .part v0x564117bb57d0_0, 1, 1;
L_0x564117db40f0 .part v0x564117bb57d0_0, 0, 1;
L_0x564117db44d0 .part v0x564117bb57d0_0, 2, 1;
L_0x564117db4790 .part v0x564117bb57d0_0, 1, 1;
L_0x564117db4bc0 .part v0x564117bb57d0_0, 0, 1;
L_0x564117db4db0 .part v0x564117bb57d0_0, 2, 1;
L_0x564117db50b0 .part v0x564117bb57d0_0, 1, 1;
L_0x564117db52b0 .part v0x564117bb57d0_0, 0, 1;
L_0x564117db56d0 .part v0x564117bb57d0_0, 2, 1;
L_0x564117db5a00 .part v0x564117bb57d0_0, 1, 1;
L_0x564117db5be0 .part v0x564117bb57d0_0, 0, 1;
L_0x564117db5fd0 .part v0x564117bb57d0_0, 6, 1;
L_0x564117db6130 .part v0x564117bb57d0_0, 5, 1;
L_0x564117db6500 .part v0x564117bb57d0_0, 4, 1;
L_0x564117db6960 .part v0x564117bb57d0_0, 6, 1;
L_0x564117db6d60 .part v0x564117bb57d0_0, 5, 1;
L_0x564117db7110 .part v0x564117bb57d0_0, 4, 1;
L_0x564117db7360 .part v0x564117bb57d0_0, 9, 1;
S_0x564117b68ff0 .scope task, "Burst" "Burst" 3 879, 3 879 0, S_0x564117c313c0;
 .timescale -9 -10;
TD_mt48lc8m8a2.Burst ;
    %load/vec4 v0x564117c90c60_0;
    %addi 1, 0, 9;
    %store/vec4 v0x564117c90c60_0, 0, 9;
    %load/vec4 v0x564117bb57d0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.38, 4;
    %load/vec4 v0x564117c86000_0;
    %addi 1, 0, 9;
    %store/vec4 v0x564117c83390_0, 0, 9;
    %jmp T_6.39;
T_6.38 ;
    %load/vec4 v0x564117bb57d0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.40, 4;
    %load/vec4 v0x564117c90c60_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x564117c857a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c83390_0, 4, 1;
    %load/vec4 v0x564117c90c60_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x564117c857a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c83390_0, 4, 1;
    %load/vec4 v0x564117c90c60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x564117c857a0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c83390_0, 4, 1;
T_6.40 ;
T_6.39 ;
    %load/vec4 v0x564117c8b910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.42, 8;
    %load/vec4 v0x564117c83390_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c86000_0, 4, 1;
    %jmp T_6.43;
T_6.42 ;
    %load/vec4 v0x564117c8ace0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.44, 8;
    %load/vec4 v0x564117c83390_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c86000_0, 4, 2;
    %jmp T_6.45;
T_6.44 ;
    %load/vec4 v0x564117c8ada0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.46, 8;
    %load/vec4 v0x564117c83390_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c86000_0, 4, 3;
    %jmp T_6.47;
T_6.46 ;
    %load/vec4 v0x564117c83390_0;
    %store/vec4 v0x564117c86000_0, 0, 9;
T_6.47 ;
T_6.45 ;
T_6.43 ;
    %load/vec4 v0x564117beb3d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.48, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65aa0_0, 0, 1;
T_6.48 ;
    %load/vec4 v0x564117c8b870_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.50, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x564117c90c60_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.52, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65b40_0, 0, 1;
T_6.52 ;
    %jmp T_6.51;
T_6.50 ;
    %load/vec4 v0x564117c8b910_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.54, 4;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x564117c90c60_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.56, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65b40_0, 0, 1;
T_6.56 ;
    %jmp T_6.55;
T_6.54 ;
    %load/vec4 v0x564117c8ace0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.58, 4;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x564117c90c60_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.60, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65b40_0, 0, 1;
T_6.60 ;
    %jmp T_6.59;
T_6.58 ;
    %load/vec4 v0x564117c8ada0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.62, 4;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x564117c90c60_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.64, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65b40_0, 0, 1;
T_6.64 ;
T_6.62 ;
T_6.59 ;
T_6.55 ;
T_6.51 ;
    %end;
S_0x564117cce6c0 .scope module, "tb" "tb" 4 5;
 .timescale -9 -9;
L_0x564117e04580/d .functor BUFZ 1, v0x564117da0ed0_0, C4<0>, C4<0>, C4<0>;
L_0x564117e04580 .delay 1 (2000,2000,2000) L_0x564117e04580/d;
v0x564117d9f9d0_0 .var "cfg_colbits", 1 0;
v0x564117d9fab0_0 .var "cfg_req_depth", 1 0;
v0x564117d9fb70_0 .var "cfg_sdr_cas", 2 0;
v0x564117d9fc40_0 .var "cfg_sdr_en", 0 0;
v0x564117d9fce0_0 .var "cfg_sdr_mode_reg", 12 0;
v0x564117d9fda0_0 .var "cfg_sdr_rfmax", 2 0;
v0x564117d9fe60_0 .var "cfg_sdr_rfsh", 11 0;
v0x564117d9ff20_0 .var "cfg_sdr_tras_d", 3 0;
v0x564117d9ffe0_0 .var "cfg_sdr_trcar_d", 3 0;
v0x564117da00a0_0 .var "cfg_sdr_trcd_d", 3 0;
v0x564117da0160_0 .var "cfg_sdr_trp_d", 3 0;
v0x564117da0220_0 .var "cfg_sdr_twr_d", 3 0;
v0x564117da02e0_0 .var "cfg_sdr_width", 1 0;
v0x564117da03a0_0 .net "sdr_addr", 12 0, v0x564117d73700_0;  1 drivers
v0x564117da0460_0 .net "sdr_ba", 1 0, v0x564117d737e0_0;  1 drivers
v0x564117da05b0_0 .net "sdr_cas_n", 0 0, v0x564117d738c0_0;  1 drivers
v0x564117da06e0_0 .net "sdr_cke", 0 0, v0x564117d73980_0;  1 drivers
v0x564117da0890_0 .net "sdr_cs_n", 0 0, v0x564117d73a40_0;  1 drivers
RS_0x7fe5fac7a5f8 .resolv tri, L_0x564117db7a70, v0x564117d98230_0;
v0x564117da09c0_0 .net8 "sdr_dq", 31 0, RS_0x7fe5fac7a5f8;  2 drivers
v0x564117da0a80_0 .net "sdr_dqm", 3 0, v0x564117d73da0_0;  1 drivers
v0x564117da0bd0_0 .net "sdr_init_done", 0 0, v0x564117d73e80_0;  1 drivers
v0x564117da0c70_0 .net "sdr_ras_n", 0 0, v0x564117d73f40_0;  1 drivers
v0x564117da0da0_0 .net "sdr_we_n", 0 0, v0x564117d74000_0;  1 drivers
v0x564117da0ed0_0 .var "sdram_clk", 0 0;
v0x564117da0f70_0 .net "sdram_clk_d", 0 0, L_0x564117e04580;  1 drivers
v0x564117da1010_0 .var "sdram_resetn", 0 0;
v0x564117da10b0_0 .net "wb_ack_o", 0 0, L_0x564117db8640;  1 drivers
v0x564117da1150_0 .var "wb_addr_i", 25 0;
v0x564117da11f0_0 .var "wb_clk_i", 0 0;
v0x564117da1290_0 .var "wb_cti_i", 2 0;
v0x564117da1350_0 .var "wb_cyc_i", 0 0;
v0x564117da13f0_0 .var "wb_dat_i", 31 0;
v0x564117da14b0_0 .net "wb_dat_o", 31 0, L_0x564117dd15a0;  1 drivers
v0x564117da1570_0 .var "wb_rst_i", 0 0;
v0x564117da1610_0 .var "wb_sel_i", 3 0;
v0x564117da16d0_0 .var "wb_stb_i", 0 0;
v0x564117da17c0_0 .var "wb_we_i", 0 0;
L_0x564117e0b6e0 .part v0x564117d73700_0, 0, 11;
S_0x564117ade9c0 .scope module, "dut" "sdrc_top" 4 71, 5 63 0, S_0x564117cce6c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "cfg_sdr_width"
    .port_info 1 /INPUT 2 "cfg_colbits"
    .port_info 2 /INPUT 1 "wb_rst_i"
    .port_info 3 /INPUT 1 "wb_clk_i"
    .port_info 4 /INPUT 1 "wb_stb_i"
    .port_info 5 /OUTPUT 1 "wb_ack_o"
    .port_info 6 /INPUT 26 "wb_addr_i"
    .port_info 7 /INPUT 1 "wb_we_i"
    .port_info 8 /INPUT 32 "wb_dat_i"
    .port_info 9 /INPUT 4 "wb_sel_i"
    .port_info 10 /OUTPUT 32 "wb_dat_o"
    .port_info 11 /INPUT 1 "wb_cyc_i"
    .port_info 12 /INPUT 3 "wb_cti_i"
    .port_info 13 /INPUT 1 "sdram_clk"
    .port_info 14 /INPUT 1 "sdram_resetn"
    .port_info 15 /OUTPUT 1 "sdr_cs_n"
    .port_info 16 /OUTPUT 1 "sdr_cke"
    .port_info 17 /OUTPUT 1 "sdr_ras_n"
    .port_info 18 /OUTPUT 1 "sdr_cas_n"
    .port_info 19 /OUTPUT 1 "sdr_we_n"
    .port_info 20 /OUTPUT 4 "sdr_dqm"
    .port_info 21 /OUTPUT 2 "sdr_ba"
    .port_info 22 /OUTPUT 13 "sdr_addr"
    .port_info 23 /INOUT 32 "sdr_dq"
    .port_info 24 /OUTPUT 1 "sdr_init_done"
    .port_info 25 /INPUT 2 "cfg_req_depth"
    .port_info 26 /INPUT 1 "cfg_sdr_en"
    .port_info 27 /INPUT 13 "cfg_sdr_mode_reg"
    .port_info 28 /INPUT 4 "cfg_sdr_tras_d"
    .port_info 29 /INPUT 4 "cfg_sdr_trp_d"
    .port_info 30 /INPUT 4 "cfg_sdr_trcd_d"
    .port_info 31 /INPUT 3 "cfg_sdr_cas"
    .port_info 32 /INPUT 4 "cfg_sdr_trcar_d"
    .port_info 33 /INPUT 4 "cfg_sdr_twr_d"
    .port_info 34 /INPUT 12 "cfg_sdr_rfsh"
    .port_info 35 /INPUT 3 "cfg_sdr_rfmax"
P_0x564117d381e0 .param/l "APP_AW" 0 5 111, +C4<00000000000000000000000000011010>;
P_0x564117d38220 .param/l "APP_BW" 0 5 113, +C4<00000000000000000000000000000100>;
P_0x564117d38260 .param/l "APP_DW" 0 5 112, +C4<00000000000000000000000000100000>;
P_0x564117d382a0 .param/l "APP_RW" 0 5 114, +C4<00000000000000000000000000001001>;
P_0x564117d382e0 .param/l "SDR_BW" 0 5 117, +C4<00000000000000000000000000000100>;
P_0x564117d38320 .param/l "SDR_DW" 0 5 116, +C4<00000000000000000000000000100000>;
P_0x564117d38360 .param/l "bl" 0 5 121, +C4<00000000000000000000000000001001>;
P_0x564117d383a0 .param/l "dw" 0 5 119, +C4<00000000000000000000000000100000>;
P_0x564117d383e0 .param/l "tw" 0 5 120, +C4<00000000000000000000000000001000>;
L_0x7fe5fac1a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x564117db7930 .functor XNOR 1, L_0x564117db77e0, L_0x7fe5fac1a0a8, C4<0>, C4<0>;
L_0x564117db7bb0 .functor BUFZ 32, RS_0x7fe5fac7a5f8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564117db7c70/d .functor BUFZ 1, v0x564117da0ed0_0, C4<0>, C4<0>, C4<0>;
L_0x564117db7c70 .delay 1 (1000,1000,1000) L_0x564117db7c70/d;
v0x564117d91490_0 .net *"_s1", 0 0, L_0x564117db77e0;  1 drivers
v0x564117d91570_0 .net/2u *"_s2", 0 0, L_0x7fe5fac1a0a8;  1 drivers
v0x564117d91650_0 .net *"_s4", 0 0, L_0x564117db7930;  1 drivers
o0x7fe5fac7a5c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x564117d916f0_0 name=_s6
o0x7fe5fac79e78 .functor BUFZ 1, C4<z>; HiZ drive
v0x564117d917d0_0 .net "app_busy_n", 0 0, o0x7fe5fac79e78;  0 drivers
v0x564117d918c0_0 .net "app_last_rd", 0 0, L_0x564117e04480;  1 drivers
v0x564117d91960_0 .net "app_last_wr", 0 0, L_0x564117e04380;  1 drivers
v0x564117d91a50_0 .net "app_rd_data", 31 0, v0x564117d60340_0;  1 drivers
v0x564117d91af0_0 .net "app_rd_valid", 0 0, v0x564117d60420_0;  1 drivers
v0x564117d91b90_0 .net "app_req", 0 0, L_0x564117db9620;  1 drivers
v0x564117d91c30_0 .net "app_req_ack", 0 0, v0x564117d66740_0;  1 drivers
v0x564117d91cd0_0 .net "app_req_addr", 25 0, L_0x564117dcbfa0;  1 drivers
v0x564117d91d90_0 .net "app_req_len", 8 0, L_0x564117dcbdc0;  1 drivers
v0x564117d91e50_0 .net "app_req_wr_n", 0 0, L_0x564117dcbe60;  1 drivers
v0x564117d91ef0_0 .net "app_wr_data", 31 0, L_0x564117dce730;  1 drivers
v0x564117d91fb0_0 .net "app_wr_en_n", 3 0, L_0x564117dce880;  1 drivers
v0x564117d92070_0 .net "app_wr_next_req", 0 0, v0x564117d606a0_0;  1 drivers
v0x564117d92110_0 .net "cfg_colbits", 1 0, v0x564117d9f9d0_0;  1 drivers
v0x564117d921d0_0 .net "cfg_req_depth", 1 0, v0x564117d9fab0_0;  1 drivers
v0x564117d922e0_0 .net "cfg_sdr_cas", 2 0, v0x564117d9fb70_0;  1 drivers
v0x564117d923f0_0 .net "cfg_sdr_en", 0 0, v0x564117d9fc40_0;  1 drivers
v0x564117d924e0_0 .net "cfg_sdr_mode_reg", 12 0, v0x564117d9fce0_0;  1 drivers
v0x564117d925f0_0 .net "cfg_sdr_rfmax", 2 0, v0x564117d9fda0_0;  1 drivers
v0x564117d92700_0 .net "cfg_sdr_rfsh", 11 0, v0x564117d9fe60_0;  1 drivers
v0x564117d92810_0 .net "cfg_sdr_tras_d", 3 0, v0x564117d9ff20_0;  1 drivers
v0x564117d928d0_0 .net "cfg_sdr_trcar_d", 3 0, v0x564117d9ffe0_0;  1 drivers
v0x564117d929e0_0 .net "cfg_sdr_trcd_d", 3 0, v0x564117da00a0_0;  1 drivers
v0x564117d92aa0_0 .net "cfg_sdr_trp_d", 3 0, v0x564117da0160_0;  1 drivers
v0x564117d92b60_0 .net "cfg_sdr_twr_d", 3 0, v0x564117da0220_0;  1 drivers
v0x564117d92c70_0 .net "cfg_sdr_width", 1 0, v0x564117da02e0_0;  1 drivers
v0x564117d92d30_0 .net "pad_sdr_din", 31 0, L_0x564117db7bb0;  1 drivers
v0x564117d92df0_0 .net "sdr_addr", 12 0, v0x564117d73700_0;  alias, 1 drivers
v0x564117d92ee0_0 .net "sdr_ba", 1 0, v0x564117d737e0_0;  alias, 1 drivers
v0x564117d92ff0_0 .net "sdr_cas_n", 0 0, v0x564117d738c0_0;  alias, 1 drivers
v0x564117d930e0_0 .net "sdr_cke", 0 0, v0x564117d73980_0;  alias, 1 drivers
v0x564117d931d0_0 .net "sdr_cs_n", 0 0, v0x564117d73a40_0;  alias, 1 drivers
v0x564117d932c0_0 .net "sdr_den_n", 3 0, L_0x564117dd1800;  1 drivers
v0x564117d93380_0 .net "sdr_dout", 31 0, L_0x564117dd1870;  1 drivers
v0x564117d93420_0 .net8 "sdr_dq", 31 0, RS_0x7fe5fac7a5f8;  alias, 2 drivers
v0x564117d934e0_0 .net "sdr_dqm", 3 0, v0x564117d73da0_0;  alias, 1 drivers
v0x564117d935f0_0 .net "sdr_init_done", 0 0, v0x564117d73e80_0;  alias, 1 drivers
v0x564117d936e0_0 .net "sdr_ras_n", 0 0, v0x564117d73f40_0;  alias, 1 drivers
v0x564117d937d0_0 .net "sdr_we_n", 0 0, v0x564117d74000_0;  alias, 1 drivers
v0x564117d938c0_0 .net "sdram_clk", 0 0, v0x564117da0ed0_0;  1 drivers
v0x564117d93960_0 .net "sdram_pad_clk", 0 0, L_0x564117db7c70;  1 drivers
v0x564117d93a00_0 .net "sdram_resetn", 0 0, v0x564117da1010_0;  1 drivers
v0x564117d93aa0_0 .net "wb_ack_o", 0 0, L_0x564117db8640;  alias, 1 drivers
v0x564117d93b40_0 .net "wb_addr_i", 25 0, v0x564117da1150_0;  1 drivers
v0x564117d93be0_0 .net "wb_clk_i", 0 0, v0x564117da11f0_0;  1 drivers
v0x564117d93c80_0 .net "wb_cti_i", 2 0, v0x564117da1290_0;  1 drivers
v0x564117d93d20_0 .net "wb_cyc_i", 0 0, v0x564117da1350_0;  1 drivers
v0x564117d93dc0_0 .net "wb_dat_i", 31 0, v0x564117da13f0_0;  1 drivers
v0x564117d93e60_0 .net "wb_dat_o", 31 0, L_0x564117dd15a0;  alias, 1 drivers
v0x564117d93f00_0 .net "wb_rst_i", 0 0, v0x564117da1570_0;  1 drivers
v0x564117d93fa0_0 .net "wb_sel_i", 3 0, v0x564117da1610_0;  1 drivers
v0x564117d94040_0 .net "wb_stb_i", 0 0, v0x564117da16d0_0;  1 drivers
v0x564117d940e0_0 .net "wb_we_i", 0 0, v0x564117da17c0_0;  1 drivers
L_0x564117db77e0 .reduce/and L_0x564117dd1800;
L_0x564117db7a70 .functor MUXZ 32, o0x7fe5fac7a5c8, L_0x564117dd1870, L_0x564117db7930, C4<>;
S_0x564117ae2cf0 .scope module, "u_sdrc_core" "sdrc_core" 5 245, 6 77 0, S_0x564117ade9c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "pad_clk"
    .port_info 2 /INPUT 1 "reset_n"
    .port_info 3 /INPUT 2 "sdr_width"
    .port_info 4 /INPUT 2 "cfg_colbits"
    .port_info 5 /INPUT 1 "app_req"
    .port_info 6 /INPUT 26 "app_req_addr"
    .port_info 7 /INPUT 9 "app_req_len"
    .port_info 8 /INPUT 1 "app_req_wrap"
    .port_info 9 /INPUT 1 "app_req_wr_n"
    .port_info 10 /OUTPUT 1 "app_req_ack"
    .port_info 11 /INPUT 2 "cfg_req_depth"
    .port_info 12 /INPUT 32 "app_wr_data"
    .port_info 13 /INPUT 4 "app_wr_en_n"
    .port_info 14 /OUTPUT 1 "app_last_wr"
    .port_info 15 /OUTPUT 32 "app_rd_data"
    .port_info 16 /OUTPUT 1 "app_rd_valid"
    .port_info 17 /OUTPUT 1 "app_last_rd"
    .port_info 18 /OUTPUT 1 "app_wr_next_req"
    .port_info 19 /OUTPUT 1 "sdr_init_done"
    .port_info 20 /INPUT 1 "app_req_dma_last"
    .port_info 21 /OUTPUT 1 "sdr_cs_n"
    .port_info 22 /OUTPUT 1 "sdr_cke"
    .port_info 23 /OUTPUT 1 "sdr_ras_n"
    .port_info 24 /OUTPUT 1 "sdr_cas_n"
    .port_info 25 /OUTPUT 1 "sdr_we_n"
    .port_info 26 /OUTPUT 4 "sdr_dqm"
    .port_info 27 /OUTPUT 2 "sdr_ba"
    .port_info 28 /OUTPUT 13 "sdr_addr"
    .port_info 29 /INPUT 32 "pad_sdr_din"
    .port_info 30 /OUTPUT 32 "sdr_dout"
    .port_info 31 /OUTPUT 4 "sdr_den_n"
    .port_info 32 /INPUT 1 "cfg_sdr_en"
    .port_info 33 /INPUT 13 "cfg_sdr_mode_reg"
    .port_info 34 /INPUT 4 "cfg_sdr_tras_d"
    .port_info 35 /INPUT 4 "cfg_sdr_trp_d"
    .port_info 36 /INPUT 4 "cfg_sdr_trcd_d"
    .port_info 37 /INPUT 3 "cfg_sdr_cas"
    .port_info 38 /INPUT 4 "cfg_sdr_trcar_d"
    .port_info 39 /INPUT 4 "cfg_sdr_twr_d"
    .port_info 40 /INPUT 12 "cfg_sdr_rfsh"
    .port_info 41 /INPUT 3 "cfg_sdr_rfmax"
P_0x564117ae12d0 .param/l "APP_AW" 0 6 130, +C4<00000000000000000000000000011010>;
P_0x564117ae1310 .param/l "APP_BW" 0 6 132, +C4<00000000000000000000000000000100>;
P_0x564117ae1350 .param/l "APP_DW" 0 6 131, +C4<00000000000000000000000000100000>;
P_0x564117ae1390 .param/l "APP_RW" 0 6 133, +C4<00000000000000000000000000001001>;
P_0x564117ae13d0 .param/l "SDR_BW" 0 6 136, +C4<00000000000000000000000000000100>;
P_0x564117ae1410 .param/l "SDR_DW" 0 6 135, +C4<00000000000000000000000000100000>;
L_0x564117dd1800 .functor BUFZ 4, v0x564117d73b00_0, C4<0000>, C4<0000>, C4<0000>;
L_0x564117dd1870 .functor BUFZ 32, v0x564117d73cc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x564117d76d50_0 .net "a2x_wrdt", 31 0, v0x564117d60080_0;  1 drivers
v0x564117d76e30_0 .net "a2x_wren_n", 3 0, v0x564117d60120_0;  1 drivers
v0x564117d76ef0_0 .net "app_last_rd", 0 0, L_0x564117e04480;  alias, 1 drivers
v0x564117d76f90_0 .net "app_last_wr", 0 0, L_0x564117e04380;  alias, 1 drivers
v0x564117d77060_0 .net "app_rd_data", 31 0, v0x564117d60340_0;  alias, 1 drivers
v0x564117d77100_0 .net "app_rd_valid", 0 0, v0x564117d60420_0;  alias, 1 drivers
v0x564117d771d0_0 .net "app_req", 0 0, L_0x564117db9620;  alias, 1 drivers
v0x564117d77270_0 .net "app_req_ack", 0 0, v0x564117d66740_0;  alias, 1 drivers
v0x564117d77310_0 .net "app_req_addr", 25 0, L_0x564117dcbfa0;  alias, 1 drivers
v0x564117d773e0_0 .net "app_req_dma_last", 0 0, L_0x564117db9620;  alias, 1 drivers
v0x564117d77480_0 .net "app_req_len", 8 0, L_0x564117dcbdc0;  alias, 1 drivers
v0x564117d77550_0 .net "app_req_wr_n", 0 0, L_0x564117dcbe60;  alias, 1 drivers
L_0x7fe5fac1e9c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d77620_0 .net "app_req_wrap", 0 0, L_0x7fe5fac1e9c8;  1 drivers
v0x564117d776f0_0 .net "app_wr_data", 31 0, L_0x564117dce730;  alias, 1 drivers
v0x564117d777c0_0 .net "app_wr_en_n", 3 0, L_0x564117dce880;  alias, 1 drivers
v0x564117d77890_0 .net "app_wr_next_req", 0 0, v0x564117d606a0_0;  alias, 1 drivers
v0x564117d77960_0 .net "b2r_ack", 0 0, L_0x564117dd68e0;  1 drivers
v0x564117d77a00_0 .net "b2r_arb_ok", 0 0, L_0x564117dd6980;  1 drivers
v0x564117d77aa0_0 .net "b2x_addr", 12 0, L_0x564117ddfb20;  1 drivers
v0x564117d77b90_0 .net "b2x_ba", 1 0, v0x564117d53640_0;  1 drivers
v0x564117d77c80_0 .net "b2x_cmd", 1 0, L_0x564117de19e0;  1 drivers
v0x564117d77d70_0 .net "b2x_id", 3 0, L_0x564117de2a40;  1 drivers
v0x564117d77e60_0 .net "b2x_idle", 0 0, L_0x564117dde7a0;  1 drivers
v0x564117d77f50_0 .net "b2x_last", 0 0, L_0x564117dde9d0;  1 drivers
v0x564117d78040_0 .net "b2x_len", 5 0, L_0x564117de0ab0;  1 drivers
v0x564117d78130_0 .net "b2x_req", 0 0, v0x564117d53b40_0;  1 drivers
v0x564117d78220_0 .net "b2x_start", 0 0, L_0x564117dde930;  1 drivers
v0x564117d78310_0 .net "b2x_tras_ok", 0 0, L_0x564117dd56d0;  1 drivers
v0x564117d78400_0 .net "b2x_wrap", 0 0, L_0x564117dded60;  1 drivers
v0x564117d784f0_0 .net "cfg_colbits", 1 0, v0x564117d9f9d0_0;  alias, 1 drivers
v0x564117d78590_0 .net "cfg_req_depth", 1 0, v0x564117d9fab0_0;  alias, 1 drivers
v0x564117d78630_0 .net "cfg_sdr_cas", 2 0, v0x564117d9fb70_0;  alias, 1 drivers
v0x564117d786d0_0 .net "cfg_sdr_en", 0 0, v0x564117d9fc40_0;  alias, 1 drivers
v0x564117d78770_0 .net "cfg_sdr_mode_reg", 12 0, v0x564117d9fce0_0;  alias, 1 drivers
v0x564117d78810_0 .net "cfg_sdr_rfmax", 2 0, v0x564117d9fda0_0;  alias, 1 drivers
v0x564117d788b0_0 .net "cfg_sdr_rfsh", 11 0, v0x564117d9fe60_0;  alias, 1 drivers
v0x564117d78950_0 .net "cfg_sdr_tras_d", 3 0, v0x564117d9ff20_0;  alias, 1 drivers
v0x564117d789f0_0 .net "cfg_sdr_trcar_d", 3 0, v0x564117d9ffe0_0;  alias, 1 drivers
v0x564117d78a90_0 .net "cfg_sdr_trcd_d", 3 0, v0x564117da00a0_0;  alias, 1 drivers
v0x564117d78b30_0 .net "cfg_sdr_trp_d", 3 0, v0x564117da0160_0;  alias, 1 drivers
v0x564117d78bd0_0 .net "cfg_sdr_twr_d", 3 0, v0x564117da0220_0;  alias, 1 drivers
v0x564117d78c70_0 .net "clk", 0 0, v0x564117da0ed0_0;  alias, 1 drivers
v0x564117d78d10_0 .net "pad_clk", 0 0, L_0x564117db7c70;  alias, 1 drivers
v0x564117d78db0_0 .net "pad_sdr_din", 31 0, L_0x564117db7bb0;  alias, 1 drivers
v0x564117d78e90_0 .var "pad_sdr_din1", 31 0;
v0x564117d78f70_0 .var "pad_sdr_din2", 31 0;
v0x564117d79030_0 .net "r2b_ba", 1 0, v0x564117d65eb0_0;  1 drivers
v0x564117d79120_0 .net "r2b_caddr", 12 0, v0x564117d65fa0_0;  1 drivers
v0x564117d791e0_0 .net "r2b_last", 0 0, L_0x564117dd4840;  1 drivers
v0x564117d79280_0 .net "r2b_len", 5 0, L_0x564117dd43c0;  1 drivers
v0x564117d79340_0 .net "r2b_raddr", 12 0, v0x564117d661a0_0;  1 drivers
v0x564117d79400_0 .net "r2b_req", 0 0, v0x564117d66260_0;  1 drivers
v0x564117d794f0_0 .net "r2b_req_id", 3 0, v0x564117d66330_0;  1 drivers
v0x564117d795b0_0 .net "r2b_start", 0 0, v0x564117d663d0_0;  1 drivers
v0x564117d79650_0 .net "r2b_wrap", 0 0, v0x564117d65730_0;  1 drivers
v0x564117d796f0_0 .net "r2b_write", 0 0, v0x564117d66510_0;  1 drivers
v0x564117d79790_0 .net "r2x_idle", 0 0, v0x564117d665b0_0;  1 drivers
v0x564117d79880_0 .net "reset_n", 0 0, v0x564117da1010_0;  alias, 1 drivers
v0x564117d79a30_0 .net "sdr_addr", 12 0, v0x564117d73700_0;  alias, 1 drivers
v0x564117d79af0_0 .net "sdr_ba", 1 0, v0x564117d737e0_0;  alias, 1 drivers
v0x564117d79b90_0 .net "sdr_cas_n", 0 0, v0x564117d738c0_0;  alias, 1 drivers
v0x564117d79c30_0 .net "sdr_cke", 0 0, v0x564117d73980_0;  alias, 1 drivers
v0x564117d79cd0_0 .net "sdr_cmd", 3 0, L_0x564117dd1730;  1 drivers
v0x564117d79d70_0 .net "sdr_cs_n", 0 0, v0x564117d73a40_0;  alias, 1 drivers
v0x564117d79e10_0 .net "sdr_den_n", 3 0, L_0x564117dd1800;  alias, 1 drivers
v0x564117d79eb0_0 .net "sdr_den_n_int", 3 0, v0x564117d73b00_0;  1 drivers
v0x564117d79f70_0 .net "sdr_dout", 31 0, L_0x564117dd1870;  alias, 1 drivers
v0x564117d7a030_0 .net "sdr_dout_int", 31 0, v0x564117d73cc0_0;  1 drivers
v0x564117d7a120_0 .net "sdr_dqm", 3 0, v0x564117d73da0_0;  alias, 1 drivers
v0x564117d7a1f0_0 .net "sdr_init_done", 0 0, v0x564117d73e80_0;  alias, 1 drivers
v0x564117d7a2c0_0 .net "sdr_ras_n", 0 0, v0x564117d73f40_0;  alias, 1 drivers
v0x564117d7a390_0 .net "sdr_we_n", 0 0, v0x564117d74000_0;  alias, 1 drivers
v0x564117d7a460_0 .net "sdr_width", 1 0, v0x564117da02e0_0;  alias, 1 drivers
v0x564117d7a550_0 .net "x2a_rddt", 31 0, L_0x564117e02e80;  1 drivers
v0x564117d7a640_0 .net "x2a_rdlast", 0 0, L_0x564117e02500;  1 drivers
v0x564117d7a730_0 .net "x2a_rdok", 0 0, L_0x564117e02c40;  1 drivers
v0x564117d7a820_0 .net "x2a_rdstart", 0 0, L_0x564117e02980;  1 drivers
v0x564117d7a910_0 .net "x2a_wrlast", 0 0, L_0x564117e02b80;  1 drivers
v0x564117d7aa00_0 .net "x2a_wrnext", 0 0, L_0x564117e02ef0;  1 drivers
v0x564117d7aaf0_0 .net "x2a_wrstart", 0 0, L_0x564117e029f0;  1 drivers
v0x564117d7abe0_0 .net "x2b_ack", 0 0, L_0x564117df7340;  1 drivers
v0x564117d7acd0_0 .net "x2b_act_ok", 0 0, L_0x564117de3610;  1 drivers
v0x564117d7ad70_0 .net "x2b_pre_ok", 3 0, L_0x564117e02280;  1 drivers
v0x564117d7ae60_0 .net "x2b_rdok", 0 0, L_0x564117de37b0;  1 drivers
v0x564117d7af00_0 .net "x2b_refresh", 0 0, L_0x564117de3130;  1 drivers
v0x564117d7afa0_0 .net "x2b_wrok", 0 0, L_0x564117de3820;  1 drivers
v0x564117d7b040_0 .net "xfr_bank_sel", 1 0, L_0x564117e04310;  1 drivers
v0x564117d7b130_0 .net "xfr_id", 3 0, L_0x564117e02ab0;  1 drivers
E_0x564117af2610 .event posedge, v0x564117d78d10_0;
L_0x564117dd1730 .concat [ 1 1 1 1], v0x564117d74000_0, v0x564117d738c0_0, v0x564117d73f40_0, v0x564117d73a40_0;
S_0x564117af1ad0 .scope module, "u_bank_ctl" "sdrc_bank_ctl" 6 310, 7 49 0, S_0x564117ae2cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 2 "a2b_req_depth"
    .port_info 3 /INPUT 1 "r2b_req"
    .port_info 4 /INPUT 4 "r2b_req_id"
    .port_info 5 /INPUT 1 "r2b_start"
    .port_info 6 /INPUT 1 "r2b_last"
    .port_info 7 /INPUT 1 "r2b_wrap"
    .port_info 8 /INPUT 2 "r2b_ba"
    .port_info 9 /INPUT 13 "r2b_raddr"
    .port_info 10 /INPUT 13 "r2b_caddr"
    .port_info 11 /INPUT 6 "r2b_len"
    .port_info 12 /INPUT 1 "r2b_write"
    .port_info 13 /OUTPUT 1 "b2r_arb_ok"
    .port_info 14 /OUTPUT 1 "b2r_ack"
    .port_info 15 /OUTPUT 1 "b2x_idle"
    .port_info 16 /OUTPUT 1 "b2x_req"
    .port_info 17 /OUTPUT 1 "b2x_start"
    .port_info 18 /OUTPUT 1 "b2x_last"
    .port_info 19 /OUTPUT 1 "b2x_wrap"
    .port_info 20 /OUTPUT 4 "b2x_id"
    .port_info 21 /OUTPUT 2 "b2x_ba"
    .port_info 22 /OUTPUT 13 "b2x_addr"
    .port_info 23 /OUTPUT 6 "b2x_len"
    .port_info 24 /OUTPUT 2 "b2x_cmd"
    .port_info 25 /INPUT 1 "x2b_ack"
    .port_info 26 /OUTPUT 1 "b2x_tras_ok"
    .port_info 27 /INPUT 1 "x2b_refresh"
    .port_info 28 /INPUT 4 "x2b_pre_ok"
    .port_info 29 /INPUT 1 "x2b_act_ok"
    .port_info 30 /INPUT 1 "x2b_rdok"
    .port_info 31 /INPUT 1 "x2b_wrok"
    .port_info 32 /INPUT 2 "xfr_bank_sel"
    .port_info 33 /INPUT 1 "sdr_req_norm_dma_last"
    .port_info 34 /INPUT 4 "tras_delay"
    .port_info 35 /INPUT 4 "trp_delay"
    .port_info 36 /INPUT 4 "trcd_delay"
P_0x564117d388f0 .param/l "SDR_BW" 0 7 98, +C4<00000000000000000000000000000100>;
P_0x564117d38930 .param/l "SDR_DW" 0 7 97, +C4<00000000000000000000000000100000>;
L_0x564117dd5890 .functor NOT 1, L_0x564117dea0c0, C4<0>, C4<0>, C4<0>;
L_0x564117dd5930 .functor AND 1, v0x564117d66260_0, L_0x564117dd5890, C4<1>, C4<1>;
L_0x564117dd5cb0 .functor NOT 1, L_0x564117dea0c0, C4<0>, C4<0>, C4<0>;
L_0x564117dd5d70 .functor AND 1, v0x564117d66260_0, L_0x564117dd5cb0, C4<1>, C4<1>;
L_0x564117dd6090 .functor NOT 1, L_0x564117dea0c0, C4<0>, C4<0>, C4<0>;
L_0x564117dd6100 .functor AND 1, v0x564117d66260_0, L_0x564117dd6090, C4<1>, C4<1>;
L_0x564117dd6620 .functor NOT 1, L_0x564117dea0c0, C4<0>, C4<0>, C4<0>;
L_0x564117dd6690 .functor AND 1, v0x564117d66260_0, L_0x564117dd6620, C4<1>, C4<1>;
L_0x564117dd6980 .functor NOT 1, L_0x564117dea0c0, C4<0>, C4<0>, C4<0>;
L_0x564117dd6a90 .functor NOT 1, L_0x564117dd72f0, C4<0>, C4<0>, C4<0>;
L_0x564117dd7430 .functor AND 1, L_0x564117dd7160, L_0x564117dd6a90, C4<1>, C4<1>;
L_0x564117dd7890 .functor NOT 1, L_0x564117dd7590, C4<0>, C4<0>, C4<0>;
L_0x564117dd79c0 .functor AND 1, L_0x564117dd76e0, L_0x564117dd7890, C4<1>, C4<1>;
L_0x564117dd7ee0 .functor NOT 1, L_0x564117dd7e40, C4<0>, C4<0>, C4<0>;
L_0x564117dd7950 .functor AND 1, L_0x564117dd7cc0, L_0x564117dd7ee0, C4<1>, C4<1>;
L_0x564117dd82c0 .functor NOT 1, L_0x564117dd81d0, C4<0>, C4<0>, C4<0>;
L_0x564117dd8410 .functor AND 1, L_0x564117dd8040, L_0x564117dd82c0, C4<1>, C4<1>;
L_0x564117dd8f50 .functor NOT 1, L_0x564117dd92e0, C4<0>, C4<0>, C4<0>;
L_0x564117dd95b0 .functor AND 1, L_0x564117dd8eb0, L_0x564117dd8f50, C4<1>, C4<1>;
L_0x564117dd9c90 .functor NOT 1, L_0x564117dd9a90, C4<0>, C4<0>, C4<0>;
L_0x564117dd9e00 .functor AND 1, L_0x564117dd99f0, L_0x564117dd9c90, C4<1>, C4<1>;
L_0x564117dda480 .functor NOT 1, L_0x564117dda260, C4<0>, C4<0>, C4<0>;
L_0x564117dd9d50 .functor AND 1, L_0x564117dda1c0, L_0x564117dda480, C4<1>, C4<1>;
L_0x564117dda970 .functor NOT 1, L_0x564117dda740, C4<0>, C4<0>, C4<0>;
L_0x564117dda540 .functor AND 1, L_0x564117dda6a0, L_0x564117dda970, C4<1>, C4<1>;
L_0x564117ddc100 .functor NOT 1, L_0x564117ddbe80, C4<0>, C4<0>, C4<0>;
L_0x564117ddaa30 .functor AND 1, L_0x564117ddbde0, L_0x564117ddc100, C4<1>, C4<1>;
L_0x564117ddc9b0 .functor NOT 1, L_0x564117ddc710, C4<0>, C4<0>, C4<0>;
L_0x564117ddcb10 .functor AND 1, L_0x564117ddc670, L_0x564117ddc9b0, C4<1>, C4<1>;
L_0x564117ddd370 .functor NOT 1, L_0x564117ddd0b0, C4<0>, C4<0>, C4<0>;
L_0x564117ddd4e0 .functor AND 1, L_0x564117ddd010, L_0x564117ddd370, C4<1>, C4<1>;
L_0x564117ddd9f0 .functor NOT 1, L_0x564117ddd690, C4<0>, C4<0>, C4<0>;
L_0x564117dddb70 .functor AND 1, L_0x564117ddd5f0, L_0x564117ddd9f0, C4<1>, C4<1>;
L_0x564117dde7a0 .functor BUFZ 1, L_0x564117de98f0, C4<0>, C4<0>, C4<0>;
L_0x564117de4dd0 .functor BUFZ 1, L_0x564117dd68e0, C4<0>, C4<0>, C4<0>;
L_0x564117de5000 .functor AND 1, v0x564117d53b40_0, L_0x564117de4ed0, C4<1>, C4<1>;
L_0x564117dde810 .functor AND 1, L_0x564117de5000, L_0x564117df7340, C4<1>, C4<1>;
L_0x564117de56a0 .functor AND 1, L_0x564117de4dd0, L_0x564117dde810, C4<1>, C4<1>;
L_0x564117de63e0 .functor NOT 1, L_0x564117dde810, C4<0>, C4<0>, C4<0>;
L_0x564117de6450 .functor AND 1, L_0x564117de4dd0, L_0x564117de63e0, C4<1>, C4<1>;
L_0x564117de6790 .functor AND 1, L_0x564117de4dd0, L_0x564117dde810, C4<1>, C4<1>;
L_0x564117de73c0 .functor NOT 1, L_0x564117dde810, C4<0>, C4<0>, C4<0>;
L_0x564117de7590 .functor AND 1, L_0x564117de4dd0, L_0x564117de73c0, C4<1>, C4<1>;
L_0x564117de7740 .functor AND 1, L_0x564117de4dd0, L_0x564117dde810, C4<1>, C4<1>;
L_0x564117de8670 .functor NOT 1, L_0x564117dde810, C4<0>, C4<0>, C4<0>;
L_0x564117de86e0 .functor AND 1, L_0x564117de4dd0, L_0x564117de8670, C4<1>, C4<1>;
L_0x564117de8f10 .functor AND 1, L_0x564117de4dd0, L_0x564117dde810, C4<1>, C4<1>;
v0x564117d4c390_0 .net *"_s10", 0 0, L_0x564117dd5930;  1 drivers
v0x564117d4c490_0 .net *"_s100", 0 0, L_0x564117dd76e0;  1 drivers
v0x564117d4c570_0 .net *"_s102", 0 0, L_0x564117dd7590;  1 drivers
v0x564117d4c630_0 .net *"_s103", 0 0, L_0x564117dd7890;  1 drivers
v0x564117d4c710_0 .net *"_s105", 0 0, L_0x564117dd79c0;  1 drivers
v0x564117d4c7f0_0 .net *"_s108", 1 0, L_0x564117dd7ad0;  1 drivers
L_0x7fe5fac1bd10 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x564117d4c8d0_0 .net/2u *"_s109", 1 0, L_0x7fe5fac1bd10;  1 drivers
v0x564117d4c9b0_0 .net *"_s111", 0 0, L_0x564117dd7780;  1 drivers
v0x564117d4ca70_0 .net *"_s114", 0 0, L_0x564117dd7cc0;  1 drivers
v0x564117d4cb50_0 .net *"_s116", 0 0, L_0x564117dd7e40;  1 drivers
v0x564117d4cc30_0 .net *"_s117", 0 0, L_0x564117dd7ee0;  1 drivers
v0x564117d4cd10_0 .net *"_s119", 0 0, L_0x564117dd7950;  1 drivers
L_0x7fe5fac1b9f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d4cdf0_0 .net/2u *"_s12", 0 0, L_0x7fe5fac1b9f8;  1 drivers
v0x564117d4ced0_0 .net *"_s122", 0 0, L_0x564117dd8040;  1 drivers
v0x564117d4cfb0_0 .net *"_s124", 0 0, L_0x564117dd81d0;  1 drivers
v0x564117d4d090_0 .net *"_s125", 0 0, L_0x564117dd82c0;  1 drivers
v0x564117d4d170_0 .net *"_s127", 0 0, L_0x564117dd8410;  1 drivers
v0x564117d4d250_0 .net *"_s129", 0 0, L_0x564117dd8520;  1 drivers
v0x564117d4d330_0 .net *"_s131", 0 0, L_0x564117dd87b0;  1 drivers
v0x564117d4d410_0 .net *"_s133", 0 0, L_0x564117dd8940;  1 drivers
v0x564117d4d4f0_0 .net *"_s135", 0 0, L_0x564117dd8be0;  1 drivers
L_0x7fe5fac1bd58 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x564117d4d5d0_0 .net/2u *"_s139", 2 0, L_0x7fe5fac1bd58;  1 drivers
v0x564117d4d6b0_0 .net *"_s14", 0 0, L_0x564117dd5a20;  1 drivers
v0x564117d4d790_0 .net *"_s141", 0 0, L_0x564117dd8d70;  1 drivers
L_0x7fe5fac1bda0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d4d850_0 .net/2u *"_s143", 0 0, L_0x7fe5fac1bda0;  1 drivers
v0x564117d4d930_0 .net *"_s146", 1 0, L_0x564117dd8fd0;  1 drivers
L_0x7fe5fac1bde8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564117d4da10_0 .net/2u *"_s147", 1 0, L_0x7fe5fac1bde8;  1 drivers
v0x564117d4daf0_0 .net *"_s149", 0 0, L_0x564117dd9070;  1 drivers
v0x564117d4dbb0_0 .net *"_s152", 0 0, L_0x564117dd8eb0;  1 drivers
v0x564117d4dc90_0 .net *"_s154", 0 0, L_0x564117dd92e0;  1 drivers
v0x564117d4dd70_0 .net *"_s155", 0 0, L_0x564117dd8f50;  1 drivers
v0x564117d4de50_0 .net *"_s157", 0 0, L_0x564117dd95b0;  1 drivers
v0x564117d4df30_0 .net *"_s160", 1 0, L_0x564117dd96c0;  1 drivers
L_0x7fe5fac1be30 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d4e010_0 .net/2u *"_s161", 1 0, L_0x7fe5fac1be30;  1 drivers
v0x564117d4e0f0_0 .net *"_s163", 0 0, L_0x564117dd9760;  1 drivers
v0x564117d4e1b0_0 .net *"_s166", 0 0, L_0x564117dd99f0;  1 drivers
v0x564117d4e290_0 .net *"_s168", 0 0, L_0x564117dd9a90;  1 drivers
v0x564117d4e370_0 .net *"_s169", 0 0, L_0x564117dd9c90;  1 drivers
v0x564117d4e450_0 .net *"_s171", 0 0, L_0x564117dd9e00;  1 drivers
v0x564117d4e530_0 .net *"_s174", 1 0, L_0x564117dd9510;  1 drivers
L_0x7fe5fac1be78 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x564117d4e610_0 .net/2u *"_s175", 1 0, L_0x7fe5fac1be78;  1 drivers
v0x564117d4e6f0_0 .net *"_s177", 0 0, L_0x564117dd9f10;  1 drivers
L_0x7fe5fac1ba40 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d4e7b0_0 .net/2u *"_s18", 1 0, L_0x7fe5fac1ba40;  1 drivers
v0x564117d4e890_0 .net *"_s180", 0 0, L_0x564117dda1c0;  1 drivers
v0x564117d4e970_0 .net *"_s182", 0 0, L_0x564117dda260;  1 drivers
v0x564117d4ea50_0 .net *"_s183", 0 0, L_0x564117dda480;  1 drivers
v0x564117d4eb30_0 .net *"_s185", 0 0, L_0x564117dd9d50;  1 drivers
v0x564117d4ec10_0 .net *"_s188", 0 0, L_0x564117dda6a0;  1 drivers
v0x564117d4ecf0_0 .net *"_s190", 0 0, L_0x564117dda740;  1 drivers
v0x564117d4edd0_0 .net *"_s191", 0 0, L_0x564117dda970;  1 drivers
v0x564117d4eeb0_0 .net *"_s193", 0 0, L_0x564117dda540;  1 drivers
v0x564117d4ef90_0 .net *"_s195", 0 0, L_0x564117ddab50;  1 drivers
v0x564117d4f070_0 .net *"_s197", 0 0, L_0x564117ddace0;  1 drivers
v0x564117d4f150_0 .net *"_s199", 0 0, L_0x564117ddb010;  1 drivers
v0x564117d4f230_0 .net *"_s20", 0 0, L_0x564117dd5be0;  1 drivers
v0x564117d4f2f0_0 .net *"_s201", 0 0, L_0x564117ddb1a0;  1 drivers
L_0x7fe5fac1bec0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x564117d4f3d0_0 .net/2u *"_s206", 2 0, L_0x7fe5fac1bec0;  1 drivers
v0x564117d4f4b0_0 .net *"_s208", 0 0, L_0x564117ddb670;  1 drivers
L_0x7fe5fac1bf08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d4f570_0 .net/2u *"_s210", 0 0, L_0x7fe5fac1bf08;  1 drivers
v0x564117d4f650_0 .net *"_s213", 1 0, L_0x564117ddb920;  1 drivers
L_0x7fe5fac1bf50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564117d4f730_0 .net/2u *"_s214", 1 0, L_0x7fe5fac1bf50;  1 drivers
v0x564117d4f810_0 .net *"_s216", 0 0, L_0x564117ddbad0;  1 drivers
v0x564117d4f8d0_0 .net *"_s219", 0 0, L_0x564117ddbde0;  1 drivers
v0x564117d4f9b0_0 .net *"_s22", 0 0, L_0x564117dd5cb0;  1 drivers
v0x564117d4fa90_0 .net *"_s221", 0 0, L_0x564117ddbe80;  1 drivers
v0x564117d4ff80_0 .net *"_s222", 0 0, L_0x564117ddc100;  1 drivers
v0x564117d50060_0 .net *"_s224", 0 0, L_0x564117ddaa30;  1 drivers
v0x564117d50140_0 .net *"_s227", 1 0, L_0x564117ddc2a0;  1 drivers
L_0x7fe5fac1bf98 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d50220_0 .net/2u *"_s228", 1 0, L_0x7fe5fac1bf98;  1 drivers
v0x564117d50300_0 .net *"_s230", 0 0, L_0x564117ddc340;  1 drivers
v0x564117d503c0_0 .net *"_s233", 0 0, L_0x564117ddc670;  1 drivers
v0x564117d504a0_0 .net *"_s235", 0 0, L_0x564117ddc710;  1 drivers
v0x564117d50580_0 .net *"_s236", 0 0, L_0x564117ddc9b0;  1 drivers
v0x564117d50660_0 .net *"_s238", 0 0, L_0x564117ddcb10;  1 drivers
v0x564117d50740_0 .net *"_s24", 0 0, L_0x564117dd5d70;  1 drivers
v0x564117d50820_0 .net *"_s241", 1 0, L_0x564117ddcc20;  1 drivers
L_0x7fe5fac1bfe0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x564117d50900_0 .net/2u *"_s242", 1 0, L_0x7fe5fac1bfe0;  1 drivers
v0x564117d509e0_0 .net *"_s244", 0 0, L_0x564117ddccc0;  1 drivers
v0x564117d50aa0_0 .net *"_s247", 0 0, L_0x564117ddd010;  1 drivers
v0x564117d50b80_0 .net *"_s249", 0 0, L_0x564117ddd0b0;  1 drivers
v0x564117d50c60_0 .net *"_s250", 0 0, L_0x564117ddd370;  1 drivers
v0x564117d50d40_0 .net *"_s252", 0 0, L_0x564117ddd4e0;  1 drivers
v0x564117d50e20_0 .net *"_s255", 0 0, L_0x564117ddd5f0;  1 drivers
v0x564117d50f00_0 .net *"_s257", 0 0, L_0x564117ddd690;  1 drivers
v0x564117d50fe0_0 .net *"_s258", 0 0, L_0x564117ddd9f0;  1 drivers
L_0x7fe5fac1ba88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d510c0_0 .net/2u *"_s26", 0 0, L_0x7fe5fac1ba88;  1 drivers
v0x564117d511a0_0 .net *"_s260", 0 0, L_0x564117dddb70;  1 drivers
v0x564117d51280_0 .net *"_s262", 0 0, L_0x564117dddc80;  1 drivers
v0x564117d51360_0 .net *"_s264", 0 0, L_0x564117ddde10;  1 drivers
v0x564117d51440_0 .net *"_s266", 0 0, L_0x564117dde1e0;  1 drivers
v0x564117d51520_0 .net *"_s268", 0 0, L_0x564117dde370;  1 drivers
L_0x7fe5fac1c028 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x564117d51600_0 .net/2u *"_s278", 1 0, L_0x7fe5fac1c028;  1 drivers
v0x564117d516e0_0 .net *"_s28", 0 0, L_0x564117dd5e10;  1 drivers
v0x564117d517c0_0 .net *"_s280", 0 0, L_0x564117ddee00;  1 drivers
L_0x7fe5fac1c070 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x564117d51880_0 .net/2u *"_s282", 1 0, L_0x7fe5fac1c070;  1 drivers
v0x564117d51960_0 .net *"_s284", 0 0, L_0x564117ddf110;  1 drivers
L_0x7fe5fac1c0b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d51a20_0 .net/2u *"_s286", 1 0, L_0x7fe5fac1c0b8;  1 drivers
v0x564117d51b00_0 .net *"_s288", 0 0, L_0x564117ddf200;  1 drivers
v0x564117d51bc0_0 .net *"_s290", 12 0, L_0x564117ddf570;  1 drivers
v0x564117d51ca0_0 .net *"_s292", 12 0, L_0x564117ddf700;  1 drivers
L_0x7fe5fac1c100 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x564117d51d80_0 .net/2u *"_s296", 1 0, L_0x7fe5fac1c100;  1 drivers
v0x564117d51e60_0 .net *"_s298", 0 0, L_0x564117ddfcb0;  1 drivers
L_0x7fe5fac1c148 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x564117d51f20_0 .net/2u *"_s300", 1 0, L_0x7fe5fac1c148;  1 drivers
v0x564117d52000_0 .net *"_s302", 0 0, L_0x564117de0040;  1 drivers
L_0x7fe5fac1c190 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d520c0_0 .net/2u *"_s304", 1 0, L_0x7fe5fac1c190;  1 drivers
v0x564117d521a0_0 .net *"_s306", 0 0, L_0x564117de0130;  1 drivers
v0x564117d52260_0 .net *"_s308", 5 0, L_0x564117de04d0;  1 drivers
v0x564117d52340_0 .net *"_s310", 5 0, L_0x564117de0660;  1 drivers
L_0x7fe5fac1c1d8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x564117d52420_0 .net/2u *"_s314", 1 0, L_0x7fe5fac1c1d8;  1 drivers
v0x564117d52500_0 .net *"_s316", 0 0, L_0x564117de0c40;  1 drivers
L_0x7fe5fac1c220 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x564117d525c0_0 .net/2u *"_s318", 1 0, L_0x7fe5fac1c220;  1 drivers
L_0x7fe5fac1bad0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x564117d526a0_0 .net/2u *"_s32", 1 0, L_0x7fe5fac1bad0;  1 drivers
v0x564117d52780_0 .net *"_s320", 0 0, L_0x564117de1000;  1 drivers
L_0x7fe5fac1c268 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d52840_0 .net/2u *"_s322", 1 0, L_0x7fe5fac1c268;  1 drivers
v0x564117d52920_0 .net *"_s324", 0 0, L_0x564117de10f0;  1 drivers
v0x564117d529e0_0 .net *"_s326", 1 0, L_0x564117de14c0;  1 drivers
v0x564117d52ac0_0 .net *"_s328", 1 0, L_0x564117de15b0;  1 drivers
L_0x7fe5fac1c2b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x564117d52ba0_0 .net/2u *"_s332", 1 0, L_0x7fe5fac1c2b0;  1 drivers
v0x564117d52c80_0 .net *"_s334", 0 0, L_0x564117de1b20;  1 drivers
L_0x7fe5fac1c2f8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x564117d52d40_0 .net/2u *"_s336", 1 0, L_0x7fe5fac1c2f8;  1 drivers
v0x564117d52e20_0 .net *"_s338", 0 0, L_0x564117de1f10;  1 drivers
v0x564117d52ee0_0 .net *"_s34", 0 0, L_0x564117dd5fa0;  1 drivers
L_0x7fe5fac1c340 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d52fa0_0 .net/2u *"_s340", 1 0, L_0x7fe5fac1c340;  1 drivers
v0x564117d53080_0 .net *"_s342", 0 0, L_0x564117de2000;  1 drivers
v0x564117d53140_0 .net *"_s344", 3 0, L_0x564117de2400;  1 drivers
v0x564117d53220_0 .net *"_s346", 3 0, L_0x564117de2590;  1 drivers
L_0x7fe5fac1c388 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564117d53300_0 .net/2u *"_s352", 1 0, L_0x7fe5fac1c388;  1 drivers
v0x564117d533e0_0 .net *"_s354", 0 0, L_0x564117de2bd0;  1 drivers
L_0x7fe5fac1c3d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d534a0_0 .net/2u *"_s356", 0 0, L_0x7fe5fac1c3d0;  1 drivers
v0x564117d53d90_0 .net *"_s358", 0 0, L_0x564117de2ff0;  1 drivers
v0x564117d53e70_0 .net *"_s36", 0 0, L_0x564117dd6090;  1 drivers
L_0x7fe5fac1c418 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d53f50_0 .net/2u *"_s362", 1 0, L_0x7fe5fac1c418;  1 drivers
v0x564117d54030_0 .net *"_s364", 0 0, L_0x564117de3940;  1 drivers
L_0x7fe5fac1c460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d540f0_0 .net/2u *"_s366", 0 0, L_0x7fe5fac1c460;  1 drivers
v0x564117d541d0_0 .net *"_s368", 0 0, L_0x564117de3d20;  1 drivers
L_0x7fe5fac1c4a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x564117d542b0_0 .net/2u *"_s372", 1 0, L_0x7fe5fac1c4a8;  1 drivers
v0x564117d54390_0 .net *"_s374", 0 0, L_0x564117de3dc0;  1 drivers
L_0x7fe5fac1c4f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d54450_0 .net/2u *"_s376", 0 0, L_0x7fe5fac1c4f0;  1 drivers
v0x564117d54530_0 .net *"_s378", 0 0, L_0x564117de41b0;  1 drivers
v0x564117d54610_0 .net *"_s38", 0 0, L_0x564117dd6100;  1 drivers
L_0x7fe5fac1c538 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x564117d546f0_0 .net/2u *"_s383", 1 0, L_0x7fe5fac1c538;  1 drivers
v0x564117d547d0_0 .net *"_s385", 0 0, L_0x564117de47e0;  1 drivers
L_0x7fe5fac1c580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d54890_0 .net/2u *"_s387", 0 0, L_0x7fe5fac1c580;  1 drivers
v0x564117d54970_0 .net *"_s389", 0 0, L_0x564117de48d0;  1 drivers
v0x564117d54a50_0 .net *"_s394", 0 0, L_0x564117de4ed0;  1 drivers
v0x564117d54b30_0 .net *"_s395", 0 0, L_0x564117de5000;  1 drivers
L_0x7fe5fac1b9b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564117d54c10_0 .net/2u *"_s4", 1 0, L_0x7fe5fac1b9b0;  1 drivers
L_0x7fe5fac1bb18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d54cf0_0 .net/2u *"_s40", 0 0, L_0x7fe5fac1bb18;  1 drivers
L_0x7fe5fac1c5c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d54dd0_0 .net/2u *"_s401", 2 0, L_0x7fe5fac1c5c8;  1 drivers
v0x564117d54eb0_0 .net *"_s403", 0 0, L_0x564117dde880;  1 drivers
L_0x7fe5fac1c610 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x564117d54f70_0 .net/2u *"_s405", 2 0, L_0x7fe5fac1c610;  1 drivers
v0x564117d55050_0 .net *"_s407", 0 0, L_0x564117de55b0;  1 drivers
v0x564117d55110_0 .net *"_s409", 0 0, L_0x564117de56a0;  1 drivers
L_0x7fe5fac1c658 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d551f0_0 .net/2u *"_s411", 0 0, L_0x7fe5fac1c658;  1 drivers
v0x564117d552d0_0 .net *"_s413", 0 0, L_0x564117de58f0;  1 drivers
v0x564117d553b0_0 .net *"_s415", 0 0, L_0x564117de5e10;  1 drivers
L_0x7fe5fac1c6a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x564117d55490_0 .net/2u *"_s419", 2 0, L_0x7fe5fac1c6a0;  1 drivers
v0x564117d55570_0 .net *"_s42", 0 0, L_0x564117dd61c0;  1 drivers
v0x564117d55650_0 .net *"_s421", 0 0, L_0x564117de5f50;  1 drivers
v0x564117d55710_0 .net *"_s423", 0 0, L_0x564117de63e0;  1 drivers
v0x564117d557f0_0 .net *"_s425", 0 0, L_0x564117de6450;  1 drivers
L_0x7fe5fac1c6e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x564117d558d0_0 .net/2u *"_s427", 2 0, L_0x7fe5fac1c6e8;  1 drivers
v0x564117d559b0_0 .net *"_s429", 0 0, L_0x564117de66a0;  1 drivers
v0x564117d55a70_0 .net *"_s431", 0 0, L_0x564117de6790;  1 drivers
L_0x7fe5fac1c730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d55b50_0 .net/2u *"_s433", 0 0, L_0x7fe5fac1c730;  1 drivers
v0x564117d55c30_0 .net *"_s435", 0 0, L_0x564117de6890;  1 drivers
v0x564117d55d10_0 .net *"_s437", 0 0, L_0x564117de6d80;  1 drivers
L_0x7fe5fac1c778 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x564117d55df0_0 .net/2u *"_s441", 2 0, L_0x7fe5fac1c778;  1 drivers
v0x564117d55ed0_0 .net *"_s443", 0 0, L_0x564117de6f10;  1 drivers
v0x564117d55f90_0 .net *"_s445", 0 0, L_0x564117de73c0;  1 drivers
v0x564117d56070_0 .net *"_s447", 0 0, L_0x564117de7590;  1 drivers
L_0x7fe5fac1c7c0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x564117d56150_0 .net/2u *"_s449", 2 0, L_0x7fe5fac1c7c0;  1 drivers
v0x564117d56230_0 .net *"_s451", 0 0, L_0x564117de7650;  1 drivers
v0x564117d562f0_0 .net *"_s453", 0 0, L_0x564117de7740;  1 drivers
L_0x7fe5fac1c808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d563d0_0 .net/2u *"_s455", 0 0, L_0x7fe5fac1c808;  1 drivers
v0x564117d564b0_0 .net *"_s457", 0 0, L_0x564117de7920;  1 drivers
v0x564117d56590_0 .net *"_s459", 0 0, L_0x564117de7e80;  1 drivers
L_0x7fe5fac1c850 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x564117d56670_0 .net/2u *"_s464", 2 0, L_0x7fe5fac1c850;  1 drivers
v0x564117d56750_0 .net *"_s466", 0 0, L_0x564117de8580;  1 drivers
v0x564117d56810_0 .net *"_s468", 0 0, L_0x564117de8670;  1 drivers
L_0x7fe5fac1bb60 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x564117d568f0_0 .net/2u *"_s47", 1 0, L_0x7fe5fac1bb60;  1 drivers
v0x564117d569d0_0 .net *"_s470", 0 0, L_0x564117de86e0;  1 drivers
L_0x7fe5fac1c898 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x564117d56ab0_0 .net/2u *"_s472", 2 0, L_0x7fe5fac1c898;  1 drivers
v0x564117d56b90_0 .net *"_s474", 0 0, L_0x564117de8a30;  1 drivers
v0x564117d56c50_0 .net *"_s476", 0 0, L_0x564117de8f10;  1 drivers
L_0x7fe5fac1c8e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d56d30_0 .net/2u *"_s478", 0 0, L_0x7fe5fac1c8e0;  1 drivers
v0x564117d56e10_0 .net *"_s480", 0 0, L_0x564117de9090;  1 drivers
v0x564117d56ef0_0 .net *"_s482", 0 0, L_0x564117de9220;  1 drivers
L_0x7fe5fac1c928 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d56fd0_0 .net/2u *"_s484", 2 0, L_0x7fe5fac1c928;  1 drivers
v0x564117d570b0_0 .net *"_s486", 0 0, L_0x564117de9800;  1 drivers
L_0x7fe5fac1c970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d57170_0 .net/2u *"_s488", 0 0, L_0x7fe5fac1c970;  1 drivers
v0x564117d57250_0 .net *"_s49", 0 0, L_0x564117dd6530;  1 drivers
L_0x7fe5fac1c9b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d57310_0 .net/2u *"_s490", 0 0, L_0x7fe5fac1c9b8;  1 drivers
v0x564117d573f0_0 .net *"_s495", 0 0, L_0x564117de9ee0;  1 drivers
L_0x7fe5fac1ca00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d574d0_0 .net/2u *"_s496", 0 0, L_0x7fe5fac1ca00;  1 drivers
v0x564117d575b0_0 .net *"_s499", 1 0, L_0x564117de9f80;  1 drivers
v0x564117d57690_0 .net *"_s500", 0 0, L_0x564117dea440;  1 drivers
L_0x7fe5fac1ca48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d57750_0 .net/2u *"_s502", 0 0, L_0x7fe5fac1ca48;  1 drivers
L_0x7fe5fac1ca90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d57830_0 .net/2u *"_s504", 0 0, L_0x7fe5fac1ca90;  1 drivers
v0x564117d57910_0 .net *"_s506", 0 0, L_0x564117dea530;  1 drivers
v0x564117d579f0_0 .net *"_s51", 0 0, L_0x564117dd6620;  1 drivers
L_0x7fe5fac1cad8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564117d57ad0_0 .net/2u *"_s512", 1 0, L_0x7fe5fac1cad8;  1 drivers
v0x564117d57bb0_0 .net *"_s514", 0 0, L_0x564117dea250;  1 drivers
L_0x7fe5fac1cb20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d57c70_0 .net/2u *"_s516", 0 0, L_0x7fe5fac1cb20;  1 drivers
L_0x7fe5fac1cb68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d57d50_0 .net/2u *"_s518", 0 0, L_0x7fe5fac1cb68;  1 drivers
v0x564117d57e30_0 .net *"_s520", 0 0, L_0x564117dea340;  1 drivers
L_0x7fe5fac1cbb0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d57f10_0 .net/2u *"_s524", 1 0, L_0x7fe5fac1cbb0;  1 drivers
v0x564117d57ff0_0 .net *"_s526", 0 0, L_0x564117deaab0;  1 drivers
L_0x7fe5fac1cbf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d580b0_0 .net/2u *"_s528", 0 0, L_0x7fe5fac1cbf8;  1 drivers
v0x564117d58190_0 .net *"_s53", 0 0, L_0x564117dd6690;  1 drivers
L_0x7fe5fac1cc40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d58270_0 .net/2u *"_s530", 0 0, L_0x7fe5fac1cc40;  1 drivers
v0x564117d58350_0 .net *"_s532", 0 0, L_0x564117dea5d0;  1 drivers
L_0x7fe5fac1cc88 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x564117d58430_0 .net/2u *"_s536", 1 0, L_0x7fe5fac1cc88;  1 drivers
v0x564117d58510_0 .net *"_s538", 0 0, L_0x564117dea760;  1 drivers
L_0x7fe5fac1ccd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d585d0_0 .net/2u *"_s540", 0 0, L_0x7fe5fac1ccd0;  1 drivers
L_0x7fe5fac1cd18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d586b0_0 .net/2u *"_s542", 0 0, L_0x7fe5fac1cd18;  1 drivers
v0x564117d58790_0 .net *"_s544", 0 0, L_0x564117dea850;  1 drivers
L_0x7fe5fac1cd60 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x564117d58870_0 .net/2u *"_s549", 1 0, L_0x7fe5fac1cd60;  1 drivers
L_0x7fe5fac1bba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d58950_0 .net/2u *"_s55", 0 0, L_0x7fe5fac1bba8;  1 drivers
v0x564117d58a30_0 .net *"_s551", 0 0, L_0x564117deab50;  1 drivers
L_0x7fe5fac1cda8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d58af0_0 .net/2u *"_s553", 0 0, L_0x7fe5fac1cda8;  1 drivers
L_0x7fe5fac1cdf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d58bd0_0 .net/2u *"_s555", 0 0, L_0x7fe5fac1cdf0;  1 drivers
v0x564117d58cb0_0 .net *"_s557", 0 0, L_0x564117deac40;  1 drivers
v0x564117d58d90_0 .net *"_s57", 0 0, L_0x564117dd6750;  1 drivers
v0x564117d58e70_0 .net *"_s6", 0 0, L_0x564117dd5770;  1 drivers
v0x564117d58f30_0 .net *"_s653", 31 0, L_0x564117df4450;  1 drivers
L_0x7fe5fac1da98 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d59010_0 .net *"_s656", 29 0, L_0x7fe5fac1da98;  1 drivers
L_0x7fe5fac1dae0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x564117d590f0_0 .net/2u *"_s657", 31 0, L_0x7fe5fac1dae0;  1 drivers
v0x564117d591d0_0 .net *"_s659", 0 0, L_0x564117df4540;  1 drivers
v0x564117d59290_0 .net *"_s661", 31 0, L_0x564117df4680;  1 drivers
L_0x7fe5fac1db28 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d59370_0 .net *"_s664", 29 0, L_0x7fe5fac1db28;  1 drivers
L_0x7fe5fac1db70 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x564117d59450_0 .net/2u *"_s665", 31 0, L_0x7fe5fac1db70;  1 drivers
v0x564117d59530_0 .net *"_s667", 0 0, L_0x564117df4f80;  1 drivers
v0x564117d595f0_0 .net *"_s669", 31 0, L_0x564117df4a20;  1 drivers
L_0x7fe5fac1dbb8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d596d0_0 .net *"_s672", 29 0, L_0x7fe5fac1dbb8;  1 drivers
L_0x7fe5fac1dc00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564117d597b0_0 .net/2u *"_s673", 31 0, L_0x7fe5fac1dc00;  1 drivers
v0x564117d59890_0 .net *"_s675", 0 0, L_0x564117df4b10;  1 drivers
v0x564117d59950_0 .net *"_s677", 12 0, L_0x564117df4c50;  1 drivers
v0x564117d59a30_0 .net *"_s679", 12 0, L_0x564117df4d40;  1 drivers
v0x564117d59b10_0 .net *"_s70", 0 0, L_0x564117dd6ba0;  1 drivers
L_0x7fe5fac1bbf0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x564117d59bf0_0 .net/2u *"_s73", 2 0, L_0x7fe5fac1bbf0;  1 drivers
v0x564117d59cd0_0 .net *"_s75", 0 0, L_0x564117dd6cf0;  1 drivers
L_0x7fe5fac1bc38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d59d90_0 .net/2u *"_s77", 0 0, L_0x7fe5fac1bc38;  1 drivers
v0x564117d59e70_0 .net *"_s8", 0 0, L_0x564117dd5890;  1 drivers
v0x564117d59f50_0 .net *"_s80", 1 0, L_0x564117dd6e40;  1 drivers
L_0x7fe5fac1bc80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564117d5a030_0 .net/2u *"_s81", 1 0, L_0x7fe5fac1bc80;  1 drivers
v0x564117d5a110_0 .net *"_s83", 0 0, L_0x564117dd6ff0;  1 drivers
v0x564117d5a1d0_0 .net *"_s86", 0 0, L_0x564117dd7160;  1 drivers
v0x564117d5a2b0_0 .net *"_s88", 0 0, L_0x564117dd72f0;  1 drivers
v0x564117d5a390_0 .net *"_s89", 0 0, L_0x564117dd6a90;  1 drivers
v0x564117d5a470_0 .net *"_s91", 0 0, L_0x564117dd7430;  1 drivers
v0x564117d5a550_0 .net *"_s94", 1 0, L_0x564117dd74f0;  1 drivers
L_0x7fe5fac1bcc8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d5a630_0 .net/2u *"_s95", 1 0, L_0x7fe5fac1bcc8;  1 drivers
v0x564117d5a710_0 .net *"_s97", 0 0, L_0x564117dd7250;  1 drivers
v0x564117d5a7d0_0 .net "a2b_req_depth", 1 0, v0x564117d9fab0_0;  alias, 1 drivers
v0x564117d5a8b0_0 .net "b2r_ack", 0 0, L_0x564117dd68e0;  alias, 1 drivers
v0x564117d5a970_0 .net "b2r_arb_ok", 0 0, L_0x564117dd6980;  alias, 1 drivers
v0x564117d53560_0 .net "b2x_addr", 12 0, L_0x564117ddfb20;  alias, 1 drivers
v0x564117d53640_0 .var "b2x_ba", 1 0;
v0x564117d53720_0 .net "b2x_cmd", 1 0, L_0x564117de19e0;  alias, 1 drivers
v0x564117d53800_0 .net "b2x_id", 3 0, L_0x564117de2a40;  alias, 1 drivers
v0x564117d538e0_0 .net "b2x_idle", 0 0, L_0x564117dde7a0;  alias, 1 drivers
v0x564117d539a0_0 .net "b2x_last", 0 0, L_0x564117dde9d0;  alias, 1 drivers
v0x564117d53a60_0 .net "b2x_len", 5 0, L_0x564117de0ab0;  alias, 1 drivers
v0x564117d53b40_0 .var "b2x_req", 0 0;
v0x564117d53c00_0 .net "b2x_start", 0 0, L_0x564117dde930;  alias, 1 drivers
v0x564117d5ba20_0 .net "b2x_tras_ok", 0 0, L_0x564117dd56d0;  alias, 1 drivers
v0x564117d5bac0_0 .net "b2x_wrap", 0 0, L_0x564117dded60;  alias, 1 drivers
v0x564117d5bb60_0 .net "bank0_row", 12 0, v0x564117c85080_0;  1 drivers
v0x564117d5bc00_0 .net "bank1_row", 12 0, v0x564117d3e1b0_0;  1 drivers
v0x564117d5bca0_0 .net "bank2_row", 12 0, v0x564117d43810_0;  1 drivers
v0x564117d5bd40_0 .net "bank3_row", 12 0, v0x564117d491e0_0;  1 drivers
v0x564117d5bde0_0 .net "clk", 0 0, v0x564117da0ed0_0;  alias, 1 drivers
v0x564117d5be80_0 .net "cur_row", 12 0, L_0x564117df4e80;  1 drivers
v0x564117d5bf20_0 .net "i2r_ack", 3 0, L_0x564117df1ba0;  1 drivers
v0x564117d5c000_0 .net "i2x_addr0", 12 0, v0x564117a39270_0;  1 drivers
v0x564117d5c0c0_0 .net "i2x_addr1", 12 0, v0x564117d3d8b0_0;  1 drivers
v0x564117d5c190_0 .net "i2x_addr2", 12 0, v0x564117d42f10_0;  1 drivers
v0x564117d5c260_0 .net "i2x_addr3", 12 0, v0x564117d488e0_0;  1 drivers
v0x564117d5c330_0 .net "i2x_cmd0", 1 0, v0x564117a378a0_0;  1 drivers
v0x564117d5c400_0 .net "i2x_cmd1", 1 0, v0x564117d3da70_0;  1 drivers
v0x564117d5c4d0_0 .net "i2x_cmd2", 1 0, v0x564117d430d0_0;  1 drivers
v0x564117d5c5a0_0 .net "i2x_cmd3", 1 0, v0x564117d48aa0_0;  1 drivers
v0x564117d5c670_0 .net "i2x_id0", 3 0, L_0x564117decd40;  1 drivers
v0x564117d5c740_0 .net "i2x_id1", 3 0, L_0x564117def0f0;  1 drivers
v0x564117d5c810_0 .net "i2x_id2", 3 0, L_0x564117df1510;  1 drivers
v0x564117d5c8e0_0 .net "i2x_id3", 3 0, L_0x564117df3750;  1 drivers
v0x564117d5c9b0_0 .net "i2x_last", 3 0, L_0x564117df3d10;  1 drivers
v0x564117d5ca70_0 .net "i2x_len0", 5 0, L_0x564117decca0;  1 drivers
v0x564117d5cb60_0 .net "i2x_len1", 5 0, L_0x564117def050;  1 drivers
v0x564117d5cc30_0 .net "i2x_len2", 5 0, L_0x564117df1470;  1 drivers
v0x564117d5cd00_0 .net "i2x_len3", 5 0, L_0x564117df36b0;  1 drivers
v0x564117d5cdd0_0 .net "i2x_req", 3 0, L_0x564117df1e20;  1 drivers
v0x564117d5ce90_0 .net "i2x_start", 3 0, L_0x564117df1fb0;  1 drivers
v0x564117d5cf70_0 .net "i2x_wrap", 3 0, L_0x564117df3f40;  1 drivers
v0x564117d5d050_0 .net "r2b_ba", 1 0, v0x564117d65eb0_0;  alias, 1 drivers
v0x564117d5d130_0 .net "r2b_caddr", 12 0, v0x564117d65fa0_0;  alias, 1 drivers
v0x564117d5d1f0_0 .net "r2b_last", 0 0, L_0x564117dd4840;  alias, 1 drivers
v0x564117d5d320_0 .net "r2b_len", 5 0, L_0x564117dd43c0;  alias, 1 drivers
v0x564117d5d470_0 .net "r2b_raddr", 12 0, v0x564117d661a0_0;  alias, 1 drivers
v0x564117d5d5c0_0 .net "r2b_req", 0 0, v0x564117d66260_0;  alias, 1 drivers
v0x564117d5d680_0 .net "r2b_req_id", 3 0, v0x564117d66330_0;  alias, 1 drivers
v0x564117d5d7d0_0 .net "r2b_start", 0 0, v0x564117d663d0_0;  alias, 1 drivers
v0x564117d5d900_0 .net "r2b_wrap", 0 0, v0x564117d65730_0;  alias, 1 drivers
v0x564117d5da30_0 .net "r2b_write", 0 0, v0x564117d66510_0;  alias, 1 drivers
v0x564117d5db60_0 .net "r2i_req", 3 0, L_0x564117dd6350;  1 drivers
v0x564117d5dc40_0 .var "rank_ba", 7 0;
v0x564117d5dd20_0 .var "rank_ba_last", 3 0;
v0x564117d5de00_0 .var "rank_cnt", 2 0;
v0x564117d5dee0_0 .net "rank_fifo_full", 0 0, L_0x564117dea0c0;  1 drivers
v0x564117d5dfa0_0 .net "rank_fifo_mt", 0 0, L_0x564117de98f0;  1 drivers
v0x564117d5e060_0 .net "rank_fifo_rd", 0 0, L_0x564117dde810;  1 drivers
v0x564117d5e120_0 .net "rank_fifo_wr", 0 0, L_0x564117de4dd0;  1 drivers
v0x564117d5e1e0_0 .net "rank_req", 3 0, L_0x564117ddb4e0;  1 drivers
v0x564117d5e2c0_0 .net "rank_wr_sel", 3 0, L_0x564117de8010;  1 drivers
v0x564117d5e3a0_0 .net "reset_n", 0 0, v0x564117da1010_0;  alias, 1 drivers
v0x564117d5e4d0_0 .net "sdr_req_norm_dma_last", 0 0, L_0x564117db9620;  alias, 1 drivers
v0x564117d5e590_0 .net "tras_delay", 3 0, v0x564117d9ff20_0;  alias, 1 drivers
v0x564117d5e6e0_0 .net "tras_ok", 3 0, L_0x564117df4840;  1 drivers
v0x564117d5e7c0_0 .net "trcd_delay", 3 0, v0x564117da00a0_0;  alias, 1 drivers
v0x564117d5e910_0 .net "trp_delay", 3 0, v0x564117da0160_0;  alias, 1 drivers
v0x564117d5ea60_0 .net "x2b_ack", 0 0, L_0x564117df7340;  alias, 1 drivers
v0x564117d5eb20_0 .net "x2b_act_ok", 0 0, L_0x564117de3610;  alias, 1 drivers
v0x564117d5ec50_0 .net "x2b_pre_ok", 3 0, L_0x564117e02280;  alias, 1 drivers
v0x564117d5ed30_0 .net "x2b_rdok", 0 0, L_0x564117de37b0;  alias, 1 drivers
v0x564117d5ee60_0 .net "x2b_refresh", 0 0, L_0x564117de3130;  alias, 1 drivers
v0x564117d5ef90_0 .net "x2b_wrok", 0 0, L_0x564117de3820;  alias, 1 drivers
v0x564117d5f0c0_0 .net "x2i_ack", 3 0, L_0x564117de42f0;  1 drivers
v0x564117d5f1a0_0 .net "xfr_ba", 1 0, L_0x564117dd69f0;  1 drivers
v0x564117d5f280_0 .net "xfr_ba_last", 0 0, L_0x564117dd6b00;  1 drivers
v0x564117d5f340_0 .net "xfr_bank_sel", 1 0, L_0x564117e04310;  alias, 1 drivers
v0x564117d5f420_0 .net "xfr_ok", 3 0, L_0x564117deafb0;  1 drivers
E_0x5641177205f0 .event edge, v0x564117d5f1a0_0, v0x564117d5e1e0_0;
L_0x564117dd56d0 .reduce/and L_0x564117df4840;
L_0x564117dd5770 .cmp/eq 2, v0x564117d65eb0_0, L_0x7fe5fac1b9b0;
L_0x564117dd5a20 .functor MUXZ 1, L_0x7fe5fac1b9f8, L_0x564117dd5930, L_0x564117dd5770, C4<>;
L_0x564117dd5be0 .cmp/eq 2, v0x564117d65eb0_0, L_0x7fe5fac1ba40;
L_0x564117dd5e10 .functor MUXZ 1, L_0x7fe5fac1ba88, L_0x564117dd5d70, L_0x564117dd5be0, C4<>;
L_0x564117dd5fa0 .cmp/eq 2, v0x564117d65eb0_0, L_0x7fe5fac1bad0;
L_0x564117dd61c0 .functor MUXZ 1, L_0x7fe5fac1bb18, L_0x564117dd6100, L_0x564117dd5fa0, C4<>;
L_0x564117dd6350 .concat8 [ 1 1 1 1], L_0x564117dd5a20, L_0x564117dd5e10, L_0x564117dd61c0, L_0x564117dd6750;
L_0x564117dd6530 .cmp/eq 2, v0x564117d65eb0_0, L_0x7fe5fac1bb60;
L_0x564117dd6750 .functor MUXZ 1, L_0x7fe5fac1bba8, L_0x564117dd6690, L_0x564117dd6530, C4<>;
L_0x564117dd68e0 .reduce/or L_0x564117df1ba0;
L_0x564117dd69f0 .part v0x564117d5dc40_0, 0, 2;
L_0x564117dd6b00 .part v0x564117d5dd20_0, 0, 1;
L_0x564117dd6ba0 .part/v L_0x564117df1e20, L_0x564117dd69f0, 1;
L_0x564117dd6cf0 .cmp/gt 3, L_0x7fe5fac1bbf0, v0x564117d5de00_0;
L_0x564117dd6e40 .part v0x564117d5dc40_0, 2, 2;
L_0x564117dd6ff0 .cmp/eq 2, L_0x564117dd6e40, L_0x7fe5fac1bc80;
L_0x564117dd7160 .part L_0x564117df1e20, 0, 1;
L_0x564117dd72f0 .part v0x564117a378a0_0, 1, 1;
L_0x564117dd74f0 .part v0x564117d5dc40_0, 2, 2;
L_0x564117dd7250 .cmp/eq 2, L_0x564117dd74f0, L_0x7fe5fac1bcc8;
L_0x564117dd76e0 .part L_0x564117df1e20, 1, 1;
L_0x564117dd7590 .part v0x564117d3da70_0, 1, 1;
L_0x564117dd7ad0 .part v0x564117d5dc40_0, 2, 2;
L_0x564117dd7780 .cmp/eq 2, L_0x564117dd7ad0, L_0x7fe5fac1bd10;
L_0x564117dd7cc0 .part L_0x564117df1e20, 2, 1;
L_0x564117dd7e40 .part v0x564117d430d0_0, 1, 1;
L_0x564117dd8040 .part L_0x564117df1e20, 3, 1;
L_0x564117dd81d0 .part v0x564117d48aa0_0, 1, 1;
L_0x564117dd8520 .functor MUXZ 1, L_0x564117dd8410, L_0x564117dd7950, L_0x564117dd7780, C4<>;
L_0x564117dd87b0 .functor MUXZ 1, L_0x564117dd8520, L_0x564117dd79c0, L_0x564117dd7250, C4<>;
L_0x564117dd8940 .functor MUXZ 1, L_0x564117dd87b0, L_0x564117dd7430, L_0x564117dd6ff0, C4<>;
L_0x564117dd8be0 .functor MUXZ 1, L_0x564117dd8940, L_0x7fe5fac1bc38, L_0x564117dd6cf0, C4<>;
L_0x564117dd8d70 .cmp/gt 3, L_0x7fe5fac1bd58, v0x564117d5de00_0;
L_0x564117dd8fd0 .part v0x564117d5dc40_0, 4, 2;
L_0x564117dd9070 .cmp/eq 2, L_0x564117dd8fd0, L_0x7fe5fac1bde8;
L_0x564117dd8eb0 .part L_0x564117df1e20, 0, 1;
L_0x564117dd92e0 .part v0x564117a378a0_0, 1, 1;
L_0x564117dd96c0 .part v0x564117d5dc40_0, 4, 2;
L_0x564117dd9760 .cmp/eq 2, L_0x564117dd96c0, L_0x7fe5fac1be30;
L_0x564117dd99f0 .part L_0x564117df1e20, 1, 1;
L_0x564117dd9a90 .part v0x564117d3da70_0, 1, 1;
L_0x564117dd9510 .part v0x564117d5dc40_0, 4, 2;
L_0x564117dd9f10 .cmp/eq 2, L_0x564117dd9510, L_0x7fe5fac1be78;
L_0x564117dda1c0 .part L_0x564117df1e20, 2, 1;
L_0x564117dda260 .part v0x564117d430d0_0, 1, 1;
L_0x564117dda6a0 .part L_0x564117df1e20, 3, 1;
L_0x564117dda740 .part v0x564117d48aa0_0, 1, 1;
L_0x564117ddab50 .functor MUXZ 1, L_0x564117dda540, L_0x564117dd9d50, L_0x564117dd9f10, C4<>;
L_0x564117ddace0 .functor MUXZ 1, L_0x564117ddab50, L_0x564117dd9e00, L_0x564117dd9760, C4<>;
L_0x564117ddb010 .functor MUXZ 1, L_0x564117ddace0, L_0x564117dd95b0, L_0x564117dd9070, C4<>;
L_0x564117ddb1a0 .functor MUXZ 1, L_0x564117ddb010, L_0x7fe5fac1bda0, L_0x564117dd8d70, C4<>;
L_0x564117ddb4e0 .concat8 [ 1 1 1 1], L_0x564117dd6ba0, L_0x564117dd8be0, L_0x564117ddb1a0, L_0x564117dde370;
L_0x564117ddb670 .cmp/gt 3, L_0x7fe5fac1bec0, v0x564117d5de00_0;
L_0x564117ddb920 .part v0x564117d5dc40_0, 6, 2;
L_0x564117ddbad0 .cmp/eq 2, L_0x564117ddb920, L_0x7fe5fac1bf50;
L_0x564117ddbde0 .part L_0x564117df1e20, 0, 1;
L_0x564117ddbe80 .part v0x564117a378a0_0, 1, 1;
L_0x564117ddc2a0 .part v0x564117d5dc40_0, 6, 2;
L_0x564117ddc340 .cmp/eq 2, L_0x564117ddc2a0, L_0x7fe5fac1bf98;
L_0x564117ddc670 .part L_0x564117df1e20, 1, 1;
L_0x564117ddc710 .part v0x564117d3da70_0, 1, 1;
L_0x564117ddcc20 .part v0x564117d5dc40_0, 6, 2;
L_0x564117ddccc0 .cmp/eq 2, L_0x564117ddcc20, L_0x7fe5fac1bfe0;
L_0x564117ddd010 .part L_0x564117df1e20, 2, 1;
L_0x564117ddd0b0 .part v0x564117d430d0_0, 1, 1;
L_0x564117ddd5f0 .part L_0x564117df1e20, 3, 1;
L_0x564117ddd690 .part v0x564117d48aa0_0, 1, 1;
L_0x564117dddc80 .functor MUXZ 1, L_0x564117dddb70, L_0x564117ddd4e0, L_0x564117ddccc0, C4<>;
L_0x564117ddde10 .functor MUXZ 1, L_0x564117dddc80, L_0x564117ddcb10, L_0x564117ddc340, C4<>;
L_0x564117dde1e0 .functor MUXZ 1, L_0x564117ddde10, L_0x564117ddaa30, L_0x564117ddbad0, C4<>;
L_0x564117dde370 .functor MUXZ 1, L_0x564117dde1e0, L_0x7fe5fac1bf08, L_0x564117ddb670, C4<>;
L_0x564117dde930 .part/v L_0x564117df1fb0, v0x564117d53640_0, 1;
L_0x564117dde9d0 .part/v L_0x564117df3d10, v0x564117d53640_0, 1;
L_0x564117dded60 .part/v L_0x564117df3f40, v0x564117d53640_0, 1;
L_0x564117ddee00 .cmp/eq 2, v0x564117d53640_0, L_0x7fe5fac1c028;
L_0x564117ddf110 .cmp/eq 2, v0x564117d53640_0, L_0x7fe5fac1c070;
L_0x564117ddf200 .cmp/eq 2, v0x564117d53640_0, L_0x7fe5fac1c0b8;
L_0x564117ddf570 .functor MUXZ 13, v0x564117a39270_0, v0x564117d3d8b0_0, L_0x564117ddf200, C4<>;
L_0x564117ddf700 .functor MUXZ 13, L_0x564117ddf570, v0x564117d42f10_0, L_0x564117ddf110, C4<>;
L_0x564117ddfb20 .functor MUXZ 13, L_0x564117ddf700, v0x564117d488e0_0, L_0x564117ddee00, C4<>;
L_0x564117ddfcb0 .cmp/eq 2, v0x564117d53640_0, L_0x7fe5fac1c100;
L_0x564117de0040 .cmp/eq 2, v0x564117d53640_0, L_0x7fe5fac1c148;
L_0x564117de0130 .cmp/eq 2, v0x564117d53640_0, L_0x7fe5fac1c190;
L_0x564117de04d0 .functor MUXZ 6, L_0x564117decca0, L_0x564117def050, L_0x564117de0130, C4<>;
L_0x564117de0660 .functor MUXZ 6, L_0x564117de04d0, L_0x564117df1470, L_0x564117de0040, C4<>;
L_0x564117de0ab0 .functor MUXZ 6, L_0x564117de0660, L_0x564117df36b0, L_0x564117ddfcb0, C4<>;
L_0x564117de0c40 .cmp/eq 2, v0x564117d53640_0, L_0x7fe5fac1c1d8;
L_0x564117de1000 .cmp/eq 2, v0x564117d53640_0, L_0x7fe5fac1c220;
L_0x564117de10f0 .cmp/eq 2, v0x564117d53640_0, L_0x7fe5fac1c268;
L_0x564117de14c0 .functor MUXZ 2, v0x564117a378a0_0, v0x564117d3da70_0, L_0x564117de10f0, C4<>;
L_0x564117de15b0 .functor MUXZ 2, L_0x564117de14c0, v0x564117d430d0_0, L_0x564117de1000, C4<>;
L_0x564117de19e0 .functor MUXZ 2, L_0x564117de15b0, v0x564117d48aa0_0, L_0x564117de0c40, C4<>;
L_0x564117de1b20 .cmp/eq 2, v0x564117d53640_0, L_0x7fe5fac1c2b0;
L_0x564117de1f10 .cmp/eq 2, v0x564117d53640_0, L_0x7fe5fac1c2f8;
L_0x564117de2000 .cmp/eq 2, v0x564117d53640_0, L_0x7fe5fac1c340;
L_0x564117de2400 .functor MUXZ 4, L_0x564117decd40, L_0x564117def0f0, L_0x564117de2000, C4<>;
L_0x564117de2590 .functor MUXZ 4, L_0x564117de2400, L_0x564117df1510, L_0x564117de1f10, C4<>;
L_0x564117de2a40 .functor MUXZ 4, L_0x564117de2590, L_0x564117df3750, L_0x564117de1b20, C4<>;
L_0x564117de2bd0 .cmp/eq 2, v0x564117d53640_0, L_0x7fe5fac1c388;
L_0x564117de2ff0 .functor MUXZ 1, L_0x7fe5fac1c3d0, L_0x564117df7340, L_0x564117de2bd0, C4<>;
L_0x564117de3940 .cmp/eq 2, v0x564117d53640_0, L_0x7fe5fac1c418;
L_0x564117de3d20 .functor MUXZ 1, L_0x7fe5fac1c460, L_0x564117df7340, L_0x564117de3940, C4<>;
L_0x564117de3dc0 .cmp/eq 2, v0x564117d53640_0, L_0x7fe5fac1c4a8;
L_0x564117de41b0 .functor MUXZ 1, L_0x7fe5fac1c4f0, L_0x564117df7340, L_0x564117de3dc0, C4<>;
L_0x564117de42f0 .concat8 [ 1 1 1 1], L_0x564117de2ff0, L_0x564117de3d20, L_0x564117de41b0, L_0x564117de48d0;
L_0x564117de47e0 .cmp/eq 2, v0x564117d53640_0, L_0x7fe5fac1c538;
L_0x564117de48d0 .functor MUXZ 1, L_0x7fe5fac1c580, L_0x564117df7340, L_0x564117de47e0, C4<>;
L_0x564117de4ed0 .part L_0x564117de19e0, 1, 1;
L_0x564117dde880 .cmp/eq 3, v0x564117d5de00_0, L_0x7fe5fac1c5c8;
L_0x564117de55b0 .cmp/eq 3, v0x564117d5de00_0, L_0x7fe5fac1c610;
L_0x564117de58f0 .functor MUXZ 1, L_0x7fe5fac1c658, L_0x564117de56a0, L_0x564117de55b0, C4<>;
L_0x564117de5e10 .functor MUXZ 1, L_0x564117de58f0, L_0x564117de4dd0, L_0x564117dde880, C4<>;
L_0x564117de5f50 .cmp/eq 3, v0x564117d5de00_0, L_0x7fe5fac1c6a0;
L_0x564117de66a0 .cmp/eq 3, v0x564117d5de00_0, L_0x7fe5fac1c6e8;
L_0x564117de6890 .functor MUXZ 1, L_0x7fe5fac1c730, L_0x564117de6790, L_0x564117de66a0, C4<>;
L_0x564117de6d80 .functor MUXZ 1, L_0x564117de6890, L_0x564117de6450, L_0x564117de5f50, C4<>;
L_0x564117de6f10 .cmp/eq 3, v0x564117d5de00_0, L_0x7fe5fac1c778;
L_0x564117de7650 .cmp/eq 3, v0x564117d5de00_0, L_0x7fe5fac1c7c0;
L_0x564117de7920 .functor MUXZ 1, L_0x7fe5fac1c808, L_0x564117de7740, L_0x564117de7650, C4<>;
L_0x564117de7e80 .functor MUXZ 1, L_0x564117de7920, L_0x564117de7590, L_0x564117de6f10, C4<>;
L_0x564117de8010 .concat8 [ 1 1 1 1], L_0x564117de5e10, L_0x564117de6d80, L_0x564117de7e80, L_0x564117de9220;
L_0x564117de8580 .cmp/eq 3, v0x564117d5de00_0, L_0x7fe5fac1c850;
L_0x564117de8a30 .cmp/eq 3, v0x564117d5de00_0, L_0x7fe5fac1c898;
L_0x564117de9090 .functor MUXZ 1, L_0x7fe5fac1c8e0, L_0x564117de8f10, L_0x564117de8a30, C4<>;
L_0x564117de9220 .functor MUXZ 1, L_0x564117de9090, L_0x564117de86e0, L_0x564117de8580, C4<>;
L_0x564117de9800 .cmp/eq 3, v0x564117d5de00_0, L_0x7fe5fac1c928;
L_0x564117de98f0 .functor MUXZ 1, L_0x7fe5fac1c9b8, L_0x7fe5fac1c970, L_0x564117de9800, C4<>;
L_0x564117de9ee0 .part v0x564117d5de00_0, 2, 1;
L_0x564117de9f80 .part v0x564117d5de00_0, 0, 2;
L_0x564117dea440 .cmp/eq 2, L_0x564117de9f80, v0x564117d9fab0_0;
L_0x564117dea530 .functor MUXZ 1, L_0x7fe5fac1ca90, L_0x7fe5fac1ca48, L_0x564117dea440, C4<>;
L_0x564117dea0c0 .functor MUXZ 1, L_0x564117dea530, L_0x7fe5fac1ca00, L_0x564117de9ee0, C4<>;
L_0x564117dea250 .cmp/eq 2, L_0x564117dd69f0, L_0x7fe5fac1cad8;
L_0x564117dea340 .functor MUXZ 1, L_0x7fe5fac1cb68, L_0x7fe5fac1cb20, L_0x564117dea250, C4<>;
L_0x564117deaab0 .cmp/eq 2, L_0x564117dd69f0, L_0x7fe5fac1cbb0;
L_0x564117dea5d0 .functor MUXZ 1, L_0x7fe5fac1cc40, L_0x7fe5fac1cbf8, L_0x564117deaab0, C4<>;
L_0x564117dea760 .cmp/eq 2, L_0x564117dd69f0, L_0x7fe5fac1cc88;
L_0x564117dea850 .functor MUXZ 1, L_0x7fe5fac1cd18, L_0x7fe5fac1ccd0, L_0x564117dea760, C4<>;
L_0x564117deafb0 .concat8 [ 1 1 1 1], L_0x564117dea340, L_0x564117dea5d0, L_0x564117dea850, L_0x564117deac40;
L_0x564117deab50 .cmp/eq 2, L_0x564117dd69f0, L_0x7fe5fac1cd60;
L_0x564117deac40 .functor MUXZ 1, L_0x7fe5fac1cdf0, L_0x7fe5fac1cda8, L_0x564117deab50, C4<>;
L_0x564117ded230 .part L_0x564117dd6350, 0, 1;
L_0x564117ded350 .part v0x564117d5dd20_0, 0, 1;
L_0x564117deb140 .part L_0x564117de42f0, 0, 1;
L_0x564117deb1e0 .part L_0x564117deafb0, 0, 1;
L_0x564117deb2d0 .part L_0x564117e02280, 0, 1;
L_0x564117def6f0 .part L_0x564117dd6350, 1, 1;
L_0x564117ded440 .part v0x564117d5dd20_0, 1, 1;
L_0x564117ded510 .part L_0x564117de42f0, 1, 1;
L_0x564117ded5b0 .part L_0x564117deafb0, 1, 1;
L_0x564117ded680 .part L_0x564117e02280, 1, 1;
L_0x564117df1a00 .part L_0x564117dd6350, 2, 1;
L_0x564117df1ad0 .part v0x564117d5dd20_0, 2, 1;
L_0x564117def7c0 .part L_0x564117de42f0, 2, 1;
L_0x564117def860 .part L_0x564117deafb0, 2, 1;
L_0x564117def9c0 .part L_0x564117e02280, 2, 1;
L_0x564117df3c40 .part L_0x564117dd6350, 3, 1;
L_0x564117df1ba0 .concat8 [ 1 1 1 1], v0x564117a391b0_0, v0x564117d3d7f0_0, v0x564117d42e50_0, v0x564117d48820_0;
L_0x564117df1d50 .part v0x564117d5dd20_0, 3, 1;
L_0x564117df1e20 .concat8 [ 1 1 1 1], v0x564117a33ce0_0, v0x564117d3deb0_0, v0x564117d43510_0, v0x564117d48ee0_0;
L_0x564117df1fb0 .concat8 [ 1 1 1 1], L_0x564117dec660, L_0x564117deeb20, L_0x564117df0f40, L_0x564117df3180;
L_0x564117df3d10 .concat8 [ 1 1 1 1], L_0x564117dec980, L_0x564117deee40, L_0x564117df1260, L_0x564117df34a0;
L_0x564117df3f40 .concat8 [ 1 1 1 1], L_0x564117decf00, L_0x564117def3c0, L_0x564117df16d0, L_0x564117df3910;
L_0x564117df4170 .part L_0x564117de42f0, 3, 1;
L_0x564117df4840 .concat8 [ 1 1 1 1], L_0x564117deb6d0, L_0x564117ded980, L_0x564117defdd0, L_0x564117df2160;
L_0x564117df4310 .part L_0x564117deafb0, 3, 1;
L_0x564117df43b0 .part L_0x564117e02280, 3, 1;
L_0x564117df4450 .concat [ 2 30 0 0], L_0x564117e04310, L_0x7fe5fac1da98;
L_0x564117df4540 .cmp/eq 32, L_0x564117df4450, L_0x7fe5fac1dae0;
L_0x564117df4680 .concat [ 2 30 0 0], L_0x564117e04310, L_0x7fe5fac1db28;
L_0x564117df4f80 .cmp/eq 32, L_0x564117df4680, L_0x7fe5fac1db70;
L_0x564117df4a20 .concat [ 2 30 0 0], L_0x564117e04310, L_0x7fe5fac1dbb8;
L_0x564117df4b10 .cmp/eq 32, L_0x564117df4a20, L_0x7fe5fac1dc00;
L_0x564117df4c50 .functor MUXZ 13, v0x564117c85080_0, v0x564117d3e1b0_0, L_0x564117df4b10, C4<>;
L_0x564117df4d40 .functor MUXZ 13, L_0x564117df4c50, v0x564117d43810_0, L_0x564117df4f80, C4<>;
L_0x564117df4e80 .functor MUXZ 13, L_0x564117df4d40, v0x564117d491e0_0, L_0x564117df4540, C4<>;
S_0x564117aee370 .scope module, "bank0_fsm" "sdrc_bank_fsm" 7 382, 8 49 0, S_0x564117af1ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "r2b_req"
    .port_info 3 /INPUT 4 "r2b_req_id"
    .port_info 4 /INPUT 1 "r2b_start"
    .port_info 5 /INPUT 1 "r2b_last"
    .port_info 6 /INPUT 1 "r2b_wrap"
    .port_info 7 /INPUT 13 "r2b_raddr"
    .port_info 8 /INPUT 13 "r2b_caddr"
    .port_info 9 /INPUT 6 "r2b_len"
    .port_info 10 /INPUT 1 "r2b_write"
    .port_info 11 /OUTPUT 1 "b2r_ack"
    .port_info 12 /INPUT 1 "sdr_dma_last"
    .port_info 13 /OUTPUT 1 "b2x_req"
    .port_info 14 /OUTPUT 1 "b2x_start"
    .port_info 15 /OUTPUT 1 "b2x_last"
    .port_info 16 /OUTPUT 1 "b2x_wrap"
    .port_info 17 /OUTPUT 4 "b2x_id"
    .port_info 18 /OUTPUT 13 "b2x_addr"
    .port_info 19 /OUTPUT 6 "b2x_len"
    .port_info 20 /OUTPUT 2 "b2x_cmd"
    .port_info 21 /INPUT 1 "x2b_ack"
    .port_info 22 /OUTPUT 1 "tras_ok"
    .port_info 23 /INPUT 1 "xfr_ok"
    .port_info 24 /INPUT 1 "x2b_refresh"
    .port_info 25 /INPUT 1 "x2b_pre_ok"
    .port_info 26 /INPUT 1 "x2b_act_ok"
    .port_info 27 /INPUT 1 "x2b_rdok"
    .port_info 28 /INPUT 1 "x2b_wrok"
    .port_info 29 /OUTPUT 13 "bank_row"
    .port_info 30 /INPUT 4 "tras_delay"
    .port_info 31 /INPUT 4 "trp_delay"
    .port_info 32 /INPUT 4 "trcd_delay"
P_0x564117d38c40 .param/l "SDR_BW" 0 8 95, +C4<00000000000000000000000000000010>;
P_0x564117d38c80 .param/l "SDR_DW" 0 8 94, +C4<00000000000000000000000000010000>;
L_0x564117deae20 .functor BUFZ 1, v0x56411769cad0_0, C4<0>, C4<0>, C4<0>;
L_0x564117deae90 .functor BUFZ 1, v0x564117d3bfe0_0, C4<0>, C4<0>, C4<0>;
L_0x564117deaf00 .functor BUFZ 1, v0x56411768a7c0_0, C4<0>, C4<0>, C4<0>;
L_0x564117deba40 .functor AND 1, L_0x564117deb950, L_0x564117deb140, C4<1>, C4<1>;
L_0x7fe5fac1ce38 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117aeac10_0 .net/2u *"_s18", 1 0, L_0x7fe5fac1ce38;  1 drivers
v0x564117aead10_0 .net *"_s20", 0 0, L_0x564117deb950;  1 drivers
v0x564117a240f0_0 .net *"_s24", 0 0, L_0x564117debb00;  1 drivers
L_0x7fe5fac1ce80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117a241e0_0 .net/2u *"_s26", 0 0, L_0x7fe5fac1ce80;  1 drivers
L_0x7fe5fac1cec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564117a1a3a0_0 .net/2u *"_s32", 1 0, L_0x7fe5fac1cec8;  1 drivers
v0x564117a20e40_0 .net *"_s34", 0 0, L_0x564117debe20;  1 drivers
L_0x7fe5fac1cf10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117a20f00_0 .net/2u *"_s36", 0 0, L_0x7fe5fac1cf10;  1 drivers
L_0x7fe5fac1cf58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117a1f3b0_0 .net/2u *"_s40", 1 0, L_0x7fe5fac1cf58;  1 drivers
v0x564117a1f490_0 .net *"_s42", 0 0, L_0x564117dec1c0;  1 drivers
L_0x7fe5fac1cfa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117a1dca0_0 .net/2u *"_s44", 0 0, L_0x7fe5fac1cfa0;  1 drivers
L_0x7fe5fac1cfe8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117a1dd80_0 .net/2u *"_s48", 2 0, L_0x7fe5fac1cfe8;  1 drivers
v0x564117a3f940_0 .net *"_s50", 0 0, L_0x564117dec4c0;  1 drivers
L_0x7fe5fac1d030 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117a3f9e0_0 .net/2u *"_s54", 2 0, L_0x7fe5fac1d030;  1 drivers
v0x564117a3dcc0_0 .net *"_s56", 0 0, L_0x564117dec780;  1 drivers
L_0x7fe5fac1d078 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117a3dd60_0 .net/2u *"_s60", 2 0, L_0x7fe5fac1d078;  1 drivers
v0x564117a3c160_0 .net *"_s62", 0 0, L_0x564117decb80;  1 drivers
L_0x7fe5fac1d0c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117a3c200_0 .net/2u *"_s66", 2 0, L_0x7fe5fac1d0c0;  1 drivers
v0x564117a3b0f0_0 .net *"_s68", 0 0, L_0x564117dece30;  1 drivers
L_0x7fe5fac1d108 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117a3b190_0 .net/2u *"_s72", 2 0, L_0x7fe5fac1d108;  1 drivers
v0x564117a39850_0 .net *"_s74", 0 0, L_0x564117ded000;  1 drivers
v0x564117a398f0_0 .net "activate_bank", 0 0, L_0x564117deba40;  1 drivers
v0x564117a391b0_0 .var "b2r_ack", 0 0;
v0x564117a39270_0 .var "b2x_addr", 12 0;
v0x564117a377c0_0 .net "b2x_cmd", 1 0, v0x564117a378a0_0;  alias, 1 drivers
v0x564117a378a0_0 .var "b2x_cmd_r", 1 0;
v0x564117a35a50_0 .var "b2x_cmd_t", 1 0;
v0x564117a35b10_0 .net "b2x_id", 3 0, L_0x564117decd40;  alias, 1 drivers
v0x564117a1be60_0 .net "b2x_last", 0 0, L_0x564117dec980;  1 drivers
v0x564117a1bf20_0 .net "b2x_len", 5 0, L_0x564117decca0;  alias, 1 drivers
v0x564117a33ce0_0 .var "b2x_req", 0 0;
v0x564117a33da0_0 .net "b2x_start", 0 0, L_0x564117dec660;  1 drivers
v0x564117a32670_0 .net "b2x_wrap", 0 0, L_0x564117decf00;  1 drivers
v0x564117a32710_0 .var "bank_prech_page_closed", 0 0;
v0x564117c85080_0 .var "bank_row", 12 0;
v0x564117c85160_0 .var "bank_st", 2 0;
v0x564117b56d40_0 .var "bank_valid", 0 0;
v0x564117b56de0_0 .net "clk", 0 0, v0x564117da0ed0_0;  alias, 1 drivers
v0x564117b883f0_0 .var "l_caddr", 12 0;
v0x564117b884d0_0 .var "l_id", 3 0;
v0x564117ba1050_0 .var "l_last", 0 0;
v0x564117ba1110_0 .var "l_len", 5 0;
v0x564117b6f640_0 .var "l_raddr", 12 0;
v0x564117b6f700_0 .var "l_sdr_dma_last", 0 0;
v0x564117c30850_0 .var "l_start", 0 0;
v0x564117c30910_0 .var "l_wrap", 0 0;
v0x564117b72df0_0 .var "l_write", 0 0;
v0x564117b72eb0_0 .net "ld_trcd", 0 0, L_0x564117dec350;  1 drivers
v0x564117b875e0_0 .net "ld_trp", 0 0, L_0x564117dec080;  1 drivers
v0x564117b876a0_0 .var "next_bank_st", 2 0;
v0x564117ba0240_0 .net "page_hit", 0 0, L_0x564117debbf0;  1 drivers
v0x564117ba0300_0 .net "r2b_caddr", 12 0, v0x564117d65fa0_0;  alias, 1 drivers
v0x564117b6e7d0_0 .net "r2b_last", 0 0, L_0x564117dd4840;  alias, 1 drivers
v0x564117b6e890_0 .net "r2b_len", 5 0, L_0x564117dd43c0;  alias, 1 drivers
v0x564117c89690_0 .net "r2b_raddr", 12 0, v0x564117d661a0_0;  alias, 1 drivers
v0x564117c89770_0 .net "r2b_req", 0 0, L_0x564117ded230;  1 drivers
v0x564117bbd5d0_0 .net "r2b_req_id", 3 0, v0x564117d66330_0;  alias, 1 drivers
v0x564117bbd6b0_0 .net "r2b_start", 0 0, v0x564117d663d0_0;  alias, 1 drivers
v0x564117bb9220_0 .net "r2b_wrap", 0 0, v0x564117d65730_0;  alias, 1 drivers
v0x564117bb92e0_0 .net "r2b_write", 0 0, v0x564117d66510_0;  alias, 1 drivers
v0x564117c5b080_0 .net "reset_n", 0 0, v0x564117da1010_0;  alias, 1 drivers
v0x564117c5b140_0 .net "sdr_dma_last", 0 0, L_0x564117ded350;  1 drivers
v0x564117c45a10_0 .var "timer0", 3 0;
v0x564117c45af0_0 .net "timer0_tc", 0 0, L_0x564117deb630;  1 drivers
v0x564117c303a0_0 .var "timer0_tc_r", 1 0;
v0x564117c30480_0 .net "timer0_tc_t", 0 0, L_0x564117debd80;  1 drivers
v0x564117c1abe0_0 .var "tras_cntr", 3 0;
v0x564117c1acc0_0 .net "tras_delay", 3 0, v0x564117d9ff20_0;  alias, 1 drivers
v0x564117c47170_0 .net "tras_ok", 0 0, L_0x564117deb6d0;  1 drivers
v0x564117c47230_0 .net "tras_ok_internal", 0 0, L_0x564117deb8b0;  1 drivers
v0x564117c31b00_0 .var "tras_ok_r", 1 0;
v0x564117c31be0_0 .net "trcd_delay", 3 0, v0x564117da00a0_0;  alias, 1 drivers
v0x564117c1c340_0 .net "trp_delay", 3 0, v0x564117da0160_0;  alias, 1 drivers
v0x564117c1c420_0 .net "x2b_ack", 0 0, L_0x564117deb140;  1 drivers
v0x564117b5ce00_0 .net "x2b_act_ok", 0 0, L_0x564117de3610;  alias, 1 drivers
v0x564117b5cec0_0 .var "x2b_act_ok_r", 1 0;
v0x564117c1b2f0_0 .net "x2b_act_ok_t", 0 0, L_0x564117deb810;  1 drivers
v0x564117c1b3b0_0 .net "x2b_pre_ok", 0 0, L_0x564117deb2d0;  1 drivers
v0x56411768a560_0 .var "x2b_pre_ok_r", 1 0;
v0x56411768a640_0 .net "x2b_pre_ok_t", 0 0, L_0x564117deb770;  1 drivers
v0x56411768a700_0 .net "x2b_rdok", 0 0, L_0x564117de37b0;  alias, 1 drivers
v0x56411768a7c0_0 .var "x2b_rdok_r", 0 0;
v0x56411768a880_0 .net "x2b_rdok_t", 0 0, L_0x564117deaf00;  1 drivers
v0x56411769c950_0 .net "x2b_refresh", 0 0, L_0x564117de3130;  alias, 1 drivers
v0x56411769ca10_0 .net "x2b_wrok", 0 0, L_0x564117de3820;  alias, 1 drivers
v0x56411769cad0_0 .var "x2b_wrok_r", 0 0;
v0x56411769cb90_0 .net "x2b_wrok_t", 0 0, L_0x564117deae20;  1 drivers
v0x56411769cc50_0 .net "xfr_ok", 0 0, L_0x564117deb1e0;  1 drivers
v0x564117d3bfe0_0 .var "xfr_ok_r", 0 0;
v0x564117d3c080_0 .net "xfr_ok_t", 0 0, L_0x564117deae90;  1 drivers
E_0x56411763c620/0 .event edge, v0x564117c85160_0, v0x564117c89770_0, v0x564117ba0240_0, v0x564117bb92e0_0;
E_0x56411763c620/1 .event edge, v0x564117c47170_0, v0x56411768a640_0, v0x564117b6f640_0, v0x564117c1c420_0;
E_0x56411763c620/2 .event edge, v0x564117c45af0_0, v0x564117c1b2f0_0, v0x564117b72df0_0, v0x56411769cb90_0;
E_0x56411763c620/3 .event edge, v0x564117d3c080_0, v0x56411768a880_0, v0x564117b883f0_0, v0x56411769c950_0;
E_0x56411763c620/4 .event edge, v0x564117b6f700_0;
E_0x56411763c620 .event/or E_0x56411763c620/0, E_0x56411763c620/1, E_0x56411763c620/2, E_0x56411763c620/3, E_0x56411763c620/4;
E_0x564117aeca90 .event posedge, v0x564117b56de0_0;
L_0x564117deb630 .part v0x564117c303a0_0, 0, 1;
L_0x564117deb6d0 .part v0x564117c31b00_0, 0, 1;
L_0x564117deb770 .part v0x56411768a560_0, 0, 1;
L_0x564117deb810 .part v0x564117b5cec0_0, 0, 1;
L_0x564117deb8b0 .reduce/nor v0x564117c1abe0_0;
L_0x564117deb950 .cmp/eq 2, v0x564117a378a0_0, L_0x7fe5fac1ce38;
L_0x564117debb00 .cmp/eq 13, v0x564117d661a0_0, v0x564117c85080_0;
L_0x564117debbf0 .functor MUXZ 1, L_0x7fe5fac1ce80, v0x564117b56d40_0, L_0x564117debb00, C4<>;
L_0x564117debd80 .reduce/nor v0x564117c45a10_0;
L_0x564117debe20 .cmp/eq 2, v0x564117a378a0_0, L_0x7fe5fac1cec8;
L_0x564117dec080 .functor MUXZ 1, L_0x7fe5fac1cf10, L_0x564117deb140, L_0x564117debe20, C4<>;
L_0x564117dec1c0 .cmp/eq 2, v0x564117a378a0_0, L_0x7fe5fac1cf58;
L_0x564117dec350 .functor MUXZ 1, L_0x7fe5fac1cfa0, L_0x564117deb140, L_0x564117dec1c0, C4<>;
L_0x564117dec4c0 .cmp/eq 3, v0x564117c85160_0, L_0x7fe5fac1cfe8;
L_0x564117dec660 .functor MUXZ 1, v0x564117c30850_0, v0x564117d663d0_0, L_0x564117dec4c0, C4<>;
L_0x564117dec780 .cmp/eq 3, v0x564117c85160_0, L_0x7fe5fac1d030;
L_0x564117dec980 .functor MUXZ 1, v0x564117ba1050_0, L_0x564117dd4840, L_0x564117dec780, C4<>;
L_0x564117decb80 .cmp/eq 3, v0x564117c85160_0, L_0x7fe5fac1d078;
L_0x564117decd40 .functor MUXZ 4, v0x564117b884d0_0, v0x564117d66330_0, L_0x564117decb80, C4<>;
L_0x564117dece30 .cmp/eq 3, v0x564117c85160_0, L_0x7fe5fac1d0c0;
L_0x564117decca0 .functor MUXZ 6, v0x564117ba1110_0, L_0x564117dd43c0, L_0x564117dece30, C4<>;
L_0x564117ded000 .cmp/eq 3, v0x564117c85160_0, L_0x7fe5fac1d108;
L_0x564117decf00 .functor MUXZ 1, v0x564117c30910_0, v0x564117d65730_0, L_0x564117ded000, C4<>;
S_0x564117d3c120 .scope module, "bank1_fsm" "sdrc_bank_fsm" 7 428, 8 49 0, S_0x564117af1ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "r2b_req"
    .port_info 3 /INPUT 4 "r2b_req_id"
    .port_info 4 /INPUT 1 "r2b_start"
    .port_info 5 /INPUT 1 "r2b_last"
    .port_info 6 /INPUT 1 "r2b_wrap"
    .port_info 7 /INPUT 13 "r2b_raddr"
    .port_info 8 /INPUT 13 "r2b_caddr"
    .port_info 9 /INPUT 6 "r2b_len"
    .port_info 10 /INPUT 1 "r2b_write"
    .port_info 11 /OUTPUT 1 "b2r_ack"
    .port_info 12 /INPUT 1 "sdr_dma_last"
    .port_info 13 /OUTPUT 1 "b2x_req"
    .port_info 14 /OUTPUT 1 "b2x_start"
    .port_info 15 /OUTPUT 1 "b2x_last"
    .port_info 16 /OUTPUT 1 "b2x_wrap"
    .port_info 17 /OUTPUT 4 "b2x_id"
    .port_info 18 /OUTPUT 13 "b2x_addr"
    .port_info 19 /OUTPUT 6 "b2x_len"
    .port_info 20 /OUTPUT 2 "b2x_cmd"
    .port_info 21 /INPUT 1 "x2b_ack"
    .port_info 22 /OUTPUT 1 "tras_ok"
    .port_info 23 /INPUT 1 "xfr_ok"
    .port_info 24 /INPUT 1 "x2b_refresh"
    .port_info 25 /INPUT 1 "x2b_pre_ok"
    .port_info 26 /INPUT 1 "x2b_act_ok"
    .port_info 27 /INPUT 1 "x2b_rdok"
    .port_info 28 /INPUT 1 "x2b_wrok"
    .port_info 29 /OUTPUT 13 "bank_row"
    .port_info 30 /INPUT 4 "tras_delay"
    .port_info 31 /INPUT 4 "trp_delay"
    .port_info 32 /INPUT 4 "trcd_delay"
P_0x564117d38bb0 .param/l "SDR_BW" 0 8 95, +C4<00000000000000000000000000000010>;
P_0x564117d38bf0 .param/l "SDR_DW" 0 8 94, +C4<00000000000000000000000000010000>;
L_0x564117dec2e0 .functor BUFZ 1, v0x564117d40d60_0, C4<0>, C4<0>, C4<0>;
L_0x564117deb3a0 .functor BUFZ 1, v0x564117d40f60_0, C4<0>, C4<0>, C4<0>;
L_0x564117deb470 .functor BUFZ 1, v0x564117d40a60_0, C4<0>, C4<0>, C4<0>;
L_0x564117dedd60 .functor AND 1, L_0x564117dedc00, L_0x564117ded510, C4<1>, C4<1>;
L_0x7fe5fac1d150 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d3c690_0 .net/2u *"_s18", 1 0, L_0x7fe5fac1d150;  1 drivers
v0x564117d3c750_0 .net *"_s20", 0 0, L_0x564117dedc00;  1 drivers
v0x564117d3c810_0 .net *"_s24", 0 0, L_0x564117dede20;  1 drivers
L_0x7fe5fac1d198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d3c8e0_0 .net/2u *"_s26", 0 0, L_0x7fe5fac1d198;  1 drivers
L_0x7fe5fac1d1e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564117d3c9c0_0 .net/2u *"_s32", 1 0, L_0x7fe5fac1d1e0;  1 drivers
v0x564117d3caf0_0 .net *"_s34", 0 0, L_0x564117dee2e0;  1 drivers
L_0x7fe5fac1d228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d3cbb0_0 .net/2u *"_s36", 0 0, L_0x7fe5fac1d228;  1 drivers
L_0x7fe5fac1d270 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d3cc90_0 .net/2u *"_s40", 1 0, L_0x7fe5fac1d270;  1 drivers
v0x564117d3cd70_0 .net *"_s42", 0 0, L_0x564117dee6e0;  1 drivers
L_0x7fe5fac1d2b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d3ce30_0 .net/2u *"_s44", 0 0, L_0x7fe5fac1d2b8;  1 drivers
L_0x7fe5fac1d300 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d3cf10_0 .net/2u *"_s48", 2 0, L_0x7fe5fac1d300;  1 drivers
v0x564117d3cff0_0 .net *"_s50", 0 0, L_0x564117dee980;  1 drivers
L_0x7fe5fac1d348 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d3d0b0_0 .net/2u *"_s54", 2 0, L_0x7fe5fac1d348;  1 drivers
v0x564117d3d190_0 .net *"_s56", 0 0, L_0x564117deec40;  1 drivers
L_0x7fe5fac1d390 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d3d250_0 .net/2u *"_s60", 2 0, L_0x7fe5fac1d390;  1 drivers
v0x564117d3d330_0 .net *"_s62", 0 0, L_0x564117deef30;  1 drivers
L_0x7fe5fac1d3d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d3d3f0_0 .net/2u *"_s66", 2 0, L_0x7fe5fac1d3d8;  1 drivers
v0x564117d3d4d0_0 .net *"_s68", 0 0, L_0x564117def2f0;  1 drivers
L_0x7fe5fac1d420 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d3d590_0 .net/2u *"_s72", 2 0, L_0x7fe5fac1d420;  1 drivers
v0x564117d3d670_0 .net *"_s74", 0 0, L_0x564117def4c0;  1 drivers
v0x564117d3d730_0 .net "activate_bank", 0 0, L_0x564117dedd60;  1 drivers
v0x564117d3d7f0_0 .var "b2r_ack", 0 0;
v0x564117d3d8b0_0 .var "b2x_addr", 12 0;
v0x564117d3d990_0 .net "b2x_cmd", 1 0, v0x564117d3da70_0;  alias, 1 drivers
v0x564117d3da70_0 .var "b2x_cmd_r", 1 0;
v0x564117d3db50_0 .var "b2x_cmd_t", 1 0;
v0x564117d3dc30_0 .net "b2x_id", 3 0, L_0x564117def0f0;  alias, 1 drivers
v0x564117d3dd10_0 .net "b2x_last", 0 0, L_0x564117deee40;  1 drivers
v0x564117d3ddd0_0 .net "b2x_len", 5 0, L_0x564117def050;  alias, 1 drivers
v0x564117d3deb0_0 .var "b2x_req", 0 0;
v0x564117d3df70_0 .net "b2x_start", 0 0, L_0x564117deeb20;  1 drivers
v0x564117d3e030_0 .net "b2x_wrap", 0 0, L_0x564117def3c0;  1 drivers
v0x564117d3e0f0_0 .var "bank_prech_page_closed", 0 0;
v0x564117d3e1b0_0 .var "bank_row", 12 0;
v0x564117d3e290_0 .var "bank_st", 2 0;
v0x564117d3e370_0 .var "bank_valid", 0 0;
v0x564117d3e430_0 .net "clk", 0 0, v0x564117da0ed0_0;  alias, 1 drivers
v0x564117d3e4d0_0 .var "l_caddr", 12 0;
v0x564117d3e590_0 .var "l_id", 3 0;
v0x564117d3e670_0 .var "l_last", 0 0;
v0x564117d3e730_0 .var "l_len", 5 0;
v0x564117d3e810_0 .var "l_raddr", 12 0;
v0x564117d3e8f0_0 .var "l_sdr_dma_last", 0 0;
v0x564117d3e9b0_0 .var "l_start", 0 0;
v0x564117d3ea70_0 .var "l_wrap", 0 0;
v0x564117d3eb30_0 .var "l_write", 0 0;
v0x564117d3ebf0_0 .net "ld_trcd", 0 0, L_0x564117dee840;  1 drivers
v0x564117d3ecb0_0 .net "ld_trp", 0 0, L_0x564117dee570;  1 drivers
v0x564117d3ed70_0 .var "next_bank_st", 2 0;
v0x564117d3ee50_0 .net "page_hit", 0 0, L_0x564117dee020;  1 drivers
v0x564117d3ef10_0 .net "r2b_caddr", 12 0, v0x564117d65fa0_0;  alias, 1 drivers
v0x564117d3f000_0 .net "r2b_last", 0 0, L_0x564117dd4840;  alias, 1 drivers
v0x564117d3f0d0_0 .net "r2b_len", 5 0, L_0x564117dd43c0;  alias, 1 drivers
v0x564117d3f1a0_0 .net "r2b_raddr", 12 0, v0x564117d661a0_0;  alias, 1 drivers
v0x564117d3f270_0 .net "r2b_req", 0 0, L_0x564117def6f0;  1 drivers
v0x564117d3f310_0 .net "r2b_req_id", 3 0, v0x564117d66330_0;  alias, 1 drivers
v0x564117d3f3e0_0 .net "r2b_start", 0 0, v0x564117d663d0_0;  alias, 1 drivers
v0x564117d3f4b0_0 .net "r2b_wrap", 0 0, v0x564117d65730_0;  alias, 1 drivers
v0x564117d3f580_0 .net "r2b_write", 0 0, v0x564117d66510_0;  alias, 1 drivers
v0x564117d3f650_0 .net "reset_n", 0 0, v0x564117da1010_0;  alias, 1 drivers
v0x564117d3f720_0 .net "sdr_dma_last", 0 0, L_0x564117ded440;  1 drivers
v0x564117d3f7c0_0 .var "timer0", 3 0;
v0x564117d3f860_0 .net "timer0_tc", 0 0, L_0x564117ded8e0;  1 drivers
v0x564117d3f900_0 .var "timer0_tc_r", 1 0;
v0x564117d3f9c0_0 .net "timer0_tc_t", 0 0, L_0x564117dee1e0;  1 drivers
v0x564117d3fe90_0 .var "tras_cntr", 3 0;
v0x564117d3ff70_0 .net "tras_delay", 3 0, v0x564117d9ff20_0;  alias, 1 drivers
v0x564117d40060_0 .net "tras_ok", 0 0, L_0x564117ded980;  1 drivers
v0x564117d40120_0 .net "tras_ok_internal", 0 0, L_0x564117dedb60;  1 drivers
v0x564117d401e0_0 .var "tras_ok_r", 1 0;
v0x564117d402c0_0 .net "trcd_delay", 3 0, v0x564117da00a0_0;  alias, 1 drivers
v0x564117d40380_0 .net "trp_delay", 3 0, v0x564117da0160_0;  alias, 1 drivers
v0x564117d40440_0 .net "x2b_ack", 0 0, L_0x564117ded510;  1 drivers
v0x564117d404e0_0 .net "x2b_act_ok", 0 0, L_0x564117de3610;  alias, 1 drivers
v0x564117d405b0_0 .var "x2b_act_ok_r", 1 0;
v0x564117d40670_0 .net "x2b_act_ok_t", 0 0, L_0x564117dedac0;  1 drivers
v0x564117d40730_0 .net "x2b_pre_ok", 0 0, L_0x564117ded680;  1 drivers
v0x564117d407f0_0 .var "x2b_pre_ok_r", 1 0;
v0x564117d408d0_0 .net "x2b_pre_ok_t", 0 0, L_0x564117deda20;  1 drivers
v0x564117d40990_0 .net "x2b_rdok", 0 0, L_0x564117de37b0;  alias, 1 drivers
v0x564117d40a60_0 .var "x2b_rdok_r", 0 0;
v0x564117d40b00_0 .net "x2b_rdok_t", 0 0, L_0x564117deb470;  1 drivers
v0x564117d40bc0_0 .net "x2b_refresh", 0 0, L_0x564117de3130;  alias, 1 drivers
v0x564117d40c90_0 .net "x2b_wrok", 0 0, L_0x564117de3820;  alias, 1 drivers
v0x564117d40d60_0 .var "x2b_wrok_r", 0 0;
v0x564117d40e00_0 .net "x2b_wrok_t", 0 0, L_0x564117dec2e0;  1 drivers
v0x564117d40ea0_0 .net "xfr_ok", 0 0, L_0x564117ded5b0;  1 drivers
v0x564117d40f60_0 .var "xfr_ok_r", 0 0;
v0x564117d41020_0 .net "xfr_ok_t", 0 0, L_0x564117deb3a0;  1 drivers
E_0x564117d3c5c0/0 .event edge, v0x564117d3e290_0, v0x564117d3f270_0, v0x564117d3ee50_0, v0x564117bb92e0_0;
E_0x564117d3c5c0/1 .event edge, v0x564117d40060_0, v0x564117d408d0_0, v0x564117d3e810_0, v0x564117d40440_0;
E_0x564117d3c5c0/2 .event edge, v0x564117d3f860_0, v0x564117d40670_0, v0x564117d3eb30_0, v0x564117d40e00_0;
E_0x564117d3c5c0/3 .event edge, v0x564117d41020_0, v0x564117d40b00_0, v0x564117d3e4d0_0, v0x56411769c950_0;
E_0x564117d3c5c0/4 .event edge, v0x564117d3e8f0_0;
E_0x564117d3c5c0 .event/or E_0x564117d3c5c0/0, E_0x564117d3c5c0/1, E_0x564117d3c5c0/2, E_0x564117d3c5c0/3, E_0x564117d3c5c0/4;
L_0x564117ded8e0 .part v0x564117d3f900_0, 0, 1;
L_0x564117ded980 .part v0x564117d401e0_0, 0, 1;
L_0x564117deda20 .part v0x564117d407f0_0, 0, 1;
L_0x564117dedac0 .part v0x564117d405b0_0, 0, 1;
L_0x564117dedb60 .reduce/nor v0x564117d3fe90_0;
L_0x564117dedc00 .cmp/eq 2, v0x564117d3da70_0, L_0x7fe5fac1d150;
L_0x564117dede20 .cmp/eq 13, v0x564117d661a0_0, v0x564117d3e1b0_0;
L_0x564117dee020 .functor MUXZ 1, L_0x7fe5fac1d198, v0x564117d3e370_0, L_0x564117dede20, C4<>;
L_0x564117dee1e0 .reduce/nor v0x564117d3f7c0_0;
L_0x564117dee2e0 .cmp/eq 2, v0x564117d3da70_0, L_0x7fe5fac1d1e0;
L_0x564117dee570 .functor MUXZ 1, L_0x7fe5fac1d228, L_0x564117ded510, L_0x564117dee2e0, C4<>;
L_0x564117dee6e0 .cmp/eq 2, v0x564117d3da70_0, L_0x7fe5fac1d270;
L_0x564117dee840 .functor MUXZ 1, L_0x7fe5fac1d2b8, L_0x564117ded510, L_0x564117dee6e0, C4<>;
L_0x564117dee980 .cmp/eq 3, v0x564117d3e290_0, L_0x7fe5fac1d300;
L_0x564117deeb20 .functor MUXZ 1, v0x564117d3e9b0_0, v0x564117d663d0_0, L_0x564117dee980, C4<>;
L_0x564117deec40 .cmp/eq 3, v0x564117d3e290_0, L_0x7fe5fac1d348;
L_0x564117deee40 .functor MUXZ 1, v0x564117d3e670_0, L_0x564117dd4840, L_0x564117deec40, C4<>;
L_0x564117deef30 .cmp/eq 3, v0x564117d3e290_0, L_0x7fe5fac1d390;
L_0x564117def0f0 .functor MUXZ 4, v0x564117d3e590_0, v0x564117d66330_0, L_0x564117deef30, C4<>;
L_0x564117def2f0 .cmp/eq 3, v0x564117d3e290_0, L_0x7fe5fac1d3d8;
L_0x564117def050 .functor MUXZ 6, v0x564117d3e730_0, L_0x564117dd43c0, L_0x564117def2f0, C4<>;
L_0x564117def4c0 .cmp/eq 3, v0x564117d3e290_0, L_0x7fe5fac1d420;
L_0x564117def3c0 .functor MUXZ 1, v0x564117d3ea70_0, v0x564117d65730_0, L_0x564117def4c0, C4<>;
S_0x564117d41500 .scope module, "bank2_fsm" "sdrc_bank_fsm" 7 474, 8 49 0, S_0x564117af1ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "r2b_req"
    .port_info 3 /INPUT 4 "r2b_req_id"
    .port_info 4 /INPUT 1 "r2b_start"
    .port_info 5 /INPUT 1 "r2b_last"
    .port_info 6 /INPUT 1 "r2b_wrap"
    .port_info 7 /INPUT 13 "r2b_raddr"
    .port_info 8 /INPUT 13 "r2b_caddr"
    .port_info 9 /INPUT 6 "r2b_len"
    .port_info 10 /INPUT 1 "r2b_write"
    .port_info 11 /OUTPUT 1 "b2r_ack"
    .port_info 12 /INPUT 1 "sdr_dma_last"
    .port_info 13 /OUTPUT 1 "b2x_req"
    .port_info 14 /OUTPUT 1 "b2x_start"
    .port_info 15 /OUTPUT 1 "b2x_last"
    .port_info 16 /OUTPUT 1 "b2x_wrap"
    .port_info 17 /OUTPUT 4 "b2x_id"
    .port_info 18 /OUTPUT 13 "b2x_addr"
    .port_info 19 /OUTPUT 6 "b2x_len"
    .port_info 20 /OUTPUT 2 "b2x_cmd"
    .port_info 21 /INPUT 1 "x2b_ack"
    .port_info 22 /OUTPUT 1 "tras_ok"
    .port_info 23 /INPUT 1 "xfr_ok"
    .port_info 24 /INPUT 1 "x2b_refresh"
    .port_info 25 /INPUT 1 "x2b_pre_ok"
    .port_info 26 /INPUT 1 "x2b_act_ok"
    .port_info 27 /INPUT 1 "x2b_rdok"
    .port_info 28 /INPUT 1 "x2b_wrok"
    .port_info 29 /OUTPUT 13 "bank_row"
    .port_info 30 /INPUT 4 "tras_delay"
    .port_info 31 /INPUT 4 "trp_delay"
    .port_info 32 /INPUT 4 "trcd_delay"
P_0x564117d38980 .param/l "SDR_BW" 0 8 95, +C4<00000000000000000000000000000010>;
P_0x564117d389c0 .param/l "SDR_DW" 0 8 94, +C4<00000000000000000000000000010000>;
L_0x564117dee7d0 .functor BUFZ 1, v0x564117d46740_0, C4<0>, C4<0>, C4<0>;
L_0x564117ded7b0 .functor BUFZ 1, v0x564117d46980_0, C4<0>, C4<0>, C4<0>;
L_0x564117deeaa0 .functor BUFZ 1, v0x564117d463e0_0, C4<0>, C4<0>, C4<0>;
L_0x564117df0310 .functor AND 1, L_0x564117df0200, L_0x564117def7c0, C4<1>, C4<1>;
L_0x7fe5fac1d468 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d41ba0_0 .net/2u *"_s18", 1 0, L_0x7fe5fac1d468;  1 drivers
v0x564117d41ca0_0 .net *"_s20", 0 0, L_0x564117df0200;  1 drivers
v0x564117d41d60_0 .net *"_s24", 0 0, L_0x564117df0380;  1 drivers
L_0x7fe5fac1d4b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d41e30_0 .net/2u *"_s26", 0 0, L_0x7fe5fac1d4b0;  1 drivers
L_0x7fe5fac1d4f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564117d41f10_0 .net/2u *"_s32", 1 0, L_0x7fe5fac1d4f8;  1 drivers
v0x564117d42040_0 .net *"_s34", 0 0, L_0x564117df0700;  1 drivers
L_0x7fe5fac1d540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d42100_0 .net/2u *"_s36", 0 0, L_0x7fe5fac1d540;  1 drivers
L_0x7fe5fac1d588 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d421e0_0 .net/2u *"_s40", 1 0, L_0x7fe5fac1d588;  1 drivers
v0x564117d422c0_0 .net *"_s42", 0 0, L_0x564117df0b00;  1 drivers
L_0x7fe5fac1d5d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d42380_0 .net/2u *"_s44", 0 0, L_0x7fe5fac1d5d0;  1 drivers
L_0x7fe5fac1d618 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d42460_0 .net/2u *"_s48", 2 0, L_0x7fe5fac1d618;  1 drivers
v0x564117d42540_0 .net *"_s50", 0 0, L_0x564117df0da0;  1 drivers
L_0x7fe5fac1d660 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d42600_0 .net/2u *"_s54", 2 0, L_0x7fe5fac1d660;  1 drivers
v0x564117d426e0_0 .net *"_s56", 0 0, L_0x564117df1060;  1 drivers
L_0x7fe5fac1d6a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d427a0_0 .net/2u *"_s60", 2 0, L_0x7fe5fac1d6a8;  1 drivers
v0x564117d42880_0 .net *"_s62", 0 0, L_0x564117df1350;  1 drivers
L_0x7fe5fac1d6f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d42940_0 .net/2u *"_s66", 2 0, L_0x7fe5fac1d6f0;  1 drivers
v0x564117d42b30_0 .net *"_s68", 0 0, L_0x564117df1600;  1 drivers
L_0x7fe5fac1d738 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d42bf0_0 .net/2u *"_s72", 2 0, L_0x7fe5fac1d738;  1 drivers
v0x564117d42cd0_0 .net *"_s74", 0 0, L_0x564117df17d0;  1 drivers
v0x564117d42d90_0 .net "activate_bank", 0 0, L_0x564117df0310;  1 drivers
v0x564117d42e50_0 .var "b2r_ack", 0 0;
v0x564117d42f10_0 .var "b2x_addr", 12 0;
v0x564117d42ff0_0 .net "b2x_cmd", 1 0, v0x564117d430d0_0;  alias, 1 drivers
v0x564117d430d0_0 .var "b2x_cmd_r", 1 0;
v0x564117d431b0_0 .var "b2x_cmd_t", 1 0;
v0x564117d43290_0 .net "b2x_id", 3 0, L_0x564117df1510;  alias, 1 drivers
v0x564117d43370_0 .net "b2x_last", 0 0, L_0x564117df1260;  1 drivers
v0x564117d43430_0 .net "b2x_len", 5 0, L_0x564117df1470;  alias, 1 drivers
v0x564117d43510_0 .var "b2x_req", 0 0;
v0x564117d435d0_0 .net "b2x_start", 0 0, L_0x564117df0f40;  1 drivers
v0x564117d43690_0 .net "b2x_wrap", 0 0, L_0x564117df16d0;  1 drivers
v0x564117d43750_0 .var "bank_prech_page_closed", 0 0;
v0x564117d43810_0 .var "bank_row", 12 0;
v0x564117d438f0_0 .var "bank_st", 2 0;
v0x564117d439d0_0 .var "bank_valid", 0 0;
v0x564117d43a90_0 .net "clk", 0 0, v0x564117da0ed0_0;  alias, 1 drivers
v0x564117d43b30_0 .var "l_caddr", 12 0;
v0x564117d43c10_0 .var "l_id", 3 0;
v0x564117d43cf0_0 .var "l_last", 0 0;
v0x564117d43db0_0 .var "l_len", 5 0;
v0x564117d43e90_0 .var "l_raddr", 12 0;
v0x564117d43f70_0 .var "l_sdr_dma_last", 0 0;
v0x564117d44030_0 .var "l_start", 0 0;
v0x564117d440f0_0 .var "l_wrap", 0 0;
v0x564117d441b0_0 .var "l_write", 0 0;
v0x564117d44270_0 .net "ld_trcd", 0 0, L_0x564117df0c60;  1 drivers
v0x564117d44330_0 .net "ld_trp", 0 0, L_0x564117df0990;  1 drivers
v0x564117d443f0_0 .var "next_bank_st", 2 0;
v0x564117d444d0_0 .net "page_hit", 0 0, L_0x564117df0470;  1 drivers
v0x564117d44590_0 .net "r2b_caddr", 12 0, v0x564117d65fa0_0;  alias, 1 drivers
v0x564117d446a0_0 .net "r2b_last", 0 0, L_0x564117dd4840;  alias, 1 drivers
v0x564117d44790_0 .net "r2b_len", 5 0, L_0x564117dd43c0;  alias, 1 drivers
v0x564117d448a0_0 .net "r2b_raddr", 12 0, v0x564117d661a0_0;  alias, 1 drivers
v0x564117d449b0_0 .net "r2b_req", 0 0, L_0x564117df1a00;  1 drivers
v0x564117d44a70_0 .net "r2b_req_id", 3 0, v0x564117d66330_0;  alias, 1 drivers
v0x564117d44b80_0 .net "r2b_start", 0 0, v0x564117d663d0_0;  alias, 1 drivers
v0x564117d44c70_0 .net "r2b_wrap", 0 0, v0x564117d65730_0;  alias, 1 drivers
v0x564117d44d60_0 .net "r2b_write", 0 0, v0x564117d66510_0;  alias, 1 drivers
v0x564117d44e50_0 .net "reset_n", 0 0, v0x564117da1010_0;  alias, 1 drivers
v0x564117d44f40_0 .net "sdr_dma_last", 0 0, L_0x564117df1ad0;  1 drivers
v0x564117d45000_0 .var "timer0", 3 0;
v0x564117d450e0_0 .net "timer0_tc", 0 0, L_0x564117defd00;  1 drivers
v0x564117d451a0_0 .var "timer0_tc_r", 1 0;
v0x564117d45280_0 .net "timer0_tc_t", 0 0, L_0x564117df0630;  1 drivers
v0x564117d45730_0 .var "tras_cntr", 3 0;
v0x564117d457d0_0 .net "tras_delay", 3 0, v0x564117d9ff20_0;  alias, 1 drivers
v0x564117d458c0_0 .net "tras_ok", 0 0, L_0x564117defdd0;  1 drivers
v0x564117d45980_0 .net "tras_ok_internal", 0 0, L_0x564117df0100;  1 drivers
v0x564117d45a40_0 .var "tras_ok_r", 1 0;
v0x564117d45b20_0 .net "trcd_delay", 3 0, v0x564117da00a0_0;  alias, 1 drivers
v0x564117d45c30_0 .net "trp_delay", 3 0, v0x564117da0160_0;  alias, 1 drivers
v0x564117d45d40_0 .net "x2b_ack", 0 0, L_0x564117def7c0;  1 drivers
v0x564117d45e00_0 .net "x2b_act_ok", 0 0, L_0x564117de3610;  alias, 1 drivers
v0x564117d45ef0_0 .var "x2b_act_ok_r", 1 0;
v0x564117d45fd0_0 .net "x2b_act_ok_t", 0 0, L_0x564117deffd0;  1 drivers
v0x564117d46090_0 .net "x2b_pre_ok", 0 0, L_0x564117def9c0;  1 drivers
v0x564117d46150_0 .var "x2b_pre_ok_r", 1 0;
v0x564117d46230_0 .net "x2b_pre_ok_t", 0 0, L_0x564117defed0;  1 drivers
v0x564117d462f0_0 .net "x2b_rdok", 0 0, L_0x564117de37b0;  alias, 1 drivers
v0x564117d463e0_0 .var "x2b_rdok_r", 0 0;
v0x564117d464a0_0 .net "x2b_rdok_t", 0 0, L_0x564117deeaa0;  1 drivers
v0x564117d46560_0 .net "x2b_refresh", 0 0, L_0x564117de3130;  alias, 1 drivers
v0x564117d46650_0 .net "x2b_wrok", 0 0, L_0x564117de3820;  alias, 1 drivers
v0x564117d46740_0 .var "x2b_wrok_r", 0 0;
v0x564117d46800_0 .net "x2b_wrok_t", 0 0, L_0x564117dee7d0;  1 drivers
v0x564117d468c0_0 .net "xfr_ok", 0 0, L_0x564117def860;  1 drivers
v0x564117d46980_0 .var "xfr_ok_r", 0 0;
v0x564117d46a40_0 .net "xfr_ok_t", 0 0, L_0x564117ded7b0;  1 drivers
E_0x564117d41ad0/0 .event edge, v0x564117d438f0_0, v0x564117d449b0_0, v0x564117d444d0_0, v0x564117bb92e0_0;
E_0x564117d41ad0/1 .event edge, v0x564117d458c0_0, v0x564117d46230_0, v0x564117d43e90_0, v0x564117d45d40_0;
E_0x564117d41ad0/2 .event edge, v0x564117d450e0_0, v0x564117d45fd0_0, v0x564117d441b0_0, v0x564117d46800_0;
E_0x564117d41ad0/3 .event edge, v0x564117d46a40_0, v0x564117d464a0_0, v0x564117d43b30_0, v0x56411769c950_0;
E_0x564117d41ad0/4 .event edge, v0x564117d43f70_0;
E_0x564117d41ad0 .event/or E_0x564117d41ad0/0, E_0x564117d41ad0/1, E_0x564117d41ad0/2, E_0x564117d41ad0/3, E_0x564117d41ad0/4;
L_0x564117defd00 .part v0x564117d451a0_0, 0, 1;
L_0x564117defdd0 .part v0x564117d45a40_0, 0, 1;
L_0x564117defed0 .part v0x564117d46150_0, 0, 1;
L_0x564117deffd0 .part v0x564117d45ef0_0, 0, 1;
L_0x564117df0100 .reduce/nor v0x564117d45730_0;
L_0x564117df0200 .cmp/eq 2, v0x564117d430d0_0, L_0x7fe5fac1d468;
L_0x564117df0380 .cmp/eq 13, v0x564117d661a0_0, v0x564117d43810_0;
L_0x564117df0470 .functor MUXZ 1, L_0x7fe5fac1d4b0, v0x564117d439d0_0, L_0x564117df0380, C4<>;
L_0x564117df0630 .reduce/nor v0x564117d45000_0;
L_0x564117df0700 .cmp/eq 2, v0x564117d430d0_0, L_0x7fe5fac1d4f8;
L_0x564117df0990 .functor MUXZ 1, L_0x7fe5fac1d540, L_0x564117def7c0, L_0x564117df0700, C4<>;
L_0x564117df0b00 .cmp/eq 2, v0x564117d430d0_0, L_0x7fe5fac1d588;
L_0x564117df0c60 .functor MUXZ 1, L_0x7fe5fac1d5d0, L_0x564117def7c0, L_0x564117df0b00, C4<>;
L_0x564117df0da0 .cmp/eq 3, v0x564117d438f0_0, L_0x7fe5fac1d618;
L_0x564117df0f40 .functor MUXZ 1, v0x564117d44030_0, v0x564117d663d0_0, L_0x564117df0da0, C4<>;
L_0x564117df1060 .cmp/eq 3, v0x564117d438f0_0, L_0x7fe5fac1d660;
L_0x564117df1260 .functor MUXZ 1, v0x564117d43cf0_0, L_0x564117dd4840, L_0x564117df1060, C4<>;
L_0x564117df1350 .cmp/eq 3, v0x564117d438f0_0, L_0x7fe5fac1d6a8;
L_0x564117df1510 .functor MUXZ 4, v0x564117d43c10_0, v0x564117d66330_0, L_0x564117df1350, C4<>;
L_0x564117df1600 .cmp/eq 3, v0x564117d438f0_0, L_0x7fe5fac1d6f0;
L_0x564117df1470 .functor MUXZ 6, v0x564117d43db0_0, L_0x564117dd43c0, L_0x564117df1600, C4<>;
L_0x564117df17d0 .cmp/eq 3, v0x564117d438f0_0, L_0x7fe5fac1d738;
L_0x564117df16d0 .functor MUXZ 1, v0x564117d440f0_0, v0x564117d65730_0, L_0x564117df17d0, C4<>;
S_0x564117d46f20 .scope module, "bank3_fsm" "sdrc_bank_fsm" 7 520, 8 49 0, S_0x564117af1ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "r2b_req"
    .port_info 3 /INPUT 4 "r2b_req_id"
    .port_info 4 /INPUT 1 "r2b_start"
    .port_info 5 /INPUT 1 "r2b_last"
    .port_info 6 /INPUT 1 "r2b_wrap"
    .port_info 7 /INPUT 13 "r2b_raddr"
    .port_info 8 /INPUT 13 "r2b_caddr"
    .port_info 9 /INPUT 6 "r2b_len"
    .port_info 10 /INPUT 1 "r2b_write"
    .port_info 11 /OUTPUT 1 "b2r_ack"
    .port_info 12 /INPUT 1 "sdr_dma_last"
    .port_info 13 /OUTPUT 1 "b2x_req"
    .port_info 14 /OUTPUT 1 "b2x_start"
    .port_info 15 /OUTPUT 1 "b2x_last"
    .port_info 16 /OUTPUT 1 "b2x_wrap"
    .port_info 17 /OUTPUT 4 "b2x_id"
    .port_info 18 /OUTPUT 13 "b2x_addr"
    .port_info 19 /OUTPUT 6 "b2x_len"
    .port_info 20 /OUTPUT 2 "b2x_cmd"
    .port_info 21 /INPUT 1 "x2b_ack"
    .port_info 22 /OUTPUT 1 "tras_ok"
    .port_info 23 /INPUT 1 "xfr_ok"
    .port_info 24 /INPUT 1 "x2b_refresh"
    .port_info 25 /INPUT 1 "x2b_pre_ok"
    .port_info 26 /INPUT 1 "x2b_act_ok"
    .port_info 27 /INPUT 1 "x2b_rdok"
    .port_info 28 /INPUT 1 "x2b_wrok"
    .port_info 29 /OUTPUT 13 "bank_row"
    .port_info 30 /INPUT 4 "tras_delay"
    .port_info 31 /INPUT 4 "trp_delay"
    .port_info 32 /INPUT 4 "trcd_delay"
P_0x564117cf7400 .param/l "SDR_BW" 0 8 95, +C4<00000000000000000000000000000010>;
P_0x564117cf7440 .param/l "SDR_DW" 0 8 94, +C4<00000000000000000000000000010000>;
L_0x564117df0bf0 .functor BUFZ 1, v0x564117d4bbb0_0, C4<0>, C4<0>, C4<0>;
L_0x564117defaf0 .functor BUFZ 1, v0x564117d4bdf0_0, C4<0>, C4<0>, C4<0>;
L_0x564117defbc0 .functor BUFZ 1, v0x564117d4b8f0_0, C4<0>, C4<0>, C4<0>;
L_0x564117df2640 .functor AND 1, L_0x564117df2530, L_0x564117df4170, C4<1>, C4<1>;
L_0x7fe5fac1d780 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d475a0_0 .net/2u *"_s18", 1 0, L_0x7fe5fac1d780;  1 drivers
v0x564117d476a0_0 .net *"_s20", 0 0, L_0x564117df2530;  1 drivers
v0x564117d47760_0 .net *"_s24", 0 0, L_0x564117df26b0;  1 drivers
L_0x7fe5fac1d7c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d47800_0 .net/2u *"_s26", 0 0, L_0x7fe5fac1d7c8;  1 drivers
L_0x7fe5fac1d810 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564117d478e0_0 .net/2u *"_s32", 1 0, L_0x7fe5fac1d810;  1 drivers
v0x564117d47a10_0 .net *"_s34", 0 0, L_0x564117df2940;  1 drivers
L_0x7fe5fac1d858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d47ad0_0 .net/2u *"_s36", 0 0, L_0x7fe5fac1d858;  1 drivers
L_0x7fe5fac1d8a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d47bb0_0 .net/2u *"_s40", 1 0, L_0x7fe5fac1d8a0;  1 drivers
v0x564117d47c90_0 .net *"_s42", 0 0, L_0x564117df2d40;  1 drivers
L_0x7fe5fac1d8e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d47d50_0 .net/2u *"_s44", 0 0, L_0x7fe5fac1d8e8;  1 drivers
L_0x7fe5fac1d930 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d47e30_0 .net/2u *"_s48", 2 0, L_0x7fe5fac1d930;  1 drivers
v0x564117d47f10_0 .net *"_s50", 0 0, L_0x564117df2fe0;  1 drivers
L_0x7fe5fac1d978 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d47fd0_0 .net/2u *"_s54", 2 0, L_0x7fe5fac1d978;  1 drivers
v0x564117d480b0_0 .net *"_s56", 0 0, L_0x564117df32a0;  1 drivers
L_0x7fe5fac1d9c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d48170_0 .net/2u *"_s60", 2 0, L_0x7fe5fac1d9c0;  1 drivers
v0x564117d48250_0 .net *"_s62", 0 0, L_0x564117df3590;  1 drivers
L_0x7fe5fac1da08 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d48310_0 .net/2u *"_s66", 2 0, L_0x7fe5fac1da08;  1 drivers
v0x564117d48500_0 .net *"_s68", 0 0, L_0x564117df3840;  1 drivers
L_0x7fe5fac1da50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d485c0_0 .net/2u *"_s72", 2 0, L_0x7fe5fac1da50;  1 drivers
v0x564117d486a0_0 .net *"_s74", 0 0, L_0x564117df3a10;  1 drivers
v0x564117d48760_0 .net "activate_bank", 0 0, L_0x564117df2640;  1 drivers
v0x564117d48820_0 .var "b2r_ack", 0 0;
v0x564117d488e0_0 .var "b2x_addr", 12 0;
v0x564117d489c0_0 .net "b2x_cmd", 1 0, v0x564117d48aa0_0;  alias, 1 drivers
v0x564117d48aa0_0 .var "b2x_cmd_r", 1 0;
v0x564117d48b80_0 .var "b2x_cmd_t", 1 0;
v0x564117d48c60_0 .net "b2x_id", 3 0, L_0x564117df3750;  alias, 1 drivers
v0x564117d48d40_0 .net "b2x_last", 0 0, L_0x564117df34a0;  1 drivers
v0x564117d48e00_0 .net "b2x_len", 5 0, L_0x564117df36b0;  alias, 1 drivers
v0x564117d48ee0_0 .var "b2x_req", 0 0;
v0x564117d48fa0_0 .net "b2x_start", 0 0, L_0x564117df3180;  1 drivers
v0x564117d49060_0 .net "b2x_wrap", 0 0, L_0x564117df3910;  1 drivers
v0x564117d49120_0 .var "bank_prech_page_closed", 0 0;
v0x564117d491e0_0 .var "bank_row", 12 0;
v0x564117d492c0_0 .var "bank_st", 2 0;
v0x564117d493a0_0 .var "bank_valid", 0 0;
v0x564117d49460_0 .net "clk", 0 0, v0x564117da0ed0_0;  alias, 1 drivers
v0x564117d49500_0 .var "l_caddr", 12 0;
v0x564117d495e0_0 .var "l_id", 3 0;
v0x564117d496c0_0 .var "l_last", 0 0;
v0x564117d49780_0 .var "l_len", 5 0;
v0x564117d49860_0 .var "l_raddr", 12 0;
v0x564117d49940_0 .var "l_sdr_dma_last", 0 0;
v0x564117d49a00_0 .var "l_start", 0 0;
v0x564117d49ac0_0 .var "l_wrap", 0 0;
v0x564117d49b80_0 .var "l_write", 0 0;
v0x564117d49c40_0 .net "ld_trcd", 0 0, L_0x564117df2ea0;  1 drivers
v0x564117d49d00_0 .net "ld_trp", 0 0, L_0x564117df2bd0;  1 drivers
v0x564117d49dc0_0 .var "next_bank_st", 2 0;
v0x564117d49ea0_0 .net "page_hit", 0 0, L_0x564117df2750;  1 drivers
v0x564117d49f60_0 .net "r2b_caddr", 12 0, v0x564117d65fa0_0;  alias, 1 drivers
v0x564117d4a020_0 .net "r2b_last", 0 0, L_0x564117dd4840;  alias, 1 drivers
v0x564117d4a0c0_0 .net "r2b_len", 5 0, L_0x564117dd43c0;  alias, 1 drivers
v0x564117d4a180_0 .net "r2b_raddr", 12 0, v0x564117d661a0_0;  alias, 1 drivers
v0x564117d4a240_0 .net "r2b_req", 0 0, L_0x564117df3c40;  1 drivers
v0x564117d4a300_0 .net "r2b_req_id", 3 0, v0x564117d66330_0;  alias, 1 drivers
v0x564117d4a3c0_0 .net "r2b_start", 0 0, v0x564117d663d0_0;  alias, 1 drivers
v0x564117d4a460_0 .net "r2b_wrap", 0 0, v0x564117d65730_0;  alias, 1 drivers
v0x564117d4a500_0 .net "r2b_write", 0 0, v0x564117d66510_0;  alias, 1 drivers
v0x564117d4a5a0_0 .net "reset_n", 0 0, v0x564117da1010_0;  alias, 1 drivers
v0x564117d4a640_0 .net "sdr_dma_last", 0 0, L_0x564117df1d50;  1 drivers
v0x564117d4a700_0 .var "timer0", 3 0;
v0x564117d4a7e0_0 .net "timer0_tc", 0 0, L_0x564117df2090;  1 drivers
v0x564117d4a8a0_0 .var "timer0_tc_r", 1 0;
v0x564117d4a980_0 .net "timer0_tc_t", 0 0, L_0x564117df2870;  1 drivers
v0x564117d4ae30_0 .var "tras_cntr", 3 0;
v0x564117d4aed0_0 .net "tras_delay", 3 0, v0x564117d9ff20_0;  alias, 1 drivers
v0x564117d4af70_0 .net "tras_ok", 0 0, L_0x564117df2160;  1 drivers
v0x564117d4b010_0 .net "tras_ok_internal", 0 0, L_0x564117df2460;  1 drivers
v0x564117d4b0b0_0 .var "tras_ok_r", 1 0;
v0x564117d4b170_0 .net "trcd_delay", 3 0, v0x564117da00a0_0;  alias, 1 drivers
v0x564117d4b230_0 .net "trp_delay", 3 0, v0x564117da0160_0;  alias, 1 drivers
v0x564117d4b2f0_0 .net "x2b_ack", 0 0, L_0x564117df4170;  1 drivers
v0x564117d4b3b0_0 .net "x2b_act_ok", 0 0, L_0x564117de3610;  alias, 1 drivers
v0x564117d4b450_0 .var "x2b_act_ok_r", 1 0;
v0x564117d4b530_0 .net "x2b_act_ok_t", 0 0, L_0x564117df2330;  1 drivers
v0x564117d4b5f0_0 .net "x2b_pre_ok", 0 0, L_0x564117df43b0;  1 drivers
v0x564117d4b6b0_0 .var "x2b_pre_ok_r", 1 0;
v0x564117d4b790_0 .net "x2b_pre_ok_t", 0 0, L_0x564117df2230;  1 drivers
v0x564117d4b850_0 .net "x2b_rdok", 0 0, L_0x564117de37b0;  alias, 1 drivers
v0x564117d4b8f0_0 .var "x2b_rdok_r", 0 0;
v0x564117d4b9b0_0 .net "x2b_rdok_t", 0 0, L_0x564117defbc0;  1 drivers
v0x564117d4ba70_0 .net "x2b_refresh", 0 0, L_0x564117de3130;  alias, 1 drivers
v0x564117d4bb10_0 .net "x2b_wrok", 0 0, L_0x564117de3820;  alias, 1 drivers
v0x564117d4bbb0_0 .var "x2b_wrok_r", 0 0;
v0x564117d4bc70_0 .net "x2b_wrok_t", 0 0, L_0x564117df0bf0;  1 drivers
v0x564117d4bd30_0 .net "xfr_ok", 0 0, L_0x564117df4310;  1 drivers
v0x564117d4bdf0_0 .var "xfr_ok_r", 0 0;
v0x564117d4beb0_0 .net "xfr_ok_t", 0 0, L_0x564117defaf0;  1 drivers
E_0x564117d474b0/0 .event edge, v0x564117d492c0_0, v0x564117d4a240_0, v0x564117d49ea0_0, v0x564117bb92e0_0;
E_0x564117d474b0/1 .event edge, v0x564117d4af70_0, v0x564117d4b790_0, v0x564117d49860_0, v0x564117d4b2f0_0;
E_0x564117d474b0/2 .event edge, v0x564117d4a7e0_0, v0x564117d4b530_0, v0x564117d49b80_0, v0x564117d4bc70_0;
E_0x564117d474b0/3 .event edge, v0x564117d4beb0_0, v0x564117d4b9b0_0, v0x564117d49500_0, v0x56411769c950_0;
E_0x564117d474b0/4 .event edge, v0x564117d49940_0;
E_0x564117d474b0 .event/or E_0x564117d474b0/0, E_0x564117d474b0/1, E_0x564117d474b0/2, E_0x564117d474b0/3, E_0x564117d474b0/4;
L_0x564117df2090 .part v0x564117d4a8a0_0, 0, 1;
L_0x564117df2160 .part v0x564117d4b0b0_0, 0, 1;
L_0x564117df2230 .part v0x564117d4b6b0_0, 0, 1;
L_0x564117df2330 .part v0x564117d4b450_0, 0, 1;
L_0x564117df2460 .reduce/nor v0x564117d4ae30_0;
L_0x564117df2530 .cmp/eq 2, v0x564117d48aa0_0, L_0x7fe5fac1d780;
L_0x564117df26b0 .cmp/eq 13, v0x564117d661a0_0, v0x564117d491e0_0;
L_0x564117df2750 .functor MUXZ 1, L_0x7fe5fac1d7c8, v0x564117d493a0_0, L_0x564117df26b0, C4<>;
L_0x564117df2870 .reduce/nor v0x564117d4a700_0;
L_0x564117df2940 .cmp/eq 2, v0x564117d48aa0_0, L_0x7fe5fac1d810;
L_0x564117df2bd0 .functor MUXZ 1, L_0x7fe5fac1d858, L_0x564117df4170, L_0x564117df2940, C4<>;
L_0x564117df2d40 .cmp/eq 2, v0x564117d48aa0_0, L_0x7fe5fac1d8a0;
L_0x564117df2ea0 .functor MUXZ 1, L_0x7fe5fac1d8e8, L_0x564117df4170, L_0x564117df2d40, C4<>;
L_0x564117df2fe0 .cmp/eq 3, v0x564117d492c0_0, L_0x7fe5fac1d930;
L_0x564117df3180 .functor MUXZ 1, v0x564117d49a00_0, v0x564117d663d0_0, L_0x564117df2fe0, C4<>;
L_0x564117df32a0 .cmp/eq 3, v0x564117d492c0_0, L_0x7fe5fac1d978;
L_0x564117df34a0 .functor MUXZ 1, v0x564117d496c0_0, L_0x564117dd4840, L_0x564117df32a0, C4<>;
L_0x564117df3590 .cmp/eq 3, v0x564117d492c0_0, L_0x7fe5fac1d9c0;
L_0x564117df3750 .functor MUXZ 4, v0x564117d495e0_0, v0x564117d66330_0, L_0x564117df3590, C4<>;
L_0x564117df3840 .cmp/eq 3, v0x564117d492c0_0, L_0x7fe5fac1da08;
L_0x564117df36b0 .functor MUXZ 6, v0x564117d49780_0, L_0x564117dd43c0, L_0x564117df3840, C4<>;
L_0x564117df3a10 .cmp/eq 3, v0x564117d492c0_0, L_0x7fe5fac1da50;
L_0x564117df3910 .functor MUXZ 1, v0x564117d49ac0_0, v0x564117d65730_0, L_0x564117df3a10, C4<>;
S_0x564117d5f9a0 .scope module, "u_bs_convert" "sdrc_bs_convert" 6 442, 9 52 0, S_0x564117ae2cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 2 "sdr_width"
    .port_info 3 /INPUT 1 "x2a_rdstart"
    .port_info 4 /INPUT 1 "x2a_wrstart"
    .port_info 5 /INPUT 1 "x2a_rdlast"
    .port_info 6 /INPUT 1 "x2a_wrlast"
    .port_info 7 /INPUT 32 "x2a_rddt"
    .port_info 8 /INPUT 1 "x2a_rdok"
    .port_info 9 /OUTPUT 32 "a2x_wrdt"
    .port_info 10 /OUTPUT 4 "a2x_wren_n"
    .port_info 11 /INPUT 1 "x2a_wrnext"
    .port_info 12 /INPUT 32 "app_wr_data"
    .port_info 13 /INPUT 4 "app_wr_en_n"
    .port_info 14 /OUTPUT 1 "app_wr_next"
    .port_info 15 /OUTPUT 1 "app_last_wr"
    .port_info 16 /OUTPUT 32 "app_rd_data"
    .port_info 17 /OUTPUT 1 "app_rd_valid"
    .port_info 18 /OUTPUT 1 "app_last_rd"
P_0x564117d5fb40 .param/l "APP_AW" 0 9 79, +C4<00000000000000000000000000011110>;
P_0x564117d5fb80 .param/l "APP_BW" 0 9 81, +C4<00000000000000000000000000000100>;
P_0x564117d5fbc0 .param/l "APP_DW" 0 9 80, +C4<00000000000000000000000000100000>;
P_0x564117d5fc00 .param/l "SDR_BW" 0 9 84, +C4<00000000000000000000000000000100>;
P_0x564117d5fc40 .param/l "SDR_DW" 0 9 83, +C4<00000000000000000000000000100000>;
L_0x564117e04380 .functor BUFZ 1, L_0x564117e02b80, C4<0>, C4<0>, C4<0>;
L_0x564117e04480 .functor BUFZ 1, L_0x564117e02500, C4<0>, C4<0>, C4<0>;
v0x564117d60080_0 .var "a2x_wrdt", 31 0;
v0x564117d60120_0 .var "a2x_wren_n", 3 0;
v0x564117d601c0_0 .net "app_last_rd", 0 0, L_0x564117e04480;  alias, 1 drivers
v0x564117d60280_0 .net "app_last_wr", 0 0, L_0x564117e04380;  alias, 1 drivers
v0x564117d60340_0 .var "app_rd_data", 31 0;
v0x564117d60420_0 .var "app_rd_valid", 0 0;
v0x564117d604e0_0 .net "app_wr_data", 31 0, L_0x564117dce730;  alias, 1 drivers
v0x564117d605c0_0 .net "app_wr_en_n", 3 0, L_0x564117dce880;  alias, 1 drivers
v0x564117d606a0_0 .var "app_wr_next", 0 0;
v0x564117d60760_0 .net "clk", 0 0, v0x564117da0ed0_0;  alias, 1 drivers
v0x564117d60800_0 .var "rd_xfr_count", 1 0;
v0x564117d608e0_0 .net "reset_n", 0 0, v0x564117da1010_0;  alias, 1 drivers
v0x564117d60980_0 .var "saved_rd_data", 23 0;
v0x564117d60a60_0 .net "sdr_width", 1 0, v0x564117da02e0_0;  alias, 1 drivers
v0x564117d60b40_0 .var "wr_xfr_count", 1 0;
v0x564117d60c20_0 .net "x2a_rddt", 31 0, L_0x564117e02e80;  alias, 1 drivers
v0x564117d60d00_0 .net "x2a_rdlast", 0 0, L_0x564117e02500;  alias, 1 drivers
v0x564117d60dc0_0 .net "x2a_rdok", 0 0, L_0x564117e02c40;  alias, 1 drivers
v0x564117d60e80_0 .net "x2a_rdstart", 0 0, L_0x564117e02980;  alias, 1 drivers
v0x564117d60f40_0 .net "x2a_wrlast", 0 0, L_0x564117e02b80;  alias, 1 drivers
v0x564117d61000_0 .net "x2a_wrnext", 0 0, L_0x564117e02ef0;  alias, 1 drivers
v0x564117d610c0_0 .net "x2a_wrstart", 0 0, L_0x564117e029f0;  alias, 1 drivers
E_0x564117d45870/0 .event edge, v0x564117d60a60_0, v0x564117d604e0_0, v0x564117d605c0_0, v0x564117d61000_0;
E_0x564117d45870/1 .event edge, v0x564117d60c20_0, v0x564117d60dc0_0, v0x564117d60b40_0, v0x564117d60800_0;
E_0x564117d45870/2 .event edge, v0x564117d60980_0;
E_0x564117d45870 .event/or E_0x564117d45870/0, E_0x564117d45870/1, E_0x564117d45870/2;
S_0x564117d61480 .scope module, "u_req_gen" "sdrc_req_gen" 6 271, 10 79 0, S_0x564117ae2cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 2 "cfg_colbits"
    .port_info 3 /INPUT 2 "sdr_width"
    .port_info 4 /INPUT 1 "req"
    .port_info 5 /INPUT 4 "req_id"
    .port_info 6 /INPUT 26 "req_addr"
    .port_info 7 /INPUT 9 "req_len"
    .port_info 8 /INPUT 1 "req_wrap"
    .port_info 9 /INPUT 1 "req_wr_n"
    .port_info 10 /OUTPUT 1 "req_ack"
    .port_info 11 /OUTPUT 1 "r2x_idle"
    .port_info 12 /OUTPUT 1 "r2b_req"
    .port_info 13 /OUTPUT 4 "r2b_req_id"
    .port_info 14 /OUTPUT 1 "r2b_start"
    .port_info 15 /OUTPUT 1 "r2b_last"
    .port_info 16 /OUTPUT 1 "r2b_wrap"
    .port_info 17 /OUTPUT 2 "r2b_ba"
    .port_info 18 /OUTPUT 13 "r2b_raddr"
    .port_info 19 /OUTPUT 13 "r2b_caddr"
    .port_info 20 /OUTPUT 6 "r2b_len"
    .port_info 21 /OUTPUT 1 "r2b_write"
    .port_info 22 /INPUT 1 "b2r_ack"
    .port_info 23 /INPUT 1 "b2r_arb_ok"
P_0x564117d61600 .param/l "APP_AW" 0 10 111, +C4<00000000000000000000000000011010>;
P_0x564117d61640 .param/l "APP_BW" 0 10 113, +C4<00000000000000000000000000000100>;
P_0x564117d61680 .param/l "APP_DW" 0 10 112, +C4<00000000000000000000000000100000>;
P_0x564117d616c0 .param/l "APP_RW" 0 10 114, +C4<00000000000000000000000000001001>;
P_0x564117d61700 .param/l "SDR_BW" 0 10 117, +C4<00000000000000000000000000000100>;
P_0x564117d61740 .param/l "SDR_DW" 0 10 116, +C4<00000000000000000000000000100000>;
L_0x564117dd2780 .functor NOT 1, v0x564117d65730_0, C4<0>, C4<0>, C4<0>;
L_0x564117dd4a50 .functor AND 1, v0x564117d663d0_0, L_0x564117dd4960, C4<1>, C4<1>;
L_0x564117dd4840 .functor OR 1, L_0x564117dd4a50, L_0x564117dd4c20, C4<0>, C4<0>;
L_0x7fe5fac1b2a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564117d5fe10_0 .net/2u *"_s0", 1 0, L_0x7fe5fac1b2a8;  1 drivers
v0x564117d61de0_0 .net *"_s10", 11 0, L_0x564117dd1b90;  1 drivers
v0x564117d61ec0_0 .net *"_s100", 12 0, L_0x564117dd4180;  1 drivers
v0x564117d61fb0_0 .net *"_s106", 25 0, L_0x564117dd4660;  1 drivers
L_0x7fe5fac1b848 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d62090_0 .net *"_s109", 19 0, L_0x7fe5fac1b848;  1 drivers
v0x564117d62170_0 .net *"_s115", 0 0, L_0x564117dd4960;  1 drivers
v0x564117d62230_0 .net *"_s116", 0 0, L_0x564117dd4a50;  1 drivers
L_0x7fe5fac1b890 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x564117d62310_0 .net/2u *"_s118", 1 0, L_0x7fe5fac1b890;  1 drivers
v0x564117d623f0_0 .net *"_s12", 12 0, L_0x564117dd1d00;  1 drivers
v0x564117d624d0_0 .net *"_s120", 0 0, L_0x564117dd4c20;  1 drivers
v0x564117d62590_0 .net *"_s124", 26 0, L_0x564117dd4ea0;  1 drivers
L_0x7fe5fac1b8d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d62670_0 .net *"_s127", 0 0, L_0x7fe5fac1b8d8;  1 drivers
v0x564117d62750_0 .net *"_s128", 26 0, L_0x564117dd4fe0;  1 drivers
L_0x7fe5fac1b920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d62830_0 .net *"_s131", 0 0, L_0x7fe5fac1b920;  1 drivers
v0x564117d62910_0 .net *"_s132", 26 0, L_0x564117dd5260;  1 drivers
v0x564117d629f0_0 .net *"_s134", 26 0, L_0x564117dd53a0;  1 drivers
L_0x7fe5fac1b380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d62ad0_0 .net *"_s15", 0 0, L_0x7fe5fac1b380;  1 drivers
v0x564117d62cc0_0 .net *"_s16", 12 0, L_0x564117dd1e70;  1 drivers
L_0x7fe5fac1b3c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d62da0_0 .net/2u *"_s18", 1 0, L_0x7fe5fac1b3c8;  1 drivers
v0x564117d62e80_0 .net *"_s2", 0 0, L_0x564117dd1930;  1 drivers
v0x564117d62f40_0 .net *"_s20", 0 0, L_0x564117dd2020;  1 drivers
L_0x7fe5fac1b410 .functor BUFT 1, C4<0001000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d63000_0 .net/2u *"_s22", 12 0, L_0x7fe5fac1b410;  1 drivers
L_0x7fe5fac1b458 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d630e0_0 .net/2u *"_s24", 2 0, L_0x7fe5fac1b458;  1 drivers
v0x564117d631c0_0 .net *"_s27", 8 0, L_0x564117dd2110;  1 drivers
v0x564117d632a0_0 .net *"_s28", 11 0, L_0x564117dd2200;  1 drivers
v0x564117d63380_0 .net *"_s30", 12 0, L_0x564117dd2390;  1 drivers
L_0x7fe5fac1b4a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d63460_0 .net *"_s33", 0 0, L_0x7fe5fac1b4a0;  1 drivers
v0x564117d63540_0 .net *"_s34", 12 0, L_0x564117dd24d0;  1 drivers
L_0x7fe5fac1b4e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x564117d63620_0 .net/2u *"_s36", 1 0, L_0x7fe5fac1b4e8;  1 drivers
v0x564117d63700_0 .net *"_s38", 0 0, L_0x564117dd2610;  1 drivers
L_0x7fe5fac1b2f0 .functor BUFT 1, C4<0000100000000>, C4<0>, C4<0>, C4<0>;
v0x564117d637c0_0 .net/2u *"_s4", 12 0, L_0x7fe5fac1b2f0;  1 drivers
L_0x7fe5fac1b530 .functor BUFT 1, C4<0010000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d638a0_0 .net/2u *"_s40", 12 0, L_0x7fe5fac1b530;  1 drivers
L_0x7fe5fac1b578 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564117d63980_0 .net/2u *"_s42", 1 0, L_0x7fe5fac1b578;  1 drivers
v0x564117d63a60_0 .net *"_s45", 9 0, L_0x564117dd26b0;  1 drivers
v0x564117d63b40_0 .net *"_s46", 11 0, L_0x564117dd27f0;  1 drivers
v0x564117d63c20_0 .net *"_s48", 12 0, L_0x564117dd2960;  1 drivers
L_0x7fe5fac1b5c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d63d00_0 .net *"_s51", 0 0, L_0x7fe5fac1b5c0;  1 drivers
v0x564117d63de0_0 .net *"_s52", 12 0, L_0x564117dd2aa0;  1 drivers
L_0x7fe5fac1b608 .functor BUFT 1, C4<0100000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d63ec0_0 .net/2u *"_s54", 12 0, L_0x7fe5fac1b608;  1 drivers
L_0x7fe5fac1b650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d63fa0_0 .net/2u *"_s56", 0 0, L_0x7fe5fac1b650;  1 drivers
v0x564117d64080_0 .net *"_s59", 10 0, L_0x564117dd2be0;  1 drivers
L_0x7fe5fac1b338 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x564117d64160_0 .net/2u *"_s6", 3 0, L_0x7fe5fac1b338;  1 drivers
v0x564117d64240_0 .net *"_s60", 11 0, L_0x564117dd2da0;  1 drivers
v0x564117d64320_0 .net *"_s62", 12 0, L_0x564117dd2ec0;  1 drivers
L_0x7fe5fac1b698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d64400_0 .net *"_s65", 0 0, L_0x7fe5fac1b698;  1 drivers
v0x564117d644e0_0 .net *"_s66", 12 0, L_0x564117dd30a0;  1 drivers
v0x564117d645c0_0 .net *"_s68", 12 0, L_0x564117dd31e0;  1 drivers
v0x564117d646a0_0 .net *"_s70", 12 0, L_0x564117dd2fb0;  1 drivers
L_0x7fe5fac1b6e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d64780_0 .net/2u *"_s74", 0 0, L_0x7fe5fac1b6e0;  1 drivers
v0x564117d64860_0 .net *"_s76", 9 0, L_0x564117dd36c0;  1 drivers
v0x564117d64940_0 .net *"_s78", 12 0, L_0x564117dd37b0;  1 drivers
L_0x7fe5fac1b728 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564117d64a20_0 .net *"_s81", 2 0, L_0x7fe5fac1b728;  1 drivers
v0x564117d64b00_0 .net *"_s82", 0 0, L_0x564117dd39c0;  1 drivers
v0x564117d64bc0_0 .net *"_s84", 0 0, L_0x564117dd2780;  1 drivers
L_0x7fe5fac1b770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d64ca0_0 .net/2u *"_s86", 0 0, L_0x7fe5fac1b770;  1 drivers
v0x564117d64d80_0 .net *"_s9", 7 0, L_0x564117dd1a90;  1 drivers
v0x564117d64e60_0 .net *"_s90", 12 0, L_0x564117dd3d70;  1 drivers
L_0x7fe5fac1b7b8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x564117d64f40_0 .net *"_s93", 6 0, L_0x7fe5fac1b7b8;  1 drivers
v0x564117d65020_0 .net *"_s94", 12 0, L_0x564117dd3e60;  1 drivers
v0x564117d65100_0 .net *"_s96", 12 0, L_0x564117dd4040;  1 drivers
L_0x7fe5fac1b800 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x564117d651e0_0 .net *"_s99", 6 0, L_0x7fe5fac1b800;  1 drivers
v0x564117d652c0_0 .net "b2r_ack", 0 0, L_0x564117dd68e0;  alias, 1 drivers
v0x564117d65360_0 .net "b2r_arb_ok", 0 0, L_0x564117dd6980;  alias, 1 drivers
v0x564117d65430_0 .net "cfg_colbits", 1 0, v0x564117d9f9d0_0;  alias, 1 drivers
v0x564117d654d0_0 .net "clk", 0 0, v0x564117da0ed0_0;  alias, 1 drivers
v0x564117d65570_0 .var "curr_sdr_addr", 25 0;
v0x564117d65650_0 .var "lcl_req_len", 5 0;
v0x564117d65730_0 .var "lcl_wrap", 0 0;
v0x564117d657f0_0 .net "map_address", 25 0, L_0x564117dd55e0;  1 drivers
v0x564117d658d0_0 .net "max_r2b_len", 12 0, L_0x564117dd3510;  1 drivers
v0x564117d659b0_0 .var "max_r2b_len_r", 12 0;
v0x564117d65a90_0 .net "next_req_len", 5 0, L_0x564117dd44b0;  1 drivers
v0x564117d65b70_0 .var "next_req_st", 1 0;
v0x564117d65c50_0 .net "next_sdr_addr", 25 0, L_0x564117dd4750;  1 drivers
v0x564117d65d30_0 .net "page_ovflw", 0 0, L_0x564117dd3b00;  1 drivers
v0x564117d65df0_0 .var "page_ovflw_r", 0 0;
v0x564117d65eb0_0 .var "r2b_ba", 1 0;
v0x564117d65fa0_0 .var "r2b_caddr", 12 0;
v0x564117d66040_0 .net "r2b_last", 0 0, L_0x564117dd4840;  alias, 1 drivers
v0x564117d660e0_0 .net "r2b_len", 5 0, L_0x564117dd43c0;  alias, 1 drivers
v0x564117d661a0_0 .var "r2b_raddr", 12 0;
v0x564117d66260_0 .var "r2b_req", 0 0;
v0x564117d66330_0 .var "r2b_req_id", 3 0;
v0x564117d663d0_0 .var "r2b_start", 0 0;
v0x564117d66470_0 .net "r2b_wrap", 0 0, v0x564117d65730_0;  alias, 1 drivers
v0x564117d66510_0 .var "r2b_write", 0 0;
v0x564117d665b0_0 .var "r2x_idle", 0 0;
v0x564117d66670_0 .net "req", 0 0, L_0x564117db9620;  alias, 1 drivers
v0x564117d66740_0 .var "req_ack", 0 0;
v0x564117d667e0_0 .net "req_addr", 25 0, L_0x564117dcbfa0;  alias, 1 drivers
v0x564117d668c0_0 .var "req_addr_int", 26 0;
L_0x7fe5fac1b968 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x564117d669a0_0 .net "req_id", 3 0, L_0x7fe5fac1b968;  1 drivers
v0x564117d66a80_0 .var "req_idle", 0 0;
v0x564117d66b40_0 .var "req_ld", 0 0;
v0x564117d66c00_0 .net "req_len", 8 0, L_0x564117dcbdc0;  alias, 1 drivers
v0x564117d66ce0_0 .var "req_len_int", 8 0;
v0x564117d66dc0_0 .var "req_st", 1 0;
v0x564117d66ea0_0 .net "req_wr_n", 0 0, L_0x564117dcbe60;  alias, 1 drivers
v0x564117d66f60_0 .net "req_wrap", 0 0, L_0x7fe5fac1e9c8;  alias, 1 drivers
v0x564117d67020_0 .net "reset_n", 0 0, v0x564117da1010_0;  alias, 1 drivers
v0x564117d670c0_0 .net "sdr_width", 1 0, v0x564117da02e0_0;  alias, 1 drivers
E_0x564117d61cb0/0 .event edge, v0x564117d66dc0_0, v0x564117d5e4d0_0, v0x564117d5a970_0, v0x564117d5a8b0_0;
E_0x564117d61cb0/1 .event edge, v0x564117d65df0_0;
E_0x564117d61cb0 .event/or E_0x564117d61cb0/0, E_0x564117d61cb0/1;
E_0x564117d61d20 .event edge, v0x564117d60a60_0, v0x564117d667e0_0, v0x564117d66c00_0;
L_0x564117dd1930 .cmp/eq 2, v0x564117d9f9d0_0, L_0x7fe5fac1b2a8;
L_0x564117dd1a90 .part v0x564117d668c0_0, 0, 8;
L_0x564117dd1b90 .concat [ 8 4 0 0], L_0x564117dd1a90, L_0x7fe5fac1b338;
L_0x564117dd1d00 .concat [ 12 1 0 0], L_0x564117dd1b90, L_0x7fe5fac1b380;
L_0x564117dd1e70 .arith/sub 13, L_0x7fe5fac1b2f0, L_0x564117dd1d00;
L_0x564117dd2020 .cmp/eq 2, v0x564117d9f9d0_0, L_0x7fe5fac1b3c8;
L_0x564117dd2110 .part v0x564117d668c0_0, 0, 9;
L_0x564117dd2200 .concat [ 9 3 0 0], L_0x564117dd2110, L_0x7fe5fac1b458;
L_0x564117dd2390 .concat [ 12 1 0 0], L_0x564117dd2200, L_0x7fe5fac1b4a0;
L_0x564117dd24d0 .arith/sub 13, L_0x7fe5fac1b410, L_0x564117dd2390;
L_0x564117dd2610 .cmp/eq 2, v0x564117d9f9d0_0, L_0x7fe5fac1b4e8;
L_0x564117dd26b0 .part v0x564117d668c0_0, 0, 10;
L_0x564117dd27f0 .concat [ 10 2 0 0], L_0x564117dd26b0, L_0x7fe5fac1b578;
L_0x564117dd2960 .concat [ 12 1 0 0], L_0x564117dd27f0, L_0x7fe5fac1b5c0;
L_0x564117dd2aa0 .arith/sub 13, L_0x7fe5fac1b530, L_0x564117dd2960;
L_0x564117dd2be0 .part v0x564117d668c0_0, 0, 11;
L_0x564117dd2da0 .concat [ 11 1 0 0], L_0x564117dd2be0, L_0x7fe5fac1b650;
L_0x564117dd2ec0 .concat [ 12 1 0 0], L_0x564117dd2da0, L_0x7fe5fac1b698;
L_0x564117dd30a0 .arith/sub 13, L_0x7fe5fac1b608, L_0x564117dd2ec0;
L_0x564117dd31e0 .functor MUXZ 13, L_0x564117dd30a0, L_0x564117dd2aa0, L_0x564117dd2610, C4<>;
L_0x564117dd2fb0 .functor MUXZ 13, L_0x564117dd31e0, L_0x564117dd24d0, L_0x564117dd2020, C4<>;
L_0x564117dd3510 .functor MUXZ 13, L_0x564117dd2fb0, L_0x564117dd1e70, L_0x564117dd1930, C4<>;
L_0x564117dd36c0 .concat [ 9 1 0 0], v0x564117d66ce0_0, L_0x7fe5fac1b6e0;
L_0x564117dd37b0 .concat [ 10 3 0 0], L_0x564117dd36c0, L_0x7fe5fac1b728;
L_0x564117dd39c0 .cmp/gt 13, L_0x564117dd37b0, L_0x564117dd3510;
L_0x564117dd3b00 .functor MUXZ 1, L_0x7fe5fac1b770, L_0x564117dd2780, L_0x564117dd39c0, C4<>;
L_0x564117dd3d70 .concat [ 6 7 0 0], v0x564117d65650_0, L_0x7fe5fac1b7b8;
L_0x564117dd3e60 .functor MUXZ 13, L_0x564117dd3d70, v0x564117d659b0_0, v0x564117d65df0_0, C4<>;
L_0x564117dd4040 .concat [ 6 7 0 0], v0x564117d65650_0, L_0x7fe5fac1b800;
L_0x564117dd4180 .functor MUXZ 13, L_0x564117dd4040, L_0x564117dd3e60, v0x564117d663d0_0, C4<>;
L_0x564117dd43c0 .part L_0x564117dd4180, 0, 6;
L_0x564117dd44b0 .arith/sub 6, v0x564117d65650_0, L_0x564117dd43c0;
L_0x564117dd4660 .concat [ 6 20 0 0], L_0x564117dd43c0, L_0x7fe5fac1b848;
L_0x564117dd4750 .arith/sum 26, v0x564117d65570_0, L_0x564117dd4660;
L_0x564117dd4960 .reduce/nor v0x564117d65df0_0;
L_0x564117dd4c20 .cmp/eq 2, v0x564117d66dc0_0, L_0x7fe5fac1b890;
L_0x564117dd4ea0 .concat [ 26 1 0 0], L_0x564117dd4750, L_0x7fe5fac1b8d8;
L_0x564117dd4fe0 .concat [ 26 1 0 0], v0x564117d65570_0, L_0x7fe5fac1b920;
L_0x564117dd5260 .functor MUXZ 27, L_0x564117dd4fe0, L_0x564117dd4ea0, v0x564117d66b40_0, C4<>;
L_0x564117dd53a0 .functor MUXZ 27, L_0x564117dd5260, v0x564117d668c0_0, v0x564117d66740_0, C4<>;
L_0x564117dd55e0 .part L_0x564117dd53a0, 0, 26;
S_0x564117d67490 .scope module, "u_xfr_ctl" "sdrc_xfr_ctl" 6 367, 11 66 0, S_0x564117ae2cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "r2x_idle"
    .port_info 3 /INPUT 1 "b2x_idle"
    .port_info 4 /INPUT 1 "b2x_req"
    .port_info 5 /INPUT 1 "b2x_start"
    .port_info 6 /INPUT 1 "b2x_last"
    .port_info 7 /INPUT 4 "b2x_id"
    .port_info 8 /INPUT 2 "b2x_ba"
    .port_info 9 /INPUT 13 "b2x_addr"
    .port_info 10 /INPUT 6 "b2x_len"
    .port_info 11 /INPUT 2 "b2x_cmd"
    .port_info 12 /INPUT 1 "b2x_wrap"
    .port_info 13 /OUTPUT 1 "x2b_ack"
    .port_info 14 /INPUT 1 "b2x_tras_ok"
    .port_info 15 /OUTPUT 1 "x2b_refresh"
    .port_info 16 /OUTPUT 4 "x2b_pre_ok"
    .port_info 17 /OUTPUT 1 "x2b_act_ok"
    .port_info 18 /OUTPUT 1 "x2b_rdok"
    .port_info 19 /OUTPUT 1 "x2b_wrok"
    .port_info 20 /OUTPUT 1 "sdr_cs_n"
    .port_info 21 /OUTPUT 1 "sdr_cke"
    .port_info 22 /OUTPUT 1 "sdr_ras_n"
    .port_info 23 /OUTPUT 1 "sdr_cas_n"
    .port_info 24 /OUTPUT 1 "sdr_we_n"
    .port_info 25 /OUTPUT 4 "sdr_dqm"
    .port_info 26 /OUTPUT 2 "sdr_ba"
    .port_info 27 /OUTPUT 13 "sdr_addr"
    .port_info 28 /INPUT 32 "sdr_din"
    .port_info 29 /OUTPUT 32 "sdr_dout"
    .port_info 30 /OUTPUT 4 "sdr_den_n"
    .port_info 31 /OUTPUT 1 "x2a_rdstart"
    .port_info 32 /OUTPUT 1 "x2a_wrstart"
    .port_info 33 /OUTPUT 1 "x2a_rdlast"
    .port_info 34 /OUTPUT 1 "x2a_wrlast"
    .port_info 35 /OUTPUT 4 "x2a_id"
    .port_info 36 /INPUT 32 "a2x_wrdt"
    .port_info 37 /INPUT 4 "a2x_wren_n"
    .port_info 38 /OUTPUT 1 "x2a_wrnext"
    .port_info 39 /OUTPUT 32 "x2a_rddt"
    .port_info 40 /OUTPUT 1 "x2a_rdok"
    .port_info 41 /OUTPUT 1 "sdr_init_done"
    .port_info 42 /INPUT 1 "sdram_enable"
    .port_info 43 /INPUT 13 "sdram_mode_reg"
    .port_info 44 /OUTPUT 2 "xfr_bank_sel"
    .port_info 45 /INPUT 3 "cas_latency"
    .port_info 46 /INPUT 4 "trp_delay"
    .port_info 47 /INPUT 4 "trcar_delay"
    .port_info 48 /INPUT 4 "twr_delay"
    .port_info 49 /INPUT 12 "rfsh_time"
    .port_info 50 /INPUT 3 "rfsh_rmax"
P_0x564117d5fc90 .param/l "SDR_BW" 0 11 133, +C4<00000000000000000000000000000100>;
P_0x564117d5fcd0 .param/l "SDR_DW" 0 11 132, +C4<00000000000000000000000000100000>;
L_0x564117df6530 .functor AND 1, L_0x564117df5c40, L_0x564117df6ad0, C4<1>, C4<1>;
L_0x564117df2e30 .functor BUFZ 1, v0x564117d74320_0, C4<0>, C4<0>, C4<0>;
L_0x564117df7340 .functor BUFZ 1, v0x564117d74260_0, C4<0>, C4<0>, C4<0>;
L_0x564117df74c0 .functor OR 1, L_0x564117df5740, L_0x564117df59c0, C4<0>, C4<0>;
L_0x564117df75d0 .functor AND 1, v0x564117d74260_0, L_0x564117df74c0, C4<1>, C4<1>;
L_0x564117df7840 .functor OR 1, v0x564117d74a60_0, L_0x564117df8be0, C4<0>, C4<0>;
L_0x564117dfec90 .functor AND 1, L_0x564117df75d0, L_0x564117df5740, C4<1>, C4<1>;
L_0x564117dff230 .functor AND 1, L_0x564117dfec90, L_0x564117dde930, C4<1>, C4<1>;
L_0x564117dff380 .functor AND 1, L_0x564117df75d0, L_0x564117df59c0, C4<1>, C4<1>;
L_0x564117dff3f0 .functor AND 1, L_0x564117dff380, L_0x564117dde930, C4<1>, C4<1>;
L_0x564117dff460 .functor AND 1, v0x564117d72e60_0, L_0x564117de3890, C4<1>, C4<1>;
L_0x564117dff8e0 .functor AND 1, L_0x564117dff460, L_0x564117dff570, C4<1>, C4<1>;
L_0x564117dfff10 .functor AND 1, L_0x564117de3890, L_0x564117dffb90, C4<1>, C4<1>;
L_0x564117e00aa0 .functor NOT 1, v0x564117d70040_0, C4<0>, C4<0>, C4<0>;
L_0x564117dff9f0 .functor NOT 1, v0x564117d71270_0, C4<0>, C4<0>, C4<0>;
L_0x564117de3610 .functor AND 1, L_0x564117e00aa0, L_0x564117dff9f0, C4<1>, C4<1>;
L_0x564117de37b0 .functor BUFZ 1, v0x564117d730a0_0, C4<0>, C4<0>, C4<0>;
L_0x564117de3820 .functor BUFZ 1, v0x564117d74be0_0, C4<0>, C4<0>, C4<0>;
L_0x564117e02130 .functor BUFZ 1, v0x564117d70e90_0, C4<0>, C4<0>, C4<0>;
L_0x564117e021a0 .functor BUFZ 1, v0x564117d70e90_0, C4<0>, C4<0>, C4<0>;
L_0x564117e02210 .functor BUFZ 1, v0x564117d70e90_0, C4<0>, C4<0>, C4<0>;
L_0x564117e02440 .functor BUFZ 1, v0x564117d70e90_0, C4<0>, C4<0>, C4<0>;
L_0x564117e02980 .functor BUFZ 1, L_0x564117dfbc60, C4<0>, C4<0>, C4<0>;
L_0x564117e029f0 .functor BUFZ 1, L_0x564117dff3f0, C4<0>, C4<0>, C4<0>;
L_0x564117e02500 .functor BUFZ 1, L_0x564117dfa370, C4<0>, C4<0>, C4<0>;
L_0x564117e02b80 .functor BUFZ 1, L_0x564117dfff10, C4<0>, C4<0>, C4<0>;
L_0x564117e02e80 .functor BUFZ 32, v0x564117d78f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x564117e02ef0 .functor BUFZ 1, v0x564117d74a60_0, C4<0>, C4<0>, C4<0>;
L_0x564117e02c40 .functor BUFZ 1, L_0x564117df8be0, C4<0>, C4<0>, C4<0>;
L_0x564117e04110 .functor AND 1, v0x564117d70e90_0, L_0x564117dd56d0, C4<1>, C4<1>;
L_0x564117e04310 .functor BUFZ 2, v0x564117d717d0_0, C4<00>, C4<00>, C4<00>;
L_0x7fe5fac1dc48 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x564117d67de0_0 .net/2u *"_s0", 1 0, L_0x7fe5fac1dc48;  1 drivers
L_0x7fe5fac1dd20 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x564117d67ee0_0 .net/2u *"_s10", 1 0, L_0x7fe5fac1dd20;  1 drivers
v0x564117d67fc0_0 .net *"_s100", 5 0, L_0x564117df78b0;  1 drivers
L_0x7fe5fac1e278 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x564117d680b0_0 .net/2u *"_s104", 2 0, L_0x7fe5fac1e278;  1 drivers
v0x564117d68190_0 .net *"_s106", 0 0, L_0x564117df7ac0;  1 drivers
v0x564117d68250_0 .net *"_s109", 0 0, L_0x564117df7950;  1 drivers
L_0x7fe5fac1e2c0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x564117d68330_0 .net/2u *"_s110", 2 0, L_0x7fe5fac1e2c0;  1 drivers
v0x564117d68410_0 .net *"_s112", 0 0, L_0x564117df7cd0;  1 drivers
v0x564117d684d0_0 .net *"_s115", 0 0, L_0x564117df7bf0;  1 drivers
L_0x7fe5fac1e308 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x564117d685b0_0 .net/2u *"_s116", 2 0, L_0x7fe5fac1e308;  1 drivers
v0x564117d68690_0 .net *"_s118", 0 0, L_0x564117df7f00;  1 drivers
v0x564117d68750_0 .net *"_s12", 0 0, L_0x564117df58d0;  1 drivers
v0x564117d68810_0 .net *"_s121", 0 0, L_0x564117df80f0;  1 drivers
L_0x7fe5fac1e350 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x564117d688f0_0 .net/2u *"_s122", 2 0, L_0x7fe5fac1e350;  1 drivers
v0x564117d689d0_0 .net *"_s124", 0 0, L_0x564117df81c0;  1 drivers
v0x564117d68a90_0 .net *"_s127", 0 0, L_0x564117df83f0;  1 drivers
v0x564117d68b70_0 .net *"_s129", 0 0, L_0x564117df8520;  1 drivers
v0x564117d68c50_0 .net *"_s130", 0 0, L_0x564117df8710;  1 drivers
v0x564117d68d30_0 .net *"_s132", 0 0, L_0x564117df8880;  1 drivers
v0x564117d68e10_0 .net *"_s134", 0 0, L_0x564117df8a50;  1 drivers
L_0x7fe5fac1e398 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x564117d68ef0_0 .net/2u *"_s138", 2 0, L_0x7fe5fac1e398;  1 drivers
L_0x7fe5fac1dd68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d68fd0_0 .net/2u *"_s14", 0 0, L_0x7fe5fac1dd68;  1 drivers
v0x564117d690b0_0 .net *"_s140", 0 0, L_0x564117df8eb0;  1 drivers
v0x564117d69170_0 .net *"_s143", 0 0, L_0x564117df8fa0;  1 drivers
L_0x7fe5fac1e3e0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x564117d69250_0 .net/2u *"_s144", 2 0, L_0x7fe5fac1e3e0;  1 drivers
v0x564117d69330_0 .net *"_s146", 0 0, L_0x564117df9190;  1 drivers
v0x564117d693f0_0 .net *"_s149", 0 0, L_0x564117df9280;  1 drivers
L_0x7fe5fac1e428 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x564117d694d0_0 .net/2u *"_s150", 2 0, L_0x7fe5fac1e428;  1 drivers
v0x564117d695b0_0 .net *"_s152", 0 0, L_0x564117df94d0;  1 drivers
v0x564117d69670_0 .net *"_s155", 0 0, L_0x564117df95c0;  1 drivers
L_0x7fe5fac1e470 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x564117d69750_0 .net/2u *"_s156", 2 0, L_0x7fe5fac1e470;  1 drivers
v0x564117d69830_0 .net *"_s158", 0 0, L_0x564117df97d0;  1 drivers
L_0x7fe5fac1ddb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d698f0_0 .net/2u *"_s16", 0 0, L_0x7fe5fac1ddb0;  1 drivers
v0x564117d699d0_0 .net *"_s161", 0 0, L_0x564117df98c0;  1 drivers
v0x564117d69ab0_0 .net *"_s163", 0 0, L_0x564117df9ae0;  1 drivers
v0x564117d69b90_0 .net *"_s164", 0 0, L_0x564117df9bb0;  1 drivers
v0x564117d69c70_0 .net *"_s166", 0 0, L_0x564117df9eb0;  1 drivers
v0x564117d69d50_0 .net *"_s168", 0 0, L_0x564117dfa040;  1 drivers
L_0x7fe5fac1e4b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x564117d69e30_0 .net/2u *"_s172", 2 0, L_0x7fe5fac1e4b8;  1 drivers
v0x564117d69f10_0 .net *"_s174", 0 0, L_0x564117dfa500;  1 drivers
v0x564117d69fd0_0 .net *"_s177", 0 0, L_0x564117dfa7a0;  1 drivers
L_0x7fe5fac1e500 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x564117d6a0b0_0 .net/2u *"_s178", 2 0, L_0x7fe5fac1e500;  1 drivers
v0x564117d6a190_0 .net *"_s180", 0 0, L_0x564117dfa840;  1 drivers
v0x564117d6a250_0 .net *"_s183", 0 0, L_0x564117dfaaf0;  1 drivers
L_0x7fe5fac1e548 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x564117d6a330_0 .net/2u *"_s184", 2 0, L_0x7fe5fac1e548;  1 drivers
v0x564117d6a410_0 .net *"_s186", 0 0, L_0x564117dfabe0;  1 drivers
v0x564117d6a4d0_0 .net *"_s189", 0 0, L_0x564117dfaea0;  1 drivers
L_0x7fe5fac1e590 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x564117d6a5b0_0 .net/2u *"_s190", 2 0, L_0x7fe5fac1e590;  1 drivers
v0x564117d6a690_0 .net *"_s192", 0 0, L_0x564117dfaf40;  1 drivers
v0x564117d6a750_0 .net *"_s195", 0 0, L_0x564117dfb210;  1 drivers
v0x564117d6a830_0 .net *"_s197", 0 0, L_0x564117dfb340;  1 drivers
v0x564117d6a910_0 .net *"_s198", 0 0, L_0x564117dfb5d0;  1 drivers
v0x564117d6a9f0_0 .net *"_s2", 0 0, L_0x564117df5650;  1 drivers
L_0x7fe5fac1ddf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564117d6aab0_0 .net/2u *"_s20", 1 0, L_0x7fe5fac1ddf8;  1 drivers
v0x564117d6ab90_0 .net *"_s200", 0 0, L_0x564117dfb740;  1 drivers
v0x564117d6ac70_0 .net *"_s202", 0 0, L_0x564117dfbad0;  1 drivers
L_0x7fe5fac1e5d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x564117d6ad50_0 .net/2u *"_s206", 2 0, L_0x7fe5fac1e5d8;  1 drivers
v0x564117d6ae30_0 .net *"_s208", 0 0, L_0x564117dfc000;  1 drivers
v0x564117d6aef0_0 .net *"_s211", 1 0, L_0x564117dfc0f0;  1 drivers
v0x564117d6afd0_0 .net *"_s213", 0 0, L_0x564117dfc3b0;  1 drivers
L_0x7fe5fac1e620 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x564117d6b090_0 .net/2u *"_s214", 2 0, L_0x7fe5fac1e620;  1 drivers
v0x564117d6b170_0 .net *"_s216", 0 0, L_0x564117dfc4a0;  1 drivers
v0x564117d6b230_0 .net *"_s219", 2 0, L_0x564117dfc7c0;  1 drivers
v0x564117d6b310_0 .net *"_s22", 0 0, L_0x564117df5b50;  1 drivers
v0x564117d6b3d0_0 .net *"_s221", 0 0, L_0x564117dfc860;  1 drivers
L_0x7fe5fac1e668 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x564117d6b8a0_0 .net/2u *"_s222", 2 0, L_0x7fe5fac1e668;  1 drivers
v0x564117d6b980_0 .net *"_s224", 0 0, L_0x564117dfcb90;  1 drivers
v0x564117d6ba40_0 .net *"_s227", 3 0, L_0x564117dfcc80;  1 drivers
v0x564117d6bb20_0 .net *"_s229", 0 0, L_0x564117dfcf70;  1 drivers
L_0x7fe5fac1e6b0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x564117d6bbe0_0 .net/2u *"_s230", 2 0, L_0x7fe5fac1e6b0;  1 drivers
v0x564117d6bcc0_0 .net *"_s232", 0 0, L_0x564117dfd060;  1 drivers
v0x564117d6bd80_0 .net *"_s235", 4 0, L_0x564117dfd3b0;  1 drivers
v0x564117d6be60_0 .net *"_s237", 0 0, L_0x564117dfd450;  1 drivers
v0x564117d6bf20_0 .net *"_s239", 5 0, L_0x564117dfd7b0;  1 drivers
L_0x7fe5fac1de40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d6c000_0 .net/2u *"_s24", 0 0, L_0x7fe5fac1de40;  1 drivers
v0x564117d6c0e0_0 .net *"_s241", 0 0, L_0x564117dfd850;  1 drivers
v0x564117d6c1a0_0 .net *"_s242", 0 0, L_0x564117dfdbf0;  1 drivers
v0x564117d6c280_0 .net *"_s244", 0 0, L_0x564117dfdd80;  1 drivers
v0x564117d6c360_0 .net *"_s246", 0 0, L_0x564117dfe1a0;  1 drivers
v0x564117d6c440_0 .net *"_s254", 31 0, L_0x564117dfe8a0;  1 drivers
L_0x7fe5fac1e6f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d6c520_0 .net *"_s257", 25 0, L_0x7fe5fac1e6f8;  1 drivers
L_0x7fe5fac1e740 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564117d6c600_0 .net/2u *"_s258", 31 0, L_0x7fe5fac1e740;  1 drivers
L_0x7fe5fac1de88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d6c6e0_0 .net/2u *"_s26", 0 0, L_0x7fe5fac1de88;  1 drivers
v0x564117d6c7c0_0 .net *"_s260", 31 0, L_0x564117dfebf0;  1 drivers
v0x564117d6c8a0_0 .net *"_s264", 0 0, L_0x564117dfec90;  1 drivers
v0x564117d6c980_0 .net *"_s268", 0 0, L_0x564117dff380;  1 drivers
v0x564117d6ca60_0 .net *"_s272", 0 0, L_0x564117dff460;  1 drivers
v0x564117d6cb40_0 .net *"_s275", 4 0, L_0x564117dff4d0;  1 drivers
v0x564117d6cc20_0 .net *"_s277", 0 0, L_0x564117dff570;  1 drivers
v0x564117d6cce0_0 .net *"_s281", 4 0, L_0x564117dffa60;  1 drivers
v0x564117d6cdc0_0 .net *"_s283", 0 0, L_0x564117dffb90;  1 drivers
v0x564117d6ce80_0 .net *"_s286", 1 0, L_0x564117e00020;  1 drivers
v0x564117d6cf60_0 .net *"_s293", 1 0, L_0x564117e00660;  1 drivers
L_0x7fe5fac1e788 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d6d040_0 .net/2u *"_s294", 1 0, L_0x7fe5fac1e788;  1 drivers
L_0x7fe5fac1ded0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564117d6d120_0 .net/2u *"_s30", 1 0, L_0x7fe5fac1ded0;  1 drivers
L_0x7fe5fac1e7d0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x564117d6d200_0 .net/2u *"_s300", 3 0, L_0x7fe5fac1e7d0;  1 drivers
v0x564117d6d2e0_0 .net *"_s302", 0 0, L_0x564117e00fe0;  1 drivers
L_0x7fe5fac1e818 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d6d3a0_0 .net/2u *"_s304", 0 0, L_0x7fe5fac1e818;  1 drivers
L_0x7fe5fac1e860 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d6d480_0 .net/2u *"_s306", 0 0, L_0x7fe5fac1e860;  1 drivers
v0x564117d6d560_0 .net *"_s310", 0 0, L_0x564117e00aa0;  1 drivers
v0x564117d6d640_0 .net *"_s312", 0 0, L_0x564117dff9f0;  1 drivers
v0x564117d6d720_0 .net *"_s32", 0 0, L_0x564117df5dd0;  1 drivers
v0x564117d6d7e0_0 .net *"_s323", 0 0, L_0x564117e02130;  1 drivers
v0x564117d6d8c0_0 .net *"_s327", 0 0, L_0x564117e021a0;  1 drivers
v0x564117d6d9a0_0 .net *"_s331", 0 0, L_0x564117e02210;  1 drivers
v0x564117d6da80_0 .net *"_s336", 0 0, L_0x564117e02440;  1 drivers
L_0x7fe5fac1df18 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x564117d6db60_0 .net/2u *"_s34", 3 0, L_0x7fe5fac1df18;  1 drivers
v0x564117d6dc40_0 .net *"_s359", 0 0, L_0x564117e03520;  1 drivers
L_0x7fe5fac1df60 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x564117d6dd00_0 .net/2u *"_s36", 1 0, L_0x7fe5fac1df60;  1 drivers
L_0x7fe5fac1e8a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d6dde0_0 .net/2u *"_s361", 0 0, L_0x7fe5fac1e8a8;  1 drivers
L_0x7fe5fac1e8f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d6dec0_0 .net/2u *"_s363", 0 0, L_0x7fe5fac1e8f0;  1 drivers
v0x564117d6dfa0_0 .net *"_s367", 0 0, L_0x564117e03ae0;  1 drivers
L_0x7fe5fac1e938 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d6e060_0 .net/2u *"_s369", 0 0, L_0x7fe5fac1e938;  1 drivers
L_0x7fe5fac1e980 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d6e140_0 .net/2u *"_s371", 0 0, L_0x7fe5fac1e980;  1 drivers
v0x564117d6e220_0 .net *"_s38", 0 0, L_0x564117df5fd0;  1 drivers
L_0x7fe5fac1dc90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d6e2e0_0 .net/2u *"_s4", 0 0, L_0x7fe5fac1dc90;  1 drivers
L_0x7fe5fac1dfa8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x564117d6e3c0_0 .net/2u *"_s40", 3 0, L_0x7fe5fac1dfa8;  1 drivers
L_0x7fe5fac1dff0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x564117d6e4a0_0 .net/2u *"_s42", 1 0, L_0x7fe5fac1dff0;  1 drivers
v0x564117d6e580_0 .net *"_s44", 0 0, L_0x564117df6110;  1 drivers
L_0x7fe5fac1e038 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x564117d6e640_0 .net/2u *"_s46", 3 0, L_0x7fe5fac1e038;  1 drivers
L_0x7fe5fac1e080 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x564117d6e720_0 .net/2u *"_s48", 1 0, L_0x7fe5fac1e080;  1 drivers
v0x564117d6e800_0 .net *"_s50", 0 0, L_0x564117df6200;  1 drivers
L_0x7fe5fac1e0c8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x564117d6e8c0_0 .net/2u *"_s52", 3 0, L_0x7fe5fac1e0c8;  1 drivers
L_0x7fe5fac1e110 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x564117d6e9a0_0 .net/2u *"_s54", 3 0, L_0x7fe5fac1e110;  1 drivers
v0x564117d6ea80_0 .net *"_s56", 3 0, L_0x564117df6350;  1 drivers
v0x564117d6eb60_0 .net *"_s58", 3 0, L_0x564117df6490;  1 drivers
L_0x7fe5fac1dcd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d6ec40_0 .net/2u *"_s6", 0 0, L_0x7fe5fac1dcd8;  1 drivers
v0x564117d6ed20_0 .net *"_s60", 3 0, L_0x564117df6690;  1 drivers
v0x564117d6ee00_0 .net *"_s64", 0 0, L_0x564117df6a30;  1 drivers
L_0x7fe5fac1e158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d6f6d0_0 .net/2u *"_s66", 0 0, L_0x7fe5fac1e158;  1 drivers
L_0x7fe5fac1e1a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d6f7b0_0 .net/2u *"_s68", 0 0, L_0x7fe5fac1e1a0;  1 drivers
v0x564117d6f890_0 .net *"_s74", 3 0, L_0x564117df6d90;  1 drivers
L_0x7fe5fac1e1e8 .functor BUFT 1, C4<0000000000001>, C4<0>, C4<0>, C4<0>;
v0x564117d6f970_0 .net/2u *"_s78", 12 0, L_0x7fe5fac1e1e8;  1 drivers
v0x564117d6fa50_0 .net *"_s80", 12 0, L_0x564117df7010;  1 drivers
v0x564117d6fb30_0 .net *"_s82", 12 0, L_0x564117df7100;  1 drivers
v0x564117d6fc10_0 .net *"_s90", 0 0, L_0x564117df74c0;  1 drivers
L_0x7fe5fac1e230 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x564117d6fcf0_0 .net/2u *"_s96", 5 0, L_0x7fe5fac1e230;  1 drivers
v0x564117d6fdd0_0 .net *"_s98", 5 0, L_0x564117df77a0;  1 drivers
v0x564117d6feb0_0 .net "a2x_wrdt", 31 0, v0x564117d60080_0;  alias, 1 drivers
v0x564117d6ff70_0 .net "a2x_wren_n", 3 0, v0x564117d60120_0;  alias, 1 drivers
v0x564117d70040_0 .var "act_cmd", 0 0;
v0x564117d700e0_0 .net "b2x_addr", 12 0, L_0x564117ddfb20;  alias, 1 drivers
v0x564117d701d0_0 .net "b2x_ba", 1 0, v0x564117d53640_0;  alias, 1 drivers
v0x564117d702a0_0 .net "b2x_cmd", 1 0, L_0x564117de19e0;  alias, 1 drivers
v0x564117d70370_0 .net "b2x_id", 3 0, L_0x564117de2a40;  alias, 1 drivers
v0x564117d70440_0 .net "b2x_idle", 0 0, L_0x564117dde7a0;  alias, 1 drivers
v0x564117d70510_0 .net "b2x_last", 0 0, L_0x564117dde9d0;  alias, 1 drivers
v0x564117d705e0_0 .net "b2x_len", 5 0, L_0x564117de0ab0;  alias, 1 drivers
v0x564117d706b0_0 .net "b2x_prechg", 0 0, L_0x564117df5c40;  1 drivers
v0x564117d70750_0 .net "b2x_prechg_hit", 0 0, L_0x564117df6530;  1 drivers
v0x564117d707f0_0 .net "b2x_read", 0 0, L_0x564117df5740;  1 drivers
v0x564117d70890_0 .net "b2x_req", 0 0, v0x564117d53b40_0;  alias, 1 drivers
v0x564117d70960_0 .net "b2x_sdr_cmd", 3 0, L_0x564117df6820;  1 drivers
v0x564117d70a20_0 .net "b2x_start", 0 0, L_0x564117dde930;  alias, 1 drivers
v0x564117d70af0_0 .net "b2x_tras_ok", 0 0, L_0x564117dd56d0;  alias, 1 drivers
v0x564117d70bc0_0 .net "b2x_wrap", 0 0, L_0x564117dded60;  alias, 1 drivers
v0x564117d70c90_0 .net "b2x_write", 0 0, L_0x564117df59c0;  1 drivers
v0x564117d70d30_0 .net "burst_bdry", 0 0, L_0x564117e00be0;  1 drivers
v0x564117d70dd0_0 .net "cas_latency", 2 0, v0x564117d9fb70_0;  alias, 1 drivers
v0x564117d70e90_0 .var "cb_pre_ok", 0 0;
v0x564117d70f50_0 .net "clk", 0 0, v0x564117da0ed0_0;  alias, 1 drivers
v0x564117d70ff0_0 .var "cntr1", 3 0;
v0x564117d710d0_0 .var "cntr1_d", 3 0;
v0x564117d711b0_0 .net "cntr1_tc", 0 0, L_0x564117e03480;  1 drivers
v0x564117d71270_0 .var "d_act_cmd", 0 0;
v0x564117d71330_0 .net "d_rd_last", 0 0, L_0x564117dfa370;  1 drivers
v0x564117d713f0_0 .net "d_rd_next", 0 0, L_0x564117df8be0;  1 drivers
v0x564117d714b0_0 .net "d_rd_start", 0 0, L_0x564117dfbc60;  1 drivers
v0x564117d71570_0 .var "dec_cntr1", 0 0;
v0x564117d71630_0 .net "dt_next", 0 0, L_0x564117df7840;  1 drivers
v0x564117d716f0_0 .var "i_xfr_cmd", 3 0;
v0x564117d717d0_0 .var "l_ba", 1 0;
v0x564117d718b0_0 .var "l_id", 3 0;
v0x564117d71990_0 .var "l_last", 0 0;
v0x564117d71a50_0 .var "l_len", 5 0;
v0x564117d71b30_0 .var "l_rd_last", 6 0;
v0x564117d71c10_0 .var "l_rd_next", 6 0;
v0x564117d71cf0_0 .var "l_rd_start", 6 0;
v0x564117d71dd0_0 .var "l_start", 0 0;
v0x564117d71e90_0 .var "l_wrap", 0 0;
v0x564117d71f50_0 .net "l_xfr_end", 0 0, L_0x564117dfeda0;  1 drivers
v0x564117d72010_0 .net "last_burst", 0 0, L_0x564117de3890;  1 drivers
v0x564117d720d0_0 .var "ld_cntr1", 0 0;
v0x564117d72190_0 .var "ld_tmr0", 0 0;
v0x564117d72250_0 .net "ld_xfr", 0 0, L_0x564117df75d0;  1 drivers
v0x564117d72310_0 .net "mgmt_ack", 0 0, L_0x564117df2e30;  1 drivers
v0x564117d723d0_0 .var "mgmt_addr", 12 0;
v0x564117d724b0_0 .var "mgmt_ba", 1 0;
v0x564117d72590_0 .var "mgmt_cmd", 3 0;
v0x564117d72670_0 .var "mgmt_idle", 0 0;
v0x564117d72730_0 .var "mgmt_req", 0 0;
v0x564117d727f0_0 .var "mgmt_st", 2 0;
v0x564117d728d0_0 .var "next_mgmt_st", 2 0;
v0x564117d729b0_0 .net "next_xfr_len", 5 0, L_0x564117df7a20;  1 drivers
v0x564117d72a90_0 .var "next_xfr_st", 1 0;
v0x564117d72b70_0 .net "page_hit", 0 0, L_0x564117df6ad0;  1 drivers
v0x564117d72c30_0 .net "precharge_ok", 0 0, L_0x564117e04110;  1 drivers
v0x564117d72cf0_0 .net "r2x_idle", 0 0, v0x564117d665b0_0;  alias, 1 drivers
v0x564117d72dc0_0 .net "rd_last", 0 0, L_0x564117dff8e0;  1 drivers
v0x564117d72e60_0 .var "rd_next", 0 0;
v0x564117d72f20_0 .net "rd_pipe_mt", 0 0, L_0x564117dfe330;  1 drivers
v0x564117d72fe0_0 .net "rd_start", 0 0, L_0x564117dff230;  1 drivers
v0x564117d730a0_0 .var "rdok", 0 0;
v0x564117d73160_0 .net "ref_req", 0 0, L_0x564117e03fa0;  1 drivers
v0x564117d73220_0 .net "reset_n", 0 0, v0x564117da1010_0;  alias, 1 drivers
v0x564117d732c0_0 .net "rfsh_rmax", 2 0, v0x564117d9fda0_0;  alias, 1 drivers
v0x564117d733a0_0 .var "rfsh_row_cnt", 2 0;
v0x564117d73480_0 .net "rfsh_time", 11 0, v0x564117d9fe60_0;  alias, 1 drivers
v0x564117d73560_0 .var "rfsh_timer", 11 0;
v0x564117d73640_0 .net "rfsh_timer_tc", 0 0, L_0x564117e039a0;  1 drivers
v0x564117d73700_0 .var "sdr_addr", 12 0;
v0x564117d737e0_0 .var "sdr_ba", 1 0;
v0x564117d738c0_0 .var "sdr_cas_n", 0 0;
v0x564117d73980_0 .var "sdr_cke", 0 0;
v0x564117d73a40_0 .var "sdr_cs_n", 0 0;
v0x564117d73b00_0 .var "sdr_den_n", 3 0;
v0x564117d73be0_0 .net "sdr_din", 31 0, v0x564117d78f70_0;  1 drivers
v0x564117d73cc0_0 .var "sdr_dout", 31 0;
v0x564117d73da0_0 .var "sdr_dqm", 3 0;
v0x564117d73e80_0 .var "sdr_init_done", 0 0;
v0x564117d73f40_0 .var "sdr_ras_n", 0 0;
v0x564117d74000_0 .var "sdr_we_n", 0 0;
v0x564117d740c0_0 .net "sdram_enable", 0 0, v0x564117d9fc40_0;  alias, 1 drivers
v0x564117d74180_0 .net "sdram_mode_reg", 12 0, v0x564117d9fce0_0;  alias, 1 drivers
v0x564117d74260_0 .var "sel_b2x", 0 0;
v0x564117d74320_0 .var "sel_mgmt", 0 0;
v0x564117d743e0_0 .var "set_sdr_init_done", 0 0;
v0x564117d744a0_0 .var "tmr0", 3 0;
v0x564117d74580_0 .var "tmr0_d", 3 0;
v0x564117d74660_0 .net "tmr0_tc", 0 0, L_0x564117e030a0;  1 drivers
v0x564117d74720_0 .net "trcar_delay", 3 0, v0x564117d9ffe0_0;  alias, 1 drivers
v0x564117d74800_0 .net "trp_delay", 3 0, v0x564117da0160_0;  alias, 1 drivers
v0x564117d748c0_0 .net "twr_delay", 3 0, v0x564117da0220_0;  alias, 1 drivers
v0x564117d749a0_0 .net "wr_last", 0 0, L_0x564117dfff10;  1 drivers
v0x564117d74a60_0 .var "wr_next", 0 0;
v0x564117d74b20_0 .net "wr_start", 0 0, L_0x564117dff3f0;  1 drivers
v0x564117d74be0_0 .var "wrok", 0 0;
v0x564117d74ca0_0 .net "x2a_id", 3 0, L_0x564117e02ab0;  alias, 1 drivers
v0x564117d74d80_0 .net "x2a_rddt", 31 0, L_0x564117e02e80;  alias, 1 drivers
v0x564117d74e70_0 .net "x2a_rdlast", 0 0, L_0x564117e02500;  alias, 1 drivers
v0x564117d74f40_0 .net "x2a_rdok", 0 0, L_0x564117e02c40;  alias, 1 drivers
v0x564117d75010_0 .net "x2a_rdstart", 0 0, L_0x564117e02980;  alias, 1 drivers
v0x564117d750e0_0 .net "x2a_wrlast", 0 0, L_0x564117e02b80;  alias, 1 drivers
v0x564117d751b0_0 .net "x2a_wrnext", 0 0, L_0x564117e02ef0;  alias, 1 drivers
v0x564117d75280_0 .net "x2a_wrstart", 0 0, L_0x564117e029f0;  alias, 1 drivers
v0x564117d75350_0 .net "x2b_ack", 0 0, L_0x564117df7340;  alias, 1 drivers
v0x564117d75420_0 .net "x2b_act_ok", 0 0, L_0x564117de3610;  alias, 1 drivers
v0x564117d754c0_0 .net "x2b_pre_ok", 3 0, L_0x564117e02280;  alias, 1 drivers
v0x564117d75590_0 .net "x2b_rdok", 0 0, L_0x564117de37b0;  alias, 1 drivers
v0x564117d75630_0 .net "x2b_refresh", 0 0, L_0x564117de3130;  alias, 1 drivers
v0x564117d756d0_0 .net "x2b_wrok", 0 0, L_0x564117de3820;  alias, 1 drivers
v0x564117d75770_0 .net "xfr_addr", 12 0, L_0x564117df6f20;  1 drivers
v0x564117d75810_0 .net "xfr_ba", 1 0, L_0x564117e00110;  1 drivers
v0x564117d758b0_0 .net "xfr_bank_sel", 1 0, L_0x564117e04310;  alias, 1 drivers
v0x564117d75980_0 .var "xfr_caddr", 12 0;
v0x564117d75a20_0 .net "xfr_caddr_lsb", 1 0, L_0x564117e00a00;  1 drivers
v0x564117d75ac0_0 .net "xfr_cmd", 3 0, L_0x564117df6e80;  1 drivers
v0x564117d6eee0_0 .net "xfr_end", 0 0, L_0x564117dfe7b0;  1 drivers
v0x564117d6efa0_0 .net "xfr_len", 5 0, L_0x564117df7640;  1 drivers
v0x564117d6f080_0 .var "xfr_st", 1 0;
v0x564117d6f160_0 .net "xfr_wrap", 0 0, L_0x564117e00530;  1 drivers
E_0x564117d67c70/0 .event edge, v0x564117d74180_0, v0x564117d72c30_0, v0x564117d73e80_0, v0x564117d73160_0;
E_0x564117d67c70/1 .event edge, v0x564117d733a0_0, v0x564117d74720_0, v0x564117d711b0_0, v0x564117d74660_0;
E_0x564117d67c70/2 .event edge, v0x564117c1c340_0, v0x564117d72310_0, v0x564117d740c0_0, v0x564117d727f0_0;
E_0x564117d67c70 .event/or E_0x564117d67c70/0, E_0x564117d67c70/1, E_0x564117d67c70/2;
E_0x564117d67d40/0 .event edge, v0x564117d6f080_0, v0x564117d72730_0, v0x564117d73e80_0, v0x564117d53b40_0;
E_0x564117d67d40/1 .event edge, v0x564117d707f0_0, v0x564117d70c90_0, v0x564117d71f50_0, v0x564117d71e90_0;
E_0x564117d67d40/2 .event edge, v0x564117d70750_0, v0x564117d70d30_0, v0x564117d72f20_0;
E_0x564117d67d40 .event/or E_0x564117d67d40/0, E_0x564117d67d40/1, E_0x564117d67d40/2;
L_0x564117df5650 .cmp/eq 2, L_0x564117de19e0, L_0x7fe5fac1dc48;
L_0x564117df5740 .functor MUXZ 1, L_0x7fe5fac1dcd8, L_0x7fe5fac1dc90, L_0x564117df5650, C4<>;
L_0x564117df58d0 .cmp/eq 2, L_0x564117de19e0, L_0x7fe5fac1dd20;
L_0x564117df59c0 .functor MUXZ 1, L_0x7fe5fac1ddb0, L_0x7fe5fac1dd68, L_0x564117df58d0, C4<>;
L_0x564117df5b50 .cmp/eq 2, L_0x564117de19e0, L_0x7fe5fac1ddf8;
L_0x564117df5c40 .functor MUXZ 1, L_0x7fe5fac1de88, L_0x7fe5fac1de40, L_0x564117df5b50, C4<>;
L_0x564117df5dd0 .cmp/eq 2, L_0x564117de19e0, L_0x7fe5fac1ded0;
L_0x564117df5fd0 .cmp/eq 2, L_0x564117de19e0, L_0x7fe5fac1df60;
L_0x564117df6110 .cmp/eq 2, L_0x564117de19e0, L_0x7fe5fac1dff0;
L_0x564117df6200 .cmp/eq 2, L_0x564117de19e0, L_0x7fe5fac1e080;
L_0x564117df6350 .functor MUXZ 4, L_0x7fe5fac1e110, L_0x7fe5fac1e0c8, L_0x564117df6200, C4<>;
L_0x564117df6490 .functor MUXZ 4, L_0x564117df6350, L_0x7fe5fac1e038, L_0x564117df6110, C4<>;
L_0x564117df6690 .functor MUXZ 4, L_0x564117df6490, L_0x7fe5fac1dfa8, L_0x564117df5fd0, C4<>;
L_0x564117df6820 .functor MUXZ 4, L_0x564117df6690, L_0x7fe5fac1df18, L_0x564117df5dd0, C4<>;
L_0x564117df6a30 .cmp/eq 2, v0x564117d53640_0, v0x564117d717d0_0;
L_0x564117df6ad0 .functor MUXZ 1, L_0x7fe5fac1e1a0, L_0x7fe5fac1e158, L_0x564117df6a30, C4<>;
L_0x564117df6d90 .functor MUXZ 4, v0x564117d716f0_0, L_0x564117df6820, v0x564117d74260_0, C4<>;
L_0x564117df6e80 .functor MUXZ 4, L_0x564117df6d90, v0x564117d72590_0, v0x564117d74320_0, C4<>;
L_0x564117df7010 .arith/sum 13, v0x564117d75980_0, L_0x7fe5fac1e1e8;
L_0x564117df7100 .functor MUXZ 13, L_0x564117df7010, L_0x564117ddfb20, v0x564117d74260_0, C4<>;
L_0x564117df6f20 .functor MUXZ 13, L_0x564117df7100, v0x564117d723d0_0, v0x564117d74320_0, C4<>;
L_0x564117df7640 .functor MUXZ 6, v0x564117d71a50_0, L_0x564117de0ab0, L_0x564117df75d0, C4<>;
L_0x564117df77a0 .arith/sub 6, v0x564117d71a50_0, L_0x7fe5fac1e230;
L_0x564117df78b0 .functor MUXZ 6, L_0x564117df77a0, v0x564117d71a50_0, L_0x564117dfeda0, C4<>;
L_0x564117df7a20 .functor MUXZ 6, L_0x564117df78b0, L_0x564117de0ab0, L_0x564117df75d0, C4<>;
L_0x564117df7ac0 .cmp/eq 3, v0x564117d9fb70_0, L_0x7fe5fac1e278;
L_0x564117df7950 .part v0x564117d71c10_0, 2, 1;
L_0x564117df7cd0 .cmp/eq 3, v0x564117d9fb70_0, L_0x7fe5fac1e2c0;
L_0x564117df7bf0 .part v0x564117d71c10_0, 3, 1;
L_0x564117df7f00 .cmp/eq 3, v0x564117d9fb70_0, L_0x7fe5fac1e308;
L_0x564117df80f0 .part v0x564117d71c10_0, 4, 1;
L_0x564117df81c0 .cmp/eq 3, v0x564117d9fb70_0, L_0x7fe5fac1e350;
L_0x564117df83f0 .part v0x564117d71c10_0, 5, 1;
L_0x564117df8520 .part v0x564117d71c10_0, 6, 1;
L_0x564117df8710 .functor MUXZ 1, L_0x564117df8520, L_0x564117df83f0, L_0x564117df81c0, C4<>;
L_0x564117df8880 .functor MUXZ 1, L_0x564117df8710, L_0x564117df80f0, L_0x564117df7f00, C4<>;
L_0x564117df8a50 .functor MUXZ 1, L_0x564117df8880, L_0x564117df7bf0, L_0x564117df7cd0, C4<>;
L_0x564117df8be0 .functor MUXZ 1, L_0x564117df8a50, L_0x564117df7950, L_0x564117df7ac0, C4<>;
L_0x564117df8eb0 .cmp/eq 3, v0x564117d9fb70_0, L_0x7fe5fac1e398;
L_0x564117df8fa0 .part v0x564117d71b30_0, 2, 1;
L_0x564117df9190 .cmp/eq 3, v0x564117d9fb70_0, L_0x7fe5fac1e3e0;
L_0x564117df9280 .part v0x564117d71b30_0, 3, 1;
L_0x564117df94d0 .cmp/eq 3, v0x564117d9fb70_0, L_0x7fe5fac1e428;
L_0x564117df95c0 .part v0x564117d71b30_0, 4, 1;
L_0x564117df97d0 .cmp/eq 3, v0x564117d9fb70_0, L_0x7fe5fac1e470;
L_0x564117df98c0 .part v0x564117d71b30_0, 5, 1;
L_0x564117df9ae0 .part v0x564117d71b30_0, 6, 1;
L_0x564117df9bb0 .functor MUXZ 1, L_0x564117df9ae0, L_0x564117df98c0, L_0x564117df97d0, C4<>;
L_0x564117df9eb0 .functor MUXZ 1, L_0x564117df9bb0, L_0x564117df95c0, L_0x564117df94d0, C4<>;
L_0x564117dfa040 .functor MUXZ 1, L_0x564117df9eb0, L_0x564117df9280, L_0x564117df9190, C4<>;
L_0x564117dfa370 .functor MUXZ 1, L_0x564117dfa040, L_0x564117df8fa0, L_0x564117df8eb0, C4<>;
L_0x564117dfa500 .cmp/eq 3, v0x564117d9fb70_0, L_0x7fe5fac1e4b8;
L_0x564117dfa7a0 .part v0x564117d71cf0_0, 2, 1;
L_0x564117dfa840 .cmp/eq 3, v0x564117d9fb70_0, L_0x7fe5fac1e500;
L_0x564117dfaaf0 .part v0x564117d71cf0_0, 3, 1;
L_0x564117dfabe0 .cmp/eq 3, v0x564117d9fb70_0, L_0x7fe5fac1e548;
L_0x564117dfaea0 .part v0x564117d71cf0_0, 4, 1;
L_0x564117dfaf40 .cmp/eq 3, v0x564117d9fb70_0, L_0x7fe5fac1e590;
L_0x564117dfb210 .part v0x564117d71cf0_0, 5, 1;
L_0x564117dfb340 .part v0x564117d71cf0_0, 6, 1;
L_0x564117dfb5d0 .functor MUXZ 1, L_0x564117dfb340, L_0x564117dfb210, L_0x564117dfaf40, C4<>;
L_0x564117dfb740 .functor MUXZ 1, L_0x564117dfb5d0, L_0x564117dfaea0, L_0x564117dfabe0, C4<>;
L_0x564117dfbad0 .functor MUXZ 1, L_0x564117dfb740, L_0x564117dfaaf0, L_0x564117dfa840, C4<>;
L_0x564117dfbc60 .functor MUXZ 1, L_0x564117dfbad0, L_0x564117dfa7a0, L_0x564117dfa500, C4<>;
L_0x564117dfc000 .cmp/eq 3, v0x564117d9fb70_0, L_0x7fe5fac1e5d8;
L_0x564117dfc0f0 .part v0x564117d71c10_0, 0, 2;
L_0x564117dfc3b0 .reduce/nor L_0x564117dfc0f0;
L_0x564117dfc4a0 .cmp/eq 3, v0x564117d9fb70_0, L_0x7fe5fac1e620;
L_0x564117dfc7c0 .part v0x564117d71c10_0, 0, 3;
L_0x564117dfc860 .reduce/nor L_0x564117dfc7c0;
L_0x564117dfcb90 .cmp/eq 3, v0x564117d9fb70_0, L_0x7fe5fac1e668;
L_0x564117dfcc80 .part v0x564117d71c10_0, 0, 4;
L_0x564117dfcf70 .reduce/nor L_0x564117dfcc80;
L_0x564117dfd060 .cmp/eq 3, v0x564117d9fb70_0, L_0x7fe5fac1e6b0;
L_0x564117dfd3b0 .part v0x564117d71c10_0, 0, 5;
L_0x564117dfd450 .reduce/nor L_0x564117dfd3b0;
L_0x564117dfd7b0 .part v0x564117d71c10_0, 0, 6;
L_0x564117dfd850 .reduce/nor L_0x564117dfd7b0;
L_0x564117dfdbf0 .functor MUXZ 1, L_0x564117dfd850, L_0x564117dfd450, L_0x564117dfd060, C4<>;
L_0x564117dfdd80 .functor MUXZ 1, L_0x564117dfdbf0, L_0x564117dfcf70, L_0x564117dfcb90, C4<>;
L_0x564117dfe1a0 .functor MUXZ 1, L_0x564117dfdd80, L_0x564117dfc860, L_0x564117dfc4a0, C4<>;
L_0x564117dfe330 .functor MUXZ 1, L_0x564117dfe1a0, L_0x564117dfc3b0, L_0x564117dfc000, C4<>;
L_0x564117dfe7b0 .reduce/nor L_0x564117df7640;
L_0x564117dfe8a0 .concat [ 6 26 0 0], v0x564117d71a50_0, L_0x7fe5fac1e6f8;
L_0x564117dfebf0 .arith/sub 32, L_0x564117dfe8a0, L_0x7fe5fac1e740;
L_0x564117dfeda0 .reduce/nor L_0x564117dfebf0;
L_0x564117dff4d0 .part L_0x564117df7640, 1, 5;
L_0x564117dff570 .reduce/nor L_0x564117dff4d0;
L_0x564117dffa60 .part L_0x564117df7640, 1, 5;
L_0x564117dffb90 .reduce/nor L_0x564117dffa60;
L_0x564117e00020 .functor MUXZ 2, v0x564117d717d0_0, v0x564117d53640_0, v0x564117d74260_0, C4<>;
L_0x564117e00110 .functor MUXZ 2, L_0x564117e00020, v0x564117d724b0_0, v0x564117d74320_0, C4<>;
L_0x564117e00530 .functor MUXZ 1, v0x564117d71e90_0, L_0x564117dded60, L_0x564117df75d0, C4<>;
L_0x564117e00660 .part v0x564117d75980_0, 0, 2;
L_0x564117e00a00 .arith/sum 2, L_0x564117e00660, L_0x7fe5fac1e788;
L_0x564117e00be0 .reduce/nor L_0x564117e00a00;
L_0x564117e00fe0 .cmp/eq 4, L_0x564117df6e80, L_0x7fe5fac1e7d0;
L_0x564117de3130 .functor MUXZ 1, L_0x7fe5fac1e860, L_0x7fe5fac1e818, L_0x564117e00fe0, C4<>;
L_0x564117e02280 .concat8 [ 1 1 1 1], L_0x564117e02130, L_0x564117e021a0, L_0x564117e02210, L_0x564117e02440;
L_0x564117de3890 .functor MUXZ 1, v0x564117d71990_0, L_0x564117dde9d0, L_0x564117df75d0, C4<>;
L_0x564117e02ab0 .functor MUXZ 4, v0x564117d718b0_0, L_0x564117de2a40, L_0x564117df75d0, C4<>;
L_0x564117e030a0 .reduce/nor v0x564117d744a0_0;
L_0x564117e03480 .reduce/nor v0x564117d70ff0_0;
L_0x564117e03520 .cmp/eq 12, v0x564117d73560_0, v0x564117d9fe60_0;
L_0x564117e039a0 .functor MUXZ 1, L_0x7fe5fac1e8f0, L_0x7fe5fac1e8a8, L_0x564117e03520, C4<>;
L_0x564117e03ae0 .cmp/ge 3, v0x564117d733a0_0, v0x564117d9fda0_0;
L_0x564117e03fa0 .functor MUXZ 1, L_0x7fe5fac1e980, L_0x7fe5fac1e938, L_0x564117e03ae0, C4<>;
S_0x564117d7b710 .scope module, "u_wb2sdrc" "wb2sdrc" 5 210, 12 49 0, S_0x564117ade9c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "wb_rst_i"
    .port_info 1 /INPUT 1 "wb_clk_i"
    .port_info 2 /INPUT 1 "wb_stb_i"
    .port_info 3 /OUTPUT 1 "wb_ack_o"
    .port_info 4 /INPUT 26 "wb_addr_i"
    .port_info 5 /INPUT 1 "wb_we_i"
    .port_info 6 /INPUT 32 "wb_dat_i"
    .port_info 7 /INPUT 4 "wb_sel_i"
    .port_info 8 /OUTPUT 32 "wb_dat_o"
    .port_info 9 /INPUT 1 "wb_cyc_i"
    .port_info 10 /INPUT 3 "wb_cti_i"
    .port_info 11 /INPUT 1 "sdram_clk"
    .port_info 12 /INPUT 1 "sdram_resetn"
    .port_info 13 /OUTPUT 1 "sdr_req"
    .port_info 14 /OUTPUT 26 "sdr_req_addr"
    .port_info 15 /OUTPUT 9 "sdr_req_len"
    .port_info 16 /OUTPUT 1 "sdr_req_wr_n"
    .port_info 17 /INPUT 1 "sdr_req_ack"
    .port_info 18 /INPUT 1 "sdr_busy_n"
    .port_info 19 /OUTPUT 4 "sdr_wr_en_n"
    .port_info 20 /INPUT 1 "sdr_wr_next"
    .port_info 21 /INPUT 1 "sdr_rd_valid"
    .port_info 22 /INPUT 1 "sdr_last_rd"
    .port_info 23 /OUTPUT 32 "sdr_wr_data"
    .port_info 24 /INPUT 32 "sdr_rd_data"
P_0x564117d7b900 .param/l "APP_AW" 0 12 86, +C4<00000000000000000000000000011010>;
P_0x564117d7b940 .param/l "bl" 0 12 85, +C4<00000000000000000000000000001001>;
P_0x564117d7b980 .param/l "dw" 0 12 83, +C4<00000000000000000000000000100000>;
P_0x564117d7b9c0 .param/l "tw" 0 12 84, +C4<00000000000000000000000000001000>;
L_0x564117db7d80 .functor AND 1, v0x564117da16d0_0, v0x564117da1350_0, C4<1>, C4<1>;
L_0x564117db7df0 .functor AND 1, L_0x564117db7d80, v0x564117da17c0_0, C4<1>, C4<1>;
L_0x564117db8090 .functor AND 1, L_0x564117db7eb0, L_0x564117db7fa0, C4<1>, C4<1>;
L_0x564117db81a0 .functor AND 1, v0x564117da16d0_0, v0x564117da1350_0, C4<1>, C4<1>;
L_0x564117db8370 .functor AND 1, L_0x564117db81a0, L_0x564117db8240, C4<1>, C4<1>;
L_0x564117db8810 .functor AND 1, v0x564117da16d0_0, v0x564117da1350_0, C4<1>, C4<1>;
L_0x564117db88c0 .functor AND 1, L_0x564117db8810, v0x564117da17c0_0, C4<1>, C4<1>;
L_0x564117db8a20 .functor AND 1, L_0x564117db88c0, L_0x564117db8980, C4<1>, C4<1>;
L_0x564117db8b80 .functor AND 1, v0x564117da16d0_0, v0x564117da1350_0, C4<1>, C4<1>;
L_0x564117db8ce0 .functor AND 1, L_0x564117db8b80, L_0x564117db8bf0, C4<1>, C4<1>;
L_0x564117db8f20 .functor AND 1, L_0x564117db8ce0, L_0x564117db8df0, C4<1>, C4<1>;
L_0x564117db94b0 .functor BUFZ 1, v0x564117d66740_0, C4<0>, C4<0>, C4<0>;
L_0x564117db92c0 .functor AND 1, L_0x564117db8640, v0x564117da17c0_0, C4<1>, C4<1>;
L_0x564117dcc0d0 .functor BUFZ 1, v0x564117d606a0_0, C4<0>, C4<0>, C4<0>;
L_0x564117dce7e0 .functor NOT 4, v0x564117da1610_0, C4<0000>, C4<0000>, C4<0000>;
L_0x564117dceb00 .functor BUFZ 1, v0x564117d60420_0, C4<0>, C4<0>, C4<0>;
L_0x564117dcee00 .functor AND 1, L_0x564117db8640, L_0x564117dcec90, C4<1>, C4<1>;
v0x564117d8db10_0 .net *"_s0", 0 0, L_0x564117db7d80;  1 drivers
v0x564117d8dbf0_0 .net *"_s10", 0 0, L_0x564117db81a0;  1 drivers
v0x564117d8dcb0_0 .net *"_s13", 0 0, L_0x564117db8240;  1 drivers
v0x564117d8dd50_0 .net *"_s14", 0 0, L_0x564117db8370;  1 drivers
v0x564117d8de10_0 .net *"_s17", 0 0, L_0x564117db83e0;  1 drivers
L_0x7fe5fac1a0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d8df20_0 .net/2u *"_s18", 0 0, L_0x7fe5fac1a0f0;  1 drivers
v0x564117d8e000_0 .net *"_s2", 0 0, L_0x564117db7df0;  1 drivers
v0x564117d8e0c0_0 .net *"_s20", 0 0, L_0x564117db84b0;  1 drivers
v0x564117d8e1a0_0 .net *"_s24", 0 0, L_0x564117db8810;  1 drivers
v0x564117d8e260_0 .net *"_s26", 0 0, L_0x564117db88c0;  1 drivers
v0x564117d8e320_0 .net *"_s29", 0 0, L_0x564117db8980;  1 drivers
v0x564117d8e3e0_0 .net *"_s30", 0 0, L_0x564117db8a20;  1 drivers
v0x564117d8e4a0_0 .net *"_s32", 0 0, L_0x564117db8b80;  1 drivers
v0x564117d8e560_0 .net *"_s35", 0 0, L_0x564117db8bf0;  1 drivers
v0x564117d8e620_0 .net *"_s36", 0 0, L_0x564117db8ce0;  1 drivers
v0x564117d8e6e0_0 .net *"_s39", 0 0, L_0x564117db8df0;  1 drivers
v0x564117d8e7a0_0 .net *"_s40", 0 0, L_0x564117db8f20;  1 drivers
v0x564117d8e860_0 .net *"_s43", 0 0, L_0x564117db8f90;  1 drivers
L_0x7fe5fac1a138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d8e920_0 .net/2u *"_s44", 0 0, L_0x7fe5fac1a138;  1 drivers
v0x564117d8ea00_0 .net *"_s46", 0 0, L_0x564117db9090;  1 drivers
v0x564117d8eae0_0 .net *"_s5", 0 0, L_0x564117db7eb0;  1 drivers
v0x564117d8eba0_0 .net *"_s59", 0 0, L_0x564117dcbac0;  1 drivers
v0x564117d8ec60_0 .net *"_s7", 0 0, L_0x564117db7fa0;  1 drivers
v0x564117d8ed20_0 .net *"_s72", 3 0, L_0x564117dce7e0;  1 drivers
v0x564117d8ee00_0 .net *"_s8", 0 0, L_0x564117db8090;  1 drivers
v0x564117d8eec0_0 .net *"_s82", 0 0, L_0x564117dcec90;  1 drivers
L_0x7fe5fac1a180 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x564117d8ef80_0 .net "burst_length", 8 0, L_0x7fe5fac1a180;  1 drivers
v0x564117d8f060_0 .net "cmdfifo_empty", 0 0, v0x564117d7fd40_0;  1 drivers
v0x564117d8f100_0 .net "cmdfifo_full", 0 0, v0x564117d7ff80_0;  1 drivers
v0x564117d8f1a0_0 .net "cmdfifo_rd", 0 0, L_0x564117db94b0;  1 drivers
v0x564117d8f270_0 .net "cmdfifo_wr", 0 0, L_0x564117db9220;  1 drivers
v0x564117d8f340_0 .var "pending_read", 0 0;
v0x564117d8f3e0_0 .net "rd_eop", 0 0, L_0x564117dd14d0;  1 drivers
v0x564117d8f480_0 .net "rddatafifo_empty", 0 0, L_0x564117dd00d0;  1 drivers
v0x564117d8f550_0 .net "rddatafifo_full", 0 0, L_0x564117dcef60;  1 drivers
v0x564117d8f620_0 .net "rddatafifo_rd", 0 0, L_0x564117dcee00;  1 drivers
v0x564117d8f6f0_0 .net "rddatafifo_wr", 0 0, L_0x564117dceb00;  1 drivers
v0x564117d8f7c0_0 .net "sdr_busy_n", 0 0, o0x7fe5fac79e78;  alias, 0 drivers
v0x564117d8f860_0 .net "sdr_last_rd", 0 0, L_0x564117e04480;  alias, 1 drivers
v0x564117d8f900_0 .net "sdr_rd_data", 31 0, v0x564117d60340_0;  alias, 1 drivers
v0x564117d8f9f0_0 .net "sdr_rd_valid", 0 0, v0x564117d60420_0;  alias, 1 drivers
v0x564117d8fae0_0 .net "sdr_req", 0 0, L_0x564117db9620;  alias, 1 drivers
v0x564117d8fb80_0 .net "sdr_req_ack", 0 0, v0x564117d66740_0;  alias, 1 drivers
v0x564117d8fc20_0 .net "sdr_req_addr", 25 0, L_0x564117dcbfa0;  alias, 1 drivers
v0x564117d8fd10_0 .net "sdr_req_len", 8 0, L_0x564117dcbdc0;  alias, 1 drivers
v0x564117d8fe00_0 .net "sdr_req_wr_n", 0 0, L_0x564117dcbe60;  alias, 1 drivers
v0x564117d8fef0_0 .net "sdr_wr_data", 31 0, L_0x564117dce730;  alias, 1 drivers
v0x564117d8ffe0_0 .net "sdr_wr_en_n", 3 0, L_0x564117dce880;  alias, 1 drivers
v0x564117d900d0_0 .net "sdr_wr_next", 0 0, v0x564117d606a0_0;  alias, 1 drivers
v0x564117d901c0_0 .net "sdram_clk", 0 0, v0x564117da0ed0_0;  alias, 1 drivers
v0x564117d90260_0 .net "sdram_resetn", 0 0, v0x564117da1010_0;  alias, 1 drivers
v0x564117d90300_0 .net "wb_ack_o", 0 0, L_0x564117db8640;  alias, 1 drivers
v0x564117d903c0_0 .net "wb_addr_i", 25 0, v0x564117da1150_0;  alias, 1 drivers
v0x564117d904a0_0 .net "wb_clk_i", 0 0, v0x564117da11f0_0;  alias, 1 drivers
v0x564117d90540_0 .net "wb_cti_i", 2 0, v0x564117da1290_0;  alias, 1 drivers
v0x564117d90620_0 .net "wb_cyc_i", 0 0, v0x564117da1350_0;  alias, 1 drivers
v0x564117d906e0_0 .net "wb_dat_i", 31 0, v0x564117da13f0_0;  alias, 1 drivers
v0x564117d907c0_0 .net "wb_dat_o", 31 0, L_0x564117dd15a0;  alias, 1 drivers
v0x564117d908a0_0 .net "wb_rst_i", 0 0, v0x564117da1570_0;  alias, 1 drivers
v0x564117d90960_0 .net "wb_sel_i", 3 0, v0x564117da1610_0;  alias, 1 drivers
v0x564117d90a40_0 .net "wb_stb_i", 0 0, v0x564117da16d0_0;  alias, 1 drivers
v0x564117d90b00_0 .net "wb_we_i", 0 0, v0x564117da17c0_0;  alias, 1 drivers
v0x564117d90bc0_0 .net "wrdatafifo_empty", 0 0, L_0x564117dcd400;  1 drivers
v0x564117d90c60_0 .net "wrdatafifo_full", 0 0, v0x564117d8bd80_0;  1 drivers
v0x564117d90d00_0 .net "wrdatafifo_rd", 0 0, L_0x564117dcc0d0;  1 drivers
v0x564117d911b0_0 .net "wrdatafifo_wr", 0 0, L_0x564117db92c0;  1 drivers
E_0x564117d7bdb0 .event posedge, v0x564117d811e0_0, v0x564117d908a0_0;
L_0x564117db7eb0 .reduce/nor v0x564117d7ff80_0;
L_0x564117db7fa0 .reduce/nor v0x564117d8bd80_0;
L_0x564117db8240 .reduce/nor v0x564117da17c0_0;
L_0x564117db83e0 .reduce/nor L_0x564117dd00d0;
L_0x564117db84b0 .functor MUXZ 1, L_0x7fe5fac1a0f0, L_0x564117db83e0, L_0x564117db8370, C4<>;
L_0x564117db8640 .functor MUXZ 1, L_0x564117db84b0, L_0x564117db8090, L_0x564117db7df0, C4<>;
L_0x564117db8980 .reduce/nor v0x564117d7ff80_0;
L_0x564117db8bf0 .reduce/nor v0x564117da17c0_0;
L_0x564117db8df0 .reduce/nor v0x564117d7ff80_0;
L_0x564117db8f90 .reduce/nor v0x564117d8f340_0;
L_0x564117db9090 .functor MUXZ 1, L_0x7fe5fac1a138, L_0x564117db8f90, L_0x564117db8f20, C4<>;
L_0x564117db9220 .functor MUXZ 1, L_0x564117db9090, L_0x564117db8640, L_0x564117db8a20, C4<>;
L_0x564117db9620 .reduce/nor v0x564117d7fd40_0;
L_0x564117dcb970 .reduce/nor v0x564117da1570_0;
L_0x564117dcbac0 .reduce/nor v0x564117da17c0_0;
L_0x564117dcbb90 .concat [ 26 1 9 0], v0x564117da1150_0, L_0x564117dcbac0, L_0x7fe5fac1a180;
L_0x564117dcbdc0 .part v0x564117d807c0_0, 27, 9;
L_0x564117dcbe60 .part v0x564117d807c0_0, 26, 1;
L_0x564117dcbfa0 .part v0x564117d807c0_0, 0, 26;
L_0x564117dce690 .reduce/nor v0x564117da1570_0;
L_0x564117dcbf00 .concat [ 32 4 0 0], v0x564117da13f0_0, L_0x564117dce7e0;
L_0x564117dce880 .part L_0x564117dce310, 32, 4;
L_0x564117dce730 .part L_0x564117dce310, 0, 32;
L_0x564117dcec90 .reduce/nor v0x564117da17c0_0;
L_0x564117dd0cb0 .concat [ 32 1 0 0], v0x564117d60340_0, L_0x564117e04480;
L_0x564117dd1320 .reduce/nor v0x564117da1570_0;
L_0x564117dd14d0 .part L_0x564117dd0f10, 32, 1;
L_0x564117dd15a0 .part L_0x564117dd0f10, 0, 32;
S_0x564117d7be10 .scope module, "u_cmdfifo" "async_fifo" 12 217, 13 45 0, S_0x564117d7b710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "wr_clk"
    .port_info 1 /INPUT 1 "wr_reset_n"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 36 "wr_data"
    .port_info 4 /OUTPUT 1 "full"
    .port_info 5 /OUTPUT 1 "afull"
    .port_info 6 /INPUT 1 "rd_clk"
    .port_info 7 /INPUT 1 "rd_reset_n"
    .port_info 8 /INPUT 1 "rd_en"
    .port_info 9 /OUTPUT 1 "empty"
    .port_info 10 /OUTPUT 1 "aempty"
    .port_info 11 /OUTPUT 36 "rd_data"
P_0x564117d7c000 .param/l "AW" 0 13 65, +C4<00000000000000000000000000000010>;
P_0x564117d7c040 .param/l "DP" 0 13 59, +C4<00000000000000000000000000000100>;
P_0x564117d7c080 .param/l "EMPTY_DP" 0 13 63, C4<0>;
P_0x564117d7c0c0 .param/l "FULL_DP" 0 13 62, +C4<00000000000000000000000000000100>;
P_0x564117d7c100 .param/l "RD_FAST" 0 13 61, C4<0>;
P_0x564117d7c140 .param/l "W" 0 13 58, +C4<0000000000000000000000000000100100>;
P_0x564117d7c180 .param/l "WR_FAST" 0 13 60, C4<0>;
L_0x564117dca0e0 .functor BUFZ 1, L_0x564117dc9f00, C4<0>, C4<0>, C4<0>;
L_0x564117dca1a0/d .functor BUFZ 3, v0x564117d80040_0, C4<000>, C4<000>, C4<000>;
L_0x564117dca1a0 .delay 3 (1000,1000,1000) L_0x564117dca1a0/d;
L_0x564117dca440 .functor BUFZ 1, L_0x564117dcaf00, C4<0>, C4<0>, C4<0>;
L_0x564117dcb520 .functor BUFZ 36, L_0x564117dcb1e0, C4<000000000000000000000000000000000000>, C4<000000000000000000000000000000000000>, C4<000000000000000000000000000000000000>;
L_0x564117dcb650/d .functor BUFZ 3, v0x564117d80200_0, C4<000>, C4<000>, C4<000>;
L_0x564117dcb650 .delay 3 (1000,1000,1000) L_0x564117dcb650/d;
L_0x7fe5fac1a1c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x564117d7dc90_0 .net/2u *"_s0", 2 0, L_0x7fe5fac1a1c8;  1 drivers
L_0x7fe5fac1a258 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x564117d7dd90_0 .net/2u *"_s10", 31 0, L_0x7fe5fac1a258;  1 drivers
v0x564117d7de70_0 .net *"_s12", 0 0, L_0x564117dc9a50;  1 drivers
L_0x7fe5fac1a2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d7df40_0 .net/2u *"_s14", 0 0, L_0x7fe5fac1a2a0;  1 drivers
L_0x7fe5fac1a2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d7e020_0 .net/2u *"_s16", 0 0, L_0x7fe5fac1a2e8;  1 drivers
v0x564117d7e150_0 .net *"_s20", 31 0, L_0x564117dc9cd0;  1 drivers
L_0x7fe5fac1a330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d7e230_0 .net *"_s23", 28 0, L_0x7fe5fac1a330;  1 drivers
L_0x7fe5fac1a378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x564117d7e310_0 .net/2u *"_s24", 31 0, L_0x7fe5fac1a378;  1 drivers
v0x564117d7e3f0_0 .net *"_s26", 0 0, L_0x564117dc9dc0;  1 drivers
L_0x7fe5fac1a3c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d7e4b0_0 .net/2u *"_s28", 0 0, L_0x7fe5fac1a3c0;  1 drivers
L_0x7fe5fac1a408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d7e590_0 .net/2u *"_s30", 0 0, L_0x7fe5fac1a408;  1 drivers
L_0x7fe5fac1a450 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x564117d7e670_0 .net/2u *"_s42", 2 0, L_0x7fe5fac1a450;  1 drivers
L_0x7fe5fac1a498 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x564117d7e750_0 .net/2u *"_s46", 2 0, L_0x7fe5fac1a498;  1 drivers
v0x564117d7e830_0 .net *"_s52", 31 0, L_0x564117dca7b0;  1 drivers
L_0x7fe5fac1a4e0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d7e910_0 .net *"_s55", 28 0, L_0x7fe5fac1a4e0;  1 drivers
L_0x7fe5fac1a528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d7e9f0_0 .net/2u *"_s56", 31 0, L_0x7fe5fac1a528;  1 drivers
v0x564117d7ead0_0 .net *"_s58", 0 0, L_0x564117dca8f0;  1 drivers
v0x564117d7eca0_0 .net *"_s6", 31 0, L_0x564117dc9880;  1 drivers
L_0x7fe5fac1a570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d7ed80_0 .net/2u *"_s60", 0 0, L_0x7fe5fac1a570;  1 drivers
L_0x7fe5fac1a5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d7ee60_0 .net/2u *"_s62", 0 0, L_0x7fe5fac1a5b8;  1 drivers
v0x564117d7ef40_0 .net *"_s66", 31 0, L_0x564117dcac40;  1 drivers
L_0x7fe5fac1a600 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d7f020_0 .net *"_s69", 28 0, L_0x7fe5fac1a600;  1 drivers
L_0x7fe5fac1a648 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564117d7f100_0 .net/2u *"_s70", 31 0, L_0x7fe5fac1a648;  1 drivers
v0x564117d7f1e0_0 .net *"_s72", 0 0, L_0x564117dcadc0;  1 drivers
L_0x7fe5fac1a690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d7f2a0_0 .net/2u *"_s74", 0 0, L_0x7fe5fac1a690;  1 drivers
L_0x7fe5fac1a6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d7f380_0 .net/2u *"_s76", 0 0, L_0x7fe5fac1a6d8;  1 drivers
v0x564117d7f460_0 .net *"_s84", 35 0, L_0x564117dcb1e0;  1 drivers
v0x564117d7f540_0 .net *"_s87", 1 0, L_0x564117dcb2b0;  1 drivers
v0x564117d7f620_0 .net *"_s88", 3 0, L_0x564117dcafa0;  1 drivers
L_0x7fe5fac1a210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d7f700_0 .net *"_s9", 28 0, L_0x7fe5fac1a210;  1 drivers
L_0x7fe5fac1a720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564117d7f7e0_0 .net *"_s91", 1 0, L_0x7fe5fac1a720;  1 drivers
v0x564117d7f8c0_0 .net "aempty", 0 0, L_0x564117dca440;  1 drivers
v0x564117d7f980_0 .net "aempty_c", 0 0, L_0x564117dcaf00;  1 drivers
v0x564117d7fa40_0 .net "afull", 0 0, L_0x564117dca0e0;  1 drivers
v0x564117d7fb00_0 .net "afull_c", 0 0, L_0x564117dc9f00;  1 drivers
v0x564117d7fbc0_0 .net "empty", 0 0, v0x564117d7fd40_0;  alias, 1 drivers
v0x564117d7fc80_0 .net "empty_c", 0 0, L_0x564117dcaab0;  1 drivers
v0x564117d7fd40_0 .var "empty_q", 0 0;
v0x564117d7fe00_0 .net "full", 0 0, v0x564117d7ff80_0;  alias, 1 drivers
v0x564117d7fec0_0 .net "full_c", 0 0, L_0x564117dc9b40;  1 drivers
v0x564117d7ff80_0 .var "full_q", 0 0;
v0x564117d80040_0 .var "grey_rd_ptr", 2 0;
v0x564117d80120_0 .net "grey_rd_ptr_dly", 2 0, L_0x564117dca1a0;  1 drivers
v0x564117d80200_0 .var "grey_wr_ptr", 2 0;
v0x564117d802e0_0 .net "grey_wr_ptr_dly", 2 0, L_0x564117dcb650;  1 drivers
v0x564117d803c0 .array "mem", 0 3, 35 0;
v0x564117d80480_0 .net "rd_clk", 0 0, v0x564117da0ed0_0;  alias, 1 drivers
v0x564117d80520_0 .net "rd_cnt", 2 0, L_0x564117dca600;  1 drivers
v0x564117d80600_0 .net "rd_data", 35 0, v0x564117d807c0_0;  1 drivers
v0x564117d806e0_0 .net "rd_data_c", 35 0, L_0x564117dcb520;  1 drivers
v0x564117d807c0_0 .var "rd_data_q", 35 0;
v0x564117d808a0_0 .net "rd_en", 0 0, L_0x564117db94b0;  alias, 1 drivers
v0x564117d80960_0 .var "rd_ptr", 2 0;
v0x564117d80a40_0 .net "rd_ptr_inc", 2 0, L_0x564117dca3a0;  1 drivers
v0x564117d80b20_0 .net "rd_reset_n", 0 0, v0x564117da1010_0;  alias, 1 drivers
v0x564117d80bc0_0 .net "sync_rd_ptr", 2 0, L_0x564117dca2b0;  1 drivers
v0x564117d80ca0_0 .var "sync_rd_ptr_0", 2 0;
v0x564117d80d80_0 .var "sync_rd_ptr_1", 2 0;
v0x564117d80e60_0 .net "sync_wr_ptr", 2 0, L_0x564117dcb7e0;  1 drivers
v0x564117d80f40_0 .var "sync_wr_ptr_0", 2 0;
v0x564117d81020_0 .var "sync_wr_ptr_1", 2 0;
v0x564117d81100_0 .net "sync_wr_ptr_dec", 2 0, L_0x564117dca560;  1 drivers
v0x564117d811e0_0 .net "wr_clk", 0 0, v0x564117da11f0_0;  alias, 1 drivers
v0x564117d812a0_0 .net "wr_cnt", 2 0, L_0x564117dc97e0;  1 drivers
v0x564117d81380_0 .net "wr_data", 35 0, L_0x564117dcbb90;  1 drivers
v0x564117d81870_0 .net "wr_en", 0 0, L_0x564117db9220;  alias, 1 drivers
v0x564117d81930_0 .var "wr_ptr", 2 0;
v0x564117d81a10_0 .net "wr_ptr_inc", 2 0, L_0x564117dc96d0;  1 drivers
v0x564117d81af0_0 .net "wr_reset_n", 0 0, L_0x564117dcb970;  1 drivers
E_0x564117d7c480 .event posedge, v0x564117d811e0_0;
E_0x564117d7c4e0/0 .event negedge, v0x564117c5b080_0;
E_0x564117d7c4e0/1 .event posedge, v0x564117b56de0_0;
E_0x564117d7c4e0 .event/or E_0x564117d7c4e0/0, E_0x564117d7c4e0/1;
E_0x564117d7c540/0 .event negedge, v0x564117d81af0_0;
E_0x564117d7c540/1 .event posedge, v0x564117d811e0_0;
E_0x564117d7c540 .event/or E_0x564117d7c540/0, E_0x564117d7c540/1;
L_0x564117dc96d0 .arith/sum 3, v0x564117d81930_0, L_0x7fe5fac1a1c8;
L_0x564117dc97e0 .ufunc TD_tb.dut.u_wb2sdrc.u_cmdfifo.get_cnt, 3, v0x564117d81930_0, L_0x564117dca2b0 (v0x564117d7d600_0, v0x564117d7d520_0) v0x564117d7d420_0 S_0x564117d7d250;
L_0x564117dc9880 .concat [ 3 29 0 0], L_0x564117dc97e0, L_0x7fe5fac1a210;
L_0x564117dc9a50 .cmp/eq 32, L_0x564117dc9880, L_0x7fe5fac1a258;
L_0x564117dc9b40 .functor MUXZ 1, L_0x7fe5fac1a2e8, L_0x7fe5fac1a2a0, L_0x564117dc9a50, C4<>;
L_0x564117dc9cd0 .concat [ 3 29 0 0], L_0x564117dc97e0, L_0x7fe5fac1a330;
L_0x564117dc9dc0 .cmp/eq 32, L_0x564117dc9cd0, L_0x7fe5fac1a378;
L_0x564117dc9f00 .functor MUXZ 1, L_0x7fe5fac1a408, L_0x7fe5fac1a3c0, L_0x564117dc9dc0, C4<>;
L_0x564117dca2b0 .ufunc TD_tb.dut.u_wb2sdrc.u_cmdfifo.grey2bin, 3, v0x564117d80d80_0 (v0x564117d7da10_0) v0x564117d7daf0_0 S_0x564117d7d6f0;
L_0x564117dca3a0 .arith/sum 3, v0x564117d80960_0, L_0x7fe5fac1a450;
L_0x564117dca560 .arith/sub 3, L_0x564117dcb7e0, L_0x7fe5fac1a498;
L_0x564117dca600 .ufunc TD_tb.dut.u_wb2sdrc.u_cmdfifo.get_cnt, 3, L_0x564117dcb7e0, v0x564117d80960_0 (v0x564117d7d600_0, v0x564117d7d520_0) v0x564117d7d420_0 S_0x564117d7d250;
L_0x564117dca7b0 .concat [ 3 29 0 0], L_0x564117dca600, L_0x7fe5fac1a4e0;
L_0x564117dca8f0 .cmp/eq 32, L_0x564117dca7b0, L_0x7fe5fac1a528;
L_0x564117dcaab0 .functor MUXZ 1, L_0x7fe5fac1a5b8, L_0x7fe5fac1a570, L_0x564117dca8f0, C4<>;
L_0x564117dcac40 .concat [ 3 29 0 0], L_0x564117dca600, L_0x7fe5fac1a600;
L_0x564117dcadc0 .cmp/eq 32, L_0x564117dcac40, L_0x7fe5fac1a648;
L_0x564117dcaf00 .functor MUXZ 1, L_0x7fe5fac1a6d8, L_0x7fe5fac1a690, L_0x564117dcadc0, C4<>;
L_0x564117dcb1e0 .array/port v0x564117d803c0, L_0x564117dcafa0;
L_0x564117dcb2b0 .part v0x564117d80960_0, 0, 2;
L_0x564117dcafa0 .concat [ 2 2 0 0], L_0x564117dcb2b0, L_0x7fe5fac1a720;
L_0x564117dcb7e0 .ufunc TD_tb.dut.u_wb2sdrc.u_cmdfifo.grey2bin, 3, v0x564117d81020_0 (v0x564117d7da10_0) v0x564117d7daf0_0 S_0x564117d7d6f0;
S_0x564117d7c5a0 .scope function, "bin2grey" "bin2grey" 13 220, 13 220 0, S_0x564117d7be10;
 .timescale -9 -9;
v0x564117d7c790_0 .var "bin", 2 0;
v0x564117d7c890_0 .var "bin2grey", 2 0;
v0x564117d7c970_0 .var "bin_8", 8 0;
v0x564117d7ca30_0 .var "grey_8", 8 0;
TD_tb.dut.u_wb2sdrc.u_cmdfifo.bin2grey ;
    %load/vec4 v0x564117d7c790_0;
    %pad/u 9;
    %store/vec4 v0x564117d7c970_0, 0, 9;
    %load/vec4 v0x564117d7c970_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x564117d7d090_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_cmdfifo.do_grey, S_0x564117d7cec0;
    %join;
    %load/vec4  v0x564117d7d170_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d7ca30_0, 4, 2;
    %load/vec4 v0x564117d7c970_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x564117d7d090_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_cmdfifo.do_grey, S_0x564117d7cec0;
    %join;
    %load/vec4  v0x564117d7d170_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d7ca30_0, 4, 2;
    %load/vec4 v0x564117d7c970_0;
    %parti/s 3, 4, 4;
    %store/vec4 v0x564117d7d090_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_cmdfifo.do_grey, S_0x564117d7cec0;
    %join;
    %load/vec4  v0x564117d7d170_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d7ca30_0, 4, 2;
    %load/vec4 v0x564117d7c970_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0x564117d7d090_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_cmdfifo.do_grey, S_0x564117d7cec0;
    %join;
    %load/vec4  v0x564117d7d170_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d7ca30_0, 4, 2;
    %load/vec4 v0x564117d7c970_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d7ca30_0, 4, 1;
    %load/vec4 v0x564117d7ca30_0;
    %pad/u 3;
    %store/vec4 v0x564117d7c890_0, 0, 3;
    %end;
S_0x564117d7cb10 .scope function, "do_bin" "do_bin" 13 273, 13 273 0, S_0x564117d7be10;
 .timescale -9 -9;
v0x564117d7cd00_0 .var "do_bin", 1 0;
v0x564117d7cde0_0 .var "grey", 2 0;
TD_tb.dut.u_wb2sdrc.u_cmdfifo.do_bin ;
    %load/vec4 v0x564117d7cde0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.66, 8;
    %load/vec4 v0x564117d7cde0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.68, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.69, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.70, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.71, 6;
    %jmp T_8.72;
T_8.68 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d7cd00_0, 0, 2;
    %jmp T_8.72;
T_8.69 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564117d7cd00_0, 0, 2;
    %jmp T_8.72;
T_8.70 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564117d7cd00_0, 0, 2;
    %jmp T_8.72;
T_8.71 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x564117d7cd00_0, 0, 2;
    %jmp T_8.72;
T_8.72 ;
    %pop/vec4 1;
    %jmp T_8.67;
T_8.66 ;
    %load/vec4 v0x564117d7cde0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.73, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.74, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.75, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.76, 6;
    %jmp T_8.77;
T_8.73 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d7cd00_0, 0, 2;
    %jmp T_8.77;
T_8.74 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564117d7cd00_0, 0, 2;
    %jmp T_8.77;
T_8.75 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564117d7cd00_0, 0, 2;
    %jmp T_8.77;
T_8.76 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x564117d7cd00_0, 0, 2;
    %jmp T_8.77;
T_8.77 ;
    %pop/vec4 1;
T_8.67 ;
    %end;
S_0x564117d7cec0 .scope function, "do_grey" "do_grey" 13 251, 13 251 0, S_0x564117d7be10;
 .timescale -9 -9;
v0x564117d7d090_0 .var "bin", 2 0;
v0x564117d7d170_0 .var "do_grey", 1 0;
TD_tb.dut.u_wb2sdrc.u_cmdfifo.do_grey ;
    %load/vec4 v0x564117d7d090_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.78, 8;
    %load/vec4 v0x564117d7d090_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.80, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.81, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.82, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.83, 6;
    %jmp T_9.84;
T_9.80 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564117d7d170_0, 0, 2;
    %jmp T_9.84;
T_9.81 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x564117d7d170_0, 0, 2;
    %jmp T_9.84;
T_9.82 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564117d7d170_0, 0, 2;
    %jmp T_9.84;
T_9.83 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d7d170_0, 0, 2;
    %jmp T_9.84;
T_9.84 ;
    %pop/vec4 1;
    %jmp T_9.79;
T_9.78 ;
    %load/vec4 v0x564117d7d090_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.85, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.86, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.87, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.88, 6;
    %jmp T_9.89;
T_9.85 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d7d170_0, 0, 2;
    %jmp T_9.89;
T_9.86 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564117d7d170_0, 0, 2;
    %jmp T_9.89;
T_9.87 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x564117d7d170_0, 0, 2;
    %jmp T_9.89;
T_9.88 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564117d7d170_0, 0, 2;
    %jmp T_9.89;
T_9.89 ;
    %pop/vec4 1;
T_9.79 ;
    %end;
S_0x564117d7d250 .scope function, "get_cnt" "get_cnt" 13 295, 13 295 0, S_0x564117d7be10;
 .timescale -9 -9;
v0x564117d7d420_0 .var "get_cnt", 2 0;
v0x564117d7d520_0 .var "rd_ptr", 2 0;
v0x564117d7d600_0 .var "wr_ptr", 2 0;
TD_tb.dut.u_wb2sdrc.u_cmdfifo.get_cnt ;
    %load/vec4 v0x564117d7d520_0;
    %load/vec4 v0x564117d7d600_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.90, 5;
    %load/vec4 v0x564117d7d600_0;
    %load/vec4 v0x564117d7d520_0;
    %sub;
    %store/vec4 v0x564117d7d420_0, 0, 3;
    %jmp T_10.91;
T_10.90 ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x564117d7d520_0;
    %pad/u 32;
    %load/vec4 v0x564117d7d600_0;
    %pad/u 32;
    %sub;
    %sub;
    %pad/u 3;
    %store/vec4 v0x564117d7d420_0, 0, 3;
T_10.91 ;
    %end;
S_0x564117d7d6f0 .scope function, "grey2bin" "grey2bin" 13 235, 13 235 0, S_0x564117d7be10;
 .timescale -9 -9;
v0x564117d7d910_0 .var "bin_8", 8 0;
v0x564117d7da10_0 .var "grey", 2 0;
v0x564117d7daf0_0 .var "grey2bin", 2 0;
v0x564117d7dbb0_0 .var "grey_8", 8 0;
TD_tb.dut.u_wb2sdrc.u_cmdfifo.grey2bin ;
    %load/vec4 v0x564117d7da10_0;
    %pad/u 9;
    %store/vec4 v0x564117d7dbb0_0, 0, 9;
    %load/vec4 v0x564117d7dbb0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d7d910_0, 4, 1;
    %load/vec4 v0x564117d7d910_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x564117d7dbb0_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564117d7cde0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_cmdfifo.do_bin, S_0x564117d7cb10;
    %join;
    %load/vec4  v0x564117d7cd00_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d7d910_0, 4, 2;
    %load/vec4 v0x564117d7d910_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x564117d7dbb0_0;
    %parti/s 2, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564117d7cde0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_cmdfifo.do_bin, S_0x564117d7cb10;
    %join;
    %load/vec4  v0x564117d7cd00_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d7d910_0, 4, 2;
    %load/vec4 v0x564117d7d910_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x564117d7dbb0_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564117d7cde0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_cmdfifo.do_bin, S_0x564117d7cb10;
    %join;
    %load/vec4  v0x564117d7cd00_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d7d910_0, 4, 2;
    %load/vec4 v0x564117d7d910_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x564117d7dbb0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564117d7cde0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_cmdfifo.do_bin, S_0x564117d7cb10;
    %join;
    %load/vec4  v0x564117d7cd00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d7d910_0, 4, 2;
    %load/vec4 v0x564117d7d910_0;
    %pad/u 3;
    %store/vec4 v0x564117d7daf0_0, 0, 3;
    %end;
S_0x564117d81d30 .scope module, "u_rddatafifo" "async_fifo" 12 335, 13 45 0, S_0x564117d7b710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "wr_clk"
    .port_info 1 /INPUT 1 "wr_reset_n"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 33 "wr_data"
    .port_info 4 /OUTPUT 1 "full"
    .port_info 5 /OUTPUT 1 "afull"
    .port_info 6 /INPUT 1 "rd_clk"
    .port_info 7 /INPUT 1 "rd_reset_n"
    .port_info 8 /INPUT 1 "rd_en"
    .port_info 9 /OUTPUT 1 "empty"
    .port_info 10 /OUTPUT 1 "aempty"
    .port_info 11 /OUTPUT 33 "rd_data"
P_0x564117d81ed0 .param/l "AW" 0 13 65, +C4<00000000000000000000000000000010>;
P_0x564117d81f10 .param/l "DP" 0 13 59, +C4<00000000000000000000000000000100>;
P_0x564117d81f50 .param/l "EMPTY_DP" 0 13 63, C4<0>;
P_0x564117d81f90 .param/l "FULL_DP" 0 13 62, +C4<00000000000000000000000000000100>;
P_0x564117d81fd0 .param/l "RD_FAST" 0 13 61, C4<1>;
P_0x564117d82010 .param/l "W" 0 13 58, +C4<000000000000000000000000000100001>;
P_0x564117d82050 .param/l "WR_FAST" 0 13 60, C4<0>;
L_0x564117dcef60 .functor BUFZ 1, v0x564117d85e80_0, C4<0>, C4<0>, C4<0>;
L_0x564117dcfa10 .functor BUFZ 1, L_0x564117dcf7e0, C4<0>, C4<0>, C4<0>;
L_0x564117dcfad0/d .functor BUFZ 3, v0x564117d85f40_0, C4<000>, C4<000>, C4<000>;
L_0x564117dcfad0 .delay 3 (1000,1000,1000) L_0x564117dcfad0/d;
L_0x564117dd00d0 .functor BUFZ 1, L_0x564117dd03c0, C4<0>, C4<0>, C4<0>;
L_0x564117dcfd70 .functor BUFZ 1, L_0x564117dd0840, C4<0>, C4<0>, C4<0>;
L_0x564117dd0e50 .functor BUFZ 33, L_0x564117dd0b70, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0x564117dd0f10 .functor BUFZ 33, L_0x564117dd0e50, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0x564117dd0fd0/d .functor BUFZ 3, v0x564117d86100_0, C4<000>, C4<000>, C4<000>;
L_0x564117dd0fd0 .delay 3 (1000,1000,1000) L_0x564117dd0fd0/d;
L_0x7fe5fac1ad08 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x564117d83ca0_0 .net/2u *"_s0", 2 0, L_0x7fe5fac1ad08;  1 drivers
L_0x7fe5fac1ad98 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x564117d83da0_0 .net/2u *"_s10", 31 0, L_0x7fe5fac1ad98;  1 drivers
v0x564117d83e80_0 .net *"_s12", 0 0, L_0x564117dcf250;  1 drivers
L_0x7fe5fac1ade0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d83f50_0 .net/2u *"_s14", 0 0, L_0x7fe5fac1ade0;  1 drivers
L_0x7fe5fac1ae28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d84030_0 .net/2u *"_s16", 0 0, L_0x7fe5fac1ae28;  1 drivers
v0x564117d84160_0 .net *"_s20", 31 0, L_0x564117dcf5b0;  1 drivers
L_0x7fe5fac1ae70 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d84240_0 .net *"_s23", 28 0, L_0x7fe5fac1ae70;  1 drivers
L_0x7fe5fac1aeb8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x564117d84320_0 .net/2u *"_s24", 31 0, L_0x7fe5fac1aeb8;  1 drivers
v0x564117d84400_0 .net *"_s26", 0 0, L_0x564117dcf6a0;  1 drivers
L_0x7fe5fac1af00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d844c0_0 .net/2u *"_s28", 0 0, L_0x7fe5fac1af00;  1 drivers
L_0x7fe5fac1af48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d845a0_0 .net/2u *"_s30", 0 0, L_0x7fe5fac1af48;  1 drivers
L_0x7fe5fac1af90 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x564117d84680_0 .net/2u *"_s42", 2 0, L_0x7fe5fac1af90;  1 drivers
L_0x7fe5fac1afd8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x564117d84760_0 .net/2u *"_s46", 2 0, L_0x7fe5fac1afd8;  1 drivers
v0x564117d84840_0 .net *"_s52", 31 0, L_0x564117dd0140;  1 drivers
L_0x7fe5fac1b020 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d84920_0 .net *"_s55", 28 0, L_0x7fe5fac1b020;  1 drivers
L_0x7fe5fac1b068 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d84a00_0 .net/2u *"_s56", 31 0, L_0x7fe5fac1b068;  1 drivers
v0x564117d84ae0_0 .net *"_s58", 0 0, L_0x564117dd0280;  1 drivers
v0x564117d84ba0_0 .net *"_s6", 31 0, L_0x564117dcf110;  1 drivers
L_0x7fe5fac1b0b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d84c80_0 .net/2u *"_s60", 0 0, L_0x7fe5fac1b0b0;  1 drivers
L_0x7fe5fac1b0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d84d60_0 .net/2u *"_s62", 0 0, L_0x7fe5fac1b0f8;  1 drivers
v0x564117d84e40_0 .net *"_s66", 31 0, L_0x564117dd0580;  1 drivers
L_0x7fe5fac1b140 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d84f20_0 .net *"_s69", 28 0, L_0x7fe5fac1b140;  1 drivers
L_0x7fe5fac1b188 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564117d85000_0 .net/2u *"_s70", 31 0, L_0x7fe5fac1b188;  1 drivers
v0x564117d850e0_0 .net *"_s72", 0 0, L_0x564117dd0700;  1 drivers
L_0x7fe5fac1b1d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d851a0_0 .net/2u *"_s74", 0 0, L_0x7fe5fac1b1d0;  1 drivers
L_0x7fe5fac1b218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d85280_0 .net/2u *"_s76", 0 0, L_0x7fe5fac1b218;  1 drivers
v0x564117d85360_0 .net *"_s84", 32 0, L_0x564117dd0b70;  1 drivers
v0x564117d85440_0 .net *"_s87", 1 0, L_0x564117dd0c10;  1 drivers
v0x564117d85520_0 .net *"_s88", 3 0, L_0x564117dd08e0;  1 drivers
L_0x7fe5fac1ad50 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d85600_0 .net *"_s9", 28 0, L_0x7fe5fac1ad50;  1 drivers
L_0x7fe5fac1b260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564117d856e0_0 .net *"_s91", 1 0, L_0x7fe5fac1b260;  1 drivers
v0x564117d857c0_0 .net "aempty", 0 0, L_0x564117dcfd70;  1 drivers
v0x564117d85880_0 .net "aempty_c", 0 0, L_0x564117dd0840;  1 drivers
v0x564117d85940_0 .net "afull", 0 0, L_0x564117dcfa10;  1 drivers
v0x564117d85a00_0 .net "afull_c", 0 0, L_0x564117dcf7e0;  1 drivers
v0x564117d85ac0_0 .net "empty", 0 0, L_0x564117dd00d0;  alias, 1 drivers
v0x564117d85b80_0 .net "empty_c", 0 0, L_0x564117dd03c0;  1 drivers
v0x564117d85c40_0 .var "empty_q", 0 0;
v0x564117d85d00_0 .net "full", 0 0, L_0x564117dcef60;  alias, 1 drivers
v0x564117d85dc0_0 .net "full_c", 0 0, L_0x564117dcf3f0;  1 drivers
v0x564117d85e80_0 .var "full_q", 0 0;
v0x564117d85f40_0 .var "grey_rd_ptr", 2 0;
v0x564117d86020_0 .net "grey_rd_ptr_dly", 2 0, L_0x564117dcfad0;  1 drivers
v0x564117d86100_0 .var "grey_wr_ptr", 2 0;
v0x564117d861e0_0 .net "grey_wr_ptr_dly", 2 0, L_0x564117dd0fd0;  1 drivers
v0x564117d862c0 .array "mem", 0 3, 32 0;
v0x564117d86380_0 .net "rd_clk", 0 0, v0x564117da11f0_0;  alias, 1 drivers
v0x564117d86420_0 .net "rd_cnt", 2 0, L_0x564117dcff90;  1 drivers
v0x564117d864e0_0 .net "rd_data", 32 0, L_0x564117dd0f10;  1 drivers
v0x564117d865c0_0 .net "rd_data_c", 32 0, L_0x564117dd0e50;  1 drivers
v0x564117d866a0_0 .var "rd_data_q", 32 0;
v0x564117d86780_0 .net "rd_en", 0 0, L_0x564117dcee00;  alias, 1 drivers
v0x564117d86840_0 .var "rd_ptr", 2 0;
v0x564117d86920_0 .net "rd_ptr_inc", 2 0, L_0x564117dcfcd0;  1 drivers
v0x564117d86a00_0 .net "rd_reset_n", 0 0, L_0x564117dd1320;  1 drivers
v0x564117d86ac0_0 .net "sync_rd_ptr", 2 0, L_0x564117dcfbe0;  1 drivers
v0x564117d86ba0_0 .var "sync_rd_ptr_0", 2 0;
v0x564117d86c80_0 .var "sync_rd_ptr_1", 2 0;
v0x564117d86d60_0 .net "sync_wr_ptr", 2 0, L_0x564117dd1130;  1 drivers
v0x564117d86e40_0 .var "sync_wr_ptr_0", 2 0;
v0x564117d86f20_0 .var "sync_wr_ptr_1", 2 0;
v0x564117d87000_0 .net "sync_wr_ptr_dec", 2 0, L_0x564117dcfe90;  1 drivers
v0x564117d870e0_0 .net "wr_clk", 0 0, v0x564117da0ed0_0;  alias, 1 drivers
v0x564117d87180_0 .net "wr_cnt", 2 0, L_0x564117dcf020;  1 drivers
v0x564117d87260_0 .net "wr_data", 32 0, L_0x564117dd0cb0;  1 drivers
v0x564117d87750_0 .net "wr_en", 0 0, L_0x564117dceb00;  alias, 1 drivers
v0x564117d87810_0 .var "wr_ptr", 2 0;
v0x564117d878f0_0 .net "wr_ptr_inc", 2 0, L_0x564117dceec0;  1 drivers
v0x564117d879d0_0 .net "wr_reset_n", 0 0, v0x564117da1010_0;  alias, 1 drivers
E_0x564117d824f0/0 .event negedge, v0x564117d86a00_0;
E_0x564117d824f0/1 .event posedge, v0x564117d811e0_0;
E_0x564117d824f0 .event/or E_0x564117d824f0/0, E_0x564117d824f0/1;
L_0x564117dceec0 .arith/sum 3, v0x564117d87810_0, L_0x7fe5fac1ad08;
L_0x564117dcf020 .ufunc TD_tb.dut.u_wb2sdrc.u_rddatafifo.get_cnt, 3, v0x564117d87810_0, L_0x564117dcfbe0 (v0x564117d83610_0, v0x564117d83530_0) v0x564117d83430_0 S_0x564117d83260;
L_0x564117dcf110 .concat [ 3 29 0 0], L_0x564117dcf020, L_0x7fe5fac1ad50;
L_0x564117dcf250 .cmp/eq 32, L_0x564117dcf110, L_0x7fe5fac1ad98;
L_0x564117dcf3f0 .functor MUXZ 1, L_0x7fe5fac1ae28, L_0x7fe5fac1ade0, L_0x564117dcf250, C4<>;
L_0x564117dcf5b0 .concat [ 3 29 0 0], L_0x564117dcf020, L_0x7fe5fac1ae70;
L_0x564117dcf6a0 .cmp/eq 32, L_0x564117dcf5b0, L_0x7fe5fac1aeb8;
L_0x564117dcf7e0 .functor MUXZ 1, L_0x7fe5fac1af48, L_0x7fe5fac1af00, L_0x564117dcf6a0, C4<>;
L_0x564117dcfbe0 .ufunc TD_tb.dut.u_wb2sdrc.u_rddatafifo.grey2bin, 3, v0x564117d86c80_0 (v0x564117d83a20_0) v0x564117d83b00_0 S_0x564117d83700;
L_0x564117dcfcd0 .arith/sum 3, v0x564117d86840_0, L_0x7fe5fac1af90;
L_0x564117dcfe90 .arith/sub 3, L_0x564117dd1130, L_0x7fe5fac1afd8;
L_0x564117dcff90 .ufunc TD_tb.dut.u_wb2sdrc.u_rddatafifo.get_cnt, 3, L_0x564117dd1130, v0x564117d86840_0 (v0x564117d83610_0, v0x564117d83530_0) v0x564117d83430_0 S_0x564117d83260;
L_0x564117dd0140 .concat [ 3 29 0 0], L_0x564117dcff90, L_0x7fe5fac1b020;
L_0x564117dd0280 .cmp/eq 32, L_0x564117dd0140, L_0x7fe5fac1b068;
L_0x564117dd03c0 .functor MUXZ 1, L_0x7fe5fac1b0f8, L_0x7fe5fac1b0b0, L_0x564117dd0280, C4<>;
L_0x564117dd0580 .concat [ 3 29 0 0], L_0x564117dcff90, L_0x7fe5fac1b140;
L_0x564117dd0700 .cmp/eq 32, L_0x564117dd0580, L_0x7fe5fac1b188;
L_0x564117dd0840 .functor MUXZ 1, L_0x7fe5fac1b218, L_0x7fe5fac1b1d0, L_0x564117dd0700, C4<>;
L_0x564117dd0b70 .array/port v0x564117d862c0, L_0x564117dd08e0;
L_0x564117dd0c10 .part v0x564117d86840_0, 0, 2;
L_0x564117dd08e0 .concat [ 2 2 0 0], L_0x564117dd0c10, L_0x7fe5fac1b260;
L_0x564117dd1130 .ufunc TD_tb.dut.u_wb2sdrc.u_rddatafifo.grey2bin, 3, v0x564117d86f20_0 (v0x564117d83a20_0) v0x564117d83b00_0 S_0x564117d83700;
S_0x564117d82550 .scope function, "bin2grey" "bin2grey" 13 220, 13 220 0, S_0x564117d81d30;
 .timescale -9 -9;
v0x564117d82740_0 .var "bin", 2 0;
v0x564117d82840_0 .var "bin2grey", 2 0;
v0x564117d82920_0 .var "bin_8", 8 0;
v0x564117d82a10_0 .var "grey_8", 8 0;
TD_tb.dut.u_wb2sdrc.u_rddatafifo.bin2grey ;
    %load/vec4 v0x564117d82740_0;
    %pad/u 9;
    %store/vec4 v0x564117d82920_0, 0, 9;
    %load/vec4 v0x564117d82920_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x564117d830a0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_rddatafifo.do_grey, S_0x564117d82ea0;
    %join;
    %load/vec4  v0x564117d83180_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d82a10_0, 4, 2;
    %load/vec4 v0x564117d82920_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x564117d830a0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_rddatafifo.do_grey, S_0x564117d82ea0;
    %join;
    %load/vec4  v0x564117d83180_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d82a10_0, 4, 2;
    %load/vec4 v0x564117d82920_0;
    %parti/s 3, 4, 4;
    %store/vec4 v0x564117d830a0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_rddatafifo.do_grey, S_0x564117d82ea0;
    %join;
    %load/vec4  v0x564117d83180_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d82a10_0, 4, 2;
    %load/vec4 v0x564117d82920_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0x564117d830a0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_rddatafifo.do_grey, S_0x564117d82ea0;
    %join;
    %load/vec4  v0x564117d83180_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d82a10_0, 4, 2;
    %load/vec4 v0x564117d82920_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d82a10_0, 4, 1;
    %load/vec4 v0x564117d82a10_0;
    %pad/u 3;
    %store/vec4 v0x564117d82840_0, 0, 3;
    %end;
S_0x564117d82af0 .scope function, "do_bin" "do_bin" 13 273, 13 273 0, S_0x564117d81d30;
 .timescale -9 -9;
v0x564117d82ce0_0 .var "do_bin", 1 0;
v0x564117d82dc0_0 .var "grey", 2 0;
TD_tb.dut.u_wb2sdrc.u_rddatafifo.do_bin ;
    %load/vec4 v0x564117d82dc0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.92, 8;
    %load/vec4 v0x564117d82dc0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.94, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.95, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.96, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.97, 6;
    %jmp T_13.98;
T_13.94 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d82ce0_0, 0, 2;
    %jmp T_13.98;
T_13.95 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564117d82ce0_0, 0, 2;
    %jmp T_13.98;
T_13.96 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564117d82ce0_0, 0, 2;
    %jmp T_13.98;
T_13.97 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x564117d82ce0_0, 0, 2;
    %jmp T_13.98;
T_13.98 ;
    %pop/vec4 1;
    %jmp T_13.93;
T_13.92 ;
    %load/vec4 v0x564117d82dc0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.99, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.100, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.101, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.102, 6;
    %jmp T_13.103;
T_13.99 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d82ce0_0, 0, 2;
    %jmp T_13.103;
T_13.100 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564117d82ce0_0, 0, 2;
    %jmp T_13.103;
T_13.101 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564117d82ce0_0, 0, 2;
    %jmp T_13.103;
T_13.102 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x564117d82ce0_0, 0, 2;
    %jmp T_13.103;
T_13.103 ;
    %pop/vec4 1;
T_13.93 ;
    %end;
S_0x564117d82ea0 .scope function, "do_grey" "do_grey" 13 251, 13 251 0, S_0x564117d81d30;
 .timescale -9 -9;
v0x564117d830a0_0 .var "bin", 2 0;
v0x564117d83180_0 .var "do_grey", 1 0;
TD_tb.dut.u_wb2sdrc.u_rddatafifo.do_grey ;
    %load/vec4 v0x564117d830a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.104, 8;
    %load/vec4 v0x564117d830a0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.106, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.107, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.108, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.109, 6;
    %jmp T_14.110;
T_14.106 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564117d83180_0, 0, 2;
    %jmp T_14.110;
T_14.107 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x564117d83180_0, 0, 2;
    %jmp T_14.110;
T_14.108 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564117d83180_0, 0, 2;
    %jmp T_14.110;
T_14.109 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d83180_0, 0, 2;
    %jmp T_14.110;
T_14.110 ;
    %pop/vec4 1;
    %jmp T_14.105;
T_14.104 ;
    %load/vec4 v0x564117d830a0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.111, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.112, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.113, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.114, 6;
    %jmp T_14.115;
T_14.111 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d83180_0, 0, 2;
    %jmp T_14.115;
T_14.112 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564117d83180_0, 0, 2;
    %jmp T_14.115;
T_14.113 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x564117d83180_0, 0, 2;
    %jmp T_14.115;
T_14.114 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564117d83180_0, 0, 2;
    %jmp T_14.115;
T_14.115 ;
    %pop/vec4 1;
T_14.105 ;
    %end;
S_0x564117d83260 .scope function, "get_cnt" "get_cnt" 13 295, 13 295 0, S_0x564117d81d30;
 .timescale -9 -9;
v0x564117d83430_0 .var "get_cnt", 2 0;
v0x564117d83530_0 .var "rd_ptr", 2 0;
v0x564117d83610_0 .var "wr_ptr", 2 0;
TD_tb.dut.u_wb2sdrc.u_rddatafifo.get_cnt ;
    %load/vec4 v0x564117d83530_0;
    %load/vec4 v0x564117d83610_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_15.116, 5;
    %load/vec4 v0x564117d83610_0;
    %load/vec4 v0x564117d83530_0;
    %sub;
    %store/vec4 v0x564117d83430_0, 0, 3;
    %jmp T_15.117;
T_15.116 ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x564117d83530_0;
    %pad/u 32;
    %load/vec4 v0x564117d83610_0;
    %pad/u 32;
    %sub;
    %sub;
    %pad/u 3;
    %store/vec4 v0x564117d83430_0, 0, 3;
T_15.117 ;
    %end;
S_0x564117d83700 .scope function, "grey2bin" "grey2bin" 13 235, 13 235 0, S_0x564117d81d30;
 .timescale -9 -9;
v0x564117d83920_0 .var "bin_8", 8 0;
v0x564117d83a20_0 .var "grey", 2 0;
v0x564117d83b00_0 .var "grey2bin", 2 0;
v0x564117d83bc0_0 .var "grey_8", 8 0;
TD_tb.dut.u_wb2sdrc.u_rddatafifo.grey2bin ;
    %load/vec4 v0x564117d83a20_0;
    %pad/u 9;
    %store/vec4 v0x564117d83bc0_0, 0, 9;
    %load/vec4 v0x564117d83bc0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d83920_0, 4, 1;
    %load/vec4 v0x564117d83920_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x564117d83bc0_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564117d82dc0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_rddatafifo.do_bin, S_0x564117d82af0;
    %join;
    %load/vec4  v0x564117d82ce0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d83920_0, 4, 2;
    %load/vec4 v0x564117d83920_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x564117d83bc0_0;
    %parti/s 2, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564117d82dc0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_rddatafifo.do_bin, S_0x564117d82af0;
    %join;
    %load/vec4  v0x564117d82ce0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d83920_0, 4, 2;
    %load/vec4 v0x564117d83920_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x564117d83bc0_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564117d82dc0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_rddatafifo.do_bin, S_0x564117d82af0;
    %join;
    %load/vec4  v0x564117d82ce0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d83920_0, 4, 2;
    %load/vec4 v0x564117d83920_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x564117d83bc0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564117d82dc0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_rddatafifo.do_bin, S_0x564117d82af0;
    %join;
    %load/vec4  v0x564117d82ce0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d83920_0, 4, 2;
    %load/vec4 v0x564117d83920_0;
    %pad/u 3;
    %store/vec4 v0x564117d83b00_0, 0, 3;
    %end;
S_0x564117d87bf0 .scope module, "u_wrdatafifo" "async_fifo" 12 275, 13 45 0, S_0x564117d7b710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "wr_clk"
    .port_info 1 /INPUT 1 "wr_reset_n"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 36 "wr_data"
    .port_info 4 /OUTPUT 1 "full"
    .port_info 5 /OUTPUT 1 "afull"
    .port_info 6 /INPUT 1 "rd_clk"
    .port_info 7 /INPUT 1 "rd_reset_n"
    .port_info 8 /INPUT 1 "rd_en"
    .port_info 9 /OUTPUT 1 "empty"
    .port_info 10 /OUTPUT 1 "aempty"
    .port_info 11 /OUTPUT 36 "rd_data"
P_0x564117d87da0 .param/l "AW" 0 13 65, +C4<00000000000000000000000000000011>;
P_0x564117d87de0 .param/l "DP" 0 13 59, +C4<00000000000000000000000000001000>;
P_0x564117d87e20 .param/l "EMPTY_DP" 0 13 63, C4<0>;
P_0x564117d87e60 .param/l "FULL_DP" 0 13 62, +C4<00000000000000000000000000001000>;
P_0x564117d87ea0 .param/l "RD_FAST" 0 13 61, C4<1>;
P_0x564117d87ee0 .param/l "W" 0 13 58, +C4<000000000000000000000000000100100>;
P_0x564117d87f20 .param/l "WR_FAST" 0 13 60, C4<0>;
L_0x564117dccd10 .functor BUFZ 1, L_0x564117dccb30, C4<0>, C4<0>, C4<0>;
L_0x564117dccdd0/d .functor BUFZ 4, v0x564117d8be40_0, C4<0000>, C4<0000>, C4<0000>;
L_0x564117dccdd0 .delay 4 (1000,1000,1000) L_0x564117dccdd0/d;
L_0x564117dcd400 .functor BUFZ 1, L_0x564117dcd770, C4<0>, C4<0>, C4<0>;
L_0x564117dcd0a0 .functor BUFZ 1, L_0x564117dcdbf0, C4<0>, C4<0>, C4<0>;
L_0x564117dce250 .functor BUFZ 36, L_0x564117dcdf70, C4<000000000000000000000000000000000000>, C4<000000000000000000000000000000000000>, C4<000000000000000000000000000000000000>;
L_0x564117dce310 .functor BUFZ 36, L_0x564117dce250, C4<000000000000000000000000000000000000>, C4<000000000000000000000000000000000000>, C4<000000000000000000000000000000000000>;
L_0x564117dce3d0/d .functor BUFZ 4, v0x564117d8c000_0, C4<0000>, C4<0000>, C4<0000>;
L_0x564117dce3d0 .delay 4 (1000,1000,1000) L_0x564117dce3d0/d;
L_0x7fe5fac1a768 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x564117d89ba0_0 .net/2u *"_s0", 3 0, L_0x7fe5fac1a768;  1 drivers
L_0x7fe5fac1a7f8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x564117d89ca0_0 .net/2u *"_s10", 31 0, L_0x7fe5fac1a7f8;  1 drivers
v0x564117d89d80_0 .net *"_s12", 0 0, L_0x564117dcc3c0;  1 drivers
L_0x7fe5fac1a840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d89e50_0 .net/2u *"_s14", 0 0, L_0x7fe5fac1a840;  1 drivers
L_0x7fe5fac1a888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d89f30_0 .net/2u *"_s16", 0 0, L_0x7fe5fac1a888;  1 drivers
v0x564117d8a060_0 .net *"_s20", 31 0, L_0x564117dcc6f0;  1 drivers
L_0x7fe5fac1a8d0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d8a140_0 .net *"_s23", 27 0, L_0x7fe5fac1a8d0;  1 drivers
L_0x7fe5fac1a918 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x564117d8a220_0 .net/2u *"_s24", 31 0, L_0x7fe5fac1a918;  1 drivers
v0x564117d8a300_0 .net *"_s26", 0 0, L_0x564117dcc9f0;  1 drivers
L_0x7fe5fac1a960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d8a3c0_0 .net/2u *"_s28", 0 0, L_0x7fe5fac1a960;  1 drivers
L_0x7fe5fac1a9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d8a4a0_0 .net/2u *"_s30", 0 0, L_0x7fe5fac1a9a8;  1 drivers
L_0x7fe5fac1a9f0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x564117d8a580_0 .net/2u *"_s42", 3 0, L_0x7fe5fac1a9f0;  1 drivers
L_0x7fe5fac1aa38 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x564117d8a660_0 .net/2u *"_s46", 3 0, L_0x7fe5fac1aa38;  1 drivers
v0x564117d8a740_0 .net *"_s52", 31 0, L_0x564117dcd470;  1 drivers
L_0x7fe5fac1aa80 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d8a820_0 .net *"_s55", 27 0, L_0x7fe5fac1aa80;  1 drivers
L_0x7fe5fac1aac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d8a900_0 .net/2u *"_s56", 31 0, L_0x7fe5fac1aac8;  1 drivers
v0x564117d8a9e0_0 .net *"_s58", 0 0, L_0x564117dcd5b0;  1 drivers
v0x564117d8aaa0_0 .net *"_s6", 31 0, L_0x564117dcc280;  1 drivers
L_0x7fe5fac1ab10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d8ab80_0 .net/2u *"_s60", 0 0, L_0x7fe5fac1ab10;  1 drivers
L_0x7fe5fac1ab58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d8ac60_0 .net/2u *"_s62", 0 0, L_0x7fe5fac1ab58;  1 drivers
v0x564117d8ad40_0 .net *"_s66", 31 0, L_0x564117dcd930;  1 drivers
L_0x7fe5fac1aba0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d8ae20_0 .net *"_s69", 27 0, L_0x7fe5fac1aba0;  1 drivers
L_0x7fe5fac1abe8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x564117d8af00_0 .net/2u *"_s70", 31 0, L_0x7fe5fac1abe8;  1 drivers
v0x564117d8afe0_0 .net *"_s72", 0 0, L_0x564117dcdab0;  1 drivers
L_0x7fe5fac1ac30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d8b0a0_0 .net/2u *"_s74", 0 0, L_0x7fe5fac1ac30;  1 drivers
L_0x7fe5fac1ac78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564117d8b180_0 .net/2u *"_s76", 0 0, L_0x7fe5fac1ac78;  1 drivers
v0x564117d8b260_0 .net *"_s84", 35 0, L_0x564117dcdf70;  1 drivers
v0x564117d8b340_0 .net *"_s87", 2 0, L_0x564117dce010;  1 drivers
v0x564117d8b420_0 .net *"_s88", 4 0, L_0x564117dcdc90;  1 drivers
L_0x7fe5fac1a7b0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x564117d8b500_0 .net *"_s9", 27 0, L_0x7fe5fac1a7b0;  1 drivers
L_0x7fe5fac1acc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564117d8b5e0_0 .net *"_s91", 1 0, L_0x7fe5fac1acc0;  1 drivers
v0x564117d8b6c0_0 .net "aempty", 0 0, L_0x564117dcd0a0;  1 drivers
v0x564117d8b780_0 .net "aempty_c", 0 0, L_0x564117dcdbf0;  1 drivers
v0x564117d8b840_0 .net "afull", 0 0, L_0x564117dccd10;  1 drivers
v0x564117d8b900_0 .net "afull_c", 0 0, L_0x564117dccb30;  1 drivers
v0x564117d8b9c0_0 .net "empty", 0 0, L_0x564117dcd400;  alias, 1 drivers
v0x564117d8ba80_0 .net "empty_c", 0 0, L_0x564117dcd770;  1 drivers
v0x564117d8bb40_0 .var "empty_q", 0 0;
v0x564117d8bc00_0 .net "full", 0 0, v0x564117d8bd80_0;  alias, 1 drivers
v0x564117d8bcc0_0 .net "full_c", 0 0, L_0x564117dcc530;  1 drivers
v0x564117d8bd80_0 .var "full_q", 0 0;
v0x564117d8be40_0 .var "grey_rd_ptr", 3 0;
v0x564117d8bf20_0 .net "grey_rd_ptr_dly", 3 0, L_0x564117dccdd0;  1 drivers
v0x564117d8c000_0 .var "grey_wr_ptr", 3 0;
v0x564117d8c0e0_0 .net "grey_wr_ptr_dly", 3 0, L_0x564117dce3d0;  1 drivers
v0x564117d8c1c0 .array "mem", 0 7, 35 0;
v0x564117d8c280_0 .net "rd_clk", 0 0, v0x564117da0ed0_0;  alias, 1 drivers
v0x564117d8c320_0 .net "rd_cnt", 3 0, L_0x564117dcd2c0;  1 drivers
v0x564117d8c400_0 .net "rd_data", 35 0, L_0x564117dce310;  1 drivers
v0x564117d8c4e0_0 .net "rd_data_c", 35 0, L_0x564117dce250;  1 drivers
v0x564117d8c5c0_0 .var "rd_data_q", 35 0;
v0x564117d8c6a0_0 .net "rd_en", 0 0, L_0x564117dcc0d0;  alias, 1 drivers
v0x564117d8c760_0 .var "rd_ptr", 3 0;
v0x564117d8c840_0 .net "rd_ptr_inc", 3 0, L_0x564117dcd000;  1 drivers
v0x564117d8c920_0 .net "rd_reset_n", 0 0, v0x564117da1010_0;  alias, 1 drivers
v0x564117d8c9c0_0 .net "sync_rd_ptr", 3 0, L_0x564117dccee0;  1 drivers
v0x564117d8caa0_0 .var "sync_rd_ptr_0", 3 0;
v0x564117d8cb80_0 .var "sync_rd_ptr_1", 3 0;
v0x564117d8cc60_0 .net "sync_wr_ptr", 3 0, L_0x564117dce530;  1 drivers
v0x564117d8cd40_0 .var "sync_wr_ptr_0", 3 0;
v0x564117d8ce20_0 .var "sync_wr_ptr_1", 3 0;
v0x564117d8cf00_0 .net "sync_wr_ptr_dec", 3 0, L_0x564117dcd1c0;  1 drivers
v0x564117d8cfe0_0 .net "wr_clk", 0 0, v0x564117da11f0_0;  alias, 1 drivers
v0x564117d8d080_0 .net "wr_cnt", 3 0, L_0x564117dcc1e0;  1 drivers
v0x564117d8d160_0 .net "wr_data", 35 0, L_0x564117dcbf00;  1 drivers
v0x564117d8d650_0 .net "wr_en", 0 0, L_0x564117db92c0;  alias, 1 drivers
v0x564117d8d710_0 .var "wr_ptr", 3 0;
v0x564117d8d7f0_0 .net "wr_ptr_inc", 3 0, L_0x564117dcc140;  1 drivers
v0x564117d8d8d0_0 .net "wr_reset_n", 0 0, L_0x564117dce690;  1 drivers
E_0x564117d883f0/0 .event negedge, v0x564117d8d8d0_0;
E_0x564117d883f0/1 .event posedge, v0x564117d811e0_0;
E_0x564117d883f0 .event/or E_0x564117d883f0/0, E_0x564117d883f0/1;
L_0x564117dcc140 .arith/sum 4, v0x564117d8d710_0, L_0x7fe5fac1a768;
L_0x564117dcc1e0 .ufunc TD_tb.dut.u_wb2sdrc.u_wrdatafifo.get_cnt, 4, v0x564117d8d710_0, L_0x564117dccee0 (v0x564117d89510_0, v0x564117d89430_0) v0x564117d89330_0 S_0x564117d89160;
L_0x564117dcc280 .concat [ 4 28 0 0], L_0x564117dcc1e0, L_0x7fe5fac1a7b0;
L_0x564117dcc3c0 .cmp/eq 32, L_0x564117dcc280, L_0x7fe5fac1a7f8;
L_0x564117dcc530 .functor MUXZ 1, L_0x7fe5fac1a888, L_0x7fe5fac1a840, L_0x564117dcc3c0, C4<>;
L_0x564117dcc6f0 .concat [ 4 28 0 0], L_0x564117dcc1e0, L_0x7fe5fac1a8d0;
L_0x564117dcc9f0 .cmp/eq 32, L_0x564117dcc6f0, L_0x7fe5fac1a918;
L_0x564117dccb30 .functor MUXZ 1, L_0x7fe5fac1a9a8, L_0x7fe5fac1a960, L_0x564117dcc9f0, C4<>;
L_0x564117dccee0 .ufunc TD_tb.dut.u_wb2sdrc.u_wrdatafifo.grey2bin, 4, v0x564117d8cb80_0 (v0x564117d89920_0) v0x564117d89a00_0 S_0x564117d89600;
L_0x564117dcd000 .arith/sum 4, v0x564117d8c760_0, L_0x7fe5fac1a9f0;
L_0x564117dcd1c0 .arith/sub 4, L_0x564117dce530, L_0x7fe5fac1aa38;
L_0x564117dcd2c0 .ufunc TD_tb.dut.u_wb2sdrc.u_wrdatafifo.get_cnt, 4, L_0x564117dce530, v0x564117d8c760_0 (v0x564117d89510_0, v0x564117d89430_0) v0x564117d89330_0 S_0x564117d89160;
L_0x564117dcd470 .concat [ 4 28 0 0], L_0x564117dcd2c0, L_0x7fe5fac1aa80;
L_0x564117dcd5b0 .cmp/eq 32, L_0x564117dcd470, L_0x7fe5fac1aac8;
L_0x564117dcd770 .functor MUXZ 1, L_0x7fe5fac1ab58, L_0x7fe5fac1ab10, L_0x564117dcd5b0, C4<>;
L_0x564117dcd930 .concat [ 4 28 0 0], L_0x564117dcd2c0, L_0x7fe5fac1aba0;
L_0x564117dcdab0 .cmp/eq 32, L_0x564117dcd930, L_0x7fe5fac1abe8;
L_0x564117dcdbf0 .functor MUXZ 1, L_0x7fe5fac1ac78, L_0x7fe5fac1ac30, L_0x564117dcdab0, C4<>;
L_0x564117dcdf70 .array/port v0x564117d8c1c0, L_0x564117dcdc90;
L_0x564117dce010 .part v0x564117d8c760_0, 0, 3;
L_0x564117dcdc90 .concat [ 3 2 0 0], L_0x564117dce010, L_0x7fe5fac1acc0;
L_0x564117dce530 .ufunc TD_tb.dut.u_wb2sdrc.u_wrdatafifo.grey2bin, 4, v0x564117d8ce20_0 (v0x564117d89920_0) v0x564117d89a00_0 S_0x564117d89600;
S_0x564117d88450 .scope function, "bin2grey" "bin2grey" 13 220, 13 220 0, S_0x564117d87bf0;
 .timescale -9 -9;
v0x564117d88640_0 .var "bin", 3 0;
v0x564117d88740_0 .var "bin2grey", 3 0;
v0x564117d88820_0 .var "bin_8", 8 0;
v0x564117d88910_0 .var "grey_8", 8 0;
TD_tb.dut.u_wb2sdrc.u_wrdatafifo.bin2grey ;
    %load/vec4 v0x564117d88640_0;
    %pad/u 9;
    %store/vec4 v0x564117d88820_0, 0, 9;
    %load/vec4 v0x564117d88820_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x564117d88fa0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_wrdatafifo.do_grey, S_0x564117d88da0;
    %join;
    %load/vec4  v0x564117d89080_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d88910_0, 4, 2;
    %load/vec4 v0x564117d88820_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x564117d88fa0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_wrdatafifo.do_grey, S_0x564117d88da0;
    %join;
    %load/vec4  v0x564117d89080_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d88910_0, 4, 2;
    %load/vec4 v0x564117d88820_0;
    %parti/s 3, 4, 4;
    %store/vec4 v0x564117d88fa0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_wrdatafifo.do_grey, S_0x564117d88da0;
    %join;
    %load/vec4  v0x564117d89080_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d88910_0, 4, 2;
    %load/vec4 v0x564117d88820_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0x564117d88fa0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_wrdatafifo.do_grey, S_0x564117d88da0;
    %join;
    %load/vec4  v0x564117d89080_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d88910_0, 4, 2;
    %load/vec4 v0x564117d88820_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d88910_0, 4, 1;
    %load/vec4 v0x564117d88910_0;
    %pad/u 4;
    %store/vec4 v0x564117d88740_0, 0, 4;
    %end;
S_0x564117d889f0 .scope function, "do_bin" "do_bin" 13 273, 13 273 0, S_0x564117d87bf0;
 .timescale -9 -9;
v0x564117d88be0_0 .var "do_bin", 1 0;
v0x564117d88cc0_0 .var "grey", 2 0;
TD_tb.dut.u_wb2sdrc.u_wrdatafifo.do_bin ;
    %load/vec4 v0x564117d88cc0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.118, 8;
    %load/vec4 v0x564117d88cc0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.120, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.121, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.122, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.123, 6;
    %jmp T_18.124;
T_18.120 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d88be0_0, 0, 2;
    %jmp T_18.124;
T_18.121 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564117d88be0_0, 0, 2;
    %jmp T_18.124;
T_18.122 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564117d88be0_0, 0, 2;
    %jmp T_18.124;
T_18.123 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x564117d88be0_0, 0, 2;
    %jmp T_18.124;
T_18.124 ;
    %pop/vec4 1;
    %jmp T_18.119;
T_18.118 ;
    %load/vec4 v0x564117d88cc0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.125, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.126, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.127, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.128, 6;
    %jmp T_18.129;
T_18.125 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d88be0_0, 0, 2;
    %jmp T_18.129;
T_18.126 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564117d88be0_0, 0, 2;
    %jmp T_18.129;
T_18.127 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564117d88be0_0, 0, 2;
    %jmp T_18.129;
T_18.128 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x564117d88be0_0, 0, 2;
    %jmp T_18.129;
T_18.129 ;
    %pop/vec4 1;
T_18.119 ;
    %end;
S_0x564117d88da0 .scope function, "do_grey" "do_grey" 13 251, 13 251 0, S_0x564117d87bf0;
 .timescale -9 -9;
v0x564117d88fa0_0 .var "bin", 2 0;
v0x564117d89080_0 .var "do_grey", 1 0;
TD_tb.dut.u_wb2sdrc.u_wrdatafifo.do_grey ;
    %load/vec4 v0x564117d88fa0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.130, 8;
    %load/vec4 v0x564117d88fa0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.132, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.133, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.134, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.135, 6;
    %jmp T_19.136;
T_19.132 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564117d89080_0, 0, 2;
    %jmp T_19.136;
T_19.133 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x564117d89080_0, 0, 2;
    %jmp T_19.136;
T_19.134 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564117d89080_0, 0, 2;
    %jmp T_19.136;
T_19.135 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d89080_0, 0, 2;
    %jmp T_19.136;
T_19.136 ;
    %pop/vec4 1;
    %jmp T_19.131;
T_19.130 ;
    %load/vec4 v0x564117d88fa0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.137, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.138, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.139, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.140, 6;
    %jmp T_19.141;
T_19.137 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d89080_0, 0, 2;
    %jmp T_19.141;
T_19.138 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564117d89080_0, 0, 2;
    %jmp T_19.141;
T_19.139 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x564117d89080_0, 0, 2;
    %jmp T_19.141;
T_19.140 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564117d89080_0, 0, 2;
    %jmp T_19.141;
T_19.141 ;
    %pop/vec4 1;
T_19.131 ;
    %end;
S_0x564117d89160 .scope function, "get_cnt" "get_cnt" 13 295, 13 295 0, S_0x564117d87bf0;
 .timescale -9 -9;
v0x564117d89330_0 .var "get_cnt", 3 0;
v0x564117d89430_0 .var "rd_ptr", 3 0;
v0x564117d89510_0 .var "wr_ptr", 3 0;
TD_tb.dut.u_wb2sdrc.u_wrdatafifo.get_cnt ;
    %load/vec4 v0x564117d89430_0;
    %load/vec4 v0x564117d89510_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_20.142, 5;
    %load/vec4 v0x564117d89510_0;
    %load/vec4 v0x564117d89430_0;
    %sub;
    %store/vec4 v0x564117d89330_0, 0, 4;
    %jmp T_20.143;
T_20.142 ;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x564117d89430_0;
    %pad/u 32;
    %load/vec4 v0x564117d89510_0;
    %pad/u 32;
    %sub;
    %sub;
    %pad/u 4;
    %store/vec4 v0x564117d89330_0, 0, 4;
T_20.143 ;
    %end;
S_0x564117d89600 .scope function, "grey2bin" "grey2bin" 13 235, 13 235 0, S_0x564117d87bf0;
 .timescale -9 -9;
v0x564117d89820_0 .var "bin_8", 8 0;
v0x564117d89920_0 .var "grey", 3 0;
v0x564117d89a00_0 .var "grey2bin", 3 0;
v0x564117d89ac0_0 .var "grey_8", 8 0;
TD_tb.dut.u_wb2sdrc.u_wrdatafifo.grey2bin ;
    %load/vec4 v0x564117d89920_0;
    %pad/u 9;
    %store/vec4 v0x564117d89ac0_0, 0, 9;
    %load/vec4 v0x564117d89ac0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d89820_0, 4, 1;
    %load/vec4 v0x564117d89820_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x564117d89ac0_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564117d88cc0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_wrdatafifo.do_bin, S_0x564117d889f0;
    %join;
    %load/vec4  v0x564117d88be0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d89820_0, 4, 2;
    %load/vec4 v0x564117d89820_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x564117d89ac0_0;
    %parti/s 2, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564117d88cc0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_wrdatafifo.do_bin, S_0x564117d889f0;
    %join;
    %load/vec4  v0x564117d88be0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d89820_0, 4, 2;
    %load/vec4 v0x564117d89820_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x564117d89ac0_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564117d88cc0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_wrdatafifo.do_bin, S_0x564117d889f0;
    %join;
    %load/vec4  v0x564117d88be0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d89820_0, 4, 2;
    %load/vec4 v0x564117d89820_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x564117d89ac0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564117d88cc0_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_wrdatafifo.do_bin, S_0x564117d889f0;
    %join;
    %load/vec4  v0x564117d88be0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d89820_0, 4, 2;
    %load/vec4 v0x564117d89820_0;
    %pad/u 4;
    %store/vec4 v0x564117d89a00_0, 0, 4;
    %end;
S_0x564117d94670 .scope module, "u_sdram32" "mt48lc2m32b2" 4 123, 14 42 0, S_0x564117cce6c0;
 .timescale -9 -12;
    .port_info 0 /INOUT 32 "Dq"
    .port_info 1 /INPUT 11 "Addr"
    .port_info 2 /INPUT 2 "Ba"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Cke"
    .port_info 5 /INPUT 1 "Cs_n"
    .port_info 6 /INPUT 1 "Ras_n"
    .port_info 7 /INPUT 1 "Cas_n"
    .port_info 8 /INPUT 1 "We_n"
    .port_info 9 /INPUT 4 "Dqm"
P_0x564117d94810 .param/l "addr_bits" 0 14 44, +C4<00000000000000000000000000001011>;
P_0x564117d94850 .param/l "col_bits" 0 14 46, +C4<00000000000000000000000000001000>;
P_0x564117d94890 .param/l "data_bits" 0 14 45, +C4<00000000000000000000000000100000>;
P_0x564117d948d0 .param/l "mem_sizes" 0 14 47, +C4<00000000000001111111111111111111>;
P_0x564117d94910 .param/real "tAC" 0 14 139, Cr<m5800000000000000gfc4>; value=5.50000
P_0x564117d94950 .param/real "tAH" 0 14 1070, Cr<m4000000000000000gfc2>; value=1.00000
P_0x564117d94990 .param/real "tAS" 0 14 1071, Cr<m6000000000000000gfc2>; value=1.50000
P_0x564117d949d0 .param/real "tCH" 0 14 1072, Cr<m5000000000000000gfc3>; value=2.50000
P_0x564117d94a10 .param/real "tCK" 0 14 1074, Cr<m6000000000000000gfc4>; value=6.00000
P_0x564117d94a50 .param/real "tCKH" 0 14 1077, Cr<m4000000000000000gfc2>; value=1.00000
P_0x564117d94a90 .param/real "tCKS" 0 14 1078, Cr<m6000000000000000gfc2>; value=1.50000
P_0x564117d94ad0 .param/real "tCL" 0 14 1073, Cr<m5000000000000000gfc3>; value=2.50000
P_0x564117d94b10 .param/real "tCMH" 0 14 1079, Cr<m4000000000000000gfc2>; value=1.00000
P_0x564117d94b50 .param/real "tCMS" 0 14 1080, Cr<m6000000000000000gfc2>; value=1.50000
P_0x564117d94b90 .param/real "tDH" 0 14 1075, Cr<m4000000000000000gfc2>; value=1.00000
P_0x564117d94bd0 .param/real "tDS" 0 14 1076, Cr<m6000000000000000gfc2>; value=1.50000
P_0x564117d94c10 .param/real "tHZ" 0 14 140, Cr<m5800000000000000gfc4>; value=5.50000
P_0x564117d94c50 .param/real "tMRD" 0 14 142, Cr<m4000000000000000gfc3>; value=2.00000
P_0x564117d94c90 .param/real "tOH" 0 14 141, Cr<m5000000000000000gfc3>; value=2.50000
P_0x564117d94cd0 .param/real "tRAS" 0 14 143, Cr<m5400000000000000gfc7>; value=42.0000
P_0x564117d94d10 .param/real "tRC" 0 14 144, Cr<m7800000000000000gfc7>; value=60.0000
P_0x564117d94d50 .param/real "tRCD" 0 14 145, Cr<m4800000000000000gfc6>; value=18.0000
P_0x564117d94d90 .param/real "tRFC" 0 14 146, Cr<m7800000000000000gfc7>; value=60.0000
P_0x564117d94dd0 .param/real "tRP" 0 14 147, Cr<m4800000000000000gfc6>; value=18.0000
P_0x564117d94e10 .param/real "tRRD" 0 14 148, Cr<m6000000000000000gfc5>; value=12.0000
P_0x564117d94e50 .param/real "tWRa" 0 14 149, Cr<m6000000000000000gfc4>; value=6.00000
P_0x564117d94e90 .param/real "tWRm" 0 14 150, Cr<m6000000000000000gfc5>; value=12.0000
L_0x564117e04640 .functor NOT 1, v0x564117d73a40_0, C4<0>, C4<0>, C4<0>;
L_0x564117e046b0 .functor NOT 1, v0x564117d73f40_0, C4<0>, C4<0>, C4<0>;
L_0x564117e04720 .functor AND 1, L_0x564117e04640, L_0x564117e046b0, C4<1>, C4<1>;
L_0x564117e04830 .functor AND 1, L_0x564117e04720, v0x564117d738c0_0, C4<1>, C4<1>;
L_0x564117e04920 .functor AND 1, L_0x564117e04830, v0x564117d74000_0, C4<1>, C4<1>;
L_0x564117e049e0 .functor NOT 1, v0x564117d73a40_0, C4<0>, C4<0>, C4<0>;
L_0x564117e04a50 .functor NOT 1, v0x564117d73f40_0, C4<0>, C4<0>, C4<0>;
L_0x564117e04ac0 .functor AND 1, L_0x564117e049e0, L_0x564117e04a50, C4<1>, C4<1>;
L_0x564117e04c20 .functor NOT 1, v0x564117d738c0_0, C4<0>, C4<0>, C4<0>;
L_0x564117e04c90 .functor AND 1, L_0x564117e04ac0, L_0x564117e04c20, C4<1>, C4<1>;
L_0x564117e04da0 .functor AND 1, L_0x564117e04c90, v0x564117d74000_0, C4<1>, C4<1>;
L_0x564117e04e10 .functor NOT 1, v0x564117d73a40_0, C4<0>, C4<0>, C4<0>;
L_0x564117e04ef0 .functor AND 1, L_0x564117e04e10, v0x564117d73f40_0, C4<1>, C4<1>;
L_0x564117e050c0 .functor AND 1, L_0x564117e04ef0, v0x564117d738c0_0, C4<1>, C4<1>;
L_0x564117e04e80 .functor NOT 1, v0x564117d74000_0, C4<0>, C4<0>, C4<0>;
L_0x564117e053a0 .functor AND 1, L_0x564117e050c0, L_0x564117e04e80, C4<1>, C4<1>;
L_0x564117e05540 .functor NOT 1, v0x564117d73a40_0, C4<0>, C4<0>, C4<0>;
L_0x564117e055b0 .functor NOT 1, v0x564117d73f40_0, C4<0>, C4<0>, C4<0>;
L_0x564117e056c0 .functor AND 1, L_0x564117e05540, L_0x564117e055b0, C4<1>, C4<1>;
L_0x564117e05800 .functor NOT 1, v0x564117d738c0_0, C4<0>, C4<0>, C4<0>;
L_0x564117e05920 .functor AND 1, L_0x564117e056c0, L_0x564117e05800, C4<1>, C4<1>;
L_0x564117e05a30 .functor NOT 1, v0x564117d74000_0, C4<0>, C4<0>, C4<0>;
L_0x564117e05870 .functor AND 1, L_0x564117e05920, L_0x564117e05a30, C4<1>, C4<1>;
L_0x564117e05c00 .functor NOT 1, v0x564117d73a40_0, C4<0>, C4<0>, C4<0>;
L_0x564117e05aa0 .functor NOT 1, v0x564117d73f40_0, C4<0>, C4<0>, C4<0>;
L_0x564117e05d40 .functor AND 1, L_0x564117e05c00, L_0x564117e05aa0, C4<1>, C4<1>;
L_0x564117e05c70 .functor AND 1, L_0x564117e05d40, v0x564117d738c0_0, C4<1>, C4<1>;
L_0x564117e05ee0 .functor NOT 1, v0x564117d74000_0, C4<0>, C4<0>, C4<0>;
L_0x564117e05e00 .functor AND 1, L_0x564117e05c70, L_0x564117e05ee0, C4<1>, C4<1>;
L_0x564117e060e0 .functor NOT 1, v0x564117d73a40_0, C4<0>, C4<0>, C4<0>;
L_0x564117e05f50 .functor AND 1, L_0x564117e060e0, v0x564117d73f40_0, C4<1>, C4<1>;
L_0x564117e06250 .functor NOT 1, v0x564117d738c0_0, C4<0>, C4<0>, C4<0>;
L_0x564117e063d0 .functor AND 1, L_0x564117e05f50, L_0x564117e06250, C4<1>, C4<1>;
L_0x564117e064e0 .functor AND 1, L_0x564117e063d0, v0x564117d74000_0, C4<1>, C4<1>;
L_0x564117e066c0 .functor NOT 1, v0x564117d73a40_0, C4<0>, C4<0>, C4<0>;
L_0x564117e06730 .functor AND 1, L_0x564117e066c0, v0x564117d73f40_0, C4<1>, C4<1>;
L_0x564117e065a0 .functor NOT 1, v0x564117d738c0_0, C4<0>, C4<0>, C4<0>;
L_0x564117e06610 .functor AND 1, L_0x564117e06730, L_0x564117e065a0, C4<1>, C4<1>;
L_0x564117e067f0 .functor NOT 1, v0x564117d74000_0, C4<0>, C4<0>, C4<0>;
L_0x564117e06860 .functor AND 1, L_0x564117e06610, L_0x564117e067f0, C4<1>, C4<1>;
L_0x564117e06ca0 .functor NOT 1, L_0x564117e05620, C4<0>, C4<0>, C4<0>;
L_0x564117e06e80 .functor NOT 1, L_0x564117e06d90, C4<0>, C4<0>, C4<0>;
L_0x564117e070d0 .functor AND 1, L_0x564117e06ca0, L_0x564117e06e80, C4<1>, C4<1>;
L_0x564117e07280 .functor NOT 1, L_0x564117e071e0, C4<0>, C4<0>, C4<0>;
L_0x564117e074b0 .functor AND 1, L_0x564117e070d0, L_0x564117e07280, C4<1>, C4<1>;
L_0x564117e07690 .functor NOT 1, L_0x564117e075c0, C4<0>, C4<0>, C4<0>;
L_0x564117e07920 .functor NOT 1, L_0x564117e07880, C4<0>, C4<0>, C4<0>;
L_0x564117e07a10 .functor AND 1, L_0x564117e07690, L_0x564117e07920, C4<1>, C4<1>;
L_0x564117e07d50 .functor AND 1, L_0x564117e07a10, L_0x564117e07cb0, C4<1>, C4<1>;
L_0x564117e07f00 .functor NOT 1, L_0x564117e07e60, C4<0>, C4<0>, C4<0>;
L_0x564117e08250 .functor AND 1, L_0x564117e07f00, L_0x564117e08160, C4<1>, C4<1>;
L_0x564117e08400 .functor NOT 1, L_0x564117e08360, C4<0>, C4<0>, C4<0>;
L_0x564117e08670 .functor AND 1, L_0x564117e08250, L_0x564117e08400, C4<1>, C4<1>;
L_0x564117e08820 .functor NOT 1, L_0x564117e08780, C4<0>, C4<0>, C4<0>;
L_0x564117e08af0 .functor AND 1, L_0x564117e08820, L_0x564117e08a50, C4<1>, C4<1>;
L_0x564117e08d40 .functor AND 1, L_0x564117e08af0, L_0x564117e08c30, C4<1>, C4<1>;
L_0x564117e08cd0 .functor AND 1, L_0x564117e09020, L_0x564117e090c0, C4<1>, C4<1>;
L_0x564117e092d0 .functor AND 1, L_0x564117e08cd0, L_0x564117e09230, C4<1>, C4<1>;
L_0x564117e09900 .functor NOT 1, L_0x564117e095c0, C4<0>, C4<0>, C4<0>;
L_0x564117e09a60 .functor NOT 1, L_0x564117e099c0, C4<0>, C4<0>, C4<0>;
L_0x564117e09d40 .functor AND 1, L_0x564117e09900, L_0x564117e09a60, C4<1>, C4<1>;
L_0x564117e09f90 .functor AND 1, L_0x564117e09d40, L_0x564117e09e50, C4<1>, C4<1>;
L_0x564117e0a340 .functor NOT 1, L_0x564117e0a2a0, C4<0>, C4<0>, C4<0>;
L_0x564117e0a550 .functor AND 1, L_0x564117e0a340, L_0x564117e0a400, C4<1>, C4<1>;
L_0x564117e0a8a0 .functor NOT 1, L_0x564117e09ef0, C4<0>, C4<0>, C4<0>;
L_0x564117e0a960 .functor AND 1, L_0x564117e0a550, L_0x564117e0a8a0, C4<1>, C4<1>;
L_0x564117e0a4a0 .functor NOT 1, L_0x564117e0ac90, C4<0>, C4<0>, C4<0>;
L_0x564117e0aee0 .functor AND 1, L_0x564117e0a4a0, L_0x564117e0ae40, C4<1>, C4<1>;
L_0x564117df68c0 .functor AND 1, L_0x564117e0aee0, L_0x564117e0b220, C4<1>, C4<1>;
L_0x564117e0ad80 .functor AND 1, v0x564117d9a640_0, v0x564117d97db0_0, C4<1>, C4<1>;
v0x564117d95b00 .array "A10_precharge", 3 0, 0 0;
v0x564117d95bc0_0 .var "Act_b0", 0 0;
v0x564117d95c80_0 .var "Act_b1", 0 0;
v0x564117d95d50_0 .var "Act_b2", 0 0;
v0x564117d95e10_0 .var "Act_b3", 0 0;
v0x564117d95f20_0 .net "Active_enable", 0 0, L_0x564117e04920;  1 drivers
v0x564117d95fe0_0 .net "Addr", 10 0, L_0x564117e0b6e0;  1 drivers
v0x564117d960c0_0 .net "Aref_enable", 0 0, L_0x564117e04da0;  1 drivers
v0x564117d96180 .array "Auto_precharge", 3 0, 0 0;
v0x564117d96220_0 .var "B0_row_addr", 10 0;
v0x564117d96300_0 .var "B1_row_addr", 10 0;
v0x564117d963e0_0 .var "B2_row_addr", 10 0;
v0x564117d964c0_0 .var "B3_row_addr", 10 0;
v0x564117d965a0_0 .net "Ba", 1 0, v0x564117d737e0_0;  alias, 1 drivers
v0x564117d96660_0 .var "Bank", 1 0;
v0x564117d96740 .array "Bank0", 524287 0, 31 0;
v0x564117d96800 .array "Bank1", 524287 0, 31 0;
v0x564117d968c0 .array "Bank2", 524287 0, 31 0;
v0x564117d96980 .array "Bank3", 524287 0, 31 0;
v0x564117d96a40 .array "Bank_addr", 3 0, 1 0;
v0x564117d96b00 .array "Bank_precharge", 3 0, 1 0;
v0x564117d96bc0_0 .var "Burst_counter", 7 0;
v0x564117d96ca0_0 .net "Burst_length_1", 0 0, L_0x564117e074b0;  1 drivers
v0x564117d96d60_0 .net "Burst_length_2", 0 0, L_0x564117e07d50;  1 drivers
v0x564117d96e20_0 .net "Burst_length_4", 0 0, L_0x564117e08670;  1 drivers
v0x564117d96ee0_0 .net "Burst_length_8", 0 0, L_0x564117e08d40;  1 drivers
v0x564117d96fa0_0 .net "Burst_length_f", 0 0, L_0x564117e092d0;  1 drivers
v0x564117d97060_0 .net "Burst_term", 0 0, L_0x564117e053a0;  1 drivers
v0x564117d97120_0 .net "Cas_latency_1", 0 0, L_0x564117e09f90;  1 drivers
v0x564117d971e0_0 .net "Cas_latency_2", 0 0, L_0x564117e0a960;  1 drivers
v0x564117d972a0_0 .net "Cas_latency_3", 0 0, L_0x564117df68c0;  1 drivers
v0x564117d97360_0 .net "Cas_n", 0 0, v0x564117d738c0_0;  alias, 1 drivers
v0x564117d97400_0 .net "Cke", 0 0, v0x564117d73980_0;  alias, 1 drivers
v0x564117d976b0_0 .var "CkeZ", 0 0;
v0x564117d97770_0 .net "Clk", 0 0, L_0x564117e04580;  alias, 1 drivers
v0x564117d97830_0 .var "Col", 7 0;
v0x564117d97910 .array "Col_addr", 3 0, 7 0;
v0x564117d979d0_0 .var "Col_brst", 7 0;
v0x564117d97ab0_0 .var "Col_temp", 7 0;
v0x564117d97b90 .array "Command", 3 0, 3 0;
v0x564117d97c50 .array/i "Count_precharge", 3 0, 31 0;
v0x564117d97d10_0 .net "Cs_n", 0 0, v0x564117d73a40_0;  alias, 1 drivers
v0x564117d97db0_0 .var "Data_in_enable", 0 0;
v0x564117d97e70_0 .var "Data_out_enable", 0 0;
L_0x7fe5fac1ea10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x564117d97f30_0 .net "Debug", 0 0, L_0x7fe5fac1ea10;  1 drivers
v0x564117d97ff0_0 .net8 "Dq", 31 0, RS_0x7fe5fac7a5f8;  alias, 2 drivers
v0x564117d980b0_0 .net "Dq_chk", 0 0, L_0x564117e0ad80;  1 drivers
v0x564117d98150_0 .var "Dq_dqm", 31 0;
v0x564117d98230_0 .var "Dq_reg", 31 0;
v0x564117d98310_0 .net "Dqm", 3 0, v0x564117d73da0_0;  alias, 1 drivers
v0x564117d983d0_0 .var "Dqm_reg0", 3 0;
v0x564117d984b0_0 .var "Dqm_reg1", 3 0;
v0x564117d98590_0 .var "MRD_chk", 63 0;
v0x564117d98670_0 .var "Mode_reg", 10 0;
v0x564117d98750_0 .net "Mode_reg_enable", 0 0, L_0x564117e05870;  1 drivers
v0x564117d98810_0 .var "Pc_b0", 0 0;
v0x564117d988d0_0 .var "Pc_b1", 0 0;
v0x564117d98990_0 .var "Pc_b2", 0 0;
v0x564117d98a50_0 .var "Pc_b3", 0 0;
v0x564117d98b10_0 .net "Prech_enable", 0 0, L_0x564117e05e00;  1 drivers
v0x564117d98bd0_0 .var "Prev_bank", 1 0;
v0x564117d98cb0_0 .var "RAS_chk0", 63 0;
v0x564117d98d90_0 .var "RAS_chk1", 63 0;
v0x564117d98e70_0 .var "RAS_chk2", 63 0;
v0x564117d98f50_0 .var "RAS_chk3", 63 0;
v0x564117d99440_0 .var "RCD_chk0", 63 0;
v0x564117d99520_0 .var "RCD_chk1", 63 0;
v0x564117d99600_0 .var "RCD_chk2", 63 0;
v0x564117d996e0_0 .var "RCD_chk3", 63 0;
v0x564117d997c0_0 .var "RC_chk0", 63 0;
v0x564117d998a0_0 .var "RC_chk1", 63 0;
v0x564117d99980_0 .var "RC_chk2", 63 0;
v0x564117d99a60_0 .var "RC_chk3", 63 0;
v0x564117d99b40_0 .var "RFC_chk", 63 0;
v0x564117d99c20_0 .var "RP_chk0", 63 0;
v0x564117d99d00_0 .var "RP_chk1", 63 0;
v0x564117d99de0_0 .var "RP_chk2", 63 0;
v0x564117d99ec0_0 .var "RP_chk3", 63 0;
v0x564117d99fa0_0 .var "RRD_chk", 63 0;
v0x564117d9a080_0 .var "RW_interrupt_bank", 1 0;
v0x564117d9a160 .array/i "RW_interrupt_counter", 3 0, 31 0;
v0x564117d9a220 .array "RW_interrupt_read", 3 0, 0 0;
v0x564117d9a2c0 .array "RW_interrupt_write", 3 0, 0 0;
v0x564117d9a360_0 .net "Ras_n", 0 0, v0x564117d73f40_0;  alias, 1 drivers
v0x564117d9a400_0 .net "Read_enable", 0 0, L_0x564117e064e0;  1 drivers
v0x564117d9a4c0 .array "Read_precharge", 3 0, 0 0;
v0x564117d9a560_0 .var "Row", 10 0;
v0x564117d9a640_0 .var "Sys_clk", 0 0;
v0x564117d9a700 .array "WR_chkm", 3 0, 63 0;
v0x564117d9a7c0_0 .net "We_n", 0 0, v0x564117d74000_0;  alias, 1 drivers
v0x564117d9a860_0 .net "Write_burst_mode", 0 0, L_0x564117e0b390;  1 drivers
v0x564117d9a920_0 .net "Write_enable", 0 0, L_0x564117e06860;  1 drivers
v0x564117d9a9e0 .array "Write_precharge", 3 0, 0 0;
v0x564117d9aa80_0 .net *"_s0", 0 0, L_0x564117e04640;  1 drivers
v0x564117d9ab60_0 .net *"_s10", 0 0, L_0x564117e049e0;  1 drivers
v0x564117d9ac40_0 .net *"_s101", 0 0, L_0x564117e07880;  1 drivers
v0x564117d9ad20_0 .net *"_s102", 0 0, L_0x564117e07920;  1 drivers
v0x564117d9ae00_0 .net *"_s104", 0 0, L_0x564117e07a10;  1 drivers
v0x564117d9aee0_0 .net *"_s107", 0 0, L_0x564117e07cb0;  1 drivers
v0x564117d9afc0_0 .net *"_s111", 0 0, L_0x564117e07e60;  1 drivers
v0x564117d9b0a0_0 .net *"_s112", 0 0, L_0x564117e07f00;  1 drivers
v0x564117d9b180_0 .net *"_s115", 0 0, L_0x564117e08160;  1 drivers
v0x564117d9b260_0 .net *"_s116", 0 0, L_0x564117e08250;  1 drivers
v0x564117d9b340_0 .net *"_s119", 0 0, L_0x564117e08360;  1 drivers
v0x564117d9b420_0 .net *"_s12", 0 0, L_0x564117e04a50;  1 drivers
v0x564117d9b500_0 .net *"_s120", 0 0, L_0x564117e08400;  1 drivers
v0x564117d9b5e0_0 .net *"_s125", 0 0, L_0x564117e08780;  1 drivers
v0x564117d9b6c0_0 .net *"_s126", 0 0, L_0x564117e08820;  1 drivers
v0x564117d9b7a0_0 .net *"_s129", 0 0, L_0x564117e08a50;  1 drivers
v0x564117d9b880_0 .net *"_s130", 0 0, L_0x564117e08af0;  1 drivers
v0x564117d9b960_0 .net *"_s133", 0 0, L_0x564117e08c30;  1 drivers
v0x564117d9ba40_0 .net *"_s137", 0 0, L_0x564117e09020;  1 drivers
v0x564117d9bb20_0 .net *"_s139", 0 0, L_0x564117e090c0;  1 drivers
v0x564117d9bc00_0 .net *"_s14", 0 0, L_0x564117e04ac0;  1 drivers
v0x564117d9bce0_0 .net *"_s140", 0 0, L_0x564117e08cd0;  1 drivers
v0x564117d9bdc0_0 .net *"_s143", 0 0, L_0x564117e09230;  1 drivers
v0x564117d9bea0_0 .net *"_s147", 0 0, L_0x564117e095c0;  1 drivers
v0x564117d9bf80_0 .net *"_s148", 0 0, L_0x564117e09900;  1 drivers
v0x564117d9c060_0 .net *"_s151", 0 0, L_0x564117e099c0;  1 drivers
v0x564117d9c140_0 .net *"_s152", 0 0, L_0x564117e09a60;  1 drivers
v0x564117d9c220_0 .net *"_s154", 0 0, L_0x564117e09d40;  1 drivers
v0x564117d9c300_0 .net *"_s157", 0 0, L_0x564117e09e50;  1 drivers
v0x564117d9c3e0_0 .net *"_s16", 0 0, L_0x564117e04c20;  1 drivers
v0x564117d9c4c0_0 .net *"_s161", 0 0, L_0x564117e0a2a0;  1 drivers
v0x564117d9c5a0_0 .net *"_s162", 0 0, L_0x564117e0a340;  1 drivers
v0x564117d9c680_0 .net *"_s165", 0 0, L_0x564117e0a400;  1 drivers
v0x564117d9c760_0 .net *"_s166", 0 0, L_0x564117e0a550;  1 drivers
v0x564117d9c840_0 .net *"_s169", 0 0, L_0x564117e09ef0;  1 drivers
v0x564117d9c920_0 .net *"_s170", 0 0, L_0x564117e0a8a0;  1 drivers
v0x564117d9d210_0 .net *"_s175", 0 0, L_0x564117e0ac90;  1 drivers
v0x564117d9d2f0_0 .net *"_s176", 0 0, L_0x564117e0a4a0;  1 drivers
v0x564117d9d3d0_0 .net *"_s179", 0 0, L_0x564117e0ae40;  1 drivers
v0x564117d9d4b0_0 .net *"_s18", 0 0, L_0x564117e04c90;  1 drivers
v0x564117d9d590_0 .net *"_s180", 0 0, L_0x564117e0aee0;  1 drivers
v0x564117d9d670_0 .net *"_s183", 0 0, L_0x564117e0b220;  1 drivers
v0x564117d9d750_0 .var *"_s198", 31 0; Local signal
v0x564117d9d830_0 .var *"_s199", 31 0; Local signal
v0x564117d9d910_0 .net *"_s2", 0 0, L_0x564117e046b0;  1 drivers
v0x564117d9d9f0_0 .net *"_s22", 0 0, L_0x564117e04e10;  1 drivers
v0x564117d9dad0_0 .net *"_s24", 0 0, L_0x564117e04ef0;  1 drivers
v0x564117d9dbb0_0 .net *"_s26", 0 0, L_0x564117e050c0;  1 drivers
v0x564117d9dc90_0 .net *"_s28", 0 0, L_0x564117e04e80;  1 drivers
v0x564117d9dd70_0 .net *"_s32", 0 0, L_0x564117e05540;  1 drivers
v0x564117d9de50_0 .net *"_s34", 0 0, L_0x564117e055b0;  1 drivers
v0x564117d9df30_0 .net *"_s36", 0 0, L_0x564117e056c0;  1 drivers
v0x564117d9e010_0 .net *"_s38", 0 0, L_0x564117e05800;  1 drivers
v0x564117d9e0f0_0 .net *"_s4", 0 0, L_0x564117e04720;  1 drivers
v0x564117d9e1d0_0 .net *"_s40", 0 0, L_0x564117e05920;  1 drivers
v0x564117d9e2b0_0 .net *"_s42", 0 0, L_0x564117e05a30;  1 drivers
v0x564117d9e390_0 .net *"_s46", 0 0, L_0x564117e05c00;  1 drivers
v0x564117d9e470_0 .net *"_s48", 0 0, L_0x564117e05aa0;  1 drivers
v0x564117d9e550_0 .net *"_s50", 0 0, L_0x564117e05d40;  1 drivers
v0x564117d9e630_0 .net *"_s52", 0 0, L_0x564117e05c70;  1 drivers
v0x564117d9e710_0 .net *"_s54", 0 0, L_0x564117e05ee0;  1 drivers
v0x564117d9e7f0_0 .net *"_s58", 0 0, L_0x564117e060e0;  1 drivers
v0x564117d9e8d0_0 .net *"_s6", 0 0, L_0x564117e04830;  1 drivers
v0x564117d9e9b0_0 .net *"_s60", 0 0, L_0x564117e05f50;  1 drivers
v0x564117d9ea90_0 .net *"_s62", 0 0, L_0x564117e06250;  1 drivers
v0x564117d9eb70_0 .net *"_s64", 0 0, L_0x564117e063d0;  1 drivers
v0x564117d9ec50_0 .net *"_s68", 0 0, L_0x564117e066c0;  1 drivers
v0x564117d9ed30_0 .net *"_s70", 0 0, L_0x564117e06730;  1 drivers
v0x564117d9ee10_0 .net *"_s72", 0 0, L_0x564117e065a0;  1 drivers
v0x564117d9eef0_0 .net *"_s74", 0 0, L_0x564117e06610;  1 drivers
v0x564117d9efd0_0 .net *"_s76", 0 0, L_0x564117e067f0;  1 drivers
v0x564117d9f0b0_0 .net *"_s81", 0 0, L_0x564117e05620;  1 drivers
v0x564117d9f190_0 .net *"_s82", 0 0, L_0x564117e06ca0;  1 drivers
v0x564117d9f270_0 .net *"_s85", 0 0, L_0x564117e06d90;  1 drivers
v0x564117d9f350_0 .net *"_s86", 0 0, L_0x564117e06e80;  1 drivers
v0x564117d9f430_0 .net *"_s88", 0 0, L_0x564117e070d0;  1 drivers
v0x564117d9f510_0 .net *"_s91", 0 0, L_0x564117e071e0;  1 drivers
v0x564117d9f5f0_0 .net *"_s92", 0 0, L_0x564117e07280;  1 drivers
v0x564117d9f6d0_0 .net *"_s97", 0 0, L_0x564117e075c0;  1 drivers
v0x564117d9f7b0_0 .net *"_s98", 0 0, L_0x564117e07690;  1 drivers
E_0x564117d95850 .event posedge, v0x564117d9a640_0;
E_0x564117d95890 .event negedge, v0x564117d97770_0;
E_0x564117d958d0 .event posedge, v0x564117d97770_0;
L_0x564117e05620 .part v0x564117d98670_0, 2, 1;
L_0x564117e06d90 .part v0x564117d98670_0, 1, 1;
L_0x564117e071e0 .part v0x564117d98670_0, 0, 1;
L_0x564117e075c0 .part v0x564117d98670_0, 2, 1;
L_0x564117e07880 .part v0x564117d98670_0, 1, 1;
L_0x564117e07cb0 .part v0x564117d98670_0, 0, 1;
L_0x564117e07e60 .part v0x564117d98670_0, 2, 1;
L_0x564117e08160 .part v0x564117d98670_0, 1, 1;
L_0x564117e08360 .part v0x564117d98670_0, 0, 1;
L_0x564117e08780 .part v0x564117d98670_0, 2, 1;
L_0x564117e08a50 .part v0x564117d98670_0, 1, 1;
L_0x564117e08c30 .part v0x564117d98670_0, 0, 1;
L_0x564117e09020 .part v0x564117d98670_0, 2, 1;
L_0x564117e090c0 .part v0x564117d98670_0, 1, 1;
L_0x564117e09230 .part v0x564117d98670_0, 0, 1;
L_0x564117e095c0 .part v0x564117d98670_0, 6, 1;
L_0x564117e099c0 .part v0x564117d98670_0, 5, 1;
L_0x564117e09e50 .part v0x564117d98670_0, 4, 1;
L_0x564117e0a2a0 .part v0x564117d98670_0, 6, 1;
L_0x564117e0a400 .part v0x564117d98670_0, 5, 1;
L_0x564117e09ef0 .part v0x564117d98670_0, 4, 1;
L_0x564117e0ac90 .part v0x564117d98670_0, 6, 1;
L_0x564117e0ae40 .part v0x564117d98670_0, 5, 1;
L_0x564117e0b220 .part v0x564117d98670_0, 4, 1;
L_0x564117e0b390 .part v0x564117d98670_0, 9, 1;
S_0x564117d95910 .scope task, "Burst_decode" "Burst_decode" 14 1012, 14 1012 0, S_0x564117d94670;
 .timescale -9 -12;
TD_tb.u_sdram32.Burst_decode ;
    %load/vec4 v0x564117d96bc0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x564117d96bc0_0, 0, 8;
    %load/vec4 v0x564117d98670_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_22.144, 4;
    %load/vec4 v0x564117d97830_0;
    %addi 1, 0, 8;
    %store/vec4 v0x564117d97ab0_0, 0, 8;
    %jmp T_22.145;
T_22.144 ;
    %load/vec4 v0x564117d98670_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.146, 4;
    %load/vec4 v0x564117d96bc0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x564117d979d0_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d97ab0_0, 4, 1;
    %load/vec4 v0x564117d96bc0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x564117d979d0_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d97ab0_0, 4, 1;
    %load/vec4 v0x564117d96bc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x564117d979d0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d97ab0_0, 4, 1;
T_22.146 ;
T_22.145 ;
    %load/vec4 v0x564117d96d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.148, 8;
    %load/vec4 v0x564117d97ab0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d97830_0, 4, 1;
    %jmp T_22.149;
T_22.148 ;
    %load/vec4 v0x564117d96e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.150, 8;
    %load/vec4 v0x564117d97ab0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d97830_0, 4, 2;
    %jmp T_22.151;
T_22.150 ;
    %load/vec4 v0x564117d96ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.152, 8;
    %load/vec4 v0x564117d97ab0_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d97830_0, 4, 3;
    %jmp T_22.153;
T_22.152 ;
    %load/vec4 v0x564117d97ab0_0;
    %store/vec4 v0x564117d97830_0, 0, 8;
T_22.153 ;
T_22.151 ;
T_22.149 ;
    %load/vec4 v0x564117d9a860_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.154, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97db0_0, 0, 1;
T_22.154 ;
    %load/vec4 v0x564117d96ca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.156, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x564117d96bc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.158, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97e70_0, 0, 1;
T_22.158 ;
    %jmp T_22.157;
T_22.156 ;
    %load/vec4 v0x564117d96d60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.160, 4;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x564117d96bc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.162, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97e70_0, 0, 1;
T_22.162 ;
    %jmp T_22.161;
T_22.160 ;
    %load/vec4 v0x564117d96e20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.164, 4;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x564117d96bc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.166, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97e70_0, 0, 1;
T_22.166 ;
    %jmp T_22.165;
T_22.164 ;
    %load/vec4 v0x564117d96ee0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.168, 4;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x564117d96bc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.170, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97e70_0, 0, 1;
T_22.170 ;
T_22.168 ;
T_22.165 ;
T_22.161 ;
T_22.157 ;
    %end;
    .scope S_0x564117c5c140;
T_23 ;
    %fork TD_IS42VM16400K.mem_init, S_0x564117b86240;
    %join;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x564117b9c9f0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641179cddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117709150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c2ac20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c125a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c13c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117a44bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117bcbc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c30d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c30e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c30ab0_0, 0, 1;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c454d0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c2fda0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c2fe60_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c1a5e0_0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117af1f90, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117af1f90, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117af1f90, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117af1f90, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5641179890a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5641179890a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5641179890a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5641179890a0, 4, 0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c46490_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c32610_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117af2800_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c1b090_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c1b130_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117be6b20_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117be6be0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117be66a0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117be6760_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c47c80_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c47d40_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c47930_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c479d0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c475e0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c476a0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c322c0_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c32380_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c31f70_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c32010_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c5aa80_0;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117bb9650_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117988270_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x564117989140_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117a39f00_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5641179881b0_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b511f0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x564117b548c0_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b989b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b94eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b94df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b96c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b7dff0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x564117c5b690_0, 0, 12;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x564117c46120_0, 0, 12;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x564117c838f0_0, 0, 11;
    %vpi_call 2 258 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000010, " ns", 32'sb00000000000000000000000000001100 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x564117c5c140;
T_24 ;
    %wait E_0x56411763b0d0;
    %load/vec4 v0x564117b81680_0;
    %store/vec4 v0x564117c45410_0, 0, 1;
    %load/vec4 v0x564117b815e0_0;
    %store/vec4 v0x564117b81680_0, 0, 1;
    %wait E_0x564117d38fc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c45410_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x564117c5c140;
T_25 ;
    %wait E_0x56411763b0d0;
    %load/vec4 v0x564117b815e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.0, 6;
    %load/vec4 v0x564117b96c50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b96c50_0, 0, 1;
    %vpi_func/r 2 277 "$realtime" {0 0 0};
    %store/real v0x564117c5aa80_0;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %vpi_call 2 278 "$display", "Time = %t : OPERATION = SREFX : Self Refresh exit", $realtime {0 0 0};
T_25.4 ;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x564117b94df0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b94df0_0, 0, 1;
    %vpi_func/r 2 281 "$realtime" {0 0 0};
    %store/real v0x564117bb9650_0;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %vpi_call 2 282 "$display", "Time = %t : OPERATION = DPDNX : Deep Powerdown exit", $realtime {0 0 0};
T_25.8 ;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x564117b989b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b989b0_0, 0, 1;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %vpi_call 2 285 "$display", "Time = %t : OPERATION = APDNX : Active Power down exit", $realtime {0 0 0};
T_25.12 ;
    %jmp T_25.11;
T_25.10 ;
    %load/vec4 v0x564117b94eb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b94eb0_0, 0, 1;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.16, 8;
    %vpi_call 2 288 "$display", "Time = %t : OPERATION = PPDNX : Precharge Power down exit", $realtime {0 0 0};
T_25.16 ;
T_25.14 ;
T_25.11 ;
T_25.7 ;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x564117c5c140;
T_26 ;
    %wait E_0x564117968660;
    %load/vec4 v0x564117c92150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0x564117c5b5d0_0;
    %assign/vec4 v0x564117c30b70_0, 8000;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x564117c8eaf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.2, 4;
    %load/vec4 v0x564117c5b5d0_0;
    %assign/vec4 v0x564117c30b70_0, 5000;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x564117c5c140;
T_27 ;
    %wait E_0x564117963a60;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c83830, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83830, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c83830, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83830, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c83830, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83830, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83830, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c88b70, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c88b70, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c88b70, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c88b70, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c88b70, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c88b70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c88b70, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b83d90, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b83d90, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b83d90, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b83d90, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b83d90, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b83d90, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b83d90, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b83e50, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b83e50, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b83e50, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b83e50, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b83e50, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b83e50, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b83e50, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c291e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c291e0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c291e0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c291e0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c291e0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c291e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c291e0, 4, 0;
    %load/vec4 v0x564117b9ab80_0;
    %store/vec4 v0x564117b9aac0_0, 0, 2;
    %load/vec4 v0x564117b9cad0_0;
    %store/vec4 v0x564117b9ab80_0, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b9a240, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b9a240, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b9a240, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b9a240, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b9a240, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b9a240, 4, 0;
    %load/vec4 v0x564117b9cad0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b9a240, 4, 0;
    %load/vec4 v0x564117988270_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x564117989140_0;
    %addi 1, 0, 11;
    %store/vec4 v0x564117989140_0, 0, 11;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x564117989140_0, 0, 11;
T_27.1 ;
    %load/vec4 v0x564117989140_0;
    %pad/u 32;
    %load/vec4 v0x564117c838f0_0;
    %pad/u 32;
    %load/vec4 v0x564117b75b90_0;
    %pad/u 32;
    %load/vec4 v0x564117c6c340_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_27.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117988270_0, 0, 1;
T_27.2 ;
    %load/vec4 v0x564117a39f00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x5641179881b0_0;
    %addi 1, 0, 11;
    %store/vec4 v0x5641179881b0_0, 0, 11;
    %jmp T_27.5;
T_27.4 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5641179881b0_0, 0, 11;
T_27.5 ;
    %load/vec4 v0x5641179881b0_0;
    %pad/u 32;
    %load/vec4 v0x564117b75b90_0;
    %pad/u 32;
    %load/vec4 v0x564117c6c340_0;
    %pad/u 32;
    %add;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_27.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117a39f00_0, 0, 1;
T_27.6 ;
    %load/vec4 v0x564117b511f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.8, 4;
    %load/vec4 v0x564117b548c0_0;
    %addi 1, 0, 11;
    %store/vec4 v0x564117b548c0_0, 0, 11;
    %jmp T_27.9;
T_27.8 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x564117b548c0_0, 0, 11;
T_27.9 ;
    %load/vec4 v0x564117b548c0_0;
    %load/vec4 v0x564117b75b90_0;
    %pad/u 11;
    %cmp/e;
    %jmp/0xz  T_27.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b511f0_0, 0, 1;
T_27.10 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117ccdd60, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.12, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bb9590, 4, 0;
T_27.12 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117ccdd60, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.14, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bb9590, 4, 0;
T_27.14 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117ccdd60, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.16, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %addi 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bb9590, 4, 0;
T_27.16 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117ccdd60, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.18, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %addi 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bb9590, 4, 0;
T_27.18 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5641179890a0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117af1ed0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117af1ed0, 4, 0;
T_27.20 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5641179890a0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.22, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117af1ed0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117af1ed0, 4, 0;
T_27.22 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5641179890a0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.24, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117af1ed0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117af1ed0, 4, 0;
T_27.24 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5641179890a0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.26, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117af1ed0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117af1ed0, 4, 0;
T_27.26 ;
    %load/real v0x564117c46490_0;
    %pushi/vec4 1, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %add/wr;
    %store/real v0x564117c46490_0;
    %load/vec4 v0x564117768e10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.28, 6;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.30, 8;
    %vpi_call 2 418 "$display", "Time = %t : OPERATION = AREF  : Auto Refresh", $realtime {0 0 0};
T_27.30 ;
    %vpi_func/r 2 422 "$realtime" {0 0 0};
    %load/real v0x564117bb9650_0;
    %sub/wr;
    %pushi/real 1638400000, 4082; load=100000.
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x564117b7dff0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.32, 8;
    %vpi_call 2 423 "$display", "Time = %t : ERROR : Pwrup violation(DPDX to AREF)", $realtime {0 0 0};
T_27.32 ;
    %vpi_func/r 2 427 "$realtime" {0 0 0};
    %load/real v0x564117c5aa80_0;
    %sub/wr;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_27.34, 5;
    %vpi_call 2 428 "$display", "Time = %t : ERROR : tXSR violation(SREFX to AREF)", $realtime {0 0 0};
T_27.34 ;
    %vpi_func/r 2 432 "$realtime" {0 0 0};
    %load/real v0x564117c32610_0;
    %sub/wr;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_27.36, 5;
    %vpi_call 2 434 "$display", "Time = %t : ERROR : tRFC violation(AREF to AREF)", $realtime {0 0 0};
T_27.36 ;
    %vpi_func/r 2 438 "$realtime" {0 0 0};
    %load/real v0x564117c322c0_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %jmp/0xz  T_27.38, 5;
    %vpi_call 2 440 "$display", "Time = %t : ERROR : tRP violation(PRECHARGE0 to AREF)", $realtime {0 0 0};
T_27.38 ;
    %vpi_func/r 2 442 "$realtime" {0 0 0};
    %load/real v0x564117c32380_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %jmp/0xz  T_27.40, 5;
    %vpi_call 2 444 "$display", "Time = %t : ERROR : tRP violation(PRECHARGE1 to AREF)", $realtime {0 0 0};
T_27.40 ;
    %vpi_func/r 2 446 "$realtime" {0 0 0};
    %load/real v0x564117c31f70_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %jmp/0xz  T_27.42, 5;
    %vpi_call 2 448 "$display", "Time = %t : ERROR : tRP violation(PRECHARGE2 to AREF)", $realtime {0 0 0};
T_27.42 ;
    %vpi_func/r 2 450 "$realtime" {0 0 0};
    %load/real v0x564117c32010_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %jmp/0xz  T_27.44, 5;
    %vpi_call 2 452 "$display", "Time = %t : ERROR : tRP violation(PRECHARGE3 to AREF)", $realtime {0 0 0};
T_27.44 ;
    %load/vec4 v0x564117bcbc40_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %load/vec4 v0x564117c30d60_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x564117c30e00_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x564117c30ab0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_27.46, 6;
    %vpi_call 2 459 "$display", "Time = %t : ERROR : All banks must be Precharged before AREF", $realtime {0 0 0};
T_27.46 ;
    %load/real v0x564117c46490_0;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_27.48, 5;
    %vpi_call 2 465 "$display", "Time = %t : ERROR : tMRD violation(MRS to AREF)", $realtime {0 0 0};
T_27.48 ;
    %vpi_func/r 2 469 "$realtime" {0 0 0};
    %store/real v0x564117c32610_0;
T_27.28 ;
    %load/vec4 v0x564117bcbb80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.50, 6;
    %load/vec4 v0x564117b8e760_0;
    %store/vec4 v0x564117c46120_0, 0, 12;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.52, 8;
    %vpi_call 2 480 "$display", "Time = %t : OPERATION = MRS   : Load Mode Register", $realtime {0 0 0};
    %load/vec4 v0x564117b8e760_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.54, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.55, 6;
    %vpi_call 2 485 "$display", "                                 CAS Latency      = Reserved" {0 0 0};
    %jmp T_27.57;
T_27.54 ;
    %vpi_call 2 483 "$display", "                                 CAS Latency      = 2" {0 0 0};
    %jmp T_27.57;
T_27.55 ;
    %vpi_call 2 484 "$display", "                                 CAS Latency      = 3" {0 0 0};
    %jmp T_27.57;
T_27.57 ;
    %pop/vec4 1;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.58, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.59, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x564117c6c340_0, 0, 3;
    %jmp T_27.61;
T_27.58 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x564117c6c340_0, 0, 3;
    %jmp T_27.61;
T_27.59 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x564117c6c340_0, 0, 3;
    %jmp T_27.61;
T_27.61 ;
    %pop/vec4 1;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.62, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.63, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.64, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.65, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.66, 6;
    %vpi_call 2 500 "$display", "                                 Burst Length     = Reserved" {0 0 0};
    %jmp T_27.68;
T_27.62 ;
    %vpi_call 2 495 "$display", "                                 Burst Length     = 1" {0 0 0};
    %jmp T_27.68;
T_27.63 ;
    %vpi_call 2 496 "$display", "                                 Burst Length     = 2" {0 0 0};
    %jmp T_27.68;
T_27.64 ;
    %vpi_call 2 497 "$display", "                                 Burst Length     = 4" {0 0 0};
    %jmp T_27.68;
T_27.65 ;
    %vpi_call 2 498 "$display", "                                 Burst Length     = 8" {0 0 0};
    %jmp T_27.68;
T_27.66 ;
    %vpi_call 2 499 "$display", "                                 Burst Length     = Full" {0 0 0};
    %jmp T_27.68;
T_27.68 ;
    %pop/vec4 1;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.69, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.70, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.71, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.72, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.73, 6;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0x564117b75b90_0, 0, 9;
    %jmp T_27.75;
T_27.69 ;
    %pushi/vec4 1, 0, 9;
    %store/vec4 v0x564117b75b90_0, 0, 9;
    %jmp T_27.75;
T_27.70 ;
    %pushi/vec4 2, 0, 9;
    %store/vec4 v0x564117b75b90_0, 0, 9;
    %jmp T_27.75;
T_27.71 ;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0x564117b75b90_0, 0, 9;
    %jmp T_27.75;
T_27.72 ;
    %pushi/vec4 8, 0, 9;
    %store/vec4 v0x564117b75b90_0, 0, 9;
    %jmp T_27.75;
T_27.73 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564117b75b90_0, 0, 9;
    %jmp T_27.75;
T_27.75 ;
    %pop/vec4 1;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_27.76, 6;
    %vpi_call 2 515 "$display", "                                 Burst Type       = Sequential" {0 0 0};
    %jmp T_27.77;
T_27.76 ;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.78, 6;
    %vpi_call 2 517 "$display", "                                 Burst Type       = Interleaved" {0 0 0};
    %jmp T_27.79;
T_27.78 ;
    %vpi_call 2 519 "$display", "                                 Burst Type       = Reserved" {0 0 0};
T_27.79 ;
T_27.77 ;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 1, 9, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_27.80, 6;
    %vpi_call 2 524 "$display", "                                 Write Burst Mode = Programmed Burst Length" {0 0 0};
    %jmp T_27.81;
T_27.80 ;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 1, 9, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.82, 6;
    %vpi_call 2 526 "$display", "                                 Write Burst Mode = Single Location Access" {0 0 0};
    %jmp T_27.83;
T_27.82 ;
    %vpi_call 2 528 "$display", "                                 Write Burst Mode = Reserved" {0 0 0};
T_27.83 ;
T_27.81 ;
T_27.52 ;
    %load/vec4 v0x564117bcbc40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117c30d60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x564117c30e00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x564117c30ab0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.84, 8;
    %vpi_call 2 535 "$display", "Time = %t : ERROR : all banks must be Precharge before Load Mode Register", $realtime {0 0 0};
T_27.84 ;
    %vpi_func/r 2 539 "$realtime" {0 0 0};
    %load/real v0x564117c322c0_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_mov 8, 5;
    %vpi_func/r 2 539 "$realtime" {0 0 0};
    %load/real v0x564117c32380_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func/r 2 540 "$realtime" {0 0 0};
    %load/real v0x564117c31f70_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func/r 2 540 "$realtime" {0 0 0};
    %load/real v0x564117c32010_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_or 5, 8;
    %jmp/0xz  T_27.86, 5;
    %vpi_call 2 542 "$display", "Time = %t : ERROR : tRP violation(PRECHARGE to MRS)", $realtime {0 0 0};
T_27.86 ;
    %vpi_func/r 2 546 "$realtime" {0 0 0};
    %load/real v0x564117c32610_0;
    %sub/wr;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_27.88, 5;
    %vpi_call 2 548 "$display", "Time = %t : ERROR : tRFC violation(AREF to MRS)", $realtime {0 0 0};
T_27.88 ;
    %load/real v0x564117c46490_0;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_27.90, 5;
    %vpi_call 2 554 "$display", "Time = %t : ERROR : tMRD violation(MRS to MRS)", $realtime {0 0 0};
T_27.90 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c46490_0;
T_27.50 ;
    %load/vec4 v0x564117c463d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.92, 6;
    %load/vec4 v0x564117b8e760_0;
    %store/vec4 v0x564117c5b690_0, 0, 12;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.94, 8;
    %vpi_call 2 569 "$display", "Time = %t : OPERATION = EMRS  : Load Extended Mode Register", $realtime {0 0 0};
    %load/vec4 v0x564117b8e760_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.96, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.97, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.98, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.99, 6;
    %vpi_call 2 576 "$display", "                                 Driver Strength        = Reserved" {0 0 0};
    %jmp T_27.101;
T_27.96 ;
    %vpi_call 2 572 "$display", "                                 Driver Strength        = Full" {0 0 0};
    %jmp T_27.101;
T_27.97 ;
    %vpi_call 2 573 "$display", "                                 Driver Strength        = 1/2" {0 0 0};
    %jmp T_27.101;
T_27.98 ;
    %vpi_call 2 574 "$display", "                                 Driver Strength        = 1/4" {0 0 0};
    %jmp T_27.101;
T_27.99 ;
    %vpi_call 2 575 "$display", "                                 Driver Strength        = 1/8" {0 0 0};
    %jmp T_27.101;
T_27.101 ;
    %pop/vec4 1;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.102, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.103, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.104, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.105, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.106, 6;
    %vpi_call 2 586 "$display", "                                 Self Refresh Coverage  = Reserved" {0 0 0};
    %jmp T_27.108;
T_27.102 ;
    %vpi_call 2 581 "$display", "                                 Self Refresh Coverage  = All Banks" {0 0 0};
    %jmp T_27.108;
T_27.103 ;
    %vpi_call 2 582 "$display", "                                 Self Refresh Coverage  = TWO Bank" {0 0 0};
    %jmp T_27.108;
T_27.104 ;
    %vpi_call 2 583 "$display", "                                 Self Refresh Coverage  = One Bank" {0 0 0};
    %jmp T_27.108;
T_27.105 ;
    %vpi_call 2 584 "$display", "                                 Self Refresh Coverage  = Half of one Banks" {0 0 0};
    %jmp T_27.108;
T_27.106 ;
    %vpi_call 2 585 "$display", "                                 Self Refresh Coverage  = Quater of one Banks" {0 0 0};
    %jmp T_27.108;
T_27.108 ;
    %pop/vec4 1;
T_27.94 ;
    %load/vec4 v0x564117bcbc40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117c30d60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x564117c30e00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x564117c30ab0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.109, 8;
    %vpi_call 2 594 "$display", "Time = %t : ERROR : all banks must be Precharge before Load Mode Register", $realtime {0 0 0};
T_27.109 ;
    %vpi_func/r 2 598 "$realtime" {0 0 0};
    %load/real v0x564117c322c0_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_mov 8, 5;
    %vpi_func/r 2 598 "$realtime" {0 0 0};
    %load/real v0x564117c32380_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func/r 2 599 "$realtime" {0 0 0};
    %load/real v0x564117c31f70_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func/r 2 599 "$realtime" {0 0 0};
    %load/real v0x564117c32010_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_or 5, 8;
    %jmp/0xz  T_27.111, 5;
    %vpi_call 2 601 "$display", "Time = %t : ERROR : tRP violation(PRECHARGE to EMRS)", $realtime {0 0 0};
T_27.111 ;
    %vpi_func/r 2 605 "$realtime" {0 0 0};
    %load/real v0x564117c32610_0;
    %sub/wr;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_27.113, 5;
    %vpi_call 2 607 "$display", "Time = %t : ERROR : tRFC violation(AREF to EMRS)", $realtime {0 0 0};
T_27.113 ;
    %load/real v0x564117c46490_0;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_27.115, 5;
    %vpi_call 2 613 "$display", "Time = %t : ERROR : tMRD violation(MRS to EMRS)", $realtime {0 0 0};
T_27.115 ;
    %pushi/real 0, 4065; load=0.00000
    %store/real v0x564117c46490_0;
T_27.92 ;
    %load/vec4 v0x564117b561e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.117, 6;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117c2ac20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117c125a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117c13c50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117a44bf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_27.119, 9;
    %vpi_call 2 626 "$display", "Time = %t : ERROR : bank already activated -- data could be corrupted", $realtime {0 0 0};
T_27.119 ;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117bcbc40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.121, 8;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.123, 8;
    %vpi_call 2 635 "$display", "Time = %t : OPERATION = ACT   : bank = 0 Row = 'h%h", $realtime, v0x564117b8e760_0 {0 0 0};
T_27.123 ;
    %vpi_func/r 2 639 "$realtime" {0 0 0};
    %load/real v0x564117c5aa80_0;
    %sub/wr;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_27.125, 5;
    %vpi_call 2 640 "$display", "Time = %t : ERROR : tXSR violation(SREFX to ACT0)", $realtime {0 0 0};
T_27.125 ;
    %vpi_func/r 2 644 "$realtime" {0 0 0};
    %load/real v0x564117bb9650_0;
    %sub/wr;
    %pushi/real 1638400000, 4082; load=100000.
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x564117b7dff0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.127, 8;
    %vpi_call 2 645 "$display", "Time = %t : ERROR : Pwrup violation(DPDX to ACT0)", $realtime {0 0 0};
T_27.127 ;
    %vpi_func/r 2 649 "$realtime" {0 0 0};
    %load/real v0x564117c47930_0;
    %sub/wr;
    %pushi/real 1845493760, 4071; load=55.0000
    %cmp/wr;
    %jmp/0xz  T_27.129, 5;
    %vpi_call 2 651 "$display", "Time = %t : ERROR : tRC violation (ACT0 to ACT0) ", $realtime {0 0 0};
T_27.129 ;
    %vpi_func/r 2 655 "$realtime" {0 0 0};
    %load/real v0x564117c322c0_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %jmp/0xz  T_27.131, 5;
    %vpi_call 2 657 "$display", "Time = %t : ERROR : tRP violation (PRECHARGE0 to PRECHARGE0) ", $realtime {0 0 0};
T_27.131 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c2ac20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117bcbc40_0, 0, 1;
    %load/vec4 v0x564117b8e760_0;
    %store/vec4 v0x564117ccde00_0, 0, 12;
    %vpi_func/r 2 664 "$realtime" {0 0 0};
    %store/real v0x564117c1b090_0;
    %vpi_func/r 2 665 "$realtime" {0 0 0};
    %store/real v0x564117c47930_0;
    %vpi_func/r 2 666 "$realtime" {0 0 0};
    %store/real v0x564117be66a0_0;
T_27.121 ;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117c30d60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.133, 8;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.135, 8;
    %vpi_call 2 674 "$display", "Time = %t : OPERATION = ACT   : bank = 1 Row = 'h%h", $realtime, v0x564117b8e760_0 {0 0 0};
T_27.135 ;
    %vpi_func/r 2 678 "$realtime" {0 0 0};
    %load/real v0x564117bb9650_0;
    %sub/wr;
    %pushi/real 1638400000, 4082; load=100000.
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x564117b7dff0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.137, 8;
    %vpi_call 2 679 "$display", "Time = %t : ERROR : Pwrup violation(DPDX to ACT1)", $realtime {0 0 0};
T_27.137 ;
    %vpi_func/r 2 683 "$realtime" {0 0 0};
    %load/real v0x564117c5aa80_0;
    %sub/wr;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_27.139, 5;
    %vpi_call 2 684 "$display", "Time = %t : ERROR : tXSR violation(SREFX to ACT1)", $realtime {0 0 0};
T_27.139 ;
    %vpi_func/r 2 688 "$realtime" {0 0 0};
    %load/real v0x564117c479d0_0;
    %sub/wr;
    %pushi/real 1845493760, 4071; load=55.0000
    %cmp/wr;
    %jmp/0xz  T_27.141, 5;
    %vpi_call 2 690 "$display", "Time = %t : ERROR : tRC violation (ACT1 to ACT1) ", $realtime {0 0 0};
T_27.141 ;
    %vpi_func/r 2 694 "$realtime" {0 0 0};
    %load/real v0x564117c32380_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %jmp/0xz  T_27.143, 5;
    %vpi_call 2 696 "$display", "Time = %t : ERROR : tRP violation (PRECHARGE1 to PRECHARGE1) ", $realtime {0 0 0};
T_27.143 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c125a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c30d60_0, 0, 1;
    %load/vec4 v0x564117b8e760_0;
    %store/vec4 v0x564117cce1a0_0, 0, 12;
    %vpi_func/r 2 703 "$realtime" {0 0 0};
    %store/real v0x564117c1b130_0;
    %vpi_func/r 2 704 "$realtime" {0 0 0};
    %store/real v0x564117c479d0_0;
    %vpi_func/r 2 705 "$realtime" {0 0 0};
    %store/real v0x564117be6760_0;
T_27.133 ;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117c30e00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.145, 8;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.147, 8;
    %vpi_call 2 713 "$display", "Time = %t : OPERATION = ACT   : bank = 2 Row = 'h%h", $realtime, v0x564117b8e760_0 {0 0 0};
T_27.147 ;
    %vpi_func/r 2 717 "$realtime" {0 0 0};
    %load/real v0x564117bb9650_0;
    %sub/wr;
    %pushi/real 1638400000, 4082; load=100000.
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x564117b7dff0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.149, 8;
    %vpi_call 2 718 "$display", "Time = %t : ERROR : Pwrup violation(DPDX to ACT2)", $realtime {0 0 0};
T_27.149 ;
    %vpi_func/r 2 722 "$realtime" {0 0 0};
    %load/real v0x564117c5aa80_0;
    %sub/wr;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_27.151, 5;
    %vpi_call 2 723 "$display", "Time = %t : ERROR : tXSR violation(SREFX to ACT2)", $realtime {0 0 0};
T_27.151 ;
    %vpi_func/r 2 727 "$realtime" {0 0 0};
    %load/real v0x564117c475e0_0;
    %sub/wr;
    %pushi/real 1845493760, 4071; load=55.0000
    %cmp/wr;
    %jmp/0xz  T_27.153, 5;
    %vpi_call 2 729 "$display", "Time = %t : ERROR : tRC violation (ACT2 to ACT2) ", $realtime {0 0 0};
T_27.153 ;
    %vpi_func/r 2 733 "$realtime" {0 0 0};
    %load/real v0x564117c31f70_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %jmp/0xz  T_27.155, 5;
    %vpi_call 2 735 "$display", "Time = %t : ERROR : tRP violation (PRECHARGE2 to PRECHARGE2) ", $realtime {0 0 0};
T_27.155 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c13c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c30e00_0, 0, 1;
    %load/vec4 v0x564117b8e760_0;
    %store/vec4 v0x564117d372a0_0, 0, 12;
    %vpi_func/r 2 742 "$realtime" {0 0 0};
    %store/real v0x564117be6b20_0;
    %vpi_func/r 2 743 "$realtime" {0 0 0};
    %store/real v0x564117c475e0_0;
    %vpi_func/r 2 744 "$realtime" {0 0 0};
    %store/real v0x564117c47c80_0;
T_27.145 ;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117c30ab0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.157, 8;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.159, 8;
    %vpi_call 2 752 "$display", "Time = %t : OPERATION = ACT   : bank = 3 Row = 'h%h", $realtime, v0x564117b8e760_0 {0 0 0};
T_27.159 ;
    %vpi_func/r 2 756 "$realtime" {0 0 0};
    %load/real v0x564117bb9650_0;
    %sub/wr;
    %pushi/real 1638400000, 4082; load=100000.
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x564117b7dff0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.161, 8;
    %vpi_call 2 757 "$display", "Time = %t : ERROR : Pwrup violation(DPDX to ACT3)", $realtime {0 0 0};
T_27.161 ;
    %vpi_func/r 2 761 "$realtime" {0 0 0};
    %load/real v0x564117c5aa80_0;
    %sub/wr;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_27.163, 5;
    %vpi_call 2 762 "$display", "Time = %t : ERROR : tXSR violation(SREFX to ACT3)", $realtime {0 0 0};
T_27.163 ;
    %vpi_func/r 2 766 "$realtime" {0 0 0};
    %load/real v0x564117c476a0_0;
    %sub/wr;
    %pushi/real 1845493760, 4071; load=55.0000
    %cmp/wr;
    %jmp/0xz  T_27.165, 5;
    %vpi_call 2 768 "$display", "Time = %t : ERROR : tRC violation (ACT1 to ACT3) ", $realtime {0 0 0};
T_27.165 ;
    %vpi_func/r 2 772 "$realtime" {0 0 0};
    %load/real v0x564117c32010_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %jmp/0xz  T_27.167, 5;
    %vpi_call 2 774 "$display", "Time = %t : ERROR : tRP violation (PRECHARGE3 to PRECHARGE3) ", $realtime {0 0 0};
T_27.167 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117a44bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c30ab0_0, 0, 1;
    %load/vec4 v0x564117b8e760_0;
    %store/vec4 v0x564117b8e440_0, 0, 12;
    %vpi_func/r 2 781 "$realtime" {0 0 0};
    %store/real v0x564117be6be0_0;
    %vpi_func/r 2 782 "$realtime" {0 0 0};
    %store/real v0x564117c476a0_0;
    %vpi_func/r 2 783 "$realtime" {0 0 0};
    %store/real v0x564117c47d40_0;
T_27.157 ;
    %load/vec4 v0x564117c1b660_0;
    %load/vec4 v0x564117b5c8a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %vpi_func/r 2 787 "$realtime" {0 0 0};
    %load/real v0x564117af2800_0;
    %sub/wr;
    %pushi/real 1342177280, 4069; load=10.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.169, 8;
    %vpi_call 2 789 "$display", "Time = %t : ERROR : tRRD violation(ACT Others to ACT0) ", $realtime {0 0 0};
T_27.169 ;
    %load/vec4 v0x564117c1b660_0;
    %load/vec4 v0x564117b5c8a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %vpi_func/r 2 793 "$realtime" {0 0 0};
    %load/real v0x564117af2800_0;
    %sub/wr;
    %pushi/real 1342177280, 4069; load=10.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.171, 8;
    %vpi_call 2 795 "$display", "Time = %t : ERROR : tRRD violation(ACT Others to ACT1) ", $realtime {0 0 0};
T_27.171 ;
    %load/vec4 v0x564117c1b660_0;
    %load/vec4 v0x564117b5c8a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %vpi_func/r 2 799 "$realtime" {0 0 0};
    %load/real v0x564117af2800_0;
    %sub/wr;
    %pushi/real 1342177280, 4069; load=10.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.173, 8;
    %vpi_call 2 801 "$display", "Time = %t : ERROR : tRRD violation(ACT Others to ACT2) ", $realtime {0 0 0};
T_27.173 ;
    %load/vec4 v0x564117c1b660_0;
    %load/vec4 v0x564117b5c8a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %vpi_func/r 2 805 "$realtime" {0 0 0};
    %load/real v0x564117af2800_0;
    %sub/wr;
    %pushi/real 1342177280, 4069; load=10.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.175, 8;
    %vpi_call 2 807 "$display", "Time = %t : ERROR : tRRD violation(ACT Others to ACT3) ", $realtime {0 0 0};
T_27.175 ;
    %vpi_func/r 2 811 "$realtime" {0 0 0};
    %load/real v0x564117c32610_0;
    %sub/wr;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_27.177, 5;
    %vpi_call 2 813 "$display", "Time = %t : ERROR : tRFC violation(AREF to ACT)", $realtime {0 0 0};
T_27.177 ;
    %load/real v0x564117c46490_0;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_27.179, 5;
    %vpi_call 2 819 "$display", "Time = %t : ERROR : tMRD violation(MRS to ACT)", $realtime {0 0 0};
T_27.179 ;
    %vpi_func/r 2 823 "$realtime" {0 0 0};
    %store/real v0x564117af2800_0;
    %load/vec4 v0x564117b5c8a0_0;
    %store/vec4 v0x564117c1b660_0, 0, 2;
T_27.117 ;
    %load/vec4 v0x564117c1b5a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.181, 4;
    %vpi_func/r 2 830 "$realtime" {0 0 0};
    %load/real v0x564117c46490_0;
    %sub/wr;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_27.183, 5;
    %vpi_call 2 832 "$display", "Time = %t : ERROR : tMRD violation(MRS to PRECHARGE)", $realtime {0 0 0};
T_27.183 ;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %or;
    %load/vec4 v0x564117c2ac20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.185, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c2ac20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117bcbc40_0, 0, 1;
    %vpi_func/r 2 840 "$realtime" {0 0 0};
    %store/real v0x564117c322c0_0;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.187, 8;
    %vpi_call 2 844 "$display", "Time = %t : OPERATION = PCHG  : bank = 0 ", $realtime {0 0 0};
T_27.187 ;
    %vpi_func/r 2 848 "$realtime" {0 0 0};
    %load/real v0x564117bb9650_0;
    %sub/wr;
    %pushi/real 1638400000, 4082; load=100000.
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x564117b7dff0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.189, 8;
    %vpi_call 2 849 "$display", "Time = %t : ERROR : Pwrup violation(DPDX to PRECHARGE0)", $realtime {0 0 0};
T_27.189 ;
    %vpi_func/r 2 853 "$realtime" {0 0 0};
    %load/real v0x564117c1b090_0;
    %sub/wr;
    %pushi/real 1342177280, 4071; load=40.0000
    %cmp/wr;
    %jmp/0xz  T_27.191, 5;
    %vpi_call 2 855 "$display", "Time = %t : ERROR : tRAS violation(ACT0 to PRECHARGE0)", $realtime {0 0 0};
T_27.191 ;
    %vpi_func/r 2 859 "$realtime" {0 0 0};
    %load/real v0x564117c454d0_0;
    %sub/wr;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_27.193, 5;
    %vpi_call 2 861 "$display", "Time = %t : ERROR : tDPL violation(LAST DATA to PRECHARGE0)", $realtime {0 0 0};
T_27.193 ;
T_27.185 ;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %or;
    %load/vec4 v0x564117c125a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.195, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c125a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c30d60_0, 0, 1;
    %vpi_func/r 2 870 "$realtime" {0 0 0};
    %store/real v0x564117c32380_0;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.197, 8;
    %vpi_call 2 874 "$display", "Time = %t : OPERATION = PCHG  : bank = 1 ", $realtime {0 0 0};
T_27.197 ;
    %vpi_func/r 2 878 "$realtime" {0 0 0};
    %load/real v0x564117bb9650_0;
    %sub/wr;
    %pushi/real 1638400000, 4082; load=100000.
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x564117b7dff0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.199, 8;
    %vpi_call 2 879 "$display", "Time = %t : ERROR : Pwrup violation(DPDX to PRECHARGE1)", $realtime {0 0 0};
T_27.199 ;
    %vpi_func/r 2 883 "$realtime" {0 0 0};
    %load/real v0x564117c1b130_0;
    %sub/wr;
    %pushi/real 1342177280, 4071; load=40.0000
    %cmp/wr;
    %jmp/0xz  T_27.201, 5;
    %vpi_call 2 885 "$display", "Time = %t : ERROR : tRAS violation(ACT1 to PRECHARGE1)", $realtime {0 0 0};
T_27.201 ;
    %vpi_func/r 2 889 "$realtime" {0 0 0};
    %load/real v0x564117c2fda0_0;
    %sub/wr;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_27.203, 5;
    %vpi_call 2 891 "$display", "Time = %t : ERROR : tDPL violation(LAST DATA to PRECHARGE1)", $realtime {0 0 0};
T_27.203 ;
T_27.195 ;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %or;
    %load/vec4 v0x564117c13c50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.205, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c13c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c30e00_0, 0, 1;
    %vpi_func/r 2 900 "$realtime" {0 0 0};
    %store/real v0x564117c31f70_0;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.207, 8;
    %vpi_call 2 904 "$display", "Time = %t : OPERATION = PCHG  : bank = 2 ", $realtime {0 0 0};
T_27.207 ;
    %vpi_func/r 2 908 "$realtime" {0 0 0};
    %load/real v0x564117bb9650_0;
    %sub/wr;
    %pushi/real 1638400000, 4082; load=100000.
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x564117b7dff0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.209, 8;
    %vpi_call 2 909 "$display", "Time = %t : ERROR : Pwrup violation(DPDX to PRECHARGE2)", $realtime {0 0 0};
T_27.209 ;
    %vpi_func/r 2 913 "$realtime" {0 0 0};
    %load/real v0x564117be6b20_0;
    %sub/wr;
    %pushi/real 1342177280, 4071; load=40.0000
    %cmp/wr;
    %jmp/0xz  T_27.211, 5;
    %vpi_call 2 915 "$display", "Time = %t : ERROR : tRAS violation(ACT2 to PRECHARGE2)", $realtime {0 0 0};
T_27.211 ;
    %vpi_func/r 2 919 "$realtime" {0 0 0};
    %load/real v0x564117c2fe60_0;
    %sub/wr;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_27.213, 5;
    %vpi_call 2 921 "$display", "Time = %t : ERROR : tDPL violation(LAST DATA to PRECHARGE2)", $realtime {0 0 0};
T_27.213 ;
T_27.205 ;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %or;
    %load/vec4 v0x564117a44bf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.215, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117a44bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c30ab0_0, 0, 1;
    %vpi_func/r 2 930 "$realtime" {0 0 0};
    %store/real v0x564117c32010_0;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.217, 8;
    %vpi_call 2 934 "$display", "Time = %t : OPERATION = PCHG  : bank = 3 ", $realtime {0 0 0};
T_27.217 ;
    %vpi_func/r 2 938 "$realtime" {0 0 0};
    %load/real v0x564117bb9650_0;
    %sub/wr;
    %pushi/real 1638400000, 4082; load=100000.
    %cmp/wr;
    %flag_get/vec4 5;
    %load/vec4 v0x564117b7dff0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.219, 8;
    %vpi_call 2 939 "$display", "Time = %t : ERROR : Pwrup violation(DPDX to PRECHARGE3)", $realtime {0 0 0};
T_27.219 ;
    %vpi_func/r 2 943 "$realtime" {0 0 0};
    %load/real v0x564117be6be0_0;
    %sub/wr;
    %pushi/real 1342177280, 4071; load=40.0000
    %cmp/wr;
    %jmp/0xz  T_27.221, 5;
    %vpi_call 2 945 "$display", "Time = %t : ERROR : tRAS violation(ACT3 to PRECHARGE3)", $realtime {0 0 0};
T_27.221 ;
    %vpi_func/r 2 949 "$realtime" {0 0 0};
    %load/real v0x564117c1a5e0_0;
    %sub/wr;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_27.223, 5;
    %vpi_call 2 951 "$display", "Time = %t : ERROR : tDPL violation(LAST DATA to PRECHARGE3)", $realtime {0 0 0};
T_27.223 ;
T_27.215 ;
    %load/vec4 v0x5641179cddf0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117b5c980_0;
    %load/vec4 v0x564117b5c8a0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.225, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641179cddf0_0, 0, 1;
T_27.225 ;
    %load/vec4 v0x564117c8eaf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.227, 6;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83830, 4, 0;
    %load/vec4 v0x564117b5c8a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b83e50, 4, 0;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c291e0, 4, 0;
    %jmp T_27.228;
T_27.227 ;
    %load/vec4 v0x564117c92150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.229, 6;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83830, 4, 0;
    %load/vec4 v0x564117b5c8a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b83e50, 4, 0;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c291e0, 4, 0;
T_27.229 ;
T_27.228 ;
T_27.181 ;
    %load/vec4 v0x564117c6cdd0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.231, 6;
    %load/vec4 v0x5641179cddf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.233, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641179cddf0_0, 0, 1;
T_27.233 ;
    %load/vec4 v0x564117c8eaf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.235, 6;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83830, 4, 0;
    %jmp T_27.236;
T_27.235 ;
    %load/vec4 v0x564117c92150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.237, 4;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83830, 4, 0;
T_27.237 ;
T_27.236 ;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.239, 8;
    %vpi_call 2 990 "$display", "Time = %t : OPERATION = BST   : Burst Stop", $realtime {0 0 0};
T_27.239 ;
T_27.231 ;
    %load/vec4 v0x564117a39ac0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.241, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117988270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117a39f00_0, 0, 1;
    %load/vec4 v0x564117989140_0;
    %store/vec4 v0x564117c838f0_0, 0, 11;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5641179881b0_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b511f0_0, 0, 1;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117bcbc40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117c30d60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117c30e00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117c30ab0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_27.243, 9;
    %vpi_call 2 1008 "$display", "Time = %t : ERROR : bank is not Activated for Read", $realtime {0 0 0};
T_27.243 ;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func/r 2 1012 "$realtime" {0 0 0};
    %load/real v0x564117be66a0_0;
    %sub/wr;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func/r 2 1013 "$realtime" {0 0 0};
    %load/real v0x564117be6760_0;
    %sub/wr;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func/r 2 1014 "$realtime" {0 0 0};
    %load/real v0x564117c47c80_0;
    %sub/wr;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func/r 2 1015 "$realtime" {0 0 0};
    %load/real v0x564117c47d40_0;
    %sub/wr;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_27.245, 9;
    %vpi_call 2 1017 "$display", "Time = %t : ERROR : tRCD violation(ACT to READ)", $realtime {0 0 0};
T_27.245 ;
    %load/vec4 v0x564117c8eaf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.247, 4;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83830, 4, 0;
    %load/vec4 v0x564117b8e760_0;
    %pad/u 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c88b70, 4, 0;
    %load/vec4 v0x564117b5c8a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b83d90, 4, 0;
    %jmp T_27.248;
T_27.247 ;
    %load/vec4 v0x564117c92150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.249, 4;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83830, 4, 0;
    %load/vec4 v0x564117b8e760_0;
    %pad/u 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c88b70, 4, 0;
    %load/vec4 v0x564117b5c8a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b83d90, 4, 0;
T_27.249 ;
T_27.248 ;
    %load/vec4 v0x5641179cddf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.251, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641179cddf0_0, 0, 1;
    %load/vec4 v0x564117af28c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564117ccdd60, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117af28c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564117b4db20, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.253, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117af28c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x5641179890a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x564117af28c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117af1ed0, 4, 0;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.255, 8;
    %vpi_call 2 1043 "$display", "Time = %t : OPERATION = Read interrupt Write with Autoprecharge", $realtime {0 0 0};
T_27.255 ;
T_27.253 ;
T_27.251 ;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.257, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117b5c8a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117ccdd60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x564117b5c8a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117bb9590, 4, 0;
    %load/vec4 v0x564117b5c8a0_0;
    %store/vec4 v0x564117af28c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117b5c8a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117a39b80, 4, 0;
T_27.257 ;
T_27.241 ;
    %load/vec4 v0x564117b512b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.259, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c326d0_0, 0, 1;
    %load/vec4 v0x564117c30b70_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x564117c5b5d0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_27.261, 4;
    %vpi_call 2 1062 "$display", "Time = %t : ERROR : Read and Write Data collision", $realtime {0 0 0};
    %jmp T_27.262;
T_27.261 ;
    %load/vec4 v0x564117709150_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b9a240, 4;
    %and/r;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.263, 8;
    %vpi_call 2 1065 "$display", "Time = %t : ERROR : Read and Write Data collision", $realtime {0 0 0};
T_27.263 ;
T_27.262 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117b511f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117988270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117a39f00_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x564117b548c0_0, 0, 11;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117bcbc40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117c30d60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117c30e00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117c30ab0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_27.265, 9;
    %vpi_call 2 1078 "$display", "Time = %t : ERROR : bank is not Activated for Write", $realtime {0 0 0};
T_27.265 ;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func/r 2 1081 "$realtime" {0 0 0};
    %load/real v0x564117be66a0_0;
    %sub/wr;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.267, 8;
    %vpi_func/r 2 1082 "$realtime" {0 0 0};
    %load/real v0x564117be66a0_0;
    %sub/wr;
    %vpi_call 2 1082 "$display", "Time = %t : ERROR = %t, %t: tRCD violation(ACT0 to WRITE)", $realtime, v0x564117be66a0_0, W<0,r> {0 1 0};
T_27.267 ;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func/r 2 1084 "$realtime" {0 0 0};
    %load/real v0x564117be6760_0;
    %sub/wr;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.269, 8;
    %vpi_func/r 2 1085 "$realtime" {0 0 0};
    %load/real v0x564117be6760_0;
    %sub/wr;
    %vpi_call 2 1085 "$display", "Time = %t : ERROR = %t, %t: tRCD violation(ACT1 to WRITE)", $realtime, v0x564117be6760_0, W<0,r> {0 1 0};
T_27.269 ;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func/r 2 1087 "$realtime" {0 0 0};
    %load/real v0x564117c47c80_0;
    %sub/wr;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.271, 8;
    %vpi_func/r 2 1088 "$realtime" {0 0 0};
    %load/real v0x564117c47c80_0;
    %sub/wr;
    %vpi_call 2 1088 "$display", "Time = %t : ERROR = %t, %t: tRCD violation(ACT2 to WRITE)", $realtime, v0x564117c47c80_0, W<0,r> {0 1 0};
T_27.271 ;
    %load/vec4 v0x564117b5c8a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func/r 2 1090 "$realtime" {0 0 0};
    %load/real v0x564117c47d40_0;
    %sub/wr;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.273, 8;
    %vpi_func/r 2 1091 "$realtime" {0 0 0};
    %load/real v0x564117c47d40_0;
    %sub/wr;
    %vpi_call 2 1091 "$display", "Time = %t : ERROR = %t, %t: tRCD violation(ACT3 to WRITE)", $realtime, v0x564117c47d40_0, W<0,r> {0 1 0};
T_27.273 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83830, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83830, 4, 0;
    %load/vec4 v0x564117b8e760_0;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c88b70, 4, 0;
    %load/vec4 v0x564117b5c8a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b83d90, 4, 0;
    %load/vec4 v0x5641179cddf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.275, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641179cddf0_0, 0, 1;
    %load/vec4 v0x564117af28c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564117ccdd60, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117af28c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564117b4db20, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.277, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117af28c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x5641179890a0, 4, 0;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.279, 8;
    %vpi_call 2 1112 "$display", "Time = %t : OPERATION = Write bank %d interrupt Write bank %d with Autoprecharge", $realtime, v0x564117b5c8a0_0, v0x564117af28c0_0 {0 0 0};
T_27.279 ;
T_27.277 ;
T_27.275 ;
    %load/vec4 v0x564117709150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.281, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117709150_0, 0, 1;
    %load/vec4 v0x564117af28c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564117ccdd60, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117af28c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564117a39b80, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.283, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117af28c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117af1f90, 4, 0;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.285, 8;
    %vpi_call 2 1129 "$display", "Time = %t : OPERATION = Write bank %d interrupt Read bank %d with Autoprecharge", $realtime, v0x564117b5c8a0_0, v0x564117af28c0_0 {0 0 0};
T_27.285 ;
T_27.283 ;
T_27.281 ;
    %load/vec4 v0x564117b8e760_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.287, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117b5c8a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117ccdd60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x564117b5c8a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117bb9590, 4, 0;
    %load/vec4 v0x564117b5c8a0_0;
    %store/vec4 v0x564117af28c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117b5c8a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117b4db20, 4, 0;
T_27.287 ;
T_27.259 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117ccdd60, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b4db20, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.289, 8;
    %pushi/real 1342177280, 4071; load=40.0000
    %vpi_func/r 2 1154 "$realtime" {0 0 0};
    %load/real v0x564117c1b090_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117bc4fa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117c1a680_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117bc5060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c6f450_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c6f4f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5641179890a0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117af1ed0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_27.291, 9;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117ccdd60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b4db20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5641179890a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117bcbc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c2ac20_0, 0, 1;
    %vpi_func/r 2 1165 "$realtime" {0 0 0};
    %pushi/real 1342177280, 4068; load=5.00000
    %add/wr;
    %store/real v0x564117c322c0_0;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.293, 8;
    %vpi_func/r 2 1168 "$realtime" {0 0 0};
    %pushi/real 1342177280, 4068; load=5.00000
    %add/wr;
    %vpi_call 2 1168 "$display", "Time = %t : OPERATION = Start Internal Auto Precharge for bank 0", W<0,r> {0 1 0};
T_27.293 ;
T_27.291 ;
T_27.289 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117ccdd60, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b4db20, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.295, 8;
    %pushi/real 1342177280, 4071; load=40.0000
    %vpi_func/r 2 1173 "$realtime" {0 0 0};
    %load/real v0x564117c1b130_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117bc4fa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117c1a680_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117bc5060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c6f450_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c6f4f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5641179890a0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117af1ed0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_27.297, 9;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117ccdd60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b4db20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5641179890a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c30d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c125a0_0, 0, 1;
    %vpi_func/r 2 1184 "$realtime" {0 0 0};
    %pushi/real 1342177280, 4068; load=5.00000
    %add/wr;
    %store/real v0x564117c32380_0;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.299, 8;
    %vpi_func/r 2 1187 "$realtime" {0 0 0};
    %pushi/real 1342177280, 4068; load=5.00000
    %add/wr;
    %vpi_call 2 1187 "$display", "Time = %t : OPERATION = Start Internal Auto Precharge for bank 1", W<0,r> {0 1 0};
T_27.299 ;
T_27.297 ;
T_27.295 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117ccdd60, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b4db20, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.301, 8;
    %pushi/real 1342177280, 4071; load=40.0000
    %vpi_func/r 2 1192 "$realtime" {0 0 0};
    %load/real v0x564117be6b20_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117bc4fa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117c1a680_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117bc5060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c6f450_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c6f4f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5641179890a0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117af1ed0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_27.303, 9;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117ccdd60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b4db20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5641179890a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c30e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c13c50_0, 0, 1;
    %vpi_func/r 2 1203 "$realtime" {0 0 0};
    %pushi/real 1342177280, 4068; load=5.00000
    %add/wr;
    %store/real v0x564117c31f70_0;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.305, 8;
    %vpi_func/r 2 1206 "$realtime" {0 0 0};
    %pushi/real 1342177280, 4068; load=5.00000
    %add/wr;
    %vpi_call 2 1206 "$display", "Time = %t : OPERATION = Start Internal Auto Precharge for bank 2", W<0,r> {0 1 0};
T_27.305 ;
T_27.303 ;
T_27.301 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117ccdd60, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b4db20, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.307, 8;
    %pushi/real 1342177280, 4071; load=40.0000
    %vpi_func/r 2 1211 "$realtime" {0 0 0};
    %load/real v0x564117be6be0_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117bc4fa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117c1a680_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117bc5060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c6f450_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c6f4f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5641179890a0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117af1ed0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_27.309, 9;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117ccdd60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b4db20, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5641179890a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c30ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117a44bf0_0, 0, 1;
    %vpi_func/r 2 1222 "$realtime" {0 0 0};
    %pushi/real 1342177280, 4068; load=5.00000
    %add/wr;
    %store/real v0x564117c32010_0;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.311, 8;
    %vpi_func/r 2 1225 "$realtime" {0 0 0};
    %pushi/real 1342177280, 4068; load=5.00000
    %add/wr;
    %vpi_call 2 1225 "$display", "Time = %t : OPERATION = Start Internal Auto Precharge for bank 3", W<0,r> {0 1 0};
T_27.311 ;
T_27.309 ;
T_27.307 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117ccdd60, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117a39b80, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.313, 8;
    %pushi/real 1342177280, 4071; load=40.0000
    %vpi_func/r 2 1236 "$realtime" {0 0 0};
    %load/real v0x564117c1b090_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117bc4fa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117bc5060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c6f450_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c6f4f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117af1f90, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_27.315, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117bcbc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c2ac20_0, 0, 1;
    %vpi_func/r 2 1244 "$realtime" {0 0 0};
    %store/real v0x564117c322c0_0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117ccdd60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117a39b80, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117af1f90, 4, 0;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.317, 8;
    %vpi_call 2 1250 "$display", "Time = %t : OPERATION = Start Internal Auto Precharge for bank 0", $realtime {0 0 0};
T_27.317 ;
T_27.315 ;
T_27.313 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117ccdd60, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117a39b80, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.319, 8;
    %pushi/real 1342177280, 4071; load=40.0000
    %vpi_func/r 2 1255 "$realtime" {0 0 0};
    %load/real v0x564117c1b130_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117bc4fa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117bc5060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c6f450_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c6f4f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117af1f90, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_27.321, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c30d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c125a0_0, 0, 1;
    %vpi_func/r 2 1263 "$realtime" {0 0 0};
    %store/real v0x564117c32380_0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117ccdd60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117a39b80, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117af1f90, 4, 0;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.323, 8;
    %vpi_call 2 1269 "$display", "Time = %t : OPERATION = Start Internal Auto Precharge for bank 1", $realtime {0 0 0};
T_27.323 ;
T_27.321 ;
T_27.319 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117ccdd60, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117a39b80, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.325, 8;
    %pushi/real 1342177280, 4071; load=40.0000
    %vpi_func/r 2 1274 "$realtime" {0 0 0};
    %load/real v0x564117be6b20_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117bc4fa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117bc5060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c6f450_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c6f4f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117af1f90, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_27.327, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c30e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c13c50_0, 0, 1;
    %vpi_func/r 2 1282 "$realtime" {0 0 0};
    %store/real v0x564117c31f70_0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117ccdd60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117a39b80, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117af1f90, 4, 0;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.329, 8;
    %vpi_call 2 1288 "$display", "Time = %t : OPERATION = Start Internal Auto Precharge for bank 2", $realtime {0 0 0};
T_27.329 ;
T_27.327 ;
T_27.325 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117ccdd60, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117a39b80, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.331, 8;
    %pushi/real 1342177280, 4071; load=40.0000
    %vpi_func/r 2 1293 "$realtime" {0 0 0};
    %load/real v0x564117be6be0_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117bc4fa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117bc5060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c6f450_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c6f4f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bb9590, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117af1f90, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_27.333, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c30ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117a44bf0_0, 0, 1;
    %vpi_func/r 2 1301 "$realtime" {0 0 0};
    %store/real v0x564117c32010_0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117ccdd60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117a39b80, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117af1f90, 4, 0;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.335, 8;
    %vpi_call 2 1307 "$display", "Time = %t : OPERATION = Start Internal Auto Precharge for bank 3", $realtime {0 0 0};
T_27.335 ;
T_27.333 ;
T_27.331 ;
    %load/vec4 v0x564117b815e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_27.337, 6;
    %load/vec4 v0x564117c5ab40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.339, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117b96c50_0, 0, 1;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.341, 8;
    %vpi_call 2 1317 "$display", "Time = %t : OPERATION = SREF  : Self Refresh", $realtime {0 0 0};
    %load/vec4 v0x564117c5b690_0;
    %parti/s 3, 0, 2;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_27.343, 4;
    %vpi_call 2 1318 "$display", "\011\011Refresh Full Bank" {0 0 0};
T_27.343 ;
    %load/vec4 v0x564117c5b690_0;
    %parti/s 3, 0, 2;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_27.345, 4;
    %vpi_call 2 1321 "$display", "                Refresh Only TWO Bank" {0 0 0};
    %fork TD_IS42VM16400K.abbank_init, S_0x564117b75960;
    %join;
T_27.345 ;
    %load/vec4 v0x564117c5b690_0;
    %parti/s 3, 0, 2;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_27.347, 4;
    %vpi_call 2 1326 "$display", "\011\011Refresh Only One Bank(BANK A)" {0 0 0};
    %fork TD_IS42VM16400K.bbank_init, S_0x564117b87f60;
    %join;
T_27.347 ;
    %load/vec4 v0x564117c5b690_0;
    %parti/s 3, 0, 2;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_27.349, 4;
    %vpi_call 2 1330 "$display", "\011\011Refresh Only half of one Bank(BANK A, A10=0)" {0 0 0};
    %fork TD_IS42VM16400K.half_init, S_0x564117b879b0;
    %join;
T_27.349 ;
    %load/vec4 v0x564117c5b690_0;
    %parti/s 3, 0, 2;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_27.351, 4;
    %vpi_call 2 1334 "$display", "\011\011Refresh Only Quarter of one Bank(BANK A, A10=0)" {0 0 0};
    %fork TD_IS42VM16400K.quat_init, S_0x564117b85f50;
    %join;
T_27.351 ;
T_27.341 ;
    %vpi_func/r 2 1340 "$realtime" {0 0 0};
    %load/real v0x564117c322c0_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_mov 8, 5;
    %vpi_func/r 2 1340 "$realtime" {0 0 0};
    %load/real v0x564117c32380_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func/r 2 1341 "$realtime" {0 0 0};
    %load/real v0x564117c31f70_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func/r 2 1341 "$realtime" {0 0 0};
    %load/real v0x564117c32010_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_or 5, 8;
    %jmp/0xz  T_27.353, 5;
    %vpi_call 2 1342 "$display", "Time = %t : ERROR : tRP violation(PRECHARGE to SREF)", $realtime {0 0 0};
T_27.353 ;
    %load/vec4 v0x564117bcbc40_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %load/vec4 v0x564117c30d60_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x564117c30e00_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x564117c30ab0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_27.355, 6;
    %vpi_call 2 1346 "$display", "Time = %t : ERROR : All banks must be Precharged before SREF", $realtime {0 0 0};
T_27.355 ;
    %load/real v0x564117c46490_0;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_27.357, 5;
    %vpi_call 2 1350 "$display", "Time = %t : ERROR : tMRD violation(MRS to SREF)", $realtime {0 0 0};
T_27.357 ;
    %jmp T_27.340;
T_27.339 ;
    %load/vec4 v0x5641179cde90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.359, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117b94df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117b7dff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c2ac20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c125a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c13c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117a44bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117bcbc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c30d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c30e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c30ab0_0, 0, 1;
    %fork TD_IS42VM16400K.mem_init, S_0x564117b86240;
    %join;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.361, 8;
    %vpi_call 2 1358 "$display", "Time = %t : OPERATION = DPDN  : Deep Powerdown", $realtime {0 0 0};
T_27.361 ;
    %vpi_func/r 2 1361 "$realtime" {0 0 0};
    %load/real v0x564117c322c0_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_mov 8, 5;
    %vpi_func/r 2 1361 "$realtime" {0 0 0};
    %load/real v0x564117c32380_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func/r 2 1362 "$realtime" {0 0 0};
    %load/real v0x564117c31f70_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func/r 2 1362 "$realtime" {0 0 0};
    %load/real v0x564117c32010_0;
    %sub/wr;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_or 5, 8;
    %jmp/0xz  T_27.363, 5;
    %vpi_call 2 1363 "$display", "Time = %t : ERROR : tRP violation(PRECHARGE to DPDN)", $realtime {0 0 0};
T_27.363 ;
    %load/vec4 v0x564117bcbc40_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %load/vec4 v0x564117c30d60_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x564117c30e00_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x564117c30ab0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_27.365, 6;
    %vpi_call 2 1367 "$display", "Time = %t : ERROR : All banks must be Precharged before DPDN", $realtime {0 0 0};
T_27.365 ;
    %jmp T_27.360;
T_27.359 ;
    %load/vec4 v0x564117b8e6a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.367, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117b989b0_0, 0, 1;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.369, 8;
    %vpi_call 2 1371 "$display", "Time = %t : OPERATION = APDN  : Active Power down", $realtime {0 0 0};
T_27.369 ;
    %jmp T_27.368;
T_27.367 ;
    %load/vec4 v0x564117b9a300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.371, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117b94eb0_0, 0, 1;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.373, 8;
    %vpi_call 2 1374 "$display", "Time = %t : OPERATION = PPDN  : Precharge Power down", $realtime {0 0 0};
T_27.373 ;
    %jmp T_27.372;
T_27.371 ;
    %load/vec4 v0x564117b7c190_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.375, 4;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.377, 8;
    %vpi_call 2 1376 "$display", "Time = %t : OPERATION = CKSW   : Clock Suspend during Write", $realtime {0 0 0};
T_27.377 ;
    %jmp T_27.376;
T_27.375 ;
    %load/vec4 v0x564117b7fd70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.379, 4;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.381, 8;
    %vpi_call 2 1378 "$display", "Time = %t : OPERATION = CKSR   : Clock Suspend during Read", $realtime {0 0 0};
T_27.381 ;
T_27.379 ;
T_27.376 ;
T_27.372 ;
T_27.368 ;
T_27.360 ;
T_27.340 ;
T_27.337 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c83830, 4;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_27.383, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b83e50, 4;
    %load/vec4 v0x564117b5c980_0;
    %cmp/e;
    %flag_mov 8, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c291e0, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_27.385, 4;
    %load/vec4 v0x564117709150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.387, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117709150_0, 0, 1;
T_27.387 ;
T_27.385 ;
    %jmp T_27.384;
T_27.383 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c83830, 4;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_27.389, 4;
    %load/vec4 v0x564117709150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.391, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117709150_0, 0, 1;
T_27.391 ;
T_27.389 ;
T_27.384 ;
    %load/vec4 v0x564117709150_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_27.393, 4;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x564117b9c9f0_0, 2000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117c5b5d0_0, 2000;
T_27.393 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c83830, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_27.395, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b83d90, 4;
    %store/vec4 v0x564117b5c980_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c88b70, 4;
    %store/vec4 v0x564117c8ebb0_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c88b70, 4;
    %store/vec4 v0x564117c88c30_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b83d90, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.397, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.398, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.399, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.400, 6;
    %jmp T_27.401;
T_27.397 ;
    %load/vec4 v0x564117ccde00_0;
    %store/vec4 v0x564117ba6d60_0, 0, 12;
    %jmp T_27.401;
T_27.398 ;
    %load/vec4 v0x564117cce1a0_0;
    %store/vec4 v0x564117ba6d60_0, 0, 12;
    %jmp T_27.401;
T_27.399 ;
    %load/vec4 v0x564117d372a0_0;
    %store/vec4 v0x564117ba6d60_0, 0, 12;
    %jmp T_27.401;
T_27.400 ;
    %load/vec4 v0x564117b8e440_0;
    %store/vec4 v0x564117ba6d60_0, 0, 12;
    %jmp T_27.401;
T_27.401 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564117b5d430_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5641179cddf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117709150_0, 0, 1;
    %jmp T_27.396;
T_27.395 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c83830, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_27.402, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b83d90, 4;
    %store/vec4 v0x564117b5c980_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c88b70, 4;
    %store/vec4 v0x564117c8ebb0_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c88b70, 4;
    %store/vec4 v0x564117c88c30_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b83d90, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.404, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.405, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.406, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.407, 6;
    %jmp T_27.408;
T_27.404 ;
    %load/vec4 v0x564117ccde00_0;
    %store/vec4 v0x564117ba6d60_0, 0, 12;
    %jmp T_27.408;
T_27.405 ;
    %load/vec4 v0x564117cce1a0_0;
    %store/vec4 v0x564117ba6d60_0, 0, 12;
    %jmp T_27.408;
T_27.406 ;
    %load/vec4 v0x564117d372a0_0;
    %store/vec4 v0x564117ba6d60_0, 0, 12;
    %jmp T_27.408;
T_27.407 ;
    %load/vec4 v0x564117b8e440_0;
    %store/vec4 v0x564117ba6d60_0, 0, 12;
    %jmp T_27.408;
T_27.408 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564117b5d430_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5641179cddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117709150_0, 0, 1;
T_27.402 ;
T_27.396 ;
    %load/vec4 v0x5641179cddf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.409, 4;
    %load/vec4 v0x564117b5c980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.411, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.412, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.413, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.414, 6;
    %jmp T_27.415;
T_27.411 ;
    %load/vec4 v0x564117ba6d60_0;
    %load/vec4 v0x564117c8ebb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 22;
    %ix/vec4 4;
    %load/vec4a v0x564117b598e0, 4;
    %store/vec4 v0x564117b9e5c0_0, 0, 16;
    %jmp T_27.415;
T_27.412 ;
    %load/vec4 v0x564117ba6d60_0;
    %load/vec4 v0x564117c8ebb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 22;
    %ix/vec4 4;
    %load/vec4a v0x564117b599a0, 4;
    %store/vec4 v0x564117b9e5c0_0, 0, 16;
    %jmp T_27.415;
T_27.413 ;
    %load/vec4 v0x564117ba6d60_0;
    %load/vec4 v0x564117c8ebb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 22;
    %ix/vec4 4;
    %load/vec4a v0x564117b858a0, 4;
    %store/vec4 v0x564117b9e5c0_0, 0, 16;
    %jmp T_27.415;
T_27.414 ;
    %load/vec4 v0x564117ba6d60_0;
    %load/vec4 v0x564117c8ebb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 22;
    %ix/vec4 4;
    %load/vec4a v0x564117b85940, 4;
    %store/vec4 v0x564117b9e5c0_0, 0, 16;
    %jmp T_27.415;
T_27.415 ;
    %pop/vec4 1;
    %load/vec4 v0x564117b9cad0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_27.416, 4;
    %load/vec4 v0x564117b7e0b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x564117b7e0b0_0;
    %parti/s 8, 0, 2;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117b9e5c0_0, 4, 8;
T_27.416 ;
    %load/vec4 v0x564117b9cad0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_27.418, 4;
    %load/vec4 v0x564117b7e0b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x564117b7e0b0_0;
    %parti/s 8, 8, 5;
    %and;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117b9e5c0_0, 4, 8;
T_27.418 ;
    %load/vec4 v0x564117b5c980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.420, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.421, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.422, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.423, 6;
    %jmp T_27.424;
T_27.420 ;
    %load/vec4 v0x564117b9e5c0_0;
    %load/vec4 v0x564117ba6d60_0;
    %load/vec4 v0x564117c8ebb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 22;
    %ix/vec4 4;
    %store/vec4a v0x564117b598e0, 4, 0;
    %jmp T_27.424;
T_27.421 ;
    %load/vec4 v0x564117b9e5c0_0;
    %load/vec4 v0x564117ba6d60_0;
    %load/vec4 v0x564117c8ebb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 22;
    %ix/vec4 4;
    %store/vec4a v0x564117b599a0, 4, 0;
    %jmp T_27.424;
T_27.422 ;
    %load/vec4 v0x564117b9e5c0_0;
    %load/vec4 v0x564117ba6d60_0;
    %load/vec4 v0x564117c8ebb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 22;
    %ix/vec4 4;
    %store/vec4a v0x564117b858a0, 4, 0;
    %jmp T_27.424;
T_27.423 ;
    %load/vec4 v0x564117b9e5c0_0;
    %load/vec4 v0x564117ba6d60_0;
    %load/vec4 v0x564117c8ebb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 22;
    %ix/vec4 4;
    %store/vec4a v0x564117b85940, 4, 0;
    %jmp T_27.424;
T_27.424 ;
    %pop/vec4 1;
    %load/vec4 v0x564117b9cad0_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_27.425, 6;
    %load/vec4 v0x564117b5c980_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_27.427, 4;
    %vpi_func/r 2 1461 "$realtime" {0 0 0};
    %store/real v0x564117c454d0_0;
T_27.427 ;
    %load/vec4 v0x564117b5c980_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_27.429, 4;
    %vpi_func/r 2 1462 "$realtime" {0 0 0};
    %store/real v0x564117c2fda0_0;
T_27.429 ;
    %load/vec4 v0x564117b5c980_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_27.431, 4;
    %vpi_func/r 2 1463 "$realtime" {0 0 0};
    %store/real v0x564117c2fe60_0;
T_27.431 ;
    %load/vec4 v0x564117b5c980_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_27.433, 4;
    %vpi_func/r 2 1464 "$realtime" {0 0 0};
    %store/real v0x564117c1a5e0_0;
T_27.433 ;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.435, 8;
    %vpi_call 2 1468 "$display", "Time = %t : OPERATION = WRITE : bank = %d Row = 'h%h, Col = 'h%h, Data = 'h%h", $realtime, v0x564117b5c980_0, v0x564117ba6d60_0, v0x564117c8ebb0_0, v0x564117b9e5c0_0 {0 0 0};
T_27.435 ;
    %jmp T_27.426;
T_27.425 ;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.437, 8;
    %vpi_call 2 1473 "$display", "Time = %t : OPERATION = WRITE : bank = %d Row = 'h%h, Col = 'h%h, Data = Hi-Z due to DQM", $realtime, v0x564117b5c980_0, v0x564117ba6d60_0, v0x564117c8ebb0_0 {0 0 0};
T_27.437 ;
T_27.426 ;
    %load/vec4 v0x564117c92150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.439, 4;
    %delay 8000, 0;
    %fork TD_IS42VM16400K.Burst_decode, S_0x564117b76360;
    %join;
    %jmp T_27.440;
T_27.439 ;
    %load/vec4 v0x564117c8eaf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.441, 4;
    %delay 5000, 0;
    %fork TD_IS42VM16400K.Burst_decode, S_0x564117b76360;
    %join;
T_27.441 ;
T_27.440 ;
    %jmp T_27.410;
T_27.409 ;
    %load/vec4 v0x564117709150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.443, 4;
    %load/vec4 v0x564117b5c980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.445, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.446, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.447, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.448, 6;
    %jmp T_27.449;
T_27.445 ;
    %load/vec4 v0x564117ba6d60_0;
    %load/vec4 v0x564117c8ebb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 22;
    %ix/vec4 4;
    %load/vec4a v0x564117b598e0, 4;
    %store/vec4 v0x564117b9e5c0_0, 0, 16;
    %jmp T_27.449;
T_27.446 ;
    %load/vec4 v0x564117ba6d60_0;
    %load/vec4 v0x564117c8ebb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 22;
    %ix/vec4 4;
    %load/vec4a v0x564117b599a0, 4;
    %store/vec4 v0x564117b9e5c0_0, 0, 16;
    %jmp T_27.449;
T_27.447 ;
    %load/vec4 v0x564117ba6d60_0;
    %load/vec4 v0x564117c8ebb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 22;
    %ix/vec4 4;
    %load/vec4a v0x564117b858a0, 4;
    %store/vec4 v0x564117b9e5c0_0, 0, 16;
    %jmp T_27.449;
T_27.448 ;
    %load/vec4 v0x564117ba6d60_0;
    %load/vec4 v0x564117c8ebb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 22;
    %ix/vec4 4;
    %load/vec4a v0x564117b85940, 4;
    %store/vec4 v0x564117b9e5c0_0, 0, 16;
    %jmp T_27.449;
T_27.449 ;
    %pop/vec4 1;
    %load/vec4 v0x564117b9aac0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.450, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117b9e5c0_0, 4, 8;
T_27.450 ;
    %load/vec4 v0x564117b9aac0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.452, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117b9e5c0_0, 4, 8;
T_27.452 ;
    %load/vec4 v0x564117c92150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.454, 4;
    %load/vec4 v0x564117b9aac0_0;
    %and/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_27.456, 4;
    %load/vec4 v0x564117b9e5c0_0;
    %store/vec4 v0x564117bcc380_0, 0, 16;
    %pushi/vec4 8000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x564117bcc380_0;
    %store/vec4 v0x564117b9c9f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c5b5d0_0, 0, 1;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.458, 8;
    %vpi_call 2 1516 "$display", "Time = %t : OPERATION = READ  : bank = %d Row = 'h%h, Col = 'h%h, Data = 'h%h", $realtime, v0x564117b5c980_0, v0x564117ba6d60_0, v0x564117c8ebb0_0, v0x564117b9c9f0_0 {0 0 0};
T_27.458 ;
    %jmp T_27.457;
T_27.456 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x564117bcc460_0, 0, 16;
    %pushi/vec4 8000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x564117bcc460_0;
    %store/vec4 v0x564117b9c9f0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c5b5d0_0, 0, 1;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.460, 8;
    %vpi_call 2 1523 "$display", "Time = %t : OPERATION = READ  : bank = %d Row = 'h%h, Col = 'h%h, Data = Hi-Z due to DQM", $realtime, v0x564117b5c980_0, v0x564117ba6d60_0, v0x564117c8ebb0_0 {0 0 0};
T_27.460 ;
T_27.457 ;
    %jmp T_27.455;
T_27.454 ;
    %load/vec4 v0x564117c8eaf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.462, 4;
    %load/vec4 v0x564117b9aac0_0;
    %and/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_27.464, 4;
    %load/vec4 v0x564117b9e5c0_0;
    %store/vec4 v0x564117be6230_0, 0, 16;
    %pushi/vec4 5000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x564117be6230_0;
    %store/vec4 v0x564117b9c9f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c5b5d0_0, 0, 1;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.466, 8;
    %vpi_call 2 1536 "$display", "Time = %t : OPERATION = READ  : bank = %d Row = 'h%h, Col = 'h%h, Data = 'h%h", $realtime, v0x564117b5c980_0, v0x564117ba6d60_0, v0x564117c8ebb0_0, v0x564117b9c9f0_0 {0 0 0};
T_27.466 ;
    %jmp T_27.465;
T_27.464 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x564117af2d60_0, 0, 16;
    %pushi/vec4 5000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x564117af2d60_0;
    %store/vec4 v0x564117b9c9f0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c5b5d0_0, 0, 1;
    %load/vec4 v0x564117709210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.468, 8;
    %vpi_call 2 1543 "$display", "Time = %t : OPERATION = READ  : bank = %d Row = 'h%h, Col = 'h%h, Data = Hi-Z due to DQM", $realtime, v0x564117b5c980_0, v0x564117ba6d60_0, v0x564117c8ebb0_0 {0 0 0};
T_27.468 ;
T_27.465 ;
T_27.462 ;
T_27.455 ;
    %fork TD_IS42VM16400K.Burst_decode, S_0x564117b76360;
    %join;
T_27.443 ;
T_27.410 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x564117c313c0;
T_28 ;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x564117c70620_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x564117c65b40_0, 0, 1;
    %store/vec4 v0x564117c65aa0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x564117b66f00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x564117b66e40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x564117b68830_0, 0, 1;
    %store/vec4 v0x564117b68770_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x564117c5ef40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x564117bba280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x564117bba1c0_0, 0, 1;
    %store/vec4 v0x564117bbba70_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %split/vec4 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bed7b0, 4, 0;
    %split/vec4 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bed7b0, 4, 0;
    %split/vec4 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bed7b0, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bed7b0, 4, 0;
    %pushi/vec4 0, 0, 128;
    %split/vec4 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bed870, 4, 0;
    %split/vec4 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bed870, 4, 0;
    %split/vec4 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bed870, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bed870, 4, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c01a80, 4, 0;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c01a80, 4, 0;
    %split/vec4 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c01a80, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c01a80, 4, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bff920, 4, 0;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bff920, 4, 0;
    %split/vec4 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bff920, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bff920, 4, 0;
    %pushi/vec4 0, 0, 160;
    %split/vec4 64;
    %store/vec4 v0x564117c019c0_0, 0, 64;
    %split/vec4 64;
    %store/vec4 v0x564117c312c0_0, 0, 64;
    %store/vec4 v0x564117bb56f0_0, 0, 32;
    %pushi/vec4 0, 0, 256;
    %split/vec4 64;
    %store/vec4 v0x564117c46850_0, 0, 64;
    %split/vec4 64;
    %store/vec4 v0x564117c46eb0_0, 0, 64;
    %split/vec4 64;
    %store/vec4 v0x564117c46df0_0, 0, 64;
    %store/vec4 v0x564117c45fa0_0, 0, 64;
    %pushi/vec4 0, 0, 256;
    %split/vec4 64;
    %store/vec4 v0x564117c311e0_0, 0, 64;
    %split/vec4 64;
    %store/vec4 v0x564117c31840_0, 0, 64;
    %split/vec4 64;
    %store/vec4 v0x564117c31780_0, 0, 64;
    %store/vec4 v0x564117c46930_0, 0, 64;
    %pushi/vec4 0, 0, 256;
    %split/vec4 64;
    %store/vec4 v0x564117c1bb00_0, 0, 64;
    %split/vec4 64;
    %store/vec4 v0x564117c1ba20_0, 0, 64;
    %split/vec4 64;
    %store/vec4 v0x564117c1c080_0, 0, 64;
    %store/vec4 v0x564117c1bfc0_0, 0, 64;
    %vpi_call 3 178 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000000, " ns", 32'sb00000000000000000000000000001100 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x564117c313c0;
T_29 ;
    %wait E_0x564117b6afc0;
    %load/vec4 v0x564117c87320_0;
    %store/vec4 v0x564117befd70_0, 0, 1;
    %load/vec4 v0x564117c87280_0;
    %store/vec4 v0x564117c87320_0, 0, 1;
    %wait E_0x564117b6af20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117befd70_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x564117c313c0;
T_30 ;
    %wait E_0x564117b6cb60;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c83470, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83470, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c83470, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83470, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c83470, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83470, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83470, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c856e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c856e0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c856e0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c856e0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c856e0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c856e0, 4, 0;
    %pushi/vec4 0, 0, 9;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c856e0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c91cb0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c91cb0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c91cb0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c91cb0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c91cb0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c91cb0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c91cb0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c90bc0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c90bc0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c90bc0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c90bc0, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c90bc0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c90bc0, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c90bc0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b6b020, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b6b020, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b6b020, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b6b020, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b6b020, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b6b020, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b6b020, 4, 0;
    %load/vec4 v0x564117bb75e0_0;
    %store/vec4 v0x564117bb7520_0, 0, 1;
    %load/vec4 v0x564117c70700_0;
    %store/vec4 v0x564117bb75e0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c6ef30, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c7dfa0, 4, 0;
T_30.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c6ef30, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.2, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c7dfa0, 4, 0;
T_30.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c6ef30, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.4, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c7dfa0, 4, 0;
T_30.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c6ef30, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %addi 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c7dfa0, 4, 0;
T_30.6 ;
    %load/vec4 v0x564117bb56f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x564117bb56f0_0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bed870, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bed870, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bed870, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bed870, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bed870, 4;
    %addi 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bed870, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bed870, 4;
    %addi 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bed870, 4, 0;
    %load/vec4 v0x564117b65260_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.8, 4;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %vpi_call 3 252 "$display", "at time %t AREF : Auto Refresh", $time {0 0 0};
T_30.10 ;
    %vpi_func 3 254 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c312c0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1107296256, 4072; load=66.0000
    %cmp/wr;
    %jmp/0xz  T_30.12, 5;
    %vpi_call 3 256 "$display", "at time %t ERROR: tRC violation during Auto Refresh", $time {0 0 0};
T_30.12 ;
    %vpi_func 3 259 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c1bfc0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1342177280, 4070; load=20.0000
    %cmp/wr;
    %flag_mov 8, 5;
    %vpi_func 3 259 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c1c080_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1342177280, 4070; load=20.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func 3 259 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c1ba20_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1342177280, 4070; load=20.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func 3 259 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c1bb00_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1342177280, 4070; load=20.0000
    %cmp/wr;
    %flag_or 5, 8;
    %jmp/0xz  T_30.14, 5;
    %vpi_call 3 261 "$display", "at time %t ERROR: tRP violation during Auto Refresh", $time {0 0 0};
T_30.14 ;
    %load/vec4 v0x564117bbba70_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x564117bba1c0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x564117bba280_0;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x564117c5ef40_0;
    %cmpi/e 0, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_30.16, 4;
    %vpi_call 3 266 "$display", "at time %t ERROR: All banks must be Precharge before Auto Refresh", $time {0 0 0};
T_30.16 ;
    %vpi_func 3 269 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c312c0_0, 0, 64;
T_30.8 ;
    %load/vec4 v0x564117bbb9d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.18, 4;
    %load/vec4 v0x564117bbba70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117bba1c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x564117bba280_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x564117c5ef40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.20, 8;
    %load/vec4 v0x564117b65180_0;
    %store/vec4 v0x564117bb57d0_0, 0, 12;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.22, 8;
    %vpi_call 3 278 "$display", "at time %t LMR  : Load Mode Register", $time {0 0 0};
    %load/vec4 v0x564117b65180_0;
    %parti/s 3, 4, 4;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_30.24, 4;
    %vpi_call 3 281 "$display", "                            CAS Latency      = 2" {0 0 0};
    %jmp T_30.25;
T_30.24 ;
    %load/vec4 v0x564117b65180_0;
    %parti/s 3, 4, 4;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_30.26, 4;
    %vpi_call 3 283 "$display", "                            CAS Latency      = 3" {0 0 0};
    %jmp T_30.27;
T_30.26 ;
    %vpi_call 3 285 "$display", "                            CAS Latency      = Reserved" {0 0 0};
T_30.27 ;
T_30.25 ;
    %load/vec4 v0x564117b65180_0;
    %parti/s 3, 0, 2;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_30.28, 4;
    %vpi_call 3 288 "$display", "                            Burst Length     = 1" {0 0 0};
    %jmp T_30.29;
T_30.28 ;
    %load/vec4 v0x564117b65180_0;
    %parti/s 3, 0, 2;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_30.30, 4;
    %vpi_call 3 290 "$display", "                            Burst Length     = 2" {0 0 0};
    %jmp T_30.31;
T_30.30 ;
    %load/vec4 v0x564117b65180_0;
    %parti/s 3, 0, 2;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_30.32, 4;
    %vpi_call 3 292 "$display", "                            Burst Length     = 4" {0 0 0};
    %jmp T_30.33;
T_30.32 ;
    %load/vec4 v0x564117b65180_0;
    %parti/s 3, 0, 2;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_30.34, 4;
    %vpi_call 3 294 "$display", "                            Burst Length     = 8" {0 0 0};
    %jmp T_30.35;
T_30.34 ;
    %load/vec4 v0x564117b65180_0;
    %parti/s 4, 0, 2;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_30.36, 4;
    %vpi_call 3 296 "$display", "                            Burst Length     = Full" {0 0 0};
    %jmp T_30.37;
T_30.36 ;
    %vpi_call 3 298 "$display", "                            Burst Length     = Reserved" {0 0 0};
T_30.37 ;
T_30.35 ;
T_30.33 ;
T_30.31 ;
T_30.29 ;
    %load/vec4 v0x564117b65180_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_30.38, 4;
    %vpi_call 3 301 "$display", "                            Burst Type       = Sequential" {0 0 0};
    %jmp T_30.39;
T_30.38 ;
    %load/vec4 v0x564117b65180_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.40, 4;
    %vpi_call 3 303 "$display", "                            Burst Type       = Interleaved" {0 0 0};
    %jmp T_30.41;
T_30.40 ;
    %vpi_call 3 305 "$display", "                            Burst Type       = Reserved" {0 0 0};
T_30.41 ;
T_30.39 ;
    %load/vec4 v0x564117b65180_0;
    %parti/s 1, 9, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_30.42, 4;
    %vpi_call 3 308 "$display", "                            Write Burst Mode = Programmed Burst Length" {0 0 0};
    %jmp T_30.43;
T_30.42 ;
    %load/vec4 v0x564117b65180_0;
    %parti/s 1, 9, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.44, 4;
    %vpi_call 3 310 "$display", "                            Write Burst Mode = Single Location Access" {0 0 0};
    %jmp T_30.45;
T_30.44 ;
    %vpi_call 3 312 "$display", "                            Write Burst Mode = Reserved" {0 0 0};
T_30.45 ;
T_30.43 ;
T_30.22 ;
    %jmp T_30.21;
T_30.20 ;
    %vpi_call 3 317 "$display", "at time %t ERROR: all banks must be Precharge before Load Mode Register", $time {0 0 0};
T_30.21 ;
    %vpi_func 3 320 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c312c0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1107296256, 4072; load=66.0000
    %cmp/wr;
    %jmp/0xz  T_30.46, 5;
    %vpi_call 3 323 "$display", "at time %t ERROR: tRC violation during Load Mode Register", $time {0 0 0};
T_30.46 ;
    %load/vec4 v0x564117bb56f0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_30.48, 5;
    %vpi_call 3 329 "$display", "at time %t ERROR: tMRD violation during Load Mode Register", $time {0 0 0};
T_30.48 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x564117bb56f0_0, 0, 32;
T_30.18 ;
    %load/vec4 v0x564117b63410_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.50, 4;
    %load/vec4 v0x564117c649b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117bbba70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.52, 8;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x564117bbba70_0, 0, 1;
    %store/vec4 v0x564117b68770_0, 0, 1;
    %load/vec4 v0x564117b65180_0;
    %store/vec4 v0x564117c6efd0_0, 0, 12;
    %vpi_func 3 339 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c46930_0, 0, 64;
    %vpi_func 3 340 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c45fa0_0, 0, 64;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.54, 8;
    %vpi_call 3 341 "$display", "at time %t ACT  : Bank = 0 Row = %d", $time, v0x564117b65180_0 {0 0 0};
T_30.54 ;
    %vpi_func 3 343 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c1bfc0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1342177280, 4070; load=20.0000
    %cmp/wr;
    %jmp/0xz  T_30.56, 5;
    %vpi_call 3 346 "$display", "at time %t ERROR: tRP violation during Activate bank 0", $time {0 0 0};
T_30.56 ;
    %jmp T_30.53;
T_30.52 ;
    %load/vec4 v0x564117c649b0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117bba1c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.58, 8;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x564117bba1c0_0, 0, 1;
    %store/vec4 v0x564117b68830_0, 0, 1;
    %load/vec4 v0x564117b65180_0;
    %store/vec4 v0x564117c6dff0_0, 0, 12;
    %vpi_func 3 351 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c31780_0, 0, 64;
    %vpi_func 3 352 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c46df0_0, 0, 64;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.60, 8;
    %vpi_call 3 353 "$display", "at time %t ACT  : Bank = 1 Row = %d", $time, v0x564117b65180_0 {0 0 0};
T_30.60 ;
    %vpi_func 3 355 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c1c080_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1342177280, 4070; load=20.0000
    %cmp/wr;
    %jmp/0xz  T_30.62, 5;
    %vpi_call 3 358 "$display", "at time %t ERROR: tRP violation during Activate bank 1", $time {0 0 0};
T_30.62 ;
    %jmp T_30.59;
T_30.58 ;
    %load/vec4 v0x564117c649b0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117bba280_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.64, 8;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x564117bba280_0, 0, 1;
    %store/vec4 v0x564117b66e40_0, 0, 1;
    %load/vec4 v0x564117b65180_0;
    %store/vec4 v0x564117c6e0b0_0, 0, 12;
    %vpi_func 3 363 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c31840_0, 0, 64;
    %vpi_func 3 364 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c46eb0_0, 0, 64;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.66, 8;
    %vpi_call 3 365 "$display", "at time %t ACT  : Bank = 2 Row = %d", $time, v0x564117b65180_0 {0 0 0};
T_30.66 ;
    %vpi_func 3 367 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c1ba20_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1342177280, 4070; load=20.0000
    %cmp/wr;
    %jmp/0xz  T_30.68, 5;
    %vpi_call 3 370 "$display", "at time %t ERROR: tRP violation during Activate bank 2", $time {0 0 0};
T_30.68 ;
    %jmp T_30.65;
T_30.64 ;
    %load/vec4 v0x564117c649b0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117c5ef40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.70, 8;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x564117c5ef40_0, 0, 1;
    %store/vec4 v0x564117b66f00_0, 0, 1;
    %load/vec4 v0x564117b65180_0;
    %store/vec4 v0x564117c648d0_0, 0, 12;
    %vpi_func 3 375 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c311e0_0, 0, 64;
    %vpi_func 3 376 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c46850_0, 0, 64;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.72, 8;
    %vpi_call 3 377 "$display", "at time %t ACT  : Bank = 3 Row = %d", $time, v0x564117b65180_0 {0 0 0};
T_30.72 ;
    %vpi_func 3 379 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c1bb00_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1342177280, 4070; load=20.0000
    %cmp/wr;
    %jmp/0xz  T_30.74, 5;
    %vpi_call 3 382 "$display", "at time %t ERROR: tRP violation during Activate bank 3", $time {0 0 0};
T_30.74 ;
    %jmp T_30.71;
T_30.70 ;
    %load/vec4 v0x564117c649b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117bbba70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.76, 8;
    %vpi_call 3 387 "$display", "at time %t ERROR: Bank 0 is not Precharged.", $time {0 0 0};
    %jmp T_30.77;
T_30.76 ;
    %load/vec4 v0x564117c649b0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117bba1c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.78, 8;
    %vpi_call 3 391 "$display", "at time %t ERROR: Bank 1 is not Precharged.", $time {0 0 0};
    %jmp T_30.79;
T_30.78 ;
    %load/vec4 v0x564117c649b0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117bba280_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.80, 8;
    %vpi_call 3 395 "$display", "at time %t ERROR: Bank 2 is not Precharged.", $time {0 0 0};
    %jmp T_30.81;
T_30.80 ;
    %load/vec4 v0x564117c649b0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117c5ef40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.82, 8;
    %vpi_call 3 399 "$display", "at time %t ERROR: Bank 3 is not Precharged.", $time {0 0 0};
T_30.82 ;
T_30.81 ;
T_30.79 ;
T_30.77 ;
T_30.71 ;
T_30.65 ;
T_30.59 ;
T_30.53 ;
    %load/vec4 v0x564117c45ec0_0;
    %load/vec4 v0x564117c649b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %vpi_func 3 402 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c019c0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.84, 8;
    %vpi_call 3 405 "$display", "at time %t ERROR: tRRD violation during Activate bank = %d", $time, v0x564117c649b0_0 {0 0 0};
T_30.84 ;
    %load/vec4 v0x564117bb56f0_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_30.86, 5;
    %vpi_call 3 411 "$display", "at time %t ERROR: tMRD violation during Activate bank = %d", $time, v0x564117c649b0_0 {0 0 0};
T_30.86 ;
    %vpi_func 3 414 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c312c0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1107296256, 4072; load=66.0000
    %cmp/wr;
    %jmp/0xz  T_30.88, 5;
    %vpi_call 3 417 "$display", "at time %t ERROR: tRC violation during Activate bank = %d", $time, v0x564117c649b0_0 {0 0 0};
T_30.88 ;
    %vpi_func 3 420 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c019c0_0, 0, 64;
    %load/vec4 v0x564117c649b0_0;
    %store/vec4 v0x564117c45ec0_0, 0, 2;
T_30.50 ;
    %load/vec4 v0x564117c5efe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.90, 4;
    %load/vec4 v0x564117b65180_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.92, 4;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x564117c5ef40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x564117bba280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x564117bba1c0_0, 0, 1;
    %store/vec4 v0x564117bbba70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0x564117b66f00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x564117b66e40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x564117b68830_0, 0, 1;
    %store/vec4 v0x564117b68770_0, 0, 1;
    %vpi_func 3 429 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c1bfc0_0, 0, 64;
    %vpi_func 3 430 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c1c080_0, 0, 64;
    %vpi_func 3 431 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c1ba20_0, 0, 64;
    %vpi_func 3 432 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c1bb00_0, 0, 64;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.94, 8;
    %vpi_call 3 433 "$display", "at time %t PRE  : Bank = ALL", $time {0 0 0};
T_30.94 ;
    %vpi_func 3 435 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c45fa0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1476395008, 4071; load=44.0000
    %cmp/wr;
    %flag_mov 8, 5;
    %vpi_func 3 435 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c46df0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1476395008, 4071; load=44.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func 3 436 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c46eb0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1476395008, 4071; load=44.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func 3 436 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c46850_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1476395008, 4071; load=44.0000
    %cmp/wr;
    %flag_or 5, 8;
    %jmp/0xz  T_30.96, 5;
    %vpi_call 3 439 "$display", "at time %t ERROR: tRAS violation during Precharge all bank", $time {0 0 0};
T_30.96 ;
    %vpi_func 3 442 "$time" 64 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bed7b0, 4;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_mov 8, 5;
    %vpi_func 3 442 "$time" 64 {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bed7b0, 4;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func 3 443 "$time" 64 {0 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bed7b0, 4;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func 3 443 "$time" 64 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bed7b0, 4;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %flag_or 5, 8;
    %jmp/0xz  T_30.98, 5;
    %vpi_call 3 446 "$display", "at time %t ERROR: tWR violation during Precharge all bank", $time {0 0 0};
T_30.98 ;
    %jmp T_30.93;
T_30.92 ;
    %load/vec4 v0x564117b65180_0;
    %parti/s 1, 10, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_30.100, 4;
    %load/vec4 v0x564117c649b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.102, 4;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x564117b68770_0, 0, 1;
    %store/vec4 v0x564117bbba70_0, 0, 1;
    %vpi_func 3 451 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c1bfc0_0, 0, 64;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.104, 8;
    %vpi_call 3 452 "$display", "at time %t PRE  : Bank = 0", $time {0 0 0};
T_30.104 ;
    %vpi_func 3 454 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c45fa0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1476395008, 4071; load=44.0000
    %cmp/wr;
    %jmp/0xz  T_30.106, 5;
    %vpi_call 3 457 "$display", "at time %t ERROR: tRAS violation during Precharge bank 0", $time {0 0 0};
T_30.106 ;
    %jmp T_30.103;
T_30.102 ;
    %load/vec4 v0x564117c649b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_30.108, 4;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x564117b68830_0, 0, 1;
    %store/vec4 v0x564117bba1c0_0, 0, 1;
    %vpi_func 3 461 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c1c080_0, 0, 64;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.110, 8;
    %vpi_call 3 462 "$display", "at time %t PRE  : Bank = 1", $time {0 0 0};
T_30.110 ;
    %vpi_func 3 464 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c46df0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1476395008, 4071; load=44.0000
    %cmp/wr;
    %jmp/0xz  T_30.112, 5;
    %vpi_call 3 467 "$display", "at time %t ERROR: tRAS violation during Precharge bank 1", $time {0 0 0};
T_30.112 ;
    %jmp T_30.109;
T_30.108 ;
    %load/vec4 v0x564117c649b0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_30.114, 4;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x564117b66e40_0, 0, 1;
    %store/vec4 v0x564117bba280_0, 0, 1;
    %vpi_func 3 471 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c1ba20_0, 0, 64;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.116, 8;
    %vpi_call 3 472 "$display", "at time %t PRE  : Bank = 2", $time {0 0 0};
T_30.116 ;
    %vpi_func 3 474 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c46eb0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1476395008, 4071; load=44.0000
    %cmp/wr;
    %jmp/0xz  T_30.118, 5;
    %vpi_call 3 477 "$display", "at time %t ERROR: tRAS violation during Precharge bank 2", $time {0 0 0};
T_30.118 ;
    %jmp T_30.115;
T_30.114 ;
    %load/vec4 v0x564117c649b0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_30.120, 4;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x564117b66f00_0, 0, 1;
    %store/vec4 v0x564117c5ef40_0, 0, 1;
    %vpi_func 3 481 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c1bb00_0, 0, 64;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.122, 8;
    %vpi_call 3 482 "$display", "at time %t PRE  : Bank = 3", $time {0 0 0};
T_30.122 ;
    %vpi_func 3 484 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c46850_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1476395008, 4071; load=44.0000
    %cmp/wr;
    %jmp/0xz  T_30.124, 5;
    %vpi_call 3 487 "$display", "at time %t ERROR: tRAS violation during Precharge bank 3", $time {0 0 0};
T_30.124 ;
T_30.120 ;
T_30.115 ;
T_30.109 ;
T_30.103 ;
    %vpi_func 3 491 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c649b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564117bed7b0, 4;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 2013265920, 4069; load=15.0000
    %cmp/wr;
    %jmp/0xz  T_30.126, 5;
    %vpi_call 3 494 "$display", "at time %t ERROR: tWR violation during Precharge bank %d", $time, v0x564117c649b0_0 {0 0 0};
T_30.126 ;
T_30.100 ;
T_30.93 ;
    %load/vec4 v0x564117c65aa0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117c6bea0_0;
    %load/vec4 v0x564117c649b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117b65180_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.128, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65aa0_0, 0, 1;
T_30.128 ;
    %load/vec4 v0x564117c66d90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.130, 4;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83470, 4, 0;
    %load/vec4 v0x564117c649b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c90bc0, 4, 0;
    %load/vec4 v0x564117b65180_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b6b020, 4, 0;
    %jmp T_30.131;
T_30.130 ;
    %load/vec4 v0x564117c87e80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.132, 4;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83470, 4, 0;
    %load/vec4 v0x564117c649b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c90bc0, 4, 0;
    %load/vec4 v0x564117b65180_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117b6b020, 4, 0;
T_30.132 ;
T_30.131 ;
T_30.90 ;
    %load/vec4 v0x564117c87de0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.134, 4;
    %load/vec4 v0x564117c65aa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.136, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65aa0_0, 0, 1;
T_30.136 ;
    %load/vec4 v0x564117c66d90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.138, 4;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83470, 4, 0;
    %jmp T_30.139;
T_30.138 ;
    %load/vec4 v0x564117c87e80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.140, 4;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83470, 4, 0;
T_30.140 ;
T_30.139 ;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.142, 8;
    %vpi_call 3 525 "$display", "at time %t BST  : Burst Terminate", $time {0 0 0};
T_30.142 ;
T_30.134 ;
    %load/vec4 v0x564117bf4fa0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x564117be8e20_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_30.144, 4;
    %load/vec4 v0x564117c649b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117bbba70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x564117c649b0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117bba1c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x564117c649b0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117bba280_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x564117c649b0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117c5ef40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_30.146, 9;
    %vpi_call 3 535 "$display", "at time %t ERROR: Cannot Read or Write - Bank %d is not Activated", $time, v0x564117c649b0_0 {0 0 0};
T_30.146 ;
    %load/vec4 v0x564117c649b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 538 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c46930_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1342177280, 4070; load=20.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.148, 8;
    %vpi_call 3 541 "$display", "at time %t ERROR: tRCD violation during Read or Write to Bank 0", $time {0 0 0};
T_30.148 ;
    %load/vec4 v0x564117c649b0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 544 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c31780_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1342177280, 4070; load=20.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.150, 8;
    %vpi_call 3 547 "$display", "at time %t ERROR: tRCD violation during Read or Write to Bank 1", $time {0 0 0};
T_30.150 ;
    %load/vec4 v0x564117c649b0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 549 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c31840_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1342177280, 4070; load=20.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.152, 8;
    %vpi_call 3 552 "$display", "at time %t ERROR: tRCD violation during Read or Write to Bank 2", $time {0 0 0};
T_30.152 ;
    %load/vec4 v0x564117c649b0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 554 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c311e0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1342177280, 4070; load=20.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.154, 8;
    %vpi_call 3 557 "$display", "at time %t ERROR: tRCD violation during Read or Write to Bank 3", $time {0 0 0};
T_30.154 ;
    %load/vec4 v0x564117bf4fa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.156, 4;
    %load/vec4 v0x564117c66d90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.158, 4;
    %load/vec4 v0x564117b65180_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.160, 4;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83470, 4, 0;
    %jmp T_30.161;
T_30.160 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83470, 4, 0;
T_30.161 ;
    %load/vec4 v0x564117b65180_0;
    %pad/u 9;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c856e0, 4, 0;
    %load/vec4 v0x564117c649b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c91cb0, 4, 0;
    %jmp T_30.159;
T_30.158 ;
    %load/vec4 v0x564117c87e80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.162, 4;
    %load/vec4 v0x564117b65180_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.164, 4;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83470, 4, 0;
    %jmp T_30.165;
T_30.164 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83470, 4, 0;
T_30.165 ;
    %load/vec4 v0x564117b65180_0;
    %pad/u 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c856e0, 4, 0;
    %load/vec4 v0x564117c649b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c91cb0, 4, 0;
T_30.162 ;
T_30.159 ;
    %load/vec4 v0x564117c65aa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.166, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65aa0_0, 0, 1;
T_30.166 ;
    %jmp T_30.157;
T_30.156 ;
    %load/vec4 v0x564117be8e20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.168, 4;
    %load/vec4 v0x564117b65180_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.170, 4;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83470, 4, 0;
    %jmp T_30.171;
T_30.170 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c83470, 4, 0;
T_30.171 ;
    %load/vec4 v0x564117b65180_0;
    %pad/u 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c856e0, 4, 0;
    %load/vec4 v0x564117c649b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c91cb0, 4, 0;
    %load/vec4 v0x564117c65aa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.172, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65aa0_0, 0, 1;
T_30.172 ;
    %load/vec4 v0x564117c65b40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.174, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65b40_0, 0, 1;
T_30.174 ;
T_30.168 ;
T_30.157 ;
    %load/vec4 v0x564117c6bea0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564117c6ef30, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117c6bea0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564117be8ee0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.176, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117c6bea0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117bff920, 4, 0;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.178, 8;
    %vpi_call 3 609 "$display", "at time %t NOTE : Read/Write Bank %d interrupt Write Bank %d with Autoprecharge", $time, v0x564117c649b0_0, v0x564117c6bea0_0 {0 0 0};
T_30.178 ;
T_30.176 ;
    %load/vec4 v0x564117c6bea0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564117c6ef30, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117c6bea0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564117bf5060, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.180, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117c6bea0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117c01a80, 4, 0;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.182, 8;
    %vpi_call 3 615 "$display", "at time %t NOTE : Read/Write Bank %d interrupt Read Bank %d with Autoprecharge", $time, v0x564117c649b0_0, v0x564117c6bea0_0 {0 0 0};
T_30.182 ;
T_30.180 ;
    %load/vec4 v0x564117b65180_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.184, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117c649b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117c6ef30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x564117c649b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117c7dfa0, 4, 0;
    %load/vec4 v0x564117bf4fa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.186, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117c649b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117bf5060, 4, 0;
    %jmp T_30.187;
T_30.186 ;
    %load/vec4 v0x564117be8e20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.188, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117c649b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117be8ee0, 4, 0;
T_30.188 ;
T_30.187 ;
T_30.184 ;
T_30.144 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c6ef30, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bf5060, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.190, 8;
    %pushi/real 1476395008, 4071; load=44.0000
    %vpi_func 3 636 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c45fa0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117c8b870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117c8b910_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c8ace0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c8ada0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c01a80, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_30.192, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117bbba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b68770_0, 0, 1;
    %vpi_func 3 644 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c1bfc0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c6ef30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bf5060, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c01a80, 4, 0;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.194, 8;
    %vpi_call 3 648 "$display", "at time %t NOTE : Start Internal Auto Precharge for Bank 0", $time {0 0 0};
T_30.194 ;
T_30.192 ;
T_30.190 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c6ef30, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bf5060, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.196, 8;
    %pushi/real 1476395008, 4071; load=44.0000
    %vpi_func 3 652 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c46df0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117c8b870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117c8b910_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c8ace0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c8ada0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c01a80, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_30.198, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117bba1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b68830_0, 0, 1;
    %vpi_func 3 660 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c1c080_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c6ef30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bf5060, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c01a80, 4, 0;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.200, 8;
    %vpi_call 3 664 "$display", "at time %t NOTE : Start Internal Auto Precharge for Bank 1", $time {0 0 0};
T_30.200 ;
T_30.198 ;
T_30.196 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c6ef30, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bf5060, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.202, 8;
    %pushi/real 1476395008, 4071; load=44.0000
    %vpi_func 3 668 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c46eb0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117c8b870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117c8b910_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c8ace0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c8ada0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c01a80, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_30.204, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117bba280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b66e40_0, 0, 1;
    %vpi_func 3 676 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c1ba20_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c6ef30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bf5060, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c01a80, 4, 0;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.206, 8;
    %vpi_call 3 680 "$display", "at time %t NOTE : Start Internal Auto Precharge for Bank 2", $time {0 0 0};
T_30.206 ;
T_30.204 ;
T_30.202 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c6ef30, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bf5060, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.208, 8;
    %pushi/real 1476395008, 4071; load=44.0000
    %vpi_func 3 684 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c46850_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117c8b870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117c8b910_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c8ace0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c8ada0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c01a80, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_30.210, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c5ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b66f00_0, 0, 1;
    %vpi_func 3 692 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c1bb00_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c6ef30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bf5060, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c01a80, 4, 0;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.212, 8;
    %vpi_call 3 696 "$display", "at time %t NOTE : Start Internal Auto Precharge for Bank 3", $time {0 0 0};
T_30.212 ;
T_30.210 ;
T_30.208 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c83470, 4;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_30.214, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c90bc0, 4;
    %load/vec4 v0x564117c6bea0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117b6b020, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_30.216, 4;
    %load/vec4 v0x564117c65b40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.218, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65b40_0, 0, 1;
T_30.218 ;
T_30.216 ;
    %jmp T_30.215;
T_30.214 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c83470, 4;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_30.220, 4;
    %load/vec4 v0x564117c65b40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.222, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65b40_0, 0, 1;
T_30.222 ;
T_30.220 ;
T_30.215 ;
    %load/vec4 v0x564117c65b40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_30.224, 4;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v0x564117c70620_0, 2700;
T_30.224 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c83470, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c83470, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_30.226, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c91cb0, 4;
    %store/vec4 v0x564117c6bea0_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c856e0, 4;
    %store/vec4 v0x564117c86000_0, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c856e0, 4;
    %store/vec4 v0x564117c857a0_0, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c91cb0, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.228, 4;
    %load/vec4 v0x564117c6efd0_0;
    %store/vec4 v0x564117befc90_0, 0, 12;
    %jmp T_30.229;
T_30.228 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c91cb0, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_30.230, 4;
    %load/vec4 v0x564117c6dff0_0;
    %store/vec4 v0x564117befc90_0, 0, 12;
    %jmp T_30.231;
T_30.230 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c91cb0, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_30.232, 4;
    %load/vec4 v0x564117c6e0b0_0;
    %store/vec4 v0x564117befc90_0, 0, 12;
    %jmp T_30.233;
T_30.232 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c91cb0, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_30.234, 4;
    %load/vec4 v0x564117c648d0_0;
    %store/vec4 v0x564117befc90_0, 0, 12;
T_30.234 ;
T_30.233 ;
T_30.231 ;
T_30.229 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564117c90c60_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c65b40_0, 0, 1;
    %jmp T_30.227;
T_30.226 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c83470, 4;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_mov 8, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c83470, 4;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_30.236, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c91cb0, 4;
    %store/vec4 v0x564117c6bea0_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c856e0, 4;
    %store/vec4 v0x564117c86000_0, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c856e0, 4;
    %store/vec4 v0x564117c857a0_0, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c91cb0, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.238, 4;
    %load/vec4 v0x564117c6efd0_0;
    %store/vec4 v0x564117befc90_0, 0, 12;
    %jmp T_30.239;
T_30.238 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c91cb0, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_30.240, 4;
    %load/vec4 v0x564117c6dff0_0;
    %store/vec4 v0x564117befc90_0, 0, 12;
    %jmp T_30.241;
T_30.240 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c91cb0, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_30.242, 4;
    %load/vec4 v0x564117c6e0b0_0;
    %store/vec4 v0x564117befc90_0, 0, 12;
    %jmp T_30.243;
T_30.242 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c91cb0, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_30.244, 4;
    %load/vec4 v0x564117c648d0_0;
    %store/vec4 v0x564117befc90_0, 0, 12;
T_30.244 ;
T_30.243 ;
T_30.241 ;
T_30.239 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x564117c90c60_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c65aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117c65b40_0, 0, 1;
T_30.236 ;
T_30.227 ;
    %load/vec4 v0x564117c65aa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.246, 4;
    %load/vec4 v0x564117c6bea0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.248, 4;
    %load/vec4 v0x564117befc90_0;
    %load/vec4 v0x564117c86000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 23;
    %ix/vec4 4;
    %load/vec4a v0x564117c6bf60, 4;
    %pad/u 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c74f80_0, 4, 16;
T_30.248 ;
    %load/vec4 v0x564117c6bea0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_30.250, 4;
    %load/vec4 v0x564117befc90_0;
    %load/vec4 v0x564117c86000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 23;
    %ix/vec4 4;
    %load/vec4a v0x564117c6ae70, 4;
    %pad/u 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c74f80_0, 4, 16;
T_30.250 ;
    %load/vec4 v0x564117c6bea0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_30.252, 4;
    %load/vec4 v0x564117befc90_0;
    %load/vec4 v0x564117c86000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 23;
    %ix/vec4 4;
    %load/vec4a v0x564117c6af10, 4;
    %pad/u 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c74f80_0, 4, 16;
T_30.252 ;
    %load/vec4 v0x564117c6bea0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_30.254, 4;
    %load/vec4 v0x564117befc90_0;
    %load/vec4 v0x564117c86000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 23;
    %ix/vec4 4;
    %load/vec4a v0x564117c91bf0, 4;
    %pad/u 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c74f80_0, 4, 16;
T_30.254 ;
    %load/vec4 v0x564117c70700_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_30.256, 4;
    %load/vec4 v0x564117c797f0_0;
    %store/vec4 v0x564117c74f80_0, 0, 8;
T_30.256 ;
    %load/vec4 v0x564117c6bea0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.258, 4;
    %load/vec4 v0x564117c74f80_0;
    %parti/s 16, 0, 2;
    %pad/u 8;
    %load/vec4 v0x564117befc90_0;
    %load/vec4 v0x564117c86000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 23;
    %ix/vec4 4;
    %store/vec4a v0x564117c6bf60, 4, 0;
T_30.258 ;
    %load/vec4 v0x564117c6bea0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_30.260, 4;
    %load/vec4 v0x564117c74f80_0;
    %parti/s 16, 0, 2;
    %pad/u 8;
    %load/vec4 v0x564117befc90_0;
    %load/vec4 v0x564117c86000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 23;
    %ix/vec4 4;
    %store/vec4a v0x564117c6ae70, 4, 0;
T_30.260 ;
    %load/vec4 v0x564117c6bea0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_30.262, 4;
    %load/vec4 v0x564117c74f80_0;
    %parti/s 16, 0, 2;
    %pad/u 8;
    %load/vec4 v0x564117befc90_0;
    %load/vec4 v0x564117c86000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 23;
    %ix/vec4 4;
    %store/vec4a v0x564117c6af10, 4, 0;
T_30.262 ;
    %load/vec4 v0x564117c6bea0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_30.264, 4;
    %load/vec4 v0x564117c74f80_0;
    %parti/s 16, 0, 2;
    %pad/u 8;
    %load/vec4 v0x564117befc90_0;
    %load/vec4 v0x564117c86000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 23;
    %ix/vec4 4;
    %store/vec4a v0x564117c91bf0, 4, 0;
T_30.264 ;
    %load/vec4 v0x564117c70700_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.266, 4;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.268, 8;
    %vpi_call 3 768 "$display", "at time %t WRITE: Bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM", $time, v0x564117c6bea0_0, v0x564117befc90_0, v0x564117c86000_0 {0 0 0};
T_30.268 ;
    %jmp T_30.267;
T_30.266 ;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.270, 8;
    %vpi_call 3 770 "$display", "at time %t WRITE: Bank = %d Row = %d, Col = %d, Data = %h, Dqm = %b", $time, v0x564117c6bea0_0, v0x564117befc90_0, v0x564117c86000_0, v0x564117c74f80_0, v0x564117c70700_0 {0 0 0};
T_30.270 ;
    %vpi_func 3 772 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c6bea0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117bed7b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x564117c6bea0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117bed870, 4, 0;
T_30.267 ;
    %delay 7000, 0;
    %fork TD_mt48lc8m8a2.Burst, S_0x564117b68ff0;
    %join;
    %jmp T_30.247;
T_30.246 ;
    %load/vec4 v0x564117c65b40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.272, 4;
    %load/vec4 v0x564117c6bea0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.274, 4;
    %load/vec4 v0x564117befc90_0;
    %load/vec4 v0x564117c86000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 23;
    %ix/vec4 4;
    %load/vec4a v0x564117c6bf60, 4;
    %pad/u 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c74f80_0, 4, 16;
T_30.274 ;
    %load/vec4 v0x564117c6bea0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_30.276, 4;
    %load/vec4 v0x564117befc90_0;
    %load/vec4 v0x564117c86000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 23;
    %ix/vec4 4;
    %load/vec4a v0x564117c6ae70, 4;
    %pad/u 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c74f80_0, 4, 16;
T_30.276 ;
    %load/vec4 v0x564117c6bea0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_30.278, 4;
    %load/vec4 v0x564117befc90_0;
    %load/vec4 v0x564117c86000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 23;
    %ix/vec4 4;
    %load/vec4a v0x564117c6af10, 4;
    %pad/u 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c74f80_0, 4, 16;
T_30.278 ;
    %load/vec4 v0x564117c6bea0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_30.280, 4;
    %load/vec4 v0x564117befc90_0;
    %load/vec4 v0x564117c86000_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 23;
    %ix/vec4 4;
    %load/vec4a v0x564117c91bf0, 4;
    %pad/u 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c74f80_0, 4, 16;
T_30.280 ;
    %load/vec4 v0x564117bb7520_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.282, 4;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x564117c74f80_0, 0, 8;
T_30.282 ;
    %load/vec4 v0x564117c74f80_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x564117c353a0_0, 0, 16;
    %pushi/vec4 6000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x564117c353a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117c70620_0, 4, 16;
    %load/vec4 v0x564117bb7520_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.284, 4;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.286, 8;
    %vpi_call 3 788 "$display", "at time %t READ : Bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM", $time, v0x564117c6bea0_0, v0x564117befc90_0, v0x564117c86000_0 {0 0 0};
T_30.286 ;
    %jmp T_30.285;
T_30.284 ;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.288, 8;
    %vpi_call 3 790 "$display", "at time %t READ : Bank = %d Row = %d, Col = %d, Data = %h, Dqm = %b", $time, v0x564117c6bea0_0, v0x564117befc90_0, v0x564117c86000_0, v0x564117c70620_0, v0x564117bb7520_0 {0 0 0};
T_30.288 ;
T_30.285 ;
    %fork TD_mt48lc8m8a2.Burst, S_0x564117b68ff0;
    %join;
T_30.272 ;
T_30.247 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x564117c313c0;
T_31 ;
    %wait E_0x564117b6cad0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c6ef30, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117be8ee0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/real 1476395008, 4071; load=44.0000
    %vpi_func 3 804 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c45fa0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117c8b870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117beb3d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117c8b910_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c8ace0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c8ada0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bff920, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bed870, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_31.2, 9;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c6ef30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117be8ee0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bff920, 4, 0;
    %delay 7500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117bbba70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b68770_0, 0, 1;
    %vpi_func 3 816 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c1bfc0_0, 0, 64;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %vpi_call 3 817 "$display", "at time %t NOTE : Start Internal Auto Precharge for Bank 0", $time {0 0 0};
T_31.4 ;
T_31.2 ;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x564117c313c0;
T_32 ;
    %wait E_0x564117b6ca70;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c6ef30, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117be8ee0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/real 1476395008, 4071; load=44.0000
    %vpi_func 3 823 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c46df0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117c8b870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117beb3d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117c8b910_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c8ace0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c8ada0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bff920, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bed870, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_32.2, 9;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c6ef30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117be8ee0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bff920, 4, 0;
    %delay 7500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117bba1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b68830_0, 0, 1;
    %vpi_func 3 835 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c1c080_0, 0, 64;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %vpi_call 3 836 "$display", "at time %t NOTE : Start Internal Auto Precharge for Bank 1", $time {0 0 0};
T_32.4 ;
T_32.2 ;
T_32.0 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x564117c313c0;
T_33 ;
    %wait E_0x564117d38cd0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c6ef30, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117be8ee0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/real 1476395008, 4071; load=44.0000
    %vpi_func 3 842 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c46eb0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117c8b870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117beb3d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117c8b910_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c8ace0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c8ada0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bff920, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bed870, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_33.2, 9;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c6ef30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117be8ee0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bff920, 4, 0;
    %delay 7500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117bba280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b66e40_0, 0, 1;
    %vpi_func 3 854 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c1ba20_0, 0, 64;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %vpi_call 3 855 "$display", "at time %t NOTE : Start Internal Auto Precharge for Bank 2", $time {0 0 0};
T_33.4 ;
T_33.2 ;
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x564117c313c0;
T_34 ;
    %wait E_0x564117d38a10;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c6ef30, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117be8ee0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/real 1476395008, 4071; load=44.0000
    %vpi_func 3 861 "$time" 64 {0 0 0};
    %load/vec4 v0x564117c46850_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117c8b870_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117beb3d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117c8b910_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c8ace0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117c8ada0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117c7dfa0, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bff920, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117bed870, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_34.2, 9;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117c6ef30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117be8ee0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117bff920, 4, 0;
    %delay 7500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117c5ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117b66f00_0, 0, 1;
    %vpi_func 3 873 "$time" 64 {0 0 0};
    %store/vec4 v0x564117c1bb00_0, 0, 64;
    %load/vec4 v0x564117c79730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %vpi_call 3 874 "$display", "at time %t NOTE : Start Internal Auto Precharge for Bank 3", $time {0 0 0};
T_34.4 ;
T_34.2 ;
T_34.0 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x564117d7be10;
T_35 ;
    %end;
    .thread T_35;
    .scope S_0x564117d7be10;
T_36 ;
    %wait E_0x564117d7c540;
    %load/vec4 v0x564117d81af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d81930_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d80200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d7ff80_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x564117d81870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x564117d81a10_0;
    %assign/vec4 v0x564117d81930_0, 0;
    %load/vec4 v0x564117d81a10_0;
    %store/vec4 v0x564117d7c790_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_cmdfifo.bin2grey, S_0x564117d7c5a0;
    %join;
    %load/vec4  v0x564117d7c890_0;
    %assign/vec4 v0x564117d80200_0, 0;
    %load/vec4 v0x564117d812a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_36.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564117d7ff80_0, 0;
T_36.4 ;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x564117d7ff80_0;
    %load/vec4 v0x564117d812a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d7ff80_0, 0;
T_36.6 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x564117d7be10;
T_37 ;
    %wait E_0x564117d7c480;
    %load/vec4 v0x564117d81870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x564117d81380_0;
    %load/vec4 v0x564117d81930_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564117d803c0, 0, 4;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x564117d7be10;
T_38 ;
    %wait E_0x564117d7c540;
    %load/vec4 v0x564117d81af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d80ca0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d80d80_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x564117d80120_0;
    %assign/vec4 v0x564117d80ca0_0, 0;
    %load/vec4 v0x564117d80ca0_0;
    %assign/vec4 v0x564117d80d80_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x564117d7be10;
T_39 ;
    %wait E_0x564117d7c4e0;
    %load/vec4 v0x564117d80b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d80960_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d80040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564117d7fd40_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x564117d808a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x564117d80a40_0;
    %assign/vec4 v0x564117d80960_0, 0;
    %load/vec4 v0x564117d80a40_0;
    %store/vec4 v0x564117d7c790_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_cmdfifo.bin2grey, S_0x564117d7c5a0;
    %join;
    %load/vec4  v0x564117d7c890_0;
    %assign/vec4 v0x564117d80040_0, 0;
    %load/vec4 v0x564117d80520_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564117d7fd40_0, 0;
T_39.4 ;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x564117d7fd40_0;
    %load/vec4 v0x564117d80520_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d7fd40_0, 0;
T_39.6 ;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x564117d7be10;
T_40 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d806e0_0;
    %assign/vec4 v0x564117d807c0_0, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_0x564117d7be10;
T_41 ;
    %wait E_0x564117d7c4e0;
    %load/vec4 v0x564117d80b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d80f40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d81020_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x564117d802e0_0;
    %assign/vec4 v0x564117d80f40_0, 0;
    %load/vec4 v0x564117d80f40_0;
    %assign/vec4 v0x564117d81020_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x564117d7be10;
T_42 ;
    %wait E_0x564117d7c480;
    %load/vec4 v0x564117d81870_0;
    %load/vec4 v0x564117d7fe00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %vpi_call 13 310 "$display", $time, "%m Error! afifo overflow!" {0 0 0};
    %vpi_call 13 311 "$stop" {0 0 0};
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x564117d7be10;
T_43 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d808a0_0;
    %load/vec4 v0x564117d7fbc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %vpi_call 13 317 "$display", $time, "%m error! afifo underflow!" {0 0 0};
    %vpi_call 13 318 "$stop" {0 0 0};
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x564117d87bf0;
T_44 ;
    %end;
    .thread T_44;
    .scope S_0x564117d87bf0;
T_45 ;
    %wait E_0x564117d883f0;
    %load/vec4 v0x564117d8d8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d8d710_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d8c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d8bd80_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x564117d8d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x564117d8d7f0_0;
    %assign/vec4 v0x564117d8d710_0, 0;
    %load/vec4 v0x564117d8d7f0_0;
    %store/vec4 v0x564117d88640_0, 0, 4;
    %fork TD_tb.dut.u_wb2sdrc.u_wrdatafifo.bin2grey, S_0x564117d88450;
    %join;
    %load/vec4  v0x564117d88740_0;
    %assign/vec4 v0x564117d8c000_0, 0;
    %load/vec4 v0x564117d8d080_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_45.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564117d8bd80_0, 0;
T_45.4 ;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x564117d8bd80_0;
    %load/vec4 v0x564117d8d080_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d8bd80_0, 0;
T_45.6 ;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x564117d87bf0;
T_46 ;
    %wait E_0x564117d7c480;
    %load/vec4 v0x564117d8d650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x564117d8d160_0;
    %load/vec4 v0x564117d8d710_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564117d8c1c0, 0, 4;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x564117d87bf0;
T_47 ;
    %wait E_0x564117d883f0;
    %load/vec4 v0x564117d8d8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d8caa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d8cb80_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x564117d8bf20_0;
    %assign/vec4 v0x564117d8caa0_0, 0;
    %load/vec4 v0x564117d8caa0_0;
    %assign/vec4 v0x564117d8cb80_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x564117d87bf0;
T_48 ;
    %wait E_0x564117d7c4e0;
    %load/vec4 v0x564117d8c920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d8c760_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d8be40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564117d8bb40_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x564117d8c6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x564117d8c840_0;
    %assign/vec4 v0x564117d8c760_0, 0;
    %load/vec4 v0x564117d8c840_0;
    %store/vec4 v0x564117d88640_0, 0, 4;
    %fork TD_tb.dut.u_wb2sdrc.u_wrdatafifo.bin2grey, S_0x564117d88450;
    %join;
    %load/vec4  v0x564117d88740_0;
    %assign/vec4 v0x564117d8be40_0, 0;
    %load/vec4 v0x564117d8c320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_48.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564117d8bb40_0, 0;
T_48.4 ;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x564117d8bb40_0;
    %load/vec4 v0x564117d8c320_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d8bb40_0, 0;
T_48.6 ;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x564117d87bf0;
T_49 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d8c4e0_0;
    %assign/vec4 v0x564117d8c5c0_0, 0;
    %jmp T_49;
    .thread T_49;
    .scope S_0x564117d87bf0;
T_50 ;
    %wait E_0x564117d7c4e0;
    %load/vec4 v0x564117d8c920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d8cd40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d8ce20_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x564117d8c0e0_0;
    %assign/vec4 v0x564117d8cd40_0, 0;
    %load/vec4 v0x564117d8cd40_0;
    %assign/vec4 v0x564117d8ce20_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x564117d87bf0;
T_51 ;
    %wait E_0x564117d7c480;
    %load/vec4 v0x564117d8d650_0;
    %load/vec4 v0x564117d8bc00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %vpi_call 13 310 "$display", $time, "%m Error! afifo overflow!" {0 0 0};
    %vpi_call 13 311 "$stop" {0 0 0};
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x564117d87bf0;
T_52 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d8c6a0_0;
    %load/vec4 v0x564117d8b9c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %vpi_call 13 317 "$display", $time, "%m error! afifo underflow!" {0 0 0};
    %vpi_call 13 318 "$stop" {0 0 0};
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x564117d81d30;
T_53 ;
    %end;
    .thread T_53;
    .scope S_0x564117d81d30;
T_54 ;
    %wait E_0x564117d7c4e0;
    %load/vec4 v0x564117d879d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d87810_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d86100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d85e80_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x564117d87750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x564117d878f0_0;
    %assign/vec4 v0x564117d87810_0, 0;
    %load/vec4 v0x564117d878f0_0;
    %store/vec4 v0x564117d82740_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_rddatafifo.bin2grey, S_0x564117d82550;
    %join;
    %load/vec4  v0x564117d82840_0;
    %assign/vec4 v0x564117d86100_0, 0;
    %load/vec4 v0x564117d87180_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_54.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564117d85e80_0, 0;
T_54.4 ;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x564117d85e80_0;
    %load/vec4 v0x564117d87180_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d85e80_0, 0;
T_54.6 ;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x564117d81d30;
T_55 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d87750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x564117d87260_0;
    %load/vec4 v0x564117d87810_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x564117d862c0, 0, 4;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x564117d81d30;
T_56 ;
    %wait E_0x564117d7c4e0;
    %load/vec4 v0x564117d879d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d86ba0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d86c80_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x564117d86020_0;
    %assign/vec4 v0x564117d86ba0_0, 0;
    %load/vec4 v0x564117d86ba0_0;
    %assign/vec4 v0x564117d86c80_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x564117d81d30;
T_57 ;
    %wait E_0x564117d824f0;
    %load/vec4 v0x564117d86a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d86840_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d85f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564117d85c40_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x564117d86780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x564117d86920_0;
    %assign/vec4 v0x564117d86840_0, 0;
    %load/vec4 v0x564117d86920_0;
    %store/vec4 v0x564117d82740_0, 0, 3;
    %fork TD_tb.dut.u_wb2sdrc.u_rddatafifo.bin2grey, S_0x564117d82550;
    %join;
    %load/vec4  v0x564117d82840_0;
    %assign/vec4 v0x564117d85f40_0, 0;
    %load/vec4 v0x564117d86420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564117d85c40_0, 0;
T_57.4 ;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0x564117d85c40_0;
    %load/vec4 v0x564117d86420_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d85c40_0, 0;
T_57.6 ;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x564117d81d30;
T_58 ;
    %wait E_0x564117d7c480;
    %load/vec4 v0x564117d865c0_0;
    %assign/vec4 v0x564117d866a0_0, 0;
    %jmp T_58;
    .thread T_58;
    .scope S_0x564117d81d30;
T_59 ;
    %wait E_0x564117d824f0;
    %load/vec4 v0x564117d86a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d86e40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d86f20_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x564117d861e0_0;
    %assign/vec4 v0x564117d86e40_0, 0;
    %load/vec4 v0x564117d86e40_0;
    %assign/vec4 v0x564117d86f20_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x564117d81d30;
T_60 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d87750_0;
    %load/vec4 v0x564117d85d00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %vpi_call 13 310 "$display", $time, "%m Error! afifo overflow!" {0 0 0};
    %vpi_call 13 311 "$stop" {0 0 0};
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x564117d81d30;
T_61 ;
    %wait E_0x564117d7c480;
    %load/vec4 v0x564117d86780_0;
    %load/vec4 v0x564117d85ac0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %vpi_call 13 317 "$display", $time, "%m error! afifo underflow!" {0 0 0};
    %vpi_call 13 318 "$stop" {0 0 0};
T_61.0 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x564117d7b710;
T_62 ;
    %wait E_0x564117d7bdb0;
    %load/vec4 v0x564117d908a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d8f340_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x564117d8f270_0;
    %load/vec4 v0x564117d90b00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_62.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_62.3, 8;
T_62.2 ; End of true expr.
    %load/vec4 v0x564117d90a40_0;
    %load/vec4 v0x564117d90620_0;
    %and;
    %load/vec4 v0x564117d90b00_0;
    %nor/r;
    %and;
    %load/vec4 v0x564117d90300_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_62.4, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_62.5, 9;
T_62.4 ; End of true expr.
    %load/vec4 v0x564117d8f340_0;
    %jmp/0 T_62.5, 9;
 ; End of false expr.
    %blend;
T_62.5;
    %jmp/0 T_62.3, 8;
 ; End of false expr.
    %blend;
T_62.3;
    %assign/vec4 v0x564117d8f340_0, 0;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x564117d7b710;
T_63 ;
    %wait E_0x564117d7c480;
    %load/vec4 v0x564117d8f100_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d8f270_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %vpi_call 12 242 "$display", "ERROR:%m COMMAND FIFO WRITE OVERFLOW" {0 0 0};
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x564117d7b710;
T_64 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d8f060_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d8f1a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %vpi_call 12 249 "$display", "ERROR:%m COMMAND FIFO READ OVERFLOW" {0 0 0};
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x564117d7b710;
T_65 ;
    %wait E_0x564117d7c480;
    %load/vec4 v0x564117d90c60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d911b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %vpi_call 12 298 "$display", "ERROR:%m WRITE DATA FIFO WRITE OVERFLOW" {0 0 0};
T_65.0 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x564117d7b710;
T_66 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d90bc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d90d00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %vpi_call 12 304 "$display", "ERROR:%m WRITE DATA FIFO READ OVERFLOW" {0 0 0};
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x564117d7b710;
T_67 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d8f550_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d8f6f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %vpi_call 12 359 "$display", "ERROR:%m READ DATA FIFO WRITE OVERFLOW" {0 0 0};
T_67.0 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x564117d7b710;
T_68 ;
    %wait E_0x564117d7c480;
    %load/vec4 v0x564117d8f480_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d8f620_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %vpi_call 12 365 "$display", "ERROR:%m READ DATA FIFO READ OVERFLOW" {0 0 0};
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x564117d61480;
T_69 ;
    %wait E_0x564117d61d20;
    %load/vec4 v0x564117d670c0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_69.0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x564117d667e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564117d668c0_0, 0, 27;
    %load/vec4 v0x564117d66c00_0;
    %store/vec4 v0x564117d66ce0_0, 0, 9;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x564117d670c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_69.2, 4;
    %load/vec4 v0x564117d667e0_0;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x564117d668c0_0, 0, 27;
    %load/vec4 v0x564117d66c00_0;
    %concati/vec4 0, 0, 1;
    %pad/u 9;
    %store/vec4 v0x564117d66ce0_0, 0, 9;
    %jmp T_69.3;
T_69.2 ;
    %load/vec4 v0x564117d667e0_0;
    %concati/vec4 0, 0, 2;
    %pad/u 27;
    %store/vec4 v0x564117d668c0_0, 0, 27;
    %load/vec4 v0x564117d66c00_0;
    %concati/vec4 0, 0, 2;
    %pad/u 9;
    %store/vec4 v0x564117d66ce0_0, 0, 9;
T_69.3 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x564117d61480;
T_70 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d66740_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.0, 8;
    %load/vec4 v0x564117d65d30_0;
    %pad/u 4;
    %jmp/1 T_70.1, 8;
T_70.0 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_70.1, 8;
 ; End of false expr.
    %blend;
T_70.1;
    %pad/u 1;
    %assign/vec4 v0x564117d65df0_0, 0;
    %load/vec4 v0x564117d66740_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.2, 8;
    %load/vec4 v0x564117d658d0_0;
    %jmp/1 T_70.3, 8;
T_70.2 ; End of true expr.
    %pushi/vec4 0, 0, 13;
    %jmp/0 T_70.3, 8;
 ; End of false expr.
    %blend;
T_70.3;
    %assign/vec4 v0x564117d659b0_0, 0;
    %load/vec4 v0x564117d66740_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_70.5, 8;
T_70.4 ; End of true expr.
    %load/vec4 v0x564117d652c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_70.6, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_70.7, 9;
T_70.6 ; End of true expr.
    %load/vec4 v0x564117d663d0_0;
    %jmp/0 T_70.7, 9;
 ; End of false expr.
    %blend;
T_70.7;
    %jmp/0 T_70.5, 8;
 ; End of false expr.
    %blend;
T_70.5;
    %assign/vec4 v0x564117d663d0_0, 0;
    %load/vec4 v0x564117d66740_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.8, 8;
    %load/vec4 v0x564117d66ea0_0;
    %inv;
    %jmp/1 T_70.9, 8;
T_70.8 ; End of true expr.
    %load/vec4 v0x564117d66510_0;
    %jmp/0 T_70.9, 8;
 ; End of false expr.
    %blend;
T_70.9;
    %assign/vec4 v0x564117d66510_0, 0;
    %load/vec4 v0x564117d66740_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.10, 8;
    %load/vec4 v0x564117d669a0_0;
    %jmp/1 T_70.11, 8;
T_70.10 ; End of true expr.
    %load/vec4 v0x564117d66330_0;
    %jmp/0 T_70.11, 8;
 ; End of false expr.
    %blend;
T_70.11;
    %assign/vec4 v0x564117d66330_0, 0;
    %load/vec4 v0x564117d66740_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.12, 8;
    %load/vec4 v0x564117d66f60_0;
    %jmp/1 T_70.13, 8;
T_70.12 ; End of true expr.
    %load/vec4 v0x564117d65730_0;
    %jmp/0 T_70.13, 8;
 ; End of false expr.
    %blend;
T_70.13;
    %assign/vec4 v0x564117d65730_0, 0;
    %load/vec4 v0x564117d66740_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.14, 8;
    %load/vec4 v0x564117d66ce0_0;
    %jmp/1 T_70.15, 8;
T_70.14 ; End of true expr.
    %load/vec4 v0x564117d66b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_70.16, 9;
    %load/vec4 v0x564117d65a90_0;
    %pad/u 9;
    %jmp/1 T_70.17, 9;
T_70.16 ; End of true expr.
    %load/vec4 v0x564117d65650_0;
    %pad/u 9;
    %jmp/0 T_70.17, 9;
 ; End of false expr.
    %blend;
T_70.17;
    %jmp/0 T_70.15, 8;
 ; End of false expr.
    %blend;
T_70.15;
    %pad/u 6;
    %assign/vec4 v0x564117d65650_0, 0;
    %load/vec4 v0x564117d66740_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.18, 8;
    %load/vec4 v0x564117d668c0_0;
    %jmp/1 T_70.19, 8;
T_70.18 ; End of true expr.
    %load/vec4 v0x564117d66b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_70.20, 9;
    %load/vec4 v0x564117d65c50_0;
    %pad/u 27;
    %jmp/1 T_70.21, 9;
T_70.20 ; End of true expr.
    %load/vec4 v0x564117d65570_0;
    %pad/u 27;
    %jmp/0 T_70.21, 9;
 ; End of false expr.
    %blend;
T_70.21;
    %jmp/0 T_70.19, 8;
 ; End of false expr.
    %blend;
T_70.19;
    %pad/u 26;
    %assign/vec4 v0x564117d65570_0, 0;
    %jmp T_70;
    .thread T_70;
    .scope S_0x564117d61480;
T_71 ;
    %wait E_0x564117d61cb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d665b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d66a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d66740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d66b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d66260_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d65b70_0, 0, 2;
    %load/vec4 v0x564117d66dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_71.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_71.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_71.2, 6;
    %jmp T_71.3;
T_71.0 ;
    %load/vec4 v0x564117d66670_0;
    %inv;
    %store/vec4 v0x564117d665b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d66a80_0, 0, 1;
    %load/vec4 v0x564117d66670_0;
    %load/vec4 v0x564117d65360_0;
    %and;
    %store/vec4 v0x564117d66740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d66b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d66260_0, 0, 1;
    %load/vec4 v0x564117d66670_0;
    %load/vec4 v0x564117d65360_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_71.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_71.5, 8;
T_71.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_71.5, 8;
 ; End of false expr.
    %blend;
T_71.5;
    %store/vec4 v0x564117d65b70_0, 0, 2;
    %jmp T_71.3;
T_71.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d665b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d66a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d66740_0, 0, 1;
    %load/vec4 v0x564117d652c0_0;
    %store/vec4 v0x564117d66b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d66260_0, 0, 1;
    %load/vec4 v0x564117d652c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.6, 8;
    %load/vec4 v0x564117d65df0_0;
    %flag_set/vec4 9;
    %jmp/0 T_71.8, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_71.9, 9;
T_71.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_71.9, 9;
 ; End of false expr.
    %blend;
T_71.9;
    %jmp/1 T_71.7, 8;
T_71.6 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_71.7, 8;
 ; End of false expr.
    %blend;
T_71.7;
    %store/vec4 v0x564117d65b70_0, 0, 2;
    %jmp T_71.3;
T_71.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d665b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d66a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d66740_0, 0, 1;
    %load/vec4 v0x564117d652c0_0;
    %store/vec4 v0x564117d66b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d66260_0, 0, 1;
    %load/vec4 v0x564117d652c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.10, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_71.11, 8;
T_71.10 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_71.11, 8;
 ; End of false expr.
    %blend;
T_71.11;
    %store/vec4 v0x564117d65b70_0, 0, 2;
    %jmp T_71.3;
T_71.3 ;
    %pop/vec4 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x564117d61480;
T_72 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d67020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d66dc0_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x564117d65b70_0;
    %assign/vec4 v0x564117d66dc0_0, 0;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x564117d61480;
T_73 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d65430_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_73.0, 8;
    %load/vec4 v0x564117d657f0_0;
    %parti/s 2, 8, 5;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %load/vec4 v0x564117d65430_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_73.2, 9;
    %load/vec4 v0x564117d657f0_0;
    %parti/s 2, 9, 5;
    %jmp/1 T_73.3, 9;
T_73.2 ; End of true expr.
    %load/vec4 v0x564117d65430_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_73.4, 10;
    %load/vec4 v0x564117d657f0_0;
    %parti/s 2, 10, 5;
    %jmp/1 T_73.5, 10;
T_73.4 ; End of true expr.
    %load/vec4 v0x564117d657f0_0;
    %parti/s 2, 11, 5;
    %jmp/0 T_73.5, 10;
 ; End of false expr.
    %blend;
T_73.5;
    %jmp/0 T_73.3, 9;
 ; End of false expr.
    %blend;
T_73.3;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %assign/vec4 v0x564117d65eb0_0, 0;
    %load/vec4 v0x564117d65430_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_73.6, 8;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x564117d657f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_73.7, 8;
T_73.6 ; End of true expr.
    %load/vec4 v0x564117d65430_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_73.8, 9;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x564117d657f0_0;
    %parti/s 9, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_73.9, 9;
T_73.8 ; End of true expr.
    %load/vec4 v0x564117d65430_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_73.10, 10;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x564117d657f0_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_73.11, 10;
T_73.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x564117d657f0_0;
    %parti/s 11, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_73.11, 10;
 ; End of false expr.
    %blend;
T_73.11;
    %jmp/0 T_73.9, 9;
 ; End of false expr.
    %blend;
T_73.9;
    %jmp/0 T_73.7, 8;
 ; End of false expr.
    %blend;
T_73.7;
    %assign/vec4 v0x564117d65fa0_0, 0;
    %load/vec4 v0x564117d65430_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_73.12, 8;
    %load/vec4 v0x564117d657f0_0;
    %parti/s 13, 10, 5;
    %jmp/1 T_73.13, 8;
T_73.12 ; End of true expr.
    %load/vec4 v0x564117d65430_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_73.14, 9;
    %load/vec4 v0x564117d657f0_0;
    %parti/s 13, 11, 5;
    %jmp/1 T_73.15, 9;
T_73.14 ; End of true expr.
    %load/vec4 v0x564117d65430_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_73.16, 10;
    %load/vec4 v0x564117d657f0_0;
    %parti/s 13, 12, 5;
    %jmp/1 T_73.17, 10;
T_73.16 ; End of true expr.
    %load/vec4 v0x564117d657f0_0;
    %parti/s 13, 13, 5;
    %jmp/0 T_73.17, 10;
 ; End of false expr.
    %blend;
T_73.17;
    %jmp/0 T_73.15, 9;
 ; End of false expr.
    %blend;
T_73.15;
    %jmp/0 T_73.13, 8;
 ; End of false expr.
    %blend;
T_73.13;
    %assign/vec4 v0x564117d661a0_0, 0;
    %jmp T_73;
    .thread T_73;
    .scope S_0x564117aee370;
T_74 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117c5b080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56411769cad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d3bfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56411768a7c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117a378a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117c303a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117c31b00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56411768a560_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117b5cec0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x56411769ca10_0;
    %assign/vec4 v0x56411769cad0_0, 0;
    %load/vec4 v0x56411769cc50_0;
    %assign/vec4 v0x564117d3bfe0_0, 0;
    %load/vec4 v0x56411768a700_0;
    %assign/vec4 v0x56411768a7c0_0, 0;
    %load/vec4 v0x564117a35a50_0;
    %assign/vec4 v0x564117a378a0_0, 0;
    %load/vec4 v0x564117b875e0_0;
    %load/vec4 v0x564117b72eb0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_74.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_74.3, 8;
T_74.2 ; End of true expr.
    %load/vec4 v0x564117c30480_0;
    %pad/u 2;
    %jmp/0 T_74.3, 8;
 ; End of false expr.
    %blend;
T_74.3;
    %assign/vec4 v0x564117c303a0_0, 0;
    %load/vec4 v0x564117c47230_0;
    %pad/u 2;
    %assign/vec4 v0x564117c31b00_0, 0;
    %load/vec4 v0x564117c1b3b0_0;
    %pad/u 2;
    %assign/vec4 v0x56411768a560_0, 0;
    %load/vec4 v0x564117b5ce00_0;
    %pad/u 2;
    %assign/vec4 v0x564117b5cec0_0, 0;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x564117aee370;
T_75 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117c5b080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117b56d40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117c1abe0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117c45a10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117c85160_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x56411769c950_0;
    %flag_set/vec4 8;
    %load/vec4 v0x564117a32710_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_75.2, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_75.3, 9;
T_75.2 ; End of true expr.
    %load/vec4 v0x564117a398f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_75.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_75.5, 8;
T_75.4 ; End of true expr.
    %load/vec4 v0x564117b56d40_0;
    %jmp/0 T_75.5, 8;
 ; End of false expr.
    %blend;
T_75.5;
    %jmp/0 T_75.3, 9;
 ; End of false expr.
    %blend;
T_75.3;
    %assign/vec4 v0x564117b56d40_0, 0;
    %load/vec4 v0x564117a398f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_75.6, 8;
    %load/vec4 v0x564117c1acc0_0;
    %jmp/1 T_75.7, 8;
T_75.6 ; End of true expr.
    %load/vec4 v0x564117c47230_0;
    %inv;
    %flag_set/vec4 9;
    %jmp/0 T_75.8, 9;
    %load/vec4 v0x564117c1abe0_0;
    %subi 1, 0, 4;
    %jmp/1 T_75.9, 9;
T_75.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_75.9, 9;
 ; End of false expr.
    %blend;
T_75.9;
    %jmp/0 T_75.7, 8;
 ; End of false expr.
    %blend;
T_75.7;
    %assign/vec4 v0x564117c1abe0_0, 0;
    %load/vec4 v0x564117b875e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_75.10, 8;
    %load/vec4 v0x564117c1c340_0;
    %jmp/1 T_75.11, 8;
T_75.10 ; End of true expr.
    %load/vec4 v0x564117b72eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_75.12, 9;
    %load/vec4 v0x564117c31be0_0;
    %jmp/1 T_75.13, 9;
T_75.12 ; End of true expr.
    %load/vec4 v0x564117c45a10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_75.14, 10;
    %load/vec4 v0x564117c45a10_0;
    %subi 1, 0, 4;
    %jmp/1 T_75.15, 10;
T_75.14 ; End of true expr.
    %load/vec4 v0x564117c45a10_0;
    %jmp/0 T_75.15, 10;
 ; End of false expr.
    %blend;
T_75.15;
    %jmp/0 T_75.13, 9;
 ; End of false expr.
    %blend;
T_75.13;
    %jmp/0 T_75.11, 8;
 ; End of false expr.
    %blend;
T_75.11;
    %assign/vec4 v0x564117c45a10_0, 0;
    %load/vec4 v0x564117b876a0_0;
    %assign/vec4 v0x564117c85160_0, 0;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x564117aee370;
T_76 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117c85160_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_76.0, 8;
    %load/vec4 v0x564117a39270_0;
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %load/vec4 v0x564117c85080_0;
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %assign/vec4 v0x564117c85080_0, 0;
    %load/vec4 v0x564117c5b080_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117c30850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117ba1050_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117b884d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564117ba1110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117c30910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117b72df0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x564117b6f640_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x564117b883f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117b6f700_0, 0;
    %jmp T_76.3;
T_76.2 ;
    %load/vec4 v0x564117a391b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.4, 8;
    %load/vec4 v0x564117bbd6b0_0;
    %assign/vec4 v0x564117c30850_0, 0;
    %load/vec4 v0x564117b6e7d0_0;
    %assign/vec4 v0x564117ba1050_0, 0;
    %load/vec4 v0x564117bbd5d0_0;
    %assign/vec4 v0x564117b884d0_0, 0;
    %load/vec4 v0x564117b6e890_0;
    %assign/vec4 v0x564117ba1110_0, 0;
    %load/vec4 v0x564117bb9220_0;
    %assign/vec4 v0x564117c30910_0, 0;
    %load/vec4 v0x564117bb92e0_0;
    %assign/vec4 v0x564117b72df0_0, 0;
    %load/vec4 v0x564117c89690_0;
    %assign/vec4 v0x564117b6f640_0, 0;
    %load/vec4 v0x564117ba0300_0;
    %assign/vec4 v0x564117b883f0_0, 0;
    %load/vec4 v0x564117c5b140_0;
    %assign/vec4 v0x564117b6f700_0, 0;
T_76.4 ;
T_76.3 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x564117aee370;
T_77 ;
    %wait E_0x56411763c620;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117a32710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117a33ce0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564117a35a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117a391b0_0, 0, 1;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0x564117a39270_0, 0, 13;
    %load/vec4 v0x564117c85160_0;
    %store/vec4 v0x564117b876a0_0, 0, 3;
    %load/vec4 v0x564117c85160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_77.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_77.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_77.4, 6;
    %jmp T_77.5;
T_77.0 ;
    %load/vec4 v0x564117c89770_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564117b876a0_0, 0, 3;
    %jmp T_77.7;
T_77.6 ;
    %load/vec4 v0x564117ba0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117a391b0_0, 0, 1;
    %load/vec4 v0x564117bb92e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.10, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_77.11, 8;
T_77.10 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_77.11, 8;
 ; End of false expr.
    %blend;
T_77.11;
    %store/vec4 v0x564117a35a50_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x564117b876a0_0, 0, 3;
    %jmp T_77.9;
T_77.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117a391b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117a35a50_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564117b876a0_0, 0, 3;
T_77.9 ;
T_77.7 ;
    %jmp T_77.5;
T_77.1 ;
    %load/vec4 v0x564117c47170_0;
    %load/vec4 v0x56411768a640_0;
    %and;
    %store/vec4 v0x564117a33ce0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117a35a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117a391b0_0, 0, 1;
    %load/vec4 v0x564117b6f640_0;
    %pushi/vec4 3071, 0, 13;
    %and;
    %store/vec4 v0x564117a39270_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117a32710_0, 0, 1;
    %load/vec4 v0x564117c1c420_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.12, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_77.13, 8;
T_77.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_77.13, 8;
 ; End of false expr.
    %blend;
T_77.13;
    %store/vec4 v0x564117b876a0_0, 0, 3;
    %jmp T_77.5;
T_77.2 ;
    %load/vec4 v0x564117c45af0_0;
    %load/vec4 v0x564117c1b2f0_0;
    %and;
    %store/vec4 v0x564117a33ce0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564117a35a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117a391b0_0, 0, 1;
    %load/vec4 v0x564117b6f640_0;
    %store/vec4 v0x564117a39270_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117a32710_0, 0, 1;
    %load/vec4 v0x564117c1c420_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_77.15, 8;
T_77.14 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_77.15, 8;
 ; End of false expr.
    %blend;
T_77.15;
    %store/vec4 v0x564117b876a0_0, 0, 3;
    %jmp T_77.5;
T_77.3 ;
    %load/vec4 v0x564117b72df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.16, 8;
    %load/vec4 v0x564117c45af0_0;
    %load/vec4 v0x56411769cb90_0;
    %and;
    %load/vec4 v0x564117d3c080_0;
    %and;
    %jmp/1 T_77.17, 8;
T_77.16 ; End of true expr.
    %load/vec4 v0x564117c45af0_0;
    %load/vec4 v0x56411768a880_0;
    %and;
    %load/vec4 v0x564117d3c080_0;
    %and;
    %jmp/0 T_77.17, 8;
 ; End of false expr.
    %blend;
T_77.17;
    %store/vec4 v0x564117a33ce0_0, 0, 1;
    %load/vec4 v0x564117b72df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.18, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_77.19, 8;
T_77.18 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_77.19, 8;
 ; End of false expr.
    %blend;
T_77.19;
    %store/vec4 v0x564117a35a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117a391b0_0, 0, 1;
    %load/vec4 v0x564117b883f0_0;
    %store/vec4 v0x564117a39270_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117a32710_0, 0, 1;
    %load/vec4 v0x56411769c950_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.20, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_77.21, 8;
T_77.20 ; End of true expr.
    %load/vec4 v0x564117c1c420_0;
    %load/vec4 v0x564117b6f700_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_77.22, 9;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_77.23, 9;
T_77.22 ; End of true expr.
    %load/vec4 v0x564117c1c420_0;
    %flag_set/vec4 10;
    %jmp/0 T_77.24, 10;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_77.25, 10;
T_77.24 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_77.25, 10;
 ; End of false expr.
    %blend;
T_77.25;
    %jmp/0 T_77.23, 9;
 ; End of false expr.
    %blend;
T_77.23;
    %jmp/0 T_77.21, 8;
 ; End of false expr.
    %blend;
T_77.21;
    %store/vec4 v0x564117b876a0_0, 0, 3;
    %jmp T_77.5;
T_77.4 ;
    %load/vec4 v0x564117c47170_0;
    %load/vec4 v0x56411768a640_0;
    %and;
    %store/vec4 v0x564117a33ce0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117a35a50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117a391b0_0, 0, 1;
    %load/vec4 v0x564117b6f640_0;
    %pushi/vec4 3071, 0, 13;
    %and;
    %store/vec4 v0x564117a39270_0, 0, 13;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117a32710_0, 0, 1;
    %load/vec4 v0x564117c1c420_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.26, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_77.27, 8;
T_77.26 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_77.27, 8;
 ; End of false expr.
    %blend;
T_77.27;
    %store/vec4 v0x564117b876a0_0, 0, 3;
    %jmp T_77.5;
T_77.5 ;
    %pop/vec4 1;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x564117d3c120;
T_78 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d3f650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d40d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d40f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d40a60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d3da70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d3f900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d401e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d407f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d405b0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x564117d40c90_0;
    %assign/vec4 v0x564117d40d60_0, 0;
    %load/vec4 v0x564117d40ea0_0;
    %assign/vec4 v0x564117d40f60_0, 0;
    %load/vec4 v0x564117d40990_0;
    %assign/vec4 v0x564117d40a60_0, 0;
    %load/vec4 v0x564117d3db50_0;
    %assign/vec4 v0x564117d3da70_0, 0;
    %load/vec4 v0x564117d3ecb0_0;
    %load/vec4 v0x564117d3ebf0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_78.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_78.3, 8;
T_78.2 ; End of true expr.
    %load/vec4 v0x564117d3f9c0_0;
    %pad/u 2;
    %jmp/0 T_78.3, 8;
 ; End of false expr.
    %blend;
T_78.3;
    %assign/vec4 v0x564117d3f900_0, 0;
    %load/vec4 v0x564117d40120_0;
    %pad/u 2;
    %assign/vec4 v0x564117d401e0_0, 0;
    %load/vec4 v0x564117d40730_0;
    %pad/u 2;
    %assign/vec4 v0x564117d407f0_0, 0;
    %load/vec4 v0x564117d404e0_0;
    %pad/u 2;
    %assign/vec4 v0x564117d405b0_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x564117d3c120;
T_79 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d3f650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d3e370_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d3fe90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d3f7c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d3e290_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x564117d40bc0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x564117d3e0f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_79.2, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_79.3, 9;
T_79.2 ; End of true expr.
    %load/vec4 v0x564117d3d730_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_79.5, 8;
T_79.4 ; End of true expr.
    %load/vec4 v0x564117d3e370_0;
    %jmp/0 T_79.5, 8;
 ; End of false expr.
    %blend;
T_79.5;
    %jmp/0 T_79.3, 9;
 ; End of false expr.
    %blend;
T_79.3;
    %assign/vec4 v0x564117d3e370_0, 0;
    %load/vec4 v0x564117d3d730_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.6, 8;
    %load/vec4 v0x564117d3ff70_0;
    %jmp/1 T_79.7, 8;
T_79.6 ; End of true expr.
    %load/vec4 v0x564117d40120_0;
    %inv;
    %flag_set/vec4 9;
    %jmp/0 T_79.8, 9;
    %load/vec4 v0x564117d3fe90_0;
    %subi 1, 0, 4;
    %jmp/1 T_79.9, 9;
T_79.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_79.9, 9;
 ; End of false expr.
    %blend;
T_79.9;
    %jmp/0 T_79.7, 8;
 ; End of false expr.
    %blend;
T_79.7;
    %assign/vec4 v0x564117d3fe90_0, 0;
    %load/vec4 v0x564117d3ecb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.10, 8;
    %load/vec4 v0x564117d40380_0;
    %jmp/1 T_79.11, 8;
T_79.10 ; End of true expr.
    %load/vec4 v0x564117d3ebf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_79.12, 9;
    %load/vec4 v0x564117d402c0_0;
    %jmp/1 T_79.13, 9;
T_79.12 ; End of true expr.
    %load/vec4 v0x564117d3f7c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_79.14, 10;
    %load/vec4 v0x564117d3f7c0_0;
    %subi 1, 0, 4;
    %jmp/1 T_79.15, 10;
T_79.14 ; End of true expr.
    %load/vec4 v0x564117d3f7c0_0;
    %jmp/0 T_79.15, 10;
 ; End of false expr.
    %blend;
T_79.15;
    %jmp/0 T_79.13, 9;
 ; End of false expr.
    %blend;
T_79.13;
    %jmp/0 T_79.11, 8;
 ; End of false expr.
    %blend;
T_79.11;
    %assign/vec4 v0x564117d3f7c0_0, 0;
    %load/vec4 v0x564117d3ed70_0;
    %assign/vec4 v0x564117d3e290_0, 0;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x564117d3c120;
T_80 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d3e290_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_80.0, 8;
    %load/vec4 v0x564117d3d8b0_0;
    %jmp/1 T_80.1, 8;
T_80.0 ; End of true expr.
    %load/vec4 v0x564117d3e1b0_0;
    %jmp/0 T_80.1, 8;
 ; End of false expr.
    %blend;
T_80.1;
    %assign/vec4 v0x564117d3e1b0_0, 0;
    %load/vec4 v0x564117d3f650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d3e9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d3e670_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d3e590_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564117d3e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d3ea70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d3eb30_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x564117d3e810_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x564117d3e4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d3e8f0_0, 0;
    %jmp T_80.3;
T_80.2 ;
    %load/vec4 v0x564117d3d7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.4, 8;
    %load/vec4 v0x564117d3f3e0_0;
    %assign/vec4 v0x564117d3e9b0_0, 0;
    %load/vec4 v0x564117d3f000_0;
    %assign/vec4 v0x564117d3e670_0, 0;
    %load/vec4 v0x564117d3f310_0;
    %assign/vec4 v0x564117d3e590_0, 0;
    %load/vec4 v0x564117d3f0d0_0;
    %assign/vec4 v0x564117d3e730_0, 0;
    %load/vec4 v0x564117d3f4b0_0;
    %assign/vec4 v0x564117d3ea70_0, 0;
    %load/vec4 v0x564117d3f580_0;
    %assign/vec4 v0x564117d3eb30_0, 0;
    %load/vec4 v0x564117d3f1a0_0;
    %assign/vec4 v0x564117d3e810_0, 0;
    %load/vec4 v0x564117d3ef10_0;
    %assign/vec4 v0x564117d3e4d0_0, 0;
    %load/vec4 v0x564117d3f720_0;
    %assign/vec4 v0x564117d3e8f0_0, 0;
T_80.4 ;
T_80.3 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x564117d3c120;
T_81 ;
    %wait E_0x564117d3c5c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d3e0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d3deb0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564117d3db50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d3d7f0_0, 0, 1;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0x564117d3d8b0_0, 0, 13;
    %load/vec4 v0x564117d3e290_0;
    %store/vec4 v0x564117d3ed70_0, 0, 3;
    %load/vec4 v0x564117d3e290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_81.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_81.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_81.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_81.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_81.4, 6;
    %jmp T_81.5;
T_81.0 ;
    %load/vec4 v0x564117d3f270_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564117d3ed70_0, 0, 3;
    %jmp T_81.7;
T_81.6 ;
    %load/vec4 v0x564117d3ee50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d3d7f0_0, 0, 1;
    %load/vec4 v0x564117d3f580_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.10, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_81.11, 8;
T_81.10 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_81.11, 8;
 ; End of false expr.
    %blend;
T_81.11;
    %store/vec4 v0x564117d3db50_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x564117d3ed70_0, 0, 3;
    %jmp T_81.9;
T_81.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d3d7f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d3db50_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564117d3ed70_0, 0, 3;
T_81.9 ;
T_81.7 ;
    %jmp T_81.5;
T_81.1 ;
    %load/vec4 v0x564117d40060_0;
    %load/vec4 v0x564117d408d0_0;
    %and;
    %store/vec4 v0x564117d3deb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d3db50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d3d7f0_0, 0, 1;
    %load/vec4 v0x564117d3e810_0;
    %pushi/vec4 3071, 0, 13;
    %and;
    %store/vec4 v0x564117d3d8b0_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d3e0f0_0, 0, 1;
    %load/vec4 v0x564117d40440_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.12, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_81.13, 8;
T_81.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_81.13, 8;
 ; End of false expr.
    %blend;
T_81.13;
    %store/vec4 v0x564117d3ed70_0, 0, 3;
    %jmp T_81.5;
T_81.2 ;
    %load/vec4 v0x564117d3f860_0;
    %load/vec4 v0x564117d40670_0;
    %and;
    %store/vec4 v0x564117d3deb0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564117d3db50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d3d7f0_0, 0, 1;
    %load/vec4 v0x564117d3e810_0;
    %store/vec4 v0x564117d3d8b0_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d3e0f0_0, 0, 1;
    %load/vec4 v0x564117d40440_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_81.15, 8;
T_81.14 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_81.15, 8;
 ; End of false expr.
    %blend;
T_81.15;
    %store/vec4 v0x564117d3ed70_0, 0, 3;
    %jmp T_81.5;
T_81.3 ;
    %load/vec4 v0x564117d3eb30_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.16, 8;
    %load/vec4 v0x564117d3f860_0;
    %load/vec4 v0x564117d40e00_0;
    %and;
    %load/vec4 v0x564117d41020_0;
    %and;
    %jmp/1 T_81.17, 8;
T_81.16 ; End of true expr.
    %load/vec4 v0x564117d3f860_0;
    %load/vec4 v0x564117d40b00_0;
    %and;
    %load/vec4 v0x564117d41020_0;
    %and;
    %jmp/0 T_81.17, 8;
 ; End of false expr.
    %blend;
T_81.17;
    %store/vec4 v0x564117d3deb0_0, 0, 1;
    %load/vec4 v0x564117d3eb30_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.18, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_81.19, 8;
T_81.18 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_81.19, 8;
 ; End of false expr.
    %blend;
T_81.19;
    %store/vec4 v0x564117d3db50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d3d7f0_0, 0, 1;
    %load/vec4 v0x564117d3e4d0_0;
    %store/vec4 v0x564117d3d8b0_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d3e0f0_0, 0, 1;
    %load/vec4 v0x564117d40bc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.20, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_81.21, 8;
T_81.20 ; End of true expr.
    %load/vec4 v0x564117d40440_0;
    %load/vec4 v0x564117d3e8f0_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_81.22, 9;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_81.23, 9;
T_81.22 ; End of true expr.
    %load/vec4 v0x564117d40440_0;
    %flag_set/vec4 10;
    %jmp/0 T_81.24, 10;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_81.25, 10;
T_81.24 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_81.25, 10;
 ; End of false expr.
    %blend;
T_81.25;
    %jmp/0 T_81.23, 9;
 ; End of false expr.
    %blend;
T_81.23;
    %jmp/0 T_81.21, 8;
 ; End of false expr.
    %blend;
T_81.21;
    %store/vec4 v0x564117d3ed70_0, 0, 3;
    %jmp T_81.5;
T_81.4 ;
    %load/vec4 v0x564117d40060_0;
    %load/vec4 v0x564117d408d0_0;
    %and;
    %store/vec4 v0x564117d3deb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d3db50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d3d7f0_0, 0, 1;
    %load/vec4 v0x564117d3e810_0;
    %pushi/vec4 3071, 0, 13;
    %and;
    %store/vec4 v0x564117d3d8b0_0, 0, 13;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d3e0f0_0, 0, 1;
    %load/vec4 v0x564117d40440_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.26, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_81.27, 8;
T_81.26 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_81.27, 8;
 ; End of false expr.
    %blend;
T_81.27;
    %store/vec4 v0x564117d3ed70_0, 0, 3;
    %jmp T_81.5;
T_81.5 ;
    %pop/vec4 1;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x564117d41500;
T_82 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d44e50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d46740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d46980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d463e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d430d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d451a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d45a40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d46150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d45ef0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x564117d46650_0;
    %assign/vec4 v0x564117d46740_0, 0;
    %load/vec4 v0x564117d468c0_0;
    %assign/vec4 v0x564117d46980_0, 0;
    %load/vec4 v0x564117d462f0_0;
    %assign/vec4 v0x564117d463e0_0, 0;
    %load/vec4 v0x564117d431b0_0;
    %assign/vec4 v0x564117d430d0_0, 0;
    %load/vec4 v0x564117d44330_0;
    %load/vec4 v0x564117d44270_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_82.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_82.3, 8;
T_82.2 ; End of true expr.
    %load/vec4 v0x564117d45280_0;
    %pad/u 2;
    %jmp/0 T_82.3, 8;
 ; End of false expr.
    %blend;
T_82.3;
    %assign/vec4 v0x564117d451a0_0, 0;
    %load/vec4 v0x564117d45980_0;
    %pad/u 2;
    %assign/vec4 v0x564117d45a40_0, 0;
    %load/vec4 v0x564117d46090_0;
    %pad/u 2;
    %assign/vec4 v0x564117d46150_0, 0;
    %load/vec4 v0x564117d45e00_0;
    %pad/u 2;
    %assign/vec4 v0x564117d45ef0_0, 0;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x564117d41500;
T_83 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d44e50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d439d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d45730_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d45000_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d438f0_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x564117d46560_0;
    %flag_set/vec4 8;
    %load/vec4 v0x564117d43750_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_83.2, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_83.3, 9;
T_83.2 ; End of true expr.
    %load/vec4 v0x564117d42d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_83.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_83.5, 8;
T_83.4 ; End of true expr.
    %load/vec4 v0x564117d439d0_0;
    %jmp/0 T_83.5, 8;
 ; End of false expr.
    %blend;
T_83.5;
    %jmp/0 T_83.3, 9;
 ; End of false expr.
    %blend;
T_83.3;
    %assign/vec4 v0x564117d439d0_0, 0;
    %load/vec4 v0x564117d42d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_83.6, 8;
    %load/vec4 v0x564117d457d0_0;
    %jmp/1 T_83.7, 8;
T_83.6 ; End of true expr.
    %load/vec4 v0x564117d45980_0;
    %inv;
    %flag_set/vec4 9;
    %jmp/0 T_83.8, 9;
    %load/vec4 v0x564117d45730_0;
    %subi 1, 0, 4;
    %jmp/1 T_83.9, 9;
T_83.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_83.9, 9;
 ; End of false expr.
    %blend;
T_83.9;
    %jmp/0 T_83.7, 8;
 ; End of false expr.
    %blend;
T_83.7;
    %assign/vec4 v0x564117d45730_0, 0;
    %load/vec4 v0x564117d44330_0;
    %flag_set/vec4 8;
    %jmp/0 T_83.10, 8;
    %load/vec4 v0x564117d45c30_0;
    %jmp/1 T_83.11, 8;
T_83.10 ; End of true expr.
    %load/vec4 v0x564117d44270_0;
    %flag_set/vec4 9;
    %jmp/0 T_83.12, 9;
    %load/vec4 v0x564117d45b20_0;
    %jmp/1 T_83.13, 9;
T_83.12 ; End of true expr.
    %load/vec4 v0x564117d45000_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_83.14, 10;
    %load/vec4 v0x564117d45000_0;
    %subi 1, 0, 4;
    %jmp/1 T_83.15, 10;
T_83.14 ; End of true expr.
    %load/vec4 v0x564117d45000_0;
    %jmp/0 T_83.15, 10;
 ; End of false expr.
    %blend;
T_83.15;
    %jmp/0 T_83.13, 9;
 ; End of false expr.
    %blend;
T_83.13;
    %jmp/0 T_83.11, 8;
 ; End of false expr.
    %blend;
T_83.11;
    %assign/vec4 v0x564117d45000_0, 0;
    %load/vec4 v0x564117d443f0_0;
    %assign/vec4 v0x564117d438f0_0, 0;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x564117d41500;
T_84 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d438f0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_84.0, 8;
    %load/vec4 v0x564117d42f10_0;
    %jmp/1 T_84.1, 8;
T_84.0 ; End of true expr.
    %load/vec4 v0x564117d43810_0;
    %jmp/0 T_84.1, 8;
 ; End of false expr.
    %blend;
T_84.1;
    %assign/vec4 v0x564117d43810_0, 0;
    %load/vec4 v0x564117d44e50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d44030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d43cf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d43c10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564117d43db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d440f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d441b0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x564117d43e90_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x564117d43b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d43f70_0, 0;
    %jmp T_84.3;
T_84.2 ;
    %load/vec4 v0x564117d42e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.4, 8;
    %load/vec4 v0x564117d44b80_0;
    %assign/vec4 v0x564117d44030_0, 0;
    %load/vec4 v0x564117d446a0_0;
    %assign/vec4 v0x564117d43cf0_0, 0;
    %load/vec4 v0x564117d44a70_0;
    %assign/vec4 v0x564117d43c10_0, 0;
    %load/vec4 v0x564117d44790_0;
    %assign/vec4 v0x564117d43db0_0, 0;
    %load/vec4 v0x564117d44c70_0;
    %assign/vec4 v0x564117d440f0_0, 0;
    %load/vec4 v0x564117d44d60_0;
    %assign/vec4 v0x564117d441b0_0, 0;
    %load/vec4 v0x564117d448a0_0;
    %assign/vec4 v0x564117d43e90_0, 0;
    %load/vec4 v0x564117d44590_0;
    %assign/vec4 v0x564117d43b30_0, 0;
    %load/vec4 v0x564117d44f40_0;
    %assign/vec4 v0x564117d43f70_0, 0;
T_84.4 ;
T_84.3 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x564117d41500;
T_85 ;
    %wait E_0x564117d41ad0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d43750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d43510_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564117d431b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d42e50_0, 0, 1;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0x564117d42f10_0, 0, 13;
    %load/vec4 v0x564117d438f0_0;
    %store/vec4 v0x564117d443f0_0, 0, 3;
    %load/vec4 v0x564117d438f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_85.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_85.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_85.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_85.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_85.4, 6;
    %jmp T_85.5;
T_85.0 ;
    %load/vec4 v0x564117d449b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564117d443f0_0, 0, 3;
    %jmp T_85.7;
T_85.6 ;
    %load/vec4 v0x564117d444d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d42e50_0, 0, 1;
    %load/vec4 v0x564117d44d60_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.10, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_85.11, 8;
T_85.10 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_85.11, 8;
 ; End of false expr.
    %blend;
T_85.11;
    %store/vec4 v0x564117d431b0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x564117d443f0_0, 0, 3;
    %jmp T_85.9;
T_85.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d42e50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d431b0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564117d443f0_0, 0, 3;
T_85.9 ;
T_85.7 ;
    %jmp T_85.5;
T_85.1 ;
    %load/vec4 v0x564117d458c0_0;
    %load/vec4 v0x564117d46230_0;
    %and;
    %store/vec4 v0x564117d43510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d431b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d42e50_0, 0, 1;
    %load/vec4 v0x564117d43e90_0;
    %pushi/vec4 3071, 0, 13;
    %and;
    %store/vec4 v0x564117d42f10_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d43750_0, 0, 1;
    %load/vec4 v0x564117d45d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.12, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_85.13, 8;
T_85.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_85.13, 8;
 ; End of false expr.
    %blend;
T_85.13;
    %store/vec4 v0x564117d443f0_0, 0, 3;
    %jmp T_85.5;
T_85.2 ;
    %load/vec4 v0x564117d450e0_0;
    %load/vec4 v0x564117d45fd0_0;
    %and;
    %store/vec4 v0x564117d43510_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564117d431b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d42e50_0, 0, 1;
    %load/vec4 v0x564117d43e90_0;
    %store/vec4 v0x564117d42f10_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d43750_0, 0, 1;
    %load/vec4 v0x564117d45d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_85.15, 8;
T_85.14 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_85.15, 8;
 ; End of false expr.
    %blend;
T_85.15;
    %store/vec4 v0x564117d443f0_0, 0, 3;
    %jmp T_85.5;
T_85.3 ;
    %load/vec4 v0x564117d441b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.16, 8;
    %load/vec4 v0x564117d450e0_0;
    %load/vec4 v0x564117d46800_0;
    %and;
    %load/vec4 v0x564117d46a40_0;
    %and;
    %jmp/1 T_85.17, 8;
T_85.16 ; End of true expr.
    %load/vec4 v0x564117d450e0_0;
    %load/vec4 v0x564117d464a0_0;
    %and;
    %load/vec4 v0x564117d46a40_0;
    %and;
    %jmp/0 T_85.17, 8;
 ; End of false expr.
    %blend;
T_85.17;
    %store/vec4 v0x564117d43510_0, 0, 1;
    %load/vec4 v0x564117d441b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.18, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_85.19, 8;
T_85.18 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_85.19, 8;
 ; End of false expr.
    %blend;
T_85.19;
    %store/vec4 v0x564117d431b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d42e50_0, 0, 1;
    %load/vec4 v0x564117d43b30_0;
    %store/vec4 v0x564117d42f10_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d43750_0, 0, 1;
    %load/vec4 v0x564117d46560_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.20, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_85.21, 8;
T_85.20 ; End of true expr.
    %load/vec4 v0x564117d45d40_0;
    %load/vec4 v0x564117d43f70_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_85.22, 9;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_85.23, 9;
T_85.22 ; End of true expr.
    %load/vec4 v0x564117d45d40_0;
    %flag_set/vec4 10;
    %jmp/0 T_85.24, 10;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_85.25, 10;
T_85.24 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_85.25, 10;
 ; End of false expr.
    %blend;
T_85.25;
    %jmp/0 T_85.23, 9;
 ; End of false expr.
    %blend;
T_85.23;
    %jmp/0 T_85.21, 8;
 ; End of false expr.
    %blend;
T_85.21;
    %store/vec4 v0x564117d443f0_0, 0, 3;
    %jmp T_85.5;
T_85.4 ;
    %load/vec4 v0x564117d458c0_0;
    %load/vec4 v0x564117d46230_0;
    %and;
    %store/vec4 v0x564117d43510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d431b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d42e50_0, 0, 1;
    %load/vec4 v0x564117d43e90_0;
    %pushi/vec4 3071, 0, 13;
    %and;
    %store/vec4 v0x564117d42f10_0, 0, 13;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d43750_0, 0, 1;
    %load/vec4 v0x564117d45d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.26, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_85.27, 8;
T_85.26 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_85.27, 8;
 ; End of false expr.
    %blend;
T_85.27;
    %store/vec4 v0x564117d443f0_0, 0, 3;
    %jmp T_85.5;
T_85.5 ;
    %pop/vec4 1;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x564117d46f20;
T_86 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d4a5a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d4bbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d4bdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d4b8f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d48aa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d4a8a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d4b0b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d4b6b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d4b450_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x564117d4bb10_0;
    %assign/vec4 v0x564117d4bbb0_0, 0;
    %load/vec4 v0x564117d4bd30_0;
    %assign/vec4 v0x564117d4bdf0_0, 0;
    %load/vec4 v0x564117d4b850_0;
    %assign/vec4 v0x564117d4b8f0_0, 0;
    %load/vec4 v0x564117d48b80_0;
    %assign/vec4 v0x564117d48aa0_0, 0;
    %load/vec4 v0x564117d49d00_0;
    %load/vec4 v0x564117d49c40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_86.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_86.3, 8;
T_86.2 ; End of true expr.
    %load/vec4 v0x564117d4a980_0;
    %pad/u 2;
    %jmp/0 T_86.3, 8;
 ; End of false expr.
    %blend;
T_86.3;
    %assign/vec4 v0x564117d4a8a0_0, 0;
    %load/vec4 v0x564117d4b010_0;
    %pad/u 2;
    %assign/vec4 v0x564117d4b0b0_0, 0;
    %load/vec4 v0x564117d4b5f0_0;
    %pad/u 2;
    %assign/vec4 v0x564117d4b6b0_0, 0;
    %load/vec4 v0x564117d4b3b0_0;
    %pad/u 2;
    %assign/vec4 v0x564117d4b450_0, 0;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x564117d46f20;
T_87 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d4a5a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d493a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d4ae30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d4a700_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d492c0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x564117d4ba70_0;
    %flag_set/vec4 8;
    %load/vec4 v0x564117d49120_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_87.2, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_87.3, 9;
T_87.2 ; End of true expr.
    %load/vec4 v0x564117d48760_0;
    %flag_set/vec4 8;
    %jmp/0 T_87.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_87.5, 8;
T_87.4 ; End of true expr.
    %load/vec4 v0x564117d493a0_0;
    %jmp/0 T_87.5, 8;
 ; End of false expr.
    %blend;
T_87.5;
    %jmp/0 T_87.3, 9;
 ; End of false expr.
    %blend;
T_87.3;
    %assign/vec4 v0x564117d493a0_0, 0;
    %load/vec4 v0x564117d48760_0;
    %flag_set/vec4 8;
    %jmp/0 T_87.6, 8;
    %load/vec4 v0x564117d4aed0_0;
    %jmp/1 T_87.7, 8;
T_87.6 ; End of true expr.
    %load/vec4 v0x564117d4b010_0;
    %inv;
    %flag_set/vec4 9;
    %jmp/0 T_87.8, 9;
    %load/vec4 v0x564117d4ae30_0;
    %subi 1, 0, 4;
    %jmp/1 T_87.9, 9;
T_87.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_87.9, 9;
 ; End of false expr.
    %blend;
T_87.9;
    %jmp/0 T_87.7, 8;
 ; End of false expr.
    %blend;
T_87.7;
    %assign/vec4 v0x564117d4ae30_0, 0;
    %load/vec4 v0x564117d49d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_87.10, 8;
    %load/vec4 v0x564117d4b230_0;
    %jmp/1 T_87.11, 8;
T_87.10 ; End of true expr.
    %load/vec4 v0x564117d49c40_0;
    %flag_set/vec4 9;
    %jmp/0 T_87.12, 9;
    %load/vec4 v0x564117d4b170_0;
    %jmp/1 T_87.13, 9;
T_87.12 ; End of true expr.
    %load/vec4 v0x564117d4a700_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_87.14, 10;
    %load/vec4 v0x564117d4a700_0;
    %subi 1, 0, 4;
    %jmp/1 T_87.15, 10;
T_87.14 ; End of true expr.
    %load/vec4 v0x564117d4a700_0;
    %jmp/0 T_87.15, 10;
 ; End of false expr.
    %blend;
T_87.15;
    %jmp/0 T_87.13, 9;
 ; End of false expr.
    %blend;
T_87.13;
    %jmp/0 T_87.11, 8;
 ; End of false expr.
    %blend;
T_87.11;
    %assign/vec4 v0x564117d4a700_0, 0;
    %load/vec4 v0x564117d49dc0_0;
    %assign/vec4 v0x564117d492c0_0, 0;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x564117d46f20;
T_88 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d492c0_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_88.0, 8;
    %load/vec4 v0x564117d488e0_0;
    %jmp/1 T_88.1, 8;
T_88.0 ; End of true expr.
    %load/vec4 v0x564117d491e0_0;
    %jmp/0 T_88.1, 8;
 ; End of false expr.
    %blend;
T_88.1;
    %assign/vec4 v0x564117d491e0_0, 0;
    %load/vec4 v0x564117d4a5a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d49a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d496c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d495e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564117d49780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d49ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d49b80_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x564117d49860_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x564117d49500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d49940_0, 0;
    %jmp T_88.3;
T_88.2 ;
    %load/vec4 v0x564117d48820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.4, 8;
    %load/vec4 v0x564117d4a3c0_0;
    %assign/vec4 v0x564117d49a00_0, 0;
    %load/vec4 v0x564117d4a020_0;
    %assign/vec4 v0x564117d496c0_0, 0;
    %load/vec4 v0x564117d4a300_0;
    %assign/vec4 v0x564117d495e0_0, 0;
    %load/vec4 v0x564117d4a0c0_0;
    %assign/vec4 v0x564117d49780_0, 0;
    %load/vec4 v0x564117d4a460_0;
    %assign/vec4 v0x564117d49ac0_0, 0;
    %load/vec4 v0x564117d4a500_0;
    %assign/vec4 v0x564117d49b80_0, 0;
    %load/vec4 v0x564117d4a180_0;
    %assign/vec4 v0x564117d49860_0, 0;
    %load/vec4 v0x564117d49f60_0;
    %assign/vec4 v0x564117d49500_0, 0;
    %load/vec4 v0x564117d4a640_0;
    %assign/vec4 v0x564117d49940_0, 0;
T_88.4 ;
T_88.3 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x564117d46f20;
T_89 ;
    %wait E_0x564117d474b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d49120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d48ee0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564117d48b80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d48820_0, 0, 1;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0x564117d488e0_0, 0, 13;
    %load/vec4 v0x564117d492c0_0;
    %store/vec4 v0x564117d49dc0_0, 0, 3;
    %load/vec4 v0x564117d492c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_89.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_89.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_89.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_89.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_89.4, 6;
    %jmp T_89.5;
T_89.0 ;
    %load/vec4 v0x564117d4a240_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564117d49dc0_0, 0, 3;
    %jmp T_89.7;
T_89.6 ;
    %load/vec4 v0x564117d49ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d48820_0, 0, 1;
    %load/vec4 v0x564117d4a500_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.10, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_89.11, 8;
T_89.10 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_89.11, 8;
 ; End of false expr.
    %blend;
T_89.11;
    %store/vec4 v0x564117d48b80_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x564117d49dc0_0, 0, 3;
    %jmp T_89.9;
T_89.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d48820_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d48b80_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x564117d49dc0_0, 0, 3;
T_89.9 ;
T_89.7 ;
    %jmp T_89.5;
T_89.1 ;
    %load/vec4 v0x564117d4af70_0;
    %load/vec4 v0x564117d4b790_0;
    %and;
    %store/vec4 v0x564117d48ee0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d48b80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d48820_0, 0, 1;
    %load/vec4 v0x564117d49860_0;
    %pushi/vec4 3071, 0, 13;
    %and;
    %store/vec4 v0x564117d488e0_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d49120_0, 0, 1;
    %load/vec4 v0x564117d4b2f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.12, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_89.13, 8;
T_89.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_89.13, 8;
 ; End of false expr.
    %blend;
T_89.13;
    %store/vec4 v0x564117d49dc0_0, 0, 3;
    %jmp T_89.5;
T_89.2 ;
    %load/vec4 v0x564117d4a7e0_0;
    %load/vec4 v0x564117d4b530_0;
    %and;
    %store/vec4 v0x564117d48ee0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564117d48b80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d48820_0, 0, 1;
    %load/vec4 v0x564117d49860_0;
    %store/vec4 v0x564117d488e0_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d49120_0, 0, 1;
    %load/vec4 v0x564117d4b2f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_89.15, 8;
T_89.14 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_89.15, 8;
 ; End of false expr.
    %blend;
T_89.15;
    %store/vec4 v0x564117d49dc0_0, 0, 3;
    %jmp T_89.5;
T_89.3 ;
    %load/vec4 v0x564117d49b80_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.16, 8;
    %load/vec4 v0x564117d4a7e0_0;
    %load/vec4 v0x564117d4bc70_0;
    %and;
    %load/vec4 v0x564117d4beb0_0;
    %and;
    %jmp/1 T_89.17, 8;
T_89.16 ; End of true expr.
    %load/vec4 v0x564117d4a7e0_0;
    %load/vec4 v0x564117d4b9b0_0;
    %and;
    %load/vec4 v0x564117d4beb0_0;
    %and;
    %jmp/0 T_89.17, 8;
 ; End of false expr.
    %blend;
T_89.17;
    %store/vec4 v0x564117d48ee0_0, 0, 1;
    %load/vec4 v0x564117d49b80_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.18, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_89.19, 8;
T_89.18 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_89.19, 8;
 ; End of false expr.
    %blend;
T_89.19;
    %store/vec4 v0x564117d48b80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d48820_0, 0, 1;
    %load/vec4 v0x564117d49500_0;
    %store/vec4 v0x564117d488e0_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d49120_0, 0, 1;
    %load/vec4 v0x564117d4ba70_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.20, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_89.21, 8;
T_89.20 ; End of true expr.
    %load/vec4 v0x564117d4b2f0_0;
    %load/vec4 v0x564117d49940_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_89.22, 9;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_89.23, 9;
T_89.22 ; End of true expr.
    %load/vec4 v0x564117d4b2f0_0;
    %flag_set/vec4 10;
    %jmp/0 T_89.24, 10;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_89.25, 10;
T_89.24 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_89.25, 10;
 ; End of false expr.
    %blend;
T_89.25;
    %jmp/0 T_89.23, 9;
 ; End of false expr.
    %blend;
T_89.23;
    %jmp/0 T_89.21, 8;
 ; End of false expr.
    %blend;
T_89.21;
    %store/vec4 v0x564117d49dc0_0, 0, 3;
    %jmp T_89.5;
T_89.4 ;
    %load/vec4 v0x564117d4af70_0;
    %load/vec4 v0x564117d4b790_0;
    %and;
    %store/vec4 v0x564117d48ee0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d48b80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d48820_0, 0, 1;
    %load/vec4 v0x564117d49860_0;
    %pushi/vec4 3071, 0, 13;
    %and;
    %store/vec4 v0x564117d488e0_0, 0, 13;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d49120_0, 0, 1;
    %load/vec4 v0x564117d4b2f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.26, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_89.27, 8;
T_89.26 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_89.27, 8;
 ; End of false expr.
    %blend;
T_89.27;
    %store/vec4 v0x564117d49dc0_0, 0, 3;
    %jmp T_89.5;
T_89.5 ;
    %pop/vec4 1;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x564117af1ad0;
T_90 ;
    %wait E_0x5641177205f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d53b40_0, 0, 1;
    %load/vec4 v0x564117d5f1a0_0;
    %store/vec4 v0x564117d53640_0, 0, 2;
    %load/vec4 v0x564117d5e1e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d53b40_0, 0, 1;
T_90.0 ;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0x564117af1ad0;
T_91 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d5e120_0;
    %inv;
    %load/vec4 v0x564117d5e060_0;
    %and;
    %load/vec4 v0x564117d5de00_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %vpi_call 7 318 "$display", "%t: %m: ERROR!!! Read from empty Fifo", $time {0 0 0};
    %vpi_call 7 319 "$stop" {0 0 0};
T_91.0 ;
    %load/vec4 v0x564117d5e120_0;
    %load/vec4 v0x564117d5e060_0;
    %inv;
    %and;
    %load/vec4 v0x564117d5de00_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %vpi_call 7 323 "$display", "%t: %m: ERROR!!! Write to full Fifo", $time {0 0 0};
    %vpi_call 7 324 "$stop" {0 0 0};
T_91.2 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x564117af1ad0;
T_92 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d5e3a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d5de00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564117d5dc40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d5dd20_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x564117d5e120_0;
    %load/vec4 v0x564117d5e060_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_92.2, 8;
    %load/vec4 v0x564117d5de00_0;
    %addi 1, 0, 3;
    %jmp/1 T_92.3, 8;
T_92.2 ; End of true expr.
    %load/vec4 v0x564117d5e120_0;
    %inv;
    %load/vec4 v0x564117d5e060_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_92.4, 9;
    %load/vec4 v0x564117d5de00_0;
    %subi 1, 0, 3;
    %jmp/1 T_92.5, 9;
T_92.4 ; End of true expr.
    %load/vec4 v0x564117d5de00_0;
    %jmp/0 T_92.5, 9;
 ; End of false expr.
    %blend;
T_92.5;
    %jmp/0 T_92.3, 8;
 ; End of false expr.
    %blend;
T_92.3;
    %assign/vec4 v0x564117d5de00_0, 0;
    %load/vec4 v0x564117d5e2c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_92.6, 8;
    %load/vec4 v0x564117d5d050_0;
    %jmp/1 T_92.7, 8;
T_92.6 ; End of true expr.
    %load/vec4 v0x564117d5e060_0;
    %flag_set/vec4 9;
    %jmp/0 T_92.8, 9;
    %load/vec4 v0x564117d5dc40_0;
    %parti/s 2, 2, 3;
    %jmp/1 T_92.9, 9;
T_92.8 ; End of true expr.
    %load/vec4 v0x564117d5dc40_0;
    %parti/s 2, 0, 2;
    %jmp/0 T_92.9, 9;
 ; End of false expr.
    %blend;
T_92.9;
    %jmp/0 T_92.7, 8;
 ; End of false expr.
    %blend;
T_92.7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x564117d5dc40_0, 4, 5;
    %load/vec4 v0x564117d5e2c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_92.10, 8;
    %load/vec4 v0x564117d5d050_0;
    %jmp/1 T_92.11, 8;
T_92.10 ; End of true expr.
    %load/vec4 v0x564117d5e060_0;
    %flag_set/vec4 9;
    %jmp/0 T_92.12, 9;
    %load/vec4 v0x564117d5dc40_0;
    %parti/s 2, 4, 4;
    %jmp/1 T_92.13, 9;
T_92.12 ; End of true expr.
    %load/vec4 v0x564117d5dc40_0;
    %parti/s 2, 2, 3;
    %jmp/0 T_92.13, 9;
 ; End of false expr.
    %blend;
T_92.13;
    %jmp/0 T_92.11, 8;
 ; End of false expr.
    %blend;
T_92.11;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x564117d5dc40_0, 4, 5;
    %load/vec4 v0x564117d5e2c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_92.14, 8;
    %load/vec4 v0x564117d5d050_0;
    %jmp/1 T_92.15, 8;
T_92.14 ; End of true expr.
    %load/vec4 v0x564117d5e060_0;
    %flag_set/vec4 9;
    %jmp/0 T_92.16, 9;
    %load/vec4 v0x564117d5dc40_0;
    %parti/s 2, 6, 4;
    %jmp/1 T_92.17, 9;
T_92.16 ; End of true expr.
    %load/vec4 v0x564117d5dc40_0;
    %parti/s 2, 4, 4;
    %jmp/0 T_92.17, 9;
 ; End of false expr.
    %blend;
T_92.17;
    %jmp/0 T_92.15, 8;
 ; End of false expr.
    %blend;
T_92.15;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x564117d5dc40_0, 4, 5;
    %load/vec4 v0x564117d5e2c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_92.18, 8;
    %load/vec4 v0x564117d5d050_0;
    %jmp/1 T_92.19, 8;
T_92.18 ; End of true expr.
    %load/vec4 v0x564117d5e060_0;
    %flag_set/vec4 9;
    %jmp/0 T_92.20, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_92.21, 9;
T_92.20 ; End of true expr.
    %load/vec4 v0x564117d5dc40_0;
    %parti/s 2, 6, 4;
    %jmp/0 T_92.21, 9;
 ; End of false expr.
    %blend;
T_92.21;
    %jmp/0 T_92.19, 8;
 ; End of false expr.
    %blend;
T_92.19;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x564117d5dc40_0, 4, 5;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x564117d67490;
T_93 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d73220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0x564117d75980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d71dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d71990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d71e90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d718b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d717d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x564117d71a50_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x564117d71c10_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x564117d71cf0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x564117d71b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d70040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d71270_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d6f080_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x564117d72250_0;
    %flag_set/vec4 8;
    %jmp/0 T_93.2, 8;
    %load/vec4 v0x564117d700e0_0;
    %jmp/1 T_93.3, 8;
T_93.2 ; End of true expr.
    %load/vec4 v0x564117d72e60_0;
    %load/vec4 v0x564117d74a60_0;
    %or;
    %flag_set/vec4 9;
    %jmp/0 T_93.4, 9;
    %load/vec4 v0x564117d75980_0;
    %addi 1, 0, 13;
    %jmp/1 T_93.5, 9;
T_93.4 ; End of true expr.
    %load/vec4 v0x564117d75980_0;
    %jmp/0 T_93.5, 9;
 ; End of false expr.
    %blend;
T_93.5;
    %jmp/0 T_93.3, 8;
 ; End of false expr.
    %blend;
T_93.3;
    %assign/vec4 v0x564117d75980_0, 0;
    %load/vec4 v0x564117d71630_0;
    %flag_set/vec4 8;
    %jmp/0 T_93.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_93.7, 8;
T_93.6 ; End of true expr.
    %load/vec4 v0x564117d72250_0;
    %flag_set/vec4 9;
    %jmp/0 T_93.8, 9;
    %load/vec4 v0x564117d70a20_0;
    %jmp/1 T_93.9, 9;
T_93.8 ; End of true expr.
    %load/vec4 v0x564117d71dd0_0;
    %jmp/0 T_93.9, 9;
 ; End of false expr.
    %blend;
T_93.9;
    %jmp/0 T_93.7, 8;
 ; End of false expr.
    %blend;
T_93.7;
    %assign/vec4 v0x564117d71dd0_0, 0;
    %load/vec4 v0x564117d72250_0;
    %flag_set/vec4 8;
    %jmp/0 T_93.10, 8;
    %load/vec4 v0x564117d70510_0;
    %jmp/1 T_93.11, 8;
T_93.10 ; End of true expr.
    %load/vec4 v0x564117d71990_0;
    %jmp/0 T_93.11, 8;
 ; End of false expr.
    %blend;
T_93.11;
    %assign/vec4 v0x564117d71990_0, 0;
    %load/vec4 v0x564117d72250_0;
    %flag_set/vec4 8;
    %jmp/0 T_93.12, 8;
    %load/vec4 v0x564117d70bc0_0;
    %jmp/1 T_93.13, 8;
T_93.12 ; End of true expr.
    %load/vec4 v0x564117d71e90_0;
    %jmp/0 T_93.13, 8;
 ; End of false expr.
    %blend;
T_93.13;
    %assign/vec4 v0x564117d71e90_0, 0;
    %load/vec4 v0x564117d72250_0;
    %flag_set/vec4 8;
    %jmp/0 T_93.14, 8;
    %load/vec4 v0x564117d70370_0;
    %jmp/1 T_93.15, 8;
T_93.14 ; End of true expr.
    %load/vec4 v0x564117d718b0_0;
    %jmp/0 T_93.15, 8;
 ; End of false expr.
    %blend;
T_93.15;
    %assign/vec4 v0x564117d718b0_0, 0;
    %load/vec4 v0x564117d72250_0;
    %flag_set/vec4 8;
    %jmp/0 T_93.16, 8;
    %load/vec4 v0x564117d701d0_0;
    %jmp/1 T_93.17, 8;
T_93.16 ; End of true expr.
    %load/vec4 v0x564117d717d0_0;
    %jmp/0 T_93.17, 8;
 ; End of false expr.
    %blend;
T_93.17;
    %assign/vec4 v0x564117d717d0_0, 0;
    %load/vec4 v0x564117d729b0_0;
    %assign/vec4 v0x564117d71a50_0, 0;
    %load/vec4 v0x564117d71c10_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x564117d72e60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564117d71c10_0, 0;
    %load/vec4 v0x564117d71cf0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x564117d72fe0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564117d71cf0_0, 0;
    %load/vec4 v0x564117d71b30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x564117d72dc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564117d71b30_0, 0;
    %load/vec4 v0x564117d75ac0_0;
    %cmpi/e 3, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_93.18, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.19, 8;
T_93.18 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.19, 8;
 ; End of false expr.
    %blend;
T_93.19;
    %assign/vec4 v0x564117d70040_0, 0;
    %load/vec4 v0x564117d70040_0;
    %assign/vec4 v0x564117d71270_0, 0;
    %load/vec4 v0x564117d72a90_0;
    %assign/vec4 v0x564117d6f080_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x564117d67490;
T_94 ;
    %wait E_0x564117d67d40;
    %load/vec4 v0x564117d6f080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_94.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_94.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_94.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_94.3, 6;
    %jmp T_94.4;
T_94.0 ;
    %load/vec4 v0x564117d72730_0;
    %store/vec4 v0x564117d74320_0, 0, 1;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %load/vec4 v0x564117d73e80_0;
    %and;
    %load/vec4 v0x564117d70890_0;
    %and;
    %store/vec4 v0x564117d74260_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x564117d716f0_0, 0, 4;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %load/vec4 v0x564117d73e80_0;
    %and;
    %load/vec4 v0x564117d70890_0;
    %and;
    %load/vec4 v0x564117d707f0_0;
    %and;
    %store/vec4 v0x564117d72e60_0, 0, 1;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %load/vec4 v0x564117d73e80_0;
    %and;
    %load/vec4 v0x564117d70890_0;
    %and;
    %load/vec4 v0x564117d70c90_0;
    %and;
    %store/vec4 v0x564117d74a60_0, 0, 1;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %store/vec4 v0x564117d730a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d70e90_0, 0, 1;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %store/vec4 v0x564117d74be0_0, 0, 1;
    %load/vec4 v0x564117d72730_0;
    %load/vec4 v0x564117d73e80_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_94.5, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_94.6, 8;
T_94.5 ; End of true expr.
    %load/vec4 v0x564117d70890_0;
    %inv;
    %flag_set/vec4 9;
    %jmp/0 T_94.7, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_94.8, 9;
T_94.7 ; End of true expr.
    %load/vec4 v0x564117d707f0_0;
    %flag_set/vec4 10;
    %jmp/0 T_94.9, 10;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_94.10, 10;
T_94.9 ; End of true expr.
    %load/vec4 v0x564117d70c90_0;
    %flag_set/vec4 11;
    %jmp/0 T_94.11, 11;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_94.12, 11;
T_94.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_94.12, 11;
 ; End of false expr.
    %blend;
T_94.12;
    %jmp/0 T_94.10, 10;
 ; End of false expr.
    %blend;
T_94.10;
    %jmp/0 T_94.8, 9;
 ; End of false expr.
    %blend;
T_94.8;
    %jmp/0 T_94.6, 8;
 ; End of false expr.
    %blend;
T_94.6;
    %store/vec4 v0x564117d72a90_0, 0, 2;
    %jmp T_94.4;
T_94.1 ;
    %load/vec4 v0x564117d71f50_0;
    %inv;
    %load/vec4 v0x564117d71f50_0;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %and;
    %load/vec4 v0x564117d70890_0;
    %and;
    %load/vec4 v0x564117d707f0_0;
    %and;
    %or;
    %store/vec4 v0x564117d72e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d74a60_0, 0, 1;
    %load/vec4 v0x564117d71f50_0;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %and;
    %store/vec4 v0x564117d730a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d70e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d74be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d74320_0, 0, 1;
    %load/vec4 v0x564117d71f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.13, 8;
    %load/vec4 v0x564117d71e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.15, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x564117d716f0_0, 0, 4;
    %load/vec4 v0x564117d70890_0;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %and;
    %load/vec4 v0x564117d707f0_0;
    %load/vec4 v0x564117d70750_0;
    %or;
    %and;
    %store/vec4 v0x564117d74260_0, 0, 1;
    %jmp T_94.16;
T_94.15 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x564117d716f0_0, 0, 4;
    %load/vec4 v0x564117d70890_0;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %and;
    %load/vec4 v0x564117d70c90_0;
    %inv;
    %and;
    %store/vec4 v0x564117d74260_0, 0, 1;
T_94.16 ;
    %load/vec4 v0x564117d73e80_0;
    %flag_set/vec4 8;
    %jmp/0 T_94.17, 8;
    %load/vec4 v0x564117d70890_0;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %and;
    %load/vec4 v0x564117d707f0_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_94.19, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_94.20, 9;
T_94.19 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_94.20, 9;
 ; End of false expr.
    %blend;
T_94.20;
    %jmp/1 T_94.18, 8;
T_94.17 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_94.18, 8;
 ; End of false expr.
    %blend;
T_94.18;
    %store/vec4 v0x564117d72a90_0, 0, 2;
    %jmp T_94.14;
T_94.13 ;
    %load/vec4 v0x564117d70d30_0;
    %load/vec4 v0x564117d71e90_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_94.21, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_94.22, 8;
T_94.21 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_94.22, 8;
 ; End of false expr.
    %blend;
T_94.22;
    %store/vec4 v0x564117d716f0_0, 0, 4;
    %load/vec4 v0x564117d70d30_0;
    %load/vec4 v0x564117d71e90_0;
    %inv;
    %and;
    %inv;
    %load/vec4 v0x564117d70890_0;
    %and;
    %store/vec4 v0x564117d74260_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x564117d72a90_0, 0, 2;
T_94.14 ;
    %jmp T_94.4;
T_94.2 ;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %load/vec4 v0x564117d70890_0;
    %and;
    %load/vec4 v0x564117d707f0_0;
    %and;
    %store/vec4 v0x564117d72e60_0, 0, 1;
    %load/vec4 v0x564117d72f20_0;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %and;
    %load/vec4 v0x564117d70890_0;
    %and;
    %load/vec4 v0x564117d70c90_0;
    %and;
    %store/vec4 v0x564117d74a60_0, 0, 1;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %store/vec4 v0x564117d730a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d70e90_0, 0, 1;
    %load/vec4 v0x564117d72f20_0;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %and;
    %store/vec4 v0x564117d74be0_0, 0, 1;
    %load/vec4 v0x564117d72730_0;
    %store/vec4 v0x564117d74320_0, 0, 1;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %load/vec4 v0x564117d70890_0;
    %and;
    %store/vec4 v0x564117d74260_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x564117d716f0_0, 0, 4;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %load/vec4 v0x564117d70890_0;
    %and;
    %load/vec4 v0x564117d707f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_94.23, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_94.24, 8;
T_94.23 ; End of true expr.
    %load/vec4 v0x564117d72f20_0;
    %inv;
    %flag_set/vec4 9;
    %jmp/0 T_94.25, 9;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_94.26, 9;
T_94.25 ; End of true expr.
    %load/vec4 v0x564117d72730_0;
    %inv;
    %load/vec4 v0x564117d70890_0;
    %and;
    %load/vec4 v0x564117d70c90_0;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_94.27, 10;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_94.28, 10;
T_94.27 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_94.28, 10;
 ; End of false expr.
    %blend;
T_94.28;
    %jmp/0 T_94.26, 9;
 ; End of false expr.
    %blend;
T_94.26;
    %jmp/0 T_94.24, 8;
 ; End of false expr.
    %blend;
T_94.24;
    %store/vec4 v0x564117d72a90_0, 0, 2;
    %jmp T_94.4;
T_94.3 ;
    %load/vec4 v0x564117d71f50_0;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %and;
    %load/vec4 v0x564117d70890_0;
    %and;
    %load/vec4 v0x564117d707f0_0;
    %and;
    %store/vec4 v0x564117d72e60_0, 0, 1;
    %load/vec4 v0x564117d71f50_0;
    %inv;
    %load/vec4 v0x564117d71f50_0;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %and;
    %load/vec4 v0x564117d70890_0;
    %and;
    %load/vec4 v0x564117d70c90_0;
    %and;
    %or;
    %store/vec4 v0x564117d74a60_0, 0, 1;
    %load/vec4 v0x564117d71f50_0;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %and;
    %store/vec4 v0x564117d730a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d70e90_0, 0, 1;
    %load/vec4 v0x564117d71f50_0;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %and;
    %store/vec4 v0x564117d74be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d74320_0, 0, 1;
    %load/vec4 v0x564117d71f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.29, 8;
    %load/vec4 v0x564117d71e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.31, 8;
    %load/vec4 v0x564117d70890_0;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %and;
    %load/vec4 v0x564117d707f0_0;
    %load/vec4 v0x564117d70c90_0;
    %or;
    %and;
    %store/vec4 v0x564117d74260_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x564117d716f0_0, 0, 4;
    %jmp T_94.32;
T_94.31 ;
    %load/vec4 v0x564117d70890_0;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %and;
    %load/vec4 v0x564117d70750_0;
    %inv;
    %and;
    %store/vec4 v0x564117d74260_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x564117d716f0_0, 0, 4;
T_94.32 ;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %load/vec4 v0x564117d70890_0;
    %and;
    %load/vec4 v0x564117d707f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_94.33, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_94.34, 8;
T_94.33 ; End of true expr.
    %load/vec4 v0x564117d72730_0;
    %inv;
    %load/vec4 v0x564117d70890_0;
    %and;
    %load/vec4 v0x564117d70c90_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_94.35, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_94.36, 9;
T_94.35 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_94.36, 9;
 ; End of false expr.
    %blend;
T_94.36;
    %jmp/0 T_94.34, 8;
 ; End of false expr.
    %blend;
T_94.34;
    %store/vec4 v0x564117d72a90_0, 0, 2;
    %jmp T_94.30;
T_94.29 ;
    %load/vec4 v0x564117d70d30_0;
    %load/vec4 v0x564117d71e90_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.37, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d74260_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x564117d716f0_0, 0, 4;
    %jmp T_94.38;
T_94.37 ;
    %load/vec4 v0x564117d70890_0;
    %load/vec4 v0x564117d72730_0;
    %inv;
    %and;
    %store/vec4 v0x564117d74260_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x564117d716f0_0, 0, 4;
T_94.38 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x564117d72a90_0, 0, 2;
T_94.30 ;
    %jmp T_94.4;
T_94.4 ;
    %pop/vec4 1;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x564117d67490;
T_95 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d73220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564117d73a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564117d73980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564117d73f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564117d738c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564117d74000_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x564117d73da0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x564117d73b00_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x564117d75ac0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x564117d73a40_0, 0;
    %load/vec4 v0x564117d75ac0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x564117d73f40_0, 0;
    %load/vec4 v0x564117d75ac0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x564117d738c0_0, 0;
    %load/vec4 v0x564117d75ac0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x564117d74000_0, 0;
    %load/vec4 v0x564117d6f080_0;
    %cmpi/ne 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_95.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_95.3, 8;
T_95.2 ; End of true expr.
    %load/vec4 v0x564117d72670_0;
    %load/vec4 v0x564117d70440_0;
    %and;
    %load/vec4 v0x564117d72cf0_0;
    %and;
    %inv;
    %jmp/0 T_95.3, 8;
 ; End of false expr.
    %blend;
T_95.3;
    %assign/vec4 v0x564117d73980_0, 0;
    %load/vec4 v0x564117d74a60_0;
    %flag_set/vec4 8;
    %jmp/0 T_95.4, 8;
    %load/vec4 v0x564117d6ff70_0;
    %jmp/1 T_95.5, 8;
T_95.4 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_95.5, 8;
 ; End of false expr.
    %blend;
T_95.5;
    %assign/vec4 v0x564117d73da0_0, 0;
    %load/vec4 v0x564117d74a60_0;
    %flag_set/vec4 8;
    %jmp/0 T_95.6, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_95.7, 8;
T_95.6 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_95.7, 8;
 ; End of false expr.
    %blend;
T_95.7;
    %assign/vec4 v0x564117d73b00_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x564117d67490;
T_96 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d75ac0_0;
    %parti/s 1, 3, 3;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %load/vec4 v0x564117d75770_0;
    %assign/vec4 v0x564117d73700_0, 0;
    %load/vec4 v0x564117d75810_0;
    %assign/vec4 v0x564117d737e0_0, 0;
T_96.0 ;
    %load/vec4 v0x564117d74a60_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.2, 8;
    %load/vec4 v0x564117d6feb0_0;
    %jmp/1 T_96.3, 8;
T_96.2 ; End of true expr.
    %load/vec4 v0x564117d73cc0_0;
    %jmp/0 T_96.3, 8;
 ; End of false expr.
    %blend;
T_96.3;
    %assign/vec4 v0x564117d73cc0_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_0x564117d67490;
T_97 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d73220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d727f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x564117d744a0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x564117d70ff0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x564117d73560_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564117d733a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564117d73e80_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x564117d728d0_0;
    %assign/vec4 v0x564117d727f0_0, 0;
    %load/vec4 v0x564117d72190_0;
    %flag_set/vec4 8;
    %jmp/0 T_97.2, 8;
    %load/vec4 v0x564117d74580_0;
    %jmp/1 T_97.3, 8;
T_97.2 ; End of true expr.
    %load/vec4 v0x564117d74660_0;
    %inv;
    %flag_set/vec4 9;
    %jmp/0 T_97.4, 9;
    %load/vec4 v0x564117d744a0_0;
    %subi 1, 0, 4;
    %jmp/1 T_97.5, 9;
T_97.4 ; End of true expr.
    %load/vec4 v0x564117d744a0_0;
    %jmp/0 T_97.5, 9;
 ; End of false expr.
    %blend;
T_97.5;
    %jmp/0 T_97.3, 8;
 ; End of false expr.
    %blend;
T_97.3;
    %assign/vec4 v0x564117d744a0_0, 0;
    %load/vec4 v0x564117d720d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_97.6, 8;
    %load/vec4 v0x564117d710d0_0;
    %jmp/1 T_97.7, 8;
T_97.6 ; End of true expr.
    %load/vec4 v0x564117d71570_0;
    %flag_set/vec4 9;
    %jmp/0 T_97.8, 9;
    %load/vec4 v0x564117d70ff0_0;
    %subi 1, 0, 4;
    %jmp/1 T_97.9, 9;
T_97.8 ; End of true expr.
    %load/vec4 v0x564117d70ff0_0;
    %jmp/0 T_97.9, 9;
 ; End of false expr.
    %blend;
T_97.9;
    %jmp/0 T_97.7, 8;
 ; End of false expr.
    %blend;
T_97.7;
    %assign/vec4 v0x564117d70ff0_0, 0;
    %load/vec4 v0x564117d743e0_0;
    %load/vec4 v0x564117d73e80_0;
    %or;
    %load/vec4 v0x564117d740c0_0;
    %and;
    %assign/vec4 v0x564117d73e80_0, 0;
    %load/vec4 v0x564117d73640_0;
    %flag_set/vec4 8;
    %jmp/0 T_97.10, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_97.11, 8;
T_97.10 ; End of true expr.
    %load/vec4 v0x564117d73560_0;
    %addi 1, 0, 12;
    %jmp/0 T_97.11, 8;
 ; End of false expr.
    %blend;
T_97.11;
    %assign/vec4 v0x564117d73560_0, 0;
    %load/vec4 v0x564117d743e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_97.12, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_97.13, 8;
T_97.12 ; End of true expr.
    %load/vec4 v0x564117d73640_0;
    %flag_set/vec4 9;
    %jmp/0 T_97.14, 9;
    %load/vec4 v0x564117d733a0_0;
    %addi 1, 0, 3;
    %jmp/1 T_97.15, 9;
T_97.14 ; End of true expr.
    %load/vec4 v0x564117d733a0_0;
    %jmp/0 T_97.15, 9;
 ; End of false expr.
    %blend;
T_97.15;
    %jmp/0 T_97.13, 8;
 ; End of false expr.
    %blend;
T_97.13;
    %assign/vec4 v0x564117d733a0_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x564117d67490;
T_98 ;
    %wait E_0x564117d67c70;
    %load/vec4 v0x564117d727f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_98.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_98.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_98.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_98.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_98.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_98.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_98.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_98.7, 6;
    %jmp T_98.8;
T_98.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d72670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d72730_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x564117d72590_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d724b0_0, 0, 2;
    %pushi/vec4 1024, 0, 13;
    %store/vec4 v0x564117d723d0_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d72190_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564117d74580_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d71570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d720d0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x564117d710d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d743e0_0, 0, 1;
    %load/vec4 v0x564117d740c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_98.9, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_98.10, 8;
T_98.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_98.10, 8;
 ; End of false expr.
    %blend;
T_98.10;
    %store/vec4 v0x564117d728d0_0, 0, 3;
    %jmp T_98.8;
T_98.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d72670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d72730_0, 0, 1;
    %load/vec4 v0x564117d72c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_98.11, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_98.12, 8;
T_98.11 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_98.12, 8;
 ; End of false expr.
    %blend;
T_98.12;
    %store/vec4 v0x564117d72590_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d724b0_0, 0, 2;
    %pushi/vec4 1024, 0, 13;
    %store/vec4 v0x564117d723d0_0, 0, 13;
    %load/vec4 v0x564117d72310_0;
    %store/vec4 v0x564117d72190_0, 0, 1;
    %load/vec4 v0x564117d74800_0;
    %store/vec4 v0x564117d74580_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d720d0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x564117d710d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d71570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d743e0_0, 0, 1;
    %load/vec4 v0x564117d72c30_0;
    %load/vec4 v0x564117d72310_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_98.13, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_98.14, 8;
T_98.13 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_98.14, 8;
 ; End of false expr.
    %blend;
T_98.14;
    %store/vec4 v0x564117d728d0_0, 0, 3;
    %jmp T_98.8;
T_98.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d72670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d72730_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x564117d72590_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d724b0_0, 0, 2;
    %pushi/vec4 1024, 0, 13;
    %store/vec4 v0x564117d723d0_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d72190_0, 0, 1;
    %load/vec4 v0x564117d74800_0;
    %store/vec4 v0x564117d74580_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d720d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564117d710d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d71570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d743e0_0, 0, 1;
    %load/vec4 v0x564117d74660_0;
    %flag_set/vec4 8;
    %jmp/0 T_98.15, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_98.16, 8;
T_98.15 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_98.16, 8;
 ; End of false expr.
    %blend;
T_98.16;
    %store/vec4 v0x564117d728d0_0, 0, 3;
    %jmp T_98.8;
T_98.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d72670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d72730_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x564117d72590_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d724b0_0, 0, 2;
    %pushi/vec4 1024, 0, 13;
    %store/vec4 v0x564117d723d0_0, 0, 13;
    %load/vec4 v0x564117d72310_0;
    %store/vec4 v0x564117d72190_0, 0, 1;
    %load/vec4 v0x564117d74720_0;
    %store/vec4 v0x564117d74580_0, 0, 4;
    %load/vec4 v0x564117d72310_0;
    %store/vec4 v0x564117d71570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d720d0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x564117d710d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d743e0_0, 0, 1;
    %load/vec4 v0x564117d72310_0;
    %flag_set/vec4 8;
    %jmp/0 T_98.17, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_98.18, 8;
T_98.17 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_98.18, 8;
 ; End of false expr.
    %blend;
T_98.18;
    %store/vec4 v0x564117d728d0_0, 0, 3;
    %jmp T_98.8;
T_98.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d72670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d72730_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x564117d72590_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x564117d724b0_0, 0, 2;
    %pushi/vec4 1024, 0, 13;
    %store/vec4 v0x564117d723d0_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d72190_0, 0, 1;
    %load/vec4 v0x564117d74720_0;
    %store/vec4 v0x564117d74580_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d71570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d720d0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x564117d710d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d743e0_0, 0, 1;
    %load/vec4 v0x564117d74660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_98.19, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_98.20, 8;
T_98.19 ; End of true expr.
    %load/vec4 v0x564117d711b0_0;
    %inv;
    %flag_set/vec4 9;
    %jmp/0 T_98.21, 9;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_98.22, 9;
T_98.21 ; End of true expr.
    %load/vec4 v0x564117d73e80_0;
    %flag_set/vec4 10;
    %jmp/0 T_98.23, 10;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_98.24, 10;
T_98.23 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_98.24, 10;
 ; End of false expr.
    %blend;
T_98.24;
    %jmp/0 T_98.22, 9;
 ; End of false expr.
    %blend;
T_98.22;
    %jmp/0 T_98.20, 8;
 ; End of false expr.
    %blend;
T_98.20;
    %store/vec4 v0x564117d728d0_0, 0, 3;
    %jmp T_98.8;
T_98.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d72670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d72730_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x564117d72590_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x564117d74180_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564117d724b0_0, 0, 2;
    %load/vec4 v0x564117d74180_0;
    %store/vec4 v0x564117d723d0_0, 0, 13;
    %load/vec4 v0x564117d72310_0;
    %store/vec4 v0x564117d72190_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x564117d74580_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d71570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d720d0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x564117d710d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d743e0_0, 0, 1;
    %load/vec4 v0x564117d72310_0;
    %flag_set/vec4 8;
    %jmp/0 T_98.25, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_98.26, 8;
T_98.25 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_98.26, 8;
 ; End of false expr.
    %blend;
T_98.26;
    %store/vec4 v0x564117d728d0_0, 0, 3;
    %jmp T_98.8;
T_98.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d72670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d72730_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x564117d72590_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564117d724b0_0, 0, 2;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0x564117d723d0_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d72190_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x564117d74580_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d71570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d720d0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x564117d710d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d743e0_0, 0, 1;
    %load/vec4 v0x564117d74660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_98.27, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_98.28, 8;
T_98.27 ; End of true expr.
    %pushi/vec4 7, 0, 3;
    %jmp/0 T_98.28, 8;
 ; End of false expr.
    %blend;
T_98.28;
    %store/vec4 v0x564117d728d0_0, 0, 3;
    %jmp T_98.8;
T_98.7 ;
    %load/vec4 v0x564117d73160_0;
    %inv;
    %store/vec4 v0x564117d72670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d72730_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x564117d72590_0, 0, 4;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x564117d724b0_0, 0, 2;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0x564117d723d0_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d72190_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x564117d74580_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d71570_0, 0, 1;
    %load/vec4 v0x564117d73160_0;
    %store/vec4 v0x564117d720d0_0, 0, 1;
    %load/vec4 v0x564117d733a0_0;
    %pad/u 4;
    %store/vec4 v0x564117d710d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d743e0_0, 0, 1;
    %load/vec4 v0x564117d740c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_98.29, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_98.30, 8;
T_98.29 ; End of true expr.
    %load/vec4 v0x564117d73160_0;
    %flag_set/vec4 9;
    %jmp/0 T_98.31, 9;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_98.32, 9;
T_98.31 ; End of true expr.
    %pushi/vec4 7, 0, 3;
    %jmp/0 T_98.32, 9;
 ; End of false expr.
    %blend;
T_98.32;
    %jmp/0 T_98.30, 8;
 ; End of false expr.
    %blend;
T_98.30;
    %store/vec4 v0x564117d728d0_0, 0, 3;
    %jmp T_98.8;
T_98.8 ;
    %pop/vec4 1;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x564117d5f9a0;
T_99 ;
    %wait E_0x564117d45870;
    %load/vec4 v0x564117d60a60_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_99.0, 4;
    %load/vec4 v0x564117d604e0_0;
    %store/vec4 v0x564117d60080_0, 0, 32;
    %load/vec4 v0x564117d605c0_0;
    %store/vec4 v0x564117d60120_0, 0, 4;
    %load/vec4 v0x564117d61000_0;
    %store/vec4 v0x564117d606a0_0, 0, 1;
    %load/vec4 v0x564117d60c20_0;
    %store/vec4 v0x564117d60340_0, 0, 32;
    %load/vec4 v0x564117d60dc0_0;
    %store/vec4 v0x564117d60420_0, 0, 1;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x564117d60a60_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_99.2, 4;
    %load/vec4 v0x564117d61000_0;
    %load/vec4 v0x564117d60b40_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0x564117d606a0_0, 0, 1;
    %load/vec4 v0x564117d60dc0_0;
    %load/vec4 v0x564117d60800_0;
    %parti/s 1, 0, 2;
    %and;
    %store/vec4 v0x564117d60420_0, 0, 1;
    %load/vec4 v0x564117d60b40_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_99.4, 4;
    %load/vec4 v0x564117d605c0_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %store/vec4 v0x564117d60120_0, 0, 4;
    %load/vec4 v0x564117d604e0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %store/vec4 v0x564117d60080_0, 0, 32;
    %jmp T_99.5;
T_99.4 ;
    %load/vec4 v0x564117d605c0_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %store/vec4 v0x564117d60120_0, 0, 4;
    %load/vec4 v0x564117d604e0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %store/vec4 v0x564117d60080_0, 0, 32;
T_99.5 ;
    %load/vec4 v0x564117d60c20_0;
    %load/vec4 v0x564117d60980_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x564117d60340_0, 0, 32;
    %jmp T_99.3;
T_99.2 ;
    %load/vec4 v0x564117d61000_0;
    %load/vec4 v0x564117d60b40_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x564117d606a0_0, 0, 1;
    %load/vec4 v0x564117d60dc0_0;
    %load/vec4 v0x564117d60800_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x564117d60420_0, 0, 1;
    %load/vec4 v0x564117d60b40_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_99.6, 4;
    %load/vec4 v0x564117d605c0_0;
    %parti/s 1, 3, 3;
    %pad/u 4;
    %store/vec4 v0x564117d60120_0, 0, 4;
    %load/vec4 v0x564117d604e0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %store/vec4 v0x564117d60080_0, 0, 32;
    %jmp T_99.7;
T_99.6 ;
    %load/vec4 v0x564117d60b40_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_99.8, 4;
    %load/vec4 v0x564117d605c0_0;
    %parti/s 1, 2, 3;
    %pad/u 4;
    %store/vec4 v0x564117d60120_0, 0, 4;
    %load/vec4 v0x564117d604e0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %store/vec4 v0x564117d60080_0, 0, 32;
    %jmp T_99.9;
T_99.8 ;
    %load/vec4 v0x564117d60b40_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_99.10, 4;
    %load/vec4 v0x564117d605c0_0;
    %parti/s 1, 1, 2;
    %pad/u 4;
    %store/vec4 v0x564117d60120_0, 0, 4;
    %load/vec4 v0x564117d604e0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %store/vec4 v0x564117d60080_0, 0, 32;
    %jmp T_99.11;
T_99.10 ;
    %load/vec4 v0x564117d605c0_0;
    %parti/s 1, 0, 2;
    %pad/u 4;
    %store/vec4 v0x564117d60120_0, 0, 4;
    %load/vec4 v0x564117d604e0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %store/vec4 v0x564117d60080_0, 0, 32;
T_99.11 ;
T_99.9 ;
T_99.7 ;
    %load/vec4 v0x564117d60c20_0;
    %load/vec4 v0x564117d60980_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x564117d60340_0, 0, 32;
T_99.3 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x564117d5f9a0;
T_100 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d608e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d60800_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d60b40_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x564117d60980_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x564117d60f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d60b40_0, 0;
    %jmp T_100.3;
T_100.2 ;
    %load/vec4 v0x564117d61000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.4, 8;
    %load/vec4 v0x564117d60b40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x564117d60b40_0, 0;
T_100.4 ;
T_100.3 ;
    %load/vec4 v0x564117d60d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.6, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x564117d60800_0, 0;
    %jmp T_100.7;
T_100.6 ;
    %load/vec4 v0x564117d60dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.8, 8;
    %load/vec4 v0x564117d60800_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x564117d60800_0, 0;
T_100.8 ;
T_100.7 ;
    %load/vec4 v0x564117d60dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.10, 8;
    %load/vec4 v0x564117d60a60_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_100.12, 4;
    %load/vec4 v0x564117d60c20_0;
    %pad/u 16;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x564117d60980_0, 4, 5;
    %jmp T_100.13;
T_100.12 ;
    %load/vec4 v0x564117d60800_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_100.14, 4;
    %load/vec4 v0x564117d60c20_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x564117d60980_0, 4, 5;
    %jmp T_100.15;
T_100.14 ;
    %load/vec4 v0x564117d60800_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_100.16, 4;
    %load/vec4 v0x564117d60c20_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x564117d60980_0, 4, 5;
    %jmp T_100.17;
T_100.16 ;
    %load/vec4 v0x564117d60800_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_100.18, 4;
    %load/vec4 v0x564117d60c20_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x564117d60980_0, 4, 5;
T_100.18 ;
T_100.17 ;
T_100.15 ;
T_100.13 ;
T_100.10 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x564117ae2cf0;
T_101 ;
    %wait E_0x564117af2610;
    %load/vec4 v0x564117d78db0_0;
    %assign/vec4 v0x564117d78e90_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x564117ae2cf0;
T_102 ;
    %wait E_0x564117aeca90;
    %load/vec4 v0x564117d78e90_0;
    %assign/vec4 v0x564117d78f70_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x564117d94670;
T_103 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x564117d98230_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d95bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d95c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d95d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d95e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d98810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d988d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d98990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d98a50_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a700, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a700, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a700, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a700, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a220, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a220, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a220, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a220, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a2c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a2c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a2c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a2c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d98590_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d99b40_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d99fa0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d98cb0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d98d90_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d98e70_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d98f50_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d99440_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d99520_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d99600_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d996e0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d997c0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d998a0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d99980_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d99a60_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d99c20_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d99d00_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d99de0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d99ec0_0, 0, 64;
    %vpi_call 14 174 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, " ns", 32'sb00000000000000000000000000001100 {0 0 0};
    %end;
    .thread T_103;
    .scope S_0x564117d94670;
T_104 ;
    %wait E_0x564117d958d0;
    %load/vec4 v0x564117d976b0_0;
    %store/vec4 v0x564117d9a640_0, 0, 1;
    %load/vec4 v0x564117d97400_0;
    %store/vec4 v0x564117d976b0_0, 0, 1;
    %wait E_0x564117d95890;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d9a640_0, 0, 1;
    %jmp T_104;
    .thread T_104;
    .scope S_0x564117d94670;
T_105 ;
    %wait E_0x564117d95850;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97b90, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97b90, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97b90, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97b90, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97b90, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97b90, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97b90, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97910, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97910, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97910, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97910, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97910, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97910, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97910, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96a40, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96a40, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96a40, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96a40, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96a40, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96a40, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96a40, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96b00, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96b00, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96b00, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96b00, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96b00, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96b00, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96b00, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d95b00, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d95b00, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d95b00, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d95b00, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d95b00, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d95b00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d95b00, 4, 0;
    %load/vec4 v0x564117d984b0_0;
    %store/vec4 v0x564117d983d0_0, 0, 4;
    %load/vec4 v0x564117d98310_0;
    %store/vec4 v0x564117d984b0_0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96180, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97c50, 4, 0;
T_105.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96180, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.2, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97c50, 4, 0;
T_105.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96180, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.4, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %addi 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97c50, 4, 0;
T_105.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96180, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.6, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %addi 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97c50, 4, 0;
T_105.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a2c0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.8, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a160, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a160, 4, 0;
T_105.8 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a2c0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.10, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a160, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a160, 4, 0;
T_105.10 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a2c0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.12, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a160, 4;
    %addi 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a160, 4, 0;
T_105.12 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a2c0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.14, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a160, 4;
    %addi 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a160, 4, 0;
T_105.14 ;
    %load/vec4 v0x564117d98590_0;
    %addi 1, 0, 64;
    %store/vec4 v0x564117d98590_0, 0, 64;
    %load/vec4 v0x564117d960c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.16, 6;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.18, 8;
    %vpi_call 14 253 "$display", "%m : at time %t AREF : Auto Refresh", $time {0 0 0};
T_105.18 ;
    %vpi_func 14 257 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99b40_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_105.20, 5;
    %vpi_call 14 258 "$display", "%m : at time %t ERROR: tRFC violation during Auto Refresh", $time {0 0 0};
T_105.20 ;
    %vpi_func 14 262 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99c20_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_mov 8, 5;
    %vpi_func 14 262 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99d00_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func 14 263 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99de0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func 14 263 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99ec0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
    %jmp/0xz  T_105.22, 5;
    %vpi_call 14 264 "$display", "%m : at time %t ERROR: tRP violation during Auto Refresh", $time {0 0 0};
T_105.22 ;
    %load/vec4 v0x564117d98810_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %load/vec4 v0x564117d988d0_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x564117d98990_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x564117d98a50_0;
    %cmpi/e 0, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_105.24, 6;
    %vpi_call 14 269 "$display", "%m : at time %t ERROR: All banks must be Precharge before Auto Refresh", $time {0 0 0};
T_105.24 ;
    %load/vec4 v0x564117d98590_0;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_105.26, 5;
    %vpi_call 14 274 "$display", "%m : at time %t ERROR: tMRD violation during Auto Refresh", $time {0 0 0};
T_105.26 ;
    %vpi_func 14 278 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d99b40_0, 0, 64;
T_105.16 ;
    %load/vec4 v0x564117d98750_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.28, 6;
    %load/vec4 v0x564117d95fe0_0;
    %store/vec4 v0x564117d98670_0, 0, 11;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.30, 8;
    %vpi_call 14 288 "$display", "%m : at time %t LMR  : Load Mode Register", $time {0 0 0};
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 3, 4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_105.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_105.33, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_105.34, 6;
    %vpi_call 14 294 "$display", "%m :                             CAS Latency      = Reserved" {0 0 0};
    %jmp T_105.36;
T_105.32 ;
    %vpi_call 14 291 "$display", "%m :                             CAS Latency      = 1" {0 0 0};
    %jmp T_105.36;
T_105.33 ;
    %vpi_call 14 292 "$display", "%m :                             CAS Latency      = 2" {0 0 0};
    %jmp T_105.36;
T_105.34 ;
    %vpi_call 14 293 "$display", "%m :                             CAS Latency      = 3" {0 0 0};
    %jmp T_105.36;
T_105.36 ;
    %pop/vec4 1;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_105.37, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_105.38, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_105.39, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_105.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_105.41, 6;
    %vpi_call 14 304 "$display", "%m :                             Burst Length     = Reserved" {0 0 0};
    %jmp T_105.43;
T_105.37 ;
    %vpi_call 14 299 "$display", "%m :                             Burst Length     = 1" {0 0 0};
    %jmp T_105.43;
T_105.38 ;
    %vpi_call 14 300 "$display", "%m :                             Burst Length     = 2" {0 0 0};
    %jmp T_105.43;
T_105.39 ;
    %vpi_call 14 301 "$display", "%m :                             Burst Length     = 4" {0 0 0};
    %jmp T_105.43;
T_105.40 ;
    %vpi_call 14 302 "$display", "%m :                             Burst Length     = 8" {0 0 0};
    %jmp T_105.43;
T_105.41 ;
    %vpi_call 14 303 "$display", "%m :                             Burst Length     = Full" {0 0 0};
    %jmp T_105.43;
T_105.43 ;
    %pop/vec4 1;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_105.44, 6;
    %vpi_call 14 309 "$display", "%m :                             Burst Type       = Sequential" {0 0 0};
    %jmp T_105.45;
T_105.44 ;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.46, 6;
    %vpi_call 14 311 "$display", "%m :                             Burst Type       = Interleaved" {0 0 0};
    %jmp T_105.47;
T_105.46 ;
    %vpi_call 14 313 "$display", "%m :                             Burst Type       = Reserved" {0 0 0};
T_105.47 ;
T_105.45 ;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 9, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_105.48, 6;
    %vpi_call 14 318 "$display", "%m :                             Write Burst Mode = Programmed Burst Length" {0 0 0};
    %jmp T_105.49;
T_105.48 ;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 9, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.50, 6;
    %vpi_call 14 320 "$display", "%m :                             Write Burst Mode = Single Location Access" {0 0 0};
    %jmp T_105.51;
T_105.50 ;
    %vpi_call 14 322 "$display", "%m :                             Write Burst Mode = Reserved" {0 0 0};
T_105.51 ;
T_105.49 ;
T_105.30 ;
    %load/vec4 v0x564117d98810_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117d988d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x564117d98990_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x564117d98a50_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.52, 8;
    %vpi_call 14 328 "$display", "%m : at time %t ERROR: all banks must be Precharge before Load Mode Register", $time {0 0 0};
T_105.52 ;
    %vpi_func 14 332 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99c20_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_mov 8, 5;
    %vpi_func 14 332 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99d00_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func 14 333 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99de0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %vpi_func 14 333 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99ec0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_or 5, 8;
    %jmp/0xz  T_105.54, 5;
    %vpi_call 14 334 "$display", "%m : at time %t ERROR: tRP violation during Load Mode Register", $time {0 0 0};
T_105.54 ;
    %vpi_func 14 338 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99b40_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_105.56, 5;
    %vpi_call 14 339 "$display", "%m : at time %t ERROR: tRFC violation during Load Mode Register", $time {0 0 0};
T_105.56 ;
    %load/vec4 v0x564117d98590_0;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_105.58, 5;
    %vpi_call 14 344 "$display", "%m : at time %t ERROR: tMRD violation during Load Mode Register", $time {0 0 0};
T_105.58 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x564117d98590_0, 0, 64;
T_105.28 ;
    %load/vec4 v0x564117d95f20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.60, 6;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117d95bc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117d95c80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117d95d50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117d95e10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_105.62, 9;
    %vpi_call 14 356 "$display", "%m : at time %t ERROR: Bank already activated -- data can be corrupted", $time {0 0 0};
T_105.62 ;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117d98810_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.64, 8;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.66, 8;
    %vpi_call 14 363 "$display", "%m : at time %t ACT  : Bank = 0 Row = %d", $time, v0x564117d95fe0_0 {0 0 0};
T_105.66 ;
    %vpi_func 14 367 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d997c0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_105.68, 5;
    %vpi_call 14 368 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 0", $time {0 0 0};
T_105.68 ;
    %vpi_func 14 372 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99c20_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_105.70, 5;
    %vpi_call 14 373 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 0", $time {0 0 0};
T_105.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d95bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d98810_0, 0, 1;
    %load/vec4 v0x564117d95fe0_0;
    %store/vec4 v0x564117d96220_0, 0, 11;
    %vpi_func 14 380 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d98cb0_0, 0, 64;
    %vpi_func 14 381 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d997c0_0, 0, 64;
    %vpi_func 14 382 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d99440_0, 0, 64;
T_105.64 ;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d988d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.72, 8;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.74, 8;
    %vpi_call 14 388 "$display", "%m : at time %t ACT  : Bank = 1 Row = %d", $time, v0x564117d95fe0_0 {0 0 0};
T_105.74 ;
    %vpi_func 14 392 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d998a0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_105.76, 5;
    %vpi_call 14 393 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 1", $time {0 0 0};
T_105.76 ;
    %vpi_func 14 397 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99d00_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_105.78, 5;
    %vpi_call 14 398 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 1", $time {0 0 0};
T_105.78 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d95c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d988d0_0, 0, 1;
    %load/vec4 v0x564117d95fe0_0;
    %store/vec4 v0x564117d96300_0, 0, 11;
    %vpi_func 14 405 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d98d90_0, 0, 64;
    %vpi_func 14 406 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d998a0_0, 0, 64;
    %vpi_func 14 407 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d99520_0, 0, 64;
T_105.72 ;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d98990_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.80, 8;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.82, 8;
    %vpi_call 14 413 "$display", "%m : at time %t ACT  : Bank = 2 Row = %d", $time, v0x564117d95fe0_0 {0 0 0};
T_105.82 ;
    %vpi_func 14 417 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99980_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_105.84, 5;
    %vpi_call 14 418 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 2", $time {0 0 0};
T_105.84 ;
    %vpi_func 14 422 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99de0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_105.86, 5;
    %vpi_call 14 423 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 2", $time {0 0 0};
T_105.86 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d95d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d98990_0, 0, 1;
    %load/vec4 v0x564117d95fe0_0;
    %store/vec4 v0x564117d963e0_0, 0, 11;
    %vpi_func 14 430 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d98e70_0, 0, 64;
    %vpi_func 14 431 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d99980_0, 0, 64;
    %vpi_func 14 432 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d99600_0, 0, 64;
T_105.80 ;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d98a50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.88, 8;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.90, 8;
    %vpi_call 14 438 "$display", "%m : at time %t ACT  : Bank = 3 Row = %d", $time, v0x564117d95fe0_0 {0 0 0};
T_105.90 ;
    %vpi_func 14 442 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99a60_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_105.92, 5;
    %vpi_call 14 443 "$display", "%m : at time %t ERROR: tRC violation during Activate bank 3", $time {0 0 0};
T_105.92 ;
    %vpi_func 14 447 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99ec0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %jmp/0xz  T_105.94, 5;
    %vpi_call 14 448 "$display", "%m : at time %t ERROR: tRP violation during Activate bank 3", $time {0 0 0};
T_105.94 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d95e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d98a50_0, 0, 1;
    %load/vec4 v0x564117d95fe0_0;
    %store/vec4 v0x564117d964c0_0, 0, 11;
    %vpi_func 14 455 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d98f50_0, 0, 64;
    %vpi_func 14 456 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d99a60_0, 0, 64;
    %vpi_func 14 457 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d996e0_0, 0, 64;
T_105.88 ;
    %load/vec4 v0x564117d98bd0_0;
    %load/vec4 v0x564117d965a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %vpi_func 14 461 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99fa0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.96, 8;
    %vpi_call 14 462 "$display", "%m : at time %t ERROR: tRRD violation during Activate bank = %d", $time, v0x564117d965a0_0 {0 0 0};
T_105.96 ;
    %vpi_func 14 466 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99b40_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 2013265920, 4071; load=60.0000
    %cmp/wr;
    %jmp/0xz  T_105.98, 5;
    %vpi_call 14 467 "$display", "%m : at time %t ERROR: tRFC violation during Activate bank = %d", $time, v0x564117d965a0_0 {0 0 0};
T_105.98 ;
    %load/vec4 v0x564117d98590_0;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_105.100, 5;
    %vpi_call 14 472 "$display", "%m : at time %t ERROR: tMRD violation during Activate bank = %d", $time, v0x564117d965a0_0 {0 0 0};
T_105.100 ;
    %vpi_func 14 476 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d99fa0_0, 0, 64;
    %load/vec4 v0x564117d965a0_0;
    %store/vec4 v0x564117d98bd0_0, 0, 2;
T_105.60 ;
    %load/vec4 v0x564117d98b10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.102, 4;
    %vpi_func 14 483 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d98590_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1073741824, 4067; load=2.00000
    %cmp/wr;
    %jmp/0xz  T_105.104, 5;
    %vpi_call 14 484 "$display", "%m : at time %t ERROR: tMRD violaiton during Precharge", $time {0 0 0};
T_105.104 ;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %or;
    %load/vec4 v0x564117d95bc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.106, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d95bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d98810_0, 0, 1;
    %vpi_func 14 491 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d99c20_0, 0, 64;
    %vpi_func 14 494 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d98cb0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_105.108, 5;
    %vpi_call 14 495 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_105.108 ;
    %vpi_func 14 499 "$time" 64 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a700, 4;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_105.110, 5;
    %vpi_call 14 500 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_105.110 ;
T_105.106 ;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %or;
    %load/vec4 v0x564117d95c80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.112, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d95c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d988d0_0, 0, 1;
    %vpi_func 14 508 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d99d00_0, 0, 64;
    %vpi_func 14 511 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d98d90_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_105.114, 5;
    %vpi_call 14 512 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_105.114 ;
    %vpi_func 14 516 "$time" 64 {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a700, 4;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_105.116, 5;
    %vpi_call 14 517 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_105.116 ;
T_105.112 ;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %or;
    %load/vec4 v0x564117d95d50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.118, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d95d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d98990_0, 0, 1;
    %vpi_func 14 525 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d99de0_0, 0, 64;
    %vpi_func 14 528 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d98e70_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_105.120, 5;
    %vpi_call 14 529 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_105.120 ;
    %vpi_func 14 533 "$time" 64 {0 0 0};
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a700, 4;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_105.122, 5;
    %vpi_call 14 534 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_105.122 ;
T_105.118 ;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %or;
    %load/vec4 v0x564117d95e10_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.124, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d95e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d98a50_0, 0, 1;
    %vpi_func 14 542 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d99ec0_0, 0, 64;
    %vpi_func 14 545 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d98f50_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1409286144, 4071; load=42.0000
    %cmp/wr;
    %jmp/0xz  T_105.126, 5;
    %vpi_call 14 546 "$display", "%m : at time %t ERROR: tRAS violation during Precharge", $time {0 0 0};
T_105.126 ;
    %vpi_func 14 550 "$time" 64 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a700, 4;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1610612736, 4069; load=12.0000
    %cmp/wr;
    %jmp/0xz  T_105.128, 5;
    %vpi_call 14 551 "$display", "%m : at time %t ERROR: tWR violation during Precharge", $time {0 0 0};
T_105.128 ;
T_105.124 ;
    %load/vec4 v0x564117d97db0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117d96660_0;
    %load/vec4 v0x564117d965a0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 10, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.130, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97db0_0, 0, 1;
T_105.130 ;
    %load/vec4 v0x564117d972a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.132, 6;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97b90, 4, 0;
    %load/vec4 v0x564117d965a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96b00, 4, 0;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d95b00, 4, 0;
    %jmp T_105.133;
T_105.132 ;
    %load/vec4 v0x564117d971e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.134, 6;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97b90, 4, 0;
    %load/vec4 v0x564117d965a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96b00, 4, 0;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d95b00, 4, 0;
    %jmp T_105.135;
T_105.134 ;
    %load/vec4 v0x564117d97120_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.136, 6;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97b90, 4, 0;
    %load/vec4 v0x564117d965a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96b00, 4, 0;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d95b00, 4, 0;
T_105.136 ;
T_105.135 ;
T_105.133 ;
T_105.102 ;
    %load/vec4 v0x564117d97060_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.138, 6;
    %load/vec4 v0x564117d97db0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.140, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97db0_0, 0, 1;
T_105.140 ;
    %load/vec4 v0x564117d972a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.142, 6;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97b90, 4, 0;
    %jmp T_105.143;
T_105.142 ;
    %load/vec4 v0x564117d971e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.144, 4;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97b90, 4, 0;
    %jmp T_105.145;
T_105.144 ;
    %load/vec4 v0x564117d97120_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.146, 4;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97b90, 4, 0;
T_105.146 ;
T_105.145 ;
T_105.143 ;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.148, 8;
    %vpi_call 14 594 "$display", "%m : at time %t BST  : Burst Terminate", $time {0 0 0};
T_105.148 ;
T_105.138 ;
    %load/vec4 v0x564117d9a400_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.150, 6;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d98810_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d988d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d98990_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d98a50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_105.152, 9;
    %vpi_call 14 603 "$display", "%m : at time %t ERROR: Bank is not Activated for Read", $time {0 0 0};
T_105.152 ;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 14 607 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99440_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 14 608 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99520_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 14 609 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99600_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 14 610 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d996e0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_105.154, 9;
    %vpi_call 14 611 "$display", "%m : at time %t ERROR: tRCD violation during Read", $time {0 0 0};
T_105.154 ;
    %load/vec4 v0x564117d972a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.156, 4;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97b90, 4, 0;
    %load/vec4 v0x564117d95fe0_0;
    %pad/u 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97910, 4, 0;
    %load/vec4 v0x564117d965a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96a40, 4, 0;
    %jmp T_105.157;
T_105.156 ;
    %load/vec4 v0x564117d971e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.158, 4;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97b90, 4, 0;
    %load/vec4 v0x564117d95fe0_0;
    %pad/u 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97910, 4, 0;
    %load/vec4 v0x564117d965a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96a40, 4, 0;
    %jmp T_105.159;
T_105.158 ;
    %load/vec4 v0x564117d97120_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.160, 4;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97b90, 4, 0;
    %load/vec4 v0x564117d95fe0_0;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97910, 4, 0;
    %load/vec4 v0x564117d965a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96a40, 4, 0;
T_105.160 ;
T_105.159 ;
T_105.157 ;
    %load/vec4 v0x564117d97db0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.162, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97db0_0, 0, 1;
    %load/vec4 v0x564117d9a080_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564117d96180, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d9a080_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564117d9a9e0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.164, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117d9a080_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117d9a2c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x564117d9a080_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117d9a160, 4, 0;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.166, 8;
    %vpi_call 14 640 "$display", "%m : at time %t NOTE : Read interrupt Write with Autoprecharge", $time {0 0 0};
T_105.166 ;
T_105.164 ;
T_105.162 ;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.168, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117d965a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117d96180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x564117d965a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117d97c50, 4, 0;
    %load/vec4 v0x564117d965a0_0;
    %store/vec4 v0x564117d9a080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117d965a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117d9a4c0, 4, 0;
T_105.168 ;
T_105.150 ;
    %load/vec4 v0x564117d9a920_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.170, 4;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d98810_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d988d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d98990_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d98a50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_105.172, 9;
    %vpi_call 14 659 "$display", "%m : at time %t ERROR: Bank is not Activated for Write", $time {0 0 0};
T_105.172 ;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 14 663 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99440_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 14 664 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99520_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 14 665 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d99600_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x564117d965a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 14 666 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d996e0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1207959552, 4070; load=18.0000
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_105.174, 9;
    %vpi_call 14 667 "$display", "%m : at time %t ERROR: tRCD violation during Read", $time {0 0 0};
T_105.174 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97b90, 4, 0;
    %load/vec4 v0x564117d95fe0_0;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d97910, 4, 0;
    %load/vec4 v0x564117d965a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96a40, 4, 0;
    %load/vec4 v0x564117d97db0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.176, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97db0_0, 0, 1;
    %load/vec4 v0x564117d9a080_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564117d96180, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d9a080_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564117d9a9e0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.178, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117d9a080_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117d9a2c0, 4, 0;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.180, 8;
    %vpi_call 14 685 "$display", "%m : at time %t NOTE : Read Bank %d interrupt Write Bank %d with Autoprecharge", $time, v0x564117d965a0_0, v0x564117d9a080_0 {0 0 0};
T_105.180 ;
T_105.178 ;
T_105.176 ;
    %load/vec4 v0x564117d97e70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.182, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97e70_0, 0, 1;
    %load/vec4 v0x564117d9a080_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564117d96180, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d9a080_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x564117d9a4c0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.184, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117d9a080_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117d9a220, 4, 0;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.186, 8;
    %vpi_call 14 700 "$display", "%m : at time %t NOTE : Write Bank %d interrupt Read Bank %d with Autoprecharge", $time, v0x564117d965a0_0, v0x564117d9a080_0 {0 0 0};
T_105.186 ;
T_105.184 ;
T_105.182 ;
    %load/vec4 v0x564117d95fe0_0;
    %parti/s 1, 10, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.188, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117d965a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117d96180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x564117d965a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117d97c50, 4, 0;
    %load/vec4 v0x564117d965a0_0;
    %store/vec4 v0x564117d9a080_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x564117d965a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117d9a9e0, 4, 0;
T_105.188 ;
T_105.170 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96180, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a9e0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.190, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 14 725 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d98cb0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117d96ca0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d9a860_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117d96d60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117d96e20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117d96ee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a2c0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a160, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_105.192, 9;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96180, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a9e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a2c0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d98810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d95bc0_0, 0, 1;
    %vpi_func 14 736 "$time" 64 {0 0 0};
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x564117d99c20_0, 0, 64;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.194, 8;
    %vpi_call 14 738 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 0", $time {0 0 0};
T_105.194 ;
T_105.192 ;
T_105.190 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96180, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a9e0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.196, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 14 743 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d98d90_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117d96ca0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d9a860_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117d96d60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117d96e20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117d96ee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a2c0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a160, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_105.198, 9;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96180, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a9e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a2c0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d988d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d95c80_0, 0, 1;
    %vpi_func 14 754 "$time" 64 {0 0 0};
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x564117d99d00_0, 0, 64;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.200, 8;
    %vpi_call 14 756 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 1", $time {0 0 0};
T_105.200 ;
T_105.198 ;
T_105.196 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96180, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a9e0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.202, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 14 761 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d98e70_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117d96ca0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d9a860_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117d96d60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117d96e20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117d96ee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a2c0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a160, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_105.204, 9;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96180, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a9e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a2c0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d98990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d95d50_0, 0, 1;
    %vpi_func 14 772 "$time" 64 {0 0 0};
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x564117d99de0_0, 0, 64;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.206, 8;
    %vpi_call 14 774 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 2", $time {0 0 0};
T_105.206 ;
T_105.204 ;
T_105.202 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96180, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a9e0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.208, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 14 779 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d98f50_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117d96ca0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564117d9a860_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117d96d60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117d96e20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117d96ee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a2c0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a160, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_105.210, 9;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96180, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a9e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a2c0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d98a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d95e10_0, 0, 1;
    %vpi_func 14 790 "$time" 64 {0 0 0};
    %ix/vec4 4;
    %cvt/ru 4;
    %pushi/real 1610612736, 4068; load=6.00000
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x564117d99ec0_0, 0, 64;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.212, 8;
    %vpi_call 14 792 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 3", $time {0 0 0};
T_105.212 ;
T_105.210 ;
T_105.208 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96180, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a4c0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.214, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 14 803 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d98cb0_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117d96ca0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117d96d60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117d96e20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117d96ee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a220, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_105.216, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d98810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d95bc0_0, 0, 1;
    %vpi_func 14 811 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d99c20_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96180, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a4c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a220, 4, 0;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.218, 8;
    %vpi_call 14 816 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 0", $time {0 0 0};
T_105.218 ;
T_105.216 ;
T_105.214 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96180, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a4c0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.220, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 14 821 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d98d90_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117d96ca0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117d96d60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117d96e20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117d96ee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a220, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_105.222, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d988d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d95c80_0, 0, 1;
    %vpi_func 14 829 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d99d00_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96180, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a4c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a220, 4, 0;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.224, 8;
    %vpi_call 14 834 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 1", $time {0 0 0};
T_105.224 ;
T_105.222 ;
T_105.220 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96180, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a4c0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.226, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 14 839 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d98e70_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117d96ca0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117d96d60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117d96e20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117d96ee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a220, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_105.228, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d98990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d95d50_0, 0, 1;
    %vpi_func 14 847 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d99de0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96180, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a4c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a220, 4, 0;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.230, 8;
    %vpi_call 14 852 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 2", $time {0 0 0};
T_105.230 ;
T_105.228 ;
T_105.226 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96180, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a4c0, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.232, 8;
    %pushi/real 1409286144, 4071; load=42.0000
    %vpi_func 14 857 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d98f50_0;
    %sub;
    %ix/vec4 4;
    %cvt/ru 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x564117d96ca0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x564117d96d60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117d96e20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %load/vec4 v0x564117d96ee0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97c50, 4;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %or;
    %and;
    %flag_set/vec4 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d9a220, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_105.234, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d98a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d95e10_0, 0, 1;
    %vpi_func 14 865 "$time" 64 {0 0 0};
    %store/vec4 v0x564117d99ec0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d96180, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a4c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564117d9a220, 4, 0;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.236, 8;
    %vpi_call 14 870 "$display", "%m : at time %t NOTE : Start Internal Auto Precharge for Bank 3", $time {0 0 0};
T_105.236 ;
T_105.234 ;
T_105.232 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97b90, 4;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_105.238, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96b00, 4;
    %load/vec4 v0x564117d96660_0;
    %cmp/e;
    %flag_mov 8, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d95b00, 4;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_105.240, 4;
    %load/vec4 v0x564117d97e70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.242, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97e70_0, 0, 1;
T_105.242 ;
T_105.240 ;
    %jmp T_105.239;
T_105.238 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97b90, 4;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_105.244, 4;
    %load/vec4 v0x564117d97e70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.246, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97e70_0, 0, 1;
T_105.246 ;
T_105.244 ;
T_105.239 ;
    %load/vec4 v0x564117d97e70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_105.248, 4;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v0x564117d98230_0, 2500;
T_105.248 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97b90, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_105.250, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96a40, 4;
    %store/vec4 v0x564117d96660_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97910, 4;
    %store/vec4 v0x564117d97830_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97910, 4;
    %store/vec4 v0x564117d979d0_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96a40, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_105.252, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_105.253, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_105.254, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_105.255, 6;
    %jmp T_105.256;
T_105.252 ;
    %load/vec4 v0x564117d96220_0;
    %store/vec4 v0x564117d9a560_0, 0, 11;
    %jmp T_105.256;
T_105.253 ;
    %load/vec4 v0x564117d96300_0;
    %store/vec4 v0x564117d9a560_0, 0, 11;
    %jmp T_105.256;
T_105.254 ;
    %load/vec4 v0x564117d963e0_0;
    %store/vec4 v0x564117d9a560_0, 0, 11;
    %jmp T_105.256;
T_105.255 ;
    %load/vec4 v0x564117d964c0_0;
    %store/vec4 v0x564117d9a560_0, 0, 11;
    %jmp T_105.256;
T_105.256 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564117d96bc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d97e70_0, 0, 1;
    %jmp T_105.251;
T_105.250 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97b90, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_105.257, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96a40, 4;
    %store/vec4 v0x564117d96660_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97910, 4;
    %store/vec4 v0x564117d97830_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d97910, 4;
    %store/vec4 v0x564117d979d0_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x564117d96a40, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_105.259, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_105.260, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_105.261, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_105.262, 6;
    %jmp T_105.263;
T_105.259 ;
    %load/vec4 v0x564117d96220_0;
    %store/vec4 v0x564117d9a560_0, 0, 11;
    %jmp T_105.263;
T_105.260 ;
    %load/vec4 v0x564117d96300_0;
    %store/vec4 v0x564117d9a560_0, 0, 11;
    %jmp T_105.263;
T_105.261 ;
    %load/vec4 v0x564117d963e0_0;
    %store/vec4 v0x564117d9a560_0, 0, 11;
    %jmp T_105.263;
T_105.262 ;
    %load/vec4 v0x564117d964c0_0;
    %store/vec4 v0x564117d9a560_0, 0, 11;
    %jmp T_105.263;
T_105.263 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564117d96bc0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564117d97db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117d97e70_0, 0, 1;
T_105.257 ;
T_105.251 ;
    %load/vec4 v0x564117d97db0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.264, 4;
    %load/vec4 v0x564117d96660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_105.266, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_105.267, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_105.268, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_105.269, 6;
    %jmp T_105.270;
T_105.266 ;
    %load/vec4 v0x564117d9a560_0;
    %load/vec4 v0x564117d97830_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x564117d96740, 4;
    %store/vec4 v0x564117d98150_0, 0, 32;
    %jmp T_105.270;
T_105.267 ;
    %load/vec4 v0x564117d9a560_0;
    %load/vec4 v0x564117d97830_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x564117d96800, 4;
    %store/vec4 v0x564117d98150_0, 0, 32;
    %jmp T_105.270;
T_105.268 ;
    %load/vec4 v0x564117d9a560_0;
    %load/vec4 v0x564117d97830_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x564117d968c0, 4;
    %store/vec4 v0x564117d98150_0, 0, 32;
    %jmp T_105.270;
T_105.269 ;
    %load/vec4 v0x564117d9a560_0;
    %load/vec4 v0x564117d97830_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x564117d96980, 4;
    %store/vec4 v0x564117d98150_0, 0, 32;
    %jmp T_105.270;
T_105.270 ;
    %pop/vec4 1;
    %load/vec4 v0x564117d98310_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_105.271, 4;
    %load/vec4 v0x564117d97ff0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d98150_0, 4, 8;
T_105.271 ;
    %load/vec4 v0x564117d98310_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_105.273, 4;
    %load/vec4 v0x564117d97ff0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d98150_0, 4, 8;
T_105.273 ;
    %load/vec4 v0x564117d98310_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_105.275, 4;
    %load/vec4 v0x564117d97ff0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d98150_0, 4, 8;
T_105.275 ;
    %load/vec4 v0x564117d98310_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_105.277, 4;
    %load/vec4 v0x564117d97ff0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d98150_0, 4, 8;
T_105.277 ;
    %load/vec4 v0x564117d96660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_105.279, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_105.280, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_105.281, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_105.282, 6;
    %jmp T_105.283;
T_105.279 ;
    %load/vec4 v0x564117d98150_0;
    %load/vec4 v0x564117d9a560_0;
    %load/vec4 v0x564117d97830_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x564117d96740, 4, 0;
    %jmp T_105.283;
T_105.280 ;
    %load/vec4 v0x564117d98150_0;
    %load/vec4 v0x564117d9a560_0;
    %load/vec4 v0x564117d97830_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x564117d96800, 4, 0;
    %jmp T_105.283;
T_105.281 ;
    %load/vec4 v0x564117d98150_0;
    %load/vec4 v0x564117d9a560_0;
    %load/vec4 v0x564117d97830_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x564117d968c0, 4, 0;
    %jmp T_105.283;
T_105.282 ;
    %load/vec4 v0x564117d98150_0;
    %load/vec4 v0x564117d9a560_0;
    %load/vec4 v0x564117d97830_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %store/vec4a v0x564117d96980, 4, 0;
    %jmp T_105.283;
T_105.283 ;
    %pop/vec4 1;
    %load/vec4 v0x564117d98310_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_105.284, 6;
    %vpi_func 14 956 "$time" 64 {0 0 0};
    %load/vec4 v0x564117d96660_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x564117d9a700, 4, 0;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.286, 8;
    %vpi_call 14 959 "$display", "%m : at time %t WRITE: Bank = %d Row = %d, Col = %d, Data = %h", $time, v0x564117d96660_0, v0x564117d9a560_0, v0x564117d97830_0, v0x564117d98150_0 {0 0 0};
T_105.286 ;
    %jmp T_105.285;
T_105.284 ;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.288, 8;
    %vpi_call 14 963 "$display", "%m : at time %t WRITE: Bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM", $time, v0x564117d96660_0, v0x564117d9a560_0, v0x564117d97830_0 {0 0 0};
T_105.288 ;
T_105.285 ;
    %delay 5500, 0;
    %fork TD_tb.u_sdram32.Burst_decode, S_0x564117d95910;
    %join;
    %jmp T_105.265;
T_105.264 ;
    %load/vec4 v0x564117d97e70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.290, 4;
    %load/vec4 v0x564117d96660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_105.292, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_105.293, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_105.294, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_105.295, 6;
    %jmp T_105.296;
T_105.292 ;
    %load/vec4 v0x564117d9a560_0;
    %load/vec4 v0x564117d97830_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x564117d96740, 4;
    %store/vec4 v0x564117d98150_0, 0, 32;
    %jmp T_105.296;
T_105.293 ;
    %load/vec4 v0x564117d9a560_0;
    %load/vec4 v0x564117d97830_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x564117d96800, 4;
    %store/vec4 v0x564117d98150_0, 0, 32;
    %jmp T_105.296;
T_105.294 ;
    %load/vec4 v0x564117d9a560_0;
    %load/vec4 v0x564117d97830_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x564117d968c0, 4;
    %store/vec4 v0x564117d98150_0, 0, 32;
    %jmp T_105.296;
T_105.295 ;
    %load/vec4 v0x564117d9a560_0;
    %load/vec4 v0x564117d97830_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 21;
    %ix/vec4 4;
    %load/vec4a v0x564117d96980, 4;
    %store/vec4 v0x564117d98150_0, 0, 32;
    %jmp T_105.296;
T_105.296 ;
    %pop/vec4 1;
    %load/vec4 v0x564117d983d0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.297, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d98150_0, 4, 8;
T_105.297 ;
    %load/vec4 v0x564117d983d0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.299, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d98150_0, 4, 8;
T_105.299 ;
    %load/vec4 v0x564117d983d0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.301, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d98150_0, 4, 8;
T_105.301 ;
    %load/vec4 v0x564117d983d0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_105.303, 4;
    %pushi/vec4 0, 255, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x564117d98150_0, 4, 8;
T_105.303 ;
    %load/vec4 v0x564117d983d0_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_105.305, 6;
    %load/vec4 v0x564117d98150_0;
    %store/vec4 v0x564117d9d750_0, 0, 32;
    %pushi/vec4 5500, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x564117d9d750_0;
    %store/vec4 v0x564117d98230_0, 0, 32;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.307, 8;
    %vpi_call 14 997 "$display", "%m : at time %t READ : Bank = %d Row = %d, Col = %d, Data = %h", $time, v0x564117d96660_0, v0x564117d9a560_0, v0x564117d97830_0, v0x564117d98230_0 {0 0 0};
T_105.307 ;
    %jmp T_105.306;
T_105.305 ;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x564117d9d830_0, 0, 32;
    %pushi/vec4 5500, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x564117d9d830_0;
    %store/vec4 v0x564117d98230_0, 0, 32;
    %load/vec4 v0x564117d97f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.309, 8;
    %vpi_call 14 1002 "$display", "%m : at time %t READ : Bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM", $time, v0x564117d96660_0, v0x564117d9a560_0, v0x564117d97830_0 {0 0 0};
T_105.309 ;
T_105.306 ;
    %fork TD_tb.u_sdram32.Burst_decode, S_0x564117d95910;
    %join;
T_105.290 ;
T_105.265 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x564117cce6c0;
T_106 ;
    %vpi_call 4 57 "$dumpfile", "verilog.vcd" {0 0 0};
    %vpi_call 4 58 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 4 59 "$display", "[DUT]: Starting..." {0 0 0};
    %vpi_call 4 60 "$sc_tb" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117da11f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564117da0ed0_0, 0, 1;
    %end;
    .thread T_106;
    .scope S_0x564117cce6c0;
T_107 ;
    %delay 5000, 0;
    %load/vec4 v0x564117da11f0_0;
    %inv;
    %store/vec4 v0x564117da11f0_0, 0, 1;
    %jmp T_107;
    .thread T_107;
    .scope S_0x564117cce6c0;
T_108 ;
    %delay 10000, 0;
    %load/vec4 v0x564117da0ed0_0;
    %inv;
    %store/vec4 v0x564117da0ed0_0, 0, 1;
    %jmp T_108;
    .thread T_108;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "../rtl/model/IS42VM16400K.V";
    "../rtl/model/mt48lc8m8a2.v";
    "tb.v";
    "../rtl/top/sdrc_top.v";
    "../rtl/core/sdrc_core.v";
    "../rtl/core/sdrc_bank_ctl.v";
    "../rtl/core/sdrc_bank_fsm.v";
    "../rtl/core/sdrc_bs_convert.v";
    "../rtl/core/sdrc_req_gen.v";
    "../rtl/core/sdrc_xfr_ctl.v";
    "../rtl/wb2sdrc/wb2sdrc.v";
    "../rtl/lib/async_fifo.v";
    "../rtl/model/mt48lc2m32b2.v";
