[2025-09-18 06:30:45] START suite=qualcomm_srv trace=srv771_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv771_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2787134 heartbeat IPC: 3.588 cumulative IPC: 3.588 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5208659 cumulative IPC: 3.84 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5208659 cumulative IPC: 3.84 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 5208660 heartbeat IPC: 4.13 cumulative IPC: 5 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 16516781 heartbeat IPC: 0.8843 cumulative IPC: 0.8843 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 28064858 heartbeat IPC: 0.8659 cumulative IPC: 0.875 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 50000016 cycles: 40037936 heartbeat IPC: 0.8352 cumulative IPC: 0.8613 (Simulation time: 00 hr 05 min 00 sec)
Heartbeat CPU 0 instructions: 60000020 cycles: 51172253 heartbeat IPC: 0.8981 cumulative IPC: 0.8703 (Simulation time: 00 hr 06 min 23 sec)
Heartbeat CPU 0 instructions: 70000024 cycles: 63187368 heartbeat IPC: 0.8323 cumulative IPC: 0.8624 (Simulation time: 00 hr 07 min 49 sec)
Heartbeat CPU 0 instructions: 80000026 cycles: 74518433 heartbeat IPC: 0.8825 cumulative IPC: 0.8657 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 90000027 cycles: 86130166 heartbeat IPC: 0.8612 cumulative IPC: 0.865 (Simulation time: 00 hr 10 min 23 sec)
Heartbeat CPU 0 instructions: 100000027 cycles: 97669154 heartbeat IPC: 0.8666 cumulative IPC: 0.8652 (Simulation time: 00 hr 11 min 39 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv771_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000031 cycles: 108890736 heartbeat IPC: 0.8911 cumulative IPC: 0.868 (Simulation time: 00 hr 12 min 55 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 115041404 cumulative IPC: 0.8693 (Simulation time: 00 hr 14 min 18 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 115041404 cumulative IPC: 0.8693 (Simulation time: 00 hr 14 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv771_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8693 instructions: 100000002 cycles: 115041404
CPU 0 Branch Prediction Accuracy: 92.56% MPKI: 13.45 Average ROB Occupancy at Mispredict: 31.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.4186
BRANCH_INDIRECT: 0.3559
BRANCH_CONDITIONAL: 11.13
BRANCH_DIRECT_CALL: 0.7435
BRANCH_INDIRECT_CALL: 0.2092
BRANCH_RETURN: 0.588


====Backend Stall Breakdown====
ROB_STALL: 1156252
LQ_STALL: 0
SQ_STALL: 226838


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 128.28036
REPLAY_LOAD: 77.132645
NON_REPLAY_LOAD: 12.165849

== Total ==
ADDR_TRANS: 171126
REPLAY_LOAD: 179102
NON_REPLAY_LOAD: 806024

== Counts ==
ADDR_TRANS: 1334
REPLAY_LOAD: 2322
NON_REPLAY_LOAD: 66253

cpu0->cpu0_STLB TOTAL        ACCESS:    1600595 HIT:    1375786 MISS:     224809 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1600595 HIT:    1375786 MISS:     224809 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 117 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5018603 HIT:    2501413 MISS:    2517190 MSHR_MERGE:      32160
cpu0->cpu0_L2C LOAD         ACCESS:    3728959 HIT:    1810865 MISS:    1918094 MSHR_MERGE:       4361
cpu0->cpu0_L2C RFO          ACCESS:     183882 HIT:      76752 MISS:     107130 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     121709 HIT:      35793 MISS:      85916 MSHR_MERGE:      27799
cpu0->cpu0_L2C WRITE        ACCESS:     530531 HIT:     527226 MISS:       3305 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     453522 HIT:      50777 MISS:     402745 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      73785 ISSUED:      73314 USEFUL:      14633 USELESS:      11989
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.25 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14121079 HIT:   10609464 MISS:    3511615 MSHR_MERGE:     914644
cpu0->cpu0_L1I LOAD         ACCESS:   14121079 HIT:   10609464 MISS:    3511615 MSHR_MERGE:     914644
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 26.92 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25398098 HIT:   22920804 MISS:    2477294 MSHR_MERGE:     659433
cpu0->cpu0_L1D LOAD         ACCESS:   14739585 HIT:   13262843 MISS:    1476742 MSHR_MERGE:     344745
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     169697 HIT:     105264 MISS:      64433 MSHR_MERGE:      15975
cpu0->cpu0_L1D WRITE        ACCESS:    9986576 HIT:    9507648 MISS:     478928 MSHR_MERGE:     295044
cpu0->cpu0_L1D TRANSLATION  ACCESS:     502240 HIT:      45049 MISS:     457191 MSHR_MERGE:       3669
cpu0->cpu0_L1D PREFETCH REQUESTED:     187984 ISSUED:     169697 USEFUL:      20999 USELESS:      22233
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 39.49 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11602076 HIT:   10804990 MISS:     797086 MSHR_MERGE:     410875
cpu0->cpu0_ITLB LOAD         ACCESS:   11602076 HIT:   10804990 MISS:     797086 MSHR_MERGE:     410875
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 28.28 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23649460 HIT:   22027038 MISS:    1622422 MSHR_MERGE:     408037
cpu0->cpu0_DTLB LOAD         ACCESS:   23649460 HIT:   22027038 MISS:    1622422 MSHR_MERGE:     408037
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 18.76 cycles
cpu0->LLC TOTAL        ACCESS:    2800533 HIT:    2576406 MISS:     224127 MSHR_MERGE:          6
cpu0->LLC LOAD         ACCESS:    1913732 HIT:    1780953 MISS:     132779 MSHR_MERGE:          5
cpu0->LLC RFO          ACCESS:     107130 HIT:      83197 MISS:      23933 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      58117 HIT:      36756 MISS:      21361 MSHR_MERGE:          1
cpu0->LLC WRITE        ACCESS:     318809 HIT:     318577 MISS:        232 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     402745 HIT:     356923 MISS:      45822 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 89.15 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3145
  ROW_BUFFER_MISS:     220742
  AVG DBUS CONGESTED CYCLE: 6.78
Channel 0 WQ ROW_BUFFER_HIT:      14113
  ROW_BUFFER_MISS:      97502
  FULL:          0
Channel 0 REFRESHES ISSUED:       9586

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       886288       224873       155257         7568
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          717         7862        56664         5408
  STLB miss resolved @ L2C                0         1334        12746        45379         4063
  STLB miss resolved @ LLC                0         1349        29127       189027        11647
  STLB miss resolved @ MEM                0          171         5672        32214        11967

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             101794        16125       303512       144245         3045
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          109         2376        23113         1075
  STLB miss resolved @ L2C                0          141         4085        12285          331
  STLB miss resolved @ LLC                0          284        12461       136865         4274
  STLB miss resolved @ MEM                0           68         3059        21230         2699
[2025-09-18 06:45:03] END   suite=qualcomm_srv trace=srv771_ap (rc=0)
