#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Jun 21 11:23:45 2018
# Process ID: 7712
# Current directory: C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1
# Command line: vivado.exe -log ADC_DAC_range_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ADC_DAC_range_test.tcl
# Log file: C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/ADC_DAC_range_test.vds
# Journal file: C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ADC_DAC_range_test.tcl -notrace
Command: synth_design -top ADC_DAC_range_test -part xc7a50tfgg484-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4592 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.387 ; gain = 98.566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ADC_DAC_range_test' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/new/ADC_DAC_range_test.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:27288]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (2#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:27288]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/.Xil/Vivado-7712-DESKTOP-EPHBFNF/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/.Xil/Vivado-7712-DESKTOP-EPHBFNF/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/debounce.v:23]
	Parameter DELAY bound to: 24'b000000000000001111101000 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (4#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADC' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/ADC.v:27]
INFO: [Synth 8-6157] synthesizing module 'sync_reg' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/sync_reg.v:23]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/sync_reg.v:34]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/sync_reg.v:35]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/sync_reg.v:36]
INFO: [Synth 8-6155] done synthesizing module 'sync_reg' (5#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/sync_reg.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/ADC.v:77]
INFO: [Synth 8-6155] done synthesizing module 'ADC' (6#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/ADC.v:27]
INFO: [Synth 8-6157] synthesizing module 'DAC' [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/DAC.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/DAC.v:43]
INFO: [Synth 8-6155] done synthesizing module 'DAC' (7#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/DAC.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ADC_DAC_range_test' (8#1) [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/new/ADC_DAC_range_test.v:23]
WARNING: [Synth 8-3917] design ADC_DAC_range_test has port hi_muxsel driven by constant 0
WARNING: [Synth 8-3917] design ADC_DAC_range_test has port cnv_n driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 498.695 ; gain = 152.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 498.695 ; gain = 152.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 498.695 ; gain = 152.875
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a50tfgg484-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [c:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc]
WARNING: [Vivado 12-584] No ports matched 'hi_in[0]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'hi_in[1]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'hi_in[2]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'hi_in[3]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'hi_in[4]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'hi_in[5]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'hi_in[6]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'hi_in[7]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'hi_in[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'hi_in[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'hi_out[0]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'hi_out[1]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'hi_out[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[0]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[1]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[2]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[3]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[4]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[5]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[6]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[7]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[8]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[9]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[10]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[11]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[12]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[13]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[14]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[15]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'hi_aa'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'hi_aa'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'hi_in[0]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:59]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:61]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:61]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:62]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:63]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:65]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'hi_in[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:65]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:66]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'hi_in[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'hi_in[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:67]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:69]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'hi_out[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:69]
WARNING: [Vivado 12-627] No clocks matched 'okHostClk'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:71]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'hi_inout[*]'. [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc:71]
Finished Parsing XDC File [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ADC_DAC_range_test_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/constrs_1/new/DAC_range_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ADC_DAC_range_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ADC_DAC_range_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 831.445 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 831.445 ; gain = 485.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tfgg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 831.445 ; gain = 485.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for clk_wiz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 831.445 ; gain = 485.625
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ADC'
INFO: [Synth 8-5544] ROM "fdata" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DAC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ADC'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE0 |                               01 |                              001
                 iSTATE1 |                               10 |                              010
                 iSTATE2 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DAC'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 831.445 ; gain = 485.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADC_DAC_range_test 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module sync_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
Module ADC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module DAC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element adc/sync/sync_out_dcop2_reg was removed.  [C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sources_1/imports/Research/ADC_DAC/ADC_DAC.srcs/sources_1/new/sync_reg.v:41]
WARNING: [Synth 8-3917] design ADC_DAC_range_test has port hi_muxsel driven by constant 0
WARNING: [Synth 8-3917] design ADC_DAC_range_test has port cnv_n driven by constant 0
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\adc/tl_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\adc/tp_reg )
WARNING: [Synth 8-3332] Sequential element (adc/tp_reg) is unused and will be removed from module ADC_DAC_range_test.
WARNING: [Synth 8-3332] Sequential element (adc/tl_reg) is unused and will be removed from module ADC_DAC_range_test.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 831.445 ; gain = 485.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz/clk_in1' to pin 'IBUFDS_inst0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz/clk_out1' to pin 'clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_wiz/clk_in1' to 'IBUFDS_inst0/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 831.445 ; gain = 485.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 840.730 ; gain = 494.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 842.000 ; gain = 496.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 842.000 ; gain = 496.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 842.000 ; gain = 496.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 842.000 ; gain = 496.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 842.000 ; gain = 496.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 842.000 ; gain = 496.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 842.000 ; gain = 496.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ADC_DAC_range_test | adc/fdata_reg[9] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |     7|
|3     |LUT1      |     1|
|4     |LUT2      |    12|
|5     |LUT3      |     3|
|6     |LUT4      |     5|
|7     |LUT5      |    10|
|8     |LUT6      |    19|
|9     |SRL16E    |     2|
|10    |FDCE      |    17|
|11    |FDRE      |    64|
|12    |IBUF      |     2|
|13    |IBUFDS    |     4|
|14    |OBUF      |    18|
|15    |OBUFDS    |     1|
+------+----------+------+

Report Instance Areas: 
+------+----------+---------+------+
|      |Instance  |Module   |Cells |
+------+----------+---------+------+
|1     |top       |         |   166|
|2     |  adc     |ADC      |    65|
|3     |    sync  |sync_reg |    13|
|4     |  dac     |DAC      |    21|
|5     |  debunce |debounce |    44|
+------+----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 842.000 ; gain = 496.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 842.000 ; gain = 163.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 842.000 ; gain = 496.180
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 842.000 ; gain = 507.652
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.runs/synth_1/ADC_DAC_range_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ADC_DAC_range_test_utilization_synth.rpt -pb ADC_DAC_range_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 842.000 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 21 11:24:33 2018...
