Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Changed wire load model for 'PE_WIDTH16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'PE_WIDTH16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'PE_WIDTH16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'PE_WIDTH16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'PE_WIDTH16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'PE_WIDTH16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'PE_WIDTH16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'PE_WIDTH16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'SystolicArray_WIDTH16_HIDDEN_SIZE2_CONTEXT_LENGTH4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_1_16_16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_1_16_16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_1_16_16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_1_16_16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_1_16_16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_1_16_16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_1_16_16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_add_width32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*ADD_TC_OP_32_16_32' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for 'DW01_sub_width16' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed wire load model for '*SUB_TC_OP_1_16_16' from '(none)' to 'ForQA'. (OPT-170)
Information: Updating design information... (UID-85)
Warning: Design 'SystolicArray_w_buffer' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
rst
X_in[3][15]
X_in[3][14]
X_in[3][13]
X_in[3][12]
X_in[3][11]
X_in[3][10]
X_in[3][9]
X_in[3][8]
X_in[3][7]
X_in[3][6]
X_in[3][5]
X_in[3][4]
X_in[3][3]
X_in[3][2]
X_in[3][1]
X_in[3][0]
X_in[2][15]
X_in[2][14]
X_in[2][13]
X_in[2][12]
X_in[2][11]
X_in[2][10]
X_in[2][9]
X_in[2][8]
X_in[2][7]
X_in[2][6]
X_in[2][5]
X_in[2][4]
X_in[2][3]
X_in[2][2]
X_in[2][1]
X_in[2][0]
X_in[1][15]
X_in[1][14]
X_in[1][13]
X_in[1][12]
X_in[1][11]
X_in[1][10]
X_in[1][9]
X_in[1][8]
X_in[1][7]
X_in[1][6]
X_in[1][5]
X_in[1][4]
X_in[1][3]
X_in[1][2]
X_in[1][1]
X_in[1][0]
X_in[0][15]
X_in[0][14]
X_in[0][13]
X_in[0][12]
X_in[0][11]
X_in[0][10]
X_in[0][9]
X_in[0][8]
X_in[0][7]
X_in[0][6]
X_in[0][5]
X_in[0][4]
X_in[0][3]
X_in[0][2]
X_in[0][1]
X_in[0][0]
W_in[1][1]
W_in[1][0]
W_in[0][1]
W_in[0][0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
W_in_buffer_reg[0][0][0]/next_state
W_in_buffer_reg[0][0][1]/next_state
W_in_buffer_reg[1][0][0]/next_state
W_in_buffer_reg[1][0][1]/next_state
X_in_buffer_reg[0][0][0]/next_state
X_in_buffer_reg[0][0][1]/next_state
X_in_buffer_reg[0][0][2]/next_state
X_in_buffer_reg[0][0][3]/next_state
X_in_buffer_reg[0][0][4]/next_state
X_in_buffer_reg[0][0][5]/next_state
X_in_buffer_reg[0][0][6]/next_state
X_in_buffer_reg[0][0][7]/next_state
X_in_buffer_reg[0][0][8]/next_state
X_in_buffer_reg[0][0][9]/next_state
X_in_buffer_reg[0][0][10]/next_state
X_in_buffer_reg[0][0][11]/next_state
X_in_buffer_reg[0][0][12]/next_state
X_in_buffer_reg[0][0][13]/next_state
X_in_buffer_reg[0][0][14]/next_state
X_in_buffer_reg[0][0][15]/next_state
X_in_buffer_reg[0][1][0]/next_state
X_in_buffer_reg[0][1][1]/next_state
X_in_buffer_reg[0][1][2]/next_state
X_in_buffer_reg[0][1][3]/next_state
X_in_buffer_reg[0][1][4]/next_state
X_in_buffer_reg[0][1][5]/next_state
X_in_buffer_reg[0][1][6]/next_state
X_in_buffer_reg[0][1][7]/next_state
X_in_buffer_reg[0][1][8]/next_state
X_in_buffer_reg[0][1][9]/next_state
X_in_buffer_reg[0][1][10]/next_state
X_in_buffer_reg[0][1][11]/next_state
X_in_buffer_reg[0][1][12]/next_state
X_in_buffer_reg[0][1][13]/next_state
X_in_buffer_reg[0][1][14]/next_state
X_in_buffer_reg[0][1][15]/next_state
X_in_buffer_reg[0][2][0]/next_state
X_in_buffer_reg[0][2][1]/next_state
X_in_buffer_reg[0][2][2]/next_state
X_in_buffer_reg[0][2][3]/next_state
X_in_buffer_reg[0][2][4]/next_state
X_in_buffer_reg[0][2][5]/next_state
X_in_buffer_reg[0][2][6]/next_state
X_in_buffer_reg[0][2][7]/next_state
X_in_buffer_reg[0][2][8]/next_state
X_in_buffer_reg[0][2][9]/next_state
X_in_buffer_reg[0][2][10]/next_state
X_in_buffer_reg[0][2][11]/next_state
X_in_buffer_reg[0][2][12]/next_state
X_in_buffer_reg[0][2][13]/next_state
X_in_buffer_reg[0][2][14]/next_state
X_in_buffer_reg[0][2][15]/next_state
X_in_buffer_reg[0][3][0]/next_state
X_in_buffer_reg[0][3][1]/next_state
X_in_buffer_reg[0][3][2]/next_state
X_in_buffer_reg[0][3][3]/next_state
X_in_buffer_reg[0][3][4]/next_state
X_in_buffer_reg[0][3][5]/next_state
X_in_buffer_reg[0][3][6]/next_state
X_in_buffer_reg[0][3][7]/next_state
X_in_buffer_reg[0][3][8]/next_state
X_in_buffer_reg[0][3][9]/next_state
X_in_buffer_reg[0][3][10]/next_state
X_in_buffer_reg[0][3][11]/next_state
X_in_buffer_reg[0][3][12]/next_state
X_in_buffer_reg[0][3][13]/next_state
X_in_buffer_reg[0][3][14]/next_state
X_in_buffer_reg[0][3][15]/next_state
Y_out[0][0][0]
Y_out[0][0][1]
Y_out[0][0][2]
Y_out[0][0][3]
Y_out[0][0][4]
Y_out[0][0][5]
Y_out[0][0][6]
Y_out[0][0][7]
Y_out[0][0][8]
Y_out[0][0][9]
Y_out[0][0][10]
Y_out[0][0][11]
Y_out[0][0][12]
Y_out[0][0][13]
Y_out[0][0][14]
Y_out[0][0][15]
Y_out[0][0][16]
Y_out[0][0][17]
Y_out[0][0][18]
Y_out[0][0][19]
Y_out[0][0][20]
Y_out[0][0][21]
Y_out[0][0][22]
Y_out[0][0][23]
Y_out[0][0][24]
Y_out[0][0][25]
Y_out[0][0][26]
Y_out[0][0][27]
Y_out[0][0][28]
Y_out[0][0][29]
Y_out[0][0][30]
Y_out[0][0][31]
Y_out[0][1][0]
Y_out[0][1][1]
Y_out[0][1][2]
Y_out[0][1][3]
Y_out[0][1][4]
Y_out[0][1][5]
Y_out[0][1][6]
Y_out[0][1][7]
Y_out[0][1][8]
Y_out[0][1][9]
Y_out[0][1][10]
Y_out[0][1][11]
Y_out[0][1][12]
Y_out[0][1][13]
Y_out[0][1][14]
Y_out[0][1][15]
Y_out[0][1][16]
Y_out[0][1][17]
Y_out[0][1][18]
Y_out[0][1][19]
Y_out[0][1][20]
Y_out[0][1][21]
Y_out[0][1][22]
Y_out[0][1][23]
Y_out[0][1][24]
Y_out[0][1][25]
Y_out[0][1][26]
Y_out[0][1][27]
Y_out[0][1][28]
Y_out[0][1][29]
Y_out[0][1][30]
Y_out[0][1][31]
Y_out[0][2][0]
Y_out[0][2][1]
Y_out[0][2][2]
Y_out[0][2][3]
Y_out[0][2][4]
Y_out[0][2][5]
Y_out[0][2][6]
Y_out[0][2][7]
Y_out[0][2][8]
Y_out[0][2][9]
Y_out[0][2][10]
Y_out[0][2][11]
Y_out[0][2][12]
Y_out[0][2][13]
Y_out[0][2][14]
Y_out[0][2][15]
Y_out[0][2][16]
Y_out[0][2][17]
Y_out[0][2][18]
Y_out[0][2][19]
Y_out[0][2][20]
Y_out[0][2][21]
Y_out[0][2][22]
Y_out[0][2][23]
Y_out[0][2][24]
Y_out[0][2][25]
Y_out[0][2][26]
Y_out[0][2][27]
Y_out[0][2][28]
Y_out[0][2][29]
Y_out[0][2][30]
Y_out[0][2][31]
Y_out[0][3][0]
Y_out[0][3][1]
Y_out[0][3][2]
Y_out[0][3][3]
Y_out[0][3][4]
Y_out[0][3][5]
Y_out[0][3][6]
Y_out[0][3][7]
Y_out[0][3][8]
Y_out[0][3][9]
Y_out[0][3][10]
Y_out[0][3][11]
Y_out[0][3][12]
Y_out[0][3][13]
Y_out[0][3][14]
Y_out[0][3][15]
Y_out[0][3][16]
Y_out[0][3][17]
Y_out[0][3][18]
Y_out[0][3][19]
Y_out[0][3][20]
Y_out[0][3][21]
Y_out[0][3][22]
Y_out[0][3][23]
Y_out[0][3][24]
Y_out[0][3][25]
Y_out[0][3][26]
Y_out[0][3][27]
Y_out[0][3][28]
Y_out[0][3][29]
Y_out[0][3][30]
Y_out[0][3][31]
Y_out[1][0][0]
Y_out[1][0][1]
Y_out[1][0][2]
Y_out[1][0][3]
Y_out[1][0][4]
Y_out[1][0][5]
Y_out[1][0][6]
Y_out[1][0][7]
Y_out[1][0][8]
Y_out[1][0][9]
Y_out[1][0][10]
Y_out[1][0][11]
Y_out[1][0][12]
Y_out[1][0][13]
Y_out[1][0][14]
Y_out[1][0][15]
Y_out[1][0][16]
Y_out[1][0][17]
Y_out[1][0][18]
Y_out[1][0][19]
Y_out[1][0][20]
Y_out[1][0][21]
Y_out[1][0][22]
Y_out[1][0][23]
Y_out[1][0][24]
Y_out[1][0][25]
Y_out[1][0][26]
Y_out[1][0][27]
Y_out[1][0][28]
Y_out[1][0][29]
Y_out[1][0][30]
Y_out[1][0][31]
Y_out[1][1][0]
Y_out[1][1][1]
Y_out[1][1][2]
Y_out[1][1][3]
Y_out[1][1][4]
Y_out[1][1][5]
Y_out[1][1][6]
Y_out[1][1][7]
Y_out[1][1][8]
Y_out[1][1][9]
Y_out[1][1][10]
Y_out[1][1][11]
Y_out[1][1][12]
Y_out[1][1][13]
Y_out[1][1][14]
Y_out[1][1][15]
Y_out[1][1][16]
Y_out[1][1][17]
Y_out[1][1][18]
Y_out[1][1][19]
Y_out[1][1][20]
Y_out[1][1][21]
Y_out[1][1][22]
Y_out[1][1][23]
Y_out[1][1][24]
Y_out[1][1][25]
Y_out[1][1][26]
Y_out[1][1][27]
Y_out[1][1][28]
Y_out[1][1][29]
Y_out[1][1][30]
Y_out[1][1][31]
Y_out[1][2][0]
Y_out[1][2][1]
Y_out[1][2][2]
Y_out[1][2][3]
Y_out[1][2][4]
Y_out[1][2][5]
Y_out[1][2][6]
Y_out[1][2][7]
Y_out[1][2][8]
Y_out[1][2][9]
Y_out[1][2][10]
Y_out[1][2][11]
Y_out[1][2][12]
Y_out[1][2][13]
Y_out[1][2][14]
Y_out[1][2][15]
Y_out[1][2][16]
Y_out[1][2][17]
Y_out[1][2][18]
Y_out[1][2][19]
Y_out[1][2][20]
Y_out[1][2][21]
Y_out[1][2][22]
Y_out[1][2][23]
Y_out[1][2][24]
Y_out[1][2][25]
Y_out[1][2][26]
Y_out[1][2][27]
Y_out[1][2][28]
Y_out[1][2][29]
Y_out[1][2][30]
Y_out[1][2][31]
Y_out[1][3][0]
Y_out[1][3][1]
Y_out[1][3][2]
Y_out[1][3][3]
Y_out[1][3][4]
Y_out[1][3][5]
Y_out[1][3][6]
Y_out[1][3][7]
Y_out[1][3][8]
Y_out[1][3][9]
Y_out[1][3][10]
Y_out[1][3][11]
Y_out[1][3][12]
Y_out[1][3][13]
Y_out[1][3][14]
Y_out[1][3][15]
Y_out[1][3][16]
Y_out[1][3][17]
Y_out[1][3][18]
Y_out[1][3][19]
Y_out[1][3][20]
Y_out[1][3][21]
Y_out[1][3][22]
Y_out[1][3][23]
Y_out[1][3][24]
Y_out[1][3][25]
Y_out[1][3][26]
Y_out[1][3][27]
Y_out[1][3][28]
Y_out[1][3][29]
Y_out[1][3][30]
Y_out[1][3][31]

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
