# do pd_project1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/krish/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/krish/Desktop/MTech_IIT-B/Sem2_Spring_2021-22/EE739_Proc_Design/course_content/pd_project1/v {/home/krish/Desktop/MTech_IIT-B/Sem2_Spring_2021-22/EE739_Proc_Design/course_content/pd_project1/v/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:09 on Apr 08,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/krish/Desktop/MTech_IIT-B/Sem2_Spring_2021-22/EE739_Proc_Design/course_content/pd_project1/v" /home/krish/Desktop/MTech_IIT-B/Sem2_Spring_2021-22/EE739_Proc_Design/course_content/pd_project1/v/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 19:49:09 on Apr 08,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
