arch = "AArch64"
name = "SB+dmb.ldlp+dmb.st"
hash = "8f63a32d7f75195db7cae1690636decc"
cycle = "Fre DMB.STdWR FrePL DMB.LDdWRLP"
relax = ""
safe = "Fre DMB.LDdWR DMB.STdWR FrePL"
prefetch = "0:x=F,0:y=T,1:y=F,1:x=T"
com = "Fr Fr"
orig = "DMB.LDdWRLP Fre DMB.STdWR FrePL"
symbolic = ["x", "y"]

[thread.0]
init = { X3 = "y", X1 = "x" }
code = """
	MOV W0,#1
	STLR W0,[X1]
	DMB LD
	LDR W2,[X3]
"""

[thread.1]
init = { X3 = "x", X1 = "y" }
code = """
	MOV W0,#1
	STR W0,[X1]
	DMB ST
	LDR W2,[X3]
"""

[final]
expect = "sat"
assertion = "0:X2 = 0 & 1:X2 = 0"
