#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000251e70d2e30 .scope module, "control_unit" "control_unit" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 3 "alu_control";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 1 "alu_src";
v00000251e70c9170_0 .var "alu_control", 2 0;
v00000251e70c8310_0 .var "alu_src", 0 0;
v00000251e70c89f0_0 .var "branch", 0 0;
v00000251e70c83b0_0 .var "mem_read", 0 0;
v00000251e70c8450_0 .var "mem_write", 0 0;
o00000251e70d30c8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v00000251e70c8e50_0 .net "opcode", 6 0, o00000251e70d30c8;  0 drivers
E_00000251e70cdfb0 .event anyedge, v00000251e70c8e50_0;
S_00000251e70cfe00 .scope module, "tb_datapath" "tb_datapath" 3 2;
 .timescale 0 0;
v00000251e712c970_0 .var "clk", 0 0;
v00000251e712c150_0 .var "data_in", 31 0;
v00000251e712ca10_0 .net "data_out", 31 0, v00000251e712b9d0_0;  1 drivers
v00000251e712cd30_0 .var/i "i", 31 0;
v00000251e712cab0_0 .var "instruction", 31 0;
v00000251e712b890_0 .net "pc", 31 0, v00000251e712c010_0;  1 drivers
v00000251e712cb50_0 .var "reset", 0 0;
S_00000251e70bbda0 .scope module, "uut" "datapath" 3 10, 4 1 0, S_00000251e70cfe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 32 "pc";
v00000251e70c8a90_0 .net *"_ivl_102", 6 0, L_00000251e712e660;  1 drivers
L_00000251e7150478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000251e70c93f0_0 .net *"_ivl_105", 1 0, L_00000251e7150478;  1 drivers
v00000251e70c8d10_0 .net *"_ivl_12", 31 0, L_00000251e712d8a0;  1 drivers
v00000251e70c9490_0 .net *"_ivl_14", 6 0, L_00000251e712e840;  1 drivers
L_00000251e7150088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000251e70c8770_0 .net *"_ivl_17", 1 0, L_00000251e7150088;  1 drivers
v00000251e70c9530_0 .net *"_ivl_18", 31 0, L_00000251e712df80;  1 drivers
L_00000251e71500d0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000251e70c8130_0 .net *"_ivl_21", 19 0, L_00000251e71500d0;  1 drivers
v00000251e70c8f90_0 .net *"_ivl_22", 31 0, L_00000251e712ec00;  1 drivers
v00000251e70c9670_0 .net *"_ivl_26", 6 0, L_00000251e712e200;  1 drivers
L_00000251e7150118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000251e70c9030_0 .net *"_ivl_29", 1 0, L_00000251e7150118;  1 drivers
v00000251e70c9f30_0 .net *"_ivl_32", 6 0, L_00000251e712e2a0;  1 drivers
L_00000251e7150160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000251e70c90d0_0 .net *"_ivl_35", 1 0, L_00000251e7150160;  1 drivers
v00000251e70c9710_0 .net *"_ivl_38", 6 0, L_00000251e712e3e0;  1 drivers
L_00000251e71501a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000251e70c9fd0_0 .net *"_ivl_41", 1 0, L_00000251e71501a8;  1 drivers
v00000251e70c9850_0 .net *"_ivl_46", 6 0, L_00000251e712eb60;  1 drivers
L_00000251e71501f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000251e70c9ad0_0 .net *"_ivl_49", 1 0, L_00000251e71501f0;  1 drivers
v00000251e712c330_0 .net *"_ivl_52", 6 0, L_00000251e712e980;  1 drivers
L_00000251e7150238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000251e712ce70_0 .net *"_ivl_55", 1 0, L_00000251e7150238;  1 drivers
v00000251e712c290_0 .net *"_ivl_58", 6 0, L_00000251e712e520;  1 drivers
L_00000251e7150280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000251e712c3d0_0 .net *"_ivl_61", 1 0, L_00000251e7150280;  1 drivers
v00000251e712cf10_0 .net *"_ivl_64", 6 0, L_00000251e712e5c0;  1 drivers
L_00000251e71502c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000251e712bb10_0 .net *"_ivl_67", 1 0, L_00000251e71502c8;  1 drivers
v00000251e712c1f0_0 .net *"_ivl_70", 6 0, L_00000251e712da80;  1 drivers
L_00000251e7150310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000251e712ba70_0 .net *"_ivl_73", 1 0, L_00000251e7150310;  1 drivers
v00000251e712b4d0_0 .net *"_ivl_74", 31 0, L_00000251e712ea20;  1 drivers
v00000251e712c650_0 .net *"_ivl_76", 6 0, L_00000251e712d3a0;  1 drivers
L_00000251e7150358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000251e712b390_0 .net *"_ivl_79", 1 0, L_00000251e7150358;  1 drivers
v00000251e712b930_0 .net *"_ivl_84", 6 0, L_00000251e712ee80;  1 drivers
L_00000251e71503a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000251e712be30_0 .net *"_ivl_87", 1 0, L_00000251e71503a0;  1 drivers
L_00000251e71503e8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000251e712bbb0_0 .net/2u *"_ivl_88", 19 0, L_00000251e71503e8;  1 drivers
v00000251e712bcf0_0 .net *"_ivl_91", 11 0, L_00000251e712e020;  1 drivers
v00000251e712c6f0_0 .net *"_ivl_96", 6 0, L_00000251e712d760;  1 drivers
L_00000251e7150430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000251e712c5b0_0 .net *"_ivl_99", 1 0, L_00000251e7150430;  1 drivers
v00000251e712cfb0_0 .net "add_sub_result", 31 0, L_00000251e712eca0;  1 drivers
v00000251e712b250_0 .net "and_result", 31 0, L_00000251e70c2d00;  1 drivers
v00000251e712b610_0 .net "beq_branch", 0 0, L_00000251e712de40;  1 drivers
v00000251e712c470_0 .net "clk", 0 0, v00000251e712c970_0;  1 drivers
v00000251e712bd90_0 .net "data_in", 31 0, v00000251e712c150_0;  1 drivers
v00000251e712b9d0_0 .var "data_out", 31 0;
v00000251e712c510_0 .net "imm", 11 0, L_00000251e712b1b0;  1 drivers
v00000251e712bc50_0 .net "instruction", 31 0, v00000251e712cab0_0;  1 drivers
v00000251e712b2f0_0 .net "lb_result", 31 0, L_00000251e70c2c20;  1 drivers
v00000251e712b430 .array "memory", 0 31, 31 0;
v00000251e712bed0_0 .net "opcode", 6 0, L_00000251e712cbf0;  1 drivers
v00000251e712bf70_0 .net "or_result", 31 0, L_00000251e70c2d70;  1 drivers
v00000251e712b570_0 .net "ori_result", 31 0, L_00000251e70c20c0;  1 drivers
v00000251e712c010_0 .var "pc", 31 0;
v00000251e712c8d0_0 .net "rd", 4 0, L_00000251e712b110;  1 drivers
v00000251e712b7f0 .array "registers", 0 31, 31 0;
v00000251e712c0b0_0 .net "reset", 0 0, v00000251e712cb50_0;  1 drivers
v00000251e712c790_0 .net "rs1", 4 0, L_00000251e712cc90;  1 drivers
v00000251e712c830_0 .net "rs2", 4 0, L_00000251e712cdd0;  1 drivers
v00000251e712b6b0_0 .net "sb_result", 31 0, L_00000251e70c2600;  1 drivers
v00000251e712b750_0 .net "srl_result", 31 0, L_00000251e712e160;  1 drivers
E_00000251e70ce030 .event posedge, v00000251e712c0b0_0, v00000251e712c470_0;
L_00000251e712cbf0 .part v00000251e712cab0_0, 0, 7;
L_00000251e712cc90 .part v00000251e712cab0_0, 15, 5;
L_00000251e712cdd0 .part v00000251e712cab0_0, 20, 5;
L_00000251e712b110 .part v00000251e712cab0_0, 7, 5;
L_00000251e712b1b0 .part v00000251e712cab0_0, 20, 12;
L_00000251e712eac0 .array/port v00000251e712b430, L_00000251e712ec00;
L_00000251e712d8a0 .array/port v00000251e712b7f0, L_00000251e712e840;
L_00000251e712e840 .concat [ 5 2 0 0], L_00000251e712cc90, L_00000251e7150088;
L_00000251e712df80 .concat [ 12 20 0 0], L_00000251e712b1b0, L_00000251e71500d0;
L_00000251e712ec00 .arith/sum 32, L_00000251e712d8a0, L_00000251e712df80;
L_00000251e712e700 .array/port v00000251e712b7f0, L_00000251e712e200;
L_00000251e712e200 .concat [ 5 2 0 0], L_00000251e712cdd0, L_00000251e7150118;
L_00000251e712d620 .array/port v00000251e712b7f0, L_00000251e712e2a0;
L_00000251e712e2a0 .concat [ 5 2 0 0], L_00000251e712cc90, L_00000251e7150160;
L_00000251e712d940 .array/port v00000251e712b7f0, L_00000251e712e3e0;
L_00000251e712e3e0 .concat [ 5 2 0 0], L_00000251e712cdd0, L_00000251e71501a8;
L_00000251e712e340 .part v00000251e712cab0_0, 30, 1;
L_00000251e712e480 .array/port v00000251e712b7f0, L_00000251e712eb60;
L_00000251e712eb60 .concat [ 5 2 0 0], L_00000251e712cc90, L_00000251e71501f0;
L_00000251e712e8e0 .array/port v00000251e712b7f0, L_00000251e712e980;
L_00000251e712e980 .concat [ 5 2 0 0], L_00000251e712cdd0, L_00000251e7150238;
L_00000251e712d440 .array/port v00000251e712b7f0, L_00000251e712e520;
L_00000251e712e520 .concat [ 5 2 0 0], L_00000251e712cc90, L_00000251e7150280;
L_00000251e712dda0 .array/port v00000251e712b7f0, L_00000251e712e5c0;
L_00000251e712e5c0 .concat [ 5 2 0 0], L_00000251e712cdd0, L_00000251e71502c8;
L_00000251e712ed40 .array/port v00000251e712b7f0, L_00000251e712da80;
L_00000251e712da80 .concat [ 5 2 0 0], L_00000251e712cc90, L_00000251e7150310;
L_00000251e712ea20 .array/port v00000251e712b7f0, L_00000251e712d3a0;
L_00000251e712d3a0 .concat [ 5 2 0 0], L_00000251e712cdd0, L_00000251e7150358;
L_00000251e712d4e0 .part L_00000251e712ea20, 0, 5;
L_00000251e712dee0 .array/port v00000251e712b7f0, L_00000251e712ee80;
L_00000251e712ee80 .concat [ 5 2 0 0], L_00000251e712cc90, L_00000251e71503a0;
L_00000251e712e020 .part v00000251e712cab0_0, 20, 12;
L_00000251e712ede0 .concat [ 12 20 0 0], L_00000251e712e020, L_00000251e71503e8;
L_00000251e712e0c0 .array/port v00000251e712b7f0, L_00000251e712d760;
L_00000251e712d760 .concat [ 5 2 0 0], L_00000251e712cc90, L_00000251e7150430;
L_00000251e712dc60 .array/port v00000251e712b7f0, L_00000251e712e660;
L_00000251e712e660 .concat [ 5 2 0 0], L_00000251e712cdd0, L_00000251e7150478;
S_00000251e70bbf30 .scope module, "add_sub_inst" "add_sub_operation" 4 33, 5 2 0, S_00000251e70bbda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "add_sub_flag";
    .port_info 3 /OUTPUT 32 "result";
v00000251e70c8db0_0 .net *"_ivl_0", 31 0, L_00000251e712dbc0;  1 drivers
v00000251e70c9210_0 .net *"_ivl_2", 31 0, L_00000251e712ef20;  1 drivers
v00000251e70c97b0_0 .net "a", 31 0, L_00000251e712d620;  1 drivers
v00000251e70c9c10_0 .net "add_sub_flag", 0 0, L_00000251e712e340;  1 drivers
v00000251e70c92b0_0 .net "b", 31 0, L_00000251e712d940;  1 drivers
v00000251e70c8b30_0 .net "result", 31 0, L_00000251e712eca0;  alias, 1 drivers
L_00000251e712dbc0 .arith/sum 32, L_00000251e712d620, L_00000251e712d940;
L_00000251e712ef20 .arith/sub 32, L_00000251e712d620, L_00000251e712d940;
L_00000251e712eca0 .functor MUXZ 32, L_00000251e712ef20, L_00000251e712dbc0, L_00000251e712e340, C4<>;
S_00000251e70ba450 .scope module, "and_inst" "and_operation" 4 39, 6 2 0, S_00000251e70bbda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
L_00000251e70c2d00 .functor AND 32, L_00000251e712e480, L_00000251e712e8e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000251e70c84f0_0 .net "a", 31 0, L_00000251e712e480;  1 drivers
v00000251e70c88b0_0 .net "b", 31 0, L_00000251e712e8e0;  1 drivers
v00000251e70c9cb0_0 .net "result", 31 0, L_00000251e70c2d00;  alias, 1 drivers
S_00000251e70ba5e0 .scope module, "beq_inst" "beq_operation" 4 59, 7 2 0, S_00000251e70bbda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "branch";
v00000251e70c8590_0 .net "a", 31 0, L_00000251e712e0c0;  1 drivers
v00000251e70c8bd0_0 .net "b", 31 0, L_00000251e712dc60;  1 drivers
v00000251e70c8ef0_0 .net "branch", 0 0, L_00000251e712de40;  alias, 1 drivers
L_00000251e712de40 .cmp/eq 32, L_00000251e712e0c0, L_00000251e712dc60;
S_00000251e70b9f20 .scope module, "lb_inst" "lb_operation" 4 25, 8 2 0, S_00000251e70bbda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_data";
    .port_info 1 /OUTPUT 32 "result";
L_00000251e70c2c20 .functor BUFZ 32, L_00000251e712eac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000251e70c8950_0 .net "mem_data", 31 0, L_00000251e712eac0;  1 drivers
v00000251e70c8c70_0 .net "result", 31 0, L_00000251e70c2c20;  alias, 1 drivers
S_00000251e70ba0b0 .scope module, "or_inst" "or_operation" 4 44, 9 2 0, S_00000251e70bbda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
L_00000251e70c2d70 .functor OR 32, L_00000251e712d440, L_00000251e712dda0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000251e70c8630_0 .net "a", 31 0, L_00000251e712d440;  1 drivers
v00000251e70c9d50_0 .net "b", 31 0, L_00000251e712dda0;  1 drivers
v00000251e70c81d0_0 .net "result", 31 0, L_00000251e70c2d70;  alias, 1 drivers
S_00000251e70b99f0 .scope module, "ori_inst" "ori_operation" 4 54, 10 2 0, S_00000251e70bbda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /OUTPUT 32 "result";
L_00000251e70c20c0 .functor OR 32, L_00000251e712dee0, L_00000251e712ede0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000251e70c9990_0 .net "a", 31 0, L_00000251e712dee0;  1 drivers
v00000251e70c98f0_0 .net "imm", 31 0, L_00000251e712ede0;  1 drivers
v00000251e70c9b70_0 .net "result", 31 0, L_00000251e70c20c0;  alias, 1 drivers
S_00000251e70b9b80 .scope module, "sb_inst" "sb_operation" 4 29, 11 2 0, S_00000251e70bbda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data";
    .port_info 1 /OUTPUT 32 "mem_data_out";
L_00000251e70c2600 .functor BUFZ 32, L_00000251e712e700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000251e70c86d0_0 .net "mem_data_out", 31 0, L_00000251e70c2600;  alias, 1 drivers
v00000251e70c9a30_0 .net "reg_data", 31 0, L_00000251e712e700;  1 drivers
S_00000251e70a6f00 .scope module, "srl_inst" "srl_operation" 4 49, 12 2 0, S_00000251e70bbda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "shamt";
    .port_info 2 /OUTPUT 32 "result";
v00000251e70c9df0_0 .net "a", 31 0, L_00000251e712ed40;  1 drivers
v00000251e70c9e90_0 .net "result", 31 0, L_00000251e712e160;  alias, 1 drivers
v00000251e70c9350_0 .net "shamt", 4 0, L_00000251e712d4e0;  1 drivers
L_00000251e712e160 .shift/r 32, L_00000251e712ed40, L_00000251e712d4e0;
    .scope S_00000251e70d2e30;
T_0 ;
    %wait E_00000251e70cdfb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c89f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c83b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c8450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c8310_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000251e70c9170_0, 0, 3;
    %load/vec4 v00000251e70c8e50_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000251e70c9170_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c89f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c83b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c8450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c8310_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000251e70c9170_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c89f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000251e70c83b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c8450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000251e70c8310_0, 0, 1;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000251e70c9170_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c89f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c83b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000251e70c8450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000251e70c8310_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000251e70c9170_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c89f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c83b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c8450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c8310_0, 0, 1;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000251e70c9170_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000251e70c89f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c83b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c8450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e70c8310_0, 0, 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000251e70bbda0;
T_1 ;
    %wait E_00000251e70ce030;
    %load/vec4 v00000251e712c0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000251e712c010_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000251e712bed0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %load/vec4 v00000251e712c010_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000251e712c010_0, 0;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v00000251e712b2f0_0;
    %load/vec4 v00000251e712c8d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000251e712b7f0, 0, 4;
    %load/vec4 v00000251e712b2f0_0;
    %assign/vec4 v00000251e712b9d0_0, 0;
    %load/vec4 v00000251e712c010_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000251e712c010_0, 0;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v00000251e712b6b0_0;
    %load/vec4 v00000251e712c790_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000251e712b7f0, 4;
    %load/vec4 v00000251e712c510_0;
    %pad/u 32;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000251e712b430, 0, 4;
    %load/vec4 v00000251e712c010_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000251e712c010_0, 0;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v00000251e712bc50_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000251e712c8d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000251e712b7f0, 0, 4;
    %jmp T_1.14;
T_1.9 ;
    %load/vec4 v00000251e712cfb0_0;
    %load/vec4 v00000251e712c8d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000251e712b7f0, 0, 4;
    %jmp T_1.14;
T_1.10 ;
    %load/vec4 v00000251e712b250_0;
    %load/vec4 v00000251e712c8d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000251e712b7f0, 0, 4;
    %jmp T_1.14;
T_1.11 ;
    %load/vec4 v00000251e712bf70_0;
    %load/vec4 v00000251e712c8d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000251e712b7f0, 0, 4;
    %jmp T_1.14;
T_1.12 ;
    %load/vec4 v00000251e712b750_0;
    %load/vec4 v00000251e712c8d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000251e712b7f0, 0, 4;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %load/vec4 v00000251e712c010_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000251e712c010_0, 0;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v00000251e712b610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %load/vec4 v00000251e712c010_0;
    %load/vec4 v00000251e712c510_0;
    %pad/u 32;
    %add;
    %assign/vec4 v00000251e712c010_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v00000251e712c010_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000251e712c010_0, 0;
T_1.16 ;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v00000251e712b570_0;
    %load/vec4 v00000251e712c8d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000251e712b7f0, 0, 4;
    %load/vec4 v00000251e712c010_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000251e712c010_0, 0;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000251e70cfe00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e712c970_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v00000251e712c970_0;
    %inv;
    %store/vec4 v00000251e712c970_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_00000251e70cfe00;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000251e712cb50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000251e712cb50_0, 0, 1;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000251e712b7f0, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000251e712b430, 4, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b430, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000251e712b7f0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000251e712b7f0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000251e712b7f0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000251e712b7f0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000251e712b7f0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000251e712b7f0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000251e712b7f0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000251e712b7f0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000251e712b430, 4, 0;
    %jmp T_3.1;
T_3.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000251e712b7f0, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000251e712b7f0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000251e712b430, 4, 0;
T_3.1 ;
    %vpi_call 3 60 "$display", "\012Conte\303\272do dos registradores:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000251e712cd30_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000251e712cd30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %vpi_call 3 62 "$display", "Register [%0d]: %0d", v00000251e712cd30_0, &A<v00000251e712b7f0, v00000251e712cd30_0 > {0 0 0};
    %load/vec4 v00000251e712cd30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000251e712cd30_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call 3 63 "$display", "Mem\303\263ria[32] = %0d", 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx {0 0 0};
    %vpi_call 3 64 "$display", "PC final: %d", v00000251e712b890_0 {0 0 0};
    %vpi_call 3 65 "$display", "Sa\303\255da final: %d", v00000251e712ca10_0 {0 0 0};
    %vpi_call 3 66 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "riscv_datapath/src/control_unit.v";
    "riscv_datapath/testbench/tb_datapath.v";
    "riscv_datapath/src/datapath.v";
    "riscv_datapath/src/add_sub.v";
    "riscv_datapath/src/and.v";
    "riscv_datapath/src/beq.v";
    "riscv_datapath/src/lb.v";
    "riscv_datapath/src/or.v";
    "riscv_datapath/src/ori.v";
    "riscv_datapath/src/sb.v";
    "riscv_datapath/src/srl.v";
