

================================================================
== Synthesis Summary Report of 'top_kernel'
================================================================
+ General Information: 
    * Date:           Thu Feb  5 03:13:34 2026
    * Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
    * Project:        project_1
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+---------+-------------+-------------+-----+
    |                         Modules                        | Issue|      |       Latency       | Iteration|         |  Trip |          |          |         |             |             |     |
    |                         & Loops                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   |   DSP   |      FF     |     LUT     | URAM|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+---------+-------------+-------------+-----+
    |+ top_kernel                                            |     -|  0.00|    37469|  3.747e+05|         -|    37470|      -|        no|  55 (12%)|  1 (~0%)|  16722 (11%)|  16485 (23%)|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3  |     -|  0.00|    16387|  1.639e+05|         -|    16385|      -|    rewind|         -|        -|     85 (~0%)|    423 (~0%)|    -|
    |  o VITIS_LOOP_44_2_VITIS_LOOP_46_3                     |     -|  7.30|    16385|  1.638e+05|         3|        1|  16384|       yes|         -|        -|            -|            -|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_60_4                  |     -|  0.99|     4139|  4.139e+04|         -|     4097|      -|    rewind|         -|        -|  14623 (10%)|  12332 (17%)|    -|
    |  o VITIS_LOOP_60_4                                     |     -|  7.30|     4137|  4.137e+04|        43|        1|   4096|       yes|         -|        -|            -|            -|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_79_6                  |     -|  2.22|       18|    180.000|         -|       17|      -|    rewind|         -|        -|      9 (~0%)|    645 (~0%)|    -|
    |  o VITIS_LOOP_79_6                                     |     -|  7.30|       16|    160.000|         1|        1|     16|       yes|         -|        -|            -|            -|    -|
    | + top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9  |     -|  0.00|    16903|  1.690e+05|         -|    16897|      -|    rewind|         -|  1 (~0%)|    396 (~0%)|     742 (1%)|    -|
    |  o VITIS_LOOP_89_8_VITIS_LOOP_94_9                     |     -|  7.30|    16901|  1.690e+05|         7|        1|  16896|       yes|         -|        -|            -|            -|    -|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+---------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_A   | READ_ONLY  | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_C   | WRITE_ONLY | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |                   |
+-----------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_DRAM_1 | 0x10   | 32    | W      | Data signal of A_DRAM            |                                                                      |
| s_axi_control | A_DRAM_2 | 0x14   | 32    | W      | Data signal of A_DRAM            |                                                                      |
| s_axi_control | C_DRAM_1 | 0x1c   | 32    | W      | Data signal of C_DRAM            |                                                                      |
| s_axi_control | C_DRAM_2 | 0x20   | 32    | W      | Data signal of C_DRAM            |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| A_DRAM   | in        | ap_fixed<24, 10, AP_RND, AP_SAT, 0>* |
| C_DRAM   | out       | ap_fixed<24, 10, AP_RND, AP_SAT, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                            |
+----------+---------------+-----------+----------+------------------------------------+
| A_DRAM   | m_axi_A       | interface |          | channel=0                          |
| A_DRAM   | s_axi_control | register  | offset   | name=A_DRAM_1 offset=0x10 range=32 |
| A_DRAM   | s_axi_control | register  | offset   | name=A_DRAM_2 offset=0x14 range=32 |
| C_DRAM   | m_axi_C       | interface |          | channel=0                          |
| C_DRAM   | s_axi_control | register  | offset   | name=C_DRAM_1 offset=0x1c range=32 |
| C_DRAM   | s_axi_control | register  | offset   | name=C_DRAM_2 offset=0x20 range=32 |
+----------+---------------+-----------+----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+---------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location |
+--------------+-----------+--------+-------+-----------------+---------------+
| m_axi_A      | read      | 16384  | 32    | VITIS_LOOP_44_2 | top.cpp:44:22 |
| m_axi_C      | write     | 16384  | 32    |                 |               |
+--------------+-----------+--------+-------+-----------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop            | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_A      | A_DRAM   | top.cpp:48:13   | read      | Widen Fail   |        | VITIS_LOOP_46_3 | top.cpp:46:26 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_A      | A_DRAM   | top.cpp:48:13   | read      | Inferred     | 16384  | VITIS_LOOP_44_2 | top.cpp:44:22 |            |                                                                                                       |
| m_axi_C      | C_DRAM   | top.cpp:116:34  | write     | Inferred     | 16384  | VITIS_LOOP_89_8 | top.cpp:89:22 |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+
| Name                                                   | DSP | Pragma | Variable       | Op        | Impl                     | Latency |
+--------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+
| + top_kernel                                           | 1   |        |                |           |                          |         |
|  + top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3 | 0   |        |                |           |                          |         |
|    icmp_ln44_fu_227_p2                                 |     |        | icmp_ln44      | seteq     | auto                     | 0       |
|    add_ln44_1_fu_233_p2                                |     |        | add_ln44_1     | add       | fabric                   | 0       |
|    add_ln44_fu_263_p2                                  |     |        | add_ln44       | add       | fabric                   | 0       |
|    icmp_ln46_fu_269_p2                                 |     |        | icmp_ln46      | seteq     | auto                     | 0       |
|    select_ln44_fu_275_p3                               |     |        | select_ln44    | select    | auto_sel                 | 0       |
|    select_ln44_1_fu_283_p3                             |     |        | select_ln44_1  | select    | auto_sel                 | 0       |
|    select_ln44_2_fu_291_p3                             |     |        | select_ln44_2  | select    | auto_sel                 | 0       |
|    add_ln50_fu_355_p2                                  |     |        | add_ln50       | add       | fabric                   | 0       |
|    add_ln50_1_fu_360_p2                                |     |        | add_ln50_1     | add       | fabric                   | 0       |
|    xor_ln50_fu_382_p2                                  |     |        | xor_ln50       | xor       | auto                     | 0       |
|    and_ln50_fu_388_p2                                  |     |        | and_ln50       | and       | auto                     | 0       |
|    xor_ln50_1_fu_394_p2                                |     |        | xor_ln50_1     | xor       | auto                     | 0       |
|    select_ln50_fu_400_p3                               |     |        | select_ln50    | select    | auto_sel                 | 0       |
|    select_ln50_1_fu_408_p3                             |     |        | select_ln50_1  | select    | auto_sel                 | 0       |
|    add_ln46_fu_416_p2                                  |     |        | add_ln46       | add       | fabric                   | 0       |
|    icmp_ln46_1_fu_422_p2                               |     |        | icmp_ln46_1    | seteq     | auto                     | 0       |
|    add_ln52_fu_432_p2                                  |     |        | add_ln52       | add       | fabric                   | 0       |
|    xor_ln52_fu_458_p2                                  |     |        | xor_ln52       | xor       | auto                     | 0       |
|    and_ln52_fu_464_p2                                  |     |        | and_ln52       | and       | auto                     | 0       |
|    xor_ln52_1_fu_470_p2                                |     |        | xor_ln52_1     | xor       | auto                     | 0       |
|    select_ln52_fu_476_p3                               |     |        | select_ln52    | select    | auto_sel                 | 0       |
|    select_ln52_1_fu_484_p3                             |     |        | select_ln52_1  | select    | auto_sel                 | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_60_4                 | 0   |        |                |           |                          |         |
|    icmp_ln60_fu_1552_p2                                |     |        | icmp_ln60      | seteq     | auto                     | 0       |
|    idx_2_fu_1558_p2                                    |     |        | idx_2          | add       | fabric                   | 0       |
|    icmp_ln66_fu_1603_p2                                |     |        | icmp_ln66      | seteq     | auto                     | 0       |
|    denom_reg_fu_1608_p3                                |     |        | denom_reg      | select    | auto_sel                 | 0       |
|    sdiv_38ns_24s_38_42_1_U8                            |     |        | sdiv_ln72      | sdiv      | auto                     | 41      |
|    icmp_ln72_fu_1711_p2                                |     |        | icmp_ln72      | setne     | auto                     | 0       |
|    icmp_ln72_1_fu_1717_p2                              |     |        | icmp_ln72_1    | setne     | auto                     | 0       |
|    or_ln72_fu_1723_p2                                  |     |        | or_ln72        | or        | auto                     | 0       |
|    xor_ln72_fu_1729_p2                                 |     |        | xor_ln72       | xor       | auto                     | 0       |
|    and_ln72_fu_1735_p2                                 |     |        | and_ln72       | and       | auto                     | 0       |
|    xor_ln72_1_fu_1741_p2                               |     |        | xor_ln72_1     | xor       | auto                     | 0       |
|    or_ln72_1_fu_1747_p2                                |     |        | or_ln72_1      | or        | auto                     | 0       |
|    and_ln72_1_fu_1753_p2                               |     |        | and_ln72_1     | and       | auto                     | 0       |
|    select_ln72_fu_1759_p3                              |     |        | select_ln72    | select    | auto_sel                 | 0       |
|    or_ln72_2_fu_1767_p2                                |     |        | or_ln72_2      | or        | auto                     | 0       |
|    t_1_fu_1773_p3                                      |     |        | t_1            | select    | auto_sel                 | 0       |
|    sparsemux_33_4_24_1_1_U12                           |     |        | tmp_5          | sparsemux | compactencoding_dontcare | 0       |
|    col_sum_64_fu_1909_p2                               |     |        | col_sum_64     | add       | fabric                   | 0       |
|    add_ln74_1_fu_1915_p2                               |     |        | add_ln74_1     | add       | fabric                   | 0       |
|    icmp_ln74_fu_1921_p2                                |     |        | icmp_ln74      | seteq     | auto                     | 0       |
|    xor_ln74_fu_2136_p2                                 |     |        | xor_ln74       | xor       | auto                     | 0       |
|    and_ln74_fu_2142_p2                                 |     |        | and_ln74       | and       | auto                     | 0       |
|    xor_ln74_1_fu_2148_p2                               |     |        | xor_ln74_1     | xor       | auto                     | 0       |
|    and_ln74_1_fu_2154_p2                               |     |        | and_ln74_1     | and       | auto                     | 0       |
|    xor_ln74_2_fu_2160_p2                               |     |        | xor_ln74_2     | xor       | auto                     | 0       |
|    sdiv_38ns_24s_38_42_1_U9                            |     |        | sdiv_ln72_1    | sdiv      | auto                     | 41      |
|    icmp_ln72_2_fu_2389_p2                              |     |        | icmp_ln72_2    | setne     | auto                     | 0       |
|    icmp_ln72_3_fu_2395_p2                              |     |        | icmp_ln72_3    | setne     | auto                     | 0       |
|    or_ln72_3_fu_2401_p2                                |     |        | or_ln72_3      | or        | auto                     | 0       |
|    xor_ln72_2_fu_2407_p2                               |     |        | xor_ln72_2     | xor       | auto                     | 0       |
|    and_ln72_2_fu_2413_p2                               |     |        | and_ln72_2     | and       | auto                     | 0       |
|    xor_ln72_3_fu_2419_p2                               |     |        | xor_ln72_3     | xor       | auto                     | 0       |
|    or_ln72_4_fu_2425_p2                                |     |        | or_ln72_4      | or        | auto                     | 0       |
|    and_ln72_3_fu_2431_p2                               |     |        | and_ln72_3     | and       | auto                     | 0       |
|    select_ln72_2_fu_2437_p3                            |     |        | select_ln72_2  | select    | auto_sel                 | 0       |
|    or_ln72_5_fu_2445_p2                                |     |        | or_ln72_5      | or        | auto                     | 0       |
|    t_3_fu_2451_p3                                      |     |        | t_3            | select    | auto_sel                 | 0       |
|    sparsemux_33_4_24_1_1_U13                           |     |        | tmp_19         | sparsemux | compactencoding_dontcare | 0       |
|    col_sum_65_fu_2587_p2                               |     |        | col_sum_65     | add       | fabric                   | 0       |
|    add_ln74_2_fu_2593_p2                               |     |        | add_ln74_2     | add       | fabric                   | 0       |
|    icmp_ln74_1_fu_2599_p2                              |     |        | icmp_ln74_1    | seteq     | auto                     | 0       |
|    xor_ln74_3_fu_2814_p2                               |     |        | xor_ln74_3     | xor       | auto                     | 0       |
|    and_ln74_2_fu_2820_p2                               |     |        | and_ln74_2     | and       | auto                     | 0       |
|    xor_ln74_4_fu_2826_p2                               |     |        | xor_ln74_4     | xor       | auto                     | 0       |
|    and_ln74_3_fu_2832_p2                               |     |        | and_ln74_3     | and       | auto                     | 0       |
|    xor_ln74_5_fu_2838_p2                               |     |        | xor_ln74_5     | xor       | auto                     | 0       |
|    sdiv_38ns_24s_38_42_1_U10                           |     |        | sdiv_ln72_2    | sdiv      | auto                     | 41      |
|    icmp_ln72_4_fu_3067_p2                              |     |        | icmp_ln72_4    | setne     | auto                     | 0       |
|    icmp_ln72_5_fu_3073_p2                              |     |        | icmp_ln72_5    | setne     | auto                     | 0       |
|    or_ln72_6_fu_3079_p2                                |     |        | or_ln72_6      | or        | auto                     | 0       |
|    xor_ln72_4_fu_3085_p2                               |     |        | xor_ln72_4     | xor       | auto                     | 0       |
|    and_ln72_4_fu_3091_p2                               |     |        | and_ln72_4     | and       | auto                     | 0       |
|    xor_ln72_5_fu_3097_p2                               |     |        | xor_ln72_5     | xor       | auto                     | 0       |
|    or_ln72_7_fu_3103_p2                                |     |        | or_ln72_7      | or        | auto                     | 0       |
|    and_ln72_5_fu_3109_p2                               |     |        | and_ln72_5     | and       | auto                     | 0       |
|    select_ln72_4_fu_3115_p3                            |     |        | select_ln72_4  | select    | auto_sel                 | 0       |
|    or_ln72_8_fu_3123_p2                                |     |        | or_ln72_8      | or        | auto                     | 0       |
|    t_5_fu_3129_p3                                      |     |        | t_5            | select    | auto_sel                 | 0       |
|    sparsemux_33_4_24_1_1_U14                           |     |        | tmp_25         | sparsemux | compactencoding_dontcare | 0       |
|    col_sum_66_fu_3265_p2                               |     |        | col_sum_66     | add       | fabric                   | 0       |
|    add_ln74_3_fu_3271_p2                               |     |        | add_ln74_3     | add       | fabric                   | 0       |
|    icmp_ln74_2_fu_3277_p2                              |     |        | icmp_ln74_2    | seteq     | auto                     | 0       |
|    xor_ln74_6_fu_3492_p2                               |     |        | xor_ln74_6     | xor       | auto                     | 0       |
|    and_ln74_4_fu_3498_p2                               |     |        | and_ln74_4     | and       | auto                     | 0       |
|    xor_ln74_7_fu_3504_p2                               |     |        | xor_ln74_7     | xor       | auto                     | 0       |
|    and_ln74_5_fu_3510_p2                               |     |        | and_ln74_5     | and       | auto                     | 0       |
|    xor_ln74_8_fu_3516_p2                               |     |        | xor_ln74_8     | xor       | auto                     | 0       |
|    sdiv_38ns_24s_38_42_1_U11                           |     |        | sdiv_ln72_3    | sdiv      | auto                     | 41      |
|    icmp_ln72_6_fu_3745_p2                              |     |        | icmp_ln72_6    | setne     | auto                     | 0       |
|    icmp_ln72_7_fu_3751_p2                              |     |        | icmp_ln72_7    | setne     | auto                     | 0       |
|    or_ln72_9_fu_3757_p2                                |     |        | or_ln72_9      | or        | auto                     | 0       |
|    xor_ln72_6_fu_3763_p2                               |     |        | xor_ln72_6     | xor       | auto                     | 0       |
|    and_ln72_6_fu_3769_p2                               |     |        | and_ln72_6     | and       | auto                     | 0       |
|    xor_ln72_7_fu_3775_p2                               |     |        | xor_ln72_7     | xor       | auto                     | 0       |
|    or_ln72_10_fu_3781_p2                               |     |        | or_ln72_10     | or        | auto                     | 0       |
|    and_ln72_7_fu_3787_p2                               |     |        | and_ln72_7     | and       | auto                     | 0       |
|    select_ln72_6_fu_3793_p3                            |     |        | select_ln72_6  | select    | auto_sel                 | 0       |
|    or_ln72_11_fu_3801_p2                               |     |        | or_ln72_11     | or        | auto                     | 0       |
|    t_7_fu_3807_p3                                      |     |        | t_7            | select    | auto_sel                 | 0       |
|    sparsemux_33_4_24_1_1_U15                           |     |        | tmp_31         | sparsemux | compactencoding_dontcare | 0       |
|    col_sum_67_fu_3943_p2                               |     |        | col_sum_67     | add       | fabric                   | 0       |
|    add_ln74_4_fu_3949_p2                               |     |        | add_ln74_4     | add       | fabric                   | 0       |
|    icmp_ln74_3_fu_3955_p2                              |     |        | icmp_ln74_3    | seteq     | auto                     | 0       |
|    xor_ln74_9_fu_4170_p2                               |     |        | xor_ln74_9     | xor       | auto                     | 0       |
|    and_ln74_6_fu_4176_p2                               |     |        | and_ln74_6     | and       | auto                     | 0       |
|    xor_ln74_10_fu_4182_p2                              |     |        | xor_ln74_10    | xor       | auto                     | 0       |
|    and_ln74_7_fu_4188_p2                               |     |        | and_ln74_7     | and       | auto                     | 0       |
|    xor_ln74_11_fu_4194_p2                              |     |        | xor_ln74_11    | xor       | auto                     | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_79_6                 | 0   |        |                |           |                          |         |
|    sparsemux_33_6_24_1_1_U91                           |     |        | tmp_6          | sparsemux | compactencoding_dontcare | 0       |
|    sub_ln84_fu_802_p2                                  |     |        | sub_ln84       | sub       | fabric                   | 0       |
|    sub_ln84_1_fu_822_p2                                |     |        | sub_ln84_1     | sub       | fabric                   | 0       |
|    select_ln84_fu_842_p3                               |     |        | select_ln84    | select    | auto_sel                 | 0       |
|    sparsemux_33_6_24_1_1_U92                           |     |        | tmp_s          | sparsemux | compactencoding_dontcare | 0       |
|    sub_ln84_2_fu_939_p2                                |     |        | sub_ln84_2     | sub       | fabric                   | 0       |
|    sub_ln84_3_fu_959_p2                                |     |        | sub_ln84_3     | sub       | fabric                   | 0       |
|    select_ln84_1_fu_979_p3                             |     |        | select_ln84_1  | select    | auto_sel                 | 0       |
|    sparsemux_33_6_24_1_1_U93                           |     |        | tmp_5          | sparsemux | compactencoding_dontcare | 0       |
|    sub_ln84_4_fu_1076_p2                               |     |        | sub_ln84_4     | sub       | fabric                   | 0       |
|    sub_ln84_5_fu_1096_p2                               |     |        | sub_ln84_5     | sub       | fabric                   | 0       |
|    select_ln84_2_fu_1116_p3                            |     |        | select_ln84_2  | select    | auto_sel                 | 0       |
|    sparsemux_33_6_24_1_1_U94                           |     |        | tmp_12         | sparsemux | compactencoding_dontcare | 0       |
|    sub_ln84_6_fu_1213_p2                               |     |        | sub_ln84_6     | sub       | fabric                   | 0       |
|    sub_ln84_7_fu_1233_p2                               |     |        | sub_ln84_7     | sub       | fabric                   | 0       |
|    select_ln84_3_fu_1253_p3                            |     |        | select_ln84_3  | select    | auto_sel                 | 0       |
|    add_ln79_fu_1262_p2                                 |     |        | add_ln79       | add       | fabric                   | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9 | 1   |        |                |           |                          |         |
|    icmp_ln89_fu_351_p2                                 |     |        | icmp_ln89      | seteq     | auto                     | 0       |
|    add_ln89_1_fu_357_p2                                |     |        | add_ln89_1     | add       | fabric                   | 0       |
|    add_ln89_fu_369_p2                                  |     |        | add_ln89       | add       | fabric                   | 0       |
|    icmp_ln94_fu_375_p2                                 |     |        | icmp_ln94      | seteq     | auto                     | 0       |
|    select_ln89_fu_381_p3                               |     |        | select_ln89    | select    | auto_sel                 | 0       |
|    select_ln89_1_fu_613_p3                             |     |        | select_ln89_1  | select    | auto_sel                 | 0       |
|    select_ln89_2_fu_512_p3                             |     |        | select_ln89_2  | select    | auto_sel                 | 0       |
|    select_ln89_3_fu_519_p3                             |     |        | select_ln89_3  | select    | auto_sel                 | 0       |
|    select_ln89_4_fu_389_p3                             |     |        | select_ln89_4  | select    | auto_sel                 | 0       |
|    add_ln102_fu_435_p2                                 |     |        | add_ln102      | add       | fabric                   | 0       |
|    sparsemux_9_2_24_1_1_U164                           |     |        | t_cur          | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_9_2_17_1_1_U165                           |     |        | s_cur          | sparsemux | compactencoding_dontcare | 0       |
|    t_cur_1_fu_572_p3                                   |     |        | t_cur_1        | select    | auto_sel                 | 0       |
|    s_cur_1_fu_579_p3                                   |     |        | s_cur_1        | select    | auto_sel                 | 0       |
|    icmp_ln107_fu_457_p2                                |     |        | icmp_ln107     | setne     | auto                     | 0       |
|    icmp_ln107_1_fu_463_p2                              |     |        | icmp_ln107_1   | setlt     | auto                     | 0       |
|    and_ln107_fu_620_p2                                 |     |        | and_ln107      | and       | auto                     | 0       |
|    mul_24s_17s_41_5_1_U166                             | 1   | yes    | mul_ln110      | mul       | dsp                      | 0       |
|    add_ln110_fu_666_p2                                 |     |        | add_ln110      | add       | fabric                   | 0       |
|    xor_ln110_fu_680_p2                                 |     |        | xor_ln110      | xor       | auto                     | 0       |
|    and_ln110_fu_686_p2                                 |     |        | and_ln110      | and       | auto                     | 0       |
|    icmp_ln110_fu_710_p2                                |     |        | icmp_ln110     | seteq     | auto                     | 0       |
|    icmp_ln110_1_fu_726_p2                              |     |        | icmp_ln110_1   | seteq     | auto                     | 0       |
|    icmp_ln110_2_fu_732_p2                              |     |        | icmp_ln110_2   | seteq     | auto                     | 0       |
|    select_ln110_fu_738_p3                              |     |        | select_ln110   | select    | auto_sel                 | 0       |
|    xor_ln110_1_fu_746_p2                               |     |        | xor_ln110_1    | xor       | auto                     | 0       |
|    and_ln110_1_fu_752_p2                               |     |        | and_ln110_1    | and       | auto                     | 0       |
|    select_ln110_1_fu_758_p3                            |     |        | select_ln110_1 | select    | auto_sel                 | 0       |
|    and_ln110_2_fu_766_p2                               |     |        | and_ln110_2    | and       | auto                     | 0       |
|    xor_ln110_2_fu_772_p2                               |     |        | xor_ln110_2    | xor       | auto                     | 0       |
|    or_ln110_fu_778_p2                                  |     |        | or_ln110       | or        | auto                     | 0       |
|    xor_ln110_3_fu_784_p2                               |     |        | xor_ln110_3    | xor       | auto                     | 0       |
|    and_ln110_3_fu_790_p2                               |     |        | and_ln110_3    | and       | auto                     | 0       |
|    and_ln110_4_fu_796_p2                               |     |        | and_ln110_4    | and       | auto                     | 0       |
|    or_ln110_2_fu_802_p2                                |     |        | or_ln110_2     | or        | auto                     | 0       |
|    xor_ln110_4_fu_808_p2                               |     |        | xor_ln110_4    | xor       | auto                     | 0       |
|    and_ln110_5_fu_814_p2                               |     |        | and_ln110_5    | and       | auto                     | 0       |
|    select_ln110_2_fu_820_p3                            |     |        | select_ln110_2 | select    | auto_sel                 | 0       |
|    or_ln110_1_fu_828_p2                                |     |        | or_ln110_1     | or        | auto                     | 0       |
|    p_cur_fu_834_p3                                     |     |        | p_cur          | select    | auto_sel                 | 0       |
|    p_cur_1_fu_842_p3                                   |     |        | p_cur_1        | select    | auto_sel                 | 0       |
|    icmp_ln115_fu_479_p2                                |     |        | icmp_ln115     | seteq     | auto                     | 0       |
|    add_ln94_fu_485_p2                                  |     |        | add_ln94       | add       | fabric                   | 0       |
+--------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+----------------------------------------------------------------+-----------+-----------+------+------+--------+------------------------------------------------------------+------+---------+------------------+
| Name                                                           | Usage     | Type      | BRAM | URAM | Pragma | Variable                                                   | Impl | Latency | Bitwidth, Depth, |
|                                                                |           |           |      |      |        |                                                            |      |         | Banks            |
+----------------------------------------------------------------+-----------+-----------+------+------+--------+------------------------------------------------------------+------+---------+------------------+
| + top_kernel                                                   |           |           | 55   | 0    |        |                                                            |      |         |                  |
|   control_s_axi_U                                              | interface | s_axilite |      |      |        |                                                            |      |         |                  |
|   A_m_axi_U                                                    | interface | m_axi     | 2    |      |        |                                                            |      |         |                  |
|   C_m_axi_U                                                    | interface | m_axi     |      |      |        |                                                            |      |         |                  |
|   denom_row_U                                                  | ram_1p    |           | 1    |      | pragma | denom_row                                                  | bram | 1       | 24, 256, 1       |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U         | ram_t2p   |           | 6    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3         | bram | 1       | 24, 4096, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U         | ram_t2p   |           | 6    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2         | bram | 1       | 24, 4096, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U         | ram_t2p   |           | 6    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1         | bram | 1       | 24, 4096, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U           | ram_t2p   |           | 6    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A           | bram | 1       | 24, 4096, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U         | ram_t2p   |           | 6    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp         | bram | 1       | 24, 4096, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U       | ram_t2p   |           | 6    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1       | bram | 1       | 24, 4096, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U       | ram_t2p   |           | 6    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2       | bram | 1       | 24, 4096, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U       | ram_t2p   |           | 6    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3       | bram | 1       | 24, 4096, 1      |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U | ram_1p    |           | 1    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3 | bram | 1       | 17, 16, 1        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U | ram_1p    |           | 1    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2 | bram | 1       | 17, 16, 1        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U | ram_1p    |           | 1    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1 | bram | 1       | 17, 16, 1        |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U   | ram_1p    |           | 1    |      | pragma | top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem   | bram | 1       | 17, 16, 1        |
+----------------------------------------------------------------+-----------+-----------+------+------+--------+------------------------------------------------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Inferred Pragmas
+-----------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Type            | Options                                                                                                                   | Location                                                                                                                                                                    | Inferred From       |
+-----------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| ARRAY_PARTITION | dim=1 type=cyclic factor=4 variable=_ZZ10top_kernelPA64_8ap_fixedILi24ELi10EL9ap_q_mode0EL9ap_o_mode0ELi0EES4_E9scale_mem | variable top_kernel(ap_fixed<24, 10, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [64], ap_fixed<24, 10, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [64])::scale_mem in top_kernel top.cpp:33 | pipeline top.cpp:80 |
+-----------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+

* Valid Pragma Syntax
+-----------------+-----------------------------------------------+-------------------------------------+
| Type            | Options                                       | Location                            |
+-----------------+-----------------------------------------------+-------------------------------------+
| INTERFACE       | m_axi port=A_DRAM offset=slave bundle=A       | top.cpp:17 in top_kernel, A_DRAM    |
| INTERFACE       | m_axi port=C_DRAM offset=slave bundle=C       | top.cpp:18 in top_kernel, C_DRAM    |
| INTERFACE       | s_axilite port=return                         | top.cpp:19 in top_kernel, return    |
| BIND_STORAGE    | variable=A type=ram_t2p impl=bram             | top.cpp:25 in top_kernel, A         |
| BIND_STORAGE    | variable=tmp type=ram_t2p impl=bram           | top.cpp:26 in top_kernel, tmp       |
| BIND_STORAGE    | variable=denom_row type=ram_1p impl=bram      | top.cpp:27 in top_kernel, denom_row |
| ARRAY_PARTITION | variable=A cyclic factor=UF_NORM dim=2        | top.cpp:29 in top_kernel, A         |
| ARRAY_PARTITION | variable=tmp cyclic factor=UF_NORM dim=2      | top.cpp:30 in top_kernel, tmp       |
| ARRAY_PARTITION | variable=col_sum complete dim=1               | top.cpp:34 in top_kernel, col_sum   |
| BIND_STORAGE    | variable=scale_mem type=ram_1p impl=bram      | top.cpp:35 in top_kernel, scale_mem |
| PIPELINE        | ii=1                                          | top.cpp:39 in top_kernel            |
| PIPELINE        | ii=1                                          | top.cpp:47 in top_kernel            |
| PIPELINE        | ii=1                                          | top.cpp:61 in top_kernel            |
| DEPENDENCE      | variable=col_sum inter false                  | top.cpp:68 in top_kernel, col_sum   |
| UNROLL          |                                               | top.cpp:70 in top_kernel            |
| PIPELINE        | ii=1                                          | top.cpp:80 in top_kernel            |
| UNROLL          |                                               | top.cpp:82 in top_kernel            |
| PIPELINE        | ii=1                                          | top.cpp:95 in top_kernel            |
| BIND_OP         | variable=prod op=mul impl=dsp latency=MUL_LAT | top.cpp:109 in top_kernel, prod     |
+-----------------+-----------------------------------------------+-------------------------------------+


