19:48:44 INFO  : Registering command handlers for SDK TCF services
19:48:45 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\Lab03_problem1\Lab03_problem1.sdk\temp_xsdb_launch_script.tcl
19:48:50 INFO  : XSCT server has started successfully.
19:48:54 INFO  : Successfully done setting XSCT server connection channel  
19:48:54 INFO  : Processing command line option -hwspec D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper.hdf.
19:48:54 INFO  : Successfully done setting SDK workspace  
19:56:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:56:33 INFO  : 'jtag frequency' command is executed.
19:56:33 INFO  : Sourcing of 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:56:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:56:36 INFO  : FPGA configured successfully with bitstream "D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:56:37 INFO  : Context for 'APU' is selected.
19:56:37 INFO  : Hardware design information is loaded from 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:56:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:37 INFO  : Context for 'APU' is selected.
19:56:37 INFO  : 'stop' command is executed.
19:56:38 INFO  : 'ps7_init' command is executed.
19:56:38 INFO  : 'ps7_post_config' command is executed.
19:56:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:56:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:38 INFO  : The application 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:56:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:56:39 INFO  : 'con' command is executed.
19:56:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:56:39 INFO  : Disconnected from the channel tcfchan#1.
19:58:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:58:20 INFO  : 'jtag frequency' command is executed.
19:58:20 INFO  : Sourcing of 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:58:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:58:23 INFO  : FPGA configured successfully with bitstream "D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:58:23 INFO  : Context for 'APU' is selected.
19:58:25 INFO  : Hardware design information is loaded from 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:25 INFO  : Context for 'APU' is selected.
19:58:25 INFO  : 'stop' command is executed.
19:58:25 INFO  : 'ps7_init' command is executed.
19:58:25 INFO  : 'ps7_post_config' command is executed.
19:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:58:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:26 INFO  : The application 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:26 INFO  : 'con' command is executed.
19:58:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:58:26 INFO  : Disconnected from the channel tcfchan#2.
20:03:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:54 INFO  : 'jtag frequency' command is executed.
20:03:54 INFO  : Sourcing of 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:03:56 INFO  : FPGA configured successfully with bitstream "D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:03:56 INFO  : Context for 'APU' is selected.
20:03:58 INFO  : Hardware design information is loaded from 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:03:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:58 INFO  : Context for 'APU' is selected.
20:03:58 INFO  : 'stop' command is executed.
20:03:59 INFO  : 'ps7_init' command is executed.
20:03:59 INFO  : 'ps7_post_config' command is executed.
20:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:59 INFO  : The application 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:59 INFO  : 'con' command is executed.
20:03:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:03:59 INFO  : Disconnected from the channel tcfchan#3.
20:12:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:12:07 INFO  : 'jtag frequency' command is executed.
20:12:07 INFO  : Sourcing of 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:12:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:12:10 INFO  : FPGA configured successfully with bitstream "D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:12:10 INFO  : Context for 'APU' is selected.
20:12:12 INFO  : Hardware design information is loaded from 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:12:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:12 INFO  : Context for 'APU' is selected.
20:12:12 INFO  : 'stop' command is executed.
20:12:12 INFO  : 'ps7_init' command is executed.
20:12:12 INFO  : 'ps7_post_config' command is executed.
20:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:13 INFO  : The application 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:13 INFO  : 'con' command is executed.
20:12:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:12:13 INFO  : Disconnected from the channel tcfchan#4.
20:15:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:15:07 INFO  : 'jtag frequency' command is executed.
20:15:07 INFO  : Sourcing of 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:15:09 INFO  : FPGA configured successfully with bitstream "D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:15:09 INFO  : Context for 'APU' is selected.
20:15:11 INFO  : Hardware design information is loaded from 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:15:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:11 INFO  : Context for 'APU' is selected.
20:15:11 INFO  : 'stop' command is executed.
20:15:12 INFO  : 'ps7_init' command is executed.
20:15:12 INFO  : 'ps7_post_config' command is executed.
20:15:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:15:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:12 INFO  : The application 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:12 INFO  : 'con' command is executed.
20:15:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:15:12 INFO  : Disconnected from the channel tcfchan#5.
20:17:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:17:28 INFO  : 'jtag frequency' command is executed.
20:17:28 INFO  : Sourcing of 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:17:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:17:30 INFO  : FPGA configured successfully with bitstream "D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:17:31 INFO  : Context for 'APU' is selected.
20:17:33 INFO  : Hardware design information is loaded from 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:17:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:33 INFO  : Context for 'APU' is selected.
20:17:33 INFO  : 'stop' command is executed.
20:17:35 INFO  : 'ps7_init' command is executed.
20:17:35 INFO  : 'ps7_post_config' command is executed.
20:17:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:17:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:37 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
20:17:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf
----------------End of Script----------------

20:18:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:18:08 INFO  : 'jtag frequency' command is executed.
20:18:08 INFO  : Sourcing of 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:18:12 ERROR : fpga configuration failed. DONE PIN is not HIGH
20:18:12 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
20:18:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

20:18:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:18:37 INFO  : 'jtag frequency' command is executed.
20:18:37 INFO  : Sourcing of 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:18:41 INFO  : FPGA configured successfully with bitstream "D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:18:41 INFO  : Context for 'APU' is selected.
20:18:41 INFO  : Hardware design information is loaded from 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:18:41 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:41 INFO  : Context for 'APU' is selected.
20:18:41 INFO  : 'stop' command is executed.
20:18:42 INFO  : 'ps7_init' command is executed.
20:18:42 INFO  : 'ps7_post_config' command is executed.
20:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:42 INFO  : The application 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:42 INFO  : 'con' command is executed.
20:18:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:18:42 INFO  : Disconnected from the channel tcfchan#6.
20:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:20:59 INFO  : 'jtag frequency' command is executed.
20:20:59 INFO  : Sourcing of 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:21:02 INFO  : FPGA configured successfully with bitstream "D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:21:02 INFO  : Context for 'APU' is selected.
20:21:04 INFO  : Hardware design information is loaded from 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:21:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:04 INFO  : Context for 'APU' is selected.
20:21:04 INFO  : 'stop' command is executed.
20:21:06 INFO  : 'ps7_init' command is executed.
20:21:06 INFO  : 'ps7_post_config' command is executed.
20:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:21:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:09 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
20:21:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf
----------------End of Script----------------

20:21:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:21:56 INFO  : 'jtag frequency' command is executed.
20:21:56 INFO  : Sourcing of 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:21:58 INFO  : FPGA configured successfully with bitstream "D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:21:59 INFO  : Context for 'APU' is selected.
20:21:59 INFO  : Hardware design information is loaded from 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:21:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:59 INFO  : Context for 'APU' is selected.
20:21:59 INFO  : 'stop' command is executed.
20:21:59 INFO  : 'ps7_init' command is executed.
20:21:59 INFO  : 'ps7_post_config' command is executed.
20:21:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:21:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:59 INFO  : The application 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:59 INFO  : 'con' command is executed.
20:21:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:22:00 INFO  : Disconnected from the channel tcfchan#7.
20:27:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:27:41 INFO  : 'jtag frequency' command is executed.
20:27:41 INFO  : Sourcing of 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:27:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:27:43 INFO  : FPGA configured successfully with bitstream "D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:27:43 INFO  : Context for 'APU' is selected.
20:27:46 INFO  : Hardware design information is loaded from 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:27:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:27:46 INFO  : Context for 'APU' is selected.
20:27:46 INFO  : 'stop' command is executed.
20:27:48 INFO  : 'ps7_init' command is executed.
20:27:48 INFO  : 'ps7_post_config' command is executed.
20:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:27:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:27:50 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
20:27:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf
----------------End of Script----------------

20:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:28:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:28:41 INFO  : 'jtag frequency' command is executed.
20:28:41 INFO  : Sourcing of 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:28:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:28:43 INFO  : FPGA configured successfully with bitstream "D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:28:43 INFO  : Context for 'APU' is selected.
20:28:43 INFO  : Hardware design information is loaded from 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:28:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:43 INFO  : Context for 'APU' is selected.
20:28:43 INFO  : 'stop' command is executed.
20:28:44 INFO  : 'ps7_init' command is executed.
20:28:44 INFO  : 'ps7_post_config' command is executed.
20:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:44 INFO  : The application 'D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:28:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/Lab03_problem1/Lab03_problem1.sdk/problem1/Debug/problem1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:28:44 INFO  : 'con' command is executed.
20:28:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:28:44 INFO  : Disconnected from the channel tcfchan#8.
