`begin_keywords "1800-2017"
`line 1 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 1
 
 
 

`line 5 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
 
 

`line 8 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
 
`line 8 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
`line 1 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 1
 
`line 3 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0

`line 3 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 
 
 
 
 
 
 
 

`line 13 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 

`line 16 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 
















`line 34 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 


`line 38 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
 







`line 47 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 














`line 62 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 















`line 78 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 








`line 87 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 













`line 101 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 











`line 113 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 











`line 125 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 















`line 141 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
















`line 158 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 









`line 168 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 














`line 183 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 















`line 199 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 
















`line 216 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 0
 






`line 223 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/common_cells-f9d1cdce7573d0e2/include/common_cells/registers.svh" 2
`line 8 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0


`line 10 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
module snitch_icache #(
     
    parameter int NR_FETCH_PORTS = -1,
     
    parameter int L0_LINE_COUNT = -1,
     
    parameter int LINE_WIDTH = -1,
     
    parameter int LINE_COUNT = -1,
     
    parameter int SET_COUNT = 1,
     
    parameter int FETCH_AW = -1,
     
    parameter int FETCH_DW = -1,
     
    parameter int FILL_AW = -1,
     
    parameter int FILL_DW = -1,
     
     
     
     
    parameter bit EARLY_LATCH = 0,
     
     
     
     
     
     
    parameter int L0_EARLY_TAG_WIDTH = -1,
     
    parameter bit ISO_CROSSING      = 1,
     
    parameter type sram_cfg_data_t  = logic,
    parameter type sram_cfg_tag_t   = logic,

`line 47 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    parameter type axi_req_t = logic,
    parameter type axi_rsp_t = logic
) (
    input  logic clk_i,
    input  logic clk_d2_i,
    input  logic rst_ni,

`line 54 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    input  logic                               enable_prefetching_i,
    output snitch_icache_pkg::icache_events_t [NR_FETCH_PORTS-1:0] icache_events_o,

`line 57 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    input  logic [NR_FETCH_PORTS-1:0]               flush_valid_i,
    output logic [NR_FETCH_PORTS-1:0]               flush_ready_o,

`line 60 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    input  logic [NR_FETCH_PORTS-1:0][FETCH_AW-1:0] inst_addr_i,
    output logic [NR_FETCH_PORTS-1:0][FETCH_DW-1:0] inst_data_o,
    input  logic [NR_FETCH_PORTS-1:0]               inst_cacheable_i,
    input  logic [NR_FETCH_PORTS-1:0]               inst_valid_i,
    output logic [NR_FETCH_PORTS-1:0]               inst_ready_o,
    output logic [NR_FETCH_PORTS-1:0]               inst_error_o,

`line 67 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    input  sram_cfg_data_t  sram_cfg_data_i,
    input  sram_cfg_tag_t   sram_cfg_tag_i,

`line 70 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    output axi_req_t axi_req_o,
    input  axi_rsp_t axi_rsp_i
);

`line 74 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
     
     
    localparam int PendingCount = 2;
    localparam snitch_icache_pkg::config_t CFG = '{
        NR_FETCH_PORTS:     NR_FETCH_PORTS,
        LINE_WIDTH:         LINE_WIDTH,
        LINE_COUNT:         LINE_COUNT,
        L0_LINE_COUNT:      L0_LINE_COUNT,
        SET_COUNT:          SET_COUNT,
        PENDING_COUNT:      PendingCount,
        FETCH_AW:           FETCH_AW,
        FETCH_DW:           FETCH_DW,
        FILL_AW:            FILL_AW,
        FILL_DW:            FILL_DW,
        EARLY_LATCH:        EARLY_LATCH,
        BUFFER_LOOKUP:      0,
        GUARANTEE_ORDERING: 0,

`line 92 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        FETCH_ALIGN: $clog2(FETCH_DW/8),
        FILL_ALIGN:  $clog2(FILL_DW/8),
        LINE_ALIGN:  $clog2(LINE_WIDTH/8),
        COUNT_ALIGN: $clog2(LINE_COUNT),
        SET_ALIGN:   $clog2(SET_COUNT),
        TAG_WIDTH:   FETCH_AW - $clog2(LINE_WIDTH/8) - $clog2(LINE_COUNT) + 1,
        L0_TAG_WIDTH: FETCH_AW - $clog2(LINE_WIDTH/8),
        L0_EARLY_TAG_WIDTH:
          (L0_EARLY_TAG_WIDTH == -1) ? FETCH_AW - $clog2(LINE_WIDTH/8) : L0_EARLY_TAG_WIDTH,
        ID_WIDTH_REQ: $clog2(NR_FETCH_PORTS) + 1,
        ID_WIDTH_RESP: 2*NR_FETCH_PORTS,
        PENDING_IW:  $clog2(PendingCount)
    };

`line 106 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
     
     
    
     
          
          
          
            
          
          
          
          
          
          
          
             
          
             
        
        
          
             
          
             
    
    
     

`line 134 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
     
    logic [NR_FETCH_PORTS-1:0][FETCH_AW-1:0]   early_addr;
    logic [NR_FETCH_PORTS-1:0][LINE_WIDTH-1:0] early_data;
    logic [NR_FETCH_PORTS-1:0]                 early_valid;
    logic [NR_FETCH_PORTS-1:0]                 early_ready;
    logic [NR_FETCH_PORTS-1:0]                 early_error;

`line 141 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
     
     
     
     
     
    typedef struct packed {
        logic [CFG.FETCH_AW-1:0]     addr;
        logic [CFG.ID_WIDTH_REQ-1:0] id;
    } prefetch_req_t;

`line 151 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    typedef struct packed {
        logic [CFG.LINE_WIDTH-1:0]    data;
        logic                         error;
        logic [CFG.ID_WIDTH_RESP-1:0] id;
    } prefetch_resp_t;

`line 157 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    prefetch_req_t [NR_FETCH_PORTS-1:0] prefetch_req       ;
    logic          [NR_FETCH_PORTS-1:0] prefetch_req_valid ;
    logic          [NR_FETCH_PORTS-1:0] prefetch_req_ready ;

`line 161 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    prefetch_req_t prefetch_lookup_req       ;
    logic          prefetch_lookup_req_valid ;
    logic          prefetch_lookup_req_ready ;

`line 165 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    prefetch_resp_t [NR_FETCH_PORTS-1:0]  prefetch_rsp       ;
    logic           [NR_FETCH_PORTS-1:0]  prefetch_rsp_valid ;
    logic           [NR_FETCH_PORTS-1:0]  prefetch_rsp_ready ;

`line 169 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    prefetch_resp_t prefetch_lookup_rsp       ;
    logic           prefetch_lookup_rsp_valid ;
    logic           prefetch_lookup_rsp_ready ;

`line 173 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    typedef struct packed {
        logic [CFG.FETCH_AW-1:0]   addr;
        logic [CFG.PENDING_IW-1:0] id;
        logic                      bypass;
    } miss_refill_req_t;
    miss_refill_req_t handler_req, bypass_req, bypass_req_q, refill_req;
    logic handler_req_valid, bypass_req_valid, bypass_req_valid_q, refill_req_valid;
    logic handler_req_ready, bypass_req_ready, bypass_req_ready_q, refill_req_ready;

`line 182 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    typedef struct packed {
        logic [CFG.LINE_WIDTH-1:0] data;
        logic                      error;
        logic [CFG.PENDING_IW-1:0] id;
        logic                      bypass;
    } miss_refill_rsp_t;
    miss_refill_rsp_t handler_rsp, bypass_rsp, bypass_rsp_q, refill_rsp;
    logic handler_rsp_valid, bypass_rsp_valid, bypass_rsp_valid_q, refill_rsp_valid;
    logic handler_rsp_ready, bypass_rsp_ready, bypass_rsp_ready_q, refill_rsp_ready;

`line 192 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    logic [NR_FETCH_PORTS-1:0][FETCH_DW-1:0] bypass_data;
    logic [NR_FETCH_PORTS-1:0]               bypass_error;
    logic [NR_FETCH_PORTS-1:0]               bypass_valid;
    logic [NR_FETCH_PORTS-1:0]               bypass_ready;
    logic [NR_FETCH_PORTS-1:0][FETCH_AW-1:0] bypass_addr;

`line 198 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
     
    logic [NR_FETCH_PORTS-1:0] in_cache_valid, in_bypass_valid;
    logic [NR_FETCH_PORTS-1:0] in_cache_ready, in_bypass_ready;
    logic [NR_FETCH_PORTS-1:0] [FETCH_DW-1:0] in_cache_data, in_bypass_data;
    logic [NR_FETCH_PORTS-1:0] in_cache_error, in_bypass_error;
    for (genvar i = 0; i < NR_FETCH_PORTS; i++) begin : gen_prefetcher
        prefetch_req_t local_prefetch_req;
        logic          local_prefetch_req_valid;
        logic          local_prefetch_req_ready;
        prefetch_resp_t local_prefetch_rsp;
        logic           local_prefetch_rsp_valid;
        logic           local_prefetch_rsp_ready;

`line 211 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        assign in_cache_valid[i] = inst_cacheable_i[i] & inst_valid_i[i];
        assign in_bypass_valid[i] = ~inst_cacheable_i[i] & inst_valid_i[i];
        assign inst_ready_o[i] = (inst_cacheable_i[i] & in_cache_ready [i])
                               | (~inst_cacheable_i[i] & in_bypass_ready [i]);
         
        assign {inst_error_o[i], inst_data_o[i]} =
            ({($bits(in_cache_data[i])+1){inst_cacheable_i[i]}}
              & {in_cache_error [i], in_cache_data[i]})
          | (~{($bits(in_cache_data[i])+1){inst_cacheable_i[i]}}
              & {in_bypass_error[i], in_bypass_data[i]});

`line 222 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        snitch_icache_l0 #(
            .CFG   ( CFG ),
            .L0_ID (  i  )
        ) i_snitch_icache_l0 (
            .clk_i ( clk_d2_i ),
            .rst_ni,
            .flush_valid_i   ( flush_valid_i[i]       ),
            .enable_prefetching_i,
            .icache_events_o ( icache_events_o [i]    ),
            .in_addr_i       ( inst_addr_i    [i]     ),
            .in_data_o       ( in_cache_data  [i]     ),
            .in_error_o      ( in_cache_error [i]     ),
            .in_valid_i      ( in_cache_valid [i]     ),
            .in_ready_o      ( in_cache_ready [i]     ),

`line 237 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
            .out_req_addr_o  ( local_prefetch_req.addr   ),
            .out_req_id_o    ( local_prefetch_req.id     ),
            .out_req_valid_o ( local_prefetch_req_valid ),
            .out_req_ready_i ( local_prefetch_req_ready ),

`line 242 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
            .out_rsp_data_i  ( local_prefetch_rsp.data   ),
            .out_rsp_error_i ( local_prefetch_rsp.error  ),
            .out_rsp_id_i    ( local_prefetch_rsp.id     ),
            .out_rsp_valid_i ( local_prefetch_rsp_valid  ),
            .out_rsp_ready_o ( local_prefetch_rsp_ready  )
        );

`line 249 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        isochronous_spill_register  #(
            .T      ( prefetch_req_t ),
            .Bypass ( !ISO_CROSSING  )
        ) i_spill_register_prefetch_req (
            .src_clk_i   ( clk_d2_i                 ),
            .src_rst_ni  ( rst_ni                   ),
            .src_valid_i ( local_prefetch_req_valid ),
            .src_ready_o ( local_prefetch_req_ready ),
            .src_data_i  ( local_prefetch_req       ),
            .dst_clk_i   ( clk_i                    ),
            .dst_rst_ni  ( rst_ni                   ),
            .dst_valid_o ( prefetch_req_valid [i]   ),
            .dst_ready_i ( prefetch_req_ready [i]   ),
            .dst_data_o  ( prefetch_req [i]         )
        );

`line 265 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        isochronous_spill_register  #(
            .T      ( prefetch_resp_t ),
            .Bypass ( !ISO_CROSSING   )
        ) i_spill_register_prefetch_resp (
            .src_clk_i   ( clk_i                    ),
            .src_rst_ni  ( rst_ni                   ),
            .src_valid_i ( prefetch_rsp_valid [i]   ),
            .src_ready_o ( prefetch_rsp_ready [i]   ),
            .src_data_i  ( prefetch_rsp [i]         ),
            .dst_clk_i   ( clk_d2_i                 ),
            .dst_rst_ni  ( rst_ni                   ),
            .dst_valid_o ( local_prefetch_rsp_valid ),
            .dst_ready_i ( local_prefetch_rsp_ready ),
            .dst_data_o  ( local_prefetch_rsp       )
        );

`line 281 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    end

`line 283 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    l0_to_bypass #(
        .CFG         ( CFG )
    ) i_l0_to_bypass (
        .clk_i ( clk_d2_i ),
        .rst_ni,

`line 289 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        .in_valid_i ( in_bypass_valid ),
        .in_ready_o ( in_bypass_ready ),
        .in_addr_i  ( inst_addr_i     ),
        .in_data_o  ( in_bypass_data  ),
        .in_error_o ( in_bypass_error ),

`line 295 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        .refill_req_addr_o   ( bypass_req.addr    ),
        .refill_req_bypass_o ( bypass_req.bypass  ),
        .refill_req_valid_o  ( bypass_req_valid   ),
        .refill_req_ready_i  ( bypass_req_ready   ),

`line 300 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        .refill_rsp_data_i   ( bypass_rsp_q.data  ),
        .refill_rsp_error_i  ( bypass_rsp_q.error ),
        .refill_rsp_valid_i  ( bypass_rsp_valid_q ),
        .refill_rsp_ready_o  ( bypass_rsp_ready_q )
    );

`line 306 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    assign bypass_req.id = '0;

`line 308 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    isochronous_spill_register  #(
        .T      ( miss_refill_req_t ),
        .Bypass ( !ISO_CROSSING  )
    ) i_spill_register_bypass_req (
        .src_clk_i   ( clk_d2_i           ),
        .src_rst_ni  ( rst_ni             ),
        .src_valid_i ( bypass_req_valid   ),
        .src_ready_o ( bypass_req_ready   ),
        .src_data_i  ( bypass_req         ),
        .dst_clk_i   ( clk_i              ),
        .dst_rst_ni  ( rst_ni             ),
        .dst_valid_o ( bypass_req_valid_q ),
        .dst_ready_i ( bypass_req_ready_q ),
        .dst_data_o  ( bypass_req_q       )
    );

`line 324 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    isochronous_spill_register  #(
        .T      ( miss_refill_rsp_t ),
        .Bypass ( !ISO_CROSSING   )
    ) i_spill_register_bypass_resp (
        .src_clk_i   ( clk_i              ),
        .src_rst_ni  ( rst_ni             ),
        .src_valid_i ( bypass_rsp_valid   ),
        .src_ready_o ( bypass_rsp_ready   ),
        .src_data_i  ( bypass_rsp         ),
        .dst_clk_i   ( clk_d2_i           ),
        .dst_rst_ni  ( rst_ni             ),
        .dst_valid_o ( bypass_rsp_valid_q ),
        .dst_ready_i ( bypass_rsp_ready_q ),
        .dst_data_o  ( bypass_rsp_q       )
    );

`line 340 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
     
     
    stream_arbiter #(
        .DATA_T ( prefetch_req_t ),
        .N_INP  ( NR_FETCH_PORTS )
    ) i_stream_arbiter (
        .clk_i,
        .rst_ni,
        .inp_data_i  ( prefetch_req              ),
        .inp_valid_i ( prefetch_req_valid        ),
        .inp_ready_o ( prefetch_req_ready        ),
        .oup_data_o  ( prefetch_lookup_req       ),
        .oup_valid_o ( prefetch_lookup_req_valid ),
        .oup_ready_i ( prefetch_lookup_req_ready )
    );

`line 356 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
     
     
     
    for (genvar i = 0; i < NR_FETCH_PORTS; i++) begin : gen_resp
        assign prefetch_rsp[i] = prefetch_lookup_rsp;
         
        assign prefetch_rsp_valid[i] =
            ((|((prefetch_rsp[i].id >> 2*i) & 2'b11)) & prefetch_lookup_rsp_valid);
    end
    assign prefetch_lookup_rsp_ready = |prefetch_rsp_ready;

`line 367 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
     

`line 369 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
     
    logic [CFG.FETCH_AW-1:0]     lookup_addr  ;
    logic [CFG.ID_WIDTH_REQ-1:0] lookup_id    ;
    logic [CFG.SET_ALIGN-1:0]    lookup_set   ;
    logic                        lookup_hit   ;
    logic [CFG.LINE_WIDTH-1:0]   lookup_data  ;
    logic                        lookup_error ;
    logic                        lookup_valid ;
    logic                        lookup_ready ;

`line 379 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    logic [CFG.COUNT_ALIGN-1:0]  write_addr  ;
    logic [CFG.SET_ALIGN-1:0]    write_set   ;
    logic [CFG.LINE_WIDTH-1:0]   write_data  ;
    logic [CFG.TAG_WIDTH-1:0]    write_tag   ;
    logic                        write_error ;
    logic                        write_valid ;
    logic                        write_ready ;

`line 387 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    logic flush_valid, flush_ready;
    logic flush_valid_lookup, flush_ready_lookup;

`line 390 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    assign flush_ready_o = {CFG.NR_FETCH_PORTS{flush_ready}};
    assign flush_valid = |flush_valid_i;

`line 393 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
     
     
    if (ISO_CROSSING) begin : gen_flush_crossing
        isochronous_4phase_handshake
        i_isochronous_4phase_handshake (
            .src_clk_i   ( clk_d2_i           ),
            .src_rst_ni  ( rst_ni             ),
            .src_valid_i ( flush_valid        ),
            .src_ready_o ( flush_ready        ),
            .dst_clk_i   ( clk_i              ),
            .dst_rst_ni  ( rst_ni             ),
            .dst_valid_o ( flush_valid_lookup ),
            .dst_ready_i ( flush_ready_lookup )
        );
    end else begin : gen_no_flush_crossing
        assign flush_valid_lookup = flush_valid;
        assign flush_ready = flush_ready_lookup;
    end

`line 412 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    snitch_icache_lookup #(
        .CFG (CFG),
        .sram_cfg_tag_t (sram_cfg_tag_t),
        .sram_cfg_data_t (sram_cfg_data_t)
    ) i_lookup (
        .clk_i,
        .rst_ni,

`line 420 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        .flush_valid_i (flush_valid_lookup  ),
        .flush_ready_o (flush_ready_lookup  ),

`line 423 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        .in_addr_i     ( prefetch_lookup_req.addr  ),
        .in_id_i       ( prefetch_lookup_req.id    ),
        .in_valid_i    ( prefetch_lookup_req_valid ),
        .in_ready_o    ( prefetch_lookup_req_ready ),

`line 428 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        .out_addr_o    ( lookup_addr        ),
        .out_id_o      ( lookup_id          ),
        .out_set_o     ( lookup_set         ),
        .out_hit_o     ( lookup_hit         ),
        .out_data_o    ( lookup_data        ),
        .out_error_o   ( lookup_error       ),
        .out_valid_o   ( lookup_valid       ),
        .out_ready_i   ( lookup_ready       ),

`line 437 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        .write_addr_i  ( write_addr         ),
        .write_set_i   ( write_set          ),
        .write_data_i  ( write_data         ),
        .write_tag_i   ( write_tag          ),
        .write_error_i ( write_error        ),
        .write_valid_i ( write_valid        ),
        .write_ready_o ( write_ready        ),

`line 445 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        .sram_cfg_tag_i,
        .sram_cfg_data_i
    );

`line 449 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
     
     
     
     
    snitch_icache_handler #(CFG) i_handler (
        .clk_i,
        .rst_ni,

`line 457 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        .in_req_addr_i   ( lookup_addr        ),
        .in_req_id_i     ( lookup_id          ),
        .in_req_set_i    ( lookup_set         ),
        .in_req_hit_i    ( lookup_hit         ),
        .in_req_data_i   ( lookup_data        ),
        .in_req_error_i  ( lookup_error       ),
        .in_req_valid_i  ( lookup_valid       ),
        .in_req_ready_o  ( lookup_ready       ),

`line 466 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        .in_rsp_data_o   ( prefetch_lookup_rsp.data  ),
        .in_rsp_error_o  ( prefetch_lookup_rsp.error ),
        .in_rsp_id_o     ( prefetch_lookup_rsp.id    ),
        .in_rsp_valid_o  ( prefetch_lookup_rsp_valid ),
        .in_rsp_ready_i  ( prefetch_lookup_rsp_ready ),

`line 472 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        .write_addr_o    ( write_addr         ),
        .write_set_o     ( write_set          ),
        .write_data_o    ( write_data         ),
        .write_tag_o     ( write_tag          ),
        .write_error_o   ( write_error        ),
        .write_valid_o   ( write_valid        ),
        .write_ready_i   ( write_ready        ),

`line 480 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        .out_req_addr_o  ( handler_req.addr    ),
        .out_req_id_o    ( handler_req.id      ),
        .out_req_valid_o ( handler_req_valid   ),
        .out_req_ready_i ( handler_req_ready   ),

`line 485 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        .out_rsp_data_i  ( handler_rsp.data    ),
        .out_rsp_error_i ( handler_rsp.error   ),
        .out_rsp_id_i    ( handler_rsp.id      ),
        .out_rsp_valid_i ( handler_rsp_valid   ),
        .out_rsp_ready_o ( handler_rsp_ready   )
    );
    assign handler_req.bypass = 1'b0;
     
    stream_arbiter #(
        .DATA_T ( miss_refill_req_t ),
        .N_INP  ( 2                 )
    ) i_stream_arbiter_miss_refill (
        .clk_i,
        .rst_ni,
        .inp_data_i  ( {bypass_req_q, handler_req}             ),
        .inp_valid_i ( {bypass_req_valid_q, handler_req_valid} ),
        .inp_ready_o ( {bypass_req_ready_q, handler_req_ready} ),
        .oup_data_o  ( refill_req                              ),
        .oup_valid_o ( refill_req_valid                        ),
        .oup_ready_i ( refill_req_ready                        )
    );
     
    stream_demux #(
        .N_OUP  ( 2                 )
    ) i_stream_demux_miss_refill (
        .inp_valid_i ( refill_rsp_valid  ),
        .inp_ready_o ( refill_rsp_ready  ),

`line 513 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        .oup_sel_i   ( refill_rsp.bypass ),

`line 515 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        .oup_valid_o ( {{bypass_rsp_valid, handler_rsp_valid}} ),
        .oup_ready_i ( {{bypass_rsp_ready, handler_rsp_ready}} )
    );

`line 519 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    assign handler_rsp = refill_rsp;
    assign bypass_rsp = refill_rsp;

`line 522 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
     
    snitch_icache_refill #(
        .CFG(CFG),
        .axi_req_t (axi_req_t),
        .axi_rsp_t (axi_rsp_t)
    ) i_refill (
        .clk_i,
        .rst_ni,

`line 531 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        .in_req_addr_i   ( refill_req.addr    ),
        .in_req_id_i     ( refill_req.id      ),
        .in_req_bypass_i ( refill_req.bypass  ),
        .in_req_valid_i  ( refill_req_valid   ),
        .in_req_ready_o  ( refill_req_ready   ),

`line 537 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
        .in_rsp_data_o   ( refill_rsp.data    ),
        .in_rsp_error_o  ( refill_rsp.error   ),
        .in_rsp_id_o     ( refill_rsp.id      ),
        .in_rsp_bypass_o ( refill_rsp.bypass  ),
        .in_rsp_valid_o  ( refill_rsp_valid   ),
        .in_rsp_ready_i  ( refill_rsp_ready   ),
        .axi_req_o (axi_req_o),
        .axi_rsp_i (axi_rsp_i)
    );

`line 547 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
endmodule

`line 549 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
 
 
module l0_to_bypass #(
    parameter snitch_icache_pkg::config_t CFG = '0
) (
    input  logic                clk_i,
    input  logic                rst_ni,

`line 557 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    input  logic [CFG.NR_FETCH_PORTS-1:0]                   in_valid_i,
    output logic [CFG.NR_FETCH_PORTS-1:0]                   in_ready_o,
    input  logic [CFG.NR_FETCH_PORTS-1:0][CFG.FETCH_AW-1:0] in_addr_i,
    output logic [CFG.NR_FETCH_PORTS-1:0][CFG.FETCH_DW-1:0] in_data_o,
    output logic [CFG.NR_FETCH_PORTS-1:0]                   in_error_o,

`line 563 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    output logic [CFG.FETCH_AW-1:0] refill_req_addr_o,
    output logic                    refill_req_bypass_o,
    output logic                    refill_req_valid_o,
    input  logic                    refill_req_ready_i,

`line 568 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    input  logic [CFG.LINE_WIDTH-1:0] refill_rsp_data_i,
    input  logic                      refill_rsp_error_i,
    input  logic                      refill_rsp_valid_i,
    output logic                      refill_rsp_ready_o
);

`line 574 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    assign refill_req_bypass_o = 1'b1;

`line 576 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    logic [CFG.NR_FETCH_PORTS-1:0] in_valid;
    logic [CFG.NR_FETCH_PORTS-1:0] in_ready;

`line 579 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    typedef enum logic [1:0] {
        Idle, RequestData, WaitResponse, PresentResponse
    } state_e;
    state_e [CFG.NR_FETCH_PORTS-1:0] state_d , state_q;

`line 584 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
     
    logic [CFG.NR_FETCH_PORTS-1:0][CFG.FETCH_AW-1:0] in_addr_masked;
    for (genvar i = 0; i < CFG.NR_FETCH_PORTS; i++) begin : gen_masked_addr
        assign in_addr_masked[i] = in_addr_i[i] >> CFG.LINE_ALIGN << CFG.LINE_ALIGN;
    end
    stream_arbiter #(
        .DATA_T ( logic [CFG.FETCH_AW-1:0] ),
        .N_INP  ( CFG.NR_FETCH_PORTS )
    ) i_stream_arbiter (
        .clk_i,
        .rst_ni,
        .inp_data_i  ( in_addr_masked     ),
        .inp_valid_i ( in_valid           ),
        .inp_ready_o ( in_ready           ),
        .oup_data_o  ( refill_req_addr_o  ),
        .oup_valid_o ( refill_req_valid_o ),
        .oup_ready_i ( refill_req_ready_i )
    );

`line 603 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    localparam int unsigned NrFetchPortsBin =
      CFG.NR_FETCH_PORTS == 1 ? 1 : $clog2(CFG.NR_FETCH_PORTS);

`line 606 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    logic [CFG.NR_FETCH_PORTS-1:0] rsp_fifo_mux;
    logic [NrFetchPortsBin-1:0] onehot_mux;
    logic [CFG.NR_FETCH_PORTS-1:0] rsp_fifo_pop;
    logic rsp_fifo_full;

`line 611 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    logic [CFG.NR_FETCH_PORTS-1:0] rsp_valid;
    logic [CFG.NR_FETCH_PORTS-1:0] rsp_ready;

`line 614 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    fifo_v3 #(
        .DATA_WIDTH ( CFG.NR_FETCH_PORTS ),
        .DEPTH      ( 4              )
    ) rsp_fifo (
        .clk_i,
        .rst_ni,
        .flush_i    ( 1'b0                  ),
        .testmode_i ( 1'b0                  ),
        .full_o     ( rsp_fifo_full         ),
        .empty_o    (                       ),
        .usage_o    (                       ),
        .data_i     ( {in_valid & in_ready} ),
        .push_i     ( |{in_valid & in_ready}),
        .data_o     ( rsp_fifo_mux          ),
        .pop_i      ( |rsp_fifo_pop         )
    );


`line 632 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    onehot_to_bin #(
        .ONEHOT_WIDTH (CFG.NR_FETCH_PORTS)
    ) i_onehot_to_bin (
        .onehot (rsp_fifo_mux),
        .bin (onehot_mux)
    );

`line 639 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    assign rsp_ready = '1;

`line 641 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    stream_demux #(
        .N_OUP  ( CFG.NR_FETCH_PORTS     )
    ) i_stream_mux_miss_refill (
        .inp_valid_i ( refill_rsp_valid_i ),
        .inp_ready_o ( refill_rsp_ready_o ),
        .oup_sel_i   ( onehot_mux ),
        .oup_valid_o ( rsp_valid ),
        .oup_ready_i ( rsp_ready )
    );

`line 651 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    for (genvar i = 0; i < CFG.NR_FETCH_PORTS; i++) begin : gen_bypass_request
        always_comb begin
            state_d[i] = state_q[i];
            in_ready_o[i] = 1'b0;
            rsp_fifo_pop[i] = 1'b0;
            in_valid[i] = 1'b0;
            unique case (state_q[i])
                 
                Idle: if (in_valid_i[i]) state_d[i] = RequestData;
                RequestData: begin
                     
                    if (!rsp_fifo_full) begin
                        in_valid[i] = 1'b1;
                        if (in_ready[i]) state_d[i] = WaitResponse;
                    end
                end
                WaitResponse: begin
                    if (rsp_valid[i]) begin
                        rsp_fifo_pop[i] = 1'b1;
                        state_d[i] = PresentResponse;
                    end
                end
                 
                PresentResponse: begin
                    state_d[i] = Idle;
                    in_ready_o[i] = 1'b1;
                end
                default:;
            endcase
        end
        logic [CFG.FILL_DW-1:0] fill_rsp_data;
        assign fill_rsp_data =
          refill_rsp_data_i >> (in_addr_i[i][CFG.LINE_ALIGN-1:CFG.FETCH_ALIGN] * CFG.FETCH_DW);
        

`line 685 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
  always_ff @(posedge (clk_i)) begin   
`line 685 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    {in_data_o[i], in_error_o[i]} <= (rsp_valid[i]) ? ({fill_rsp_data[CFG.FETCH_DW-1:0], refill_rsp_error_i}) : ({in_data_o[i], in_error_o[i]});   
`line 685 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
  end
    end

`line 688 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    
`line 688 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
  always_ff @(posedge ( clk_i) or negedge ( rst_ni)) begin                           
`line 688 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    if (! rst_ni) begin                                                             
`line 688 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
      state_q <= ('{default: Idle});                                                        
`line 688 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    end else begin                                                                   
`line 688 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
      state_q <= (state_d);                                                                  
`line 688 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
    end                                                                              
`line 688 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
  end

`line 690 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 0
endmodule

`line 692 "/repo/hw/ip/snitch_icache/src/snitch_icache.sv" 2
