TimeQuest Timing Analyzer report for External
Sat Jan 04 10:33:57 2025
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50m'
 13. Slow 1200mV 85C Model Setup: 'receiver:uart_Rx|ready'
 14. Slow 1200mV 85C Model Setup: 'wr_en'
 15. Slow 1200mV 85C Model Hold: 'clk_50m'
 16. Slow 1200mV 85C Model Hold: 'receiver:uart_Rx|ready'
 17. Slow 1200mV 85C Model Hold: 'wr_en'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clk_50m'
 26. Slow 1200mV 0C Model Setup: 'receiver:uart_Rx|ready'
 27. Slow 1200mV 0C Model Setup: 'wr_en'
 28. Slow 1200mV 0C Model Hold: 'clk_50m'
 29. Slow 1200mV 0C Model Hold: 'receiver:uart_Rx|ready'
 30. Slow 1200mV 0C Model Hold: 'wr_en'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clk_50m'
 38. Fast 1200mV 0C Model Setup: 'receiver:uart_Rx|ready'
 39. Fast 1200mV 0C Model Setup: 'wr_en'
 40. Fast 1200mV 0C Model Hold: 'receiver:uart_Rx|ready'
 41. Fast 1200mV 0C Model Hold: 'clk_50m'
 42. Fast 1200mV 0C Model Hold: 'wr_en'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; External                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.5%      ;
;     Processor 3            ;   5.9%      ;
;     Processor 4            ;   4.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                         ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+
; Clock Name             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                    ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+
; clk_50m                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50m }                ;
; receiver:uart_Rx|ready ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { receiver:uart_Rx|ready } ;
; wr_en                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { wr_en }                  ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                    ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name             ; Note                                                          ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; 116.18 MHz ; 116.18 MHz      ; clk_50m                ;                                                               ;
; 402.25 MHz ; 402.25 MHz      ; receiver:uart_Rx|ready ;                                                               ;
; 560.54 MHz ; 250.0 MHz       ; wr_en                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary             ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; clk_50m                ; -7.607 ; -4646.467     ;
; receiver:uart_Rx|ready ; -1.486 ; -94.492       ;
; wr_en                  ; -0.784 ; -5.072        ;
+------------------------+--------+---------------+


+------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary             ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; clk_50m                ; 0.342 ; 0.000         ;
; receiver:uart_Rx|ready ; 0.357 ; 0.000         ;
; wr_en                  ; 0.358 ; 0.000         ;
+------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------------------+--------+-----------------+
; Clock                  ; Slack  ; End Point TNS   ;
+------------------------+--------+-----------------+
; clk_50m                ; -3.000 ; -1339.000       ;
; wr_en                  ; -3.000 ; -15.000         ;
; receiver:uart_Rx|ready ; -1.000 ; -76.000         ;
+------------------------+--------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50m'                                                                                                                                             ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.607 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.876      ;
; -7.604 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.873      ;
; -7.595 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.864      ;
; -7.592 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.861      ;
; -7.520 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.788      ;
; -7.517 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.785      ;
; -7.502 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.771      ;
; -7.496 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.765      ;
; -7.494 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.762      ;
; -7.491 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.760      ;
; -7.491 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.759      ;
; -7.488 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.757      ;
; -7.479 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.748      ;
; -7.476 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.745      ;
; -7.404 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.672      ;
; -7.401 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.669      ;
; -7.386 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.655      ;
; -7.380 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.649      ;
; -7.378 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.646      ;
; -7.377 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.645      ;
; -7.376 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.644      ;
; -7.375 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.644      ;
; -7.375 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.643      ;
; -7.374 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.642      ;
; -7.373 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.641      ;
; -7.372 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.641      ;
; -7.370 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.638      ;
; -7.367 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.635      ;
; -7.363 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.632      ;
; -7.360 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.629      ;
; -7.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[10] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.629      ;
; -7.355 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[10] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.626      ;
; -7.355 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.623      ;
; -7.354 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.625      ;
; -7.351 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.622      ;
; -7.350 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[3]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.621      ;
; -7.349 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.617      ;
; -7.347 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[3]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.618      ;
; -7.345 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.613      ;
; -7.345 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.613      ;
; -7.343 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[1]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.611      ;
; -7.342 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.610      ;
; -7.340 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[1]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.608      ;
; -7.339 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.607      ;
; -7.338 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[2]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.606      ;
; -7.338 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.607      ;
; -7.337 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.608      ;
; -7.337 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.608      ;
; -7.336 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[12] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.607      ;
; -7.335 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[11] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.606      ;
; -7.335 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[2]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.603      ;
; -7.334 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.605      ;
; -7.334 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.605      ;
; -7.333 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[9]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.604      ;
; -7.333 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[12] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.604      ;
; -7.332 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[11] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.603      ;
; -7.332 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.601      ;
; -7.330 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.601      ;
; -7.330 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[9]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.601      ;
; -7.327 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.598      ;
; -7.326 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[8]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.597      ;
; -7.325 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.596      ;
; -7.323 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[8]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.594      ;
; -7.322 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.593      ;
; -7.320 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.591      ;
; -7.319 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[21] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.587      ;
; -7.317 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.586      ;
; -7.316 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[21] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.584      ;
; -7.314 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.585      ;
; -7.313 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.581      ;
; -7.311 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.580      ;
; -7.308 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.579      ;
; -7.307 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.575      ;
; -7.305 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.576      ;
; -7.302 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.570      ;
; -7.302 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.571      ;
; -7.299 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.567      ;
; -7.299 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.567      ;
; -7.296 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.565      ;
; -7.293 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.561      ;
; -7.288 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.556      ;
; -7.286 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.555      ;
; -7.285 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.553      ;
; -7.280 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.549      ;
; -7.270 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.539      ;
; -7.264 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.533      ;
; -7.262 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.530      ;
; -7.261 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.529      ;
; -7.260 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.528      ;
; -7.259 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[41] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.528      ;
; -7.259 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.527      ;
; -7.258 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.526      ;
; -7.257 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.525      ;
; -7.256 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[40] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.525      ;
; -7.254 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.522      ;
; -7.251 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.273      ; 8.519      ;
; -7.249 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.520      ;
; -7.247 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[41] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.516      ;
; -7.244 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[40] ; clk_50m      ; clk_50m     ; 1.000        ; 0.274      ; 8.513      ;
; -7.243 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.276      ; 8.514      ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'receiver:uart_Rx|ready'                                                                                                        ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                         ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; -1.486 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.403      ;
; -1.486 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.403      ;
; -1.486 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.403      ;
; -1.486 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.403      ;
; -1.486 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.403      ;
; -1.486 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.403      ;
; -1.469 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.386      ;
; -1.469 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.386      ;
; -1.469 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.386      ;
; -1.469 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.386      ;
; -1.469 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.386      ;
; -1.469 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.386      ;
; -1.469 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.386      ;
; -1.469 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.386      ;
; -1.392 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.325      ;
; -1.392 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.325      ;
; -1.370 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.287      ;
; -1.370 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.287      ;
; -1.370 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.287      ;
; -1.370 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.287      ;
; -1.370 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.287      ;
; -1.370 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.287      ;
; -1.356 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.289      ;
; -1.356 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.289      ;
; -1.356 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.289      ;
; -1.356 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.289      ;
; -1.356 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.289      ;
; -1.356 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.289      ;
; -1.356 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.289      ;
; -1.356 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.289      ;
; -1.351 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.268      ;
; -1.351 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.268      ;
; -1.351 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.268      ;
; -1.351 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.268      ;
; -1.351 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.268      ;
; -1.351 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.268      ;
; -1.351 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.268      ;
; -1.351 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.078     ; 2.268      ;
; -1.330 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.067     ; 2.258      ;
; -1.330 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.067     ; 2.258      ;
; -1.330 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.067     ; 2.258      ;
; -1.330 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.067     ; 2.258      ;
; -1.330 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.067     ; 2.258      ;
; -1.330 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.067     ; 2.258      ;
; -1.330 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.067     ; 2.258      ;
; -1.330 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.067     ; 2.258      ;
; -1.316 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.243      ;
; -1.316 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.243      ;
; -1.316 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.243      ;
; -1.316 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.243      ;
; -1.316 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.243      ;
; -1.316 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.243      ;
; -1.316 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.243      ;
; -1.316 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.243      ;
; -1.310 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.242      ;
; -1.270 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.197      ;
; -1.270 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.197      ;
; -1.270 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.197      ;
; -1.270 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.197      ;
; -1.270 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.197      ;
; -1.270 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.197      ;
; -1.270 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.197      ;
; -1.270 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.068     ; 2.197      ;
; -1.256 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.188      ;
; -1.248 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.180      ;
; -1.248 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.180      ;
; -1.248 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.180      ;
; -1.248 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.180      ;
; -1.248 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.180      ;
; -1.248 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.180      ;
; -1.248 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.180      ;
; -1.248 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.180      ;
; -1.247 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.180      ;
; -1.247 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.180      ;
; -1.247 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.180      ;
; -1.247 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.180      ;
; -1.235 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.168      ;
; -1.235 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.168      ;
; -1.235 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.168      ;
; -1.235 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.168      ;
; -1.235 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.168      ;
; -1.235 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.168      ;
; -1.235 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.168      ;
; -1.235 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.168      ;
; -1.225 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.157      ;
; -1.225 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.157      ;
; -1.225 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.157      ;
; -1.225 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.157      ;
; -1.225 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.157      ;
; -1.225 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.157      ;
; -1.225 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.157      ;
; -1.225 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.063     ; 2.157      ;
; -1.224 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.157      ;
; -1.224 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.062     ; 2.157      ;
; -1.204 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.067     ; 2.132      ;
; -1.204 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.067     ; 2.132      ;
; -1.204 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.067     ; 2.132      ;
; -1.204 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.067     ; 2.132      ;
; -1.204 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.067     ; 2.132      ;
; -1.204 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.067     ; 2.132      ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'wr_en'                                                                                                              ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -0.784 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 1.000        ; -0.064     ; 1.715      ;
; -0.740 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 1.673      ;
; -0.681 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 1.614      ;
; -0.673 ; In_Buff:In_Buff_u|outputRegFile[1][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.074     ; 1.574      ;
; -0.657 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 1.000        ; -0.064     ; 1.588      ;
; -0.544 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 1.000        ; -0.064     ; 1.475      ;
; -0.530 ; In_Buff:In_Buff_u|outputRegFile[0][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.074     ; 1.431      ;
; -0.524 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 1.000        ; -0.064     ; 1.455      ;
; -0.515 ; In_Buff:In_Buff_u|outputRegFile[1][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.076     ; 1.414      ;
; -0.514 ; In_Buff:In_Buff_u|outputRegFile[2][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.076     ; 1.413      ;
; -0.509 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 1.442      ;
; -0.506 ; In_Buff:In_Buff_u|outputRegFile[1][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.074     ; 1.407      ;
; -0.502 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 1.435      ;
; -0.495 ; In_Buff:In_Buff_u|outputRegFile[1][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.075     ; 1.395      ;
; -0.495 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 1.428      ;
; -0.476 ; In_Buff:In_Buff_u|outputRegFile[3][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.076     ; 1.375      ;
; -0.476 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 1.409      ;
; -0.466 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 1.399      ;
; -0.465 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 1.398      ;
; -0.457 ; In_Buff:In_Buff_u|outputRegFile[3][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.075     ; 1.357      ;
; -0.451 ; In_Buff:In_Buff_u|outputRegFile[1][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.075     ; 1.351      ;
; -0.451 ; In_Buff:In_Buff_u|outputRegFile[2][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.075     ; 1.351      ;
; -0.444 ; In_Buff:In_Buff_u|outputRegFile[0][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.075     ; 1.344      ;
; -0.427 ; In_Buff:In_Buff_u|outputRegFile[0][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.075     ; 1.327      ;
; -0.414 ; In_Buff:In_Buff_u|outputRegFile[2][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.074     ; 1.315      ;
; -0.405 ; In_Buff:In_Buff_u|outputRegFile[0][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.075     ; 1.305      ;
; -0.395 ; In_Buff:In_Buff_u|outputRegFile[1][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.075     ; 1.295      ;
; -0.390 ; In_Buff:In_Buff_u|outputRegFile[0][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.075     ; 1.290      ;
; -0.374 ; In_Buff:In_Buff_u|outputRegFile[3][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.075     ; 1.274      ;
; -0.360 ; In_Buff:In_Buff_u|outputRegFile[0][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.075     ; 1.260      ;
; -0.360 ; In_Buff:In_Buff_u|outputRegFile[0][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.075     ; 1.260      ;
; -0.355 ; In_Buff:In_Buff_u|outputRegFile[3][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.074     ; 1.256      ;
; -0.349 ; In_Buff:In_Buff_u|outputRegFile[1][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.075     ; 1.249      ;
; -0.339 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 1.272      ;
; -0.317 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 1.250      ;
; -0.317 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 1.250      ;
; -0.308 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 1.241      ;
; -0.293 ; In_Buff:In_Buff_u|outputRegFile[3][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.073     ; 1.195      ;
; -0.288 ; In_Buff:In_Buff_u|outputRegFile[3][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.073     ; 1.190      ;
; -0.265 ; In_Buff:In_Buff_u|outputRegFile[0][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.074     ; 1.166      ;
; -0.262 ; In_Buff:In_Buff_u|outputRegFile[2][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.073     ; 1.164      ;
; -0.238 ; In_Buff:In_Buff_u|outputRegFile[2][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.074     ; 1.139      ;
; -0.235 ; In_Buff:In_Buff_u|outputRegFile[3][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.075     ; 1.135      ;
; -0.217 ; In_Buff:In_Buff_u|outputRegFile[2][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.075     ; 1.117      ;
; -0.206 ; In_Buff:In_Buff_u|outputRegFile[2][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.076     ; 1.105      ;
; -0.194 ; In_Buff:In_Buff_u|outputRegFile[2][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.074     ; 1.095      ;
; -0.168 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 1.101      ;
; -0.166 ; In_Buff:In_Buff_u|outputRegFile[3][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.075     ; 1.066      ;
; -0.032 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|bulbs[1] ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 0.965      ;
; -0.021 ; In_Buff:In_Buff_u|outputRegFile[1][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.075     ; 0.921      ;
; -0.011 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|bulbs[0] ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 0.944      ;
; 0.274  ; transmitter:uart_Tx|flag1             ; transmitter:uart_Tx|flag1  ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 1.000        ; -0.062     ; 0.659      ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50m'                                                                                                                                                                   ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.342 ; receiver:uart_Rx|scratch[4]                                 ; receiver:uart_Rx|scratch[4]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; receiver:uart_Rx|scratch[5]                                 ; receiver:uart_Rx|scratch[5]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; receiver:uart_Rx|scratch[7]                                 ; receiver:uart_Rx|scratch[7]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; receiver:uart_Rx|scratch[1]                                 ; receiver:uart_Rx|scratch[1]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; receiver:uart_Rx|scratch[0]                                 ; receiver:uart_Rx|scratch[0]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_B    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_B    ; clk_50m      ; clk_50m     ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.MULTIPLY_0     ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.MULTIPLY_0     ; clk_50m      ; clk_50m     ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.UNPACK         ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.UNPACK         ; clk_50m      ; clk_50m     ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_2    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_2    ; clk_50m      ; clk_50m     ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.ROUND          ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.ROUND          ; clk_50m      ; clk_50m     ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ADD_0       ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ADD_0       ; clk_50m      ; clk_50m     ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_2 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_2 ; clk_50m      ; clk_50m     ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; receiver:uart_Rx|scratch[6]                                 ; receiver:uart_Rx|scratch[6]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; receiver:uart_Rx|scratch[3]                                 ; receiver:uart_Rx|scratch[3]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; receiver:uart_Rx|scratch[2]                                 ; receiver:uart_Rx|scratch[2]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.077      ; 0.577      ;
; 0.345 ; baudrate:uart_baud|rx_acc[4]                                ; baudrate:uart_baud|rx_acc[4]                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.078      ; 0.580      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[0]               ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[0]               ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[1]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[2]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|rdy               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|rdy               ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|rdy                  ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|rdy                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; transmitter:uart_Tx|bit_pos[2]                              ; transmitter:uart_Tx|bit_pos[2]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; transmitter:uart_Tx|bit_pos[1]                              ; transmitter:uart_Tx|bit_pos[1]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; transmitter:uart_Tx|bit_pos[0]                              ; transmitter:uart_Tx|bit_pos[0]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z_m[23]              ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z_m[23]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_1    ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_1    ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[26]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[26]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[25]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[25]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[24]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[24]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[4]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[4]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[3]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[3]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[2]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[2]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.WAIT_REQ       ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.WAIT_REQ       ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[22]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[22]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.WAIT_REQ    ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.WAIT_REQ    ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; receiver:uart_Rx|sample[0]                                  ; receiver:uart_Rx|sample[0]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; receiver:uart_Rx|sample[1]                                  ; receiver:uart_Rx|sample[1]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; receiver:uart_Rx|sample[2]                                  ; receiver:uart_Rx|sample[2]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; receiver:uart_Rx|bit_pos[2]                                 ; receiver:uart_Rx|bit_pos[2]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; receiver:uart_Rx|bit_pos[1]                                 ; receiver:uart_Rx|bit_pos[1]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; receiver:uart_Rx|bit_pos[3]                                 ; receiver:uart_Rx|bit_pos[3]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|rdy                 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|rdy                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[31]               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[31]               ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[22]               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[22]               ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[26]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[26]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ALIGN         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ALIGN         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[26]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[26]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.UNPACK        ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.UNPACK        ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ADD_0         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ADD_0         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ROUND         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ROUND         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_2   ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_2   ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_1   ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_1   ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|guard               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|guard               ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|round_bit           ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|round_bit           ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z_m[23]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z_m[23]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.WAIT_REQ      ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.WAIT_REQ      ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|rdy                  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|rdy                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.WAIT_REQ       ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.WAIT_REQ       ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z_m[23]              ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z_m[23]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_1    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_1    ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[5]             ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[5]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[0]             ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[4]             ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[4]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[3]             ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[3]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[2]             ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; transmitter:uart_Tx|state.TX_STATE_START                    ; transmitter:uart_Tx|state.TX_STATE_START                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; transmitter:uart_Tx|state.TX_STATE_STOP                     ; transmitter:uart_Tx|state.TX_STATE_STOP                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; transmitter:uart_Tx|flag2                                   ; transmitter:uart_Tx|flag2                                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z[31]                ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z[31]                ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[31]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[31]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z[22]                ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z[22]                ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.ROUND          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.ROUND          ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|guard                ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|guard                ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|round_bit            ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|round_bit            ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_2    ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_2    ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.DIVIDE_0       ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.DIVIDE_0       ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_B    ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_B    ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.UNPACK         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.UNPACK         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[23]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[23]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[22]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[22]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[21]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[21]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[20]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[20]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[19]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[19]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[18]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[18]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[17]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[17]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[16]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[16]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[15]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[15]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[14]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[14]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[13]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[13]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[12]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[12]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[11]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[11]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[10]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[10]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[9]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[9]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[8]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[8]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[7]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[7]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[6]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[6]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[5]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[5]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[1]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[1]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[0]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[0]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|dividend[27]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|dividend[27]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.062      ; 0.577      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'receiver:uart_Rx|ready'                                                                                                              ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                         ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.357 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|i[3]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[1]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.580      ;
; 0.383 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[5][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.206      ;
; 0.393 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[4][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.216      ;
; 0.398 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[5][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.221      ;
; 0.407 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[5][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.230      ;
; 0.413 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[5][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.236      ;
; 0.415 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[4][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.238      ;
; 0.416 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[4][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.239      ;
; 0.418 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[0][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.241      ;
; 0.422 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[2][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.245      ;
; 0.424 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[1][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.637      ; 1.248      ;
; 0.424 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[0][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.247      ;
; 0.427 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[0][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.250      ;
; 0.430 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[2][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.253      ;
; 0.431 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[6][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.631      ; 1.249      ;
; 0.436 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[2][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.259      ;
; 0.436 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[0][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.259      ;
; 0.438 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[5][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.261      ;
; 0.438 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[6][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.631      ; 1.256      ;
; 0.439 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[4][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.262      ;
; 0.440 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[4][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.263      ;
; 0.449 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[4][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.272      ;
; 0.452 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[0][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.275      ;
; 0.453 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.673      ;
; 0.459 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[3][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.632      ; 1.278      ;
; 0.462 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[6][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.631      ; 1.280      ;
; 0.466 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[4][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.289      ;
; 0.467 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[7][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.633      ; 1.287      ;
; 0.467 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[1][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.637      ; 1.291      ;
; 0.473 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[6][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.631      ; 1.291      ;
; 0.474 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[4][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.297      ;
; 0.474 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[6][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.631      ; 1.292      ;
; 0.479 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[7][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.633      ; 1.299      ;
; 0.480 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[7][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.633      ; 1.300      ;
; 0.482 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[1][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.637      ; 1.306      ;
; 0.487 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[3][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.632      ; 1.306      ;
; 0.487 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[1][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.637      ; 1.311      ;
; 0.488 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[2][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.311      ;
; 0.490 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[6][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.631      ; 1.308      ;
; 0.490 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[7][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.633      ; 1.310      ;
; 0.492 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[3][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.632      ; 1.311      ;
; 0.494 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[2][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.317      ;
; 0.495 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[3][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.632      ; 1.314      ;
; 0.499 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[7][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.633      ; 1.319      ;
; 0.506 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[7][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.633      ; 1.326      ;
; 0.507 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[8][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.637      ; 1.331      ;
; 0.510 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[8][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.637      ; 1.334      ;
; 0.510 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[1][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.637      ; 1.334      ;
; 0.511 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[3][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.632      ; 1.330      ;
; 0.518 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[3][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.632      ; 1.337      ;
; 0.519 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[5][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.342      ;
; 0.527 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[7][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.633      ; 1.347      ;
; 0.528 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[1][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.637      ; 1.352      ;
; 0.531 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[5][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.354      ;
; 0.534 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[2][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.357      ;
; 0.538 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[1][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.637      ; 1.362      ;
; 0.539 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[0][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.362      ;
; 0.540 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[8][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.363      ;
; 0.557 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[8][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.637      ; 1.381      ;
; 0.561 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[0][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.384      ;
; 0.562 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[1][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.637      ; 1.386      ;
; 0.565 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[6][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.631      ; 1.383      ;
; 0.565 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[8][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.637      ; 1.389      ;
; 0.570 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[3][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.632      ; 1.389      ;
; 0.572 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[0][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.395      ;
; 0.577 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[3][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.632      ; 1.396      ;
; 0.585 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[2][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.637      ; 1.409      ;
; 0.591 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[6][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.631      ; 1.409      ;
; 0.604 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[2][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.637      ; 1.428      ;
; 0.605 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[5][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.636      ; 1.428      ;
; 0.608 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[8][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.637      ; 1.432      ;
; 0.614 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[8][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.637      ; 1.438      ;
; 0.614 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[7][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.633      ; 1.434      ;
; 0.615 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.835      ;
; 0.643 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[8][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.637      ; 1.467      ;
; 0.711 ; In_Buff:In_Buff_u|i[3]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.931      ;
; 0.749 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[1]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.969      ;
; 0.750 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 0.970      ;
; 0.817 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.037      ;
; 0.820 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.040      ;
; 0.822 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.042      ;
; 1.000 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.220      ;
; 1.530 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[8][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.064      ; 1.751      ;
; 1.530 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[8][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.064      ; 1.751      ;
; 1.530 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[8][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.064      ; 1.751      ;
; 1.538 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.758      ;
; 1.538 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.758      ;
; 1.538 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.758      ;
; 1.538 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.758      ;
; 1.538 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.758      ;
; 1.538 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.758      ;
; 1.538 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.758      ;
; 1.538 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.758      ;
; 1.557 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|regFile[8][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.064      ; 1.778      ;
; 1.557 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|regFile[8][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.064      ; 1.778      ;
; 1.557 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|regFile[8][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.064      ; 1.778      ;
; 1.581 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|regFile[5][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.063      ; 1.801      ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'wr_en'                                                                                                              ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; transmitter:uart_Tx|flag1             ; transmitter:uart_Tx|flag1  ; wr_en        ; wr_en       ; 0.000        ; 0.062      ; 0.580      ;
; 0.535 ; In_Buff:In_Buff_u|outputRegFile[1][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; 0.095      ; 0.827      ;
; 0.602 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|bulbs[0] ; wr_en        ; wr_en       ; 0.000        ; 0.062      ; 0.821      ;
; 0.610 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|bulbs[1] ; wr_en        ; wr_en       ; 0.000        ; 0.062      ; 0.829      ;
; 0.636 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 0.000        ; 0.062      ; 0.855      ;
; 0.657 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 0.000        ; 0.062      ; 0.876      ;
; 0.662 ; In_Buff:In_Buff_u|outputRegFile[3][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; 0.095      ; 0.954      ;
; 0.664 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 0.000        ; 0.062      ; 0.883      ;
; 0.675 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 0.000        ; 0.062      ; 0.894      ;
; 0.689 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 0.000        ; 0.062      ; 0.908      ;
; 0.692 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 0.000        ; 0.062      ; 0.911      ;
; 0.693 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 0.000        ; 0.062      ; 0.912      ;
; 0.717 ; In_Buff:In_Buff_u|outputRegFile[2][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.096      ; 1.010      ;
; 0.730 ; In_Buff:In_Buff_u|outputRegFile[2][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.094      ; 1.021      ;
; 0.735 ; In_Buff:In_Buff_u|outputRegFile[2][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.095      ; 1.027      ;
; 0.749 ; In_Buff:In_Buff_u|outputRegFile[0][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.095      ; 1.041      ;
; 0.751 ; In_Buff:In_Buff_u|outputRegFile[2][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.094      ; 1.042      ;
; 0.765 ; In_Buff:In_Buff_u|outputRegFile[3][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.095      ; 1.057      ;
; 0.787 ; In_Buff:In_Buff_u|outputRegFile[2][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; 0.096      ; 1.080      ;
; 0.800 ; In_Buff:In_Buff_u|outputRegFile[0][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.095      ; 1.092      ;
; 0.803 ; In_Buff:In_Buff_u|outputRegFile[1][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.095      ; 1.095      ;
; 0.807 ; In_Buff:In_Buff_u|outputRegFile[3][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.096      ; 1.100      ;
; 0.810 ; In_Buff:In_Buff_u|outputRegFile[3][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.097      ; 1.104      ;
; 0.819 ; In_Buff:In_Buff_u|outputRegFile[1][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.095      ; 1.111      ;
; 0.837 ; In_Buff:In_Buff_u|outputRegFile[0][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; 0.095      ; 1.129      ;
; 0.839 ; In_Buff:In_Buff_u|outputRegFile[3][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.096      ; 1.132      ;
; 0.848 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 0.000        ; 0.062      ; 1.067      ;
; 0.853 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 0.000        ; 0.062      ; 1.072      ;
; 0.859 ; In_Buff:In_Buff_u|outputRegFile[0][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.095      ; 1.151      ;
; 0.874 ; In_Buff:In_Buff_u|outputRegFile[3][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.094      ; 1.165      ;
; 0.909 ; In_Buff:In_Buff_u|outputRegFile[0][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; 0.095      ; 1.201      ;
; 0.916 ; In_Buff:In_Buff_u|outputRegFile[2][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.096      ; 1.209      ;
; 0.924 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 0.000        ; 0.062      ; 1.143      ;
; 0.929 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 0.000        ; 0.062      ; 1.148      ;
; 0.931 ; In_Buff:In_Buff_u|outputRegFile[0][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.094      ; 1.222      ;
; 0.941 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 0.000        ; 0.062      ; 1.160      ;
; 0.944 ; In_Buff:In_Buff_u|outputRegFile[3][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; 0.094      ; 1.235      ;
; 0.947 ; In_Buff:In_Buff_u|outputRegFile[0][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.094      ; 1.238      ;
; 0.955 ; In_Buff:In_Buff_u|outputRegFile[1][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.094      ; 1.246      ;
; 0.957 ; In_Buff:In_Buff_u|outputRegFile[2][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.094      ; 1.248      ;
; 0.968 ; In_Buff:In_Buff_u|outputRegFile[3][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.094      ; 1.259      ;
; 0.981 ; In_Buff:In_Buff_u|outputRegFile[0][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.095      ; 1.273      ;
; 1.001 ; In_Buff:In_Buff_u|outputRegFile[1][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.095      ; 1.293      ;
; 1.008 ; In_Buff:In_Buff_u|outputRegFile[1][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.094      ; 1.299      ;
; 1.009 ; In_Buff:In_Buff_u|outputRegFile[1][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.094      ; 1.300      ;
; 1.024 ; In_Buff:In_Buff_u|outputRegFile[2][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; 0.094      ; 1.315      ;
; 1.039 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 0.000        ; 0.060      ; 1.256      ;
; 1.044 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 0.000        ; 0.060      ; 1.261      ;
; 1.115 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 0.000        ; 0.060      ; 1.332      ;
; 1.132 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 0.000        ; 0.060      ; 1.349      ;
; 1.146 ; In_Buff:In_Buff_u|outputRegFile[1][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; 0.096      ; 1.439      ;
; 1.218 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 0.000        ; 0.062      ; 1.437      ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                     ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name             ; Note                                                          ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; 130.91 MHz ; 130.91 MHz      ; clk_50m                ;                                                               ;
; 444.84 MHz ; 444.84 MHz      ; receiver:uart_Rx|ready ;                                                               ;
; 627.75 MHz ; 250.0 MHz       ; wr_en                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary              ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; clk_50m                ; -6.639 ; -4054.976     ;
; receiver:uart_Rx|ready ; -1.248 ; -77.953       ;
; wr_en                  ; -0.593 ; -3.553        ;
+------------------------+--------+---------------+


+------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary              ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; clk_50m                ; 0.298 ; 0.000         ;
; receiver:uart_Rx|ready ; 0.312 ; 0.000         ;
; wr_en                  ; 0.312 ; 0.000         ;
+------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------------+--------+----------------+
; Clock                  ; Slack  ; End Point TNS  ;
+------------------------+--------+----------------+
; clk_50m                ; -3.000 ; -1339.000      ;
; wr_en                  ; -3.000 ; -15.000        ;
; receiver:uart_Rx|ready ; -1.000 ; -76.000        ;
+------------------------+--------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50m'                                                                                                                                              ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.639 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.879      ;
; -6.637 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.877      ;
; -6.610 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.848      ;
; -6.608 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.846      ;
; -6.557 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.794      ;
; -6.555 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.792      ;
; -6.539 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.779      ;
; -6.537 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.777      ;
; -6.533 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.770      ;
; -6.531 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.768      ;
; -6.525 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.763      ;
; -6.510 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.748      ;
; -6.508 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.746      ;
; -6.507 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.745      ;
; -6.457 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.694      ;
; -6.455 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.692      ;
; -6.439 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.679      ;
; -6.437 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.677      ;
; -6.433 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.670      ;
; -6.431 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.668      ;
; -6.425 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.663      ;
; -6.411 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.648      ;
; -6.410 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.647      ;
; -6.410 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.648      ;
; -6.409 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.646      ;
; -6.408 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.645      ;
; -6.408 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.646      ;
; -6.407 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.645      ;
; -6.406 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.643      ;
; -6.404 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.641      ;
; -6.398 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[10] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.638      ;
; -6.396 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.636      ;
; -6.396 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[10] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.636      ;
; -6.394 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.634      ;
; -6.390 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[3]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.630      ;
; -6.388 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[3]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.628      ;
; -6.384 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.621      ;
; -6.382 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[1]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.619      ;
; -6.382 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.619      ;
; -6.380 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.620      ;
; -6.380 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[1]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.617      ;
; -6.379 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.619      ;
; -6.379 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[11] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.619      ;
; -6.378 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[12] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.618      ;
; -6.378 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.618      ;
; -6.377 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.617      ;
; -6.377 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[11] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.617      ;
; -6.377 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.614      ;
; -6.377 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.615      ;
; -6.376 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[21] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.613      ;
; -6.376 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[2]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.613      ;
; -6.376 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[9]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.616      ;
; -6.376 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[12] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.616      ;
; -6.375 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.615      ;
; -6.374 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[21] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.611      ;
; -6.374 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[2]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.611      ;
; -6.374 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[9]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.614      ;
; -6.373 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.613      ;
; -6.371 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.611      ;
; -6.370 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[8]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.610      ;
; -6.369 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.609      ;
; -6.368 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.608      ;
; -6.368 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[8]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.608      ;
; -6.366 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.606      ;
; -6.361 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.598      ;
; -6.359 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.596      ;
; -6.359 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.596      ;
; -6.359 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.597      ;
; -6.358 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.598      ;
; -6.357 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.594      ;
; -6.357 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.594      ;
; -6.355 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.593      ;
; -6.355 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.592      ;
; -6.343 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.580      ;
; -6.341 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.579      ;
; -6.340 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.577      ;
; -6.340 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.580      ;
; -6.339 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[40] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.579      ;
; -6.337 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[41] ; clk_50m      ; clk_50m     ; 1.000        ; 0.245      ; 7.577      ;
; -6.337 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.575      ;
; -6.333 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.570      ;
; -6.331 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.568      ;
; -6.328 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.566      ;
; -6.326 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.563      ;
; -6.325 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.563      ;
; -6.323 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.561      ;
; -6.322 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.559      ;
; -6.320 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.246      ; 7.561      ;
; -6.311 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.548      ;
; -6.310 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.547      ;
; -6.310 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.548      ;
; -6.310 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[40] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.548      ;
; -6.309 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.546      ;
; -6.308 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.545      ;
; -6.308 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.545      ;
; -6.308 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[41] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.546      ;
; -6.307 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.243      ; 7.545      ;
; -6.306 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.543      ;
; -6.304 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.242      ; 7.541      ;
; -6.304 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.246      ; 7.545      ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'receiver:uart_Rx|ready'                                                                                                         ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                         ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; -1.248 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.174      ;
; -1.248 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.174      ;
; -1.248 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.174      ;
; -1.248 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.174      ;
; -1.248 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.174      ;
; -1.248 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.174      ;
; -1.234 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.160      ;
; -1.234 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.160      ;
; -1.234 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.160      ;
; -1.234 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.160      ;
; -1.234 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.160      ;
; -1.234 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.160      ;
; -1.234 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.160      ;
; -1.234 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.160      ;
; -1.167 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 2.107      ;
; -1.167 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 2.107      ;
; -1.135 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 2.075      ;
; -1.135 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 2.075      ;
; -1.135 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 2.075      ;
; -1.135 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 2.075      ;
; -1.135 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 2.075      ;
; -1.135 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 2.075      ;
; -1.135 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 2.075      ;
; -1.135 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 2.075      ;
; -1.131 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.057      ;
; -1.131 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.057      ;
; -1.131 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.057      ;
; -1.131 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.057      ;
; -1.131 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.057      ;
; -1.131 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.057      ;
; -1.131 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.057      ;
; -1.131 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.057      ;
; -1.123 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.049      ;
; -1.123 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.049      ;
; -1.123 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.049      ;
; -1.123 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.049      ;
; -1.123 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.049      ;
; -1.123 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.069     ; 2.049      ;
; -1.118 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.059     ; 2.054      ;
; -1.118 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.059     ; 2.054      ;
; -1.118 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.059     ; 2.054      ;
; -1.118 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.059     ; 2.054      ;
; -1.118 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.059     ; 2.054      ;
; -1.118 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.059     ; 2.054      ;
; -1.118 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.059     ; 2.054      ;
; -1.118 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.059     ; 2.054      ;
; -1.094 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 2.034      ;
; -1.069 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.061     ; 2.003      ;
; -1.069 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.061     ; 2.003      ;
; -1.069 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.061     ; 2.003      ;
; -1.069 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.061     ; 2.003      ;
; -1.069 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.061     ; 2.003      ;
; -1.069 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.061     ; 2.003      ;
; -1.069 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.061     ; 2.003      ;
; -1.069 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.061     ; 2.003      ;
; -1.059 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.061     ; 1.993      ;
; -1.059 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.061     ; 1.993      ;
; -1.059 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.061     ; 1.993      ;
; -1.059 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.061     ; 1.993      ;
; -1.059 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.061     ; 1.993      ;
; -1.059 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.061     ; 1.993      ;
; -1.059 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.061     ; 1.993      ;
; -1.059 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.061     ; 1.993      ;
; -1.041 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.981      ;
; -1.041 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.981      ;
; -1.041 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.981      ;
; -1.041 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.981      ;
; -1.040 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.980      ;
; -1.040 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.980      ;
; -1.040 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.980      ;
; -1.040 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.980      ;
; -1.040 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.980      ;
; -1.040 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.980      ;
; -1.040 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.980      ;
; -1.040 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.980      ;
; -1.026 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.966      ;
; -1.026 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.966      ;
; -1.026 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.966      ;
; -1.026 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.966      ;
; -1.026 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.966      ;
; -1.026 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.966      ;
; -1.026 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.966      ;
; -1.026 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[1][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.966      ;
; -1.018 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.958      ;
; -1.018 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.958      ;
; -1.018 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.958      ;
; -1.018 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.958      ;
; -1.018 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.958      ;
; -1.018 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.958      ;
; -1.018 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.958      ;
; -1.018 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.958      ;
; -1.017 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.055     ; 1.957      ;
; -1.004 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.059     ; 1.940      ;
; -1.004 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.059     ; 1.940      ;
; -1.004 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.059     ; 1.940      ;
; -1.004 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.059     ; 1.940      ;
; -1.004 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.059     ; 1.940      ;
; -1.004 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.059     ; 1.940      ;
; -1.004 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.059     ; 1.940      ;
; -1.004 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[3][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.059     ; 1.940      ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'wr_en'                                                                                                               ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -0.593 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 1.000        ; -0.057     ; 1.531      ;
; -0.550 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 1.490      ;
; -0.510 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 1.450      ;
; -0.505 ; In_Buff:In_Buff_u|outputRegFile[1][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.417      ;
; -0.487 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 1.000        ; -0.057     ; 1.425      ;
; -0.385 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 1.000        ; -0.057     ; 1.323      ;
; -0.366 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 1.000        ; -0.057     ; 1.304      ;
; -0.363 ; In_Buff:In_Buff_u|outputRegFile[0][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.275      ;
; -0.358 ; In_Buff:In_Buff_u|outputRegFile[1][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.065     ; 1.268      ;
; -0.357 ; In_Buff:In_Buff_u|outputRegFile[2][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.065     ; 1.267      ;
; -0.357 ; In_Buff:In_Buff_u|outputRegFile[1][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.269      ;
; -0.356 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 1.296      ;
; -0.344 ; In_Buff:In_Buff_u|outputRegFile[1][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.255      ;
; -0.344 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 1.284      ;
; -0.341 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 1.281      ;
; -0.321 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 1.261      ;
; -0.317 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 1.257      ;
; -0.315 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 1.255      ;
; -0.313 ; In_Buff:In_Buff_u|outputRegFile[3][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.065     ; 1.223      ;
; -0.309 ; In_Buff:In_Buff_u|outputRegFile[3][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.220      ;
; -0.294 ; In_Buff:In_Buff_u|outputRegFile[2][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.205      ;
; -0.294 ; In_Buff:In_Buff_u|outputRegFile[0][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.205      ;
; -0.292 ; In_Buff:In_Buff_u|outputRegFile[1][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.203      ;
; -0.278 ; In_Buff:In_Buff_u|outputRegFile[0][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.189      ;
; -0.260 ; In_Buff:In_Buff_u|outputRegFile[2][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.172      ;
; -0.255 ; In_Buff:In_Buff_u|outputRegFile[0][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.166      ;
; -0.245 ; In_Buff:In_Buff_u|outputRegFile[1][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.157      ;
; -0.243 ; In_Buff:In_Buff_u|outputRegFile[0][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.154      ;
; -0.219 ; In_Buff:In_Buff_u|outputRegFile[3][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.065     ; 1.129      ;
; -0.215 ; In_Buff:In_Buff_u|outputRegFile[0][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.126      ;
; -0.213 ; In_Buff:In_Buff_u|outputRegFile[0][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.125      ;
; -0.212 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 1.152      ;
; -0.204 ; In_Buff:In_Buff_u|outputRegFile[1][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.115      ;
; -0.201 ; In_Buff:In_Buff_u|outputRegFile[3][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.113      ;
; -0.189 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 1.129      ;
; -0.182 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 1.122      ;
; -0.182 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 1.122      ;
; -0.156 ; In_Buff:In_Buff_u|outputRegFile[3][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.068      ;
; -0.152 ; In_Buff:In_Buff_u|outputRegFile[3][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.062     ; 1.065      ;
; -0.143 ; In_Buff:In_Buff_u|outputRegFile[0][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.055      ;
; -0.135 ; In_Buff:In_Buff_u|outputRegFile[2][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.047      ;
; -0.105 ; In_Buff:In_Buff_u|outputRegFile[3][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 1.016      ;
; -0.104 ; In_Buff:In_Buff_u|outputRegFile[2][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 1.016      ;
; -0.090 ; In_Buff:In_Buff_u|outputRegFile[2][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.065     ; 1.000      ;
; -0.077 ; In_Buff:In_Buff_u|outputRegFile[2][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.065     ; 0.987      ;
; -0.072 ; In_Buff:In_Buff_u|outputRegFile[2][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.063     ; 0.984      ;
; -0.038 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 0.978      ;
; -0.034 ; In_Buff:In_Buff_u|outputRegFile[3][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 0.945      ;
; 0.066  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|bulbs[1] ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 0.874      ;
; 0.082  ; In_Buff:In_Buff_u|outputRegFile[1][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.064     ; 0.829      ;
; 0.087  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|bulbs[0] ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 0.853      ;
; 0.357  ; transmitter:uart_Tx|flag1             ; transmitter:uart_Tx|flag1  ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 0.583      ;
; 0.357  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 1.000        ; -0.055     ; 0.583      ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50m'                                                                                                                                                                    ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.298 ; receiver:uart_Rx|scratch[6]                                 ; receiver:uart_Rx|scratch[6]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; receiver:uart_Rx|scratch[3]                                 ; receiver:uart_Rx|scratch[3]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; receiver:uart_Rx|scratch[2]                                 ; receiver:uart_Rx|scratch[2]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; receiver:uart_Rx|scratch[4]                                 ; receiver:uart_Rx|scratch[4]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; receiver:uart_Rx|scratch[5]                                 ; receiver:uart_Rx|scratch[5]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; receiver:uart_Rx|scratch[7]                                 ; receiver:uart_Rx|scratch[7]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; receiver:uart_Rx|scratch[1]                                 ; receiver:uart_Rx|scratch[1]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; receiver:uart_Rx|scratch[0]                                 ; receiver:uart_Rx|scratch[0]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_B    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_B    ; clk_50m      ; clk_50m     ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.MULTIPLY_0     ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.MULTIPLY_0     ; clk_50m      ; clk_50m     ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.UNPACK         ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.UNPACK         ; clk_50m      ; clk_50m     ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_2    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_2    ; clk_50m      ; clk_50m     ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.ROUND          ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.ROUND          ; clk_50m      ; clk_50m     ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ADD_0       ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ADD_0       ; clk_50m      ; clk_50m     ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_2 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_2 ; clk_50m      ; clk_50m     ; 0.000        ; 0.068      ; 0.511      ;
; 0.305 ; baudrate:uart_baud|rx_acc[4]                                ; baudrate:uart_baud|rx_acc[4]                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.070      ; 0.519      ;
; 0.311 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|rdy                  ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|rdy                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; transmitter:uart_Tx|state.TX_STATE_START                    ; transmitter:uart_Tx|state.TX_STATE_START                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; transmitter:uart_Tx|bit_pos[2]                              ; transmitter:uart_Tx|bit_pos[2]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; transmitter:uart_Tx|bit_pos[1]                              ; transmitter:uart_Tx|bit_pos[1]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; transmitter:uart_Tx|bit_pos[0]                              ; transmitter:uart_Tx|bit_pos[0]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; transmitter:uart_Tx|state.TX_STATE_STOP                     ; transmitter:uart_Tx|state.TX_STATE_STOP                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; transmitter:uart_Tx|flag2                                   ; transmitter:uart_Tx|flag2                                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.WAIT_REQ       ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.WAIT_REQ       ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; receiver:uart_Rx|sample[3]                                  ; receiver:uart_Rx|sample[3]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; receiver:uart_Rx|sample[0]                                  ; receiver:uart_Rx|sample[0]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; receiver:uart_Rx|sample[1]                                  ; receiver:uart_Rx|sample[1]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; receiver:uart_Rx|sample[2]                                  ; receiver:uart_Rx|sample[2]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; receiver:uart_Rx|state.RX_STATE_DATA                        ; receiver:uart_Rx|state.RX_STATE_DATA                        ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; receiver:uart_Rx|bit_pos[2]                                 ; receiver:uart_Rx|bit_pos[2]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; receiver:uart_Rx|bit_pos[1]                                 ; receiver:uart_Rx|bit_pos[1]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; receiver:uart_Rx|bit_pos[3]                                 ; receiver:uart_Rx|bit_pos[3]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|rdy                 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|rdy                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[31]               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[31]               ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[22]               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[22]               ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[26]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[26]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ALIGN         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ALIGN         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[26]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[26]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[1]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[2]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.UNPACK        ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.UNPACK        ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ADD_0         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ADD_0         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ROUND         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ROUND         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_2   ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_2   ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_1   ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_1   ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|guard               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|guard               ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|round_bit           ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|round_bit           ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z_m[23]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z_m[23]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.WAIT_REQ      ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.WAIT_REQ      ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|rdy                  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|rdy                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.WAIT_REQ       ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.WAIT_REQ       ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[0]               ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[0]               ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z_m[23]              ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z_m[23]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_1    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_1    ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[5]             ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[5]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[0]             ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[4]             ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[4]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[3]             ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[3]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[2]             ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[1]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[2]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|rdy               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|rdy               ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z[31]                ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z[31]                ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[31]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[31]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z[22]                ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z[22]                ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.ROUND          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.ROUND          ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z_m[23]              ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z_m[23]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_1    ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_1    ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|guard                ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|guard                ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|round_bit            ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|round_bit            ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_2    ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_2    ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.DIVIDE_0       ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.DIVIDE_0       ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_B    ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_B    ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.UNPACK         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.UNPACK         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[26]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[26]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[25]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[25]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[24]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[24]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[23]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[23]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[22]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[22]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[21]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[21]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[20]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[20]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[19]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[19]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[18]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[18]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[17]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[17]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[16]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[16]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[15]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[15]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[14]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[14]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[13]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[13]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[12]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[12]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[11]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[11]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[10]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[10]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[9]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[9]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[8]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[8]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[7]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[7]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[6]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[6]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[5]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[5]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[4]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[4]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[3]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[3]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[2]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[2]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[1]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[1]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.055      ; 0.511      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'receiver:uart_Rx|ready'                                                                                                               ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                         ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.312 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|i[3]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[1]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.519      ;
; 0.355 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[5][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.574      ; 1.103      ;
; 0.358 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[5][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.574      ; 1.106      ;
; 0.359 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[4][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.108      ;
; 0.365 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[5][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.574      ; 1.113      ;
; 0.377 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[5][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.574      ; 1.125      ;
; 0.378 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[4][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.127      ;
; 0.383 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[0][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.132      ;
; 0.387 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[0][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.136      ;
; 0.387 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[4][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.136      ;
; 0.387 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[0][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.136      ;
; 0.389 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[1][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.138      ;
; 0.392 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[6][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.569      ; 1.135      ;
; 0.396 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[2][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.145      ;
; 0.397 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[2][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.146      ;
; 0.399 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[4][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.148      ;
; 0.400 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[4][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.149      ;
; 0.401 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[5][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.574      ; 1.149      ;
; 0.406 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[4][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.155      ;
; 0.406 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.605      ;
; 0.407 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[0][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.156      ;
; 0.407 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[6][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.569      ; 1.150      ;
; 0.412 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[2][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.161      ;
; 0.416 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[0][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.165      ;
; 0.425 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[6][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.569      ; 1.168      ;
; 0.426 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[3][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.571      ; 1.171      ;
; 0.429 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[4][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.178      ;
; 0.435 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[7][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.572      ; 1.181      ;
; 0.435 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[4][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.184      ;
; 0.436 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[6][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.569      ; 1.179      ;
; 0.437 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[1][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.186      ;
; 0.438 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[7][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.572      ; 1.184      ;
; 0.441 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[6][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.569      ; 1.184      ;
; 0.444 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[1][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.193      ;
; 0.446 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[2][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.195      ;
; 0.449 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[6][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.569      ; 1.192      ;
; 0.449 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[7][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.572      ; 1.195      ;
; 0.451 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[3][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.571      ; 1.196      ;
; 0.451 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[7][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.572      ; 1.197      ;
; 0.454 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[3][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.571      ; 1.199      ;
; 0.454 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[1][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.203      ;
; 0.454 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[7][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.572      ; 1.200      ;
; 0.459 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[3][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.571      ; 1.204      ;
; 0.460 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[2][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.209      ;
; 0.465 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[7][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.572      ; 1.211      ;
; 0.467 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[1][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.216      ;
; 0.470 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[3][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.571      ; 1.215      ;
; 0.475 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[3][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.571      ; 1.220      ;
; 0.477 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[8][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.226      ;
; 0.478 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[5][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.574      ; 1.226      ;
; 0.479 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[5][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.574      ; 1.227      ;
; 0.480 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[8][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.229      ;
; 0.486 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[7][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.572      ; 1.232      ;
; 0.492 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[1][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.241      ;
; 0.495 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[2][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.244      ;
; 0.497 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[0][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.246      ;
; 0.498 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[1][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.247      ;
; 0.505 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[8][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.254      ;
; 0.510 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[0][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.259      ;
; 0.512 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[8][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.261      ;
; 0.518 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[0][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.267      ;
; 0.520 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[6][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.569      ; 1.263      ;
; 0.520 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[1][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.269      ;
; 0.522 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[3][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.571      ; 1.267      ;
; 0.525 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[8][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.274      ;
; 0.526 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[3][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.571      ; 1.271      ;
; 0.539 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[2][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.576      ; 1.289      ;
; 0.539 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[6][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.569      ; 1.282      ;
; 0.550 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.749      ;
; 0.553 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[2][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.576      ; 1.303      ;
; 0.557 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[7][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.572      ; 1.303      ;
; 0.561 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[8][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.310      ;
; 0.561 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[5][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.574      ; 1.309      ;
; 0.567 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[8][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.316      ;
; 0.592 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[8][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.575      ; 1.341      ;
; 0.630 ; In_Buff:In_Buff_u|i[3]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.829      ;
; 0.680 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[1]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.879      ;
; 0.681 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.880      ;
; 0.743 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.942      ;
; 0.744 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.943      ;
; 0.751 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 0.950      ;
; 0.908 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.107      ;
; 1.372 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[8][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.571      ;
; 1.372 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[8][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.571      ;
; 1.372 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[8][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.571      ;
; 1.389 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.054      ; 1.587      ;
; 1.389 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.054      ; 1.587      ;
; 1.389 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.054      ; 1.587      ;
; 1.389 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.054      ; 1.587      ;
; 1.389 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.054      ; 1.587      ;
; 1.389 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.054      ; 1.587      ;
; 1.389 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.054      ; 1.587      ;
; 1.389 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.054      ; 1.587      ;
; 1.417 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|regFile[8][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.616      ;
; 1.417 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|regFile[8][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.616      ;
; 1.417 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|regFile[8][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.055      ; 1.616      ;
; 1.450 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|regFile[5][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.054      ; 1.648      ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'wr_en'                                                                                                               ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; transmitter:uart_Tx|flag1             ; transmitter:uart_Tx|flag1  ; wr_en        ; wr_en       ; 0.000        ; 0.055      ; 0.519      ;
; 0.485 ; In_Buff:In_Buff_u|outputRegFile[1][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 0.754      ;
; 0.542 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|bulbs[0] ; wr_en        ; wr_en       ; 0.000        ; 0.055      ; 0.741      ;
; 0.551 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|bulbs[1] ; wr_en        ; wr_en       ; 0.000        ; 0.055      ; 0.750      ;
; 0.569 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 0.000        ; 0.055      ; 0.768      ;
; 0.587 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 0.000        ; 0.055      ; 0.786      ;
; 0.592 ; In_Buff:In_Buff_u|outputRegFile[3][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 0.861      ;
; 0.595 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 0.000        ; 0.055      ; 0.794      ;
; 0.604 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 0.000        ; 0.055      ; 0.803      ;
; 0.613 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 0.000        ; 0.055      ; 0.812      ;
; 0.613 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 0.000        ; 0.055      ; 0.812      ;
; 0.614 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 0.000        ; 0.055      ; 0.813      ;
; 0.655 ; In_Buff:In_Buff_u|outputRegFile[2][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.087      ; 0.926      ;
; 0.656 ; In_Buff:In_Buff_u|outputRegFile[0][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.086      ; 0.926      ;
; 0.660 ; In_Buff:In_Buff_u|outputRegFile[2][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 0.929      ;
; 0.660 ; In_Buff:In_Buff_u|outputRegFile[2][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.086      ; 0.930      ;
; 0.674 ; In_Buff:In_Buff_u|outputRegFile[2][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 0.943      ;
; 0.690 ; In_Buff:In_Buff_u|outputRegFile[3][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.086      ; 0.960      ;
; 0.708 ; In_Buff:In_Buff_u|outputRegFile[0][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.086      ; 0.978      ;
; 0.713 ; In_Buff:In_Buff_u|outputRegFile[2][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; 0.087      ; 0.984      ;
; 0.713 ; In_Buff:In_Buff_u|outputRegFile[1][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 0.982      ;
; 0.723 ; In_Buff:In_Buff_u|outputRegFile[1][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.086      ; 0.993      ;
; 0.724 ; In_Buff:In_Buff_u|outputRegFile[3][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.087      ; 0.995      ;
; 0.735 ; In_Buff:In_Buff_u|outputRegFile[3][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.087      ; 1.006      ;
; 0.746 ; In_Buff:In_Buff_u|outputRegFile[0][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.015      ;
; 0.756 ; In_Buff:In_Buff_u|outputRegFile[3][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.087      ; 1.027      ;
; 0.756 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 0.000        ; 0.055      ; 0.955      ;
; 0.762 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; In_Buff:In_Buff_u|outputRegFile[0][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.032      ;
; 0.792 ; In_Buff:In_Buff_u|outputRegFile[3][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.061      ;
; 0.818 ; In_Buff:In_Buff_u|outputRegFile[0][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; 0.086      ; 1.088      ;
; 0.825 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 0.000        ; 0.055      ; 1.024      ;
; 0.828 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 0.000        ; 0.055      ; 1.027      ;
; 0.834 ; In_Buff:In_Buff_u|outputRegFile[2][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.087      ; 1.105      ;
; 0.843 ; In_Buff:In_Buff_u|outputRegFile[0][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.112      ;
; 0.847 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 0.000        ; 0.055      ; 1.046      ;
; 0.853 ; In_Buff:In_Buff_u|outputRegFile[3][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.122      ;
; 0.856 ; In_Buff:In_Buff_u|outputRegFile[0][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.125      ;
; 0.866 ; In_Buff:In_Buff_u|outputRegFile[1][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.135      ;
; 0.867 ; In_Buff:In_Buff_u|outputRegFile[2][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.136      ;
; 0.870 ; In_Buff:In_Buff_u|outputRegFile[3][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.139      ;
; 0.884 ; In_Buff:In_Buff_u|outputRegFile[0][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.086      ; 1.154      ;
; 0.888 ; In_Buff:In_Buff_u|outputRegFile[1][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.086      ; 1.158      ;
; 0.909 ; In_Buff:In_Buff_u|outputRegFile[1][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.178      ;
; 0.913 ; In_Buff:In_Buff_u|outputRegFile[1][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.182      ;
; 0.927 ; In_Buff:In_Buff_u|outputRegFile[2][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; 0.085      ; 1.196      ;
; 0.944 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 0.000        ; 0.053      ; 1.141      ;
; 0.946 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 0.000        ; 0.053      ; 1.143      ;
; 1.014 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 0.000        ; 0.053      ; 1.211      ;
; 1.029 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 0.000        ; 0.053      ; 1.226      ;
; 1.031 ; In_Buff:In_Buff_u|outputRegFile[1][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; 0.087      ; 1.302      ;
; 1.112 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 0.000        ; 0.055      ; 1.311      ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary              ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; clk_50m                ; -3.932 ; -2148.761     ;
; receiver:uart_Rx|ready ; -0.395 ; -20.517       ;
; wr_en                  ; -0.027 ; -0.027        ;
+------------------------+--------+---------------+


+------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary              ;
+------------------------+-------+---------------+
; Clock                  ; Slack ; End Point TNS ;
+------------------------+-------+---------------+
; receiver:uart_Rx|ready ; 0.052 ; 0.000         ;
; clk_50m                ; 0.178 ; 0.000         ;
; wr_en                  ; 0.187 ; 0.000         ;
+------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------------+--------+----------------+
; Clock                  ; Slack  ; End Point TNS  ;
+------------------------+--------+----------------+
; clk_50m                ; -3.000 ; -1717.367      ;
; wr_en                  ; -3.000 ; -18.464        ;
; receiver:uart_Rx|ready ; -1.000 ; -76.000        ;
+------------------------+--------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50m'                                                                                                                                              ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.932 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 5.060      ;
; -3.928 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 5.056      ;
; -3.925 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 5.055      ;
; -3.921 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 5.051      ;
; -3.868 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.995      ;
; -3.865 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.993      ;
; -3.864 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.992      ;
; -3.864 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.991      ;
; -3.861 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.989      ;
; -3.860 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.988      ;
; -3.857 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.987      ;
; -3.854 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.981      ;
; -3.853 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.983      ;
; -3.850 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.977      ;
; -3.800 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.927      ;
; -3.797 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.925      ;
; -3.796 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.924      ;
; -3.796 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.923      ;
; -3.795 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.922      ;
; -3.794 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.921      ;
; -3.793 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.921      ;
; -3.792 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.920      ;
; -3.791 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.918      ;
; -3.791 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.918      ;
; -3.790 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.917      ;
; -3.789 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.919      ;
; -3.787 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.914      ;
; -3.786 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.913      ;
; -3.785 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.915      ;
; -3.784 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[10] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.914      ;
; -3.782 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.909      ;
; -3.781 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.911      ;
; -3.780 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[10] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.910      ;
; -3.778 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[3]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.908      ;
; -3.777 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.904      ;
; -3.777 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.907      ;
; -3.775 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[1]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.902      ;
; -3.774 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[3]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.904      ;
; -3.773 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.900      ;
; -3.772 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[2]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.899      ;
; -3.771 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[12] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.901      ;
; -3.771 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.901      ;
; -3.771 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.901      ;
; -3.771 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[11] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.901      ;
; -3.771 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[1]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.898      ;
; -3.769 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[9]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.899      ;
; -3.769 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.896      ;
; -3.768 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[2]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.895      ;
; -3.768 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.896      ;
; -3.767 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.897      ;
; -3.767 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[12] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.897      ;
; -3.767 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.897      ;
; -3.767 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.897      ;
; -3.767 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[11] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.897      ;
; -3.766 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.893      ;
; -3.765 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.895      ;
; -3.765 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[8]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.895      ;
; -3.765 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[9]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.895      ;
; -3.765 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.892      ;
; -3.764 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[15] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.892      ;
; -3.763 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.893      ;
; -3.762 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.889      ;
; -3.761 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.891      ;
; -3.761 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[8]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.891      ;
; -3.753 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.881      ;
; -3.749 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[14] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.877      ;
; -3.747 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.874      ;
; -3.744 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.872      ;
; -3.743 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[4]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.870      ;
; -3.741 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[21] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.868      ;
; -3.740 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[17] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.868      ;
; -3.737 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[21] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.864      ;
; -3.737 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.864      ;
; -3.734 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.864      ;
; -3.734 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.862      ;
; -3.733 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.860      ;
; -3.732 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.859      ;
; -3.730 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.857      ;
; -3.730 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[18] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.860      ;
; -3.730 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.858      ;
; -3.729 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.857      ;
; -3.728 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[41] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.856      ;
; -3.728 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[47] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.858      ;
; -3.728 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[19] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.855      ;
; -3.727 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.854      ;
; -3.726 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[20] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.853      ;
; -3.726 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.853      ;
; -3.725 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[13] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.853      ;
; -3.724 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[0]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[40] ; clk_50m      ; clk_50m     ; 1.000        ; 0.141      ; 4.852      ;
; -3.724 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[46] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.854      ;
; -3.723 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.850      ;
; -3.723 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[5]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.850      ;
; -3.722 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[6]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.849      ;
; -3.721 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[41] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.851      ;
; -3.719 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[7]  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[44] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.846      ;
; -3.718 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[43] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.845      ;
; -3.717 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[23] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[40] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.847      ;
; -3.716 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[10] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.846      ;
; -3.714 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[22] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[42] ; clk_50m      ; clk_50m     ; 1.000        ; 0.140      ; 4.841      ;
; -3.713 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|b_m[16] ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|product[45] ; clk_50m      ; clk_50m     ; 1.000        ; 0.143      ; 4.843      ;
+--------+------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'receiver:uart_Rx|ready'                                                                                                         ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                         ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.395 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.337      ;
; -0.395 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.337      ;
; -0.395 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.337      ;
; -0.395 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.337      ;
; -0.395 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.337      ;
; -0.395 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.337      ;
; -0.377 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.319      ;
; -0.377 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.319      ;
; -0.377 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.319      ;
; -0.377 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.319      ;
; -0.377 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.319      ;
; -0.377 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.319      ;
; -0.377 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.319      ;
; -0.377 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[0][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.319      ;
; -0.360 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.302      ;
; -0.360 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.302      ;
; -0.360 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.302      ;
; -0.360 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.302      ;
; -0.360 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.302      ;
; -0.360 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.302      ;
; -0.323 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.042     ; 1.268      ;
; -0.323 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.042     ; 1.268      ;
; -0.323 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.042     ; 1.268      ;
; -0.323 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.042     ; 1.268      ;
; -0.323 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.042     ; 1.268      ;
; -0.323 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.042     ; 1.268      ;
; -0.323 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.042     ; 1.268      ;
; -0.323 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[6][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.042     ; 1.268      ;
; -0.317 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.268      ;
; -0.317 ; In_Buff:In_Buff_u|i[2] ; In_Buff:In_Buff_u|regFile[2][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.268      ;
; -0.313 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.264      ;
; -0.313 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.264      ;
; -0.313 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.264      ;
; -0.313 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.264      ;
; -0.313 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.264      ;
; -0.313 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.264      ;
; -0.313 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.264      ;
; -0.313 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[1][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.264      ;
; -0.310 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.252      ;
; -0.310 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.252      ;
; -0.310 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.252      ;
; -0.310 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.252      ;
; -0.310 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.252      ;
; -0.310 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.252      ;
; -0.310 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.252      ;
; -0.310 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[0][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.045     ; 1.252      ;
; -0.304 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.041     ; 1.250      ;
; -0.304 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.041     ; 1.250      ;
; -0.304 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.041     ; 1.250      ;
; -0.304 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.041     ; 1.250      ;
; -0.304 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.041     ; 1.250      ;
; -0.304 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.041     ; 1.250      ;
; -0.304 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.041     ; 1.250      ;
; -0.304 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[3][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.041     ; 1.250      ;
; -0.272 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.037     ; 1.222      ;
; -0.269 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.042     ; 1.214      ;
; -0.269 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.042     ; 1.214      ;
; -0.269 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.042     ; 1.214      ;
; -0.269 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.042     ; 1.214      ;
; -0.269 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.042     ; 1.214      ;
; -0.269 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.042     ; 1.214      ;
; -0.269 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.042     ; 1.214      ;
; -0.269 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[6][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.042     ; 1.214      ;
; -0.268 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[8][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.037     ; 1.218      ;
; -0.260 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.211      ;
; -0.260 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[2][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.211      ;
; -0.252 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.203      ;
; -0.252 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.203      ;
; -0.252 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.203      ;
; -0.252 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.203      ;
; -0.252 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.203      ;
; -0.252 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.203      ;
; -0.252 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.203      ;
; -0.252 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[4][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.203      ;
; -0.250 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.197      ;
; -0.250 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.197      ;
; -0.250 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.197      ;
; -0.250 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.197      ;
; -0.250 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.197      ;
; -0.250 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.197      ;
; -0.250 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.197      ;
; -0.250 ; In_Buff:In_Buff_u|i[1] ; In_Buff:In_Buff_u|regFile[7][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.197      ;
; -0.244 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.195      ;
; -0.244 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.195      ;
; -0.244 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.195      ;
; -0.244 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[8][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.195      ;
; -0.242 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.189      ;
; -0.242 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.189      ;
; -0.242 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.189      ;
; -0.242 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.189      ;
; -0.242 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.189      ;
; -0.242 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.189      ;
; -0.242 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.189      ;
; -0.242 ; In_Buff:In_Buff_u|i[0] ; In_Buff:In_Buff_u|regFile[7][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.040     ; 1.189      ;
; -0.239 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.190      ;
; -0.239 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.190      ;
; -0.239 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.190      ;
; -0.239 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.190      ;
; -0.239 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.190      ;
; -0.239 ; In_Buff:In_Buff_u|i[3] ; In_Buff:In_Buff_u|regFile[4][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 1.000        ; -0.036     ; 1.190      ;
+--------+------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'wr_en'                                                                                                               ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -0.027 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.977      ;
; 0.016  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 1.000        ; -0.036     ; 0.935      ;
; 0.045  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 1.000        ; -0.036     ; 0.906      ;
; 0.046  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.904      ;
; 0.049  ; In_Buff:In_Buff_u|outputRegFile[1][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.040     ; 0.878      ;
; 0.105  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.845      ;
; 0.118  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 1.000        ; -0.037     ; 0.832      ;
; 0.120  ; In_Buff:In_Buff_u|outputRegFile[1][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.042     ; 0.805      ;
; 0.134  ; In_Buff:In_Buff_u|outputRegFile[0][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.792      ;
; 0.134  ; In_Buff:In_Buff_u|outputRegFile[3][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.042     ; 0.791      ;
; 0.141  ; In_Buff:In_Buff_u|outputRegFile[3][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.785      ;
; 0.149  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 1.000        ; -0.036     ; 0.802      ;
; 0.151  ; In_Buff:In_Buff_u|outputRegFile[2][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.775      ;
; 0.153  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 1.000        ; -0.036     ; 0.798      ;
; 0.154  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 1.000        ; -0.036     ; 0.797      ;
; 0.157  ; In_Buff:In_Buff_u|outputRegFile[1][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.769      ;
; 0.159  ; In_Buff:In_Buff_u|outputRegFile[2][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.767      ;
; 0.159  ; In_Buff:In_Buff_u|outputRegFile[1][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.767      ;
; 0.169  ; In_Buff:In_Buff_u|outputRegFile[1][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.757      ;
; 0.172  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 1.000        ; -0.036     ; 0.779      ;
; 0.174  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 1.000        ; -0.036     ; 0.777      ;
; 0.177  ; In_Buff:In_Buff_u|outputRegFile[2][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.040     ; 0.750      ;
; 0.177  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 1.000        ; -0.036     ; 0.774      ;
; 0.179  ; In_Buff:In_Buff_u|outputRegFile[0][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.747      ;
; 0.190  ; In_Buff:In_Buff_u|outputRegFile[0][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.042     ; 0.735      ;
; 0.202  ; In_Buff:In_Buff_u|outputRegFile[0][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.724      ;
; 0.210  ; In_Buff:In_Buff_u|outputRegFile[3][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.716      ;
; 0.214  ; In_Buff:In_Buff_u|outputRegFile[1][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.712      ;
; 0.218  ; In_Buff:In_Buff_u|outputRegFile[0][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.040     ; 0.709      ;
; 0.222  ; In_Buff:In_Buff_u|outputRegFile[3][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.040     ; 0.705      ;
; 0.240  ; In_Buff:In_Buff_u|outputRegFile[0][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.040     ; 0.687      ;
; 0.241  ; In_Buff:In_Buff_u|outputRegFile[0][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.685      ;
; 0.242  ; In_Buff:In_Buff_u|outputRegFile[1][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.040     ; 0.685      ;
; 0.248  ; In_Buff:In_Buff_u|outputRegFile[3][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.039     ; 0.680      ;
; 0.252  ; In_Buff:In_Buff_u|outputRegFile[3][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 1.000        ; -0.040     ; 0.675      ;
; 0.252  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 1.000        ; -0.036     ; 0.699      ;
; 0.259  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 1.000        ; -0.036     ; 0.692      ;
; 0.261  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 1.000        ; -0.036     ; 0.690      ;
; 0.267  ; In_Buff:In_Buff_u|outputRegFile[2][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 1.000        ; -0.040     ; 0.660      ;
; 0.267  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 1.000        ; -0.036     ; 0.684      ;
; 0.297  ; In_Buff:In_Buff_u|outputRegFile[3][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.629      ;
; 0.303  ; In_Buff:In_Buff_u|outputRegFile[2][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.623      ;
; 0.306  ; In_Buff:In_Buff_u|outputRegFile[0][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.620      ;
; 0.309  ; In_Buff:In_Buff_u|outputRegFile[2][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 1.000        ; -0.041     ; 0.617      ;
; 0.316  ; In_Buff:In_Buff_u|outputRegFile[2][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 1.000        ; -0.042     ; 0.609      ;
; 0.318  ; In_Buff:In_Buff_u|outputRegFile[2][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 1.000        ; -0.040     ; 0.609      ;
; 0.334  ; In_Buff:In_Buff_u|outputRegFile[3][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.040     ; 0.593      ;
; 0.343  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 1.000        ; -0.036     ; 0.608      ;
; 0.425  ; In_Buff:In_Buff_u|outputRegFile[1][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 1.000        ; -0.040     ; 0.502      ;
; 0.434  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|bulbs[1] ; wr_en        ; wr_en       ; 1.000        ; -0.036     ; 0.517      ;
; 0.439  ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|bulbs[0] ; wr_en        ; wr_en       ; 1.000        ; -0.036     ; 0.512      ;
; 0.592  ; transmitter:uart_Tx|flag1             ; transmitter:uart_Tx|flag1  ; wr_en        ; wr_en       ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 1.000        ; -0.036     ; 0.359      ;
+--------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'receiver:uart_Rx|ready'                                                                                                               ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                         ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.052 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[5][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.654      ;
; 0.055 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[4][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.657      ;
; 0.055 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[5][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.657      ;
; 0.059 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[1][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.661      ;
; 0.059 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[5][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.661      ;
; 0.062 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[5][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.664      ;
; 0.063 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[4][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.665      ;
; 0.067 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[4][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.669      ;
; 0.068 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[6][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.483      ; 0.665      ;
; 0.072 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[4][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.674      ;
; 0.073 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[5][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.675      ;
; 0.075 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[2][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.490      ; 0.679      ;
; 0.076 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[0][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.489      ; 0.679      ;
; 0.077 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[4][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.679      ;
; 0.077 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[2][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.490      ; 0.681      ;
; 0.077 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[0][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.489      ; 0.680      ;
; 0.078 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[4][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.680      ;
; 0.080 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[0][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.489      ; 0.683      ;
; 0.081 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[1][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.683      ;
; 0.083 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[2][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.490      ; 0.687      ;
; 0.083 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[0][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.489      ; 0.686      ;
; 0.085 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[6][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.483      ; 0.682      ;
; 0.089 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[4][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.691      ;
; 0.091 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[0][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.489      ; 0.694      ;
; 0.096 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[4][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.698      ;
; 0.096 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[1][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.698      ;
; 0.098 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[6][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.483      ; 0.695      ;
; 0.100 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[7][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.484      ; 0.698      ;
; 0.101 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[6][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.483      ; 0.698      ;
; 0.101 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[1][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.703      ;
; 0.105 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[2][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.490      ; 0.709      ;
; 0.106 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[3][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.483      ; 0.703      ;
; 0.106 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[1][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.708      ;
; 0.107 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[6][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.483      ; 0.704      ;
; 0.109 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[7][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.484      ; 0.707      ;
; 0.109 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[7][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.484      ; 0.707      ;
; 0.109 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[3][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.483      ; 0.706      ;
; 0.110 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[8][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.712      ;
; 0.112 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[8][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.714      ;
; 0.114 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[2][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.490      ; 0.718      ;
; 0.114 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[3][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.483      ; 0.711      ;
; 0.114 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[7][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.484      ; 0.712      ;
; 0.116 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[6][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.483      ; 0.713      ;
; 0.116 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[7][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.484      ; 0.714      ;
; 0.117 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[5][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.719      ;
; 0.118 ; receiver:uart_Rx|data_out[3] ; In_Buff:In_Buff_u|regFile[3][3] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.483      ; 0.715      ;
; 0.121 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[3][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.483      ; 0.718      ;
; 0.124 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[5][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.726      ;
; 0.124 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[8][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.726      ;
; 0.124 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[7][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.484      ; 0.722      ;
; 0.125 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[1][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.727      ;
; 0.126 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[3][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.483      ; 0.723      ;
; 0.128 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[1][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.730      ;
; 0.130 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[7][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.484      ; 0.728      ;
; 0.131 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[8][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.733      ;
; 0.132 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[1][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.734      ;
; 0.141 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[0][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.489      ; 0.744      ;
; 0.143 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[2][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.490      ; 0.747      ;
; 0.144 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[0][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.489      ; 0.747      ;
; 0.145 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[2][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.489      ; 0.748      ;
; 0.149 ; receiver:uart_Rx|data_out[2] ; In_Buff:In_Buff_u|regFile[8][2] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.751      ;
; 0.149 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[0][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.489      ; 0.752      ;
; 0.151 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[2][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.489      ; 0.754      ;
; 0.160 ; receiver:uart_Rx|data_out[7] ; In_Buff:In_Buff_u|regFile[3][7] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.483      ; 0.757      ;
; 0.163 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[6][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.483      ; 0.760      ;
; 0.164 ; receiver:uart_Rx|data_out[1] ; In_Buff:In_Buff_u|regFile[5][1] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.766      ;
; 0.166 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[6][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.483      ; 0.763      ;
; 0.170 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[3][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.483      ; 0.767      ;
; 0.170 ; receiver:uart_Rx|data_out[0] ; In_Buff:In_Buff_u|regFile[8][0] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.772      ;
; 0.175 ; receiver:uart_Rx|data_out[6] ; In_Buff:In_Buff_u|regFile[8][6] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.777      ;
; 0.182 ; receiver:uart_Rx|data_out[5] ; In_Buff:In_Buff_u|regFile[7][5] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.484      ; 0.780      ;
; 0.186 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|i[3]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[1]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.307      ;
; 0.188 ; receiver:uart_Rx|data_out[4] ; In_Buff:In_Buff_u|regFile[8][4] ; clk_50m                ; receiver:uart_Rx|ready ; 0.000        ; 0.488      ; 0.790      ;
; 0.193 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.314      ;
; 0.243 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.364      ;
; 0.332 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.453      ;
; 0.381 ; In_Buff:In_Buff_u|i[3]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.502      ;
; 0.395 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[1]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.516      ;
; 0.396 ; In_Buff:In_Buff_u|i[0]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.517      ;
; 0.421 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.542      ;
; 0.422 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[2]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.543      ;
; 0.437 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|i[0]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.558      ;
; 0.521 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|i[3]          ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.642      ;
; 0.836 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|regFile[5][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.957      ;
; 0.836 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|regFile[5][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.957      ;
; 0.836 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|regFile[5][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.957      ;
; 0.836 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|regFile[5][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.957      ;
; 0.836 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|regFile[5][3] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.957      ;
; 0.836 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|regFile[5][2] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.957      ;
; 0.836 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|regFile[5][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.957      ;
; 0.836 ; In_Buff:In_Buff_u|i[2]       ; In_Buff:In_Buff_u|regFile[5][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.957      ;
; 0.845 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[8][0] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.966      ;
; 0.845 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[8][1] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.966      ;
; 0.845 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[8][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.966      ;
; 0.849 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][4] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.970      ;
; 0.849 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][5] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.970      ;
; 0.849 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][6] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.970      ;
; 0.849 ; In_Buff:In_Buff_u|i[1]       ; In_Buff:In_Buff_u|regFile[5][7] ; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 0.000        ; 0.037      ; 0.970      ;
+-------+------------------------------+---------------------------------+------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50m'                                                                                                                                                                    ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; receiver:uart_Rx|scratch[4]                                 ; receiver:uart_Rx|scratch[4]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; receiver:uart_Rx|scratch[5]                                 ; receiver:uart_Rx|scratch[5]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; receiver:uart_Rx|scratch[7]                                 ; receiver:uart_Rx|scratch[7]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; receiver:uart_Rx|scratch[1]                                 ; receiver:uart_Rx|scratch[1]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; receiver:uart_Rx|scratch[0]                                 ; receiver:uart_Rx|scratch[0]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_B    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_B    ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.MULTIPLY_0     ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.MULTIPLY_0     ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.UNPACK         ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.UNPACK         ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_2    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_2    ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.ROUND          ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.ROUND          ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ADD_0       ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ADD_0       ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_2 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_2 ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; receiver:uart_Rx|scratch[6]                                 ; receiver:uart_Rx|scratch[6]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; receiver:uart_Rx|scratch[3]                                 ; receiver:uart_Rx|scratch[3]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; receiver:uart_Rx|scratch[2]                                 ; receiver:uart_Rx|scratch[2]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; baudrate:uart_baud|rx_acc[4]                                ; baudrate:uart_baud|rx_acc[4]                                ; clk_50m      ; clk_50m     ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|rdy                 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|rdy                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[26]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[26]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ALIGN         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ALIGN         ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[26]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[26]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[1]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[2]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|b_m[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.UNPACK        ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.UNPACK        ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ADD_0         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ADD_0         ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ROUND         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.ROUND         ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_2   ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_2   ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_1   ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.NORMALISE_1   ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|guard               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|guard               ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|round_bit           ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|round_bit           ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z_m[23]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z_m[23]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.WAIT_REQ      ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|state.WAIT_REQ      ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|rdy                  ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|rdy                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.WAIT_REQ       ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.WAIT_REQ       ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[0]               ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|a_m[0]               ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z_m[23]              ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|z_m[23]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_1    ; In_Buff:In_Buff_u|fpu_sp_mul:fpu_mul_u|state.NORMALISE_1    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[5]             ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[5]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[0]             ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[0]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[4]             ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[4]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[3]             ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[3]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[2]             ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|count[2]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[1]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[1]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[2]              ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|a_m[2]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|rdy               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|rdy               ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|rdy                  ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|rdy                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:uart_Tx|state.TX_STATE_START                    ; transmitter:uart_Tx|state.TX_STATE_START                    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:uart_Tx|bit_pos[2]                              ; transmitter:uart_Tx|bit_pos[2]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:uart_Tx|bit_pos[1]                              ; transmitter:uart_Tx|bit_pos[1]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:uart_Tx|bit_pos[0]                              ; transmitter:uart_Tx|bit_pos[0]                              ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:uart_Tx|state.TX_STATE_STOP                     ; transmitter:uart_Tx|state.TX_STATE_STOP                     ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; transmitter:uart_Tx|flag2                                   ; transmitter:uart_Tx|flag2                                   ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z[31]                ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z[31]                ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[31]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[31]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z[22]                ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z[22]                ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|guard                ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|guard                ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|round_bit            ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|round_bit            ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[18]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[18]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[17]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[17]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[16]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[16]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[15]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[15]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[14]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[14]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[1]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[1]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[0]          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[0]          ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|dividend[27]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|dividend[27]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|b_m[0]               ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|b_m[0]               ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_A    ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_A    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|a_m[0]               ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|a_m[0]               ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.WAIT_REQ       ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.WAIT_REQ       ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[22]             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|z[22]             ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.UNPACK      ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.UNPACK      ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ROUND       ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.ROUND       ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.WAIT_REQ    ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.WAIT_REQ    ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|guard             ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|guard             ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|round_bit         ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|round_bit         ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_1 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_add_u|state.NORMALISE_1 ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:uart_Rx|sample[3]                                  ; receiver:uart_Rx|sample[3]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:uart_Rx|sample[0]                                  ; receiver:uart_Rx|sample[0]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:uart_Rx|sample[1]                                  ; receiver:uart_Rx|sample[1]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:uart_Rx|sample[2]                                  ; receiver:uart_Rx|sample[2]                                  ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:uart_Rx|state.RX_STATE_DATA                        ; receiver:uart_Rx|state.RX_STATE_DATA                        ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:uart_Rx|bit_pos[2]                                 ; receiver:uart_Rx|bit_pos[2]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:uart_Rx|bit_pos[1]                                 ; receiver:uart_Rx|bit_pos[1]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; receiver:uart_Rx|bit_pos[3]                                 ; receiver:uart_Rx|bit_pos[3]                                 ; clk_50m      ; clk_50m     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[31]               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[31]               ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[22]               ; In_Buff:In_Buff_u|fpu_sp_add:fpu_sp_sub|z[22]               ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.ROUND          ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.ROUND          ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z_m[23]              ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|z_m[23]              ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_1    ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_1    ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_2    ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_2    ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.DIVIDE_0       ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.DIVIDE_0       ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_B    ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.NORMALISE_B    ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.UNPACK         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|state.UNPACK         ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[26]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[26]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[25]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[25]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[24]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[24]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[23]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[23]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[22]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[22]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[21]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[21]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[20]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[20]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[19]         ; In_Buff:In_Buff_u|fpu_sp_div:fpu_div_u|quotient[19]         ; clk_50m      ; clk_50m     ; 0.000        ; 0.036      ; 0.307      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'wr_en'                                                                                                               ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; transmitter:uart_Tx|flag1             ; transmitter:uart_Tx|flag1  ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.314      ;
; 0.254 ; In_Buff:In_Buff_u|outputRegFile[1][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; 0.062      ; 0.440      ;
; 0.321 ; In_Buff:In_Buff_u|outputRegFile[3][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; 0.062      ; 0.507      ;
; 0.322 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|bulbs[0] ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.442      ;
; 0.327 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|bulbs[1] ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.447      ;
; 0.347 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|m[1]     ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.467      ;
; 0.353 ; In_Buff:In_Buff_u|outputRegFile[2][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.538      ;
; 0.357 ; In_Buff:In_Buff_u|outputRegFile[2][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.060      ; 0.541      ;
; 0.362 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.482      ;
; 0.364 ; In_Buff:In_Buff_u|outputRegFile[2][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.549      ;
; 0.365 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.485      ;
; 0.369 ; In_Buff:In_Buff_u|outputRegFile[2][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.554      ;
; 0.370 ; In_Buff:In_Buff_u|outputRegFile[3][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.555      ;
; 0.373 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.493      ;
; 0.380 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.500      ;
; 0.381 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.501      ;
; 0.381 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.501      ;
; 0.390 ; In_Buff:In_Buff_u|outputRegFile[0][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.575      ;
; 0.394 ; In_Buff:In_Buff_u|outputRegFile[2][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; 0.062      ; 0.580      ;
; 0.401 ; In_Buff:In_Buff_u|outputRegFile[3][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.062      ; 0.587      ;
; 0.404 ; In_Buff:In_Buff_u|outputRegFile[3][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.063      ; 0.591      ;
; 0.407 ; In_Buff:In_Buff_u|outputRegFile[0][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.592      ;
; 0.409 ; In_Buff:In_Buff_u|outputRegFile[1][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.062      ; 0.595      ;
; 0.418 ; In_Buff:In_Buff_u|outputRegFile[3][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.603      ;
; 0.418 ; In_Buff:In_Buff_u|outputRegFile[1][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.603      ;
; 0.426 ; In_Buff:In_Buff_u|outputRegFile[0][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; 0.062      ; 0.612      ;
; 0.434 ; In_Buff:In_Buff_u|outputRegFile[3][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.619      ;
; 0.438 ; In_Buff:In_Buff_u|outputRegFile[0][6] ; In_Buff:In_Buff_u|toTx[6]  ; clk_50m      ; wr_en       ; 0.000        ; 0.062      ; 0.624      ;
; 0.455 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[7]  ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.575      ;
; 0.460 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[5]  ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; In_Buff:In_Buff_u|outputRegFile[0][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.646      ;
; 0.461 ; In_Buff:In_Buff_u|outputRegFile[2][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.646      ;
; 0.470 ; In_Buff:In_Buff_u|outputRegFile[0][0] ; In_Buff:In_Buff_u|toTx[0]  ; clk_50m      ; wr_en       ; 0.000        ; 0.060      ; 0.654      ;
; 0.474 ; In_Buff:In_Buff_u|outputRegFile[1][1] ; In_Buff:In_Buff_u|toTx[1]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.659      ;
; 0.474 ; In_Buff:In_Buff_u|outputRegFile[2][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.659      ;
; 0.480 ; In_Buff:In_Buff_u|outputRegFile[0][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.665      ;
; 0.484 ; In_Buff:In_Buff_u|outputRegFile[3][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.669      ;
; 0.487 ; In_Buff:In_Buff_u|outputRegFile[3][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.060      ; 0.671      ;
; 0.498 ; In_Buff:In_Buff_u|outputRegFile[0][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.683      ;
; 0.498 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[4]  ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.618      ;
; 0.502 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[0]  ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.622      ;
; 0.513 ; In_Buff:In_Buff_u|outputRegFile[1][4] ; In_Buff:In_Buff_u|toTx[4]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.698      ;
; 0.514 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[1]  ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.634      ;
; 0.518 ; In_Buff:In_Buff_u|outputRegFile[1][2] ; In_Buff:In_Buff_u|toTx[2]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.703      ;
; 0.520 ; In_Buff:In_Buff_u|outputRegFile[2][3] ; In_Buff:In_Buff_u|toTx[3]  ; clk_50m      ; wr_en       ; 0.000        ; 0.060      ; 0.704      ;
; 0.523 ; In_Buff:In_Buff_u|outputRegFile[1][7] ; In_Buff:In_Buff_u|toTx[7]  ; clk_50m      ; wr_en       ; 0.000        ; 0.060      ; 0.707      ;
; 0.560 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 0.000        ; 0.035      ; 0.679      ;
; 0.561 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 0.000        ; 0.035      ; 0.680      ;
; 0.581 ; In_Buff:In_Buff_u|outputRegFile[1][5] ; In_Buff:In_Buff_u|toTx[5]  ; clk_50m      ; wr_en       ; 0.000        ; 0.061      ; 0.766      ;
; 0.591 ; In_Buff:In_Buff_u|m[1]                ; In_Buff:In_Buff_u|toTx[3]  ; wr_en        ; wr_en       ; 0.000        ; 0.035      ; 0.710      ;
; 0.600 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[6]  ; wr_en        ; wr_en       ; 0.000        ; 0.035      ; 0.719      ;
; 0.637 ; transmitter:uart_Tx|flag1             ; In_Buff:In_Buff_u|toTx[2]  ; wr_en        ; wr_en       ; 0.000        ; 0.036      ; 0.757      ;
+-------+---------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                    ;
+-------------------------+-----------+-------+----------+---------+---------------------+
; Clock                   ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack        ; -7.607    ; 0.052 ; N/A      ; N/A     ; -3.000              ;
;  clk_50m                ; -7.607    ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  receiver:uart_Rx|ready ; -1.486    ; 0.052 ; N/A      ; N/A     ; -1.000              ;
;  wr_en                  ; -0.784    ; 0.187 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS         ; -4746.031 ; 0.0   ; 0.0      ; 0.0     ; -1811.831           ;
;  clk_50m                ; -4646.467 ; 0.000 ; N/A      ; N/A     ; -1717.367           ;
;  receiver:uart_Rx|ready ; -94.492   ; 0.000 ; N/A      ; N/A     ; -76.000             ;
;  wr_en                  ; -5.072    ; 0.000 ; N/A      ; N/A     ; -18.464             ;
+-------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Tx            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bulbs[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bulbs[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bulbs[2]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bulbs[3]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bulbs[4]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bulbs[5]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bulbs[6]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bulbs[7]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_50m                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; wr_en                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; rst                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; Rx                      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Tx            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; bulbs[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; bulbs[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Tx            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; bulbs[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; bulbs[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; bulbs[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Tx            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Tx_busy       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; bulbs[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; bulbs[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; bulbs[2]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; bulbs[3]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; bulbs[4]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; bulbs[5]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; bulbs[6]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; bulbs[7]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; clk_50m                ; clk_50m                ; 292888   ; 0        ; 0        ; 0        ;
; receiver:uart_Rx|ready ; clk_50m                ; 4401     ; 1        ; 0        ; 0        ;
; wr_en                  ; clk_50m                ; 22       ; 0        ; 0        ; 0        ;
; clk_50m                ; receiver:uart_Rx|ready ; 72       ; 0        ; 0        ; 0        ;
; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 301      ; 0        ; 0        ; 0        ;
; clk_50m                ; wr_en                  ; 32       ; 0        ; 0        ; 0        ;
; wr_en                  ; wr_en                  ; 29       ; 0        ; 0        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; clk_50m                ; clk_50m                ; 292888   ; 0        ; 0        ; 0        ;
; receiver:uart_Rx|ready ; clk_50m                ; 4401     ; 1        ; 0        ; 0        ;
; wr_en                  ; clk_50m                ; 22       ; 0        ; 0        ; 0        ;
; clk_50m                ; receiver:uart_Rx|ready ; 72       ; 0        ; 0        ; 0        ;
; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; 301      ; 0        ; 0        ; 0        ;
; clk_50m                ; wr_en                  ; 32       ; 0        ; 0        ; 0        ;
; wr_en                  ; wr_en                  ; 29       ; 0        ; 0        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 1269  ; 1269 ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------+
; Clock Status Summary                                                 ;
+------------------------+------------------------+------+-------------+
; Target                 ; Clock                  ; Type ; Status      ;
+------------------------+------------------------+------+-------------+
; clk_50m                ; clk_50m                ; Base ; Constrained ;
; receiver:uart_Rx|ready ; receiver:uart_Rx|ready ; Base ; Constrained ;
; wr_en                  ; wr_en                  ; Base ; Constrained ;
+------------------------+------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Tx_busy     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bulbs[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bulbs[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Rx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Tx_busy     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bulbs[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bulbs[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Jan 04 10:33:53 2025
Info: Command: quartus_sta external -c External
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'External.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_50m clk_50m
    Info (332105): create_clock -period 1.000 -name receiver:uart_Rx|ready receiver:uart_Rx|ready
    Info (332105): create_clock -period 1.000 -name wr_en wr_en
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.607
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.607           -4646.467 clk_50m 
    Info (332119):    -1.486             -94.492 receiver:uart_Rx|ready 
    Info (332119):    -0.784              -5.072 wr_en 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.342               0.000 clk_50m 
    Info (332119):     0.357               0.000 receiver:uart_Rx|ready 
    Info (332119):     0.358               0.000 wr_en 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1339.000 clk_50m 
    Info (332119):    -3.000             -15.000 wr_en 
    Info (332119):    -1.000             -76.000 receiver:uart_Rx|ready 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.639
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.639           -4054.976 clk_50m 
    Info (332119):    -1.248             -77.953 receiver:uart_Rx|ready 
    Info (332119):    -0.593              -3.553 wr_en 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 clk_50m 
    Info (332119):     0.312               0.000 receiver:uart_Rx|ready 
    Info (332119):     0.312               0.000 wr_en 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1339.000 clk_50m 
    Info (332119):    -3.000             -15.000 wr_en 
    Info (332119):    -1.000             -76.000 receiver:uart_Rx|ready 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.932
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.932           -2148.761 clk_50m 
    Info (332119):    -0.395             -20.517 receiver:uart_Rx|ready 
    Info (332119):    -0.027              -0.027 wr_en 
Info (332146): Worst-case hold slack is 0.052
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.052               0.000 receiver:uart_Rx|ready 
    Info (332119):     0.178               0.000 clk_50m 
    Info (332119):     0.187               0.000 wr_en 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1717.367 clk_50m 
    Info (332119):    -3.000             -18.464 wr_en 
    Info (332119):    -1.000             -76.000 receiver:uart_Rx|ready 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4809 megabytes
    Info: Processing ended: Sat Jan 04 10:33:57 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


