{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734746755208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734746755216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 23:05:55 2024 " "Processing started: Fri Dec 20 23:05:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734746755216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734746755216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734746755216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734746755497 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734746755497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_paridade.v 1 1 " "Found 1 design units, including 1 entities, in source file v_paridade.v" { { "Info" "ISGN_ENTITY_NAME" "1 v_paridade " "Found entity 1: v_paridade" {  } { { "v_paridade.v" "" { Text "C:/Users/Administrador/Documents/ufv/ISL/Trabalho-Pratico-01-Circuitos-Combinacionais/Codigos (FPGA)/v_paridade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734746764071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734746764071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Administrador/Documents/ufv/ISL/Trabalho-Pratico-01-Circuitos-Combinacionais/Codigos (FPGA)/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734746764071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734746764071 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display " "Elaborating entity \"display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734746764084 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A display.v(10) " "Verilog HDL Always Construct warning at display.v(10): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "C:/Users/Administrador/Documents/ufv/ISL/Trabalho-Pratico-01-Circuitos-Combinacionais/Codigos (FPGA)/display.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734746764084 "|display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B display.v(10) " "Verilog HDL Always Construct warning at display.v(10): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "C:/Users/Administrador/Documents/ufv/ISL/Trabalho-Pratico-01-Circuitos-Combinacionais/Codigos (FPGA)/display.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734746764084 "|display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C display.v(10) " "Verilog HDL Always Construct warning at display.v(10): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "C:/Users/Administrador/Documents/ufv/ISL/Trabalho-Pratico-01-Circuitos-Combinacionais/Codigos (FPGA)/display.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734746764084 "|display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D display.v(10) " "Verilog HDL Always Construct warning at display.v(10): inferring latch(es) for variable \"D\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "C:/Users/Administrador/Documents/ufv/ISL/Trabalho-Pratico-01-Circuitos-Combinacionais/Codigos (FPGA)/display.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734746764084 "|display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E display.v(10) " "Verilog HDL Always Construct warning at display.v(10): inferring latch(es) for variable \"E\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "C:/Users/Administrador/Documents/ufv/ISL/Trabalho-Pratico-01-Circuitos-Combinacionais/Codigos (FPGA)/display.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734746764084 "|display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F display.v(10) " "Verilog HDL Always Construct warning at display.v(10): inferring latch(es) for variable \"F\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "C:/Users/Administrador/Documents/ufv/ISL/Trabalho-Pratico-01-Circuitos-Combinacionais/Codigos (FPGA)/display.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734746764084 "|display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "G display.v(10) " "Verilog HDL Always Construct warning at display.v(10): inferring latch(es) for variable \"G\", which holds its previous value in one or more paths through the always construct" {  } { { "display.v" "" { Text "C:/Users/Administrador/Documents/ufv/ISL/Trabalho-Pratico-01-Circuitos-Combinacionais/Codigos (FPGA)/display.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734746764084 "|display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G display.v(10) " "Inferred latch for \"G\" at display.v(10)" {  } { { "display.v" "" { Text "C:/Users/Administrador/Documents/ufv/ISL/Trabalho-Pratico-01-Circuitos-Combinacionais/Codigos (FPGA)/display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734746764084 "|display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F display.v(10) " "Inferred latch for \"F\" at display.v(10)" {  } { { "display.v" "" { Text "C:/Users/Administrador/Documents/ufv/ISL/Trabalho-Pratico-01-Circuitos-Combinacionais/Codigos (FPGA)/display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734746764084 "|display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E display.v(10) " "Inferred latch for \"E\" at display.v(10)" {  } { { "display.v" "" { Text "C:/Users/Administrador/Documents/ufv/ISL/Trabalho-Pratico-01-Circuitos-Combinacionais/Codigos (FPGA)/display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734746764084 "|display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D display.v(10) " "Inferred latch for \"D\" at display.v(10)" {  } { { "display.v" "" { Text "C:/Users/Administrador/Documents/ufv/ISL/Trabalho-Pratico-01-Circuitos-Combinacionais/Codigos (FPGA)/display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734746764084 "|display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C display.v(10) " "Inferred latch for \"C\" at display.v(10)" {  } { { "display.v" "" { Text "C:/Users/Administrador/Documents/ufv/ISL/Trabalho-Pratico-01-Circuitos-Combinacionais/Codigos (FPGA)/display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734746764084 "|display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B display.v(10) " "Inferred latch for \"B\" at display.v(10)" {  } { { "display.v" "" { Text "C:/Users/Administrador/Documents/ufv/ISL/Trabalho-Pratico-01-Circuitos-Combinacionais/Codigos (FPGA)/display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734746764084 "|display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A display.v(10) " "Inferred latch for \"A\" at display.v(10)" {  } { { "display.v" "" { Text "C:/Users/Administrador/Documents/ufv/ISL/Trabalho-Pratico-01-Circuitos-Combinacionais/Codigos (FPGA)/display.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734746764084 "|display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v_paridade v_paridade:verifica " "Elaborating entity \"v_paridade\" for hierarchy \"v_paridade:verifica\"" {  } { { "display.v" "verifica" { Text "C:/Users/Administrador/Documents/ufv/ISL/Trabalho-Pratico-01-Circuitos-Combinacionais/Codigos (FPGA)/display.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734746764105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734746764432 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734746764749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734746764749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734746764780 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734746764780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734746764780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734746764780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734746764795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 23:06:04 2024 " "Processing ended: Fri Dec 20 23:06:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734746764795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734746764795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734746764795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734746764795 ""}
