Support for the SystemVerilog type ``bit`` has been added.
