/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [15:0] _02_;
  wire [15:0] _03_;
  reg [8:0] _04_;
  wire [22:0] _05_;
  reg [3:0] _06_;
  wire [6:0] _07_;
  wire [6:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [14:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  reg [4:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_53z;
  reg [14:0] celloutsig_0_58z;
  wire [7:0] celloutsig_0_59z;
  wire [24:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_0z[5] & celloutsig_0_0z[3]);
  assign celloutsig_0_33z = ~(celloutsig_0_7z[4] & celloutsig_0_26z);
  assign celloutsig_0_35z = ~(celloutsig_0_23z & celloutsig_0_10z[9]);
  assign celloutsig_1_13z = ~(celloutsig_1_4z[11] & celloutsig_1_5z[6]);
  assign celloutsig_0_48z = ~((_01_ | celloutsig_0_25z) & celloutsig_0_31z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[188]) & celloutsig_1_0z);
  assign celloutsig_0_10z = { in_data[72:69], _02_[11:1], celloutsig_0_4z } + { _03_[15:13], _00_, celloutsig_0_4z, _02_[11:1] };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 9'h000;
    else _04_ <= { celloutsig_0_30z[10:7], celloutsig_0_2z, celloutsig_0_36z };
  reg [10:0] _16_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 11'h000;
    else _16_ <= { celloutsig_0_2z[1:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign _02_[11:1] = _16_;
  reg [22:0] _17_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 23'h000000;
    else _17_ <= { in_data[14:12], celloutsig_0_3z, celloutsig_0_0z, _02_[11:1], celloutsig_0_3z };
  assign { _05_[22:12], _03_[15:13], _00_, _05_[7:0] } = _17_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 4'h0;
    else _06_ <= { celloutsig_1_12z[1], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_13z };
  reg [6:0] _19_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 7'h00;
    else _19_ <= { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_11z };
  assign { _07_[6:2], _01_, _07_[0] } = _19_;
  assign celloutsig_0_37z = { _05_[22:12], _03_[15:13], _00_, _05_[7:0], celloutsig_0_34z, celloutsig_0_36z, celloutsig_0_14z, celloutsig_0_35z } == { _07_[6:4], _07_[6:2], _01_, _07_[0], celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_26z, _02_[11:1] };
  assign celloutsig_0_47z = { celloutsig_0_40z[4:2], celloutsig_0_24z } == { celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_20z };
  assign celloutsig_1_8z = { celloutsig_1_3z[5:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } == celloutsig_1_4z[7:0];
  assign celloutsig_0_16z = { _07_[4:2], _01_, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z } == { celloutsig_0_15z[8:3], celloutsig_0_1z, celloutsig_0_7z, _07_[6:2], _01_, _07_[0] };
  assign celloutsig_0_66z = { _05_[14:12], _03_[15:13], celloutsig_0_9z } >= celloutsig_0_58z[8:2];
  assign celloutsig_1_0z = in_data[185:174] >= in_data[122:111];
  assign celloutsig_0_12z = { _05_[6:3], celloutsig_0_3z } >= { _03_[14:13], _00_, _05_[7:6] };
  assign celloutsig_0_53z = { celloutsig_0_12z, celloutsig_0_31z, celloutsig_0_50z, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_31z, celloutsig_0_9z, celloutsig_0_17z } <= { celloutsig_0_10z[3], celloutsig_0_12z, celloutsig_0_47z, celloutsig_0_0z, celloutsig_0_28z };
  assign celloutsig_0_11z = { _05_[15:13], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z } <= in_data[73:58];
  assign celloutsig_1_6z = celloutsig_1_4z[9:5] && celloutsig_1_4z[4:0];
  assign celloutsig_0_23z = { _02_[9:8], celloutsig_0_14z } && { _02_[10:5], celloutsig_0_9z };
  assign celloutsig_0_29z = _02_[11:7] && { celloutsig_0_18z[12:9], celloutsig_0_8z };
  assign celloutsig_0_40z = { celloutsig_0_7z[3:1], celloutsig_0_9z, celloutsig_0_36z, celloutsig_0_34z } % { 1'h1, celloutsig_0_0z[5:2], celloutsig_0_12z };
  assign celloutsig_0_59z = { celloutsig_0_26z, celloutsig_0_49z, celloutsig_0_53z, celloutsig_0_24z, celloutsig_0_17z } % { 1'h1, celloutsig_0_7z, celloutsig_0_31z };
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, celloutsig_1_3z, celloutsig_1_3z[5:1], in_data[96] };
  assign celloutsig_0_0z = in_data[91:85] % { 1'h1, in_data[50:45] };
  assign celloutsig_0_64z = { _05_[15:12], _03_[15], celloutsig_0_25z, celloutsig_0_35z, celloutsig_0_10z, celloutsig_0_45z, celloutsig_0_9z } % { 1'h1, celloutsig_0_21z[4:2], celloutsig_0_47z, celloutsig_0_36z, celloutsig_0_1z, _04_, celloutsig_0_42z, celloutsig_0_59z };
  assign celloutsig_0_18z = celloutsig_0_10z[15:1] % { 1'h1, _05_[17:12], _03_[15:13], _00_, _05_[7:4] };
  assign celloutsig_0_42z = celloutsig_0_30z[9:1] != { celloutsig_0_18z[9:8], celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_37z, celloutsig_0_29z };
  assign celloutsig_1_10z = { celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z } != { in_data[173:167], celloutsig_1_1z };
  assign celloutsig_0_50z = { celloutsig_0_10z[4:2], celloutsig_0_31z, celloutsig_0_3z } !== { _02_[9:6], celloutsig_0_48z };
  assign celloutsig_1_7z = celloutsig_1_4z[10:7] !== { celloutsig_1_4z[5:3], celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_10z } !== { celloutsig_1_4z[9:0], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_1_19z = { celloutsig_1_3z, _06_, celloutsig_1_10z } !== celloutsig_1_4z[10:0];
  assign celloutsig_0_1z = in_data[45:36] !== in_data[65:56];
  assign celloutsig_0_31z = { celloutsig_0_0z[6:4], celloutsig_0_4z } !== celloutsig_0_7z[5:2];
  assign celloutsig_1_12z = ~ celloutsig_1_9z[2:0];
  assign celloutsig_0_7z = ~ celloutsig_0_0z[6:1];
  assign celloutsig_0_21z = ~ { in_data[65:64], celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_39z = { _04_[6:3], celloutsig_0_26z } | celloutsig_0_14z;
  assign celloutsig_1_5z = { celloutsig_1_4z[9:3], celloutsig_1_0z } | { celloutsig_1_3z[2:1], celloutsig_1_3z };
  assign celloutsig_1_9z = { celloutsig_1_4z[9], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z } | { celloutsig_1_5z[5:2], celloutsig_1_6z };
  assign celloutsig_1_11z = { in_data[105:101], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_7z } | { celloutsig_1_4z[4:3], celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_4z[6:5], celloutsig_1_6z } | celloutsig_1_5z[3:1];
  assign celloutsig_0_14z = { _07_[5:2], _01_ } | { celloutsig_0_7z[3:2], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_17z = celloutsig_0_2z | _02_[8:5];
  assign celloutsig_0_30z = { _07_[6:2], _01_, _07_[0], celloutsig_0_2z, celloutsig_0_28z, celloutsig_0_26z } | { celloutsig_0_27z[3], celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_27z, celloutsig_0_3z };
  assign celloutsig_0_34z = ^ { in_data[77:71], celloutsig_0_29z };
  assign celloutsig_0_4z = ^ in_data[94:89];
  assign celloutsig_0_46z = ^ { celloutsig_0_39z[3:1], celloutsig_0_29z, celloutsig_0_34z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_0_65z = ^ { celloutsig_0_64z[7:2], celloutsig_0_28z, celloutsig_0_16z };
  assign celloutsig_1_1z = ^ { in_data[135:103], celloutsig_1_0z };
  assign celloutsig_1_18z = ^ { in_data[147:142], celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_6z };
  assign celloutsig_0_8z = ^ { _05_[15:14], celloutsig_0_1z };
  assign celloutsig_0_24z = ^ { _07_[3], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_4z };
  assign celloutsig_0_25z = ^ { celloutsig_0_18z[13:9], celloutsig_0_8z };
  assign celloutsig_0_26z = ^ { celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_0_28z = ^ celloutsig_0_10z[13:11];
  assign celloutsig_1_3z = { in_data[127:123], celloutsig_1_2z } >> { in_data[180:179], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_7z[2], celloutsig_0_12z, celloutsig_0_7z, _07_[6:2], _01_, _07_[0] } - { celloutsig_0_10z[14:8], celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_19z = { celloutsig_0_18z[14:12], celloutsig_0_12z } - { celloutsig_0_15z[8:6], celloutsig_0_8z };
  assign celloutsig_0_2z = { celloutsig_0_0z[5:4], celloutsig_0_1z, celloutsig_0_1z } - celloutsig_0_0z[5:2];
  assign celloutsig_0_36z = ~((celloutsig_0_31z & celloutsig_0_26z) | celloutsig_0_10z[5]);
  assign celloutsig_0_45z = ~((celloutsig_0_36z & celloutsig_0_33z) | celloutsig_0_1z);
  assign celloutsig_0_49z = ~((celloutsig_0_21z[1] & celloutsig_0_46z) | celloutsig_0_8z);
  assign celloutsig_0_9z = ~((celloutsig_0_8z & _02_[10]) | in_data[4]);
  assign celloutsig_0_20z = ~((celloutsig_0_19z[2] & celloutsig_0_8z) | _02_[7]);
  always_latch
    if (clkin_data[64]) celloutsig_0_58z = 15'h0000;
    else if (clkin_data[128]) celloutsig_0_58z = celloutsig_0_18z;
  always_latch
    if (clkin_data[32]) celloutsig_0_27z = 5'h00;
    else if (clkin_data[160]) celloutsig_0_27z = { celloutsig_0_25z, celloutsig_0_19z };
  assign { _02_[15:12], _02_[0] } = { in_data[72:69], celloutsig_0_4z };
  assign _03_[12:0] = { _00_, celloutsig_0_4z, _02_[11:1] };
  assign _05_[11:8] = { _03_[15:13], _00_ };
  assign _07_[1] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
