```verilog
module comparator_3bit (
    input  [2:0] A,        // First 3-bit input
    input  [2:0] B,        // Second 3-bit input
    output reg A_greater,   // Output: A is greater than B
    output reg A_equal,     // Output: A is equal to B
    output reg A_less       // Output: A is less than B
);

always @(*) begin
    // Initialize outputs to zero
    A_greater = 0;
    A_equal = 0;
    A_less = 0;

    // Compare A and B
    if (A > B) begin
        A_greater = 1;
    end else if (A == B) begin
        A_equal = 1;
    end else begin
        A_less = 1;
    end
end

endmodule
```