$comment
	File created using the following command:
		vcd file relatorio-5.msim.vcd -direction
$end
$date
	Thu Nov 19 15:42:02 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module mod_test4_vlg_vec_tst $end
$var reg 1 ! SW $end
$var wire 1 " LEDR [3] $end
$var wire 1 # LEDR [2] $end
$var wire 1 $ LEDR [1] $end
$var wire 1 % LEDR [0] $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , LEDR[0]~output_o $end
$var wire 1 - LEDR[1]~output_o $end
$var wire 1 . LEDR[2]~output_o $end
$var wire 1 / LEDR[3]~output_o $end
$var wire 1 0 SW~input_o $end
$var wire 1 1 cs1|ff1|q~0_combout $end
$var wire 1 2 cs1|ff2|q~0_combout $end
$var wire 1 3 cs1|ff2|q~q $end
$var wire 1 4 cs1|ff3|q~0_combout $end
$var wire 1 5 cs1|ff3|q~q $end
$var wire 1 6 cs1|ff4|q~0_combout $end
$var wire 1 7 cs1|ff4|q~q $end
$var wire 1 8 cs1|nand1~0_combout $end
$var wire 1 9 cs1|ff1|q~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0%
0$
0#
0"
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
08
09
$end
#500000
1!
10
19
1,
1%
12
01
#1000000
0!
00
#1500000
1!
10
09
13
1-
0,
0%
1$
11
#2000000
0!
00
#2500000
1!
10
19
1,
1%
14
02
01
#3000000
0!
00
#3500000
1!
10
09
15
03
0-
1.
0,
0%
1#
0$
11
#4000000
0!
00
#4500000
1!
10
19
1,
1%
12
01
#5000000
0!
00
#5500000
1!
10
09
13
1-
0,
0%
1$
11
#6000000
0!
00
#6500000
1!
10
19
1,
1%
16
04
02
01
#7000000
0!
00
#7500000
1!
10
09
17
05
03
0-
0.
1/
0,
0%
1"
0#
0$
11
#8000000
0!
00
#8500000
1!
10
19
1,
1%
12
01
#9000000
0!
00
#9500000
1!
10
09
13
1-
0,
18
0%
1$
11
03
07
0/
0-
08
0$
0"
06
02
#10000000
