vhdl work "D:\FPGALab\product\Lab4\code\clk_gen_500hz.vhd"
