Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec 14 14:28:49 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 msp/moving/box_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_red/tally_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 3.283ns (40.292%)  route 4.865ns (59.708%))
  Logic Levels:           9  (CARRY4=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 11.405 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.388ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout1_buf/O
                         net (fo=206, unplaced)       0.800    -1.388    msp/moving/clk_pixel
                         FDRE                                         r  msp/moving/box_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -0.932 f  msp/moving/box_y_reg[1]/Q
                         net (fo=20, unplaced)        0.801    -0.131    mvg/__0_carry__1[1]
                         LUT4 (Prop_lut4_I1_O)        0.321     0.190 r  mvg/in_sprite1_carry_i_4/O
                         net (fo=1, unplaced)         0.000     0.190    msp/bs/in_sprite1_carry__0_0[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553     0.743 r  msp/bs/in_sprite1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     0.752    msp/bs/in_sprite1_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     1.045 r  msp/bs/in_sprite1_carry__0/CO[0]
                         net (fo=1, unplaced)         0.666     1.711    msp/moving/tally[1]_i_4__0[0]
                         LUT4 (Prop_lut4_I0_O)        0.367     2.078 r  msp/moving/tally[2]_i_5/O
                         net (fo=27, unplaced)        0.516     2.594    msp/controllingbullets/movingbullets/tmds_out_reg[7]
                         LUT5 (Prop_lut5_I4_O)        0.124     2.718 r  msp/controllingbullets/movingbullets/tally[1]_i_11/O
                         net (fo=3, unplaced)         0.467     3.185    msp/controllingbullets/movingbullets/tally[1]_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.309 r  msp/controllingbullets/movingbullets/tally[1]_i_5/O
                         net (fo=1, unplaced)         0.639     3.948    msp/moving/tmds_out_reg[8][1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614     4.562 r  msp/moving/tally_reg[1]_i_2/O[3]
                         net (fo=18, unplaced)        0.865     5.427    msp/moving/O[2]
                         LUT6 (Prop_lut6_I2_O)        0.307     5.734 r  msp/moving/tally[2]_i_2/O
                         net (fo=1, unplaced)         0.902     6.636    msp/moving/tally[2]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     6.760 r  msp/moving/tally[2]_i_1/O
                         net (fo=1, unplaced)         0.000     6.760    tmds_red/D[0]
                         FDRE                                         r  tmds_red/tally_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=206, unplaced)       0.655    11.405    tmds_red/clk_pixel
                         FDRE                                         r  tmds_red/tally_reg[2]/C
                         clock pessimism              0.530    11.935    
                         clock uncertainty           -0.168    11.767    
                         FDRE (Setup_fdre_C_D)        0.029    11.796    tmds_red/tally_reg[2]
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  5.036    




