

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_BIAS'
================================================================
* Date:           Wed Mar 22 12:24:27 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BIAS    |        5|        5|         3|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|      93|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      93|    105|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln94_fu_199_p2         |         +|   0|  0|  11|           3|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln94_fu_193_p2        |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  24|           8|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_f_1       |   9|          2|    3|          6|
    |conv_bias_buf_V_1_1_fu_80  |   9|          2|   16|         32|
    |conv_bias_buf_V_1_3_fu_84  |   9|          2|   16|         32|
    |conv_bias_buf_V_1_4_fu_88  |   9|          2|   16|         32|
    |conv_bias_buf_V_1_fu_76    |   9|          2|   16|         32|
    |f_fu_72                    |   9|          2|    3|          6|
    |wt_blk_n_R                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  81|         18|   73|        146|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |conv_bias_buf_V_1_1_fu_80         |  16|   0|   16|          0|
    |conv_bias_buf_V_1_3_fu_84         |  16|   0|   16|          0|
    |conv_bias_buf_V_1_4_fu_88         |  16|   0|   16|          0|
    |conv_bias_buf_V_1_6_reg_294       |  16|   0|   16|          0|
    |conv_bias_buf_V_1_fu_76           |  16|   0|   16|          0|
    |f_fu_72                           |   3|   0|    3|          0|
    |icmp_ln94_reg_286                 |   1|   0|    1|          0|
    |trunc_ln96_reg_290                |   2|   0|    2|          0|
    |trunc_ln96_reg_290_pp0_iter1_reg  |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  93|   0|   93|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_BIAS|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_BIAS|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_BIAS|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_BIAS|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_BIAS|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_BIAS|  return value|
|m_axi_wt_AWVALID                |  out|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_AWREADY                |   in|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_AWADDR                 |  out|   64|       m_axi|                        wt|       pointer|
|m_axi_wt_AWID                   |  out|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_AWLEN                  |  out|   32|       m_axi|                        wt|       pointer|
|m_axi_wt_AWSIZE                 |  out|    3|       m_axi|                        wt|       pointer|
|m_axi_wt_AWBURST                |  out|    2|       m_axi|                        wt|       pointer|
|m_axi_wt_AWLOCK                 |  out|    2|       m_axi|                        wt|       pointer|
|m_axi_wt_AWCACHE                |  out|    4|       m_axi|                        wt|       pointer|
|m_axi_wt_AWPROT                 |  out|    3|       m_axi|                        wt|       pointer|
|m_axi_wt_AWQOS                  |  out|    4|       m_axi|                        wt|       pointer|
|m_axi_wt_AWREGION               |  out|    4|       m_axi|                        wt|       pointer|
|m_axi_wt_AWUSER                 |  out|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_WVALID                 |  out|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_WREADY                 |   in|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_WDATA                  |  out|   16|       m_axi|                        wt|       pointer|
|m_axi_wt_WSTRB                  |  out|    2|       m_axi|                        wt|       pointer|
|m_axi_wt_WLAST                  |  out|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_WID                    |  out|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_WUSER                  |  out|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_ARVALID                |  out|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_ARREADY                |   in|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_ARADDR                 |  out|   64|       m_axi|                        wt|       pointer|
|m_axi_wt_ARID                   |  out|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_ARLEN                  |  out|   32|       m_axi|                        wt|       pointer|
|m_axi_wt_ARSIZE                 |  out|    3|       m_axi|                        wt|       pointer|
|m_axi_wt_ARBURST                |  out|    2|       m_axi|                        wt|       pointer|
|m_axi_wt_ARLOCK                 |  out|    2|       m_axi|                        wt|       pointer|
|m_axi_wt_ARCACHE                |  out|    4|       m_axi|                        wt|       pointer|
|m_axi_wt_ARPROT                 |  out|    3|       m_axi|                        wt|       pointer|
|m_axi_wt_ARQOS                  |  out|    4|       m_axi|                        wt|       pointer|
|m_axi_wt_ARREGION               |  out|    4|       m_axi|                        wt|       pointer|
|m_axi_wt_ARUSER                 |  out|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_RVALID                 |   in|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_RREADY                 |  out|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_RDATA                  |   in|   16|       m_axi|                        wt|       pointer|
|m_axi_wt_RLAST                  |   in|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_RID                    |   in|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_RFIFONUM               |   in|   10|       m_axi|                        wt|       pointer|
|m_axi_wt_RUSER                  |   in|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_RRESP                  |   in|    2|       m_axi|                        wt|       pointer|
|m_axi_wt_BVALID                 |   in|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_BREADY                 |  out|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_BRESP                  |   in|    2|       m_axi|                        wt|       pointer|
|m_axi_wt_BID                    |   in|    1|       m_axi|                        wt|       pointer|
|m_axi_wt_BUSER                  |   in|    1|       m_axi|                        wt|       pointer|
|conv_bias_buf_V_3_2             |   in|   16|     ap_none|       conv_bias_buf_V_3_2|        scalar|
|conv_bias_buf_V_2_2             |   in|   16|     ap_none|       conv_bias_buf_V_2_2|        scalar|
|conv_bias_buf_V_1_2             |   in|   16|     ap_none|       conv_bias_buf_V_1_2|        scalar|
|conv_bias_buf_V_0_2             |   in|   16|     ap_none|       conv_bias_buf_V_0_2|        scalar|
|sext_ln94                       |   in|   63|     ap_none|                 sext_ln94|        scalar|
|conv_bias_buf_V_3_3_out         |  out|   16|      ap_vld|   conv_bias_buf_V_3_3_out|       pointer|
|conv_bias_buf_V_3_3_out_ap_vld  |  out|    1|      ap_vld|   conv_bias_buf_V_3_3_out|       pointer|
|conv_bias_buf_V_2_3_out         |  out|   16|      ap_vld|   conv_bias_buf_V_2_3_out|       pointer|
|conv_bias_buf_V_2_3_out_ap_vld  |  out|    1|      ap_vld|   conv_bias_buf_V_2_3_out|       pointer|
|conv_bias_buf_V_1_3_out         |  out|   16|      ap_vld|   conv_bias_buf_V_1_3_out|       pointer|
|conv_bias_buf_V_1_3_out_ap_vld  |  out|    1|      ap_vld|   conv_bias_buf_V_1_3_out|       pointer|
|conv_bias_buf_V_0_3_out         |  out|   16|      ap_vld|   conv_bias_buf_V_0_3_out|       pointer|
|conv_bias_buf_V_0_3_out_ap_vld  |  out|    1|      ap_vld|   conv_bias_buf_V_0_3_out|       pointer|
+--------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 6 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1 = alloca i32 1"   --->   Operation 7 'alloca' 'conv_bias_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_1 = alloca i32 1"   --->   Operation 8 'alloca' 'conv_bias_buf_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_3 = alloca i32 1"   --->   Operation 9 'alloca' 'conv_bias_buf_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_4 = alloca i32 1"   --->   Operation 10 'alloca' 'conv_bias_buf_V_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln94_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln94"   --->   Operation 11 'read' 'sext_ln94_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_0_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_bias_buf_V_0_2"   --->   Operation 12 'read' 'conv_bias_buf_V_0_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_bias_buf_V_1_2"   --->   Operation 13 'read' 'conv_bias_buf_V_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_bias_buf_V_2_2"   --->   Operation 14 'read' 'conv_bias_buf_V_2_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_bias_buf_V_3_2"   --->   Operation 15 'read' 'conv_bias_buf_V_3_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln94_cast = sext i63 %sext_ln94_read"   --->   Operation 16 'sext' 'sext_ln94_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_15, i32 0, i32 0, void @empty_3, i32 0, i32 1, void @empty_18, void @empty_17, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %conv_bias_buf_V_3_2_read, i16 %conv_bias_buf_V_1_4"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %conv_bias_buf_V_2_2_read, i16 %conv_bias_buf_V_1_3"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %conv_bias_buf_V_1_2_read, i16 %conv_bias_buf_V_1_1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %conv_bias_buf_V_0_2_read, i16 %conv_bias_buf_V_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %f"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc46.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%f_1 = load i3 %f" [utils.cpp:96]   --->   Operation 24 'load' 'f_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln94_cast" [utils.cpp:94]   --->   Operation 26 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.13ns)   --->   "%icmp_ln94 = icmp_eq  i3 %f_1, i3 4" [utils.cpp:94]   --->   Operation 28 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.65ns)   --->   "%add_ln94 = add i3 %f_1, i3 1" [utils.cpp:94]   --->   Operation 30 'add' 'add_ln94' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %for.inc46.i.split, void %_Z27load_layer_params_from_DRAMPA3_A7_A7_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_S6_S7_i.exit.exitStub" [utils.cpp:94]   --->   Operation 31 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i3 %f_1" [utils.cpp:96]   --->   Operation 32 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.95ns)   --->   "%switch_ln96 = switch i2 %trunc_ln96, void %branch3, i2 0, void %for.inc46.i.split.for.inc46.i.split19_crit_edge, i2 1, void %for.inc46.i.split.for.inc46.i.split19_crit_edge7, i2 2, void %branch2" [utils.cpp:96]   --->   Operation 33 'switch' 'switch_ln96' <Predicate = (!icmp_ln94)> <Delay = 0.95>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln94 = store i3 %add_ln94, i3 %f" [utils.cpp:94]   --->   Operation 34 'store' 'store_ln94' <Predicate = (!icmp_ln94)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.inc46.i" [utils.cpp:94]   --->   Operation 35 'br' 'br_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [utils.cpp:94]   --->   Operation 36 'specloopname' 'specloopname_ln94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (7.30ns)   --->   "%conv_bias_buf_V_1_6 = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %wt_addr" [utils.cpp:96]   --->   Operation 37 'read' 'conv_bias_buf_V_1_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_load = load i16 %conv_bias_buf_V_1"   --->   Operation 46 'load' 'conv_bias_buf_V_1_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_1_load = load i16 %conv_bias_buf_V_1_1"   --->   Operation 47 'load' 'conv_bias_buf_V_1_1_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_3_load = load i16 %conv_bias_buf_V_1_3"   --->   Operation 48 'load' 'conv_bias_buf_V_1_3_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1_4_load = load i16 %conv_bias_buf_V_1_4"   --->   Operation 49 'load' 'conv_bias_buf_V_1_4_load' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv_bias_buf_V_3_3_out, i16 %conv_bias_buf_V_1_4_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv_bias_buf_V_2_3_out, i16 %conv_bias_buf_V_1_3_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv_bias_buf_V_1_3_out, i16 %conv_bias_buf_V_1_1_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv_bias_buf_V_0_3_out, i16 %conv_bias_buf_V_1_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln96 = store i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_1_3" [utils.cpp:96]   --->   Operation 38 'store' 'store_ln96' <Predicate = (trunc_ln96 == 2)> <Delay = 1.58>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc46.i.split19" [utils.cpp:96]   --->   Operation 39 'br' 'br_ln96' <Predicate = (trunc_ln96 == 2)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln96 = store i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_1_1" [utils.cpp:96]   --->   Operation 40 'store' 'store_ln96' <Predicate = (trunc_ln96 == 1)> <Delay = 1.58>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc46.i.split19" [utils.cpp:96]   --->   Operation 41 'br' 'br_ln96' <Predicate = (trunc_ln96 == 1)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln96 = store i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_1" [utils.cpp:96]   --->   Operation 42 'store' 'store_ln96' <Predicate = (trunc_ln96 == 0)> <Delay = 1.58>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc46.i.split19" [utils.cpp:96]   --->   Operation 43 'br' 'br_ln96' <Predicate = (trunc_ln96 == 0)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln96 = store i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_1_4" [utils.cpp:96]   --->   Operation 44 'store' 'store_ln96' <Predicate = (trunc_ln96 == 3)> <Delay = 1.58>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc46.i.split19" [utils.cpp:96]   --->   Operation 45 'br' 'br_ln96' <Predicate = (trunc_ln96 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_bias_buf_V_3_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_bias_buf_V_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_bias_buf_V_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_bias_buf_V_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln94]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_bias_buf_V_3_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ conv_bias_buf_V_2_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ conv_bias_buf_V_1_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ conv_bias_buf_V_0_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
f                        (alloca           ) [ 0100]
conv_bias_buf_V_1        (alloca           ) [ 0111]
conv_bias_buf_V_1_1      (alloca           ) [ 0111]
conv_bias_buf_V_1_3      (alloca           ) [ 0111]
conv_bias_buf_V_1_4      (alloca           ) [ 0111]
sext_ln94_read           (read             ) [ 0000]
conv_bias_buf_V_0_2_read (read             ) [ 0000]
conv_bias_buf_V_1_2_read (read             ) [ 0000]
conv_bias_buf_V_2_2_read (read             ) [ 0000]
conv_bias_buf_V_3_2_read (read             ) [ 0000]
sext_ln94_cast           (sext             ) [ 0000]
specinterface_ln0        (specinterface    ) [ 0000]
store_ln0                (store            ) [ 0000]
store_ln0                (store            ) [ 0000]
store_ln0                (store            ) [ 0000]
store_ln0                (store            ) [ 0000]
store_ln0                (store            ) [ 0000]
br_ln0                   (br               ) [ 0000]
f_1                      (load             ) [ 0000]
specbitsmap_ln0          (specbitsmap      ) [ 0000]
wt_addr                  (getelementptr    ) [ 0110]
specpipeline_ln0         (specpipeline     ) [ 0000]
icmp_ln94                (icmp             ) [ 0110]
empty                    (speclooptripcount) [ 0000]
add_ln94                 (add              ) [ 0000]
br_ln94                  (br               ) [ 0000]
trunc_ln96               (trunc            ) [ 0111]
switch_ln96              (switch           ) [ 0000]
store_ln94               (store            ) [ 0000]
br_ln94                  (br               ) [ 0000]
specloopname_ln94        (specloopname     ) [ 0000]
conv_bias_buf_V_1_6      (read             ) [ 0101]
store_ln96               (store            ) [ 0000]
br_ln96                  (br               ) [ 0000]
store_ln96               (store            ) [ 0000]
br_ln96                  (br               ) [ 0000]
store_ln96               (store            ) [ 0000]
br_ln96                  (br               ) [ 0000]
store_ln96               (store            ) [ 0000]
br_ln96                  (br               ) [ 0000]
conv_bias_buf_V_1_load   (load             ) [ 0000]
conv_bias_buf_V_1_1_load (load             ) [ 0000]
conv_bias_buf_V_1_3_load (load             ) [ 0000]
conv_bias_buf_V_1_4_load (load             ) [ 0000]
write_ln0                (write            ) [ 0000]
write_ln0                (write            ) [ 0000]
write_ln0                (write            ) [ 0000]
write_ln0                (write            ) [ 0000]
ret_ln0                  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_bias_buf_V_3_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_buf_V_3_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_bias_buf_V_2_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_buf_V_2_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_bias_buf_V_1_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_buf_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_bias_buf_V_0_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_buf_V_0_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wt">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln94">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_bias_buf_V_3_3_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_buf_V_3_3_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_bias_buf_V_2_3_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_buf_V_2_3_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_bias_buf_V_1_3_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_buf_V_1_3_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_bias_buf_V_0_3_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias_buf_V_0_3_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="f_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="conv_bias_buf_V_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="conv_bias_buf_V_1_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_1_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="conv_bias_buf_V_1_3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_1_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="conv_bias_buf_V_1_4_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_V_1_4/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sext_ln94_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="63" slack="0"/>
<pin id="94" dir="0" index="1" bw="63" slack="0"/>
<pin id="95" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln94_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="conv_bias_buf_V_0_2_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_bias_buf_V_0_2_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="conv_bias_buf_V_1_2_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_bias_buf_V_1_2_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="conv_bias_buf_V_2_2_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_bias_buf_V_2_2_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="conv_bias_buf_V_3_2_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_bias_buf_V_3_2_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="conv_bias_buf_V_1_6_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="1"/>
<pin id="125" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_bias_buf_V_1_6/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="write_ln0_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="0" index="2" bw="16" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln0_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="0" index="2" bw="16" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln0_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="sext_ln94_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="63" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94_cast/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln0_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln0_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="f_1_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="wt_addr_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln94_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="0" index="1" bw="3" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln94_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln96_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln94_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln96_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="1"/>
<pin id="216" dir="0" index="1" bw="16" slack="2"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln96_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="1"/>
<pin id="220" dir="0" index="1" bw="16" slack="2"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln96_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="1"/>
<pin id="224" dir="0" index="1" bw="16" slack="2"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln96_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="1"/>
<pin id="228" dir="0" index="1" bw="16" slack="2"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="conv_bias_buf_V_1_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="1"/>
<pin id="232" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_1_load/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="conv_bias_buf_V_1_1_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="1"/>
<pin id="236" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_1_1_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="conv_bias_buf_V_1_3_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="1"/>
<pin id="240" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_1_3_load/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="conv_bias_buf_V_1_4_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="1"/>
<pin id="244" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_V_1_4_load/2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="f_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="253" class="1005" name="conv_bias_buf_V_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_1 "/>
</bind>
</comp>

<comp id="260" class="1005" name="conv_bias_buf_V_1_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_1_1 "/>
</bind>
</comp>

<comp id="267" class="1005" name="conv_bias_buf_V_1_3_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_1_3 "/>
</bind>
</comp>

<comp id="274" class="1005" name="conv_bias_buf_V_1_4_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_1_4 "/>
</bind>
</comp>

<comp id="281" class="1005" name="wt_addr_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="1"/>
<pin id="283" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr "/>
</bind>
</comp>

<comp id="286" class="1005" name="icmp_ln94_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln94 "/>
</bind>
</comp>

<comp id="290" class="1005" name="trunc_ln96_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="2"/>
<pin id="292" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln96 "/>
</bind>
</comp>

<comp id="294" class="1005" name="conv_bias_buf_V_1_6_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="1"/>
<pin id="296" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_V_1_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="68" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="70" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="70" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="70" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="70" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="92" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="116" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="110" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="104" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="98" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="155" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="184" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="184" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="56" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="184" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="199" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="233"><net_src comp="230" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="237"><net_src comp="234" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="249"><net_src comp="72" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="256"><net_src comp="76" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="263"><net_src comp="80" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="270"><net_src comp="84" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="277"><net_src comp="88" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="284"><net_src comp="187" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="289"><net_src comp="193" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="205" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="122" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="226" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wt | {}
	Port: conv_bias_buf_V_3_3_out | {2 }
	Port: conv_bias_buf_V_2_3_out | {2 }
	Port: conv_bias_buf_V_1_3_out | {2 }
	Port: conv_bias_buf_V_0_3_out | {2 }
 - Input state : 
	Port: tiled_conv_Pipeline_BIAS : conv_bias_buf_V_3_2 | {1 }
	Port: tiled_conv_Pipeline_BIAS : conv_bias_buf_V_2_2 | {1 }
	Port: tiled_conv_Pipeline_BIAS : conv_bias_buf_V_1_2 | {1 }
	Port: tiled_conv_Pipeline_BIAS : conv_bias_buf_V_0_2 | {1 }
	Port: tiled_conv_Pipeline_BIAS : wt | {2 }
	Port: tiled_conv_Pipeline_BIAS : sext_ln94 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		f_1 : 1
		wt_addr : 1
		icmp_ln94 : 2
		add_ln94 : 2
		br_ln94 : 3
		trunc_ln96 : 2
		switch_ln96 : 3
		store_ln94 : 3
	State 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |            add_ln94_fu_199           |    0    |    11   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln94_fu_193           |    0    |    8    |
|----------|--------------------------------------|---------|---------|
|          |       sext_ln94_read_read_fu_92      |    0    |    0    |
|          |  conv_bias_buf_V_0_2_read_read_fu_98 |    0    |    0    |
|   read   | conv_bias_buf_V_1_2_read_read_fu_104 |    0    |    0    |
|          | conv_bias_buf_V_2_2_read_read_fu_110 |    0    |    0    |
|          | conv_bias_buf_V_3_2_read_read_fu_116 |    0    |    0    |
|          |    conv_bias_buf_V_1_6_read_fu_122   |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|          |        write_ln0_write_fu_127        |    0    |    0    |
|   write  |        write_ln0_write_fu_134        |    0    |    0    |
|          |        write_ln0_write_fu_141        |    0    |    0    |
|          |        write_ln0_write_fu_148        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   sext   |         sext_ln94_cast_fu_155        |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   trunc  |           trunc_ln96_fu_205          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    19   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|conv_bias_buf_V_1_1_reg_260|   16   |
|conv_bias_buf_V_1_3_reg_267|   16   |
|conv_bias_buf_V_1_4_reg_274|   16   |
|conv_bias_buf_V_1_6_reg_294|   16   |
| conv_bias_buf_V_1_reg_253 |   16   |
|         f_reg_246         |    3   |
|     icmp_ln94_reg_286     |    1   |
|     trunc_ln96_reg_290    |    2   |
|      wt_addr_reg_281      |   16   |
+---------------------------+--------+
|           Total           |   102  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   19   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   102  |    -   |
+-----------+--------+--------+
|   Total   |   102  |   19   |
+-----------+--------+--------+
