static unsigned long F_1 ( unsigned long V_1 )\r\n{\r\nunsigned long V_2 = V_3 ;\r\nswitch ( V_1 & 0x7ff ) {\r\ncase V_4 : V_2 = V_5 ; break;\r\ncase V_6 : V_2 = V_7 ; break;\r\ncase V_8 : V_2 = V_9 ; break;\r\ncase V_10 : V_2 = V_11 ; break;\r\ncase V_12 : V_2 = V_11 ; break;\r\ncase V_13 : V_2 = V_11 ; break;\r\ncase V_14 : V_2 = V_9 ; break;\r\ncase V_15 : V_2 = V_9 ; break;\r\ncase V_16 : V_2 = V_9 ; break;\r\ncase V_17 : V_2 = V_9 ; break;\r\ncase V_18 : V_2 = V_9 ; break;\r\ncase V_19 : V_2 = V_9 ; break;\r\ncase V_20 : V_2 = V_7 ; break;\r\ncase V_21 : V_2 = V_7 ; break;\r\ncase V_22 : V_2 = V_5 ; break;\r\ncase V_23 : V_2 = V_5 ; break;\r\ncase V_24 : V_2 = V_7 ; break;\r\ncase V_25 : V_2 = V_9 ; break;\r\ncase V_26 : V_2 = V_5 ; break;\r\ncase V_27 : V_2 = V_7 ; break;\r\ncase V_28 : V_2 = V_11 ; break;\r\ncase V_29 : V_2 = V_11 ; break;\r\ncase V_30 : V_2 = V_11 ; break;\r\ncase V_31 : V_2 = V_9 ; break;\r\ncase V_32 : V_2 = V_9 ; break;\r\ncase V_33 : V_2 = V_9 ; break;\r\ncase V_34 : V_2 = V_9 ; break;\r\ncase V_35 : V_2 = V_9 ; break;\r\ncase V_36 : V_2 = V_9 ; break;\r\ncase V_37 : V_2 = V_7 ; break;\r\ncase V_38 : V_2 = V_7 ; break;\r\ncase V_39 : V_2 = V_5 ; break;\r\ncase V_40 : V_2 = V_5 ; break;\r\ncase V_41 : V_2 = V_7 ; break;\r\ncase V_42 : V_2 = V_5 ; break;\r\ncase V_43 : V_2 = V_7 ; break;\r\ncase V_44 : V_2 = V_9 ; break;\r\ncase V_45 : V_2 = V_11 ; break;\r\ncase V_46 : V_2 = V_11 ; break;\r\ncase V_47 : V_2 = V_11 ; break;\r\ncase V_48 : V_2 = V_9 ; break;\r\ncase V_49 : V_2 = V_9 ; break;\r\ncase V_50 : V_2 = V_9 ; break;\r\ncase V_51 : V_2 = V_9 ; break;\r\ncase V_52 : V_2 = V_9 ; break;\r\ncase V_53 : V_2 = V_9 ; break;\r\ncase V_54 : V_2 = V_9 ; break;\r\ncase V_55 : V_2 = V_9 ; break;\r\ncase V_56 : V_2 = V_7 ; break;\r\ncase V_57 : V_2 = V_7 ; break;\r\ncase V_58 : V_2 = V_5 ; break;\r\ncase V_59 : V_2 = V_5 ; break;\r\ncase V_60 : V_2 = V_7 ; break;\r\n}\r\nreturn V_2 ;\r\n}\r\nint F_2 ( struct V_61 * V_62 )\r\n{\r\nV_63 ;\r\nint V_64 , V_65 ;\r\nunsigned long type , V_66 , V_67 , V_68 , V_69 , V_70 , V_1 ;\r\nunion V_71 V_72 , V_73 , V_74 ;\r\nif ( F_3 ( V_1 , ( unsigned int V_75 * ) V_62 -> V_76 ) )\r\nreturn - V_77 ;\r\nif ( ( V_1 >> 26 ) != V_78 )\r\nreturn - V_79 ;\r\ntype = F_1 ( V_1 ) ;\r\nif ( type == V_3 )\r\ngoto V_80;\r\nV_66 = V_1 & 0x7ff ;\r\nV_67 = ( V_1 >> 21 ) & 0x1f ;\r\nV_68 = ( V_1 >> 16 ) & 0x1f ;\r\nV_69 = ( V_1 >> 11 ) & 0x1f ;\r\nV_70 = ( V_1 >> 5 ) & 0x7 ;\r\nV_72 . V_81 [ 0 ] = V_82 -> V_83 . V_84 [ V_67 ] ;\r\nV_72 . V_81 [ 1 ] = V_62 -> V_85 [ V_67 ] ;\r\nV_73 . V_81 [ 0 ] = V_82 -> V_83 . V_84 [ V_68 ] ;\r\nV_73 . V_81 [ 1 ] = V_62 -> V_85 [ V_68 ] ;\r\nV_74 . V_81 [ 0 ] = V_82 -> V_83 . V_84 [ V_69 ] ;\r\nV_74 . V_81 [ 1 ] = V_62 -> V_85 [ V_69 ] ;\r\nV_86 = F_4 ( V_87 ) ;\r\nF_5 ( L_1 , V_1 , V_86 ) ;\r\nF_5 ( L_2 , V_72 . V_81 [ 0 ] , V_72 . V_81 [ 1 ] ) ;\r\nF_5 ( L_3 , V_73 . V_81 [ 0 ] , V_73 . V_81 [ 1 ] ) ;\r\nF_5 ( L_4 , V_74 . V_81 [ 0 ] , V_74 . V_81 [ 1 ] ) ;\r\nswitch ( V_70 ) {\r\ncase V_88 : {\r\nF_6 ( V_89 ) ; F_6 ( V_90 ) ; F_6 ( V_91 ) ;\r\nswitch ( type ) {\r\ncase V_7 :\r\ncase V_11 :\r\nF_7 ( V_89 , V_73 . V_81 + 1 ) ;\r\ncase V_9 :\r\nF_7 ( V_90 , V_74 . V_81 + 1 ) ;\r\nbreak;\r\ncase V_5 :\r\nF_7 ( V_89 , V_73 . V_81 + 1 ) ;\r\nbreak;\r\n}\r\nF_5 ( L_5 , V_92 , V_93 , V_94 , V_95 ) ;\r\nF_5 ( L_6 , V_96 , V_97 , V_98 , V_99 ) ;\r\nswitch ( V_66 ) {\r\ncase V_4 :\r\nV_72 . V_81 [ 1 ] = V_73 . V_81 [ 1 ] & ~ V_100 ;\r\ngoto V_101;\r\ncase V_22 :\r\nV_72 . V_81 [ 1 ] = V_73 . V_81 [ 1 ] | V_100 ;\r\ngoto V_101;\r\ncase V_23 :\r\nV_72 . V_81 [ 1 ] = V_73 . V_81 [ 1 ] ^ V_100 ;\r\ngoto V_101;\r\ncase V_6 :\r\nF_8 ( V_91 , V_89 , V_90 ) ;\r\ngoto V_102;\r\ncase V_24 :\r\nF_9 ( V_91 , V_89 , V_90 ) ;\r\ngoto V_102;\r\ncase V_21 :\r\nF_10 ( V_91 , V_89 , V_90 ) ;\r\ngoto V_102;\r\ncase V_20 :\r\nF_11 ( V_91 , V_89 , V_90 ) ;\r\ngoto V_102;\r\ncase V_10 :\r\nV_65 = 0 ;\r\ngoto V_103;\r\ncase V_12 :\r\nV_65 = 1 ;\r\ngoto V_103;\r\ncase V_13 :\r\nV_65 = - 1 ;\r\ngoto V_103;\r\ncase V_14 :\r\ncase V_17 :\r\nif ( ! ( ( V_74 . V_81 [ 1 ] >> 23 ) == 0xff && ( ( V_74 . V_81 [ 1 ] & 0x7fffff ) > 0 ) ) ) {\r\nif ( ( ( V_74 . V_81 [ 1 ] >> 23 ) & 0xff ) == 0 ) {\r\nV_72 . V_81 [ 1 ] = 0x0 ;\r\n} else if ( ( V_74 . V_81 [ 1 ] >> 31 ) == 0 ) {\r\nV_72 . V_81 [ 1 ] = ( V_66 == V_14 ) ?\r\n0x7fffffff : 0xffffffff ;\r\n} else {\r\nV_72 . V_81 [ 1 ] = ( V_66 == V_14 ) ?\r\n0x80000000 : 0x0 ;\r\n}\r\n} else {\r\nV_72 . V_81 [ 1 ] = 0x0 ;\r\n}\r\ngoto V_101;\r\ncase V_8 : {\r\nF_12 ( V_104 ) ;\r\nV_105 ;\r\nF_13 ( V_104 , V_74 . V_106 ) ;\r\nF_5 ( L_7 ,\r\nV_107 , V_108 , V_109 , V_110 , V_111 ) ;\r\nF_14 ( V_112 , V_113 , 1 , 2 , V_91 , V_104 ) ;\r\ngoto V_102;\r\n}\r\ncase V_15 :\r\ncase V_16 :\r\ncase V_18 :\r\ncase V_19 :\r\nif ( V_66 & 0x4 ) {\r\nF_15 ( 1 , V_90 ) ;\r\n} else {\r\nF_16 ( 1 , V_90 ) ;\r\n}\r\nF_17 ( V_72 . V_81 [ 1 ] , V_90 , 32 ,\r\n( ( ( V_66 & 0x3 ) != 0 ) || V_96 ) ) ;\r\ngoto V_101;\r\ndefault:\r\ngoto V_80;\r\n}\r\nbreak;\r\nV_102:\r\nF_5 ( L_8 , V_114 , V_115 , V_116 , V_117 ) ;\r\nF_18 ( V_72 . V_81 + 1 , V_91 ) ;\r\ngoto V_101;\r\nV_103:\r\nF_19 ( V_64 , V_89 , V_90 , 3 ) ;\r\nif ( V_64 == 3 && ( F_20 ( V_89 ) || F_20 ( V_90 ) ) )\r\nF_21 ( V_118 ) ;\r\nif ( V_64 == V_65 ) {\r\nV_64 = 0x4 ;\r\n} else {\r\nV_64 = 0 ;\r\n}\r\ngoto V_119;\r\n}\r\ncase V_120 : {\r\nF_12 ( V_121 ) ; F_12 ( V_104 ) ; F_12 ( V_122 ) ;\r\nswitch ( type ) {\r\ncase V_7 :\r\ncase V_11 :\r\nF_13 ( V_121 , V_73 . V_106 ) ;\r\ncase V_9 :\r\nF_13 ( V_104 , V_74 . V_106 ) ;\r\nbreak;\r\ncase V_5 :\r\nF_13 ( V_121 , V_73 . V_106 ) ;\r\nbreak;\r\n}\r\nF_5 ( L_9 ,\r\nV_123 , V_124 , V_125 , V_126 , V_127 ) ;\r\nF_5 ( L_7 ,\r\nV_107 , V_108 , V_109 , V_110 , V_111 ) ;\r\nswitch ( V_66 ) {\r\ncase V_42 :\r\nV_72 . V_106 [ 0 ] = V_73 . V_106 [ 0 ] & ~ V_128 ;\r\ngoto V_101;\r\ncase V_58 :\r\nV_72 . V_106 [ 0 ] = V_73 . V_106 [ 0 ] | V_128 ;\r\ngoto V_101;\r\ncase V_59 :\r\nV_72 . V_106 [ 0 ] = V_73 . V_106 [ 0 ] ^ V_128 ;\r\ngoto V_101;\r\ncase V_43 :\r\nF_22 ( V_122 , V_121 , V_104 ) ;\r\ngoto V_129;\r\ncase V_60 :\r\nF_23 ( V_122 , V_121 , V_104 ) ;\r\ngoto V_129;\r\ncase V_57 :\r\nF_24 ( V_122 , V_121 , V_104 ) ;\r\ngoto V_129;\r\ncase V_56 :\r\nF_25 ( V_122 , V_121 , V_104 ) ;\r\ngoto V_129;\r\ncase V_45 :\r\nV_65 = 0 ;\r\ngoto V_130;\r\ncase V_46 :\r\nV_65 = 1 ;\r\ngoto V_130;\r\ncase V_47 :\r\nV_65 = - 1 ;\r\ngoto V_130;\r\ncase V_48 :\r\ncase V_52 :\r\nif ( ! ( ( V_74 . V_81 [ 0 ] >> 20 ) == 0x7ff &&\r\n( ( V_74 . V_81 [ 0 ] & 0xfffff ) > 0 || ( V_74 . V_81 [ 1 ] > 0 ) ) ) ) {\r\nif ( ( ( V_74 . V_81 [ 0 ] >> 20 ) & 0x7ff ) == 0 ) {\r\nV_72 . V_81 [ 1 ] = 0x0 ;\r\n} else if ( ( V_74 . V_81 [ 0 ] >> 31 ) == 0 ) {\r\nV_72 . V_81 [ 1 ] = ( V_66 == V_48 ) ?\r\n0x7fffffff : 0xffffffff ;\r\n} else {\r\nV_72 . V_81 [ 1 ] = ( V_66 == V_48 ) ?\r\n0x80000000 : 0x0 ;\r\n}\r\n} else {\r\nV_72 . V_81 [ 1 ] = 0x0 ;\r\n}\r\ngoto V_101;\r\ncase V_44 : {\r\nF_6 ( V_90 ) ;\r\nV_105 ;\r\nF_7 ( V_90 , V_74 . V_81 + 1 ) ;\r\nF_5 ( L_6 ,\r\nV_96 , V_97 , V_98 , V_99 ) ;\r\nF_14 ( V_113 , V_112 , 2 , 1 , V_122 , V_90 ) ;\r\ngoto V_129;\r\n}\r\ncase V_54 :\r\ncase V_50 :\r\nF_16 ( 2 , V_104 ) ;\r\nF_26 ( V_72 . V_106 [ 0 ] , V_104 , 64 , ( ( V_66 & 0x1 ) == 0 ) ) ;\r\ngoto V_101;\r\ncase V_53 :\r\ncase V_49 :\r\ncase V_55 :\r\ncase V_51 :\r\nif ( V_66 & 0x4 ) {\r\nF_15 ( 2 , V_104 ) ;\r\n} else {\r\nF_16 ( 2 , V_104 ) ;\r\n}\r\nF_26 ( V_72 . V_81 [ 1 ] , V_104 , 32 ,\r\n( ( ( V_66 & 0x3 ) != 0 ) || V_107 ) ) ;\r\ngoto V_101;\r\ndefault:\r\ngoto V_80;\r\n}\r\nbreak;\r\nV_129:\r\nF_5 ( L_10 ,\r\nV_131 , V_132 , V_133 , V_134 , V_135 ) ;\r\nF_27 ( V_72 . V_106 , V_122 ) ;\r\ngoto V_101;\r\nV_130:\r\nF_28 ( V_64 , V_121 , V_104 , 3 ) ;\r\nif ( V_64 == 3 && ( F_29 ( V_121 ) || F_29 ( V_104 ) ) )\r\nF_21 ( V_118 ) ;\r\nif ( V_64 == V_65 ) {\r\nV_64 = 0x4 ;\r\n} else {\r\nV_64 = 0 ;\r\n}\r\ngoto V_119;\r\n}\r\ncase V_136 : {\r\nF_6 ( V_137 ) ; F_6 ( V_138 ) ; F_6 ( V_139 ) ;\r\nF_6 ( V_140 ) ; F_6 ( V_141 ) ; F_6 ( V_142 ) ;\r\nint V_143 , V_144 ;\r\nswitch ( type ) {\r\ncase V_7 :\r\ncase V_11 :\r\nF_7 ( V_137 , V_73 . V_81 ) ;\r\nF_7 ( V_140 , V_73 . V_81 + 1 ) ;\r\ncase V_9 :\r\nF_7 ( V_138 , V_74 . V_81 ) ;\r\nF_7 ( V_141 , V_74 . V_81 + 1 ) ;\r\nbreak;\r\ncase V_5 :\r\nF_7 ( V_137 , V_73 . V_81 ) ;\r\nF_7 ( V_140 , V_73 . V_81 + 1 ) ;\r\nbreak;\r\n}\r\nF_5 ( L_11 ,\r\nV_145 , V_146 , V_147 , V_148 ) ;\r\nF_5 ( L_12 ,\r\nV_149 , V_150 , V_151 , V_152 ) ;\r\nF_5 ( L_13 ,\r\nV_153 , V_154 , V_155 , V_156 ) ;\r\nF_5 ( L_14 ,\r\nV_157 , V_158 , V_159 , V_160 ) ;\r\nswitch ( V_66 ) {\r\ncase V_26 :\r\nV_72 . V_81 [ 0 ] = V_73 . V_81 [ 0 ] & ~ V_100 ;\r\nV_72 . V_81 [ 1 ] = V_73 . V_81 [ 1 ] & ~ V_100 ;\r\ngoto V_101;\r\ncase V_39 :\r\nV_72 . V_81 [ 0 ] = V_73 . V_81 [ 0 ] | V_100 ;\r\nV_72 . V_81 [ 1 ] = V_73 . V_81 [ 1 ] | V_100 ;\r\ngoto V_101;\r\ncase V_40 :\r\nV_72 . V_81 [ 0 ] = V_73 . V_81 [ 0 ] ^ V_100 ;\r\nV_72 . V_81 [ 1 ] = V_73 . V_81 [ 1 ] ^ V_100 ;\r\ngoto V_101;\r\ncase V_27 :\r\nF_8 ( V_139 , V_137 , V_138 ) ;\r\nF_8 ( V_142 , V_140 , V_141 ) ;\r\ngoto V_161;\r\ncase V_41 :\r\nF_9 ( V_139 , V_137 , V_138 ) ;\r\nF_9 ( V_142 , V_140 , V_141 ) ;\r\ngoto V_161;\r\ncase V_38 :\r\nF_10 ( V_139 , V_137 , V_138 ) ;\r\nF_10 ( V_142 , V_140 , V_141 ) ;\r\ngoto V_161;\r\ncase V_37 :\r\nF_11 ( V_139 , V_137 , V_138 ) ;\r\nF_11 ( V_142 , V_140 , V_141 ) ;\r\ngoto V_161;\r\ncase V_28 :\r\nV_65 = 0 ;\r\ngoto V_162;\r\ncase V_29 :\r\nV_65 = 1 ;\r\ngoto V_162;\r\ncase V_30 :\r\nV_65 = - 1 ;\r\ngoto V_162;\r\ncase V_31 :\r\n__asm__ __volatile__ ("mtspr 512, %4\n"\r\n"efsctsf %0, %2\n"\r\n"efsctsf %1, %3\n"\r\n: "=r" (vc.wp[0]), "=r" (vc.wp[1])\r\n: "r" (vb.wp[0]), "r" (vb.wp[1]), "r" (0));\r\ngoto V_101;\r\ncase V_34 :\r\n__asm__ __volatile__ ("mtspr 512, %4\n"\r\n"efsctuf %0, %2\n"\r\n"efsctuf %1, %3\n"\r\n: "=r" (vc.wp[0]), "=r" (vc.wp[1])\r\n: "r" (vb.wp[0]), "r" (vb.wp[1]), "r" (0));\r\ngoto V_101;\r\ncase V_35 :\r\ncase V_32 :\r\ncase V_36 :\r\ncase V_33 :\r\nif ( V_66 & 0x4 ) {\r\nF_15 ( 1 , V_138 ) ;\r\nF_15 ( 1 , V_141 ) ;\r\n} else {\r\nF_16 ( 1 , V_138 ) ;\r\nF_16 ( 1 , V_141 ) ;\r\n}\r\nF_17 ( V_72 . V_81 [ 0 ] , V_138 , 32 ,\r\n( ( ( V_66 & 0x3 ) != 0 ) || V_153 ) ) ;\r\nF_17 ( V_72 . V_81 [ 1 ] , V_141 , 32 ,\r\n( ( ( V_66 & 0x3 ) != 0 ) || V_157 ) ) ;\r\ngoto V_101;\r\ndefault:\r\ngoto V_80;\r\n}\r\nbreak;\r\nV_161:\r\nF_5 ( L_15 ,\r\nV_163 , V_164 , V_165 , V_166 ) ;\r\nF_5 ( L_16 ,\r\nV_167 , V_168 , V_169 , V_170 ) ;\r\nF_18 ( V_72 . V_81 , V_139 ) ;\r\nF_18 ( V_72 . V_81 + 1 , V_142 ) ;\r\ngoto V_101;\r\nV_162:\r\n{\r\nint V_171 , V_172 ;\r\nF_19 ( V_143 , V_137 , V_138 , 3 ) ;\r\nF_19 ( V_144 , V_140 , V_141 , 3 ) ;\r\nif ( V_143 == 3 && ( F_20 ( V_137 ) || F_20 ( V_138 ) ) )\r\nF_21 ( V_118 ) ;\r\nif ( V_144 == 3 && ( F_20 ( V_140 ) || F_20 ( V_141 ) ) )\r\nF_21 ( V_118 ) ;\r\nV_171 = ( V_143 == V_65 ) ? 1 : 0 ;\r\nV_172 = ( V_144 == V_65 ) ? 1 : 0 ;\r\nV_64 = ( V_171 << 3 ) | ( V_172 << 2 ) | ( ( V_171 | V_172 ) << 1 ) |\r\n( ( V_171 & V_172 ) << 0 ) ;\r\ngoto V_119;\r\n}\r\n}\r\ndefault:\r\nreturn - V_79 ;\r\n}\r\nV_119:\r\nV_62 -> V_173 &= ~ ( 15 << ( ( 7 - ( ( V_1 >> 23 ) & 0x7 ) ) << 2 ) ) ;\r\nV_62 -> V_173 |= ( V_64 << ( ( 7 - ( ( V_1 >> 23 ) & 0x7 ) ) << 2 ) ) ;\r\nV_101:\r\nV_86 &= ~ V_174 ;\r\nV_86 |= ( V_175 & V_174 ) ;\r\nF_30 ( V_87 , V_86 ) ;\r\nV_82 -> V_83 . V_84 [ V_67 ] = V_72 . V_81 [ 0 ] ;\r\nV_62 -> V_85 [ V_67 ] = V_72 . V_81 [ 1 ] ;\r\nF_5 ( L_17 , V_62 -> V_173 ) ;\r\nF_5 ( L_18 ,\r\nV_175 , V_86 ) ;\r\nF_5 ( L_2 , V_72 . V_81 [ 0 ] , V_72 . V_81 [ 1 ] ) ;\r\nF_5 ( L_3 , V_73 . V_81 [ 0 ] , V_73 . V_81 [ 1 ] ) ;\r\nF_5 ( L_4 , V_74 . V_81 [ 0 ] , V_74 . V_81 [ 1 ] ) ;\r\nreturn 0 ;\r\nV_80:\r\nif ( V_176 ) {\r\nV_62 -> V_76 -= 4 ;\r\nF_5 ( L_19 , V_1 ) ;\r\nreturn 0 ;\r\n}\r\nF_31 ( V_177 L_20 , V_1 ) ;\r\nreturn - V_178 ;\r\n}\r\nint F_32 ( struct V_61 * V_62 )\r\n{\r\nunion V_71 V_179 ;\r\nint V_180 , V_181 ;\r\nunsigned long V_1 , type , V_67 ;\r\nif ( F_3 ( V_1 , ( unsigned int V_75 * ) V_62 -> V_76 ) )\r\nreturn - V_77 ;\r\nif ( ( V_1 >> 26 ) != 4 )\r\nreturn - V_79 ;\r\ntype = F_1 ( V_1 & 0x7ff ) ;\r\nif ( type == V_11 ) return - V_178 ;\r\nV_86 = F_4 ( V_87 ) ;\r\nF_5 ( L_1 , V_1 , V_86 ) ;\r\nif ( ! ( V_86 & V_182 ) )\r\nreturn 0 ;\r\nV_67 = ( V_1 >> 21 ) & 0x1f ;\r\nV_180 = V_62 -> V_85 [ V_67 ] & V_100 ;\r\nV_181 = V_82 -> V_83 . V_84 [ V_67 ] & V_100 ;\r\nV_179 . V_81 [ 0 ] = V_82 -> V_83 . V_84 [ V_67 ] ;\r\nV_179 . V_81 [ 1 ] = V_62 -> V_85 [ V_67 ] ;\r\nF_5 ( L_21 , V_179 . V_81 [ 0 ] , V_179 . V_81 [ 1 ] ) ;\r\nswitch ( ( V_1 >> 5 ) & 0x7 ) {\r\ncase V_88 :\r\nif ( ( V_183 ) == V_184 ) {\r\nif ( ! V_180 ) V_179 . V_81 [ 1 ] ++ ;\r\n} else {\r\nif ( V_180 ) V_179 . V_81 [ 1 ] ++ ;\r\n}\r\nbreak;\r\ncase V_120 :\r\nif ( V_183 == V_184 ) {\r\nif ( ! V_181 ) V_179 . V_106 [ 0 ] ++ ;\r\n} else {\r\nif ( V_181 ) V_179 . V_106 [ 0 ] ++ ;\r\n}\r\nbreak;\r\ncase V_136 :\r\nif ( V_183 == V_184 ) {\r\nif ( ! V_180 ) V_179 . V_81 [ 1 ] ++ ;\r\nif ( ! V_181 ) V_179 . V_81 [ 0 ] ++ ;\r\n} else {\r\nif ( V_180 ) V_179 . V_81 [ 1 ] ++ ;\r\nif ( V_181 ) V_179 . V_81 [ 0 ] ++ ;\r\n}\r\nbreak;\r\ndefault:\r\nreturn - V_79 ;\r\n}\r\nV_82 -> V_83 . V_84 [ V_67 ] = V_179 . V_81 [ 0 ] ;\r\nV_62 -> V_85 [ V_67 ] = V_179 . V_81 [ 1 ] ;\r\nF_5 ( L_22 , V_179 . V_81 [ 0 ] , V_179 . V_81 [ 1 ] ) ;\r\nreturn 0 ;\r\n}\r\nint T_1 F_33 ( void )\r\n{\r\nT_2 V_185 , V_186 , V_187 ;\r\nV_185 = F_4 ( V_188 ) ;\r\nif ( ( F_34 ( V_185 ) == V_189 ) ||\r\n( F_34 ( V_185 ) == V_190 ) ) {\r\nV_186 = F_35 ( V_185 ) ;\r\nV_187 = F_36 ( V_185 ) ;\r\nswitch ( V_186 ) {\r\ncase 1 :\r\nif ( V_187 < 1 )\r\nV_176 = 1 ;\r\nbreak;\r\ncase 2 :\r\nif ( V_187 < 3 )\r\nV_176 = 1 ;\r\nbreak;\r\ncase 3 :\r\ncase 4 :\r\ncase 5 :\r\nif ( V_187 < 1 )\r\nV_176 = 1 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nreturn 0 ;\r\n}
