

================================================================
== Synthesis Summary Report of 'mm'
================================================================
+ General Information: 
    * Date:           Thu Nov 30 15:54:37 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        2_gemm_zcu104
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+---------+----------+---------+------+----------+------+-----------+------------+-----------+-----+
    | Modules| Issue|      | Latency | Latency | Iteration|         | Trip |          |      |           |            |           |     |
    | & Loops| Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP    |     FF     |    LUT    | URAM|
    +--------+------+------+---------+---------+----------+---------+------+----------+------+-----------+------------+-----------+-----+
    |+ mm    |     -|  0.05|       10|  100.000|         -|       11|     -|        no|     -|  192 (11%)|  2059 (~0%)|  3301 (1%)|    -|
    | o row  |     -|  7.30|        8|   80.000|         2|        1|     8|       yes|     -|          -|           -|          -|    -|
    +--------+------+------+---------+---------+----------+---------+------+----------+------+-----------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| AB_0_address0 | 3        |
| AB_0_d0       | 32       |
| AB_1_address0 | 3        |
| AB_1_d0       | 32       |
| AB_2_address0 | 3        |
| AB_2_d0       | 32       |
| AB_3_address0 | 3        |
| AB_3_d0       | 32       |
| AB_4_address0 | 3        |
| AB_4_d0       | 32       |
| AB_5_address0 | 3        |
| AB_5_d0       | 32       |
| AB_6_address0 | 3        |
| AB_6_d0       | 32       |
| AB_7_address0 | 3        |
| AB_7_d0       | 32       |
| A_0_address0  | 3        |
| A_0_q0        | 32       |
| A_1_address0  | 3        |
| A_1_q0        | 32       |
| A_2_address0  | 3        |
| A_2_q0        | 32       |
| A_3_address0  | 3        |
| A_3_q0        | 32       |
| A_4_address0  | 3        |
| A_4_q0        | 32       |
| A_5_address0  | 3        |
| A_5_q0        | 32       |
| A_6_address0  | 3        |
| A_6_q0        | 32       |
| A_7_address0  | 3        |
| A_7_q0        | 32       |
+---------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| B_0_0     | ap_none | 32       |
| B_0_1     | ap_none | 32       |
| B_0_2     | ap_none | 32       |
| B_0_3     | ap_none | 32       |
| B_0_4     | ap_none | 32       |
| B_0_5     | ap_none | 32       |
| B_0_6     | ap_none | 32       |
| B_0_7     | ap_none | 32       |
| B_1_0     | ap_none | 32       |
| B_1_1     | ap_none | 32       |
| B_1_2     | ap_none | 32       |
| B_1_3     | ap_none | 32       |
| B_1_4     | ap_none | 32       |
| B_1_5     | ap_none | 32       |
| B_1_6     | ap_none | 32       |
| B_1_7     | ap_none | 32       |
| B_2_0     | ap_none | 32       |
| B_2_1     | ap_none | 32       |
| B_2_2     | ap_none | 32       |
| B_2_3     | ap_none | 32       |
| B_2_4     | ap_none | 32       |
| B_2_5     | ap_none | 32       |
| B_2_6     | ap_none | 32       |
| B_2_7     | ap_none | 32       |
| B_3_0     | ap_none | 32       |
| B_3_1     | ap_none | 32       |
| B_3_2     | ap_none | 32       |
| B_3_3     | ap_none | 32       |
| B_3_4     | ap_none | 32       |
| B_3_5     | ap_none | 32       |
| B_3_6     | ap_none | 32       |
| B_3_7     | ap_none | 32       |
| B_4_0     | ap_none | 32       |
| B_4_1     | ap_none | 32       |
| B_4_2     | ap_none | 32       |
| B_4_3     | ap_none | 32       |
| B_4_4     | ap_none | 32       |
| B_4_5     | ap_none | 32       |
| B_4_6     | ap_none | 32       |
| B_4_7     | ap_none | 32       |
| B_5_0     | ap_none | 32       |
| B_5_1     | ap_none | 32       |
| B_5_2     | ap_none | 32       |
| B_5_3     | ap_none | 32       |
| B_5_4     | ap_none | 32       |
| B_5_5     | ap_none | 32       |
| B_5_6     | ap_none | 32       |
| B_5_7     | ap_none | 32       |
| B_6_0     | ap_none | 32       |
| B_6_1     | ap_none | 32       |
| B_6_2     | ap_none | 32       |
| B_6_3     | ap_none | 32       |
| B_6_4     | ap_none | 32       |
| B_6_5     | ap_none | 32       |
| B_6_6     | ap_none | 32       |
| B_6_7     | ap_none | 32       |
| B_7_0     | ap_none | 32       |
| B_7_1     | ap_none | 32       |
| B_7_2     | ap_none | 32       |
| B_7_3     | ap_none | 32       |
| B_7_4     | ap_none | 32       |
| B_7_5     | ap_none | 32       |
| B_7_6     | ap_none | 32       |
| B_7_7     | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | int*     |
| B        | in        | int*     |
| AB       | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| A        | A_0_address0  | port    | offset   |
| A        | A_0_ce0       | port    |          |
| A        | A_0_q0        | port    |          |
| A        | A_1_address0  | port    | offset   |
| A        | A_1_ce0       | port    |          |
| A        | A_1_q0        | port    |          |
| A        | A_2_address0  | port    | offset   |
| A        | A_2_ce0       | port    |          |
| A        | A_2_q0        | port    |          |
| A        | A_3_address0  | port    | offset   |
| A        | A_3_ce0       | port    |          |
| A        | A_3_q0        | port    |          |
| A        | A_4_address0  | port    | offset   |
| A        | A_4_ce0       | port    |          |
| A        | A_4_q0        | port    |          |
| A        | A_5_address0  | port    | offset   |
| A        | A_5_ce0       | port    |          |
| A        | A_5_q0        | port    |          |
| A        | A_6_address0  | port    | offset   |
| A        | A_6_ce0       | port    |          |
| A        | A_6_q0        | port    |          |
| A        | A_7_address0  | port    | offset   |
| A        | A_7_ce0       | port    |          |
| A        | A_7_q0        | port    |          |
| B        | B_0_0         | port    |          |
| B        | B_0_1         | port    |          |
| B        | B_0_2         | port    |          |
| B        | B_0_3         | port    |          |
| B        | B_0_4         | port    |          |
| B        | B_0_5         | port    |          |
| B        | B_0_6         | port    |          |
| B        | B_0_7         | port    |          |
| B        | B_1_0         | port    |          |
| B        | B_1_1         | port    |          |
| B        | B_1_2         | port    |          |
| B        | B_1_3         | port    |          |
| B        | B_1_4         | port    |          |
| B        | B_1_5         | port    |          |
| B        | B_1_6         | port    |          |
| B        | B_1_7         | port    |          |
| B        | B_2_0         | port    |          |
| B        | B_2_1         | port    |          |
| B        | B_2_2         | port    |          |
| B        | B_2_3         | port    |          |
| B        | B_2_4         | port    |          |
| B        | B_2_5         | port    |          |
| B        | B_2_6         | port    |          |
| B        | B_2_7         | port    |          |
| B        | B_3_0         | port    |          |
| B        | B_3_1         | port    |          |
| B        | B_3_2         | port    |          |
| B        | B_3_3         | port    |          |
| B        | B_3_4         | port    |          |
| B        | B_3_5         | port    |          |
| B        | B_3_6         | port    |          |
| B        | B_3_7         | port    |          |
| B        | B_4_0         | port    |          |
| B        | B_4_1         | port    |          |
| B        | B_4_2         | port    |          |
| B        | B_4_3         | port    |          |
| B        | B_4_4         | port    |          |
| B        | B_4_5         | port    |          |
| B        | B_4_6         | port    |          |
| B        | B_4_7         | port    |          |
| B        | B_5_0         | port    |          |
| B        | B_5_1         | port    |          |
| B        | B_5_2         | port    |          |
| B        | B_5_3         | port    |          |
| B        | B_5_4         | port    |          |
| B        | B_5_5         | port    |          |
| B        | B_5_6         | port    |          |
| B        | B_5_7         | port    |          |
| B        | B_6_0         | port    |          |
| B        | B_6_1         | port    |          |
| B        | B_6_2         | port    |          |
| B        | B_6_3         | port    |          |
| B        | B_6_4         | port    |          |
| B        | B_6_5         | port    |          |
| B        | B_6_6         | port    |          |
| B        | B_6_7         | port    |          |
| B        | B_7_0         | port    |          |
| B        | B_7_1         | port    |          |
| B        | B_7_2         | port    |          |
| B        | B_7_3         | port    |          |
| B        | B_7_4         | port    |          |
| B        | B_7_5         | port    |          |
| B        | B_7_6         | port    |          |
| B        | B_7_7         | port    |          |
| AB       | AB_0_address0 | port    | offset   |
| AB       | AB_0_ce0      | port    |          |
| AB       | AB_0_we0      | port    |          |
| AB       | AB_0_d0       | port    |          |
| AB       | AB_1_address0 | port    | offset   |
| AB       | AB_1_ce0      | port    |          |
| AB       | AB_1_we0      | port    |          |
| AB       | AB_1_d0       | port    |          |
| AB       | AB_2_address0 | port    | offset   |
| AB       | AB_2_ce0      | port    |          |
| AB       | AB_2_we0      | port    |          |
| AB       | AB_2_d0       | port    |          |
| AB       | AB_3_address0 | port    | offset   |
| AB       | AB_3_ce0      | port    |          |
| AB       | AB_3_we0      | port    |          |
| AB       | AB_3_d0       | port    |          |
| AB       | AB_4_address0 | port    | offset   |
| AB       | AB_4_ce0      | port    |          |
| AB       | AB_4_we0      | port    |          |
| AB       | AB_4_d0       | port    |          |
| AB       | AB_5_address0 | port    | offset   |
| AB       | AB_5_ce0      | port    |          |
| AB       | AB_5_we0      | port    |          |
| AB       | AB_5_d0       | port    |          |
| AB       | AB_6_address0 | port    | offset   |
| AB       | AB_6_ce0      | port    |          |
| AB       | AB_6_we0      | port    |          |
| AB       | AB_6_d0       | port    |          |
| AB       | AB_7_address0 | port    | offset   |
| AB       | AB_7_ce0      | port    |          |
| AB       | AB_7_we0      | port    |          |
| AB       | AB_7_d0       | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+-------------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+--------------------------+-----+--------+-------------+-----+--------+---------+
| + mm                     | 192 |        |             |     |        |         |
|   add_ln16_fu_810_p2     | -   |        | add_ln16    | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U1  | 3   |        | ABij        | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U2  | 3   |        | mul_ln21    | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U3  | 3   |        | mul_ln21_1  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U4  | 3   |        | mul_ln21_2  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U5  | 3   |        | mul_ln21_3  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U6  | 3   |        | mul_ln21_4  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U7  | 3   |        | mul_ln21_5  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U8  | 3   |        | mul_ln21_6  | mul | auto   | 0       |
|   add_ln21_fu_873_p2     | -   |        | add_ln21    | add | fabric | 0       |
|   add_ln21_1_fu_879_p2   | -   |        | add_ln21_1  | add | fabric | 0       |
|   add_ln21_4_fu_897_p2   | -   |        | add_ln21_4  | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U9  | 3   |        | ABij_2      | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U10 | 3   |        | mul_ln21_8  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U11 | 3   |        | mul_ln21_9  | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U12 | 3   |        | mul_ln21_10 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U13 | 3   |        | mul_ln21_11 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U14 | 3   |        | mul_ln21_12 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U15 | 3   |        | mul_ln21_13 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U16 | 3   |        | mul_ln21_14 | mul | auto   | 0       |
|   add_ln21_7_fu_956_p2   | -   |        | add_ln21_7  | add | fabric | 0       |
|   add_ln21_8_fu_962_p2   | -   |        | add_ln21_8  | add | fabric | 0       |
|   add_ln21_11_fu_980_p2  | -   |        | add_ln21_11 | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U17 | 3   |        | ABij_4      | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U18 | 3   |        | mul_ln21_16 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U19 | 3   |        | mul_ln21_17 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U20 | 3   |        | mul_ln21_18 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U21 | 3   |        | mul_ln21_19 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U22 | 3   |        | mul_ln21_20 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U23 | 3   |        | mul_ln21_21 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U24 | 3   |        | mul_ln21_22 | mul | auto   | 0       |
|   add_ln21_14_fu_1039_p2 | -   |        | add_ln21_14 | add | fabric | 0       |
|   add_ln21_15_fu_1045_p2 | -   |        | add_ln21_15 | add | fabric | 0       |
|   add_ln21_18_fu_1063_p2 | -   |        | add_ln21_18 | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U25 | 3   |        | ABij_6      | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U26 | 3   |        | mul_ln21_24 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U27 | 3   |        | mul_ln21_25 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U28 | 3   |        | mul_ln21_26 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U29 | 3   |        | mul_ln21_27 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U30 | 3   |        | mul_ln21_28 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U31 | 3   |        | mul_ln21_29 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U32 | 3   |        | mul_ln21_30 | mul | auto   | 0       |
|   add_ln21_21_fu_1122_p2 | -   |        | add_ln21_21 | add | fabric | 0       |
|   add_ln21_22_fu_1128_p2 | -   |        | add_ln21_22 | add | fabric | 0       |
|   add_ln21_25_fu_1146_p2 | -   |        | add_ln21_25 | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U33 | 3   |        | ABij_8      | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U34 | 3   |        | mul_ln21_32 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U35 | 3   |        | mul_ln21_33 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U36 | 3   |        | mul_ln21_34 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U37 | 3   |        | mul_ln21_35 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U38 | 3   |        | mul_ln21_36 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U39 | 3   |        | mul_ln21_37 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U40 | 3   |        | mul_ln21_38 | mul | auto   | 0       |
|   add_ln21_28_fu_1205_p2 | -   |        | add_ln21_28 | add | fabric | 0       |
|   add_ln21_29_fu_1211_p2 | -   |        | add_ln21_29 | add | fabric | 0       |
|   add_ln21_32_fu_1229_p2 | -   |        | add_ln21_32 | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U41 | 3   |        | ABij_10     | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U42 | 3   |        | mul_ln21_40 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U43 | 3   |        | mul_ln21_41 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U44 | 3   |        | mul_ln21_42 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U45 | 3   |        | mul_ln21_43 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U46 | 3   |        | mul_ln21_44 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U47 | 3   |        | mul_ln21_45 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U48 | 3   |        | mul_ln21_46 | mul | auto   | 0       |
|   add_ln21_35_fu_1288_p2 | -   |        | add_ln21_35 | add | fabric | 0       |
|   add_ln21_36_fu_1294_p2 | -   |        | add_ln21_36 | add | fabric | 0       |
|   add_ln21_39_fu_1312_p2 | -   |        | add_ln21_39 | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U49 | 3   |        | ABij_12     | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U50 | 3   |        | mul_ln21_48 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U51 | 3   |        | mul_ln21_49 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U52 | 3   |        | mul_ln21_50 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U53 | 3   |        | mul_ln21_51 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U54 | 3   |        | mul_ln21_52 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U55 | 3   |        | mul_ln21_53 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U56 | 3   |        | mul_ln21_54 | mul | auto   | 0       |
|   add_ln21_42_fu_1371_p2 | -   |        | add_ln21_42 | add | fabric | 0       |
|   add_ln21_43_fu_1377_p2 | -   |        | add_ln21_43 | add | fabric | 0       |
|   add_ln21_46_fu_1395_p2 | -   |        | add_ln21_46 | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U57 | 3   |        | ABij_14     | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U58 | 3   |        | mul_ln21_56 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U59 | 3   |        | mul_ln21_57 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U60 | 3   |        | mul_ln21_58 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U61 | 3   |        | mul_ln21_59 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U62 | 3   |        | mul_ln21_60 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U63 | 3   |        | mul_ln21_61 | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U64 | 3   |        | mul_ln21_62 | mul | auto   | 0       |
|   add_ln21_49_fu_1454_p2 | -   |        | add_ln21_49 | add | fabric | 0       |
|   add_ln21_50_fu_1460_p2 | -   |        | add_ln21_50 | add | fabric | 0       |
|   add_ln21_53_fu_1478_p2 | -   |        | add_ln21_53 | add | fabric | 0       |
+--------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------+----------------------+
| Type            | Options                    | Location             |
+-----------------+----------------------------+----------------------+
| array_partition | variable=A complete dim=2  | gemm.cc:13 in mm, A  |
| array_partition | variable=B complete dim=0  | gemm.cc:14 in mm, B  |
| array_partition | variable=AB complete dim=2 | gemm.cc:15 in mm, AB |
| pipeline        | II=1                       | gemm.cc:17 in mm     |
+-----------------+----------------------------+----------------------+


