/*
 * Copyright 2013 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

#ifndef __DTS_IMX6Q_PINFUNC_H
#define __DTS_IMX6Q_PINFUNC_H

/*
 * The pin function ID is a tuple of
 * <mux_reg conf_reg input_reg mux_mode input_val>
 */
#define MX6Q_PAD_SD2_DAT1__USDHC2_DAT1			0x04c 0x360 0x000 0x0 0x0
#define MX6Q_PAD_SD2_DAT1__ECSPI5_SS0			0x04c 0x360 0x834 0x1 0x0
#define MX6Q_PAD_SD2_DAT1__WEIM_WEIM_CS_2		0x04c 0x360 0x000 0x2 0x0
#define MX6Q_PAD_SD2_DAT1__AUDMUX_AUD4_TXFS		0x04c 0x360 0x7c8 0x3 0x0
#define MX6Q_PAD_SD2_DAT1__KPP_COL_7			0x04c 0x360 0x8f0 0x4 0x0
#define MX6Q_PAD_SD2_DAT1__GPIO_1_14			0x04c 0x360 0x000 0x5 0x0
#define MX6Q_PAD_SD2_DAT1__CCM_WAIT			0x04c 0x360 0x000 0x6 0x0
#define MX6Q_PAD_SD2_DAT1__ANATOP_TESTO_0		0x04c 0x360 0x000 0x7 0x0
#define MX6Q_PAD_SD2_DAT2__USDHC2_DAT2			0x050 0x364 0x000 0x0 0x0
#define MX6Q_PAD_SD2_DAT2__ECSPI5_SS1			0x050 0x364 0x838 0x1 0x0
#define MX6Q_PAD_SD2_DAT2__WEIM_WEIM_CS_3		0x050 0x364 0x000 0x2 0x0
#define MX6Q_PAD_SD2_DAT2__AUDMUX_AUD4_TXD		0x050 0x364 0x7b8 0x3 0x0
#define MX6Q_PAD_SD2_DAT2__KPP_ROW_6			0x050 0x364 0x8f8 0x4 0x0
#define MX6Q_PAD_SD2_DAT2__GPIO_1_13			0x050 0x364 0x000 0x5 0x0
#define MX6Q_PAD_SD2_DAT2__CCM_STOP			0x050 0x364 0x000 0x6 0x0
#define MX6Q_PAD_SD2_DAT2__ANATOP_TESTO_1		0x050 0x364 0x000 0x7 0x0
#define MX6Q_PAD_SD2_DAT0__USDHC2_DAT0			0x054 0x368 0x000 0x0 0x0
#define MX6Q_PAD_SD2_DAT0__ECSPI5_MISO			0x054 0x368 0x82c 0x1 0x0
#define MX6Q_PAD_SD2_DAT0__AUDMUX_AUD4_RXD		0x054 0x368 0x7b4 0x3 0x0
#define MX6Q_PAD_SD2_DAT0__KPP_ROW_7			0x054 0x368 0x8fc 0x4 0x0
#define MX6Q_PAD_SD2_DAT0__GPIO_1_15			0x054 0x368 0x000 0x5 0x0
#define MX6Q_PAD_SD2_DAT0__DCIC2_DCIC_OUT		0x054 0x368 0x000 0x6 0x0
#define MX6Q_PAD_SD2_DAT0__TESTO_2			0x054 0x368 0x000 0x7 0x0
#define MX6Q_PAD_RGMII_TXC__USBOH3_H2_DATA		0x058 0x36c 0x000 0x0 0x0
#define MX6Q_PAD_RGMII_TXC__ENET_RGMII_TXC		0x058 0x36c 0x000 0x1 0x0
#define MX6Q_PAD_RGMII_TXC__SPDIF_SPDIF_EXTCLK		0x058 0x36c 0x918 0x2 0x0
#define MX6Q_PAD_RGMII_TXC__GPIO_6_19			0x058 0x36c 0x000 0x5 0x0
#define MX6Q_PAD_RGMII_TXC__MIPI_CORE_DPHY_IN_0		0x058 0x36c 0x000 0x6 0x0
#define MX6Q_PAD_RGMII_TXC__ANATOP_24M_OUT		0x058 0x36c 0x000 0x7 0x0
#define MX6Q_PAD_RGMII_TD0__MIPI_HSI_CRL_TX_RDY		0x05c 0x370 0x000 0x0 0x0
#define MX6Q_PAD_RGMII_TD0__ENET_RGMII_TD0		0x05c 0x370 0x000 0x1 0x0
#define MX6Q_PAD_RGMII_TD0__GPIO_6_20			0x05c 0x370 0x000 0x5 0x0
#define MX6Q_PAD_RGMII_TD0__MIPI_CORE_DPHY_IN_1		0x05c 0x370 0x000 0x6 0x0
#define MX6Q_PAD_RGMII_TD1__MIPI_HSI_CRL_RX_FLG		0x060 0x374 0x000 0x0 0x0
#define MX6Q_PAD_RGMII_TD1__ENET_RGMII_TD1		0x060 0x374 0x000 0x1 0x0
#define MX6Q_PAD_RGMII_TD1__GPIO_6_21			0x060 0x374 0x000 0x5 0x0
#define MX6Q_PAD_RGMII_TD1__MIPI_CORE_DPHY_IN_2		0x060 0x374 0x000 0x6 0x0
#define MX6Q_PAD_RGMII_TD1__CCM_PLL3_BYP		0x060 0x374 0x000 0x7 0x0
#define MX6Q_PAD_RGMII_TD2__MIPI_HSI_CRL_RX_DTA		0x064 0x378 0x000 0x0 0x0
#define MX6Q_PAD_RGMII_TD2__ENET_RGMII_TD2		0x064 0x378 0x000 0x1 0x0
#define MX6Q_PAD_RGMII_TD2__GPIO_6_22			0x064 0x378 0x000 0x5 0x0
#define MX6Q_PAD_RGMII_TD2__MIPI_CORE_DPHY_IN_3		0x064 0x378 0x000 0x6 0x0
#define MX6Q_PAD_RGMII_TD2__CCM_PLL2_BYP		0x064 0x378 0x000 0x7 0x0
#define MX6Q_PAD_RGMII_TD3__MIPI_HSI_CRL_RX_WAK		0x068 0x37c 0x000 0x0 0x0
#define MX6Q_PAD_RGMII_TD3__ENET_RGMII_TD3		0x068 0x37c 0x000 0x1 0x0
#define MX6Q_PAD_RGMII_TD3__GPIO_6_23			0x068 0x37c 0x000 0x5 0x0
#define MX6Q_PAD_RGMII_TD3__MIPI_CORE_DPHY_IN_4		0x068 0x37c 0x000 0x6 0x0
#define MX6Q_PAD_RGMII_RX_CTL__USBOH3_H3_DATA		0x06c 0x380 0x000 0x0 0x0
#define MX6Q_PAD_RGMII_RX_CTL__RGMII_RX_CTL		0x06c 0x380 0x858 0x1 0x0
#define MX6Q_PAD_RGMII_RX_CTL__GPIO_6_24		0x06c 0x380 0x000 0x5 0x0
#define MX6Q_PAD_RGMII_RX_CTL__MIPI_DPHY_IN_5		0x06c 0x380 0x000 0x6 0x0
#define MX6Q_PAD_RGMII_RD0__MIPI_HSI_CRL_RX_RDY		0x070 0x384 0x000 0x0 0x0
#define MX6Q_PAD_RGMII_RD0__ENET_RGMII_RD0		0x070 0x384 0x848 0x1 0x0
#define MX6Q_PAD_RGMII_RD0__GPIO_6_25			0x070 0x384 0x000 0x5 0x0
#define MX6Q_PAD_RGMII_RD0__MIPI_CORE_DPHY_IN_6		0x070 0x384 0x000 0x6 0x0
#define MX6Q_PAD_RGMII_TX_CTL__USBOH3_H2_STROBE		0x074 0x388 0x000 0x0 0x0
#define MX6Q_PAD_RGMII_TX_CTL__RGMII_TX_CTL		0x074 0x388 0x000 0x1 0x0
#define MX6Q_PAD_RGMII_TX_CTL__GPIO_6_26		0x074 0x388 0x000 0x5 0x0
#define MX6Q_PAD_RGMII_TX_CTL__CORE_DPHY_IN_7		0x074 0x388 0x000 0x6 0x0
#define MX6Q_PAD_RGMII_TX_CTL__ANATOP_REF_OUT		0x074 0x388 0x83c 0x7 0x0
#define MX6Q_PAD_RGMII_RD1__MIPI_HSI_CTRL_TX_FL		0x078 0x38c 0x000 0x0 0x0
#define MX6Q_PAD_RGMII_RD1__ENET_RGMII_RD1		0x078 0x38c 0x84c 0x1 0x0
#define MX6Q_PAD_RGMII_RD1__GPIO_6_27			0x078 0x38c 0x000 0x5 0x0
#define MX6Q_PAD_RGMII_RD1__CORE_DPHY_TEST_IN_8		0x078 0x38c 0x000 0x6 0x0
#define MX6Q_PAD_RGMII_RD1__SJC_FAIL			0x078 0x38c 0x000 0x7 0x0
#define MX6Q_PAD_RGMII_RD2__MIPI_HSI_CRL_TX_DTA		0x07c 0x390 0x000 0x0 0x0
#define MX6Q_PAD_RGMII_RD2__ENET_RGMII_RD2		0x07c 0x390 0x850 0x1 0x0
#define MX6Q_PAD_RGMII_RD2__GPIO_6_28			0x07c 0x390 0x000 0x5 0x0
#define MX6Q_PAD_RGMII_RD2__MIPI_CORE_DPHY_IN_9		0x07c 0x390 0x000 0x6 0x0
#define MX6Q_PAD_RGMII_RD3__MIPI_HSI_CRL_TX_WAK		0x080 0x394 0x000 0x0 0x0
#define MX6Q_PAD_RGMII_RD3__ENET_RGMII_RD3		0x080 0x394 0x854 0x1 0x0
#define MX6Q_PAD_RGMII_RD3__GPIO_6_29			0x080 0x394 0x000 0x5 0x0
#define MX6Q_PAD_RGMII_RD3__MIPI_CORE_DPHY_IN10		0x080 0x394 0x000 0x6 0x0
#define MX6Q_PAD_RGMII_RXC__USBOH3_H3_STROBE		0x084 0x398 0x000 0x0 0x0
#define MX6Q_PAD_RGMII_RXC__ENET_RGMII_RXC		0x084 0x398 0x844 0x1 0x0
#define MX6Q_PAD_RGMII_RXC__GPIO_6_30			0x084 0x398 0x000 0x5 0x0
#define MX6Q_PAD_RGMII_RXC__MIPI_CORE_DPHY_IN11		0x084 0x398 0x000 0x6 0x0
#define MX6Q_PAD_EIM_A25__WEIM_WEIM_A_25		0x088 0x39c 0x000 0x0 0x0
#define MX6Q_PAD_EIM_A25__ECSPI4_SS1			0x088 0x39c 0x000 0x1 0x0
#define MX6Q_PAD_EIM_A25__ECSPI2_RDY			0x088 0x39c 0x000 0x2 0x0
#define MX6Q_PAD_EIM_A25__IPU1_DI1_PIN12		0x088 0x39c 0x000 0x3 0x0
#define MX6Q_PAD_EIM_A25__IPU1_DI0_D1_CS		0x088 0x39c 0x000 0x4 0x0
#define MX6Q_PAD_EIM_A25__GPIO_5_2			0x088 0x39c 0x000 0x5 0x0
#define MX6Q_PAD_EIM_A25__HDMI_TX_CEC_LINE		0x088 0x39c 0x88c 0x6 0x0
#define MX6Q_PAD_EIM_A25__PL301_PER1_HBURST_0		0x088 0x39c 0x000 0x7 0x0
#define MX6Q_PAD_EIM_EB2__WEIM_WEIM_EB_2		0x08c 0x3a0 0x000 0x0 0x0
#define MX6Q_PAD_EIM_EB2__ECSPI1_SS0			0x08c 0x3a0 0x800 0x1 0x0
#define MX6Q_PAD_EIM_EB2__CCM_DI1_EXT_CLK		0x08c 0x3a0 0x7ec 0x2 0x0
#define MX6Q_PAD_EIM_EB2__IPU2_CSI1_D_19		0x08c 0x3a0 0x8d4 0x3 0x0
#define MX6Q_PAD_EIM_EB2__HDMI_TX_DDC_SCL		0x08c 0x3a0 0x890 0x4 0x0
#define MX6Q_PAD_EIM_EB2__GPIO_2_30			0x08c 0x3a0 0x000 0x5 0x0
#define MX6Q_PAD_EIM_EB2__I2C2_SCL			0x08c 0x3a0 0x8a0 0x6 0x0
#define MX6Q_PAD_EIM_EB2__SRC_BT_CFG_30			0x08c 0x3a0 0x000 0x7 0x0
#define MX6Q_PAD_EIM_D16__WEIM_WEIM_D_16		0x090 0x3a4 0x000 0x0 0x0
#define MX6Q_PAD_EIM_D16__ECSPI1_SCLK			0x090 0x3a4 0x7f4 0x1 0x0
#define MX6Q_PAD_EIM_D16__IPU1_DI0_PIN5			0x090 0x3a4 0x000 0x2 0x0
#define MX6Q_PAD_EIM_D16__IPU2_CSI1_D_18		0x090 0x3a4 0x8d0 0x3 0x0
#define MX6Q_PAD_EIM_D16__HDMI_TX_DDC_SDA		0x090 0x3a4 0x894 0x4 0x0
#define MX6Q_PAD_EIM_D16__GPIO_3_16			0x090 0x3a4 0x000 0x5 0x0
#define MX6Q_PAD_EIM_D16__I2C2_SDA			0x090 0x3a4 0x8a4 0x6 0x0
#define MX6Q_PAD_EIM_D17__WEIM_WEIM_D_17		0x094 0x3a8 0x000 0x0 0x0
#define MX6Q_PAD_EIM_D17__ECSPI1_MISO			0x094 0x3a8 0x7f8 0x1 0x0
#define MX6Q_PAD_EIM_D17__IPU1_DI0_PIN6			0x094 0x3a8 0x000 0x2 0x0
#define MX6Q_PAD_EIM_D17__IPU2_CSI1_PIXCLK		0x094 0x3a8 0x8e0 0x3 0x0
#define MX6Q_PAD_EIM_D17__DCIC1_DCIC_OUT		0x094 0x3a8 0x000 0x4 0x0
#define MX6Q_PAD_EIM_D17__GPIO_3_17			0x094 0x3a8 0x000 0x5 0x0
#define MX6Q_PAD_EIM_D17__I2C3_SCL			0x094 0x3a8 0x8a8 0x6 0x0
#define MX6Q_PAD_EIM_D17__PL301_PER1_HBURST_1		0x094 0x3a8 0x000 0x7 0x0
#define MX6Q_PAD_EIM_D18__WEIM_WEIM_D_18		0x098 0x3ac 0x000 0x0 0x0
#define MX6Q_PAD_EIM_D18__ECSPI1_MOSI			0x098 0x3ac 0x7fc 0x1 0x0
#define MX6Q_PAD_EIM_D18__IPU1_DI0_PIN7			0x098 0x3ac 0x000 0x2 0x0
#define MX6Q_PAD_EIM_D18__IPU2_CSI1_D_17		0x098 0x3ac 0x8cc 0x3 0x0
#define MX6Q_PAD_EIM_D18__IPU1_DI1_D0_CS		0x098 0x3ac 0x000 0x4 0x0
#define MX6Q_PAD_EIM_D18__GPIO_3_18			0x098 0x3ac 0x000 0x5 0x0
#define MX6Q_PAD_EIM_D18__I2C3_SDA			0x098 0x3ac 0x8ac 0x6 0x0
#define MX6Q_PAD_EIM_D18__PL301_PER1_HBURST_2		0x098 0x3ac 0x000 0x7 0x0
#define MX6Q_PAD_EIM_D19__WEIM_WEIM_D_19		0x09c 0x3b0 0x000 0x0 0x0
#define MX6Q_PAD_EIM_D19__ECSPI1_SS1			0x09c 0x3b0 0x804 0x1 0x0
#define MX6Q_PAD_EIM_D19__IPU1_DI0_PIN8			0x09c 0x3b0 0x000 0x2 0x0
#define MX6Q_PAD_EIM_D19__IPU2_CSI1_D_16		0x09c 0x3b0 0x8c8 0x3 0x0
#define MX6Q_PAD_EIM_D19__UART1_CTS			0x09c 0x3b0 0x91c 0x4 0x0
#define MX6Q_PAD_EIM_D19__GPIO_3_19			0x09c 0x3b0 0x000 0x5 0x0
#define MX6Q_PAD_EIM_D19__EPIT1_EPITO			0x09c 0x3b0 0x000 0x6 0x0
#define MX6Q_PAD_EIM_D19__PL301_PER1_HRESP		0x09c 0x3b0 0x000 0x7 0x0
#define MX6Q_PAD_EIM_D20__WEIM_WEIM_D_20		0x0a0 0x3b4 0x000 0x0 0x0
#define MX6Q_PAD_EIM_D20__ECSPI4_SS0			0x0a0 0x3b4 0x824 0x1 0x0
#define MX6Q_PAD_EIM_D20__IPU1_DI0_PIN16		0x0a0 0x3b4 0x000 0x2 0x0
#define MX6Q_PAD_EIM_D20__IPU2_CSI1_D_15		0x0a0 0x3b4 0x8c4 0x3 0x0
#define MX6Q_PAD_EIM_D20__UART1_RTS			0x0a0 0x3b4 0x91c 0x4 0x1
#define MX6Q_PAD_EIM_D20__GPIO_3_20			0x0a0 0x3b4 0x000 0x5 0x0
#define MX6Q_PAD_EIM_D20__EPIT2_EPITO			0x0a0 0x3b4 0x000 0x6 0x0
#define MX6Q_PAD_EIM_D21__WEIM_WEIM_D_21		0x0a4 0x3b8 0x000 0x0 0x0
#define MX6Q_PAD_EIM_D21__ECSPI4_SCLK			0x0a4 0x3b8 0x000 0x1 0x0
#define MX6Q_PAD_EIM_D21__IPU1_DI0_PIN17		0x0a4 0x3b8 0x000 0x2 0x0
#define MX6Q_PAD_EIM_D21__IPU2_CSI1_D_11		0x0a4 0x3b8 0x8b4 0x3 0x0
#define MX6Q_PAD_EIM_D21__USBOH3_USBOTG_OC		0x0a4 0x3b8 0x944 0x4 0x0
#define MX6Q_PAD_EIM_D21__GPIO_3_21			0x0a4 0x3b8 0x000 0x5 0x0
#define MX6Q_PAD_EIM_D21__I2C1_SCL			0x0a4 0x3b8 0x898 0x6 0x0
#define MX6Q_PAD_EIM_D21__SPDIF_IN1			0x0a4 0x3b8 0x914 0x7 0x0
#define MX6Q_PAD_EIM_D22__WEIM_WEIM_D_22		0x0a8 0x3bc 0x000 0x0 0x0
#define MX6Q_PAD_EIM_D22__ECSPI4_MISO			0x0a8 0x3bc 0x000 0x1 0x0
#define MX6Q_PAD_EIM_D22__IPU1_DI0_PIN1			0x0a8 0x3bc 0x000 0x2 0x0
#define MX6Q_PAD_EIM_D22__IPU2_CSI1_D_10		0x0a8 0x3bc 0x8b0 0x3 0x0
#define MX6Q_PAD_EIM_D22__USBOH3_USBOTG_PWR		0x0a8 0x3bc 0x000 0x4 0x0
#define MX6Q_PAD_EIM_D22__GPIO_3_22			0x0a8 0x3bc 0x000 0x5 0x0
#define MX6Q_PAD_EIM_D22__SPDIF_OUT1			0x0a8 0x3bc 0x000 0x6 0x0
#define MX6Q_PAD_EIM_D22__PL301_PER1_HWRITE		0x0a8 0x3bc 0x000 0x7 0x0
#define MX6Q_PAD_EIM_D23__WEIM_WEIM_D_23		0x0ac 0x3c0 0x000 0x0 0x0
#define MX6Q_PAD_EIM_D23__IPU1_DI0_D0_CS		0x0ac 0x3c0 0x000 0x1 0x0
#define MX6Q_PAD_EIM_D23__UART3_CTS			0x0ac 0x3c0 0x92c 0x2 0x0
#define MX6Q_PAD_EIM_D23__UART1_DCD			0x0ac 0x3c0 0x000 0x3 0x0
#define MX6Q_PAD_EIM_D23__IPU2_CSI1_DATA_EN		0x0ac 0x3c0 0x8d8 0x4 0x0
#define MX6Q_PAD_EIM_D23__GPIO_3_23			0x0ac 0x3c0 0x000 0x5 0x0
#define MX6Q_PAD_EIM_D23__IPU1_DI1_PIN2			0x0ac 0x3c0 0x000 0x6 0x0
#define MX6Q_PAD_EIM_D23__IPU1_DI1_PIN14		0x0ac 0x3c0 0x000 0x7 0x0
#define MX6Q_PAD_EIM_EB3__WEIM_WEIM_EB_3		0x0b0 0x3c4 0x000 0x0 0x0
#define MX6Q_PAD_EIM_EB3__ECSPI4_RDY			0x0b0 0x3c4 0x000 0x1 0x0
#define MX6Q_PAD_EIM_EB3__UART3_RTS			0x0b0 0x3c4 0x92c 0x2 0x1
#define MX6Q_PAD_EIM_EB3__UART1_RI			0x0b0 0x3c4 0x000 0x3 0x0
#define MX6Q_PAD_EIM_EB3__IPU2_CSI1_HSYNC		0x0b0 0x3c4 0x8dc 0x4 0x0
#define MX6Q_PAD_EIM_EB3__GPIO_2_31			0x0b0 0x3c4 0x000 0x5 0x0
#define MX6Q_PAD_EIM_EB3__IPU1_DI1_PIN3			0x0b0 0x3c4 0x000 0x6 0x0
#define MX6Q_PAD_EIM_EB3__SRC_BT_CFG_31			0x0b0 0x3c4 0x000 0x7 0x0
#define MX6Q_PAD_EIM_D24__WEIM_WEIM_D_24		0x0b4 0x3c8 0x000 0x0 0x0
#define MX6Q_PAD_EIM_D24__ECSPI4_SS2			0x0b4 0x3c8 0x000 0x1 0x0
#define MX6Q_PAD_EIM_D24__UART3_TXD			0x0b4 0x3c8 0x000 0x2 0x0
#define MX6Q_PAD_EIM_D24__ECSPI1_SS2			0x0b4 0x3c8 0x808 0x3 0x0
#define MX6Q_PAD_EIM_D24__ECSPI2_SS2			0x0b4 0x3c8 0x000 0x4 0x0
#define MX6Q_PAD_EIM_D24__GPIO_3_24			0x0b4 0x3c8 0x000 0x5 0x0
#define MX6Q_PAD_EIM_D24__AUDMUX_AUD5_RXFS		0x0b4 0x3c8 0x7d8 0x6 0x0
#define MX6Q_PAD_EIM_D24__UART1_DTR			0x0b4 0x3c8 0x000 0x7 0x0
#define MX6Q_PAD_EIM_D25__WEIM_WEIM_D_25		0x0b8 0x3cc 0x000 0x0 0x0
#define MX6Q_PAD_EIM_D25__ECSPI4_SS3			0x0b8 0x3cc 0x000 0x1 0x0
#define MX6Q_PAD_EIM_D25__UART3_RXD			0x0b8 0x3cc 0x930 0x2 0x1
#define MX6Q_PAD_EIM_D25__ECSPI1_SS3			0x0b8 0x3cc 0x80c 0x3 0x0
#define MX6Q_PAD_EIM_D25__ECSPI2_SS3			0x0b8 0x3cc 0x000 0x4 0x0
#define MX6Q_PAD_EIM_D25__GPIO_3_25			0x0b8 0x3cc 0x000 0x5 0x0
#define MX6Q_PAD_EIM_D25__AUDMUX_AUD5_RXC		0x0b8 0x3cc 0x7d4 0x6 0x0
#define MX6Q_PAD_EIM_D25__UART1_DSR			0x0b8 0x3cc 0x000 0x7 0x0
#define MX6Q_PAD_EIM_D26__WEIM_WEIM_D_26		0x0bc 0x3d0 0x000 0x0 0x0
#define MX6Q_PAD_EIM_D26__IPU1_DI1_PIN11		0x0bc 0x3d0 0x000 0x1 0x0
#define MX6Q_PAD_EIM_D26__IPU1_CSI0_D_1			0x0bc 0x3d0 0x000 0x2 0x0
#define MX6Q_PAD_EIM_D26__IPU2_CSI1_D_14		0x0bc 0x3d0 0x8c0 0x3 0x0
#define MX6Q_PAD_EIM_D26__UART2_TXD			0x0bc 0x3d0 0x000 0x4 0x0
#define MX6Q_PAD_EIM_D26__GPIO_3_26			0x0bc 0x3d0 0x000 0x5 0x0
#define MX6Q_PAD_EIM_D26__IPU1_SISG_2			0x0bc 0x3d0 0x000 0x6 0x0
#define MX6Q_PAD_EIM_D26__IPU1_DISP1_DAT_22		0x0bc 0x3d0 0x000 0x7 0x0
#define MX6Q_PAD_EIM_D27__WEIM_WEIM_D_27		0x0c0 0x3d4 0x000 0x0 0x0
#define MX6Q_PAD_EIM_D27__IPU1_DI1_PIN13		0x0c0 0x3d4 0x000 0x1 0x0
#define MX6Q_PAD_EIM_D27__IPU1_CSI0_D_0			0x0c0 0x3d4 0x000 0x2 0x0
#define MX6Q_PAD_EIM_D27__IPU2_CSI1_D_13		0x0c0 0x3d4 0x8bc 0x3 0x0
#define MX6Q_PAD_EIM_D27__UART2_RXD			0x0c0 0x3d4 0x928 0x4 0x1
#define MX6Q_PAD_EIM_D27__GPIO_3_27			0x0c0 0x3d4 0x000 0x5 0x0
#define MX6Q_PAD_EIM_D27__IPU1_SISG_3			0x0c0 0x3d4 0x000 0x6 0x0
#define MX6Q_PAD_EIM_D27__IPU1_DISP1_DAT_23		0x0c0 0x3d4 0x000 0x7 0x0
#define MX6Q_PAD_EIM_D28__WEIM_WEIM_D_28		0x0c4 0x3d8 0x000 0x0 0x0
#define MX6Q_PAD_EIM_D28__I2C1_SDA			0x0c4 0x3d8 0x89c 0x1 0x0
#define MX6Q_PAD_EIM_D28__ECSPI4_MOSI			0x0c4 0x3d8 0x000 0x2 0x0
#define MX6Q_PAD_EIM_D28__IPU2_CSI1_D_12		0x0c4 0x3d8 0x8b8 0x3 0x0
#define MX6Q_PAD_EIM_D28__UART2_CTS			0x0c4 0x3d8 0x924 0x4 0x0
#define MX6Q_PAD_EIM_D28__GPIO_3_28			0x0c4 0x3d8 0x000 0x5 0x0
#define MX6Q_PAD_EIM_D28__IPU1_EXT_TRIG			0x0c4 0x3d8 0x000 0x6 0x0
#define MX6Q_PAD_EIM_D28__IPU1_DI0_PIN13		0x0c4 0x3d8 0x000 0x7 0x0
#define MX6Q_PAD_EIM_D29__WEIM_WEIM_D_29		0x0c8 0x3dc 0x000 0x0 0x0
#define MX6Q_PAD_EIM_D29__IPU1_DI1_PIN15		0x0c8 0x3dc 0x000 0x1 0x0
#define MX6Q_PAD_EIM_D29__ECSPI4_SS0			0x0c8 0x3dc 0x824 0x2 0x1
#define MX6Q_PAD_EIM_D29__UART2_RTS			0x0c8 0x3dc 0x924 0x4 0x1
#define MX6Q_PAD_EIM_D29__GPIO_3_29			0x0c8 0x3dc 0x000 0x5 0x0
#define MX6Q_PAD_EIM_D29__IPU2_CSI1_VSYNC		0x0c8 0x3dc 0x8e4 0x6 0x0
#define MX6Q_PAD_EIM_D29__IPU1_DI0_PIN14		0x0c8 0x3dc 0x000 0x7 0x0
#define MX6Q_PAD_EIM_D30__WEIM_WEIM_D_30		0x0cc 0x3e0 0x000 0x0 0x0
#define MX6Q_PAD_EIM_D30__IPU1_DISP1_DAT_21		0x0cc 0x3e0 0x000 0x1 0x0
#define MX6Q_PAD_EIM_D30__IPU1_DI0_PIN11		0x0cc 0x3e0 0x000 0x2 0x0
#define MX6Q_PAD_EIM_D30__IPU1_CSI0_D_3			0x0cc 0x3e0 0x000 0x3 0x0
#define MX6Q_PAD_EIM_D30__UART3_CTS			0x0cc 0x3e0 0x92c 0x4 0x2
#define MX6Q_PAD_EIM_D30__GPIO_3_30			0x0cc 0x3e0 0x000 0x5 0x0
#define MX6Q_PAD_EIM_D30__USBOH3_USBH1_OC		0x0cc 0x3e0 0x948 0x6 0x0
#define MX6Q_PAD_EIM_D30__PL301_PER1_HPROT_0		0x0cc 0x3e0 0x000 0x7 0x0
#define MX6Q_PAD_EIM_D31__WEIM_WEIM_D_31		0x0d0 0x3e4 0x000 0x0 0x0
#define MX6Q_PAD_EIM_D31__IPU1_DISP1_DAT_20		0x0d0 0x3e4 0x000 0x1 0x0
#define MX6Q_PAD_EIM_D31__IPU1_DI0_PIN12		0x0d0 0x3e4 0x000 0x2 0x0
#define MX6Q_PAD_EIM_D31__IPU1_CSI0_D_2			0x0d0 0x3e4 0x000 0x3 0x0
#define MX6Q_PAD_EIM_D31__UART3_RTS			0x0d0 0x3e4 0x92c 0x4 0x3
#define MX6Q_PAD_EIM_D31__GPIO_3_31			0x0d0 0x3e4 0x000 0x5 0x0
#define MX6Q_PAD_EIM_D31__USBOH3_USBH1_PWR		0x0d0 0x3e4 0x000 0x6 0x0
#define MX6Q_PAD_EIM_D31__PL301_PER1_HPROT_1		0x0d0 0x3e4 0x000 0x7 0x0
#define MX6Q_PAD_EIM_A24__WEIM_WEIM_A_24		0x0d4 0x3e8 0x000 0x0 0x0
#define MX6Q_PAD_EIM_A24__IPU1_DISP1_DAT_19		0x0d4 0x3e8 0x000 0x1 0x0
#define MX6Q_PAD_EIM_A24__IPU2_CSI1_D_19		0x0d4 0x3e8 0x8d4 0x2 0x1
#define MX6Q_PAD_EIM_A24__IPU2_SISG_2			0x0d4 0x3e8 0x000 0x3 0x0
#define MX6Q_PAD_EIM_A24__IPU1_SISG_2			0x0d4 0x3e8 0x000 0x4 0x0
#define MX6Q_PAD_EIM_A24__GPIO_5_4			0x0d4 0x3e8 0x000 0x5 0x0
#define MX6Q_PAD_EIM_A24__PL301_PER1_HPROT_2		0x0d4 0x3e8 0x000 0x6 0x0
#define MX6Q_PAD_EIM_A24__SRC_BT_CFG_24			0x0d4 0x3e8 0x000 0x7 0x0
#define MX6Q_PAD_EIM_A23__WEIM_WEIM_A_23		0x0d8 0x3ec 0x000 0x0 0x0
#define MX6Q_PAD_EIM_A23__IPU1_DISP1_DAT_18		0x0d8 0x3ec 0x000 0x1 0x0
#define MX6Q_PAD_EIM_A23__IPU2_CSI1_D_18		0x0d8 0x3ec 0x8d0 0x2 0x1
#define MX6Q_PAD_EIM_A23__IPU2_SISG_3			0x0d8 0x3ec 0x000 0x3 0x0
#define MX6Q_PAD_EIM_A23__IPU1_SISG_3			0x0d8 0x3ec 0x000 0x4 0x0
#define MX6Q_PAD_EIM_A23__GPIO_6_6			0x0d8 0x3ec 0x000 0x5 0x0
#define MX6Q_PAD_EIM_A23__PL301_PER1_HPROT_3		0x0d8 0x3ec 0x000 0x6 0x0
#define MX6Q_PAD_EIM_A23__SRC_BT_CFG_23			0x0d8 0x3ec 0x000 0x7 0x0
#define MX6Q_PAD_EIM_A22__WEIM_WEIM_A_22		0x0dc 0x3f0 0x000 0x0 0x0
#define MX6Q_PAD_EIM_A22__IPU1_DISP1_DAT_17		0x0dc 0x3f0 0x000 0x1 0x0
#define MX6Q_PAD_EIM_A22__IPU2_CSI1_D_17		0x0dc 0x3f0 0x8cc 0x2 0x1
#define MX6Q_PAD_EIM_A22__GPIO_2_16			0x0dc 0x3f0 0x000 0x5 0x0
#define MX6Q_PAD_EIM_A22__TPSMP_HDATA_0			0x0dc 0x3f0 0x000 0x6 0x0
#define MX6Q_PAD_EIM_A22__SRC_BT_CFG_22			0x0dc 0x3f0 0x000 0x7 0x0
#define MX6Q_PAD_EIM_A21__WEIM_WEIM_A_21		0x0e0 0x3f4 0x000 0x0 0x0
#define MX6Q_PAD_EIM_A21__IPU1_DISP1_DAT_16		0x0e0 0x3f4 0x000 0x1 0x0
#define MX6Q_PAD_EIM_A21__IPU2_CSI1_D_16		0x0e0 0x3f4 0x8c8 0x2 0x1
#define MX6Q_PAD_EIM_A21__RESERVED_RESERVED		0x0e0 0x3f4 0x000 0x3 0x0
#define MX6Q_PAD_EIM_A21__MIPI_CORE_DPHY_OUT_18		0x0e0 0x3f4 0x000 0x4 0x0
#define MX6Q_PAD_EIM_A21__GPIO_2_17			0x0e0 0x3f4 0x000 0x5 0x0
#define MX6Q_PAD_EIM_A21__TPSMP_HDATA_1			0x0e0 0x3f4 0x000 0x6 0x0
#define MX6Q_PAD_EIM_A21__SRC_BT_CFG_21			0x0e0 0x3f4 0x000 0x7 0x0
#define MX6Q_PAD_EIM_A20__WEIM_WEIM_A_20		0x0e4 0x3f8 0x000 0x0 0x0
#define MX6Q_PAD_EIM_A20__IPU1_DISP1_DAT_15		0x0e4 0x3f8 0x000 0x1 0x0
#define MX6Q_PAD_EIM_A20__IPU2_CSI1_D_15		0x0e4 0x3f8 0x8c4 0x2 0x1
#define MX6Q_PAD_EIM_A20__RESERVED_RESERVED		0x0e4 0x3f8 0x000 0x3 0x0
#define MX6Q_PAD_EIM_A20__MIPI_CORE_DPHY_OUT_19		0x0e4 0x3f8 0x000 0x4 0x0
#define MX6Q_PAD_EIM_A20__GPIO_2_18			0x0e4 0x3f8 0x000 0x5 0x0
#define MX6Q_PAD_EIM_A20__TPSMP_HDATA_2			0x0e4 0x3f8 0x000 0x6 0x0
#define MX6Q_PAD_EIM_A20__SRC_BT_CFG_20			0x0e4 0x3f8 0x000 0x7 0x0
#define MX6Q_PAD_EIM_A19__WEIM_WEIM_A_19		0x0e8 0x3fc 0x000 0x0 0x0
#define MX6Q_PAD_EIM_A19__IPU1_DISP1_DAT_14		0x0e8 0x3fc 0x000 0x1 0x0
#define MX6Q_PAD_EIM_A19__IPU2_CSI1_D_14		0x0e8 0x3fc 0x8c0 0x2 0x1
#define MX6Q_PAD_EIM_A19__RESERVED_RESERVED		0x0e8 0x3fc 0x000 0x3 0x0
#define MX6Q_PAD_EIM_A19__MIPI_CORE_DPHY_OUT_20		0x0e8 0x3fc 0x000 0x4 0x0
#define MX6Q_PAD_EIM_A19__GPIO_2_19			0x0e8 0x3fc 0x000 0x5 0x0
#define MX6Q_PAD_EIM_A19__TPSMP_HDATA_3			0x0e8 0x3fc 0x000 0x6 0x0
#define MX6Q_PAD_EIM_A19__SRC_BT_CFG_19			0x0e8 0x3fc 0x000 0x7 0x0
#define MX6Q_PAD_EIM_A18__WEIM_WEIM_A_18		0x0ec 0x400 0x000 0x0 0x0
#define MX6Q_PAD_EIM_A18__IPU1_DISP1_DAT_13		0x0ec 0x400 0x000 0x1 0x0
#define MX6Q_PAD_EIM_A18__IPU2_CSI1_D_13		0x0ec 0x400 0x8bc 0x2 0x1
#define MX6Q_PAD_EIM_A18__RESERVED_RESERVED		0x0ec 0x400 0x000 0x3 0x0
#define MX6Q_PAD_EIM_A18__MIPI_CORE_DPHY_OUT_21		0x0ec 0x400 0x000 0x4 0x0
#define MX6Q_PAD_EIM_A18__GPIO_2_20			0x0ec 0x400 0x000 0x5 0x0
#define MX6Q_PAD_EIM_A18__TPSMP_HDATA_4			0x0ec 0x400 0x000 0x6 0x0
#define MX6Q_PAD_EIM_A18__SRC_BT_CFG_18			0x0ec 0x400 0x000 0x7 0x0
#define MX6Q_PAD_EIM_A17__WEIM_WEIM_A_17		0x0f0 0x404 0x000 0x0 0x0
#define MX6Q_PAD_EIM_A17__IPU1_DISP1_DAT_12		0x0f0 0x404 0x000 0x1 0x0
#define MX6Q_PAD_EIM_A17__IPU2_CSI1_D_12		0x0f0 0x404 0x8b8 0x2 0x1
#define MX6Q_PAD_EIM_A17__RESERVED_RESERVED		0x0f0 0x404 0x000 0x3 0x0
#define MX6Q_PAD_EIM_A17__MIPI_CORE_DPHY_OUT_22		0x0f0 0x404 0x000 0x4 0x0
#define MX6Q_PAD_EIM_A17__GPIO_2_21			0x0f0 0x404 0x000 0x5 0x0
#define MX6Q_PAD_EIM_A17__TPSMP_HDATA_5			0x0f0 0x404 0x000 0x6 0x0
#define MX6Q_PAD_EIM_A17__SRC_BT_CFG_17			0x0f0 0x404 0x000 0x7 0x0
#define MX6Q_PAD_EIM_A16__WEIM_WEIM_A_16		0x0f4 0x408 0x000 0x0 0x0
#define MX6Q_PAD_EIM_A16__IPU1_DI1_DISP_CLK		0x0f4 0x408 0x000 0x1 0x0
#define MX6Q_PAD_EIM_A16__IPU2_CSI1_PIXCLK		0x0f4 0x408 0x8e0 0x2 0x1
#define MX6Q_PAD_EIM_A16__MIPI_CORE_DPHY_OUT_23		0x0f4 0x408 0x000 0x4 0x0
#define MX6Q_PAD_EIM_A16__GPIO_2_22			0x0f4 0x408 0x000 0x5 0x0
#define MX6Q_PAD_EIM_A16__TPSMP_HDATA_6			0x0f4 0x408 0x000 0x6 0x0
#define MX6Q_PAD_EIM_A16__SRC_BT_CFG_16			0x0f4 0x408 0x000 0x7 0x0
#define MX6Q_PAD_EIM_CS0__WEIM_WEIM_CS_0		0x0f8 0x40c 0x000 0x0 0x0
#define MX6Q_PAD_EIM_CS0__IPU1_DI1_PIN5			0x0f8 0x40c 0x000 0x1 0x0
#define MX6Q_PAD_EIM_CS0__ECSPI2_SCLK			0x0f8 0x40c 0x810 0x2 0x0
#define MX6Q_PAD_EIM_CS0__MIPI_CORE_DPHY_OUT_24		0x0f8 0x40c 0x000 0x4 0x0
#define MX6Q_PAD_EIM_CS0__GPIO_2_23			0x0f8 0x40c 0x000 0x5 0x0
#define MX6Q_PAD_EIM_CS0__TPSMP_HDATA_7			0x0f8 0x40c 0x000 0x6 0x0
#define MX6Q_PAD_EIM_CS1__WEIM_WEIM_CS_1		0x0fc 0x410 0x000 0x0 0x0
#define MX6Q_PAD_EIM_CS1__IPU1_DI1_PIN6			0x0fc 0x410 0x000 0x1 0x0
#define MX6Q_PAD_EIM_CS1__ECSPI2_MOSI			0x0fc 0x410 0x818 0x2 0x0
#define MX6Q_PAD_EIM_CS1__MIPI_CORE_DPHY_OUT_25		0x0fc 0x410 0x000 0x4 0x0
#define MX6Q_PAD_EIM_CS1__GPIO_2_24			0x0fc 0x410 0x000 0x5 0x0
#define MX6Q_PAD_EIM_CS1__TPSMP_HDATA_8			0x0fc 0x410 0x000 0x6 0x0
#define MX6Q_PAD_EIM_OE__WEIM_WEIM_OE			0x100 0x414 0x000 0x0 0x0
#define MX6Q_PAD_EIM_OE__IPU1_DI1_PIN7			0x100 0x414 0x000 0x1 0x0
#define MX6Q_PAD_EIM_OE__ECSPI2_MISO			0x100 0x414 0x814 0x2 0x0
#define MX6Q_PAD_EIM_OE__MIPI_CORE_DPHY_OUT_26		0x100 0x414 0x000 0x4 0x0
#define MX6Q_PAD_EIM_OE__GPIO_2_25			0x100 0x414 0x000 0x5 0x0
#define MX6Q_PAD_EIM_OE__TPSMP_HDATA_9			0x100 0x414 0x000 0x6 0x0
#define MX6Q_PAD_EIM_RW__WEIM_WEIM_RW			0x104 0x418 0x000 0x0 0x0
#define MX6Q_PAD_EIM_RW__IPU1_DI1_PIN8			0x104 0x418 0x000 0x1 0x0
#define MX6Q_PAD_EIM_RW__ECSPI2_SS0			0x104 0x418 0x81c 0x2 0x0
#define MX6Q_PAD_EIM_RW__MIPI_CORE_DPHY_OUT_27		0x104 0x418 0x000 0x4 0x0
#define MX6Q_PAD_EIM_RW__GPIO_2_26			0x104 0x418 0x000 0x5 0x0
#define MX6Q_PAD_EIM_RW__TPSMP_HDATA_10			0x104 0x418 0x000 0x6 0x0
#define MX6Q_PAD_EIM_RW__SRC_BT_CFG_29			0x104 0x418 0x000 0x7 0x0
#define MX6Q_PAD_EIM_LBA__WEIM_WEIM_LBA			0x108 0x41c 0x000 0x0 0x0
#define MX6Q_PAD_EIM_LBA__IPU1_DI1_PIN17		0x108 0x41c 0x000 0x1 0x0
#define MX6Q_PAD_EIM_LBA__ECSPI2_SS1			0x108 0x41c 0x820 0x2 0x0
#define MX6Q_PAD_EIM_LBA__GPIO_2_27			0x108 0x41c 0x000 0x5 0x0
#define MX6Q_PAD_EIM_LBA__TPSMP_HDATA_11		0x108 0x41c 0x000 0x6 0x0
#define MX6Q_PAD_EIM_LBA__SRC_BT_CFG_26			0x108 0x41c 0x000 0x7 0x0
#define MX6Q_PAD_EIM_EB0__WEIM_WEIM_EB_0		0x10c 0x420 0x000 0x0 0x0
#define MX6Q_PAD_EIM_EB0__IPU1_DISP1_DAT_11		0x10c 0x420 0x000 0x1 0x0
#define MX6Q_PAD_EIM_EB0__IPU2_CSI1_D_11		0x10c 0x420 0x8b4 0x2 0x1
#define MX6Q_PAD_EIM_EB0__MIPI_CORE_DPHY_OUT_0		0x10c 0x420 0x000 0x3 0x0
#define MX6Q_PAD_EIM_EB0__CCM_PMIC_RDY			0x10c 0x420 0x7f0 0x4 0x0
#define MX6Q_PAD_EIM_EB0__GPIO_2_28			0x10c 0x420 0x000 0x5 0x0
#define MX6Q_PAD_EIM_EB0__TPSMP_HDATA_12		0x10c 0x420 0x000 0x6 0x0
#define MX6Q_PAD_EIM_EB0__SRC_BT_CFG_27			0x10c 0x420 0x000 0x7 0x0
#define MX6Q_PAD_EIM_EB1__WEIM_WEIM_EB_1		0x110 0x424 0x000 0x0 0x0
#define MX6Q_PAD_EIM_EB1__IPU1_DISP1_DAT_10		0x110 0x424 0x000 0x1 0x0
#define MX6Q_PAD_EIM_EB1__IPU2_CSI1_D_10		0x110 0x424 0x8b0 0x2 0x1
#define MX6Q_PAD_EIM_EB1__MIPI_CORE_DPHY__OUT_1		0x110 0x424 0x000 0x3 0x0
#define MX6Q_PAD_EIM_EB1__GPIO_2_29			0x110 0x424 0x000 0x5 0x0
#define MX6Q_PAD_EIM_EB1__TPSMP_HDATA_13		0x110 0x424 0x000 0x6 0x0
#define MX6Q_PAD_EIM_EB1__SRC_BT_CFG_28			0x110 0x424 0x000 0x7 0x0
#define MX6Q_PAD_EIM_DA0__WEIM_WEIM_DA_A_0		0x114 0x428 0x000 0x0 0x0
#define MX6Q_PAD_EIM_DA0__IPU1_DISP1_DAT_9		0x114 0x428 0x000 0x1 0x0
#define MX6Q_PAD_EIM_DA0__IPU2_CSI1_D_9			0x114 0x428 0x000 0x2 0x0
#define MX6Q_PAD_EIM_DA0__MIPI_CORE_DPHY__OUT_2		0x114 0x428 0x000 0x3 0x0
#define MX6Q_PAD_EIM_DA0__GPIO_3_0			0x114 0x428 0x000 0x5 0x0
#define MX6Q_PAD_EIM_DA0__TPSMP_HDATA_14		0x114 0x428 0x000 0x6 0x0
#define MX6Q_PAD_EIM_DA0__SRC_BT_CFG_0			0x114 0x428 0x000 0x7 0x0
#define MX6Q_PAD_EIM_DA1__WEIM_WEIM_DA_A_1		0x118 0x42c 0x000 0x0 0x0
#define MX6Q_PAD_EIM_DA1__IPU1_DISP1_DAT_8		0x118 0x42c 0x000 0x1 0x0
#define MX6Q_PAD_EIM_DA1__IPU2_CSI1_D_8			0x118 0x42c 0x000 0x2 0x0
#define MX6Q_PAD_EIM_DA1__MIPI_CORE_DPHY_OUT_3		0x118 0x42c 0x000 0x3 0x0
#define MX6Q_PAD_EIM_DA1__USBPHY1_TX_LS_MODE		0x118 0x42c 0x000 0x4 0x0
#define MX6Q_PAD_EIM_DA1__GPIO_3_1			0x118 0x42c 0x000 0x5 0x0
#define MX6Q_PAD_EIM_DA1__TPSMP_HDATA_15		0x118 0x42c 0x000 0x6 0x0
#define MX6Q_PAD_EIM_DA1__SRC_BT_CFG_1			0x118 0x42c 0x000 0x7 0x0
#define MX6Q_PAD_EIM_DA2__WEIM_WEIM_DA_A_2		0x11c 0x430 0x000 0x0 0x0
#define MX6Q_PAD_EIM_DA2__IPU1_DISP1_DAT_7		0x11c 0x430 0x000 0x1 0x0
#define MX6Q_PAD_EIM_DA2__IPU2_CSI1_D_7			0x11c 0x430 0x000 0x2 0x0
#define MX6Q_PAD_EIM_DA2__MIPI_CORE_DPHY_OUT_4		0x11c 0x430 0x000 0x3 0x0
#define MX6Q_PAD_EIM_DA2__USBPHY1_TX_HS_MODE		0x11c 0x430 0x000 0x4 0x0
#define MX6Q_PAD_EIM_DA2__GPIO_3_2			0x11c 0x430 0x000 0x5 0x0
#define MX6Q_PAD_EIM_DA2__TPSMP_HDATA_16		0x11c 0x430 0x000 0x6 0x0
#define MX6Q_PAD_EIM_DA2__SRC_BT_CFG_2			0x11c 0x430 0x000 0x7 0x0
#define MX6Q_PAD_EIM_DA3__WEIM_WEIM_DA_A_3		0x120 0x434 0x000 0x0 0x0
#define MX6Q_PAD_EIM_DA3__IPU1_DISP1_DAT_6		0x120 0x434 0x000 0x1 0x0
#define MX6Q_PAD_EIM_DA3__IPU2_CSI1_D_6			0x120 0x434 0x000 0x2 0x0
#define MX6Q_PAD_EIM_DA3__MIPI_CORE_DPHY_OUT_5		0x120 0x434 0x000 0x3 0x0
#define MX6Q_PAD_EIM_DA3__USBPHY1_TX_HIZ		0x120 0x434 0x000 0x4 0x0
#define MX6Q_PAD_EIM_DA3__GPIO_3_3			0x120 0x434 0x000 0x5 0x0
#define MX6Q_PAD_EIM_DA3__TPSMP_HDATA_17		0x120 0x434 0x000 0x6 0x0
#define MX6Q_PAD_EIM_DA3__SRC_BT_CFG_3			0x120 0x434 0x000 0x7 0x0
#define MX6Q_PAD_EIM_DA4__WEIM_WEIM_DA_A_4		0x124 0x438 0x000 0x0 0x0
#define MX6Q_PAD_EIM_DA4__IPU1_DISP1_DAT_5		0x124 0x438 0x000 0x1 0x0
#define MX6Q_PAD_EIM_DA4__IPU2_CSI1_D_5			0x124 0x438 0x000 0x2 0x0
#define MX6Q_PAD_EIM_DA4__MIPI_CORE_DPHY_OUT_6		0x124 0x438 0x000 0x3 0x0
#define MX6Q_PAD_EIM_DA4__ANATOP_USBPHY1_TX_EN		0x124 0x438 0x000 0x4 0x0
#define MX6Q_PAD_EIM_DA4__GPIO_3_4			0x124 0x438 0x000 0x5 0x0
#define MX6Q_PAD_EIM_DA4__TPSMP_HDATA_18		0x124 0x438 0x000 0x6 0x0
#define MX6Q_PAD_EIM_DA4__SRC_BT_CFG_4			0x124 0x438 0x000 0x7 0x0
#define MX6Q_PAD_EIM_DA5__WEIM_WEIM_DA_A_5		0x128 0x43c 0x000 0x0 0x0
#define MX6Q_PAD_EIM_DA5__IPU1_DISP1_DAT_4		0x128 0x43c 0x000 0x1 0x0
#define MX6Q_PAD_EIM_DA5__IPU2_CSI1_D_4			0x128 0x43c 0x000 0x2 0x0
#define MX6Q_PAD_EIM_DA5__MIPI_CORE_DPHY_OUT_7		0x128 0x43c 0x000 0x3 0x0
#define MX6Q_PAD_EIM_DA5__ANATOP_USBPHY1_TX_DP		0x128 0x43c 0x000 0x4 0x0
#define MX6Q_PAD_EIM_DA5__GPIO_3_5			0x128 0x43c 0x000 0x5 0x0
#define MX6Q_PAD_EIM_DA5__TPSMP_HDATA_19		0x128 0x43c 0x000 0x6 0x0
#define MX6Q_PAD_EIM_DA5__SRC_BT_CFG_5			0x128 0x43c 0x000 0x7 0x0
#define MX6Q_PAD_EIM_DA6__WEIM_WEIM_DA_A_6		0x12c 0x440 0x000 0x0 0x0
#define MX6Q_PAD_EIM_DA6__IPU1_DISP1_DAT_3		0x12c 0x440 0x000 0x1 0x0
#define MX6Q_PAD_EIM_DA6__IPU2_CSI1_D_3			0x12c 0x440 0x000 0x2 0x0
#define MX6Q_PAD_EIM_DA6__MIPI_CORE_DPHY_OUT_8		0x12c 0x440 0x000 0x3 0x0
#define MX6Q_PAD_EIM_DA6__ANATOP_USBPHY1_TX_DN		0x12c 0x440 0x000 0x4 0x0
#define MX6Q_PAD_EIM_DA6__GPIO_3_6			0x12c 0x440 0x000 0x5 0x0
#define MX6Q_PAD_EIM_DA6__TPSMP_HDATA_20		0x12c 0x440 0x000 0x6 0x0
#define MX6Q_PAD_EIM_DA6__SRC_BT_CFG_6			0x12c 0x440 0x000 0x7 0x0
#define MX6Q_PAD_EIM_DA7__WEIM_WEIM_DA_A_7		0x130 0x444 0x000 0x0 0x0
#define MX6Q_PAD_EIM_DA7__IPU1_DISP1_DAT_2		0x130 0x444 0x000 0x1 0x0
#define MX6Q_PAD_EIM_DA7__IPU2_CSI1_D_2			0x130 0x444 0x000 0x2 0x0
#define MX6Q_PAD_EIM_DA7__MIPI_CORE_DPHY_OUT_9		0x130 0x444 0x000 0x3 0x0
#define MX6Q_PAD_EIM_DA7__GPIO_3_7			0x130 0x444 0x000 0x5 0x0
#define MX6Q_PAD_EIM_DA7__TPSMP_HDATA_21		0x130 0x444 0x000 0x6 0x0
#define MX6Q_PAD_EIM_DA7__SRC_BT_CFG_7			0x130 0x444 0x000 0x7 0x0
#define MX6Q_PAD_EIM_DA8__WEIM_WEIM_DA_A_8		0x134 0x448 0x000 0x0 0x0
#define MX6Q_PAD_EIM_DA8__IPU1_DISP1_DAT_1		0x134 0x448 0x000 0x1 0x0
#define MX6Q_PAD_EIM_DA8__IPU2_CSI1_D_1			0x134 0x448 0x000 0x2 0x0
#define MX6Q_PAD_EIM_DA8__MIPI_CORE_DPHY_OUT_10		0x134 0x448 0x000 0x3 0x0
#define MX6Q_PAD_EIM_DA8__GPIO_3_8			0x134 0x448 0x000 0x5 0x0
#define MX6Q_PAD_EIM_DA8__TPSMP_HDATA_22		0x134 0x448 0x000 0x6 0x0
#define MX6Q_PAD_EIM_DA8__SRC_BT_CFG_8			0x134 0x448 0x000 0x7 0x0
#define MX6Q_PAD_EIM_DA9__WEIM_WEIM_DA_A_9		0x138 0x44c 0x000 0x0 0x0
#define MX6Q_PAD_EIM_DA9__IPU1_DISP1_DAT_0		0x138 0x44c 0x000 0x1 0x0
#define MX6Q_PAD_EIM_DA9__IPU2_CSI1_D_0			0x138 0x44c 0x000 0x2 0x0
#define MX6Q_PAD_EIM_DA9__MIPI_CORE_DPHY_OUT_11		0x138 0x44c 0x000 0x3 0x0
#define MX6Q_PAD_EIM_DA9__GPIO_3_9			0x138 0x44c 0x000 0x5 0x0
#define MX6Q_PAD_EIM_DA9__TPSMP_HDATA_23		0x138 0x44c 0x000 0x6 0x0
#define MX6Q_PAD_EIM_DA9__SRC_BT_CFG_9			0x138 0x44c 0x000 0x7 0x0
#define MX6Q_PAD_EIM_DA10__WEIM_WEIM_DA_A_10		0x13c 0x450 0x000 0x0 0x0
#define MX6Q_PAD_EIM_DA10__IPU1_DI1_PIN15		0x13c 0x450 0x000 0x1 0x0
#define MX6Q_PAD_EIM_DA10__IPU2_CSI1_DATA_EN		0x13c 0x450 0x8d8 0x2 0x1
#define MX6Q_PAD_EIM_DA10__MIPI_CORE_DPHY_OUT12		0x13c 0x450 0x000 0x3 0x0
#define MX6Q_PAD_EIM_DA10__GPIO_3_10			0x13c 0x450 0x000 0x5 0x0
#define MX6Q_PAD_EIM_DA10__TPSMP_HDATA_24		0x13c 0x450 0x000 0x6 0x0
#define MX6Q_PAD_EIM_DA10__SRC_BT_CFG_10		0x13c 0x450 0x000 0x7 0x0
#define MX6Q_PAD_EIM_DA11__WEIM_WEIM_DA_A_11		0x140 0x454 0x000 0x0 0x0
#define MX6Q_PAD_EIM_DA11__IPU1_DI1_PIN2		0x140 0x454 0x000 0x1 0x0
#define MX6Q_PAD_EIM_DA11__IPU2_CSI1_HSYNC		0x140 0x454 0x8dc 0x2 0x1
#define MX6Q_PAD_EIM_DA11__MIPI_CORE_DPHY_OUT13		0x140 0x454 0x000 0x3 0x0
#define MX6Q_PAD_EIM_DA11__SDMA_DBG_EVT_CHN_6		0x140 0x454 0x000 0x4 0x0
#define MX6Q_PAD_EIM_DA11__GPIO_3_11			0x140 0x454 0x000 0x5 0x0
#define MX6Q_PAD_EIM_DA11__TPSMP_HDATA_25		0x140 0x454 0x000 0x6 0x0
#define MX6Q_PAD_EIM_DA11__SRC_BT_CFG_11		0x140 0x454 0x000 0x7 0x0
#define MX6Q_PAD_EIM_DA12__WEIM_WEIM_DA_A_12		0x144 0x458 0x000 0x0 0x0
#define MX6Q_PAD_EIM_DA12__IPU1_DI1_PIN3		0x144 0x458 0x000 0x1 0x0
#define MX6Q_PAD_EIM_DA12__IPU2_CSI1_VSYNC		0x144 0x458 0x8e4 0x2 0x1
#define MX6Q_PAD_EIM_DA12__MIPI_CORE_DPHY_OUT14		0x144 0x458 0x000 0x3 0x0
#define MX6Q_PAD_EIM_DA12__SDMA_DEBUG_EVT_CHN_3		0x144 0x458 0x000 0x4 0x0
#define MX6Q_PAD_EIM_DA12__GPIO_3_12			0x144 0x458 0x000 0x5 0x0
#define MX6Q_PAD_EIM_DA12__TPSMP_HDATA_26		0x144 0x458 0x000 0x6 0x0
#define MX6Q_PAD_EIM_DA12__SRC_BT_CFG_12		0x144 0x458 0x000 0x7 0x0
#define MX6Q_PAD_EIM_DA13__WEIM_WEIM_DA_A_13		0x148 0x45c 0x000 0x0 0x0
#define MX6Q_PAD_EIM_DA13__IPU1_DI1_D0_CS		0x148 0x45c 0x000 0x1 0x0
#define MX6Q_PAD_EIM_DA13__CCM_DI1_EXT_CLK		0x148 0x45c 0x7ec 0x2 0x1
#define MX6Q_PAD_EIM_DA13__MIPI_CORE_DPHY_OUT15		0x148 0x45c 0x000 0x3 0x0
#define MX6Q_PAD_EIM_DA13__SDMA_DEBUG_EVT_CHN_4		0x148 0x45c 0x000 0x4 0x0
#define MX6Q_PAD_EIM_DA13__GPIO_3_13			0x148 0x45c 0x000 0x5 0x0
#define MX6Q_PAD_EIM_DA13__TPSMP_HDATA_27		0x148 0x45c 0x000 0x6 0x0
#define MX6Q_PAD_EIM_DA13__SRC_BT_CFG_13		0x148 0x45c 0x000 0x7 0x0
#define MX6Q_PAD_EIM_DA14__WEIM_WEIM_DA_A_14		0x14c 0x460 0x000 0x0 0x0
#define MX6Q_PAD_EIM_DA14__IPU1_DI1_D1_CS		0x14c 0x460 0x000 0x1 0x0
#define MX6Q_PAD_EIM_DA14__CCM_DI0_EXT_CLK		0x14c 0x460 0x000 0x2 0x0
#define MX6Q_PAD_EIM_DA14__MIPI_CORE_DPHY_OUT16		0x14c 0x460 0x000 0x3 0x0
#define MX6Q_PAD_EIM_DA14__SDMA_DEBUG_EVT_CHN_5		0x14c 0x460 0x000 0x4 0x0
#define MX6Q_PAD_EIM_DA14__GPIO_3_14			0x14c 0x460 0x000 0x5 0x0
#define MX6Q_PAD_EIM_DA14__TPSMP_HDATA_28		0x14c 0x460 0x000 0x6 0x0
#define MX6Q_PAD_EIM_DA14__SRC_BT_CFG_14		0x14c 0x460 0x000 0x7 0x0
#define MX6Q_PAD_EIM_DA15__WEIM_WEIM_DA_A_15		0x150 0x464 0x000 0x0 0x0
#define MX6Q_PAD_EIM_DA15__IPU1_DI1_PIN1		0x150 0x464 0x000 0x1 0x0
#define MX6Q_PAD_EIM_DA15__IPU1_DI1_PIN4		0x150 0x464 0x000 0x2 0x0
#define MX6Q_PAD_EIM_DA15__MIPI_CORE_DPHY_OUT17		0x150 0x464 0x000 0x3 0x0
#define MX6Q_PAD_EIM_DA15__GPIO_3_15			0x150 0x464 0x000 0x5 0x0
#define MX6Q_PAD_EIM_DA15__TPSMP_HDATA_29		0x150 0x464 0x000 0x6 0x0
#define MX6Q_PAD_EIM_DA15__SRC_BT_CFG_15		0x150 0x464 0x000 0x7 0x0
#define MX6Q_PAD_EIM_WAIT__WEIM_WEIM_WAIT		0x154 0x468 0x000 0x0 0x0
#define MX6Q_PAD_EIM_WAIT__WEIM_WEIM_DTACK_B		0x154 0x468 0x000 0x1 0x0
#define MX6Q_PAD_EIM_WAIT__GPIO_5_0			0x154 0x468 0x000 0x5 0x0
#define MX6Q_PAD_EIM_WAIT__TPSMP_HDATA_30		0x154 0x468 0x000 0x6 0x0
#define MX6Q_PAD_EIM_WAIT__SRC_BT_CFG_25		0x154 0x468 0x000 0x7 0x0
#define MX6Q_PAD_EIM_BCLK__WEIM_WEIM_BCLK		0x158 0x46c 0x000 0x0 0x0
#define MX6Q_PAD_EIM_BCLK__IPU1_DI1_PIN16		0x158 0x46c 0x000 0x1 0x0
#define MX6Q_PAD_EIM_BCLK__GPIO_6_31			0x158 0x46c 0x000 0x5 0x0
#define MX6Q_PAD_EIM_BCLK__TPSMP_HDATA_31		0x158 0x46c 0x000 0x6 0x0
#define MX6Q_PAD_DI0_DISP_CLK__IPU1_DI0_DSP_CLK		0x15c 0x470 0x000 0x0 0x0
#define MX6Q_PAD_DI0_DISP_CLK__IPU2_DI0_DSP_CLK		0x15c 0x470 0x000 0x1 0x0
#define MX6Q_PAD_DI0_DISP_CLK__MIPI_CR_DPY_OT28		0x15c 0x470 0x000 0x3 0x0
#define MX6Q_PAD_DI0_DISP_CLK__SDMA_DBG_CR_STA0		0x15c 0x470 0x000 0x4 0x0
#define MX6Q_PAD_DI0_DISP_CLK__GPIO_4_16		0x15c 0x470 0x000 0x5 0x0
#define MX6Q_PAD_DI0_DISP_CLK__MMDC_DEBUG_0		0x15c 0x470 0x000 0x6 0x0
#define MX6Q_PAD_DI0_PIN15__IPU1_DI0_PIN15		0x160 0x474 0x000 0x0 0x0
#define MX6Q_PAD_DI0_PIN15__IPU2_DI0_PIN15		0x160 0x474 0x000 0x1 0x0
#define MX6Q_PAD_DI0_PIN15__AUDMUX_AUD6_TXC		0x160 0x474 0x000 0x2 0x0
#define MX6Q_PAD_DI0_PIN15__MIPI_CR_DPHY_OUT_29		0x160 0x474 0x000 0x3 0x0
#define MX6Q_PAD_DI0_PIN15__SDMA_DBG_CORE_STA_1		0x160 0x474 0x000 0x4 0x0
#define MX6Q_PAD_DI0_PIN15__GPIO_4_17			0x160 0x474 0x000 0x5 0x0
#define MX6Q_PAD_DI0_PIN15__MMDC_MMDC_DEBUG_1		0x160 0x474 0x000 0x6 0x0
#define MX6Q_PAD_DI0_PIN2__IPU1_DI0_PIN2		0x164 0x478 0x000 0x0 0x0
#define MX6Q_PAD_DI0_PIN2__IPU2_DI0_PIN2		0x164 0x478 0x000 0x1 0x0
#define MX6Q_PAD_DI0_PIN2__AUDMUX_AUD6_TXD		0x164 0x478 0x000 0x2 0x0
#define MX6Q_PAD_DI0_PIN2__MIPI_CR_DPHY_OUT_30		0x164 0x478 0x000 0x3 0x0
#define MX6Q_PAD_DI0_PIN2__SDMA_DBG_CORE_STA_2		0x164 0x478 0x000 0x4 0x0
#define MX6Q_PAD_DI0_PIN2__GPIO_4_18			0x164 0x478 0x000 0x5 0x0
#define MX6Q_PAD_DI0_PIN2__MMDC_DEBUG_2			0x164 0x478 0x000 0x6 0x0
#define MX6Q_PAD_DI0_PIN2__PL301_PER1_HADDR_9		0x164 0x478 0x000 0x7 0x0
#define MX6Q_PAD_DI0_PIN3__IPU1_DI0_PIN3		0x168 0x47c 0x000 0x0 0x0
#define MX6Q_PAD_DI0_PIN3__IPU2_DI0_PIN3		0x168 0x47c 0x000 0x1 0x0
#define MX6Q_PAD_DI0_PIN3__AUDMUX_AUD6_TXFS		0x168 0x47c 0x000 0x2 0x0
#define MX6Q_PAD_DI0_PIN3__MIPI_CORE_DPHY_OUT31		0x168 0x47c 0x000 0x3 0x0
#define MX6Q_PAD_DI0_PIN3__SDMA_DBG_CORE_STA_3		0x168 0x47c 0x000 0x4 0x0
#define MX6Q_PAD_DI0_PIN3__GPIO_4_19			0x168 0x47c 0x000 0x5 0x0
#define MX6Q_PAD_DI0_PIN3__MMDC_MMDC_DEBUG_3		0x168 0x47c 0x000 0x6 0x0
#define MX6Q_PAD_DI0_PIN3__PL301_PER1_HADDR_10		0x168 0x47c 0x000 0x7 0x0
#define MX6Q_PAD_DI0_PIN4__IPU1_DI0_PIN4		0x16c 0x480 0x000 0x0 0x0
#define MX6Q_PAD_DI0_PIN4__IPU2_DI0_PIN4		0x16c 0x480 0x000 0x1 0x0
#define MX6Q_PAD_DI0_PIN4__AUDMUX_AUD6_RXD		0x16c 0x480 0x000 0x2 0x0
#define MX6Q_PAD_DI0_PIN4__USDHC1_WP			0x16c 0x480 0x94c 0x3 0x0
#define MX6Q_PAD_DI0_PIN4__SDMA_DEBUG_YIELD		0x16c 0x480 0x000 0x4 0x0
#define MX6Q_PAD_DI0_PIN4__GPIO_4_20			0x16c 0x480 0x000 0x5 0x0
#define MX6Q_PAD_DI0_PIN4__MMDC_MMDC_DEBUG_4		0x16c 0x480 0x000 0x6 0x0
#define MX6Q_PAD_DI0_PIN4__PL301_PER1_HADDR_11		0x16c 0x480 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT0__IPU1_DISP0_DAT_0		0x170 0x484 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT0__IPU2_DISP0_DAT_0		0x170 0x484 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT0__ECSPI3_SCLK		0x170 0x484 0x000 0x2 0x0
#define MX6Q_PAD_DISP0_DAT0__USDHC1_USDHC_DBG_0		0x170 0x484 0x000 0x3 0x0
#define MX6Q_PAD_DISP0_DAT0__SDMA_DBG_CORE_RUN		0x170 0x484 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT0__GPIO_4_21			0x170 0x484 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT0__MMDC_MMDC_DEBUG_5		0x170 0x484 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT1__IPU1_DISP0_DAT_1		0x174 0x488 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT1__IPU2_DISP0_DAT_1		0x174 0x488 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT1__ECSPI3_MOSI		0x174 0x488 0x000 0x2 0x0
#define MX6Q_PAD_DISP0_DAT1__USDHC1_USDHC_DBG_1		0x174 0x488 0x000 0x3 0x0
#define MX6Q_PAD_DISP0_DAT1__SDMA_DBG_EVT_CHNSL		0x174 0x488 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT1__GPIO_4_22			0x174 0x488 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT1__MMDC_DEBUG_6		0x174 0x488 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT1__PL301_PER1_HADR_12		0x174 0x488 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT2__IPU1_DISP0_DAT_2		0x178 0x48c 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT2__IPU2_DISP0_DAT_2		0x178 0x48c 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT2__ECSPI3_MISO		0x178 0x48c 0x000 0x2 0x0
#define MX6Q_PAD_DISP0_DAT2__USDHC1_USDHC_DBG_2		0x178 0x48c 0x000 0x3 0x0
#define MX6Q_PAD_DISP0_DAT2__SDMA_DEBUG_MODE		0x178 0x48c 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT2__GPIO_4_23			0x178 0x48c 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT2__MMDC_DEBUG_7		0x178 0x48c 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT2__PL301_PER1_HADR_13		0x178 0x48c 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT3__IPU1_DISP0_DAT_3		0x17c 0x490 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT3__IPU2_DISP0_DAT_3		0x17c 0x490 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT3__ECSPI3_SS0			0x17c 0x490 0x000 0x2 0x0
#define MX6Q_PAD_DISP0_DAT3__USDHC1_USDHC_DBG_3		0x17c 0x490 0x000 0x3 0x0
#define MX6Q_PAD_DISP0_DAT3__SDMA_DBG_BUS_ERROR		0x17c 0x490 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT3__GPIO_4_24			0x17c 0x490 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT3__MMDC_MMDC_DBG_8		0x17c 0x490 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT3__PL301_PER1_HADR_14		0x17c 0x490 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT4__IPU1_DISP0_DAT_4		0x180 0x494 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT4__IPU2_DISP0_DAT_4		0x180 0x494 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT4__ECSPI3_SS1			0x180 0x494 0x000 0x2 0x0
#define MX6Q_PAD_DISP0_DAT4__USDHC1_USDHC_DBG_4		0x180 0x494 0x000 0x3 0x0
#define MX6Q_PAD_DISP0_DAT4__SDMA_DEBUG_BUS_RWB		0x180 0x494 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT4__GPIO_4_25			0x180 0x494 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT4__MMDC_MMDC_DEBUG_9		0x180 0x494 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT4__PL301_PER1_HADR_15		0x180 0x494 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT5__IPU1_DISP0_DAT_5		0x184 0x498 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT5__IPU2_DISP0_DAT_5		0x184 0x498 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT5__ECSPI3_SS2			0x184 0x498 0x000 0x2 0x0
#define MX6Q_PAD_DISP0_DAT5__AUDMUX_AUD6_RXFS		0x184 0x498 0x000 0x3 0x0
#define MX6Q_PAD_DISP0_DAT5__SDMA_DBG_MCH_DMBUS		0x184 0x498 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT5__GPIO_4_26			0x184 0x498 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT5__MMDC_DEBUG_10		0x184 0x498 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT5__PL301_PER1_HADR_16		0x184 0x498 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT6__IPU1_DISP0_DAT_6		0x188 0x49c 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT6__IPU2_DISP0_DAT_6		0x188 0x49c 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT6__ECSPI3_SS3			0x188 0x49c 0x000 0x2 0x0
#define MX6Q_PAD_DISP0_DAT6__AUDMUX_AUD6_RXC		0x188 0x49c 0x000 0x3 0x0
#define MX6Q_PAD_DISP0_DAT6__SDMA_DBG_RTBUF_WRT		0x188 0x49c 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT6__GPIO_4_27			0x188 0x49c 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT6__MMDC_DEBUG_11		0x188 0x49c 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT6__PL301_PER1_HADR_17		0x188 0x49c 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT7__IPU1_DISP0_DAT_7		0x18c 0x4a0 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT7__IPU2_DISP0_DAT_7		0x18c 0x4a0 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT7__ECSPI3_RDY			0x18c 0x4a0 0x000 0x2 0x0
#define MX6Q_PAD_DISP0_DAT7__USDHC1_USDHC_DBG_5		0x18c 0x4a0 0x000 0x3 0x0
#define MX6Q_PAD_DISP0_DAT7__SDMA_DBG_EVT_CHN_0		0x18c 0x4a0 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT7__GPIO_4_28			0x18c 0x4a0 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT7__MMDC_DEBUG_12		0x18c 0x4a0 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT7__PL301_PER1_HADR_18		0x18c 0x4a0 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT8__IPU1_DISP0_DAT_8		0x190 0x4a4 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT8__IPU2_DISP0_DAT_8		0x190 0x4a4 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT8__PWM1_PWMO			0x190 0x4a4 0x000 0x2 0x0
#define MX6Q_PAD_DISP0_DAT8__WDOG1_WDOG_B		0x190 0x4a4 0x000 0x3 0x0
#define MX6Q_PAD_DISP0_DAT8__SDMA_DBG_EVT_CHN_1		0x190 0x4a4 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT8__GPIO_4_29			0x190 0x4a4 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT8__MMDC_DEBUG_13		0x190 0x4a4 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT8__PL301_PER1_HADR_19		0x190 0x4a4 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT9__IPU1_DISP0_DAT_9		0x194 0x4a8 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT9__IPU2_DISP0_DAT_9		0x194 0x4a8 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT9__PWM2_PWMO			0x194 0x4a8 0x000 0x2 0x0
#define MX6Q_PAD_DISP0_DAT9__WDOG2_WDOG_B		0x194 0x4a8 0x000 0x3 0x0
#define MX6Q_PAD_DISP0_DAT9__SDMA_DBG_EVT_CHN_2		0x194 0x4a8 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT9__GPIO_4_30			0x194 0x4a8 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT9__MMDC_DEBUG_14		0x194 0x4a8 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT9__PL301_PER1_HADR_20		0x194 0x4a8 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT10__IPU1_DISP0_DAT_10		0x198 0x4ac 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT10__IPU2_DISP0_DAT_10		0x198 0x4ac 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT10__USDHC1_DBG_6		0x198 0x4ac 0x000 0x3 0x0
#define MX6Q_PAD_DISP0_DAT10__SDMA_DBG_EVT_CHN3		0x198 0x4ac 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT10__GPIO_4_31			0x198 0x4ac 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT10__MMDC_DEBUG_15		0x198 0x4ac 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT10__PL301_PER1_HADR21		0x198 0x4ac 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT11__IPU1_DISP0_DAT_11		0x19c 0x4b0 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT11__IPU2_DISP0_DAT_11		0x19c 0x4b0 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT11__USDHC1_USDHC_DBG7		0x19c 0x4b0 0x000 0x3 0x0
#define MX6Q_PAD_DISP0_DAT11__SDMA_DBG_EVT_CHN4		0x19c 0x4b0 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT11__GPIO_5_5			0x19c 0x4b0 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT11__MMDC_DEBUG_16		0x19c 0x4b0 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT11__PL301_PER1_HADR22		0x19c 0x4b0 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT12__IPU1_DISP0_DAT_12		0x1a0 0x4b4 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT12__IPU2_DISP0_DAT_12		0x1a0 0x4b4 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT12__RESERVED_RESERVED		0x1a0 0x4b4 0x000 0x3 0x0
#define MX6Q_PAD_DISP0_DAT12__SDMA_DBG_EVT_CHN5		0x1a0 0x4b4 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT12__GPIO_5_6			0x1a0 0x4b4 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT12__MMDC_DEBUG_17		0x1a0 0x4b4 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT12__PL301_PER1_HADR23		0x1a0 0x4b4 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT13__IPU1_DISP0_DAT_13		0x1a4 0x4b8 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT13__IPU2_DISP0_DAT_13		0x1a4 0x4b8 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT13__AUDMUX_AUD5_RXFS		0x1a4 0x4b8 0x7d8 0x3 0x1
#define MX6Q_PAD_DISP0_DAT13__SDMA_DBG_EVT_CHN0		0x1a4 0x4b8 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT13__GPIO_5_7			0x1a4 0x4b8 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT13__MMDC_DEBUG_18		0x1a4 0x4b8 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT13__PL301_PER1_HADR24		0x1a4 0x4b8 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT14__IPU1_DISP0_DAT_14		0x1a8 0x4bc 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT14__IPU2_DISP0_DAT_14		0x1a8 0x4bc 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT14__AUDMUX_AUD5_RXC		0x1a8 0x4bc 0x7d4 0x3 0x1
#define MX6Q_PAD_DISP0_DAT14__SDMA_DBG_EVT_CHN1		0x1a8 0x4bc 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT14__GPIO_5_8			0x1a8 0x4bc 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT14__MMDC_DEBUG_19		0x1a8 0x4bc 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT15__IPU1_DISP0_DAT_15		0x1ac 0x4c0 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT15__IPU2_DISP0_DAT_15		0x1ac 0x4c0 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT15__ECSPI1_SS1		0x1ac 0x4c0 0x804 0x2 0x1
#define MX6Q_PAD_DISP0_DAT15__ECSPI2_SS1		0x1ac 0x4c0 0x820 0x3 0x1
#define MX6Q_PAD_DISP0_DAT15__SDMA_DBG_EVT_CHN2		0x1ac 0x4c0 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT15__GPIO_5_9			0x1ac 0x4c0 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT15__MMDC_DEBUG_20		0x1ac 0x4c0 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT15__PL301_PER1_HADR25		0x1ac 0x4c0 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT16__IPU1_DISP0_DAT_16		0x1b0 0x4c4 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT16__IPU2_DISP0_DAT_16		0x1b0 0x4c4 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT16__ECSPI2_MOSI		0x1b0 0x4c4 0x818 0x2 0x1
#define MX6Q_PAD_DISP0_DAT16__AUDMUX_AUD5_TXC		0x1b0 0x4c4 0x7dc 0x3 0x0
#define MX6Q_PAD_DISP0_DAT16__SDMA_EXT_EVENT_0		0x1b0 0x4c4 0x90c 0x4 0x0
#define MX6Q_PAD_DISP0_DAT16__GPIO_5_10			0x1b0 0x4c4 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT16__MMDC_DEBUG_21		0x1b0 0x4c4 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT16__PL301_PER1_HADR26		0x1b0 0x4c4 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT17__IPU1_DISP0_DAT_17		0x1b4 0x4c8 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT17__IPU2_DISP0_DAT_17		0x1b4 0x4c8 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT17__ECSPI2_MISO		0x1b4 0x4c8 0x814 0x2 0x1
#define MX6Q_PAD_DISP0_DAT17__AUDMUX_AUD5_TXD		0x1b4 0x4c8 0x7d0 0x3 0x0
#define MX6Q_PAD_DISP0_DAT17__SDMA_EXT_EVENT_1		0x1b4 0x4c8 0x910 0x4 0x0
#define MX6Q_PAD_DISP0_DAT17__GPIO_5_11			0x1b4 0x4c8 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT17__MMDC_DEBUG_22		0x1b4 0x4c8 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT17__PL301_PER1_HADR27		0x1b4 0x4c8 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT18__IPU1_DISP0_DAT_18		0x1b8 0x4cc 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT18__IPU2_DISP0_DAT_18		0x1b8 0x4cc 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT18__ECSPI2_SS0		0x1b8 0x4cc 0x81c 0x2 0x1
#define MX6Q_PAD_DISP0_DAT18__AUDMUX_AUD5_TXFS		0x1b8 0x4cc 0x7e0 0x3 0x0
#define MX6Q_PAD_DISP0_DAT18__AUDMUX_AUD4_RXFS		0x1b8 0x4cc 0x7c0 0x4 0x0
#define MX6Q_PAD_DISP0_DAT18__GPIO_5_12			0x1b8 0x4cc 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT18__MMDC_DEBUG_23		0x1b8 0x4cc 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT18__WEIM_WEIM_CS_2		0x1b8 0x4cc 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT19__IPU1_DISP0_DAT_19		0x1bc 0x4d0 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT19__IPU2_DISP0_DAT_19		0x1bc 0x4d0 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT19__ECSPI2_SCLK		0x1bc 0x4d0 0x810 0x2 0x1
#define MX6Q_PAD_DISP0_DAT19__AUDMUX_AUD5_RXD		0x1bc 0x4d0 0x7cc 0x3 0x0
#define MX6Q_PAD_DISP0_DAT19__AUDMUX_AUD4_RXC		0x1bc 0x4d0 0x7bc 0x4 0x0
#define MX6Q_PAD_DISP0_DAT19__GPIO_5_13			0x1bc 0x4d0 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT19__MMDC_DEBUG_24		0x1bc 0x4d0 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT19__WEIM_WEIM_CS_3		0x1bc 0x4d0 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT20__IPU1_DISP0_DAT_20		0x1c0 0x4d4 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT20__IPU2_DISP0_DAT_20		0x1c0 0x4d4 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT20__ECSPI1_SCLK		0x1c0 0x4d4 0x7f4 0x2 0x1
#define MX6Q_PAD_DISP0_DAT20__AUDMUX_AUD4_TXC		0x1c0 0x4d4 0x7c4 0x3 0x0
#define MX6Q_PAD_DISP0_DAT20__SDMA_DBG_EVT_CHN7		0x1c0 0x4d4 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT20__GPIO_5_14			0x1c0 0x4d4 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT20__MMDC_DEBUG_25		0x1c0 0x4d4 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT20__PL301_PER1_HADR28		0x1c0 0x4d4 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT21__IPU1_DISP0_DAT_21		0x1c4 0x4d8 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT21__IPU2_DISP0_DAT_21		0x1c4 0x4d8 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT21__ECSPI1_MOSI		0x1c4 0x4d8 0x7fc 0x2 0x1
#define MX6Q_PAD_DISP0_DAT21__AUDMUX_AUD4_TXD		0x1c4 0x4d8 0x7b8 0x3 0x1
#define MX6Q_PAD_DISP0_DAT21__SDMA_DBG_BUS_DEV0		0x1c4 0x4d8 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT21__GPIO_5_15			0x1c4 0x4d8 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT21__MMDC_DEBUG_26		0x1c4 0x4d8 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT21__PL301_PER1_HADR29		0x1c4 0x4d8 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT22__IPU1_DISP0_DAT_22		0x1c8 0x4dc 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT22__IPU2_DISP0_DAT_22		0x1c8 0x4dc 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT22__ECSPI1_MISO		0x1c8 0x4dc 0x7f8 0x2 0x1
#define MX6Q_PAD_DISP0_DAT22__AUDMUX_AUD4_TXFS		0x1c8 0x4dc 0x7c8 0x3 0x1
#define MX6Q_PAD_DISP0_DAT22__SDMA_DBG_BUS_DEV1		0x1c8 0x4dc 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT22__GPIO_5_16			0x1c8 0x4dc 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT22__MMDC_DEBUG_27		0x1c8 0x4dc 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT22__PL301_PER1_HADR30		0x1c8 0x4dc 0x000 0x7 0x0
#define MX6Q_PAD_DISP0_DAT23__IPU1_DISP0_DAT_23		0x1cc 0x4e0 0x000 0x0 0x0
#define MX6Q_PAD_DISP0_DAT23__IPU2_DISP0_DAT_23		0x1cc 0x4e0 0x000 0x1 0x0
#define MX6Q_PAD_DISP0_DAT23__ECSPI1_SS0		0x1cc 0x4e0 0x800 0x2 0x1
#define MX6Q_PAD_DISP0_DAT23__AUDMUX_AUD4_RXD		0x1cc 0x4e0 0x7b4 0x3 0x1
#define MX6Q_PAD_DISP0_DAT23__SDMA_DBG_BUS_DEV2		0x1cc 0x4e0 0x000 0x4 0x0
#define MX6Q_PAD_DISP0_DAT23__GPIO_5_17			0x1cc 0x4e0 0x000 0x5 0x0
#define MX6Q_PAD_DISP0_DAT23__MMDC_DEBUG_28		0x1cc 0x4e0 0x000 0x6 0x0
#define MX6Q_PAD_DISP0_DAT23__PL301_PER1_HADR31		0x1cc 0x4e0 0x000 0x7 0x0
#define MX6Q_PAD_ENET_MDIO__RESERVED_RESERVED		0x1d0 0x4e4 0x000 0x0 0x0
#define MX6Q_PAD_ENET_MDIO__ENET_MDIO			0x1d0 0x4e4 0x840 0x1 0x0
#define MX6Q_PAD_ENET_MDIO__ESAI1_SCKR			0x1d0 0x4e4 0x86c 0x2 0x0
#define MX6Q_PAD_ENET_MDIO__SDMA_DEBUG_BUS_DEV3		0x1d0 0x4e4 0x000 0x3 0x0
#define MX6Q_PAD_ENET_MDIO__ENET_1588_EVT1_OUT		0x1d0 0x4e4 0x000 0x4 0x0
#define MX6Q_PAD_ENET_MDIO__GPIO_1_22			0x1d0 0x4e4 0x000 0x5 0x0
#define MX6Q_PAD_ENET_MDIO__SPDIF_PLOCK			0x1d0 0x4e4 0x000 0x6 0x0
#define MX6Q_PAD_ENET_REF_CLK__RESERVED_RSRVED		0x1d4 0x4e8 0x000 0x0 0x0
#define MX6Q_PAD_ENET_REF_CLK__ENET_TX_CLK		0x1d4 0x4e8 0x000 0x1 0x0
#define MX6Q_PAD_ENET_REF_CLK__ESAI1_FSR		0x1d4 0x4e8 0x85c 0x2 0x0
#define MX6Q_PAD_ENET_REF_CLK__SDMA_DBGBUS_DEV4		0x1d4 0x4e8 0x000 0x3 0x0
#define MX6Q_PAD_ENET_REF_CLK__GPIO_1_23		0x1d4 0x4e8 0x000 0x5 0x0
#define MX6Q_PAD_ENET_REF_CLK__SPDIF_SRCLK		0x1d4 0x4e8 0x000 0x6 0x0
#define MX6Q_PAD_ENET_REF_CLK__USBPHY1_RX_SQH		0x1d4 0x4e8 0x000 0x7 0x0
#define MX6Q_PAD_ENET_RX_ER__ENET_RX_ER			0x1d8 0x4ec 0x000 0x1 0x0
#define MX6Q_PAD_ENET_RX_ER__ESAI1_HCKR			0x1d8 0x4ec 0x864 0x2 0x0
#define MX6Q_PAD_ENET_RX_ER__SPDIF_IN1			0x1d8 0x4ec 0x914 0x3 0x1
#define MX6Q_PAD_ENET_RX_ER__ENET_1588_EVT2_OUT		0x1d8 0x4ec 0x000 0x4 0x0
#define MX6Q_PAD_ENET_RX_ER__GPIO_1_24			0x1d8 0x4ec 0x000 0x5 0x0
#define MX6Q_PAD_ENET_RX_ER__PHY_TDI			0x1d8 0x4ec 0x000 0x6 0x0
#define MX6Q_PAD_ENET_RX_ER__USBPHY1_RX_HS_RXD		0x1d8 0x4ec 0x000 0x7 0x0
#define MX6Q_PAD_ENET_CRS_DV__RESERVED_RSRVED		0x1dc 0x4f0 0x000 0x0 0x0
#define MX6Q_PAD_ENET_CRS_DV__ENET_RX_EN		0x1dc 0x4f0 0x858 0x1 0x1
#define MX6Q_PAD_ENET_CRS_DV__ESAI1_SCKT		0x1dc 0x4f0 0x870 0x2 0x0
#define MX6Q_PAD_ENET_CRS_DV__SPDIF_EXTCLK		0x1dc 0x4f0 0x918 0x3 0x1
#define MX6Q_PAD_ENET_CRS_DV__GPIO_1_25			0x1dc 0x4f0 0x000 0x5 0x0
#define MX6Q_PAD_ENET_CRS_DV__PHY_TDO			0x1dc 0x4f0 0x000 0x6 0x0
#define MX6Q_PAD_ENET_CRS_DV__USBPHY1_RX_FS_RXD		0x1dc 0x4f0 0x000 0x7 0x0
#define MX6Q_PAD_ENET_RXD1__MLB_MLBSIG			0x1e0 0x4f4 0x908 0x0 0x0
#define MX6Q_PAD_ENET_RXD1__ENET_RDATA_1		0x1e0 0x4f4 0x84c 0x1 0x1
#define MX6Q_PAD_ENET_RXD1__ESAI1_FST			0x1e0 0x4f4 0x860 0x2 0x0
#define MX6Q_PAD_ENET_RXD1__ENET_1588_EVT3_OUT		0x1e0 0x4f4 0x000 0x4 0x0
#define MX6Q_PAD_ENET_RXD1__GPIO_1_26			0x1e0 0x4f4 0x000 0x5 0x0
#define MX6Q_PAD_ENET_RXD1__PHY_TCK			0x1e0 0x4f4 0x000 0x6 0x0
#define MX6Q_PAD_ENET_RXD1__USBPHY1_RX_DISCON		0x1e0 0x4f4 0x000 0x7 0x0
#define MX6Q_PAD_ENET_RXD0__OSC32K_32K_OUT		0x1e4 0x4f8 0x000 0x0 0x0
#define MX6Q_PAD_ENET_RXD0__ENET_RDATA_0		0x1e4 0x4f8 0x848 0x1 0x1
#define MX6Q_PAD_ENET_RXD0__ESAI1_HCKT			0x1e4 0x4f8 0x868 0x2 0x0
#define MX6Q_PAD_ENET_RXD0__SPDIF_OUT1			0x1e4 0x4f8 0x000 0x3 0x0
#define MX6Q_PAD_ENET_RXD0__GPIO_1_27			0x1e4 0x4f8 0x000 0x5 0x0
#define MX6Q_PAD_ENET_RXD0__PHY_TMS			0x1e4 0x4f8 0x000 0x6 0x0
#define MX6Q_PAD_ENET_RXD0__USBPHY1_PLL_CK20DIV		0x1e4 0x4f8 0x000 0x7 0x0
#define MX6Q_PAD_ENET_TX_EN__RESERVED_RSRVED		0x1e8 0x4fc 0x000 0x0 0x0
#define MX6Q_PAD_ENET_TX_EN__ENET_TX_EN			0x1e8 0x4fc 0x000 0x1 0x0
#define MX6Q_PAD_ENET_TX_EN__ESAI1_TX3_RX2		0x1e8 0x4fc 0x880 0x2 0x0
#define MX6Q_PAD_ENET_TX_EN__GPIO_1_28			0x1e8 0x4fc 0x000 0x5 0x0
#define MX6Q_PAD_ENET_TX_EN__SATA_PHY_TDI		0x1e8 0x4fc 0x000 0x6 0x0
#define MX6Q_PAD_ENET_TX_EN__USBPHY2_RX_SQH		0x1e8 0x4fc 0x000 0x7 0x0
#define MX6Q_PAD_ENET_TXD1__MLB_MLBCLK			0x1ec 0x500 0x900 0x0 0x0
#define MX6Q_PAD_ENET_TXD1__ENET_TDATA_1		0x1ec 0x500 0x000 0x1 0x0
#define MX6Q_PAD_ENET_TXD1__ESAI1_TX2_RX3		0x1ec 0x500 0x87c 0x2 0x0
#define MX6Q_PAD_ENET_TXD1__ENET_1588_EVENT0_IN		0x1ec 0x500 0x000 0x4 0x0
#define MX6Q_PAD_ENET_TXD1__GPIO_1_29			0x1ec 0x500 0x000 0x5 0x0
#define MX6Q_PAD_ENET_TXD1__SATA_PHY_TDO		0x1ec 0x500 0x000 0x6 0x0
#define MX6Q_PAD_ENET_TXD1__USBPHY2_RX_HS_RXD		0x1ec 0x500 0x000 0x7 0x0
#define MX6Q_PAD_ENET_TXD0__RESERVED_RSRVED		0x1f0 0x504 0x000 0x0 0x0
#define MX6Q_PAD_ENET_TXD0__ENET_TDATA_0		0x1f0 0x504 0x000 0x1 0x0
#define MX6Q_PAD_ENET_TXD0__ESAI1_TX4_RX1		0x1f0 0x504 0x884 0x2 0x0
#define MX6Q_PAD_ENET_TXD0__GPIO_1_30			0x1f0 0x504 0x000 0x5 0x0
#define MX6Q_PAD_ENET_TXD0__SATA_PHY_TCK		0x1f0 0x504 0x000 0x6 0x0
#define MX6Q_PAD_ENET_TXD0__USBPHY2_RX_FS_RXD		0x1f0 0x504 0x000 0x7 0x0
#define MX6Q_PAD_ENET_MDC__MLB_MLBDAT			0x1f4 0x508 0x904 0x0 0x0
#define MX6Q_PAD_ENET_MDC__ENET_MDC			0x1f4 0x508 0x000 0x1 0x0
#define MX6Q_PAD_ENET_MDC__ESAI1_TX5_RX0		0x1f4 0x508 0x888 0x2 0x0
#define MX6Q_PAD_ENET_MDC__ENET_1588_EVENT1_IN		0x1f4 0x508 0x000 0x4 0x0
#define MX6Q_PAD_ENET_MDC__GPIO_1_31			0x1f4 0x508 0x000 0x5 0x0
#define MX6Q_PAD_ENET_MDC__SATA_PHY_TMS			0x1f4 0x508 0x000 0x6 0x0
#define MX6Q_PAD_ENET_MDC__USBPHY2_RX_DISCON		0x1f4 0x508 0x000 0x7 0x0
#define MX6Q_PAD_DRAM_SDQS5__MMDC_DRAM_SDQS_5		0x000 0x50c 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_DQM5__MMDC_DRAM_DQM_5		0x000 0x510 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_DQM4__MMDC_DRAM_DQM_4		0x000 0x514 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_SDQS4__MMDC_DRAM_SDQS_4		0x000 0x518 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_SDQS3__MMDC_DRAM_SDQS_3		0x000 0x51c 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_DQM3__MMDC_DRAM_DQM_3		0x000 0x520 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_SDQS2__MMDC_DRAM_SDQS_2		0x000 0x524 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_DQM2__MMDC_DRAM_DQM_2		0x000 0x528 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_A0__MMDC_DRAM_A_0			0x000 0x52c 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_A1__MMDC_DRAM_A_1			0x000 0x530 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_A2__MMDC_DRAM_A_2			0x000 0x534 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_A3__MMDC_DRAM_A_3			0x000 0x538 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_A4__MMDC_DRAM_A_4			0x000 0x53c 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_A5__MMDC_DRAM_A_5			0x000 0x540 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_A6__MMDC_DRAM_A_6			0x000 0x544 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_A7__MMDC_DRAM_A_7			0x000 0x548 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_A8__MMDC_DRAM_A_8			0x000 0x54c 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_A9__MMDC_DRAM_A_9			0x000 0x550 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_A10__MMDC_DRAM_A_10		0x000 0x554 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_A11__MMDC_DRAM_A_11		0x000 0x558 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_A12__MMDC_DRAM_A_12		0x000 0x55c 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_A13__MMDC_DRAM_A_13		0x000 0x560 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_A14__MMDC_DRAM_A_14		0x000 0x564 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_A15__MMDC_DRAM_A_15		0x000 0x568 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_CAS__MMDC_DRAM_CAS		0x000 0x56c 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_CS0__MMDC_DRAM_CS_0		0x000 0x570 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_CS1__MMDC_DRAM_CS_1		0x000 0x574 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_RAS__MMDC_DRAM_RAS		0x000 0x578 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_RESET__MMDC_DRAM_RESET		0x000 0x57c 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_SDBA0__MMDC_DRAM_SDBA_0		0x000 0x580 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_SDBA1__MMDC_DRAM_SDBA_1		0x000 0x584 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_SDCLK_0__MMDC_DRAM_SDCLK0		0x000 0x588 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_SDBA2__MMDC_DRAM_SDBA_2		0x000 0x58c 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_SDCKE0__MMDC_DRAM_SDCKE_0		0x000 0x590 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_SDCLK_1__MMDC_DRAM_SDCLK1		0x000 0x594 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_SDCKE1__MMDC_DRAM_SDCKE_1		0x000 0x598 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_SDODT0__MMDC_DRAM_ODT_0		0x000 0x59c 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_SDODT1__MMDC_DRAM_ODT_1		0x000 0x5a0 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_SDWE__MMDC_DRAM_SDWE		0x000 0x5a4 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_SDQS0__MMDC_DRAM_SDQS_0		0x000 0x5a8 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_DQM0__MMDC_DRAM_DQM_0		0x000 0x5ac 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_SDQS1__MMDC_DRAM_SDQS_1		0x000 0x5b0 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_DQM1__MMDC_DRAM_DQM_1		0x000 0x5b4 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_SDQS6__MMDC_DRAM_SDQS_6		0x000 0x5b8 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_DQM6__MMDC_DRAM_DQM_6		0x000 0x5bc 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_SDQS7__MMDC_DRAM_SDQS_7		0x000 0x5c0 0x000 0x0 0x0
#define MX6Q_PAD_DRAM_DQM7__MMDC_DRAM_DQM_7		0x000 0x5c4 0x000 0x0 0x0
#define MX6Q_PAD_KEY_COL0__ECSPI1_SCLK			0x1f8 0x5c8 0x7f4 0x0 0x2
#define MX6Q_PAD_KEY_COL0__ENET_RDATA_3			0x1f8 0x5c8 0x854 0x1 0x1
#define MX6Q_PAD_KEY_COL0__AUDMUX_AUD5_TXC		0x1f8 0x5c8 0x7dc 0x2 0x1
#define MX6Q_PAD_KEY_COL0__KPP_COL_0			0x1f8 0x5c8 0x000 0x3 0x0
#define MX6Q_PAD_KEY_COL0__UART4_TXD			0x1f8 0x5c8 0x000 0x4 0x0
#define MX6Q_PAD_KEY_COL0__GPIO_4_6			0x1f8 0x5c8 0x000 0x5 0x0
#define MX6Q_PAD_KEY_COL0__DCIC1_DCIC_OUT		0x1f8 0x5c8 0x000 0x6 0x0
#define MX6Q_PAD_KEY_COL0__SRC_ANY_PU_RST		0x1f8 0x5c8 0x000 0x7 0x0
#define MX6Q_PAD_KEY_ROW0__ECSPI1_MOSI			0x1fc 0x5cc 0x7fc 0x0 0x2
#define MX6Q_PAD_KEY_ROW0__ENET_TDATA_3			0x1fc 0x5cc 0x000 0x1 0x0
#define MX6Q_PAD_KEY_ROW0__AUDMUX_AUD5_TXD		0x1fc 0x5cc 0x7d0 0x2 0x1
#define MX6Q_PAD_KEY_ROW0__KPP_ROW_0			0x1fc 0x5cc 0x000 0x3 0x0
#define MX6Q_PAD_KEY_ROW0__UART4_RXD			0x1fc 0x5cc 0x938 0x4 0x1
#define MX6Q_PAD_KEY_ROW0__GPIO_4_7			0x1fc 0x5cc 0x000 0x5 0x0
#define MX6Q_PAD_KEY_ROW0__DCIC2_DCIC_OUT		0x1fc 0x5cc 0x000 0x6 0x0
#define MX6Q_PAD_KEY_ROW0__PL301_PER1_HADR_0		0x1fc 0x5cc 0x000 0x7 0x0
#define MX6Q_PAD_KEY_COL1__ECSPI1_MISO			0x200 0x5d0 0x7f8 0x0 0x2
#define MX6Q_PAD_KEY_COL1__ENET_MDIO			0x200 0x5d0 0x840 0x1 0x1
#define MX6Q_PAD_KEY_COL1__AUDMUX_AUD5_TXFS		0x200 0x5d0 0x7e0 0x2 0x1
#define MX6Q_PAD_KEY_COL1__KPP_COL_1			0x200 0x5d0 0x000 0x3 0x0
#define MX6Q_PAD_KEY_COL1__UART5_TXD			0x200 0x5d0 0x000 0x4 0x0
#define MX6Q_PAD_KEY_COL1__GPIO_4_8			0x200 0x5d0 0x000 0x5 0x0
#define MX6Q_PAD_KEY_COL1__USDHC1_VSELECT		0x200 0x5d0 0x000 0x6 0x0
#define MX6Q_PAD_KEY_COL1__PL301MX_PER1_HADR_1		0x200 0x5d0 0x000 0x7 0x0
#define MX6Q_PAD_KEY_ROW1__ECSPI1_SS0			0x204 0x5d4 0x800 0x0 0x2
#define MX6Q_PAD_KEY_ROW1__ENET_COL			0x204 0x5d4 0x000 0x1 0x0
#define MX6Q_PAD_KEY_ROW1__AUDMUX_AUD5_RXD		0x204 0x5d4 0x7cc 0x2 0x1
#define MX6Q_PAD_KEY_ROW1__KPP_ROW_1			0x204 0x5d4 0x000 0x3 0x0
#define MX6Q_PAD_KEY_ROW1__UART5_RXD			0x204 0x5d4 0x940 0x4 0x1
#define MX6Q_PAD_KEY_ROW1__GPIO_4_9			0x204 0x5d4 0x000 0x5 0x0
#define MX6Q_PAD_KEY_ROW1__USDHC2_VSELECT		0x204 0x5d4 0x000 0x6 0x0
#define MX6Q_PAD_KEY_ROW1__PL301_PER1_HADDR_2		0x204 0x5d4 0x000 0x7 0x0
#define MX6Q_PAD_KEY_COL2__ECSPI1_SS1			0x208 0x5d8 0x804 0x0 0x2
#define MX6Q_PAD_KEY_COL2__ENET_RDATA_2			0x208 0x5d8 0x850 0x1 0x1
#define MX6Q_PAD_KEY_COL2__CAN1_TXCAN			0x208 0x5d8 0x000 0x2 0x0
#define MX6Q_PAD_KEY_COL2__KPP_COL_2			0x208 0x5d8 0x000 0x3 0x0
#define MX6Q_PAD_KEY_COL2__ENET_MDC			0x208 0x5d8 0x000 0x4 0x0
#define MX6Q_PAD_KEY_COL2__GPIO_4_10			0x208 0x5d8 0x000 0x5 0x0
#define MX6Q_PAD_KEY_COL2__USBOH3_H1_PWRCTL_WKP		0x208 0x5d8 0x000 0x6 0x0
#define MX6Q_PAD_KEY_COL2__PL301_PER1_HADDR_3		0x208 0x5d8 0x000 0x7 0x0
#define MX6Q_PAD_KEY_ROW2__ECSPI1_SS2			0x20c 0x5dc 0x808 0x0 0x1
#define MX6Q_PAD_KEY_ROW2__ENET_TDATA_2			0x20c 0x5dc 0x000 0x1 0x0
#define MX6Q_PAD_KEY_ROW2__CAN1_RXCAN			0x20c 0x5dc 0x7e4 0x2 0x0
#define MX6Q_PAD_KEY_ROW2__KPP_ROW_2			0x20c 0x5dc 0x000 0x3 0x0
#define MX6Q_PAD_KEY_ROW2__USDHC2_VSELECT		0x20c 0x5dc 0x000 0x4 0x0
#define MX6Q_PAD_KEY_ROW2__GPIO_4_11			0x20c 0x5dc 0x000 0x5 0x0
#define MX6Q_PAD_KEY_ROW2__HDMI_TX_CEC_LINE		0x20c 0x5dc 0x88c 0x6 0x1
#define MX6Q_PAD_KEY_ROW2__PL301_PER1_HADR_4		0x20c 0x5dc 0x000 0x7 0x0
#define MX6Q_PAD_KEY_COL3__ECSPI1_SS3			0x210 0x5e0 0x80c 0x0 0x1
#define MX6Q_PAD_KEY_COL3__ENET_CRS			0x210 0x5e0 0x000 0x1 0x0
#define MX6Q_PAD_KEY_COL3__HDMI_TX_DDC_SCL		0x210 0x5e0 0x890 0x2 0x1
#define MX6Q_PAD_KEY_COL3__KPP_COL_3			0x210 0x5e0 0x000 0x3 0x0
#define MX6Q_PAD_KEY_COL3__I2C2_SCL			0x210 0x5e0 0x8a0 0x4 0x1
#define MX6Q_PAD_KEY_COL3__GPIO_4_12			0x210 0x5e0 0x000 0x5 0x0
#define MX6Q_PAD_KEY_COL3__SPDIF_IN1			0x210 0x5e0 0x914 0x6 0x2
#define MX6Q_PAD_KEY_COL3__PL301_PER1_HADR_5		0x210 0x5e0 0x000 0x7 0x0
#define MX6Q_PAD_KEY_ROW3__OSC32K_32K_OUT		0x214 0x5e4 0x000 0x0 0x0
#define MX6Q_PAD_KEY_ROW3__ASRC_ASRC_EXT_CLK		0x214 0x5e4 0x7b0 0x1 0x0
#define MX6Q_PAD_KEY_ROW3__HDMI_TX_DDC_SDA		0x214 0x5e4 0x894 0x2 0x1
#define MX6Q_PAD_KEY_ROW3__KPP_ROW_3			0x214 0x5e4 0x000 0x3 0x0
#define MX6Q_PAD_KEY_ROW3__I2C2_SDA			0x214 0x5e4 0x8a4 0x4 0x1
#define MX6Q_PAD_KEY_ROW3__GPIO_4_13			0x214 0x5e4 0x000 0x5 0x0
#define MX6Q_PAD_KEY_ROW3__USDHC1_VSELECT		0x214 0x5e4 0x000 0x6 0x0
#define MX6Q_PAD_KEY_ROW3__PL301_PER1_HADR_6		0x214 0x5e4 0x000 0x7 0x0
#define MX6Q_PAD_KEY_COL4__CAN2_TXCAN			0x218 0x5e8 0x000 0x0 0x0
#define MX6Q_PAD_KEY_COL4__IPU1_SISG_4			0x218 0x5e8 0x000 0x1 0x0
#define MX6Q_PAD_KEY_COL4__USBOH3_USBOTG_OC		0x218 0x5e8 0x944 0x2 0x1
#define MX6Q_PAD_KEY_COL4__KPP_COL_4			0x218 0x5e8 0x000 0x3 0x0
#define MX6Q_PAD_KEY_COL4__UART5_RTS			0x218 0x5e8 0x93c 0x4 0x0
#define MX6Q_PAD_KEY_COL4__GPIO_4_14			0x218 0x5e8 0x000 0x5 0x0
#define MX6Q_PAD_KEY_COL4__MMDC_DEBUG_49		0x218 0x5e8 0x000 0x6 0x0
#define MX6Q_PAD_KEY_COL4__PL301_PER1_HADDR_7		0x218 0x5e8 0x000 0x7 0x0
#define MX6Q_PAD_KEY_ROW4__CAN2_RXCAN			0x21c 0x5ec 0x7e8 0x0 0x0
#define MX6Q_PAD_KEY_ROW4__IPU1_SISG_5			0x21c 0x5ec 0x000 0x1 0x0
#define MX6Q_PAD_KEY_ROW4__USBOH3_USBOTG_PWR		0x21c 0x5ec 0x000 0x2 0x0
#define MX6Q_PAD_KEY_ROW4__KPP_ROW_4			0x21c 0x5ec 0x000 0x3 0x0
#define MX6Q_PAD_KEY_ROW4__UART5_CTS			0x21c 0x5ec 0x93c 0x4 0x1
#define MX6Q_PAD_KEY_ROW4__GPIO_4_15			0x21c 0x5ec 0x000 0x5 0x0
#define MX6Q_PAD_KEY_ROW4__MMDC_DEBUG_50		0x21c 0x5ec 0x000 0x6 0x0
#define MX6Q_PAD_KEY_ROW4__PL301_PER1_HADR_8		0x21c 0x5ec 0x000 0x7 0x0
#define MX6Q_PAD_GPIO_0__CCM_CLKO			0x220 0x5f0 0x000 0x0 0x0
#define MX6Q_PAD_GPIO_0__KPP_COL_5			0x220 0x5f0 0x8e8 0x2 0x0
#define MX6Q_PAD_GPIO_0__ASRC_ASRC_EXT_CLK		0x220 0x5f0 0x7b0 0x3 0x1
#define MX6Q_PAD_GPIO_0__EPIT1_EPITO			0x220 0x5f0 0x000 0x4 0x0
#define MX6Q_PAD_GPIO_0__GPIO_1_0			0x220 0x5f0 0x000 0x5 0x0
#define MX6Q_PAD_GPIO_0__USBOH3_USBH1_PWR		0x220 0x5f0 0x000 0x6 0x0
#define MX6Q_PAD_GPIO_0__SNVS_HP_WRAP_SNVS_VIO5		0x220 0x5f0 0x000 0x7 0x0
#define MX6Q_PAD_GPIO_1__ESAI1_SCKR			0x224 0x5f4 0x86c 0x0 0x1
#define MX6Q_PAD_GPIO_1__WDOG2_WDOG_B			0x224 0x5f4 0x000 0x1 0x0
#define MX6Q_PAD_GPIO_1__KPP_ROW_5			0x224 0x5f4 0x8f4 0x2 0x0
#define MX6Q_PAD_GPIO_1__PWM2_PWMO			0x224 0x5f4 0x000 0x4 0x0
#define MX6Q_PAD_GPIO_1__GPIO_1_1			0x224 0x5f4 0x000 0x5 0x0
#define MX6Q_PAD_GPIO_1__USDHC1_CD			0x224 0x5f4 0x000 0x6 0x0
#define MX6Q_PAD_GPIO_1__SRC_TESTER_ACK			0x224 0x5f4 0x000 0x7 0x0
#define MX6Q_PAD_GPIO_9__ESAI1_FSR			0x228 0x5f8 0x85c 0x0 0x1
#define MX6Q_PAD_GPIO_9__WDOG1_WDOG_B			0x228 0x5f8 0x000 0x1 0x0
#define MX6Q_PAD_GPIO_9__KPP_COL_6			0x228 0x5f8 0x8ec 0x2 0x0
#define MX6Q_PAD_GPIO_9__CCM_REF_EN_B			0x228 0x5f8 0x000 0x3 0x0
#define MX6Q_PAD_GPIO_9__PWM1_PWMO			0x228 0x5f8 0x000 0x4 0x0
#define MX6Q_PAD_GPIO_9__GPIO_1_9			0x228 0x5f8 0x000 0x5 0x0
#define MX6Q_PAD_GPIO_9__USDHC1_WP			0x228 0x5f8 0x94c 0x6 0x1
#define MX6Q_PAD_GPIO_9__SRC_EARLY_RST			0x228 0x5f8 0x000 0x7 0x0
#define MX6Q_PAD_GPIO_3__ESAI1_HCKR			0x22c 0x5fc 0x864 0x0 0x1
#define MX6Q_PAD_GPIO_3__OBSERVE_MUX_INT_OUT0		0x22c 0x5fc 0x000 0x1 0x0
#define MX6Q_PAD_GPIO_3__I2C3_SCL			0x22c 0x5fc 0x8a8 0x2 0x1
#define MX6Q_PAD_GPIO_3__ANATOP_24M_OUT			0x22c 0x5fc 0x000 0x3 0x0
#define MX6Q_PAD_GPIO_3__CCM_CLKO2			0x22c 0x5fc 0x000 0x4 0x0
#define MX6Q_PAD_GPIO_3__GPIO_1_3			0x22c 0x5fc 0x000 0x5 0x0
#define MX6Q_PAD_GPIO_3__USBOH3_USBH1_OC		0x22c 0x5fc 0x948 0x6 0x1
#define MX6Q_PAD_GPIO_3__MLB_MLBCLK			0x22c 0x5fc 0x900 0x7 0x1
#define MX6Q_PAD_GPIO_6__ESAI1_SCKT			0x230 0x600 0x870 0x0 0x1
#define MX6Q_PAD_GPIO_6__OBSERVE_MUX_INT_OUT1		0x230 0x600 0x000 0x1 0x0
#define MX6Q_PAD_GPIO_6__I2C3_SDA			0x230 0x600 0x8ac 0x2 0x1
#define MX6Q_PAD_GPIO_6__CCM_CCM_OUT_0			0x230 0x600 0x000 0x3 0x0
#define MX6Q_PAD_GPIO_6__CSU_CSU_INT_DEB		0x230 0x600 0x000 0x4 0x0
#define MX6Q_PAD_GPIO_6__GPIO_1_6			0x230 0x600 0x000 0x5 0x0
#define MX6Q_PAD_GPIO_6__USDHC2_LCTL			0x230 0x600 0x000 0x6 0x0
#define MX6Q_PAD_GPIO_6__MLB_MLBSIG			0x230 0x600 0x908 0x7 0x1
#define MX6Q_PAD_GPIO_2__ESAI1_FST			0x234 0x604 0x860 0x0 0x1
#define MX6Q_PAD_GPIO_2__OBSERVE_MUX_INT_OUT2		0x234 0x604 0x000 0x1 0x0
#define MX6Q_PAD_GPIO_2__KPP_ROW_6			0x234 0x604 0x8f8 0x2 0x1
#define MX6Q_PAD_GPIO_2__CCM_CCM_OUT_1			0x234 0x604 0x000 0x3 0x0
#define MX6Q_PAD_GPIO_2__CSU_CSU_ALARM_AUT_0		0x234 0x604 0x000 0x4 0x0
#define MX6Q_PAD_GPIO_2__GPIO_1_2			0x234 0x604 0x000 0x5 0x0
#define MX6Q_PAD_GPIO_2__USDHC2_WP			0x234 0x604 0x000 0x6 0x0
#define MX6Q_PAD_GPIO_2__MLB_MLBDAT			0x234 0x604 0x904 0x7 0x1
#define MX6Q_PAD_GPIO_4__ESAI1_HCKT			0x238 0x608 0x868 0x0 0x1
#define MX6Q_PAD_GPIO_4__OBSERVE_MUX_INT_OUT3		0x238 0x608 0x000 0x1 0x0
#define MX6Q_PAD_GPIO_4__KPP_COL_7			0x238 0x608 0x8f0 0x2 0x1
#define MX6Q_PAD_GPIO_4__CCM_CCM_OUT_2			0x238 0x608 0x000 0x3 0x0
#define MX6Q_PAD_GPIO_4__CSU_CSU_ALARM_AUT_1		0x238 0x608 0x000 0x4 0x0
#define MX6Q_PAD_GPIO_4__GPIO_1_4			0x238 0x608 0x000 0x5 0x0
#define MX6Q_PAD_GPIO_4__USDHC2_CD			0x238 0x608 0x000 0x6 0x0
#define MX6Q_PAD_GPIO_4__OCOTP_CRL_WRAR_FUSE_LA		0x238 0x608 0x000 0x7 0x0
#define MX6Q_PAD_GPIO_5__ESAI1_TX2_RX3			0x23c 0x60c 0x87c 0x0 0x1
#define MX6Q_PAD_GPIO_5__OBSERVE_MUX_INT_OUT4		0x23c 0x60c 0x000 0x1 0x0
#define MX6Q_PAD_GPIO_5__KPP_ROW_7			0x23c 0x60c 0x8fc 0x2 0x1
#define MX6Q_PAD_GPIO_5__CCM_CLKO			0x23c 0x60c 0x000 0x3 0x0
#define MX6Q_PAD_GPIO_5__CSU_CSU_ALARM_AUT_2		0x23c 0x60c 0x000 0x4 0x0
#define MX6Q_PAD_GPIO_5__GPIO_1_5			0x23c 0x60c 0x000 0x5 0x0
#define MX6Q_PAD_GPIO_5__I2C3_SCL			0x23c 0x60c 0x8a8 0x6 0x2
#define MX6Q_PAD_GPIO_5__CHEETAH_EVENTI			0x23c 0x60c 0x000 0x7 0x0
#define MX6Q_PAD_GPIO_7__ESAI1_TX4_RX1			0x240 0x610 0x884 0x0 0x1
#define MX6Q_PAD_GPIO_7__ECSPI5_RDY			0x240 0x610 0x000 0x1 0x0
#define MX6Q_PAD_GPIO_7__EPIT1_EPITO			0x240 0x610 0x000 0x2 0x0
#define MX6Q_PAD_GPIO_7__CAN1_TXCAN			0x240 0x610 0x000 0x3 0x0
#define MX6Q_PAD_GPIO_7__UART2_TXD			0x240 0x610 0x000 0x4 0x0
#define MX6Q_PAD_GPIO_7__GPIO_1_7			0x240 0x610 0x000 0x5 0x0
#define MX6Q_PAD_GPIO_7__SPDIF_PLOCK			0x240 0x610 0x000 0x6 0x0
#define MX6Q_PAD_GPIO_7__USBOH3_OTGUSB_HST_MODE		0x240 0x610 0x000 0x7 0x0
#define MX6Q_PAD_GPIO_8__ESAI1_TX5_RX0			0x244 0x614 0x888 0x0 0x1
#define MX6Q_PAD_GPIO_8__ANATOP_ANATOP_32K_OUT		0x244 0x614 0x000 0x1 0x0
#define MX6Q_PAD_GPIO_8__EPIT2_EPITO			0x244 0x614 0x000 0x2 0x0
#define MX6Q_PAD_GPIO_8__CAN1_RXCAN			0x244 0x614 0x7e4 0x3 0x1
#define MX6Q_PAD_GPIO_8__UART2_RXD			0x244 0x614 0x928 0x4 0x3
#define MX6Q_PAD_GPIO_8__GPIO_1_8			0x244 0x614 0x000 0x5 0x0
#define MX6Q_PAD_GPIO_8__SPDIF_SRCLK			0x244 0x614 0x000 0x6 0x0
#define MX6Q_PAD_GPIO_8__USBOH3_OTG_PWRCTL_WAK		0x244 0x614 0x000 0x7 0x0
#define MX6Q_PAD_GPIO_16__ESAI1_TX3_RX2			0x248 0x618 0x880 0x0 0x1
#define MX6Q_PAD_GPIO_16__ENET_1588_EVENT2_IN		0x248 0x618 0x000 0x1 0x0
#define MX6Q_PAD_GPIO_16__ENET_ETHERNET_REF_OUT		0x248 0x618 0x83c 0x2 0x1
#define MX6Q_PAD_GPIO_16__USDHC1_LCTL			0x248 0x618 0x000 0x3 0x0
#define MX6Q_PAD_GPIO_16__SPDIF_IN1			0x248 0x618 0x914 0x4 0x3
#define MX6Q_PAD_GPIO_16__GPIO_7_11			0x248 0x618 0x000 0x5 0x0
#define MX6Q_PAD_GPIO_16__I2C3_SDA			0x248 0x618 0x8ac 0x6 0x2
#define MX6Q_PAD_GPIO_16__SJC_DE_B			0x248 0x618 0x000 0x7 0x0
#define MX6Q_PAD_GPIO_17__ESAI1_TX0			0x24c 0x61c 0x874 0x0 0x0
#define MX6Q_PAD_GPIO_17__ENET_1588_EVENT3_IN		0x24c 0x61c 0x000 0x1 0x0
#define MX6Q_PAD_GPIO_17__CCM_PMIC_RDY			0x24c 0x61c 0x7f0 0x2 0x1
#define MX6Q_PAD_GPIO_17__SDMA_SDMA_EXT_EVENT_0		0x24c 0x61c 0x90c 0x3 0x1
#define MX6Q_PAD_GPIO_17__SPDIF_OUT1			0x24c 0x61c 0x000 0x4 0x0
#define MX6Q_PAD_GPIO_17__GPIO_7_12			0x24c 0x61c 0x000 0x5 0x0
#define MX6Q_PAD_GPIO_17__SJC_JTAG_ACT			0x24c 0x61c 0x000 0x7 0x0
#define MX6Q_PAD_GPIO_18__ESAI1_TX1			0x250 0x620 0x878 0x0 0x0
#define MX6Q_PAD_GPIO_18__ENET_RX_CLK			0x250 0x620 0x844 0x1 0x1
#define MX6Q_PAD_GPIO_18__USDHC3_VSELECT		0x250 0x620 0x000 0x2 0x0
#define MX6Q_PAD_GPIO_18__SDMA_SDMA_EXT_EVENT_1		0x250 0x620 0x910 0x3 0x1
#define MX6Q_PAD_GPIO_18__ASRC_ASRC_EXT_CLK		0x250 0x620 0x7b0 0x4 0x2
#define MX6Q_PAD_GPIO_18__GPIO_7_13			0x250 0x620 0x000 0x5 0x0
#define MX6Q_PAD_GPIO_18__SNVS_HP_WRA_SNVS_VIO5		0x250 0x620 0x000 0x6 0x0
#define MX6Q_PAD_GPIO_18__SRC_SYSTEM_RST		0x250 0x620 0x000 0x7 0x0
#define MX6Q_PAD_GPIO_19__KPP_COL_5			0x254 0x624 0x8e8 0x0 0x1
#define MX6Q_PAD_GPIO_19__ENET_1588_EVENT0_OUT		0x254 0x624 0x000 0x1 0x0
#define MX6Q_PAD_GPIO_19__SPDIF_OUT1			0x254 0x624 0x000 0x2 0x0
#define MX6Q_PAD_GPIO_19__CCM_CLKO			0x254 0x624 0x000 0x3 0x0
#define MX6Q_PAD_GPIO_19__ECSPI1_RDY			0x254 0x624 0x000 0x4 0x0
#define MX6Q_PAD_GPIO_19__GPIO_4_5			0x254 0x624 0x000 0x5 0x0
#define MX6Q_PAD_GPIO_19__ENET_TX_ER			0x254 0x624 0x000 0x6 0x0
#define MX6Q_PAD_GPIO_19__SRC_INT_BOOT			0x254 0x624 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK		0x258 0x628 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_PIXCLK__PCIE_CTRL_MUX_12		0x258 0x628 0x000 0x2 0x0
#define MX6Q_PAD_CSI0_PIXCLK__SDMA_DEBUG_PC_0		0x258 0x628 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_PIXCLK__GPIO_5_18			0x258 0x628 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_PIXCLK___MMDC_DEBUG_29		0x258 0x628 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_PIXCLK__CHEETAH_EVENTO		0x258 0x628 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC		0x25c 0x62c 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_MCLK__PCIE_CTRL_MUX_13		0x25c 0x62c 0x000 0x2 0x0
#define MX6Q_PAD_CSI0_MCLK__CCM_CLKO			0x25c 0x62c 0x000 0x3 0x0
#define MX6Q_PAD_CSI0_MCLK__SDMA_DEBUG_PC_1		0x25c 0x62c 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_MCLK__GPIO_5_19			0x25c 0x62c 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_MCLK__MMDC_MMDC_DEBUG_30		0x25c 0x62c 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_MCLK__CHEETAH_TRCTL		0x25c 0x62c 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_DATA_EN__IPU1_CSI0_DA_EN		0x260 0x630 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_DATA_EN__WEIM_WEIM_D_0		0x260 0x630 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_DATA_EN__PCIE_CTRL_MUX_14		0x260 0x630 0x000 0x2 0x0
#define MX6Q_PAD_CSI0_DATA_EN__SDMA_DEBUG_PC_2		0x260 0x630 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_DATA_EN__GPIO_5_20		0x260 0x630 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_DATA_EN__MMDC_DEBUG_31		0x260 0x630 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_DATA_EN__CHEETAH_TRCLK		0x260 0x630 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC		0x264 0x634 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_VSYNC__WEIM_WEIM_D_1		0x264 0x634 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_VSYNC__PCIE_CTRL_MUX_15		0x264 0x634 0x000 0x2 0x0
#define MX6Q_PAD_CSI0_VSYNC__SDMA_DEBUG_PC_3		0x264 0x634 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_VSYNC__GPIO_5_21			0x264 0x634 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_VSYNC__MMDC_DEBUG_32		0x264 0x634 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_VSYNC__CHEETAH_TRACE_0		0x264 0x634 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_DAT4__IPU1_CSI0_D_4		0x268 0x638 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_DAT4__WEIM_WEIM_D_2		0x268 0x638 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_DAT4__ECSPI1_SCLK			0x268 0x638 0x7f4 0x2 0x3
#define MX6Q_PAD_CSI0_DAT4__KPP_COL_5			0x268 0x638 0x8e8 0x3 0x2
#define MX6Q_PAD_CSI0_DAT4__AUDMUX_AUD3_TXC		0x268 0x638 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_DAT4__GPIO_5_22			0x268 0x638 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_DAT4__MMDC_DEBUG_43		0x268 0x638 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_DAT4__CHEETAH_TRACE_1		0x268 0x638 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_DAT5__IPU1_CSI0_D_5		0x26c 0x63c 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_DAT5__WEIM_WEIM_D_3		0x26c 0x63c 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_DAT5__ECSPI1_MOSI			0x26c 0x63c 0x7fc 0x2 0x3
#define MX6Q_PAD_CSI0_DAT5__KPP_ROW_5			0x26c 0x63c 0x8f4 0x3 0x1
#define MX6Q_PAD_CSI0_DAT5__AUDMUX_AUD3_TXD		0x26c 0x63c 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_DAT5__GPIO_5_23			0x26c 0x63c 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_DAT5__MMDC_MMDC_DEBUG_44		0x26c 0x63c 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_DAT5__CHEETAH_TRACE_2		0x26c 0x63c 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_DAT6__IPU1_CSI0_D_6		0x270 0x640 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_DAT6__WEIM_WEIM_D_4		0x270 0x640 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_DAT6__ECSPI1_MISO			0x270 0x640 0x7f8 0x2 0x3
#define MX6Q_PAD_CSI0_DAT6__KPP_COL_6			0x270 0x640 0x8ec 0x3 0x1
#define MX6Q_PAD_CSI0_DAT6__AUDMUX_AUD3_TXFS		0x270 0x640 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_DAT6__GPIO_5_24			0x270 0x640 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_DAT6__MMDC_MMDC_DEBUG_45		0x270 0x640 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_DAT6__CHEETAH_TRACE_3		0x270 0x640 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_DAT7__IPU1_CSI0_D_7		0x274 0x644 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_DAT7__WEIM_WEIM_D_5		0x274 0x644 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_DAT7__ECSPI1_SS0			0x274 0x644 0x800 0x2 0x3
#define MX6Q_PAD_CSI0_DAT7__KPP_ROW_6			0x274 0x644 0x8f8 0x3 0x2
#define MX6Q_PAD_CSI0_DAT7__AUDMUX_AUD3_RXD		0x274 0x644 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_DAT7__GPIO_5_25			0x274 0x644 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_DAT7__MMDC_MMDC_DEBUG_46		0x274 0x644 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_DAT7__CHEETAH_TRACE_4		0x274 0x644 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_DAT8__IPU1_CSI0_D_8		0x278 0x648 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_DAT8__WEIM_WEIM_D_6		0x278 0x648 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_DAT8__ECSPI2_SCLK			0x278 0x648 0x810 0x2 0x2
#define MX6Q_PAD_CSI0_DAT8__KPP_COL_7			0x278 0x648 0x8f0 0x3 0x2
#define MX6Q_PAD_CSI0_DAT8__I2C1_SDA			0x278 0x648 0x89c 0x4 0x1
#define MX6Q_PAD_CSI0_DAT8__GPIO_5_26			0x278 0x648 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_DAT8__MMDC_MMDC_DEBUG_47		0x278 0x648 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_DAT8__CHEETAH_TRACE_5		0x278 0x648 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_DAT9__IPU1_CSI0_D_9		0x27c 0x64c 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_DAT9__WEIM_WEIM_D_7		0x27c 0x64c 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_DAT9__ECSPI2_MOSI			0x27c 0x64c 0x818 0x2 0x2
#define MX6Q_PAD_CSI0_DAT9__KPP_ROW_7			0x27c 0x64c 0x8fc 0x3 0x2
#define MX6Q_PAD_CSI0_DAT9__I2C1_SCL			0x27c 0x64c 0x898 0x4 0x1
#define MX6Q_PAD_CSI0_DAT9__GPIO_5_27			0x27c 0x64c 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_DAT9__MMDC_MMDC_DEBUG_48		0x27c 0x64c 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_DAT9__CHEETAH_TRACE_6		0x27c 0x64c 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_DAT10__IPU1_CSI0_D_10		0x280 0x650 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_DAT10__AUDMUX_AUD3_RXC		0x280 0x650 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_DAT10__ECSPI2_MISO		0x280 0x650 0x814 0x2 0x2
#define MX6Q_PAD_CSI0_DAT10__UART1_TXD			0x280 0x650 0x000 0x3 0x0
#define MX6Q_PAD_CSI0_DAT10__SDMA_DEBUG_PC_4		0x280 0x650 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_DAT10__GPIO_5_28			0x280 0x650 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_DAT10__MMDC_MMDC_DEBUG_33		0x280 0x650 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_DAT10__CHEETAH_TRACE_7		0x280 0x650 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_DAT11__IPU1_CSI0_D_11		0x284 0x654 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_DAT11__AUDMUX_AUD3_RXFS		0x284 0x654 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_DAT11__ECSPI2_SS0			0x284 0x654 0x81c 0x2 0x2
#define MX6Q_PAD_CSI0_DAT11__UART1_RXD			0x284 0x654 0x920 0x3 0x1
#define MX6Q_PAD_CSI0_DAT11__SDMA_DEBUG_PC_5		0x284 0x654 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_DAT11__GPIO_5_29			0x284 0x654 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_DAT11__MMDC_MMDC_DEBUG_34		0x284 0x654 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_DAT11__CHEETAH_TRACE_8		0x284 0x654 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_DAT12__IPU1_CSI0_D_12		0x288 0x658 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_DAT12__WEIM_WEIM_D_8		0x288 0x658 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_DAT12__PCIE_CTRL_MUX_16		0x288 0x658 0x000 0x2 0x0
#define MX6Q_PAD_CSI0_DAT12__UART4_TXD			0x288 0x658 0x000 0x3 0x0
#define MX6Q_PAD_CSI0_DAT12__SDMA_DEBUG_PC_6		0x288 0x658 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_DAT12__GPIO_5_30			0x288 0x658 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_DAT12__MMDC_MMDC_DEBUG_35		0x288 0x658 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_DAT12__CHEETAH_TRACE_9		0x288 0x658 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_DAT13__IPU1_CSI0_D_13		0x28c 0x65c 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_DAT13__WEIM_WEIM_D_9		0x28c 0x65c 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_DAT13__PCIE_CTRL_MUX_17		0x28c 0x65c 0x000 0x2 0x0
#define MX6Q_PAD_CSI0_DAT13__UART4_RXD			0x28c 0x65c 0x938 0x3 0x3
#define MX6Q_PAD_CSI0_DAT13__SDMA_DEBUG_PC_7		0x28c 0x65c 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_DAT13__GPIO_5_31			0x28c 0x65c 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_DAT13__MMDC_MMDC_DEBUG_36		0x28c 0x65c 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_DAT13__CHEETAH_TRACE_10		0x28c 0x65c 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_DAT14__IPU1_CSI0_D_14		0x290 0x660 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_DAT14__WEIM_WEIM_D_10		0x290 0x660 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_DAT14__PCIE_CTRL_MUX_18		0x290 0x660 0x000 0x2 0x0
#define MX6Q_PAD_CSI0_DAT14__UART5_TXD			0x290 0x660 0x000 0x3 0x0
#define MX6Q_PAD_CSI0_DAT14__SDMA_DEBUG_PC_8		0x290 0x660 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_DAT14__GPIO_6_0			0x290 0x660 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_DAT14__MMDC_MMDC_DEBUG_37		0x290 0x660 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_DAT14__CHEETAH_TRACE_11		0x290 0x660 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_DAT15__IPU1_CSI0_D_15		0x294 0x664 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_DAT15__WEIM_WEIM_D_11		0x294 0x664 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_DAT15__PCIE_CTRL_MUX_19		0x294 0x664 0x000 0x2 0x0
#define MX6Q_PAD_CSI0_DAT15__UART5_RXD			0x294 0x664 0x940 0x3 0x3
#define MX6Q_PAD_CSI0_DAT15__SDMA_DEBUG_PC_9		0x294 0x664 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_DAT15__GPIO_6_1			0x294 0x664 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_DAT15__MMDC_MMDC_DEBUG_38		0x294 0x664 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_DAT15__CHEETAH_TRACE_12		0x294 0x664 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_DAT16__IPU1_CSI0_D_16		0x298 0x668 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_DAT16__WEIM_WEIM_D_12		0x298 0x668 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_DAT16__PCIE_CTRL_MUX_20		0x298 0x668 0x000 0x2 0x0
#define MX6Q_PAD_CSI0_DAT16__UART4_RTS			0x298 0x668 0x934 0x3 0x0
#define MX6Q_PAD_CSI0_DAT16__SDMA_DEBUG_PC_10		0x298 0x668 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_DAT16__GPIO_6_2			0x298 0x668 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_DAT16__MMDC_MMDC_DEBUG_39		0x298 0x668 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_DAT16__CHEETAH_TRACE_13		0x298 0x668 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_DAT17__IPU1_CSI0_D_17		0x29c 0x66c 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_DAT17__WEIM_WEIM_D_13		0x29c 0x66c 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_DAT17__PCIE_CTRL_MUX_21		0x29c 0x66c 0x000 0x2 0x0
#define MX6Q_PAD_CSI0_DAT17__UART4_CTS			0x29c 0x66c 0x934 0x3 0x1
#define MX6Q_PAD_CSI0_DAT17__SDMA_DEBUG_PC_11		0x29c 0x66c 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_DAT17__GPIO_6_3			0x29c 0x66c 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_DAT17__MMDC_MMDC_DEBUG_40		0x29c 0x66c 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_DAT17__CHEETAH_TRACE_14		0x29c 0x66c 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_DAT18__IPU1_CSI0_D_18		0x2a0 0x670 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_DAT18__WEIM_WEIM_D_14		0x2a0 0x670 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_DAT18__PCIE_CTRL_MUX_22		0x2a0 0x670 0x000 0x2 0x0
#define MX6Q_PAD_CSI0_DAT18__UART5_RTS			0x2a0 0x670 0x93c 0x3 0x2
#define MX6Q_PAD_CSI0_DAT18__SDMA_DEBUG_PC_12		0x2a0 0x670 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_DAT18__GPIO_6_4			0x2a0 0x670 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_DAT18__MMDC_MMDC_DEBUG_41		0x2a0 0x670 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_DAT18__CHEETAH_TRACE_15		0x2a0 0x670 0x000 0x7 0x0
#define MX6Q_PAD_CSI0_DAT19__IPU1_CSI0_D_19		0x2a4 0x674 0x000 0x0 0x0
#define MX6Q_PAD_CSI0_DAT19__WEIM_WEIM_D_15		0x2a4 0x674 0x000 0x1 0x0
#define MX6Q_PAD_CSI0_DAT19__PCIE_CTRL_MUX_23		0x2a4 0x674 0x000 0x2 0x0
#define MX6Q_PAD_CSI0_DAT19__UART5_CTS			0x2a4 0x674 0x93c 0x3 0x3
#define MX6Q_PAD_CSI0_DAT19__SDMA_DEBUG_PC_13		0x2a4 0x674 0x000 0x4 0x0
#define MX6Q_PAD_CSI0_DAT19__GPIO_6_5			0x2a4 0x674 0x000 0x5 0x0
#define MX6Q_PAD_CSI0_DAT19__MMDC_MMDC_DEBUG_42		0x2a4 0x674 0x000 0x6 0x0
#define MX6Q_PAD_CSI0_DAT19__ANATOP_TESTO_9		0x2a4 0x674 0x000 0x7 0x0
#define MX6Q_PAD_JTAG_TMS__SJC_TMS			0x000 0x678 0x000 0x0 0x0
#define MX6Q_PAD_JTAG_MOD__SJC_MOD			0x000 0x67c 0x000 0x0 0x0
#define MX6Q_PAD_JTAG_TRSTB__SJC_TRSTB			0x000 0x680 0x000 0x0 0x0
#define MX6Q_PAD_JTAG_TDI__SJC_TDI			0x000 0x684 0x000 0x0 0x0
#define MX6Q_PAD_JTAG_TCK__SJC_TCK			0x000 0x688 0x000 0x0 0x0
#define MX6Q_PAD_JTAG_TDO__SJC_TDO			0x000 0x68c 0x000 0x0 0x0
#define MX6Q_PAD_SD3_DAT7__USDHC3_DAT7			0x2a8 0x690 0x000 0x0 0x0
#define MX6Q_PAD_SD3_DAT7__UART1_TXD			0x2a8 0x690 0x000 0x1 0x0
#define MX6Q_PAD_SD3_DAT7__PCIE_CTRL_MUX_24		0x2a8 0x690 0x000 0x2 0x0
#define MX6Q_PAD_SD3_DAT7__USBOH3_UH3_DFD_OUT_0		0x2a8 0x690 0x000 0x3 0x0
#define MX6Q_PAD_SD3_DAT7__USBOH3_UH2_DFD_OUT_0		0x2a8 0x690 0x000 0x4 0x0
#define MX6Q_PAD_SD3_DAT7__GPIO_6_17			0x2a8 0x690 0x000 0x5 0x0
#define MX6Q_PAD_SD3_DAT7__MIPI_CORE_DPHY_IN_12		0x2a8 0x690 0x000 0x6 0x0
#define MX6Q_PAD_SD3_DAT7__USBPHY2_CLK20DIV		0x2a8 0x690 0x000 0x7 0x0
#define MX6Q_PAD_SD3_DAT6__USDHC3_DAT6			0x2ac 0x694 0x000 0x0 0x0
#define MX6Q_PAD_SD3_DAT6__UART1_RXD			0x2ac 0x694 0x920 0x1 0x3
#define MX6Q_PAD_SD3_DAT6__PCIE_CTRL_MUX_25		0x2ac 0x694 0x000 0x2 0x0
#define MX6Q_PAD_SD3_DAT6__USBOH3_UH3_DFD_OUT_1		0x2ac 0x694 0x000 0x3 0x0
#define MX6Q_PAD_SD3_DAT6__USBOH3_UH2_DFD_OUT_1		0x2ac 0x694 0x000 0x4 0x0
#define MX6Q_PAD_SD3_DAT6__GPIO_6_18			0x2ac 0x694 0x000 0x5 0x0
#define MX6Q_PAD_SD3_DAT6__MIPI_CORE_DPHY_IN_13		0x2ac 0x694 0x000 0x6 0x0
#define MX6Q_PAD_SD3_DAT6__ANATOP_TESTO_10		0x2ac 0x694 0x000 0x7 0x0
#define MX6Q_PAD_SD3_DAT5__USDHC3_DAT5			0x2b0 0x698 0x000 0x0 0x0
#define MX6Q_PAD_SD3_DAT5__UART2_TXD			0x2b0 0x698 0x000 0x1 0x0
#define MX6Q_PAD_SD3_DAT5__PCIE_CTRL_MUX_26		0x2b0 0x698 0x000 0x2 0x0
#define MX6Q_PAD_SD3_DAT5__USBOH3_UH3_DFD_OUT_2		0x2b0 0x698 0x000 0x3 0x0
#define MX6Q_PAD_SD3_DAT5__USBOH3_UH2_DFD_OUT_2		0x2b0 0x698 0x000 0x4 0x0
#define MX6Q_PAD_SD3_DAT5__GPIO_7_0			0x2b0 0x698 0x000 0x5 0x0
#define MX6Q_PAD_SD3_DAT5__MIPI_CORE_DPHY_IN_14		0x2b0 0x698 0x000 0x6 0x0
#define MX6Q_PAD_SD3_DAT5__ANATOP_TESTO_11		0x2b0 0x698 0x000 0x7 0x0
#define MX6Q_PAD_SD3_DAT4__USDHC3_DAT4			0x2b4 0x69c 0x000 0x0 0x0
#define MX6Q_PAD_SD3_DAT4__UART2_RXD			0x2b4 0x69c 0x928 0x1 0x5
#define MX6Q_PAD_SD3_DAT4__PCIE_CTRL_MUX_27		0x2b4 0x69c 0x000 0x2 0x0
#define MX6Q_PAD_SD3_DAT4__USBOH3_UH3_DFD_OUT_3		0x2b4 0x69c 0x000 0x3 0x0
#define MX6Q_PAD_SD3_DAT4__USBOH3_UH2_DFD_OUT_3		0x2b4 0x69c 0x000 0x4 0x0
#define MX6Q_PAD_SD3_DAT4__GPIO_7_1			0x2b4 0x69c 0x000 0x5 0x0
#define MX6Q_PAD_SD3_DAT4__MIPI_CORE_DPHY_IN_15		0x2b4 0x69c 0x000 0x6 0x0
#define MX6Q_PAD_SD3_DAT4__ANATOP_TESTO_12		0x2b4 0x69c 0x000 0x7 0x0
#define MX6Q_PAD_SD3_CMD__USDHC3_CMD			0x2b8 0x6a0 0x000 0x0 0x0
#define MX6Q_PAD_SD3_CMD__UART2_CTS			0x2b8 0x6a0 0x924 0x1 0x2
#define MX6Q_PAD_SD3_CMD__CAN1_TXCAN			0x2b8 0x6a0 0x000 0x2 0x0
#define MX6Q_PAD_SD3_CMD__USBOH3_UH3_DFD_OUT_4		0x2b8 0x6a0 0x000 0x3 0x0
#define MX6Q_PAD_SD3_CMD__USBOH3_UH2_DFD_OUT_4		0x2b8 0x6a0 0x000 0x4 0x0
#define MX6Q_PAD_SD3_CMD__GPIO_7_2			0x2b8 0x6a0 0x000 0x5 0x0
#define MX6Q_PAD_SD3_CMD__MIPI_CORE_DPHY_IN_16		0x2b8 0x6a0 0x000 0x6 0x0
#define MX6Q_PAD_SD3_CMD__ANATOP_TESTO_13		0x2b8 0x6a0 0x000 0x7 0x0
#define MX6Q_PAD_SD3_CLK__USDHC3_CLK			0x2bc 0x6a4 0x000 0x0 0x0
#define MX6Q_PAD_SD3_CLK__UART2_RTS			0x2bc 0x6a4 0x924 0x1 0x3
#define MX6Q_PAD_SD3_CLK__CAN1_RXCAN			0x2bc 0x6a4 0x7e4 0x2 0x2
#define MX6Q_PAD_SD3_CLK__USBOH3_UH3_DFD_OUT_5		0x2bc 0x6a4 0x000 0x3 0x0
#define MX6Q_PAD_SD3_CLK__USBOH3_UH2_DFD_OUT_5		0x2bc 0x6a4 0x000 0x4 0x0
#define MX6Q_PAD_SD3_CLK__GPIO_7_3			0x2bc 0x6a4 0x000 0x5 0x0
#define MX6Q_PAD_SD3_CLK__MIPI_CORE_DPHY_IN_17		0x2bc 0x6a4 0x000 0x6 0x0
#define MX6Q_PAD_SD3_CLK__ANATOP_TESTO_14		0x2bc 0x6a4 0x000 0x7 0x0
#define MX6Q_PAD_SD3_DAT0__USDHC3_DAT0			0x2c0 0x6a8 0x000 0x0 0x0
#define MX6Q_PAD_SD3_DAT0__UART1_CTS			0x2c0 0x6a8 0x91c 0x1 0x2
#define MX6Q_PAD_SD3_DAT0__CAN2_TXCAN			0x2c0 0x6a8 0x000 0x2 0x0
#define MX6Q_PAD_SD3_DAT0__USBOH3_UH3_DFD_OUT_6		0x2c0 0x6a8 0x000 0x3 0x0
#define MX6Q_PAD_SD3_DAT0__USBOH3_UH2_DFD_OUT_6		0x2c0 0x6a8 0x000 0x4 0x0
#define MX6Q_PAD_SD3_DAT0__GPIO_7_4			0x2c0 0x6a8 0x000 0x5 0x0
#define MX6Q_PAD_SD3_DAT0__MIPI_CORE_DPHY_IN_18		0x2c0 0x6a8 0x000 0x6 0x0
#define MX6Q_PAD_SD3_DAT0__ANATOP_TESTO_15		0x2c0 0x6a8 0x000 0x7 0x0
#define MX6Q_PAD_SD3_DAT1__USDHC3_DAT1			0x2c4 0x6ac 0x000 0x0 0x0
#define MX6Q_PAD_SD3_DAT1__UART1_RTS			0x2c4 0x6ac 0x91c 0x1 0x3
#define MX6Q_PAD_SD3_DAT1__CAN2_RXCAN			0x2c4 0x6ac 0x7e8 0x2 0x1
#define MX6Q_PAD_SD3_DAT1__USBOH3_UH3_DFD_OUT_7		0x2c4 0x6ac 0x000 0x3 0x0
#define MX6Q_PAD_SD3_DAT1__USBOH3_UH2_DFD_OUT_7		0x2c4 0x6ac 0x000 0x4 0x0
#define MX6Q_PAD_SD3_DAT1__GPIO_7_5			0x2c4 0x6ac 0x000 0x5 0x0
#define MX6Q_PAD_SD3_DAT1__MIPI_CORE_DPHY_IN_19		0x2c4 0x6ac 0x000 0x6 0x0
#define MX6Q_PAD_SD3_DAT1__ANATOP_TESTI_0		0x2c4 0x6ac 0x000 0x7 0x0
#define MX6Q_PAD_SD3_DAT2__USDHC3_DAT2			0x2c8 0x6b0 0x000 0x0 0x0
#define MX6Q_PAD_SD3_DAT2__PCIE_CTRL_MUX_28		0x2c8 0x6b0 0x000 0x2 0x0
#define MX6Q_PAD_SD3_DAT2__USBOH3_UH3_DFD_OUT_8		0x2c8 0x6b0 0x000 0x3 0x0
#define MX6Q_PAD_SD3_DAT2__USBOH3_UH2_DFD_OUT_8		0x2c8 0x6b0 0x000 0x4 0x0
#define MX6Q_PAD_SD3_DAT2__GPIO_7_6			0x2c8 0x6b0 0x000 0x5 0x0
#define MX6Q_PAD_SD3_DAT2__MIPI_CORE_DPHY_IN_20		0x2c8 0x6b0 0x000 0x6 0x0
#define MX6Q_PAD_SD3_DAT2__ANATOP_TESTI_1		0x2c8 0x6b0 0x000 0x7 0x0
#define MX6Q_PAD_SD3_DAT3__USDHC3_DAT3			0x2cc 0x6b4 0x000 0x0 0x0
#define MX6Q_PAD_SD3_DAT3__UART3_CTS			0x2cc 0x6b4 0x92c 0x1 0x4
#define MX6Q_PAD_SD3_DAT3__PCIE_CTRL_MUX_29		0x2cc 0x6b4 0x000 0x2 0x0
#define MX6Q_PAD_SD3_DAT3__USBOH3_UH3_DFD_OUT_9		0x2cc 0x6b4 0x000 0x3 0x0
#define MX6Q_PAD_SD3_DAT3__USBOH3_UH2_DFD_OUT_9		0x2cc 0x6b4 0x000 0x4 0x0
#define MX6Q_PAD_SD3_DAT3__GPIO_7_7			0x2cc 0x6b4 0x000 0x5 0x0
#define MX6Q_PAD_SD3_DAT3__MIPI_CORE_DPHY_IN_21		0x2cc 0x6b4 0x000 0x6 0x0
#define MX6Q_PAD_SD3_DAT3__ANATOP_TESTI_2		0x2cc 0x6b4 0x000 0x7 0x0
#define MX6Q_PAD_SD3_RST__USDHC3_RST			0x2d0 0x6b8 0x000 0x0 0x0
#define MX6Q_PAD_SD3_RST__UART3_RTS			0x2d0 0x6b8 0x92c 0x1 0x5
#define MX6Q_PAD_SD3_RST__PCIE_CTRL_MUX_30		0x2d0 0x6b8 0x000 0x2 0x0
#define MX6Q_PAD_SD3_RST__USBOH3_UH3_DFD_OUT_10		0x2d0 0x6b8 0x000 0x3 0x0
#define MX6Q_PAD_SD3_RST__USBOH3_UH2_DFD_OUT_10		0x2d0 0x6b8 0x000 0x4 0x0
#define MX6Q_PAD_SD3_RST__GPIO_7_8			0x2d0 0x6b8 0x000 0x5 0x0
#define MX6Q_PAD_SD3_RST__MIPI_CORE_DPHY_IN_22		0x2d0 0x6b8 0x000 0x6 0x0
#define MX6Q_PAD_SD3_RST__ANATOP_ANATOP_TESTI_3		0x2d0 0x6b8 0x000 0x7 0x0
#define MX6Q_PAD_NANDF_CLE__RAWNAND_CLE			0x2d4 0x6bc 0x000 0x0 0x0
#define MX6Q_PAD_NANDF_CLE__IPU2_SISG_4			0x2d4 0x6bc 0x000 0x1 0x0
#define MX6Q_PAD_NANDF_CLE__PCIE_CTRL_MUX_31		0x2d4 0x6bc 0x000 0x2 0x0
#define MX6Q_PAD_NANDF_CLE__USBOH3_UH3_DFD_OT11		0x2d4 0x6bc 0x000 0x3 0x0
#define MX6Q_PAD_NANDF_CLE__USBOH3_UH2_DFD_OT11		0x2d4 0x6bc 0x000 0x4 0x0
#define MX6Q_PAD_NANDF_CLE__GPIO_6_7			0x2d4 0x6bc 0x000 0x5 0x0
#define MX6Q_PAD_NANDF_CLE__MIPI_CORE_DPHY_IN23		0x2d4 0x6bc 0x000 0x6 0x0
#define MX6Q_PAD_NANDF_CLE__TPSMP_HTRANS_0		0x2d4 0x6bc 0x000 0x7 0x0
#define MX6Q_PAD_NANDF_ALE__RAWNAND_ALE			0x2d8 0x6c0 0x000 0x0 0x0
#define MX6Q_PAD_NANDF_ALE__USDHC4_RST			0x2d8 0x6c0 0x000 0x1 0x0
#define MX6Q_PAD_NANDF_ALE__PCIE_CTRL_MUX_0		0x2d8 0x6c0 0x000 0x2 0x0
#define MX6Q_PAD_NANDF_ALE__USBOH3_UH3_DFD_OT12		0x2d8 0x6c0 0x000 0x3 0x0
#define MX6Q_PAD_NANDF_ALE__USBOH3_UH2_DFD_OT12		0x2d8 0x6c0 0x000 0x4 0x0
#define MX6Q_PAD_NANDF_ALE__GPIO_6_8			0x2d8 0x6c0 0x000 0x5 0x0
#define MX6Q_PAD_NANDF_ALE__MIPI_CR_DPHY_IN_24		0x2d8 0x6c0 0x000 0x6 0x0
#define MX6Q_PAD_NANDF_ALE__TPSMP_HTRANS_1		0x2d8 0x6c0 0x000 0x7 0x0
#define MX6Q_PAD_NANDF_WP_B__RAWNAND_RESETN		0x2dc 0x6c4 0x000 0x0 0x0
#define MX6Q_PAD_NANDF_WP_B__IPU2_SISG_5		0x2dc 0x6c4 0x000 0x1 0x0
#define MX6Q_PAD_NANDF_WP_B__PCIE_CTRL__MUX_1		0x2dc 0x6c4 0x000 0x2 0x0
#define MX6Q_PAD_NANDF_WP_B__USBOH3_UH3_DFDOT13		0x2dc 0x6c4 0x000 0x3 0x0
#define MX6Q_PAD_NANDF_WP_B__USBOH3_UH2_DFDOT13		0x2dc 0x6c4 0x000 0x4 0x0
#define MX6Q_PAD_NANDF_WP_B__GPIO_6_9			0x2dc 0x6c4 0x000 0x5 0x0
#define MX6Q_PAD_NANDF_WP_B__MIPI_CR_DPHY_OUT32		0x2dc 0x6c4 0x000 0x6 0x0
#define MX6Q_PAD_NANDF_WP_B__PL301_PER1_HSIZE_0		0x2dc 0x6c4 0x000 0x7 0x0
#define MX6Q_PAD_NANDF_RB0__RAWNAND_READY0		0x2e0 0x6c8 0x000 0x0 0x0
#define MX6Q_PAD_NANDF_RB0__IPU2_DI0_PIN1		0x2e0 0x6c8 0x000 0x1 0x0
#define MX6Q_PAD_NANDF_RB0__PCIE_CTRL_MUX_2		0x2e0 0x6c8 0x000 0x2 0x0
#define MX6Q_PAD_NANDF_RB0__USBOH3_UH3_DFD_OT14		0x2e0 0x6c8 0x000 0x3 0x0
#define MX6Q_PAD_NANDF_RB0__USBOH3_UH2_DFD_OT14		0x2e0 0x6c8 0x000 0x4 0x0
#define MX6Q_PAD_NANDF_RB0__GPIO_6_10			0x2e0 0x6c8 0x000 0x5 0x0
#define MX6Q_PAD_NANDF_RB0__MIPI_CR_DPHY_OUT_33		0x2e0 0x6c8 0x000 0x6 0x0
#define MX6Q_PAD_NANDF_RB0__PL301_PER1_HSIZE_1		0x2e0 0x6c8 0x000 0x7 0x0
#define MX6Q_PAD_NANDF_CS0__RAWNAND_CE0N		0x2e4 0x6cc 0x000 0x0 0x0
#define MX6Q_PAD_NANDF_CS0__USBOH3_UH3_DFD_OT15		0x2e4 0x6cc 0x000 0x3 0x0
#define MX6Q_PAD_NANDF_CS0__USBOH3_UH2_DFD_OT15		0x2e4 0x6cc 0x000 0x4 0x0
#define MX6Q_PAD_NANDF_CS0__GPIO_6_11			0x2e4 0x6cc 0x000 0x5 0x0
#define MX6Q_PAD_NANDF_CS0__PL301_PER1_HSIZE_2		0x2e4 0x6cc 0x000 0x7 0x0
#define MX6Q_PAD_NANDF_CS1__RAWNAND_CE1N		0x2e8 0x6d0 0x000 0x0 0x0
#define MX6Q_PAD_NANDF_CS1__USDHC4_VSELECT		0x2e8 0x6d0 0x000 0x1 0x0
#define MX6Q_PAD_NANDF_CS1__USDHC3_VSELECT		0x2e8 0x6d0 0x000 0x2 0x0
#define MX6Q_PAD_NANDF_CS1__PCIE_CTRL_MUX_3		0x2e8 0x6d0 0x000 0x4 0x0
#define MX6Q_PAD_NANDF_CS1__GPIO_6_14			0x2e8 0x6d0 0x000 0x5 0x0
#define MX6Q_PAD_NANDF_CS1__PL301_PER1_HRDYOUT		0x2e8 0x6d0 0x000 0x7 0x0
#define MX6Q_PAD_NANDF_CS2__RAWNAND_CE2N		0x2ec 0x6d4 0x000 0x0 0x0
#define MX6Q_PAD_NANDF_CS2__IPU1_SISG_0			0x2ec 0x6d4 0x000 0x1 0x0
#define MX6Q_PAD_NANDF_CS2__ESAI1_TX0			0x2ec 0x6d4 0x874 0x2 0x1
#define MX6Q_PAD_NANDF_CS2__WEIM_WEIM_CRE		0x2ec 0x6d4 0x000 0x3 0x0
#define MX6Q_PAD_NANDF_CS2__CCM_CLKO2			0x2ec 0x6d4 0x000 0x4 0x0
#define MX6Q_PAD_NANDF_CS2__GPIO_6_15			0x2ec 0x6d4 0x000 0x5 0x0
#define MX6Q_PAD_NANDF_CS2__IPU2_SISG_0			0x2ec 0x6d4 0x000 0x6 0x0
#define MX6Q_PAD_NANDF_CS3__RAWNAND_CE3N		0x2f0 0x6d8 0x000 0x0 0x0
#define MX6Q_PAD_NANDF_CS3__IPU1_SISG_1			0x2f0 0x6d8 0x000 0x1 0x0
#define MX6Q_PAD_NANDF_CS3__ESAI1_TX1			0x2f0 0x6d8 0x878 0x2 0x1
#define MX6Q_PAD_NANDF_CS3__WEIM_WEIM_A_26		0x2f0 0x6d8 0x000 0x3 0x0
#define MX6Q_PAD_NANDF_CS3__PCIE_CTRL_MUX_4		0x2f0 0x6d8 0x000 0x4 0x0
#define MX6Q_PAD_NANDF_CS3__GPIO_6_16			0x2f0 0x6d8 0x000 0x5 0x0
#define MX6Q_PAD_NANDF_CS3__IPU2_SISG_1			0x2f0 0x6d8 0x000 0x6 0x0
#define MX6Q_PAD_NANDF_CS3__TPSMP_CLK			0x2f0 0x6d8 0x000 0x7 0x0
#define MX6Q_PAD_SD4_CMD__USDHC4_CMD			0x2f4 0x6dc 0x000 0x0 0x0
#define MX6Q_PAD_SD4_CMD__RAWNAND_RDN			0x2f4 0x6dc 0x000 0x1 0x0
#define MX6Q_PAD_SD4_CMD__UART3_TXD			0x2f4 0x6dc 0x000 0x2 0x0
#define MX6Q_PAD_SD4_CMD__PCIE_CTRL_MUX_5		0x2f4 0x6dc 0x000 0x4 0x0
#define MX6Q_PAD_SD4_CMD__GPIO_7_9			0x2f4 0x6dc 0x000 0x5 0x0
#define MX6Q_PAD_SD4_CMD__TPSMP_HDATA_DIR		0x2f4 0x6dc 0x000 0x7 0x0
#define MX6Q_PAD_SD4_CLK__USDHC4_CLK			0x2f8 0x6e0 0x000 0x0 0x0
#define MX6Q_PAD_SD4_CLK__RAWNAND_WRN			0x2f8 0x6e0 0x000 0x1 0x0
#define MX6Q_PAD_SD4_CLK__UART3_RXD			0x2f8 0x6e0 0x930 0x2 0x3
#define MX6Q_PAD_SD4_CLK__PCIE_CTRL_MUX_6		0x2f8 0x6e0 0x000 0x4 0x0
#define MX6Q_PAD_SD4_CLK__GPIO_7_10			0x2f8 0x6e0 0x000 0x5 0x0
#define MX6Q_PAD_NANDF_D0__RAWNAND_D0			0x2fc 0x6e4 0x000 0x0 0x0
#define MX6Q_PAD_NANDF_D0__USDHC1_DAT4			0x2fc 0x6e4 0x000 0x1 0x0
#define MX6Q_PAD_NANDF_D0__GPU3D_GPU_DBG_OUT_0		0x2fc 0x6e4 0x000 0x2 0x0
#define MX6Q_PAD_NANDF_D0__USBOH3_UH2_DFD_OUT16		0x2fc 0x6e4 0x000 0x3 0x0
#define MX6Q_PAD_NANDF_D0__USBOH3_UH3_DFD_OUT16		0x2fc 0x6e4 0x000 0x4 0x0
#define MX6Q_PAD_NANDF_D0__GPIO_2_0			0x2fc 0x6e4 0x000 0x5 0x0
#define MX6Q_PAD_NANDF_D0__IPU1_IPU_DIAG_BUS_0		0x2fc 0x6e4 0x000 0x6 0x0
#define MX6Q_PAD_NANDF_D0__IPU2_IPU_DIAG_BUS_0		0x2fc 0x6e4 0x000 0x7 0x0
#define MX6Q_PAD_NANDF_D1__RAWNAND_D1			0x300 0x6e8 0x000 0x0 0x0
#define MX6Q_PAD_NANDF_D1__USDHC1_DAT5			0x300 0x6e8 0x000 0x1 0x0
#define MX6Q_PAD_NANDF_D1__GPU3D_GPU_DEBUG_OUT1		0x300 0x6e8 0x000 0x2 0x0
#define MX6Q_PAD_NANDF_D1__USBOH3_UH2_DFD_OUT17		0x300 0x6e8 0x000 0x3 0x0
#define MX6Q_PAD_NANDF_D1__USBOH3_UH3_DFD_OUT17		0x300 0x6e8 0x000 0x4 0x0
#define MX6Q_PAD_NANDF_D1__GPIO_2_1			0x300 0x6e8 0x000 0x5 0x0
#define MX6Q_PAD_NANDF_D1__IPU1_IPU_DIAG_BUS_1		0x300 0x6e8 0x000 0x6 0x0
#define MX6Q_PAD_NANDF_D1__IPU2_IPU_DIAG_BUS_1		0x300 0x6e8 0x000 0x7 0x0
#define MX6Q_PAD_NANDF_D2__RAWNAND_D2			0x304 0x6ec 0x000 0x0 0x0
#define MX6Q_PAD_NANDF_D2__USDHC1_DAT6			0x304 0x6ec 0x000 0x1 0x0
#define MX6Q_PAD_NANDF_D2__GPU3D_GPU_DBG_OUT_2		0x304 0x6ec 0x000 0x2 0x0
#define MX6Q_PAD_NANDF_D2__USBOH3_UH2_DFD_OUT18		0x304 0x6ec 0x000 0x3 0x0
#define MX6Q_PAD_NANDF_D2__USBOH3_UH3_DFD_OUT18		0x304 0x6ec 0x000 0x4 0x0
#define MX6Q_PAD_NANDF_D2__GPIO_2_2			0x304 0x6ec 0x000 0x5 0x0
#define MX6Q_PAD_NANDF_D2__IPU1_IPU_DIAG_BUS_2		0x304 0x6ec 0x000 0x6 0x0
#define MX6Q_PAD_NANDF_D2__IPU2_IPU_DIAG_BUS_2		0x304 0x6ec 0x000 0x7 0x0
#define MX6Q_PAD_NANDF_D3__RAWNAND_D3			0x308 0x6f0 0x000 0x0 0x0
#define MX6Q_PAD_NANDF_D3__USDHC1_DAT7			0x308 0x6f0 0x000 0x1 0x0
#define MX6Q_PAD_NANDF_D3__GPU3D_GPU_DBG_OUT_3		0x308 0x6f0 0x000 0x2 0x0
#define MX6Q_PAD_NANDF_D3__USBOH3_UH2_DFD_OUT19		0x308 0x6f0 0x000 0x3 0x0
#define MX6Q_PAD_NANDF_D3__USBOH3_UH3_DFD_OUT19		0x308 0x6f0 0x000 0x4 0x0
#define MX6Q_PAD_NANDF_D3__GPIO_2_3			0x308 0x6f0 0x000 0x5 0x0
#define MX6Q_PAD_NANDF_D3__IPU1_IPU_DIAG_BUS_3		0x308 0x6f0 0x000 0x6 0x0
#define MX6Q_PAD_NANDF_D3__IPU2_IPU_DIAG_BUS_3		0x308 0x6f0 0x000 0x7 0x0
#define MX6Q_PAD_NANDF_D4__RAWNAND_D4			0x30c 0x6f4 0x000 0x0 0x0
#define MX6Q_PAD_NANDF_D4__USDHC2_DAT4			0x30c 0x6f4 0x000 0x1 0x0
#define MX6Q_PAD_NANDF_D4__GPU3D_GPU_DBG_OUT_4		0x30c 0x6f4 0x000 0x2 0x0
#define MX6Q_PAD_NANDF_D4__USBOH3_UH2_DFD_OUT20		0x30c 0x6f4 0x000 0x3 0x0
#define MX6Q_PAD_NANDF_D4__USBOH3_UH3_DFD_OUT20		0x30c 0x6f4 0x000 0x4 0x0
#define MX6Q_PAD_NANDF_D4__GPIO_2_4			0x30c 0x6f4 0x000 0x5 0x0
#define MX6Q_PAD_NANDF_D4__IPU1_IPU_DIAG_BUS_4		0x30c 0x6f4 0x000 0x6 0x0
#define MX6Q_PAD_NANDF_D4__IPU2_IPU_DIAG_BUS_4		0x30c 0x6f4 0x000 0x7 0x0
#define MX6Q_PAD_NANDF_D5__RAWNAND_D5			0x310 0x6f8 0x000 0x0 0x0
#define MX6Q_PAD_NANDF_D5__USDHC2_DAT5			0x310 0x6f8 0x000 0x1 0x0
#define MX6Q_PAD_NANDF_D5__GPU3D_GPU_DBG_OUT_5		0x310 0x6f8 0x000 0x2 0x0
#define MX6Q_PAD_NANDF_D5__USBOH3_UH2_DFD_OUT21		0x310 0x6f8 0x000 0x3 0x0
#define MX6Q_PAD_NANDF_D5__USBOH3_UH3_DFD_OUT21		0x310 0x6f8 0x000 0x4 0x0
#define MX6Q_PAD_NANDF_D5__GPIO_2_5			0x310 0x6f8 0x000 0x5 0x0
#define MX6Q_PAD_NANDF_D5__IPU1_IPU_DIAG_BUS_5		0x310 0x6f8 0x000 0x6 0x0
#define MX6Q_PAD_NANDF_D5__IPU2_IPU_DIAG_BUS_5		0x310 0x6f8 0x000 0x7 0x0
#define MX6Q_PAD_NANDF_D6__RAWNAND_D6			0x314 0x6fc 0x000 0x0 0x0
#define MX6Q_PAD_NANDF_D6__USDHC2_DAT6			0x314 0x6fc 0x000 0x1 0x0
#define MX6Q_PAD_NANDF_D6__GPU3D_GPU_DBG_OUT_6		0x314 0x6fc 0x000 0x2 0x0
#define MX6Q_PAD_NANDF_D6__USBOH3_UH2_DFD_OUT22		0x314 0x6fc 0x000 0x3 0x0
#define MX6Q_PAD_NANDF_D6__USBOH3_UH3_DFD_OUT22		0x314 0x6fc 0x000 0x4 0x0
#define MX6Q_PAD_NANDF_D6__GPIO_2_6			0x314 0x6fc 0x000 0x5 0x0
#define MX6Q_PAD_NANDF_D6__IPU1_IPU_DIAG_BUS_6		0x314 0x6fc 0x000 0x6 0x0
#define MX6Q_PAD_NANDF_D6__IPU2_IPU_DIAG_BUS_6		0x314 0x6fc 0x000 0x7 0x0
#define MX6Q_PAD_NANDF_D7__RAWNAND_D7			0x318 0x700 0x000 0x0 0x0
#define MX6Q_PAD_NANDF_D7__USDHC2_DAT7			0x318 0x700 0x000 0x1 0x0
#define MX6Q_PAD_NANDF_D7__GPU3D_GPU_DBG_OUT_7		0x318 0x700 0x000 0x2 0x0
#define MX6Q_PAD_NANDF_D7__USBOH3_UH2_DFD_OUT23		0x318 0x700 0x000 0x3 0x0
#define MX6Q_PAD_NANDF_D7__USBOH3_UH3_DFD_OUT23		0x318 0x700 0x000 0x4 0x0
#define MX6Q_PAD_NANDF_D7__GPIO_2_7			0x318 0x700 0x000 0x5 0x0
#define MX6Q_PAD_NANDF_D7__IPU1_IPU_DIAG_BUS_7		0x318 0x700 0x000 0x6 0x0
#define MX6Q_PAD_NANDF_D7__IPU2_IPU_DIAG_BUS_7		0x318 0x700 0x000 0x7 0x0
#define MX6Q_PAD_SD4_DAT0__RAWNAND_D8			0x31c 0x704 0x000 0x0 0x0
#define MX6Q_PAD_SD4_DAT0__USDHC4_DAT0			0x31c 0x704 0x000 0x1 0x0
#define MX6Q_PAD_SD4_DAT0__RAWNAND_DQS			0x31c 0x704 0x000 0x2 0x0
#define MX6Q_PAD_SD4_DAT0__USBOH3_UH2_DFD_OUT24		0x31c 0x704 0x000 0x3 0x0
#define MX6Q_PAD_SD4_DAT0__USBOH3_UH3_DFD_OUT24		0x31c 0x704 0x000 0x4 0x0
#define MX6Q_PAD_SD4_DAT0__GPIO_2_8			0x31c 0x704 0x000 0x5 0x0
#define MX6Q_PAD_SD4_DAT0__IPU1_IPU_DIAG_BUS_8		0x31c 0x704 0x000 0x6 0x0
#define MX6Q_PAD_SD4_DAT0__IPU2_IPU_DIAG_BUS_8		0x31c 0x704 0x000 0x7 0x0
#define MX6Q_PAD_SD4_DAT1__RAWNAND_D9			0x320 0x708 0x000 0x0 0x0
#define MX6Q_PAD_SD4_DAT1__USDHC4_DAT1			0x320 0x708 0x000 0x1 0x0
#define MX6Q_PAD_SD4_DAT1__PWM3_PWMO			0x320 0x708 0x000 0x2 0x0
#define MX6Q_PAD_SD4_DAT1__USBOH3_UH2_DFD_OUT25		0x320 0x708 0x000 0x3 0x0
#define MX6Q_PAD_SD4_DAT1__USBOH3_UH3_DFD_OUT25		0x320 0x708 0x000 0x4 0x0
#define MX6Q_PAD_SD4_DAT1__GPIO_2_9			0x320 0x708 0x000 0x5 0x0
#define MX6Q_PAD_SD4_DAT1__IPU1_IPU_DIAG_BUS_9		0x320 0x708 0x000 0x6 0x0
#define MX6Q_PAD_SD4_DAT1__IPU2_IPU_DIAG_BUS_9		0x320 0x708 0x000 0x7 0x0
#define MX6Q_PAD_SD4_DAT2__RAWNAND_D10			0x324 0x70c 0x000 0x0 0x0
#define MX6Q_PAD_SD4_DAT2__USDHC4_DAT2			0x324 0x70c 0x000 0x1 0x0
#define MX6Q_PAD_SD4_DAT2__PWM4_PWMO			0x324 0x70c 0x000 0x2 0x0
#define MX6Q_PAD_SD4_DAT2__USBOH3_UH2_DFD_OUT26		0x324 0x70c 0x000 0x3 0x0
#define MX6Q_PAD_SD4_DAT2__USBOH3_UH3_DFD_OUT26		0x324 0x70c 0x000 0x4 0x0
#define MX6Q_PAD_SD4_DAT2__GPIO_2_10			0x324 0x70c 0x000 0x5 0x0
#define MX6Q_PAD_SD4_DAT2__IPU1_IPU_DIAG_BUS_10		0x324 0x70c 0x000 0x6 0x0
#define MX6Q_PAD_SD4_DAT2__IPU2_IPU_DIAG_BUS_10		0x324 0x70c 0x000 0x7 0x0
#define MX6Q_PAD_SD4_DAT3__RAWNAND_D11			0x328 0x710 0x000 0x0 0x0
#define MX6Q_PAD_SD4_DAT3__USDHC4_DAT3			0x328 0x710 0x000 0x1 0x0
#define MX6Q_PAD_SD4_DAT3__USBOH3_UH2_DFD_OUT27		0x328 0x710 0x000 0x3 0x0
#define MX6Q_PAD_SD4_DAT3__USBOH3_UH3_DFD_OUT27		0x328 0x710 0x000 0x4 0x0
#define MX6Q_PAD_SD4_DAT3__GPIO_2_11			0x328 0x710 0x000 0x5 0x0
#define MX6Q_PAD_SD4_DAT3__IPU1_IPU_DIAG_BUS_11		0x328 0x710 0x000 0x6 0x0
#define MX6Q_PAD_SD4_DAT3__IPU2_IPU_DIAG_BUS_11		0x328 0x710 0x000 0x7 0x0
#define MX6Q_PAD_SD4_DAT4__RAWNAND_D12			0x32c 0x714 0x000 0x0 0x0
#define MX6Q_PAD_SD4_DAT4__USDHC4_DAT4			0x32c 0x714 0x000 0x1 0x0
#define MX6Q_PAD_SD4_DAT4__UART2_RXD			0x32c 0x714 0x928 0x2 0x6
#define MX6Q_PAD_SD4_DAT4__USBOH3_UH2_DFD_OUT28		0x32c 0x714 0x000 0x3 0x0
#define MX6Q_PAD_SD4_DAT4__USBOH3_UH3_DFD_OUT28		0x32c 0x714 0x000 0x4 0x0
#define MX6Q_PAD_SD4_DAT4__GPIO_2_12			0x32c 0x714 0x000 0x5 0x0
#define MX6Q_PAD_SD4_DAT4__IPU1_IPU_DIAG_BUS_12		0x32c 0x714 0x000 0x6 0x0
#define MX6Q_PAD_SD4_DAT4__IPU2_IPU_DIAG_BUS_12		0x32c 0x714 0x000 0x7 0x0
#define MX6Q_PAD_SD4_DAT5__RAWNAND_D13			0x330 0x718 0x000 0x0 0x0
#define MX6Q_PAD_SD4_DAT5__USDHC4_DAT5			0x330 0x718 0x000 0x1 0x0
#define MX6Q_PAD_SD4_DAT5__UART2_RTS			0x330 0x718 0x924 0x2 0x4
#define MX6Q_PAD_SD4_DAT5__USBOH3_UH2_DFD_OUT29		0x330 0x718 0x000 0x3 0x0
#define MX6Q_PAD_SD4_DAT5__USBOH3_UH3_DFD_OUT29		0x330 0x718 0x000 0x4 0x0
#define MX6Q_PAD_SD4_DAT5__GPIO_2_13			0x330 0x718 0x000 0x5 0x0
#define MX6Q_PAD_SD4_DAT5__IPU1_IPU_DIAG_BUS_13		0x330 0x718 0x000 0x6 0x0
#define MX6Q_PAD_SD4_DAT5__IPU2_IPU_DIAG_BUS_13		0x330 0x718 0x000 0x7 0x0
#define MX6Q_PAD_SD4_DAT6__RAWNAND_D14			0x334 0x71c 0x000 0x0 0x0
#define MX6Q_PAD_SD4_DAT6__USDHC4_DAT6			0x334 0x71c 0x000 0x1 0x0
#define MX6Q_PAD_SD4_DAT6__UART2_CTS			0x334 0x71c 0x924 0x2 0x5
#define MX6Q_PAD_SD4_DAT6__USBOH3_UH2_DFD_OUT30		0x334 0x71c 0x000 0x3 0x0
#define MX6Q_PAD_SD4_DAT6__USBOH3_UH3_DFD_OUT30		0x334 0x71c 0x000 0x4 0x0
#define MX6Q_PAD_SD4_DAT6__GPIO_2_14			0x334 0x71c 0x000 0x5 0x0
#define MX6Q_PAD_SD4_DAT6__IPU1_IPU_DIAG_BUS_14		0x334 0x71c 0x000 0x6 0x0
#define MX6Q_PAD_SD4_DAT6__IPU2_IPU_DIAG_BUS_14		0x334 0x71c 0x000 0x7 0x0
#define MX6Q_PAD_SD4_DAT7__RAWNAND_D15			0x338 0x720 0x000 0x0 0x0
#define MX6Q_PAD_SD4_DAT7__USDHC4_DAT7			0x338 0x720 0x000 0x1 0x0
#define MX6Q_PAD_SD4_DAT7__UART2_TXD			0x338 0x720 0x000 0x2 0x0
#define MX6Q_PAD_SD4_DAT7__USBOH3_UH2_DFD_OUT31		0x338 0x720 0x000 0x3 0x0
#define MX6Q_PAD_SD4_DAT7__USBOH3_UH3_DFD_OUT31		0x338 0x720 0x000 0x4 0x0
#define MX6Q_PAD_SD4_DAT7__GPIO_2_15			0x338 0x720 0x000 0x5 0x0
#define MX6Q_PAD_SD4_DAT7__IPU1_IPU_DIAG_BUS_15		0x338 0x720 0x000 0x6 0x0
#define MX6Q_PAD_SD4_DAT7__IPU2_IPU_DIAG_BUS_15		0x338 0x720 0x000 0x7 0x0
#define MX6Q_PAD_SD1_DAT1__USDHC1_DAT1			0x33c 0x724 0x000 0x0 0x0
#define MX6Q_PAD_SD1_DAT1__ECSPI5_SS0			0x33c 0x724 0x834 0x1 0x1
#define MX6Q_PAD_SD1_DAT1__PWM3_PWMO			0x33c 0x724 0x000 0x2 0x0
#define MX6Q_PAD_SD1_DAT1__GPT_CAPIN2			0x33c 0x724 0x000 0x3 0x0
#define MX6Q_PAD_SD1_DAT1__PCIE_CTRL_MUX_7		0x33c 0x724 0x000 0x4 0x0
#define MX6Q_PAD_SD1_DAT1__GPIO_1_17			0x33c 0x724 0x000 0x5 0x0
#define MX6Q_PAD_SD1_DAT1__HDMI_TX_OPHYDTB_0		0x33c 0x724 0x000 0x6 0x0
#define MX6Q_PAD_SD1_DAT1__ANATOP_TESTO_8		0x33c 0x724 0x000 0x7 0x0
#define MX6Q_PAD_SD1_DAT0__USDHC1_DAT0			0x340 0x728 0x000 0x0 0x0
#define MX6Q_PAD_SD1_DAT0__ECSPI5_MISO			0x340 0x728 0x82c 0x1 0x1
#define MX6Q_PAD_SD1_DAT0__CAAM_WRAP_RNG_OSCOBS		0x340 0x728 0x000 0x2 0x0
#define MX6Q_PAD_SD1_DAT0__GPT_CAPIN1			0x340 0x728 0x000 0x3 0x0
#define MX6Q_PAD_SD1_DAT0__PCIE_CTRL_MUX_8		0x340 0x728 0x000 0x4 0x0
#define MX6Q_PAD_SD1_DAT0__GPIO_1_16			0x340 0x728 0x000 0x5 0x0
#define MX6Q_PAD_SD1_DAT0__HDMI_TX_OPHYDTB_1		0x340 0x728 0x000 0x6 0x0
#define MX6Q_PAD_SD1_DAT0__ANATOP_TESTO_7		0x340 0x728 0x000 0x7 0x0
#define MX6Q_PAD_SD1_DAT3__USDHC1_DAT3			0x344 0x72c 0x000 0x0 0x0
#define MX6Q_PAD_SD1_DAT3__ECSPI5_SS2			0x344 0x72c 0x000 0x1 0x0
#define MX6Q_PAD_SD1_DAT3__GPT_CMPOUT3			0x344 0x72c 0x000 0x2 0x0
#define MX6Q_PAD_SD1_DAT3__PWM1_PWMO			0x344 0x72c 0x000 0x3 0x0
#define MX6Q_PAD_SD1_DAT3__WDOG2_WDOG_B			0x344 0x72c 0x000 0x4 0x0
#define MX6Q_PAD_SD1_DAT3__GPIO_1_21			0x344 0x72c 0x000 0x5 0x0
#define MX6Q_PAD_SD1_DAT3__WDOG2_WDOG_RST_B_DEB		0x344 0x72c 0x000 0x6 0x0
#define MX6Q_PAD_SD1_DAT3__ANATOP_TESTO_6		0x344 0x72c 0x000 0x7 0x0
#define MX6Q_PAD_SD1_CMD__USDHC1_CMD			0x348 0x730 0x000 0x0 0x0
#define MX6Q_PAD_SD1_CMD__ECSPI5_MOSI			0x348 0x730 0x830 0x1 0x0
#define MX6Q_PAD_SD1_CMD__PWM4_PWMO			0x348 0x730 0x000 0x2 0x0
#define MX6Q_PAD_SD1_CMD__GPT_CMPOUT1			0x348 0x730 0x000 0x3 0x0
#define MX6Q_PAD_SD1_CMD__GPIO_1_18			0x348 0x730 0x000 0x5 0x0
#define MX6Q_PAD_SD1_CMD__ANATOP_TESTO_5		0x348 0x730 0x000 0x7 0x0
#define MX6Q_PAD_SD1_DAT2__USDHC1_DAT2			0x34c 0x734 0x000 0x0 0x0
#define MX6Q_PAD_SD1_DAT2__ECSPI5_SS1			0x34c 0x734 0x838 0x1 0x1
#define MX6Q_PAD_SD1_DAT2__GPT_CMPOUT2			0x34c 0x734 0x000 0x2 0x0
#define MX6Q_PAD_SD1_DAT2__PWM2_PWMO			0x34c 0x734 0x000 0x3 0x0
#define MX6Q_PAD_SD1_DAT2__WDOG1_WDOG_B			0x34c 0x734 0x000 0x4 0x0
#define MX6Q_PAD_SD1_DAT2__GPIO_1_19			0x34c 0x734 0x000 0x5 0x0
#define MX6Q_PAD_SD1_DAT2__WDOG1_WDOG_RST_B_DEB		0x34c 0x734 0x000 0x6 0x0
#define MX6Q_PAD_SD1_DAT2__ANATOP_TESTO_4		0x34c 0x734 0x000 0x7 0x0
#define MX6Q_PAD_SD1_CLK__USDHC1_CLK			0x350 0x738 0x000 0x0 0x0
#define MX6Q_PAD_SD1_CLK__ECSPI5_SCLK			0x350 0x738 0x828 0x1 0x0
#define MX6Q_PAD_SD1_CLK__OSC32K_32K_OUT		0x350 0x738 0x000 0x2 0x0
#define MX6Q_PAD_SD1_CLK__GPT_CLKIN			0x350 0x738 0x000 0x3 0x0
#define MX6Q_PAD_SD1_CLK__GPIO_1_20			0x350 0x738 0x000 0x5 0x0
#define MX6Q_PAD_SD1_CLK__PHY_DTB_0			0x350 0x738 0x000 0x6 0x0
#define MX6Q_PAD_SD1_CLK__SATA_PHY_DTB_0		0x350 0x738 0x000 0x7 0x0
#define MX6Q_PAD_SD2_CLK__USDHC2_CLK			0x354 0x73c 0x000 0x0 0x0
#define MX6Q_PAD_SD2_CLK__ECSPI5_SCLK			0x354 0x73c 0x828 0x1 0x1
#define MX6Q_PAD_SD2_CLK__KPP_COL_5			0x354 0x73c 0x8e8 0x2 0x3
#define MX6Q_PAD_SD2_CLK__AUDMUX_AUD4_RXFS		0x354 0x73c 0x7c0 0x3 0x1
#define MX6Q_PAD_SD2_CLK__PCIE_CTRL_MUX_9		0x354 0x73c 0x000 0x4 0x0
#define MX6Q_PAD_SD2_CLK__GPIO_1_10			0x354 0x73c 0x000 0x5 0x0
#define MX6Q_PAD_SD2_CLK__PHY_DTB_1			0x354 0x73c 0x000 0x6 0x0
#define MX6Q_PAD_SD2_CLK__SATA_PHY_DTB_1		0x354 0x73c 0x000 0x7 0x0
#define MX6Q_PAD_SD2_CMD__USDHC2_CMD			0x358 0x740 0x000 0x0 0x0
#define MX6Q_PAD_SD2_CMD__ECSPI5_MOSI			0x358 0x740 0x830 0x1 0x1
#define MX6Q_PAD_SD2_CMD__KPP_ROW_5			0x358 0x740 0x8f4 0x2 0x2
#define MX6Q_PAD_SD2_CMD__AUDMUX_AUD4_RXC		0x358 0x740 0x7bc 0x3 0x1
#define MX6Q_PAD_SD2_CMD__PCIE_CTRL_MUX_10		0x358 0x740 0x000 0x4 0x0
#define MX6Q_PAD_SD2_CMD__GPIO_1_11			0x358 0x740 0x000 0x5 0x0
#define MX6Q_PAD_SD2_DAT3__USDHC2_DAT3			0x35c 0x744 0x000 0x0 0x0
#define MX6Q_PAD_SD2_DAT3__ECSPI5_SS3			0x35c 0x744 0x000 0x1 0x0
#define MX6Q_PAD_SD2_DAT3__KPP_COL_6			0x35c 0x744 0x8ec 0x2 0x2
#define MX6Q_PAD_SD2_DAT3__AUDMUX_AUD4_TXC		0x35c 0x744 0x7c4 0x3 0x1
#define MX6Q_PAD_SD2_DAT3__PCIE_CTRL_MUX_11		0x35c 0x744 0x000 0x4 0x0
#define MX6Q_PAD_SD2_DAT3__GPIO_1_12			0x35c 0x744 0x000 0x5 0x0
#define MX6Q_PAD_SD2_DAT3__SJC_DONE			0x35c 0x744 0x000 0x6 0x0
#define MX6Q_PAD_SD2_DAT3__ANATOP_TESTO_3		0x35c 0x744 0x000 0x7 0x0
#define MX6Q_PAD_ENET_RX_ER__ANATOP_USBOTG_ID		0x1d8 0x4ec 0x000 0x0 0x0
#define MX6Q_PAD_GPIO_1__ANATOP_USBOTG_ID		0x224 0x5f4 0x000 0x3 0x0

#endif /* __DTS_IMX6Q_PINFUNC_H */
