#-------------------------------------------------------------------------------------------------------
comp  : clean jg
#-------------------------------------------------------------------------------------------------------
vcs   :
	vcs  \
	      -cpp g++-4.8 -cc gcc-4.8 -LDFLAGS -Wl,--no-as-needed \
              -l vcs.log \
              -timescale=1ns/1ns \
              -fsdb  -full64  -R  +vc  +v2k  -sverilog  -debug_all  \
              -f filelist.f
               
#-------------------------------------------------------------------------------------------------------
gui    :
	./simv -gui	
#-------------------------------------------------------------------------------------------------------
verdi : 
	verdi -f filelist.f -ssf tb.fsdb &
#-------------------------------------------------------------------------------------------------------
sim    :
	./simv -l simv.log
#-------------------------------------------------------------------------------------------------------
clean  :
	 rm  -rf  *~  core  csrc  simv*  vc_hdrs.h  ucli.key  urg* *.log  novas.* *.fsdb* verdiLog  64* DVEfiles *.vpd vfastLog *.vcd ./jgproject
#-------------------------------------------------------------------------------------------------------
jg     :
	 jg half_adder_sva.tcl

