#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_000001dacb13c140 .scope module, "tb" "tb" 2 35;
 .timescale 0 0;
v000001dacb1336a0_0 .var "clk", 0 0;
v000001dacb132de0_0 .var "complete", 0 0;
v000001dacb132e80_0 .net "out_addr", 7 0, v000001dacb1334c0_0;  1 drivers
v000001dacb132f20_0 .net "ram_out", 31 0, L_000001dacb13e980;  1 drivers
S_000001dacb13c2d0 .scope module, "cic1" "rom_to_ram_load" 2 41, 2 1 0, S_000001dacb13c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "complete";
    .port_info 2 /OUTPUT 8 "addr";
P_000001dacb266a70 .param/l "addr_width" 0 2 2, +C4<00000000000000000000000000001000>;
P_000001dacb266aa8 .param/l "data_width" 0 2 2, +C4<00000000000000000000000000100000>;
v000001dacb132980_0 .net "addr", 7 0, v000001dacb1334c0_0;  alias, 1 drivers
v000001dacb133420_0 .net "clk", 0 0, v000001dacb1336a0_0;  1 drivers
v000001dacb132c00_0 .net "complete", 0 0, v000001dacb132de0_0;  1 drivers
v000001dacb1334c0_0 .var "counter_reg", 7 0;
v000001dacb132a20_0 .var "counter_reg_next", 7 0;
v000001dacb132d40_0 .net "fetched_data", 31 0, L_000001dacb13eb40;  1 drivers
E_000001dacb269310 .event anyedge, v000001dacb1334c0_0;
S_000001dacb137fa0 .scope module, "circ1" "ROM" 2 10, 3 1 0, S_000001dacb13c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "read_addr";
    .port_info 1 /OUTPUT 32 "read_data";
P_000001dacb12c7d0 .param/l "addr_width" 0 3 2, +C4<00000000000000000000000000001000>;
P_000001dacb12c808 .param/l "data_width" 0 3 2, +C4<00000000000000000000000000100000>;
L_000001dacb13eb40 .functor BUFZ 32, v000001dacb266ba0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dacb266ba0_0 .var "data", 31 0;
v000001dacb138130_0 .net "read_addr", 7 0, v000001dacb1334c0_0;  alias, 1 drivers
v000001dacb1381d0_0 .net "read_data", 31 0, L_000001dacb13eb40;  alias, 1 drivers
E_000001dacb269bd0 .event anyedge, v000001dacb138130_0;
S_000001dacb138270 .scope module, "circ2" "RAM" 2 11, 4 1 0, S_000001dacb13c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "read_addr";
    .port_info 3 /INPUT 8 "wr_addr";
    .port_info 4 /INPUT 32 "wr_data";
    .port_info 5 /OUTPUT 32 "read_data";
P_000001dacb12de60 .param/l "addr_width" 0 4 2, +C4<00000000000000000000000000001000>;
P_000001dacb12de98 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
L_000001dacb13ed00 .functor BUFZ 32, L_000001dacb133060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dacb266480_0 .net *"_ivl_0", 31 0, L_000001dacb133060;  1 drivers
v000001dacb266520_0 .net "clk", 0 0, v000001dacb1336a0_0;  alias, 1 drivers
v000001dacb2665c0 .array "ram", 0 15, 31 0;
o000001dacb1410c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001dacb266660_0 .net "read_addr", 7 0, o000001dacb1410c8;  0 drivers
v000001dacb266700_0 .net "read_data", 31 0, L_000001dacb13ed00;  1 drivers
L_000001dacb194018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001dacb2667a0_0 .net "we", 0 0, L_000001dacb194018;  1 drivers
v000001dacb266840_0 .net "wr_addr", 7 0, v000001dacb1334c0_0;  alias, 1 drivers
v000001dacb133380_0 .net "wr_data", 31 0, L_000001dacb13eb40;  alias, 1 drivers
E_000001dacb2693d0 .event posedge, v000001dacb266520_0;
L_000001dacb133060 .array/port v000001dacb2665c0, o000001dacb1410c8;
S_000001dacb26bd30 .scope module, "circ2" "RAM" 2 46, 4 1 0, S_000001dacb13c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "read_addr";
    .port_info 3 /INPUT 8 "wr_addr";
    .port_info 4 /INPUT 32 "wr_data";
    .port_info 5 /OUTPUT 32 "read_data";
P_000001dacb26bec0 .param/l "addr_width" 0 4 2, +C4<00000000000000000000000000001000>;
P_000001dacb26bef8 .param/l "data_width" 0 4 2, +C4<00000000000000000000000000100000>;
L_000001dacb13e980 .functor BUFZ 32, L_000001dacb133100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dacb132fc0_0 .net *"_ivl_0", 31 0, L_000001dacb133100;  1 drivers
o000001dacb1413c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001dacb132ac0_0 .net "clk", 0 0, o000001dacb1413c8;  0 drivers
v000001dacb1331a0 .array "ram", 0 15, 31 0;
v000001dacb132840_0 .net "read_addr", 7 0, v000001dacb1334c0_0;  alias, 1 drivers
v000001dacb133560_0 .net "read_data", 31 0, L_000001dacb13e980;  alias, 1 drivers
o000001dacb141428 .functor BUFZ 1, C4<z>; HiZ drive
v000001dacb132b60_0 .net "we", 0 0, o000001dacb141428;  0 drivers
o000001dacb141458 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001dacb132ca0_0 .net "wr_addr", 7 0, o000001dacb141458;  0 drivers
o000001dacb141488 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001dacb133600_0 .net "wr_data", 31 0, o000001dacb141488;  0 drivers
E_000001dacb269290 .event posedge, v000001dacb132ac0_0;
L_000001dacb133100 .array/port v000001dacb1331a0, v000001dacb1334c0_0;
    .scope S_000001dacb137fa0;
T_0 ;
    %wait E_000001dacb269bd0;
    %load/vec4 v000001dacb138130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001dacb266ba0_0, 0, 32;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001dacb266ba0_0, 0, 32;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000001dacb266ba0_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v000001dacb266ba0_0, 0, 32;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001dacb138270;
T_1 ;
    %wait E_000001dacb2693d0;
    %load/vec4 v000001dacb2667a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001dacb133380_0;
    %ix/getv 4, v000001dacb266840_0;
    %store/vec4a v000001dacb2665c0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001dacb13c2d0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dacb1334c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dacb132a20_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_000001dacb13c2d0;
T_3 ;
    %wait E_000001dacb2693d0;
    %load/vec4 v000001dacb132c00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001dacb132a20_0;
    %store/vec4 v000001dacb1334c0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001dacb1334c0_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001dacb13c2d0;
T_4 ;
    %wait E_000001dacb269310;
    %load/vec4 v000001dacb1334c0_0;
    %addi 1, 0, 8;
    %store/vec4 v000001dacb132a20_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001dacb26bd30;
T_5 ;
    %wait E_000001dacb269290;
    %load/vec4 v000001dacb132b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001dacb133600_0;
    %ix/getv 4, v000001dacb132ca0_0;
    %store/vec4a v000001dacb1331a0, 4, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001dacb13c140;
T_6 ;
    %load/vec4 v000001dacb1336a0_0;
    %inv;
    %store/vec4 v000001dacb1336a0_0, 0, 1;
    %delay 20, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000001dacb13c140;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dacb1336a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dacb132de0_0, 0, 1;
    %delay 400, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dacb132de0_0, 0, 1;
    %delay 4000, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001dacb13c140;
T_8 ;
    %vpi_call 2 66 "$monitor", "complete = %b\012 clk=%b \012 out_addr=%b\012", v000001dacb132de0_0, v000001dacb1336a0_0, v000001dacb132e80_0 {0 0 0};
    %vpi_call 2 67 "$monitor", "ram_read_addr = %b\012 ram_data=%b\012", v000001dacb132e80_0, v000001dacb132f20_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ROM_TO_RAM_LOADER.v";
    "ROM.v";
    "RAM.v";
