![](github-header-banner.png)


<h1 align="center">Hi ğŸ‘‹, I'm Devanshu Gajjar</h1>
<h3 align="center">Design Verification Engineer | SoC Verification | UVM | Functional Coverage | Assertion-Based Verification</h3>

---

### ğŸ‘¨â€ğŸ’» About Me

Iâ€™m a **Design Verification Engineer** with a strong focus on **SoC and ASIC verification**, currently pursuing my **M.S. in Electrical Engineering** at **San Jose State University (GPA 3.8/4.0)**.  

My experience spans **UVM-based environments**, **functional coverage**, and **assertion-based verification**, with hands-on exposure to **AXI**, **APB**, and **I2C** protocols.  

Iâ€™m passionate about ensuring **functional correctness**, **performance validation**, and **design robustness** through well-structured **test planning** and **coverage-driven methodologies**.


---

### ğŸ§  Skills & Tools

**Languages:**  
`SystemVerilog` â€¢ `Verilog` â€¢ `UVM` â€¢ `C` â€¢ `C++` â€¢ `Python` â€¢ `Tcl` â€¢ `YAML`  

**Tools:**  
`Synopsys VCS` â€¢ `Cadence Xcelium` â€¢ `Xilinx Vivado` â€¢ `Vivado HLS` â€¢ `Vitis` â€¢ `ModelSim` â€¢ `PrimeTime` â€¢ `GTKWave` â€¢ `STM32CubeIDE`  

**Bus Protocols:**  
`AMBA AXI4 / AXI4-Lite` â€¢ `APB` â€¢ `SPI` â€¢ `I2C` â€¢ `UART`  

**Core Areas:**  
SoC Verification â€¢ RTL Design â€¢ Digital Logic â€¢ Post-Silicon Validation â€¢ Static Timing Analysis â€¢ OOPS  

---

### ğŸ’¼ Professional Experience

**ğŸ‘¨â€ğŸ« Teaching Assistant â€“ Digital Logic Circuit Design (EE 118), SJSU**  
*Aug 2025 â€“ Present*  
- Teaching digital logic design and its VHDL implementation covering combinational circuits and FSMs.  
- Guiding 27+ students on RTL design, FPGA-based projects, and CPU architecture labs.

**ğŸ”¬ Einfochips Pvt Ltd â€“ ASIC Design Verification Engineer**  
*Jul 2023 â€“ Dec 2023*  
- Verified an I2C master core via APB interface using **SystemVerilog UVM-based testbench**.  
- Built feature-driven verification plans achieving **90% functional coverage**.  
- Reduced simulation debug time by **20%** via waveform-triggered assertions.

**ğŸ§© Microsoft (via Einfochips) â€“ Post-Silicon Validation Engineer**  
*Oct 2021 â€“ Jun 2023*  
- Developed L3-level verification plans, achieving **>95% toggle coverage**.  
- Designed SoC-level validation test plans and performed stress testing for reliability.  
- Led a team implementing **SWJTAG on RP2040** with FTDI FT2322H & PyFTDI, reducing cost by **50%**.

---

### ğŸš€ Featured Projects

#### ğŸ§© **Design & Verification of AMBA AXI Protocol** â€“ *SystemVerilog, UVM*
- Built AXI4 master supporting burst transactions and data alignment.
- Created UVM-based verification environment with assertions & coverage for corner-case validation.

#### âš™ï¸ **Floating Point Engine with Dual Bus Architecture**
- Implemented IEEE 754-compliant FPU using shared datapath.
- Developed custom dual-bus interface for high-speed control & memory operations.

#### ğŸ’¡ **5-Stage Pipelined MIPS Processor** â€“ *Verilog, QuestaSim*
- Designed MIPS processor with forwarding and branch prediction logic.
- Simulated benchmark programs and validated performance using QuestaSim.

#### ğŸ”„ **UART Controller with FIFO Buffers (AXI-Lite)** â€“ *Verilog, Vivado, Vitis*
- Built AXI-Lite-based UART controller reducing CPU wait time by **88%**.
- Integrated with MicroBlaze processor & developed C drivers in Vitis.

#### ğŸ’¾ **Cache Simulator** â€“ *Python, Jupyter Notebook*
- Simulated cache memory with configurable size, associativity, and replacement policies (LRU, FIFO).  
- Computed hit/miss rates for 32-bit processor traces.

---

### ğŸŒ± Currently Learning
- Advanced **UVM Methodologies**  
- **SoC Design Verification Frameworks**  

### ğŸ‘¯ Collaboration Interests
- ASIC / FPGA Verification Projects  
- Open-source **SystemVerilog** or **UVM** tools  

---

### ğŸŒ Connect With Me

<a href="https://github.com/DevanshuGajjar" target="_blank">
  <img src="https://cdn.jsdelivr.net/npm/simple-icons@v9/icons/github.svg" alt="GitHub" height="40" style="fill: white;"/>
</a>
<a href="https://www.linkedin.com/in/devanshugajjar/" target="_blank">
  <img src="https://cdn.jsdelivr.net/npm/simple-icons@v9/icons/linkedin.svg" alt="LinkedIn" height="40" style="fill: white;"/>
</a>
<a href="mailto:devanshusanjiv.gajjar@sjsu.edu" target="_blank">
  <img src="https://cdn.jsdelivr.net/npm/simple-icons@v9/icons/gmail.svg" alt="Email" height="40" style="fill: white;"/>
</a>
<a href="https://devanshugajjar.github.io/My_Portfolio.github.io-main/" target="_blank">
  <img src="https://cdn.jsdelivr.net/npm/simple-icons@v9/icons/firefox.svg" alt="Portfolio" height="40" style="fill: white;"/>
</a>






---

### ğŸ† GitHub Highlights






