#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd106e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd10360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xd37710 .functor NOT 1, L_0xd62080, C4<0>, C4<0>, C4<0>;
L_0xd61e60 .functor XOR 2, L_0xd61d20, L_0xd61dc0, C4<00>, C4<00>;
L_0xd61f70 .functor XOR 2, L_0xd61e60, L_0xd61ed0, C4<00>, C4<00>;
v0xd5eda0_0 .net "Y1_dut", 0 0, L_0xd60e00;  1 drivers
v0xd5ee60_0 .net "Y1_ref", 0 0, L_0xd14a50;  1 drivers
v0xd5ef00_0 .net "Y3_dut", 0 0, L_0xd61b20;  1 drivers
v0xd5efd0_0 .net "Y3_ref", 0 0, L_0xd60430;  1 drivers
v0xd5f0a0_0 .net *"_ivl_10", 1 0, L_0xd61ed0;  1 drivers
v0xd5f190_0 .net *"_ivl_12", 1 0, L_0xd61f70;  1 drivers
v0xd5f230_0 .net *"_ivl_2", 1 0, L_0xd61c80;  1 drivers
v0xd5f2f0_0 .net *"_ivl_4", 1 0, L_0xd61d20;  1 drivers
v0xd5f3d0_0 .net *"_ivl_6", 1 0, L_0xd61dc0;  1 drivers
v0xd5f4b0_0 .net *"_ivl_8", 1 0, L_0xd61e60;  1 drivers
v0xd5f590_0 .var "clk", 0 0;
v0xd5f630_0 .var/2u "stats1", 223 0;
v0xd5f6f0_0 .var/2u "strobe", 0 0;
v0xd5f7b0_0 .net "tb_match", 0 0, L_0xd62080;  1 drivers
v0xd5f880_0 .net "tb_mismatch", 0 0, L_0xd37710;  1 drivers
v0xd5f920_0 .net "w", 0 0, v0xd5cf60_0;  1 drivers
v0xd5f9c0_0 .net "y", 5 0, v0xd5d000_0;  1 drivers
L_0xd61c80 .concat [ 1 1 0 0], L_0xd60430, L_0xd14a50;
L_0xd61d20 .concat [ 1 1 0 0], L_0xd60430, L_0xd14a50;
L_0xd61dc0 .concat [ 1 1 0 0], L_0xd61b20, L_0xd60e00;
L_0xd61ed0 .concat [ 1 1 0 0], L_0xd60430, L_0xd14a50;
L_0xd62080 .cmp/eeq 2, L_0xd61c80, L_0xd61f70;
S_0xd28f00 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xd10360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xd14a50 .functor AND 1, L_0xd5fbe0, v0xd5cf60_0, C4<1>, C4<1>;
L_0xd29bd0 .functor OR 1, L_0xd5fda0, L_0xd5fe40, C4<0>, C4<0>;
L_0xd37780 .functor OR 1, L_0xd29bd0, L_0xd5ff60, C4<0>, C4<0>;
L_0xd60280 .functor OR 1, L_0xd37780, L_0xd600d0, C4<0>, C4<0>;
L_0xd603c0 .functor NOT 1, v0xd5cf60_0, C4<0>, C4<0>, C4<0>;
L_0xd60430 .functor AND 1, L_0xd60280, L_0xd603c0, C4<1>, C4<1>;
v0xd37880_0 .net "Y1", 0 0, L_0xd14a50;  alias, 1 drivers
v0xd37920_0 .net "Y3", 0 0, L_0xd60430;  alias, 1 drivers
v0xd14b60_0 .net *"_ivl_1", 0 0, L_0xd5fbe0;  1 drivers
v0xd14c30_0 .net *"_ivl_11", 0 0, L_0xd5ff60;  1 drivers
v0xd5bf70_0 .net *"_ivl_12", 0 0, L_0xd37780;  1 drivers
v0xd5c0a0_0 .net *"_ivl_15", 0 0, L_0xd600d0;  1 drivers
v0xd5c180_0 .net *"_ivl_16", 0 0, L_0xd60280;  1 drivers
v0xd5c260_0 .net *"_ivl_18", 0 0, L_0xd603c0;  1 drivers
v0xd5c340_0 .net *"_ivl_5", 0 0, L_0xd5fda0;  1 drivers
v0xd5c4b0_0 .net *"_ivl_7", 0 0, L_0xd5fe40;  1 drivers
v0xd5c590_0 .net *"_ivl_8", 0 0, L_0xd29bd0;  1 drivers
v0xd5c670_0 .net "w", 0 0, v0xd5cf60_0;  alias, 1 drivers
v0xd5c730_0 .net "y", 5 0, v0xd5d000_0;  alias, 1 drivers
L_0xd5fbe0 .part v0xd5d000_0, 0, 1;
L_0xd5fda0 .part v0xd5d000_0, 1, 1;
L_0xd5fe40 .part v0xd5d000_0, 2, 1;
L_0xd5ff60 .part v0xd5d000_0, 4, 1;
L_0xd600d0 .part v0xd5d000_0, 5, 1;
S_0xd5c890 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0xd10360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0xd5caf0_0 .net "clk", 0 0, v0xd5f590_0;  1 drivers
v0xd5cbd0_0 .var/2s "errored1", 31 0;
v0xd5ccb0_0 .var/2s "onehot_error", 31 0;
v0xd5cd70_0 .net "tb_match", 0 0, L_0xd62080;  alias, 1 drivers
v0xd5ce30_0 .var/2s "temp", 31 0;
v0xd5cf60_0 .var "w", 0 0;
v0xd5d000_0 .var "y", 5 0;
E_0xd23450/0 .event negedge, v0xd5caf0_0;
E_0xd23450/1 .event posedge, v0xd5caf0_0;
E_0xd23450 .event/or E_0xd23450/0, E_0xd23450/1;
S_0xd5d100 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xd10360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xd60670 .functor NOT 1, v0xd5cf60_0, C4<0>, C4<0>, C4<0>;
L_0xd606e0 .functor AND 1, L_0xd605d0, L_0xd60670, C4<1>, C4<1>;
L_0xd60890 .functor NOT 1, v0xd5cf60_0, C4<0>, C4<0>, C4<0>;
L_0xd60900 .functor AND 1, L_0xd607f0, L_0xd60890, C4<1>, C4<1>;
L_0xd60a40 .functor OR 1, L_0xd606e0, L_0xd60900, C4<0>, C4<0>;
L_0xd60bf0 .functor AND 1, L_0xd60b50, v0xd5cf60_0, C4<1>, C4<1>;
L_0xd60e00 .functor OR 1, L_0xd60a40, L_0xd60bf0, C4<0>, C4<0>;
L_0xd61030 .functor AND 1, L_0xd60f60, v0xd5cf60_0, C4<1>, C4<1>;
L_0xd611e0 .functor NOT 1, v0xd5cf60_0, C4<0>, C4<0>, C4<0>;
L_0xd61250 .functor AND 1, L_0xd61140, L_0xd611e0, C4<1>, C4<1>;
L_0xd613c0 .functor OR 1, L_0xd61030, L_0xd61250, C4<0>, C4<0>;
L_0xd61560 .functor NOT 1, v0xd5cf60_0, C4<0>, C4<0>, C4<0>;
L_0xd61640 .functor AND 1, L_0xd61480, L_0xd61560, C4<1>, C4<1>;
L_0xd61750 .functor OR 1, L_0xd613c0, L_0xd61640, C4<0>, C4<0>;
L_0xd615d0 .functor NOT 1, v0xd5cf60_0, C4<0>, C4<0>, C4<0>;
L_0xd61980 .functor AND 1, L_0xd618e0, L_0xd615d0, C4<1>, C4<1>;
L_0xd61b20 .functor OR 1, L_0xd61750, L_0xd61980, C4<0>, C4<0>;
v0xd5d3a0_0 .net "Y1", 0 0, L_0xd60e00;  alias, 1 drivers
v0xd5d460_0 .net "Y3", 0 0, L_0xd61b20;  alias, 1 drivers
v0xd5d520_0 .net *"_ivl_1", 0 0, L_0xd605d0;  1 drivers
v0xd5d610_0 .net *"_ivl_10", 0 0, L_0xd60900;  1 drivers
v0xd5d6f0_0 .net *"_ivl_12", 0 0, L_0xd60a40;  1 drivers
v0xd5d820_0 .net *"_ivl_15", 0 0, L_0xd60b50;  1 drivers
v0xd5d900_0 .net *"_ivl_16", 0 0, L_0xd60bf0;  1 drivers
v0xd5d9e0_0 .net *"_ivl_2", 0 0, L_0xd60670;  1 drivers
v0xd5dac0_0 .net *"_ivl_21", 0 0, L_0xd60f60;  1 drivers
v0xd5dc30_0 .net *"_ivl_22", 0 0, L_0xd61030;  1 drivers
v0xd5dd10_0 .net *"_ivl_25", 0 0, L_0xd61140;  1 drivers
v0xd5ddf0_0 .net *"_ivl_26", 0 0, L_0xd611e0;  1 drivers
v0xd5ded0_0 .net *"_ivl_28", 0 0, L_0xd61250;  1 drivers
v0xd5dfb0_0 .net *"_ivl_30", 0 0, L_0xd613c0;  1 drivers
v0xd5e090_0 .net *"_ivl_33", 0 0, L_0xd61480;  1 drivers
v0xd5e170_0 .net *"_ivl_34", 0 0, L_0xd61560;  1 drivers
v0xd5e250_0 .net *"_ivl_36", 0 0, L_0xd61640;  1 drivers
v0xd5e330_0 .net *"_ivl_38", 0 0, L_0xd61750;  1 drivers
v0xd5e410_0 .net *"_ivl_4", 0 0, L_0xd606e0;  1 drivers
v0xd5e4f0_0 .net *"_ivl_41", 0 0, L_0xd618e0;  1 drivers
v0xd5e5d0_0 .net *"_ivl_42", 0 0, L_0xd615d0;  1 drivers
v0xd5e6b0_0 .net *"_ivl_44", 0 0, L_0xd61980;  1 drivers
v0xd5e790_0 .net *"_ivl_7", 0 0, L_0xd607f0;  1 drivers
v0xd5e870_0 .net *"_ivl_8", 0 0, L_0xd60890;  1 drivers
v0xd5e950_0 .net "w", 0 0, v0xd5cf60_0;  alias, 1 drivers
v0xd5e9f0_0 .net "y", 5 0, v0xd5d000_0;  alias, 1 drivers
L_0xd605d0 .part v0xd5d000_0, 0, 1;
L_0xd607f0 .part v0xd5d000_0, 1, 1;
L_0xd60b50 .part v0xd5d000_0, 5, 1;
L_0xd60f60 .part v0xd5d000_0, 1, 1;
L_0xd61140 .part v0xd5d000_0, 2, 1;
L_0xd61480 .part v0xd5d000_0, 3, 1;
L_0xd618e0 .part v0xd5d000_0, 4, 1;
S_0xd5eb80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xd10360;
 .timescale -12 -12;
E_0xd22fa0 .event anyedge, v0xd5f6f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd5f6f0_0;
    %nor/r;
    %assign/vec4 v0xd5f6f0_0, 0;
    %wait E_0xd22fa0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd5c890;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd5cbd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd5ccb0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xd5c890;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd23450;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xd5d000_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xd5cf60_0, 0;
    %load/vec4 v0xd5cd70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd5ccb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd5ccb0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd5cbd0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd23450;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0xd5ce30_0, 0, 32;
T_2.7 ;
    %load/vec4 v0xd5ce30_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0xd5ce30_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0xd5ce30_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xd5ce30_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0xd5ce30_0;
    %pad/s 6;
    %assign/vec4 v0xd5d000_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xd5cf60_0, 0;
    %load/vec4 v0xd5cd70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd5cbd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd5cbd0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xd5ccb0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xd5cbd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0xd5ccb0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0xd5cbd0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xd10360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5f590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd5f6f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd10360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xd5f590_0;
    %inv;
    %store/vec4 v0xd5f590_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xd10360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd5caf0_0, v0xd5f880_0, v0xd5f9c0_0, v0xd5f920_0, v0xd5ee60_0, v0xd5eda0_0, v0xd5efd0_0, v0xd5ef00_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd10360;
T_6 ;
    %load/vec4 v0xd5f630_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xd5f630_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd5f630_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0xd5f630_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xd5f630_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd5f630_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0xd5f630_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd5f630_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd5f630_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd5f630_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xd10360;
T_7 ;
    %wait E_0xd23450;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd5f630_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5f630_0, 4, 32;
    %load/vec4 v0xd5f7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xd5f630_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5f630_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd5f630_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5f630_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xd5ee60_0;
    %load/vec4 v0xd5ee60_0;
    %load/vec4 v0xd5eda0_0;
    %xor;
    %load/vec4 v0xd5ee60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xd5f630_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5f630_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xd5f630_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5f630_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xd5efd0_0;
    %load/vec4 v0xd5efd0_0;
    %load/vec4 v0xd5ef00_0;
    %xor;
    %load/vec4 v0xd5efd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xd5f630_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5f630_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xd5f630_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd5f630_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth5/human/2012_q2b/iter2/response0/top_module.sv";
