`include "B_RAMB36E5_defines.vh"

reg [`RAMB36E5_DATA_SZ-1:0] ATTR [0:`RAMB36E5_ADDR_N-1];
reg [`RAMB36E5__BWE_MODE_B_SZ:1] BWE_MODE_B_REG = BWE_MODE_B;
reg [`RAMB36E5__CASCADE_ORDER_A_SZ:1] CASCADE_ORDER_A_REG = CASCADE_ORDER_A;
reg [`RAMB36E5__CASCADE_ORDER_B_SZ:1] CASCADE_ORDER_B_REG = CASCADE_ORDER_B;
reg [`RAMB36E5__CLOCK_DOMAINS_SZ:1] CLOCK_DOMAINS_REG = CLOCK_DOMAINS;
reg [`RAMB36E5__DOA_REG_SZ-1:0] DOA_REG_REG = DOA_REG;
reg [`RAMB36E5__DOB_REG_SZ-1:0] DOB_REG_REG = DOB_REG;
reg [`RAMB36E5__EN_ECC_PIPE_SZ:1] EN_ECC_PIPE_REG = EN_ECC_PIPE;
reg [`RAMB36E5__EN_ECC_READ_SZ:1] EN_ECC_READ_REG = EN_ECC_READ;
reg [`RAMB36E5__EN_ECC_WRITE_SZ:1] EN_ECC_WRITE_REG = EN_ECC_WRITE;
reg [`RAMB36E5__INITP_00_SZ-1:0] INITP_00_REG = INITP_00;
reg [`RAMB36E5__INITP_01_SZ-1:0] INITP_01_REG = INITP_01;
reg [`RAMB36E5__INITP_02_SZ-1:0] INITP_02_REG = INITP_02;
reg [`RAMB36E5__INITP_03_SZ-1:0] INITP_03_REG = INITP_03;
reg [`RAMB36E5__INITP_04_SZ-1:0] INITP_04_REG = INITP_04;
reg [`RAMB36E5__INITP_05_SZ-1:0] INITP_05_REG = INITP_05;
reg [`RAMB36E5__INITP_06_SZ-1:0] INITP_06_REG = INITP_06;
reg [`RAMB36E5__INITP_07_SZ-1:0] INITP_07_REG = INITP_07;
reg [`RAMB36E5__INITP_08_SZ-1:0] INITP_08_REG = INITP_08;
reg [`RAMB36E5__INITP_09_SZ-1:0] INITP_09_REG = INITP_09;
reg [`RAMB36E5__INITP_0A_SZ-1:0] INITP_0A_REG = INITP_0A;
reg [`RAMB36E5__INITP_0B_SZ-1:0] INITP_0B_REG = INITP_0B;
reg [`RAMB36E5__INITP_0C_SZ-1:0] INITP_0C_REG = INITP_0C;
reg [`RAMB36E5__INITP_0D_SZ-1:0] INITP_0D_REG = INITP_0D;
reg [`RAMB36E5__INITP_0E_SZ-1:0] INITP_0E_REG = INITP_0E;
reg [`RAMB36E5__INITP_0F_SZ-1:0] INITP_0F_REG = INITP_0F;
reg [`RAMB36E5__INIT_00_SZ-1:0] INIT_00_REG = INIT_00;
reg [`RAMB36E5__INIT_01_SZ-1:0] INIT_01_REG = INIT_01;
reg [`RAMB36E5__INIT_02_SZ-1:0] INIT_02_REG = INIT_02;
reg [`RAMB36E5__INIT_03_SZ-1:0] INIT_03_REG = INIT_03;
reg [`RAMB36E5__INIT_04_SZ-1:0] INIT_04_REG = INIT_04;
reg [`RAMB36E5__INIT_05_SZ-1:0] INIT_05_REG = INIT_05;
reg [`RAMB36E5__INIT_06_SZ-1:0] INIT_06_REG = INIT_06;
reg [`RAMB36E5__INIT_07_SZ-1:0] INIT_07_REG = INIT_07;
reg [`RAMB36E5__INIT_08_SZ-1:0] INIT_08_REG = INIT_08;
reg [`RAMB36E5__INIT_09_SZ-1:0] INIT_09_REG = INIT_09;
reg [`RAMB36E5__INIT_0A_SZ-1:0] INIT_0A_REG = INIT_0A;
reg [`RAMB36E5__INIT_0B_SZ-1:0] INIT_0B_REG = INIT_0B;
reg [`RAMB36E5__INIT_0C_SZ-1:0] INIT_0C_REG = INIT_0C;
reg [`RAMB36E5__INIT_0D_SZ-1:0] INIT_0D_REG = INIT_0D;
reg [`RAMB36E5__INIT_0E_SZ-1:0] INIT_0E_REG = INIT_0E;
reg [`RAMB36E5__INIT_0F_SZ-1:0] INIT_0F_REG = INIT_0F;
reg [`RAMB36E5__INIT_10_SZ-1:0] INIT_10_REG = INIT_10;
reg [`RAMB36E5__INIT_11_SZ-1:0] INIT_11_REG = INIT_11;
reg [`RAMB36E5__INIT_12_SZ-1:0] INIT_12_REG = INIT_12;
reg [`RAMB36E5__INIT_13_SZ-1:0] INIT_13_REG = INIT_13;
reg [`RAMB36E5__INIT_14_SZ-1:0] INIT_14_REG = INIT_14;
reg [`RAMB36E5__INIT_15_SZ-1:0] INIT_15_REG = INIT_15;
reg [`RAMB36E5__INIT_16_SZ-1:0] INIT_16_REG = INIT_16;
reg [`RAMB36E5__INIT_17_SZ-1:0] INIT_17_REG = INIT_17;
reg [`RAMB36E5__INIT_18_SZ-1:0] INIT_18_REG = INIT_18;
reg [`RAMB36E5__INIT_19_SZ-1:0] INIT_19_REG = INIT_19;
reg [`RAMB36E5__INIT_1A_SZ-1:0] INIT_1A_REG = INIT_1A;
reg [`RAMB36E5__INIT_1B_SZ-1:0] INIT_1B_REG = INIT_1B;
reg [`RAMB36E5__INIT_1C_SZ-1:0] INIT_1C_REG = INIT_1C;
reg [`RAMB36E5__INIT_1D_SZ-1:0] INIT_1D_REG = INIT_1D;
reg [`RAMB36E5__INIT_1E_SZ-1:0] INIT_1E_REG = INIT_1E;
reg [`RAMB36E5__INIT_1F_SZ-1:0] INIT_1F_REG = INIT_1F;
reg [`RAMB36E5__INIT_20_SZ-1:0] INIT_20_REG = INIT_20;
reg [`RAMB36E5__INIT_21_SZ-1:0] INIT_21_REG = INIT_21;
reg [`RAMB36E5__INIT_22_SZ-1:0] INIT_22_REG = INIT_22;
reg [`RAMB36E5__INIT_23_SZ-1:0] INIT_23_REG = INIT_23;
reg [`RAMB36E5__INIT_24_SZ-1:0] INIT_24_REG = INIT_24;
reg [`RAMB36E5__INIT_25_SZ-1:0] INIT_25_REG = INIT_25;
reg [`RAMB36E5__INIT_26_SZ-1:0] INIT_26_REG = INIT_26;
reg [`RAMB36E5__INIT_27_SZ-1:0] INIT_27_REG = INIT_27;
reg [`RAMB36E5__INIT_28_SZ-1:0] INIT_28_REG = INIT_28;
reg [`RAMB36E5__INIT_29_SZ-1:0] INIT_29_REG = INIT_29;
reg [`RAMB36E5__INIT_2A_SZ-1:0] INIT_2A_REG = INIT_2A;
reg [`RAMB36E5__INIT_2B_SZ-1:0] INIT_2B_REG = INIT_2B;
reg [`RAMB36E5__INIT_2C_SZ-1:0] INIT_2C_REG = INIT_2C;
reg [`RAMB36E5__INIT_2D_SZ-1:0] INIT_2D_REG = INIT_2D;
reg [`RAMB36E5__INIT_2E_SZ-1:0] INIT_2E_REG = INIT_2E;
reg [`RAMB36E5__INIT_2F_SZ-1:0] INIT_2F_REG = INIT_2F;
reg [`RAMB36E5__INIT_30_SZ-1:0] INIT_30_REG = INIT_30;
reg [`RAMB36E5__INIT_31_SZ-1:0] INIT_31_REG = INIT_31;
reg [`RAMB36E5__INIT_32_SZ-1:0] INIT_32_REG = INIT_32;
reg [`RAMB36E5__INIT_33_SZ-1:0] INIT_33_REG = INIT_33;
reg [`RAMB36E5__INIT_34_SZ-1:0] INIT_34_REG = INIT_34;
reg [`RAMB36E5__INIT_35_SZ-1:0] INIT_35_REG = INIT_35;
reg [`RAMB36E5__INIT_36_SZ-1:0] INIT_36_REG = INIT_36;
reg [`RAMB36E5__INIT_37_SZ-1:0] INIT_37_REG = INIT_37;
reg [`RAMB36E5__INIT_38_SZ-1:0] INIT_38_REG = INIT_38;
reg [`RAMB36E5__INIT_39_SZ-1:0] INIT_39_REG = INIT_39;
reg [`RAMB36E5__INIT_3A_SZ-1:0] INIT_3A_REG = INIT_3A;
reg [`RAMB36E5__INIT_3B_SZ-1:0] INIT_3B_REG = INIT_3B;
reg [`RAMB36E5__INIT_3C_SZ-1:0] INIT_3C_REG = INIT_3C;
reg [`RAMB36E5__INIT_3D_SZ-1:0] INIT_3D_REG = INIT_3D;
reg [`RAMB36E5__INIT_3E_SZ-1:0] INIT_3E_REG = INIT_3E;
reg [`RAMB36E5__INIT_3F_SZ-1:0] INIT_3F_REG = INIT_3F;
reg [`RAMB36E5__INIT_40_SZ-1:0] INIT_40_REG = INIT_40;
reg [`RAMB36E5__INIT_41_SZ-1:0] INIT_41_REG = INIT_41;
reg [`RAMB36E5__INIT_42_SZ-1:0] INIT_42_REG = INIT_42;
reg [`RAMB36E5__INIT_43_SZ-1:0] INIT_43_REG = INIT_43;
reg [`RAMB36E5__INIT_44_SZ-1:0] INIT_44_REG = INIT_44;
reg [`RAMB36E5__INIT_45_SZ-1:0] INIT_45_REG = INIT_45;
reg [`RAMB36E5__INIT_46_SZ-1:0] INIT_46_REG = INIT_46;
reg [`RAMB36E5__INIT_47_SZ-1:0] INIT_47_REG = INIT_47;
reg [`RAMB36E5__INIT_48_SZ-1:0] INIT_48_REG = INIT_48;
reg [`RAMB36E5__INIT_49_SZ-1:0] INIT_49_REG = INIT_49;
reg [`RAMB36E5__INIT_4A_SZ-1:0] INIT_4A_REG = INIT_4A;
reg [`RAMB36E5__INIT_4B_SZ-1:0] INIT_4B_REG = INIT_4B;
reg [`RAMB36E5__INIT_4C_SZ-1:0] INIT_4C_REG = INIT_4C;
reg [`RAMB36E5__INIT_4D_SZ-1:0] INIT_4D_REG = INIT_4D;
reg [`RAMB36E5__INIT_4E_SZ-1:0] INIT_4E_REG = INIT_4E;
reg [`RAMB36E5__INIT_4F_SZ-1:0] INIT_4F_REG = INIT_4F;
reg [`RAMB36E5__INIT_50_SZ-1:0] INIT_50_REG = INIT_50;
reg [`RAMB36E5__INIT_51_SZ-1:0] INIT_51_REG = INIT_51;
reg [`RAMB36E5__INIT_52_SZ-1:0] INIT_52_REG = INIT_52;
reg [`RAMB36E5__INIT_53_SZ-1:0] INIT_53_REG = INIT_53;
reg [`RAMB36E5__INIT_54_SZ-1:0] INIT_54_REG = INIT_54;
reg [`RAMB36E5__INIT_55_SZ-1:0] INIT_55_REG = INIT_55;
reg [`RAMB36E5__INIT_56_SZ-1:0] INIT_56_REG = INIT_56;
reg [`RAMB36E5__INIT_57_SZ-1:0] INIT_57_REG = INIT_57;
reg [`RAMB36E5__INIT_58_SZ-1:0] INIT_58_REG = INIT_58;
reg [`RAMB36E5__INIT_59_SZ-1:0] INIT_59_REG = INIT_59;
reg [`RAMB36E5__INIT_5A_SZ-1:0] INIT_5A_REG = INIT_5A;
reg [`RAMB36E5__INIT_5B_SZ-1:0] INIT_5B_REG = INIT_5B;
reg [`RAMB36E5__INIT_5C_SZ-1:0] INIT_5C_REG = INIT_5C;
reg [`RAMB36E5__INIT_5D_SZ-1:0] INIT_5D_REG = INIT_5D;
reg [`RAMB36E5__INIT_5E_SZ-1:0] INIT_5E_REG = INIT_5E;
reg [`RAMB36E5__INIT_5F_SZ-1:0] INIT_5F_REG = INIT_5F;
reg [`RAMB36E5__INIT_60_SZ-1:0] INIT_60_REG = INIT_60;
reg [`RAMB36E5__INIT_61_SZ-1:0] INIT_61_REG = INIT_61;
reg [`RAMB36E5__INIT_62_SZ-1:0] INIT_62_REG = INIT_62;
reg [`RAMB36E5__INIT_63_SZ-1:0] INIT_63_REG = INIT_63;
reg [`RAMB36E5__INIT_64_SZ-1:0] INIT_64_REG = INIT_64;
reg [`RAMB36E5__INIT_65_SZ-1:0] INIT_65_REG = INIT_65;
reg [`RAMB36E5__INIT_66_SZ-1:0] INIT_66_REG = INIT_66;
reg [`RAMB36E5__INIT_67_SZ-1:0] INIT_67_REG = INIT_67;
reg [`RAMB36E5__INIT_68_SZ-1:0] INIT_68_REG = INIT_68;
reg [`RAMB36E5__INIT_69_SZ-1:0] INIT_69_REG = INIT_69;
reg [`RAMB36E5__INIT_6A_SZ-1:0] INIT_6A_REG = INIT_6A;
reg [`RAMB36E5__INIT_6B_SZ-1:0] INIT_6B_REG = INIT_6B;
reg [`RAMB36E5__INIT_6C_SZ-1:0] INIT_6C_REG = INIT_6C;
reg [`RAMB36E5__INIT_6D_SZ-1:0] INIT_6D_REG = INIT_6D;
reg [`RAMB36E5__INIT_6E_SZ-1:0] INIT_6E_REG = INIT_6E;
reg [`RAMB36E5__INIT_6F_SZ-1:0] INIT_6F_REG = INIT_6F;
reg [`RAMB36E5__INIT_70_SZ-1:0] INIT_70_REG = INIT_70;
reg [`RAMB36E5__INIT_71_SZ-1:0] INIT_71_REG = INIT_71;
reg [`RAMB36E5__INIT_72_SZ-1:0] INIT_72_REG = INIT_72;
reg [`RAMB36E5__INIT_73_SZ-1:0] INIT_73_REG = INIT_73;
reg [`RAMB36E5__INIT_74_SZ-1:0] INIT_74_REG = INIT_74;
reg [`RAMB36E5__INIT_75_SZ-1:0] INIT_75_REG = INIT_75;
reg [`RAMB36E5__INIT_76_SZ-1:0] INIT_76_REG = INIT_76;
reg [`RAMB36E5__INIT_77_SZ-1:0] INIT_77_REG = INIT_77;
reg [`RAMB36E5__INIT_78_SZ-1:0] INIT_78_REG = INIT_78;
reg [`RAMB36E5__INIT_79_SZ-1:0] INIT_79_REG = INIT_79;
reg [`RAMB36E5__INIT_7A_SZ-1:0] INIT_7A_REG = INIT_7A;
reg [`RAMB36E5__INIT_7B_SZ-1:0] INIT_7B_REG = INIT_7B;
reg [`RAMB36E5__INIT_7C_SZ-1:0] INIT_7C_REG = INIT_7C;
reg [`RAMB36E5__INIT_7D_SZ-1:0] INIT_7D_REG = INIT_7D;
reg [`RAMB36E5__INIT_7E_SZ-1:0] INIT_7E_REG = INIT_7E;
reg [`RAMB36E5__INIT_7F_SZ-1:0] INIT_7F_REG = INIT_7F;
reg [`RAMB36E5__INIT_FILE_SZ:1] INIT_FILE_REG = INIT_FILE;
reg IS_ARST_A_INVERTED_REG = IS_ARST_A_INVERTED;
reg IS_ARST_B_INVERTED_REG = IS_ARST_B_INVERTED;
reg IS_CLKARDCLK_INVERTED_REG = IS_CLKARDCLK_INVERTED;
reg IS_CLKBWRCLK_INVERTED_REG = IS_CLKBWRCLK_INVERTED;
reg IS_ENARDEN_INVERTED_REG = IS_ENARDEN_INVERTED;
reg IS_ENBWREN_INVERTED_REG = IS_ENBWREN_INVERTED;
reg IS_RSTRAMARSTRAM_INVERTED_REG = IS_RSTRAMARSTRAM_INVERTED;
reg IS_RSTRAMB_INVERTED_REG = IS_RSTRAMB_INVERTED;
reg IS_RSTREGARSTREG_INVERTED_REG = IS_RSTREGARSTREG_INVERTED;
reg IS_RSTREGB_INVERTED_REG = IS_RSTREGB_INVERTED;
reg [`RAMB36E5__PR_SAVE_DATA_SZ:1] PR_SAVE_DATA_REG = PR_SAVE_DATA;
reg [`RAMB36E5__READ_WIDTH_A_SZ-1:0] READ_WIDTH_A_REG = READ_WIDTH_A;
reg [`RAMB36E5__READ_WIDTH_B_SZ-1:0] READ_WIDTH_B_REG = READ_WIDTH_B;
reg [`RAMB36E5__RSTREG_PRIORITY_A_SZ:1] RSTREG_PRIORITY_A_REG = RSTREG_PRIORITY_A;
reg [`RAMB36E5__RSTREG_PRIORITY_B_SZ:1] RSTREG_PRIORITY_B_REG = RSTREG_PRIORITY_B;
reg [`RAMB36E5__RST_MODE_A_SZ:1] RST_MODE_A_REG = RST_MODE_A;
reg [`RAMB36E5__RST_MODE_B_SZ:1] RST_MODE_B_REG = RST_MODE_B;
reg [`RAMB36E5__SIM_COLLISION_CHECK_SZ:1] SIM_COLLISION_CHECK_REG = SIM_COLLISION_CHECK;
reg [`RAMB36E5__SLEEP_ASYNC_SZ:1] SLEEP_ASYNC_REG = SLEEP_ASYNC;
reg [`RAMB36E5__SRVAL_A_SZ-1:0] SRVAL_A_REG = SRVAL_A;
reg [`RAMB36E5__SRVAL_B_SZ-1:0] SRVAL_B_REG = SRVAL_B;
reg [`RAMB36E5__WRITE_MODE_A_SZ:1] WRITE_MODE_A_REG = WRITE_MODE_A;
reg [`RAMB36E5__WRITE_MODE_B_SZ:1] WRITE_MODE_B_REG = WRITE_MODE_B;
reg [`RAMB36E5__WRITE_WIDTH_A_SZ-1:0] WRITE_WIDTH_A_REG = WRITE_WIDTH_A;
reg [`RAMB36E5__WRITE_WIDTH_B_SZ-1:0] WRITE_WIDTH_B_REG = WRITE_WIDTH_B;

initial begin
  ATTR[`RAMB36E5__BWE_MODE_B] = BWE_MODE_B;
  ATTR[`RAMB36E5__CASCADE_ORDER_A] = CASCADE_ORDER_A;
  ATTR[`RAMB36E5__CASCADE_ORDER_B] = CASCADE_ORDER_B;
  ATTR[`RAMB36E5__CLOCK_DOMAINS] = CLOCK_DOMAINS;
  ATTR[`RAMB36E5__DOA_REG] = DOA_REG;
  ATTR[`RAMB36E5__DOB_REG] = DOB_REG;
  ATTR[`RAMB36E5__EN_ECC_PIPE] = EN_ECC_PIPE;
  ATTR[`RAMB36E5__EN_ECC_READ] = EN_ECC_READ;
  ATTR[`RAMB36E5__EN_ECC_WRITE] = EN_ECC_WRITE;
  ATTR[`RAMB36E5__INITP_00] = INITP_00;
  ATTR[`RAMB36E5__INITP_01] = INITP_01;
  ATTR[`RAMB36E5__INITP_02] = INITP_02;
  ATTR[`RAMB36E5__INITP_03] = INITP_03;
  ATTR[`RAMB36E5__INITP_04] = INITP_04;
  ATTR[`RAMB36E5__INITP_05] = INITP_05;
  ATTR[`RAMB36E5__INITP_06] = INITP_06;
  ATTR[`RAMB36E5__INITP_07] = INITP_07;
  ATTR[`RAMB36E5__INITP_08] = INITP_08;
  ATTR[`RAMB36E5__INITP_09] = INITP_09;
  ATTR[`RAMB36E5__INITP_0A] = INITP_0A;
  ATTR[`RAMB36E5__INITP_0B] = INITP_0B;
  ATTR[`RAMB36E5__INITP_0C] = INITP_0C;
  ATTR[`RAMB36E5__INITP_0D] = INITP_0D;
  ATTR[`RAMB36E5__INITP_0E] = INITP_0E;
  ATTR[`RAMB36E5__INITP_0F] = INITP_0F;
  ATTR[`RAMB36E5__INIT_00] = INIT_00;
  ATTR[`RAMB36E5__INIT_01] = INIT_01;
  ATTR[`RAMB36E5__INIT_02] = INIT_02;
  ATTR[`RAMB36E5__INIT_03] = INIT_03;
  ATTR[`RAMB36E5__INIT_04] = INIT_04;
  ATTR[`RAMB36E5__INIT_05] = INIT_05;
  ATTR[`RAMB36E5__INIT_06] = INIT_06;
  ATTR[`RAMB36E5__INIT_07] = INIT_07;
  ATTR[`RAMB36E5__INIT_08] = INIT_08;
  ATTR[`RAMB36E5__INIT_09] = INIT_09;
  ATTR[`RAMB36E5__INIT_0A] = INIT_0A;
  ATTR[`RAMB36E5__INIT_0B] = INIT_0B;
  ATTR[`RAMB36E5__INIT_0C] = INIT_0C;
  ATTR[`RAMB36E5__INIT_0D] = INIT_0D;
  ATTR[`RAMB36E5__INIT_0E] = INIT_0E;
  ATTR[`RAMB36E5__INIT_0F] = INIT_0F;
  ATTR[`RAMB36E5__INIT_10] = INIT_10;
  ATTR[`RAMB36E5__INIT_11] = INIT_11;
  ATTR[`RAMB36E5__INIT_12] = INIT_12;
  ATTR[`RAMB36E5__INIT_13] = INIT_13;
  ATTR[`RAMB36E5__INIT_14] = INIT_14;
  ATTR[`RAMB36E5__INIT_15] = INIT_15;
  ATTR[`RAMB36E5__INIT_16] = INIT_16;
  ATTR[`RAMB36E5__INIT_17] = INIT_17;
  ATTR[`RAMB36E5__INIT_18] = INIT_18;
  ATTR[`RAMB36E5__INIT_19] = INIT_19;
  ATTR[`RAMB36E5__INIT_1A] = INIT_1A;
  ATTR[`RAMB36E5__INIT_1B] = INIT_1B;
  ATTR[`RAMB36E5__INIT_1C] = INIT_1C;
  ATTR[`RAMB36E5__INIT_1D] = INIT_1D;
  ATTR[`RAMB36E5__INIT_1E] = INIT_1E;
  ATTR[`RAMB36E5__INIT_1F] = INIT_1F;
  ATTR[`RAMB36E5__INIT_20] = INIT_20;
  ATTR[`RAMB36E5__INIT_21] = INIT_21;
  ATTR[`RAMB36E5__INIT_22] = INIT_22;
  ATTR[`RAMB36E5__INIT_23] = INIT_23;
  ATTR[`RAMB36E5__INIT_24] = INIT_24;
  ATTR[`RAMB36E5__INIT_25] = INIT_25;
  ATTR[`RAMB36E5__INIT_26] = INIT_26;
  ATTR[`RAMB36E5__INIT_27] = INIT_27;
  ATTR[`RAMB36E5__INIT_28] = INIT_28;
  ATTR[`RAMB36E5__INIT_29] = INIT_29;
  ATTR[`RAMB36E5__INIT_2A] = INIT_2A;
  ATTR[`RAMB36E5__INIT_2B] = INIT_2B;
  ATTR[`RAMB36E5__INIT_2C] = INIT_2C;
  ATTR[`RAMB36E5__INIT_2D] = INIT_2D;
  ATTR[`RAMB36E5__INIT_2E] = INIT_2E;
  ATTR[`RAMB36E5__INIT_2F] = INIT_2F;
  ATTR[`RAMB36E5__INIT_30] = INIT_30;
  ATTR[`RAMB36E5__INIT_31] = INIT_31;
  ATTR[`RAMB36E5__INIT_32] = INIT_32;
  ATTR[`RAMB36E5__INIT_33] = INIT_33;
  ATTR[`RAMB36E5__INIT_34] = INIT_34;
  ATTR[`RAMB36E5__INIT_35] = INIT_35;
  ATTR[`RAMB36E5__INIT_36] = INIT_36;
  ATTR[`RAMB36E5__INIT_37] = INIT_37;
  ATTR[`RAMB36E5__INIT_38] = INIT_38;
  ATTR[`RAMB36E5__INIT_39] = INIT_39;
  ATTR[`RAMB36E5__INIT_3A] = INIT_3A;
  ATTR[`RAMB36E5__INIT_3B] = INIT_3B;
  ATTR[`RAMB36E5__INIT_3C] = INIT_3C;
  ATTR[`RAMB36E5__INIT_3D] = INIT_3D;
  ATTR[`RAMB36E5__INIT_3E] = INIT_3E;
  ATTR[`RAMB36E5__INIT_3F] = INIT_3F;
  ATTR[`RAMB36E5__INIT_40] = INIT_40;
  ATTR[`RAMB36E5__INIT_41] = INIT_41;
  ATTR[`RAMB36E5__INIT_42] = INIT_42;
  ATTR[`RAMB36E5__INIT_43] = INIT_43;
  ATTR[`RAMB36E5__INIT_44] = INIT_44;
  ATTR[`RAMB36E5__INIT_45] = INIT_45;
  ATTR[`RAMB36E5__INIT_46] = INIT_46;
  ATTR[`RAMB36E5__INIT_47] = INIT_47;
  ATTR[`RAMB36E5__INIT_48] = INIT_48;
  ATTR[`RAMB36E5__INIT_49] = INIT_49;
  ATTR[`RAMB36E5__INIT_4A] = INIT_4A;
  ATTR[`RAMB36E5__INIT_4B] = INIT_4B;
  ATTR[`RAMB36E5__INIT_4C] = INIT_4C;
  ATTR[`RAMB36E5__INIT_4D] = INIT_4D;
  ATTR[`RAMB36E5__INIT_4E] = INIT_4E;
  ATTR[`RAMB36E5__INIT_4F] = INIT_4F;
  ATTR[`RAMB36E5__INIT_50] = INIT_50;
  ATTR[`RAMB36E5__INIT_51] = INIT_51;
  ATTR[`RAMB36E5__INIT_52] = INIT_52;
  ATTR[`RAMB36E5__INIT_53] = INIT_53;
  ATTR[`RAMB36E5__INIT_54] = INIT_54;
  ATTR[`RAMB36E5__INIT_55] = INIT_55;
  ATTR[`RAMB36E5__INIT_56] = INIT_56;
  ATTR[`RAMB36E5__INIT_57] = INIT_57;
  ATTR[`RAMB36E5__INIT_58] = INIT_58;
  ATTR[`RAMB36E5__INIT_59] = INIT_59;
  ATTR[`RAMB36E5__INIT_5A] = INIT_5A;
  ATTR[`RAMB36E5__INIT_5B] = INIT_5B;
  ATTR[`RAMB36E5__INIT_5C] = INIT_5C;
  ATTR[`RAMB36E5__INIT_5D] = INIT_5D;
  ATTR[`RAMB36E5__INIT_5E] = INIT_5E;
  ATTR[`RAMB36E5__INIT_5F] = INIT_5F;
  ATTR[`RAMB36E5__INIT_60] = INIT_60;
  ATTR[`RAMB36E5__INIT_61] = INIT_61;
  ATTR[`RAMB36E5__INIT_62] = INIT_62;
  ATTR[`RAMB36E5__INIT_63] = INIT_63;
  ATTR[`RAMB36E5__INIT_64] = INIT_64;
  ATTR[`RAMB36E5__INIT_65] = INIT_65;
  ATTR[`RAMB36E5__INIT_66] = INIT_66;
  ATTR[`RAMB36E5__INIT_67] = INIT_67;
  ATTR[`RAMB36E5__INIT_68] = INIT_68;
  ATTR[`RAMB36E5__INIT_69] = INIT_69;
  ATTR[`RAMB36E5__INIT_6A] = INIT_6A;
  ATTR[`RAMB36E5__INIT_6B] = INIT_6B;
  ATTR[`RAMB36E5__INIT_6C] = INIT_6C;
  ATTR[`RAMB36E5__INIT_6D] = INIT_6D;
  ATTR[`RAMB36E5__INIT_6E] = INIT_6E;
  ATTR[`RAMB36E5__INIT_6F] = INIT_6F;
  ATTR[`RAMB36E5__INIT_70] = INIT_70;
  ATTR[`RAMB36E5__INIT_71] = INIT_71;
  ATTR[`RAMB36E5__INIT_72] = INIT_72;
  ATTR[`RAMB36E5__INIT_73] = INIT_73;
  ATTR[`RAMB36E5__INIT_74] = INIT_74;
  ATTR[`RAMB36E5__INIT_75] = INIT_75;
  ATTR[`RAMB36E5__INIT_76] = INIT_76;
  ATTR[`RAMB36E5__INIT_77] = INIT_77;
  ATTR[`RAMB36E5__INIT_78] = INIT_78;
  ATTR[`RAMB36E5__INIT_79] = INIT_79;
  ATTR[`RAMB36E5__INIT_7A] = INIT_7A;
  ATTR[`RAMB36E5__INIT_7B] = INIT_7B;
  ATTR[`RAMB36E5__INIT_7C] = INIT_7C;
  ATTR[`RAMB36E5__INIT_7D] = INIT_7D;
  ATTR[`RAMB36E5__INIT_7E] = INIT_7E;
  ATTR[`RAMB36E5__INIT_7F] = INIT_7F;
  ATTR[`RAMB36E5__INIT_FILE] = INIT_FILE;
  ATTR[`RAMB36E5__IS_ARST_A_INVERTED] = IS_ARST_A_INVERTED;
  ATTR[`RAMB36E5__IS_ARST_B_INVERTED] = IS_ARST_B_INVERTED;
  ATTR[`RAMB36E5__IS_CLKARDCLK_INVERTED] = IS_CLKARDCLK_INVERTED;
  ATTR[`RAMB36E5__IS_CLKBWRCLK_INVERTED] = IS_CLKBWRCLK_INVERTED;
  ATTR[`RAMB36E5__IS_ENARDEN_INVERTED] = IS_ENARDEN_INVERTED;
  ATTR[`RAMB36E5__IS_ENBWREN_INVERTED] = IS_ENBWREN_INVERTED;
  ATTR[`RAMB36E5__IS_RSTRAMARSTRAM_INVERTED] = IS_RSTRAMARSTRAM_INVERTED;
  ATTR[`RAMB36E5__IS_RSTRAMB_INVERTED] = IS_RSTRAMB_INVERTED;
  ATTR[`RAMB36E5__IS_RSTREGARSTREG_INVERTED] = IS_RSTREGARSTREG_INVERTED;
  ATTR[`RAMB36E5__IS_RSTREGB_INVERTED] = IS_RSTREGB_INVERTED;
  ATTR[`RAMB36E5__PR_SAVE_DATA] = PR_SAVE_DATA;
  ATTR[`RAMB36E5__READ_WIDTH_A] = READ_WIDTH_A;
  ATTR[`RAMB36E5__READ_WIDTH_B] = READ_WIDTH_B;
  ATTR[`RAMB36E5__RSTREG_PRIORITY_A] = RSTREG_PRIORITY_A;
  ATTR[`RAMB36E5__RSTREG_PRIORITY_B] = RSTREG_PRIORITY_B;
  ATTR[`RAMB36E5__RST_MODE_A] = RST_MODE_A;
  ATTR[`RAMB36E5__RST_MODE_B] = RST_MODE_B;
  ATTR[`RAMB36E5__SIM_COLLISION_CHECK] = SIM_COLLISION_CHECK;
  ATTR[`RAMB36E5__SLEEP_ASYNC] = SLEEP_ASYNC;
  ATTR[`RAMB36E5__SRVAL_A] = SRVAL_A;
  ATTR[`RAMB36E5__SRVAL_B] = SRVAL_B;
  ATTR[`RAMB36E5__WRITE_MODE_A] = WRITE_MODE_A;
  ATTR[`RAMB36E5__WRITE_MODE_B] = WRITE_MODE_B;
  ATTR[`RAMB36E5__WRITE_WIDTH_A] = WRITE_WIDTH_A;
  ATTR[`RAMB36E5__WRITE_WIDTH_B] = WRITE_WIDTH_B;
end

always @(trig_attr) begin
  BWE_MODE_B_REG = ATTR[`RAMB36E5__BWE_MODE_B];
  CASCADE_ORDER_A_REG = ATTR[`RAMB36E5__CASCADE_ORDER_A];
  CASCADE_ORDER_B_REG = ATTR[`RAMB36E5__CASCADE_ORDER_B];
  CLOCK_DOMAINS_REG = ATTR[`RAMB36E5__CLOCK_DOMAINS];
  DOA_REG_REG = ATTR[`RAMB36E5__DOA_REG];
  DOB_REG_REG = ATTR[`RAMB36E5__DOB_REG];
  EN_ECC_PIPE_REG = ATTR[`RAMB36E5__EN_ECC_PIPE];
  EN_ECC_READ_REG = ATTR[`RAMB36E5__EN_ECC_READ];
  EN_ECC_WRITE_REG = ATTR[`RAMB36E5__EN_ECC_WRITE];
  INITP_00_REG = ATTR[`RAMB36E5__INITP_00];
  INITP_01_REG = ATTR[`RAMB36E5__INITP_01];
  INITP_02_REG = ATTR[`RAMB36E5__INITP_02];
  INITP_03_REG = ATTR[`RAMB36E5__INITP_03];
  INITP_04_REG = ATTR[`RAMB36E5__INITP_04];
  INITP_05_REG = ATTR[`RAMB36E5__INITP_05];
  INITP_06_REG = ATTR[`RAMB36E5__INITP_06];
  INITP_07_REG = ATTR[`RAMB36E5__INITP_07];
  INITP_08_REG = ATTR[`RAMB36E5__INITP_08];
  INITP_09_REG = ATTR[`RAMB36E5__INITP_09];
  INITP_0A_REG = ATTR[`RAMB36E5__INITP_0A];
  INITP_0B_REG = ATTR[`RAMB36E5__INITP_0B];
  INITP_0C_REG = ATTR[`RAMB36E5__INITP_0C];
  INITP_0D_REG = ATTR[`RAMB36E5__INITP_0D];
  INITP_0E_REG = ATTR[`RAMB36E5__INITP_0E];
  INITP_0F_REG = ATTR[`RAMB36E5__INITP_0F];
  INIT_00_REG = ATTR[`RAMB36E5__INIT_00];
  INIT_01_REG = ATTR[`RAMB36E5__INIT_01];
  INIT_02_REG = ATTR[`RAMB36E5__INIT_02];
  INIT_03_REG = ATTR[`RAMB36E5__INIT_03];
  INIT_04_REG = ATTR[`RAMB36E5__INIT_04];
  INIT_05_REG = ATTR[`RAMB36E5__INIT_05];
  INIT_06_REG = ATTR[`RAMB36E5__INIT_06];
  INIT_07_REG = ATTR[`RAMB36E5__INIT_07];
  INIT_08_REG = ATTR[`RAMB36E5__INIT_08];
  INIT_09_REG = ATTR[`RAMB36E5__INIT_09];
  INIT_0A_REG = ATTR[`RAMB36E5__INIT_0A];
  INIT_0B_REG = ATTR[`RAMB36E5__INIT_0B];
  INIT_0C_REG = ATTR[`RAMB36E5__INIT_0C];
  INIT_0D_REG = ATTR[`RAMB36E5__INIT_0D];
  INIT_0E_REG = ATTR[`RAMB36E5__INIT_0E];
  INIT_0F_REG = ATTR[`RAMB36E5__INIT_0F];
  INIT_10_REG = ATTR[`RAMB36E5__INIT_10];
  INIT_11_REG = ATTR[`RAMB36E5__INIT_11];
  INIT_12_REG = ATTR[`RAMB36E5__INIT_12];
  INIT_13_REG = ATTR[`RAMB36E5__INIT_13];
  INIT_14_REG = ATTR[`RAMB36E5__INIT_14];
  INIT_15_REG = ATTR[`RAMB36E5__INIT_15];
  INIT_16_REG = ATTR[`RAMB36E5__INIT_16];
  INIT_17_REG = ATTR[`RAMB36E5__INIT_17];
  INIT_18_REG = ATTR[`RAMB36E5__INIT_18];
  INIT_19_REG = ATTR[`RAMB36E5__INIT_19];
  INIT_1A_REG = ATTR[`RAMB36E5__INIT_1A];
  INIT_1B_REG = ATTR[`RAMB36E5__INIT_1B];
  INIT_1C_REG = ATTR[`RAMB36E5__INIT_1C];
  INIT_1D_REG = ATTR[`RAMB36E5__INIT_1D];
  INIT_1E_REG = ATTR[`RAMB36E5__INIT_1E];
  INIT_1F_REG = ATTR[`RAMB36E5__INIT_1F];
  INIT_20_REG = ATTR[`RAMB36E5__INIT_20];
  INIT_21_REG = ATTR[`RAMB36E5__INIT_21];
  INIT_22_REG = ATTR[`RAMB36E5__INIT_22];
  INIT_23_REG = ATTR[`RAMB36E5__INIT_23];
  INIT_24_REG = ATTR[`RAMB36E5__INIT_24];
  INIT_25_REG = ATTR[`RAMB36E5__INIT_25];
  INIT_26_REG = ATTR[`RAMB36E5__INIT_26];
  INIT_27_REG = ATTR[`RAMB36E5__INIT_27];
  INIT_28_REG = ATTR[`RAMB36E5__INIT_28];
  INIT_29_REG = ATTR[`RAMB36E5__INIT_29];
  INIT_2A_REG = ATTR[`RAMB36E5__INIT_2A];
  INIT_2B_REG = ATTR[`RAMB36E5__INIT_2B];
  INIT_2C_REG = ATTR[`RAMB36E5__INIT_2C];
  INIT_2D_REG = ATTR[`RAMB36E5__INIT_2D];
  INIT_2E_REG = ATTR[`RAMB36E5__INIT_2E];
  INIT_2F_REG = ATTR[`RAMB36E5__INIT_2F];
  INIT_30_REG = ATTR[`RAMB36E5__INIT_30];
  INIT_31_REG = ATTR[`RAMB36E5__INIT_31];
  INIT_32_REG = ATTR[`RAMB36E5__INIT_32];
  INIT_33_REG = ATTR[`RAMB36E5__INIT_33];
  INIT_34_REG = ATTR[`RAMB36E5__INIT_34];
  INIT_35_REG = ATTR[`RAMB36E5__INIT_35];
  INIT_36_REG = ATTR[`RAMB36E5__INIT_36];
  INIT_37_REG = ATTR[`RAMB36E5__INIT_37];
  INIT_38_REG = ATTR[`RAMB36E5__INIT_38];
  INIT_39_REG = ATTR[`RAMB36E5__INIT_39];
  INIT_3A_REG = ATTR[`RAMB36E5__INIT_3A];
  INIT_3B_REG = ATTR[`RAMB36E5__INIT_3B];
  INIT_3C_REG = ATTR[`RAMB36E5__INIT_3C];
  INIT_3D_REG = ATTR[`RAMB36E5__INIT_3D];
  INIT_3E_REG = ATTR[`RAMB36E5__INIT_3E];
  INIT_3F_REG = ATTR[`RAMB36E5__INIT_3F];
  INIT_40_REG = ATTR[`RAMB36E5__INIT_40];
  INIT_41_REG = ATTR[`RAMB36E5__INIT_41];
  INIT_42_REG = ATTR[`RAMB36E5__INIT_42];
  INIT_43_REG = ATTR[`RAMB36E5__INIT_43];
  INIT_44_REG = ATTR[`RAMB36E5__INIT_44];
  INIT_45_REG = ATTR[`RAMB36E5__INIT_45];
  INIT_46_REG = ATTR[`RAMB36E5__INIT_46];
  INIT_47_REG = ATTR[`RAMB36E5__INIT_47];
  INIT_48_REG = ATTR[`RAMB36E5__INIT_48];
  INIT_49_REG = ATTR[`RAMB36E5__INIT_49];
  INIT_4A_REG = ATTR[`RAMB36E5__INIT_4A];
  INIT_4B_REG = ATTR[`RAMB36E5__INIT_4B];
  INIT_4C_REG = ATTR[`RAMB36E5__INIT_4C];
  INIT_4D_REG = ATTR[`RAMB36E5__INIT_4D];
  INIT_4E_REG = ATTR[`RAMB36E5__INIT_4E];
  INIT_4F_REG = ATTR[`RAMB36E5__INIT_4F];
  INIT_50_REG = ATTR[`RAMB36E5__INIT_50];
  INIT_51_REG = ATTR[`RAMB36E5__INIT_51];
  INIT_52_REG = ATTR[`RAMB36E5__INIT_52];
  INIT_53_REG = ATTR[`RAMB36E5__INIT_53];
  INIT_54_REG = ATTR[`RAMB36E5__INIT_54];
  INIT_55_REG = ATTR[`RAMB36E5__INIT_55];
  INIT_56_REG = ATTR[`RAMB36E5__INIT_56];
  INIT_57_REG = ATTR[`RAMB36E5__INIT_57];
  INIT_58_REG = ATTR[`RAMB36E5__INIT_58];
  INIT_59_REG = ATTR[`RAMB36E5__INIT_59];
  INIT_5A_REG = ATTR[`RAMB36E5__INIT_5A];
  INIT_5B_REG = ATTR[`RAMB36E5__INIT_5B];
  INIT_5C_REG = ATTR[`RAMB36E5__INIT_5C];
  INIT_5D_REG = ATTR[`RAMB36E5__INIT_5D];
  INIT_5E_REG = ATTR[`RAMB36E5__INIT_5E];
  INIT_5F_REG = ATTR[`RAMB36E5__INIT_5F];
  INIT_60_REG = ATTR[`RAMB36E5__INIT_60];
  INIT_61_REG = ATTR[`RAMB36E5__INIT_61];
  INIT_62_REG = ATTR[`RAMB36E5__INIT_62];
  INIT_63_REG = ATTR[`RAMB36E5__INIT_63];
  INIT_64_REG = ATTR[`RAMB36E5__INIT_64];
  INIT_65_REG = ATTR[`RAMB36E5__INIT_65];
  INIT_66_REG = ATTR[`RAMB36E5__INIT_66];
  INIT_67_REG = ATTR[`RAMB36E5__INIT_67];
  INIT_68_REG = ATTR[`RAMB36E5__INIT_68];
  INIT_69_REG = ATTR[`RAMB36E5__INIT_69];
  INIT_6A_REG = ATTR[`RAMB36E5__INIT_6A];
  INIT_6B_REG = ATTR[`RAMB36E5__INIT_6B];
  INIT_6C_REG = ATTR[`RAMB36E5__INIT_6C];
  INIT_6D_REG = ATTR[`RAMB36E5__INIT_6D];
  INIT_6E_REG = ATTR[`RAMB36E5__INIT_6E];
  INIT_6F_REG = ATTR[`RAMB36E5__INIT_6F];
  INIT_70_REG = ATTR[`RAMB36E5__INIT_70];
  INIT_71_REG = ATTR[`RAMB36E5__INIT_71];
  INIT_72_REG = ATTR[`RAMB36E5__INIT_72];
  INIT_73_REG = ATTR[`RAMB36E5__INIT_73];
  INIT_74_REG = ATTR[`RAMB36E5__INIT_74];
  INIT_75_REG = ATTR[`RAMB36E5__INIT_75];
  INIT_76_REG = ATTR[`RAMB36E5__INIT_76];
  INIT_77_REG = ATTR[`RAMB36E5__INIT_77];
  INIT_78_REG = ATTR[`RAMB36E5__INIT_78];
  INIT_79_REG = ATTR[`RAMB36E5__INIT_79];
  INIT_7A_REG = ATTR[`RAMB36E5__INIT_7A];
  INIT_7B_REG = ATTR[`RAMB36E5__INIT_7B];
  INIT_7C_REG = ATTR[`RAMB36E5__INIT_7C];
  INIT_7D_REG = ATTR[`RAMB36E5__INIT_7D];
  INIT_7E_REG = ATTR[`RAMB36E5__INIT_7E];
  INIT_7F_REG = ATTR[`RAMB36E5__INIT_7F];
  INIT_FILE_REG = ATTR[`RAMB36E5__INIT_FILE];
  IS_ARST_A_INVERTED_REG = ATTR[`RAMB36E5__IS_ARST_A_INVERTED];
  IS_ARST_B_INVERTED_REG = ATTR[`RAMB36E5__IS_ARST_B_INVERTED];
  IS_CLKARDCLK_INVERTED_REG = ATTR[`RAMB36E5__IS_CLKARDCLK_INVERTED];
  IS_CLKBWRCLK_INVERTED_REG = ATTR[`RAMB36E5__IS_CLKBWRCLK_INVERTED];
  IS_ENARDEN_INVERTED_REG = ATTR[`RAMB36E5__IS_ENARDEN_INVERTED];
  IS_ENBWREN_INVERTED_REG = ATTR[`RAMB36E5__IS_ENBWREN_INVERTED];
  IS_RSTRAMARSTRAM_INVERTED_REG = ATTR[`RAMB36E5__IS_RSTRAMARSTRAM_INVERTED];
  IS_RSTRAMB_INVERTED_REG = ATTR[`RAMB36E5__IS_RSTRAMB_INVERTED];
  IS_RSTREGARSTREG_INVERTED_REG = ATTR[`RAMB36E5__IS_RSTREGARSTREG_INVERTED];
  IS_RSTREGB_INVERTED_REG = ATTR[`RAMB36E5__IS_RSTREGB_INVERTED];
  PR_SAVE_DATA_REG = ATTR[`RAMB36E5__PR_SAVE_DATA];
  READ_WIDTH_A_REG = ATTR[`RAMB36E5__READ_WIDTH_A];
  READ_WIDTH_B_REG = ATTR[`RAMB36E5__READ_WIDTH_B];
  RSTREG_PRIORITY_A_REG = ATTR[`RAMB36E5__RSTREG_PRIORITY_A];
  RSTREG_PRIORITY_B_REG = ATTR[`RAMB36E5__RSTREG_PRIORITY_B];
  RST_MODE_A_REG = ATTR[`RAMB36E5__RST_MODE_A];
  RST_MODE_B_REG = ATTR[`RAMB36E5__RST_MODE_B];
  SIM_COLLISION_CHECK_REG = ATTR[`RAMB36E5__SIM_COLLISION_CHECK];
  SLEEP_ASYNC_REG = ATTR[`RAMB36E5__SLEEP_ASYNC];
  SRVAL_A_REG = ATTR[`RAMB36E5__SRVAL_A];
  SRVAL_B_REG = ATTR[`RAMB36E5__SRVAL_B];
  WRITE_MODE_A_REG = ATTR[`RAMB36E5__WRITE_MODE_A];
  WRITE_MODE_B_REG = ATTR[`RAMB36E5__WRITE_MODE_B];
  WRITE_WIDTH_A_REG = ATTR[`RAMB36E5__WRITE_WIDTH_A];
  WRITE_WIDTH_B_REG = ATTR[`RAMB36E5__WRITE_WIDTH_B];
end

// procedures to override, read attribute values

task write_attr;
  input  [`RAMB36E5_ADDR_SZ-1:0] addr;
  input  [`RAMB36E5_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`RAMB36E5_DATA_SZ-1:0] read_attr;
  input  [`RAMB36E5_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
