// Seed: 1707337655
module module_0;
  logic id_1;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd5,
    parameter id_2 = 32'd23
) (
    input  tri   _id_0,
    output tri1  id_1,
    output uwire _id_2[1 : id_2],
    output uwire id_3,
    input  wand  id_4 [  -1 : 1],
    output wire  id_5,
    input  wire  id_6
);
  logic id_8;
  ;
  module_0 modCall_1 ();
  wire [id_0 : -1] id_9 = -1;
  logic id_10;
  wire id_11 = id_6;
  logic id_12 = 1;
  struct packed {
    logic id_13  = 1;
    logic id_14;
  } id_15 = 1;
  logic id_16;
  and primCall (id_1, id_4, id_6, id_8);
  logic id_17;
  logic id_18;
  assign id_9 = id_15.id_14;
  assign id_10[1] = 1;
endmodule
