

================================================================
== Vitis HLS Report for 'crypto_kem_enc_1_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Tue May 20 14:34:54 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       27|       27|  0.270 us|  0.270 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |       25|       25|         3|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    388|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|     240|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     240|    442|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_259_p2     |         +|   0|  0|  32|          30|          32|
    |i_284_fu_151_p2        |         +|   0|  0|  13|           5|           1|
    |newSecond19_fu_288_p2  |         +|   0|  0|  32|          32|          32|
    |newSecond21_fu_277_p2  |         +|   0|  0|  32|          32|          32|
    |newSecond23_fu_271_p2  |         +|   0|  0|  32|          32|          32|
    |r_1_fu_292_p2          |         +|   0|  0|  32|          32|          32|
    |newFirst18_fu_247_p2   |         -|   0|  0|  39|          32|          32|
    |newFirst20_fu_229_p2   |         -|   0|  0|  39|          32|          32|
    |newFirst22_fu_211_p2   |         -|   0|  0|  39|          32|          32|
    |newFirst_fu_265_p2     |         -|   0|  0|  32|          32|          32|
    |sub_ln17_fu_193_p2     |         -|   0|  0|  39|          32|          32|
    |ap_condition_117       |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_145_p2    |      icmp|   0|  0|  13|           5|           5|
    |icmp_ln28_fu_171_p2    |      icmp|   0|  0|  10|           2|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 388|         332|         330|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_phi_mux_r_2_phi_fu_131_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_r_2_reg_128  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_283            |   9|          2|    5|         10|
    |i_fu_68                           |   9|          2|    5|         10|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|   76|        152|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_r_2_reg_128  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_r_2_reg_128  |  32|   0|   32|          0|
    |i_fu_68                           |   5|   0|    5|          0|
    |icmp_ln26_reg_354                 |   1|   0|    1|          0|
    |icmp_ln26_reg_354_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln28_reg_367                 |   1|   0|    1|          0|
    |icmp_ln28_reg_367_pp0_iter1_reg   |   1|   0|    1|          0|
    |lcg_state                         |  32|   0|   32|          0|
    |lshr_ln_reg_362                   |   3|   0|    3|          0|
    |lshr_ln_reg_362_pp0_iter1_reg     |   3|   0|    3|          0|
    |newFirst18_reg_371                |  32|   0|   32|          0|
    |newFirst_reg_376                  |  32|   0|   32|          0|
    |newSecond21_reg_381               |  32|   0|   32|          0|
    |r_fu_72                           |  24|   0|   24|          0|
    |trunc_ln26_reg_358                |   2|   0|    2|          0|
    |trunc_ln26_reg_358_pp0_iter1_reg  |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 240|   0|  240|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  crypto_kem_enc.1_Pipeline_VITIS_LOOP_26_1|  return value|
|temp_address0    |  out|    7|   ap_memory|                                       temp|         array|
|temp_ce0         |  out|    1|   ap_memory|                                       temp|         array|
|temp_we0         |  out|    1|   ap_memory|                                       temp|         array|
|temp_d0          |  out|    8|   ap_memory|                                       temp|         array|
|temp_1_address0  |  out|    7|   ap_memory|                                     temp_1|         array|
|temp_1_ce0       |  out|    1|   ap_memory|                                     temp_1|         array|
|temp_1_we0       |  out|    1|   ap_memory|                                     temp_1|         array|
|temp_1_d0        |  out|    8|   ap_memory|                                     temp_1|         array|
|temp_2_address0  |  out|    7|   ap_memory|                                     temp_2|         array|
|temp_2_ce0       |  out|    1|   ap_memory|                                     temp_2|         array|
|temp_2_we0       |  out|    1|   ap_memory|                                     temp_2|         array|
|temp_2_d0        |  out|    8|   ap_memory|                                     temp_2|         array|
|temp_3_address0  |  out|    7|   ap_memory|                                     temp_3|         array|
|temp_3_ce0       |  out|    1|   ap_memory|                                     temp_3|         array|
|temp_3_we0       |  out|    1|   ap_memory|                                     temp_3|         array|
|temp_3_d0        |  out|    8|   ap_memory|                                     temp_3|         array|
+-----------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.92>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/random/random.c:23->src/sike.c:47]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [src/random/random.c:24->src/sike.c:47]   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln23 = store i5 0, i5 %i" [src/random/random.c:23->src/sike.c:47]   --->   Operation 8 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_283 = load i5 %i" [src/random/random.c:26->src/sike.c:47]   --->   Operation 10 'load' 'i_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.78ns)   --->   "%icmp_ln26 = icmp_eq  i5 %i_283, i5 24" [src/random/random.c:26->src/sike.c:47]   --->   Operation 11 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.78ns)   --->   "%i_284 = add i5 %i_283, i5 1" [src/random/random.c:26->src/sike.c:47]   --->   Operation 12 'add' 'i_284' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.body.i.split, void %randombytes.exit.exitStub" [src/random/random.c:26->src/sike.c:47]   --->   Operation 13 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i5 %i_283" [src/random/random.c:26->src/sike.c:47]   --->   Operation 14 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %i_283, i32 2, i32 4" [src/random/random.c:23->src/sike.c:47]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.56ns)   --->   "%icmp_ln28 = icmp_eq  i2 %trunc_ln26, i2 0" [src/random/random.c:28->src/sike.c:47]   --->   Operation 16 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lcg_state_load = load i32 %lcg_state" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 17 'load' 'lcg_state_load' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%shl_ln17 = shl i32 %lcg_state_load, i32 21" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 18 'shl' 'shl_ln17' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%shl_ln17_1 = shl i32 %lcg_state_load, i32 19" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 19 'shl' 'shl_ln17_1' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln17 = sub i32 %shl_ln17, i32 %shl_ln17_1" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 20 'sub' 'sub_ln17' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node newFirst22)   --->   "%shl_ln17_2 = shl i32 %lcg_state_load, i32 17" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 21 'shl' 'shl_ln17_2' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node newFirst22)   --->   "%shl_ln17_3 = shl i32 %lcg_state_load, i32 15" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 22 'shl' 'shl_ln17_3' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.55ns) (out node of the LUT)   --->   "%newFirst22 = sub i32 %shl_ln17_2, i32 %shl_ln17_3" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 23 'sub' 'newFirst22' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node newFirst20)   --->   "%shl_ln17_4 = shl i32 %lcg_state_load, i32 13" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 24 'shl' 'shl_ln17_4' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node newFirst20)   --->   "%shl_ln17_5 = shl i32 %lcg_state_load, i32 11" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 25 'shl' 'shl_ln17_5' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.55ns) (out node of the LUT)   --->   "%newFirst20 = sub i32 %shl_ln17_5, i32 %shl_ln17_4" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 26 'sub' 'newFirst20' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node newFirst18)   --->   "%shl_ln17_6 = shl i32 %lcg_state_load, i32 9" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 27 'shl' 'shl_ln17_6' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node newFirst18)   --->   "%shl_ln17_7 = shl i32 %lcg_state_load, i32 4" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 28 'shl' 'shl_ln17_7' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.55ns) (out node of the LUT)   --->   "%newFirst18 = sub i32 %shl_ln17_7, i32 %shl_ln17_6" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 29 'sub' 'newFirst18' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln17_8 = shl i32 %lcg_state_load, i32 2" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 30 'shl' 'shl_ln17_8' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17 = add i32 1013904223, i32 %lcg_state_load" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 31 'add' 'add_ln17' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%newFirst = sub i32 %add_ln17, i32 %shl_ln17_8" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 32 'sub' 'newFirst' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newSecond23 = add i32 %sub_ln17, i32 %newFirst22" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 33 'add' 'newSecond23' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%newSecond21 = add i32 %newSecond23, i32 %newFirst20" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 34 'add' 'newSecond21' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (1.56ns)   --->   "%switch_ln32 = switch i2 %trunc_ln26, void %arrayidx.i13.case.3, i2 0, void %arrayidx.i13.case.0, i2 1, void %arrayidx.i13.case.1, i2 2, void %arrayidx.i13.case.2" [src/random/random.c:32->src/sike.c:47]   --->   Operation 35 'switch' 'switch_ln32' <Predicate = (!icmp_ln26)> <Delay = 1.56>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln23 = store i5 %i_284, i5 %i" [src/random/random.c:23->src/sike.c:47]   --->   Operation 36 'store' 'store_ln23' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newSecond19 = add i32 %newSecond21, i32 %newFirst18" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 37 'add' 'newSecond19' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%r_1 = add i32 %newSecond19, i32 %newFirst" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 38 'add' 'r_1' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln17 = store i32 %r_1, i32 %lcg_state" [src/random/random.c:17->src/random/random.c:30->src/sike.c:47]   --->   Operation 39 'store' 'store_ln17' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%br_ln31 = br void %for.inc.i" [src/random/random.c:31->src/sike.c:47]   --->   Operation 40 'br' 'br_ln31' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 1.58>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.91>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%r_load = load i24 %r" [src/random/random.c:26->src/sike.c:47]   --->   Operation 41 'load' 'r_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i24 %r_load" [src/random/random.c:26->src/sike.c:47]   --->   Operation 42 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/random/random.c:23->src/sike.c:47]   --->   Operation 43 'specpipeline' 'specpipeline_ln23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24" [src/random/random.c:23->src/sike.c:47]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/random/random.c:26->src/sike.c:47]   --->   Operation 45 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc.i, void %if.then.i" [src/random/random.c:28->src/sike.c:47]   --->   Operation 46 'br' 'br_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%r_2 = phi i32 %r_1, void %if.then.i, i32 %zext_ln26, void %for.body.i.split"   --->   Operation 47 'phi' 'r_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %r_2" [src/random/random.c:32->src/sike.c:47]   --->   Operation 48 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i3 %lshr_ln" [src/random/random.c:32->src/sike.c:47]   --->   Operation 49 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i8 %temp, i32 0, i32 %zext_ln32" [src/random/random.c:32->src/sike.c:47]   --->   Operation 50 'getelementptr' 'temp_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%temp_1_addr = getelementptr i8 %temp_1, i32 0, i32 %zext_ln32" [src/random/random.c:32->src/sike.c:47]   --->   Operation 51 'getelementptr' 'temp_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%temp_2_addr = getelementptr i8 %temp_2, i32 0, i32 %zext_ln32" [src/random/random.c:32->src/sike.c:47]   --->   Operation 52 'getelementptr' 'temp_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%temp_3_addr = getelementptr i8 %temp_3, i32 0, i32 %zext_ln32" [src/random/random.c:32->src/sike.c:47]   --->   Operation 53 'getelementptr' 'temp_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln32 = store i8 %trunc_ln32, i7 %temp_2_addr" [src/random/random.c:32->src/sike.c:47]   --->   Operation 54 'store' 'store_ln32' <Predicate = (trunc_ln26 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx.i13.exit" [src/random/random.c:32->src/sike.c:47]   --->   Operation 55 'br' 'br_ln32' <Predicate = (trunc_ln26 == 2)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln32 = store i8 %trunc_ln32, i7 %temp_1_addr" [src/random/random.c:32->src/sike.c:47]   --->   Operation 56 'store' 'store_ln32' <Predicate = (trunc_ln26 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx.i13.exit" [src/random/random.c:32->src/sike.c:47]   --->   Operation 57 'br' 'br_ln32' <Predicate = (trunc_ln26 == 1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln32 = store i8 %trunc_ln32, i7 %temp_addr" [src/random/random.c:32->src/sike.c:47]   --->   Operation 58 'store' 'store_ln32' <Predicate = (trunc_ln26 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx.i13.exit" [src/random/random.c:32->src/sike.c:47]   --->   Operation 59 'br' 'br_ln32' <Predicate = (trunc_ln26 == 0)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln32 = store i8 %trunc_ln32, i7 %temp_3_addr" [src/random/random.c:32->src/sike.c:47]   --->   Operation 60 'store' 'store_ln32' <Predicate = (trunc_ln26 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 107> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx.i13.exit" [src/random/random.c:32->src/sike.c:47]   --->   Operation 61 'br' 'br_ln32' <Predicate = (trunc_ln26 == 3)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %r_2, i32 8, i32 31" [src/random/random.c:26->src/sike.c:47]   --->   Operation 62 'partselect' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln24 = store i24 %trunc_ln26_1, i24 %r" [src/random/random.c:24->src/sike.c:47]   --->   Operation 63 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body.i" [src/random/random.c:26->src/sike.c:47]   --->   Operation 64 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ temp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ temp_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ temp_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ lcg_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100]
r                      (alloca           ) [ 0111]
store_ln23             (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i_283                  (load             ) [ 0000]
icmp_ln26              (icmp             ) [ 0111]
i_284                  (add              ) [ 0000]
br_ln26                (br               ) [ 0000]
trunc_ln26             (trunc            ) [ 0111]
lshr_ln                (partselect       ) [ 0111]
icmp_ln28              (icmp             ) [ 0111]
lcg_state_load         (load             ) [ 0000]
shl_ln17               (shl              ) [ 0000]
shl_ln17_1             (shl              ) [ 0000]
sub_ln17               (sub              ) [ 0000]
shl_ln17_2             (shl              ) [ 0000]
shl_ln17_3             (shl              ) [ 0000]
newFirst22             (sub              ) [ 0000]
shl_ln17_4             (shl              ) [ 0000]
shl_ln17_5             (shl              ) [ 0000]
newFirst20             (sub              ) [ 0000]
shl_ln17_6             (shl              ) [ 0000]
shl_ln17_7             (shl              ) [ 0000]
newFirst18             (sub              ) [ 0110]
shl_ln17_8             (shl              ) [ 0000]
add_ln17               (add              ) [ 0000]
newFirst               (sub              ) [ 0110]
newSecond23            (add              ) [ 0000]
newSecond21            (add              ) [ 0110]
switch_ln32            (switch           ) [ 0000]
store_ln23             (store            ) [ 0000]
newSecond19            (add              ) [ 0000]
r_1                    (add              ) [ 0111]
store_ln17             (store            ) [ 0000]
br_ln31                (br               ) [ 0111]
r_load                 (load             ) [ 0000]
zext_ln26              (zext             ) [ 0000]
specpipeline_ln23      (specpipeline     ) [ 0000]
speclooptripcount_ln23 (speclooptripcount) [ 0000]
specloopname_ln26      (specloopname     ) [ 0000]
br_ln28                (br               ) [ 0000]
r_2                    (phi              ) [ 0101]
trunc_ln32             (trunc            ) [ 0000]
zext_ln32              (zext             ) [ 0000]
temp_addr              (getelementptr    ) [ 0000]
temp_1_addr            (getelementptr    ) [ 0000]
temp_2_addr            (getelementptr    ) [ 0000]
temp_3_addr            (getelementptr    ) [ 0000]
store_ln32             (store            ) [ 0000]
br_ln32                (br               ) [ 0000]
store_ln32             (store            ) [ 0000]
br_ln32                (br               ) [ 0000]
store_ln32             (store            ) [ 0000]
br_ln32                (br               ) [ 0000]
store_ln32             (store            ) [ 0000]
br_ln32                (br               ) [ 0000]
trunc_ln26_1           (partselect       ) [ 0000]
store_ln24             (store            ) [ 0000]
br_ln26                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="temp_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lcg_state">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lcg_state"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="r_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="temp_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="3" slack="0"/>
<pin id="80" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="temp_1_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="3" slack="0"/>
<pin id="87" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_1_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="temp_2_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="3" slack="0"/>
<pin id="94" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_2_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="temp_3_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="3" slack="0"/>
<pin id="101" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_3_addr/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln32_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln32_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln32_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln32_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="r_2_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="r_2 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="r_2_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="24" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_2/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln23_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="5" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_283_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="0"/>
<pin id="144" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_283/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln26_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="5" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_284_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_284/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln26_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="lshr_ln_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="5" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="0" index="3" bw="4" slack="0"/>
<pin id="166" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln28_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="2" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="lcg_state_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lcg_state_load/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="shl_ln17_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="6" slack="0"/>
<pin id="184" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln17/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shl_ln17_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="6" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln17_1/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sub_ln17_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln17/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="shl_ln17_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="6" slack="0"/>
<pin id="202" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln17_2/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="shl_ln17_3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="5" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln17_3/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="newFirst22_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newFirst22/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="shl_ln17_4_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="5" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln17_4/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="shl_ln17_5_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln17_5/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="newFirst20_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newFirst20/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="shl_ln17_6_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="5" slack="0"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln17_6/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="shl_ln17_7_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln17_7/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="newFirst18_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newFirst18/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="shl_ln17_8_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="3" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln17_8/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln17_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="31" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="newFirst_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newFirst/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="newSecond23_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newSecond23/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="newSecond21_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newSecond21/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln23_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="5" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="newSecond19_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="0" index="1" bw="32" slack="1"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newSecond19/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="r_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="1"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln17_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="r_load_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="24" slack="2"/>
<pin id="305" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln26_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="24" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln32_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln32_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="2"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln26_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="24" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="0" index="3" bw="6" slack="0"/>
<pin id="331" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln26_1/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln24_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="24" slack="0"/>
<pin id="338" dir="0" index="1" bw="24" slack="2"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/3 "/>
</bind>
</comp>

<comp id="341" class="1005" name="i_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="348" class="1005" name="r_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="24" slack="2"/>
<pin id="350" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="354" class="1005" name="icmp_ln26_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="358" class="1005" name="trunc_ln26_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="2"/>
<pin id="360" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln26 "/>
</bind>
</comp>

<comp id="362" class="1005" name="lshr_ln_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="2"/>
<pin id="364" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="367" class="1005" name="icmp_ln28_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="371" class="1005" name="newFirst18_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newFirst18 "/>
</bind>
</comp>

<comp id="376" class="1005" name="newFirst_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newFirst "/>
</bind>
</comp>

<comp id="381" class="1005" name="newSecond21_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="newSecond21 "/>
</bind>
</comp>

<comp id="386" class="1005" name="r_1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="50" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="50" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="50" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="50" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="90" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="83" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="76" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="97" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="142" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="142" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="142" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="175"><net_src comp="157" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="177" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="181" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="177" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="177" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="199" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="177" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="177" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="217" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="177" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="177" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="235" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="177" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="20" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="177" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="253" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="193" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="211" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="229" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="151" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="296"><net_src comp="288" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="8" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="314"><net_src comp="131" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="318"><net_src comp="311" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="332"><net_src comp="62" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="131" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="64" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="66" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="340"><net_src comp="326" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="68" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="351"><net_src comp="72" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="357"><net_src comp="145" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="157" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="161" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="370"><net_src comp="171" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="247" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="379"><net_src comp="265" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="384"><net_src comp="277" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="389"><net_src comp="292" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="131" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp | {3 }
	Port: temp_1 | {3 }
	Port: temp_2 | {3 }
	Port: temp_3 | {3 }
	Port: lcg_state | {2 }
 - Input state : 
	Port: crypto_kem_enc.1_Pipeline_VITIS_LOOP_26_1 : lcg_state | {1 }
  - Chain level:
	State 1
		store_ln23 : 1
		i_283 : 1
		icmp_ln26 : 2
		i_284 : 2
		br_ln26 : 3
		trunc_ln26 : 2
		lshr_ln : 2
		icmp_ln28 : 3
		shl_ln17 : 1
		shl_ln17_1 : 1
		sub_ln17 : 1
		shl_ln17_2 : 1
		shl_ln17_3 : 1
		newFirst22 : 1
		shl_ln17_4 : 1
		shl_ln17_5 : 1
		newFirst20 : 1
		shl_ln17_6 : 1
		shl_ln17_7 : 1
		newFirst18 : 1
		shl_ln17_8 : 1
		add_ln17 : 1
		newFirst : 2
		newSecond23 : 2
		newSecond21 : 3
		switch_ln32 : 3
		store_ln23 : 3
	State 2
		r_1 : 1
		store_ln17 : 2
	State 3
		zext_ln26 : 1
		r_2 : 2
		trunc_ln32 : 3
		temp_addr : 1
		temp_1_addr : 1
		temp_2_addr : 1
		temp_3_addr : 1
		store_ln32 : 4
		store_ln32 : 4
		store_ln32 : 4
		store_ln32 : 4
		trunc_ln26_1 : 3
		store_ln24 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   sub_ln17_fu_193   |    0    |    39   |
|          |  newFirst22_fu_211  |    0    |    39   |
|    sub   |  newFirst20_fu_229  |    0    |    39   |
|          |  newFirst18_fu_247  |    0    |    39   |
|          |   newFirst_fu_265   |    0    |    32   |
|----------|---------------------|---------|---------|
|          |     i_284_fu_151    |    0    |    13   |
|          |   add_ln17_fu_259   |    0    |    32   |
|    add   |  newSecond23_fu_271 |    0    |    32   |
|          |  newSecond21_fu_277 |    0    |    32   |
|          |  newSecond19_fu_288 |    0    |    32   |
|          |      r_1_fu_292     |    0    |    32   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln26_fu_145  |    0    |    13   |
|          |   icmp_ln28_fu_171  |    0    |    10   |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln26_fu_157  |    0    |    0    |
|          |  trunc_ln32_fu_311  |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|    lshr_ln_fu_161   |    0    |    0    |
|          | trunc_ln26_1_fu_326 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   shl_ln17_fu_181   |    0    |    0    |
|          |  shl_ln17_1_fu_187  |    0    |    0    |
|          |  shl_ln17_2_fu_199  |    0    |    0    |
|          |  shl_ln17_3_fu_205  |    0    |    0    |
|    shl   |  shl_ln17_4_fu_217  |    0    |    0    |
|          |  shl_ln17_5_fu_223  |    0    |    0    |
|          |  shl_ln17_6_fu_235  |    0    |    0    |
|          |  shl_ln17_7_fu_241  |    0    |    0    |
|          |  shl_ln17_8_fu_253  |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |   zext_ln26_fu_306  |    0    |    0    |
|          |   zext_ln32_fu_319  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   384   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_reg_341     |    5   |
| icmp_ln26_reg_354 |    1   |
| icmp_ln28_reg_367 |    1   |
|  lshr_ln_reg_362  |    3   |
| newFirst18_reg_371|   32   |
|  newFirst_reg_376 |   32   |
|newSecond21_reg_381|   32   |
|    r_1_reg_386    |   32   |
|    r_2_reg_128    |   32   |
|     r_reg_348     |   24   |
| trunc_ln26_reg_358|    2   |
+-------------------+--------+
|       Total       |   196  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   384  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   196  |    -   |
+-----------+--------+--------+
|   Total   |   196  |   384  |
+-----------+--------+--------+
