{
    "code": "module segDecoder (input [3:0] data, output reg [7:0] segs); always @(*) case (data[3:0]) 4'b0000: segs = 8'b00111111; 4'b0001: segs = 8'b00000110; 4'b0010: segs = 8'b01011011; 4'b0011: segs = 8'b01001111; 4'b0100: segs = 8'b01100110; 4'b0101: segs = 8'b01101101; 4'b0110: segs = 8'b01111101; 4'b0111: segs = 8'b00000111; 4'b1000: segs = 8'b01111111; 4'b1001: segs = 8'b01100111; 4'b1010: segs = 8'b01110111; 4'b1011: segs = 8'b01111100; 4'b1100: segs = 8'b00111001; 4'b1101: segs = 8'b01011110; 4'b1110: segs = 8'b01111001; 4'b1111: segs = 8'b01110001; default: segs = 8'b00000000; endcase endmodule"
}
