<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Report Max Delay Analysis
</title>
<text>SmartTime Version 2021.2.0.11</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)</text>
<text>Date: Wed Feb  9 10:57:42 2022
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>DRM2_top</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>IGLOO2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2GL090T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>676 FBGA</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Min Operating Conditions</cell>
 <cell>BEST - 1.26 V - 0 C</cell>
</row>
<row>
 <cell>Max Operating Conditions</cell>
 <cell>WORST - 1.14 V - 85 C</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Period (ns)</cell>
 <cell>Frequency (MHz)</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Max Clock-To-Out (ns)</cell>
</header>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/endpck:Q</cell>
 <cell>0.286</cell>
 <cell>3496.503</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/token:Q</cell>
 <cell>0.162</cell>
 <cell>6172.840</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0</cell>
 <cell>11.534</cell>
 <cell>86.700</cell>
 <cell>50.000</cell>
 <cell>20.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell>3.398</cell>
 <cell>294.291</cell>
 <cell>25.000</cell>
 <cell>40.000</cell>
 <cell>0.739</cell>
 <cell>15.127</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</cell>
 <cell>16.770</cell>
 <cell>59.630</cell>
 <cell>200.000</cell>
 <cell>5.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</cell>
 <cell>2.870</cell>
 <cell>348.432</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>vme_int_instance/DS:Q</cell>
 <cell>0.264</cell>
 <cell>3787.879</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>7.478</cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell>12.468</cell>
 <cell>80.205</cell>
 <cell>25.000</cell>
 <cell>40.000</cell>
 <cell>8.351</cell>
 <cell>18.584</cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell>10.338</cell>
 <cell>96.731</cell>
 <cell>25.000</cell>
 <cell>40.000</cell>
 <cell>2.041</cell>
 <cell>10.059</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</cell>
 <cell>5.236</cell>
 <cell>190.985</cell>
 <cell>8.000</cell>
 <cell>125.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</cell>
 <cell>8.725</cell>
 <cell>114.613</cell>
 <cell>8.000</cell>
 <cell>125.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]</cell>
 <cell>7.550</cell>
 <cell>132.450</cell>
 <cell>8.000</cell>
 <cell>125.000</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Max Delay (ns)</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell>16.773</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain CAEN_LINK_instance/I_conet_interf/endpck:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/linkres_i_n_arst_i_rs:CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CAEN_LINK_instance/I_conet_interf/token:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/toksr:CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain EPCS_Demo_instance/CCC_0/GL0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount[14]:D</cell>
 <cell>11.261</cell>
 <cell>38.466</cell>
 <cell>18.511</cell>
 <cell>56.977</cell>
 <cell>0.254</cell>
 <cell>11.534</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount[13]:D</cell>
 <cell>11.204</cell>
 <cell>38.512</cell>
 <cell>18.454</cell>
 <cell>56.966</cell>
 <cell>0.254</cell>
 <cell>11.488</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D</cell>
 <cell>11.172</cell>
 <cell>38.544</cell>
 <cell>18.422</cell>
 <cell>56.966</cell>
 <cell>0.254</cell>
 <cell>11.456</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount[12]:D</cell>
 <cell>11.131</cell>
 <cell>38.596</cell>
 <cell>18.381</cell>
 <cell>56.977</cell>
 <cell>0.254</cell>
 <cell>11.404</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount[11]:D</cell>
 <cell>11.063</cell>
 <cell>38.653</cell>
 <cell>18.313</cell>
 <cell>56.966</cell>
 <cell>0.254</cell>
 <cell>11.347</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: EPCS_Demo_instance/ConfigMaster_0/bytecount[14]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>56.977</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>18.511</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>38.466</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.160</cell>
 <cell>5.160</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.456</cell>
 <cell>5.616</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>5.794</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.618</cell>
 <cell>6.412</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB2:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>6.728</cell>
 <cell>60</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/state[18]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB2_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.522</cell>
 <cell>7.250</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/state[18]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>7.358</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]:C</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/state_dup[18]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.696</cell>
 <cell>8.054</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.315</cell>
 <cell>8.369</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0[5]:B</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0_2[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.091</cell>
 <cell>8.460</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_0[5]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.074</cell>
 <cell>8.534</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[4]:C</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/N_462</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.667</cell>
 <cell>9.201</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[4]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.202</cell>
 <cell>9.403</cell>
 <cell>51</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0:C</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/d_state115_sn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.727</cell>
 <cell>10.130</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>10.273</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/d_state98:C</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.601</cell>
 <cell>10.874</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/d_state98:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>11.038</cell>
 <cell>21</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1:C</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/d_state98</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.631</cell>
 <cell>11.669</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>11.833</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:C</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.621</cell>
 <cell>12.454</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.147</cell>
 <cell>12.601</cell>
 <cell>32</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/ins1_RNIROK83[2]:B</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.827</cell>
 <cell>13.428</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/ins1_RNIROK83[2]:UB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.235</cell>
 <cell>13.663</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:UB[6]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG4420</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>13.663</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:CC[11]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.797</cell>
 <cell>14.460</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/ins1_RNIGB3N8[7]:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG4436</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>14.460</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/ins1_RNIGB3N8[7]:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>14.533</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIJ58SC1[7]:D</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1Z[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.024</cell>
 <cell>15.557</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIJ58SC1[7]:UB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.433</cell>
 <cell>15.990</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:UB[2]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG4575</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>15.990</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:CC[5]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.627</cell>
 <cell>16.617</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI79AGG2[10]:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG4585</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>16.617</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI79AGG2[10]:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>16.690</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIR8OE6B[10]:D</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m2[10]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.505</cell>
 <cell>17.195</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIR8OE6B[10]:UB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.407</cell>
 <cell>17.602</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:UB[1]</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG488</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>17.602</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:CC[5]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CC_CONFIG</cell>
 <cell>+</cell>
 <cell>0.778</cell>
 <cell>18.380</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIFG9B5Q[14]:CC</cell>
 <cell>net</cell>
 <cell>NET_CC_CONFIG501</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>18.380</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIFG9B5Q[14]:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.056</cell>
 <cell>18.436</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount[14]:D</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m3[14]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.075</cell>
 <cell>18.511</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18.511</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>50.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.160</cell>
 <cell>55.160</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.456</cell>
 <cell>55.616</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>55.794</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.614</cell>
 <cell>56.408</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>56.724</cell>
 <cell>60</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount[14]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB3_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.507</cell>
 <cell>57.231</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/bytecount[14]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.254</cell>
 <cell>56.977</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>56.977</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/expected[15]:ALn</cell>
 <cell>3.073</cell>
 <cell>46.603</cell>
 <cell>10.288</cell>
 <cell>56.891</cell>
 <cell>0.353</cell>
 <cell>3.397</cell>
 <cell>-0.029</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/expected[1]:ALn</cell>
 <cell>3.073</cell>
 <cell>46.603</cell>
 <cell>10.288</cell>
 <cell>56.891</cell>
 <cell>0.353</cell>
 <cell>3.397</cell>
 <cell>-0.029</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/mask[1]:ALn</cell>
 <cell>3.073</cell>
 <cell>46.603</cell>
 <cell>10.288</cell>
 <cell>56.891</cell>
 <cell>0.353</cell>
 <cell>3.397</cell>
 <cell>-0.029</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/rdata[1]:ALn</cell>
 <cell>3.073</cell>
 <cell>46.603</cell>
 <cell>10.288</cell>
 <cell>56.891</cell>
 <cell>0.353</cell>
 <cell>3.397</cell>
 <cell>-0.029</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</cell>
 <cell>EPCS_Demo_instance/ConfigMaster_0/rdata[8]:ALn</cell>
 <cell>3.073</cell>
 <cell>46.603</cell>
 <cell>10.288</cell>
 <cell>56.891</cell>
 <cell>0.353</cell>
 <cell>3.397</cell>
 <cell>-0.029</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: EPCS_Demo_instance/ConfigMaster_0/expected[15]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>56.891</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.288</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>46.603</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.160</cell>
 <cell>5.160</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.456</cell>
 <cell>5.616</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>5.794</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.576</cell>
 <cell>6.370</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>6.687</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB10_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.528</cell>
 <cell>7.215</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>7.302</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.125</cell>
 <cell>8.427</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>8.801</cell>
 <cell>10</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1_RGB1:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.601</cell>
 <cell>9.402</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>9.718</cell>
 <cell>60</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/expected[15]:ALn</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1_RGB1_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.570</cell>
 <cell>10.288</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.288</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>50.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>50.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.160</cell>
 <cell>55.160</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.456</cell>
 <cell>55.616</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>55.794</cell>
 <cell>13</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB2:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.618</cell>
 <cell>56.412</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB2:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>56.728</cell>
 <cell>60</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/expected[15]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB2_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.516</cell>
 <cell>57.244</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/ConfigMaster_0/expected[15]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.353</cell>
 <cell>56.891</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>56.891</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0</name>
<text>No Path</text>
</section>
<section>
<name>SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain EPCS_Demo_instance/CCC_0/GL1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>clock_counter[2]:CLK</cell>
 <cell>state_clock[0]:D</cell>
 <cell>3.106</cell>
 <cell>21.602</cell>
 <cell>9.989</cell>
 <cell>31.591</cell>
 <cell>0.254</cell>
 <cell>3.398</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>clock_counter[3]:CLK</cell>
 <cell>state_clock[0]:D</cell>
 <cell>2.906</cell>
 <cell>21.791</cell>
 <cell>9.800</cell>
 <cell>31.591</cell>
 <cell>0.254</cell>
 <cell>3.209</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>clock_counter[4]:CLK</cell>
 <cell>state_clock[0]:D</cell>
 <cell>2.909</cell>
 <cell>21.799</cell>
 <cell>9.792</cell>
 <cell>31.591</cell>
 <cell>0.254</cell>
 <cell>3.201</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>clock_counter[5]:CLK</cell>
 <cell>state_clock[0]:D</cell>
 <cell>2.842</cell>
 <cell>21.855</cell>
 <cell>9.736</cell>
 <cell>31.591</cell>
 <cell>0.254</cell>
 <cell>3.145</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>clock_counter[2]:CLK</cell>
 <cell>state_clock[1]:D</cell>
 <cell>2.845</cell>
 <cell>21.872</cell>
 <cell>9.728</cell>
 <cell>31.600</cell>
 <cell>0.254</cell>
 <cell>3.128</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: clock_counter[2]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: state_clock[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>31.591</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.989</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.602</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.839</cell>
 <cell>4.839</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.458</cell>
 <cell>5.297</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>5.475</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.574</cell>
 <cell>6.049</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>6.366</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock_counter[2]:CLK</cell>
 <cell>net</cell>
 <cell>clk40</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.517</cell>
 <cell>6.883</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock_counter[2]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>6.991</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m15_e_11:D</cell>
 <cell>net</cell>
 <cell>clock_counter[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.433</cell>
 <cell>7.424</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m15_e_11:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.287</cell>
 <cell>7.711</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m15_e:A</cell>
 <cell>net</cell>
 <cell>state_clock_ns_1_0_.m15_e_11</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.503</cell>
 <cell>8.214</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m15_e:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.287</cell>
 <cell>8.501</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m17:C</cell>
 <cell>net</cell>
 <cell>state_clock_ns_1_0_.N_43_mux</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.810</cell>
 <cell>9.311</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m17:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.221</cell>
 <cell>9.532</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m24:D</cell>
 <cell>net</cell>
 <cell>state_clock_ns_1_0_.N_44_mux</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.224</cell>
 <cell>9.756</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m24:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.158</cell>
 <cell>9.914</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock[0]:D</cell>
 <cell>net</cell>
 <cell>state_clock_ns[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.075</cell>
 <cell>9.989</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.989</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.839</cell>
 <cell>29.839</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.458</cell>
 <cell>30.297</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>30.475</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.567</cell>
 <cell>31.042</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>31.359</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock[0]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.486</cell>
 <cell>31.845</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.254</cell>
 <cell>31.591</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>31.591</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>lvCLKLOS</cell>
 <cell>state_clock[0]:D</cell>
 <cell>6.803</cell>
 <cell></cell>
 <cell>6.803</cell>
 <cell></cell>
 <cell>0.174</cell>
 <cell>0.323</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>lvCLKLOS</cell>
 <cell>state_clock[1]:D</cell>
 <cell>6.801</cell>
 <cell></cell>
 <cell>6.801</cell>
 <cell></cell>
 <cell>0.174</cell>
 <cell>0.312</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>lvCLKLOS</cell>
 <cell>clock_selection[0]:D</cell>
 <cell>6.069</cell>
 <cell></cell>
 <cell>6.069</cell>
 <cell></cell>
 <cell>0.254</cell>
 <cell>-0.331</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>lvCLKLOS</cell>
 <cell>clock_selection[1]:D</cell>
 <cell>6.088</cell>
 <cell></cell>
 <cell>6.088</cell>
 <cell></cell>
 <cell>0.174</cell>
 <cell>-0.392</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: lvCLKLOS</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: state_clock[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.803</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>lvCLKLOS</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>lvCLKLOS_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>lvCLKLOS</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>lvCLKLOS_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.960</cell>
 <cell>1.960</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>lvCLKLOS_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>lvCLKLOS_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.030</cell>
 <cell>1.990</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>lvCLKLOS_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.088</cell>
 <cell>2.078</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m22_1_0:A</cell>
 <cell>net</cell>
 <cell>lvCLKLOS_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.401</cell>
 <cell>5.479</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m22_1_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.158</cell>
 <cell>5.637</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m22:C</cell>
 <cell>net</cell>
 <cell>state_clock_ns_1_0_.m22_1_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.309</cell>
 <cell>5.946</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m22:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.336</cell>
 <cell>6.282</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m24:C</cell>
 <cell>net</cell>
 <cell>state_clock_ns_1_0_.N_31_mux</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.236</cell>
 <cell>6.518</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m24:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.209</cell>
 <cell>6.727</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>state_clock[0]:D</cell>
 <cell>net</cell>
 <cell>state_clock_ns[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.076</cell>
 <cell>6.803</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.803</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.694</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.444</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.173</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.550</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>N/C</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock[0]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.486</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.174</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>clock_selection[1]:CLK</cell>
 <cell>CLK_SEL2</cell>
 <cell>8.267</cell>
 <cell></cell>
 <cell>15.127</cell>
 <cell></cell>
 <cell>15.127</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>clock_selection[0]:CLK</cell>
 <cell>CLK_SEL1</cell>
 <cell>8.128</cell>
 <cell></cell>
 <cell>14.988</cell>
 <cell></cell>
 <cell>14.988</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>clock_selection[0]:CLK</cell>
 <cell>CLKLEDR</cell>
 <cell>7.210</cell>
 <cell></cell>
 <cell>14.070</cell>
 <cell></cell>
 <cell>14.070</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>clock_selection[1]:CLK</cell>
 <cell>CLKLEDG</cell>
 <cell>6.909</cell>
 <cell></cell>
 <cell>13.769</cell>
 <cell></cell>
 <cell>13.769</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: clock_selection[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CLK_SEL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>15.127</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.839</cell>
 <cell>4.839</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.458</cell>
 <cell>5.297</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>5.475</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.567</cell>
 <cell>6.042</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>6.359</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock_selection[1]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.501</cell>
 <cell>6.860</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock_selection[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>6.968</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_SEL2_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>CLKLEDG_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.330</cell>
 <cell>12.298</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_SEL2_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.330</cell>
 <cell>12.628</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_SEL2_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>CLK_SEL2_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.095</cell>
 <cell>12.723</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_SEL2_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.404</cell>
 <cell>15.127</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_SEL2</cell>
 <cell>net</cell>
 <cell>CLK_SEL2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>15.127</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.127</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.839</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK_SEL2</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1</name>
<text>No Path</text>
</section>
<section>
<name>SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>vme_int_instance/regs.clocksel[0]:CLK</cell>
 <cell>state_clock[0]:D</cell>
 <cell>2.105</cell>
 <cell>25.179</cell>
 <cell>6.412</cell>
 <cell>31.591</cell>
 <cell>0.254</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>vme_int_instance/regs.clocksel[0]:CLK</cell>
 <cell>state_clock[1]:D</cell>
 <cell>2.105</cell>
 <cell>25.188</cell>
 <cell>6.412</cell>
 <cell>31.600</cell>
 <cell>0.254</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>vme_int_instance/regs.clocksel[2]:CLK</cell>
 <cell>clock_selection[0]:D</cell>
 <cell>1.676</cell>
 <cell>25.608</cell>
 <cell>5.983</cell>
 <cell>31.591</cell>
 <cell>0.254</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>vme_int_instance/regs.clocksel[1]:CLK</cell>
 <cell>clock_selection[1]:D</cell>
 <cell>1.594</cell>
 <cell>25.681</cell>
 <cell>5.910</cell>
 <cell>31.591</cell>
 <cell>0.254</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>vme_int_instance/regs.clocksel[1]:CLK</cell>
 <cell>clock_selection[0]:D</cell>
 <cell>1.581</cell>
 <cell>25.694</cell>
 <cell>5.897</cell>
 <cell>31.591</cell>
 <cell>0.254</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: vme_int_instance/regs.clocksel[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: state_clock[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>31.591</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.412</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.179</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.466</cell>
 <cell>1.466</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.294</cell>
 <cell>2.760</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>2.849</cell>
 <cell>45</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB55:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.617</cell>
 <cell>3.466</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB55:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>3.783</cell>
 <cell>80</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/regs.clocksel[0]:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB55_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.524</cell>
 <cell>4.307</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/regs.clocksel[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>4.415</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m22:A</cell>
 <cell>net</cell>
 <cell>regs.clocksel[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.331</cell>
 <cell>5.746</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m22:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.147</cell>
 <cell>5.893</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m24:C</cell>
 <cell>net</cell>
 <cell>state_clock_ns_1_0_.N_31_mux</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.242</cell>
 <cell>6.135</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m24:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.202</cell>
 <cell>6.337</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock[0]:D</cell>
 <cell>net</cell>
 <cell>state_clock_ns[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.075</cell>
 <cell>6.412</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.412</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.839</cell>
 <cell>29.839</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.458</cell>
 <cell>30.297</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>30.475</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.567</cell>
 <cell>31.042</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>31.359</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock[0]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.486</cell>
 <cell>31.845</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.254</cell>
 <cell>31.591</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>31.591</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>GBTX_RXRDY</cell>
 <cell>state_clock[0]:D</cell>
 <cell>7.219</cell>
 <cell>20.261</cell>
 <cell>11.219</cell>
 <cell>31.480</cell>
 <cell>0.174</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>GBTX_RXRDY</cell>
 <cell>state_clock[1]:D</cell>
 <cell>7.217</cell>
 <cell>20.272</cell>
 <cell>11.217</cell>
 <cell>31.489</cell>
 <cell>0.174</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>GBTX_RXRDY</cell>
 <cell>clock_selection[0]:D</cell>
 <cell>6.785</cell>
 <cell>20.615</cell>
 <cell>10.785</cell>
 <cell>31.400</cell>
 <cell>0.254</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: GBTX_RXRDY</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: state_clock[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>31.480</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.219</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.261</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>GBTX_RXRDY</cell>
 <cell>Input Delay Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>GBTX_RXRDY</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>GBTX_RXRDY_ibuf/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>1.916</cell>
 <cell>5.916</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>GBTX_RXRDY_ibuf/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>GBTX_RXRDY_ibuf/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.098</cell>
 <cell>6.014</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>GBTX_RXRDY_ibuf/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.141</cell>
 <cell>6.155</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m22:D</cell>
 <cell>net</cell>
 <cell>GBTX_RXRDY_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.334</cell>
 <cell>10.489</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m22:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.209</cell>
 <cell>10.698</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m24:C</cell>
 <cell>net</cell>
 <cell>state_clock_ns_1_0_.N_31_mux</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.236</cell>
 <cell>10.934</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>state_clock_ns_1_0_.m24:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.209</cell>
 <cell>11.143</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>state_clock[0]:D</cell>
 <cell>net</cell>
 <cell>state_clock_ns[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.076</cell>
 <cell>11.219</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.219</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.694</cell>
 <cell>29.694</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.444</cell>
 <cell>30.138</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.173</cell>
 <cell>30.311</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.550</cell>
 <cell>30.861</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>31.168</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock[0]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.486</cell>
 <cell>31.654</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>state_clock[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.174</cell>
 <cell>31.480</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>31.480</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN</cell>
 <cell>3.909</cell>
 <cell>1.147</cell>
 <cell>3.909</cell>
 <cell>5.056</cell>
 <cell>0.308</cell>
 <cell>-1.147</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[0]:D</cell>
 <cell>3.375</cell>
 <cell>1.727</cell>
 <cell>3.375</cell>
 <cell>5.102</cell>
 <cell>0.254</cell>
 <cell>-1.727</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/psel:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL</cell>
 <cell>5.874</cell>
 <cell>91.615</cell>
 <cell>11.379</cell>
 <cell>102.994</cell>
 <cell>2.663</cell>
 <cell>16.770</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/SDIF0_PENABLE_0:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PENABLE</cell>
 <cell>5.403</cell>
 <cell>94.043</cell>
 <cell>10.899</cell>
 <cell>104.942</cell>
 <cell>0.715</cell>
 <cell>11.914</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/psel:CLK</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[8]:D</cell>
 <cell>2.923</cell>
 <cell>96.693</cell>
 <cell>8.428</cell>
 <cell>105.121</cell>
 <cell>0.254</cell>
 <cell>6.614</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.056</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.909</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.147</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:PER2_FABRIC_PENABLE</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS_075_IP</cell>
 <cell>+</cell>
 <cell>0.849</cell>
 <cell>0.849</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:A</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_TMP_0_FIC_2_APB_MASTER_PENABLE</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.015</cell>
 <cell>2.864</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>3.007</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:A</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel_i_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.097</cell>
 <cell>3.104</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>3.191</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:B</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/N_41</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.093</cell>
 <cell>3.284</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>3.371</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/N_40_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.538</cell>
 <cell>3.909</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.909</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</cell>
 <cell>Max Delay Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.559</cell>
 <cell>3.559</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>3.933</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.610</cell>
 <cell>4.543</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>4.859</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.505</cell>
 <cell>5.364</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.308</cell>
 <cell>5.056</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.056</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn</cell>
 <cell>1.111</cell>
 <cell>198.511</cell>
 <cell>6.491</cell>
 <cell>205.002</cell>
 <cell>0.353</cell>
 <cell>1.489</cell>
 <cell>0.025</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn</cell>
 <cell>1.111</cell>
 <cell>198.512</cell>
 <cell>6.491</cell>
 <cell>205.003</cell>
 <cell>0.353</cell>
 <cell>1.488</cell>
 <cell>0.024</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>205.002</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.491</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>198.511</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.559</cell>
 <cell>3.559</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>3.933</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.610</cell>
 <cell>4.543</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>4.859</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.521</cell>
 <cell>5.380</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>5.488</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state_4:A</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.328</cell>
 <cell>5.816</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.147</cell>
 <cell>5.963</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/N_26_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.528</cell>
 <cell>6.491</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.491</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>200.000</cell>
 <cell>200.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>200.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.559</cell>
 <cell>203.559</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>203.933</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.610</cell>
 <cell>204.543</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>204.859</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[1]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.496</cell>
 <cell>205.355</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.353</cell>
 <cell>205.002</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>205.002</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN</cell>
 <cell>2.535</cell>
 <cell>17.130</cell>
 <cell>11.168</cell>
 <cell>28.298</cell>
 <cell>0.308</cell>
 <cell>2.870</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[10]:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN</cell>
 <cell>2.443</cell>
 <cell>17.222</cell>
 <cell>11.076</cell>
 <cell>28.298</cell>
 <cell>0.308</cell>
 <cell>2.778</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[1]:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN</cell>
 <cell>2.279</cell>
 <cell>17.375</cell>
 <cell>10.923</cell>
 <cell>28.298</cell>
 <cell>0.308</cell>
 <cell>2.625</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[2]:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN</cell>
 <cell>2.288</cell>
 <cell>17.377</cell>
 <cell>10.921</cell>
 <cell>28.298</cell>
 <cell>0.308</cell>
 <cell>2.623</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[5]:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN</cell>
 <cell>2.273</cell>
 <cell>17.380</cell>
 <cell>10.918</cell>
 <cell>28.298</cell>
 <cell>0.308</cell>
 <cell>2.620</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>28.298</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.168</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>17.130</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.101</cell>
 <cell>3.101</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.152</cell>
 <cell>3.253</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.603</cell>
 <cell>6.856</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>7.230</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.558</cell>
 <cell>7.788</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>8.105</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_O2F</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.528</cell>
 <cell>8.633</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>8.741</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_1:B</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.676</cell>
 <cell>9.417</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.315</cell>
 <cell>9.732</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:C</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.222</cell>
 <cell>9.954</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.143</cell>
 <cell>10.097</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.071</cell>
 <cell>11.168</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.168</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.101</cell>
 <cell>23.101</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.152</cell>
 <cell>23.253</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.603</cell>
 <cell>26.856</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>27.230</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.558</cell>
 <cell>27.788</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>28.105</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_O2F</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.501</cell>
 <cell>28.606</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.308</cell>
 <cell>28.298</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>28.298</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[6]:ALn</cell>
 <cell>1.417</cell>
 <cell>18.233</cell>
 <cell>10.030</cell>
 <cell>28.263</cell>
 <cell>0.353</cell>
 <cell>1.767</cell>
 <cell>-0.003</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[10]:ALn</cell>
 <cell>1.417</cell>
 <cell>18.234</cell>
 <cell>10.030</cell>
 <cell>28.264</cell>
 <cell>0.353</cell>
 <cell>1.766</cell>
 <cell>-0.004</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[2]:ALn</cell>
 <cell>1.417</cell>
 <cell>18.234</cell>
 <cell>10.030</cell>
 <cell>28.264</cell>
 <cell>0.353</cell>
 <cell>1.766</cell>
 <cell>-0.004</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[4]:ALn</cell>
 <cell>1.417</cell>
 <cell>18.234</cell>
 <cell>10.030</cell>
 <cell>28.264</cell>
 <cell>0.353</cell>
 <cell>1.766</cell>
 <cell>-0.004</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:ALn</cell>
 <cell>1.417</cell>
 <cell>18.234</cell>
 <cell>10.030</cell>
 <cell>28.264</cell>
 <cell>0.353</cell>
 <cell>1.766</cell>
 <cell>-0.004</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: EPCS_Demo_instance/CORERESETP_0/count_sdif0[6]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>28.263</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.030</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18.233</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.101</cell>
 <cell>3.101</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.152</cell>
 <cell>3.253</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.603</cell>
 <cell>6.856</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>7.230</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.557</cell>
 <cell>7.787</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>8.104</cell>
 <cell>7</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.509</cell>
 <cell>8.613</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>8.700</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[6]:ALn</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.330</cell>
 <cell>10.030</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.030</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.101</cell>
 <cell>23.101</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RCOSC_25_50MHZ_FAB</cell>
 <cell>+</cell>
 <cell>0.152</cell>
 <cell>23.253</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.603</cell>
 <cell>26.856</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>27.230</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.558</cell>
 <cell>27.788</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>28.105</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[6]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_O2F</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.511</cell>
 <cell>28.616</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CORERESETP_0/count_sdif0[6]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.353</cell>
 <cell>28.263</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>28.263</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain vme_int_instance/DS:Q</name>
<text>Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin vme_int_instance/DSINHIB:CLK</text>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>vme_int_instance/DSINHIB:CLK</cell>
 <cell>DS0L</cell>
 <cell>6.945</cell>
 <cell></cell>
 <cell>7.478</cell>
 <cell></cell>
 <cell>7.478</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>vme_int_instance/DSINHIB:CLK</cell>
 <cell>DS1L</cell>
 <cell>6.881</cell>
 <cell></cell>
 <cell>7.414</cell>
 <cell></cell>
 <cell>7.414</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: vme_int_instance/DSINHIB:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: DS0L</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.478</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>vme_int_instance/DS:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>vme_int_instance/DS:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/DSINHIB:CLK</cell>
 <cell>net</cell>
 <cell>vme_int_instance/DS</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.533</cell>
 <cell>0.533</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/DSINHIB:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>0.641</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>vme_int_instance/DS1L:A</cell>
 <cell>net</cell>
 <cell>vme_int_instance/DSINHIB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.452</cell>
 <cell>1.093</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>vme_int_instance/DS1L:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>1.257</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DS0L_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>DS0L_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.990</cell>
 <cell>4.247</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DS0L_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.330</cell>
 <cell>4.577</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DS0L_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>DS0L_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.497</cell>
 <cell>5.074</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DS0L_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.404</cell>
 <cell>7.478</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DS0L</cell>
 <cell>net</cell>
 <cell>DS0L</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>7.478</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.478</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>vme_int_instance/DS:Q</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>vme_int_instance/DS:Q</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DS0L</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET FPGACK40 to vme_int_instance/DS:Q</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain FPGACK40</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>vme_int_instance/DTACKS:CLK</cell>
 <cell>vme_int_instance/DTACKSN:D</cell>
 <cell>1.583</cell>
 <cell>10.591</cell>
 <cell>5.856</cell>
 <cell>16.447</cell>
 <cell>0.254</cell>
 <cell>3.818</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>vme_int_instance/CYC2ESST:CLK</cell>
 <cell>vme_int_instance/DTACKSN:D</cell>
 <cell>1.112</cell>
 <cell>11.059</cell>
 <cell>5.388</cell>
 <cell>16.447</cell>
 <cell>0.254</cell>
 <cell>2.882</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CAEN_LINK_instance/I_clint/addr[12]:EN</cell>
 <cell>10.856</cell>
 <cell>13.712</cell>
 <cell>15.266</cell>
 <cell>28.978</cell>
 <cell>0.308</cell>
 <cell>11.288</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CAEN_LINK_instance/I_clint/addr[9]:EN</cell>
 <cell>10.856</cell>
 <cell>13.712</cell>
 <cell>15.266</cell>
 <cell>28.978</cell>
 <cell>0.308</cell>
 <cell>11.288</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/RW1.UI_ram_wrapper_1/L1_asyncnonpipe/RL_RL_0_LSRAM_top_R0C0/INST_RAM1K18_IP:A_CLK</cell>
 <cell>CAEN_LINK_instance/I_clint/addr[10]:EN</cell>
 <cell>10.856</cell>
 <cell>13.713</cell>
 <cell>15.266</cell>
 <cell>28.979</cell>
 <cell>0.308</cell>
 <cell>11.287</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: vme_int_instance/DTACKS:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: vme_int_instance/DTACKSN:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.447</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.856</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.591</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.466</cell>
 <cell>1.466</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.294</cell>
 <cell>2.760</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>2.849</cell>
 <cell>45</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB41:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.621</cell>
 <cell>3.470</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB41:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>3.786</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/DTACKS:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB41_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.487</cell>
 <cell>4.273</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/DTACKS:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>4.360</cell>
 <cell>52</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/DTACKSN_3:A</cell>
 <cell>net</cell>
 <cell>vme_int_instance/DTACKS</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.348</cell>
 <cell>5.708</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/DTACKSN_3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.074</cell>
 <cell>5.782</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/DTACKSN:D</cell>
 <cell>net</cell>
 <cell>vme_int_instance/DTACKSN_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.074</cell>
 <cell>5.856</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.856</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.500</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.299</cell>
 <cell>13.799</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.452</cell>
 <cell>15.251</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.083</cell>
 <cell>15.334</cell>
 <cell>45</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB58:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.592</cell>
 <cell>15.926</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB58:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>16.174</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>vme_int_instance/DTACKSN:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB58_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.527</cell>
 <cell>16.701</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/DTACKSN:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.254</cell>
 <cell>16.447</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.447</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>VDB[10]</cell>
 <cell>vme_int_instance/lb_rdata_i[9]:D</cell>
 <cell>8.727</cell>
 <cell>16.183</cell>
 <cell>12.727</cell>
 <cell>28.910</cell>
 <cell>0.254</cell>
 <cell>4.817</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>VDB[5]</cell>
 <cell>vme_int_instance/lb_rdata_i[4]:D</cell>
 <cell>8.675</cell>
 <cell>16.223</cell>
 <cell>12.675</cell>
 <cell>28.898</cell>
 <cell>0.254</cell>
 <cell>4.777</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>VDB[9]</cell>
 <cell>vme_int_instance/lb_rdata_i[8]:D</cell>
 <cell>8.661</cell>
 <cell>16.249</cell>
 <cell>12.661</cell>
 <cell>28.910</cell>
 <cell>0.254</cell>
 <cell>4.751</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>VDB[8]</cell>
 <cell>vme_int_instance/lb_rdata_i[7]:D</cell>
 <cell>8.507</cell>
 <cell>16.405</cell>
 <cell>12.507</cell>
 <cell>28.912</cell>
 <cell>0.254</cell>
 <cell>4.595</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>VDB[6]</cell>
 <cell>vme_int_instance/lb_rdata_i[5]:D</cell>
 <cell>8.218</cell>
 <cell>16.678</cell>
 <cell>12.218</cell>
 <cell>28.896</cell>
 <cell>0.254</cell>
 <cell>4.322</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: VDB[10]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: vme_int_instance/lb_rdata_i[9]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>28.910</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>12.727</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.183</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>VDB[10]</cell>
 <cell>Input Delay Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>VDB_iobuf[10]/U0/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>VDB[10]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>VDB_iobuf[10]/U0/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_BI</cell>
 <cell>+</cell>
 <cell>1.152</cell>
 <cell>5.152</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>VDB_iobuf[10]/U0/U_IOINFF:A</cell>
 <cell>net</cell>
 <cell>VDB_iobuf[10]/U0/YIN1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.005</cell>
 <cell>5.157</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>VDB_iobuf[10]/U0/U_IOINFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOINFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.079</cell>
 <cell>5.236</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i_38_m23_1_0_wmux[9]:C</cell>
 <cell>net</cell>
 <cell>VDB_in[10]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>5.013</cell>
 <cell>10.249</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i_38_m23_1_0_wmux[9]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.209</cell>
 <cell>10.458</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i_38_m23_1_0_wmux_0[9]:A</cell>
 <cell>net</cell>
 <cell>vme_int_instance/lb_rdata_i_38_m23_1_0_y0[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.095</cell>
 <cell>10.553</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i_38_m23_1_0_wmux_0[9]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.099</cell>
 <cell>10.652</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[9]:D</cell>
 <cell>net</cell>
 <cell>vme_int_instance/lb_rdata_i_38_m23[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.830</cell>
 <cell>11.482</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[9]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.158</cell>
 <cell>11.640</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i_38[9]:B</cell>
 <cell>net</cell>
 <cell>vme_int_instance/lb_rdata_i_38_m29[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.811</cell>
 <cell>12.451</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i_38[9]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.202</cell>
 <cell>12.653</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i[9]:D</cell>
 <cell>net</cell>
 <cell>vme_int_instance/lb_rdata_i_38[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.074</cell>
 <cell>12.727</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.727</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.422</cell>
 <cell>26.422</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.255</cell>
 <cell>27.677</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.086</cell>
 <cell>27.763</cell>
 <cell>45</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB43:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.600</cell>
 <cell>28.363</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB43:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.307</cell>
 <cell>28.670</cell>
 <cell>130</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i[9]:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB43_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.494</cell>
 <cell>29.164</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i[9]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.254</cell>
 <cell>28.910</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>28.910</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>vme_int_instance/NOEADWi:CLK</cell>
 <cell>AML[2]</cell>
 <cell>9.650</cell>
 <cell>7.059</cell>
 <cell>13.941</cell>
 <cell>21.000</cell>
 <cell>13.941</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>vme_int_instance/NOEADWi:CLK</cell>
 <cell>AML[4]</cell>
 <cell>9.638</cell>
 <cell>7.071</cell>
 <cell>13.929</cell>
 <cell>21.000</cell>
 <cell>13.929</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>vme_int_instance/NOEADWi:CLK</cell>
 <cell>AML[5]</cell>
 <cell>9.171</cell>
 <cell>7.538</cell>
 <cell>13.462</cell>
 <cell>21.000</cell>
 <cell>13.462</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>vme_int_instance/NOEADWi:CLK</cell>
 <cell>AML[3]</cell>
 <cell>9.166</cell>
 <cell>7.543</cell>
 <cell>13.457</cell>
 <cell>21.000</cell>
 <cell>13.457</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>vme_int_instance/NOEADWi:CLK</cell>
 <cell>AML[0]</cell>
 <cell>9.074</cell>
 <cell>7.635</cell>
 <cell>13.365</cell>
 <cell>21.000</cell>
 <cell>13.365</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: vme_int_instance/NOEADWi:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: AML[2]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>13.941</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.059</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.466</cell>
 <cell>1.466</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.294</cell>
 <cell>2.760</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>2.849</cell>
 <cell>45</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB57:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.618</cell>
 <cell>3.467</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB57:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>3.783</cell>
 <cell>51</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/NOEADWi:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB57_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.508</cell>
 <cell>4.291</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/NOEADWi:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>4.378</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/NOEADWi_RNIR2B5:A</cell>
 <cell>net</cell>
 <cell>NOEADW_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.495</cell>
 <cell>5.873</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/NOEADWi_RNIR2B5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.100</cell>
 <cell>5.973</cell>
 <cell>38</cell>
 <cell>f</cell>
</row>
<row>
 <cell>AML_obuft[2]/U0/U_IOENFF:A</cell>
 <cell>net</cell>
 <cell>NOEADW_c_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.251</cell>
 <cell>8.224</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>AML_obuft[2]/U0/U_IOENFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOENFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.330</cell>
 <cell>8.554</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>AML_obuft[2]/U0/U_IOPAD:E</cell>
 <cell>net</cell>
 <cell>AML_obuft[2]/U0/EOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.655</cell>
 <cell>9.209</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>AML_obuft[2]/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>4.732</cell>
 <cell>13.941</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>AML[2]</cell>
 <cell>net</cell>
 <cell>AML[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>13.941</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.941</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>AML[2]</cell>
 <cell>Output Delay Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>4.000</cell>
 <cell>21.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>vme_int_instance/DTACKSN:CLK</cell>
 <cell>vme_int_instance/DRLTC:ALn</cell>
 <cell>1.637</cell>
 <cell>10.550</cell>
 <cell>5.854</cell>
 <cell>16.404</cell>
 <cell>0.353</cell>
 <cell>3.900</cell>
 <cell>-0.040</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>vme_int_instance/WPULSE[2]:CLK</cell>
 <cell>vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C0/INST_RAM1K18_IP:A_DOUT_ARST_N</cell>
 <cell>12.305</cell>
 <cell>12.532</cell>
 <cell>16.575</cell>
 <cell>29.107</cell>
 <cell>0.327</cell>
 <cell>12.468</cell>
 <cell>-0.164</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>vme_int_instance/WPULSE[2]:CLK</cell>
 <cell>vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C19/INST_RAM1K18_IP:A_DOUT_ARST_N</cell>
 <cell>12.274</cell>
 <cell>12.560</cell>
 <cell>16.544</cell>
 <cell>29.104</cell>
 <cell>0.327</cell>
 <cell>12.440</cell>
 <cell>-0.161</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>vme_int_instance/WPULSE[2]:CLK</cell>
 <cell>vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C0/INST_RAM1K18_IP:A_DOUT_ARST_N</cell>
 <cell>12.173</cell>
 <cell>12.659</cell>
 <cell>16.443</cell>
 <cell>29.102</cell>
 <cell>0.327</cell>
 <cell>12.341</cell>
 <cell>-0.159</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>vme_int_instance/WPULSE[2]:CLK</cell>
 <cell>vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C19/INST_RAM1K18_IP:A_DOUT_ARST_N</cell>
 <cell>12.194</cell>
 <cell>12.682</cell>
 <cell>16.464</cell>
 <cell>29.146</cell>
 <cell>0.327</cell>
 <cell>12.318</cell>
 <cell>-0.203</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: vme_int_instance/DTACKSN:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: vme_int_instance/DRLTC:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.404</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.854</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.550</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.299</cell>
 <cell>1.299</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.452</cell>
 <cell>2.751</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.083</cell>
 <cell>2.834</cell>
 <cell>45</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB58:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.592</cell>
 <cell>3.426</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB58:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>3.674</cell>
 <cell>72</cell>
 <cell>f</cell>
</row>
<row>
 <cell>vme_int_instance/DTACKSN:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB58_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.543</cell>
 <cell>4.217</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/DTACKSN:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>4.325</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>vme_int_instance/un23_active_high_reset:B</cell>
 <cell>net</cell>
 <cell>vme_int_instance/DTACKSN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>4.642</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>vme_int_instance/un23_active_high_reset:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.147</cell>
 <cell>4.789</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/DRLTC:ALn</cell>
 <cell>net</cell>
 <cell>vme_int_instance/un23_active_high_reset_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.065</cell>
 <cell>5.854</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.854</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.500</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.466</cell>
 <cell>13.966</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.294</cell>
 <cell>15.260</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>15.349</cell>
 <cell>45</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB58:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.614</cell>
 <cell>15.963</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB58:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>16.280</cell>
 <cell>72</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/DRLTC:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB58_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.477</cell>
 <cell>16.757</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/DRLTC:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.353</cell>
 <cell>16.404</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.404</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET tx_clk0 to FPGACK40</name>
<text>No Path</text>
</section>
<section>
<name>SET rx_clk0 to FPGACK40</name>
<text>No Path</text>
</section>
<section>
<name>SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40</name>
<text>No Path</text>
</section>
<section>
<name>SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>clock_selection[1]:CLK</cell>
 <cell>vme_int_instance/lb_rdata_i[9]:D</cell>
 <cell>3.439</cell>
 <cell>18.726</cell>
 <cell>10.299</cell>
 <cell>29.025</cell>
 <cell>0.254</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>clock_selection[0]:CLK</cell>
 <cell>vme_int_instance/lb_rdata_i[3]:D</cell>
 <cell>2.771</cell>
 <cell>19.384</cell>
 <cell>9.631</cell>
 <cell>29.015</cell>
 <cell>0.254</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>clock_selection[1]:CLK</cell>
 <cell>vme_int_instance/event_data[17]:D</cell>
 <cell>1.966</cell>
 <cell>20.187</cell>
 <cell>8.826</cell>
 <cell>29.013</cell>
 <cell>0.254</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>clock_selection[0]:CLK</cell>
 <cell>vme_int_instance/event_data[16]:D</cell>
 <cell>1.950</cell>
 <cell>20.226</cell>
 <cell>8.810</cell>
 <cell>29.036</cell>
 <cell>0.254</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: clock_selection[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: vme_int_instance/lb_rdata_i[9]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>29.025</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.299</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18.726</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.839</cell>
 <cell>4.839</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_net</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.458</cell>
 <cell>5.297</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.178</cell>
 <cell>5.475</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:An</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.567</cell>
 <cell>6.042</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>6.359</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock_selection[1]:CLK</cell>
 <cell>net</cell>
 <cell>EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1_RGB0_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.501</cell>
 <cell>6.860</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock_selection[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>6.947</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i_38_m20[9]:A</cell>
 <cell>net</cell>
 <cell>CLKLEDG_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.206</cell>
 <cell>8.153</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i_38_m20[9]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.158</cell>
 <cell>8.311</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[9]:C</cell>
 <cell>net</cell>
 <cell>vme_int_instance/lb_rdata_i_38_m20[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.699</cell>
 <cell>9.010</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[9]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1_CC</cell>
 <cell>+</cell>
 <cell>0.202</cell>
 <cell>9.212</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i_38[9]:B</cell>
 <cell>net</cell>
 <cell>vme_int_instance/lb_rdata_i_38_m29[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.811</cell>
 <cell>10.023</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i_38[9]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.202</cell>
 <cell>10.225</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i[9]:D</cell>
 <cell>net</cell>
 <cell>vme_int_instance/lb_rdata_i_38[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.074</cell>
 <cell>10.299</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.299</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.466</cell>
 <cell>26.466</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.294</cell>
 <cell>27.760</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>27.849</cell>
 <cell>45</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB43:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.619</cell>
 <cell>28.468</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB43:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>28.785</cell>
 <cell>130</cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i[9]:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB43_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.494</cell>
 <cell>29.279</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>vme_int_instance/lb_rdata_i[9]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.254</cell>
 <cell>29.025</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>29.025</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40</name>
<text>No Path</text>
</section>
<section>
<name>SET vme_int_instance/DS:Q to FPGACK40</name>
<text>No Path</text>
</section>
<section>
<name>SET DCLK0 to FPGACK40</name>
<text>No Path</text>
</section>
<section>
<name>SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n_rep:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/pck_pend[1]:ALn</cell>
 <cell>4.369</cell>
 <cell>-4.907</cell>
 <cell>9.819</cell>
 <cell>4.912</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n_rep:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/pck_pend[3]:ALn</cell>
 <cell>4.369</cell>
 <cell>-4.907</cell>
 <cell>9.819</cell>
 <cell>4.912</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n_rep:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/pck_pend[0]:ALn</cell>
 <cell>4.369</cell>
 <cell>-4.898</cell>
 <cell>9.819</cell>
 <cell>4.921</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n_rep:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/scl_pckrdy:ALn</cell>
 <cell>4.369</cell>
 <cell>-4.898</cell>
 <cell>9.819</cell>
 <cell>4.921</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n_rep:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/pck_pend[2]:ALn</cell>
 <cell>4.369</cell>
 <cell>-4.897</cell>
 <cell>9.819</cell>
 <cell>4.922</cell>
 <cell></cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_conet_interf/linkres_i_n_rep:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_conet_interf/pck_pend[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.912</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.819</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-4.907</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.618</cell>
 <cell>3.618</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>3.992</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.583</cell>
 <cell>4.575</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB6:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>4.892</cell>
 <cell>52</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n_rep:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB6_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.558</cell>
 <cell>5.450</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n_rep:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.092</cell>
 <cell>5.542</cell>
 <cell>48</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/pck_pend[1]:ALn</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n_rep</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.277</cell>
 <cell>9.819</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.819</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.466</cell>
 <cell>2.466</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.294</cell>
 <cell>3.760</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>3.849</cell>
 <cell>45</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB65:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.612</cell>
 <cell>4.461</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB65:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>4.778</cell>
 <cell>16</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/pck_pend[1]:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB65_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.487</cell>
 <cell>5.265</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/pck_pend[1]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.353</cell>
 <cell>4.912</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.912</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/tl_rd:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/led_opt:ALn</cell>
 <cell>2.406</cell>
 <cell>-3.013</cell>
 <cell>7.916</cell>
 <cell>4.903</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/tl_rd:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/tmonos:ALn</cell>
 <cell>2.406</cell>
 <cell>-3.002</cell>
 <cell>7.916</cell>
 <cell>4.914</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[1]:D</cell>
 <cell>1.275</cell>
 <cell>-1.769</cell>
 <cell>6.810</cell>
 <cell>5.041</cell>
 <cell>0.254</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/rptr_gray[5]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[5]:D</cell>
 <cell>1.156</cell>
 <cell>-1.663</cell>
 <cell>6.678</cell>
 <cell>5.015</cell>
 <cell>0.254</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/rptr_gray[4]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[4]:D</cell>
 <cell>1.022</cell>
 <cell>-1.509</cell>
 <cell>6.534</cell>
 <cell>5.025</cell>
 <cell>0.254</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_conet_interf/led_opt:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.903</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.916</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-3.013</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.720</cell>
 <cell>3.720</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>4.094</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.591</cell>
 <cell>4.685</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB6:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>5.002</cell>
 <cell>47</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/tl_rd:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB6_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.508</cell>
 <cell>5.510</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/tl_rd:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>5.618</cell>
 <cell>5</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_49_i:B</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/tl_rd</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.825</cell>
 <cell>6.443</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_49_i:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.221</cell>
 <cell>6.664</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/led_opt:ALn</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/N_49_i_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.252</cell>
 <cell>7.916</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.916</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.466</cell>
 <cell>2.466</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.294</cell>
 <cell>3.760</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>3.849</cell>
 <cell>52</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB79:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.600</cell>
 <cell>4.449</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB79:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>4.766</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/led_opt:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB79_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.490</cell>
 <cell>5.256</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/led_opt:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.353</cell>
 <cell>4.903</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.903</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
</section>
<section>
<name>Clock Domain DCLK0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>dout_inbuf_instance.14.DDR_IN_inst:CLK</cell>
 <cell>GBTx_interface_instance/data_from_gbtx[28]:D</cell>
 <cell>3.374</cell>
 <cell>8.693</cell>
 <cell>7.165</cell>
 <cell>15.858</cell>
 <cell>0.254</cell>
 <cell>7.614</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>dout_inbuf_instance.21.DDR_IN_inst:CLK</cell>
 <cell>GBTx_interface_instance/data_from_gbtx[43]:D</cell>
 <cell>3.206</cell>
 <cell>8.861</cell>
 <cell>6.994</cell>
 <cell>15.855</cell>
 <cell>0.254</cell>
 <cell>7.278</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>dout_inbuf_instance.38.DDR_IN_inst:CLK</cell>
 <cell>GBTx_interface_instance/data_from_gbtx[76]:D</cell>
 <cell>2.889</cell>
 <cell>9.179</cell>
 <cell>6.670</cell>
 <cell>15.849</cell>
 <cell>0.254</cell>
 <cell>6.642</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>dout_inbuf_instance.14.DDR_IN_inst:CLK</cell>
 <cell>GBTx_interface_instance/data_from_gbtx[29]:D</cell>
 <cell>2.671</cell>
 <cell>9.393</cell>
 <cell>6.462</cell>
 <cell>15.855</cell>
 <cell>0.254</cell>
 <cell>6.214</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>dout_inbuf_instance.16.DDR_IN_inst:CLK</cell>
 <cell>GBTx_interface_instance/data_from_gbtx[32]:D</cell>
 <cell>2.631</cell>
 <cell>9.449</cell>
 <cell>6.403</cell>
 <cell>15.852</cell>
 <cell>0.254</cell>
 <cell>6.102</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: dout_inbuf_instance.14.DDR_IN_inst:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: GBTx_interface_instance/data_from_gbtx[28]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.858</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.165</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.693</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK00_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>DCLK00_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.733</cell>
 <cell>1.733</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.536</cell>
 <cell>2.269</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>2.351</cell>
 <cell>58</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB15:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.614</cell>
 <cell>2.965</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB15:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>3.213</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>dout_inbuf_instance.14.DDR_IN_inst:CLK</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_RGB1_RGB15_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.578</cell>
 <cell>3.791</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>dout_inbuf_instance.14.DDR_IN_inst:QR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:DDR_IN_UNIT</cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>3.917</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/data_from_gbtx[28]:D</cell>
 <cell>net</cell>
 <cell>GBTX_DOUT_rise[14]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.248</cell>
 <cell>7.165</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.165</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.500</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK00_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>DCLK00_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.705</cell>
 <cell>14.205</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.433</cell>
 <cell>14.638</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>14.727</cell>
 <cell>58</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB48:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.588</cell>
 <cell>15.315</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB48:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>15.631</cell>
 <cell>44</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/data_from_gbtx[28]:CLK</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_RGB1_RGB48_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.481</cell>
 <cell>16.112</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/data_from_gbtx[28]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.254</cell>
 <cell>15.858</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.858</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>DO_N[22]</cell>
 <cell>dout_inbuf_instance.22.DDR_IN_inst:D</cell>
 <cell>1.843</cell>
 <cell>10.052</cell>
 <cell>5.843</cell>
 <cell>15.895</cell>
 <cell>0.287</cell>
 <cell>-1.552</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>DO_P[22]</cell>
 <cell>dout_inbuf_instance.22.DDR_IN_inst:D</cell>
 <cell>1.843</cell>
 <cell>10.052</cell>
 <cell>5.843</cell>
 <cell>15.895</cell>
 <cell>0.287</cell>
 <cell>-1.552</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>DO_N[3]</cell>
 <cell>dout_inbuf_instance.3.DDR_IN_inst:D</cell>
 <cell>1.785</cell>
 <cell>10.082</cell>
 <cell>5.785</cell>
 <cell>15.867</cell>
 <cell>0.307</cell>
 <cell>-1.582</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>DO_P[3]</cell>
 <cell>dout_inbuf_instance.3.DDR_IN_inst:D</cell>
 <cell>1.785</cell>
 <cell>10.082</cell>
 <cell>5.785</cell>
 <cell>15.867</cell>
 <cell>0.307</cell>
 <cell>-1.582</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>DO_N[6]</cell>
 <cell>dout_inbuf_instance.6.DDR_IN_inst:D</cell>
 <cell>1.788</cell>
 <cell>10.104</cell>
 <cell>5.788</cell>
 <cell>15.892</cell>
 <cell>0.287</cell>
 <cell>-1.604</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: DO_N[22]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: dout_inbuf_instance.22.DDR_IN_inst:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.895</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.843</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.052</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DO_N[22]</cell>
 <cell>Input Delay Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADN:PAD_P</cell>
 <cell>net</cell>
 <cell>DO_N[22]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADN:N2POUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADN_IN</cell>
 <cell>+</cell>
 <cell>1.364</cell>
 <cell>5.364</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:N2PIN_P</cell>
 <cell>net</cell>
 <cell>dout_inbuf_instance.22.inbuf_instance_low/U0/U2_N2P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.364</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>0.341</cell>
 <cell>5.705</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>dout_inbuf_instance.22.DDR_IN_inst:D</cell>
 <cell>net</cell>
 <cell>dout_inbuf_instance.22.inbuf_instance_low/U0/NET1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.138</cell>
 <cell>5.843</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.843</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.500</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK00_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>DCLK00_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.681</cell>
 <cell>14.181</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.520</cell>
 <cell>14.701</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.081</cell>
 <cell>14.782</cell>
 <cell>19</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB75:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.566</cell>
 <cell>15.348</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB75:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.241</cell>
 <cell>15.589</cell>
 <cell>10</cell>
 <cell>f</cell>
</row>
<row>
 <cell>dout_inbuf_instance.22.DDR_IN_inst:CLK</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_RGB1_RGB75_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.593</cell>
 <cell>16.182</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>dout_inbuf_instance.22.DDR_IN_inst:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:DDR_IN_UNIT</cell>
 <cell>-</cell>
 <cell>0.287</cell>
 <cell>15.895</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15.895</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>din_outbuf_instance.1.DDR_OUT_inst:CLK</cell>
 <cell>DI_N[1]</cell>
 <cell>3.268</cell>
 <cell>1.450</cell>
 <cell>7.050</cell>
 <cell>8.500</cell>
 <cell>7.050</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>din_outbuf_instance.1.DDR_OUT_inst:CLK</cell>
 <cell>DI_P[1]</cell>
 <cell>3.266</cell>
 <cell>1.452</cell>
 <cell>7.048</cell>
 <cell>8.500</cell>
 <cell>7.048</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>din_outbuf_instance.11.DDR_OUT_inst:CLK</cell>
 <cell>DI_N[11]</cell>
 <cell>2.971</cell>
 <cell>1.755</cell>
 <cell>6.745</cell>
 <cell>8.500</cell>
 <cell>6.745</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>din_outbuf_instance.11.DDR_OUT_inst:CLK</cell>
 <cell>DI_P[11]</cell>
 <cell>2.969</cell>
 <cell>1.757</cell>
 <cell>6.743</cell>
 <cell>8.500</cell>
 <cell>6.743</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>din_outbuf_instance.22.DDR_OUT_inst:CLK</cell>
 <cell>DI_N[22]</cell>
 <cell>2.915</cell>
 <cell>1.805</cell>
 <cell>6.695</cell>
 <cell>8.500</cell>
 <cell>6.695</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: din_outbuf_instance.1.DDR_OUT_inst:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: DI_N[1]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.050</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.450</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK00_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>DCLK00_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.733</cell>
 <cell>1.733</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.536</cell>
 <cell>2.269</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.083</cell>
 <cell>2.352</cell>
 <cell>19</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB75:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.583</cell>
 <cell>2.935</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB75:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>3.183</cell>
 <cell>25</cell>
 <cell>f</cell>
</row>
<row>
 <cell>din_outbuf_instance.1.DDR_OUT_inst:CLK</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_RGB1_RGB75_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.599</cell>
 <cell>3.782</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>din_outbuf_instance.1.DDR_OUT_inst:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:DDR_OE_UNIT</cell>
 <cell>+</cell>
 <cell>0.227</cell>
 <cell>4.009</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:OIN_P</cell>
 <cell>net</cell>
 <cell>din_outbuf_instance.1.outbuf_instance_low/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.873</cell>
 <cell>4.882</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:PAD_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADN_TRI</cell>
 <cell>+</cell>
 <cell>2.168</cell>
 <cell>7.050</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DI_N[1]</cell>
 <cell>net</cell>
 <cell>DI_N[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>7.050</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.050</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.500</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK00_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>12.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DI_N[1]</cell>
 <cell>Output Delay Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>4.000</cell>
 <cell>8.500</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.500</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/memwaddr_r[1]:ALn</cell>
 <cell>2.688</cell>
 <cell>21.952</cell>
 <cell>6.341</cell>
 <cell>28.293</cell>
 <cell>0.353</cell>
 <cell>3.048</cell>
 <cell>0.007</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/memwaddr_r[3]:ALn</cell>
 <cell>2.688</cell>
 <cell>21.952</cell>
 <cell>6.341</cell>
 <cell>28.293</cell>
 <cell>0.353</cell>
 <cell>3.048</cell>
 <cell>0.007</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/memwaddr_r[5]:ALn</cell>
 <cell>2.688</cell>
 <cell>21.952</cell>
 <cell>6.341</cell>
 <cell>28.293</cell>
 <cell>0.353</cell>
 <cell>3.048</cell>
 <cell>0.007</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/wptr_gray[3]:ALn</cell>
 <cell>2.688</cell>
 <cell>21.952</cell>
 <cell>6.341</cell>
 <cell>28.293</cell>
 <cell>0.353</cell>
 <cell>3.048</cell>
 <cell>0.007</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/wptr_gray[5]:ALn</cell>
 <cell>2.688</cell>
 <cell>21.953</cell>
 <cell>6.341</cell>
 <cell>28.294</cell>
 <cell>0.353</cell>
 <cell>3.047</cell>
 <cell>0.006</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/memwaddr_r[1]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>28.293</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.341</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21.952</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK00_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>DCLK00_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.705</cell>
 <cell>1.705</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.433</cell>
 <cell>2.138</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>2.227</cell>
 <cell>58</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB55:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.595</cell>
 <cell>2.822</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB55:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>3.138</cell>
 <cell>65</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_RGB1_RGB55_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.515</cell>
 <cell>3.653</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>3.740</cell>
 <cell>174</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/memwaddr_r[1]:ALn</cell>
 <cell>net</cell>
 <cell>GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.601</cell>
 <cell>6.341</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.341</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>DCLK00_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>DCLK00_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>25.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.705</cell>
 <cell>26.705</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.433</cell>
 <cell>27.138</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>27.227</cell>
 <cell>19</cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB51:An</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.588</cell>
 <cell>27.815</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>DCLK00_buf/U_GB_RGB1_RGB51:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>28.132</cell>
 <cell>21</cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/memwaddr_r[1]:CLK</cell>
 <cell>net</cell>
 <cell>DCLK00_buf/U_GB_RGB1_RGB51_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.514</cell>
 <cell>28.646</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>GBTx_interface_instance/l1msg_instance/l1msg_0/L31.U_corefifo_async/memwaddr_r[1]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.353</cell>
 <cell>28.293</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>28.293</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0</name>
<text>No Path</text>
</section>
<section>
<name>SET FPGACK40 to DCLK0</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[5]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[5]:D</cell>
 <cell>0.479</cell>
 <cell>3.035</cell>
 <cell>6.124</cell>
 <cell>9.159</cell>
 <cell>0.254</cell>
 <cell>1.930</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D</cell>
 <cell>0.478</cell>
 <cell>3.041</cell>
 <cell>6.107</cell>
 <cell>9.148</cell>
 <cell>0.254</cell>
 <cell>1.918</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[0]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[0]:D</cell>
 <cell>0.476</cell>
 <cell>3.045</cell>
 <cell>6.114</cell>
 <cell>9.159</cell>
 <cell>0.254</cell>
 <cell>1.910</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[8]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[8]:D</cell>
 <cell>0.479</cell>
 <cell>3.046</cell>
 <cell>6.113</cell>
 <cell>9.159</cell>
 <cell>0.254</cell>
 <cell>1.908</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[9]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[9]:D</cell>
 <cell>0.464</cell>
 <cell>3.052</cell>
 <cell>6.107</cell>
 <cell>9.159</cell>
 <cell>0.254</cell>
 <cell>1.896</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[5]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[5]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.159</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.124</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.035</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.872</cell>
 <cell>3.872</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.384</cell>
 <cell>4.256</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.570</cell>
 <cell>4.826</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB8:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>5.074</cell>
 <cell>22</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[5]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB8_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.571</cell>
 <cell>5.645</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[5]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>5.732</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[5]:D</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.392</cell>
 <cell>6.124</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.124</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.618</cell>
 <cell>7.618</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>7.992</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.588</cell>
 <cell>8.580</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB8:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>8.897</cell>
 <cell>22</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[5]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB8_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.516</cell>
 <cell>9.413</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[5]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.254</cell>
 <cell>9.159</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.159</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[7]:ALn</cell>
 <cell>4.862</cell>
 <cell>2.764</cell>
 <cell>10.281</cell>
 <cell>13.045</cell>
 <cell>0.353</cell>
 <cell>5.236</cell>
 <cell>0.021</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[9]:ALn</cell>
 <cell>4.862</cell>
 <cell>2.764</cell>
 <cell>10.281</cell>
 <cell>13.045</cell>
 <cell>0.353</cell>
 <cell>5.236</cell>
 <cell>0.021</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA[7]:ALn</cell>
 <cell>4.862</cell>
 <cell>2.764</cell>
 <cell>10.281</cell>
 <cell>13.045</cell>
 <cell>0.353</cell>
 <cell>5.236</cell>
 <cell>0.021</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ND4BC:ALn</cell>
 <cell>4.862</cell>
 <cell>2.764</cell>
 <cell>10.281</cell>
 <cell>13.045</cell>
 <cell>0.353</cell>
 <cell>5.236</cell>
 <cell>0.021</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/URD/RD:ALn</cell>
 <cell>4.862</cell>
 <cell>2.764</cell>
 <cell>10.281</cell>
 <cell>13.045</cell>
 <cell>0.353</cell>
 <cell>5.236</cell>
 <cell>0.021</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[7]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.045</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.281</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.764</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.618</cell>
 <cell>3.618</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>3.992</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.580</cell>
 <cell>4.572</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>4.889</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.530</cell>
 <cell>5.419</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>5.506</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:B</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.318</cell>
 <cell>5.824</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.074</cell>
 <cell>5.898</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_RNI5R4B:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.552</cell>
 <cell>8.450</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_RNI5R4B:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>8.824</cell>
 <cell>9</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_RNI5R4B/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_RNI5R4B/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.582</cell>
 <cell>9.406</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_RNI5R4B/U0_RGB1_RGB4:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>9.723</cell>
 <cell>40</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[7]:ALn</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_RNI5R4B/U0_RGB1_RGB4_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.558</cell>
 <cell>10.281</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.281</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.618</cell>
 <cell>11.618</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>11.992</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB4:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.582</cell>
 <cell>12.574</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB4:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>12.891</cell>
 <cell>49</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[7]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB4_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.507</cell>
 <cell>13.398</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[7]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.353</cell>
 <cell>13.045</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.045</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[1]:D</cell>
 <cell>0.994</cell>
 <cell>0.869</cell>
 <cell>5.286</cell>
 <cell>6.155</cell>
 <cell>0.254</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[0]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[0]:D</cell>
 <cell>0.829</cell>
 <cell>1.028</cell>
 <cell>5.123</cell>
 <cell>6.151</cell>
 <cell>0.254</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[5]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[5]:D</cell>
 <cell>0.818</cell>
 <cell>1.053</cell>
 <cell>5.100</cell>
 <cell>6.153</cell>
 <cell>0.254</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[4]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[4]:D</cell>
 <cell>0.817</cell>
 <cell>1.056</cell>
 <cell>5.109</cell>
 <cell>6.165</cell>
 <cell>0.254</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[3]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[3]:D</cell>
 <cell>0.817</cell>
 <cell>1.066</cell>
 <cell>5.099</cell>
 <cell>6.165</cell>
 <cell>0.254</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[1]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.155</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.286</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.869</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.466</cell>
 <cell>1.466</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.294</cell>
 <cell>2.760</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>2.849</cell>
 <cell>52</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB85:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.602</cell>
 <cell>3.451</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB85:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>3.768</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[1]:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB85_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.524</cell>
 <cell>4.292</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>4.379</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[1]:D</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/rptr_gray[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.907</cell>
 <cell>5.286</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.286</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.618</cell>
 <cell>4.618</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>4.992</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.583</cell>
 <cell>5.575</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB3:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>5.892</cell>
 <cell>46</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[1]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB3_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.517</cell>
 <cell>6.409</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/I_RX/RL_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0[1]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.254</cell>
 <cell>6.155</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.155</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[35]</cell>
 <cell>1.108</cell>
 <cell>-0.725</cell>
 <cell>6.647</cell>
 <cell>5.922</cell>
 <cell>2.078</cell>
 <cell>8.725</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[33]</cell>
 <cell>1.106</cell>
 <cell>-0.700</cell>
 <cell>6.637</cell>
 <cell>5.937</cell>
 <cell>2.063</cell>
 <cell>8.700</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]</cell>
 <cell>1.019</cell>
 <cell>-0.658</cell>
 <cell>6.558</cell>
 <cell>5.900</cell>
 <cell>2.100</cell>
 <cell>8.658</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[0]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[32]</cell>
 <cell>0.929</cell>
 <cell>-0.611</cell>
 <cell>6.460</cell>
 <cell>5.849</cell>
 <cell>2.151</cell>
 <cell>8.611</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[7]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[39]</cell>
 <cell>1.086</cell>
 <cell>-0.608</cell>
 <cell>6.625</cell>
 <cell>6.017</cell>
 <cell>1.983</cell>
 <cell>8.608</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[35]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.922</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.647</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-0.725</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.720</cell>
 <cell>3.720</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>4.094</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB11:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.593</cell>
 <cell>4.687</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB11:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>5.004</cell>
 <cell>10</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB11_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.535</cell>
 <cell>5.539</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>5.626</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_123:A</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0_txdout[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.603</cell>
 <cell>6.229</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_123:IPA</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>6.423</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[35]</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/M_RDATA_HRDATA_net[35]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.224</cell>
 <cell>6.647</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.647</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[35]</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SERDESIF_075_IP</cell>
 <cell>-</cell>
 <cell>2.078</cell>
 <cell>5.922</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.922</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/Y_0_4_7:ALn</cell>
 <cell>1.744</cell>
 <cell>5.867</cell>
 <cell>7.288</cell>
 <cell>13.155</cell>
 <cell>0.353</cell>
 <cell>2.133</cell>
 <cell>0.036</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/Y_3:ALn</cell>
 <cell>1.743</cell>
 <cell>5.868</cell>
 <cell>7.287</cell>
 <cell>13.155</cell>
 <cell>0.353</cell>
 <cell>2.132</cell>
 <cell>0.036</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/Y_EQ_7:ALn</cell>
 <cell>1.743</cell>
 <cell>5.868</cell>
 <cell>7.287</cell>
 <cell>13.155</cell>
 <cell>0.353</cell>
 <cell>2.132</cell>
 <cell>0.036</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/EN_INV_4B:ALn</cell>
 <cell>1.743</cell>
 <cell>5.878</cell>
 <cell>7.287</cell>
 <cell>13.165</cell>
 <cell>0.353</cell>
 <cell>2.122</cell>
 <cell>0.026</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UK/FLIP_RD:ALn</cell>
 <cell>1.743</cell>
 <cell>5.878</cell>
 <cell>7.287</cell>
 <cell>13.165</cell>
 <cell>0.353</cell>
 <cell>2.122</cell>
 <cell>0.026</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/Y_0_4_7:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.155</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.288</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.867</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.720</cell>
 <cell>3.720</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>4.094</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB9:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.590</cell>
 <cell>4.684</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB9:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>5.001</cell>
 <cell>32</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB9_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.543</cell>
 <cell>5.544</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>5.631</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:B</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.305</cell>
 <cell>5.936</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.074</cell>
 <cell>6.010</cell>
 <cell>81</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/Y_0_4_7:ALn</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.278</cell>
 <cell>7.288</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.288</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.720</cell>
 <cell>11.720</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>12.094</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.593</cell>
 <cell>12.687</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB8:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>13.004</cell>
 <cell>49</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/Y_0_4_7:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB8_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.504</cell>
 <cell>13.508</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UF/Y_0_4_7:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.353</cell>
 <cell>13.155</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.155</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/pckw:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/inc[0]:D</cell>
 <cell>1.717</cell>
 <cell>0.275</cell>
 <cell>5.991</cell>
 <cell>6.266</cell>
 <cell>0.254</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/wptr_gray[5]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[5]:D</cell>
 <cell>1.634</cell>
 <cell>0.328</cell>
 <cell>5.942</cell>
 <cell>6.270</cell>
 <cell>0.254</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/wptr_gray[1]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[1]:D</cell>
 <cell>1.258</cell>
 <cell>0.694</cell>
 <cell>5.566</cell>
 <cell>6.260</cell>
 <cell>0.254</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/wptr_gray[2]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[2]:D</cell>
 <cell>0.974</cell>
 <cell>0.989</cell>
 <cell>5.272</cell>
 <cell>6.261</cell>
 <cell>0.254</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/wptr_gray[7]:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0[7]:D</cell>
 <cell>0.927</cell>
 <cell>1.035</cell>
 <cell>5.223</cell>
 <cell>6.258</cell>
 <cell>0.254</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_conet_interf/pckw:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_conet_interf/inc[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.266</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.991</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.275</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.466</cell>
 <cell>1.466</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.294</cell>
 <cell>2.760</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>2.849</cell>
 <cell>52</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB81:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.600</cell>
 <cell>3.449</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB81:YR</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.316</cell>
 <cell>3.765</cell>
 <cell>26</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/pckw:CLK</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB81_rgbr_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.509</cell>
 <cell>4.274</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/pckw:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>4.361</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/inc[0]:D</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/pckw</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.630</cell>
 <cell>5.991</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.991</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>1.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.720</cell>
 <cell>4.720</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>5.094</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB3:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.584</cell>
 <cell>5.678</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB3:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>5.995</cell>
 <cell>11</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/inc[0]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB3_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.525</cell>
 <cell>6.520</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/inc[0]:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.254</cell>
 <cell>6.266</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.266</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/fsm_tx[3]:ALn</cell>
 <cell>2.226</cell>
 <cell>5.479</cell>
 <cell>7.676</cell>
 <cell>13.155</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/tx_data[5]:ALn</cell>
 <cell>2.226</cell>
 <cell>5.480</cell>
 <cell>7.676</cell>
 <cell>13.156</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/tx_data[7]:ALn</cell>
 <cell>2.226</cell>
 <cell>5.488</cell>
 <cell>7.676</cell>
 <cell>13.164</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/tx_data[6]:ALn</cell>
 <cell>2.226</cell>
 <cell>5.489</cell>
 <cell>7.676</cell>
 <cell>13.165</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n:CLK</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/pck_rdy:ALn</cell>
 <cell>2.095</cell>
 <cell>5.588</cell>
 <cell>7.545</cell>
 <cell>13.133</cell>
 <cell></cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_conet_interf/linkres_i_n:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_conet_interf/fsm_tx[3]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.155</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.676</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.479</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.618</cell>
 <cell>3.618</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>3.992</cell>
 <cell>11</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB6:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.583</cell>
 <cell>4.575</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB6:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>4.892</cell>
 <cell>52</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_RX_CLK_keep_RNI7K1B/U0_RGB1_RGB6_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.558</cell>
 <cell>5.450</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.092</cell>
 <cell>5.542</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/un1_tx_res:B</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/linkres_i_n</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.312</cell>
 <cell>5.854</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/un1_tx_res:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.096</cell>
 <cell>5.950</cell>
 <cell>70</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/fsm_tx[3]:ALn</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_conet_interf/un1_tx_res</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.726</cell>
 <cell>7.676</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.676</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.720</cell>
 <cell>11.720</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>12.094</cell>
 <cell>14</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB8:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.593</cell>
 <cell>12.687</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB8:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>13.004</cell>
 <cell>49</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/fsm_tx[3]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_0_TX_CLK_keep_RNI98SD/U0_RGB1_RGB8_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.504</cell>
 <cell>13.508</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_conet_interf/fsm_tx[3]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.353</cell>
 <cell>13.155</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.155</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]</cell>
 <cell>0.948</cell>
 <cell>0.450</cell>
 <cell>5.838</cell>
 <cell>6.288</cell>
 <cell>1.712</cell>
 <cell>7.550</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[1]</cell>
 <cell>0.931</cell>
 <cell>0.479</cell>
 <cell>5.821</cell>
 <cell>6.300</cell>
 <cell>1.700</cell>
 <cell>7.521</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[0]</cell>
 <cell>0.925</cell>
 <cell>0.496</cell>
 <cell>5.815</cell>
 <cell>6.311</cell>
 <cell>1.689</cell>
 <cell>7.504</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[7]</cell>
 <cell>0.947</cell>
 <cell>0.510</cell>
 <cell>5.837</cell>
 <cell>6.347</cell>
 <cell>1.653</cell>
 <cell>7.490</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:D</cell>
 <cell>0.464</cell>
 <cell>7.259</cell>
 <cell>5.362</cell>
 <cell>12.621</cell>
 <cell>0.254</cell>
 <cell>0.741</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.288</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.838</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.450</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.128</cell>
 <cell>3.128</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>3.502</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.584</cell>
 <cell>4.086</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>4.403</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.487</cell>
 <cell>4.890</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.108</cell>
 <cell>4.998</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:B</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2_txdout[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.420</cell>
 <cell>5.418</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:IPB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IP_INTERFACE</cell>
 <cell>+</cell>
 <cell>0.224</cell>
 <cell>5.642</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXDATA_net[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.196</cell>
 <cell>5.838</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.838</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SERDESIF_075_IP</cell>
 <cell>-</cell>
 <cell>1.712</cell>
 <cell>6.288</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.288</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn</cell>
 <cell>2.027</cell>
 <cell>10.495</cell>
 <cell>2.027</cell>
 <cell>12.522</cell>
 <cell>0.353</cell>
 <cell>-2.495</cell>
 <cell>-4.875</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn</cell>
 <cell>2.027</cell>
 <cell>10.503</cell>
 <cell>2.027</cell>
 <cell>12.530</cell>
 <cell>0.353</cell>
 <cell>-2.503</cell>
 <cell>-4.883</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.522</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>2.027</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.495</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXRSTN[0]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SERDESIF_075_IP</cell>
 <cell>+</cell>
 <cell>1.134</cell>
 <cell>1.134</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_2_TX_RESET_N</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.893</cell>
 <cell>2.027</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.027</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.128</cell>
 <cell>11.128</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A:YWn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.374</cell>
 <cell>11.502</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A/U0_YWn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.584</cell>
 <cell>12.086</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_2_TX_CLK_keep_RNIB01A/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>12.403</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK</cell>
 <cell>net</cell>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.472</cell>
 <cell>12.875</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.353</cell>
 <cell>12.522</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.522</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>FPGACK40_P</cell>
 <cell>lvFPGA_SCOPE</cell>
 <cell>11.954</cell>
 <cell></cell>
 <cell>11.954</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>FPGACK40_P</cell>
 <cell>lvFPGAIO1</cell>
 <cell>11.751</cell>
 <cell></cell>
 <cell>11.751</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>DCLK00_P</cell>
 <cell>lvFPGA_SCOPE</cell>
 <cell>11.457</cell>
 <cell></cell>
 <cell>11.457</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>FPGACK40_P</cell>
 <cell>RAM_CLK</cell>
 <cell>8.118</cell>
 <cell></cell>
 <cell>8.118</cell>
 <cell></cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>GBTX_RXRDY</cell>
 <cell>lvFPGAIO2</cell>
 <cell>16.773</cell>
 <cell></cell>
 <cell>16.773</cell>
 <cell></cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: FPGACK40_P</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: lvFPGA_SCOPE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.954</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:PAD_P</cell>
 <cell>net</cell>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_IOPADP:IOUT_P</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPADP_IN</cell>
 <cell>+</cell>
 <cell>1.466</cell>
 <cell>1.466</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/YOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.294</cell>
 <cell>2.760</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB:YEn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GBM</cell>
 <cell>+</cell>
 <cell>0.089</cell>
 <cell>2.849</cell>
 <cell>45</cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB39:An</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_YWn_GEast</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.658</cell>
 <cell>3.507</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>fpgack40_buf/U_GB_RGB1_RGB39:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.317</cell>
 <cell>3.824</cell>
 <cell>94</cell>
 <cell>r</cell>
</row>
<row>
 <cell>lvFPGA_SCOPE_m2:C</cell>
 <cell>net</cell>
 <cell>fpgack40_buf/U_GB_RGB1_RGB39_rgbl_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>4.262</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>lvFPGA_SCOPE_m2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.158</cell>
 <cell>4.420</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>lvFPGA_SCOPE_1_2:B</cell>
 <cell>net</cell>
 <cell>lvFPGA_SCOPE_m2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.233</cell>
 <cell>4.653</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>lvFPGA_SCOPE_1_2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.225</cell>
 <cell>4.878</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>lvFPGA_SCOPE:B</cell>
 <cell>net</cell>
 <cell>lvFPGA_SCOPE_1_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.223</cell>
 <cell>5.101</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>lvFPGA_SCOPE:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.147</cell>
 <cell>5.248</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:A</cell>
 <cell>net</cell>
 <cell>lvFPGA_SCOPE_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.115</cell>
 <cell>8.363</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOOUTFF_BYPASS</cell>
 <cell>+</cell>
 <cell>0.186</cell>
 <cell>8.549</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>lvFPGA_SCOPE_obuf/U0/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>lvFPGA_SCOPE_obuf/U0/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.238</cell>
 <cell>8.787</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>lvFPGA_SCOPE_obuf/U0/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>3.167</cell>
 <cell>11.954</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>lvFPGA_SCOPE</cell>
 <cell>net</cell>
 <cell>lvFPGA_SCOPE</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>11.954</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.954</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>FPGACK40_P</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>lvFPGA_SCOPE</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
