#---------------------------------------------------------------------
# start session at Thu May 6 04:13:08 2021
# Exec path is /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/arch/linux/x86_64/2.12/64/bin
#---------------------------------------------------------------------
----------------------------------------------------------------------------------
|     Nitro-SoC version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019     | 
| Running on localhost.localdomain 1core 3.8GBytes 2.4GHz 64bits mode pid 119334 | 
|              Copyright (c) 2003-2019 Mentor Graphics Corporation               | 
|                              All Rights Reserved                               | 
|          THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION           | 
|              WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION              | 
|               OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.                | 
----------------------------------------------------------------------------------

Nitro-SoC> setup_nrf
Loading utility util::nrf_utils
NRF info: Copying flow scripts in dir               : ./flow_scripts
NRF info: Copying utilities and templates in dir    : ./scr
NRF info: Please update/review                     : ./scr/ocv.tcl
NRF info: If applicable please provide             : ./scr/reload_constraints_clock.tcl
NRF info: Will not overwrite existing file import_variables.tcl
NRF info: Will not overwrite existing file flow_variables.tcl
NRF info: Will not overwrite existing file floorplan_variables.tcl
NRF info: Existing nrf_customization.tcl not found; copying template.
NRF info: Creating run_nrf.csh which can be used to launch the NRF.
info UI54: redirecting output of 
            puts "#!/bin/csh

set nitro_ver = \"$nitro_ver\" 
set flow_ver = \"[pwd]/flow_scripts\"

######################################
## To append to existing log & jou  ##
## files, set to true               ##
######################################
set append_log = false

###################################### 
## Set the stages to be run to true ##
## To skip a stage, set it to false ##
###################################### 
set import = true
set place  = true
set clock  = true
set route  = true
set export = true

###################################### 
##  Remainder of script should not  ##
##  require modification            ##
###################################### 

set prev_stage = null
set stage_num = 0

foreach stage (import place clock route export)
    set run_stage = `eval echo \\\$\$stage`
    set stage_name = \${stage_num}_\${stage}
    if ( \$run_stage == true ) then
        if ( \$stage != import && \$prev_stage != null ) then
            if (! -d dbs/\${prev_stage}.db ) then
                echo \"\\nNRF_RUN error: Could not find \${prev_stage}.db.  Cannot run \$stage stage.\\n\"
                exit
            endif
        endif
        if ( -d dbs/\${stage}.db ) then
            set dstamp = `eval date -r dbs/\${stage}.db +\%m_\%d_\%Y.\%H_\%M_\%S`
            echo \"NRF_RUN info: Found existing dbs/\${stage}.db.  Moving to dbs/\${stage}_\${dstamp}.db.\"
            /bin/mv dbs/\${stage}.db dbs/\${stage}.\${dstamp}.db
        endif

        if ( \$append_log == false ) then
            if ( -f ./LOGs/\${stage_name}_nitro.log ) then
                set dstamp = `eval date -r ./LOGs/\${stage_name}_nitro.log +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./LOGs/\${stage_name}_nitro.log ./LOGs/\${stage_name}.\${dstamp}.log
            endif
            if ( -f ./JOUs/\${stage_name}.jou ) then
                set dstamp = `eval date -r ./JOUs/\${stage_name}.jou +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./JOUs/\${stage_name}.jou ./JOUs/\${stage_name}.\${dstamp}.jou
            endif
        endif

        \$nitro_ver -source \$flow_ver/\${stage_name}.tcl -log ./LOGs/\${stage_name}_nitro.log -journal ./JOUs/\${stage_name}.jou -app_log \$append_log -app_jou \$append_log
    endif

    set prev_stage = \$stage
    @ stage_num++
end

exit
"
 to run_nrf.csh
NRF info: 
Nitro-SoC> source flow_scripts/import_variables.tcl > LOGs/import.log
info UI54: redirecting output of source to LOGs/import.log
true
Nitro-SoC> source flow_scripts/0_import.tcl  > LOGs/import0.log
info UI54: redirecting output of source to LOGs/import0.log
info UI54: redirecting output of check_technology -check all to reports/check_tech.rpt
info CHK10: Checking technology...
-----------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                            |
|----------------------+-------+--------+-----------------------------------------------------------------|
| Name                 | Count | Status | Description                                                     | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed | Layer has no corresponding parasitics data                      | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed | No vias at all in non default rule.                             | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| partial_ndr_vias     | 0     | Passed | Not all layers have vias in non default rule.                   | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |        | To avoid unpredictable results please fix the problem by        | 
|                      |       |        | keeping unique names.                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed | Nondefault rule width is less then default width on the         | 
|                      |       |        | layer                                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed | Nondefault rule spacing is less then required spacing on        | 
|                      |       |        | the layer                                                       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed | Min area requirement is too big                                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed | Hole area requirement is too big                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed | Manufacturing grid is too big                                   | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed | All width and spacing rules on all metal and cut layers must be | 
|                      |       |        | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed | Size of cut is not defined and can't be determined              | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed | Top metal is too wide for routing                               | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed technology checks for 0 sec (CPU time: 0 sec; MEM: RSS - 167M, CVMEM - 1656M, PVMEM - 1656M)
info UI54: redirecting output of report_technology -display all to reports/report_tech.rpt
-----------------------------------------------------------------------------------------------------------------
|                                             Metal layers (micro)                                              |
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction          | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT    | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width              | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Space              | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Offset             | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pitch              | 0.1400 | 0.1900 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| DownVia-Wire pitch |        | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| UpVia-Wire   pitch | 0.1350 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 |         | 
-----------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------
|                                                          Cut layers (micro)                                                           |
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
|                    | CO     | via1     | via2     | via3          | via4   | via5   | via6          | via7   | via8          | via9   | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Size               | 0.0700 | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Space              | 0.0700 | 0.0800   | 0.0900   | 0.0900        | 0.1600 | 0.1600 | 0.1600        | 0.4400 | 0.4400        | 0.8800 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Below enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0/0.0350      | 0/0    | 0/0    | 0/0           | 0/0    | 0/0           | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Above enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0.0350/0.0350 | 0/0    | 0/0    | 0.1300/0.1300 | 0/0    | 0.2000/0.2000 | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Bar length         | -      | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
-----------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               DRC layer rules (micro)                                               |
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min width           | >= | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| End of line         | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min area (sq-micro) | >= | 0.005  | 0.005  | 0.005  | 0.020  | 0.020  | 0.020  | 0.160  | 0.160  | 0.640  | 0.640   | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min hole (sq-micro) | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min length          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Step                |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat space           |    | -      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Span space          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pinch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat jog space       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Influence space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Dir space           |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Samemask space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Patterns            | #  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete width      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Protrusion          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Notch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max parallel length | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max width           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= |        | 0.0800 | 0.0900 | 0.0900 | 0.1600 | 0.1600 | 0.1600 | 0.4400 | 0.4400 | 0.8800  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Projection space    | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Array space         | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above diff space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above same space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above stackable     |    | true   | true   | true   | true   | true   | true   | true   | true   | true   |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Bar/Large space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Single space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cluster array       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of cuts      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Enclosure           |    | *      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Inner space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Joint space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Confined space      | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Metal space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wide array          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max space           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
-----------------------------------------------------------------------------------------------------------------------

Info: '-' rule is not defined; '*' rule is defined; '+' center-to-center cut spacing
      'R' dfm-recommended rule is defined
----------------------------------------------------------------------------------------------------
|                                           DRC options                                            |
|-------------------------+-------+----------------------------------------------------------------|
|                         | Value | Description                                                    | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_touch_not_viol  | false | Consider cut touching a fat shape no cut enclosure violation   | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_simple_parallel | false | Simple check for parallel run length in cut enclosure rule     | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_except_samenet | false | Do not check cut projection spacing for same net objects       | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_apply_samenet  | false | Apply cut projection spacing to adjacent vias of same net even | 
|                         |       | if they have common metal shape                                | 
|-------------------------+-------+----------------------------------------------------------------|
| allow_offgrid_ndr       | false | Allow non-default width shapes be offgris                      | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_with_corners  | false | Extend influence halo from fat shape to corners as well        | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_thin_to_fat   | false | Check influence spacing between thin and fat shape             | 
|-------------------------+-------+----------------------------------------------------------------|
| pref_width_as_allowed   | false | Consider preferred widths as only allowed                      | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_sector_relaxed      | false | Relaxed conditions of cut_sector_array spacing                 | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_max_metal        | false | Force router strictly follow max metal                         | 
|-------------------------+-------+----------------------------------------------------------------|
| disjoined_plength       | false | Do not combine run length from different fat shapes            | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_dp_prevention    | false | Enable strict DRC rules in router to prevent DP                | 
|-------------------------+-------+----------------------------------------------------------------|
| static_mask             | false | Check mask violation on static objects                         | 
|-------------------------+-------+----------------------------------------------------------------|
| static_grid             | false | Check grid violation on static objects                         | 
----------------------------------------------------------------------------------------------------

--------------------------------------
|          DRC global rules          |
|---------------------------+--------|
|                           | Value  | 
|---------------------------+--------|
| Metric                    | Euclid | 
|---------------------------+--------|
| Manufacturing grid        | 0.0050 | 
|---------------------------+--------|
| Min obstruction space     | true   | 
|---------------------------+--------|
| Min sub-partition space   | false  | 
|---------------------------+--------|
| No M1 routing             | false  | 
|---------------------------+--------|
| Macro ports double cut    | -      | 
|---------------------------+--------|
| Macro ports strict access | false  | 
|---------------------------+--------|
| Max routing layer         | -      | 
|---------------------------+--------|
| Max via stack             | -      | 
--------------------------------------

---------------------------------------------------------------------------------------------------------
|                                     Metal diagonal rules (micro)                                      |
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|            | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing    | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min Length | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
---------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal2 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal3 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal4 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal5 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal6 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

----------------------------------------------------
|     Metal metal7 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

----------------------------------------------------
|     Metal metal8 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

-------------------------------------------
| Metal metal9 fat spacing rules (micro): |
|----------+--------+----------+----------|
|          | Length | > 2.7000 | > 4      | 
|----------+--------+----------+----------|
| Width    | 0.8000 | 0.8000   | 0.8000   | 
|----------+--------+----------+----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000   | 
|----------+--------+----------+----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000   | 
-------------------------------------------

--------------------------------------------
| Metal metal10 fat spacing rules (micro): |
|----------+--------+----------+-----------|
|          | Length | > 2.7000 | > 4       | 
|----------+--------+----------+-----------|
| Width    | 0.8000 | 0.8000   | 0.8000    | 
|----------+--------+----------+-----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000    | 
|----------+--------+----------+-----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000    | 
--------------------------------------------

------------------------------------------------------------------------------------------------------------------------------------------------
|                                                      Cut below enclosure rules (micro)                                                       |
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
|           |    | metal1-via1 | metal2-via2 | metal3-via3 | metal4-via4 | metal5-via5 | metal6-via6 | metal7-via7 | metal8-via8 | metal9-via9 | 
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
| Type      |    | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | 
| Width     | >= | -           | -           | -           | -           | -           | -           | -           | -           | -           | 
| Enclosure | >= | 0.0350/0    | 0.0350/0    | 0.0350/0    | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 
| Via class |    | all         | all         | all         | all         | all         | all         | all         | all         | all         | 
------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                Cut above enclosure rules (micro)                                                                |
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
|           |    | metal1-CO | metal2-via1 | metal3-via2 | metal4-via3   | metal5-via4 | metal6-via5 | metal7-via6   | metal8-via7 | metal9-via8   | metal10-via9 | 
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
| Type      |    | basic     | basic       | basic       | basic         | basic       | basic       | basic         | basic       | basic         | basic        | 
| Width     | >= | -         | -           | -           | -             | -           | -           | -             | -           | -             | -            | 
| Enclosure | >= | 0/0       | 0.0350/0    | 0.0350/0    | 0.0350/0.0350 | 0/0         | 0/0         | 0.1300/0.1300 | 0/0         | 0.2000/0.2000 | 0/0          | 
| Via class |    | all       | all         | all         | all           | all         | all         | all           | all         | all           | all          | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Enclosure metric: '' - opposite, 'S' - square, 'C' - combo
--------------------------------------------------
| Default parameters and high-voltage nets count |
|---------------------+--------------------------|
|                     | value                    | 
|---------------------+--------------------------|
| Min default voltage | -                        | 
|---------------------+--------------------------|
| Max default voltage | -                        | 
--------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               Antenna rules (OXIDE1):                                               |
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff area factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Thickness                | 0.1300 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 2      | 2       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff side factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cumulative area plus cut | false  | false  | false  | false  | false  | false  | false  | false  | false  | false   | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating area            | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating spacing         | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff cut factor     | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
-----------------------------------------------------------------------------------------------------------------------

---------------------------------------------
|        Dfm cut weights (defaults)         |
|--------+-------+--------+--------+--------|
|        | 1-cut | 2-cuts | 3-cuts | 4-cuts | 
|--------+-------+--------+--------+--------|
| single | 1     | 10     | 15     | 30     | 
|--------+-------+--------+--------+--------|
| bar    | 5     | 25     | 40     | 60     | 
|--------+-------+--------+--------+--------|
| large  | 20    | 55     | 90     | 125    | 
---------------------------------------------

info UI54: redirecting output of check_pin_placement -report_clean true to reports/check_pin.rpt
info Check pin constraints
Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 107
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 79
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 107
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 54
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 54
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 54
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 19
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 19
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 10
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 10
info Checking partition 'Softmax' ...
info Constraint definition check completed.
    total infos: 0
    total warnings: 0
    total errors: 0

PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout

Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 107
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 79
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 107
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 54
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 54
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 54
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 19
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 19
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 10
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 10
info Check pin placement
    Total pins: 48
info Check completed.
    Total violations: 49
PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout
PASSED: on PG net
PASSED: not placed
PASSED: not placed PG
PASSED: not placed multi ports
PASSED: not placed no connection
PASSED: not placed no external connection
PASSED: no edge
PASSED: no driver
PASSED: not connected
PASSED: connected only internally
PASSED: multi port
PASSED: wrong edge
PASSED: mismatch layer
PASSED: exact location not obeyed
PASSED: not in range
PASSED: not ordered
PASSED: wrong pitch
PASSED: in pin group keepout
PASSED: abut fixed/macro pin in pin group keepout
PASSED: in edge keepout
PASSED: abut fixed/macro pin in edge keepout
PASSED: not abutted
PASSED: not abutted no connection
PASSED: not abutted no external connection
PASSED: not abutted other unplaced
PASSED: not abutted multi component
PASSED: not abutted re-entry
PASSED: not abutted macro
PASSED: macro pin not abutted
PASSED: connect multi macro pins
PASSED: incorrect abutment
PASSED: incorrect abutment no connection
PASSED: incorrect abutment no external connection
PASSED: alignment broken
PASSED: width too small
PASSED: area too small
PASSED: ndr width not obeyed
PASSED: ndr layer not obeyed
PASSED: abut fixed/macro pin ndr layer not obeyed
PASSED: height too small
PASSED: off mfg
PASSED: off track
PASSED: abut fixed/macro pin off track
PASSED: layer above max layer
PASSED: multi components
PASSED: re_entry
PASSED: pin no internal leaf pin

-----------------------------------------------------------------------------------------------------------
|                                      Pin Placement Checker Report                                       |
|-----------------------------+-------+---------+---------------------------------------------------------|
| Name                        | Count | Status  | Description                                             | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside local bounding box  | 25    | Warning | pin is placed outside of local connection boundary box  | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside global bounding box | 24    | Warning | pin is placed outside of global connection boundary box | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed pin placement checker for 0 sec (CPU time: 0 sec; MEM: RSS - 178M, CVMEM - 1686M, PVMEM - 1870M)
info UI54: redirecting output of check_floorplan -check all to reports/check_floorplan.rpt
info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
-------------------------------------------------------------------------------------------------------------------------------
|                                                      Floorplan Errors                                                       |
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| Name                                 | Count | Status  | Description                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_tracks                            | 0     | Passed  | No preferred direction routing tracks on the layer.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_small                 | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_big                   | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_track_step                      | 0     | Passed  | Different step of preferred direction routing tracks.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_cover_pin                 | 0     | Passed  | Routing tracks do not cover pin.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_masked                    | 0     | Passed  | Routing tracks shall have mask on masked layer.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_incorrectly_masked            | 0     | Passed  | Routing tracks masks shall interlace.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_misalign                      | 0     | Passed  | Partition routing tracks do not align with top partition.          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_pin_access                  | 0     | Passed  | Macro pin doesn't have routing access.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_pin_blocked                    | 0     | Passed  | Macro pin may be blocked by nearby objects.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_access                       | 0     | Passed  | Partition port doesn't have routing access.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| not_aligned_pin                      | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| offgrid_core_access                  | 17    | Warning | Library core pin has only offgird routing access.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_core_access                       | 0     | Passed  | Library core pin doesn't have routing access.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_halo                        | 0     | Passed  | Macro is missing a macro halo definition.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_blockage                    | 0     | Passed  | Macro is missing a cell-based blockage.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_bloat                       | 0     | Passed  | Macro is missing a bloat definition.                               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unaligned_power_stripes              | 0     | Passed  | Top-level PG stripe doesn't align with partition PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_power_stripes              | 0     | Passed  | Block-level PG stripes don't abut to a top-level PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_geometry                     | 0     | Passed  | Port doesn't have geometry or not placed.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_leaf_pin_geometry                 | 0     | Passed  | Leaf pin doesn't have geometry or not placed.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_outside_partition               | 0     | Passed  | Port is placed outside partition.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_inside_partition                | 0     | Passed  | Port is placed inside partition.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_min_area                        | 0     | Passed  | Port has insufficient minimum area.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_short                           | 0     | Passed  | Port has intersection with other one.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_spacing                         | 0     | Passed  | Port has insufficient spacing with other one.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_above_max_layer                 | 0     | Passed  | Port is above of max layer.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_overlaps                      | 0     | Passed  | Region overlaps other region.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_region                  | 0     | Passed  | Cell outside of region with member_hard requirement. Will          | 
|                                      |       |         | cause pin assignment to fail.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_region                   | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement.    | 
|                                      |       |         | Will cause pin assignment to fail                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_mfg_grid                  | 0     | Passed  | Region is not on manufacturing grid                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_fp_grid                   | 0     | Passed  | Region is not on floorplan grid.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| excessive_region_blockage            | 0     | Passed  | Placement blockages cover more than 70% of region. Run             | 
|                                      |       |         | report_region_utilization to verify placeability.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_mfg                        | 0     | Passed  | Macro off manufacturing grid.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_fp_grid                    | 0     | Passed  | Macro is not on floorplan grid.                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_height_multiple                | 0     | Passed  | Macro height is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_channel_check                  | 0     | Passed  | Channels between macros or from macros to partition/region         | 
|                                      |       |         | edges is less than the user defined distance.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_cell_rows                    | 0     | Passed  | No cell rows are found in the design. Placer will fail             | 
|                                      |       |         | without rows.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_overlap                    | 0     | Passed  | Partition overlaps other partition.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_fp_grid                | 0     | Passed  | Partition is not on floorplan grid.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| endcap_alignment                     | 0     | Passed  | Cell is not aligned with the cell row.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| undefined_endcap                     | 1     | Warning | No library cells of type endcap are defined.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_without_endcaps                  | 14    | Warning | Row has no endcap cells at ends.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pin_off_track_center                 | 0     | Passed  | Port shape of macro or partition pin, on masked layer, is off      | 
|                                      |       |         | track center.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pin_mask                          | 0     | Passed  | Port shape does not have a mask on a masked layer.                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| narrow_pin_misalignment              | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match             | 
|                                      |       |         | track mask.                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| wide_pin_misalignment                | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate      | 
|                                      |       |         | mask to reduce routing congestion.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| short_placement_width                | 0     | Passed  | The width of the placement rectangle is short.                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_width_multiple                | 0     | Passed  | Region width is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_height_multiple               | 0     | Passed  | Region height is not a multiple of user defined value.             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_halo_overlap                   | 0     | Passed  | Standard cells overlap user defined macro halo.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m1_rail                  | 7     | Warning | Cell row is missing M1 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m2_rail                  | 7     | Warning | Cell row is missing M2 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| large_std_cell                       | 0     | Passed  | Macro may be marked as standard cell.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_overlap                        | 0     | Passed  | Macro overlaps other macro.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_mfg_grid               | 0     | Passed  | Partition is not on manufacturing grid.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| non_abutted_pin_group                | 0     | Passed  | Abutted pins are in non-abutting pin groups.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_internally          | 0     | Passed  | Port is not connected internally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_externally          | 0     | Passed  | Port is not connected externally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unmatched_cellrow_sites              | 0     | Passed  | Cell row sites do not match library cell sites. Placer will        | 
|                                      |       |         | fail since row site must match cell site.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_site_cellrow_overlap            | 0     | Passed  | Cell rows with different sites overlap.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| same_site_cellrow_overlap            | 0     | Passed  | Cell rows with same sites overlap.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row_sites                        | 0     | Passed  | The row does not contain an odd number of sites, or it extends     | 
|                                      |       |         | beyond an adjacent row an odd number of sites. Every row must      | 
|                                      |       |         | have an odd number of sites, and when they extend beyond an        | 
|                                      |       |         | adjacent row, it must be an even number of sites.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row_sites                       | 7     | Warning | The row does not contain an even number of sites, or it extends    | 
|                                      |       |         | beyond an adjacent row an even number of sites. Every row must     | 
|                                      |       |         | have an even number of sites, and when they extend beyond          | 
|                                      |       |         | an adjacent row, it must be an even number of sites.               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row                              | 0     | Passed  | The opposite horizontal core edges which have even number          | 
|                                      |       |         | of rows between each other.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row                             | 1     | Warning | The opposite horizontal core edges which have odd number of        | 
|                                      |       |         | rows between each other.                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_partition               | 0     | Passed  | Cell outside of parent partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_partition                | 0     | Passed  | Foreign cell inside of partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pg_nets                              | 2     | Warning | Defined power and ground nets.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_nets                           | 0     | Passed  | No power and ground nets defined. Use create_supply_net to         | 
|                                      |       |         | define them.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_vias                          | 0     | Passed  | No library vias found in the design. May not be able to            | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_via_rule                      | 0     | Passed  | No libary via rules found in the design. May not be able to        | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_region_edge                | 0     | Passed  | Floorplan region edge does not abut another floorplan region edge. | 
|                                      |       |         | Abutted pin assignment will fail for pins on this edge.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_region_edge                  | 0     | Passed  | Floorplan region edge abuts another floorplan region edge.         | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_partition_edge             | 0     | Passed  | Partition edge does not abut another partition edge. Abutted pin   | 
|                                      |       |         | assignment will fail for pins on this edge.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_partition_edge               | 0     | Passed  | Partition edge abuts another partition edge.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_utilization                   | 0     | Passed  | Region utilization is greater than 95%. Placement will likely      | 
|                                      |       |         | fail. Check for available rows and placement blockages.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unplaced_pads                        | 0     | Passed  | Unplaced pads will cause the global placer to fail. Place          | 
|                                      |       |         | it or remove it.                                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unconnected_pads                     | 0     | Passed  | Unconnected pads placed in the design.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_pads                       | 0     | Passed  | Pad does not abut to a signal pad, filler pad, or corner           | 
|                                      |       |         | cell.                                                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_corner                     | 0     | Passed  | Corner cell does not abut to a signal pad, filler pad, or          | 
|                                      |       |         | corner cell.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_sequential_cells             | 1     | Warning | No sequential cells found in the design. This will cause macro     | 
|                                      |       |         | connectivity analysis to fail.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_domains                        | 0     | Passed  | No power domains defined in the design. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_top_pg_domain                     | 0     | Passed  | No PG domain defined for top hierarchy. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_domain_cells                      | 0     | Passed  | Cells not assigned to a power domain.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_power_net                    | 0     | Passed  | Cell is not connected to a power net. Use set_domain_supply_net    | 
|                                      |       |         | to associate a power net with a power domain and all of its        | 
|                                      |       |         | cells. Or use connect_supply_net to directly connect a power pin   | 
|                                      |       |         | to a power net.                                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_ground_net                   | 0     | Passed  | Cell is not connected to a ground net. Use set_domain_supply_net   | 
|                                      |       |         | to associate a ground net with a power domain and all of           | 
|                                      |       |         | its cells. Or use connect_supply_net to directly connect a         | 
|                                      |       |         | ground pin to a ground net.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_power_net                 | 0     | Passed  | No primary power net is associated to primary PG domain.           | 
|                                      |       |         | Use set_domain_supply_net to associate one.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_ground_net                | 0     | Passed  | No primary ground net is associated to primary PG domain. Use      | 
|                                      |       |         | set_domain_supply_net to associate one.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| core_area_outside_partition_boundary | 0     | Passed  | Core area protrudes outside partition boundary.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_orient_vs_pg_rails               | 0     | Passed  | The row orientation does not match the PG rails.                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| object_off_floorplan_grid            | 0     | Passed  | Objects are off floorplan grid.                                    | 
-------------------------------------------------------------------------------------------------------------------------------

info UI33: performed floorplan checks for 0 sec (CPU time: 0 sec; MEM: RSS - 178M, CVMEM - 1686M, PVMEM - 1870M)
Nitro-SoC> start
Nitro-SoC> zoom_to -target area -xl_area -2000a -yb_area 24840a -xr_area 108000a -yt_area 134840a
Nitro-SoC> zoom_to -target area -xl_area 4600a -yb_area 63648a -xr_area 48600a -yt_area 107648a
Nitro-SoC> zoom_to -target area -xl_area 3332a -yb_area 78590a -xr_area 20932a -yt_area 96190a
Nitro-SoC> zoom_to -target area -xl_area 3163a -yb_area 80582a -xr_area 17243a -yt_area 94662a
Nitro-SoC> zoom_to -target area -xl_area 1754a -yb_area 82412a -xr_area 11140a -yt_area 91798a
Nitro-SoC> trigger_gui -name design:mode_action:cancel
Nitro-SoC> create_pg_rings -partitions "Softmax" -nets "VDD" -window false -layers { metal8 metal8 } -widths 4000a -step 8000a -offset { 1400a 1400a 1400a 1400a } -keep_pattern all -bridge_pattern single -ignore_blockages { placement } -measure_from edge -corner_style concentric -insert_vias true -location auto
warning PGR172: Non-prefered direction for layer.   name: metal8.
warning PGR169: Trying to create power ring.   location: (5400 5400)
--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 4      | 4     | 
|-------+--------+-------|
| Total | 4      | 4     | 
--------------------------

info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 212M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> create_pg_rings -partitions "Softmax" -nets "VDD" -window false -layers { metal8 metal8 } -widths 4000a -step 8000a -offset { 1400a 1400a 1400a 1400a } -keep_pattern all -bridge_pattern single -ignore_blockages { placement } -measure_from edge -corner_style concentric -insert_vias true -location auto
warning PGR172: Non-prefered direction for layer.   name: metal8.
warning PGR169: Trying to create power ring.   location: (5400 5400)
info PGR146: New wire is merged or replaced with existing wire.   location: (1400 1400 148600 5400) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (1400 1400 5400 148600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (1400 144600 148600 148600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (144600 1400 148600 148600) on layer metal8
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 212M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> create_pg_rings -partitions "Softmax" -nets "VSS" -window false -layers { metal7 metal7 } -widths 4000a -step 8000a -offset { 9400a 9400a 9400a 9400a } -keep_pattern all -bridge_pattern single -ignore_blockages { placement } -measure_from edge -corner_style concentric -insert_vias true -location auto
warning PGR172: Non-prefered direction for layer.   name: metal7.
warning PGR169: Trying to create power ring.   location: (13400 13400)
--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 4      | 4     | 
|-------+--------+-------|
| Total | 4      | 4     | 
--------------------------

info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 212M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> create_pg_rings -partitions "Softmax" -nets "VSS" -window false -layers { metal7 metal7 } -widths 4000a -step 8000a -offset { 9400a 9400a 9400a 9400a } -keep_pattern all -bridge_pattern single -ignore_blockages { placement } -measure_from edge -corner_style concentric -insert_vias true -location auto
warning PGR172: Non-prefered direction for layer.   name: metal7.
warning PGR169: Trying to create power ring.   location: (13400 13400)
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 9400 140600 13400) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 9400 13400 140600) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 136600 140600 140600) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (136600 9400 140600 140600) on layer metal7
info UI33: performed Create PG rings for 0 sec (CPU time: 0 sec; MEM: RSS - 212M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> zoom_to -target area -xl_area -36542a -yb_area 64088a -xr_area 10388a -yt_area 111018a
Nitro-SoC> zoom_to -target area -xl_area -43112a -yb_area 45003a -xr_area 35103a -yt_area 123219a
Nitro-SoC> zoom_to -target area -xl_area -64503a -yb_area 34131a -xr_area 33264a -yt_area 131900a
Nitro-SoC> zoom_to -target area -xl_area -38260a -yb_area 49031a -xr_area 39952a -yt_area 127245a
Nitro-SoC> zoom_to -target area -xl_area -52233a -yb_area 27339a -xr_area 78119a -yt_area 157695a
Nitro-SoC> zoom_to -target area -xl_area -27882a -yb_area 47362a -xr_area 76398a -yt_area 151646a
Nitro-SoC> zoom_to -target area -xl_area -13824a -yb_area 64965a -xr_area 69598a -yt_area 148392a
Nitro-SoC> zoom_to -target area -xl_area 4918a -yb_area 88436a -xr_area 60532a -yt_area 144053a
Nitro-SoC> zoom_to -target area -xl_area 1192a -yb_area 86294a -xr_area 70709a -yt_area 155815a
Nitro-SoC> zoom_to -target area -xl_area 9228a -yb_area 97918a -xr_area 64841a -yt_area 153534a
Nitro-SoC> zoom_to -target area -xl_area 15345a -yb_area 107595a -xr_area 59835a -yt_area 152087a
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 48 movable and 0 fixed cells in partition Softmax
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 14    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 212M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> zoom_to -target area -xl_area 19171a -yb_area 115443a -xr_area 54762a -yt_area 151036a
Nitro-SoC> zoom_to -target area -xl_area 22231a -yb_area 121750a -xr_area 50703a -yt_area 150224a
Nitro-SoC> zoom_to -target area -xl_area 20522a -yb_area 120682a -xr_area 56112a -yt_area 156274a
Nitro-SoC> zoom_to -target area -xl_area 24166a -yb_area 126633a -xr_area 52638a -yt_area 155106a
Nitro-SoC> zoom_to -target area -xl_area 26819a -yb_area 131325a -xr_area 49596a -yt_area 154103a
Nitro-SoC> zoom_to -target area -xl_area 28941a -yb_area 135079a -xr_area 47162a -yt_area 153301a
Nitro-SoC> trigger_gui -name design:mode_action:cancel
Nitro-SoC> trigger_gui -name design:mode_action:cancel
Nitro-SoC> zoom_to -target area -xl_area 28757a -yb_area 135092a -xr_area 46978a -yt_area 153314a
Nitro-SoC> zoom_to -target area -xl_area 9988a -yb_area 135092a -xr_area 28209a -yt_area 153314a
Nitro-SoC> zoom_to -target area -xl_area 9769a -yb_area 135092a -xr_area 27990a -yt_area 153314a
Nitro-SoC> zoom_to -target area -xl_area 8749a -yb_area 135092a -xr_area 26970a -yt_area 153314a
Nitro-SoC> zoom_to -target area -xl_area 6890a -yb_area 135092a -xr_area 25111a -yt_area 153314a
Nitro-SoC> zoom_to -target area -xl_area 5860a -yb_area 133652a -xr_area 28636a -yt_area 156429a
Nitro-SoC> zoom_to -target area -xl_area 4573a -yb_area 131852a -xr_area 33043a -yt_area 160323a
Nitro-SoC> zoom_to -target area -xl_area 1868a -yb_area 130741a -xr_area 37455a -yt_area 166329a
Nitro-SoC> zoom_to -target area -xl_area 4216a -yb_area 125064a -xr_area 48699a -yt_area 169549a
Nitro-SoC> zoom_to -target area -xl_area 7152a -yb_area 117969a -xr_area 62755a -yt_area 173574a
Nitro-SoC> zoom_to -target area -xl_area 9153a -yb_area 119525a -xr_area 53635a -yt_area 164009a
Nitro-SoC> zoom_to -target area -xl_area 12584a -yb_area 122194a -xr_area 38002a -yt_area 147613a
Nitro-SoC> zoom_to -target area -xl_area 12909a -yb_area 123190a -xr_area 33243a -yt_area 143525a
Nitro-SoC> trigger_gui -name design:mode_action:cancel
Nitro-SoC> zoom_to -target area -xl_area 14365a -yb_area 125662a -xr_area 30632a -yt_area 141930a
Nitro-SoC> zoom_to -target area -xl_area 9138a -yb_area 123232a -xr_area 36249a -yt_area 150344a
Nitro-SoC> create_pg_stripes -partitions "Softmax" -nets "VDD" -window false -layer metal8 -widths 4000a -step 8000a -direction vertical -offset { 17400a 17400a } -margin { 1400a 1400a } -measure_from center_line -keep_pattern false -ignore_blockages { placement }
warning PGR151: Spacing for net VDD has been set into 4000a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 30     | 30    | 
|-------+--------+-------|
| Total | 30     | 30    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 15     | 15    | 
|-------+--------+-------|
| Total | 15     | 15    | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 15     | 15    | 
|-------+--------+-------|
| Total | 15     | 15    | 
--------------------------

PGR_WARN: Checked 15 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> create_pg_stripes -partitions "Softmax" -nets "VDD" -window false -layer metal8 -widths 4000a -step 8000a -direction vertical -offset { 17400a 17400a } -margin { 1400a 1400a } -measure_from center_line -keep_pattern false -ignore_blockages { placement }
warning PGR151: Spacing for net VDD has been set into 4000a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 30     | 30    | 
|-------+--------+-------|
| Total | 30     | 30    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal8 | Total | 
|-------+--------+-------|
| VDD   | 15     | 15    | 
|-------+--------+-------|
| Total | 15     | 15    | 
--------------------------

info PGR146: New wire is merged or replaced with existing wire.   location: (15400 1400 19400 148600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (23400 1400 27400 148600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (31400 1400 35400 148600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (39400 1400 43400 148600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (47400 1400 51400 148600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (55400 1400 59400 148600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (63400 1400 67400 148600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (71400 1400 75400 148600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (79400 1400 83400 148600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (87400 1400 91400 148600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (95400 1400 99400 148600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (103400 1400 107400 148600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (111400 1400 115400 148600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (119400 1400 123400 148600) on layer metal8
info PGR146: New wire is merged or replaced with existing wire.   location: (127400 1400 131400 148600) on layer metal8
PGR_WARN: Checked 15 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> trigger_gui -name design:mode_action:cancel
Nitro-SoC> trigger_gui -name design:mode_action:cancel
Nitro-SoC> trigger_gui -name design:mode_action:cancel
Nitro-SoC> create_pg_stripes -partitions "Softmax" -nets "VSS" -window false -layer metal7 -widths 4000a -step 8000a -direction horizontal -offset { 17400a 17400a } -margin { 9400a 9400a } -measure_from center_line -keep_pattern false -ignore_blockages { placement }
warning PGR151: Spacing for net VSS has been set into 4000a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 32     | 32    | 
|-------+--------+-------|
| Total | 32     | 32    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 16     | 16    | 
|-------+--------+-------|
| Total | 16     | 16    | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 16     | 16    | 
|-------+--------+-------|
| Total | 16     | 16    | 
--------------------------

PGR_WARN: Checked 15 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> create_pg_stripes -partitions "Softmax" -nets "VSS" -window false -layer metal7 -widths 4000a -step 8000a -direction horizontal -offset { 17400a 17400a } -margin { 9400a 9400a } -measure_from center_line -keep_pattern false -ignore_blockages { placement }
warning PGR151: Spacing for net VSS has been set into 4000a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 32     | 32    | 
|-------+--------+-------|
| Total | 32     | 32    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal7 | Total | 
|-------+--------+-------|
| VSS   | 16     | 16    | 
|-------+--------+-------|
| Total | 16     | 16    | 
--------------------------

info PGR146: New wire is merged or replaced with existing wire.   location: (9400 15400 13400 19400) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 23400 140600 27400) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 31400 140600 35400) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 39400 140600 43400) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 47400 140600 51400) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 55400 140600 59400) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 63400 140600 67400) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 71400 140600 75400) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 79400 140600 83400) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 87400 140600 91400) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 95400 140600 99400) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 103400 140600 107400) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 111400 140600 115400) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 119400 140600 123400) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (9400 127400 140600 131400) on layer metal7
info PGR146: New wire is merged or replaced with existing wire.   location: (136600 15400 140600 19400) on layer metal7
PGR_WARN: Checked 15 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 214M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> zoom_to -target area -xl_area 10656a -yb_area 120968a -xr_area 44544a -yt_area 154857a
Nitro-SoC> zoom_to -target area -xl_area 41024a -yb_area 75696a -xr_area 210464a -yt_area 245141a
Nitro-SoC> zoom_to -target area -xl_area 165748a -yb_area -160168a -xr_area 1012948a -yt_area 687057a
Nitro-SoC> zoom_to -target area -xl_area 148123a -yb_area -134751a -xr_area 825883a -yt_area 543028a
Nitro-SoC> zoom_to -target area -xl_area 117909a -yb_area -91179a -xr_area 505200a -yt_area 296122a
Nitro-SoC> zoom_to -target area -xl_area 77782a -yb_area -59110a -xr_area 387614a -yt_area 250729a
Nitro-SoC> zoom_to -target area -xl_area 59562a -yb_area -43741a -xr_area 307427a -yt_area 204128a
Nitro-SoC> zoom_to -target area -xl_area 67295a -yb_area -36007a -xr_area 265586a -yt_area 162287a
Nitro-SoC> zoom_to -target area -xl_area 61583a -yb_area -17684a -xr_area 220215a -yt_area 140950a
Nitro-SoC> zoom_to -target area -xl_area 61583a -yb_area -16759a -xr_area 220215a -yt_area 141875a
Nitro-SoC> zoom_to -target area -xl_area 61583a -yb_area -7875a -xr_area 220215a -yt_area 150759a
Nitro-SoC> zoom_to -target area -xl_area 61583a -yb_area -5337a -xr_area 220215a -yt_area 153297a
Nitro-SoC> zoom_to -target area -xl_area 61583a -yb_area -5971a -xr_area 220215a -yt_area 152663a
Nitro-SoC> zoom_to -target area -xl_area 61583a -yb_area -6605a -xr_area 220215a -yt_area 152029a
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 48 movable and 0 fixed cells in partition Softmax
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                               |
|---------------------------+-------+--------+-----------------------------------------------------------------|
| Name                      | Count | Status | Description                                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| row_without_endcaps       | 0     | Passed | Row has no endcap cells at ends.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed | Routing tracks do not cover pin.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed | Partition port doesn't have routing access.                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed | Library core pin has only offgird routing access.               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed | Port is placed outside partition.                               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed | Port has insufficient minimum area.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_short                | 0     | Passed | Port has intersection with other one.                           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed | Port is above of max layer.                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed | Region overlaps other region.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed | Cell outside of region with member_hard requirement. Will       | 
|                           |       |        | cause pin assignment to fail.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |        | Will cause pin assignment to fail                               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed | Region is not on manufacturing grid                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed | Region is not on floorplan grid.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed | Placement blockages cover more than 70% of region. Run          | 
|                           |       |        | report_region_utilization to verify placeability.               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed | Macro off manufacturing grid.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed | No cell rows are found in the design. Placer will fail          | 
|                           |       |        | without rows.                                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed | Partition overlaps other partition.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed | Partition is not on floorplan grid.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |        | track mask.                                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |        | mask to reduce routing congestion.                              | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed | The width of the placement rectangle is short.                  | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed | Objects are off floorplan grid.                                 | 
----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 213M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> trigger_gui -name main:view_errors
Nitro-SoC> zoom_to -target area -xl_area 61348a -yb_area -6396a -xr_area 219980a -yt_area 152238a
Nitro-SoC> zoom_to -target area -xl_area 42119a -yb_area -6396a -xr_area 200751a -yt_area 152238a
Nitro-SoC> zoom_to -target area -xl_area 40153a -yb_area -6396a -xr_area 198785a -yt_area 152238a
Nitro-SoC> zoom_to -target area -xl_area 39716a -yb_area -6396a -xr_area 198348a -yt_area 152238a
Nitro-SoC> zoom_to -target area -xl_area 32286a -yb_area -6396a -xr_area 190918a -yt_area 152238a
Nitro-SoC> trigger_gui -name main:view_errors
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 48 movable and 0 fixed cells in partition Softmax
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                               |
|---------------------------+-------+--------+-----------------------------------------------------------------|
| Name                      | Count | Status | Description                                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| row_without_endcaps       | 0     | Passed | Row has no endcap cells at ends.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed | Routing tracks do not cover pin.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed | Partition port doesn't have routing access.                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed | Library core pin has only offgird routing access.               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed | Port is placed outside partition.                               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed | Port has insufficient minimum area.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_short                | 0     | Passed | Port has intersection with other one.                           | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed | Port is above of max layer.                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed | Region overlaps other region.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed | Cell outside of region with member_hard requirement. Will       | 
|                           |       |        | cause pin assignment to fail.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |        | Will cause pin assignment to fail                               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed | Region is not on manufacturing grid                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed | Region is not on floorplan grid.                                | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed | Placement blockages cover more than 70% of region. Run          | 
|                           |       |        | report_region_utilization to verify placeability.               | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed | Macro off manufacturing grid.                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed | No cell rows are found in the design. Placer will fail          | 
|                           |       |        | without rows.                                                   | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed | Partition overlaps other partition.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed | Partition is not on floorplan grid.                             | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |        | track mask.                                                     | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |        | mask to reduce routing congestion.                              | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed | The width of the placement rectangle is short.                  | 
|---------------------------+-------+--------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed | Objects are off floorplan grid.                                 | 
----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 217M, CVMEM - 1693M, PVMEM - 1870M)
Nitro-SoC> zoom_to -target area -xl_area 29718a -yb_area -11312a -xr_area 228008a -yt_area 186979a
Nitro-SoC> source flow_scripts/3_route.tcl   > LOGs/route3.log 
info UI54: redirecting output of source to LOGs/route3.log
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/route_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Thu May 6 04:24:18 2021
  
------------------------------------------------------------------
|      MCMM variability report for design 'Softmax' (nano)       |
|----------------------------------------------------------------|
| MODE     CORNER     WNS     TNS     #Endpts WHS THS    #Endpts | 
|----------------------------------------------------------------|
| new_mode corner_0_0 -0.5410 -8.6230 16      --- 0.0000 0       | 
------------------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 256M, CVMEM - 1692M, PVMEM - 1870M)
Report 'report_path_group': Path Group
Generated on Thu May 6 04:24:18 2021
  
----------------------------------------------------------------------------------------------------------------------
|                                             PATH GROUPS (SETUP) (nano)                                             |
|--------------------------------------------------------------------------------------------------------------------|
|                  | QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS     TNS     | 
|--------------------------------------------------------------------------------------------------------------------|
| **global**       |     1             0.1000    16        16                  100                   -0.5410 -8.6230 | 
| **qor**          |     1             0.1000    16        16                  100                   -0.5410 -8.6230 | 
| **feedthroughs** | *   1             0.1000    16        16                  100                   -0.5410 -8.6230 | 
----------------------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 256M, CVMEM - 1692M, PVMEM - 1870M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

-----------------------------------------------
| Slack             # End Pts Total # End Pts | 
|---------------------------------------------|
| -0.5500 - -0.5410 15        15              | 
| -0.5400 - -0.5310 0         15              | 
| -0.5300 - -0.5210 0         15              | 
| -0.5200 - -0.5110 0         15              | 
| -0.5100 - -0.5010 1         16              | 
| -0.5000 - -0.4910 0         16              | 
| -0.4900 - -0.4810 0         16              | 
| -0.4800 - -0.4710 0         16              | 
| -0.4700 - -0.4610 0         16              | 
| -0.4600 - -0.4510 0         16              | 
| -0.4500 - -0.4410 0         16              | 
| -0.4400 - -0.4310 0         16              | 
| -0.4300 - -0.4210 0         16              | 
| -0.4200 - -0.4110 0         16              | 
| -0.4100 - -0.4010 0         16              | 
| -0.4000 - -0.3910 0         16              | 
| -0.3900 - -0.3810 0         16              | 
| -0.3800 - -0.3710 0         16              | 
| -0.3700 - -0.3610 0         16              | 
| -0.3600 - -0.3510 0         16              | 
| -0.3500 - -0.3410 0         16              | 
| -0.3400 - -0.3310 0         16              | 
| -0.3300 - -0.3210 0         16              | 
| -0.3200 - -0.3110 0         16              | 
| -0.3100 - -0.3010 0         16              | 
| -0.3000 - -0.2910 0         16              | 
| -0.2900 - -0.2810 0         16              | 
| -0.2800 - -0.2710 0         16              | 
| -0.2700 - -0.2610 0         16              | 
| -0.2600 - -0.2510 0         16              | 
| -0.2500 - -0.2410 0         16              | 
| -0.2400 - -0.2310 0         16              | 
| -0.2300 - -0.2210 0         16              | 
| -0.2200 - -0.2110 0         16              | 
| -0.2100 - -0.2010 0         16              | 
| -0.2000 - -0.1910 0         16              | 
| -0.1900 - -0.1810 0         16              | 
| -0.1800 - -0.1710 0         16              | 
| -0.1700 - -0.1610 0         16              | 
| -0.1600 - -0.1510 0         16              | 
| -0.1500 - -0.1410 0         16              | 
| -0.1400 - -0.1310 0         16              | 
| -0.1300 - -0.1210 0         16              | 
| -0.1200 - -0.1110 0         16              | 
| -0.1100 - -0.1010 0         16              | 
| -0.1000 - -0.0910 0         16              | 
| -0.0900 - -0.0810 0         16              | 
| -0.0800 - -0.0710 0         16              | 
| -0.0700 - -0.0610 0         16              | 
| -0.0600 - -0.0510 0         16              | 
| -0.0500 - -0.0410 0         16              | 
| -0.0400 - -0.0310 0         16              | 
| -0.0300 - -0.0210 0         16              | 
| -0.0200 - -0.0110 0         16              | 
| -0.0100 - -0.0010 0         16              | 
-----------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 256M, CVMEM - 1692M, PVMEM - 1870M)
Report 'report_path_group': Path Group
Generated on Thu May 6 04:24:18 2021
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 256M, CVMEM - 1692M, PVMEM - 1870M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.9990 0         0               | 
| 1.0000 - 1.9990 16        16              | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 256M, CVMEM - 1692M, PVMEM - 1870M)
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/route_max_timing_paths.rpt
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/route_min_timing_paths.rpt
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/route_timing_drc.rpt
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/route_physical.rpt
Nitro-SoC> zoom_to -target area -xl_area 23213a -yb_area -5759a -xr_area 181845a -yt_area 152872a
Nitro-SoC> zoom_to -target area -xl_area 17756a -yb_area -2332a -xr_area 144660a -yt_area 124571a
Nitro-SoC> zoom_to -target area -xl_area 4367a -yb_area -10961a -xr_area 162997a -yt_area 147666a
Nitro-SoC> zoom_to -target area -xl_area 10552a -yb_area -28964a -xr_area 208839a -yt_area 169318a
Nitro-SoC> write_db -file /home/vlsi/VLSI/softmax -name softmax -overwrite true -data all
warning UI4: Only 1 cores are available; the -cpus argument was set to 4.
info UI36: Writing folded database file '/home/vlsi/VLSI/softmax'.
info Writing libraries...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 264M, CVMEM - 1693M, PVMEM - 1870M)
Nitro-SoC> write_verilog -file netlist.v
info UI36: Writing Verilog file 'netlist.v'.
warning VLOG4: Detected multi-port output net(s). Introducing ASSIGN statements.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 262M, CVMEM - 1692M, PVMEM - 1870M)
Nitro-SoC> source flow_scripts/4_export.tcl   > LOGs/export4.log 
info UI54: redirecting output of source to LOGs/export4.log
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/export_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Thu May 6 04:27:32 2021
  
------------------------------------------------------------------
|      MCMM variability report for design 'Softmax' (nano)       |
|----------------------------------------------------------------|
| MODE     CORNER     WNS     TNS     #Endpts WHS THS    #Endpts | 
|----------------------------------------------------------------|
| new_mode corner_0_0 -0.5410 -8.6230 16      --- 0.0000 0       | 
------------------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 262M, CVMEM - 1692M, PVMEM - 1870M)
Report 'report_path_group': Path Group
Generated on Thu May 6 04:27:32 2021
  
----------------------------------------------------------------------------------------------------------------------
|                                             PATH GROUPS (SETUP) (nano)                                             |
|--------------------------------------------------------------------------------------------------------------------|
|                  | QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS     TNS     | 
|--------------------------------------------------------------------------------------------------------------------|
| **global**       |     1             0.1000    16        16                  100                   -0.5410 -8.6230 | 
| **qor**          |     1             0.1000    16        16                  100                   -0.5410 -8.6230 | 
| **feedthroughs** | *   1             0.1000    16        16                  100                   -0.5410 -8.6230 | 
----------------------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 262M, CVMEM - 1692M, PVMEM - 1870M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

-----------------------------------------------
| Slack             # End Pts Total # End Pts | 
|---------------------------------------------|
| -0.5500 - -0.5410 15        15              | 
| -0.5400 - -0.5310 0         15              | 
| -0.5300 - -0.5210 0         15              | 
| -0.5200 - -0.5110 0         15              | 
| -0.5100 - -0.5010 1         16              | 
| -0.5000 - -0.4910 0         16              | 
| -0.4900 - -0.4810 0         16              | 
| -0.4800 - -0.4710 0         16              | 
| -0.4700 - -0.4610 0         16              | 
| -0.4600 - -0.4510 0         16              | 
| -0.4500 - -0.4410 0         16              | 
| -0.4400 - -0.4310 0         16              | 
| -0.4300 - -0.4210 0         16              | 
| -0.4200 - -0.4110 0         16              | 
| -0.4100 - -0.4010 0         16              | 
| -0.4000 - -0.3910 0         16              | 
| -0.3900 - -0.3810 0         16              | 
| -0.3800 - -0.3710 0         16              | 
| -0.3700 - -0.3610 0         16              | 
| -0.3600 - -0.3510 0         16              | 
| -0.3500 - -0.3410 0         16              | 
| -0.3400 - -0.3310 0         16              | 
| -0.3300 - -0.3210 0         16              | 
| -0.3200 - -0.3110 0         16              | 
| -0.3100 - -0.3010 0         16              | 
| -0.3000 - -0.2910 0         16              | 
| -0.2900 - -0.2810 0         16              | 
| -0.2800 - -0.2710 0         16              | 
| -0.2700 - -0.2610 0         16              | 
| -0.2600 - -0.2510 0         16              | 
| -0.2500 - -0.2410 0         16              | 
| -0.2400 - -0.2310 0         16              | 
| -0.2300 - -0.2210 0         16              | 
| -0.2200 - -0.2110 0         16              | 
| -0.2100 - -0.2010 0         16              | 
| -0.2000 - -0.1910 0         16              | 
| -0.1900 - -0.1810 0         16              | 
| -0.1800 - -0.1710 0         16              | 
| -0.1700 - -0.1610 0         16              | 
| -0.1600 - -0.1510 0         16              | 
| -0.1500 - -0.1410 0         16              | 
| -0.1400 - -0.1310 0         16              | 
| -0.1300 - -0.1210 0         16              | 
| -0.1200 - -0.1110 0         16              | 
| -0.1100 - -0.1010 0         16              | 
| -0.1000 - -0.0910 0         16              | 
| -0.0900 - -0.0810 0         16              | 
| -0.0800 - -0.0710 0         16              | 
| -0.0700 - -0.0610 0         16              | 
| -0.0600 - -0.0510 0         16              | 
| -0.0500 - -0.0410 0         16              | 
| -0.0400 - -0.0310 0         16              | 
| -0.0300 - -0.0210 0         16              | 
| -0.0200 - -0.0110 0         16              | 
| -0.0100 - -0.0010 0         16              | 
-----------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 262M, CVMEM - 1692M, PVMEM - 1870M)
Report 'report_path_group': Path Group
Generated on Thu May 6 04:27:32 2021
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 262M, CVMEM - 1692M, PVMEM - 1870M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.9990 0         0               | 
| 1.0000 - 1.9990 16        16              | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 262M, CVMEM - 1692M, PVMEM - 1870M)
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/export_max_timing_paths.rpt
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/export_min_timing_paths.rpt
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/export_timing_drc.rpt
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/export_physical.rpt
