// Seed: 3059234165
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    input id_3,
    output logic id_4
);
  always @(posedge 1 ^ 1 == id_3 + 1 or 1) id_2 <= id_1;
  assign id_0[1] = 1 + 1'h0;
  logic id_5;
endmodule
