WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/gig_eth_
   pcs_pma_v11_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/gig_eth_
   pcs_pma_v11_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:gig_eth_pcs_pma:11.5' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/gig_eth_
   pcs_pma_v11_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.14' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci32_v4
   _14/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.15' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci32_v4
   _15/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.16' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci32_v4
   _16/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.17' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci32_v4
   _17/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci32:4.18' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci32_v4
   _18/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.14' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci64_v4
   _14/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.15' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci64_v4
   _15/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.16' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci64_v4
   _16/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.17' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci64_v4
   _17/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci64:4.18' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci64_v4
   _18/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pci_express:3.7' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pci_expr
   ess_v3_7/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie3_7x
   _v1_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie3_7x
   _v1_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie3_7x
   _v1_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie3_7x
   _v1_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.5' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie3_7x
   _v1_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.6' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie3_7x
   _v1_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie3_7x:1.7' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie3_7x
   _v1_7/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.6' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.7' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_7/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.8' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_8/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.9' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_9/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.10' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_10/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_7x:1.11' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_7x_
   v1_11/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.14' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_blk
   _plus_v1_14/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:pcie_blk_plus:1.15' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/pcie_blk
   _plus_v1_15/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.1' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_mac_v11_1/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.2' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_mac_v11_2/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_mac_v11_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_mac_v11_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_mac:11.6' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_mac_v11_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_pcs_pma_v2_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_pcs_pma_v2_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.5' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_pcs_pma_v2_5/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:ten_gig_eth_pcs_pma:2.6' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/ten_gig_
   eth_pcs_pma_v2_6/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.3' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/tri_mode
   _eth_mac_v5_3/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.4' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/tri_mode
   _eth_mac_v5_4/component.xml' does not exist.
WARNING:coreutil:954 - Unable to map repository entry for IP
   'xilinx.com:ip:tri_mode_eth_mac:5.5' because the metadata file
   '/opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/tri_mode
   _eth_mac_v5_5/component.xml' does not exist.
Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file /home/fel/Desktop/mcs/ipcore_dir/coregen.cgp.
WARNING:sim:991 - The project IP instance 'csVio' for IP 'VIO (ChipScope Pro -
   Virtual Input/Output) v1.05.a' was generated with a different version of the
   IP than is currently in the IP Catalog. It was originally generated using IP
   with the packaged timestamp '2013-03-26+22:44'; the IP in the current catalog
   has a different packaged timestamp '2013-10-13+14:13'. This mismatch is due
   to changes made to the IP in the user repositories. It may affect some
   functionality of the IP, if there are differences between these two versions
   of the IP.
WARNING:sim:991 - The project IP instance 'dp_dram250mhz' for IP 'MIG Virtex-6
   and Spartan-6 v3.92' was generated with a different version of the IP than is
   currently in the IP Catalog. It was originally generated using IP with the
   packaged timestamp '2013-03-27+03:45'; the IP in the current catalog has a
   different packaged timestamp '2013-10-13+18:46'. This mismatch is due to
   changes made to the IP in the user repositories. It may affect some
   functionality of the IP, if there are differences between these two versions
   of the IP.
WARNING:sim:991 - The project IP instance 'dp_dram300mhz' for IP 'MIG Virtex-6
   and Spartan-6 v3.92' was generated with a different version of the IP than is
   currently in the IP Catalog. It was originally generated using IP with the
   packaged timestamp '2013-03-27+03:45'; the IP in the current catalog has a
   different packaged timestamp '2013-10-13+18:46'. This mismatch is due to
   changes made to the IP in the user repositories. It may affect some
   functionality of the IP, if there are differences between these two versions
   of the IP.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Resolving generics for 'cx_shift_6'...
Applying external generics to 'cx_shift_6'...
Delivering associated files for 'cx_shift_6'...
Generating implementation netlist for 'cx_shift_6'...
INFO:sim - Pre-processing HDL files for 'cx_shift_6'...
Running synthesis for 'cx_shift_6'
Running ngcbuild...
Writing VHO instantiation template for 'cx_shift_6'...
Writing VHDL behavioral simulation model for 'cx_shift_6'...
Delivered 3 files into directory
/home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_6
Delivered 1 file into directory
/home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_6
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cx_shift_6'...
Generating ISE project...
XCO file found: cx_shift_6.xco
XMDF file found: cx_shift_6_xmdf.tcl
Adding /home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_6.asy -view all
-origin_type imported
Adding /home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_6.ngc -view all
-origin_type created
Checking file "/home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_6.ngc" for
project device match ...
File "/home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_6.ngc" device
information matches project device.
Adding /home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_6.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_6.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_6.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/cx_shift_6"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'cx_shift_3'...
Applying external generics to 'cx_shift_3'...
Delivering associated files for 'cx_shift_3'...
Generating implementation netlist for 'cx_shift_3'...
INFO:sim - Pre-processing HDL files for 'cx_shift_3'...
Running synthesis for 'cx_shift_3'
Running ngcbuild...
Writing VHO instantiation template for 'cx_shift_3'...
Writing VHDL behavioral simulation model for 'cx_shift_3'...
Delivered 3 files into directory
/home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_3
Delivered 1 file into directory
/home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_3
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cx_shift_3'...
Generating ISE project...
XCO file found: cx_shift_3.xco
XMDF file found: cx_shift_3_xmdf.tcl
Adding /home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_3.asy -view all
-origin_type imported
Adding /home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_3.ngc -view all
-origin_type created
Checking file "/home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_3.ngc" for
project device match ...
File "/home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_3.ngc" device
information matches project device.
Adding /home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_3.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_3.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/fel/Desktop/mcs/ipcore_dir/tmp/_cg/cx_shift_3.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/cx_shift_3"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
