Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Feb 18 18:14:51 2025
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sw2segment_timing_summary_routed.rpt -pb sw2segment_timing_summary_routed.pb -rpx sw2segment_timing_summary_routed.rpx -warn_on_violation
| Design       : sw2segment
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.775ns  (logic 5.478ns (56.043%)  route 4.297ns (43.957%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           2.025     3.524    SW_IBUF[3]
    SLICE_X43Y33         LUT4 (Prop_lut4_I0_O)        0.152     3.676 r  AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.272     5.947    AN_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         3.828     9.775 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.775    AN[4]
    T11                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.623ns  (logic 5.148ns (53.496%)  route 4.475ns (46.504%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 f  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           2.026     3.525    SW_IBUF[3]
    SLICE_X43Y33         LUT4 (Prop_lut4_I0_O)        0.124     3.649 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.449     6.098    AN_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.526     9.623 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.623    AN[2]
    V16                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.533ns  (logic 5.440ns (57.064%)  route 4.093ns (42.936%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           2.026     3.525    SW_IBUF[3]
    SLICE_X43Y33         LUT4 (Prop_lut4_I0_O)        0.152     3.677 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.067     5.743    AN_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.789     9.533 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.533    AN[0]
    V12                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.320ns  (logic 5.235ns (56.167%)  route 4.085ns (43.833%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           2.025     3.524    SW_IBUF[3]
    SLICE_X43Y33         LUT4 (Prop_lut4_I0_O)        0.124     3.648 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.060     5.707    AN_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.612     9.320 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.320    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.260ns  (logic 5.486ns (59.243%)  route 3.774ns (40.757%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           2.098     3.589    SW_IBUF[2]
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.154     3.743 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.676     5.420    AN_OBUF[6]
    W14                  OBUF (Prop_obuf_I_O)         3.841     9.260 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.260    AN[6]
    W14                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.115ns  (logic 5.153ns (56.536%)  route 3.962ns (43.464%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    Y18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 f  SW_IBUF[3]_inst/O
                         net (fo=7, routed)           1.821     3.320    SW_IBUF[3]
    SLICE_X43Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.444 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.140     5.584    AN_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.531     9.115 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.115    AN[1]
    W16                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.014ns  (logic 5.256ns (58.306%)  route 3.758ns (41.694%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    Y19                  IBUF (Prop_ibuf_I_O)         1.492     1.492 f  SW_IBUF[2]_inst/O
                         net (fo=7, routed)           2.098     3.589    SW_IBUF[2]
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.124     3.713 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.661     5.374    AN_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     9.014 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.014    AN[5]
    Y14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.712ns (70.875%)  route 0.704ns (29.125%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           0.372     0.699    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.744 r  AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.332     1.076    AN_OBUF[5]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     2.416 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.416    AN[5]
    Y14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.484ns  (logic 1.781ns (71.680%)  route 0.703ns (28.320%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           0.372     0.699    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.051     0.750 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.082    AN_OBUF[6]
    W14                  OBUF (Prop_obuf_I_O)         1.402     2.484 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.484    AN[6]
    W14                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.684ns (64.088%)  route 0.944ns (35.912%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           0.437     0.764    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.809 r  AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.316    AN_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.312     2.628 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.628    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.611ns (60.487%)  route 1.052ns (39.513%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           0.503     0.837    SW_IBUF[1]
    SLICE_X43Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.882 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.549     1.431    AN_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         1.232     2.663 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.663    AN[1]
    W16                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.723ns (63.750%)  route 0.980ns (36.250%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           0.489     0.816    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.046     0.862 r  AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.491     1.353    AN_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.350     2.703 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.703    AN[0]
    V12                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.760ns  (logic 1.599ns (57.932%)  route 1.161ns (42.068%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 f  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           0.489     0.816    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I3_O)        0.045     0.861 r  AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.672     1.533    AN_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         1.227     2.760 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.760    AN[2]
    V16                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.792ns  (logic 1.763ns (63.153%)  route 1.029ns (36.847%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    Y17                  IBUF (Prop_ibuf_I_O)         0.327     0.327 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           0.437     0.764    SW_IBUF[0]
    SLICE_X43Y33         LUT4 (Prop_lut4_I2_O)        0.049     0.813 r  AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.592     1.405    AN_OBUF[4]
    T11                  OBUF (Prop_obuf_I_O)         1.387     2.792 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.792    AN[4]
    T11                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





