Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Wed Dec 06 15:19:58 2023
| Host         : CuCuNeko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[0]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[10]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[11]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[12]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[13]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[14]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[15]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[16]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[17]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[18]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[19]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[1]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[20]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[21]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[22]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[23]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[24]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[25]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[2]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[3]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[4]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[5]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[6]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[7]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[8]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_blue_unit/time_reg_reg[9]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[0]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[10]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[11]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[12]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[13]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[14]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[15]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[16]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[17]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[18]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[19]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[1]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[20]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[21]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[22]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[23]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[24]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[25]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[2]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[3]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[4]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[5]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[6]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[7]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[8]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Ghost_red_unit/time_reg_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.009        0.000                      0                  820        0.193        0.000                      0                  820        4.500        0.000                       0                   377  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.009        0.000                      0                  545        0.193        0.000                      0                  545        4.500        0.000                       0                   377  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.941        0.000                      0                  275        0.633        0.000                      0                  275  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 Ghost_blue_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_state_machine_unit/timer_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 2.768ns (31.748%)  route 5.951ns (68.252%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.554     5.075    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  Ghost_blue_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Ghost_blue_unit/s_y_reg_reg[0]/Q
                         net (fo=58, routed)          0.877     6.470    Ghost_blue_unit/Q[0]
    SLICE_X35Y31         LUT2 (Prop_lut2_I0_O)        0.152     6.622 r  Ghost_blue_unit/s_y_next[9]_i_100/O
                         net (fo=3, routed)           0.608     7.231    Ghost_blue_unit/s_y_next[9]_i_100_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.332     7.563 r  Ghost_blue_unit/collision_time_reg[27]_i_259/O
                         net (fo=2, routed)           0.507     8.070    Ghost_blue_unit/collision_time_reg[27]_i_259_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  Ghost_blue_unit/collision_time_reg[27]_i_156/O
                         net (fo=1, routed)           0.346     8.540    Ghost_blue_unit/collision_time_reg[27]_i_156_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.066 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.066    Ghost_blue_unit/collision_time_reg_reg[27]_i_71_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.180    Ghost_blue_unit/collision_time_reg_reg[27]_i_32_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_18/CO[3]
                         net (fo=2, routed)           1.059    10.353    Ghost_blue_unit/collision_time_reg_reg[0]_1[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.477 r  Ghost_blue_unit/collision_time_reg[27]_i_65/O
                         net (fo=1, routed)           0.570    11.047    Ghost_red_unit/s_y_reg_reg[9]_2
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.171 r  Ghost_red_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.518    11.689    Pacman_unit/s_x_reg_reg[6]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.124    11.813 r  Pacman_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    11.813    Pacman_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X11Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    12.030 r  Pacman_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=34, routed)          0.808    12.838    Game_state_machine_unit/collision
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.299    13.137 r  Game_state_machine_unit/timer_reg[27]_i_1/O
                         net (fo=28, routed)          0.656    13.794    Game_state_machine_unit/timer_reg[27]_i_1_n_0
    SLICE_X3Y36          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.514    14.855    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[14]/C
                         clock pessimism              0.188    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X3Y36          FDCE (Setup_fdce_C_CE)      -0.205    14.803    Game_state_machine_unit/timer_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 Ghost_blue_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_state_machine_unit/timer_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 2.768ns (31.748%)  route 5.951ns (68.252%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.554     5.075    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  Ghost_blue_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Ghost_blue_unit/s_y_reg_reg[0]/Q
                         net (fo=58, routed)          0.877     6.470    Ghost_blue_unit/Q[0]
    SLICE_X35Y31         LUT2 (Prop_lut2_I0_O)        0.152     6.622 r  Ghost_blue_unit/s_y_next[9]_i_100/O
                         net (fo=3, routed)           0.608     7.231    Ghost_blue_unit/s_y_next[9]_i_100_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.332     7.563 r  Ghost_blue_unit/collision_time_reg[27]_i_259/O
                         net (fo=2, routed)           0.507     8.070    Ghost_blue_unit/collision_time_reg[27]_i_259_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  Ghost_blue_unit/collision_time_reg[27]_i_156/O
                         net (fo=1, routed)           0.346     8.540    Ghost_blue_unit/collision_time_reg[27]_i_156_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.066 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.066    Ghost_blue_unit/collision_time_reg_reg[27]_i_71_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.180    Ghost_blue_unit/collision_time_reg_reg[27]_i_32_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_18/CO[3]
                         net (fo=2, routed)           1.059    10.353    Ghost_blue_unit/collision_time_reg_reg[0]_1[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.477 r  Ghost_blue_unit/collision_time_reg[27]_i_65/O
                         net (fo=1, routed)           0.570    11.047    Ghost_red_unit/s_y_reg_reg[9]_2
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.171 r  Ghost_red_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.518    11.689    Pacman_unit/s_x_reg_reg[6]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.124    11.813 r  Pacman_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    11.813    Pacman_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X11Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    12.030 r  Pacman_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=34, routed)          0.808    12.838    Game_state_machine_unit/collision
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.299    13.137 r  Game_state_machine_unit/timer_reg[27]_i_1/O
                         net (fo=28, routed)          0.656    13.794    Game_state_machine_unit/timer_reg[27]_i_1_n_0
    SLICE_X3Y36          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.514    14.855    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[17]/C
                         clock pessimism              0.188    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X3Y36          FDCE (Setup_fdce_C_CE)      -0.205    14.803    Game_state_machine_unit/timer_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 Ghost_blue_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_state_machine_unit/timer_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 2.768ns (31.748%)  route 5.951ns (68.252%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.554     5.075    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  Ghost_blue_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Ghost_blue_unit/s_y_reg_reg[0]/Q
                         net (fo=58, routed)          0.877     6.470    Ghost_blue_unit/Q[0]
    SLICE_X35Y31         LUT2 (Prop_lut2_I0_O)        0.152     6.622 r  Ghost_blue_unit/s_y_next[9]_i_100/O
                         net (fo=3, routed)           0.608     7.231    Ghost_blue_unit/s_y_next[9]_i_100_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.332     7.563 r  Ghost_blue_unit/collision_time_reg[27]_i_259/O
                         net (fo=2, routed)           0.507     8.070    Ghost_blue_unit/collision_time_reg[27]_i_259_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  Ghost_blue_unit/collision_time_reg[27]_i_156/O
                         net (fo=1, routed)           0.346     8.540    Ghost_blue_unit/collision_time_reg[27]_i_156_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.066 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.066    Ghost_blue_unit/collision_time_reg_reg[27]_i_71_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.180    Ghost_blue_unit/collision_time_reg_reg[27]_i_32_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_18/CO[3]
                         net (fo=2, routed)           1.059    10.353    Ghost_blue_unit/collision_time_reg_reg[0]_1[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.477 r  Ghost_blue_unit/collision_time_reg[27]_i_65/O
                         net (fo=1, routed)           0.570    11.047    Ghost_red_unit/s_y_reg_reg[9]_2
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.171 r  Ghost_red_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.518    11.689    Pacman_unit/s_x_reg_reg[6]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.124    11.813 r  Pacman_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    11.813    Pacman_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X11Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    12.030 r  Pacman_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=34, routed)          0.808    12.838    Game_state_machine_unit/collision
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.299    13.137 r  Game_state_machine_unit/timer_reg[27]_i_1/O
                         net (fo=28, routed)          0.656    13.794    Game_state_machine_unit/timer_reg[27]_i_1_n_0
    SLICE_X3Y36          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.514    14.855    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[24]/C
                         clock pessimism              0.188    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X3Y36          FDCE (Setup_fdce_C_CE)      -0.205    14.803    Game_state_machine_unit/timer_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 Ghost_blue_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_state_machine_unit/timer_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 2.768ns (31.748%)  route 5.951ns (68.252%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.554     5.075    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  Ghost_blue_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Ghost_blue_unit/s_y_reg_reg[0]/Q
                         net (fo=58, routed)          0.877     6.470    Ghost_blue_unit/Q[0]
    SLICE_X35Y31         LUT2 (Prop_lut2_I0_O)        0.152     6.622 r  Ghost_blue_unit/s_y_next[9]_i_100/O
                         net (fo=3, routed)           0.608     7.231    Ghost_blue_unit/s_y_next[9]_i_100_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.332     7.563 r  Ghost_blue_unit/collision_time_reg[27]_i_259/O
                         net (fo=2, routed)           0.507     8.070    Ghost_blue_unit/collision_time_reg[27]_i_259_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  Ghost_blue_unit/collision_time_reg[27]_i_156/O
                         net (fo=1, routed)           0.346     8.540    Ghost_blue_unit/collision_time_reg[27]_i_156_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.066 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.066    Ghost_blue_unit/collision_time_reg_reg[27]_i_71_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.180    Ghost_blue_unit/collision_time_reg_reg[27]_i_32_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_18/CO[3]
                         net (fo=2, routed)           1.059    10.353    Ghost_blue_unit/collision_time_reg_reg[0]_1[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.477 r  Ghost_blue_unit/collision_time_reg[27]_i_65/O
                         net (fo=1, routed)           0.570    11.047    Ghost_red_unit/s_y_reg_reg[9]_2
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.171 r  Ghost_red_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.518    11.689    Pacman_unit/s_x_reg_reg[6]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.124    11.813 r  Pacman_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    11.813    Pacman_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X11Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    12.030 r  Pacman_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=34, routed)          0.808    12.838    Game_state_machine_unit/collision
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.299    13.137 r  Game_state_machine_unit/timer_reg[27]_i_1/O
                         net (fo=28, routed)          0.656    13.794    Game_state_machine_unit/timer_reg[27]_i_1_n_0
    SLICE_X3Y36          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.514    14.855    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[25]/C
                         clock pessimism              0.188    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X3Y36          FDCE (Setup_fdce_C_CE)      -0.205    14.803    Game_state_machine_unit/timer_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 Ghost_blue_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_state_machine_unit/timer_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.768ns (32.243%)  route 5.817ns (67.757%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.554     5.075    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  Ghost_blue_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Ghost_blue_unit/s_y_reg_reg[0]/Q
                         net (fo=58, routed)          0.877     6.470    Ghost_blue_unit/Q[0]
    SLICE_X35Y31         LUT2 (Prop_lut2_I0_O)        0.152     6.622 r  Ghost_blue_unit/s_y_next[9]_i_100/O
                         net (fo=3, routed)           0.608     7.231    Ghost_blue_unit/s_y_next[9]_i_100_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.332     7.563 r  Ghost_blue_unit/collision_time_reg[27]_i_259/O
                         net (fo=2, routed)           0.507     8.070    Ghost_blue_unit/collision_time_reg[27]_i_259_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  Ghost_blue_unit/collision_time_reg[27]_i_156/O
                         net (fo=1, routed)           0.346     8.540    Ghost_blue_unit/collision_time_reg[27]_i_156_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.066 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.066    Ghost_blue_unit/collision_time_reg_reg[27]_i_71_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.180    Ghost_blue_unit/collision_time_reg_reg[27]_i_32_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_18/CO[3]
                         net (fo=2, routed)           1.059    10.353    Ghost_blue_unit/collision_time_reg_reg[0]_1[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.477 r  Ghost_blue_unit/collision_time_reg[27]_i_65/O
                         net (fo=1, routed)           0.570    11.047    Ghost_red_unit/s_y_reg_reg[9]_2
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.171 r  Ghost_red_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.518    11.689    Pacman_unit/s_x_reg_reg[6]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.124    11.813 r  Pacman_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    11.813    Pacman_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X11Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    12.030 r  Pacman_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=34, routed)          0.808    12.838    Game_state_machine_unit/collision
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.299    13.137 r  Game_state_machine_unit/timer_reg[27]_i_1/O
                         net (fo=28, routed)          0.523    13.660    Game_state_machine_unit/timer_reg[27]_i_1_n_0
    SLICE_X4Y34          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.511    14.852    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[11]/C
                         clock pessimism              0.188    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X4Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.800    Game_state_machine_unit/timer_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -13.660    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 Ghost_blue_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_state_machine_unit/timer_reg_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.768ns (32.243%)  route 5.817ns (67.757%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.554     5.075    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  Ghost_blue_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Ghost_blue_unit/s_y_reg_reg[0]/Q
                         net (fo=58, routed)          0.877     6.470    Ghost_blue_unit/Q[0]
    SLICE_X35Y31         LUT2 (Prop_lut2_I0_O)        0.152     6.622 r  Ghost_blue_unit/s_y_next[9]_i_100/O
                         net (fo=3, routed)           0.608     7.231    Ghost_blue_unit/s_y_next[9]_i_100_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.332     7.563 r  Ghost_blue_unit/collision_time_reg[27]_i_259/O
                         net (fo=2, routed)           0.507     8.070    Ghost_blue_unit/collision_time_reg[27]_i_259_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  Ghost_blue_unit/collision_time_reg[27]_i_156/O
                         net (fo=1, routed)           0.346     8.540    Ghost_blue_unit/collision_time_reg[27]_i_156_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.066 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.066    Ghost_blue_unit/collision_time_reg_reg[27]_i_71_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.180    Ghost_blue_unit/collision_time_reg_reg[27]_i_32_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_18/CO[3]
                         net (fo=2, routed)           1.059    10.353    Ghost_blue_unit/collision_time_reg_reg[0]_1[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.477 r  Ghost_blue_unit/collision_time_reg[27]_i_65/O
                         net (fo=1, routed)           0.570    11.047    Ghost_red_unit/s_y_reg_reg[9]_2
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.171 r  Ghost_red_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.518    11.689    Pacman_unit/s_x_reg_reg[6]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.124    11.813 r  Pacman_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    11.813    Pacman_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X11Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    12.030 r  Pacman_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=34, routed)          0.808    12.838    Game_state_machine_unit/collision
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.299    13.137 r  Game_state_machine_unit/timer_reg[27]_i_1/O
                         net (fo=28, routed)          0.523    13.660    Game_state_machine_unit/timer_reg[27]_i_1_n_0
    SLICE_X4Y34          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.511    14.852    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[12]/C
                         clock pessimism              0.188    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X4Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.800    Game_state_machine_unit/timer_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -13.660    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 Ghost_blue_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_state_machine_unit/timer_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.768ns (32.243%)  route 5.817ns (67.757%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.554     5.075    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  Ghost_blue_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Ghost_blue_unit/s_y_reg_reg[0]/Q
                         net (fo=58, routed)          0.877     6.470    Ghost_blue_unit/Q[0]
    SLICE_X35Y31         LUT2 (Prop_lut2_I0_O)        0.152     6.622 r  Ghost_blue_unit/s_y_next[9]_i_100/O
                         net (fo=3, routed)           0.608     7.231    Ghost_blue_unit/s_y_next[9]_i_100_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.332     7.563 r  Ghost_blue_unit/collision_time_reg[27]_i_259/O
                         net (fo=2, routed)           0.507     8.070    Ghost_blue_unit/collision_time_reg[27]_i_259_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  Ghost_blue_unit/collision_time_reg[27]_i_156/O
                         net (fo=1, routed)           0.346     8.540    Ghost_blue_unit/collision_time_reg[27]_i_156_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.066 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.066    Ghost_blue_unit/collision_time_reg_reg[27]_i_71_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.180    Ghost_blue_unit/collision_time_reg_reg[27]_i_32_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_18/CO[3]
                         net (fo=2, routed)           1.059    10.353    Ghost_blue_unit/collision_time_reg_reg[0]_1[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.477 r  Ghost_blue_unit/collision_time_reg[27]_i_65/O
                         net (fo=1, routed)           0.570    11.047    Ghost_red_unit/s_y_reg_reg[9]_2
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.171 r  Ghost_red_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.518    11.689    Pacman_unit/s_x_reg_reg[6]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.124    11.813 r  Pacman_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    11.813    Pacman_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X11Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    12.030 r  Pacman_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=34, routed)          0.808    12.838    Game_state_machine_unit/collision
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.299    13.137 r  Game_state_machine_unit/timer_reg[27]_i_1/O
                         net (fo=28, routed)          0.523    13.660    Game_state_machine_unit/timer_reg[27]_i_1_n_0
    SLICE_X4Y34          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.511    14.852    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[19]/C
                         clock pessimism              0.188    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X4Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.800    Game_state_machine_unit/timer_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -13.660    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 Ghost_blue_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_state_machine_unit/timer_reg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.768ns (32.243%)  route 5.817ns (67.757%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.554     5.075    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  Ghost_blue_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Ghost_blue_unit/s_y_reg_reg[0]/Q
                         net (fo=58, routed)          0.877     6.470    Ghost_blue_unit/Q[0]
    SLICE_X35Y31         LUT2 (Prop_lut2_I0_O)        0.152     6.622 r  Ghost_blue_unit/s_y_next[9]_i_100/O
                         net (fo=3, routed)           0.608     7.231    Ghost_blue_unit/s_y_next[9]_i_100_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.332     7.563 r  Ghost_blue_unit/collision_time_reg[27]_i_259/O
                         net (fo=2, routed)           0.507     8.070    Ghost_blue_unit/collision_time_reg[27]_i_259_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  Ghost_blue_unit/collision_time_reg[27]_i_156/O
                         net (fo=1, routed)           0.346     8.540    Ghost_blue_unit/collision_time_reg[27]_i_156_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.066 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.066    Ghost_blue_unit/collision_time_reg_reg[27]_i_71_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.180    Ghost_blue_unit/collision_time_reg_reg[27]_i_32_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_18/CO[3]
                         net (fo=2, routed)           1.059    10.353    Ghost_blue_unit/collision_time_reg_reg[0]_1[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.477 r  Ghost_blue_unit/collision_time_reg[27]_i_65/O
                         net (fo=1, routed)           0.570    11.047    Ghost_red_unit/s_y_reg_reg[9]_2
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.171 r  Ghost_red_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.518    11.689    Pacman_unit/s_x_reg_reg[6]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.124    11.813 r  Pacman_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    11.813    Pacman_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X11Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    12.030 r  Pacman_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=34, routed)          0.808    12.838    Game_state_machine_unit/collision
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.299    13.137 r  Game_state_machine_unit/timer_reg[27]_i_1/O
                         net (fo=28, routed)          0.523    13.660    Game_state_machine_unit/timer_reg[27]_i_1_n_0
    SLICE_X4Y34          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.511    14.852    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[20]/C
                         clock pessimism              0.188    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X4Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.800    Game_state_machine_unit/timer_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -13.660    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 Ghost_blue_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_state_machine_unit/timer_reg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.768ns (32.243%)  route 5.817ns (67.757%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.554     5.075    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  Ghost_blue_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Ghost_blue_unit/s_y_reg_reg[0]/Q
                         net (fo=58, routed)          0.877     6.470    Ghost_blue_unit/Q[0]
    SLICE_X35Y31         LUT2 (Prop_lut2_I0_O)        0.152     6.622 r  Ghost_blue_unit/s_y_next[9]_i_100/O
                         net (fo=3, routed)           0.608     7.231    Ghost_blue_unit/s_y_next[9]_i_100_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.332     7.563 r  Ghost_blue_unit/collision_time_reg[27]_i_259/O
                         net (fo=2, routed)           0.507     8.070    Ghost_blue_unit/collision_time_reg[27]_i_259_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  Ghost_blue_unit/collision_time_reg[27]_i_156/O
                         net (fo=1, routed)           0.346     8.540    Ghost_blue_unit/collision_time_reg[27]_i_156_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.066 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.066    Ghost_blue_unit/collision_time_reg_reg[27]_i_71_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.180    Ghost_blue_unit/collision_time_reg_reg[27]_i_32_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_18/CO[3]
                         net (fo=2, routed)           1.059    10.353    Ghost_blue_unit/collision_time_reg_reg[0]_1[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.477 r  Ghost_blue_unit/collision_time_reg[27]_i_65/O
                         net (fo=1, routed)           0.570    11.047    Ghost_red_unit/s_y_reg_reg[9]_2
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.171 r  Ghost_red_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.518    11.689    Pacman_unit/s_x_reg_reg[6]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.124    11.813 r  Pacman_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    11.813    Pacman_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X11Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    12.030 r  Pacman_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=34, routed)          0.808    12.838    Game_state_machine_unit/collision
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.299    13.137 r  Game_state_machine_unit/timer_reg[27]_i_1/O
                         net (fo=28, routed)          0.523    13.660    Game_state_machine_unit/timer_reg[27]_i_1_n_0
    SLICE_X4Y34          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.511    14.852    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[26]/C
                         clock pessimism              0.188    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X4Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.800    Game_state_machine_unit/timer_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -13.660    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 Ghost_blue_unit/s_y_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_state_machine_unit/timer_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 2.768ns (32.243%)  route 5.817ns (67.757%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.554     5.075    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X38Y31         FDCE                                         r  Ghost_blue_unit/s_y_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  Ghost_blue_unit/s_y_reg_reg[0]/Q
                         net (fo=58, routed)          0.877     6.470    Ghost_blue_unit/Q[0]
    SLICE_X35Y31         LUT2 (Prop_lut2_I0_O)        0.152     6.622 r  Ghost_blue_unit/s_y_next[9]_i_100/O
                         net (fo=3, routed)           0.608     7.231    Ghost_blue_unit/s_y_next[9]_i_100_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I2_O)        0.332     7.563 r  Ghost_blue_unit/collision_time_reg[27]_i_259/O
                         net (fo=2, routed)           0.507     8.070    Ghost_blue_unit/collision_time_reg[27]_i_259_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  Ghost_blue_unit/collision_time_reg[27]_i_156/O
                         net (fo=1, routed)           0.346     8.540    Ghost_blue_unit/collision_time_reg[27]_i_156_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.066 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.066    Ghost_blue_unit/collision_time_reg_reg[27]_i_71_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.180    Ghost_blue_unit/collision_time_reg_reg[27]_i_32_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.294 r  Ghost_blue_unit/collision_time_reg_reg[27]_i_18/CO[3]
                         net (fo=2, routed)           1.059    10.353    Ghost_blue_unit/collision_time_reg_reg[0]_1[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.124    10.477 r  Ghost_blue_unit/collision_time_reg[27]_i_65/O
                         net (fo=1, routed)           0.570    11.047    Ghost_red_unit/s_y_reg_reg[9]_2
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.171 r  Ghost_red_unit/collision_time_reg[27]_i_26/O
                         net (fo=1, routed)           0.518    11.689    Pacman_unit/s_x_reg_reg[6]_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.124    11.813 r  Pacman_unit/collision_time_reg[27]_i_13/O
                         net (fo=1, routed)           0.000    11.813    Pacman_unit/collision_time_reg[27]_i_13_n_0
    SLICE_X11Y30         MUXF7 (Prop_muxf7_I1_O)      0.217    12.030 r  Pacman_unit/collision_time_reg_reg[27]_i_6/O
                         net (fo=34, routed)          0.808    12.838    Game_state_machine_unit/collision
    SLICE_X3Y32          LUT6 (Prop_lut6_I5_O)        0.299    13.137 r  Game_state_machine_unit/timer_reg[27]_i_1/O
                         net (fo=28, routed)          0.523    13.660    Game_state_machine_unit/timer_reg[27]_i_1_n_0
    SLICE_X4Y34          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.511    14.852    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  Game_state_machine_unit/timer_reg_reg[5]/C
                         clock pessimism              0.188    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X4Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.800    Game_state_machine_unit/timer_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -13.660    
  -------------------------------------------------------------------
                         slack                                  1.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Stars_unit/B41_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stars_unit/B41_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.122%)  route 0.140ns (42.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.562     1.445    Stars_unit/clk
    SLICE_X11Y15         FDCE                                         r  Stars_unit/B41_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  Stars_unit/B41_reg_reg[0]/Q
                         net (fo=10, routed)          0.140     1.726    Stars_unit/B41_reg_reg[0]
    SLICE_X10Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.771 r  Stars_unit/B41_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.771    Stars_unit/p_0_in__4[1]
    SLICE_X10Y15         FDCE                                         r  Stars_unit/B41_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.830     1.957    Stars_unit/clk
    SLICE_X10Y15         FDCE                                         r  Stars_unit/B41_reg_reg[1]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X10Y15         FDCE (Hold_fdce_C_D)         0.120     1.578    Stars_unit/B41_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Stars_unit/area_select_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stars_unit/star_y_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (53.998%)  route 0.161ns (46.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.561     1.444    Stars_unit/clk
    SLICE_X11Y16         FDCE                                         r  Stars_unit/area_select_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  Stars_unit/area_select_reg_reg[0]/Q
                         net (fo=34, routed)          0.161     1.746    Stars_unit/area_select_reg_reg_n_0_[0]
    SLICE_X10Y16         LUT3 (Prop_lut3_I2_O)        0.048     1.794 r  Stars_unit/star_y_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    Stars_unit/p_1_in[4]
    SLICE_X10Y16         FDCE                                         r  Stars_unit/star_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.829     1.956    Stars_unit/clk
    SLICE_X10Y16         FDCE                                         r  Stars_unit/star_y_reg_reg[4]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X10Y16         FDCE (Hold_fdce_C_D)         0.131     1.588    Stars_unit/star_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Stars_unit/area_select_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stars_unit/star_x_reg_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.226%)  route 0.157ns (45.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.561     1.444    Stars_unit/clk
    SLICE_X11Y16         FDCE                                         r  Stars_unit/area_select_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  Stars_unit/area_select_reg_reg[0]/Q
                         net (fo=34, routed)          0.157     1.742    Stars_unit/area_select_reg_reg_n_0_[0]
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  Stars_unit/star_x_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.787    Stars_unit/star_x_reg[8]_i_1_n_0
    SLICE_X10Y16         FDPE                                         r  Stars_unit/star_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.829     1.956    Stars_unit/clk
    SLICE_X10Y16         FDPE                                         r  Stars_unit/star_x_reg_reg[8]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X10Y16         FDPE (Hold_fdpe_C_D)         0.120     1.577    Stars_unit/star_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Stars_unit/area_select_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stars_unit/star_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.601%)  route 0.161ns (46.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.561     1.444    Stars_unit/clk
    SLICE_X11Y16         FDCE                                         r  Stars_unit/area_select_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  Stars_unit/area_select_reg_reg[0]/Q
                         net (fo=34, routed)          0.161     1.746    Stars_unit/area_select_reg_reg_n_0_[0]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.045     1.791 r  Stars_unit/star_x_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.791    Stars_unit/star_x_reg[9]_i_1_n_0
    SLICE_X10Y16         FDCE                                         r  Stars_unit/star_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.829     1.956    Stars_unit/clk
    SLICE_X10Y16         FDCE                                         r  Stars_unit/star_x_reg_reg[9]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X10Y16         FDCE (Hold_fdce_C_D)         0.121     1.578    Stars_unit/star_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Stars_unit/D1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stars_unit/D1_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.470%)  route 0.089ns (26.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.562     1.445    Stars_unit/clk
    SLICE_X12Y13         FDCE                                         r  Stars_unit/D1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  Stars_unit/D1_reg_reg[1]/Q
                         net (fo=8, routed)           0.089     1.682    Stars_unit/D1_reg_reg[1]
    SLICE_X12Y13         LUT6 (Prop_lut6_I3_O)        0.098     1.780 r  Stars_unit/D1_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.780    Stars_unit/p_0_in__1[4]
    SLICE_X12Y13         FDCE                                         r  Stars_unit/D1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.831     1.958    Stars_unit/clk
    SLICE_X12Y13         FDCE                                         r  Stars_unit/D1_reg_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X12Y13         FDCE (Hold_fdce_C_D)         0.120     1.565    Stars_unit/D1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Ghost_blue_unit/dir_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ghost_blue_unit/Blue_Ghost_rom_unit/col_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.152%)  route 0.122ns (36.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.562     1.445    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X14Y35         FDCE                                         r  Ghost_blue_unit/dir_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  Ghost_blue_unit/dir_reg_reg[0]/Q
                         net (fo=5, routed)           0.122     1.731    Ghost_blue_unit/Blue_Ghost_rom_unit/p_0_in[0]
    SLICE_X13Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.776 r  Ghost_blue_unit/Blue_Ghost_rom_unit/col_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.776    Ghost_blue_unit/Blue_Ghost_rom_unit/col_reg[1]_i_1__0_n_0
    SLICE_X13Y34         FDRE                                         r  Ghost_blue_unit/Blue_Ghost_rom_unit/col_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.830     1.957    Ghost_blue_unit/Blue_Ghost_rom_unit/clk_IBUF_BUFG
    SLICE_X13Y34         FDRE                                         r  Ghost_blue_unit/Blue_Ghost_rom_unit/col_reg_reg[1]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.092     1.551    Ghost_blue_unit/Blue_Ghost_rom_unit/col_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Stars_unit/C1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stars_unit/C1_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.913%)  route 0.101ns (29.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.564     1.447    Stars_unit/clk
    SLICE_X12Y11         FDCE                                         r  Stars_unit/C1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  Stars_unit/C1_reg_reg[3]/Q
                         net (fo=6, routed)           0.101     1.696    Stars_unit/C1_reg_reg[3]
    SLICE_X12Y11         LUT6 (Prop_lut6_I3_O)        0.098     1.794 r  Stars_unit/C1_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    Stars_unit/p_0_in[4]
    SLICE_X12Y11         FDCE                                         r  Stars_unit/C1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.834     1.961    Stars_unit/clk
    SLICE_X12Y11         FDCE                                         r  Stars_unit/C1_reg_reg[4]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X12Y11         FDCE (Hold_fdce_C_D)         0.121     1.568    Stars_unit/C1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Stars_unit/B41_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stars_unit/B41_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.563     1.446    Stars_unit/clk
    SLICE_X11Y12         FDPE                                         r  Stars_unit/B41_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.587 r  Stars_unit/B41_reg_reg[4]/Q
                         net (fo=6, routed)           0.134     1.721    Stars_unit/B41_reg_reg[4]
    SLICE_X11Y12         LUT6 (Prop_lut6_I5_O)        0.045     1.766 r  Stars_unit/B41_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.766    Stars_unit/p_0_in__4[4]
    SLICE_X11Y12         FDPE                                         r  Stars_unit/B41_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.832     1.959    Stars_unit/clk
    SLICE_X11Y12         FDPE                                         r  Stars_unit/B41_reg_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X11Y12         FDPE (Hold_fdpe_C_D)         0.092     1.538    Stars_unit/B41_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Stars_unit/B21_reg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stars_unit/B21_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.446%)  route 0.176ns (48.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.562     1.445    Stars_unit/clk
    SLICE_X9Y14          FDPE                                         r  Stars_unit/B21_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  Stars_unit/B21_reg_reg[7]/Q
                         net (fo=5, routed)           0.176     1.762    Stars_unit/B21_reg_reg[7]
    SLICE_X8Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  Stars_unit/B21_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.807    Stars_unit/p_0_in__5[9]
    SLICE_X8Y14          FDCE                                         r  Stars_unit/B21_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.831     1.958    Stars_unit/clk
    SLICE_X8Y14          FDCE                                         r  Stars_unit/B21_reg_reg[9]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y14          FDCE (Hold_fdce_C_D)         0.120     1.578    Stars_unit/B21_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Stars_unit/D1_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Stars_unit/D1_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.076%)  route 0.185ns (49.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.562     1.445    Stars_unit/clk
    SLICE_X13Y14         FDCE                                         r  Stars_unit/D1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  Stars_unit/D1_reg_reg[2]/Q
                         net (fo=7, routed)           0.185     1.772    Stars_unit/D1_reg_reg[2]
    SLICE_X12Y14         LUT6 (Prop_lut6_I4_O)        0.045     1.817 r  Stars_unit/D1_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.817    Stars_unit/p_0_in__1[6]
    SLICE_X12Y14         FDCE                                         r  Stars_unit/D1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.831     1.958    Stars_unit/clk
    SLICE_X12Y14         FDCE                                         r  Stars_unit/D1_reg_reg[6]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X12Y14         FDCE (Hold_fdce_C_D)         0.121     1.579    Stars_unit/D1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    Stars_unit/sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    Walls_unit/sel/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3    gameover_display_unit/sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5    Hearts_display_unit/sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   Pacman_unit/sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y31    Game_state_machine_unit/game_en_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y29    Ghost_blue_unit/time_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y29    Ghost_blue_unit/time_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y30    Ghost_blue_unit/time_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y41   Pacman_unit/start_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y14   Stars_unit/D4_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y14   Stars_unit/D4_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y13   Stars_unit/D4_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y13   Stars_unit/D4_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y13   Stars_unit/D4_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y13   Stars_unit/D4_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y13   Stars_unit/D4_reg_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X14Y13   Stars_unit/D4_reg_reg[7]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X14Y13   Stars_unit/D4_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y26   Ghost_red_unit/s_x_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y26   Ghost_red_unit/s_x_reg_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X15Y24   Ghost_red_unit/s_x_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y16   Stars_unit/area_select_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y20    rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y20    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y20    rgb_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y20    rgb_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y27    Ghost_blue_unit/time_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y32    Ghost_blue_unit/time_reg_reg[20]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 Game_state_machine_unit/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pacman_unit/start_reg_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.318ns  (logic 0.608ns (9.623%)  route 5.710ns (90.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626     5.147    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Game_state_machine_unit/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  Game_state_machine_unit/game_state_reg_reg[0]/Q
                         net (fo=13, routed)          1.209     6.813    Game_state_machine_unit/game_state[0]
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.152     6.965 f  Game_state_machine_unit/s_y_reg[9]_i_3/O
                         net (fo=95, routed)          4.501    11.465    Pacman_unit/AR[0]
    SLICE_X28Y43         FDCE                                         f  Pacman_unit/start_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.447    14.788    Pacman_unit/clk
    SLICE_X28Y43         FDCE                                         r  Pacman_unit/start_reg_reg[19]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.607    14.406    Pacman_unit/start_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -11.465    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 Game_state_machine_unit/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pacman_unit/start_reg_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 0.608ns (9.630%)  route 5.706ns (90.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626     5.147    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Game_state_machine_unit/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  Game_state_machine_unit/game_state_reg_reg[0]/Q
                         net (fo=13, routed)          1.209     6.813    Game_state_machine_unit/game_state[0]
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.152     6.965 f  Game_state_machine_unit/s_y_reg[9]_i_3/O
                         net (fo=95, routed)          4.496    11.461    Pacman_unit/AR[0]
    SLICE_X29Y43         FDCE                                         f  Pacman_unit/start_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.447    14.788    Pacman_unit/clk
    SLICE_X29Y43         FDCE                                         r  Pacman_unit/start_reg_reg[17]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X29Y43         FDCE (Recov_fdce_C_CLR)     -0.607    14.406    Pacman_unit/start_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 Game_state_machine_unit/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pacman_unit/start_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.188ns  (logic 0.608ns (9.825%)  route 5.580ns (90.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626     5.147    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Game_state_machine_unit/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  Game_state_machine_unit/game_state_reg_reg[0]/Q
                         net (fo=13, routed)          1.209     6.813    Game_state_machine_unit/game_state[0]
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.152     6.965 f  Game_state_machine_unit/s_y_reg[9]_i_3/O
                         net (fo=95, routed)          4.371    11.335    Pacman_unit/AR[0]
    SLICE_X29Y41         FDCE                                         f  Pacman_unit/start_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.446    14.787    Pacman_unit/clk
    SLICE_X29Y41         FDCE                                         r  Pacman_unit/start_reg_reg[8]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y41         FDCE (Recov_fdce_C_CLR)     -0.607    14.405    Pacman_unit/start_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                         -11.335    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 Game_state_machine_unit/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pacman_unit/start_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 0.608ns (9.977%)  route 5.486ns (90.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626     5.147    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Game_state_machine_unit/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  Game_state_machine_unit/game_state_reg_reg[0]/Q
                         net (fo=13, routed)          1.209     6.813    Game_state_machine_unit/game_state[0]
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.152     6.965 f  Game_state_machine_unit/s_y_reg[9]_i_3/O
                         net (fo=95, routed)          4.277    11.242    Pacman_unit/AR[0]
    SLICE_X28Y40         FDCE                                         f  Pacman_unit/start_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.445    14.786    Pacman_unit/clk
    SLICE_X28Y40         FDCE                                         r  Pacman_unit/start_reg_reg[3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X28Y40         FDCE (Recov_fdce_C_CLR)     -0.607    14.404    Pacman_unit/start_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -11.242    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 Game_state_machine_unit/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pacman_unit/start_reg_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 0.608ns (9.984%)  route 5.482ns (90.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626     5.147    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Game_state_machine_unit/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  Game_state_machine_unit/game_state_reg_reg[0]/Q
                         net (fo=13, routed)          1.209     6.813    Game_state_machine_unit/game_state[0]
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.152     6.965 f  Game_state_machine_unit/s_y_reg[9]_i_3/O
                         net (fo=95, routed)          4.273    11.237    Pacman_unit/AR[0]
    SLICE_X29Y40         FDCE                                         f  Pacman_unit/start_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.445    14.786    Pacman_unit/clk
    SLICE_X29Y40         FDCE                                         r  Pacman_unit/start_reg_reg[12]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X29Y40         FDCE (Recov_fdce_C_CLR)     -0.607    14.404    Pacman_unit/start_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 Game_state_machine_unit/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pacman_unit/start_reg_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 0.608ns (9.873%)  route 5.550ns (90.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626     5.147    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Game_state_machine_unit/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  Game_state_machine_unit/game_state_reg_reg[0]/Q
                         net (fo=13, routed)          1.209     6.813    Game_state_machine_unit/game_state[0]
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.152     6.965 f  Game_state_machine_unit/s_y_reg[9]_i_3/O
                         net (fo=95, routed)          4.341    11.305    Pacman_unit/AR[0]
    SLICE_X30Y43         FDCE                                         f  Pacman_unit/start_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.445    14.786    Pacman_unit/clk
    SLICE_X30Y43         FDCE                                         r  Pacman_unit/start_reg_reg[18]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X30Y43         FDCE (Recov_fdce_C_CLR)     -0.521    14.490    Pacman_unit/start_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -11.305    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 Game_state_machine_unit/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pacman_unit/start_reg_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.608ns (10.081%)  route 5.423ns (89.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626     5.147    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Game_state_machine_unit/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  Game_state_machine_unit/game_state_reg_reg[0]/Q
                         net (fo=13, routed)          1.209     6.813    Game_state_machine_unit/game_state[0]
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.152     6.965 f  Game_state_machine_unit/s_y_reg[9]_i_3/O
                         net (fo=95, routed)          4.214    11.178    Pacman_unit/AR[0]
    SLICE_X32Y43         FDCE                                         f  Pacman_unit/start_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.445    14.786    Pacman_unit/clk
    SLICE_X32Y43         FDCE                                         r  Pacman_unit/start_reg_reg[13]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y43         FDCE (Recov_fdce_C_CLR)     -0.607    14.404    Pacman_unit/start_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 Game_state_machine_unit/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pacman_unit/start_reg_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 0.608ns (10.081%)  route 5.423ns (89.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626     5.147    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Game_state_machine_unit/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  Game_state_machine_unit/game_state_reg_reg[0]/Q
                         net (fo=13, routed)          1.209     6.813    Game_state_machine_unit/game_state[0]
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.152     6.965 f  Game_state_machine_unit/s_y_reg[9]_i_3/O
                         net (fo=95, routed)          4.214    11.178    Pacman_unit/AR[0]
    SLICE_X32Y43         FDCE                                         f  Pacman_unit/start_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.445    14.786    Pacman_unit/clk
    SLICE_X32Y43         FDCE                                         r  Pacman_unit/start_reg_reg[15]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y43         FDCE (Recov_fdce_C_CLR)     -0.607    14.404    Pacman_unit/start_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.230ns  (required time - arrival time)
  Source:                 Game_state_machine_unit/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pacman_unit/start_reg_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 0.608ns (10.088%)  route 5.419ns (89.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626     5.147    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Game_state_machine_unit/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  Game_state_machine_unit/game_state_reg_reg[0]/Q
                         net (fo=13, routed)          1.209     6.813    Game_state_machine_unit/game_state[0]
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.152     6.965 f  Game_state_machine_unit/s_y_reg[9]_i_3/O
                         net (fo=95, routed)          4.210    11.174    Pacman_unit/AR[0]
    SLICE_X33Y43         FDCE                                         f  Pacman_unit/start_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.445    14.786    Pacman_unit/clk
    SLICE_X33Y43         FDCE                                         r  Pacman_unit/start_reg_reg[16]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X33Y43         FDCE (Recov_fdce_C_CLR)     -0.607    14.404    Pacman_unit/start_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                  3.230    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 Game_state_machine_unit/game_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pacman_unit/start_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 0.608ns (10.327%)  route 5.280ns (89.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.626     5.147    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y32          FDCE                                         r  Game_state_machine_unit/game_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  Game_state_machine_unit/game_state_reg_reg[0]/Q
                         net (fo=13, routed)          1.209     6.813    Game_state_machine_unit/game_state[0]
    SLICE_X4Y31          LUT5 (Prop_lut5_I1_O)        0.152     6.965 f  Game_state_machine_unit/s_y_reg[9]_i_3/O
                         net (fo=95, routed)          4.070    11.035    Pacman_unit/AR[0]
    SLICE_X33Y42         FDCE                                         f  Pacman_unit/start_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         1.444    14.785    Pacman_unit/clk
    SLICE_X33Y42         FDCE                                         r  Pacman_unit/start_reg_reg[11]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X33Y42         FDCE (Recov_fdce_C_CLR)     -0.607    14.403    Pacman_unit/start_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                  3.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 Game_state_machine_unit/start_btn_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ghost_blue_unit/time_reg_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.174%)  route 0.392ns (67.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.586     1.469    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  Game_state_machine_unit/start_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  Game_state_machine_unit/start_btn_reg_reg/Q
                         net (fo=10, routed)          0.185     1.795    Game_state_machine_unit/start_btn_reg
    SLICE_X4Y31          LUT5 (Prop_lut5_I3_O)        0.045     1.840 f  Game_state_machine_unit/time_reg[19]_i_3/O
                         net (fo=95, routed)          0.207     2.047    Ghost_blue_unit/AR[1]
    SLICE_X1Y31          FDCE                                         f  Ghost_blue_unit/time_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.857     1.984    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  Ghost_blue_unit/time_reg_reg[16]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X1Y31          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    Ghost_blue_unit/time_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 Game_state_machine_unit/start_btn_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ghost_blue_unit/time_reg_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.174%)  route 0.392ns (67.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.586     1.469    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  Game_state_machine_unit/start_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  Game_state_machine_unit/start_btn_reg_reg/Q
                         net (fo=10, routed)          0.185     1.795    Game_state_machine_unit/start_btn_reg
    SLICE_X4Y31          LUT5 (Prop_lut5_I3_O)        0.045     1.840 f  Game_state_machine_unit/time_reg[19]_i_3/O
                         net (fo=95, routed)          0.207     2.047    Ghost_blue_unit/AR[1]
    SLICE_X1Y31          FDCE                                         f  Ghost_blue_unit/time_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.857     1.984    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  Ghost_blue_unit/time_reg_reg[17]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X1Y31          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    Ghost_blue_unit/time_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 Game_state_machine_unit/start_btn_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ghost_blue_unit/time_reg_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.174%)  route 0.392ns (67.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.586     1.469    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  Game_state_machine_unit/start_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  Game_state_machine_unit/start_btn_reg_reg/Q
                         net (fo=10, routed)          0.185     1.795    Game_state_machine_unit/start_btn_reg
    SLICE_X4Y31          LUT5 (Prop_lut5_I3_O)        0.045     1.840 f  Game_state_machine_unit/time_reg[19]_i_3/O
                         net (fo=95, routed)          0.207     2.047    Ghost_blue_unit/AR[1]
    SLICE_X1Y31          FDCE                                         f  Ghost_blue_unit/time_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.857     1.984    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  Ghost_blue_unit/time_reg_reg[18]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X1Y31          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    Ghost_blue_unit/time_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 Game_state_machine_unit/start_btn_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ghost_blue_unit/time_reg_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.174%)  route 0.392ns (67.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.586     1.469    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  Game_state_machine_unit/start_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  Game_state_machine_unit/start_btn_reg_reg/Q
                         net (fo=10, routed)          0.185     1.795    Game_state_machine_unit/start_btn_reg
    SLICE_X4Y31          LUT5 (Prop_lut5_I3_O)        0.045     1.840 f  Game_state_machine_unit/time_reg[19]_i_3/O
                         net (fo=95, routed)          0.207     2.047    Ghost_blue_unit/AR[1]
    SLICE_X1Y31          FDCE                                         f  Ghost_blue_unit/time_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.857     1.984    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  Ghost_blue_unit/time_reg_reg[19]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X1Y31          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    Ghost_blue_unit/time_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 Game_state_machine_unit/start_btn_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ghost_blue_unit/time_reg_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.079%)  route 0.432ns (69.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.586     1.469    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  Game_state_machine_unit/start_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  Game_state_machine_unit/start_btn_reg_reg/Q
                         net (fo=10, routed)          0.185     1.795    Game_state_machine_unit/start_btn_reg
    SLICE_X4Y31          LUT5 (Prop_lut5_I3_O)        0.045     1.840 f  Game_state_machine_unit/time_reg[19]_i_3/O
                         net (fo=95, routed)          0.248     2.088    Ghost_blue_unit/AR[1]
    SLICE_X1Y33          FDCE                                         f  Ghost_blue_unit/time_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.859     1.986    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  Ghost_blue_unit/time_reg_reg[24]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X1Y33          FDCE (Remov_fdce_C_CLR)     -0.092     1.416    Ghost_blue_unit/time_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 Game_state_machine_unit/start_btn_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ghost_blue_unit/time_reg_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.079%)  route 0.432ns (69.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.586     1.469    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  Game_state_machine_unit/start_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  Game_state_machine_unit/start_btn_reg_reg/Q
                         net (fo=10, routed)          0.185     1.795    Game_state_machine_unit/start_btn_reg
    SLICE_X4Y31          LUT5 (Prop_lut5_I3_O)        0.045     1.840 f  Game_state_machine_unit/time_reg[19]_i_3/O
                         net (fo=95, routed)          0.248     2.088    Ghost_blue_unit/AR[1]
    SLICE_X1Y33          FDCE                                         f  Ghost_blue_unit/time_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.859     1.986    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X1Y33          FDCE                                         r  Ghost_blue_unit/time_reg_reg[25]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X1Y33          FDCE (Remov_fdce_C_CLR)     -0.092     1.416    Ghost_blue_unit/time_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 Game_state_machine_unit/start_btn_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ghost_blue_unit/time_reg_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.952%)  route 0.456ns (71.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.586     1.469    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  Game_state_machine_unit/start_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  Game_state_machine_unit/start_btn_reg_reg/Q
                         net (fo=10, routed)          0.185     1.795    Game_state_machine_unit/start_btn_reg
    SLICE_X4Y31          LUT5 (Prop_lut5_I3_O)        0.045     1.840 f  Game_state_machine_unit/time_reg[19]_i_3/O
                         net (fo=95, routed)          0.272     2.112    Ghost_blue_unit/AR[1]
    SLICE_X1Y30          FDCE                                         f  Ghost_blue_unit/time_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.856     1.983    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  Ghost_blue_unit/time_reg_reg[12]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X1Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.413    Ghost_blue_unit/time_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 Game_state_machine_unit/start_btn_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ghost_blue_unit/time_reg_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.952%)  route 0.456ns (71.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.586     1.469    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  Game_state_machine_unit/start_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  Game_state_machine_unit/start_btn_reg_reg/Q
                         net (fo=10, routed)          0.185     1.795    Game_state_machine_unit/start_btn_reg
    SLICE_X4Y31          LUT5 (Prop_lut5_I3_O)        0.045     1.840 f  Game_state_machine_unit/time_reg[19]_i_3/O
                         net (fo=95, routed)          0.272     2.112    Ghost_blue_unit/AR[1]
    SLICE_X1Y30          FDCE                                         f  Ghost_blue_unit/time_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.856     1.983    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  Ghost_blue_unit/time_reg_reg[13]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X1Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.413    Ghost_blue_unit/time_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 Game_state_machine_unit/start_btn_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ghost_blue_unit/time_reg_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.952%)  route 0.456ns (71.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.586     1.469    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  Game_state_machine_unit/start_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  Game_state_machine_unit/start_btn_reg_reg/Q
                         net (fo=10, routed)          0.185     1.795    Game_state_machine_unit/start_btn_reg
    SLICE_X4Y31          LUT5 (Prop_lut5_I3_O)        0.045     1.840 f  Game_state_machine_unit/time_reg[19]_i_3/O
                         net (fo=95, routed)          0.272     2.112    Ghost_blue_unit/AR[1]
    SLICE_X1Y30          FDCE                                         f  Ghost_blue_unit/time_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.856     1.983    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  Ghost_blue_unit/time_reg_reg[14]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X1Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.413    Ghost_blue_unit/time_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 Game_state_machine_unit/start_btn_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ghost_blue_unit/time_reg_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.952%)  route 0.456ns (71.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.586     1.469    Game_state_machine_unit/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  Game_state_machine_unit/start_btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     1.610 f  Game_state_machine_unit/start_btn_reg_reg/Q
                         net (fo=10, routed)          0.185     1.795    Game_state_machine_unit/start_btn_reg
    SLICE_X4Y31          LUT5 (Prop_lut5_I3_O)        0.045     1.840 f  Game_state_machine_unit/time_reg[19]_i_3/O
                         net (fo=95, routed)          0.272     2.112    Ghost_blue_unit/AR[1]
    SLICE_X1Y30          FDCE                                         f  Ghost_blue_unit/time_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=376, routed)         0.856     1.983    Ghost_blue_unit/clk_IBUF_BUFG
    SLICE_X1Y30          FDCE                                         r  Ghost_blue_unit/time_reg_reg[15]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X1Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.413    Ghost_blue_unit/time_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.698    





