module module_0 (
    input id_1,
    output [id_1 : id_1] id_2,
    output logic [id_1 : id_1] id_3,
    input [id_1 : id_2] id_4,
    input logic id_5,
    input id_6,
    input id_7,
    id_8,
    output id_9
);
  id_10 id_11 (
      .id_4(id_8),
      .id_1(id_9),
      .id_8(id_3),
      .id_1(id_7),
      .id_4(id_4),
      .id_8(id_4)
  );
  assign id_9 = id_2;
  id_12 id_13 (
      .id_6(id_7),
      .id_5(id_1)
  );
endmodule
