<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>ATMOS: C:/Users/AB/Documents/GitHub/ATMEL-ATMOS/ATMOS/phy/atmegarfr2/inc/atmegarfr2.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ATMOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d522931ffa1371640980b621734a4381.html">Users</a></li><li class="navelem"><a class="el" href="dir_390236b43396824721b49dfa9dd9211f.html">AB</a></li><li class="navelem"><a class="el" href="dir_430facaa23aaf324fa3424b337882c16.html">Documents</a></li><li class="navelem"><a class="el" href="dir_7f59afae419ccafc77d90aaf2119c8c2.html">GitHub</a></li><li class="navelem"><a class="el" href="dir_96ec4d1a272510d45a1d3ca454d7cc19.html">ATMEL-ATMOS</a></li><li class="navelem"><a class="el" href="dir_001bba5a92485ebe39230cbe3a197f71.html">ATMOS</a></li><li class="navelem"><a class="el" href="dir_c550d9ba704f0ca30557b31015ef9909.html">phy</a></li><li class="navelem"><a class="el" href="dir_16e43c2290c4b81cf035fc7c4cd8d9dd.html">atmegarfr2</a></li><li class="navelem"><a class="el" href="dir_e304fefc535b3f156551843734b5dabd.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">atmegarfr2.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>ATMEGAxxxRFR2 registers description.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="sys_types_8h_source.html">sysTypes.h</a>&gt;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for atmegarfr2.h:</div>
<div class="dyncontent">
<div class="center"><img src="atmegarfr2_8h__incl.png" border="0" usemap="#_c_1_2_users_2_a_b_2_documents_2_git_hub_2_a_t_m_e_l-_a_t_m_o_s_2_a_t_m_o_s_2phy_2atmegarfr2_2inc_2atmegarfr2_8h" alt=""/></div>
<map name="_c_1_2_users_2_a_b_2_documents_2_git_hub_2_a_t_m_e_l-_a_t_m_o_s_2_a_t_m_o_s_2phy_2atmegarfr2_2inc_2atmegarfr2_8h" id="_c_1_2_users_2_a_b_2_documents_2_git_hub_2_a_t_m_e_l-_a_t_m_o_s_2_a_t_m_o_s_2phy_2atmegarfr2_2inc_2atmegarfr2_8h">
<area shape="rect" id="node3" href="sys_types_8h.html" title="System types and definitions." alt="" coords="173,109,261,136"/></map>
</div>
</div>
<p><a href="atmegarfr2_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___t_r_x_p_r___r_e_g.html">__struct_TRXPR_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___t_r_x___s_t_a_t_u_s___r_e_g.html">__struct_TRX_STATUS_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___t_r_x___s_t_a_t_e___r_e_g.html">__struct_TRX_STATE_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___t_r_x___c_t_r_l__0___r_e_g.html">__struct_TRX_CTRL_0_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___t_r_x___c_t_r_l__1___r_e_g.html">__struct_TRX_CTRL_1_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___p_h_y___t_x___p_w_r___r_e_g.html">__struct_PHY_TX_PWR_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___p_h_y___r_s_s_i___r_e_g.html">__struct_PHY_RSSI_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___p_h_y___c_c___c_c_a___r_e_g.html">__struct_PHY_CC_CCA_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___c_c_a___t_h_r_e_s___r_e_g.html">__struct_CCA_THRES_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___r_x___c_t_r_l___r_e_g.html">__struct_RX_CTRL_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___t_r_x___c_t_r_l__2___r_e_g.html">__struct_TRX_CTRL_2_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___a_n_t___d_i_v___r_e_g.html">__struct_ANT_DIV_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___i_r_q___m_a_s_k___r_e_g.html">__struct_IRQ_MASK_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___i_r_q___s_t_a_t_u_s___r_e_g.html">__struct_IRQ_STATUS_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___v_r_e_g___c_t_r_l___r_e_g.html">__struct_VREG_CTRL_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___b_a_t_m_o_n___r_e_g.html">__struct_BATMON_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___x_o_s_c___c_t_r_l___r_e_g.html">__struct_XOSC_CTRL_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___c_c___c_t_r_l__1___r_e_g.html">__struct_CC_CTRL_1_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___r_x___s_y_n___r_e_g.html">__struct_RX_SYN_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___t_r_x___r_p_c___r_e_g.html">__struct_TRX_RPC_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___x_a_h___c_t_r_l__1___r_e_g.html">__struct_XAH_CTRL_1_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___f_t_n___c_t_r_l___r_e_g.html">__struct_FTN_CTRL_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___p_l_l___c_f___r_e_g.html">__struct_PLL_CF_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___p_l_l___d_c_u___r_e_g.html">__struct_PLL_DCU_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___x_a_h___c_t_r_l__0___r_e_g.html">__struct_XAH_CTRL_0_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___c_s_m_a___s_e_e_d__1___r_e_g.html">__struct_CSMA_SEED_1_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___c_s_m_a___b_e___r_e_g.html">__struct_CSMA_BE_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___t_s_t___a_g_c___r_e_g.html">__struct_TST_AGC_REG</a></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct____struct___t_s_t___s_d_m___r_e_g.html">__struct_TST_SDM_REG</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:af19ab913a847ad1e91c5291215116de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#af19ab913a847ad1e91c5291215116de1">AES_BLOCK_SIZE</a>&#160;&#160;&#160;16</td></tr>
<tr class="memitem:aa6e9a1f97cfea9d6b8dc18088fcc7000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#aa6e9a1f97cfea9d6b8dc18088fcc7000">RANDOM_NUMBER_UPDATE_INTERVAL</a>&#160;&#160;&#160;1</td></tr>
<tr class="memitem:ac6d0277e65e7f2f1c182d97f967999b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(mem_addr, type)&#160;&#160;&#160;(*(volatile type *)(mem_addr))</td></tr>
<tr class="memitem:aa1a7a52392f4558219930d0998d70fd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#aa1a7a52392f4558219930d0998d70fd7">TRXPR_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x139, uint8_t)</td></tr>
<tr class="memitem:abd3cef7548c25ce5d6f19bf07be183db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#abd3cef7548c25ce5d6f19bf07be183db">TRXPR_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x139, struct __struct_TRXPR_REG)</td></tr>
<tr class="memitem:a1dde6cbbac7a2d1a4d3b33c4d8a4b305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a1dde6cbbac7a2d1a4d3b33c4d8a4b305">TRX_STATUS_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x141, uint8_t)</td></tr>
<tr class="memitem:a8320944ec64d7de23326e6ce2ad261dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a8320944ec64d7de23326e6ce2ad261dc">TRX_STATUS_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x141, struct __struct_TRX_STATUS_REG)</td></tr>
<tr class="memitem:ab9b7847320b393e57b2703e41a342bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#ab9b7847320b393e57b2703e41a342bcc">TRX_STATE_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x142, uint8_t)</td></tr>
<tr class="memitem:aacddce8e33387ddfe6c9373c494d564a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#aacddce8e33387ddfe6c9373c494d564a">TRX_STATE_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x142, struct __struct_TRX_STATE_REG)</td></tr>
<tr class="memitem:aa9c74f4024d3d988a69ae594269fa679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#aa9c74f4024d3d988a69ae594269fa679">TRX_CTRL_0_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x143, uint8_t)</td></tr>
<tr class="memitem:adf6cc34aefcdff2b2e6ce83d9e8b1fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#adf6cc34aefcdff2b2e6ce83d9e8b1fbf">TRX_CTRL_0_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x143, struct __struct_TRX_CTRL_0_REG)</td></tr>
<tr class="memitem:aafafd5f1240be8a8d95aed7f48bdb352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#aafafd5f1240be8a8d95aed7f48bdb352">TRX_CTRL_1_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x144, uint8_t)</td></tr>
<tr class="memitem:a7e36b7186fb9ff9b2f20252b9d122f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a7e36b7186fb9ff9b2f20252b9d122f8b">TRX_CTRL_1_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x144, struct __struct_TRX_CTRL_1_REG)</td></tr>
<tr class="memitem:a7a140d55a9748ac29523d794846cee1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a7a140d55a9748ac29523d794846cee1d">PHY_TX_PWR_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x145, uint8_t)</td></tr>
<tr class="memitem:a9bd9c0147cf3e9a0db1065c9af131e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a9bd9c0147cf3e9a0db1065c9af131e66">PHY_TX_PWR_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x145, struct __struct_PHY_TX_PWR_REG)</td></tr>
<tr class="memitem:af979969a36377b27f4e792bcdacea05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#af979969a36377b27f4e792bcdacea05a">PHY_RSSI_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x146, uint8_t)</td></tr>
<tr class="memitem:a6c6a2e8f34cda53728f4b20d33a1bca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a6c6a2e8f34cda53728f4b20d33a1bca6">PHY_RSSI_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x146, struct __struct_PHY_RSSI_REG)</td></tr>
<tr class="memitem:ad334a3efc6926bb9baa231c6d5634645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#ad334a3efc6926bb9baa231c6d5634645">PHY_ED_LEVEL_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x147, uint8_t)</td></tr>
<tr class="memitem:a4f30902b96926b2e85d50d8baa02bfa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a4f30902b96926b2e85d50d8baa02bfa0">PHY_CC_CCA_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x148, uint8_t)</td></tr>
<tr class="memitem:a1a34e5ead9600f3e72ecb35966b8f8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a1a34e5ead9600f3e72ecb35966b8f8cd">PHY_CC_CCA_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x148, struct __struct_PHY_CC_CCA_REG)</td></tr>
<tr class="memitem:a37ba1da68a56bf7a5ee2e6beb76ca1bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a37ba1da68a56bf7a5ee2e6beb76ca1bc">CCA_THRES_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x149, uint8_t)</td></tr>
<tr class="memitem:a31a5c79381e62f17cbbed589801b6c87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a31a5c79381e62f17cbbed589801b6c87">CCA_THRES_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x149, struct __struct_CCA_THRES_REG)</td></tr>
<tr class="memitem:afbb88f9ccdf7bad5736e654f9cb8ccb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#afbb88f9ccdf7bad5736e654f9cb8ccb5">RX_CTRL_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14A, uint8_t)</td></tr>
<tr class="memitem:a2acdb96af1e5d7fc22e41bb601d07378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a2acdb96af1e5d7fc22e41bb601d07378">RX_CTRL_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14A, struct __struct_RX_CTRL_REG)</td></tr>
<tr class="memitem:aee3b1881f9fcc99a12293f173621248e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#aee3b1881f9fcc99a12293f173621248e">SFD_VALUE_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14B, uint8_t)</td></tr>
<tr class="memitem:a78c36e32ac9a6f42c2a2b8d262e12b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a78c36e32ac9a6f42c2a2b8d262e12b48">TRX_CTRL_2_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14C, uint8_t)</td></tr>
<tr class="memitem:a13b2a5f44f7b7a786682c98322bfcbe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a13b2a5f44f7b7a786682c98322bfcbe0">TRX_CTRL_2_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14C, struct __struct_TRX_CTRL_2_REG)</td></tr>
<tr class="memitem:a6999f2e926d91a6942e622fd5835f545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a6999f2e926d91a6942e622fd5835f545">ANT_DIV_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14D, uint8_t)</td></tr>
<tr class="memitem:a700c47c1d099ffe890e1260a11218fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a700c47c1d099ffe890e1260a11218fd1">ANT_DIV_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14D, struct __struct_ANT_DIV_REG)</td></tr>
<tr class="memitem:a7b8af31cd568fdf85a7860c4c40baaaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a7b8af31cd568fdf85a7860c4c40baaaf">IRQ_MASK_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14E, uint8_t)</td></tr>
<tr class="memitem:a534f461ab6b30c9ee5a654696b778ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a534f461ab6b30c9ee5a654696b778ae9">IRQ_MASK_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14E, struct __struct_IRQ_MASK_REG)</td></tr>
<tr class="memitem:a68a4e7a558855a895c48c8f867141d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a68a4e7a558855a895c48c8f867141d3d">IRQ_STATUS_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14F, uint8_t)</td></tr>
<tr class="memitem:af3720c1ba10de65026d19d52514d1a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#af3720c1ba10de65026d19d52514d1a04">IRQ_STATUS_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14F, struct __struct_IRQ_STATUS_REG)</td></tr>
<tr class="memitem:abcec8c92ec56af18b7bd219c82c6de1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#abcec8c92ec56af18b7bd219c82c6de1c">IRQ_STATUS_CLEAR_VALUE</a>&#160;&#160;&#160;0xff</td></tr>
<tr class="memitem:aea77a0acb7223b658e16ee68dca56f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#aea77a0acb7223b658e16ee68dca56f8f">VREG_CTRL_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x150, uint8_t)</td></tr>
<tr class="memitem:a3310ec69313c7581d63ec2ead6641a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a3310ec69313c7581d63ec2ead6641a84">VREG_CTRL_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x150, struct __struct_VREG_CTRL_REG)</td></tr>
<tr class="memitem:a77b123e10572237966febd7196c351c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a77b123e10572237966febd7196c351c6">BATMON_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x151, uint8_t)</td></tr>
<tr class="memitem:a950bb577216169895a2a45104fcd9866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a950bb577216169895a2a45104fcd9866">BATMON_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x151, struct __struct_BATMON_REG)</td></tr>
<tr class="memitem:a2185af5abe4a6263c354f698008a5e6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a2185af5abe4a6263c354f698008a5e6b">XOSC_CTRL_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x152, uint8_t)</td></tr>
<tr class="memitem:ad465e899fb88a336fb38fc7526536d92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#ad465e899fb88a336fb38fc7526536d92">XOSC_CTRL_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x152, struct __struct_XOSC_CTRL_REG)</td></tr>
<tr class="memitem:af8f34d50def615e3b63580774d7a0050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#af8f34d50def615e3b63580774d7a0050">CC_CTRL_0_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x153, uint8_t)</td></tr>
<tr class="memitem:a9872ef1381f0b1152e9b63eb66770f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a9872ef1381f0b1152e9b63eb66770f3f">CC_CTRL_1_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x154, uint8_t)</td></tr>
<tr class="memitem:a2f05d003a72bd48efefefaa1c05482c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a2f05d003a72bd48efefefaa1c05482c2">CC_CTRL_1_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x154, struct __struct_CC_CTRL_1_REG)</td></tr>
<tr class="memitem:a7270315446d60635cee3967684bd3346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a7270315446d60635cee3967684bd3346">RX_SYN_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x155, uint8_t)</td></tr>
<tr class="memitem:a58deee73f32aa3ba4c23bf1c6b186e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a58deee73f32aa3ba4c23bf1c6b186e95">RX_SYN_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x155, struct __struct_RX_SYN_REG)</td></tr>
<tr class="memitem:a2b82897fc555dcbe9dd1489e514782d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a2b82897fc555dcbe9dd1489e514782d1">TRX_RPC_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x156, uint8_t)</td></tr>
<tr class="memitem:a834f50c1bd3007849adc44a078f7f8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a834f50c1bd3007849adc44a078f7f8d3">TRX_RPC_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x156, struct __struct_TRX_RPC_REG)</td></tr>
<tr class="memitem:aa061bdd0eb29b253524813ba91b7a33e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#aa061bdd0eb29b253524813ba91b7a33e">XAH_CTRL_1_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x157, uint8_t)</td></tr>
<tr class="memitem:a70c1edb1cd64c8e8237555a2501502b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a70c1edb1cd64c8e8237555a2501502b3">XAH_CTRL_1_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x157, struct __struct_XAH_CTRL_1_REG)</td></tr>
<tr class="memitem:ab4b69fe0c1c471f2324312829d38ed77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#ab4b69fe0c1c471f2324312829d38ed77">FTN_CTRL_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x158, uint8_t)</td></tr>
<tr class="memitem:ad45f6341db86abed60c31b4aafc371c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#ad45f6341db86abed60c31b4aafc371c5">FTN_CTRL_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x158, struct __struct_FTN_CTRL_REG)</td></tr>
<tr class="memitem:a341d1423bccd5a8fb5829876cde7878e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a341d1423bccd5a8fb5829876cde7878e">PLL_CF_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x15A, uint8_t)</td></tr>
<tr class="memitem:a683f7a528ba1103f3854ebcdf8988994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a683f7a528ba1103f3854ebcdf8988994">PLL_CF_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x15A, struct __struct_PLL_CF_REG)</td></tr>
<tr class="memitem:a27953e13365f1232879b31ad8d66413b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a27953e13365f1232879b31ad8d66413b">PLL_DCU_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x15B, uint8_t)</td></tr>
<tr class="memitem:a066b23502aa9863c804209515d1592aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a066b23502aa9863c804209515d1592aa">PLL_DCU_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x15B, struct __struct_PLL_DCU_REG)</td></tr>
<tr class="memitem:ad713f849c6c21825c4eff5e42d4e4ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#ad713f849c6c21825c4eff5e42d4e4ae6">PART_NUM_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x15C, uint8_t)</td></tr>
<tr class="memitem:aa615e9ddf26831caeb8ed969ffc072b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#aa615e9ddf26831caeb8ed969ffc072b9">VERSION_NUM_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x15D, uint8_t)</td></tr>
<tr class="memitem:a116980b5c2023f340671c3a329f42758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a116980b5c2023f340671c3a329f42758">MAN_ID_0_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x15E, uint8_t)</td></tr>
<tr class="memitem:aca3bebf44dc7e7e21d5bf269d8e36a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#aca3bebf44dc7e7e21d5bf269d8e36a3f">MAN_ID_1_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x15F, uint8_t)</td></tr>
<tr class="memitem:a75c4382cca84e74f5a2666ce1e079b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a75c4382cca84e74f5a2666ce1e079b2c">SHORT_ADDR_0_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x160, uint8_t)</td></tr>
<tr class="memitem:ab3007afcaa3686601900b7125c85aaa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#ab3007afcaa3686601900b7125c85aaa8">SHORT_ADDR_1_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x161, uint8_t)</td></tr>
<tr class="memitem:af3739b3f2eb163b1ab1b083ad528203d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#af3739b3f2eb163b1ab1b083ad528203d">PAN_ID_0_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x162, uint8_t)</td></tr>
<tr class="memitem:a77bfdb5bcc9e7ea5f216304512465e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a77bfdb5bcc9e7ea5f216304512465e9a">PAN_ID_1_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x163, uint8_t)</td></tr>
<tr class="memitem:ab7e623667cc8abf0f146f9567251b740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#ab7e623667cc8abf0f146f9567251b740">IEEE_ADDR_0_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x164, uint8_t)</td></tr>
<tr class="memitem:a917bbe669ca31ad93f20e02cead96453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a917bbe669ca31ad93f20e02cead96453">IEEE_ADDR_1_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x165, uint8_t)</td></tr>
<tr class="memitem:a1902d0e92ffa9e775b71da8883a5d8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a1902d0e92ffa9e775b71da8883a5d8c9">IEEE_ADDR_2_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x166, uint8_t)</td></tr>
<tr class="memitem:aeeca2fc866da62b18787e092440a387f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#aeeca2fc866da62b18787e092440a387f">IEEE_ADDR_3_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x167, uint8_t)</td></tr>
<tr class="memitem:a7d7dd1e84a3ffa977a72844de26ee453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a7d7dd1e84a3ffa977a72844de26ee453">IEEE_ADDR_4_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x168, uint8_t)</td></tr>
<tr class="memitem:a2dd26ad271074088c275af6c98760525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a2dd26ad271074088c275af6c98760525">IEEE_ADDR_5_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x169, uint8_t)</td></tr>
<tr class="memitem:a77c12277d40d126c9e600557c7ddeaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a77c12277d40d126c9e600557c7ddeaa4">IEEE_ADDR_6_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16A, uint8_t)</td></tr>
<tr class="memitem:aeb9e0ef2a4f1dd79641aa1a7fa46b4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#aeb9e0ef2a4f1dd79641aa1a7fa46b4f8">IEEE_ADDR_7_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16B, uint8_t)</td></tr>
<tr class="memitem:a280c7492336cf2f8a90022bdf4be4d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a280c7492336cf2f8a90022bdf4be4d4d">XAH_CTRL_0_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16C, uint8_t)</td></tr>
<tr class="memitem:ad25933119fa1b75f14ddf7275f166772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#ad25933119fa1b75f14ddf7275f166772">XAH_CTRL_0_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16C, struct __struct_XAH_CTRL_0_REG)</td></tr>
<tr class="memitem:a6372c0c47bfb11ffcb5e25b36b9c601f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a6372c0c47bfb11ffcb5e25b36b9c601f">CSMA_SEED_0_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16D, uint8_t)</td></tr>
<tr class="memitem:a0b5fbf45b8e0ef76047df0b9563fdeb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a0b5fbf45b8e0ef76047df0b9563fdeb7">CSMA_SEED_1_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16E, uint8_t)</td></tr>
<tr class="memitem:a136b7cea98abe11a1cbab9118aa4e5c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a136b7cea98abe11a1cbab9118aa4e5c2">CSMA_SEED_1_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16E, struct __struct_CSMA_SEED_1_REG)</td></tr>
<tr class="memitem:ab7992258701598ee1d9808499a25c880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#ab7992258701598ee1d9808499a25c880">CSMA_BE_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16F, uint8_t)</td></tr>
<tr class="memitem:ac10850bdef00a6bde45165241f126a6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#ac10850bdef00a6bde45165241f126a6b">CSMA_BE_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16F, struct __struct_CSMA_BE_REG)</td></tr>
<tr class="memitem:a2b9535784d66fb4c010ae4e92528321c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a2b9535784d66fb4c010ae4e92528321c">TST_CTRL_DIGI_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x176, uint8_t)</td></tr>
<tr class="memitem:aa26b5f5551161a36a97b9996741697c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#aa26b5f5551161a36a97b9996741697c7">TST_RX_LENGTH_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x17B, uint8_t)</td></tr>
<tr class="memitem:a567dde39158ef7a8187ceacc12bed0ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a567dde39158ef7a8187ceacc12bed0ff">TST_AGC_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x17C, uint8_t)</td></tr>
<tr class="memitem:ab984cd819f928d9956df3f9e697276b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#ab984cd819f928d9956df3f9e697276b5">TST_AGC_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x17C, struct __struct_TST_AGC_REG)</td></tr>
<tr class="memitem:a87c61e1676ac6e685b0e6351a58a3249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a87c61e1676ac6e685b0e6351a58a3249">TST_SDM_REG</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x17D, uint8_t)</td></tr>
<tr class="memitem:a3bb1eb4e350f577925b101ab85fb9b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a3bb1eb4e350f577925b101ab85fb9b4a">TST_SDM_REG_s</a>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x17D, struct __struct_TST_SDM_REG)</td></tr>
<tr class="memitem:a7785f543829386522e1b463fe7cf8e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a7785f543829386522e1b463fe7cf8e3b">TRX_FRAME_BUFFER</a>(index)&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x180 + (index), uint8_t)</td></tr>
<tr class="memitem:af1c143bcc8fdb42b95ed1a8f7dd90b87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#af1c143bcc8fdb42b95ed1a8f7dd90b87">AES_CTRL_IM</a>&#160;&#160;&#160;2</td></tr>
<tr class="memitem:a7f22b92e84b45f007884ed5b3916694c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a7f22b92e84b45f007884ed5b3916694c">AES_CTRL_DIR</a>&#160;&#160;&#160;3</td></tr>
<tr class="memitem:aa1f2b02353adcdc00700a801f5084da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#aa1f2b02353adcdc00700a801f5084da7">AES_CTRL_MODE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memitem:a2445bfd67d38e479e4be0fdee1e07154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a2445bfd67d38e479e4be0fdee1e07154">AES_CTRL_REQUEST</a>&#160;&#160;&#160;7</td></tr>
<tr class="memitem:a8b4b14e28ca8e4d2adf0d6984ebfa13f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#a8b4b14e28ca8e4d2adf0d6984ebfa13f">AES_STATUS_RY</a>&#160;&#160;&#160;0</td></tr>
<tr class="memitem:aec1cef53609109d7bab5a80acafcc3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="atmegarfr2_8h.html#aec1cef53609109d7bab5a80acafcc3a1">AES_STATUS_ER</a>&#160;&#160;&#160;7</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a16af7b253440dadd46a80a4b9fddba4d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br/>
&#160;&#160;<a class="el" href="atmegarfr2_8h.html#a16af7b253440dadd46a80a4b9fddba4daf394aeb7caa804be4ffb887f62979b31">TRX_STATUS_P_ON</a> =  0, 
<a class="el" href="atmegarfr2_8h.html#a16af7b253440dadd46a80a4b9fddba4da66ba12237b4d1a4ee1962793e75645a2">TRX_STATUS_BUSY_RX</a> =  1, 
<a class="el" href="atmegarfr2_8h.html#a16af7b253440dadd46a80a4b9fddba4da39db473be12deccea3a42778a5d9a249">TRX_STATUS_BUSY_TX</a> =  2, 
<a class="el" href="atmegarfr2_8h.html#a16af7b253440dadd46a80a4b9fddba4da0e140f4a86c3c85451a9d2c48dd44eae">TRX_STATUS_RX_ON</a> =  6, 
<br/>
&#160;&#160;<a class="el" href="atmegarfr2_8h.html#a16af7b253440dadd46a80a4b9fddba4daffab04ceda99f38ea872b3dea7514bf5">TRX_STATUS_TRX_OFF</a> =  8, 
<a class="el" href="atmegarfr2_8h.html#a16af7b253440dadd46a80a4b9fddba4dafa66eb1858da8b85a8a7196c20c18e74">TRX_STATUS_PLL_ON</a> =  9, 
<a class="el" href="atmegarfr2_8h.html#a16af7b253440dadd46a80a4b9fddba4da26c079a4d735698fefbdd0359435a215">TRX_STATUS_SLEEP</a> =  15, 
<a class="el" href="atmegarfr2_8h.html#a16af7b253440dadd46a80a4b9fddba4da1273d30c54b0e5ef48ed16984bad5a3e">TRX_STATUS_BUSY_RX_AACK</a> =  17, 
<br/>
&#160;&#160;<a class="el" href="atmegarfr2_8h.html#a16af7b253440dadd46a80a4b9fddba4dac562a8c72ee143b299ec5fa8493e329a">TRX_STATUS_BUSY_TX_ARET</a> =  18, 
<a class="el" href="atmegarfr2_8h.html#a16af7b253440dadd46a80a4b9fddba4da1158cfb322ff9dd3f6563520df1c9bc9">TRX_STATUS_RX_AACK_ON</a> =  22, 
<a class="el" href="atmegarfr2_8h.html#a16af7b253440dadd46a80a4b9fddba4daea69220fe926f3049ae9e5acee669251">TRX_STATUS_TX_ARET_ON</a> =  25, 
<a class="el" href="atmegarfr2_8h.html#a16af7b253440dadd46a80a4b9fddba4da25cdb60cbd5c2a91485176a5ada38719">TRX_STATUS_RX_ON_NOCLK</a> =  28, 
<br/>
&#160;&#160;<a class="el" href="atmegarfr2_8h.html#a16af7b253440dadd46a80a4b9fddba4da3bd0f1d15fa9273a01b211c0eb9e10eb">TRX_STATUS_RX_AACK_ON_NOCLK</a> =  29, 
<a class="el" href="atmegarfr2_8h.html#a16af7b253440dadd46a80a4b9fddba4daf5004bf37d97910dab23791eec9deb5f">TRX_STATUS_BUSY_RX_AACK_NOCLK</a> =  30, 
<a class="el" href="atmegarfr2_8h.html#a16af7b253440dadd46a80a4b9fddba4da33f3f6bc0528d57d103743c60a76d6d3">TRX_STATUS_STATE_TRANSITION_IN_PROGRESS</a> =  31
<br/>
 }</td></tr>
<tr class="memitem:aba01db17f4a2bfbc3db60dc172972a25"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br/>
&#160;&#160;<a class="el" href="atmegarfr2_8h.html#aba01db17f4a2bfbc3db60dc172972a25ab21086cc8454bccb45f4522d8b010ad3">TRX_CMD_NOP</a> =  0, 
<a class="el" href="atmegarfr2_8h.html#aba01db17f4a2bfbc3db60dc172972a25a781e01e5d53223da755bc3597334e18a">TRX_CMD_TX_START</a> =  2, 
<a class="el" href="atmegarfr2_8h.html#aba01db17f4a2bfbc3db60dc172972a25a0c4ee678885230c7b85a3478f4e5584e">TRX_CMD_FORCE_TRX_OFF</a> =  3, 
<a class="el" href="atmegarfr2_8h.html#aba01db17f4a2bfbc3db60dc172972a25a971b4806eb07c3266501b4f3e6336c18">TRX_CMD_FORCE_PLL_ON</a> =  4, 
<br/>
&#160;&#160;<a class="el" href="atmegarfr2_8h.html#aba01db17f4a2bfbc3db60dc172972a25a576e6dfbe8e4cecd7ef351f344ca9257">TRX_CMD_RX_ON</a> =  6, 
<a class="el" href="atmegarfr2_8h.html#aba01db17f4a2bfbc3db60dc172972a25ac26de71a31d6e1f1ba245dc33ebaa441">TRX_CMD_TRX_OFF</a> =  8, 
<a class="el" href="atmegarfr2_8h.html#aba01db17f4a2bfbc3db60dc172972a25abdad59dbdebe09f00c7f1a55746711c6">TRX_CMD_PLL_ON</a> =  9, 
<a class="el" href="atmegarfr2_8h.html#aba01db17f4a2bfbc3db60dc172972a25a335197d5cdbdd078b887f5f6be3618e9">TRX_CMD_RX_AACK_ON</a> =  22, 
<br/>
&#160;&#160;<a class="el" href="atmegarfr2_8h.html#aba01db17f4a2bfbc3db60dc172972a25a8c59f18457f2ba6e941576b80ed0d0ad">TRX_CMD_TX_ARET_ON</a> =  25
<br/>
 }</td></tr>
<tr class="memitem:aaf105ae5beaca1dee30ae54530691fce"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br/>
&#160;&#160;<a class="el" href="atmegarfr2_8h.html#aaf105ae5beaca1dee30ae54530691fcea7470ebf4244b33c61135d742289a8891">TRAC_STATUS_SUCCESS</a> =  0, 
<a class="el" href="atmegarfr2_8h.html#aaf105ae5beaca1dee30ae54530691fcea7797d1a438568e35e32da6c3347f4d89">TRAC_STATUS_SUCCESS_DATA_PENDING</a> =  1, 
<a class="el" href="atmegarfr2_8h.html#aaf105ae5beaca1dee30ae54530691fcea4c97d91da31d17e38ac9542508c6970d">TRAC_STATUS_SUCCESS_WAIT_FOR_ACK</a> =  2, 
<a class="el" href="atmegarfr2_8h.html#aaf105ae5beaca1dee30ae54530691fcea474c33958d12b3fc732e5f3095ee8cf5">TRAC_STATUS_CHANNEL_ACCESS_FAILURE</a> =  3, 
<br/>
&#160;&#160;<a class="el" href="atmegarfr2_8h.html#aaf105ae5beaca1dee30ae54530691fcea95b8f42efe560848ac9e813be238e7c4">TRAC_STATUS_NO_ACK</a> =  5, 
<a class="el" href="atmegarfr2_8h.html#aaf105ae5beaca1dee30ae54530691fceab31372b8713d9dea6933871c37e20e95">TRAC_STATUS_INVALID</a> =  7
<br/>
 }</td></tr>
<tr class="memitem:a80155586fa275b28773c9b203f52caba"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br/>
&#160;&#160;<a class="el" href="atmegarfr2_8h.html#a80155586fa275b28773c9b203f52cabaa48775284f3acfe4200946053bfb882bd">TX_PWR_3_5_DBM</a> =  0x00, 
<a class="el" href="atmegarfr2_8h.html#a80155586fa275b28773c9b203f52cabaa1478bd67064f7f4de84be5556c2f1cad">TX_PWR_3_3_DBM</a> =  0x01, 
<a class="el" href="atmegarfr2_8h.html#a80155586fa275b28773c9b203f52cabaa524ab1d1629ec62f508a2175959e12df">TX_PWR_2_8_DBM</a> =  0x02, 
<a class="el" href="atmegarfr2_8h.html#a80155586fa275b28773c9b203f52cabaad3e54d74d5f47d8f7efacb53be9338c4">TX_PWR_2_3_DBM</a> =  0x03, 
<br/>
&#160;&#160;<a class="el" href="atmegarfr2_8h.html#a80155586fa275b28773c9b203f52cabaa7e95978ef99bad1d9f94a8d1ead7d68f">TX_PWR_1_8_DBM</a> =  0x04, 
<a class="el" href="atmegarfr2_8h.html#a80155586fa275b28773c9b203f52cabaac19c56ea60566adbbdcc5b6fb2d1f2f3">TX_PWR_1_2_DBM</a> =  0x05, 
<a class="el" href="atmegarfr2_8h.html#a80155586fa275b28773c9b203f52cabaa54785ff06677143014176f4285ae7d4d">TX_PWR_0_5_DBM</a> =  0x06, 
<a class="el" href="atmegarfr2_8h.html#a80155586fa275b28773c9b203f52cabaa0ae7097893514a3f884d80ec3d5219f0">TX_PWR_MIN_0_5_DBM</a> =  0x07, 
<br/>
&#160;&#160;<a class="el" href="atmegarfr2_8h.html#a80155586fa275b28773c9b203f52cabaa9badd3deaedf40fae288b38d3e150a49">TX_PWR_MIN_1_5_DBM</a> =  0x08, 
<a class="el" href="atmegarfr2_8h.html#a80155586fa275b28773c9b203f52cabaafe59ce96ad85e998f9c393745ac63540">TX_PWR_MIN_2_5_DBM</a> =  0x09, 
<a class="el" href="atmegarfr2_8h.html#a80155586fa275b28773c9b203f52cabaafc8d5187140dd33d250aed65526d228b">TX_PWR_MIN_3_5_DBM</a> =  0x0A, 
<a class="el" href="atmegarfr2_8h.html#a80155586fa275b28773c9b203f52cabaae42c6cd799e7dfdeba98deb5cd55ab45">TX_PWR_MIN_4_5_DBM</a> =  0x0B, 
<br/>
&#160;&#160;<a class="el" href="atmegarfr2_8h.html#a80155586fa275b28773c9b203f52cabaaa3310da414deb73b24332d1a65a36ebc">TX_PWR_MIN_6_5_DBM</a> =  0x0C, 
<a class="el" href="atmegarfr2_8h.html#a80155586fa275b28773c9b203f52cabaa2db0dcc7a3f86ddaaa5bcf108f4310b9">TX_PWR_MIN_8_5_DBM</a> =  0x0D, 
<a class="el" href="atmegarfr2_8h.html#a80155586fa275b28773c9b203f52cabaa37f6fb297c96805e4c58286b50f2a2d1">TX_PWR_MIN_11_5_DBM</a> =  0x0E, 
<a class="el" href="atmegarfr2_8h.html#a80155586fa275b28773c9b203f52cabaa292749d430cfbf34ab269e3f80b7fb5d">TX_PWR_MIN_16_5_DBM</a> =  0x0F
<br/>
 }</td></tr>
<tr class="memitem:a6b7b47dd702d9e331586d485013fd1ea"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="atmegarfr2_8h.html#a6b7b47dd702d9e331586d485013fd1eaa0534427e53c215587829aad5776307c9">TX_PWR_PA_LT_2US</a> =  0, 
<a class="el" href="atmegarfr2_8h.html#a6b7b47dd702d9e331586d485013fd1eaa90e340fe9862dc29ca77b37850a362aa">TX_PWR_PA_LT_4US</a> =  1, 
<a class="el" href="atmegarfr2_8h.html#a6b7b47dd702d9e331586d485013fd1eaa8c4f1a83f98cac62c2ea7f9615ebac78">TX_PWR_PA_LT_6US</a> =  2, 
<a class="el" href="atmegarfr2_8h.html#a6b7b47dd702d9e331586d485013fd1eaabbb3fa16d8e88af205160752cf32b247">TX_PWR_PA_LT_8US</a> =  3
 }</td></tr>
<tr class="memitem:af9bdc3014f3d54c426b6d2df10de4960"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="atmegarfr2_8h.html#af9bdc3014f3d54c426b6d2df10de4960a6d960907ec78a3ffbf5646e6668f63bd">TX_PWR_PA_BUF_LT_0US</a> =  0, 
<a class="el" href="atmegarfr2_8h.html#af9bdc3014f3d54c426b6d2df10de4960a50a2a208480fb6933a3cb4997b5f1df3">TX_PWR_PA_BUF_LT_2US</a> =  1, 
<a class="el" href="atmegarfr2_8h.html#af9bdc3014f3d54c426b6d2df10de4960a87975b43201d7fc3214e6b87298537c9">TX_PWR_PA_BUF_LT_4US</a> =  2, 
<a class="el" href="atmegarfr2_8h.html#af9bdc3014f3d54c426b6d2df10de4960a41a69b924d7fd052c3e8c8e0adb1b73a">TX_PWR_PA_BUF_LT_6US</a> =  3
 }</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>ATMEGAxxxRFR2 registers description. </p>
<p>Copyright (C) 2012-2014, Atmel Corporation. All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
</ol>
<ol type="1">
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
</ol>
<ol type="1">
<li>The name of Atmel may not be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<ol type="1">
<li>This software may only be redistributed and used in connection with an Atmel microcontroller product.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</p>
<p>Modification and other use of this code is subject to Atmel's Limited License Agreement (license.txt).</p>
<dl class="section rcs"><dt>Id:</dt><dd><a class="el" href="atmegarfr2_8h.html" title="ATMEGAxxxRFR2 registers description.">atmegarfr2.h</a> 9267 2014-03-18 21:46:19Z ataradov </dd></dl>
</div><hr/><h2>Macro Definition Documentation</h2>
<a class="anchor" id="af19ab913a847ad1e91c5291215116de1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_BLOCK_SIZE&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7f22b92e84b45f007884ed5b3916694c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CTRL_DIR&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af1c143bcc8fdb42b95ed1a8f7dd90b87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CTRL_IM&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa1f2b02353adcdc00700a801f5084da7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CTRL_MODE&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2445bfd67d38e479e4be0fdee1e07154"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_CTRL_REQUEST&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec1cef53609109d7bab5a80acafcc3a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_STATUS_ER&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b4b14e28ca8e4d2adf0d6984ebfa13f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AES_STATUS_RY&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6999f2e926d91a6942e622fd5835f545"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANT_DIV_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14D, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a700c47c1d099ffe890e1260a11218fd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ANT_DIV_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14D, struct __struct_ANT_DIV_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a77b123e10572237966febd7196c351c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BATMON_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x151, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a950bb577216169895a2a45104fcd9866"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BATMON_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x151, struct __struct_BATMON_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af8f34d50def615e3b63580774d7a0050"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC_CTRL_0_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x153, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9872ef1381f0b1152e9b63eb66770f3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC_CTRL_1_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x154, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f05d003a72bd48efefefaa1c05482c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CC_CTRL_1_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x154, struct __struct_CC_CTRL_1_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a37ba1da68a56bf7a5ee2e6beb76ca1bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCA_THRES_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x149, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a31a5c79381e62f17cbbed589801b6c87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCA_THRES_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x149, struct __struct_CCA_THRES_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab7992258701598ee1d9808499a25c880"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSMA_BE_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16F, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac10850bdef00a6bde45165241f126a6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSMA_BE_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16F, struct __struct_CSMA_BE_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6372c0c47bfb11ffcb5e25b36b9c601f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSMA_SEED_0_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16D, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b5fbf45b8e0ef76047df0b9563fdeb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSMA_SEED_1_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16E, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a136b7cea98abe11a1cbab9118aa4e5c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CSMA_SEED_1_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16E, struct __struct_CSMA_SEED_1_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab4b69fe0c1c471f2324312829d38ed77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTN_CTRL_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x158, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad45f6341db86abed60c31b4aafc371c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FTN_CTRL_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x158, struct __struct_FTN_CTRL_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab7e623667cc8abf0f146f9567251b740"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IEEE_ADDR_0_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x164, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a917bbe669ca31ad93f20e02cead96453"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IEEE_ADDR_1_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x165, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1902d0e92ffa9e775b71da8883a5d8c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IEEE_ADDR_2_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x166, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeeca2fc866da62b18787e092440a387f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IEEE_ADDR_3_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x167, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7d7dd1e84a3ffa977a72844de26ee453"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IEEE_ADDR_4_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x168, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2dd26ad271074088c275af6c98760525"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IEEE_ADDR_5_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x169, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a77c12277d40d126c9e600557c7ddeaa4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IEEE_ADDR_6_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16A, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeb9e0ef2a4f1dd79641aa1a7fa46b4f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IEEE_ADDR_7_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16B, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b8af31cd568fdf85a7860c4c40baaaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_MASK_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14E, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a534f461ab6b30c9ee5a654696b778ae9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_MASK_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14E, struct __struct_IRQ_MASK_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abcec8c92ec56af18b7bd219c82c6de1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_STATUS_CLEAR_VALUE&#160;&#160;&#160;0xff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a68a4e7a558855a895c48c8f867141d3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_STATUS_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14F, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af3720c1ba10de65026d19d52514d1a04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_STATUS_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14F, struct __struct_IRQ_STATUS_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a116980b5c2023f340671c3a329f42758"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAN_ID_0_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x15E, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aca3bebf44dc7e7e21d5bf269d8e36a3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAN_ID_1_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x15F, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6d0277e65e7f2f1c182d97f967999b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMIO_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">mem_addr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">type&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(*(volatile type *)(mem_addr))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af3739b3f2eb163b1ab1b083ad528203d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAN_ID_0_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x162, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a77bfdb5bcc9e7ea5f216304512465e9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAN_ID_1_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x163, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad713f849c6c21825c4eff5e42d4e4ae6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PART_NUM_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x15C, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f30902b96926b2e85d50d8baa02bfa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_CC_CCA_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x148, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a34e5ead9600f3e72ecb35966b8f8cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_CC_CCA_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x148, struct __struct_PHY_CC_CCA_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad334a3efc6926bb9baa231c6d5634645"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_ED_LEVEL_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x147, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af979969a36377b27f4e792bcdacea05a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_RSSI_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x146, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c6a2e8f34cda53728f4b20d33a1bca6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_RSSI_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x146, struct __struct_PHY_RSSI_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a140d55a9748ac29523d794846cee1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_TX_PWR_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x145, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9bd9c0147cf3e9a0db1065c9af131e66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PHY_TX_PWR_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x145, struct __struct_PHY_TX_PWR_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a341d1423bccd5a8fb5829876cde7878e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CF_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x15A, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a683f7a528ba1103f3854ebcdf8988994"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CF_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x15A, struct __struct_PLL_CF_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27953e13365f1232879b31ad8d66413b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DCU_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x15B, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a066b23502aa9863c804209515d1592aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_DCU_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x15B, struct __struct_PLL_DCU_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa6e9a1f97cfea9d6b8dc18088fcc7000"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RANDOM_NUMBER_UPDATE_INTERVAL&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afbb88f9ccdf7bad5736e654f9cb8ccb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_CTRL_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14A, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2acdb96af1e5d7fc22e41bb601d07378"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_CTRL_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14A, struct __struct_RX_CTRL_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7270315446d60635cee3967684bd3346"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_SYN_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x155, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a58deee73f32aa3ba4c23bf1c6b186e95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_SYN_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x155, struct __struct_RX_SYN_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aee3b1881f9fcc99a12293f173621248e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SFD_VALUE_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14B, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a75c4382cca84e74f5a2666ce1e079b2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHORT_ADDR_0_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x160, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3007afcaa3686601900b7125c85aaa8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SHORT_ADDR_1_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x161, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa9c74f4024d3d988a69ae594269fa679"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_CTRL_0_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x143, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf6cc34aefcdff2b2e6ce83d9e8b1fbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_CTRL_0_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x143, struct __struct_TRX_CTRL_0_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aafafd5f1240be8a8d95aed7f48bdb352"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_CTRL_1_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x144, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e36b7186fb9ff9b2f20252b9d122f8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_CTRL_1_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x144, struct __struct_TRX_CTRL_1_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a78c36e32ac9a6f42c2a2b8d262e12b48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_CTRL_2_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14C, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a13b2a5f44f7b7a786682c98322bfcbe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_CTRL_2_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x14C, struct __struct_TRX_CTRL_2_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7785f543829386522e1b463fe7cf8e3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_FRAME_BUFFER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x180 + (index), uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b82897fc555dcbe9dd1489e514782d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_RPC_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x156, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a834f50c1bd3007849adc44a078f7f8d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_RPC_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x156, struct __struct_TRX_RPC_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9b7847320b393e57b2703e41a342bcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_STATE_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x142, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aacddce8e33387ddfe6c9373c494d564a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_STATE_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x142, struct __struct_TRX_STATE_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1dde6cbbac7a2d1a4d3b33c4d8a4b305"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_STATUS_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x141, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a8320944ec64d7de23326e6ce2ad261dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_STATUS_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x141, struct __struct_TRX_STATUS_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa1a7a52392f4558219930d0998d70fd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRXPR_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x139, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="abd3cef7548c25ce5d6f19bf07be183db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRXPR_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x139, struct __struct_TRXPR_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a567dde39158ef7a8187ceacc12bed0ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TST_AGC_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x17C, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab984cd819f928d9956df3f9e697276b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TST_AGC_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x17C, struct __struct_TST_AGC_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b9535784d66fb4c010ae4e92528321c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TST_CTRL_DIGI_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x176, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa26b5f5551161a36a97b9996741697c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TST_RX_LENGTH_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x17B, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a87c61e1676ac6e685b0e6351a58a3249"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TST_SDM_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x17D, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3bb1eb4e350f577925b101ab85fb9b4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TST_SDM_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x17D, struct __struct_TST_SDM_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa615e9ddf26831caeb8ed969ffc072b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VERSION_NUM_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x15D, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea77a0acb7223b658e16ee68dca56f8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VREG_CTRL_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x150, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a3310ec69313c7581d63ec2ead6641a84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VREG_CTRL_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x150, struct __struct_VREG_CTRL_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a280c7492336cf2f8a90022bdf4be4d4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAH_CTRL_0_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16C, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad25933119fa1b75f14ddf7275f166772"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAH_CTRL_0_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x16C, struct __struct_XAH_CTRL_0_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa061bdd0eb29b253524813ba91b7a33e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAH_CTRL_1_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x157, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a70c1edb1cd64c8e8237555a2501502b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XAH_CTRL_1_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x157, struct __struct_XAH_CTRL_1_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2185af5abe4a6263c354f698008a5e6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XOSC_CTRL_REG&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x152, uint8_t)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad465e899fb88a336fb38fc7526536d92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XOSC_CTRL_REG_s&#160;&#160;&#160;<a class="el" href="atmegarfr2_8h.html#ac6d0277e65e7f2f1c182d97f967999b9">MMIO_REG</a>(0x152, struct __struct_XOSC_CTRL_REG)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/><h2>Enumeration Type Documentation</h2>
<a class="anchor" id="a16af7b253440dadd46a80a4b9fddba4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a16af7b253440dadd46a80a4b9fddba4daf394aeb7caa804be4ffb887f62979b31"></a>TRX_STATUS_P_ON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16af7b253440dadd46a80a4b9fddba4da66ba12237b4d1a4ee1962793e75645a2"></a>TRX_STATUS_BUSY_RX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16af7b253440dadd46a80a4b9fddba4da39db473be12deccea3a42778a5d9a249"></a>TRX_STATUS_BUSY_TX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16af7b253440dadd46a80a4b9fddba4da0e140f4a86c3c85451a9d2c48dd44eae"></a>TRX_STATUS_RX_ON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16af7b253440dadd46a80a4b9fddba4daffab04ceda99f38ea872b3dea7514bf5"></a>TRX_STATUS_TRX_OFF</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16af7b253440dadd46a80a4b9fddba4dafa66eb1858da8b85a8a7196c20c18e74"></a>TRX_STATUS_PLL_ON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16af7b253440dadd46a80a4b9fddba4da26c079a4d735698fefbdd0359435a215"></a>TRX_STATUS_SLEEP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16af7b253440dadd46a80a4b9fddba4da1273d30c54b0e5ef48ed16984bad5a3e"></a>TRX_STATUS_BUSY_RX_AACK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16af7b253440dadd46a80a4b9fddba4dac562a8c72ee143b299ec5fa8493e329a"></a>TRX_STATUS_BUSY_TX_ARET</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16af7b253440dadd46a80a4b9fddba4da1158cfb322ff9dd3f6563520df1c9bc9"></a>TRX_STATUS_RX_AACK_ON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16af7b253440dadd46a80a4b9fddba4daea69220fe926f3049ae9e5acee669251"></a>TRX_STATUS_TX_ARET_ON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16af7b253440dadd46a80a4b9fddba4da25cdb60cbd5c2a91485176a5ada38719"></a>TRX_STATUS_RX_ON_NOCLK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16af7b253440dadd46a80a4b9fddba4da3bd0f1d15fa9273a01b211c0eb9e10eb"></a>TRX_STATUS_RX_AACK_ON_NOCLK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16af7b253440dadd46a80a4b9fddba4daf5004bf37d97910dab23791eec9deb5f"></a>TRX_STATUS_BUSY_RX_AACK_NOCLK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a16af7b253440dadd46a80a4b9fddba4da33f3f6bc0528d57d103743c60a76d6d3"></a>TRX_STATUS_STATE_TRANSITION_IN_PROGRESS</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="aba01db17f4a2bfbc3db60dc172972a25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aba01db17f4a2bfbc3db60dc172972a25ab21086cc8454bccb45f4522d8b010ad3"></a>TRX_CMD_NOP</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aba01db17f4a2bfbc3db60dc172972a25a781e01e5d53223da755bc3597334e18a"></a>TRX_CMD_TX_START</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aba01db17f4a2bfbc3db60dc172972a25a0c4ee678885230c7b85a3478f4e5584e"></a>TRX_CMD_FORCE_TRX_OFF</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aba01db17f4a2bfbc3db60dc172972a25a971b4806eb07c3266501b4f3e6336c18"></a>TRX_CMD_FORCE_PLL_ON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aba01db17f4a2bfbc3db60dc172972a25a576e6dfbe8e4cecd7ef351f344ca9257"></a>TRX_CMD_RX_ON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aba01db17f4a2bfbc3db60dc172972a25ac26de71a31d6e1f1ba245dc33ebaa441"></a>TRX_CMD_TRX_OFF</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aba01db17f4a2bfbc3db60dc172972a25abdad59dbdebe09f00c7f1a55746711c6"></a>TRX_CMD_PLL_ON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aba01db17f4a2bfbc3db60dc172972a25a335197d5cdbdd078b887f5f6be3618e9"></a>TRX_CMD_RX_AACK_ON</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aba01db17f4a2bfbc3db60dc172972a25a8c59f18457f2ba6e941576b80ed0d0ad"></a>TRX_CMD_TX_ARET_ON</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="aaf105ae5beaca1dee30ae54530691fce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="aaf105ae5beaca1dee30ae54530691fcea7470ebf4244b33c61135d742289a8891"></a>TRAC_STATUS_SUCCESS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aaf105ae5beaca1dee30ae54530691fcea7797d1a438568e35e32da6c3347f4d89"></a>TRAC_STATUS_SUCCESS_DATA_PENDING</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aaf105ae5beaca1dee30ae54530691fcea4c97d91da31d17e38ac9542508c6970d"></a>TRAC_STATUS_SUCCESS_WAIT_FOR_ACK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aaf105ae5beaca1dee30ae54530691fcea474c33958d12b3fc732e5f3095ee8cf5"></a>TRAC_STATUS_CHANNEL_ACCESS_FAILURE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aaf105ae5beaca1dee30ae54530691fcea95b8f42efe560848ac9e813be238e7c4"></a>TRAC_STATUS_NO_ACK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="aaf105ae5beaca1dee30ae54530691fceab31372b8713d9dea6933871c37e20e95"></a>TRAC_STATUS_INVALID</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="a80155586fa275b28773c9b203f52caba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a80155586fa275b28773c9b203f52cabaa48775284f3acfe4200946053bfb882bd"></a>TX_PWR_3_5_DBM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80155586fa275b28773c9b203f52cabaa1478bd67064f7f4de84be5556c2f1cad"></a>TX_PWR_3_3_DBM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80155586fa275b28773c9b203f52cabaa524ab1d1629ec62f508a2175959e12df"></a>TX_PWR_2_8_DBM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80155586fa275b28773c9b203f52cabaad3e54d74d5f47d8f7efacb53be9338c4"></a>TX_PWR_2_3_DBM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80155586fa275b28773c9b203f52cabaa7e95978ef99bad1d9f94a8d1ead7d68f"></a>TX_PWR_1_8_DBM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80155586fa275b28773c9b203f52cabaac19c56ea60566adbbdcc5b6fb2d1f2f3"></a>TX_PWR_1_2_DBM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80155586fa275b28773c9b203f52cabaa54785ff06677143014176f4285ae7d4d"></a>TX_PWR_0_5_DBM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80155586fa275b28773c9b203f52cabaa0ae7097893514a3f884d80ec3d5219f0"></a>TX_PWR_MIN_0_5_DBM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80155586fa275b28773c9b203f52cabaa9badd3deaedf40fae288b38d3e150a49"></a>TX_PWR_MIN_1_5_DBM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80155586fa275b28773c9b203f52cabaafe59ce96ad85e998f9c393745ac63540"></a>TX_PWR_MIN_2_5_DBM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80155586fa275b28773c9b203f52cabaafc8d5187140dd33d250aed65526d228b"></a>TX_PWR_MIN_3_5_DBM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80155586fa275b28773c9b203f52cabaae42c6cd799e7dfdeba98deb5cd55ab45"></a>TX_PWR_MIN_4_5_DBM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80155586fa275b28773c9b203f52cabaaa3310da414deb73b24332d1a65a36ebc"></a>TX_PWR_MIN_6_5_DBM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80155586fa275b28773c9b203f52cabaa2db0dcc7a3f86ddaaa5bcf108f4310b9"></a>TX_PWR_MIN_8_5_DBM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80155586fa275b28773c9b203f52cabaa37f6fb297c96805e4c58286b50f2a2d1"></a>TX_PWR_MIN_11_5_DBM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a80155586fa275b28773c9b203f52cabaa292749d430cfbf34ab269e3f80b7fb5d"></a>TX_PWR_MIN_16_5_DBM</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="a6b7b47dd702d9e331586d485013fd1ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a6b7b47dd702d9e331586d485013fd1eaa0534427e53c215587829aad5776307c9"></a>TX_PWR_PA_LT_2US</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6b7b47dd702d9e331586d485013fd1eaa90e340fe9862dc29ca77b37850a362aa"></a>TX_PWR_PA_LT_4US</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6b7b47dd702d9e331586d485013fd1eaa8c4f1a83f98cac62c2ea7f9615ebac78"></a>TX_PWR_PA_LT_6US</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a6b7b47dd702d9e331586d485013fd1eaabbb3fa16d8e88af205160752cf32b247"></a>TX_PWR_PA_LT_8US</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="af9bdc3014f3d54c426b6d2df10de4960"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="af9bdc3014f3d54c426b6d2df10de4960a6d960907ec78a3ffbf5646e6668f63bd"></a>TX_PWR_PA_BUF_LT_0US</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="af9bdc3014f3d54c426b6d2df10de4960a50a2a208480fb6933a3cb4997b5f1df3"></a>TX_PWR_PA_BUF_LT_2US</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="af9bdc3014f3d54c426b6d2df10de4960a87975b43201d7fc3214e6b87298537c9"></a>TX_PWR_PA_BUF_LT_4US</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="af9bdc3014f3d54c426b6d2df10de4960a41a69b924d7fd052c3e8c8e0adb1b73a"></a>TX_PWR_PA_BUF_LT_6US</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Apr 21 2016 02:52:20 for ATMOS by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.1.1
</small></address>
</body>
</html>
