Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Oct 23 15:34:32 2023


Cell Usage:
GTP_DFF_C                    95 uses
GTP_DFF_CE                  298 uses
GTP_DFF_P                     5 uses
GTP_DFF_PE                    2 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                     17 uses
GTP_LUT2                    105 uses
GTP_LUT3                    115 uses
GTP_LUT4                    114 uses
GTP_LUT5                    766 uses
GTP_LUT5CARRY               224 uses
GTP_LUT5M                   306 uses
GTP_MUX2LUT6                261 uses
GTP_MUX2LUT7                 54 uses
GTP_MUX2LUT8                  8 uses
GTP_ROM32X1                   4 uses

I/O ports: 36
GTP_INBUF                   2 uses
GTP_IOBUF                   4 uses
GTP_OUTBUF                  8 uses
GTP_OUTBUFT                22 uses

Mapping Summary:
Total LUTs: 1651 of 22560 (7.32%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 1651
Total Registers: 400 of 33840 (1.18%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 36 of 226 (15.93%)


Overview of Control Sets:

Number of unique control sets : 41

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 11       | 0                 11
  [2, 4)      | 4        | 0                 4
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 11       | 0                 11
  [10, 12)    | 4        | 0                 4
  [12, 14)    | 2        | 0                 2
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 8        | 0                 8
--------------------------------------------------------------
  The maximum fanout: 54
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                100
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                300
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_lcd_touch_controlsets.txt.


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT      | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_lcd_touch        | 1651     | 400     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 36     | 0           | 0           | 0            | 0        | 224           | 261          | 54           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_lcd_rgb_char     | 1234     | 159     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 180           | 260          | 54           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_binary2bcd_x   | 50       | 54      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_binary2bcd_y   | 43       | 45      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_clk_div        | 18       | 2       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_lcd_display    | 926      | 1       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 260          | 54           | 8            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_lcd_driver     | 187      | 46      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 157           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd_id          | 10       | 11      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_touch_top        | 330      | 241     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 44            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_dri        | 135      | 65      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 25            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_touch_dri      | 195      | 176     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared        166           1  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    105.2632 MHz        20.0000         9.5000         10.500
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     10.500       0.000              0            275
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.917       0.000              0            275
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            166
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[8]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_char/u_lcd_driver/h_cnt[10]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.602  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.813
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=120)      3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[8]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_rgb_char/u_rd_id/lcd_id[8]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         u_lcd_rgb_char/lcd_id [8]
                                                                                   u_lcd_rgb_char/u_clk_div/N38_2/I1 (GTP_LUT3)
                                   td                    0.239       5.588 f       u_lcd_rgb_char/u_clk_div/N38_2/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.141         u_lcd_rgb_char/u_clk_div/_N10627
                                                                                   u_lcd_rgb_char/u_clk_div/N42_14/I3 (GTP_LUT4)
                                   td                    0.185       6.326 r       u_lcd_rgb_char/u_clk_div/N42_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.790         u_lcd_rgb_char/u_clk_div/_N11861
                                                                                   u_lcd_rgb_char/u_clk_div/N42_15/I4 (GTP_LUT5)
                                   td                    0.185       6.975 r       u_lcd_rgb_char/u_clk_div/N42_15/Z (GTP_LUT5)
                                   net (fanout=29)       0.923       7.898         u_lcd_rgb_char/u_lcd_driver/h_sync [1]
                                                                                   u_touch_top/u_touch_dri/N113_1/I1 (GTP_LUT2)
                                   td                    0.185       8.083 r       u_touch_top/u_touch_dri/N113_1/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.828         u_lcd_rgb_char/u_lcd_driver/v_sync [0]
                                                                                   u_lcd_rgb_char/u_clk_div/N19/I1 (GTP_LUT2)
                                   td                    0.185       9.013 r       u_lcd_rgb_char/u_clk_div/N19/Z (GTP_LUT2)
                                   net (fanout=14)       0.802       9.815         u_lcd_rgb_char/u_clk_div/N19
                                                                                   u_lcd_rgb_char/u_clk_div/N19_inv/I0 (GTP_LUT1)
                                   td                    0.185      10.000 r       u_lcd_rgb_char/u_clk_div/N19_inv/Z (GTP_LUT1)
                                   net (fanout=2)        0.553      10.553         u_lcd_rgb_char/u_lcd_driver/h_back [1]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N124_1.fsub_5/I1 (GTP_LUT5CARRY)
                                   td                    0.300      10.853 f       u_lcd_rgb_char/u_lcd_driver/N124_1.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.317         u_lcd_rgb_char/u_lcd_driver/N124 [9]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N125.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233      11.550 f       u_lcd_rgb_char/u_lcd_driver/N125.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.550         u_lcd_rgb_char/u_lcd_driver/N125.co [8]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N125.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.786 r       u_lcd_rgb_char/u_lcd_driver/N125.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=22)       0.802      12.588         u_lcd_rgb_char/u_lcd_driver/N125
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      12.821 f       u_lcd_rgb_char/u_lcd_driver/N132_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.821         u_lcd_rgb_char/u_lcd_driver/_N742
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.851 r       u_lcd_rgb_char/u_lcd_driver/N132_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.851         u_lcd_rgb_char/u_lcd_driver/_N743
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.881 r       u_lcd_rgb_char/u_lcd_driver/N132_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.881         u_lcd_rgb_char/u_lcd_driver/_N744
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.911 r       u_lcd_rgb_char/u_lcd_driver/N132_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.911         u_lcd_rgb_char/u_lcd_driver/_N745
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.941 r       u_lcd_rgb_char/u_lcd_driver/N132_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.941         u_lcd_rgb_char/u_lcd_driver/_N746
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.971 r       u_lcd_rgb_char/u_lcd_driver/N132_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.971         u_lcd_rgb_char/u_lcd_driver/_N747
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.001 r       u_lcd_rgb_char/u_lcd_driver/N132_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.001         u_lcd_rgb_char/u_lcd_driver/_N748
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.031 r       u_lcd_rgb_char/u_lcd_driver/N132_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.031         u_lcd_rgb_char/u_lcd_driver/_N749
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.061 r       u_lcd_rgb_char/u_lcd_driver/N132_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.061         u_lcd_rgb_char/u_lcd_driver/_N750
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.297 r       u_lcd_rgb_char/u_lcd_driver/N132_1_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.297         u_lcd_rgb_char/u_lcd_driver/N182 [10]
                                                                           r       u_lcd_rgb_char/u_lcd_driver/h_cnt[10]/D (GTP_DFF_C)

 Data arrival time                                                  13.297         Logic Levels: 11 
                                                                                   Logic: 2.971ns(33.450%), Route: 5.911ns(66.550%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=120)      1.560      22.771         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      23.021 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792      23.813         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/h_cnt[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.813                          
 clock uncertainty                                      -0.050      23.763                          

 Setup time                                              0.034      23.797                          

 Data required time                                                 23.797                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.797                          
 Data arrival time                                                  13.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.500                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[8]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_char/u_lcd_driver/h_cnt[9]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.602  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.813
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=120)      3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[8]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_rgb_char/u_rd_id/lcd_id[8]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         u_lcd_rgb_char/lcd_id [8]
                                                                                   u_lcd_rgb_char/u_clk_div/N38_2/I1 (GTP_LUT3)
                                   td                    0.239       5.588 f       u_lcd_rgb_char/u_clk_div/N38_2/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.141         u_lcd_rgb_char/u_clk_div/_N10627
                                                                                   u_lcd_rgb_char/u_clk_div/N42_14/I3 (GTP_LUT4)
                                   td                    0.185       6.326 r       u_lcd_rgb_char/u_clk_div/N42_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.790         u_lcd_rgb_char/u_clk_div/_N11861
                                                                                   u_lcd_rgb_char/u_clk_div/N42_15/I4 (GTP_LUT5)
                                   td                    0.185       6.975 r       u_lcd_rgb_char/u_clk_div/N42_15/Z (GTP_LUT5)
                                   net (fanout=29)       0.923       7.898         u_lcd_rgb_char/u_lcd_driver/h_sync [1]
                                                                                   u_touch_top/u_touch_dri/N113_1/I1 (GTP_LUT2)
                                   td                    0.185       8.083 r       u_touch_top/u_touch_dri/N113_1/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.828         u_lcd_rgb_char/u_lcd_driver/v_sync [0]
                                                                                   u_lcd_rgb_char/u_clk_div/N19/I1 (GTP_LUT2)
                                   td                    0.185       9.013 r       u_lcd_rgb_char/u_clk_div/N19/Z (GTP_LUT2)
                                   net (fanout=14)       0.802       9.815         u_lcd_rgb_char/u_clk_div/N19
                                                                                   u_lcd_rgb_char/u_clk_div/N19_inv/I0 (GTP_LUT1)
                                   td                    0.185      10.000 r       u_lcd_rgb_char/u_clk_div/N19_inv/Z (GTP_LUT1)
                                   net (fanout=2)        0.553      10.553         u_lcd_rgb_char/u_lcd_driver/h_back [1]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N124_1.fsub_5/I1 (GTP_LUT5CARRY)
                                   td                    0.300      10.853 f       u_lcd_rgb_char/u_lcd_driver/N124_1.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.317         u_lcd_rgb_char/u_lcd_driver/N124 [9]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N125.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233      11.550 f       u_lcd_rgb_char/u_lcd_driver/N125.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.550         u_lcd_rgb_char/u_lcd_driver/N125.co [8]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N125.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.786 r       u_lcd_rgb_char/u_lcd_driver/N125.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=22)       0.802      12.588         u_lcd_rgb_char/u_lcd_driver/N125
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      12.821 f       u_lcd_rgb_char/u_lcd_driver/N132_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.821         u_lcd_rgb_char/u_lcd_driver/_N742
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.851 r       u_lcd_rgb_char/u_lcd_driver/N132_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.851         u_lcd_rgb_char/u_lcd_driver/_N743
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.881 r       u_lcd_rgb_char/u_lcd_driver/N132_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.881         u_lcd_rgb_char/u_lcd_driver/_N744
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.911 r       u_lcd_rgb_char/u_lcd_driver/N132_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.911         u_lcd_rgb_char/u_lcd_driver/_N745
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.941 r       u_lcd_rgb_char/u_lcd_driver/N132_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.941         u_lcd_rgb_char/u_lcd_driver/_N746
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.971 r       u_lcd_rgb_char/u_lcd_driver/N132_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.971         u_lcd_rgb_char/u_lcd_driver/_N747
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.001 r       u_lcd_rgb_char/u_lcd_driver/N132_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.001         u_lcd_rgb_char/u_lcd_driver/_N748
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.031 r       u_lcd_rgb_char/u_lcd_driver/N132_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.031         u_lcd_rgb_char/u_lcd_driver/_N749
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.267 r       u_lcd_rgb_char/u_lcd_driver/N132_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.267         u_lcd_rgb_char/u_lcd_driver/N182 [9]
                                                                           r       u_lcd_rgb_char/u_lcd_driver/h_cnt[9]/D (GTP_DFF_C)

 Data arrival time                                                  13.267         Logic Levels: 11 
                                                                                   Logic: 2.941ns(33.224%), Route: 5.911ns(66.776%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=120)      1.560      22.771         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      23.021 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792      23.813         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/h_cnt[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.813                          
 clock uncertainty                                      -0.050      23.763                          

 Setup time                                              0.034      23.797                          

 Data required time                                                 23.797                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.797                          
 Data arrival time                                                  13.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.530                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[8]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_char/u_lcd_driver/h_cnt[8]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.602  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.813
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=120)      3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[8]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_rgb_char/u_rd_id/lcd_id[8]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         u_lcd_rgb_char/lcd_id [8]
                                                                                   u_lcd_rgb_char/u_clk_div/N38_2/I1 (GTP_LUT3)
                                   td                    0.239       5.588 f       u_lcd_rgb_char/u_clk_div/N38_2/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.141         u_lcd_rgb_char/u_clk_div/_N10627
                                                                                   u_lcd_rgb_char/u_clk_div/N42_14/I3 (GTP_LUT4)
                                   td                    0.185       6.326 r       u_lcd_rgb_char/u_clk_div/N42_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.790         u_lcd_rgb_char/u_clk_div/_N11861
                                                                                   u_lcd_rgb_char/u_clk_div/N42_15/I4 (GTP_LUT5)
                                   td                    0.185       6.975 r       u_lcd_rgb_char/u_clk_div/N42_15/Z (GTP_LUT5)
                                   net (fanout=29)       0.923       7.898         u_lcd_rgb_char/u_lcd_driver/h_sync [1]
                                                                                   u_touch_top/u_touch_dri/N113_1/I1 (GTP_LUT2)
                                   td                    0.185       8.083 r       u_touch_top/u_touch_dri/N113_1/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.828         u_lcd_rgb_char/u_lcd_driver/v_sync [0]
                                                                                   u_lcd_rgb_char/u_clk_div/N19/I1 (GTP_LUT2)
                                   td                    0.185       9.013 r       u_lcd_rgb_char/u_clk_div/N19/Z (GTP_LUT2)
                                   net (fanout=14)       0.802       9.815         u_lcd_rgb_char/u_clk_div/N19
                                                                                   u_lcd_rgb_char/u_clk_div/N19_inv/I0 (GTP_LUT1)
                                   td                    0.185      10.000 r       u_lcd_rgb_char/u_clk_div/N19_inv/Z (GTP_LUT1)
                                   net (fanout=2)        0.553      10.553         u_lcd_rgb_char/u_lcd_driver/h_back [1]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N124_1.fsub_5/I1 (GTP_LUT5CARRY)
                                   td                    0.300      10.853 f       u_lcd_rgb_char/u_lcd_driver/N124_1.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.317         u_lcd_rgb_char/u_lcd_driver/N124 [9]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N125.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233      11.550 f       u_lcd_rgb_char/u_lcd_driver/N125.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.550         u_lcd_rgb_char/u_lcd_driver/N125.co [8]
                                                                                   u_lcd_rgb_char/u_lcd_driver/N125.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.786 r       u_lcd_rgb_char/u_lcd_driver/N125.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=22)       0.802      12.588         u_lcd_rgb_char/u_lcd_driver/N125
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      12.821 f       u_lcd_rgb_char/u_lcd_driver/N132_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.821         u_lcd_rgb_char/u_lcd_driver/_N742
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.851 r       u_lcd_rgb_char/u_lcd_driver/N132_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.851         u_lcd_rgb_char/u_lcd_driver/_N743
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.881 r       u_lcd_rgb_char/u_lcd_driver/N132_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.881         u_lcd_rgb_char/u_lcd_driver/_N744
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.911 r       u_lcd_rgb_char/u_lcd_driver/N132_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.911         u_lcd_rgb_char/u_lcd_driver/_N745
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.941 r       u_lcd_rgb_char/u_lcd_driver/N132_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.941         u_lcd_rgb_char/u_lcd_driver/_N746
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.971 r       u_lcd_rgb_char/u_lcd_driver/N132_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.971         u_lcd_rgb_char/u_lcd_driver/_N747
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.001 r       u_lcd_rgb_char/u_lcd_driver/N132_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.001         u_lcd_rgb_char/u_lcd_driver/_N748
                                                                                   u_lcd_rgb_char/u_lcd_driver/N132_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.237 r       u_lcd_rgb_char/u_lcd_driver/N132_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.237         u_lcd_rgb_char/u_lcd_driver/N182 [8]
                                                                           r       u_lcd_rgb_char/u_lcd_driver/h_cnt[8]/D (GTP_DFF_C)

 Data arrival time                                                  13.237         Logic Levels: 10 
                                                                                   Logic: 2.911ns(32.997%), Route: 5.911ns(67.003%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=120)      1.560      22.771         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250      23.021 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792      23.813         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/h_cnt[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.813                          
 clock uncertainty                                      -0.050      23.763                          

 Setup time                                              0.034      23.797                          

 Data required time                                                 23.797                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.797                          
 Data arrival time                                                  13.237                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.560                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_binary2bcd_x/data_shift[18]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_char/u_binary2bcd_x/bcd_data[2]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=120)      3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_binary2bcd_x/data_shift[18]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_lcd_rgb_char/u_binary2bcd_x/data_shift[18]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.379         u_lcd_rgb_char/u_binary2bcd_x/data_shift [18]
                                                                           f       u_lcd_rgb_char/u_binary2bcd_x/bcd_data[2]/D (GTP_DFF_CE)

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.323ns(33.506%), Route: 0.641ns(66.494%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=120)      3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_binary2bcd_x/bcd_data[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_binary2bcd_x/data_shift[22]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_char/u_binary2bcd_x/bcd_data[6]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=120)      3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_binary2bcd_x/data_shift[22]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_lcd_rgb_char/u_binary2bcd_x/data_shift[22]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.379         u_lcd_rgb_char/u_binary2bcd_x/data_shift [22]
                                                                           f       u_lcd_rgb_char/u_binary2bcd_x/bcd_data[6]/D (GTP_DFF_CE)

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.323ns(33.506%), Route: 0.641ns(66.494%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=120)      3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_binary2bcd_x/bcd_data[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_binary2bcd_x/data_shift[26]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_rgb_char/u_binary2bcd_x/bcd_data[10]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=120)      3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_binary2bcd_x/data_shift[26]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_lcd_rgb_char/u_binary2bcd_x/data_shift[26]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.379         u_lcd_rgb_char/u_binary2bcd_x/data_shift [26]
                                                                           f       u_lcd_rgb_char/u_binary2bcd_x/bcd_data[10]/D (GTP_DFF_CE)

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.323ns(33.506%), Route: 0.641ns(66.494%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=120)      3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_binary2bcd_x/bcd_data[10]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_rd_id/lcd_id[8]/CLK (GTP_DFF_CE)
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=120)      3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[8]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_rgb_char/u_rd_id/lcd_id[8]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         u_lcd_rgb_char/lcd_id [8]
                                                                                   u_lcd_rgb_char/u_clk_div/N38_2/I1 (GTP_LUT3)
                                   td                    0.239       5.588 f       u_lcd_rgb_char/u_clk_div/N38_2/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.141         u_lcd_rgb_char/u_clk_div/_N10627
                                                                                   u_lcd_rgb_char/u_clk_div/N42_14/I3 (GTP_LUT4)
                                   td                    0.185       6.326 r       u_lcd_rgb_char/u_clk_div/N42_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.790         u_lcd_rgb_char/u_clk_div/_N11861
                                                                                   u_lcd_rgb_char/u_clk_div/N42_15/I4 (GTP_LUT5)
                                   td                    0.185       6.975 r       u_lcd_rgb_char/u_clk_div/N42_15/Z (GTP_LUT5)
                                   net (fanout=29)       0.923       7.898         u_lcd_rgb_char/u_lcd_driver/h_sync [1]
                                                                                   u_touch_top/u_touch_dri/N113_1/I1 (GTP_LUT2)
                                   td                    0.185       8.083 r       u_touch_top/u_touch_dri/N113_1/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       8.828         u_lcd_rgb_char/u_lcd_driver/v_sync [0]
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I3 (GTP_LUT5)
                                   td                    0.172       9.000 f       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       1.419      10.419         nt_lcd_clk       
                                                                                   lcd_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.803      13.222 f       lcd_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.222         lcd_clk          
 lcd_clk                                                                   f       lcd_clk (port)   

 Data arrival time                                                  13.222         Logic Levels: 6  
                                                                                   Logic: 4.098ns(46.531%), Route: 4.709ns(53.469%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)
Endpoint    : lcd_rgb[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=120)      1.560       2.771         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       3.021 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792       3.813         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)

                                   tco                   0.329       4.142 r       u_lcd_rgb_char/u_lcd_driver/lcd_de/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       4.747         nt_lcd_de        
                                                                                   u_lcd_rgb_char/u_lcd_driver/N0/I0 (GTP_LUT2)
                                   td                    0.198       4.945 f       u_lcd_rgb_char/u_lcd_driver/N0/Z (GTP_LUT2)
                                   net (fanout=24)       1.497       6.442         u_lcd_rgb_char/lcd_rgb_o [0]
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[0]/I (GTP_OUTBUFT)
                                   td                    2.803       9.245 f       u_lcd_rgb_char.lcd_rgb_tri[0]/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.245         nt_lcd_rgb[0]    
 lcd_rgb[0]                                                                f       lcd_rgb[0] (port)

 Data arrival time                                                   9.245         Logic Levels: 2  
                                                                                   Logic: 3.330ns(61.303%), Route: 2.102ns(38.697%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)
Endpoint    : lcd_rgb[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=120)      1.560       2.771         nt_sys_clk       
                                                                                   u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/I0 (GTP_LUT5)
                                   td                    0.250       3.021 r       u_lcd_rgb_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=48)       0.792       3.813         nt_lcd_clk       
                                                                           r       u_lcd_rgb_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)

                                   tco                   0.329       4.142 r       u_lcd_rgb_char/u_lcd_driver/lcd_de/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       4.747         nt_lcd_de        
                                                                                   u_lcd_rgb_char/u_lcd_driver/N0/I0 (GTP_LUT2)
                                   td                    0.198       4.945 f       u_lcd_rgb_char/u_lcd_driver/N0/Z (GTP_LUT2)
                                   net (fanout=24)       1.497       6.442         u_lcd_rgb_char/lcd_rgb_o [0]
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[1]/I (GTP_OUTBUFT)
                                   td                    2.803       9.245 f       u_lcd_rgb_char.lcd_rgb_tri[1]/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.245         nt_lcd_rgb[1]    
 lcd_rgb[1]                                                                f       lcd_rgb[1] (port)

 Data arrival time                                                   9.245         Logic Levels: 2  
                                                                                   Logic: 3.330ns(61.303%), Route: 2.102ns(38.697%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[1]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 lcd_rgb[7]                                              0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[7]    
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[7]/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_lcd_rgb_char.lcd_rgb_tri[7]/O (GTP_IOBUF)
                                   net (fanout=9)        1.372       2.583         _N0              
                                                                                   u_lcd_rgb_char/u_rd_id/N35_2/I0 (GTP_LUT2)
                                   td                    0.216       2.799 f       u_lcd_rgb_char/u_rd_id/N35_2/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.799         u_lcd_rgb_char/u_rd_id/N22 [1]
                                                                           f       u_lcd_rgb_char/u_rd_id/lcd_id[1]/D (GTP_DFF_CE)

 Data arrival time                                                   2.799         Logic Levels: 2  
                                                                                   Logic: 1.427ns(50.982%), Route: 1.372ns(49.018%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[15] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[8]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 lcd_rgb[15]                                             0.000       0.000 r       lcd_rgb[15] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[15]   
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[15]/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_lcd_rgb_char.lcd_rgb_tri[15]/O (GTP_IOBUF)
                                   net (fanout=9)        1.372       2.583         _N1              
                                                                                   u_lcd_rgb_char/u_rd_id/N22_6[4]/I0 (GTP_LUT2)
                                   td                    0.216       2.799 f       u_lcd_rgb_char/u_rd_id/N22_6[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.799         u_lcd_rgb_char/u_rd_id/N22 [8]
                                                                           f       u_lcd_rgb_char/u_rd_id/lcd_id[8]/D (GTP_DFF_CE)

 Data arrival time                                                   2.799         Logic Levels: 2  
                                                                                   Logic: 1.427ns(50.982%), Route: 1.372ns(49.018%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_rgb_char/u_rd_id/lcd_id[2]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 lcd_rgb[7]                                              0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[7]    
                                                                                   u_lcd_rgb_char.lcd_rgb_tri[7]/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_lcd_rgb_char.lcd_rgb_tri[7]/O (GTP_IOBUF)
                                   net (fanout=9)        1.372       2.583         _N0              
                                                                                   u_lcd_rgb_char/u_rd_id/N22_6[1]/I0 (GTP_LUT3)
                                   td                    0.239       2.822 r       u_lcd_rgb_char/u_rd_id/N22_6[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       2.822         u_lcd_rgb_char/u_rd_id/N22 [2]
                                                                           r       u_lcd_rgb_char/u_rd_id/lcd_id[2]/D (GTP_DFF_CE)

 Data arrival time                                                   2.822         Logic Levels: 2  
                                                                                   Logic: 1.450ns(51.382%), Route: 1.372ns(48.618%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          u_lcd_rgb_char/u_binary2bcd_x/bcd_data[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           u_lcd_rgb_char/u_binary2bcd_x/bcd_data[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          u_lcd_rgb_char/u_binary2bcd_x/bcd_data[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                        
+------------------------------------------------------------------------------------------------+
| Input      | D:/Desktop/50G/29_top_lcd_touch/prj/compile/top_lcd_touch_comp.adf               
|            | D:/Desktop/50G/29_top_lcd_touch/prj/top_lcd_touch.fdc                            
| Output     | D:/Desktop/50G/29_top_lcd_touch/prj/synthesize/top_lcd_touch_syn.adf             
|            | D:/Desktop/50G/29_top_lcd_touch/prj/synthesize/top_lcd_touch_syn.vm              
|            | D:/Desktop/50G/29_top_lcd_touch/prj/synthesize/top_lcd_touch_controlsets.txt     
|            | D:/Desktop/50G/29_top_lcd_touch/prj/synthesize/snr.db                            
|            | D:/Desktop/50G/29_top_lcd_touch/prj/synthesize/top_lcd_touch.snr                 
+------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 323 MB
Total CPU time to synthesize completion : 0h:0m:10s
Process Total CPU time to synthesize completion : 0h:0m:10s
Total real time to synthesize completion : 0h:0m:12s
