{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1589904437121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1589904437121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 20 00:07:16 2020 " "Processing started: Wed May 20 00:07:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1589904437121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1589904437121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seg_led_dynamic -c seg_led_dynamic " "Command: quartus_map --read_settings_files=on --write_settings_files=off seg_led_dynamic -c seg_led_dynamic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1589904437121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1589904437463 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_seg_led.v(26) " "Verilog HDL Module Instantiation warning at top_seg_led.v(26): ignored dangling comma in List of Port Connections" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/top_seg_led.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1589904437500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/top_seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/top_seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg_led " "Found entity 1: top_seg_led" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/top_seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904437501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904437501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904437504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904437504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/count.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "../rtl/count.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/count.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904437506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904437506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_seg_led " "Elaborating entity \"top_seg_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1589904437630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:u_count " "Elaborating entity \"count\" for hierarchy \"count:u_count\"" {  } { { "../rtl/top_seg_led.v" "u_count" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/top_seg_led.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904437633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 count.v(26) " "Verilog HDL assignment warning at count.v(26): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/count.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/count.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589904437633 "|top_seg_led|count:u_count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 count.v(52) " "Verilog HDL assignment warning at count.v(52): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/count.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/count.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589904437633 "|top_seg_led|count:u_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led seg_led:u_seg_led " "Elaborating entity \"seg_led\" for hierarchy \"seg_led:u_seg_led\"" {  } { { "../rtl/top_seg_led.v" "u_seg_led" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/top_seg_led.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904437634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(35) " "Verilog HDL assignment warning at seg_led.v(35): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589904437636 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(36) " "Verilog HDL assignment warning at seg_led.v(36): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589904437636 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(37) " "Verilog HDL assignment warning at seg_led.v(37): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589904437636 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(38) " "Verilog HDL assignment warning at seg_led.v(38): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589904437636 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(39) " "Verilog HDL assignment warning at seg_led.v(39): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589904437636 "|top_seg_led|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(40) " "Verilog HDL assignment warning at seg_led.v(40): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1589904437636 "|top_seg_led|seg_led:u_seg_led"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6124 " "Found entity 1: altsyncram_6124" {  } { { "db/altsyncram_6124.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/altsyncram_6124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904438707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904438707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904438877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904438877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904438956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904438956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/cntr_jgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904439069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904439069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904439128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904439128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904439206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904439206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904439293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904439293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904439346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904439346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904439419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904439419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904439472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904439472 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904439545 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod0\"" {  } { { "../rtl/seg_led.v" "Mod0" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904440103 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div1\"" {  } { { "../rtl/seg_led.v" "Div1" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904440103 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod2\"" {  } { { "../rtl/seg_led.v" "Mod2" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904440103 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div4\"" {  } { { "../rtl/seg_led.v" "Div4" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904440103 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div3\"" {  } { { "../rtl/seg_led.v" "Div3" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904440103 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod4\"" {  } { { "../rtl/seg_led.v" "Mod4" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904440103 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div2\"" {  } { { "../rtl/seg_led.v" "Div2" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904440103 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod3\"" {  } { { "../rtl/seg_led.v" "Mod3" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904440103 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Div0\"" {  } { { "../rtl/seg_led.v" "Div0" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904440103 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_led:u_seg_led\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_led:u_seg_led\|Mod1\"" {  } { { "../rtl/seg_led.v" "Mod1" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904440103 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1589904440103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Mod0\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904440139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Mod0 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440140 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1589904440140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0bm " "Found entity 1: lpm_divide_0bm" {  } { { "db/lpm_divide_0bm.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/lpm_divide_0bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div1\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904440358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div1 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440358 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1589904440358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div4\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904440479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div4 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440480 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1589904440480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div3\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904440603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div3 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440603 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1589904440603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/lpm_divide_fkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_1af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_1af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_1af " "Found entity 1: alt_u_div_1af" {  } { { "db/alt_u_div_1af.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_1af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div2\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904440731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div2 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440731 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1589904440731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akm " "Found entity 1: lpm_divide_akm" {  } { { "db/lpm_divide_akm.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/lpm_divide_akm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/sign_div_unsign_2nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o9f " "Found entity 1: alt_u_div_o9f" {  } { { "db/alt_u_div_o9f.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_o9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_led:u_seg_led\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_led:u_seg_led\|lpm_divide:Div0\"" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904440855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_led:u_seg_led\|lpm_divide:Div0 " "Instantiated megafunction \"seg_led:u_seg_led\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589904440855 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1589904440855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/lpm_divide_tim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589904440911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589904440911 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 162 -1 0 } } { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 214 -1 0 } } { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1589904442060 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1589904442060 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[7\] VCC " "Pin \"seg_led\[7\]\" is stuck at VCC" {  } { { "../rtl/top_seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/top_seg_led.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1589904442391 "|top_seg_led|seg_led[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1589904442391 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442516 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod2\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod4\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod3\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_19_result_int\[0\]~0" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 106 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 121 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_led:u_seg_led\|lpm_divide:Mod1\|lpm_divide_0bm:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_u6f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/db/alt_u_div_u6f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904442896 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1589904442896 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1589904442935 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1589904442935 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1589904443127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904443248 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1589904443686 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1589904443686 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1589904443729 "|top_seg_led|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1589904443729 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904443819 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 91 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 91 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1589904444490 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1589904444531 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589904444531 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3281 " "Implemented 3281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1589904444863 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1589904444863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3215 " "Implemented 3215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1589904444863 ""} { "Info" "ICUT_CUT_TM_RAMS" "45 " "Implemented 45 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1589904444863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1589904444863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1589904444891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 20 00:07:24 2020 " "Processing ended: Wed May 20 00:07:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1589904444891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1589904444891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1589904444891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1589904444891 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1589904446480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1589904446481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 20 00:07:26 2020 " "Processing started: Wed May 20 00:07:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1589904446481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1589904446481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off seg_led_dynamic -c seg_led_dynamic " "Command: quartus_fit --read_settings_files=off --write_settings_files=off seg_led_dynamic -c seg_led_dynamic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1589904446481 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1589904446568 ""}
{ "Info" "0" "" "Project  = seg_led_dynamic" {  } {  } 0 0 "Project  = seg_led_dynamic" 0 0 "Fitter" 0 0 1589904446569 ""}
{ "Info" "0" "" "Revision = seg_led_dynamic" {  } {  } 0 0 "Revision = seg_led_dynamic" 0 0 "Fitter" 0 0 1589904446569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1589904446682 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "seg_led_dynamic EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"seg_led_dynamic\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589904446731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589904446764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589904446764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589904446764 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589904446963 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1589904447113 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1589904447113 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1589904447113 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1589904447113 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/" { { 0 { 0 ""} 0 7984 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1589904447120 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/" { { 0 { 0 ""} 0 7986 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1589904447120 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/" { { 0 { 0 ""} 0 7988 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1589904447120 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/" { { 0 { 0 ""} 0 7990 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1589904447120 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/" { { 0 { 0 ""} 0 7992 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1589904447120 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1589904447120 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1589904447121 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1589904447124 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1589904447808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1589904447808 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1589904447808 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1589904447808 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "seg_led_dynamic.sdc " "Synopsys Design Constraints File file not found: 'seg_led_dynamic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1589904447822 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1589904447826 "|top_seg_led|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "seg_led:u_seg_led\|dri_clk " "Node: seg_led:u_seg_led\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1589904447827 "|top_seg_led|seg_led:u_seg_led|dri_clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1589904447836 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1589904447836 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1589904447836 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1589904447836 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1589904447837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1589904447837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1589904447837 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1589904447837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589904447963 ""}  } { { "../rtl/top_seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/top_seg_led.v" 3 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/" { { 0 { 0 ""} 0 7971 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589904447963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589904447964 ""}  } { { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/" { { 0 { 0 ""} 0 4621 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589904447964 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg_led:u_seg_led\|dri_clk  " "Automatically promoted node seg_led:u_seg_led\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589904447964 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg_led:u_seg_led\|dri_clk~0 " "Destination node seg_led:u_seg_led\|dri_clk~0" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 18 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_led:u_seg_led|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/" { { 0 { 0 ""} 0 1867 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589904447964 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg_led:u_seg_led\|dri_clk~_wirecell " "Destination node seg_led:u_seg_led\|dri_clk~_wirecell" {  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 18 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_led:u_seg_led|dri_clk~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/" { { 0 { 0 ""} 0 4609 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589904447964 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1589904447964 ""}  } { { "../rtl/seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/seg_led.v" 18 0 0 } } { "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg_led:u_seg_led\|dri_clk" } } } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg_led:u_seg_led|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589904447964 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589904447964 ""}  } { { "../rtl/top_seg_led.v" "" { Text "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/rtl/top_seg_led.v" 4 0 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/" { { 0 { 0 ""} 0 7970 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589904447964 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1589904447964 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/" { { 0 { 0 ""} 0 6626 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589904447964 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/" { { 0 { 0 ""} 0 5162 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1589904447964 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1589904447964 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/fpga/fpga_study_code/fpga/seg_led_dynamic/par/" { { 0 { 0 ""} 0 5864 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589904447964 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1589904448424 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589904448427 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589904448427 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589904448431 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589904448435 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1589904448438 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1589904448438 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1589904448441 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1589904448895 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1589904448898 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1589904448898 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589904449057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1589904449713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589904450319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1589904450335 ""}
