module lfsr8(
    input clk,
    output reg [7:0] out = 8'hA5      // any non-zero seed
);

    always @(posedge clk) begin
        // taps: 8, 6, 5, 4 (feedback polynomial)
        wire feedback = out[7] ^ out[5] ^ out[4] ^ out[3];
        out <= {out[6:0], feedback};
    end
endmodule
