<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4884" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4884{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4884{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4884{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4884{left:81px;bottom:979px;letter-spacing:-0.16px;}
#t5_4884{left:142px;bottom:979px;letter-spacing:-0.18px;}
#t6_4884{left:189px;bottom:979px;letter-spacing:-0.16px;}
#t7_4884{left:428px;bottom:979px;letter-spacing:-0.14px;}
#t8_4884{left:521px;bottom:979px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t9_4884{left:81px;bottom:955px;letter-spacing:-0.16px;}
#ta_4884{left:142px;bottom:955px;letter-spacing:-0.17px;}
#tb_4884{left:189px;bottom:955px;letter-spacing:-0.15px;}
#tc_4884{left:428px;bottom:955px;letter-spacing:-0.14px;}
#td_4884{left:521px;bottom:955px;letter-spacing:-0.11px;word-spacing:0.02px;}
#te_4884{left:81px;bottom:930px;letter-spacing:-0.17px;}
#tf_4884{left:142px;bottom:930px;letter-spacing:-0.17px;}
#tg_4884{left:189px;bottom:930px;letter-spacing:-0.15px;}
#th_4884{left:428px;bottom:930px;letter-spacing:-0.12px;}
#ti_4884{left:521px;bottom:930px;letter-spacing:-0.11px;}
#tj_4884{left:521px;bottom:909px;letter-spacing:-0.11px;}
#tk_4884{left:189px;bottom:885px;}
#tl_4884{left:521px;bottom:885px;letter-spacing:-0.13px;}
#tm_4884{left:189px;bottom:860px;}
#tn_4884{left:521px;bottom:860px;letter-spacing:-0.14px;}
#to_4884{left:189px;bottom:836px;}
#tp_4884{left:521px;bottom:836px;letter-spacing:-0.11px;}
#tq_4884{left:189px;bottom:811px;}
#tr_4884{left:521px;bottom:811px;letter-spacing:-0.15px;}
#ts_4884{left:189px;bottom:787px;}
#tt_4884{left:521px;bottom:787px;letter-spacing:-0.14px;}
#tu_4884{left:189px;bottom:762px;}
#tv_4884{left:521px;bottom:762px;letter-spacing:-0.15px;}
#tw_4884{left:189px;bottom:738px;}
#tx_4884{left:521px;bottom:738px;letter-spacing:-0.14px;}
#ty_4884{left:189px;bottom:713px;}
#tz_4884{left:521px;bottom:713px;letter-spacing:-0.15px;}
#t10_4884{left:189px;bottom:689px;}
#t11_4884{left:521px;bottom:689px;letter-spacing:-0.15px;}
#t12_4884{left:189px;bottom:664px;letter-spacing:-0.14px;}
#t13_4884{left:521px;bottom:664px;letter-spacing:-0.12px;}
#t14_4884{left:81px;bottom:640px;letter-spacing:-0.15px;}
#t15_4884{left:142px;bottom:640px;letter-spacing:-0.17px;}
#t16_4884{left:189px;bottom:640px;letter-spacing:-0.16px;}
#t17_4884{left:428px;bottom:640px;letter-spacing:-0.14px;}
#t18_4884{left:521px;bottom:640px;letter-spacing:-0.11px;}
#t19_4884{left:521px;bottom:619px;letter-spacing:-0.11px;}
#t1a_4884{left:521px;bottom:602px;letter-spacing:-0.11px;}
#t1b_4884{left:521px;bottom:580px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1c_4884{left:81px;bottom:556px;letter-spacing:-0.17px;}
#t1d_4884{left:142px;bottom:556px;letter-spacing:-0.17px;}
#t1e_4884{left:189px;bottom:556px;letter-spacing:-0.16px;}
#t1f_4884{left:428px;bottom:556px;letter-spacing:-0.12px;}
#t1g_4884{left:521px;bottom:556px;letter-spacing:-0.11px;}
#t1h_4884{left:189px;bottom:532px;}
#t1i_4884{left:521px;bottom:532px;letter-spacing:-0.14px;}
#t1j_4884{left:521px;bottom:510px;letter-spacing:-0.11px;}
#t1k_4884{left:521px;bottom:493px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t1l_4884{left:521px;bottom:477px;letter-spacing:-0.11px;}
#t1m_4884{left:189px;bottom:452px;}
#t1n_4884{left:521px;bottom:452px;letter-spacing:-0.14px;}
#t1o_4884{left:521px;bottom:431px;letter-spacing:-0.11px;}
#t1p_4884{left:521px;bottom:414px;letter-spacing:-0.11px;}
#t1q_4884{left:521px;bottom:397px;letter-spacing:-0.11px;}
#t1r_4884{left:189px;bottom:373px;letter-spacing:-0.14px;}
#t1s_4884{left:521px;bottom:373px;letter-spacing:-0.12px;}
#t1t_4884{left:189px;bottom:348px;}
#t1u_4884{left:521px;bottom:348px;letter-spacing:-0.1px;}
#t1v_4884{left:521px;bottom:327px;letter-spacing:-0.11px;}
#t1w_4884{left:521px;bottom:310px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1x_4884{left:189px;bottom:286px;}
#t1y_4884{left:521px;bottom:286px;letter-spacing:-0.14px;}
#t1z_4884{left:521px;bottom:264px;letter-spacing:-0.11px;}
#t20_4884{left:521px;bottom:247px;letter-spacing:-0.11px;}
#t21_4884{left:189px;bottom:223px;}
#t22_4884{left:521px;bottom:223px;letter-spacing:-0.12px;}
#t23_4884{left:521px;bottom:202px;letter-spacing:-0.11px;}
#t24_4884{left:521px;bottom:185px;letter-spacing:-0.11px;}
#t25_4884{left:521px;bottom:168px;letter-spacing:-0.11px;}
#t26_4884{left:189px;bottom:144px;}
#t27_4884{left:521px;bottom:144px;letter-spacing:-0.15px;}
#t28_4884{left:521px;bottom:122px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t29_4884{left:141px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2a_4884{left:227px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2b_4884{left:232px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2c_4884{left:634px;bottom:1068px;letter-spacing:0.11px;}
#t2d_4884{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2e_4884{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t2f_4884{left:222px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2g_4884{left:241px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2h_4884{left:450px;bottom:1028px;letter-spacing:-0.13px;}
#t2i_4884{left:638px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2j_4884{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2k_4884{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4884{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4884{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4884{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4884{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4884{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4884" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4884Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4884" style="-webkit-user-select: none;"><object width="935" height="1210" data="4884/4884.svg" type="image/svg+xml" id="pdf4884" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4884" class="t s1_4884">2-362 </span><span id="t2_4884" class="t s1_4884">Vol. 4 </span>
<span id="t3_4884" class="t s2_4884">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4884" class="t s3_4884">1B1H </span><span id="t5_4884" class="t s3_4884">433 </span><span id="t6_4884" class="t s3_4884">IA32_PACKAGE_THERM_STATUS </span><span id="t7_4884" class="t s3_4884">Package </span><span id="t8_4884" class="t s3_4884">See Table 2-2. </span>
<span id="t9_4884" class="t s3_4884">1B2H </span><span id="ta_4884" class="t s3_4884">434 </span><span id="tb_4884" class="t s3_4884">IA32_PACKAGE_THERM_INTERRUPT </span><span id="tc_4884" class="t s3_4884">Package </span><span id="td_4884" class="t s3_4884">See Table 2-2. </span>
<span id="te_4884" class="t s3_4884">1C8H </span><span id="tf_4884" class="t s3_4884">456 </span><span id="tg_4884" class="t s3_4884">MSR_LBR_SELECT </span><span id="th_4884" class="t s3_4884">Thread </span><span id="ti_4884" class="t s3_4884">Last Branch Record Filtering Select Register (R/W) </span>
<span id="tj_4884" class="t s3_4884">See Section 18.9.2, “Filtering of Last Branch Records.” </span>
<span id="tk_4884" class="t s3_4884">0 </span><span id="tl_4884" class="t s3_4884">CPL_EQ_0 </span>
<span id="tm_4884" class="t s3_4884">1 </span><span id="tn_4884" class="t s3_4884">CPL_NEQ_0 </span>
<span id="to_4884" class="t s3_4884">2 </span><span id="tp_4884" class="t s3_4884">JCC </span>
<span id="tq_4884" class="t s3_4884">3 </span><span id="tr_4884" class="t s3_4884">NEAR_REL_CALL </span>
<span id="ts_4884" class="t s3_4884">4 </span><span id="tt_4884" class="t s3_4884">NEAR_IND_CALL </span>
<span id="tu_4884" class="t s3_4884">5 </span><span id="tv_4884" class="t s3_4884">NEAR_RET </span>
<span id="tw_4884" class="t s3_4884">6 </span><span id="tx_4884" class="t s3_4884">NEAR_IND_JMP </span>
<span id="ty_4884" class="t s3_4884">7 </span><span id="tz_4884" class="t s3_4884">NEAR_REL_JMP </span>
<span id="t10_4884" class="t s3_4884">8 </span><span id="t11_4884" class="t s3_4884">FAR_BRANCH </span>
<span id="t12_4884" class="t s3_4884">63:9 </span><span id="t13_4884" class="t s3_4884">Reserved </span>
<span id="t14_4884" class="t s3_4884">1C9H </span><span id="t15_4884" class="t s3_4884">457 </span><span id="t16_4884" class="t s3_4884">MSR_LASTBRANCH_TOS </span><span id="t17_4884" class="t s3_4884">Thread </span><span id="t18_4884" class="t s3_4884">Last Branch Record Stack TOS (R/W) </span>
<span id="t19_4884" class="t s3_4884">Contains an index (bits 0-2) that points to the MSR </span>
<span id="t1a_4884" class="t s3_4884">containing the most recent branch record. </span>
<span id="t1b_4884" class="t s3_4884">See MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1c_4884" class="t s3_4884">1D9H </span><span id="t1d_4884" class="t s3_4884">473 </span><span id="t1e_4884" class="t s3_4884">IA32_DEBUGCTL </span><span id="t1f_4884" class="t s3_4884">Thread </span><span id="t1g_4884" class="t s3_4884">Debug Control (R/W) </span>
<span id="t1h_4884" class="t s3_4884">0 </span><span id="t1i_4884" class="t s3_4884">LBR </span>
<span id="t1j_4884" class="t s3_4884">Setting this bit to 1 enables the processor to record a </span>
<span id="t1k_4884" class="t s3_4884">running trace of the most recent branches taken by the </span>
<span id="t1l_4884" class="t s3_4884">processor in the LBR stack. </span>
<span id="t1m_4884" class="t s3_4884">1 </span><span id="t1n_4884" class="t s3_4884">BTF </span>
<span id="t1o_4884" class="t s3_4884">Setting this bit to 1 enables the processor to treat </span>
<span id="t1p_4884" class="t s3_4884">EFLAGS.TF as single-step on branches instead of single- </span>
<span id="t1q_4884" class="t s3_4884">step on instructions. </span>
<span id="t1r_4884" class="t s3_4884">5:2 </span><span id="t1s_4884" class="t s3_4884">Reserved </span>
<span id="t1t_4884" class="t s3_4884">6 </span><span id="t1u_4884" class="t s3_4884">TR </span>
<span id="t1v_4884" class="t s3_4884">Setting this bit to 1 enables branch trace messages to </span>
<span id="t1w_4884" class="t s3_4884">be sent. </span>
<span id="t1x_4884" class="t s3_4884">7 </span><span id="t1y_4884" class="t s3_4884">BTS </span>
<span id="t1z_4884" class="t s3_4884">Setting this bit enables branch trace messages (BTMs) </span>
<span id="t20_4884" class="t s3_4884">to be logged in a BTS buffer. </span>
<span id="t21_4884" class="t s3_4884">8 </span><span id="t22_4884" class="t s3_4884">BTINT </span>
<span id="t23_4884" class="t s3_4884">When clear, BTMs are logged in a BTS buffer in circular </span>
<span id="t24_4884" class="t s3_4884">fashion. When this bit is set, an interrupt is generated </span>
<span id="t25_4884" class="t s3_4884">by the BTS facility when the BTS buffer is full. </span>
<span id="t26_4884" class="t s3_4884">9 </span><span id="t27_4884" class="t s3_4884">BTS_OFF_OS </span>
<span id="t28_4884" class="t s3_4884">When set, BTS or BTM is skipped if CPL = 0. </span>
<span id="t29_4884" class="t s4_4884">Table 2-53. </span><span id="t2a_4884" class="t s4_4884">Selected MSRs Supported by Intel® Xeon Phi™ Processors with a CPUID Signature </span>
<span id="t2b_4884" class="t s4_4884">DisplayFamily_DisplayModel Value of 06_57H or 06_85H </span><span id="t2c_4884" class="t s4_4884">(Contd.) </span>
<span id="t2d_4884" class="t s5_4884">Register </span>
<span id="t2e_4884" class="t s5_4884">Address </span><span id="t2f_4884" class="t s5_4884">Register Name / Bit Fields </span>
<span id="t2g_4884" class="t s5_4884">(Former MSR Name) </span>
<span id="t2h_4884" class="t s5_4884">Scope </span><span id="t2i_4884" class="t s5_4884">Bit Description </span>
<span id="t2j_4884" class="t s5_4884">Hex </span><span id="t2k_4884" class="t s5_4884">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
