Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Wed Jul 17 21:00:51 2024
| Host              : s7117-ftl running 64-bit Pop!_OS 22.04 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file fixed_point_pepu_timing_summary_routed.rpt -pb fixed_point_pepu_timing_summary_routed.pb -rpx fixed_point_pepu_timing_summary_routed.rpx -warn_on_violation
| Design            : fixed_point_pepu
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (35)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   67          inf        0.000                      0                   67           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pe/membrane_potential_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            membrane_potential[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.092ns  (logic 1.043ns (33.718%)  route 2.050ns (66.282%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y151        FDRE                         0.000     0.000 r  pe/membrane_potential_reg[5]/C
    SLICE_X66Y151        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  pe/membrane_potential_reg[5]/Q
                         net (fo=5, routed)           2.050     2.129    membrane_potential_OBUF[5]
    AM21                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.964     3.092 r  membrane_potential_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.092    membrane_potential[5]
    AM21                                                              r  membrane_potential[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 threshold[4]
                            (input port)
  Destination:            pu/out_spike_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.710ns  (logic 0.860ns (31.739%)  route 1.850ns (68.261%))
  Logic Levels:           4  (CARRY8=1 IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG21                                              0.000     0.000 r  threshold[4] (IN)
                         net (fo=0)                   0.000     0.000    threshold_IBUF[4]_inst/I
    AG21                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r  threshold_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552    threshold_IBUF[4]_inst/OUT
    AG21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r  threshold_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.796     2.348    pe/threshold_IBUF[4]
    SLICE_X66Y150        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.494 r  pe/out_spike0_carry_i_14/O
                         net (fo=1, routed)           0.010     2.504    pu/S[2]
    SLICE_X66Y150        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.162     2.666 r  pu/out_spike0_carry/CO[7]
                         net (fo=1, routed)           0.044     2.710    pu/p_1_in
    SLICE_X66Y150        FDRE                                         r  pu/out_spike_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_polarity
                            (input port)
  Destination:            pe/membrane_potential_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.637ns  (logic 1.019ns (38.631%)  route 1.619ns (61.369%))
  Logic Levels:           5  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL22                                              0.000     0.000 r  in_polarity (IN)
                         net (fo=0)                   0.000     0.000    in_polarity_IBUF_inst/I
    AL22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     0.564 r  in_polarity_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.564    in_polarity_IBUF_inst/OUT
    AL22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.564 r  in_polarity_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=17, routed)          1.558     2.121    pe/in_polarity_IBUF
    SLICE_X66Y151        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.270 r  pe/membrane_potential[7]_i_10/O
                         net (fo=1, routed)           0.009     2.279    pe/membrane_potential[7]_i_10_n_0
    SLICE_X66Y151        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.469 r  pe/membrane_potential_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.495    pe/membrane_potential_reg[7]_i_1_n_0
    SLICE_X66Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.611 r  pe/membrane_potential_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.026     2.637    pe/membrane_potential_reg[15]_i_1_n_8
    SLICE_X66Y152        FDRE                                         r  pe/membrane_potential_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_polarity
                            (input port)
  Destination:            pe/membrane_potential_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.636ns  (logic 1.019ns (38.646%)  route 1.618ns (61.354%))
  Logic Levels:           5  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL22                                              0.000     0.000 r  in_polarity (IN)
                         net (fo=0)                   0.000     0.000    in_polarity_IBUF_inst/I
    AL22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     0.564 r  in_polarity_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.564    in_polarity_IBUF_inst/OUT
    AL22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.564 r  in_polarity_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=17, routed)          1.558     2.121    pe/in_polarity_IBUF
    SLICE_X66Y151        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.270 r  pe/membrane_potential[7]_i_10/O
                         net (fo=1, routed)           0.009     2.279    pe/membrane_potential[7]_i_10_n_0
    SLICE_X66Y151        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.469 r  pe/membrane_potential_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.495    pe/membrane_potential_reg[7]_i_1_n_0
    SLICE_X66Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.611 r  pe/membrane_potential_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.025     2.636    pe/membrane_potential_reg[15]_i_1_n_10
    SLICE_X66Y152        FDRE                                         r  pe/membrane_potential_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_polarity
                            (input port)
  Destination:            pe/membrane_potential_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.624ns  (logic 1.006ns (38.327%)  route 1.619ns (61.673%))
  Logic Levels:           5  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL22                                              0.000     0.000 r  in_polarity (IN)
                         net (fo=0)                   0.000     0.000    in_polarity_IBUF_inst/I
    AL22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     0.564 r  in_polarity_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.564    in_polarity_IBUF_inst/OUT
    AL22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.564 r  in_polarity_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=17, routed)          1.558     2.121    pe/in_polarity_IBUF
    SLICE_X66Y151        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.270 r  pe/membrane_potential[7]_i_10/O
                         net (fo=1, routed)           0.009     2.279    pe/membrane_potential[7]_i_10_n_0
    SLICE_X66Y151        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.469 r  pe/membrane_potential_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.495    pe/membrane_potential_reg[7]_i_1_n_0
    SLICE_X66Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.598 r  pe/membrane_potential_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.026     2.624    pe/membrane_potential_reg[15]_i_1_n_9
    SLICE_X66Y152        FDRE                                         r  pe/membrane_potential_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_polarity
                            (input port)
  Destination:            pe/membrane_potential_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.606ns  (logic 0.989ns (37.940%)  route 1.618ns (62.060%))
  Logic Levels:           5  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL22                                              0.000     0.000 r  in_polarity (IN)
                         net (fo=0)                   0.000     0.000    in_polarity_IBUF_inst/I
    AL22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     0.564 r  in_polarity_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.564    in_polarity_IBUF_inst/OUT
    AL22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.564 r  in_polarity_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=17, routed)          1.558     2.121    pe/in_polarity_IBUF
    SLICE_X66Y151        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.270 r  pe/membrane_potential[7]_i_10/O
                         net (fo=1, routed)           0.009     2.279    pe/membrane_potential[7]_i_10_n_0
    SLICE_X66Y151        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.469 r  pe/membrane_potential_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.495    pe/membrane_potential_reg[7]_i_1_n_0
    SLICE_X66Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.581 r  pe/membrane_potential_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.025     2.606    pe/membrane_potential_reg[15]_i_1_n_11
    SLICE_X66Y152        FDRE                                         r  pe/membrane_potential_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_polarity
                            (input port)
  Destination:            pe/membrane_potential_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.603ns  (logic 0.985ns (37.830%)  route 1.619ns (62.170%))
  Logic Levels:           5  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL22                                              0.000     0.000 r  in_polarity (IN)
                         net (fo=0)                   0.000     0.000    in_polarity_IBUF_inst/I
    AL22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     0.564 r  in_polarity_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.564    in_polarity_IBUF_inst/OUT
    AL22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.564 r  in_polarity_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=17, routed)          1.558     2.121    pe/in_polarity_IBUF
    SLICE_X66Y151        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.270 r  pe/membrane_potential[7]_i_10/O
                         net (fo=1, routed)           0.009     2.279    pe/membrane_potential[7]_i_10_n_0
    SLICE_X66Y151        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.469 r  pe/membrane_potential_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.495    pe/membrane_potential_reg[7]_i_1_n_0
    SLICE_X66Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     2.577 r  pe/membrane_potential_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.026     2.603    pe/membrane_potential_reg[15]_i_1_n_12
    SLICE_X66Y152        FDRE                                         r  pe/membrane_potential_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_polarity
                            (input port)
  Destination:            pe/membrane_potential_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.596ns  (logic 0.979ns (37.701%)  route 1.618ns (62.299%))
  Logic Levels:           5  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL22                                              0.000     0.000 r  in_polarity (IN)
                         net (fo=0)                   0.000     0.000    in_polarity_IBUF_inst/I
    AL22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     0.564 r  in_polarity_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.564    in_polarity_IBUF_inst/OUT
    AL22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.564 r  in_polarity_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=17, routed)          1.558     2.121    pe/in_polarity_IBUF
    SLICE_X66Y151        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.270 r  pe/membrane_potential[7]_i_10/O
                         net (fo=1, routed)           0.009     2.279    pe/membrane_potential[7]_i_10_n_0
    SLICE_X66Y151        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.469 r  pe/membrane_potential_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.495    pe/membrane_potential_reg[7]_i_1_n_0
    SLICE_X66Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.571 r  pe/membrane_potential_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.025     2.596    pe/membrane_potential_reg[15]_i_1_n_14
    SLICE_X66Y152        FDRE                                         r  pe/membrane_potential_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_polarity
                            (input port)
  Destination:            pe/membrane_potential_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.588ns  (logic 0.970ns (37.469%)  route 1.619ns (62.531%))
  Logic Levels:           5  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL22                                              0.000     0.000 r  in_polarity (IN)
                         net (fo=0)                   0.000     0.000    in_polarity_IBUF_inst/I
    AL22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     0.564 r  in_polarity_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.564    in_polarity_IBUF_inst/OUT
    AL22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.564 r  in_polarity_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=17, routed)          1.558     2.121    pe/in_polarity_IBUF
    SLICE_X66Y151        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.270 r  pe/membrane_potential[7]_i_10/O
                         net (fo=1, routed)           0.009     2.279    pe/membrane_potential[7]_i_10_n_0
    SLICE_X66Y151        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.469 r  pe/membrane_potential_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.495    pe/membrane_potential_reg[7]_i_1_n_0
    SLICE_X66Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.562 r  pe/membrane_potential_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.026     2.588    pe/membrane_potential_reg[15]_i_1_n_13
    SLICE_X66Y152        FDRE                                         r  pe/membrane_potential_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_polarity
                            (input port)
  Destination:            pe/membrane_potential_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.576ns  (logic 0.959ns (37.217%)  route 1.618ns (62.783%))
  Logic Levels:           5  (CARRY8=2 IBUFCTRL=1 INBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL22                                              0.000     0.000 r  in_polarity (IN)
                         net (fo=0)                   0.000     0.000    in_polarity_IBUF_inst/I
    AL22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     0.564 r  in_polarity_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.564    in_polarity_IBUF_inst/OUT
    AL22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.564 r  in_polarity_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=17, routed)          1.558     2.121    pe/in_polarity_IBUF
    SLICE_X66Y151        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.270 r  pe/membrane_potential[7]_i_10/O
                         net (fo=1, routed)           0.009     2.279    pe/membrane_potential[7]_i_10_n_0
    SLICE_X66Y151        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.469 r  pe/membrane_potential_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.495    pe/membrane_potential_reg[7]_i_1_n_0
    SLICE_X66Y152        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.551 r  pe/membrane_potential_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.025     2.576    pe/membrane_potential_reg[15]_i_1_n_15
    SLICE_X66Y152        FDRE                                         r  pe/membrane_potential_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pe/membrane_potential_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pe/membrane_potential_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.116ns  (logic 0.070ns (60.234%)  route 0.046ns (39.766%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y152        FDRE                         0.000     0.000 r  pe/membrane_potential_reg[11]/C
    SLICE_X66Y152        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pe/membrane_potential_reg[11]/Q
                         net (fo=5, routed)           0.032     0.071    pe/Q[11]
    SLICE_X66Y152        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.085 r  pe/membrane_potential[15]_i_6/O
                         net (fo=1, routed)           0.007     0.092    pe/membrane_potential[15]_i_6_n_0
    SLICE_X66Y152        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.109 r  pe/membrane_potential_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.116    pe/membrane_potential_reg[15]_i_1_n_12
    SLICE_X66Y152        FDRE                                         r  pe/membrane_potential_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/membrane_potential_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pe/membrane_potential_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.116ns  (logic 0.070ns (60.234%)  route 0.046ns (39.766%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y151        FDRE                         0.000     0.000 r  pe/membrane_potential_reg[3]/C
    SLICE_X66Y151        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pe/membrane_potential_reg[3]/Q
                         net (fo=5, routed)           0.032     0.071    pe/Q[3]
    SLICE_X66Y151        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.085 r  pe/membrane_potential[7]_i_7/O
                         net (fo=1, routed)           0.007     0.092    pe/membrane_potential[7]_i_7_n_0
    SLICE_X66Y151        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.109 r  pe/membrane_potential_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.116    pe/membrane_potential_reg[7]_i_1_n_12
    SLICE_X66Y151        FDRE                                         r  pe/membrane_potential_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/membrane_potential_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pe/membrane_potential_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.116ns  (logic 0.070ns (60.155%)  route 0.046ns (39.845%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y151        FDRE                         0.000     0.000 r  pe/membrane_potential_reg[2]/C
    SLICE_X66Y151        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pe/membrane_potential_reg[2]/Q
                         net (fo=5, routed)           0.031     0.070    pe/Q[2]
    SLICE_X66Y151        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.084 r  pe/membrane_potential[7]_i_8/O
                         net (fo=1, routed)           0.008     0.092    pe/membrane_potential[7]_i_8_n_0
    SLICE_X66Y151        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.109 r  pe/membrane_potential_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.116    pe/membrane_potential_reg[7]_i_1_n_13
    SLICE_X66Y151        FDRE                                         r  pe/membrane_potential_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/membrane_potential_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pe/membrane_potential_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.120ns  (logic 0.070ns (58.310%)  route 0.050ns (41.690%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y152        FDRE                         0.000     0.000 r  pe/membrane_potential_reg[10]/C
    SLICE_X66Y152        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pe/membrane_potential_reg[10]/Q
                         net (fo=5, routed)           0.035     0.074    pe/Q[10]
    SLICE_X66Y152        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.088 r  pe/membrane_potential[15]_i_7/O
                         net (fo=1, routed)           0.008     0.096    pe/membrane_potential[15]_i_7_n_0
    SLICE_X66Y152        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.113 r  pe/membrane_potential_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.120    pe/membrane_potential_reg[15]_i_1_n_13
    SLICE_X66Y152        FDRE                                         r  pe/membrane_potential_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/membrane_potential_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pe/membrane_potential_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.120ns  (logic 0.070ns (58.111%)  route 0.050ns (41.889%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y152        FDRE                         0.000     0.000 r  pe/membrane_potential_reg[13]/C
    SLICE_X66Y152        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pe/membrane_potential_reg[13]/Q
                         net (fo=5, routed)           0.043     0.082    pe/Q[13]
    SLICE_X66Y152        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.031     0.113 r  pe/membrane_potential_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.007     0.120    pe/membrane_potential_reg[15]_i_1_n_9
    SLICE_X66Y152        FDRE                                         r  pe/membrane_potential_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/membrane_potential_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pe/membrane_potential_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.120ns  (logic 0.070ns (58.111%)  route 0.050ns (41.889%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y151        FDRE                         0.000     0.000 r  pe/membrane_potential_reg[5]/C
    SLICE_X66Y151        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pe/membrane_potential_reg[5]/Q
                         net (fo=5, routed)           0.043     0.082    pe/Q[5]
    SLICE_X66Y151        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.031     0.113 r  pe/membrane_potential_reg[7]_i_1/O[6]
                         net (fo=1, routed)           0.007     0.120    pe/membrane_potential_reg[7]_i_1_n_9
    SLICE_X66Y151        FDRE                                         r  pe/membrane_potential_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/membrane_potential_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pe/membrane_potential_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.121ns  (logic 0.079ns (65.461%)  route 0.042ns (34.539%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y152        FDRE                         0.000     0.000 r  pe/membrane_potential_reg[15]/C
    SLICE_X66Y152        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pe/membrane_potential_reg[15]/Q
                         net (fo=4, routed)           0.027     0.066    pe/Q[15]
    SLICE_X66Y152        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     0.089 r  pe/membrane_potential[15]_i_2/O
                         net (fo=1, routed)           0.008     0.097    pe/membrane_potential[15]_i_2_n_0
    SLICE_X66Y152        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.114 r  pe/membrane_potential_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.121    pe/membrane_potential_reg[15]_i_1_n_8
    SLICE_X66Y152        FDRE                                         r  pe/membrane_potential_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/membrane_potential_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pe/membrane_potential_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.122ns  (logic 0.079ns (65.004%)  route 0.043ns (34.996%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y151        FDRE                         0.000     0.000 r  pe/membrane_potential_reg[1]/C
    SLICE_X66Y151        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pe/membrane_potential_reg[1]/Q
                         net (fo=5, routed)           0.029     0.068    pe/Q[1]
    SLICE_X66Y151        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     0.091 r  pe/membrane_potential[7]_i_9/O
                         net (fo=1, routed)           0.007     0.098    pe/membrane_potential[7]_i_9_n_0
    SLICE_X66Y151        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.115 r  pe/membrane_potential_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.122    pe/membrane_potential_reg[7]_i_1_n_14
    SLICE_X66Y151        FDRE                                         r  pe/membrane_potential_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/membrane_potential_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pe/membrane_potential_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.125ns  (logic 0.079ns (63.015%)  route 0.046ns (36.985%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y151        FDRE                         0.000     0.000 r  pe/membrane_potential_reg[0]/C
    SLICE_X66Y151        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pe/membrane_potential_reg[0]/Q
                         net (fo=5, routed)           0.031     0.070    pe/Q[0]
    SLICE_X66Y151        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     0.092 r  pe/membrane_potential[7]_i_10/O
                         net (fo=1, routed)           0.008     0.100    pe/membrane_potential[7]_i_10_n_0
    SLICE_X66Y151        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     0.118 r  pe/membrane_potential_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.007     0.125    pe/membrane_potential_reg[7]_i_1_n_15
    SLICE_X66Y151        FDRE                                         r  pe/membrane_potential_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe/membrane_potential_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pe/membrane_potential_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.126ns  (logic 0.079ns (62.592%)  route 0.047ns (37.408%))
  Logic Levels:           3  (CARRY8=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y151        FDRE                         0.000     0.000 r  pe/membrane_potential_reg[7]/C
    SLICE_X66Y151        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  pe/membrane_potential_reg[7]/Q
                         net (fo=5, routed)           0.032     0.071    pe/Q[7]
    SLICE_X66Y151        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     0.094 r  pe/membrane_potential[7]_i_3/O
                         net (fo=1, routed)           0.008     0.102    pe/membrane_potential[7]_i_3_n_0
    SLICE_X66Y151        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.119 r  pe/membrane_potential_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.126    pe/membrane_potential_reg[7]_i_1_n_8
    SLICE_X66Y151        FDRE                                         r  pe/membrane_potential_reg[7]/D
  -------------------------------------------------------------------    -------------------





