# End time: 12:56:30 on Feb 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.test_dff.input_1e823f02a041d2f2284150dff1a661469368f239/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.test_dff(behavior) -L vunit_lib -L design_lib -L tb_lib -g/test_dff/runner_cfg="active python runner : true,enabled_test_cases : input,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.test_dff.input_1e823f02a041d2f2284150dff1a661469368f239/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 12:56:30 on Feb 03,2023
# ** Warning: Design size of 23581 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#         [22;96;49m25000 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Nula je upisana na aktivnu ivicu (test_DFF.vhd:70)
#         [22;96;49m42000 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Upisana 1 (test_DFF.vhd:75)
# Break in Subprogram stop at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
