{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590408494166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590408494167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 07:08:13 2020 " "Processing started: Mon May 25 07:08:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590408494167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408494167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408494167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590408494433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590408494434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file UC_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC_tb " "Found entity 1: UC_tb" {  } { { "UC_tb.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC.v 1 1 " "Found 1 design units, including 1 entities, in source file UC.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIGNEXT_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file SIGNEXT_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT_TB " "Found entity 1: SIGNEXT_TB" {  } { { "SIGNEXT_TB.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/SIGNEXT_TB.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIGNEXT.v 1 1 " "Found 1 design units, including 1 entities, in source file SIGNEXT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNEXT " "Found entity 1: SIGNEXT" {  } { { "SIGNEXT.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/SIGNEXT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SHIFTLEFT2_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file SHIFTLEFT2_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTLEFT2_TB " "Found entity 1: SHIFTLEFT2_TB" {  } { { "SHIFTLEFT2_TB.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/SHIFTLEFT2_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SHIFTLEFT2.v 1 1 " "Found 1 design units, including 1 entities, in source file SHIFTLEFT2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTLEFT2 " "Found entity 1: SHIFTLEFT2" {  } { { "SHIFTLEFT2.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/SHIFTLEFT2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTERS.v 1 1 " "Found 1 design units, including 1 entities, in source file REGISTERS.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTERS " "Found entity 1: REGISTERS" {  } { { "REGISTERS.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/REGISTERS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX5.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5 " "Found entity 1: MUX5" {  } { { "MUX5.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/MUX5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX3.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "MUX3.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/MUX3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX2.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/MUX2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX1.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX1 " "Found entity 1: MUX1" {  } { { "MUX1.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/MUX1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INST_MEM.v 1 1 " "Found 1 design units, including 1 entities, in source file INST_MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 INST_MEM " "Found entity 1: INST_MEM" {  } { { "INST_MEM.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/INST_MEM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DATAPATH_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file DATAPATH_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH_TB " "Found entity 1: DATAPATH_TB" {  } { { "DATAPATH_TB.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH_TB.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DATAPATH.v 1 1 " "Found 1 design units, including 1 entities, in source file DATAPATH.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DATAMEMORY_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file DATAMEMORY_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAMEMORY_TB " "Found entity 1: DATAMEMORY_TB" {  } { { "DATAMEMORY_TB.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DATAMEMORY.v 1 1 " "Found 1 design units, including 1 entities, in source file DATAMEMORY.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAMEMORY " "Found entity 1: DATAMEMORY" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CAND.v 1 1 " "Found 1 design units, including 1 entities, in source file CAND.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAND " "Found entity 1: CAND" {  } { { "CAND.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/CAND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505546 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU_TB.v " "Can't analyze file -- file ALU_TB.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1590408505547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUCONTROL_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUCONTROL_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUCONTROL_tb " "Found entity 1: ALUCONTROL_tb" {  } { { "ALUCONTROL_tb.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/ALUCONTROL_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUCONTROL.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUCONTROL.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUCONTROL " "Found entity 1: ALUCONTROL" {  } { { "ALUCONTROL.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/ALUCONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505548 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(27) " "Verilog HDL warning at ALU.v(27): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/ALU.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1590408505548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADDER_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file ADDER_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_TB " "Found entity 1: ADDER_TB" {  } { { "ADDER_TB.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/ADDER_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADDER.v 1 1 " "Found 1 design units, including 1 entities, in source file ADDER.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADD.v 1 1 " "Found 1 design units, including 1 entities, in source file ADD.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/ADD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUFFER0.v 1 1 " "Found 1 design units, including 1 entities, in source file BUFFER0.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER0 " "Found entity 1: BUFFER0" {  } { { "BUFFER0.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/BUFFER0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505552 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BUFFER01.v " "Can't analyze file -- file BUFFER01.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1590408505552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUFFER1.v 1 1 " "Found 1 design units, including 1 entities, in source file BUFFER1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER1 " "Found entity 1: BUFFER1" {  } { { "BUFFER1.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/BUFFER1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUFFER2.v 1 1 " "Found 1 design units, including 1 entities, in source file BUFFER2.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER2 " "Found entity 1: BUFFER2" {  } { { "BUFFER2.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/BUFFER2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUFFER3.v 1 1 " "Found 1 design units, including 1 entities, in source file BUFFER3.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER3 " "Found entity 1: BUFFER3" {  } { { "BUFFER3.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/BUFFER3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX4.v 1 1 " "Found 1 design units, including 1 entities, in source file MUX4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "MUX4.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/MUX4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SHIFTLEFT1.v 1 1 " "Found 1 design units, including 1 entities, in source file SHIFTLEFT1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTLEFT1 " "Found entity 1: SHIFTLEFT1" {  } { { "SHIFTLEFT1.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/SHIFTLEFT1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590408505555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505555 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regWrite2 DATAPATH.v(178) " "Verilog HDL Implicit Net warning at DATAPATH.v(178): created implicit net for \"regWrite2\"" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408505555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATAPATH " "Elaborating entity \"DATAPATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590408505633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 MUX4:p21 " "Elaborating entity \"MUX4\" for hierarchy \"MUX4:p21\"" {  } { { "DATAPATH.v" "p21" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408505679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:p1 " "Elaborating entity \"PC\" for hierarchy \"PC:p1\"" {  } { { "DATAPATH.v" "p1" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408505681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD ADD:p2 " "Elaborating entity \"ADD\" for hierarchy \"ADD:p2\"" {  } { { "DATAPATH.v" "p2" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408505688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST_MEM INST_MEM:p3 " "Elaborating entity \"INST_MEM\" for hierarchy \"INST_MEM:p3\"" {  } { { "DATAPATH.v" "p3" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408505691 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "MR INST_MEM.v(6) " "Verilog HDL warning at INST_MEM.v(6): object MR used but never assigned" {  } { { "INST_MEM.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/INST_MEM.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1590408505705 "|DATAPATH|INST_MEM:p3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MR 0 INST_MEM.v(6) " "Net \"MR\" at INST_MEM.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "INST_MEM.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/INST_MEM.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1590408505896 "|DATAPATH|INST_MEM:p3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER0 BUFFER0:p17 " "Elaborating entity \"BUFFER0\" for hierarchy \"BUFFER0:p17\"" {  } { { "DATAPATH.v" "p17" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408505963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTERS REGISTERS:p7 " "Elaborating entity \"REGISTERS\" for hierarchy \"REGISTERS:p7\"" {  } { { "DATAPATH.v" "p7" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408505967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTLEFT1 SHIFTLEFT1:p22 " "Elaborating entity \"SHIFTLEFT1\" for hierarchy \"SHIFTLEFT1:p22\"" {  } { { "DATAPATH.v" "p22" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408505976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:p12 " "Elaborating entity \"UC\" for hierarchy \"UC:p12\"" {  } { { "DATAPATH.v" "p12" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408505978 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(16) " "Verilog HDL Case Statement warning at UC.v(16): incomplete case statement has no default case item" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1590408505979 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1590408505979 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSrc UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"aluSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1590408505980 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1590408505980 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memToReg UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"memToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1590408505980 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1590408505980 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1590408505980 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1590408505980 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1590408505980 "|DATAPATH|UC:p12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOp UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1590408505980 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[0\] UC.v(16) " "Inferred latch for \"aluOp\[0\]\" at UC.v(16)" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505980 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[1\] UC.v(16) " "Inferred latch for \"aluOp\[1\]\" at UC.v(16)" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505980 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[2\] UC.v(16) " "Inferred latch for \"aluOp\[2\]\" at UC.v(16)" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505980 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOp\[3\] UC.v(16) " "Inferred latch for \"aluOp\[3\]\" at UC.v(16)" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505980 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch UC.v(16) " "Inferred latch for \"branch\" at UC.v(16)" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505980 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite UC.v(16) " "Inferred latch for \"memWrite\" at UC.v(16)" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505980 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead UC.v(16) " "Inferred latch for \"memRead\" at UC.v(16)" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505980 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite UC.v(16) " "Inferred latch for \"regWrite\" at UC.v(16)" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505981 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToReg UC.v(16) " "Inferred latch for \"memToReg\" at UC.v(16)" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505981 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump UC.v(16) " "Inferred latch for \"jump\" at UC.v(16)" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505981 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrc UC.v(16) " "Inferred latch for \"aluSrc\" at UC.v(16)" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505981 "|DATAPATH|UC:p12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst UC.v(16) " "Inferred latch for \"regDst\" at UC.v(16)" {  } { { "UC.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408505981 "|DATAPATH|UC:p12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNEXT SIGNEXT:p10 " "Elaborating entity \"SIGNEXT\" for hierarchy \"SIGNEXT:p10\"" {  } { { "DATAPATH.v" "p10" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408505981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER1 BUFFER1:p18 " "Elaborating entity \"BUFFER1\" for hierarchy \"BUFFER1:p18\"" {  } { { "DATAPATH.v" "p18" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408505983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX1 MUX1:p6 " "Elaborating entity \"MUX1\" for hierarchy \"MUX1:p6\"" {  } { { "DATAPATH.v" "p6" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408505987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUCONTROL ALUCONTROL:p11 " "Elaborating entity \"ALUCONTROL\" for hierarchy \"ALUCONTROL:p11\"" {  } { { "DATAPATH.v" "p11" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408505988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:p8 " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:p8\"" {  } { { "DATAPATH.v" "p8" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408505990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:p15 " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:p15\"" {  } { { "DATAPATH.v" "p15" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408505991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTLEFT2 SHIFTLEFT2:p14 " "Elaborating entity \"SHIFTLEFT2\" for hierarchy \"SHIFTLEFT2:p14\"" {  } { { "DATAPATH.v" "p14" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408505993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:p9 " "Elaborating entity \"ALU\" for hierarchy \"ALU:p9\"" {  } { { "DATAPATH.v" "p9" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408505994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5 MUX5:p5 " "Elaborating entity \"MUX5\" for hierarchy \"MUX5:p5\"" {  } { { "DATAPATH.v" "p5" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408506009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3 MUX3:p13 " "Elaborating entity \"MUX3\" for hierarchy \"MUX3:p13\"" {  } { { "DATAPATH.v" "p13" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408506010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER2 BUFFER2:p19 " "Elaborating entity \"BUFFER2\" for hierarchy \"BUFFER2:p19\"" {  } { { "DATAPATH.v" "p19" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408506011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAND CAND:p4 " "Elaborating entity \"CAND\" for hierarchy \"CAND:p4\"" {  } { { "DATAPATH.v" "p4" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408506015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAMEMORY DATAMEMORY:p16 " "Elaborating entity \"DATAMEMORY\" for hierarchy \"DATAMEMORY:p16\"" {  } { { "DATAPATH.v" "p16" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408506016 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "readData DATAMEMORY.v(13) " "Verilog HDL Always Construct warning at DATAMEMORY.v(13): inferring latch(es) for variable \"readData\", which holds its previous value in one or more paths through the always construct" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1590408506017 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[0\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[0\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506017 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[1\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[1\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506017 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[2\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[2\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506017 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[3\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[3\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506017 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[4\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[4\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506017 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[5\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[5\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506017 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[6\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[6\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506017 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[7\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[7\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506017 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[8\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[8\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506017 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[9\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[9\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506017 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[10\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[10\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506017 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[11\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[11\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506017 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[12\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[12\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506017 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[13\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[13\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[14\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[14\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[15\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[15\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[16\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[16\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[17\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[17\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[18\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[18\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[19\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[19\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[20\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[20\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[21\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[21\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[22\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[22\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[23\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[23\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[24\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[24\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[25\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[25\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[26\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[26\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[27\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[27\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[28\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[28\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[29\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[29\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[30\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[30\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readData\[31\] DATAMEMORY.v(19) " "Inferred latch for \"readData\[31\]\" at DATAMEMORY.v(19)" {  } { { "DATAMEMORY.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAMEMORY.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506018 "|DATAPATH|DATAMEMORY:p16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER3 BUFFER3:p20 " "Elaborating entity \"BUFFER3\" for hierarchy \"BUFFER3:p20\"" {  } { { "DATAPATH.v" "p20" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590408506019 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[0\] GND " "Pin \"pruebaInstruccion\[0\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[1\] GND " "Pin \"pruebaInstruccion\[1\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[2\] GND " "Pin \"pruebaInstruccion\[2\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[3\] GND " "Pin \"pruebaInstruccion\[3\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[4\] GND " "Pin \"pruebaInstruccion\[4\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[5\] GND " "Pin \"pruebaInstruccion\[5\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[6\] GND " "Pin \"pruebaInstruccion\[6\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[7\] GND " "Pin \"pruebaInstruccion\[7\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[8\] GND " "Pin \"pruebaInstruccion\[8\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[9\] GND " "Pin \"pruebaInstruccion\[9\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[10\] GND " "Pin \"pruebaInstruccion\[10\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[11\] GND " "Pin \"pruebaInstruccion\[11\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[12\] GND " "Pin \"pruebaInstruccion\[12\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[13\] GND " "Pin \"pruebaInstruccion\[13\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[14\] GND " "Pin \"pruebaInstruccion\[14\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[15\] GND " "Pin \"pruebaInstruccion\[15\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[16\] GND " "Pin \"pruebaInstruccion\[16\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[17\] GND " "Pin \"pruebaInstruccion\[17\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[18\] GND " "Pin \"pruebaInstruccion\[18\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[19\] GND " "Pin \"pruebaInstruccion\[19\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[20\] GND " "Pin \"pruebaInstruccion\[20\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[21\] GND " "Pin \"pruebaInstruccion\[21\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[22\] GND " "Pin \"pruebaInstruccion\[22\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[23\] GND " "Pin \"pruebaInstruccion\[23\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[24\] GND " "Pin \"pruebaInstruccion\[24\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[25\] GND " "Pin \"pruebaInstruccion\[25\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[26\] GND " "Pin \"pruebaInstruccion\[26\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[27\] GND " "Pin \"pruebaInstruccion\[27\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[28\] GND " "Pin \"pruebaInstruccion\[28\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[29\] GND " "Pin \"pruebaInstruccion\[29\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[30\] GND " "Pin \"pruebaInstruccion\[30\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaInstruccion\[31\] GND " "Pin \"pruebaInstruccion\[31\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaInstruccion[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[0\] GND " "Pin \"pruebaDatoSalida\[0\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[1\] GND " "Pin \"pruebaDatoSalida\[1\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[2\] GND " "Pin \"pruebaDatoSalida\[2\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[3\] GND " "Pin \"pruebaDatoSalida\[3\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[4\] GND " "Pin \"pruebaDatoSalida\[4\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[5\] GND " "Pin \"pruebaDatoSalida\[5\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[6\] GND " "Pin \"pruebaDatoSalida\[6\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[7\] GND " "Pin \"pruebaDatoSalida\[7\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[8\] GND " "Pin \"pruebaDatoSalida\[8\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[9\] GND " "Pin \"pruebaDatoSalida\[9\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[10\] GND " "Pin \"pruebaDatoSalida\[10\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[11\] GND " "Pin \"pruebaDatoSalida\[11\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[12\] GND " "Pin \"pruebaDatoSalida\[12\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[13\] GND " "Pin \"pruebaDatoSalida\[13\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[14\] GND " "Pin \"pruebaDatoSalida\[14\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[15\] GND " "Pin \"pruebaDatoSalida\[15\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[16\] GND " "Pin \"pruebaDatoSalida\[16\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[17\] GND " "Pin \"pruebaDatoSalida\[17\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[18\] GND " "Pin \"pruebaDatoSalida\[18\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[19\] GND " "Pin \"pruebaDatoSalida\[19\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[20\] GND " "Pin \"pruebaDatoSalida\[20\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[21\] GND " "Pin \"pruebaDatoSalida\[21\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[22\] GND " "Pin \"pruebaDatoSalida\[22\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[23\] GND " "Pin \"pruebaDatoSalida\[23\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[24\] GND " "Pin \"pruebaDatoSalida\[24\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[25\] GND " "Pin \"pruebaDatoSalida\[25\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[26\] GND " "Pin \"pruebaDatoSalida\[26\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[27\] GND " "Pin \"pruebaDatoSalida\[27\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[28\] GND " "Pin \"pruebaDatoSalida\[28\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[29\] GND " "Pin \"pruebaDatoSalida\[29\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[30\] GND " "Pin \"pruebaDatoSalida\[30\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pruebaDatoSalida\[31\] GND " "Pin \"pruebaDatoSalida\[31\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|pruebaDatoSalida[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direccionASaltar\[0\] GND " "Pin \"direccionASaltar\[0\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|direccionASaltar[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "direccionASaltar\[1\] GND " "Pin \"direccionASaltar\[1\]\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|direccionASaltar[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "selMux5db GND " "Pin \"selMux5db\" is stuck at GND" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1590408506574 "|DATAPATH|selMux5db"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1590408506574 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "170 " "170 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1590408506607 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590408506625 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590408506625 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590408506625 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590408506625 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/output_files/DATAPATH.map.smsg " "Generated suppressed messages file /home/jorozco/Documentos/semArq/Datapath/DATAPATH/output_files/DATAPATH.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "909 " "Peak virtual memory: 909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590408506762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 07:08:26 2020 " "Processing ended: Mon May 25 07:08:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590408506762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590408506762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590408506762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590408506762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1590408508103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590408508104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 07:08:27 2020 " "Processing started: Mon May 25 07:08:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590408508104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1590408508104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1590408508104 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1590408508178 ""}
{ "Info" "0" "" "Project  = DATAPATH" {  } {  } 0 0 "Project  = DATAPATH" 0 0 "Fitter" 0 0 1590408508179 ""}
{ "Info" "0" "" "Revision = DATAPATH" {  } {  } 0 0 "Revision = DATAPATH" 0 0 "Fitter" 0 0 1590408508179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1590408508241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1590408508241 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "DATAPATH 5M570ZF256C4 " "Automatically selected device 5M570ZF256C4 for design DATAPATH" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1590408508949 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1590408508949 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1590408509094 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1590408509102 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256C4 " "Device 5M1270ZF256C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590408509226 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256C4 " "Device 5M2210ZF256C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590408509226 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1590408509226 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 98 " "No exact pin location assignment(s) for 98 pins of 98 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1590408509251 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DATAPATH.sdc " "Synopsys Design Constraints File file not found: 'DATAPATH.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1590408509298 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1590408509299 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1590408509306 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1590408509306 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590408509306 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590408509306 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1590408509306 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1590408509306 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590408509314 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590408509315 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1590408509319 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN H5 " "Automatically promoted signal \"clk\" to use Global clock in PIN H5" {  } { { "DATAPATH.v" "" { Text "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/DATAPATH.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1590408509329 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1590408509329 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1590408509335 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1590408509348 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1590408509360 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1590408509361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1590408509361 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1590408509361 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "97 unused 3.3V 0 97 0 " "Number of I/O pins in group: 97 (unused VREF, 3.3V VCCIO, 0 input, 97 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1590408509362 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1590408509362 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1590408509362 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 77 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590408509362 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 81 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590408509362 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1590408509362 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1590408509362 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590408509389 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1590408509404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1590408509558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590408509702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1590408509705 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1590408510260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590408510260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1590408510277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1590408510396 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1590408510396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1590408510454 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1590408510454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590408510455 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1590408510468 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590408510474 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1590408510501 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jorozco/Documentos/semArq/Datapath/DATAPATH/output_files/DATAPATH.fit.smsg " "Generated suppressed messages file /home/jorozco/Documentos/semArq/Datapath/DATAPATH/output_files/DATAPATH.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1590408510554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1097 " "Peak virtual memory: 1097 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590408510575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 07:08:30 2020 " "Processing ended: Mon May 25 07:08:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590408510575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590408510575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590408510575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1590408510575 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1590408512009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590408512010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 07:08:31 2020 " "Processing started: Mon May 25 07:08:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590408512010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1590408512010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1590408512010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1590408512273 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1590408512321 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1590408512327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "816 " "Peak virtual memory: 816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590408512433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 07:08:32 2020 " "Processing ended: Mon May 25 07:08:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590408512433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590408512433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590408512433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1590408512433 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1590408512802 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1590408513783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590408513784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 07:08:33 2020 " "Processing started: Mon May 25 07:08:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590408513784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1590408513784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DATAPATH -c DATAPATH " "Command: quartus_sta DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1590408513784 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1590408513862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1590408513970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1590408513970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1590408514164 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1590408514265 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DATAPATH.sdc " "Synopsys Design Constraints File file not found: 'DATAPATH.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1590408514303 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1590408514303 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590408514306 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590408514306 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1590408514308 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1590408514315 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1590408514315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.332 " "Worst-case setup slack is -6.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590408514316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590408514316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.332            -279.552 clk  " "   -6.332            -279.552 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590408514316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590408514316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.719 " "Worst-case hold slack is 1.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590408514317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590408514317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.719               0.000 clk  " "    1.719               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590408514317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590408514317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1590408514317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1590408514318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590408514319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590408514319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590408514319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590408514319 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1590408514330 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1590408514337 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1590408514338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590408514364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 07:08:34 2020 " "Processing ended: Mon May 25 07:08:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590408514364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590408514364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590408514364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1590408514364 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1590408515625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590408515627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 07:08:35 2020 " "Processing started: Mon May 25 07:08:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590408515627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1590408515627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1590408515627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1590408515946 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DATAPATH.vo /home/jorozco/Documentos/semArq/Datapath/DATAPATH/simulation/modelsim/ simulation " "Generated file DATAPATH.vo in folder \"/home/jorozco/Documentos/semArq/Datapath/DATAPATH/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1590408515988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1031 " "Peak virtual memory: 1031 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590408516011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 07:08:36 2020 " "Processing ended: Mon May 25 07:08:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590408516011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590408516011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590408516011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1590408516011 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Quartus Prime Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1590408516169 ""}
