// Seed: 2297158812
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1
);
  if (1) tri id_3;
  else begin : LABEL_0
    assign id_3 = 1;
  end
  id_4 :
  assert property (@(posedge 1) id_3 ? id_4 : id_4 ? id_4 : id_3)
  else;
  assign id_4 = id_0;
  wire id_5;
  wire id_6;
  always #0;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
