Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jul 24 19:35:58 2024
| Host         : LAPTOP-EQBIQTIM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MMU_timing_summary_routed.rpt -pb MMU_timing_summary_routed.pb -rpx MMU_timing_summary_routed.rpx -warn_on_violation
| Design       : MMU
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: rw_ena (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: start (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sram_ena_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sram_table_reg[1][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sram_table_reg[2][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sram_table_reg[3][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sram_table_reg[4][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sram_table_reg[5][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sram_table_reg[6][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sram_table_reg[7][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sram_table_reg[8][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: stop_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.078        0.000                      0                 1597        0.167        0.000                      0                 1597        1.300        0.000                       0                   575  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 1.800}        3.600           277.778         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.078        0.000                      0                 1597        0.167        0.000                      0                 1597        1.300        0.000                       0                   575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[21][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (sys_clk rise@3.600ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.697ns (24.502%)  route 2.148ns (75.498%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.062ns = ( 7.662 - 3.600 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.562     4.527    clk_IBUF_BUFG
    SLICE_X106Y68        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.379     4.906 f  count_reg[1]/Q
                         net (fo=138, routed)         0.508     5.414    SRAM_dut/SRAM_reg[11][0]_0[1]
    SLICE_X107Y68        LUT3 (Prop_lut3_I0_O)        0.105     5.519 r  SRAM_dut/SRAM[5][7]_i_4/O
                         net (fo=4, routed)           0.403     5.922    SRAM_dut/SRAM[5][7]_i_4_n_0
    SLICE_X106Y68        LUT6 (Prop_lut6_I2_O)        0.105     6.027 r  SRAM_dut/SRAM[21][7]_i_3/O
                         net (fo=4, routed)           0.590     6.617    SRAM_dut/SRAM[21][7]_i_3_n_0
    SLICE_X110Y66        LUT4 (Prop_lut4_I1_O)        0.108     6.725 r  SRAM_dut/SRAM[21][7]_i_1/O
                         net (fo=8, routed)           0.646     7.371    SRAM_dut/SRAM[21][7]_i_1_n_0
    SLICE_X112Y65        FDRE                                         r  SRAM_dut/SRAM_reg[21][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.600     3.600 r  
    U14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     4.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     6.176    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.409     7.662    SRAM_dut/clk_IBUF_BUFG
    SLICE_X112Y65        FDRE                                         r  SRAM_dut/SRAM_reg[21][5]/C
                         clock pessimism              0.408     8.070    
                         clock uncertainty           -0.035     8.034    
    SLICE_X112Y65        FDRE (Setup_fdre_C_R)       -0.585     7.449    SRAM_dut/SRAM_reg[21][5]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[21][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (sys_clk rise@3.600ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.697ns (24.284%)  route 2.173ns (75.716%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 7.664 - 3.600 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.562     4.527    clk_IBUF_BUFG
    SLICE_X106Y68        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.379     4.906 f  count_reg[1]/Q
                         net (fo=138, routed)         0.508     5.414    SRAM_dut/SRAM_reg[11][0]_0[1]
    SLICE_X107Y68        LUT3 (Prop_lut3_I0_O)        0.105     5.519 r  SRAM_dut/SRAM[5][7]_i_4/O
                         net (fo=4, routed)           0.403     5.922    SRAM_dut/SRAM[5][7]_i_4_n_0
    SLICE_X106Y68        LUT6 (Prop_lut6_I2_O)        0.105     6.027 r  SRAM_dut/SRAM[21][7]_i_3/O
                         net (fo=4, routed)           0.590     6.617    SRAM_dut/SRAM[21][7]_i_3_n_0
    SLICE_X110Y66        LUT4 (Prop_lut4_I1_O)        0.108     6.725 r  SRAM_dut/SRAM[21][7]_i_1/O
                         net (fo=8, routed)           0.672     7.397    SRAM_dut/SRAM[21][7]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  SRAM_dut/SRAM_reg[21][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.600     3.600 r  
    U14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     4.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     6.176    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.411     7.664    SRAM_dut/clk_IBUF_BUFG
    SLICE_X111Y63        FDRE                                         r  SRAM_dut/SRAM_reg[21][2]/C
                         clock pessimism              0.408     8.072    
                         clock uncertainty           -0.035     8.036    
    SLICE_X111Y63        FDRE (Setup_fdre_C_R)       -0.514     7.522    SRAM_dut/SRAM_reg[21][2]
  -------------------------------------------------------------------
                         required time                          7.522    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[21][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (sys_clk rise@3.600ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.697ns (24.284%)  route 2.173ns (75.716%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 7.664 - 3.600 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.562     4.527    clk_IBUF_BUFG
    SLICE_X106Y68        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.379     4.906 f  count_reg[1]/Q
                         net (fo=138, routed)         0.508     5.414    SRAM_dut/SRAM_reg[11][0]_0[1]
    SLICE_X107Y68        LUT3 (Prop_lut3_I0_O)        0.105     5.519 r  SRAM_dut/SRAM[5][7]_i_4/O
                         net (fo=4, routed)           0.403     5.922    SRAM_dut/SRAM[5][7]_i_4_n_0
    SLICE_X106Y68        LUT6 (Prop_lut6_I2_O)        0.105     6.027 r  SRAM_dut/SRAM[21][7]_i_3/O
                         net (fo=4, routed)           0.590     6.617    SRAM_dut/SRAM[21][7]_i_3_n_0
    SLICE_X110Y66        LUT4 (Prop_lut4_I1_O)        0.108     6.725 r  SRAM_dut/SRAM[21][7]_i_1/O
                         net (fo=8, routed)           0.672     7.397    SRAM_dut/SRAM[21][7]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  SRAM_dut/SRAM_reg[21][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.600     3.600 r  
    U14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     4.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     6.176    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.411     7.664    SRAM_dut/clk_IBUF_BUFG
    SLICE_X111Y63        FDRE                                         r  SRAM_dut/SRAM_reg[21][3]/C
                         clock pessimism              0.408     8.072    
                         clock uncertainty           -0.035     8.036    
    SLICE_X111Y63        FDRE (Setup_fdre_C_R)       -0.514     7.522    SRAM_dut/SRAM_reg[21][3]
  -------------------------------------------------------------------
                         required time                          7.522    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[21][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (sys_clk rise@3.600ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.697ns (24.284%)  route 2.173ns (75.716%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 7.664 - 3.600 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.562     4.527    clk_IBUF_BUFG
    SLICE_X106Y68        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.379     4.906 f  count_reg[1]/Q
                         net (fo=138, routed)         0.508     5.414    SRAM_dut/SRAM_reg[11][0]_0[1]
    SLICE_X107Y68        LUT3 (Prop_lut3_I0_O)        0.105     5.519 r  SRAM_dut/SRAM[5][7]_i_4/O
                         net (fo=4, routed)           0.403     5.922    SRAM_dut/SRAM[5][7]_i_4_n_0
    SLICE_X106Y68        LUT6 (Prop_lut6_I2_O)        0.105     6.027 r  SRAM_dut/SRAM[21][7]_i_3/O
                         net (fo=4, routed)           0.590     6.617    SRAM_dut/SRAM[21][7]_i_3_n_0
    SLICE_X110Y66        LUT4 (Prop_lut4_I1_O)        0.108     6.725 r  SRAM_dut/SRAM[21][7]_i_1/O
                         net (fo=8, routed)           0.672     7.397    SRAM_dut/SRAM[21][7]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  SRAM_dut/SRAM_reg[21][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.600     3.600 r  
    U14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     4.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     6.176    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.411     7.664    SRAM_dut/clk_IBUF_BUFG
    SLICE_X111Y63        FDRE                                         r  SRAM_dut/SRAM_reg[21][4]/C
                         clock pessimism              0.408     8.072    
                         clock uncertainty           -0.035     8.036    
    SLICE_X111Y63        FDRE (Setup_fdre_C_R)       -0.514     7.522    SRAM_dut/SRAM_reg[21][4]
  -------------------------------------------------------------------
                         required time                          7.522    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[21][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (sys_clk rise@3.600ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.697ns (24.284%)  route 2.173ns (75.716%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 7.664 - 3.600 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.562     4.527    clk_IBUF_BUFG
    SLICE_X106Y68        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.379     4.906 f  count_reg[1]/Q
                         net (fo=138, routed)         0.508     5.414    SRAM_dut/SRAM_reg[11][0]_0[1]
    SLICE_X107Y68        LUT3 (Prop_lut3_I0_O)        0.105     5.519 r  SRAM_dut/SRAM[5][7]_i_4/O
                         net (fo=4, routed)           0.403     5.922    SRAM_dut/SRAM[5][7]_i_4_n_0
    SLICE_X106Y68        LUT6 (Prop_lut6_I2_O)        0.105     6.027 r  SRAM_dut/SRAM[21][7]_i_3/O
                         net (fo=4, routed)           0.590     6.617    SRAM_dut/SRAM[21][7]_i_3_n_0
    SLICE_X110Y66        LUT4 (Prop_lut4_I1_O)        0.108     6.725 r  SRAM_dut/SRAM[21][7]_i_1/O
                         net (fo=8, routed)           0.672     7.397    SRAM_dut/SRAM[21][7]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  SRAM_dut/SRAM_reg[21][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.600     3.600 r  
    U14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     4.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     6.176    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.411     7.664    SRAM_dut/clk_IBUF_BUFG
    SLICE_X111Y63        FDRE                                         r  SRAM_dut/SRAM_reg[21][6]/C
                         clock pessimism              0.408     8.072    
                         clock uncertainty           -0.035     8.036    
    SLICE_X111Y63        FDRE (Setup_fdre_C_R)       -0.514     7.522    SRAM_dut/SRAM_reg[21][6]
  -------------------------------------------------------------------
                         required time                          7.522    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[21][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (sys_clk rise@3.600ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.697ns (24.284%)  route 2.173ns (75.716%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.064ns = ( 7.664 - 3.600 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.562     4.527    clk_IBUF_BUFG
    SLICE_X106Y68        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.379     4.906 f  count_reg[1]/Q
                         net (fo=138, routed)         0.508     5.414    SRAM_dut/SRAM_reg[11][0]_0[1]
    SLICE_X107Y68        LUT3 (Prop_lut3_I0_O)        0.105     5.519 r  SRAM_dut/SRAM[5][7]_i_4/O
                         net (fo=4, routed)           0.403     5.922    SRAM_dut/SRAM[5][7]_i_4_n_0
    SLICE_X106Y68        LUT6 (Prop_lut6_I2_O)        0.105     6.027 r  SRAM_dut/SRAM[21][7]_i_3/O
                         net (fo=4, routed)           0.590     6.617    SRAM_dut/SRAM[21][7]_i_3_n_0
    SLICE_X110Y66        LUT4 (Prop_lut4_I1_O)        0.108     6.725 r  SRAM_dut/SRAM[21][7]_i_1/O
                         net (fo=8, routed)           0.672     7.397    SRAM_dut/SRAM[21][7]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  SRAM_dut/SRAM_reg[21][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.600     3.600 r  
    U14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     4.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     6.176    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.411     7.664    SRAM_dut/clk_IBUF_BUFG
    SLICE_X111Y63        FDRE                                         r  SRAM_dut/SRAM_reg[21][7]/C
                         clock pessimism              0.408     8.072    
                         clock uncertainty           -0.035     8.036    
    SLICE_X111Y63        FDRE (Setup_fdre_C_R)       -0.514     7.522    SRAM_dut/SRAM_reg[21][7]
  -------------------------------------------------------------------
                         required time                          7.522    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[48][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (sys_clk rise@3.600ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.697ns (24.432%)  route 2.156ns (75.568%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns = ( 7.660 - 3.600 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.562     4.527    clk_IBUF_BUFG
    SLICE_X106Y68        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.379     4.906 f  count_reg[1]/Q
                         net (fo=138, routed)         0.665     5.571    SRAM_dut/SRAM_reg[11][0]_0[1]
    SLICE_X108Y67        LUT3 (Prop_lut3_I0_O)        0.105     5.676 r  SRAM_dut/SRAM[0][7]_i_4/O
                         net (fo=4, routed)           0.389     6.065    SRAM_dut/SRAM[0][7]_i_4_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I2_O)        0.105     6.170 r  SRAM_dut/SRAM[16][7]_i_3/O
                         net (fo=4, routed)           0.444     6.614    SRAM_dut/SRAM[16][7]_i_3_n_0
    SLICE_X107Y65        LUT4 (Prop_lut4_I1_O)        0.108     6.722 r  SRAM_dut/SRAM[48][7]_i_1/O
                         net (fo=8, routed)           0.658     7.379    SRAM_dut/SRAM[48][7]_i_1_n_0
    SLICE_X107Y65        FDRE                                         r  SRAM_dut/SRAM_reg[48][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.600     3.600 r  
    U14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     4.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     6.176    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.407     7.660    SRAM_dut/clk_IBUF_BUFG
    SLICE_X107Y65        FDRE                                         r  SRAM_dut/SRAM_reg[48][0]/C
                         clock pessimism              0.444     8.104    
                         clock uncertainty           -0.035     8.068    
    SLICE_X107Y65        FDRE (Setup_fdre_C_R)       -0.514     7.554    SRAM_dut/SRAM_reg[48][0]
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[48][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (sys_clk rise@3.600ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.697ns (24.432%)  route 2.156ns (75.568%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns = ( 7.660 - 3.600 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.562     4.527    clk_IBUF_BUFG
    SLICE_X106Y68        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.379     4.906 f  count_reg[1]/Q
                         net (fo=138, routed)         0.665     5.571    SRAM_dut/SRAM_reg[11][0]_0[1]
    SLICE_X108Y67        LUT3 (Prop_lut3_I0_O)        0.105     5.676 r  SRAM_dut/SRAM[0][7]_i_4/O
                         net (fo=4, routed)           0.389     6.065    SRAM_dut/SRAM[0][7]_i_4_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I2_O)        0.105     6.170 r  SRAM_dut/SRAM[16][7]_i_3/O
                         net (fo=4, routed)           0.444     6.614    SRAM_dut/SRAM[16][7]_i_3_n_0
    SLICE_X107Y65        LUT4 (Prop_lut4_I1_O)        0.108     6.722 r  SRAM_dut/SRAM[48][7]_i_1/O
                         net (fo=8, routed)           0.658     7.379    SRAM_dut/SRAM[48][7]_i_1_n_0
    SLICE_X107Y65        FDRE                                         r  SRAM_dut/SRAM_reg[48][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.600     3.600 r  
    U14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     4.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     6.176    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.407     7.660    SRAM_dut/clk_IBUF_BUFG
    SLICE_X107Y65        FDRE                                         r  SRAM_dut/SRAM_reg[48][2]/C
                         clock pessimism              0.444     8.104    
                         clock uncertainty           -0.035     8.068    
    SLICE_X107Y65        FDRE (Setup_fdre_C_R)       -0.514     7.554    SRAM_dut/SRAM_reg[48][2]
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[48][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (sys_clk rise@3.600ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.697ns (24.432%)  route 2.156ns (75.568%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns = ( 7.660 - 3.600 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.562     4.527    clk_IBUF_BUFG
    SLICE_X106Y68        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.379     4.906 f  count_reg[1]/Q
                         net (fo=138, routed)         0.665     5.571    SRAM_dut/SRAM_reg[11][0]_0[1]
    SLICE_X108Y67        LUT3 (Prop_lut3_I0_O)        0.105     5.676 r  SRAM_dut/SRAM[0][7]_i_4/O
                         net (fo=4, routed)           0.389     6.065    SRAM_dut/SRAM[0][7]_i_4_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I2_O)        0.105     6.170 r  SRAM_dut/SRAM[16][7]_i_3/O
                         net (fo=4, routed)           0.444     6.614    SRAM_dut/SRAM[16][7]_i_3_n_0
    SLICE_X107Y65        LUT4 (Prop_lut4_I1_O)        0.108     6.722 r  SRAM_dut/SRAM[48][7]_i_1/O
                         net (fo=8, routed)           0.658     7.379    SRAM_dut/SRAM[48][7]_i_1_n_0
    SLICE_X107Y65        FDRE                                         r  SRAM_dut/SRAM_reg[48][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.600     3.600 r  
    U14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     4.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     6.176    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.407     7.660    SRAM_dut/clk_IBUF_BUFG
    SLICE_X107Y65        FDRE                                         r  SRAM_dut/SRAM_reg[48][3]/C
                         clock pessimism              0.444     8.104    
                         clock uncertainty           -0.035     8.068    
    SLICE_X107Y65        FDRE (Setup_fdre_C_R)       -0.514     7.554    SRAM_dut/SRAM_reg[48][3]
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[48][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (sys_clk rise@3.600ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.853ns  (logic 0.697ns (24.432%)  route 2.156ns (75.568%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns = ( 7.660 - 3.600 ) 
    Source Clock Delay      (SCD):    4.527ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     2.880    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     2.965 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.562     4.527    clk_IBUF_BUFG
    SLICE_X106Y68        FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.379     4.906 f  count_reg[1]/Q
                         net (fo=138, routed)         0.665     5.571    SRAM_dut/SRAM_reg[11][0]_0[1]
    SLICE_X108Y67        LUT3 (Prop_lut3_I0_O)        0.105     5.676 r  SRAM_dut/SRAM[0][7]_i_4/O
                         net (fo=4, routed)           0.389     6.065    SRAM_dut/SRAM[0][7]_i_4_n_0
    SLICE_X107Y67        LUT6 (Prop_lut6_I2_O)        0.105     6.170 r  SRAM_dut/SRAM[16][7]_i_3/O
                         net (fo=4, routed)           0.444     6.614    SRAM_dut/SRAM[16][7]_i_3_n_0
    SLICE_X107Y65        LUT4 (Prop_lut4_I1_O)        0.108     6.722 r  SRAM_dut/SRAM[48][7]_i_1/O
                         net (fo=8, routed)           0.658     7.379    SRAM_dut/SRAM[48][7]_i_1_n_0
    SLICE_X107Y65        FDRE                                         r  SRAM_dut/SRAM_reg[48][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    3.600     3.600 r  
    U14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.875     4.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701     6.176    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.253 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.407     7.660    SRAM_dut/clk_IBUF_BUFG
    SLICE_X107Y65        FDRE                                         r  SRAM_dut/SRAM_reg[48][4]/C
                         clock pessimism              0.444     8.104    
                         clock uncertainty           -0.035     8.068    
    SLICE_X107Y65        FDRE (Setup_fdre_C_R)       -0.514     7.554    SRAM_dut/SRAM_reg[48][4]
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  0.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sram_wr_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sram_wr_data_last_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.663%)  route 0.085ns (31.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.633     1.635    clk_IBUF_BUFG
    SLICE_X106Y60        FDCE                                         r  sram_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDCE (Prop_fdce_C_Q)         0.141     1.776 r  sram_wr_data_reg[2]/Q
                         net (fo=1, routed)           0.085     1.861    sram_wr_data[2]
    SLICE_X107Y60        LUT2 (Prop_lut2_I1_O)        0.045     1.906 r  sram_wr_data_last[2]_i_1/O
                         net (fo=1, routed)           0.000     1.906    p_0_in__0[2]
    SLICE_X107Y60        FDCE                                         r  sram_wr_data_last_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.903     2.155    clk_IBUF_BUFG
    SLICE_X107Y60        FDCE                                         r  sram_wr_data_last_reg[2]/C
                         clock pessimism             -0.507     1.648    
    SLICE_X107Y60        FDCE (Hold_fdce_C_D)         0.091     1.739    sram_wr_data_last_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sram_wr_data_last_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[22][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.323%)  route 0.119ns (45.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.633     1.635    clk_IBUF_BUFG
    SLICE_X107Y60        FDCE                                         r  sram_wr_data_last_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.141     1.776 r  sram_wr_data_last_reg[2]/Q
                         net (fo=64, routed)          0.119     1.895    SRAM_dut/SRAM_reg[0][7]_0[2]
    SLICE_X109Y61        FDRE                                         r  SRAM_dut/SRAM_reg[22][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.903     2.155    SRAM_dut/clk_IBUF_BUFG
    SLICE_X109Y61        FDRE                                         r  SRAM_dut/SRAM_reg[22][2]/C
                         clock pessimism             -0.504     1.651    
    SLICE_X109Y61        FDRE (Hold_fdre_C_D)         0.070     1.721    SRAM_dut/SRAM_reg[22][2]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sram_wr_data_last_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[38][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.711%)  route 0.132ns (48.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.629     1.631    clk_IBUF_BUFG
    SLICE_X113Y68        FDCE                                         r  sram_wr_data_last_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDCE (Prop_fdce_C_Q)         0.141     1.772 r  sram_wr_data_last_reg[7]/Q
                         net (fo=64, routed)          0.132     1.904    SRAM_dut/SRAM_reg[0][7]_0[7]
    SLICE_X111Y68        FDRE                                         r  SRAM_dut/SRAM_reg[38][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.899     2.151    SRAM_dut/clk_IBUF_BUFG
    SLICE_X111Y68        FDRE                                         r  SRAM_dut/SRAM_reg[38][7]/C
                         clock pessimism             -0.506     1.645    
    SLICE_X111Y68        FDRE (Hold_fdre_C_D)         0.078     1.723    SRAM_dut/SRAM_reg[38][7]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sram_wr_data_last_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[13][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.632%)  route 0.149ns (51.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.634     1.636    clk_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  sram_wr_data_last_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.141     1.777 r  sram_wr_data_last_reg[0]/Q
                         net (fo=64, routed)          0.149     1.926    SRAM_dut/SRAM_reg[0][7]_0[0]
    SLICE_X109Y62        FDRE                                         r  SRAM_dut/SRAM_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.901     2.153    SRAM_dut/clk_IBUF_BUFG
    SLICE_X109Y62        FDRE                                         r  SRAM_dut/SRAM_reg[13][0]/C
                         clock pessimism             -0.484     1.669    
    SLICE_X109Y62        FDRE (Hold_fdre_C_D)         0.070     1.739    SRAM_dut/SRAM_reg[13][0]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sram_wr_data_last_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[11][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.809%)  route 0.142ns (50.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.629     1.631    clk_IBUF_BUFG
    SLICE_X113Y68        FDCE                                         r  sram_wr_data_last_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDCE (Prop_fdce_C_Q)         0.141     1.772 r  sram_wr_data_last_reg[7]/Q
                         net (fo=64, routed)          0.142     1.914    SRAM_dut/SRAM_reg[0][7]_0[7]
    SLICE_X110Y67        FDRE                                         r  SRAM_dut/SRAM_reg[11][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.900     2.152    SRAM_dut/clk_IBUF_BUFG
    SLICE_X110Y67        FDRE                                         r  SRAM_dut/SRAM_reg[11][7]/C
                         clock pessimism             -0.506     1.646    
    SLICE_X110Y67        FDRE (Hold_fdre_C_D)         0.078     1.724    SRAM_dut/SRAM_reg[11][7]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 sram_wr_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sram_wr_data_last_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.187ns (57.858%)  route 0.136ns (42.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.633     1.635    clk_IBUF_BUFG
    SLICE_X106Y60        FDCE                                         r  sram_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDCE (Prop_fdce_C_Q)         0.141     1.776 r  sram_wr_data_reg[3]/Q
                         net (fo=1, routed)           0.136     1.912    sram_wr_data[3]
    SLICE_X107Y60        LUT2 (Prop_lut2_I1_O)        0.046     1.958 r  sram_wr_data_last[3]_i_1/O
                         net (fo=1, routed)           0.000     1.958    p_0_in__0[3]
    SLICE_X107Y60        FDCE                                         r  sram_wr_data_last_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.903     2.155    clk_IBUF_BUFG
    SLICE_X107Y60        FDCE                                         r  sram_wr_data_last_reg[3]/C
                         clock pessimism             -0.507     1.648    
    SLICE_X107Y60        FDCE (Hold_fdce_C_D)         0.107     1.755    sram_wr_data_last_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 sram_wr_data_last_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[51][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.130%)  route 0.210ns (59.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.629     1.631    clk_IBUF_BUFG
    SLICE_X113Y68        FDCE                                         r  sram_wr_data_last_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDCE (Prop_fdce_C_Q)         0.141     1.772 r  sram_wr_data_last_reg[7]/Q
                         net (fo=64, routed)          0.210     1.982    SRAM_dut/SRAM_reg[0][7]_0[7]
    SLICE_X107Y68        FDRE                                         r  SRAM_dut/SRAM_reg[51][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.896     2.148    SRAM_dut/clk_IBUF_BUFG
    SLICE_X107Y68        FDRE                                         r  SRAM_dut/SRAM_reg[51][7]/C
                         clock pessimism             -0.484     1.664    
    SLICE_X107Y68        FDRE (Hold_fdre_C_D)         0.075     1.739    SRAM_dut/SRAM_reg[51][7]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sram_wr_data_last_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[18][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.676%)  route 0.206ns (59.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.634     1.636    clk_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  sram_wr_data_last_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.141     1.777 r  sram_wr_data_last_reg[0]/Q
                         net (fo=64, routed)          0.206     1.983    SRAM_dut/SRAM_reg[0][7]_0[0]
    SLICE_X109Y63        FDRE                                         r  SRAM_dut/SRAM_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.900     2.152    SRAM_dut/clk_IBUF_BUFG
    SLICE_X109Y63        FDRE                                         r  SRAM_dut/SRAM_reg[18][0]/C
                         clock pessimism             -0.484     1.668    
    SLICE_X109Y63        FDRE (Hold_fdre_C_D)         0.070     1.738    SRAM_dut/SRAM_reg[18][0]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 sram_wr_data_last_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[40][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.884%)  route 0.213ns (60.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.629     1.631    clk_IBUF_BUFG
    SLICE_X113Y68        FDCE                                         r  sram_wr_data_last_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDCE (Prop_fdce_C_Q)         0.141     1.772 r  sram_wr_data_last_reg[7]/Q
                         net (fo=64, routed)          0.213     1.985    SRAM_dut/SRAM_reg[0][7]_0[7]
    SLICE_X109Y67        FDRE                                         r  SRAM_dut/SRAM_reg[40][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.897     2.149    SRAM_dut/clk_IBUF_BUFG
    SLICE_X109Y67        FDRE                                         r  SRAM_dut/SRAM_reg[40][7]/C
                         clock pessimism             -0.484     1.665    
    SLICE_X109Y67        FDRE (Hold_fdre_C_D)         0.071     1.736    SRAM_dut/SRAM_reg[40][7]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 sram_wr_data_last_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            SRAM_dut/SRAM_reg[14][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.904%)  route 0.195ns (58.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.634     1.636    clk_IBUF_BUFG
    SLICE_X111Y61        FDCE                                         r  sram_wr_data_last_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.141     1.777 r  sram_wr_data_last_reg[0]/Q
                         net (fo=64, routed)          0.195     1.973    SRAM_dut/SRAM_reg[0][7]_0[0]
    SLICE_X113Y63        FDRE                                         r  SRAM_dut/SRAM_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.903     2.155    SRAM_dut/clk_IBUF_BUFG
    SLICE_X113Y63        FDRE                                         r  SRAM_dut/SRAM_reg[14][0]/C
                         clock pessimism             -0.506     1.649    
    SLICE_X113Y63        FDRE (Hold_fdre_C_D)         0.070     1.719    SRAM_dut/SRAM_reg[14][0]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 1.800 }
Period(ns):         3.600
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         3.600       2.008      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X110Y63   SRAM_dut/SRAM_reg[12][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X110Y63   SRAM_dut/SRAM_reg[12][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X110Y63   SRAM_dut/SRAM_reg[12][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X109Y62   SRAM_dut/SRAM_reg[13][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X109Y62   SRAM_dut/SRAM_reg[13][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X109Y62   SRAM_dut/SRAM_reg[13][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X109Y62   SRAM_dut/SRAM_reg[13][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X109Y62   SRAM_dut/SRAM_reg[13][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         3.600       2.600      SLICE_X109Y62   SRAM_dut/SRAM_reg[13][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X106Y70   SRAM_dut/SRAM_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X106Y70   SRAM_dut/SRAM_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X106Y70   SRAM_dut/SRAM_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X106Y70   SRAM_dut/SRAM_reg[1][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X106Y70   SRAM_dut/SRAM_reg[1][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X109Y73   SRAM_dut/SRAM_reg[1][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X109Y73   SRAM_dut/SRAM_reg[1][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X106Y70   SRAM_dut/SRAM_reg[1][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X111Y70   SRAM_dut/SRAM_reg[26][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X111Y70   SRAM_dut/SRAM_reg[26][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X110Y63   SRAM_dut/SRAM_reg[12][5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X110Y63   SRAM_dut/SRAM_reg[12][6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X110Y63   SRAM_dut/SRAM_reg[12][7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X110Y62   SRAM_dut/SRAM_reg[13][6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X110Y62   SRAM_dut/SRAM_reg[13][7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X113Y63   SRAM_dut/SRAM_reg[14][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X113Y63   SRAM_dut/SRAM_reg[14][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X113Y63   SRAM_dut/SRAM_reg[14][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X113Y63   SRAM_dut/SRAM_reg[14][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.800       1.300      SLICE_X112Y63   SRAM_dut/SRAM_reg[14][4]/C



