Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/users/vivado2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a15e7852deb3463c8794d6f164f2e358 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot _7Seg_Driver_Choice_behav xil_defaultlib._7Seg_Driver_Choice xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port SEG [D:/study/coding practice/verilog/shiyan2/shiyan2.srcs/sources_1/new/lab3.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib._7seg_driver_decode
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib._7Seg_Driver_Choice
Compiling module xil_defaultlib.glbl
Built simulation snapshot _7Seg_Driver_Choice_behav
