{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771214808697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771214808697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 15 20:06:48 2026 " "Processing started: Sun Feb 15 20:06:48 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771214808697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771214808697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DP1 -c DP1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DP1 -c DP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771214808697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1771214808944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1771214808944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/RCAN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SourceCode/RCAN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCAN-Baseline " "Found design unit 1: RCAN-Baseline" {  } { { "SourceCode/RCAN.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/RCAN.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771214816368 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCAN " "Found entity 1: RCAN" {  } { { "SourceCode/RCAN.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/RCAN.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771214816368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771214816368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/CSAN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SourceCode/CSAN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSAN-LogicFuncCSAN " "Found design unit 1: CSAN-LogicFuncCSAN" {  } { { "SourceCode/CSAN.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/CSAN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771214816369 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSAN " "Found entity 1: CSAN" {  } { { "SourceCode/CSAN.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/CSAN.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771214816369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771214816369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/Mux2cNb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SourceCode/Mux2cNb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2cNb-LogicFuncMux2cNb " "Found design unit 1: Mux2cNb-LogicFuncMux2cNb" {  } { { "SourceCode/Mux2cNb.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Mux2cNb.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771214816369 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2cNb " "Found entity 1: Mux2cNb" {  } { { "SourceCode/Mux2cNb.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Mux2cNb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771214816369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771214816369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/Mux2c1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SourceCode/Mux2c1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2c1b-LogicFunc " "Found design unit 1: Mux2c1b-LogicFunc" {  } { { "SourceCode/Mux2c1b.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Mux2c1b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771214816369 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2c1b " "Found entity 1: Mux2c1b" {  } { { "SourceCode/Mux2c1b.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Mux2c1b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771214816369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771214816369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/FullAddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SourceCode/FullAddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAddr-behavioural " "Found design unit 1: FullAddr-behavioural" {  } { { "SourceCode/FullAddr.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/FullAddr.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771214816370 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAddr " "Found entity 1: FullAddr" {  } { { "SourceCode/FullAddr.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/FullAddr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771214816370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771214816370 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"GENERIC\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" FA.vhd(11) " "VHDL syntax error at FA.vhd(11) near text \"GENERIC\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "SourceCode/FA.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/FA.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771214816370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/FA.vhd 0 0 " "Found 0 design units, including 0 entities, in source file SourceCode/FA.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771214816371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SourceCode/Utils.vhd 2 0 " "Found 2 design units, including 0 entities, in source file SourceCode/Utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Utils " "Found design unit 1: Utils" {  } { { "SourceCode/Utils.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Utils.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771214816371 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Utils-body " "Found design unit 2: Utils-body" {  } { { "SourceCode/Utils.vhd" "" { Text "/home/kanez/Useful/Spring 2026/ENSC 350/DP1/SourceCode/Utils.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771214816371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771214816371 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771214816454 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 15 20:06:56 2026 " "Processing ended: Sun Feb 15 20:06:56 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771214816454 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771214816454 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771214816454 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771214816454 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771214816632 ""}
