# Changelog

All notable changes to this project will be documented in this file.


## [1.1.8] for DXNNv1 - 2024-03-27

### Features

- pcie:update link-up logic for bar size, pf

### Comment

- **Official version**


## [2.0.1] for DXNNv2 - 2024-04-01

### Features

- Add support for M.2 v0.2 LPDDR 4ch interleaving.

### Comment

- **Test version**
- Do not use 'h1' as a target. It has not been tested.
  

## [0.0.3] for Experimental - 2024-03-29

### Features

- Change M.2 v0.2 LPDDR frequence to 6GHz
- NPU 4K/8K enabled.

### Comment

- Do not release to customer.
