/home/IC/Labs/Projects/rtl/ALU.v
/home/IC/Labs/Projects/rtl/ASYNC_FIFO.v
/home/IC/Labs/Projects/rtl/ClkDiv.v
/home/IC/Labs/Projects/rtl/CLKDIV_MUX.v
/home/IC/Labs/Projects/rtl/CLK_GATE.v
/home/IC/Labs/Projects/rtl/data_sampling.v
/home/IC/Labs/Projects/rtl/data_sync.v
/home/IC/Labs/Projects/rtl/deserializer.v
/home/IC/Labs/Projects/rtl/edge_bit_counter.v
/home/IC/Labs/Projects/rtl/FIFO_DF_SYNC.v
/home/IC/Labs/Projects/rtl/FIFO_MEM_CNTRL.v
/home/IC/Labs/Projects/rtl/FIFO_RD.v
/home/IC/Labs/Projects/rtl/FIFO_WR.v
/home/IC/Labs/Projects/rtl/mux.v
/home/IC/Labs/Projects/rtl/par_chk.v
/home/IC/Labs/Projects/rtl/parity_calc.v
/home/IC/Labs/Projects/rtl/PULSE_GEN.v
/home/IC/Labs/Projects/rtl/RegFile.v
/home/IC/Labs/Projects/rtl/RST_SYNC.v
/home/IC/Labs/Projects/rtl/Serializer.v
/home/IC/Labs/Projects/rtl/stp_chk.v
/home/IC/Labs/Projects/rtl/strt_chk.v
/home/IC/Labs/Projects/rtl/SYS_CTRL.v
/home/IC/Labs/Projects/rtl/SYS_TOP.v
/home/IC/Labs/Projects/rtl/UART.v
/home/IC/Labs/Projects/rtl/UART_RX.v
/home/IC/Labs/Projects/rtl/uart_rx_fsm.v
/home/IC/Labs/Projects/rtl/UART_TX.v
/home/IC/Labs/Projects/rtl/uart_tx_fsm.v
