<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>DigiLAB</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>InputLogic</spirit:name>
  <spirit:version>4.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset:PolarityOut</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">EdgeTrigger:StretchLength:Divider</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>EdgeTrigger</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>EdgeTrigger</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.EdgeTrigger" xilinx:dependency="$TUNING_MODE = True">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>StretchLength</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>StretchLength</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.StretchLength" xilinx:dependency="$TUNING_MODE = true() and $BIT_STRETCH_LENGTH > 0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Divider</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Divider</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.Divider" xilinx:dependency="$TUNING_MODE = true() and spirit:decode(id(&apos;MODELPARAM_VALUE.BIT_DIVIDER&apos;)) > 0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AsyncEventOut</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AsyncEventOut</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AsyncEventIn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:connectionRequired>true</spirit:connectionRequired>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AsyncEventIn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.AsyncEventIn" xilinx:dependency="$INPUT_BUFFER_TYPE = &quot;IBUF&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AsyncEventIn_Diff</spirit:name>
      <spirit:busType spirit:vendor="DigiLAB" spirit:library="if" spirit:name="diff_ch_tdc" spirit:version="1.1"/>
      <spirit:abstractionType spirit:vendor="DigiLAB" spirit:library="if" spirit:name="diff_ch_tdc_rtl" spirit:version="1.1"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CH_P</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AsyncEventIn_P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CH_N</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AsyncEventIn_N</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>BOARD.ASSOCIATED_PARAM</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ASYNCEVENTIN_DIFF.BOARD.ASSOCIATED_PARAM">INPUT_DIFF_CH_TDC_BOARD_INTERFACE</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.AsyncEventIn_Diff" xilinx:dependency="$INPUT_BUFFER_TYPE = &quot;IBUFDS&quot;">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>IsCalibrated</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IsCalibrate</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.IsCalibrated" xilinx:dependency="$CALIB_EVENT != &quot;NOT REQUIRED&quot;">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ForceCalibrate</spirit:name>
      <spirit:displayName>ForceCalibrate</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:connectionRequired>true</spirit:connectionRequired>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ForceCalibrate</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.ForceCalibrate" xilinx:dependency="$TUNING_MODE = true() and $CALIB_EVENT != &quot;NOT REQUIRED&quot;">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Gate</spirit:name>
      <spirit:displayName>Gate</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Gate</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CalibEventIn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CalibEventIn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.CalibEventIn" xilinx:dependency="$CALIB_EVENT = &quot;EXTERNAL&quot;">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>PolarityOut</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>PolarityOut</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>InputLogic</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4a9c94b9</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>InputLogic</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e4154ee6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d1d4e4bc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb_StretcherToT_IL</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fd5fe6aa</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a910de73</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7f2cd411</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>EdgeTrigger</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>StretchLength</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BIT_STRETCH_LENGTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Divider</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BIT_DIVIDER&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IsCalibrate</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ForceCalibrate</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Gate</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CalibEventIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AsyncEventIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AsyncEventIn_P</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AsyncEventIn_N</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AsyncEventOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PolarityOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="BOOLEAN">
        <spirit:name>TUNING_MODE</spirit:name>
        <spirit:displayName>Tuning Mode</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TUNING_MODE">FALSE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="STRING">
        <spirit:name>CALIB_EVENT</spirit:name>
        <spirit:displayName>Calib Event</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CALIB_EVENT">EXTERNAL</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="STRING">
        <spirit:name>INPUT_BUFFER_TYPE</spirit:name>
        <spirit:displayName>Input Buffer Type</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INPUT_BUFFER_TYPE">IBUFDS</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="BOOLEAN">
        <spirit:name>INVERT_BUFFER_POLARITY</spirit:name>
        <spirit:displayName>Invert Buffer Polarity</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INVERT_BUFFER_POLARITY">FALSE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="STRING">
        <spirit:name>EDGE_TRIGGER_INIT</spirit:name>
        <spirit:displayName>Edge Trigger Init</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.EDGE_TRIGGER_INIT">RISE</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>STRETCH_LENGTH_INIT</spirit:name>
        <spirit:displayName>Stretch Length Init</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.STRETCH_LENGTH_INIT" spirit:minimum="0" spirit:rangeType="long">0</spirit:value>
        <spirit:vendorExtensions>
          <xilinx:parameterInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="MODELPARAM_ENABLEMENT.STRETCH_LENGTH_INIT">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:parameterInfo>
        </spirit:vendorExtensions>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BIT_STRETCH_LENGTH</spirit:name>
        <spirit:displayName>Bit Stretch Length</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BIT_STRETCH_LENGTH" spirit:minimum="0" spirit:rangeType="long">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DIVIDER_INIT</spirit:name>
        <spirit:displayName>Divider Init</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DIVIDER_INIT" spirit:minimum="0" spirit:rangeType="long">0</spirit:value>
        <spirit:vendorExtensions>
          <xilinx:parameterInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:id="MODELPARAM_ENABLEMENT.DIVIDER_INIT">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:parameterInfo>
        </spirit:vendorExtensions>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BIT_DIVIDER</spirit:name>
        <spirit:displayName>Bit Divider</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BIT_DIVIDER" spirit:minimum="0" spirit:maximum="4" spirit:rangeType="long">0</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_79ea3f59</spirit:name>
      <spirit:enumeration>IBUF</spirit:enumeration>
      <spirit:enumeration>IBUFDS</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_830f0c70</spirit:name>
      <spirit:enumeration>RISE</spirit:enumeration>
      <spirit:enumeration>FALL</spirit:enumeration>
      <spirit:enumeration>BOTH</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/timing.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/timing_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/CalibEventGenerator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Divider_IL.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/EdgeTrigger_IL.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/OscDivider.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/RingOscillator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/StretcherToT_IL.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/X7S_CARRY4_Delay.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/InputLogic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ff712393</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/CalibEventGenerator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Divider_IL.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/EdgeTrigger_IL.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/OscDivider.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/RingOscillator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/StretcherToT_IL.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/X7S_CARRY4_Delay.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/InputLogic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/InputLogic_v4_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c2ea9ed3</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/tb_StretcherToT_IL.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/tb_StretcherToT_IL_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>gui/InputLogic_v1_0.gtcl</spirit:name>
        <spirit:userFileType>GTCL</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>utils/board/board.xit</spirit:name>
        <spirit:userFileType>xit</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Input Logic of the TDC with Time-Over-Threshold modality</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">InputLogic_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INPUT_DIFF_CH_TDC_BOARD_INTERFACE</spirit:name>
      <spirit:displayName>Input Diff Ch Tdc Board Interface</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.INPUT_DIFF_CH_TDC_BOARD_INTERFACE">Custom</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TUNING_MODE</spirit:name>
      <spirit:displayName>Tuning Mode</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.TUNING_MODE">FALSE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>CALIB_EVENT</spirit:name>
      <spirit:displayName>Calib Event</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.CALIB_EVENT">EXTERNAL</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INPUT_BUFFER_TYPE</spirit:name>
      <spirit:displayName>Input Buffer Type</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.INPUT_BUFFER_TYPE" spirit:choiceRef="choice_list_79ea3f59">IBUFDS</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INVERT_BUFFER_POLARITY</spirit:name>
      <spirit:displayName>Invert Buffer Polarity</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.INVERT_BUFFER_POLARITY">FALSE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>EDGE_TRIGGER_INIT</spirit:name>
      <spirit:displayName>Edge Trigger Initialization</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.EDGE_TRIGGER_INIT" spirit:choiceRef="choice_list_830f0c70">RISE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>STRETCH_LENGTH_INIT</spirit:name>
      <spirit:displayName>Stretch Length Initialization</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.STRETCH_LENGTH_INIT" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.STRETCH_LENGTH_INIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BIT_STRETCH_LENGTH</spirit:name>
      <spirit:displayName>Bit Stretch Length</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BIT_STRETCH_LENGTH" spirit:minimum="0" spirit:maximum="4" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DIVIDER_INIT</spirit:name>
      <spirit:displayName>Divider Initialization</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DIVIDER_INIT" spirit:minimum="0" spirit:maximum="0" spirit:rangeType="long">0</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.DIVIDER_INIT">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BIT_DIVIDER</spirit:name>
      <spirit:displayName>Bit Divider</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BIT_DIVIDER" spirit:minimum="0" spirit:maximum="4" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/TDC_Basic</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Input Logic</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>DigiLAB</xilinx:vendorDisplayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:InputLogic:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>DigiLAB:TDC_Basic_IPs:InputLogic:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>TEDIEL:TDC_Basic_IPs:InputLogic:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>TEDIEL:TDC_Basic_IPs:InputLogic:2.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>DigiLAB:user:InputLogic:2.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>DigiLAB:user:InputLogic:2.1</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>DigiLAB:user:InputLogic:3.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>DigiLAB:user:InputLogic:3.1</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>DigiLAB:ip:InputLogic:3.2</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-12-02T11:48:05Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="xilinx.com:user:InputLogic:1.0_ARCHIVE_LOCATION">d:/Xilinx_bis/Utility_Ip_Core/ip_repo/inputlogic_ip</xilinx:tag>
        <xilinx:tag xilinx:name="DigiLAB:user:InputLogic:1.0_ARCHIVE_LOCATION">d:/Xilinx_bis/Utility_Ip_Core/ip_repo/inputlogic_ip</xilinx:tag>
        <xilinx:tag xilinx:name="DigiLAB:TDC_Basic_IPs:InputLogic:1.0_ARCHIVE_LOCATION">d:/Xilinx_bis/Utility_Ip_Core/ip_repo/inputlogic_ip</xilinx:tag>
        <xilinx:tag xilinx:name="TEDIEL:TDC_Basic_IPs:InputLogic:1.0_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Utility_Ip_Core/ip_repo/TDC_Basic_IPs/input-logic</xilinx:tag>
        <xilinx:tag xilinx:name="TEDIEL:TDC_Basic_IPs:InputLogic:2.0_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Utility_Ip_Core/ip_repo/TDC_Basic_IPs/input-logic</xilinx:tag>
        <xilinx:tag xilinx:name="TEDIEL:user:InputLogic:2.0_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Utility_Ip_Core/ip_repo/TDC_Basic_IPs/input-logic</xilinx:tag>
        <xilinx:tag xilinx:name="DigiLAB:user:InputLogic:2.0_ARCHIVE_LOCATION">/home/nicola/Documenti/Vivado/Repositories/Utility/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="DigiLAB:user:InputLogic:2.1_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Utility_Ip_Core/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="DigiLAB:user:InputLogic:3.0_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/Utility_Ip_Core/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="DigiLAB:user:InputLogic:3.1_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/Utility_Ip_Core/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4314a8b4_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd8a68_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35aa0a5f_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f01d8d_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea1e537_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e168e0_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1225dce4_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d2755d_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c7eae6_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1841ab_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696cb615_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d50f0f4_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a58314c_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73602292_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16214124_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51dc187d_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9d55ce_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9e22a6_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a0247dc_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b492c9_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a01fce_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_repo/TDC_Basic/inputlogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c519135_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c4f2c9_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a4af0a_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55094388_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65fe520_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6865c631_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288126ff_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b5463b_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dee335f_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c48704_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68cc7a2d_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6282559b_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ba41e_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bbc8ffa_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6cdf80_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2a52a8_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e73bb99_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46aa0eaa_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3899e6_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1019985d_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5b3e0_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a55ba1_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548f9b1a_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4084a0d9_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@210be929_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66505408_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6242e4e3_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@746e4577_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4131eddb_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23c03b13_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b85ada3_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e723bc2_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76483597_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d572c9_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cce95bc_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bfe7058_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419e1042_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a54d92_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292f5238_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65dbc448_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf657e0_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397df6fc_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7946b219_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aaa50af_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76be1672_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a72834_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec5700e_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f067dd9_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e445d50_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a5da86_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd2a852_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e906a7d_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525c673f_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2198fe39_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e28da4_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7fd17a_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb6be95_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5ed370_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc3e471_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b79d2b9_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d560fb_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67dcc63_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e13af0c_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60415838_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790ff4b9_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42328bbd_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@572ac8b4_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67aa76ea_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2863d831_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6542dc05_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543163f9_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aaea1ac_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@525fe912_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@316572e4_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc9426e_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce8833b_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2301a0e6_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f6c698_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1434e527_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5555dab7_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f6ac09_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a73bd6_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9f6f6c_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4d5de4_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d63243_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a2ce3c_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6131b899_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc571b9_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd6ba94_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b383ad5_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@212c95b1_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3258b213_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad362a8_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc43024_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa93de8_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf9f84a_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b9b9edb_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46de6ad6_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3547d80c_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f72aadf_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ef37a8_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f2a771_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4ce1e9_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce61c58_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c78a4a_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef635fc_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66255bcb_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aa3c4a5_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f15eed_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5d33d3_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf5b13e_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d06c9f_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1598ee1d_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1eede5_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fa8bda_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b79bbba_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255ed537_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f14f82a_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c781590_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4863b14_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ea0e6b_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d474d41_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a902bf_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b341ec_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e7c58bf_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed9aa62_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df821a_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14cda853_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f8be4b_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42341c2c_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1549a6_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566907e1_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12197d40_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a856398_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1576f4d9_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce3745b_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da3185_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b472a9_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d83830f_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76842d58_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680ea9b4_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732b64b2_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e61e2b9_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f9c6d6_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac9aceb_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3471376a_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1462fd4_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7c263a_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77aa1efe_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2843b7bd_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f70f460_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eac47a1_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe46baa_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2336e331_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f7010e_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@666bf630_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60337d35_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f5fa94d_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f536bdf_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ded6dcc_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4787aad2_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3ce666_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df0986a_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c8161fb_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cce32e7_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e4acf1_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27dbff5a_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e3f891a_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7863e8_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1191c599_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d99106_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Repositories/2020.2/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a784982_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/ToT/TDC_Felix_ToT_v71.xpr/TDC_Felix_ToT_v71/TDC_Felix_ToT_v71.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b3bb9_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/ToT/TDC_Felix_ToT_v71.xpr/TDC_Felix_ToT_v71/TDC_Felix_ToT_v71.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d39759a_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/ToT/TDC_Felix_ToT_v71.xpr/TDC_Felix_ToT_v71/TDC_Felix_ToT_v71.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5e5e24_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/ToT/TDC_Felix_ToT_v71.xpr/TDC_Felix_ToT_v71/TDC_Felix_ToT_v71.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a67df94_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/ToT/TDC_Felix_ToT_v71.xpr/TDC_Felix_ToT_v71/TDC_Felix_ToT_v71.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47750d8e_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/ToT/TDC_Felix_ToT_v71.xpr/TDC_Felix_ToT_v71/TDC_Felix_ToT_v71.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e53f2d3_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/ToT/TDC_Felix_ToT_v71.xpr/TDC_Felix_ToT_v71/TDC_Felix_ToT_v71.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2541699d_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/ToT/TDC_Felix_ToT_v71.xpr/TDC_Felix_ToT_v71/TDC_Felix_ToT_v71.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3548de87_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/ToT/TDC_Felix_ToT_v71.xpr/TDC_Felix_ToT_v71/TDC_Felix_ToT_v71.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b18bc8_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/ToT/TDC_Felix_ToT_v71.xpr/TDC_Felix_ToT_v71/TDC_Felix_ToT_v71.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be66d46_ARCHIVE_LOCATION">/home/nicola/Documents/Vivado/Projects/2020.2/TDC_Felix/ToT/TDC_Felix_ToT_v71.xpr/TDC_Felix_ToT_v71/TDC_Felix_ToT_v71.ipdefs/Utility_Ip_Core/ip_user_files/ip_repo/TDC_Basic/InputLogic</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="8a5d60ae"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0ac8a0e7"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="3d1cf9bb"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="b6c5c76f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a65e54d3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
