{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 10:53:52 2019 " "Info: Processing started: Mon Jul 08 10:53:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off freeway -c freeway " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off freeway -c freeway" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Monitor/Desktop/StateMachine/controle.v " "Warning: Can't analyze file -- file C:/Users/Monitor/Desktop/StateMachine/controle.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freeway.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file freeway.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freeway " "Info: Found entity 1: freeway" {  } { { "freeway.bdf" "" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "freeway " "Info: Elaborating entity \"freeway\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "VGAdrive.vhd 2 1 " "Warning: Using design file VGAdrive.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGAdrive-behaviour1 " "Info: Found design unit 1: VGAdrive-behaviour1" {  } { { "VGAdrive.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/VGAdrive.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGAdrive " "Info: Found entity 1: VGAdrive" {  } { { "VGAdrive.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/VGAdrive.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAdrive VGAdrive:inst " "Info: Elaborating entity \"VGAdrive\" for hierarchy \"VGAdrive:inst\"" {  } { { "freeway.bdf" "inst" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 184 1768 1912 344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "render.v 1 1 " "Warning: Using design file render.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 render " "Info: Found entity 1: render" {  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "render render:inst1 " "Info: Elaborating entity \"render\" for hierarchy \"render:inst1\"" {  } { { "freeway.bdf" "inst1" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 224 1056 1240 384 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "divfreq.vhd 2 1 " "Warning: Using design file divfreq.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divfreq-Behavioral " "Info: Found design unit 1: divfreq-Behavioral" {  } { { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divfreq " "Info: Found entity 1: divfreq" {  } { { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:inst4 " "Info: Elaborating entity \"divfreq\" for hierarchy \"divfreq:inst4\"" {  } { { "freeway.bdf" "inst4" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 144 496 648 240 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "input_synchronizer.v 1 1 " "Warning: Using design file input_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 input_synchronizer " "Info: Found entity 1: input_synchronizer" {  } { { "input_synchronizer.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/input_synchronizer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_synchronizer input_synchronizer:inst10 " "Info: Elaborating entity \"input_synchronizer\" for hierarchy \"input_synchronizer:inst10\"" {  } { { "freeway.bdf" "inst10" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 456 592 768 552 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 3 3 " "Warning: Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 clock_div " "Info: Found entity 2: clock_div" {  } { { "debounce.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 my_dff " "Info: Found entity 3: my_dff" {  } { { "debounce.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst9 " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:inst9\"" {  } { { "freeway.bdf" "inst9" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 472 424 536 568 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div debounce:inst9\|clock_div:u1 " "Info: Elaborating entity \"clock_div\" for hierarchy \"debounce:inst9\|clock_div:u1\"" {  } { { "debounce.v" "u1" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff debounce:inst9\|my_dff:d1 " "Info: Elaborating entity \"my_dff\" for hierarchy \"debounce:inst9\|my_dff:d1\"" {  } { { "debounce.v" "d1" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "debounce:inst11\|clock_div:u1\|counter\[0\]~16 16 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: \"debounce:inst11\|clock_div:u1\|counter\[0\]~16\"" {  } { { "debounce.v" "counter\[0\]~16" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 23 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "debounce:inst9\|clock_div:u1\|counter\[0\]~16 16 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: \"debounce:inst9\|clock_div:u1\|counter\[0\]~16\"" {  } { { "debounce.v" "counter\[0\]~16" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 23 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Info: Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add8 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add8\"" {  } { { "render.v" "Add8" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 59 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add10 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add10\"" {  } { { "render.v" "Add10" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 60 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add12 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add12\"" {  } { { "render.v" "Add12" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 61 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add14 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add14\"" {  } { { "render.v" "Add14" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 62 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add5 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add5\"" {  } { { "render.v" "Add5" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 53 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "VGAdrive:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"VGAdrive:inst\|Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "VGAdrive:inst\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"VGAdrive:inst\|Add1\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add1" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add0\"" {  } { { "render.v" "Add0" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 29 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add1\"" {  } { { "render.v" "Add1" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 33 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add2\"" {  } { { "render.v" "Add2" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 39 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add3\"" {  } { { "render.v" "Add3" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 40 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add4 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add4\"" {  } { { "render.v" "Add4" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 45 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add15 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add15\"" {  } { { "render.v" "Add15" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 91 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "render:inst1\|Add16 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"render:inst1\|Add16\"" {  } { { "render.v" "Add16" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 93 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "divfreq:inst4\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"divfreq:inst4\|Add0\"" {  } { { "divfreq.vhd" "Add0" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 28 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "divfreq:inst4\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"divfreq:inst4\|Add1\"" {  } { { "divfreq.vhd" "Add1" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 42 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "debounce:inst11\|clock_div:u1\|lpm_counter:counter_rtl_0 " "Info: Elaborated megafunction instantiation \"debounce:inst11\|clock_div:u1\|lpm_counter:counter_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debounce:inst11\|clock_div:u1\|lpm_counter:counter_rtl_0 " "Info: Instantiated megafunction \"debounce:inst11\|clock_div:u1\|lpm_counter:counter_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "debounce:inst11\|clock_div:u1\|lpm_counter:counter_rtl_0\|alt_counter_f10ke:wysi_counter debounce:inst11\|clock_div:u1\|lpm_counter:counter_rtl_0 " "Info: Elaborated megafunction instantiation \"debounce:inst11\|clock_div:u1\|lpm_counter:counter_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"debounce:inst11\|clock_div:u1\|lpm_counter:counter_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add8 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add8\"" {  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add8 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 29 " "Info: Parameter \"LPM_WIDTH\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 59 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add8\|addcore:adder render:inst1\|lpm_add_sub:Add8 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add8\|addcore:adder\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add8\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add8\|addcore:adder\|a_csnbuffer:oflow_node render:inst1\|lpm_add_sub:Add8 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add8\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add8\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add8\|addcore:adder\|a_csnbuffer:result_node render:inst1\|lpm_add_sub:Add8 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add8\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add8\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add8\|altshift:result_ext_latency_ffs render:inst1\|lpm_add_sub:Add8 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add8\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add8\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add8\|altshift:carry_ext_latency_ffs render:inst1\|lpm_add_sub:Add8 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add8\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add8\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 59 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add12 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add12\"" {  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add12 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 29 " "Info: Parameter \"LPM_WIDTH\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 61 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add5 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add5\"" {  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 53 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add5 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 29 " "Info: Parameter \"LPM_WIDTH\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 53 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add5\|addcore:adder render:inst1\|lpm_add_sub:Add5 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add5\|addcore:adder\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add5\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 53 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\"" {  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"VGAdrive:inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGAdrive:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs VGAdrive:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"VGAdrive:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\"" {  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Info: Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 29 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add0\|addcore:adder render:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node render:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node render:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs render:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add2\"" {  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add2 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 39 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add2\|addcore:adder render:inst1\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add2\|addcore:adder\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node render:inst1\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node render:inst1\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs render:inst1\|lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add2\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 39 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add3\"" {  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 40 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add3 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 29 " "Info: Parameter \"LPM_WIDTH\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 40 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add4 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add4\"" {  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 45 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add4 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 45 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add4\|addcore:adder render:inst1\|lpm_add_sub:Add4 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add4\|addcore:adder\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add4\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 45 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add15 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add15\"" {  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 91 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add15 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 29 " "Info: Parameter \"LPM_WIDTH\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 91 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "render:inst1\|lpm_add_sub:Add16 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add16\"" {  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 93 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "render:inst1\|lpm_add_sub:Add16 " "Info: Instantiated megafunction \"render:inst1\|lpm_add_sub:Add16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 28 " "Info: Parameter \"LPM_WIDTH\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 93 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add16\|addcore:adder render:inst1\|lpm_add_sub:Add16 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add16\|addcore:adder\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add16\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 93 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add16\|addcore:adder\|a_csnbuffer:oflow_node render:inst1\|lpm_add_sub:Add16 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add16\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add16\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 93 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add16\|addcore:adder\|a_csnbuffer:result_node render:inst1\|lpm_add_sub:Add16 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add16\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add16\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 93 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "render:inst1\|lpm_add_sub:Add16\|altshift:result_ext_latency_ffs render:inst1\|lpm_add_sub:Add16 " "Info: Elaborated megafunction instantiation \"render:inst1\|lpm_add_sub:Add16\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"render:inst1\|lpm_add_sub:Add16\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 93 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "divfreq:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\"" {  } { { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divfreq:inst4\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"divfreq:inst4\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Info: Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 28 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divfreq:inst4\|lpm_add_sub:Add0\|addcore:adder divfreq:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divfreq:inst4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node divfreq:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divfreq:inst4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node divfreq:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divfreq:inst4\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs divfreq:inst4\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 28 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "divfreq:inst4\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\"" {  } { { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 42 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divfreq:inst4\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"divfreq:inst4\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Info: Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 42 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divfreq:inst4\|lpm_add_sub:Add1\|addcore:adder divfreq:inst4\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 42 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divfreq:inst4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node divfreq:inst4\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 42 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divfreq:inst4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node divfreq:inst4\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 42 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "divfreq:inst4\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs divfreq:inst4\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"divfreq:inst4\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 42 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Bout GND " "Warning (13410): Pin \"Bout\" is stuck at GND" {  } { { "freeway.bdf" "" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 272 1912 2088 288 "Bout" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "988 " "Info: Implemented 988 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "980 " "Info: Implemented 980 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Info: Peak virtual memory: 306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 08 10:53:56 2019 " "Info: Processing ended: Mon Jul 08 10:53:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 10:53:57 2019 " "Info: Processing started: Mon Jul 08 10:53:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off freeway -c freeway " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off freeway -c freeway" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "freeway EPF10K20RC240-4 " "Info: Selected device EPF10K20RC240-4 for design \"freeway\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Mon Jul 08 2019 10:53:58 " "Info: Started fitting attempt 1 on Mon Jul 08 2019 at 10:53:58" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Info: Peak virtual memory: 306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 08 10:54:04 2019 " "Info: Processing ended: Mon Jul 08 10:54:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 10:54:04 2019 " "Info: Processing started: Mon Jul 08 10:54:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off freeway -c freeway " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off freeway -c freeway" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 08 10:54:05 2019 " "Info: Processing ended: Mon Jul 08 10:54:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 08 10:54:06 2019 " "Info: Processing started: Mon Jul 08 10:54:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off freeway -c freeway " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off freeway -c freeway" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "freeway.bdf" "" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } { 456 385 400 520 "clock" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "debounce:inst9\|clock_div:u1\|slow_clk " "Info: Detected ripple clock \"debounce:inst9\|clock_div:u1\|slow_clk\" as buffer" {  } { { "debounce.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst9\|clock_div:u1\|slow_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst11\|clock_div:u1\|slow_clk " "Info: Detected ripple clock \"debounce:inst11\|clock_div:u1\|slow_clk\" as buffer" {  } { { "debounce.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst11\|clock_div:u1\|slow_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divfreq:inst4\|temporal " "Info: Detected ripple clock \"divfreq:inst4\|temporal\" as buffer" {  } { { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divfreq:inst4\|temporal" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divfreq:inst4\|temporal2 " "Info: Detected ripple clock \"divfreq:inst4\|temporal2\" as buffer" {  } { { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 34 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divfreq:inst4\|temporal2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register render:inst1\|linha_galinha\[4\] register render:inst1\|linha_galinha\[5\] 20.24 MHz 49.4 ns Internal " "Info: Clock \"clock\" has Internal fmax of 20.24 MHz between source register \"render:inst1\|linha_galinha\[4\]\" and destination register \"render:inst1\|linha_galinha\[5\]\" (period= 49.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "46.100 ns + Longest register register " "Info: + Longest register to register delay is 46.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns render:inst1\|linha_galinha\[4\] 1 REG LC3_D19 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_D19; Fanout = 17; REG Node = 'render:inst1\|linha_galinha\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { render:inst1|linha_galinha[4] } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(1.200 ns) 4.200 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 2 COMB LC5_D16 2 " "Info: 2: + IC(3.000 ns) + CELL(1.200 ns) = 4.200 ns; Loc. = LC5_D16; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { render:inst1|linha_galinha[4] render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.500 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 3 COMB LC6_D16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.300 ns) = 4.500 ns; Loc. = LC6_D16; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 4.800 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 4 COMB LC7_D16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 4.800 ns; Loc. = LC7_D16; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 5.100 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 5 COMB LC8_D16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 5.100 ns; Loc. = LC8_D16; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.300 ns) 6.200 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT 6 COMB LC1_D18 2 " "Info: 6: + IC(0.800 ns) + CELL(0.300 ns) = 6.200 ns; Loc. = LC1_D18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 6.500 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT 7 COMB LC2_D18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 6.500 ns; Loc. = LC2_D18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 6.800 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~COUT 8 COMB LC3_D18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 6.800 ns; Loc. = LC3_D18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[8\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 7.100 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~COUT 9 COMB LC4_D18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.300 ns) = 7.100 ns; Loc. = LC4_D18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[9\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 7.400 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~COUT 10 COMB LC5_D18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.300 ns) = 7.400 ns; Loc. = LC5_D18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[10\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 7.700 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~COUT 11 COMB LC6_D18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.300 ns) = 7.700 ns; Loc. = LC6_D18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[11\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 8.000 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~COUT 12 COMB LC7_D18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.300 ns) = 8.000 ns; Loc. = LC7_D18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[12\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 8.300 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~COUT 13 COMB LC8_D18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.300 ns) = 8.300 ns; Loc. = LC8_D18; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[13\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.300 ns) 9.400 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~COUT 14 COMB LC1_D20 2 " "Info: 14: + IC(0.800 ns) + CELL(0.300 ns) = 9.400 ns; Loc. = LC1_D20; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[14\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 9.700 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~COUT 15 COMB LC2_D20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.300 ns) = 9.700 ns; Loc. = LC2_D20; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[15\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 10.000 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~COUT 16 COMB LC3_D20 2 " "Info: 16: + IC(0.000 ns) + CELL(0.300 ns) = 10.000 ns; Loc. = LC3_D20; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[16\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 10.300 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~COUT 17 COMB LC4_D20 2 " "Info: 17: + IC(0.000 ns) + CELL(0.300 ns) = 10.300 ns; Loc. = LC4_D20; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[17\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 10.600 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~COUT 18 COMB LC5_D20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.300 ns) = 10.600 ns; Loc. = LC5_D20; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[18\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 10.900 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~COUT 19 COMB LC6_D20 2 " "Info: 19: + IC(0.000 ns) + CELL(0.300 ns) = 10.900 ns; Loc. = LC6_D20; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[19\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.200 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~COUT 20 COMB LC7_D20 2 " "Info: 20: + IC(0.000 ns) + CELL(0.300 ns) = 11.200 ns; Loc. = LC7_D20; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[20\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 11.500 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~COUT 21 COMB LC8_D20 2 " "Info: 21: + IC(0.000 ns) + CELL(0.300 ns) = 11.500 ns; Loc. = LC8_D20; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[21\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.300 ns) 12.600 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~COUT 22 COMB LC1_D22 2 " "Info: 22: + IC(0.800 ns) + CELL(0.300 ns) = 12.600 ns; Loc. = LC1_D22; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[22\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 12.900 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~COUT 23 COMB LC2_D22 2 " "Info: 23: + IC(0.000 ns) + CELL(0.300 ns) = 12.900 ns; Loc. = LC2_D22; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[23\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 13.200 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~COUT 24 COMB LC3_D22 2 " "Info: 24: + IC(0.000 ns) + CELL(0.300 ns) = 13.200 ns; Loc. = LC3_D22; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[24\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 13.500 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~COUT 25 COMB LC4_D22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.300 ns) = 13.500 ns; Loc. = LC4_D22; Fanout = 2; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[25\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 14.800 ns render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\] 26 COMB LC5_D22 1 " "Info: 26: + IC(0.000 ns) + CELL(1.300 ns) = 14.800 ns; Loc. = LC5_D22; Fanout = 1; COMB Node = 'render:inst1\|lpm_add_sub:Add15\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[26\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[26] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 17.700 ns render:inst1\|linha_galinha~189 27 COMB LC8_D22 1 " "Info: 27: + IC(0.600 ns) + CELL(2.300 ns) = 17.700 ns; Loc. = LC8_D22; Fanout = 1; COMB Node = 'render:inst1\|linha_galinha~189'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[26] render:inst1|linha_galinha~189 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 21.700 ns render:inst1\|linha_galinha~244 28 COMB LC7_D21 1 " "Info: 28: + IC(2.200 ns) + CELL(1.800 ns) = 21.700 ns; Loc. = LC7_D21; Fanout = 1; COMB Node = 'render:inst1\|linha_galinha~244'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { render:inst1|linha_galinha~189 render:inst1|linha_galinha~244 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 24.600 ns render:inst1\|linha_galinha~229 29 COMB LC3_D21 1 " "Info: 29: + IC(0.600 ns) + CELL(2.300 ns) = 24.600 ns; Loc. = LC3_D21; Fanout = 1; COMB Node = 'render:inst1\|linha_galinha~229'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { render:inst1|linha_galinha~244 render:inst1|linha_galinha~229 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 27.000 ns render:inst1\|linha_galinha~233 30 COMB LC6_D21 1 " "Info: 30: + IC(0.600 ns) + CELL(1.800 ns) = 27.000 ns; Loc. = LC6_D21; Fanout = 1; COMB Node = 'render:inst1\|linha_galinha~233'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { render:inst1|linha_galinha~229 render:inst1|linha_galinha~233 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 31.000 ns render:inst1\|linha_galinha~238 31 COMB LC1_D23 1 " "Info: 31: + IC(2.200 ns) + CELL(1.800 ns) = 31.000 ns; Loc. = LC1_D23; Fanout = 1; COMB Node = 'render:inst1\|linha_galinha~238'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { render:inst1|linha_galinha~233 render:inst1|linha_galinha~238 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.800 ns) 35.100 ns render:inst1\|linha_galinha~239 32 COMB LC8_D13 1 " "Info: 32: + IC(2.300 ns) + CELL(1.800 ns) = 35.100 ns; Loc. = LC8_D13; Fanout = 1; COMB Node = 'render:inst1\|linha_galinha~239'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { render:inst1|linha_galinha~238 render:inst1|linha_galinha~239 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 36.900 ns render:inst1\|linha_galinha~280 33 COMB LC4_D13 1 " "Info: 33: + IC(0.600 ns) + CELL(1.200 ns) = 36.900 ns; Loc. = LC4_D13; Fanout = 1; COMB Node = 'render:inst1\|linha_galinha~280'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { render:inst1|linha_galinha~239 render:inst1|linha_galinha~280 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 37.800 ns render:inst1\|linha_galinha~282 34 COMB LC5_D13 1 " "Info: 34: + IC(0.000 ns) + CELL(0.900 ns) = 37.800 ns; Loc. = LC5_D13; Fanout = 1; COMB Node = 'render:inst1\|linha_galinha~282'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { render:inst1|linha_galinha~280 render:inst1|linha_galinha~282 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 39.300 ns render:inst1\|linha_galinha~245 35 COMB LC6_D13 7 " "Info: 35: + IC(0.000 ns) + CELL(1.500 ns) = 39.300 ns; Loc. = LC6_D13; Fanout = 7; COMB Node = 'render:inst1\|linha_galinha~245'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { render:inst1|linha_galinha~282 render:inst1|linha_galinha~245 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 42.200 ns render:inst1\|linha_galinha~209 36 COMB LC7_D13 1 " "Info: 36: + IC(0.600 ns) + CELL(2.300 ns) = 42.200 ns; Loc. = LC7_D13; Fanout = 1; COMB Node = 'render:inst1\|linha_galinha~209'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { render:inst1|linha_galinha~245 render:inst1|linha_galinha~209 } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.700 ns) 46.100 ns render:inst1\|linha_galinha\[5\] 37 REG LC4_D14 17 " "Info: 37: + IC(2.200 ns) + CELL(1.700 ns) = 46.100 ns; Loc. = LC4_D14; Fanout = 17; REG Node = 'render:inst1\|linha_galinha\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { render:inst1|linha_galinha~209 render:inst1|linha_galinha[5] } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "28.800 ns ( 62.47 % ) " "Info: Total cell delay = 28.800 ns ( 62.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.300 ns ( 37.53 % ) " "Info: Total interconnect delay = 17.300 ns ( 37.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "46.100 ns" { render:inst1|linha_galinha[4] render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[26] render:inst1|linha_galinha~189 render:inst1|linha_galinha~244 render:inst1|linha_galinha~229 render:inst1|linha_galinha~233 render:inst1|linha_galinha~238 render:inst1|linha_galinha~239 render:inst1|linha_galinha~280 render:inst1|linha_galinha~282 render:inst1|linha_galinha~245 render:inst1|linha_galinha~209 render:inst1|linha_galinha[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "46.100 ns" { render:inst1|linha_galinha[4] {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[26] {} render:inst1|linha_galinha~189 {} render:inst1|linha_galinha~244 {} render:inst1|linha_galinha~229 {} render:inst1|linha_galinha~233 {} render:inst1|linha_galinha~238 {} render:inst1|linha_galinha~239 {} render:inst1|linha_galinha~280 {} render:inst1|linha_galinha~282 {} render:inst1|linha_galinha~245 {} render:inst1|linha_galinha~209 {} render:inst1|linha_galinha[5] {} } { 0.000ns 3.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.600ns 2.200ns 0.600ns 0.600ns 2.200ns 2.300ns 0.600ns 0.000ns 0.000ns 0.600ns 2.200ns } { 0.000ns 1.200ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.300ns 2.300ns 1.800ns 2.300ns 1.800ns 1.800ns 1.800ns 1.200ns 0.900ns 1.500ns 2.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.300 ns - Smallest " "Info: - Smallest clock skew is 0.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 11.100 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } { 456 385 400 520 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns divfreq:inst4\|temporal2 2 REG LC2_A19 12 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC2_A19; Fanout = 12; REG Node = 'divfreq:inst4\|temporal2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock divfreq:inst4|temporal2 } "NODE_NAME" } } { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 11.100 ns render:inst1\|linha_galinha\[5\] 3 REG LC4_D14 17 " "Info: 3: + IC(4.700 ns) + CELL(0.000 ns) = 11.100 ns; Loc. = LC4_D14; Fanout = 17; REG Node = 'render:inst1\|linha_galinha\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { divfreq:inst4|temporal2 render:inst1|linha_galinha[5] } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 35.14 % ) " "Info: Total cell delay = 3.900 ns ( 35.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 64.86 % ) " "Info: Total interconnect delay = 7.200 ns ( 64.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { clock divfreq:inst4|temporal2 render:inst1|linha_galinha[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { clock {} clock~out {} divfreq:inst4|temporal2 {} render:inst1|linha_galinha[5] {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 10.800 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 10.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } { 456 385 400 520 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns divfreq:inst4\|temporal2 2 REG LC2_A19 12 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC2_A19; Fanout = 12; REG Node = 'divfreq:inst4\|temporal2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock divfreq:inst4|temporal2 } "NODE_NAME" } } { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(0.000 ns) 10.800 ns render:inst1\|linha_galinha\[4\] 3 REG LC3_D19 17 " "Info: 3: + IC(4.400 ns) + CELL(0.000 ns) = 10.800 ns; Loc. = LC3_D19; Fanout = 17; REG Node = 'render:inst1\|linha_galinha\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { divfreq:inst4|temporal2 render:inst1|linha_galinha[4] } "NODE_NAME" } } { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 36.11 % ) " "Info: Total cell delay = 3.900 ns ( 36.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.900 ns ( 63.89 % ) " "Info: Total interconnect delay = 6.900 ns ( 63.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clock divfreq:inst4|temporal2 render:inst1|linha_galinha[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clock {} clock~out {} divfreq:inst4|temporal2 {} render:inst1|linha_galinha[4] {} } { 0.000ns 0.000ns 2.500ns 4.400ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { clock divfreq:inst4|temporal2 render:inst1|linha_galinha[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { clock {} clock~out {} divfreq:inst4|temporal2 {} render:inst1|linha_galinha[5] {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clock divfreq:inst4|temporal2 render:inst1|linha_galinha[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clock {} clock~out {} divfreq:inst4|temporal2 {} render:inst1|linha_galinha[4] {} } { 0.000ns 0.000ns 2.500ns 4.400ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "render.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/render.v" 87 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "46.100 ns" { render:inst1|linha_galinha[4] render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[26] render:inst1|linha_galinha~189 render:inst1|linha_galinha~244 render:inst1|linha_galinha~229 render:inst1|linha_galinha~233 render:inst1|linha_galinha~238 render:inst1|linha_galinha~239 render:inst1|linha_galinha~280 render:inst1|linha_galinha~282 render:inst1|linha_galinha~245 render:inst1|linha_galinha~209 render:inst1|linha_galinha[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "46.100 ns" { render:inst1|linha_galinha[4] {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[9]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[10]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[11]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[12]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[13]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[14]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[15]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[16]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[17]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[18]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[19]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[20]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[21]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[22]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[23]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[24]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[25]~COUT {} render:inst1|lpm_add_sub:Add15|addcore:adder|a_csnbuffer:result_node|cs_buffer[26] {} render:inst1|linha_galinha~189 {} render:inst1|linha_galinha~244 {} render:inst1|linha_galinha~229 {} render:inst1|linha_galinha~233 {} render:inst1|linha_galinha~238 {} render:inst1|linha_galinha~239 {} render:inst1|linha_galinha~280 {} render:inst1|linha_galinha~282 {} render:inst1|linha_galinha~245 {} render:inst1|linha_galinha~209 {} render:inst1|linha_galinha[5] {} } { 0.000ns 3.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.800ns 0.000ns 0.000ns 0.000ns 0.000ns 0.600ns 2.200ns 0.600ns 0.600ns 2.200ns 2.300ns 0.600ns 0.000ns 0.000ns 0.600ns 2.200ns } { 0.000ns 1.200ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.300ns 2.300ns 1.800ns 2.300ns 1.800ns 1.800ns 1.800ns 1.200ns 0.900ns 1.500ns 2.300ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { clock divfreq:inst4|temporal2 render:inst1|linha_galinha[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { clock {} clock~out {} divfreq:inst4|temporal2 {} render:inst1|linha_galinha[5] {} } { 0.000ns 0.000ns 2.500ns 4.700ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { clock divfreq:inst4|temporal2 render:inst1|linha_galinha[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.800 ns" { clock {} clock~out {} divfreq:inst4|temporal2 {} render:inst1|linha_galinha[4] {} } { 0.000ns 0.000ns 2.500ns 4.400ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "debounce:inst11\|my_dff:d1\|Q input_synchronizer:inst13\|sync_reg clock 200 ps " "Info: Found hold time violation between source  pin or register \"debounce:inst11\|my_dff:d1\|Q\" and destination pin or register \"input_synchronizer:inst13\|sync_reg\" for clock \"clock\" (Hold time is 200 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.500 ns + Largest " "Info: + Largest clock skew is 1.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.700 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 10.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } { 456 385 400 520 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns divfreq:inst4\|temporal2 2 REG LC2_A19 12 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC2_A19; Fanout = 12; REG Node = 'divfreq:inst4\|temporal2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock divfreq:inst4|temporal2 } "NODE_NAME" } } { "divfreq.vhd" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/divfreq.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(0.000 ns) 10.700 ns input_synchronizer:inst13\|sync_reg 3 REG LC1_D24 1 " "Info: 3: + IC(4.300 ns) + CELL(0.000 ns) = 10.700 ns; Loc. = LC1_D24; Fanout = 1; REG Node = 'input_synchronizer:inst13\|sync_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { divfreq:inst4|temporal2 input_synchronizer:inst13|sync_reg } "NODE_NAME" } } { "input_synchronizer.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/input_synchronizer.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 36.45 % ) " "Info: Total cell delay = 3.900 ns ( 36.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.800 ns ( 63.55 % ) " "Info: Total interconnect delay = 6.800 ns ( 63.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { clock divfreq:inst4|temporal2 input_synchronizer:inst13|sync_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { clock {} clock~out {} divfreq:inst4|temporal2 {} input_synchronizer:inst13|sync_reg {} } { 0.000ns 0.000ns 2.500ns 4.300ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 9.200 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 9.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } { 456 385 400 520 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns debounce:inst11\|clock_div:u1\|slow_clk 2 REG LC7_D5 2 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC7_D5; Fanout = 2; REG Node = 'debounce:inst11\|clock_div:u1\|slow_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock debounce:inst11|clock_div:u1|slow_clk } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(0.000 ns) 9.200 ns debounce:inst11\|my_dff:d1\|Q 3 REG LC5_D24 2 " "Info: 3: + IC(2.800 ns) + CELL(0.000 ns) = 9.200 ns; Loc. = LC5_D24; Fanout = 2; REG Node = 'debounce:inst11\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { debounce:inst11|clock_div:u1|slow_clk debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 42.39 % ) " "Info: Total cell delay = 3.900 ns ( 42.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns ( 57.61 % ) " "Info: Total interconnect delay = 5.300 ns ( 57.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { clock debounce:inst11|clock_div:u1|slow_clk debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.200 ns" { clock {} clock~out {} debounce:inst11|clock_div:u1|slow_clk {} debounce:inst11|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 2.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { clock divfreq:inst4|temporal2 input_synchronizer:inst13|sync_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { clock {} clock~out {} divfreq:inst4|temporal2 {} input_synchronizer:inst13|sync_reg {} } { 0.000ns 0.000ns 2.500ns 4.300ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { clock debounce:inst11|clock_div:u1|slow_clk debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.200 ns" { clock {} clock~out {} debounce:inst11|clock_div:u1|slow_clk {} debounce:inst11|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 2.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns - " "Info: - Micro clock to output delay of source is 1.100 ns" {  } { { "debounce.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns - Shortest register register " "Info: - Shortest register to register delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:inst11\|my_dff:d1\|Q 1 REG LC5_D24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_D24; Fanout = 2; REG Node = 'debounce:inst11\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 1.800 ns input_synchronizer:inst13\|sync_reg 2 REG LC1_D24 1 " "Info: 2: + IC(0.600 ns) + CELL(1.200 ns) = 1.800 ns; Loc. = LC1_D24; Fanout = 1; REG Node = 'input_synchronizer:inst13\|sync_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { debounce:inst11|my_dff:d1|Q input_synchronizer:inst13|sync_reg } "NODE_NAME" } } { "input_synchronizer.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/input_synchronizer.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 66.67 % ) " "Info: Total cell delay = 1.200 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 33.33 % ) " "Info: Total interconnect delay = 0.600 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { debounce:inst11|my_dff:d1|Q input_synchronizer:inst13|sync_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { debounce:inst11|my_dff:d1|Q {} input_synchronizer:inst13|sync_reg {} } { 0.000ns 0.600ns } { 0.000ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "input_synchronizer.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/input_synchronizer.v" 3 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { clock divfreq:inst4|temporal2 input_synchronizer:inst13|sync_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { clock {} clock~out {} divfreq:inst4|temporal2 {} input_synchronizer:inst13|sync_reg {} } { 0.000ns 0.000ns 2.500ns 4.300ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { clock debounce:inst11|clock_div:u1|slow_clk debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.200 ns" { clock {} clock~out {} debounce:inst11|clock_div:u1|slow_clk {} debounce:inst11|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 2.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { debounce:inst11|my_dff:d1|Q input_synchronizer:inst13|sync_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { debounce:inst11|my_dff:d1|Q {} input_synchronizer:inst13|sync_reg {} } { 0.000ns 0.600ns } { 0.000ns 1.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "debounce:inst11\|my_dff:d1\|Q Baixo clock 4.200 ns register " "Info: tsu for register \"debounce:inst11\|my_dff:d1\|Q\" (data pin = \"Baixo\", clock pin = \"clock\") is 4.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.900 ns + Longest pin register " "Info: + Longest pin to register delay is 10.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns Baixo 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'Baixo'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Baixo } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 624 80 248 640 "Baixo" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(1.200 ns) 10.900 ns debounce:inst11\|my_dff:d1\|Q 2 REG LC5_D24 2 " "Info: 2: + IC(6.200 ns) + CELL(1.200 ns) = 10.900 ns; Loc. = LC5_D24; Fanout = 2; REG Node = 'debounce:inst11\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { Baixo debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 43.12 % ) " "Info: Total cell delay = 4.700 ns ( 43.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.200 ns ( 56.88 % ) " "Info: Total interconnect delay = 6.200 ns ( 56.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { Baixo debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { Baixo {} Baixo~out {} debounce:inst11|my_dff:d1|Q {} } { 0.000ns 0.000ns 6.200ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "debounce.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 9.200 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 9.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } { 456 385 400 520 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns debounce:inst11\|clock_div:u1\|slow_clk 2 REG LC7_D5 2 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC7_D5; Fanout = 2; REG Node = 'debounce:inst11\|clock_div:u1\|slow_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock debounce:inst11|clock_div:u1|slow_clk } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(0.000 ns) 9.200 ns debounce:inst11\|my_dff:d1\|Q 3 REG LC5_D24 2 " "Info: 3: + IC(2.800 ns) + CELL(0.000 ns) = 9.200 ns; Loc. = LC5_D24; Fanout = 2; REG Node = 'debounce:inst11\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { debounce:inst11|clock_div:u1|slow_clk debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 42.39 % ) " "Info: Total cell delay = 3.900 ns ( 42.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns ( 57.61 % ) " "Info: Total interconnect delay = 5.300 ns ( 57.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { clock debounce:inst11|clock_div:u1|slow_clk debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.200 ns" { clock {} clock~out {} debounce:inst11|clock_div:u1|slow_clk {} debounce:inst11|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 2.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { Baixo debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { Baixo {} Baixo~out {} debounce:inst11|my_dff:d1|Q {} } { 0.000ns 0.000ns 6.200ns } { 0.000ns 3.500ns 1.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { clock debounce:inst11|clock_div:u1|slow_clk debounce:inst11|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.200 ns" { clock {} clock~out {} debounce:inst11|clock_div:u1|slow_clk {} debounce:inst11|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 2.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Rout inst5 17.100 ns register " "Info: tco from clock \"clock\" to destination pin \"Rout\" through register \"inst5\" is 17.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } { 456 385 400 520 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns inst5 2 REG LC8_C16 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC8_C16; Fanout = 1; REG Node = 'inst5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock inst5 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 376 1376 1440 456 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst5 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "freeway.bdf" "" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 376 1376 1440 456 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.700 ns + Longest register pin " "Info: + Longest register to pin delay is 10.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst5 1 REG LC8_C16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_C16; Fanout = 1; REG Node = 'inst5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 376 1376 1440 456 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.800 ns) 4.400 ns inst12 2 COMB LC3_C24 1 " "Info: 2: + IC(2.600 ns) + CELL(1.800 ns) = 4.400 ns; Loc. = LC3_C24; Fanout = 1; COMB Node = 'inst12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { inst5 inst12 } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 208 1640 1704 256 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(5.100 ns) 10.700 ns Rout 3 PIN PIN_236 0 " "Info: 3: + IC(1.200 ns) + CELL(5.100 ns) = 10.700 ns; Loc. = PIN_236; Fanout = 0; PIN Node = 'Rout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { inst12 Rout } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 240 1912 2088 256 "Rout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.900 ns ( 64.49 % ) " "Info: Total cell delay = 6.900 ns ( 64.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 35.51 % ) " "Info: Total interconnect delay = 3.800 ns ( 35.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { inst5 inst12 Rout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { inst5 {} inst12 {} Rout {} } { 0.000ns 2.600ns 1.200ns } { 0.000ns 1.800ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clock inst5 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clock {} clock~out {} inst5 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { inst5 inst12 Rout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { inst5 {} inst12 {} Rout {} } { 0.000ns 2.600ns 1.200ns } { 0.000ns 1.800ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "debounce:inst9\|my_dff:d1\|Q Cima clock 1.000 ns register " "Info: th for register \"debounce:inst9\|my_dff:d1\|Q\" (data pin = \"Cima\", clock pin = \"clock\") is 1.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 10.300 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 10.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clock 1 CLK PIN_91 95 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_91; Fanout = 95; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 120 288 456 136 "clock" "" } { 200 1728 1768 216 "clock" "" } { 112 480 515 128 "clock" "" } { 400 1344 1379 416 "clock" "" } { 248 1352 1387 264 "clock" "" } { 456 385 400 520 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns debounce:inst9\|clock_div:u1\|slow_clk 2 REG LC8_A23 2 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC8_A23; Fanout = 2; REG Node = 'debounce:inst9\|clock_div:u1\|slow_clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clock debounce:inst9|clock_div:u1|slow_clk } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 10.300 ns debounce:inst9\|my_dff:d1\|Q 3 REG LC3_D23 2 " "Info: 3: + IC(3.900 ns) + CELL(0.000 ns) = 10.300 ns; Loc. = LC3_D23; Fanout = 2; REG Node = 'debounce:inst9\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 37.86 % ) " "Info: Total cell delay = 3.900 ns ( 37.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.400 ns ( 62.14 % ) " "Info: Total interconnect delay = 6.400 ns ( 62.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clock debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clock {} clock~out {} debounce:inst9|clock_div:u1|slow_clk {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 3.900ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "debounce.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns Cima 1 PIN PIN_29 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_29; Fanout = 1; PIN Node = 'Cima'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cima } "NODE_NAME" } } { "freeway.bdf" "" { Schematic "C:/Users/Monitor/Desktop/fpga-freeway-master/freeway.bdf" { { 496 80 248 512 "Cima" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(1.200 ns) 10.900 ns debounce:inst9\|my_dff:d1\|Q 2 REG LC3_D23 2 " "Info: 2: + IC(6.200 ns) + CELL(1.200 ns) = 10.900 ns; Loc. = LC3_D23; Fanout = 2; REG Node = 'debounce:inst9\|my_dff:d1\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "debounce.v" "" { Text "C:/Users/Monitor/Desktop/fpga-freeway-master/debounce.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 43.12 % ) " "Info: Total cell delay = 4.700 ns ( 43.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.200 ns ( 56.88 % ) " "Info: Total interconnect delay = 6.200 ns ( 56.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { Cima {} Cima~out {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 6.200ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.300 ns" { clock debounce:inst9|clock_div:u1|slow_clk debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.300 ns" { clock {} clock~out {} debounce:inst9|clock_div:u1|slow_clk {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 2.500ns 3.900ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { Cima debounce:inst9|my_dff:d1|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { Cima {} Cima~out {} debounce:inst9|my_dff:d1|Q {} } { 0.000ns 0.000ns 6.200ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 08 10:54:06 2019 " "Info: Processing ended: Mon Jul 08 10:54:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Info: Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
