;redcode
;assert 1
	SPL 0, <-74
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SLT <0, @2
	SPL -0
	SUB -710, 12
	SLT <0, @2
	SLT 210, 31
	ADD 210, 61
	DJN -1, @-20
	SLT #90, @-508
	DJN <-127, 100
	SLT <0, @2
	SLT 210, 31
	MOV -7, <-20
	CMP -207, <-120
	CMP -207, <-120
	SUB -207, <-126
	DJN -1, @-20
	SLT 210, 31
	SPL -0
	SUB @-127, 100
	CMP -207, <-120
	SUB 0, -1
	SLT 700, 80
	SUB @-127, 100
	SUB @-127, 100
	DJN -1, @-20
	SUB @121, 106
	SUB @-127, 100
	SUB 210, 31
	SUB @-127, 100
	SUB 210, 31
	JMN 0, #2
	DJN -601, -20
	SUB 0, -1
	MOV -1, <-20
	CMP 0, 800
	SUB 0, -1
	SPL 0, <-74
	SUB 0, -1
	DJN -1, @-20
	SUB 0, -1
	MOV -7, <-20
	CMP -207, <-120
