/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [27:0] _00_;
  reg [3:0] _01_;
  reg [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [17:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire [9:0] celloutsig_0_38z;
  wire [4:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [3:0] celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [20:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [27:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[2] ? in_data[27] : in_data[76];
  assign celloutsig_1_0z = in_data[138] ? in_data[168] : in_data[180];
  assign celloutsig_1_3z = celloutsig_1_2z ? in_data[157] : celloutsig_1_1z[1];
  assign celloutsig_1_16z = celloutsig_1_2z ? in_data[160] : celloutsig_1_4z;
  assign celloutsig_0_11z = celloutsig_0_7z[0] ? celloutsig_0_0z : celloutsig_0_6z;
  assign celloutsig_0_1z = in_data[22] ? in_data[60] : celloutsig_0_0z;
  assign celloutsig_0_19z = celloutsig_0_9z[1] ? celloutsig_0_6z : celloutsig_0_18z[1];
  assign celloutsig_0_21z = celloutsig_0_18z[2] ? celloutsig_0_14z : celloutsig_0_17z[1];
  assign celloutsig_0_24z = celloutsig_0_6z ? celloutsig_0_2z[0] : celloutsig_0_11z;
  assign celloutsig_0_25z = celloutsig_0_19z ? celloutsig_0_18z[0] : celloutsig_0_13z[6];
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 28'h0000000;
    else _00_ <= in_data[64:37];
  reg [6:0] _14_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _14_ <= 7'h00;
    else _14_ <= celloutsig_1_17z[7:1];
  assign out_data[102:96] = _14_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= celloutsig_0_15z[8:5];
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_0_20z[11:10], _01_ };
  assign celloutsig_0_29z = { celloutsig_0_15z[5:3], celloutsig_0_27z, _02_ } || celloutsig_0_15z;
  assign celloutsig_1_2z = celloutsig_1_1z[3:0] || { in_data[116:114], celloutsig_1_0z };
  assign celloutsig_0_5z = celloutsig_0_2z[1] ? _00_[21:14] : in_data[32:25];
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z } != celloutsig_1_1z[2:0];
  assign celloutsig_0_10z = { celloutsig_0_3z[3:0], celloutsig_0_0z, celloutsig_0_5z } != { celloutsig_0_7z, celloutsig_0_9z[3:1], 1'h0, celloutsig_0_9z[3:1], 1'h0 };
  assign celloutsig_0_26z = { _01_[3], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_12z } != { celloutsig_0_13z[10:5], celloutsig_0_9z[3:1], 1'h0, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_11z };
  assign celloutsig_0_3z = { in_data[41:38], celloutsig_0_1z } << { in_data[27:25], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_8z = { celloutsig_1_5z[8:2], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z } << { in_data[157:132], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_9z[3:1], 1'h0 } << { celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_18z = _01_[3:1] << celloutsig_0_5z[6:4];
  assign celloutsig_0_2z = { in_data[27:24], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } << in_data[10:4];
  assign celloutsig_1_17z = celloutsig_1_5z[7:0] <<< { celloutsig_1_5z[7:2], celloutsig_1_4z, celloutsig_1_16z };
  assign celloutsig_0_13z = { celloutsig_0_2z[2:0], celloutsig_0_10z, celloutsig_0_9z[3:1], 1'h0, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } <<< { celloutsig_0_5z[6:1], celloutsig_0_7z };
  assign celloutsig_0_63z = celloutsig_0_12z[4:1] >>> celloutsig_0_38z[7:4];
  assign celloutsig_1_1z = in_data[179:175] >>> in_data[133:129];
  assign celloutsig_0_7z = in_data[27:23] >>> { celloutsig_0_3z[4:1], celloutsig_0_1z };
  assign celloutsig_0_12z = _00_[7:3] >>> { _00_[27:24], celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_8z[20:4], celloutsig_0_10z } ~^ { celloutsig_0_2z[2:0], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_10z, _01_ };
  assign celloutsig_0_38z = { celloutsig_0_12z[1], celloutsig_0_18z, celloutsig_0_31z[5:3], celloutsig_0_20z[2], celloutsig_0_31z[1:0] } ^ { celloutsig_0_13z[1:0], celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_0z, _01_ };
  assign celloutsig_1_5z = { in_data[181:175], celloutsig_1_4z, celloutsig_1_3z } ^ { in_data[119:114], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_1z ^ in_data[176:172];
  assign celloutsig_1_18z = { celloutsig_1_17z[5:1], celloutsig_1_14z } ^ { celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_0_17z = { in_data[35], celloutsig_0_12z, celloutsig_0_0z } ^ celloutsig_0_5z[6:0];
  assign celloutsig_0_23z = celloutsig_0_15z[2:0] ^ celloutsig_0_20z[13:11];
  assign celloutsig_0_62z = ~((celloutsig_0_29z & celloutsig_0_26z) | celloutsig_0_18z[1]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z[1] & celloutsig_1_1z[0]) | celloutsig_1_1z[0]);
  assign celloutsig_0_6z = ~((_00_[16] & celloutsig_0_5z[1]) | _00_[23]);
  assign celloutsig_1_12z = ~((celloutsig_1_8z[18] & celloutsig_1_0z) | celloutsig_1_7z[3]);
  assign celloutsig_1_14z = ~((celloutsig_1_7z[1] & celloutsig_1_12z) | celloutsig_1_8z[20]);
  assign celloutsig_0_14z = ~((celloutsig_0_7z[3] & celloutsig_0_9z[3]) | celloutsig_0_10z);
  assign celloutsig_0_27z = ~((_00_[7] & celloutsig_0_23z[1]) | celloutsig_0_24z);
  assign { celloutsig_0_8z[1], celloutsig_0_8z[20:2] } = { celloutsig_0_6z, _00_[22:4] } ^ { celloutsig_0_7z[0], _00_[9:2], celloutsig_0_2z, celloutsig_0_7z[4:1] };
  assign { celloutsig_0_9z[1], celloutsig_0_9z[3:2] } = { celloutsig_0_6z, celloutsig_0_3z[2:1] } ^ { celloutsig_0_7z[2], celloutsig_0_7z[4:3] };
  assign { celloutsig_0_31z[5:3], celloutsig_0_31z[1:0] } = { celloutsig_0_20z[5:3], celloutsig_0_20z[1:0] } ^ { celloutsig_0_9z[3:1], celloutsig_0_24z, celloutsig_0_25z };
  assign celloutsig_0_31z[2] = celloutsig_0_20z[2];
  assign celloutsig_0_8z[0] = 1'h0;
  assign celloutsig_0_9z[0] = 1'h0;
  assign { out_data[133:128], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
