// Generated by scripts/gen_isa.py. Do not edit by hand.

use crate::isa::base;
use crate::isa::types::{ArgKind, ArgSpec, DataType, InstructionCommonDef, InstructionDef};

pub const ARCH: &str = "rdna4";

#[derive(Copy, Clone, Debug, Eq, PartialEq, Hash)]
pub enum Instruction {
  BufferAtomicAddF32,
  BufferAtomicAddU32,
  BufferAtomicAddU64,
  BufferAtomicAndB32,
  BufferAtomicAndB64,
  BufferAtomicCmpswapB32,
  BufferAtomicCmpswapB64,
  BufferAtomicCondSubU32,
  BufferAtomicDecU32,
  BufferAtomicDecU64,
  BufferAtomicIncU32,
  BufferAtomicIncU64,
  BufferAtomicMaxI32,
  BufferAtomicMaxI64,
  BufferAtomicMaxNumF32,
  BufferAtomicMaxU32,
  BufferAtomicMaxU64,
  BufferAtomicMinI32,
  BufferAtomicMinI64,
  BufferAtomicMinNumF32,
  BufferAtomicMinU32,
  BufferAtomicMinU64,
  BufferAtomicOrB32,
  BufferAtomicOrB64,
  BufferAtomicPkAddBf16,
  BufferAtomicPkAddF16,
  BufferAtomicSubClampU32,
  BufferAtomicSubU32,
  BufferAtomicSubU64,
  BufferAtomicSwapB32,
  BufferAtomicSwapB64,
  BufferAtomicXorB32,
  BufferAtomicXorB64,
  BufferLoadB128,
  BufferLoadB32,
  BufferLoadB64,
  BufferLoadB96,
  BufferLoadD16B16,
  BufferLoadD16FormatX,
  BufferLoadD16FormatXy,
  BufferLoadD16FormatXyz,
  BufferLoadD16FormatXyzw,
  BufferLoadD16HiB16,
  BufferLoadD16HiFormatX,
  BufferLoadD16HiI8,
  BufferLoadD16HiU8,
  BufferLoadD16I8,
  BufferLoadD16U8,
  BufferLoadFormatX,
  BufferLoadFormatXy,
  BufferLoadFormatXyz,
  BufferLoadFormatXyzw,
  BufferLoadI16,
  BufferLoadI8,
  BufferLoadU16,
  BufferLoadU8,
  BufferStoreB128,
  BufferStoreB16,
  BufferStoreB32,
  BufferStoreB64,
  BufferStoreB8,
  BufferStoreB96,
  BufferStoreD16FormatX,
  BufferStoreD16FormatXy,
  BufferStoreD16FormatXyz,
  BufferStoreD16FormatXyzw,
  BufferStoreD16HiB16,
  BufferStoreD16HiB8,
  BufferStoreD16HiFormatX,
  BufferStoreFormatX,
  BufferStoreFormatXy,
  BufferStoreFormatXyz,
  BufferStoreFormatXyzw,
  DsAddF32,
  DsAddRtnF32,
  DsAddRtnU32,
  DsAddRtnU64,
  DsAddU32,
  DsAddU64,
  DsAndB32,
  DsAndB64,
  DsAndRtnB32,
  DsAndRtnB64,
  DsAppend,
  DsBpermuteB32,
  DsBpermuteFiB32,
  DsBvhStackPush4Pop1RtnB32,
  DsBvhStackPush8Pop1RtnB32,
  DsBvhStackPush8Pop2RtnB64,
  DsCmpstoreB32,
  DsCmpstoreB64,
  DsCmpstoreRtnB32,
  DsCmpstoreRtnB64,
  DsCondSubRtnU32,
  DsCondSubU32,
  DsCondxchg32RtnB64,
  DsConsume,
  DsDecRtnU32,
  DsDecRtnU64,
  DsDecU32,
  DsDecU64,
  DsDirectLoad,
  DsIncRtnU32,
  DsIncRtnU64,
  DsIncU32,
  DsIncU64,
  DsLoadN2addrB32,
  DsLoadN2addrB64,
  DsLoadN2addrStride64B32,
  DsLoadN2addrStride64B64,
  DsLoadAddtidB32,
  DsLoadB128,
  DsLoadB32,
  DsLoadB64,
  DsLoadB96,
  DsLoadI16,
  DsLoadI8,
  DsLoadI8D16,
  DsLoadI8D16Hi,
  DsLoadU16,
  DsLoadU16D16,
  DsLoadU16D16Hi,
  DsLoadU8,
  DsLoadU8D16,
  DsLoadU8D16Hi,
  DsMaxI32,
  DsMaxI64,
  DsMaxNumF32,
  DsMaxNumRtnF32,
  DsMaxRtnI32,
  DsMaxRtnI64,
  DsMaxRtnU32,
  DsMaxRtnU64,
  DsMaxU32,
  DsMaxU64,
  DsMinI32,
  DsMinI64,
  DsMinNumF32,
  DsMinNumRtnF32,
  DsMinRtnI32,
  DsMinRtnI64,
  DsMinRtnU32,
  DsMinRtnU64,
  DsMinU32,
  DsMinU64,
  DsMskorB32,
  DsMskorB64,
  DsMskorRtnB32,
  DsMskorRtnB64,
  DsNop,
  DsOrB32,
  DsOrB64,
  DsOrRtnB32,
  DsOrRtnB64,
  DsParamLoad,
  DsPermuteB32,
  DsPkAddBf16,
  DsPkAddF16,
  DsPkAddRtnBf16,
  DsPkAddRtnF16,
  DsRsubRtnU32,
  DsRsubRtnU64,
  DsRsubU32,
  DsRsubU64,
  DsStoreN2addrB32,
  DsStoreN2addrB64,
  DsStoreN2addrStride64B32,
  DsStoreN2addrStride64B64,
  DsStoreAddtidB32,
  DsStoreB128,
  DsStoreB16,
  DsStoreB16D16Hi,
  DsStoreB32,
  DsStoreB64,
  DsStoreB8,
  DsStoreB8D16Hi,
  DsStoreB96,
  DsStorexchgN2addrRtnB32,
  DsStorexchgN2addrRtnB64,
  DsStorexchgN2addrStride64RtnB32,
  DsStorexchgN2addrStride64RtnB64,
  DsStorexchgRtnB32,
  DsStorexchgRtnB64,
  DsSubClampRtnU32,
  DsSubClampU32,
  DsSubRtnU32,
  DsSubRtnU64,
  DsSubU32,
  DsSubU64,
  DsSwizzleB32,
  DsXorB32,
  DsXorB64,
  DsXorRtnB32,
  DsXorRtnB64,
  FlatAtomicAddF32,
  FlatAtomicAddU32,
  FlatAtomicAddU64,
  FlatAtomicAndB32,
  FlatAtomicAndB64,
  FlatAtomicCmpswapB32,
  FlatAtomicCmpswapB64,
  FlatAtomicCondSubU32,
  FlatAtomicDecU32,
  FlatAtomicDecU64,
  FlatAtomicIncU32,
  FlatAtomicIncU64,
  FlatAtomicMaxI32,
  FlatAtomicMaxI64,
  FlatAtomicMaxNumF32,
  FlatAtomicMaxU32,
  FlatAtomicMaxU64,
  FlatAtomicMinI32,
  FlatAtomicMinI64,
  FlatAtomicMinNumF32,
  FlatAtomicMinU32,
  FlatAtomicMinU64,
  FlatAtomicOrB32,
  FlatAtomicOrB64,
  FlatAtomicPkAddBf16,
  FlatAtomicPkAddF16,
  FlatAtomicSubClampU32,
  FlatAtomicSubU32,
  FlatAtomicSubU64,
  FlatAtomicSwapB32,
  FlatAtomicSwapB64,
  FlatAtomicXorB32,
  FlatAtomicXorB64,
  FlatLoadB128,
  FlatLoadB32,
  FlatLoadB64,
  FlatLoadB96,
  FlatLoadD16B16,
  FlatLoadD16HiB16,
  FlatLoadD16HiI8,
  FlatLoadD16HiU8,
  FlatLoadD16I8,
  FlatLoadD16U8,
  FlatLoadI16,
  FlatLoadI8,
  FlatLoadU16,
  FlatLoadU8,
  FlatStoreB128,
  FlatStoreB16,
  FlatStoreB32,
  FlatStoreB64,
  FlatStoreB8,
  FlatStoreB96,
  FlatStoreD16HiB16,
  FlatStoreD16HiB8,
  GlobalAtomicAddF32,
  GlobalAtomicAddU32,
  GlobalAtomicAddU64,
  GlobalAtomicAndB32,
  GlobalAtomicAndB64,
  GlobalAtomicCmpswapB32,
  GlobalAtomicCmpswapB64,
  GlobalAtomicCondSubU32,
  GlobalAtomicDecU32,
  GlobalAtomicDecU64,
  GlobalAtomicIncU32,
  GlobalAtomicIncU64,
  GlobalAtomicMaxI32,
  GlobalAtomicMaxI64,
  GlobalAtomicMaxNumF32,
  GlobalAtomicMaxU32,
  GlobalAtomicMaxU64,
  GlobalAtomicMinI32,
  GlobalAtomicMinI64,
  GlobalAtomicMinNumF32,
  GlobalAtomicMinU32,
  GlobalAtomicMinU64,
  GlobalAtomicOrB32,
  GlobalAtomicOrB64,
  GlobalAtomicOrderedAddB64,
  GlobalAtomicPkAddBf16,
  GlobalAtomicPkAddF16,
  GlobalAtomicSubClampU32,
  GlobalAtomicSubU32,
  GlobalAtomicSubU64,
  GlobalAtomicSwapB32,
  GlobalAtomicSwapB64,
  GlobalAtomicXorB32,
  GlobalAtomicXorB64,
  ImageAtomicAddFlt,
  ImageAtomicAddUint,
  ImageAtomicAnd,
  ImageAtomicCmpswap,
  ImageAtomicDecUint,
  ImageAtomicIncUint,
  ImageAtomicMaxFlt,
  ImageAtomicMaxInt,
  ImageAtomicMaxUint,
  ImageAtomicMinFlt,
  ImageAtomicMinInt,
  ImageAtomicMinUint,
  ImageAtomicOr,
  ImageAtomicPkAddBf16,
  ImageAtomicPkAddF16,
  ImageAtomicSubUint,
  ImageAtomicSwap,
  ImageAtomicXor,
  SAbsI32,
  SAbsdiffI32,
  SAddCoCiU32,
  SAddCoI32,
  SAddCoU32,
  SAddF16,
  SAddF32,
  SAddNcU64,
  SAddkCoI32,
  SAllocVgpr,
  SAndB32,
  SAndB64,
  SAndNot0SaveexecB32,
  SAndNot0SaveexecB64,
  SAndNot0WrexecB32,
  SAndNot0WrexecB64,
  SAndNot1B32,
  SAndNot1B64,
  SAndNot1SaveexecB32,
  SAndNot1SaveexecB64,
  SAndNot1WrexecB32,
  SAndNot1WrexecB64,
  SAndSaveexecB32,
  SAndSaveexecB64,
  SAshrI32,
  SAshrI64,
  SAtcProbe,
  SAtcProbeBuffer,
  SBarrierSignal,
  SBarrierSignalIsfirst,
  SBarrierWait,
  SBcnt0I32B32,
  SBcnt0I32B64,
  SBcnt1I32B32,
  SBcnt1I32B64,
  SBfeI32,
  SBfeI64,
  SBfeU32,
  SBfeU64,
  SBfmB32,
  SBfmB64,
  SBitcmp0B32,
  SBitcmp0B64,
  SBitcmp1B32,
  SBitcmp1B64,
  SBitreplicateB64B32,
  SBitset0B32,
  SBitset0B64,
  SBitset1B32,
  SBitset1B64,
  SBranch,
  SBrevB32,
  SBrevB64,
  SBufferLoadB128,
  SBufferLoadB256,
  SBufferLoadB32,
  SBufferLoadB512,
  SBufferLoadB64,
  SBufferLoadB96,
  SBufferLoadI16,
  SBufferLoadI8,
  SBufferLoadU16,
  SBufferLoadU8,
  SBufferPrefetchData,
  SCallB64,
  SCbranchExecnz,
  SCbranchExecz,
  SCbranchScc0,
  SCbranchScc1,
  SCbranchVccnz,
  SCbranchVccz,
  SCeilF16,
  SCeilF32,
  SClause,
  SClsI32,
  SClsI32I64,
  SClzI32U32,
  SClzI32U64,
  SCmovB32,
  SCmovB64,
  SCmovkI32,
  SCmpEqF16,
  SCmpEqF32,
  SCmpEqI32,
  SCmpEqU32,
  SCmpEqU64,
  SCmpGeF16,
  SCmpGeF32,
  SCmpGeI32,
  SCmpGeU32,
  SCmpGtF16,
  SCmpGtF32,
  SCmpGtI32,
  SCmpGtU32,
  SCmpLeF16,
  SCmpLeF32,
  SCmpLeI32,
  SCmpLeU32,
  SCmpLgF16,
  SCmpLgF32,
  SCmpLgI32,
  SCmpLgU32,
  SCmpLgU64,
  SCmpLtF16,
  SCmpLtF32,
  SCmpLtI32,
  SCmpLtU32,
  SCmpNeqF16,
  SCmpNeqF32,
  SCmpNgeF16,
  SCmpNgeF32,
  SCmpNgtF16,
  SCmpNgtF32,
  SCmpNleF16,
  SCmpNleF32,
  SCmpNlgF16,
  SCmpNlgF32,
  SCmpNltF16,
  SCmpNltF32,
  SCmpOF16,
  SCmpOF32,
  SCmpUF16,
  SCmpUF32,
  SCodeEnd,
  SCselectB32,
  SCselectB64,
  SCtzI32B32,
  SCtzI32B64,
  SCvtF16F32,
  SCvtF32F16,
  SCvtF32I32,
  SCvtF32U32,
  SCvtHiF32F16,
  SCvtI32F32,
  SCvtPkRtzF16F32,
  SCvtU32F32,
  SDcacheInv,
  SDecperflevel,
  SDelayAlu,
  SDenormMode,
  SEndpgm,
  SEndpgmSaved,
  SFloorF16,
  SFloorF32,
  SFmaakF32,
  SFmacF16,
  SFmacF32,
  SFmamkF32,
  SGetpcB64,
  SGetregB32,
  SIcacheInv,
  SIncperflevel,
  SLoadB128,
  SLoadB256,
  SLoadB32,
  SLoadB512,
  SLoadB64,
  SLoadB96,
  SLoadI16,
  SLoadI8,
  SLoadU16,
  SLoadU8,
  SLshl1AddU32,
  SLshl2AddU32,
  SLshl3AddU32,
  SLshl4AddU32,
  SLshlB32,
  SLshlB64,
  SLshrB32,
  SLshrB64,
  SMaxI32,
  SMaxNumF16,
  SMaxNumF32,
  SMaxU32,
  SMaximumF16,
  SMaximumF32,
  SMinI32,
  SMinNumF16,
  SMinNumF32,
  SMinU32,
  SMinimumF16,
  SMinimumF32,
  SMovB32,
  SMovB64,
  SMovkI32,
  SMovreldB32,
  SMovreldB64,
  SMovrelsB32,
  SMovrelsB64,
  SMovrelsdN2B32,
  SMulF16,
  SMulF32,
  SMulHiI32,
  SMulHiU32,
  SMulI32,
  SMulU64,
  SMulkI32,
  SNandB32,
  SNandB64,
  SNandSaveexecB32,
  SNandSaveexecB64,
  SNop,
  SNorB32,
  SNorB64,
  SNorSaveexecB32,
  SNorSaveexecB64,
  SNotB32,
  SNotB64,
  SOrB32,
  SOrB64,
  SOrNot0SaveexecB32,
  SOrNot0SaveexecB64,
  SOrNot1B32,
  SOrNot1B64,
  SOrNot1SaveexecB32,
  SOrNot1SaveexecB64,
  SOrSaveexecB32,
  SOrSaveexecB64,
  SPackHhB32B16,
  SPackHlB32B16,
  SPackLhB32B16,
  SPackLlB32B16,
  SPrefetchData,
  SPrefetchDataPcRel,
  SPrefetchInst,
  SPrefetchInstPcRel,
  SQuadmaskB32,
  SQuadmaskB64,
  SRfeB64,
  SRndneF16,
  SRndneF32,
  SRoundMode,
  SSendmsg,
  SSendmsgRtnB32,
  SSendmsgRtnB64,
  SSendmsghalt,
  SSethalt,
  SSetkill,
  SSetpcB64,
  SSetprio,
  SSetregB32,
  SSetregImm32B32,
  SSextI32I16,
  SSextI32I8,
  SSleep,
  SSleepVar,
  SSubCoCiU32,
  SSubCoI32,
  SSubCoU32,
  SSubF16,
  SSubF32,
  SSubNcU64,
  SSwappcB64,
  STrap,
  STruncF16,
  STruncF32,
  STtracedata,
  STtracedataImm,
  SVersion,
  SWaitAlu,
  SWaitBvhcnt,
  SWaitDscnt,
  SWaitEvent,
  SWaitExpcnt,
  SWaitIdle,
  SWaitKmcnt,
  SWaitLoadcnt,
  SWaitLoadcntDscnt,
  SWaitSamplecnt,
  SWaitStorecnt,
  SWaitStorecntDscnt,
  SWakeup,
  SWqmB32,
  SWqmB64,
  SXnorB32,
  SXnorB64,
  SXnorSaveexecB32,
  SXnorSaveexecB64,
  SXorB32,
  SXorB64,
  SXorSaveexecB32,
  SXorSaveexecB64,
  TbufferLoadD16FormatX,
  TbufferLoadD16FormatXy,
  TbufferLoadD16FormatXyz,
  TbufferLoadD16FormatXyzw,
  TbufferLoadFormatX,
  TbufferLoadFormatXy,
  TbufferLoadFormatXyz,
  TbufferLoadFormatXyzw,
  TbufferStoreD16FormatX,
  TbufferStoreD16FormatXy,
  TbufferStoreD16FormatXyz,
  TbufferStoreD16FormatXyzw,
  TbufferStoreFormatX,
  TbufferStoreFormatXy,
  TbufferStoreFormatXyz,
  TbufferStoreFormatXyzw,
  VAdd3U32,
  VAddCoCiU32,
  VAddCoU32,
  VAddF16,
  VAddF32,
  VAddLshlU32,
  VAddNcI16,
  VAddNcI32,
  VAddNcU16,
  VAddNcU32,
  VAlignbitB32,
  VAlignbyteB32,
  VAndB16,
  VAndB32,
  VAndOrB32,
  VAshrrevI16,
  VAshrrevI32,
  VAshrrevI64,
  VBcntU32B32,
  VBfeI32,
  VBfeU32,
  VBfiB32,
  VBfmB32,
  VBfrevB32,
  VCeilF16,
  VCeilF32,
  VClsI32,
  VClzI32U32,
  VCmpClassF16,
  VCmpClassF32,
  VCmpEqF16,
  VCmpEqF32,
  VCmpEqI16,
  VCmpEqI32,
  VCmpEqI64,
  VCmpEqU16,
  VCmpEqU32,
  VCmpEqU64,
  VCmpGeF16,
  VCmpGeF32,
  VCmpGeI16,
  VCmpGeI32,
  VCmpGeI64,
  VCmpGeU16,
  VCmpGeU32,
  VCmpGeU64,
  VCmpGtF16,
  VCmpGtF32,
  VCmpGtI16,
  VCmpGtI32,
  VCmpGtI64,
  VCmpGtU16,
  VCmpGtU32,
  VCmpGtU64,
  VCmpLeF16,
  VCmpLeF32,
  VCmpLeI16,
  VCmpLeI32,
  VCmpLeI64,
  VCmpLeU16,
  VCmpLeU32,
  VCmpLeU64,
  VCmpLgF16,
  VCmpLgF32,
  VCmpLtF16,
  VCmpLtF32,
  VCmpLtI16,
  VCmpLtI32,
  VCmpLtI64,
  VCmpLtU16,
  VCmpLtU32,
  VCmpLtU64,
  VCmpNeI16,
  VCmpNeI32,
  VCmpNeI64,
  VCmpNeU16,
  VCmpNeU32,
  VCmpNeU64,
  VCmpNeqF16,
  VCmpNeqF32,
  VCmpNgeF16,
  VCmpNgeF32,
  VCmpNgtF16,
  VCmpNgtF32,
  VCmpNleF16,
  VCmpNleF32,
  VCmpNlgF16,
  VCmpNlgF32,
  VCmpNltF16,
  VCmpNltF32,
  VCmpOF16,
  VCmpOF32,
  VCmpUF16,
  VCmpUF32,
  VCmpxClassF16,
  VCmpxClassF32,
  VCmpxEqF16,
  VCmpxEqF32,
  VCmpxEqI16,
  VCmpxEqI32,
  VCmpxEqI64,
  VCmpxEqU16,
  VCmpxEqU32,
  VCmpxEqU64,
  VCmpxGeF16,
  VCmpxGeF32,
  VCmpxGeI16,
  VCmpxGeI32,
  VCmpxGeI64,
  VCmpxGeU16,
  VCmpxGeU32,
  VCmpxGeU64,
  VCmpxGtF16,
  VCmpxGtF32,
  VCmpxGtI16,
  VCmpxGtI32,
  VCmpxGtI64,
  VCmpxGtU16,
  VCmpxGtU32,
  VCmpxGtU64,
  VCmpxLeF16,
  VCmpxLeF32,
  VCmpxLeI16,
  VCmpxLeI32,
  VCmpxLeI64,
  VCmpxLeU16,
  VCmpxLeU32,
  VCmpxLeU64,
  VCmpxLgF16,
  VCmpxLgF32,
  VCmpxLtF16,
  VCmpxLtF32,
  VCmpxLtI16,
  VCmpxLtI32,
  VCmpxLtI64,
  VCmpxLtU16,
  VCmpxLtU32,
  VCmpxLtU64,
  VCmpxNeI16,
  VCmpxNeI32,
  VCmpxNeI64,
  VCmpxNeU16,
  VCmpxNeU32,
  VCmpxNeU64,
  VCmpxNeqF16,
  VCmpxNeqF32,
  VCmpxNgeF16,
  VCmpxNgeF32,
  VCmpxNgtF16,
  VCmpxNgtF32,
  VCmpxNleF16,
  VCmpxNleF32,
  VCmpxNlgF16,
  VCmpxNlgF32,
  VCmpxNltF16,
  VCmpxNltF32,
  VCmpxOF16,
  VCmpxOF32,
  VCmpxUF16,
  VCmpxUF32,
  VCndmaskB16,
  VCndmaskB32,
  VCosF16,
  VCosF32,
  VCtzI32B32,
  VCubeidF32,
  VCubemaF32,
  VCubescF32,
  VCubetcF32,
  VCvtF16F32,
  VCvtF16I16,
  VCvtF16U16,
  VCvtF32Bf8,
  VCvtF32F16,
  VCvtF32Fp8,
  VCvtF32I32,
  VCvtF32U32,
  VCvtF32Ubyte0,
  VCvtF32Ubyte1,
  VCvtF32Ubyte2,
  VCvtF32Ubyte3,
  VCvtFloorI32F32,
  VCvtI16F16,
  VCvtI32F32,
  VCvtI32I16,
  VCvtNearestI32F32,
  VCvtNormI16F16,
  VCvtNormU16F16,
  VCvtOffF32I4,
  VCvtPkBf8F32,
  VCvtPkF32Bf8,
  VCvtPkF32Fp8,
  VCvtPkFp8F32,
  VCvtPkI16F32,
  VCvtPkI16I32,
  VCvtPkNormI16F16,
  VCvtPkNormI16F32,
  VCvtPkNormU16F16,
  VCvtPkNormU16F32,
  VCvtPkRtzF16F32,
  VCvtPkU16F32,
  VCvtPkU16U32,
  VCvtPkU8F32,
  VCvtSrBf8F32,
  VCvtSrFp8F32,
  VCvtU16F16,
  VCvtU32F32,
  VCvtU32U16,
  VDivFixupF16,
  VDivFixupF32,
  VDivFmasF32,
  VDivScaleF32,
  VDot2Bf16Bf16,
  VDot2F16F16,
  VDot2F32Bf16,
  VDot2F32F16,
  VDot4F32Bf8Bf8,
  VDot4F32Bf8Fp8,
  VDot4F32Fp8Bf8,
  VDot4F32Fp8Fp8,
  VDot4I32Iu8,
  VDot4U32U8,
  VDot8I32Iu4,
  VDot8U32U4,
  VDualAddF32,
  VDualAddNcU32,
  VDualAndB32,
  VDualCndmaskB32,
  VDualDot2accF32Bf16,
  VDualDot2accF32F16,
  VDualFmaakF32,
  VDualFmacF32,
  VDualFmamkF32,
  VDualLshlrevB32,
  VDualMaxNumF32,
  VDualMinNumF32,
  VDualMovB32,
  VDualMulDx9ZeroF32,
  VDualMulF32,
  VDualSubF32,
  VDualSubrevF32,
  VExpF16,
  VExpF32,
  VFloorF16,
  VFloorF32,
  VFmaDx9ZeroF32,
  VFmaF16,
  VFmaF32,
  VFmaMixF32,
  VFmaMixhiF16,
  VFmaMixloF16,
  VFmaakF16,
  VFmaakF32,
  VFmacF16,
  VFmacF32,
  VFmamkF16,
  VFmamkF32,
  VFractF16,
  VFractF32,
  VFrexpExpI16F16,
  VFrexpExpI32F32,
  VFrexpMantF16,
  VFrexpMantF32,
  VInterpP10F16F32,
  VInterpP10F32,
  VInterpP10RtzF16F32,
  VInterpP2F16F32,
  VInterpP2F32,
  VInterpP2RtzF16F32,
  VLdexpF16,
  VLdexpF32,
  VLerpU8,
  VLogF16,
  VLogF32,
  VLshlAddU32,
  VLshlOrB32,
  VLshlrevB16,
  VLshlrevB32,
  VLshlrevB64,
  VLshrrevB16,
  VLshrrevB32,
  VLshrrevB64,
  VMadCoI64I32,
  VMadCoU64U32,
  VMadI16,
  VMadI32I16,
  VMadI32I24,
  VMadU16,
  VMadU32U16,
  VMadU32U24,
  VMax3I16,
  VMax3I32,
  VMax3NumF16,
  VMax3NumF32,
  VMax3U16,
  VMax3U32,
  VMaxI16,
  VMaxI32,
  VMaxNumF16,
  VMaxNumF32,
  VMaxU16,
  VMaxU32,
  VMaximum3F16,
  VMaximum3F32,
  VMaximumF16,
  VMaximumF32,
  VMaximumminimumF16,
  VMaximumminimumF32,
  VMaxminI32,
  VMaxminNumF16,
  VMaxminNumF32,
  VMaxminU32,
  VMbcntHiU32B32,
  VMbcntLoU32B32,
  VMed3I16,
  VMed3I32,
  VMed3NumF16,
  VMed3NumF32,
  VMed3U16,
  VMed3U32,
  VMin3I16,
  VMin3I32,
  VMin3NumF16,
  VMin3NumF32,
  VMin3U16,
  VMin3U32,
  VMinI16,
  VMinI32,
  VMinNumF16,
  VMinNumF32,
  VMinU16,
  VMinU32,
  VMinimum3F16,
  VMinimum3F32,
  VMinimumF16,
  VMinimumF32,
  VMinimummaximumF16,
  VMinimummaximumF32,
  VMinmaxI32,
  VMinmaxNumF16,
  VMinmaxNumF32,
  VMinmaxU32,
  VMovB16,
  VMovB32,
  VMovreldB32,
  VMovrelsB32,
  VMovrelsdN2B32,
  VMovrelsdB32,
  VMqsadPkU16U8,
  VMqsadU32U8,
  VMsadU8,
  VMulDx9ZeroF32,
  VMulF16,
  VMulF32,
  VMulHiI32,
  VMulHiI32I24,
  VMulHiU32,
  VMulHiU32U24,
  VMulI32I24,
  VMulLoU16,
  VMulLoU32,
  VMulU32U24,
  VMullitF32,
  VNop,
  VNotB16,
  VNotB32,
  VOr3B32,
  VOrB16,
  VOrB32,
  VPackB32F16,
  VPermB32,
  VPermlane16B32,
  VPermlane16VarB32,
  VPermlane64B32,
  VPermlanex16B32,
  VPermlanex16VarB32,
  VPipeflush,
  VPkAddF16,
  VPkAddI16,
  VPkAddU16,
  VPkAshrrevI16,
  VPkFmaF16,
  VPkFmacF16,
  VPkLshlrevB16,
  VPkLshrrevB16,
  VPkMadI16,
  VPkMadU16,
  VPkMaxI16,
  VPkMaxNumF16,
  VPkMaxU16,
  VPkMaximumF16,
  VPkMinI16,
  VPkMinNumF16,
  VPkMinU16,
  VPkMinimumF16,
  VPkMulF16,
  VPkMulLoU16,
  VPkSubI16,
  VPkSubU16,
  VQsadPkU16U8,
  VRcpF16,
  VRcpF32,
  VRcpIflagF32,
  VReadfirstlaneB32,
  VReadlaneB32,
  VRndneF16,
  VRndneF32,
  VRsqF16,
  VRsqF32,
  VSExpF16,
  VSExpF32,
  VSLogF16,
  VSLogF32,
  VSRcpF16,
  VSRcpF32,
  VSRsqF16,
  VSRsqF32,
  VSSqrtF16,
  VSSqrtF32,
  VSadHiU8,
  VSadU16,
  VSadU32,
  VSadU8,
  VSatPkU8I16,
  VSinF16,
  VSinF32,
  VSqrtF16,
  VSqrtF32,
  VSubCoCiU32,
  VSubCoU32,
  VSubF16,
  VSubF32,
  VSubNcI16,
  VSubNcI32,
  VSubNcU16,
  VSubNcU32,
  VSubrevCoCiU32,
  VSubrevCoU32,
  VSubrevF16,
  VSubrevF32,
  VSubrevNcU32,
  VSwapB16,
  VSwapB32,
  VSwaprelB32,
  VSwmmacBf16N16x16x32Bf16,
  VSwmmacF16N16x16x32F16,
  VSwmmacF32N16x16x32Bf16,
  VSwmmacF32N16x16x32Bf8Bf8,
  VSwmmacF32N16x16x32Bf8Fp8,
  VSwmmacF32N16x16x32F16,
  VSwmmacF32N16x16x32Fp8Bf8,
  VSwmmacF32N16x16x32Fp8Fp8,
  VSwmmacI32N16x16x32Iu4,
  VSwmmacI32N16x16x32Iu8,
  VSwmmacI32N16x16x64Iu4,
  VTruncF16,
  VTruncF32,
  VWmmaBf16N16x16x16Bf16,
  VWmmaF16N16x16x16F16,
  VWmmaF32N16x16x16Bf16,
  VWmmaF32N16x16x16Bf8Bf8,
  VWmmaF32N16x16x16Bf8Fp8,
  VWmmaF32N16x16x16F16,
  VWmmaF32N16x16x16Fp8Bf8,
  VWmmaF32N16x16x16Fp8Fp8,
  VWmmaI32N16x16x16Iu4,
  VWmmaI32N16x16x16Iu8,
  VWmmaI32N16x16x32Iu4,
  VWritelaneB32,
  VXadU32,
  VXnorB32,
  VXor3B32,
  VXorB16,
  VXorB32,
}

pub static ARCH_COMMON_DEFS: &[InstructionCommonDef] = &[
  InstructionCommonDef {
    name: "buffer_atomic_cond_sub_u32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_atomic_max_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_atomic_min_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_atomic_pk_add_bf16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_atomic_pk_add_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_atomic_sub_clamp_u32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_load_b128",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_load_b32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_load_b64",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_load_b96",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 96 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_load_d16_b16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_load_d16_hi_b16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_load_d16_hi_i8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_load_d16_hi_u8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_load_d16_i8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_load_d16_u8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_load_i16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_load_i8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_load_u16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_load_u8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_store_b128",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_store_b16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_store_b32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_store_b64",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_store_b8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_store_b96",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 96 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_store_d16_hi_b16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "buffer_store_d16_hi_b8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_bpermute_fi_b32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_bvh_stack_push4_pop1_rtn_b32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_bvh_stack_push8_pop1_rtn_b32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_bvh_stack_push8_pop2_rtn_b64",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_cond_sub_rtn_u32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_cond_sub_u32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_direct_load",
    args: &[ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 }],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_max_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_max_num_rtn_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_min_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_min_num_rtn_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_param_load",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Mem, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_pk_add_bf16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_pk_add_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_pk_add_rtn_bf16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_pk_add_rtn_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_sub_clamp_rtn_u32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "ds_sub_clamp_u32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "flat_atomic_cond_sub_u32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "flat_atomic_max_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "flat_atomic_min_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "flat_atomic_pk_add_bf16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "flat_atomic_pk_add_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "flat_atomic_sub_clamp_u32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "global_atomic_cond_sub_u32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "global_atomic_max_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "global_atomic_min_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "global_atomic_ordered_add_b64",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "global_atomic_pk_add_bf16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "global_atomic_pk_add_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "global_atomic_sub_clamp_u32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "image_atomic_add_flt",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 256 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "image_atomic_add_uint",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 256 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "image_atomic_dec_uint",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 256 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "image_atomic_inc_uint",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 256 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "image_atomic_max_flt",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 256 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "image_atomic_max_int",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 256 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "image_atomic_max_uint",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 256 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "image_atomic_min_flt",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 256 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "image_atomic_min_int",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 256 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "image_atomic_min_uint",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 256 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "image_atomic_pk_add_bf16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 256 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "image_atomic_pk_add_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 256 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "image_atomic_sub_uint",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 256 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_add_co_ci_u32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::U32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::U32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_add_co_i32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::I32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::I32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_add_co_u32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::U32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::U32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_add_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_add_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_add_nc_u64",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::U64, width: 64 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::U64, width: 64 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_addk_co_i32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Imm, data_type: DataType::I16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_alloc_vgpr",
    args: &[ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::B32, width: 32 }],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_atc_probe",
    args: &[
          ArgSpec { kind: ArgKind::Imm, data_type: DataType::B8, width: 8 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::B32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_atc_probe_buffer",
    args: &[
          ArgSpec { kind: ArgKind::Imm, data_type: DataType::B8, width: 8 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::B32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_barrier_signal",
    args: &[ArgSpec { kind: ArgKind::Unknown, data_type: DataType::None, width: 32 }],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_barrier_signal_isfirst",
    args: &[ArgSpec { kind: ArgKind::Unknown, data_type: DataType::None, width: 32 }],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_barrier_wait",
    args: &[ArgSpec { kind: ArgKind::Imm, data_type: DataType::B16, width: 16 }],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_buffer_load_b96",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 96 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::B32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_buffer_load_i16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::B32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_buffer_load_i8",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::B32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_buffer_load_u16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::B32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_buffer_load_u8",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::B32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_buffer_prefetch_data",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Imm, data_type: DataType::B32, width: 32 },
          ArgSpec { kind: ArgKind::Mem, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Imm, data_type: DataType::B32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_ceil_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_ceil_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_eq_f16",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_eq_f32",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_ge_f16",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_ge_f32",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_gt_f16",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_gt_f32",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_le_f16",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_le_f32",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_lg_f16",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_lg_f32",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_lt_f16",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_lt_f32",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_neq_f16",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_neq_f32",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_nge_f16",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_nge_f32",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_ngt_f16",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_ngt_f32",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_nle_f16",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_nle_f32",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_nlg_f16",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_nlg_f32",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_nlt_f16",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_nlt_f32",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_o_f16",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_o_f32",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_u_f16",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cmp_u_f32",
    args: &[
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cvt_f16_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cvt_f32_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cvt_f32_i32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::I32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cvt_f32_u32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::U32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cvt_hi_f32_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cvt_i32_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cvt_pk_rtz_f16_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_cvt_u32_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_floor_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_floor_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_fmaak_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::Imm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_fmac_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_fmac_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_fmamk_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::Imm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_load_b96",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 96 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::B32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_load_i16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::B32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_load_i8",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::B32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_load_u16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::B32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_load_u8",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::B32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_max_num_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_max_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_maximum_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_maximum_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_min_num_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_min_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_minimum_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_minimum_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_mul_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_mul_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_mul_u64",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::U64, width: 64 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::U64, width: 64 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_prefetch_data",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Imm, data_type: DataType::B32, width: 32 },
          ArgSpec { kind: ArgKind::Mem, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Imm, data_type: DataType::B32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_prefetch_data_pc_rel",
    args: &[
          ArgSpec { kind: ArgKind::Imm, data_type: DataType::B32, width: 32 },
          ArgSpec { kind: ArgKind::Mem, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Imm, data_type: DataType::B32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_prefetch_inst",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Imm, data_type: DataType::B32, width: 32 },
          ArgSpec { kind: ArgKind::Mem, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Imm, data_type: DataType::B32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_prefetch_inst_pc_rel",
    args: &[
          ArgSpec { kind: ArgKind::Imm, data_type: DataType::B32, width: 32 },
          ArgSpec { kind: ArgKind::Mem, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Imm, data_type: DataType::B32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_rndne_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_rndne_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_sleep_var",
    args: &[ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::B32, width: 32 }],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_sub_co_ci_u32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::U32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::U32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_sub_co_i32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::I32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::I32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_sub_co_u32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::U32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::U32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_sub_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_sub_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_sub_nc_u64",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::U64, width: 64 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::U64, width: 64 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_trunc_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_trunc_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_wait_alu",
    args: &[ArgSpec { kind: ArgKind::Unknown, data_type: DataType::None, width: 16 }],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_wait_bvhcnt",
    args: &[ArgSpec { kind: ArgKind::Imm, data_type: DataType::B16, width: 16 }],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_wait_dscnt",
    args: &[ArgSpec { kind: ArgKind::Imm, data_type: DataType::B16, width: 16 }],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_wait_expcnt",
    args: &[ArgSpec { kind: ArgKind::Imm, data_type: DataType::B16, width: 16 }],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_wait_kmcnt",
    args: &[ArgSpec { kind: ArgKind::Imm, data_type: DataType::B16, width: 16 }],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_wait_loadcnt",
    args: &[ArgSpec { kind: ArgKind::Imm, data_type: DataType::B16, width: 16 }],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_wait_loadcnt_dscnt",
    args: &[ArgSpec { kind: ArgKind::Mem, data_type: DataType::None, width: 16 }],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_wait_samplecnt",
    args: &[ArgSpec { kind: ArgKind::Imm, data_type: DataType::B16, width: 16 }],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_wait_storecnt",
    args: &[ArgSpec { kind: ArgKind::Imm, data_type: DataType::B16, width: 16 }],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "s_wait_storecnt_dscnt",
    args: &[ArgSpec { kind: ArgKind::Mem, data_type: DataType::None, width: 16 }],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "v_cvt_f32_bf8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Unknown, width: 8 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_cvt_f32_fp8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Unknown, width: 8 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_cvt_pk_bf8_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_cvt_pk_f32_bf8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Unknown, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_cvt_pk_f32_fp8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Unknown, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_cvt_pk_fp8_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_cvt_sr_bf8_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 8 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::U32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_cvt_sr_fp8_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 8 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::U32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_dot4_f32_bf8_bf8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Unknown, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Unknown, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_dot4_f32_bf8_fp8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Unknown, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Unknown, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_dot4_f32_fp8_bf8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Unknown, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Unknown, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_dot4_f32_fp8_fp8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Unknown, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Unknown, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_dual_max_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "v_dual_min_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: false,
    supports_neg: false,
  },
  InstructionCommonDef {
    name: "v_mad_co_i64_i32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::I32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::I32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::I64, width: 64 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_mad_co_u64_u32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::U32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::U32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::U64, width: 64 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_max3_num_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_max3_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_max_num_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_max_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_maximum3_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_maximum3_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_maximum_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_maximum_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_maximumminimum_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_maximumminimum_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_maxmin_num_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_maxmin_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_med3_num_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_med3_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_min3_num_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_min3_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_min_num_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_min_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_minimum3_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_minimum3_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_minimum_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_minimum_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_minimummaximum_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_minimummaximum_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_minmax_num_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F16, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_minmax_num_f32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_permlane16_var_b32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_permlanex16_var_b32",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_pk_max_num_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Pk2F16, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Pk2F16, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_pk_maximum_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Pk2F16, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Pk2F16, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_pk_min_num_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Pk2F16, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Pk2F16, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_pk_minimum_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Pk2F16, width: 32 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Pk2F16, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_s_exp_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_s_exp_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_s_log_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_s_log_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_s_rcp_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_s_rcp_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_s_rsq_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_s_rsq_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_s_sqrt_f16",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 16 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_s_sqrt_f32",
    args: &[
          ArgSpec { kind: ArgKind::Sgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::SgprOrImm, data_type: DataType::F32, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_swmmac_bf16_16x16x32_bf16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_swmmac_f16_16x16x32_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_swmmac_f32_16x16x32_bf16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_swmmac_f32_16x16x32_bf8_bf8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_swmmac_f32_16x16x32_bf8_fp8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_swmmac_f32_16x16x32_f16",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_swmmac_f32_16x16x32_fp8_bf8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_swmmac_f32_16x16x32_fp8_fp8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_swmmac_i32_16x16x32_iu4",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_swmmac_i32_16x16x32_iu8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_swmmac_i32_16x16x64_iu4",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 128 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 32 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_wmma_f32_16x16x16_bf8_bf8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Unknown, width: 256 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_wmma_f32_16x16x16_bf8_fp8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Unknown, width: 256 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_wmma_f32_16x16x16_fp8_bf8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Unknown, width: 256 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_wmma_f32_16x16x16_fp8_fp8",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Unknown, width: 256 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
  InstructionCommonDef {
    name: "v_wmma_i32_16x16x32_iu4",
    args: &[
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 256 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::Vgpr, data_type: DataType::None, width: 64 },
          ArgSpec { kind: ArgKind::VgprOrImm, data_type: DataType::Unknown, width: 256 },
        ],
    supports_abs: true,
    supports_neg: true,
  },
];

pub static INSTRUCTION_DEFS: &[InstructionDef<Instruction>] = &[
  InstructionDef {
    instruction: Instruction::BufferAtomicAddF32,
    common: &base::INSTRUCTION_COMMON_DEFS[0],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicAddU32,
    common: &base::INSTRUCTION_COMMON_DEFS[1],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicAddU64,
    common: &base::INSTRUCTION_COMMON_DEFS[2],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicAndB32,
    common: &base::INSTRUCTION_COMMON_DEFS[3],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicAndB64,
    common: &base::INSTRUCTION_COMMON_DEFS[4],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicCmpswapB32,
    common: &base::INSTRUCTION_COMMON_DEFS[5],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicCmpswapB64,
    common: &base::INSTRUCTION_COMMON_DEFS[6],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicCondSubU32,
    common: &ARCH_COMMON_DEFS[0],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicDecU32,
    common: &base::INSTRUCTION_COMMON_DEFS[7],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicDecU64,
    common: &base::INSTRUCTION_COMMON_DEFS[8],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicIncU32,
    common: &base::INSTRUCTION_COMMON_DEFS[9],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicIncU64,
    common: &base::INSTRUCTION_COMMON_DEFS[10],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicMaxI32,
    common: &base::INSTRUCTION_COMMON_DEFS[11],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicMaxI64,
    common: &base::INSTRUCTION_COMMON_DEFS[12],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicMaxNumF32,
    common: &ARCH_COMMON_DEFS[1],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicMaxU32,
    common: &base::INSTRUCTION_COMMON_DEFS[13],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicMaxU64,
    common: &base::INSTRUCTION_COMMON_DEFS[14],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicMinI32,
    common: &base::INSTRUCTION_COMMON_DEFS[15],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicMinI64,
    common: &base::INSTRUCTION_COMMON_DEFS[16],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicMinNumF32,
    common: &ARCH_COMMON_DEFS[2],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicMinU32,
    common: &base::INSTRUCTION_COMMON_DEFS[17],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicMinU64,
    common: &base::INSTRUCTION_COMMON_DEFS[18],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicOrB32,
    common: &base::INSTRUCTION_COMMON_DEFS[19],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicOrB64,
    common: &base::INSTRUCTION_COMMON_DEFS[20],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicPkAddBf16,
    common: &ARCH_COMMON_DEFS[3],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicPkAddF16,
    common: &ARCH_COMMON_DEFS[4],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicSubClampU32,
    common: &ARCH_COMMON_DEFS[5],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicSubU32,
    common: &base::INSTRUCTION_COMMON_DEFS[21],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicSubU64,
    common: &base::INSTRUCTION_COMMON_DEFS[22],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicSwapB32,
    common: &base::INSTRUCTION_COMMON_DEFS[23],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicSwapB64,
    common: &base::INSTRUCTION_COMMON_DEFS[24],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicXorB32,
    common: &base::INSTRUCTION_COMMON_DEFS[25],
  },
  InstructionDef {
    instruction: Instruction::BufferAtomicXorB64,
    common: &base::INSTRUCTION_COMMON_DEFS[26],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadB128,
    common: &ARCH_COMMON_DEFS[6],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadB32,
    common: &ARCH_COMMON_DEFS[7],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadB64,
    common: &ARCH_COMMON_DEFS[8],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadB96,
    common: &ARCH_COMMON_DEFS[9],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadD16B16,
    common: &ARCH_COMMON_DEFS[10],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadD16FormatX,
    common: &base::INSTRUCTION_COMMON_DEFS[27],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadD16FormatXy,
    common: &base::INSTRUCTION_COMMON_DEFS[28],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadD16FormatXyz,
    common: &base::INSTRUCTION_COMMON_DEFS[29],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadD16FormatXyzw,
    common: &base::INSTRUCTION_COMMON_DEFS[30],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadD16HiB16,
    common: &ARCH_COMMON_DEFS[11],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadD16HiFormatX,
    common: &base::INSTRUCTION_COMMON_DEFS[31],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadD16HiI8,
    common: &ARCH_COMMON_DEFS[12],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadD16HiU8,
    common: &ARCH_COMMON_DEFS[13],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadD16I8,
    common: &ARCH_COMMON_DEFS[14],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadD16U8,
    common: &ARCH_COMMON_DEFS[15],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadFormatX,
    common: &base::INSTRUCTION_COMMON_DEFS[32],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadFormatXy,
    common: &base::INSTRUCTION_COMMON_DEFS[33],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadFormatXyz,
    common: &base::INSTRUCTION_COMMON_DEFS[34],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadFormatXyzw,
    common: &base::INSTRUCTION_COMMON_DEFS[35],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadI16,
    common: &ARCH_COMMON_DEFS[16],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadI8,
    common: &ARCH_COMMON_DEFS[17],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadU16,
    common: &ARCH_COMMON_DEFS[18],
  },
  InstructionDef {
    instruction: Instruction::BufferLoadU8,
    common: &ARCH_COMMON_DEFS[19],
  },
  InstructionDef {
    instruction: Instruction::BufferStoreB128,
    common: &ARCH_COMMON_DEFS[20],
  },
  InstructionDef {
    instruction: Instruction::BufferStoreB16,
    common: &ARCH_COMMON_DEFS[21],
  },
  InstructionDef {
    instruction: Instruction::BufferStoreB32,
    common: &ARCH_COMMON_DEFS[22],
  },
  InstructionDef {
    instruction: Instruction::BufferStoreB64,
    common: &ARCH_COMMON_DEFS[23],
  },
  InstructionDef {
    instruction: Instruction::BufferStoreB8,
    common: &ARCH_COMMON_DEFS[24],
  },
  InstructionDef {
    instruction: Instruction::BufferStoreB96,
    common: &ARCH_COMMON_DEFS[25],
  },
  InstructionDef {
    instruction: Instruction::BufferStoreD16FormatX,
    common: &base::INSTRUCTION_COMMON_DEFS[36],
  },
  InstructionDef {
    instruction: Instruction::BufferStoreD16FormatXy,
    common: &base::INSTRUCTION_COMMON_DEFS[37],
  },
  InstructionDef {
    instruction: Instruction::BufferStoreD16FormatXyz,
    common: &base::INSTRUCTION_COMMON_DEFS[38],
  },
  InstructionDef {
    instruction: Instruction::BufferStoreD16FormatXyzw,
    common: &base::INSTRUCTION_COMMON_DEFS[39],
  },
  InstructionDef {
    instruction: Instruction::BufferStoreD16HiB16,
    common: &ARCH_COMMON_DEFS[26],
  },
  InstructionDef {
    instruction: Instruction::BufferStoreD16HiB8,
    common: &ARCH_COMMON_DEFS[27],
  },
  InstructionDef {
    instruction: Instruction::BufferStoreD16HiFormatX,
    common: &base::INSTRUCTION_COMMON_DEFS[40],
  },
  InstructionDef {
    instruction: Instruction::BufferStoreFormatX,
    common: &base::INSTRUCTION_COMMON_DEFS[41],
  },
  InstructionDef {
    instruction: Instruction::BufferStoreFormatXy,
    common: &base::INSTRUCTION_COMMON_DEFS[42],
  },
  InstructionDef {
    instruction: Instruction::BufferStoreFormatXyz,
    common: &base::INSTRUCTION_COMMON_DEFS[43],
  },
  InstructionDef {
    instruction: Instruction::BufferStoreFormatXyzw,
    common: &base::INSTRUCTION_COMMON_DEFS[44],
  },
  InstructionDef {
    instruction: Instruction::DsAddF32,
    common: &base::INSTRUCTION_COMMON_DEFS[45],
  },
  InstructionDef {
    instruction: Instruction::DsAddRtnF32,
    common: &base::INSTRUCTION_COMMON_DEFS[46],
  },
  InstructionDef {
    instruction: Instruction::DsAddRtnU32,
    common: &base::INSTRUCTION_COMMON_DEFS[47],
  },
  InstructionDef {
    instruction: Instruction::DsAddRtnU64,
    common: &base::INSTRUCTION_COMMON_DEFS[48],
  },
  InstructionDef {
    instruction: Instruction::DsAddU32,
    common: &base::INSTRUCTION_COMMON_DEFS[49],
  },
  InstructionDef {
    instruction: Instruction::DsAddU64,
    common: &base::INSTRUCTION_COMMON_DEFS[50],
  },
  InstructionDef {
    instruction: Instruction::DsAndB32,
    common: &base::INSTRUCTION_COMMON_DEFS[51],
  },
  InstructionDef {
    instruction: Instruction::DsAndB64,
    common: &base::INSTRUCTION_COMMON_DEFS[52],
  },
  InstructionDef {
    instruction: Instruction::DsAndRtnB32,
    common: &base::INSTRUCTION_COMMON_DEFS[53],
  },
  InstructionDef {
    instruction: Instruction::DsAndRtnB64,
    common: &base::INSTRUCTION_COMMON_DEFS[54],
  },
  InstructionDef {
    instruction: Instruction::DsAppend,
    common: &base::INSTRUCTION_COMMON_DEFS[55],
  },
  InstructionDef {
    instruction: Instruction::DsBpermuteB32,
    common: &base::INSTRUCTION_COMMON_DEFS[56],
  },
  InstructionDef {
    instruction: Instruction::DsBpermuteFiB32,
    common: &ARCH_COMMON_DEFS[28],
  },
  InstructionDef {
    instruction: Instruction::DsBvhStackPush4Pop1RtnB32,
    common: &ARCH_COMMON_DEFS[29],
  },
  InstructionDef {
    instruction: Instruction::DsBvhStackPush8Pop1RtnB32,
    common: &ARCH_COMMON_DEFS[30],
  },
  InstructionDef {
    instruction: Instruction::DsBvhStackPush8Pop2RtnB64,
    common: &ARCH_COMMON_DEFS[31],
  },
  InstructionDef {
    instruction: Instruction::DsCmpstoreB32,
    common: &base::INSTRUCTION_COMMON_DEFS[57],
  },
  InstructionDef {
    instruction: Instruction::DsCmpstoreB64,
    common: &base::INSTRUCTION_COMMON_DEFS[58],
  },
  InstructionDef {
    instruction: Instruction::DsCmpstoreRtnB32,
    common: &base::INSTRUCTION_COMMON_DEFS[59],
  },
  InstructionDef {
    instruction: Instruction::DsCmpstoreRtnB64,
    common: &base::INSTRUCTION_COMMON_DEFS[60],
  },
  InstructionDef {
    instruction: Instruction::DsCondSubRtnU32,
    common: &ARCH_COMMON_DEFS[32],
  },
  InstructionDef {
    instruction: Instruction::DsCondSubU32,
    common: &ARCH_COMMON_DEFS[33],
  },
  InstructionDef {
    instruction: Instruction::DsCondxchg32RtnB64,
    common: &base::INSTRUCTION_COMMON_DEFS[61],
  },
  InstructionDef {
    instruction: Instruction::DsConsume,
    common: &base::INSTRUCTION_COMMON_DEFS[62],
  },
  InstructionDef {
    instruction: Instruction::DsDecRtnU32,
    common: &base::INSTRUCTION_COMMON_DEFS[63],
  },
  InstructionDef {
    instruction: Instruction::DsDecRtnU64,
    common: &base::INSTRUCTION_COMMON_DEFS[64],
  },
  InstructionDef {
    instruction: Instruction::DsDecU32,
    common: &base::INSTRUCTION_COMMON_DEFS[65],
  },
  InstructionDef {
    instruction: Instruction::DsDecU64,
    common: &base::INSTRUCTION_COMMON_DEFS[66],
  },
  InstructionDef {
    instruction: Instruction::DsDirectLoad,
    common: &ARCH_COMMON_DEFS[34],
  },
  InstructionDef {
    instruction: Instruction::DsIncRtnU32,
    common: &base::INSTRUCTION_COMMON_DEFS[67],
  },
  InstructionDef {
    instruction: Instruction::DsIncRtnU64,
    common: &base::INSTRUCTION_COMMON_DEFS[68],
  },
  InstructionDef {
    instruction: Instruction::DsIncU32,
    common: &base::INSTRUCTION_COMMON_DEFS[69],
  },
  InstructionDef {
    instruction: Instruction::DsIncU64,
    common: &base::INSTRUCTION_COMMON_DEFS[70],
  },
  InstructionDef {
    instruction: Instruction::DsLoadN2addrB32,
    common: &base::INSTRUCTION_COMMON_DEFS[71],
  },
  InstructionDef {
    instruction: Instruction::DsLoadN2addrB64,
    common: &base::INSTRUCTION_COMMON_DEFS[72],
  },
  InstructionDef {
    instruction: Instruction::DsLoadN2addrStride64B32,
    common: &base::INSTRUCTION_COMMON_DEFS[73],
  },
  InstructionDef {
    instruction: Instruction::DsLoadN2addrStride64B64,
    common: &base::INSTRUCTION_COMMON_DEFS[74],
  },
  InstructionDef {
    instruction: Instruction::DsLoadAddtidB32,
    common: &base::INSTRUCTION_COMMON_DEFS[75],
  },
  InstructionDef {
    instruction: Instruction::DsLoadB128,
    common: &base::INSTRUCTION_COMMON_DEFS[76],
  },
  InstructionDef {
    instruction: Instruction::DsLoadB32,
    common: &base::INSTRUCTION_COMMON_DEFS[77],
  },
  InstructionDef {
    instruction: Instruction::DsLoadB64,
    common: &base::INSTRUCTION_COMMON_DEFS[78],
  },
  InstructionDef {
    instruction: Instruction::DsLoadB96,
    common: &base::INSTRUCTION_COMMON_DEFS[79],
  },
  InstructionDef {
    instruction: Instruction::DsLoadI16,
    common: &base::INSTRUCTION_COMMON_DEFS[80],
  },
  InstructionDef {
    instruction: Instruction::DsLoadI8,
    common: &base::INSTRUCTION_COMMON_DEFS[81],
  },
  InstructionDef {
    instruction: Instruction::DsLoadI8D16,
    common: &base::INSTRUCTION_COMMON_DEFS[82],
  },
  InstructionDef {
    instruction: Instruction::DsLoadI8D16Hi,
    common: &base::INSTRUCTION_COMMON_DEFS[83],
  },
  InstructionDef {
    instruction: Instruction::DsLoadU16,
    common: &base::INSTRUCTION_COMMON_DEFS[84],
  },
  InstructionDef {
    instruction: Instruction::DsLoadU16D16,
    common: &base::INSTRUCTION_COMMON_DEFS[85],
  },
  InstructionDef {
    instruction: Instruction::DsLoadU16D16Hi,
    common: &base::INSTRUCTION_COMMON_DEFS[86],
  },
  InstructionDef {
    instruction: Instruction::DsLoadU8,
    common: &base::INSTRUCTION_COMMON_DEFS[87],
  },
  InstructionDef {
    instruction: Instruction::DsLoadU8D16,
    common: &base::INSTRUCTION_COMMON_DEFS[88],
  },
  InstructionDef {
    instruction: Instruction::DsLoadU8D16Hi,
    common: &base::INSTRUCTION_COMMON_DEFS[89],
  },
  InstructionDef {
    instruction: Instruction::DsMaxI32,
    common: &base::INSTRUCTION_COMMON_DEFS[90],
  },
  InstructionDef {
    instruction: Instruction::DsMaxI64,
    common: &base::INSTRUCTION_COMMON_DEFS[91],
  },
  InstructionDef {
    instruction: Instruction::DsMaxNumF32,
    common: &ARCH_COMMON_DEFS[35],
  },
  InstructionDef {
    instruction: Instruction::DsMaxNumRtnF32,
    common: &ARCH_COMMON_DEFS[36],
  },
  InstructionDef {
    instruction: Instruction::DsMaxRtnI32,
    common: &base::INSTRUCTION_COMMON_DEFS[92],
  },
  InstructionDef {
    instruction: Instruction::DsMaxRtnI64,
    common: &base::INSTRUCTION_COMMON_DEFS[93],
  },
  InstructionDef {
    instruction: Instruction::DsMaxRtnU32,
    common: &base::INSTRUCTION_COMMON_DEFS[94],
  },
  InstructionDef {
    instruction: Instruction::DsMaxRtnU64,
    common: &base::INSTRUCTION_COMMON_DEFS[95],
  },
  InstructionDef {
    instruction: Instruction::DsMaxU32,
    common: &base::INSTRUCTION_COMMON_DEFS[96],
  },
  InstructionDef {
    instruction: Instruction::DsMaxU64,
    common: &base::INSTRUCTION_COMMON_DEFS[97],
  },
  InstructionDef {
    instruction: Instruction::DsMinI32,
    common: &base::INSTRUCTION_COMMON_DEFS[98],
  },
  InstructionDef {
    instruction: Instruction::DsMinI64,
    common: &base::INSTRUCTION_COMMON_DEFS[99],
  },
  InstructionDef {
    instruction: Instruction::DsMinNumF32,
    common: &ARCH_COMMON_DEFS[37],
  },
  InstructionDef {
    instruction: Instruction::DsMinNumRtnF32,
    common: &ARCH_COMMON_DEFS[38],
  },
  InstructionDef {
    instruction: Instruction::DsMinRtnI32,
    common: &base::INSTRUCTION_COMMON_DEFS[100],
  },
  InstructionDef {
    instruction: Instruction::DsMinRtnI64,
    common: &base::INSTRUCTION_COMMON_DEFS[101],
  },
  InstructionDef {
    instruction: Instruction::DsMinRtnU32,
    common: &base::INSTRUCTION_COMMON_DEFS[102],
  },
  InstructionDef {
    instruction: Instruction::DsMinRtnU64,
    common: &base::INSTRUCTION_COMMON_DEFS[103],
  },
  InstructionDef {
    instruction: Instruction::DsMinU32,
    common: &base::INSTRUCTION_COMMON_DEFS[104],
  },
  InstructionDef {
    instruction: Instruction::DsMinU64,
    common: &base::INSTRUCTION_COMMON_DEFS[105],
  },
  InstructionDef {
    instruction: Instruction::DsMskorB32,
    common: &base::INSTRUCTION_COMMON_DEFS[106],
  },
  InstructionDef {
    instruction: Instruction::DsMskorB64,
    common: &base::INSTRUCTION_COMMON_DEFS[107],
  },
  InstructionDef {
    instruction: Instruction::DsMskorRtnB32,
    common: &base::INSTRUCTION_COMMON_DEFS[108],
  },
  InstructionDef {
    instruction: Instruction::DsMskorRtnB64,
    common: &base::INSTRUCTION_COMMON_DEFS[109],
  },
  InstructionDef {
    instruction: Instruction::DsNop,
    common: &base::INSTRUCTION_COMMON_DEFS[110],
  },
  InstructionDef {
    instruction: Instruction::DsOrB32,
    common: &base::INSTRUCTION_COMMON_DEFS[111],
  },
  InstructionDef {
    instruction: Instruction::DsOrB64,
    common: &base::INSTRUCTION_COMMON_DEFS[112],
  },
  InstructionDef {
    instruction: Instruction::DsOrRtnB32,
    common: &base::INSTRUCTION_COMMON_DEFS[113],
  },
  InstructionDef {
    instruction: Instruction::DsOrRtnB64,
    common: &base::INSTRUCTION_COMMON_DEFS[114],
  },
  InstructionDef {
    instruction: Instruction::DsParamLoad,
    common: &ARCH_COMMON_DEFS[39],
  },
  InstructionDef {
    instruction: Instruction::DsPermuteB32,
    common: &base::INSTRUCTION_COMMON_DEFS[115],
  },
  InstructionDef {
    instruction: Instruction::DsPkAddBf16,
    common: &ARCH_COMMON_DEFS[40],
  },
  InstructionDef {
    instruction: Instruction::DsPkAddF16,
    common: &ARCH_COMMON_DEFS[41],
  },
  InstructionDef {
    instruction: Instruction::DsPkAddRtnBf16,
    common: &ARCH_COMMON_DEFS[42],
  },
  InstructionDef {
    instruction: Instruction::DsPkAddRtnF16,
    common: &ARCH_COMMON_DEFS[43],
  },
  InstructionDef {
    instruction: Instruction::DsRsubRtnU32,
    common: &base::INSTRUCTION_COMMON_DEFS[116],
  },
  InstructionDef {
    instruction: Instruction::DsRsubRtnU64,
    common: &base::INSTRUCTION_COMMON_DEFS[117],
  },
  InstructionDef {
    instruction: Instruction::DsRsubU32,
    common: &base::INSTRUCTION_COMMON_DEFS[118],
  },
  InstructionDef {
    instruction: Instruction::DsRsubU64,
    common: &base::INSTRUCTION_COMMON_DEFS[119],
  },
  InstructionDef {
    instruction: Instruction::DsStoreN2addrB32,
    common: &base::INSTRUCTION_COMMON_DEFS[120],
  },
  InstructionDef {
    instruction: Instruction::DsStoreN2addrB64,
    common: &base::INSTRUCTION_COMMON_DEFS[121],
  },
  InstructionDef {
    instruction: Instruction::DsStoreN2addrStride64B32,
    common: &base::INSTRUCTION_COMMON_DEFS[122],
  },
  InstructionDef {
    instruction: Instruction::DsStoreN2addrStride64B64,
    common: &base::INSTRUCTION_COMMON_DEFS[123],
  },
  InstructionDef {
    instruction: Instruction::DsStoreAddtidB32,
    common: &base::INSTRUCTION_COMMON_DEFS[124],
  },
  InstructionDef {
    instruction: Instruction::DsStoreB128,
    common: &base::INSTRUCTION_COMMON_DEFS[125],
  },
  InstructionDef {
    instruction: Instruction::DsStoreB16,
    common: &base::INSTRUCTION_COMMON_DEFS[126],
  },
  InstructionDef {
    instruction: Instruction::DsStoreB16D16Hi,
    common: &base::INSTRUCTION_COMMON_DEFS[127],
  },
  InstructionDef {
    instruction: Instruction::DsStoreB32,
    common: &base::INSTRUCTION_COMMON_DEFS[128],
  },
  InstructionDef {
    instruction: Instruction::DsStoreB64,
    common: &base::INSTRUCTION_COMMON_DEFS[129],
  },
  InstructionDef {
    instruction: Instruction::DsStoreB8,
    common: &base::INSTRUCTION_COMMON_DEFS[130],
  },
  InstructionDef {
    instruction: Instruction::DsStoreB8D16Hi,
    common: &base::INSTRUCTION_COMMON_DEFS[131],
  },
  InstructionDef {
    instruction: Instruction::DsStoreB96,
    common: &base::INSTRUCTION_COMMON_DEFS[132],
  },
  InstructionDef {
    instruction: Instruction::DsStorexchgN2addrRtnB32,
    common: &base::INSTRUCTION_COMMON_DEFS[133],
  },
  InstructionDef {
    instruction: Instruction::DsStorexchgN2addrRtnB64,
    common: &base::INSTRUCTION_COMMON_DEFS[134],
  },
  InstructionDef {
    instruction: Instruction::DsStorexchgN2addrStride64RtnB32,
    common: &base::INSTRUCTION_COMMON_DEFS[135],
  },
  InstructionDef {
    instruction: Instruction::DsStorexchgN2addrStride64RtnB64,
    common: &base::INSTRUCTION_COMMON_DEFS[136],
  },
  InstructionDef {
    instruction: Instruction::DsStorexchgRtnB32,
    common: &base::INSTRUCTION_COMMON_DEFS[137],
  },
  InstructionDef {
    instruction: Instruction::DsStorexchgRtnB64,
    common: &base::INSTRUCTION_COMMON_DEFS[138],
  },
  InstructionDef {
    instruction: Instruction::DsSubClampRtnU32,
    common: &ARCH_COMMON_DEFS[44],
  },
  InstructionDef {
    instruction: Instruction::DsSubClampU32,
    common: &ARCH_COMMON_DEFS[45],
  },
  InstructionDef {
    instruction: Instruction::DsSubRtnU32,
    common: &base::INSTRUCTION_COMMON_DEFS[139],
  },
  InstructionDef {
    instruction: Instruction::DsSubRtnU64,
    common: &base::INSTRUCTION_COMMON_DEFS[140],
  },
  InstructionDef {
    instruction: Instruction::DsSubU32,
    common: &base::INSTRUCTION_COMMON_DEFS[141],
  },
  InstructionDef {
    instruction: Instruction::DsSubU64,
    common: &base::INSTRUCTION_COMMON_DEFS[142],
  },
  InstructionDef {
    instruction: Instruction::DsSwizzleB32,
    common: &base::INSTRUCTION_COMMON_DEFS[143],
  },
  InstructionDef {
    instruction: Instruction::DsXorB32,
    common: &base::INSTRUCTION_COMMON_DEFS[144],
  },
  InstructionDef {
    instruction: Instruction::DsXorB64,
    common: &base::INSTRUCTION_COMMON_DEFS[145],
  },
  InstructionDef {
    instruction: Instruction::DsXorRtnB32,
    common: &base::INSTRUCTION_COMMON_DEFS[146],
  },
  InstructionDef {
    instruction: Instruction::DsXorRtnB64,
    common: &base::INSTRUCTION_COMMON_DEFS[147],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicAddF32,
    common: &base::INSTRUCTION_COMMON_DEFS[148],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicAddU32,
    common: &base::INSTRUCTION_COMMON_DEFS[149],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicAddU64,
    common: &base::INSTRUCTION_COMMON_DEFS[150],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicAndB32,
    common: &base::INSTRUCTION_COMMON_DEFS[151],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicAndB64,
    common: &base::INSTRUCTION_COMMON_DEFS[152],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicCmpswapB32,
    common: &base::INSTRUCTION_COMMON_DEFS[153],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicCmpswapB64,
    common: &base::INSTRUCTION_COMMON_DEFS[154],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicCondSubU32,
    common: &ARCH_COMMON_DEFS[46],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicDecU32,
    common: &base::INSTRUCTION_COMMON_DEFS[155],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicDecU64,
    common: &base::INSTRUCTION_COMMON_DEFS[156],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicIncU32,
    common: &base::INSTRUCTION_COMMON_DEFS[157],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicIncU64,
    common: &base::INSTRUCTION_COMMON_DEFS[158],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicMaxI32,
    common: &base::INSTRUCTION_COMMON_DEFS[159],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicMaxI64,
    common: &base::INSTRUCTION_COMMON_DEFS[160],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicMaxNumF32,
    common: &ARCH_COMMON_DEFS[47],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicMaxU32,
    common: &base::INSTRUCTION_COMMON_DEFS[161],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicMaxU64,
    common: &base::INSTRUCTION_COMMON_DEFS[162],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicMinI32,
    common: &base::INSTRUCTION_COMMON_DEFS[163],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicMinI64,
    common: &base::INSTRUCTION_COMMON_DEFS[164],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicMinNumF32,
    common: &ARCH_COMMON_DEFS[48],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicMinU32,
    common: &base::INSTRUCTION_COMMON_DEFS[165],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicMinU64,
    common: &base::INSTRUCTION_COMMON_DEFS[166],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicOrB32,
    common: &base::INSTRUCTION_COMMON_DEFS[167],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicOrB64,
    common: &base::INSTRUCTION_COMMON_DEFS[168],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicPkAddBf16,
    common: &ARCH_COMMON_DEFS[49],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicPkAddF16,
    common: &ARCH_COMMON_DEFS[50],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicSubClampU32,
    common: &ARCH_COMMON_DEFS[51],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicSubU32,
    common: &base::INSTRUCTION_COMMON_DEFS[169],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicSubU64,
    common: &base::INSTRUCTION_COMMON_DEFS[170],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicSwapB32,
    common: &base::INSTRUCTION_COMMON_DEFS[171],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicSwapB64,
    common: &base::INSTRUCTION_COMMON_DEFS[172],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicXorB32,
    common: &base::INSTRUCTION_COMMON_DEFS[173],
  },
  InstructionDef {
    instruction: Instruction::FlatAtomicXorB64,
    common: &base::INSTRUCTION_COMMON_DEFS[174],
  },
  InstructionDef {
    instruction: Instruction::FlatLoadB128,
    common: &base::INSTRUCTION_COMMON_DEFS[175],
  },
  InstructionDef {
    instruction: Instruction::FlatLoadB32,
    common: &base::INSTRUCTION_COMMON_DEFS[176],
  },
  InstructionDef {
    instruction: Instruction::FlatLoadB64,
    common: &base::INSTRUCTION_COMMON_DEFS[177],
  },
  InstructionDef {
    instruction: Instruction::FlatLoadB96,
    common: &base::INSTRUCTION_COMMON_DEFS[178],
  },
  InstructionDef {
    instruction: Instruction::FlatLoadD16B16,
    common: &base::INSTRUCTION_COMMON_DEFS[179],
  },
  InstructionDef {
    instruction: Instruction::FlatLoadD16HiB16,
    common: &base::INSTRUCTION_COMMON_DEFS[180],
  },
  InstructionDef {
    instruction: Instruction::FlatLoadD16HiI8,
    common: &base::INSTRUCTION_COMMON_DEFS[181],
  },
  InstructionDef {
    instruction: Instruction::FlatLoadD16HiU8,
    common: &base::INSTRUCTION_COMMON_DEFS[182],
  },
  InstructionDef {
    instruction: Instruction::FlatLoadD16I8,
    common: &base::INSTRUCTION_COMMON_DEFS[183],
  },
  InstructionDef {
    instruction: Instruction::FlatLoadD16U8,
    common: &base::INSTRUCTION_COMMON_DEFS[184],
  },
  InstructionDef {
    instruction: Instruction::FlatLoadI16,
    common: &base::INSTRUCTION_COMMON_DEFS[185],
  },
  InstructionDef {
    instruction: Instruction::FlatLoadI8,
    common: &base::INSTRUCTION_COMMON_DEFS[186],
  },
  InstructionDef {
    instruction: Instruction::FlatLoadU16,
    common: &base::INSTRUCTION_COMMON_DEFS[187],
  },
  InstructionDef {
    instruction: Instruction::FlatLoadU8,
    common: &base::INSTRUCTION_COMMON_DEFS[188],
  },
  InstructionDef {
    instruction: Instruction::FlatStoreB128,
    common: &base::INSTRUCTION_COMMON_DEFS[189],
  },
  InstructionDef {
    instruction: Instruction::FlatStoreB16,
    common: &base::INSTRUCTION_COMMON_DEFS[190],
  },
  InstructionDef {
    instruction: Instruction::FlatStoreB32,
    common: &base::INSTRUCTION_COMMON_DEFS[191],
  },
  InstructionDef {
    instruction: Instruction::FlatStoreB64,
    common: &base::INSTRUCTION_COMMON_DEFS[192],
  },
  InstructionDef {
    instruction: Instruction::FlatStoreB8,
    common: &base::INSTRUCTION_COMMON_DEFS[193],
  },
  InstructionDef {
    instruction: Instruction::FlatStoreB96,
    common: &base::INSTRUCTION_COMMON_DEFS[194],
  },
  InstructionDef {
    instruction: Instruction::FlatStoreD16HiB16,
    common: &base::INSTRUCTION_COMMON_DEFS[195],
  },
  InstructionDef {
    instruction: Instruction::FlatStoreD16HiB8,
    common: &base::INSTRUCTION_COMMON_DEFS[196],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicAddF32,
    common: &base::INSTRUCTION_COMMON_DEFS[197],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicAddU32,
    common: &base::INSTRUCTION_COMMON_DEFS[198],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicAddU64,
    common: &base::INSTRUCTION_COMMON_DEFS[199],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicAndB32,
    common: &base::INSTRUCTION_COMMON_DEFS[200],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicAndB64,
    common: &base::INSTRUCTION_COMMON_DEFS[201],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicCmpswapB32,
    common: &base::INSTRUCTION_COMMON_DEFS[202],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicCmpswapB64,
    common: &base::INSTRUCTION_COMMON_DEFS[203],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicCondSubU32,
    common: &ARCH_COMMON_DEFS[52],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicDecU32,
    common: &base::INSTRUCTION_COMMON_DEFS[204],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicDecU64,
    common: &base::INSTRUCTION_COMMON_DEFS[205],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicIncU32,
    common: &base::INSTRUCTION_COMMON_DEFS[206],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicIncU64,
    common: &base::INSTRUCTION_COMMON_DEFS[207],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicMaxI32,
    common: &base::INSTRUCTION_COMMON_DEFS[208],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicMaxI64,
    common: &base::INSTRUCTION_COMMON_DEFS[209],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicMaxNumF32,
    common: &ARCH_COMMON_DEFS[53],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicMaxU32,
    common: &base::INSTRUCTION_COMMON_DEFS[210],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicMaxU64,
    common: &base::INSTRUCTION_COMMON_DEFS[211],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicMinI32,
    common: &base::INSTRUCTION_COMMON_DEFS[212],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicMinI64,
    common: &base::INSTRUCTION_COMMON_DEFS[213],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicMinNumF32,
    common: &ARCH_COMMON_DEFS[54],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicMinU32,
    common: &base::INSTRUCTION_COMMON_DEFS[214],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicMinU64,
    common: &base::INSTRUCTION_COMMON_DEFS[215],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicOrB32,
    common: &base::INSTRUCTION_COMMON_DEFS[216],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicOrB64,
    common: &base::INSTRUCTION_COMMON_DEFS[217],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicOrderedAddB64,
    common: &ARCH_COMMON_DEFS[55],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicPkAddBf16,
    common: &ARCH_COMMON_DEFS[56],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicPkAddF16,
    common: &ARCH_COMMON_DEFS[57],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicSubClampU32,
    common: &ARCH_COMMON_DEFS[58],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicSubU32,
    common: &base::INSTRUCTION_COMMON_DEFS[218],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicSubU64,
    common: &base::INSTRUCTION_COMMON_DEFS[219],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicSwapB32,
    common: &base::INSTRUCTION_COMMON_DEFS[220],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicSwapB64,
    common: &base::INSTRUCTION_COMMON_DEFS[221],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicXorB32,
    common: &base::INSTRUCTION_COMMON_DEFS[222],
  },
  InstructionDef {
    instruction: Instruction::GlobalAtomicXorB64,
    common: &base::INSTRUCTION_COMMON_DEFS[223],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicAddFlt,
    common: &ARCH_COMMON_DEFS[59],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicAddUint,
    common: &ARCH_COMMON_DEFS[60],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicAnd,
    common: &base::INSTRUCTION_COMMON_DEFS[224],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicCmpswap,
    common: &base::INSTRUCTION_COMMON_DEFS[225],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicDecUint,
    common: &ARCH_COMMON_DEFS[61],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicIncUint,
    common: &ARCH_COMMON_DEFS[62],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicMaxFlt,
    common: &ARCH_COMMON_DEFS[63],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicMaxInt,
    common: &ARCH_COMMON_DEFS[64],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicMaxUint,
    common: &ARCH_COMMON_DEFS[65],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicMinFlt,
    common: &ARCH_COMMON_DEFS[66],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicMinInt,
    common: &ARCH_COMMON_DEFS[67],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicMinUint,
    common: &ARCH_COMMON_DEFS[68],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicOr,
    common: &base::INSTRUCTION_COMMON_DEFS[226],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicPkAddBf16,
    common: &ARCH_COMMON_DEFS[69],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicPkAddF16,
    common: &ARCH_COMMON_DEFS[70],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicSubUint,
    common: &ARCH_COMMON_DEFS[71],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicSwap,
    common: &base::INSTRUCTION_COMMON_DEFS[227],
  },
  InstructionDef {
    instruction: Instruction::ImageAtomicXor,
    common: &base::INSTRUCTION_COMMON_DEFS[228],
  },
  InstructionDef {
    instruction: Instruction::SAbsI32,
    common: &base::INSTRUCTION_COMMON_DEFS[229],
  },
  InstructionDef {
    instruction: Instruction::SAbsdiffI32,
    common: &base::INSTRUCTION_COMMON_DEFS[230],
  },
  InstructionDef {
    instruction: Instruction::SAddCoCiU32,
    common: &ARCH_COMMON_DEFS[72],
  },
  InstructionDef {
    instruction: Instruction::SAddCoI32,
    common: &ARCH_COMMON_DEFS[73],
  },
  InstructionDef {
    instruction: Instruction::SAddCoU32,
    common: &ARCH_COMMON_DEFS[74],
  },
  InstructionDef {
    instruction: Instruction::SAddF16,
    common: &ARCH_COMMON_DEFS[75],
  },
  InstructionDef {
    instruction: Instruction::SAddF32,
    common: &ARCH_COMMON_DEFS[76],
  },
  InstructionDef {
    instruction: Instruction::SAddNcU64,
    common: &ARCH_COMMON_DEFS[77],
  },
  InstructionDef {
    instruction: Instruction::SAddkCoI32,
    common: &ARCH_COMMON_DEFS[78],
  },
  InstructionDef {
    instruction: Instruction::SAllocVgpr,
    common: &ARCH_COMMON_DEFS[79],
  },
  InstructionDef {
    instruction: Instruction::SAndB32,
    common: &base::INSTRUCTION_COMMON_DEFS[231],
  },
  InstructionDef {
    instruction: Instruction::SAndB64,
    common: &base::INSTRUCTION_COMMON_DEFS[232],
  },
  InstructionDef {
    instruction: Instruction::SAndNot0SaveexecB32,
    common: &base::INSTRUCTION_COMMON_DEFS[233],
  },
  InstructionDef {
    instruction: Instruction::SAndNot0SaveexecB64,
    common: &base::INSTRUCTION_COMMON_DEFS[234],
  },
  InstructionDef {
    instruction: Instruction::SAndNot0WrexecB32,
    common: &base::INSTRUCTION_COMMON_DEFS[235],
  },
  InstructionDef {
    instruction: Instruction::SAndNot0WrexecB64,
    common: &base::INSTRUCTION_COMMON_DEFS[236],
  },
  InstructionDef {
    instruction: Instruction::SAndNot1B32,
    common: &base::INSTRUCTION_COMMON_DEFS[237],
  },
  InstructionDef {
    instruction: Instruction::SAndNot1B64,
    common: &base::INSTRUCTION_COMMON_DEFS[238],
  },
  InstructionDef {
    instruction: Instruction::SAndNot1SaveexecB32,
    common: &base::INSTRUCTION_COMMON_DEFS[239],
  },
  InstructionDef {
    instruction: Instruction::SAndNot1SaveexecB64,
    common: &base::INSTRUCTION_COMMON_DEFS[240],
  },
  InstructionDef {
    instruction: Instruction::SAndNot1WrexecB32,
    common: &base::INSTRUCTION_COMMON_DEFS[241],
  },
  InstructionDef {
    instruction: Instruction::SAndNot1WrexecB64,
    common: &base::INSTRUCTION_COMMON_DEFS[242],
  },
  InstructionDef {
    instruction: Instruction::SAndSaveexecB32,
    common: &base::INSTRUCTION_COMMON_DEFS[243],
  },
  InstructionDef {
    instruction: Instruction::SAndSaveexecB64,
    common: &base::INSTRUCTION_COMMON_DEFS[244],
  },
  InstructionDef {
    instruction: Instruction::SAshrI32,
    common: &base::INSTRUCTION_COMMON_DEFS[245],
  },
  InstructionDef {
    instruction: Instruction::SAshrI64,
    common: &base::INSTRUCTION_COMMON_DEFS[246],
  },
  InstructionDef {
    instruction: Instruction::SAtcProbe,
    common: &ARCH_COMMON_DEFS[80],
  },
  InstructionDef {
    instruction: Instruction::SAtcProbeBuffer,
    common: &ARCH_COMMON_DEFS[81],
  },
  InstructionDef {
    instruction: Instruction::SBarrierSignal,
    common: &ARCH_COMMON_DEFS[82],
  },
  InstructionDef {
    instruction: Instruction::SBarrierSignalIsfirst,
    common: &ARCH_COMMON_DEFS[83],
  },
  InstructionDef {
    instruction: Instruction::SBarrierWait,
    common: &ARCH_COMMON_DEFS[84],
  },
  InstructionDef {
    instruction: Instruction::SBcnt0I32B32,
    common: &base::INSTRUCTION_COMMON_DEFS[247],
  },
  InstructionDef {
    instruction: Instruction::SBcnt0I32B64,
    common: &base::INSTRUCTION_COMMON_DEFS[248],
  },
  InstructionDef {
    instruction: Instruction::SBcnt1I32B32,
    common: &base::INSTRUCTION_COMMON_DEFS[249],
  },
  InstructionDef {
    instruction: Instruction::SBcnt1I32B64,
    common: &base::INSTRUCTION_COMMON_DEFS[250],
  },
  InstructionDef {
    instruction: Instruction::SBfeI32,
    common: &base::INSTRUCTION_COMMON_DEFS[251],
  },
  InstructionDef {
    instruction: Instruction::SBfeI64,
    common: &base::INSTRUCTION_COMMON_DEFS[252],
  },
  InstructionDef {
    instruction: Instruction::SBfeU32,
    common: &base::INSTRUCTION_COMMON_DEFS[253],
  },
  InstructionDef {
    instruction: Instruction::SBfeU64,
    common: &base::INSTRUCTION_COMMON_DEFS[254],
  },
  InstructionDef {
    instruction: Instruction::SBfmB32,
    common: &base::INSTRUCTION_COMMON_DEFS[255],
  },
  InstructionDef {
    instruction: Instruction::SBfmB64,
    common: &base::INSTRUCTION_COMMON_DEFS[256],
  },
  InstructionDef {
    instruction: Instruction::SBitcmp0B32,
    common: &base::INSTRUCTION_COMMON_DEFS[257],
  },
  InstructionDef {
    instruction: Instruction::SBitcmp0B64,
    common: &base::INSTRUCTION_COMMON_DEFS[258],
  },
  InstructionDef {
    instruction: Instruction::SBitcmp1B32,
    common: &base::INSTRUCTION_COMMON_DEFS[259],
  },
  InstructionDef {
    instruction: Instruction::SBitcmp1B64,
    common: &base::INSTRUCTION_COMMON_DEFS[260],
  },
  InstructionDef {
    instruction: Instruction::SBitreplicateB64B32,
    common: &base::INSTRUCTION_COMMON_DEFS[261],
  },
  InstructionDef {
    instruction: Instruction::SBitset0B32,
    common: &base::INSTRUCTION_COMMON_DEFS[262],
  },
  InstructionDef {
    instruction: Instruction::SBitset0B64,
    common: &base::INSTRUCTION_COMMON_DEFS[263],
  },
  InstructionDef {
    instruction: Instruction::SBitset1B32,
    common: &base::INSTRUCTION_COMMON_DEFS[264],
  },
  InstructionDef {
    instruction: Instruction::SBitset1B64,
    common: &base::INSTRUCTION_COMMON_DEFS[265],
  },
  InstructionDef {
    instruction: Instruction::SBranch,
    common: &base::INSTRUCTION_COMMON_DEFS[266],
  },
  InstructionDef {
    instruction: Instruction::SBrevB32,
    common: &base::INSTRUCTION_COMMON_DEFS[267],
  },
  InstructionDef {
    instruction: Instruction::SBrevB64,
    common: &base::INSTRUCTION_COMMON_DEFS[268],
  },
  InstructionDef {
    instruction: Instruction::SBufferLoadB128,
    common: &base::INSTRUCTION_COMMON_DEFS[269],
  },
  InstructionDef {
    instruction: Instruction::SBufferLoadB256,
    common: &base::INSTRUCTION_COMMON_DEFS[270],
  },
  InstructionDef {
    instruction: Instruction::SBufferLoadB32,
    common: &base::INSTRUCTION_COMMON_DEFS[271],
  },
  InstructionDef {
    instruction: Instruction::SBufferLoadB512,
    common: &base::INSTRUCTION_COMMON_DEFS[272],
  },
  InstructionDef {
    instruction: Instruction::SBufferLoadB64,
    common: &base::INSTRUCTION_COMMON_DEFS[273],
  },
  InstructionDef {
    instruction: Instruction::SBufferLoadB96,
    common: &ARCH_COMMON_DEFS[85],
  },
  InstructionDef {
    instruction: Instruction::SBufferLoadI16,
    common: &ARCH_COMMON_DEFS[86],
  },
  InstructionDef {
    instruction: Instruction::SBufferLoadI8,
    common: &ARCH_COMMON_DEFS[87],
  },
  InstructionDef {
    instruction: Instruction::SBufferLoadU16,
    common: &ARCH_COMMON_DEFS[88],
  },
  InstructionDef {
    instruction: Instruction::SBufferLoadU8,
    common: &ARCH_COMMON_DEFS[89],
  },
  InstructionDef {
    instruction: Instruction::SBufferPrefetchData,
    common: &ARCH_COMMON_DEFS[90],
  },
  InstructionDef {
    instruction: Instruction::SCallB64,
    common: &base::INSTRUCTION_COMMON_DEFS[274],
  },
  InstructionDef {
    instruction: Instruction::SCbranchExecnz,
    common: &base::INSTRUCTION_COMMON_DEFS[275],
  },
  InstructionDef {
    instruction: Instruction::SCbranchExecz,
    common: &base::INSTRUCTION_COMMON_DEFS[276],
  },
  InstructionDef {
    instruction: Instruction::SCbranchScc0,
    common: &base::INSTRUCTION_COMMON_DEFS[277],
  },
  InstructionDef {
    instruction: Instruction::SCbranchScc1,
    common: &base::INSTRUCTION_COMMON_DEFS[278],
  },
  InstructionDef {
    instruction: Instruction::SCbranchVccnz,
    common: &base::INSTRUCTION_COMMON_DEFS[279],
  },
  InstructionDef {
    instruction: Instruction::SCbranchVccz,
    common: &base::INSTRUCTION_COMMON_DEFS[280],
  },
  InstructionDef {
    instruction: Instruction::SCeilF16,
    common: &ARCH_COMMON_DEFS[91],
  },
  InstructionDef {
    instruction: Instruction::SCeilF32,
    common: &ARCH_COMMON_DEFS[92],
  },
  InstructionDef {
    instruction: Instruction::SClause,
    common: &base::INSTRUCTION_COMMON_DEFS[281],
  },
  InstructionDef {
    instruction: Instruction::SClsI32,
    common: &base::INSTRUCTION_COMMON_DEFS[282],
  },
  InstructionDef {
    instruction: Instruction::SClsI32I64,
    common: &base::INSTRUCTION_COMMON_DEFS[283],
  },
  InstructionDef {
    instruction: Instruction::SClzI32U32,
    common: &base::INSTRUCTION_COMMON_DEFS[284],
  },
  InstructionDef {
    instruction: Instruction::SClzI32U64,
    common: &base::INSTRUCTION_COMMON_DEFS[285],
  },
  InstructionDef {
    instruction: Instruction::SCmovB32,
    common: &base::INSTRUCTION_COMMON_DEFS[286],
  },
  InstructionDef {
    instruction: Instruction::SCmovB64,
    common: &base::INSTRUCTION_COMMON_DEFS[287],
  },
  InstructionDef {
    instruction: Instruction::SCmovkI32,
    common: &base::INSTRUCTION_COMMON_DEFS[288],
  },
  InstructionDef {
    instruction: Instruction::SCmpEqF16,
    common: &ARCH_COMMON_DEFS[93],
  },
  InstructionDef {
    instruction: Instruction::SCmpEqF32,
    common: &ARCH_COMMON_DEFS[94],
  },
  InstructionDef {
    instruction: Instruction::SCmpEqI32,
    common: &base::INSTRUCTION_COMMON_DEFS[289],
  },
  InstructionDef {
    instruction: Instruction::SCmpEqU32,
    common: &base::INSTRUCTION_COMMON_DEFS[290],
  },
  InstructionDef {
    instruction: Instruction::SCmpEqU64,
    common: &base::INSTRUCTION_COMMON_DEFS[291],
  },
  InstructionDef {
    instruction: Instruction::SCmpGeF16,
    common: &ARCH_COMMON_DEFS[95],
  },
  InstructionDef {
    instruction: Instruction::SCmpGeF32,
    common: &ARCH_COMMON_DEFS[96],
  },
  InstructionDef {
    instruction: Instruction::SCmpGeI32,
    common: &base::INSTRUCTION_COMMON_DEFS[292],
  },
  InstructionDef {
    instruction: Instruction::SCmpGeU32,
    common: &base::INSTRUCTION_COMMON_DEFS[293],
  },
  InstructionDef {
    instruction: Instruction::SCmpGtF16,
    common: &ARCH_COMMON_DEFS[97],
  },
  InstructionDef {
    instruction: Instruction::SCmpGtF32,
    common: &ARCH_COMMON_DEFS[98],
  },
  InstructionDef {
    instruction: Instruction::SCmpGtI32,
    common: &base::INSTRUCTION_COMMON_DEFS[294],
  },
  InstructionDef {
    instruction: Instruction::SCmpGtU32,
    common: &base::INSTRUCTION_COMMON_DEFS[295],
  },
  InstructionDef {
    instruction: Instruction::SCmpLeF16,
    common: &ARCH_COMMON_DEFS[99],
  },
  InstructionDef {
    instruction: Instruction::SCmpLeF32,
    common: &ARCH_COMMON_DEFS[100],
  },
  InstructionDef {
    instruction: Instruction::SCmpLeI32,
    common: &base::INSTRUCTION_COMMON_DEFS[296],
  },
  InstructionDef {
    instruction: Instruction::SCmpLeU32,
    common: &base::INSTRUCTION_COMMON_DEFS[297],
  },
  InstructionDef {
    instruction: Instruction::SCmpLgF16,
    common: &ARCH_COMMON_DEFS[101],
  },
  InstructionDef {
    instruction: Instruction::SCmpLgF32,
    common: &ARCH_COMMON_DEFS[102],
  },
  InstructionDef {
    instruction: Instruction::SCmpLgI32,
    common: &base::INSTRUCTION_COMMON_DEFS[298],
  },
  InstructionDef {
    instruction: Instruction::SCmpLgU32,
    common: &base::INSTRUCTION_COMMON_DEFS[299],
  },
  InstructionDef {
    instruction: Instruction::SCmpLgU64,
    common: &base::INSTRUCTION_COMMON_DEFS[300],
  },
  InstructionDef {
    instruction: Instruction::SCmpLtF16,
    common: &ARCH_COMMON_DEFS[103],
  },
  InstructionDef {
    instruction: Instruction::SCmpLtF32,
    common: &ARCH_COMMON_DEFS[104],
  },
  InstructionDef {
    instruction: Instruction::SCmpLtI32,
    common: &base::INSTRUCTION_COMMON_DEFS[301],
  },
  InstructionDef {
    instruction: Instruction::SCmpLtU32,
    common: &base::INSTRUCTION_COMMON_DEFS[302],
  },
  InstructionDef {
    instruction: Instruction::SCmpNeqF16,
    common: &ARCH_COMMON_DEFS[105],
  },
  InstructionDef {
    instruction: Instruction::SCmpNeqF32,
    common: &ARCH_COMMON_DEFS[106],
  },
  InstructionDef {
    instruction: Instruction::SCmpNgeF16,
    common: &ARCH_COMMON_DEFS[107],
  },
  InstructionDef {
    instruction: Instruction::SCmpNgeF32,
    common: &ARCH_COMMON_DEFS[108],
  },
  InstructionDef {
    instruction: Instruction::SCmpNgtF16,
    common: &ARCH_COMMON_DEFS[109],
  },
  InstructionDef {
    instruction: Instruction::SCmpNgtF32,
    common: &ARCH_COMMON_DEFS[110],
  },
  InstructionDef {
    instruction: Instruction::SCmpNleF16,
    common: &ARCH_COMMON_DEFS[111],
  },
  InstructionDef {
    instruction: Instruction::SCmpNleF32,
    common: &ARCH_COMMON_DEFS[112],
  },
  InstructionDef {
    instruction: Instruction::SCmpNlgF16,
    common: &ARCH_COMMON_DEFS[113],
  },
  InstructionDef {
    instruction: Instruction::SCmpNlgF32,
    common: &ARCH_COMMON_DEFS[114],
  },
  InstructionDef {
    instruction: Instruction::SCmpNltF16,
    common: &ARCH_COMMON_DEFS[115],
  },
  InstructionDef {
    instruction: Instruction::SCmpNltF32,
    common: &ARCH_COMMON_DEFS[116],
  },
  InstructionDef {
    instruction: Instruction::SCmpOF16,
    common: &ARCH_COMMON_DEFS[117],
  },
  InstructionDef {
    instruction: Instruction::SCmpOF32,
    common: &ARCH_COMMON_DEFS[118],
  },
  InstructionDef {
    instruction: Instruction::SCmpUF16,
    common: &ARCH_COMMON_DEFS[119],
  },
  InstructionDef {
    instruction: Instruction::SCmpUF32,
    common: &ARCH_COMMON_DEFS[120],
  },
  InstructionDef {
    instruction: Instruction::SCodeEnd,
    common: &base::INSTRUCTION_COMMON_DEFS[303],
  },
  InstructionDef {
    instruction: Instruction::SCselectB32,
    common: &base::INSTRUCTION_COMMON_DEFS[304],
  },
  InstructionDef {
    instruction: Instruction::SCselectB64,
    common: &base::INSTRUCTION_COMMON_DEFS[305],
  },
  InstructionDef {
    instruction: Instruction::SCtzI32B32,
    common: &base::INSTRUCTION_COMMON_DEFS[306],
  },
  InstructionDef {
    instruction: Instruction::SCtzI32B64,
    common: &base::INSTRUCTION_COMMON_DEFS[307],
  },
  InstructionDef {
    instruction: Instruction::SCvtF16F32,
    common: &ARCH_COMMON_DEFS[121],
  },
  InstructionDef {
    instruction: Instruction::SCvtF32F16,
    common: &ARCH_COMMON_DEFS[122],
  },
  InstructionDef {
    instruction: Instruction::SCvtF32I32,
    common: &ARCH_COMMON_DEFS[123],
  },
  InstructionDef {
    instruction: Instruction::SCvtF32U32,
    common: &ARCH_COMMON_DEFS[124],
  },
  InstructionDef {
    instruction: Instruction::SCvtHiF32F16,
    common: &ARCH_COMMON_DEFS[125],
  },
  InstructionDef {
    instruction: Instruction::SCvtI32F32,
    common: &ARCH_COMMON_DEFS[126],
  },
  InstructionDef {
    instruction: Instruction::SCvtPkRtzF16F32,
    common: &ARCH_COMMON_DEFS[127],
  },
  InstructionDef {
    instruction: Instruction::SCvtU32F32,
    common: &ARCH_COMMON_DEFS[128],
  },
  InstructionDef {
    instruction: Instruction::SDcacheInv,
    common: &base::INSTRUCTION_COMMON_DEFS[308],
  },
  InstructionDef {
    instruction: Instruction::SDecperflevel,
    common: &base::INSTRUCTION_COMMON_DEFS[309],
  },
  InstructionDef {
    instruction: Instruction::SDelayAlu,
    common: &base::INSTRUCTION_COMMON_DEFS[310],
  },
  InstructionDef {
    instruction: Instruction::SDenormMode,
    common: &base::INSTRUCTION_COMMON_DEFS[311],
  },
  InstructionDef {
    instruction: Instruction::SEndpgm,
    common: &base::INSTRUCTION_COMMON_DEFS[312],
  },
  InstructionDef {
    instruction: Instruction::SEndpgmSaved,
    common: &base::INSTRUCTION_COMMON_DEFS[313],
  },
  InstructionDef {
    instruction: Instruction::SFloorF16,
    common: &ARCH_COMMON_DEFS[129],
  },
  InstructionDef {
    instruction: Instruction::SFloorF32,
    common: &ARCH_COMMON_DEFS[130],
  },
  InstructionDef {
    instruction: Instruction::SFmaakF32,
    common: &ARCH_COMMON_DEFS[131],
  },
  InstructionDef {
    instruction: Instruction::SFmacF16,
    common: &ARCH_COMMON_DEFS[132],
  },
  InstructionDef {
    instruction: Instruction::SFmacF32,
    common: &ARCH_COMMON_DEFS[133],
  },
  InstructionDef {
    instruction: Instruction::SFmamkF32,
    common: &ARCH_COMMON_DEFS[134],
  },
  InstructionDef {
    instruction: Instruction::SGetpcB64,
    common: &base::INSTRUCTION_COMMON_DEFS[314],
  },
  InstructionDef {
    instruction: Instruction::SGetregB32,
    common: &base::INSTRUCTION_COMMON_DEFS[315],
  },
  InstructionDef {
    instruction: Instruction::SIcacheInv,
    common: &base::INSTRUCTION_COMMON_DEFS[316],
  },
  InstructionDef {
    instruction: Instruction::SIncperflevel,
    common: &base::INSTRUCTION_COMMON_DEFS[317],
  },
  InstructionDef {
    instruction: Instruction::SLoadB128,
    common: &base::INSTRUCTION_COMMON_DEFS[318],
  },
  InstructionDef {
    instruction: Instruction::SLoadB256,
    common: &base::INSTRUCTION_COMMON_DEFS[319],
  },
  InstructionDef {
    instruction: Instruction::SLoadB32,
    common: &base::INSTRUCTION_COMMON_DEFS[320],
  },
  InstructionDef {
    instruction: Instruction::SLoadB512,
    common: &base::INSTRUCTION_COMMON_DEFS[321],
  },
  InstructionDef {
    instruction: Instruction::SLoadB64,
    common: &base::INSTRUCTION_COMMON_DEFS[322],
  },
  InstructionDef {
    instruction: Instruction::SLoadB96,
    common: &ARCH_COMMON_DEFS[135],
  },
  InstructionDef {
    instruction: Instruction::SLoadI16,
    common: &ARCH_COMMON_DEFS[136],
  },
  InstructionDef {
    instruction: Instruction::SLoadI8,
    common: &ARCH_COMMON_DEFS[137],
  },
  InstructionDef {
    instruction: Instruction::SLoadU16,
    common: &ARCH_COMMON_DEFS[138],
  },
  InstructionDef {
    instruction: Instruction::SLoadU8,
    common: &ARCH_COMMON_DEFS[139],
  },
  InstructionDef {
    instruction: Instruction::SLshl1AddU32,
    common: &base::INSTRUCTION_COMMON_DEFS[323],
  },
  InstructionDef {
    instruction: Instruction::SLshl2AddU32,
    common: &base::INSTRUCTION_COMMON_DEFS[324],
  },
  InstructionDef {
    instruction: Instruction::SLshl3AddU32,
    common: &base::INSTRUCTION_COMMON_DEFS[325],
  },
  InstructionDef {
    instruction: Instruction::SLshl4AddU32,
    common: &base::INSTRUCTION_COMMON_DEFS[326],
  },
  InstructionDef {
    instruction: Instruction::SLshlB32,
    common: &base::INSTRUCTION_COMMON_DEFS[327],
  },
  InstructionDef {
    instruction: Instruction::SLshlB64,
    common: &base::INSTRUCTION_COMMON_DEFS[328],
  },
  InstructionDef {
    instruction: Instruction::SLshrB32,
    common: &base::INSTRUCTION_COMMON_DEFS[329],
  },
  InstructionDef {
    instruction: Instruction::SLshrB64,
    common: &base::INSTRUCTION_COMMON_DEFS[330],
  },
  InstructionDef {
    instruction: Instruction::SMaxI32,
    common: &base::INSTRUCTION_COMMON_DEFS[331],
  },
  InstructionDef {
    instruction: Instruction::SMaxNumF16,
    common: &ARCH_COMMON_DEFS[140],
  },
  InstructionDef {
    instruction: Instruction::SMaxNumF32,
    common: &ARCH_COMMON_DEFS[141],
  },
  InstructionDef {
    instruction: Instruction::SMaxU32,
    common: &base::INSTRUCTION_COMMON_DEFS[332],
  },
  InstructionDef {
    instruction: Instruction::SMaximumF16,
    common: &ARCH_COMMON_DEFS[142],
  },
  InstructionDef {
    instruction: Instruction::SMaximumF32,
    common: &ARCH_COMMON_DEFS[143],
  },
  InstructionDef {
    instruction: Instruction::SMinI32,
    common: &base::INSTRUCTION_COMMON_DEFS[333],
  },
  InstructionDef {
    instruction: Instruction::SMinNumF16,
    common: &ARCH_COMMON_DEFS[144],
  },
  InstructionDef {
    instruction: Instruction::SMinNumF32,
    common: &ARCH_COMMON_DEFS[145],
  },
  InstructionDef {
    instruction: Instruction::SMinU32,
    common: &base::INSTRUCTION_COMMON_DEFS[334],
  },
  InstructionDef {
    instruction: Instruction::SMinimumF16,
    common: &ARCH_COMMON_DEFS[146],
  },
  InstructionDef {
    instruction: Instruction::SMinimumF32,
    common: &ARCH_COMMON_DEFS[147],
  },
  InstructionDef {
    instruction: Instruction::SMovB32,
    common: &base::INSTRUCTION_COMMON_DEFS[335],
  },
  InstructionDef {
    instruction: Instruction::SMovB64,
    common: &base::INSTRUCTION_COMMON_DEFS[336],
  },
  InstructionDef {
    instruction: Instruction::SMovkI32,
    common: &base::INSTRUCTION_COMMON_DEFS[337],
  },
  InstructionDef {
    instruction: Instruction::SMovreldB32,
    common: &base::INSTRUCTION_COMMON_DEFS[338],
  },
  InstructionDef {
    instruction: Instruction::SMovreldB64,
    common: &base::INSTRUCTION_COMMON_DEFS[339],
  },
  InstructionDef {
    instruction: Instruction::SMovrelsB32,
    common: &base::INSTRUCTION_COMMON_DEFS[340],
  },
  InstructionDef {
    instruction: Instruction::SMovrelsB64,
    common: &base::INSTRUCTION_COMMON_DEFS[341],
  },
  InstructionDef {
    instruction: Instruction::SMovrelsdN2B32,
    common: &base::INSTRUCTION_COMMON_DEFS[342],
  },
  InstructionDef {
    instruction: Instruction::SMulF16,
    common: &ARCH_COMMON_DEFS[148],
  },
  InstructionDef {
    instruction: Instruction::SMulF32,
    common: &ARCH_COMMON_DEFS[149],
  },
  InstructionDef {
    instruction: Instruction::SMulHiI32,
    common: &base::INSTRUCTION_COMMON_DEFS[343],
  },
  InstructionDef {
    instruction: Instruction::SMulHiU32,
    common: &base::INSTRUCTION_COMMON_DEFS[344],
  },
  InstructionDef {
    instruction: Instruction::SMulI32,
    common: &base::INSTRUCTION_COMMON_DEFS[345],
  },
  InstructionDef {
    instruction: Instruction::SMulU64,
    common: &ARCH_COMMON_DEFS[150],
  },
  InstructionDef {
    instruction: Instruction::SMulkI32,
    common: &base::INSTRUCTION_COMMON_DEFS[346],
  },
  InstructionDef {
    instruction: Instruction::SNandB32,
    common: &base::INSTRUCTION_COMMON_DEFS[347],
  },
  InstructionDef {
    instruction: Instruction::SNandB64,
    common: &base::INSTRUCTION_COMMON_DEFS[348],
  },
  InstructionDef {
    instruction: Instruction::SNandSaveexecB32,
    common: &base::INSTRUCTION_COMMON_DEFS[349],
  },
  InstructionDef {
    instruction: Instruction::SNandSaveexecB64,
    common: &base::INSTRUCTION_COMMON_DEFS[350],
  },
  InstructionDef {
    instruction: Instruction::SNop,
    common: &base::INSTRUCTION_COMMON_DEFS[351],
  },
  InstructionDef {
    instruction: Instruction::SNorB32,
    common: &base::INSTRUCTION_COMMON_DEFS[352],
  },
  InstructionDef {
    instruction: Instruction::SNorB64,
    common: &base::INSTRUCTION_COMMON_DEFS[353],
  },
  InstructionDef {
    instruction: Instruction::SNorSaveexecB32,
    common: &base::INSTRUCTION_COMMON_DEFS[354],
  },
  InstructionDef {
    instruction: Instruction::SNorSaveexecB64,
    common: &base::INSTRUCTION_COMMON_DEFS[355],
  },
  InstructionDef {
    instruction: Instruction::SNotB32,
    common: &base::INSTRUCTION_COMMON_DEFS[356],
  },
  InstructionDef {
    instruction: Instruction::SNotB64,
    common: &base::INSTRUCTION_COMMON_DEFS[357],
  },
  InstructionDef {
    instruction: Instruction::SOrB32,
    common: &base::INSTRUCTION_COMMON_DEFS[358],
  },
  InstructionDef {
    instruction: Instruction::SOrB64,
    common: &base::INSTRUCTION_COMMON_DEFS[359],
  },
  InstructionDef {
    instruction: Instruction::SOrNot0SaveexecB32,
    common: &base::INSTRUCTION_COMMON_DEFS[360],
  },
  InstructionDef {
    instruction: Instruction::SOrNot0SaveexecB64,
    common: &base::INSTRUCTION_COMMON_DEFS[361],
  },
  InstructionDef {
    instruction: Instruction::SOrNot1B32,
    common: &base::INSTRUCTION_COMMON_DEFS[362],
  },
  InstructionDef {
    instruction: Instruction::SOrNot1B64,
    common: &base::INSTRUCTION_COMMON_DEFS[363],
  },
  InstructionDef {
    instruction: Instruction::SOrNot1SaveexecB32,
    common: &base::INSTRUCTION_COMMON_DEFS[364],
  },
  InstructionDef {
    instruction: Instruction::SOrNot1SaveexecB64,
    common: &base::INSTRUCTION_COMMON_DEFS[365],
  },
  InstructionDef {
    instruction: Instruction::SOrSaveexecB32,
    common: &base::INSTRUCTION_COMMON_DEFS[366],
  },
  InstructionDef {
    instruction: Instruction::SOrSaveexecB64,
    common: &base::INSTRUCTION_COMMON_DEFS[367],
  },
  InstructionDef {
    instruction: Instruction::SPackHhB32B16,
    common: &base::INSTRUCTION_COMMON_DEFS[368],
  },
  InstructionDef {
    instruction: Instruction::SPackHlB32B16,
    common: &base::INSTRUCTION_COMMON_DEFS[369],
  },
  InstructionDef {
    instruction: Instruction::SPackLhB32B16,
    common: &base::INSTRUCTION_COMMON_DEFS[370],
  },
  InstructionDef {
    instruction: Instruction::SPackLlB32B16,
    common: &base::INSTRUCTION_COMMON_DEFS[371],
  },
  InstructionDef {
    instruction: Instruction::SPrefetchData,
    common: &ARCH_COMMON_DEFS[151],
  },
  InstructionDef {
    instruction: Instruction::SPrefetchDataPcRel,
    common: &ARCH_COMMON_DEFS[152],
  },
  InstructionDef {
    instruction: Instruction::SPrefetchInst,
    common: &ARCH_COMMON_DEFS[153],
  },
  InstructionDef {
    instruction: Instruction::SPrefetchInstPcRel,
    common: &ARCH_COMMON_DEFS[154],
  },
  InstructionDef {
    instruction: Instruction::SQuadmaskB32,
    common: &base::INSTRUCTION_COMMON_DEFS[372],
  },
  InstructionDef {
    instruction: Instruction::SQuadmaskB64,
    common: &base::INSTRUCTION_COMMON_DEFS[373],
  },
  InstructionDef {
    instruction: Instruction::SRfeB64,
    common: &base::INSTRUCTION_COMMON_DEFS[374],
  },
  InstructionDef {
    instruction: Instruction::SRndneF16,
    common: &ARCH_COMMON_DEFS[155],
  },
  InstructionDef {
    instruction: Instruction::SRndneF32,
    common: &ARCH_COMMON_DEFS[156],
  },
  InstructionDef {
    instruction: Instruction::SRoundMode,
    common: &base::INSTRUCTION_COMMON_DEFS[375],
  },
  InstructionDef {
    instruction: Instruction::SSendmsg,
    common: &base::INSTRUCTION_COMMON_DEFS[376],
  },
  InstructionDef {
    instruction: Instruction::SSendmsgRtnB32,
    common: &base::INSTRUCTION_COMMON_DEFS[377],
  },
  InstructionDef {
    instruction: Instruction::SSendmsgRtnB64,
    common: &base::INSTRUCTION_COMMON_DEFS[378],
  },
  InstructionDef {
    instruction: Instruction::SSendmsghalt,
    common: &base::INSTRUCTION_COMMON_DEFS[379],
  },
  InstructionDef {
    instruction: Instruction::SSethalt,
    common: &base::INSTRUCTION_COMMON_DEFS[380],
  },
  InstructionDef {
    instruction: Instruction::SSetkill,
    common: &base::INSTRUCTION_COMMON_DEFS[381],
  },
  InstructionDef {
    instruction: Instruction::SSetpcB64,
    common: &base::INSTRUCTION_COMMON_DEFS[382],
  },
  InstructionDef {
    instruction: Instruction::SSetprio,
    common: &base::INSTRUCTION_COMMON_DEFS[383],
  },
  InstructionDef {
    instruction: Instruction::SSetregB32,
    common: &base::INSTRUCTION_COMMON_DEFS[384],
  },
  InstructionDef {
    instruction: Instruction::SSetregImm32B32,
    common: &base::INSTRUCTION_COMMON_DEFS[385],
  },
  InstructionDef {
    instruction: Instruction::SSextI32I16,
    common: &base::INSTRUCTION_COMMON_DEFS[386],
  },
  InstructionDef {
    instruction: Instruction::SSextI32I8,
    common: &base::INSTRUCTION_COMMON_DEFS[387],
  },
  InstructionDef {
    instruction: Instruction::SSleep,
    common: &base::INSTRUCTION_COMMON_DEFS[388],
  },
  InstructionDef {
    instruction: Instruction::SSleepVar,
    common: &ARCH_COMMON_DEFS[157],
  },
  InstructionDef {
    instruction: Instruction::SSubCoCiU32,
    common: &ARCH_COMMON_DEFS[158],
  },
  InstructionDef {
    instruction: Instruction::SSubCoI32,
    common: &ARCH_COMMON_DEFS[159],
  },
  InstructionDef {
    instruction: Instruction::SSubCoU32,
    common: &ARCH_COMMON_DEFS[160],
  },
  InstructionDef {
    instruction: Instruction::SSubF16,
    common: &ARCH_COMMON_DEFS[161],
  },
  InstructionDef {
    instruction: Instruction::SSubF32,
    common: &ARCH_COMMON_DEFS[162],
  },
  InstructionDef {
    instruction: Instruction::SSubNcU64,
    common: &ARCH_COMMON_DEFS[163],
  },
  InstructionDef {
    instruction: Instruction::SSwappcB64,
    common: &base::INSTRUCTION_COMMON_DEFS[389],
  },
  InstructionDef {
    instruction: Instruction::STrap,
    common: &base::INSTRUCTION_COMMON_DEFS[390],
  },
  InstructionDef {
    instruction: Instruction::STruncF16,
    common: &ARCH_COMMON_DEFS[164],
  },
  InstructionDef {
    instruction: Instruction::STruncF32,
    common: &ARCH_COMMON_DEFS[165],
  },
  InstructionDef {
    instruction: Instruction::STtracedata,
    common: &base::INSTRUCTION_COMMON_DEFS[391],
  },
  InstructionDef {
    instruction: Instruction::STtracedataImm,
    common: &base::INSTRUCTION_COMMON_DEFS[392],
  },
  InstructionDef {
    instruction: Instruction::SVersion,
    common: &base::INSTRUCTION_COMMON_DEFS[393],
  },
  InstructionDef {
    instruction: Instruction::SWaitAlu,
    common: &ARCH_COMMON_DEFS[166],
  },
  InstructionDef {
    instruction: Instruction::SWaitBvhcnt,
    common: &ARCH_COMMON_DEFS[167],
  },
  InstructionDef {
    instruction: Instruction::SWaitDscnt,
    common: &ARCH_COMMON_DEFS[168],
  },
  InstructionDef {
    instruction: Instruction::SWaitEvent,
    common: &base::INSTRUCTION_COMMON_DEFS[394],
  },
  InstructionDef {
    instruction: Instruction::SWaitExpcnt,
    common: &ARCH_COMMON_DEFS[169],
  },
  InstructionDef {
    instruction: Instruction::SWaitIdle,
    common: &base::INSTRUCTION_COMMON_DEFS[395],
  },
  InstructionDef {
    instruction: Instruction::SWaitKmcnt,
    common: &ARCH_COMMON_DEFS[170],
  },
  InstructionDef {
    instruction: Instruction::SWaitLoadcnt,
    common: &ARCH_COMMON_DEFS[171],
  },
  InstructionDef {
    instruction: Instruction::SWaitLoadcntDscnt,
    common: &ARCH_COMMON_DEFS[172],
  },
  InstructionDef {
    instruction: Instruction::SWaitSamplecnt,
    common: &ARCH_COMMON_DEFS[173],
  },
  InstructionDef {
    instruction: Instruction::SWaitStorecnt,
    common: &ARCH_COMMON_DEFS[174],
  },
  InstructionDef {
    instruction: Instruction::SWaitStorecntDscnt,
    common: &ARCH_COMMON_DEFS[175],
  },
  InstructionDef {
    instruction: Instruction::SWakeup,
    common: &base::INSTRUCTION_COMMON_DEFS[396],
  },
  InstructionDef {
    instruction: Instruction::SWqmB32,
    common: &base::INSTRUCTION_COMMON_DEFS[397],
  },
  InstructionDef {
    instruction: Instruction::SWqmB64,
    common: &base::INSTRUCTION_COMMON_DEFS[398],
  },
  InstructionDef {
    instruction: Instruction::SXnorB32,
    common: &base::INSTRUCTION_COMMON_DEFS[399],
  },
  InstructionDef {
    instruction: Instruction::SXnorB64,
    common: &base::INSTRUCTION_COMMON_DEFS[400],
  },
  InstructionDef {
    instruction: Instruction::SXnorSaveexecB32,
    common: &base::INSTRUCTION_COMMON_DEFS[401],
  },
  InstructionDef {
    instruction: Instruction::SXnorSaveexecB64,
    common: &base::INSTRUCTION_COMMON_DEFS[402],
  },
  InstructionDef {
    instruction: Instruction::SXorB32,
    common: &base::INSTRUCTION_COMMON_DEFS[403],
  },
  InstructionDef {
    instruction: Instruction::SXorB64,
    common: &base::INSTRUCTION_COMMON_DEFS[404],
  },
  InstructionDef {
    instruction: Instruction::SXorSaveexecB32,
    common: &base::INSTRUCTION_COMMON_DEFS[405],
  },
  InstructionDef {
    instruction: Instruction::SXorSaveexecB64,
    common: &base::INSTRUCTION_COMMON_DEFS[406],
  },
  InstructionDef {
    instruction: Instruction::TbufferLoadD16FormatX,
    common: &base::INSTRUCTION_COMMON_DEFS[407],
  },
  InstructionDef {
    instruction: Instruction::TbufferLoadD16FormatXy,
    common: &base::INSTRUCTION_COMMON_DEFS[408],
  },
  InstructionDef {
    instruction: Instruction::TbufferLoadD16FormatXyz,
    common: &base::INSTRUCTION_COMMON_DEFS[409],
  },
  InstructionDef {
    instruction: Instruction::TbufferLoadD16FormatXyzw,
    common: &base::INSTRUCTION_COMMON_DEFS[410],
  },
  InstructionDef {
    instruction: Instruction::TbufferLoadFormatX,
    common: &base::INSTRUCTION_COMMON_DEFS[411],
  },
  InstructionDef {
    instruction: Instruction::TbufferLoadFormatXy,
    common: &base::INSTRUCTION_COMMON_DEFS[412],
  },
  InstructionDef {
    instruction: Instruction::TbufferLoadFormatXyz,
    common: &base::INSTRUCTION_COMMON_DEFS[413],
  },
  InstructionDef {
    instruction: Instruction::TbufferLoadFormatXyzw,
    common: &base::INSTRUCTION_COMMON_DEFS[414],
  },
  InstructionDef {
    instruction: Instruction::TbufferStoreD16FormatX,
    common: &base::INSTRUCTION_COMMON_DEFS[415],
  },
  InstructionDef {
    instruction: Instruction::TbufferStoreD16FormatXy,
    common: &base::INSTRUCTION_COMMON_DEFS[416],
  },
  InstructionDef {
    instruction: Instruction::TbufferStoreD16FormatXyz,
    common: &base::INSTRUCTION_COMMON_DEFS[417],
  },
  InstructionDef {
    instruction: Instruction::TbufferStoreD16FormatXyzw,
    common: &base::INSTRUCTION_COMMON_DEFS[418],
  },
  InstructionDef {
    instruction: Instruction::TbufferStoreFormatX,
    common: &base::INSTRUCTION_COMMON_DEFS[419],
  },
  InstructionDef {
    instruction: Instruction::TbufferStoreFormatXy,
    common: &base::INSTRUCTION_COMMON_DEFS[420],
  },
  InstructionDef {
    instruction: Instruction::TbufferStoreFormatXyz,
    common: &base::INSTRUCTION_COMMON_DEFS[421],
  },
  InstructionDef {
    instruction: Instruction::TbufferStoreFormatXyzw,
    common: &base::INSTRUCTION_COMMON_DEFS[422],
  },
  InstructionDef {
    instruction: Instruction::VAdd3U32,
    common: &base::INSTRUCTION_COMMON_DEFS[423],
  },
  InstructionDef {
    instruction: Instruction::VAddCoCiU32,
    common: &base::INSTRUCTION_COMMON_DEFS[424],
  },
  InstructionDef {
    instruction: Instruction::VAddCoU32,
    common: &base::INSTRUCTION_COMMON_DEFS[425],
  },
  InstructionDef {
    instruction: Instruction::VAddF16,
    common: &base::INSTRUCTION_COMMON_DEFS[426],
  },
  InstructionDef {
    instruction: Instruction::VAddF32,
    common: &base::INSTRUCTION_COMMON_DEFS[427],
  },
  InstructionDef {
    instruction: Instruction::VAddLshlU32,
    common: &base::INSTRUCTION_COMMON_DEFS[428],
  },
  InstructionDef {
    instruction: Instruction::VAddNcI16,
    common: &base::INSTRUCTION_COMMON_DEFS[429],
  },
  InstructionDef {
    instruction: Instruction::VAddNcI32,
    common: &base::INSTRUCTION_COMMON_DEFS[430],
  },
  InstructionDef {
    instruction: Instruction::VAddNcU16,
    common: &base::INSTRUCTION_COMMON_DEFS[431],
  },
  InstructionDef {
    instruction: Instruction::VAddNcU32,
    common: &base::INSTRUCTION_COMMON_DEFS[432],
  },
  InstructionDef {
    instruction: Instruction::VAlignbitB32,
    common: &base::INSTRUCTION_COMMON_DEFS[433],
  },
  InstructionDef {
    instruction: Instruction::VAlignbyteB32,
    common: &base::INSTRUCTION_COMMON_DEFS[434],
  },
  InstructionDef {
    instruction: Instruction::VAndB16,
    common: &base::INSTRUCTION_COMMON_DEFS[435],
  },
  InstructionDef {
    instruction: Instruction::VAndB32,
    common: &base::INSTRUCTION_COMMON_DEFS[436],
  },
  InstructionDef {
    instruction: Instruction::VAndOrB32,
    common: &base::INSTRUCTION_COMMON_DEFS[437],
  },
  InstructionDef {
    instruction: Instruction::VAshrrevI16,
    common: &base::INSTRUCTION_COMMON_DEFS[438],
  },
  InstructionDef {
    instruction: Instruction::VAshrrevI32,
    common: &base::INSTRUCTION_COMMON_DEFS[439],
  },
  InstructionDef {
    instruction: Instruction::VAshrrevI64,
    common: &base::INSTRUCTION_COMMON_DEFS[440],
  },
  InstructionDef {
    instruction: Instruction::VBcntU32B32,
    common: &base::INSTRUCTION_COMMON_DEFS[441],
  },
  InstructionDef {
    instruction: Instruction::VBfeI32,
    common: &base::INSTRUCTION_COMMON_DEFS[442],
  },
  InstructionDef {
    instruction: Instruction::VBfeU32,
    common: &base::INSTRUCTION_COMMON_DEFS[443],
  },
  InstructionDef {
    instruction: Instruction::VBfiB32,
    common: &base::INSTRUCTION_COMMON_DEFS[444],
  },
  InstructionDef {
    instruction: Instruction::VBfmB32,
    common: &base::INSTRUCTION_COMMON_DEFS[445],
  },
  InstructionDef {
    instruction: Instruction::VBfrevB32,
    common: &base::INSTRUCTION_COMMON_DEFS[446],
  },
  InstructionDef {
    instruction: Instruction::VCeilF16,
    common: &base::INSTRUCTION_COMMON_DEFS[447],
  },
  InstructionDef {
    instruction: Instruction::VCeilF32,
    common: &base::INSTRUCTION_COMMON_DEFS[448],
  },
  InstructionDef {
    instruction: Instruction::VClsI32,
    common: &base::INSTRUCTION_COMMON_DEFS[449],
  },
  InstructionDef {
    instruction: Instruction::VClzI32U32,
    common: &base::INSTRUCTION_COMMON_DEFS[450],
  },
  InstructionDef {
    instruction: Instruction::VCmpClassF16,
    common: &base::INSTRUCTION_COMMON_DEFS[451],
  },
  InstructionDef {
    instruction: Instruction::VCmpClassF32,
    common: &base::INSTRUCTION_COMMON_DEFS[452],
  },
  InstructionDef {
    instruction: Instruction::VCmpEqF16,
    common: &base::INSTRUCTION_COMMON_DEFS[453],
  },
  InstructionDef {
    instruction: Instruction::VCmpEqF32,
    common: &base::INSTRUCTION_COMMON_DEFS[454],
  },
  InstructionDef {
    instruction: Instruction::VCmpEqI16,
    common: &base::INSTRUCTION_COMMON_DEFS[455],
  },
  InstructionDef {
    instruction: Instruction::VCmpEqI32,
    common: &base::INSTRUCTION_COMMON_DEFS[456],
  },
  InstructionDef {
    instruction: Instruction::VCmpEqI64,
    common: &base::INSTRUCTION_COMMON_DEFS[457],
  },
  InstructionDef {
    instruction: Instruction::VCmpEqU16,
    common: &base::INSTRUCTION_COMMON_DEFS[458],
  },
  InstructionDef {
    instruction: Instruction::VCmpEqU32,
    common: &base::INSTRUCTION_COMMON_DEFS[459],
  },
  InstructionDef {
    instruction: Instruction::VCmpEqU64,
    common: &base::INSTRUCTION_COMMON_DEFS[460],
  },
  InstructionDef {
    instruction: Instruction::VCmpGeF16,
    common: &base::INSTRUCTION_COMMON_DEFS[461],
  },
  InstructionDef {
    instruction: Instruction::VCmpGeF32,
    common: &base::INSTRUCTION_COMMON_DEFS[462],
  },
  InstructionDef {
    instruction: Instruction::VCmpGeI16,
    common: &base::INSTRUCTION_COMMON_DEFS[463],
  },
  InstructionDef {
    instruction: Instruction::VCmpGeI32,
    common: &base::INSTRUCTION_COMMON_DEFS[464],
  },
  InstructionDef {
    instruction: Instruction::VCmpGeI64,
    common: &base::INSTRUCTION_COMMON_DEFS[465],
  },
  InstructionDef {
    instruction: Instruction::VCmpGeU16,
    common: &base::INSTRUCTION_COMMON_DEFS[466],
  },
  InstructionDef {
    instruction: Instruction::VCmpGeU32,
    common: &base::INSTRUCTION_COMMON_DEFS[467],
  },
  InstructionDef {
    instruction: Instruction::VCmpGeU64,
    common: &base::INSTRUCTION_COMMON_DEFS[468],
  },
  InstructionDef {
    instruction: Instruction::VCmpGtF16,
    common: &base::INSTRUCTION_COMMON_DEFS[469],
  },
  InstructionDef {
    instruction: Instruction::VCmpGtF32,
    common: &base::INSTRUCTION_COMMON_DEFS[470],
  },
  InstructionDef {
    instruction: Instruction::VCmpGtI16,
    common: &base::INSTRUCTION_COMMON_DEFS[471],
  },
  InstructionDef {
    instruction: Instruction::VCmpGtI32,
    common: &base::INSTRUCTION_COMMON_DEFS[472],
  },
  InstructionDef {
    instruction: Instruction::VCmpGtI64,
    common: &base::INSTRUCTION_COMMON_DEFS[473],
  },
  InstructionDef {
    instruction: Instruction::VCmpGtU16,
    common: &base::INSTRUCTION_COMMON_DEFS[474],
  },
  InstructionDef {
    instruction: Instruction::VCmpGtU32,
    common: &base::INSTRUCTION_COMMON_DEFS[475],
  },
  InstructionDef {
    instruction: Instruction::VCmpGtU64,
    common: &base::INSTRUCTION_COMMON_DEFS[476],
  },
  InstructionDef {
    instruction: Instruction::VCmpLeF16,
    common: &base::INSTRUCTION_COMMON_DEFS[477],
  },
  InstructionDef {
    instruction: Instruction::VCmpLeF32,
    common: &base::INSTRUCTION_COMMON_DEFS[478],
  },
  InstructionDef {
    instruction: Instruction::VCmpLeI16,
    common: &base::INSTRUCTION_COMMON_DEFS[479],
  },
  InstructionDef {
    instruction: Instruction::VCmpLeI32,
    common: &base::INSTRUCTION_COMMON_DEFS[480],
  },
  InstructionDef {
    instruction: Instruction::VCmpLeI64,
    common: &base::INSTRUCTION_COMMON_DEFS[481],
  },
  InstructionDef {
    instruction: Instruction::VCmpLeU16,
    common: &base::INSTRUCTION_COMMON_DEFS[482],
  },
  InstructionDef {
    instruction: Instruction::VCmpLeU32,
    common: &base::INSTRUCTION_COMMON_DEFS[483],
  },
  InstructionDef {
    instruction: Instruction::VCmpLeU64,
    common: &base::INSTRUCTION_COMMON_DEFS[484],
  },
  InstructionDef {
    instruction: Instruction::VCmpLgF16,
    common: &base::INSTRUCTION_COMMON_DEFS[485],
  },
  InstructionDef {
    instruction: Instruction::VCmpLgF32,
    common: &base::INSTRUCTION_COMMON_DEFS[486],
  },
  InstructionDef {
    instruction: Instruction::VCmpLtF16,
    common: &base::INSTRUCTION_COMMON_DEFS[487],
  },
  InstructionDef {
    instruction: Instruction::VCmpLtF32,
    common: &base::INSTRUCTION_COMMON_DEFS[488],
  },
  InstructionDef {
    instruction: Instruction::VCmpLtI16,
    common: &base::INSTRUCTION_COMMON_DEFS[489],
  },
  InstructionDef {
    instruction: Instruction::VCmpLtI32,
    common: &base::INSTRUCTION_COMMON_DEFS[490],
  },
  InstructionDef {
    instruction: Instruction::VCmpLtI64,
    common: &base::INSTRUCTION_COMMON_DEFS[491],
  },
  InstructionDef {
    instruction: Instruction::VCmpLtU16,
    common: &base::INSTRUCTION_COMMON_DEFS[492],
  },
  InstructionDef {
    instruction: Instruction::VCmpLtU32,
    common: &base::INSTRUCTION_COMMON_DEFS[493],
  },
  InstructionDef {
    instruction: Instruction::VCmpLtU64,
    common: &base::INSTRUCTION_COMMON_DEFS[494],
  },
  InstructionDef {
    instruction: Instruction::VCmpNeI16,
    common: &base::INSTRUCTION_COMMON_DEFS[495],
  },
  InstructionDef {
    instruction: Instruction::VCmpNeI32,
    common: &base::INSTRUCTION_COMMON_DEFS[496],
  },
  InstructionDef {
    instruction: Instruction::VCmpNeI64,
    common: &base::INSTRUCTION_COMMON_DEFS[497],
  },
  InstructionDef {
    instruction: Instruction::VCmpNeU16,
    common: &base::INSTRUCTION_COMMON_DEFS[498],
  },
  InstructionDef {
    instruction: Instruction::VCmpNeU32,
    common: &base::INSTRUCTION_COMMON_DEFS[499],
  },
  InstructionDef {
    instruction: Instruction::VCmpNeU64,
    common: &base::INSTRUCTION_COMMON_DEFS[500],
  },
  InstructionDef {
    instruction: Instruction::VCmpNeqF16,
    common: &base::INSTRUCTION_COMMON_DEFS[501],
  },
  InstructionDef {
    instruction: Instruction::VCmpNeqF32,
    common: &base::INSTRUCTION_COMMON_DEFS[502],
  },
  InstructionDef {
    instruction: Instruction::VCmpNgeF16,
    common: &base::INSTRUCTION_COMMON_DEFS[503],
  },
  InstructionDef {
    instruction: Instruction::VCmpNgeF32,
    common: &base::INSTRUCTION_COMMON_DEFS[504],
  },
  InstructionDef {
    instruction: Instruction::VCmpNgtF16,
    common: &base::INSTRUCTION_COMMON_DEFS[505],
  },
  InstructionDef {
    instruction: Instruction::VCmpNgtF32,
    common: &base::INSTRUCTION_COMMON_DEFS[506],
  },
  InstructionDef {
    instruction: Instruction::VCmpNleF16,
    common: &base::INSTRUCTION_COMMON_DEFS[507],
  },
  InstructionDef {
    instruction: Instruction::VCmpNleF32,
    common: &base::INSTRUCTION_COMMON_DEFS[508],
  },
  InstructionDef {
    instruction: Instruction::VCmpNlgF16,
    common: &base::INSTRUCTION_COMMON_DEFS[509],
  },
  InstructionDef {
    instruction: Instruction::VCmpNlgF32,
    common: &base::INSTRUCTION_COMMON_DEFS[510],
  },
  InstructionDef {
    instruction: Instruction::VCmpNltF16,
    common: &base::INSTRUCTION_COMMON_DEFS[511],
  },
  InstructionDef {
    instruction: Instruction::VCmpNltF32,
    common: &base::INSTRUCTION_COMMON_DEFS[512],
  },
  InstructionDef {
    instruction: Instruction::VCmpOF16,
    common: &base::INSTRUCTION_COMMON_DEFS[513],
  },
  InstructionDef {
    instruction: Instruction::VCmpOF32,
    common: &base::INSTRUCTION_COMMON_DEFS[514],
  },
  InstructionDef {
    instruction: Instruction::VCmpUF16,
    common: &base::INSTRUCTION_COMMON_DEFS[515],
  },
  InstructionDef {
    instruction: Instruction::VCmpUF32,
    common: &base::INSTRUCTION_COMMON_DEFS[516],
  },
  InstructionDef {
    instruction: Instruction::VCmpxClassF16,
    common: &base::INSTRUCTION_COMMON_DEFS[517],
  },
  InstructionDef {
    instruction: Instruction::VCmpxClassF32,
    common: &base::INSTRUCTION_COMMON_DEFS[518],
  },
  InstructionDef {
    instruction: Instruction::VCmpxEqF16,
    common: &base::INSTRUCTION_COMMON_DEFS[519],
  },
  InstructionDef {
    instruction: Instruction::VCmpxEqF32,
    common: &base::INSTRUCTION_COMMON_DEFS[520],
  },
  InstructionDef {
    instruction: Instruction::VCmpxEqI16,
    common: &base::INSTRUCTION_COMMON_DEFS[521],
  },
  InstructionDef {
    instruction: Instruction::VCmpxEqI32,
    common: &base::INSTRUCTION_COMMON_DEFS[522],
  },
  InstructionDef {
    instruction: Instruction::VCmpxEqI64,
    common: &base::INSTRUCTION_COMMON_DEFS[523],
  },
  InstructionDef {
    instruction: Instruction::VCmpxEqU16,
    common: &base::INSTRUCTION_COMMON_DEFS[524],
  },
  InstructionDef {
    instruction: Instruction::VCmpxEqU32,
    common: &base::INSTRUCTION_COMMON_DEFS[525],
  },
  InstructionDef {
    instruction: Instruction::VCmpxEqU64,
    common: &base::INSTRUCTION_COMMON_DEFS[526],
  },
  InstructionDef {
    instruction: Instruction::VCmpxGeF16,
    common: &base::INSTRUCTION_COMMON_DEFS[527],
  },
  InstructionDef {
    instruction: Instruction::VCmpxGeF32,
    common: &base::INSTRUCTION_COMMON_DEFS[528],
  },
  InstructionDef {
    instruction: Instruction::VCmpxGeI16,
    common: &base::INSTRUCTION_COMMON_DEFS[529],
  },
  InstructionDef {
    instruction: Instruction::VCmpxGeI32,
    common: &base::INSTRUCTION_COMMON_DEFS[530],
  },
  InstructionDef {
    instruction: Instruction::VCmpxGeI64,
    common: &base::INSTRUCTION_COMMON_DEFS[531],
  },
  InstructionDef {
    instruction: Instruction::VCmpxGeU16,
    common: &base::INSTRUCTION_COMMON_DEFS[532],
  },
  InstructionDef {
    instruction: Instruction::VCmpxGeU32,
    common: &base::INSTRUCTION_COMMON_DEFS[533],
  },
  InstructionDef {
    instruction: Instruction::VCmpxGeU64,
    common: &base::INSTRUCTION_COMMON_DEFS[534],
  },
  InstructionDef {
    instruction: Instruction::VCmpxGtF16,
    common: &base::INSTRUCTION_COMMON_DEFS[535],
  },
  InstructionDef {
    instruction: Instruction::VCmpxGtF32,
    common: &base::INSTRUCTION_COMMON_DEFS[536],
  },
  InstructionDef {
    instruction: Instruction::VCmpxGtI16,
    common: &base::INSTRUCTION_COMMON_DEFS[537],
  },
  InstructionDef {
    instruction: Instruction::VCmpxGtI32,
    common: &base::INSTRUCTION_COMMON_DEFS[538],
  },
  InstructionDef {
    instruction: Instruction::VCmpxGtI64,
    common: &base::INSTRUCTION_COMMON_DEFS[539],
  },
  InstructionDef {
    instruction: Instruction::VCmpxGtU16,
    common: &base::INSTRUCTION_COMMON_DEFS[540],
  },
  InstructionDef {
    instruction: Instruction::VCmpxGtU32,
    common: &base::INSTRUCTION_COMMON_DEFS[541],
  },
  InstructionDef {
    instruction: Instruction::VCmpxGtU64,
    common: &base::INSTRUCTION_COMMON_DEFS[542],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLeF16,
    common: &base::INSTRUCTION_COMMON_DEFS[543],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLeF32,
    common: &base::INSTRUCTION_COMMON_DEFS[544],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLeI16,
    common: &base::INSTRUCTION_COMMON_DEFS[545],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLeI32,
    common: &base::INSTRUCTION_COMMON_DEFS[546],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLeI64,
    common: &base::INSTRUCTION_COMMON_DEFS[547],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLeU16,
    common: &base::INSTRUCTION_COMMON_DEFS[548],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLeU32,
    common: &base::INSTRUCTION_COMMON_DEFS[549],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLeU64,
    common: &base::INSTRUCTION_COMMON_DEFS[550],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLgF16,
    common: &base::INSTRUCTION_COMMON_DEFS[551],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLgF32,
    common: &base::INSTRUCTION_COMMON_DEFS[552],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLtF16,
    common: &base::INSTRUCTION_COMMON_DEFS[553],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLtF32,
    common: &base::INSTRUCTION_COMMON_DEFS[554],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLtI16,
    common: &base::INSTRUCTION_COMMON_DEFS[555],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLtI32,
    common: &base::INSTRUCTION_COMMON_DEFS[556],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLtI64,
    common: &base::INSTRUCTION_COMMON_DEFS[557],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLtU16,
    common: &base::INSTRUCTION_COMMON_DEFS[558],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLtU32,
    common: &base::INSTRUCTION_COMMON_DEFS[559],
  },
  InstructionDef {
    instruction: Instruction::VCmpxLtU64,
    common: &base::INSTRUCTION_COMMON_DEFS[560],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNeI16,
    common: &base::INSTRUCTION_COMMON_DEFS[561],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNeI32,
    common: &base::INSTRUCTION_COMMON_DEFS[562],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNeI64,
    common: &base::INSTRUCTION_COMMON_DEFS[563],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNeU16,
    common: &base::INSTRUCTION_COMMON_DEFS[564],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNeU32,
    common: &base::INSTRUCTION_COMMON_DEFS[565],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNeU64,
    common: &base::INSTRUCTION_COMMON_DEFS[566],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNeqF16,
    common: &base::INSTRUCTION_COMMON_DEFS[567],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNeqF32,
    common: &base::INSTRUCTION_COMMON_DEFS[568],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNgeF16,
    common: &base::INSTRUCTION_COMMON_DEFS[569],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNgeF32,
    common: &base::INSTRUCTION_COMMON_DEFS[570],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNgtF16,
    common: &base::INSTRUCTION_COMMON_DEFS[571],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNgtF32,
    common: &base::INSTRUCTION_COMMON_DEFS[572],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNleF16,
    common: &base::INSTRUCTION_COMMON_DEFS[573],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNleF32,
    common: &base::INSTRUCTION_COMMON_DEFS[574],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNlgF16,
    common: &base::INSTRUCTION_COMMON_DEFS[575],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNlgF32,
    common: &base::INSTRUCTION_COMMON_DEFS[576],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNltF16,
    common: &base::INSTRUCTION_COMMON_DEFS[577],
  },
  InstructionDef {
    instruction: Instruction::VCmpxNltF32,
    common: &base::INSTRUCTION_COMMON_DEFS[578],
  },
  InstructionDef {
    instruction: Instruction::VCmpxOF16,
    common: &base::INSTRUCTION_COMMON_DEFS[579],
  },
  InstructionDef {
    instruction: Instruction::VCmpxOF32,
    common: &base::INSTRUCTION_COMMON_DEFS[580],
  },
  InstructionDef {
    instruction: Instruction::VCmpxUF16,
    common: &base::INSTRUCTION_COMMON_DEFS[581],
  },
  InstructionDef {
    instruction: Instruction::VCmpxUF32,
    common: &base::INSTRUCTION_COMMON_DEFS[582],
  },
  InstructionDef {
    instruction: Instruction::VCndmaskB16,
    common: &base::INSTRUCTION_COMMON_DEFS[583],
  },
  InstructionDef {
    instruction: Instruction::VCndmaskB32,
    common: &base::INSTRUCTION_COMMON_DEFS[584],
  },
  InstructionDef {
    instruction: Instruction::VCosF16,
    common: &base::INSTRUCTION_COMMON_DEFS[585],
  },
  InstructionDef {
    instruction: Instruction::VCosF32,
    common: &base::INSTRUCTION_COMMON_DEFS[586],
  },
  InstructionDef {
    instruction: Instruction::VCtzI32B32,
    common: &base::INSTRUCTION_COMMON_DEFS[587],
  },
  InstructionDef {
    instruction: Instruction::VCubeidF32,
    common: &base::INSTRUCTION_COMMON_DEFS[588],
  },
  InstructionDef {
    instruction: Instruction::VCubemaF32,
    common: &base::INSTRUCTION_COMMON_DEFS[589],
  },
  InstructionDef {
    instruction: Instruction::VCubescF32,
    common: &base::INSTRUCTION_COMMON_DEFS[590],
  },
  InstructionDef {
    instruction: Instruction::VCubetcF32,
    common: &base::INSTRUCTION_COMMON_DEFS[591],
  },
  InstructionDef {
    instruction: Instruction::VCvtF16F32,
    common: &base::INSTRUCTION_COMMON_DEFS[592],
  },
  InstructionDef {
    instruction: Instruction::VCvtF16I16,
    common: &base::INSTRUCTION_COMMON_DEFS[593],
  },
  InstructionDef {
    instruction: Instruction::VCvtF16U16,
    common: &base::INSTRUCTION_COMMON_DEFS[594],
  },
  InstructionDef {
    instruction: Instruction::VCvtF32Bf8,
    common: &ARCH_COMMON_DEFS[176],
  },
  InstructionDef {
    instruction: Instruction::VCvtF32F16,
    common: &base::INSTRUCTION_COMMON_DEFS[595],
  },
  InstructionDef {
    instruction: Instruction::VCvtF32Fp8,
    common: &ARCH_COMMON_DEFS[177],
  },
  InstructionDef {
    instruction: Instruction::VCvtF32I32,
    common: &base::INSTRUCTION_COMMON_DEFS[596],
  },
  InstructionDef {
    instruction: Instruction::VCvtF32U32,
    common: &base::INSTRUCTION_COMMON_DEFS[597],
  },
  InstructionDef {
    instruction: Instruction::VCvtF32Ubyte0,
    common: &base::INSTRUCTION_COMMON_DEFS[598],
  },
  InstructionDef {
    instruction: Instruction::VCvtF32Ubyte1,
    common: &base::INSTRUCTION_COMMON_DEFS[599],
  },
  InstructionDef {
    instruction: Instruction::VCvtF32Ubyte2,
    common: &base::INSTRUCTION_COMMON_DEFS[600],
  },
  InstructionDef {
    instruction: Instruction::VCvtF32Ubyte3,
    common: &base::INSTRUCTION_COMMON_DEFS[601],
  },
  InstructionDef {
    instruction: Instruction::VCvtFloorI32F32,
    common: &base::INSTRUCTION_COMMON_DEFS[602],
  },
  InstructionDef {
    instruction: Instruction::VCvtI16F16,
    common: &base::INSTRUCTION_COMMON_DEFS[603],
  },
  InstructionDef {
    instruction: Instruction::VCvtI32F32,
    common: &base::INSTRUCTION_COMMON_DEFS[604],
  },
  InstructionDef {
    instruction: Instruction::VCvtI32I16,
    common: &base::INSTRUCTION_COMMON_DEFS[605],
  },
  InstructionDef {
    instruction: Instruction::VCvtNearestI32F32,
    common: &base::INSTRUCTION_COMMON_DEFS[606],
  },
  InstructionDef {
    instruction: Instruction::VCvtNormI16F16,
    common: &base::INSTRUCTION_COMMON_DEFS[607],
  },
  InstructionDef {
    instruction: Instruction::VCvtNormU16F16,
    common: &base::INSTRUCTION_COMMON_DEFS[608],
  },
  InstructionDef {
    instruction: Instruction::VCvtOffF32I4,
    common: &base::INSTRUCTION_COMMON_DEFS[609],
  },
  InstructionDef {
    instruction: Instruction::VCvtPkBf8F32,
    common: &ARCH_COMMON_DEFS[178],
  },
  InstructionDef {
    instruction: Instruction::VCvtPkF32Bf8,
    common: &ARCH_COMMON_DEFS[179],
  },
  InstructionDef {
    instruction: Instruction::VCvtPkF32Fp8,
    common: &ARCH_COMMON_DEFS[180],
  },
  InstructionDef {
    instruction: Instruction::VCvtPkFp8F32,
    common: &ARCH_COMMON_DEFS[181],
  },
  InstructionDef {
    instruction: Instruction::VCvtPkI16F32,
    common: &base::INSTRUCTION_COMMON_DEFS[610],
  },
  InstructionDef {
    instruction: Instruction::VCvtPkI16I32,
    common: &base::INSTRUCTION_COMMON_DEFS[611],
  },
  InstructionDef {
    instruction: Instruction::VCvtPkNormI16F16,
    common: &base::INSTRUCTION_COMMON_DEFS[612],
  },
  InstructionDef {
    instruction: Instruction::VCvtPkNormI16F32,
    common: &base::INSTRUCTION_COMMON_DEFS[613],
  },
  InstructionDef {
    instruction: Instruction::VCvtPkNormU16F16,
    common: &base::INSTRUCTION_COMMON_DEFS[614],
  },
  InstructionDef {
    instruction: Instruction::VCvtPkNormU16F32,
    common: &base::INSTRUCTION_COMMON_DEFS[615],
  },
  InstructionDef {
    instruction: Instruction::VCvtPkRtzF16F32,
    common: &base::INSTRUCTION_COMMON_DEFS[616],
  },
  InstructionDef {
    instruction: Instruction::VCvtPkU16F32,
    common: &base::INSTRUCTION_COMMON_DEFS[617],
  },
  InstructionDef {
    instruction: Instruction::VCvtPkU16U32,
    common: &base::INSTRUCTION_COMMON_DEFS[618],
  },
  InstructionDef {
    instruction: Instruction::VCvtPkU8F32,
    common: &base::INSTRUCTION_COMMON_DEFS[619],
  },
  InstructionDef {
    instruction: Instruction::VCvtSrBf8F32,
    common: &ARCH_COMMON_DEFS[182],
  },
  InstructionDef {
    instruction: Instruction::VCvtSrFp8F32,
    common: &ARCH_COMMON_DEFS[183],
  },
  InstructionDef {
    instruction: Instruction::VCvtU16F16,
    common: &base::INSTRUCTION_COMMON_DEFS[620],
  },
  InstructionDef {
    instruction: Instruction::VCvtU32F32,
    common: &base::INSTRUCTION_COMMON_DEFS[621],
  },
  InstructionDef {
    instruction: Instruction::VCvtU32U16,
    common: &base::INSTRUCTION_COMMON_DEFS[622],
  },
  InstructionDef {
    instruction: Instruction::VDivFixupF16,
    common: &base::INSTRUCTION_COMMON_DEFS[623],
  },
  InstructionDef {
    instruction: Instruction::VDivFixupF32,
    common: &base::INSTRUCTION_COMMON_DEFS[624],
  },
  InstructionDef {
    instruction: Instruction::VDivFmasF32,
    common: &base::INSTRUCTION_COMMON_DEFS[625],
  },
  InstructionDef {
    instruction: Instruction::VDivScaleF32,
    common: &base::INSTRUCTION_COMMON_DEFS[626],
  },
  InstructionDef {
    instruction: Instruction::VDot2Bf16Bf16,
    common: &base::INSTRUCTION_COMMON_DEFS[627],
  },
  InstructionDef {
    instruction: Instruction::VDot2F16F16,
    common: &base::INSTRUCTION_COMMON_DEFS[628],
  },
  InstructionDef {
    instruction: Instruction::VDot2F32Bf16,
    common: &base::INSTRUCTION_COMMON_DEFS[629],
  },
  InstructionDef {
    instruction: Instruction::VDot2F32F16,
    common: &base::INSTRUCTION_COMMON_DEFS[630],
  },
  InstructionDef {
    instruction: Instruction::VDot4F32Bf8Bf8,
    common: &ARCH_COMMON_DEFS[184],
  },
  InstructionDef {
    instruction: Instruction::VDot4F32Bf8Fp8,
    common: &ARCH_COMMON_DEFS[185],
  },
  InstructionDef {
    instruction: Instruction::VDot4F32Fp8Bf8,
    common: &ARCH_COMMON_DEFS[186],
  },
  InstructionDef {
    instruction: Instruction::VDot4F32Fp8Fp8,
    common: &ARCH_COMMON_DEFS[187],
  },
  InstructionDef {
    instruction: Instruction::VDot4I32Iu8,
    common: &base::INSTRUCTION_COMMON_DEFS[631],
  },
  InstructionDef {
    instruction: Instruction::VDot4U32U8,
    common: &base::INSTRUCTION_COMMON_DEFS[632],
  },
  InstructionDef {
    instruction: Instruction::VDot8I32Iu4,
    common: &base::INSTRUCTION_COMMON_DEFS[633],
  },
  InstructionDef {
    instruction: Instruction::VDot8U32U4,
    common: &base::INSTRUCTION_COMMON_DEFS[634],
  },
  InstructionDef {
    instruction: Instruction::VDualAddF32,
    common: &base::INSTRUCTION_COMMON_DEFS[635],
  },
  InstructionDef {
    instruction: Instruction::VDualAddNcU32,
    common: &base::INSTRUCTION_COMMON_DEFS[636],
  },
  InstructionDef {
    instruction: Instruction::VDualAndB32,
    common: &base::INSTRUCTION_COMMON_DEFS[637],
  },
  InstructionDef {
    instruction: Instruction::VDualCndmaskB32,
    common: &base::INSTRUCTION_COMMON_DEFS[638],
  },
  InstructionDef {
    instruction: Instruction::VDualDot2accF32Bf16,
    common: &base::INSTRUCTION_COMMON_DEFS[639],
  },
  InstructionDef {
    instruction: Instruction::VDualDot2accF32F16,
    common: &base::INSTRUCTION_COMMON_DEFS[640],
  },
  InstructionDef {
    instruction: Instruction::VDualFmaakF32,
    common: &base::INSTRUCTION_COMMON_DEFS[641],
  },
  InstructionDef {
    instruction: Instruction::VDualFmacF32,
    common: &base::INSTRUCTION_COMMON_DEFS[642],
  },
  InstructionDef {
    instruction: Instruction::VDualFmamkF32,
    common: &base::INSTRUCTION_COMMON_DEFS[643],
  },
  InstructionDef {
    instruction: Instruction::VDualLshlrevB32,
    common: &base::INSTRUCTION_COMMON_DEFS[644],
  },
  InstructionDef {
    instruction: Instruction::VDualMaxNumF32,
    common: &ARCH_COMMON_DEFS[188],
  },
  InstructionDef {
    instruction: Instruction::VDualMinNumF32,
    common: &ARCH_COMMON_DEFS[189],
  },
  InstructionDef {
    instruction: Instruction::VDualMovB32,
    common: &base::INSTRUCTION_COMMON_DEFS[645],
  },
  InstructionDef {
    instruction: Instruction::VDualMulDx9ZeroF32,
    common: &base::INSTRUCTION_COMMON_DEFS[646],
  },
  InstructionDef {
    instruction: Instruction::VDualMulF32,
    common: &base::INSTRUCTION_COMMON_DEFS[647],
  },
  InstructionDef {
    instruction: Instruction::VDualSubF32,
    common: &base::INSTRUCTION_COMMON_DEFS[648],
  },
  InstructionDef {
    instruction: Instruction::VDualSubrevF32,
    common: &base::INSTRUCTION_COMMON_DEFS[649],
  },
  InstructionDef {
    instruction: Instruction::VExpF16,
    common: &base::INSTRUCTION_COMMON_DEFS[650],
  },
  InstructionDef {
    instruction: Instruction::VExpF32,
    common: &base::INSTRUCTION_COMMON_DEFS[651],
  },
  InstructionDef {
    instruction: Instruction::VFloorF16,
    common: &base::INSTRUCTION_COMMON_DEFS[652],
  },
  InstructionDef {
    instruction: Instruction::VFloorF32,
    common: &base::INSTRUCTION_COMMON_DEFS[653],
  },
  InstructionDef {
    instruction: Instruction::VFmaDx9ZeroF32,
    common: &base::INSTRUCTION_COMMON_DEFS[654],
  },
  InstructionDef {
    instruction: Instruction::VFmaF16,
    common: &base::INSTRUCTION_COMMON_DEFS[655],
  },
  InstructionDef {
    instruction: Instruction::VFmaF32,
    common: &base::INSTRUCTION_COMMON_DEFS[656],
  },
  InstructionDef {
    instruction: Instruction::VFmaMixF32,
    common: &base::INSTRUCTION_COMMON_DEFS[657],
  },
  InstructionDef {
    instruction: Instruction::VFmaMixhiF16,
    common: &base::INSTRUCTION_COMMON_DEFS[658],
  },
  InstructionDef {
    instruction: Instruction::VFmaMixloF16,
    common: &base::INSTRUCTION_COMMON_DEFS[659],
  },
  InstructionDef {
    instruction: Instruction::VFmaakF16,
    common: &base::INSTRUCTION_COMMON_DEFS[660],
  },
  InstructionDef {
    instruction: Instruction::VFmaakF32,
    common: &base::INSTRUCTION_COMMON_DEFS[661],
  },
  InstructionDef {
    instruction: Instruction::VFmacF16,
    common: &base::INSTRUCTION_COMMON_DEFS[662],
  },
  InstructionDef {
    instruction: Instruction::VFmacF32,
    common: &base::INSTRUCTION_COMMON_DEFS[663],
  },
  InstructionDef {
    instruction: Instruction::VFmamkF16,
    common: &base::INSTRUCTION_COMMON_DEFS[664],
  },
  InstructionDef {
    instruction: Instruction::VFmamkF32,
    common: &base::INSTRUCTION_COMMON_DEFS[665],
  },
  InstructionDef {
    instruction: Instruction::VFractF16,
    common: &base::INSTRUCTION_COMMON_DEFS[666],
  },
  InstructionDef {
    instruction: Instruction::VFractF32,
    common: &base::INSTRUCTION_COMMON_DEFS[667],
  },
  InstructionDef {
    instruction: Instruction::VFrexpExpI16F16,
    common: &base::INSTRUCTION_COMMON_DEFS[668],
  },
  InstructionDef {
    instruction: Instruction::VFrexpExpI32F32,
    common: &base::INSTRUCTION_COMMON_DEFS[669],
  },
  InstructionDef {
    instruction: Instruction::VFrexpMantF16,
    common: &base::INSTRUCTION_COMMON_DEFS[670],
  },
  InstructionDef {
    instruction: Instruction::VFrexpMantF32,
    common: &base::INSTRUCTION_COMMON_DEFS[671],
  },
  InstructionDef {
    instruction: Instruction::VInterpP10F16F32,
    common: &base::INSTRUCTION_COMMON_DEFS[672],
  },
  InstructionDef {
    instruction: Instruction::VInterpP10F32,
    common: &base::INSTRUCTION_COMMON_DEFS[673],
  },
  InstructionDef {
    instruction: Instruction::VInterpP10RtzF16F32,
    common: &base::INSTRUCTION_COMMON_DEFS[674],
  },
  InstructionDef {
    instruction: Instruction::VInterpP2F16F32,
    common: &base::INSTRUCTION_COMMON_DEFS[675],
  },
  InstructionDef {
    instruction: Instruction::VInterpP2F32,
    common: &base::INSTRUCTION_COMMON_DEFS[676],
  },
  InstructionDef {
    instruction: Instruction::VInterpP2RtzF16F32,
    common: &base::INSTRUCTION_COMMON_DEFS[677],
  },
  InstructionDef {
    instruction: Instruction::VLdexpF16,
    common: &base::INSTRUCTION_COMMON_DEFS[678],
  },
  InstructionDef {
    instruction: Instruction::VLdexpF32,
    common: &base::INSTRUCTION_COMMON_DEFS[679],
  },
  InstructionDef {
    instruction: Instruction::VLerpU8,
    common: &base::INSTRUCTION_COMMON_DEFS[680],
  },
  InstructionDef {
    instruction: Instruction::VLogF16,
    common: &base::INSTRUCTION_COMMON_DEFS[681],
  },
  InstructionDef {
    instruction: Instruction::VLogF32,
    common: &base::INSTRUCTION_COMMON_DEFS[682],
  },
  InstructionDef {
    instruction: Instruction::VLshlAddU32,
    common: &base::INSTRUCTION_COMMON_DEFS[683],
  },
  InstructionDef {
    instruction: Instruction::VLshlOrB32,
    common: &base::INSTRUCTION_COMMON_DEFS[684],
  },
  InstructionDef {
    instruction: Instruction::VLshlrevB16,
    common: &base::INSTRUCTION_COMMON_DEFS[685],
  },
  InstructionDef {
    instruction: Instruction::VLshlrevB32,
    common: &base::INSTRUCTION_COMMON_DEFS[686],
  },
  InstructionDef {
    instruction: Instruction::VLshlrevB64,
    common: &base::INSTRUCTION_COMMON_DEFS[687],
  },
  InstructionDef {
    instruction: Instruction::VLshrrevB16,
    common: &base::INSTRUCTION_COMMON_DEFS[688],
  },
  InstructionDef {
    instruction: Instruction::VLshrrevB32,
    common: &base::INSTRUCTION_COMMON_DEFS[689],
  },
  InstructionDef {
    instruction: Instruction::VLshrrevB64,
    common: &base::INSTRUCTION_COMMON_DEFS[690],
  },
  InstructionDef {
    instruction: Instruction::VMadCoI64I32,
    common: &ARCH_COMMON_DEFS[190],
  },
  InstructionDef {
    instruction: Instruction::VMadCoU64U32,
    common: &ARCH_COMMON_DEFS[191],
  },
  InstructionDef {
    instruction: Instruction::VMadI16,
    common: &base::INSTRUCTION_COMMON_DEFS[691],
  },
  InstructionDef {
    instruction: Instruction::VMadI32I16,
    common: &base::INSTRUCTION_COMMON_DEFS[692],
  },
  InstructionDef {
    instruction: Instruction::VMadI32I24,
    common: &base::INSTRUCTION_COMMON_DEFS[693],
  },
  InstructionDef {
    instruction: Instruction::VMadU16,
    common: &base::INSTRUCTION_COMMON_DEFS[694],
  },
  InstructionDef {
    instruction: Instruction::VMadU32U16,
    common: &base::INSTRUCTION_COMMON_DEFS[695],
  },
  InstructionDef {
    instruction: Instruction::VMadU32U24,
    common: &base::INSTRUCTION_COMMON_DEFS[696],
  },
  InstructionDef {
    instruction: Instruction::VMax3I16,
    common: &base::INSTRUCTION_COMMON_DEFS[697],
  },
  InstructionDef {
    instruction: Instruction::VMax3I32,
    common: &base::INSTRUCTION_COMMON_DEFS[698],
  },
  InstructionDef {
    instruction: Instruction::VMax3NumF16,
    common: &ARCH_COMMON_DEFS[192],
  },
  InstructionDef {
    instruction: Instruction::VMax3NumF32,
    common: &ARCH_COMMON_DEFS[193],
  },
  InstructionDef {
    instruction: Instruction::VMax3U16,
    common: &base::INSTRUCTION_COMMON_DEFS[699],
  },
  InstructionDef {
    instruction: Instruction::VMax3U32,
    common: &base::INSTRUCTION_COMMON_DEFS[700],
  },
  InstructionDef {
    instruction: Instruction::VMaxI16,
    common: &base::INSTRUCTION_COMMON_DEFS[701],
  },
  InstructionDef {
    instruction: Instruction::VMaxI32,
    common: &base::INSTRUCTION_COMMON_DEFS[702],
  },
  InstructionDef {
    instruction: Instruction::VMaxNumF16,
    common: &ARCH_COMMON_DEFS[194],
  },
  InstructionDef {
    instruction: Instruction::VMaxNumF32,
    common: &ARCH_COMMON_DEFS[195],
  },
  InstructionDef {
    instruction: Instruction::VMaxU16,
    common: &base::INSTRUCTION_COMMON_DEFS[703],
  },
  InstructionDef {
    instruction: Instruction::VMaxU32,
    common: &base::INSTRUCTION_COMMON_DEFS[704],
  },
  InstructionDef {
    instruction: Instruction::VMaximum3F16,
    common: &ARCH_COMMON_DEFS[196],
  },
  InstructionDef {
    instruction: Instruction::VMaximum3F32,
    common: &ARCH_COMMON_DEFS[197],
  },
  InstructionDef {
    instruction: Instruction::VMaximumF16,
    common: &ARCH_COMMON_DEFS[198],
  },
  InstructionDef {
    instruction: Instruction::VMaximumF32,
    common: &ARCH_COMMON_DEFS[199],
  },
  InstructionDef {
    instruction: Instruction::VMaximumminimumF16,
    common: &ARCH_COMMON_DEFS[200],
  },
  InstructionDef {
    instruction: Instruction::VMaximumminimumF32,
    common: &ARCH_COMMON_DEFS[201],
  },
  InstructionDef {
    instruction: Instruction::VMaxminI32,
    common: &base::INSTRUCTION_COMMON_DEFS[705],
  },
  InstructionDef {
    instruction: Instruction::VMaxminNumF16,
    common: &ARCH_COMMON_DEFS[202],
  },
  InstructionDef {
    instruction: Instruction::VMaxminNumF32,
    common: &ARCH_COMMON_DEFS[203],
  },
  InstructionDef {
    instruction: Instruction::VMaxminU32,
    common: &base::INSTRUCTION_COMMON_DEFS[706],
  },
  InstructionDef {
    instruction: Instruction::VMbcntHiU32B32,
    common: &base::INSTRUCTION_COMMON_DEFS[707],
  },
  InstructionDef {
    instruction: Instruction::VMbcntLoU32B32,
    common: &base::INSTRUCTION_COMMON_DEFS[708],
  },
  InstructionDef {
    instruction: Instruction::VMed3I16,
    common: &base::INSTRUCTION_COMMON_DEFS[709],
  },
  InstructionDef {
    instruction: Instruction::VMed3I32,
    common: &base::INSTRUCTION_COMMON_DEFS[710],
  },
  InstructionDef {
    instruction: Instruction::VMed3NumF16,
    common: &ARCH_COMMON_DEFS[204],
  },
  InstructionDef {
    instruction: Instruction::VMed3NumF32,
    common: &ARCH_COMMON_DEFS[205],
  },
  InstructionDef {
    instruction: Instruction::VMed3U16,
    common: &base::INSTRUCTION_COMMON_DEFS[711],
  },
  InstructionDef {
    instruction: Instruction::VMed3U32,
    common: &base::INSTRUCTION_COMMON_DEFS[712],
  },
  InstructionDef {
    instruction: Instruction::VMin3I16,
    common: &base::INSTRUCTION_COMMON_DEFS[713],
  },
  InstructionDef {
    instruction: Instruction::VMin3I32,
    common: &base::INSTRUCTION_COMMON_DEFS[714],
  },
  InstructionDef {
    instruction: Instruction::VMin3NumF16,
    common: &ARCH_COMMON_DEFS[206],
  },
  InstructionDef {
    instruction: Instruction::VMin3NumF32,
    common: &ARCH_COMMON_DEFS[207],
  },
  InstructionDef {
    instruction: Instruction::VMin3U16,
    common: &base::INSTRUCTION_COMMON_DEFS[715],
  },
  InstructionDef {
    instruction: Instruction::VMin3U32,
    common: &base::INSTRUCTION_COMMON_DEFS[716],
  },
  InstructionDef {
    instruction: Instruction::VMinI16,
    common: &base::INSTRUCTION_COMMON_DEFS[717],
  },
  InstructionDef {
    instruction: Instruction::VMinI32,
    common: &base::INSTRUCTION_COMMON_DEFS[718],
  },
  InstructionDef {
    instruction: Instruction::VMinNumF16,
    common: &ARCH_COMMON_DEFS[208],
  },
  InstructionDef {
    instruction: Instruction::VMinNumF32,
    common: &ARCH_COMMON_DEFS[209],
  },
  InstructionDef {
    instruction: Instruction::VMinU16,
    common: &base::INSTRUCTION_COMMON_DEFS[719],
  },
  InstructionDef {
    instruction: Instruction::VMinU32,
    common: &base::INSTRUCTION_COMMON_DEFS[720],
  },
  InstructionDef {
    instruction: Instruction::VMinimum3F16,
    common: &ARCH_COMMON_DEFS[210],
  },
  InstructionDef {
    instruction: Instruction::VMinimum3F32,
    common: &ARCH_COMMON_DEFS[211],
  },
  InstructionDef {
    instruction: Instruction::VMinimumF16,
    common: &ARCH_COMMON_DEFS[212],
  },
  InstructionDef {
    instruction: Instruction::VMinimumF32,
    common: &ARCH_COMMON_DEFS[213],
  },
  InstructionDef {
    instruction: Instruction::VMinimummaximumF16,
    common: &ARCH_COMMON_DEFS[214],
  },
  InstructionDef {
    instruction: Instruction::VMinimummaximumF32,
    common: &ARCH_COMMON_DEFS[215],
  },
  InstructionDef {
    instruction: Instruction::VMinmaxI32,
    common: &base::INSTRUCTION_COMMON_DEFS[721],
  },
  InstructionDef {
    instruction: Instruction::VMinmaxNumF16,
    common: &ARCH_COMMON_DEFS[216],
  },
  InstructionDef {
    instruction: Instruction::VMinmaxNumF32,
    common: &ARCH_COMMON_DEFS[217],
  },
  InstructionDef {
    instruction: Instruction::VMinmaxU32,
    common: &base::INSTRUCTION_COMMON_DEFS[722],
  },
  InstructionDef {
    instruction: Instruction::VMovB16,
    common: &base::INSTRUCTION_COMMON_DEFS[723],
  },
  InstructionDef {
    instruction: Instruction::VMovB32,
    common: &base::INSTRUCTION_COMMON_DEFS[724],
  },
  InstructionDef {
    instruction: Instruction::VMovreldB32,
    common: &base::INSTRUCTION_COMMON_DEFS[725],
  },
  InstructionDef {
    instruction: Instruction::VMovrelsB32,
    common: &base::INSTRUCTION_COMMON_DEFS[726],
  },
  InstructionDef {
    instruction: Instruction::VMovrelsdN2B32,
    common: &base::INSTRUCTION_COMMON_DEFS[727],
  },
  InstructionDef {
    instruction: Instruction::VMovrelsdB32,
    common: &base::INSTRUCTION_COMMON_DEFS[728],
  },
  InstructionDef {
    instruction: Instruction::VMqsadPkU16U8,
    common: &base::INSTRUCTION_COMMON_DEFS[729],
  },
  InstructionDef {
    instruction: Instruction::VMqsadU32U8,
    common: &base::INSTRUCTION_COMMON_DEFS[730],
  },
  InstructionDef {
    instruction: Instruction::VMsadU8,
    common: &base::INSTRUCTION_COMMON_DEFS[731],
  },
  InstructionDef {
    instruction: Instruction::VMulDx9ZeroF32,
    common: &base::INSTRUCTION_COMMON_DEFS[732],
  },
  InstructionDef {
    instruction: Instruction::VMulF16,
    common: &base::INSTRUCTION_COMMON_DEFS[733],
  },
  InstructionDef {
    instruction: Instruction::VMulF32,
    common: &base::INSTRUCTION_COMMON_DEFS[734],
  },
  InstructionDef {
    instruction: Instruction::VMulHiI32,
    common: &base::INSTRUCTION_COMMON_DEFS[735],
  },
  InstructionDef {
    instruction: Instruction::VMulHiI32I24,
    common: &base::INSTRUCTION_COMMON_DEFS[736],
  },
  InstructionDef {
    instruction: Instruction::VMulHiU32,
    common: &base::INSTRUCTION_COMMON_DEFS[737],
  },
  InstructionDef {
    instruction: Instruction::VMulHiU32U24,
    common: &base::INSTRUCTION_COMMON_DEFS[738],
  },
  InstructionDef {
    instruction: Instruction::VMulI32I24,
    common: &base::INSTRUCTION_COMMON_DEFS[739],
  },
  InstructionDef {
    instruction: Instruction::VMulLoU16,
    common: &base::INSTRUCTION_COMMON_DEFS[740],
  },
  InstructionDef {
    instruction: Instruction::VMulLoU32,
    common: &base::INSTRUCTION_COMMON_DEFS[741],
  },
  InstructionDef {
    instruction: Instruction::VMulU32U24,
    common: &base::INSTRUCTION_COMMON_DEFS[742],
  },
  InstructionDef {
    instruction: Instruction::VMullitF32,
    common: &base::INSTRUCTION_COMMON_DEFS[743],
  },
  InstructionDef {
    instruction: Instruction::VNop,
    common: &base::INSTRUCTION_COMMON_DEFS[744],
  },
  InstructionDef {
    instruction: Instruction::VNotB16,
    common: &base::INSTRUCTION_COMMON_DEFS[745],
  },
  InstructionDef {
    instruction: Instruction::VNotB32,
    common: &base::INSTRUCTION_COMMON_DEFS[746],
  },
  InstructionDef {
    instruction: Instruction::VOr3B32,
    common: &base::INSTRUCTION_COMMON_DEFS[747],
  },
  InstructionDef {
    instruction: Instruction::VOrB16,
    common: &base::INSTRUCTION_COMMON_DEFS[748],
  },
  InstructionDef {
    instruction: Instruction::VOrB32,
    common: &base::INSTRUCTION_COMMON_DEFS[749],
  },
  InstructionDef {
    instruction: Instruction::VPackB32F16,
    common: &base::INSTRUCTION_COMMON_DEFS[750],
  },
  InstructionDef {
    instruction: Instruction::VPermB32,
    common: &base::INSTRUCTION_COMMON_DEFS[751],
  },
  InstructionDef {
    instruction: Instruction::VPermlane16B32,
    common: &base::INSTRUCTION_COMMON_DEFS[752],
  },
  InstructionDef {
    instruction: Instruction::VPermlane16VarB32,
    common: &ARCH_COMMON_DEFS[218],
  },
  InstructionDef {
    instruction: Instruction::VPermlane64B32,
    common: &base::INSTRUCTION_COMMON_DEFS[753],
  },
  InstructionDef {
    instruction: Instruction::VPermlanex16B32,
    common: &base::INSTRUCTION_COMMON_DEFS[754],
  },
  InstructionDef {
    instruction: Instruction::VPermlanex16VarB32,
    common: &ARCH_COMMON_DEFS[219],
  },
  InstructionDef {
    instruction: Instruction::VPipeflush,
    common: &base::INSTRUCTION_COMMON_DEFS[755],
  },
  InstructionDef {
    instruction: Instruction::VPkAddF16,
    common: &base::INSTRUCTION_COMMON_DEFS[756],
  },
  InstructionDef {
    instruction: Instruction::VPkAddI16,
    common: &base::INSTRUCTION_COMMON_DEFS[757],
  },
  InstructionDef {
    instruction: Instruction::VPkAddU16,
    common: &base::INSTRUCTION_COMMON_DEFS[758],
  },
  InstructionDef {
    instruction: Instruction::VPkAshrrevI16,
    common: &base::INSTRUCTION_COMMON_DEFS[759],
  },
  InstructionDef {
    instruction: Instruction::VPkFmaF16,
    common: &base::INSTRUCTION_COMMON_DEFS[760],
  },
  InstructionDef {
    instruction: Instruction::VPkFmacF16,
    common: &base::INSTRUCTION_COMMON_DEFS[761],
  },
  InstructionDef {
    instruction: Instruction::VPkLshlrevB16,
    common: &base::INSTRUCTION_COMMON_DEFS[762],
  },
  InstructionDef {
    instruction: Instruction::VPkLshrrevB16,
    common: &base::INSTRUCTION_COMMON_DEFS[763],
  },
  InstructionDef {
    instruction: Instruction::VPkMadI16,
    common: &base::INSTRUCTION_COMMON_DEFS[764],
  },
  InstructionDef {
    instruction: Instruction::VPkMadU16,
    common: &base::INSTRUCTION_COMMON_DEFS[765],
  },
  InstructionDef {
    instruction: Instruction::VPkMaxI16,
    common: &base::INSTRUCTION_COMMON_DEFS[766],
  },
  InstructionDef {
    instruction: Instruction::VPkMaxNumF16,
    common: &ARCH_COMMON_DEFS[220],
  },
  InstructionDef {
    instruction: Instruction::VPkMaxU16,
    common: &base::INSTRUCTION_COMMON_DEFS[767],
  },
  InstructionDef {
    instruction: Instruction::VPkMaximumF16,
    common: &ARCH_COMMON_DEFS[221],
  },
  InstructionDef {
    instruction: Instruction::VPkMinI16,
    common: &base::INSTRUCTION_COMMON_DEFS[768],
  },
  InstructionDef {
    instruction: Instruction::VPkMinNumF16,
    common: &ARCH_COMMON_DEFS[222],
  },
  InstructionDef {
    instruction: Instruction::VPkMinU16,
    common: &base::INSTRUCTION_COMMON_DEFS[769],
  },
  InstructionDef {
    instruction: Instruction::VPkMinimumF16,
    common: &ARCH_COMMON_DEFS[223],
  },
  InstructionDef {
    instruction: Instruction::VPkMulF16,
    common: &base::INSTRUCTION_COMMON_DEFS[770],
  },
  InstructionDef {
    instruction: Instruction::VPkMulLoU16,
    common: &base::INSTRUCTION_COMMON_DEFS[771],
  },
  InstructionDef {
    instruction: Instruction::VPkSubI16,
    common: &base::INSTRUCTION_COMMON_DEFS[772],
  },
  InstructionDef {
    instruction: Instruction::VPkSubU16,
    common: &base::INSTRUCTION_COMMON_DEFS[773],
  },
  InstructionDef {
    instruction: Instruction::VQsadPkU16U8,
    common: &base::INSTRUCTION_COMMON_DEFS[774],
  },
  InstructionDef {
    instruction: Instruction::VRcpF16,
    common: &base::INSTRUCTION_COMMON_DEFS[775],
  },
  InstructionDef {
    instruction: Instruction::VRcpF32,
    common: &base::INSTRUCTION_COMMON_DEFS[776],
  },
  InstructionDef {
    instruction: Instruction::VRcpIflagF32,
    common: &base::INSTRUCTION_COMMON_DEFS[777],
  },
  InstructionDef {
    instruction: Instruction::VReadfirstlaneB32,
    common: &base::INSTRUCTION_COMMON_DEFS[778],
  },
  InstructionDef {
    instruction: Instruction::VReadlaneB32,
    common: &base::INSTRUCTION_COMMON_DEFS[779],
  },
  InstructionDef {
    instruction: Instruction::VRndneF16,
    common: &base::INSTRUCTION_COMMON_DEFS[780],
  },
  InstructionDef {
    instruction: Instruction::VRndneF32,
    common: &base::INSTRUCTION_COMMON_DEFS[781],
  },
  InstructionDef {
    instruction: Instruction::VRsqF16,
    common: &base::INSTRUCTION_COMMON_DEFS[782],
  },
  InstructionDef {
    instruction: Instruction::VRsqF32,
    common: &base::INSTRUCTION_COMMON_DEFS[783],
  },
  InstructionDef {
    instruction: Instruction::VSExpF16,
    common: &ARCH_COMMON_DEFS[224],
  },
  InstructionDef {
    instruction: Instruction::VSExpF32,
    common: &ARCH_COMMON_DEFS[225],
  },
  InstructionDef {
    instruction: Instruction::VSLogF16,
    common: &ARCH_COMMON_DEFS[226],
  },
  InstructionDef {
    instruction: Instruction::VSLogF32,
    common: &ARCH_COMMON_DEFS[227],
  },
  InstructionDef {
    instruction: Instruction::VSRcpF16,
    common: &ARCH_COMMON_DEFS[228],
  },
  InstructionDef {
    instruction: Instruction::VSRcpF32,
    common: &ARCH_COMMON_DEFS[229],
  },
  InstructionDef {
    instruction: Instruction::VSRsqF16,
    common: &ARCH_COMMON_DEFS[230],
  },
  InstructionDef {
    instruction: Instruction::VSRsqF32,
    common: &ARCH_COMMON_DEFS[231],
  },
  InstructionDef {
    instruction: Instruction::VSSqrtF16,
    common: &ARCH_COMMON_DEFS[232],
  },
  InstructionDef {
    instruction: Instruction::VSSqrtF32,
    common: &ARCH_COMMON_DEFS[233],
  },
  InstructionDef {
    instruction: Instruction::VSadHiU8,
    common: &base::INSTRUCTION_COMMON_DEFS[784],
  },
  InstructionDef {
    instruction: Instruction::VSadU16,
    common: &base::INSTRUCTION_COMMON_DEFS[785],
  },
  InstructionDef {
    instruction: Instruction::VSadU32,
    common: &base::INSTRUCTION_COMMON_DEFS[786],
  },
  InstructionDef {
    instruction: Instruction::VSadU8,
    common: &base::INSTRUCTION_COMMON_DEFS[787],
  },
  InstructionDef {
    instruction: Instruction::VSatPkU8I16,
    common: &base::INSTRUCTION_COMMON_DEFS[788],
  },
  InstructionDef {
    instruction: Instruction::VSinF16,
    common: &base::INSTRUCTION_COMMON_DEFS[789],
  },
  InstructionDef {
    instruction: Instruction::VSinF32,
    common: &base::INSTRUCTION_COMMON_DEFS[790],
  },
  InstructionDef {
    instruction: Instruction::VSqrtF16,
    common: &base::INSTRUCTION_COMMON_DEFS[791],
  },
  InstructionDef {
    instruction: Instruction::VSqrtF32,
    common: &base::INSTRUCTION_COMMON_DEFS[792],
  },
  InstructionDef {
    instruction: Instruction::VSubCoCiU32,
    common: &base::INSTRUCTION_COMMON_DEFS[793],
  },
  InstructionDef {
    instruction: Instruction::VSubCoU32,
    common: &base::INSTRUCTION_COMMON_DEFS[794],
  },
  InstructionDef {
    instruction: Instruction::VSubF16,
    common: &base::INSTRUCTION_COMMON_DEFS[795],
  },
  InstructionDef {
    instruction: Instruction::VSubF32,
    common: &base::INSTRUCTION_COMMON_DEFS[796],
  },
  InstructionDef {
    instruction: Instruction::VSubNcI16,
    common: &base::INSTRUCTION_COMMON_DEFS[797],
  },
  InstructionDef {
    instruction: Instruction::VSubNcI32,
    common: &base::INSTRUCTION_COMMON_DEFS[798],
  },
  InstructionDef {
    instruction: Instruction::VSubNcU16,
    common: &base::INSTRUCTION_COMMON_DEFS[799],
  },
  InstructionDef {
    instruction: Instruction::VSubNcU32,
    common: &base::INSTRUCTION_COMMON_DEFS[800],
  },
  InstructionDef {
    instruction: Instruction::VSubrevCoCiU32,
    common: &base::INSTRUCTION_COMMON_DEFS[801],
  },
  InstructionDef {
    instruction: Instruction::VSubrevCoU32,
    common: &base::INSTRUCTION_COMMON_DEFS[802],
  },
  InstructionDef {
    instruction: Instruction::VSubrevF16,
    common: &base::INSTRUCTION_COMMON_DEFS[803],
  },
  InstructionDef {
    instruction: Instruction::VSubrevF32,
    common: &base::INSTRUCTION_COMMON_DEFS[804],
  },
  InstructionDef {
    instruction: Instruction::VSubrevNcU32,
    common: &base::INSTRUCTION_COMMON_DEFS[805],
  },
  InstructionDef {
    instruction: Instruction::VSwapB16,
    common: &base::INSTRUCTION_COMMON_DEFS[806],
  },
  InstructionDef {
    instruction: Instruction::VSwapB32,
    common: &base::INSTRUCTION_COMMON_DEFS[807],
  },
  InstructionDef {
    instruction: Instruction::VSwaprelB32,
    common: &base::INSTRUCTION_COMMON_DEFS[808],
  },
  InstructionDef {
    instruction: Instruction::VSwmmacBf16N16x16x32Bf16,
    common: &ARCH_COMMON_DEFS[234],
  },
  InstructionDef {
    instruction: Instruction::VSwmmacF16N16x16x32F16,
    common: &ARCH_COMMON_DEFS[235],
  },
  InstructionDef {
    instruction: Instruction::VSwmmacF32N16x16x32Bf16,
    common: &ARCH_COMMON_DEFS[236],
  },
  InstructionDef {
    instruction: Instruction::VSwmmacF32N16x16x32Bf8Bf8,
    common: &ARCH_COMMON_DEFS[237],
  },
  InstructionDef {
    instruction: Instruction::VSwmmacF32N16x16x32Bf8Fp8,
    common: &ARCH_COMMON_DEFS[238],
  },
  InstructionDef {
    instruction: Instruction::VSwmmacF32N16x16x32F16,
    common: &ARCH_COMMON_DEFS[239],
  },
  InstructionDef {
    instruction: Instruction::VSwmmacF32N16x16x32Fp8Bf8,
    common: &ARCH_COMMON_DEFS[240],
  },
  InstructionDef {
    instruction: Instruction::VSwmmacF32N16x16x32Fp8Fp8,
    common: &ARCH_COMMON_DEFS[241],
  },
  InstructionDef {
    instruction: Instruction::VSwmmacI32N16x16x32Iu4,
    common: &ARCH_COMMON_DEFS[242],
  },
  InstructionDef {
    instruction: Instruction::VSwmmacI32N16x16x32Iu8,
    common: &ARCH_COMMON_DEFS[243],
  },
  InstructionDef {
    instruction: Instruction::VSwmmacI32N16x16x64Iu4,
    common: &ARCH_COMMON_DEFS[244],
  },
  InstructionDef {
    instruction: Instruction::VTruncF16,
    common: &base::INSTRUCTION_COMMON_DEFS[809],
  },
  InstructionDef {
    instruction: Instruction::VTruncF32,
    common: &base::INSTRUCTION_COMMON_DEFS[810],
  },
  InstructionDef {
    instruction: Instruction::VWmmaBf16N16x16x16Bf16,
    common: &base::INSTRUCTION_COMMON_DEFS[811],
  },
  InstructionDef {
    instruction: Instruction::VWmmaF16N16x16x16F16,
    common: &base::INSTRUCTION_COMMON_DEFS[812],
  },
  InstructionDef {
    instruction: Instruction::VWmmaF32N16x16x16Bf16,
    common: &base::INSTRUCTION_COMMON_DEFS[813],
  },
  InstructionDef {
    instruction: Instruction::VWmmaF32N16x16x16Bf8Bf8,
    common: &ARCH_COMMON_DEFS[245],
  },
  InstructionDef {
    instruction: Instruction::VWmmaF32N16x16x16Bf8Fp8,
    common: &ARCH_COMMON_DEFS[246],
  },
  InstructionDef {
    instruction: Instruction::VWmmaF32N16x16x16F16,
    common: &base::INSTRUCTION_COMMON_DEFS[814],
  },
  InstructionDef {
    instruction: Instruction::VWmmaF32N16x16x16Fp8Bf8,
    common: &ARCH_COMMON_DEFS[247],
  },
  InstructionDef {
    instruction: Instruction::VWmmaF32N16x16x16Fp8Fp8,
    common: &ARCH_COMMON_DEFS[248],
  },
  InstructionDef {
    instruction: Instruction::VWmmaI32N16x16x16Iu4,
    common: &base::INSTRUCTION_COMMON_DEFS[815],
  },
  InstructionDef {
    instruction: Instruction::VWmmaI32N16x16x16Iu8,
    common: &base::INSTRUCTION_COMMON_DEFS[816],
  },
  InstructionDef {
    instruction: Instruction::VWmmaI32N16x16x32Iu4,
    common: &ARCH_COMMON_DEFS[249],
  },
  InstructionDef {
    instruction: Instruction::VWritelaneB32,
    common: &base::INSTRUCTION_COMMON_DEFS[817],
  },
  InstructionDef {
    instruction: Instruction::VXadU32,
    common: &base::INSTRUCTION_COMMON_DEFS[818],
  },
  InstructionDef {
    instruction: Instruction::VXnorB32,
    common: &base::INSTRUCTION_COMMON_DEFS[819],
  },
  InstructionDef {
    instruction: Instruction::VXor3B32,
    common: &base::INSTRUCTION_COMMON_DEFS[820],
  },
  InstructionDef {
    instruction: Instruction::VXorB16,
    common: &base::INSTRUCTION_COMMON_DEFS[821],
  },
  InstructionDef {
    instruction: Instruction::VXorB32,
    common: &base::INSTRUCTION_COMMON_DEFS[822],
  },
];

pub static INSTRUCTION_BY_NAME: &[(&str, Instruction)] = &[
  ("buffer_atomic_add_f32", Instruction::BufferAtomicAddF32),
  ("buffer_atomic_add_u32", Instruction::BufferAtomicAddU32),
  ("buffer_atomic_add_u64", Instruction::BufferAtomicAddU64),
  ("buffer_atomic_and_b32", Instruction::BufferAtomicAndB32),
  ("buffer_atomic_and_b64", Instruction::BufferAtomicAndB64),
  ("buffer_atomic_cmpswap_b32", Instruction::BufferAtomicCmpswapB32),
  ("buffer_atomic_cmpswap_b64", Instruction::BufferAtomicCmpswapB64),
  ("buffer_atomic_cond_sub_u32", Instruction::BufferAtomicCondSubU32),
  ("buffer_atomic_dec_u32", Instruction::BufferAtomicDecU32),
  ("buffer_atomic_dec_u64", Instruction::BufferAtomicDecU64),
  ("buffer_atomic_inc_u32", Instruction::BufferAtomicIncU32),
  ("buffer_atomic_inc_u64", Instruction::BufferAtomicIncU64),
  ("buffer_atomic_max_i32", Instruction::BufferAtomicMaxI32),
  ("buffer_atomic_max_i64", Instruction::BufferAtomicMaxI64),
  ("buffer_atomic_max_num_f32", Instruction::BufferAtomicMaxNumF32),
  ("buffer_atomic_max_u32", Instruction::BufferAtomicMaxU32),
  ("buffer_atomic_max_u64", Instruction::BufferAtomicMaxU64),
  ("buffer_atomic_min_i32", Instruction::BufferAtomicMinI32),
  ("buffer_atomic_min_i64", Instruction::BufferAtomicMinI64),
  ("buffer_atomic_min_num_f32", Instruction::BufferAtomicMinNumF32),
  ("buffer_atomic_min_u32", Instruction::BufferAtomicMinU32),
  ("buffer_atomic_min_u64", Instruction::BufferAtomicMinU64),
  ("buffer_atomic_or_b32", Instruction::BufferAtomicOrB32),
  ("buffer_atomic_or_b64", Instruction::BufferAtomicOrB64),
  ("buffer_atomic_pk_add_bf16", Instruction::BufferAtomicPkAddBf16),
  ("buffer_atomic_pk_add_f16", Instruction::BufferAtomicPkAddF16),
  ("buffer_atomic_sub_clamp_u32", Instruction::BufferAtomicSubClampU32),
  ("buffer_atomic_sub_u32", Instruction::BufferAtomicSubU32),
  ("buffer_atomic_sub_u64", Instruction::BufferAtomicSubU64),
  ("buffer_atomic_swap_b32", Instruction::BufferAtomicSwapB32),
  ("buffer_atomic_swap_b64", Instruction::BufferAtomicSwapB64),
  ("buffer_atomic_xor_b32", Instruction::BufferAtomicXorB32),
  ("buffer_atomic_xor_b64", Instruction::BufferAtomicXorB64),
  ("buffer_load_b128", Instruction::BufferLoadB128),
  ("buffer_load_b32", Instruction::BufferLoadB32),
  ("buffer_load_b64", Instruction::BufferLoadB64),
  ("buffer_load_b96", Instruction::BufferLoadB96),
  ("buffer_load_d16_b16", Instruction::BufferLoadD16B16),
  ("buffer_load_d16_format_x", Instruction::BufferLoadD16FormatX),
  ("buffer_load_d16_format_xy", Instruction::BufferLoadD16FormatXy),
  ("buffer_load_d16_format_xyz", Instruction::BufferLoadD16FormatXyz),
  ("buffer_load_d16_format_xyzw", Instruction::BufferLoadD16FormatXyzw),
  ("buffer_load_d16_hi_b16", Instruction::BufferLoadD16HiB16),
  ("buffer_load_d16_hi_format_x", Instruction::BufferLoadD16HiFormatX),
  ("buffer_load_d16_hi_i8", Instruction::BufferLoadD16HiI8),
  ("buffer_load_d16_hi_u8", Instruction::BufferLoadD16HiU8),
  ("buffer_load_d16_i8", Instruction::BufferLoadD16I8),
  ("buffer_load_d16_u8", Instruction::BufferLoadD16U8),
  ("buffer_load_format_x", Instruction::BufferLoadFormatX),
  ("buffer_load_format_xy", Instruction::BufferLoadFormatXy),
  ("buffer_load_format_xyz", Instruction::BufferLoadFormatXyz),
  ("buffer_load_format_xyzw", Instruction::BufferLoadFormatXyzw),
  ("buffer_load_i16", Instruction::BufferLoadI16),
  ("buffer_load_i8", Instruction::BufferLoadI8),
  ("buffer_load_u16", Instruction::BufferLoadU16),
  ("buffer_load_u8", Instruction::BufferLoadU8),
  ("buffer_store_b128", Instruction::BufferStoreB128),
  ("buffer_store_b16", Instruction::BufferStoreB16),
  ("buffer_store_b32", Instruction::BufferStoreB32),
  ("buffer_store_b64", Instruction::BufferStoreB64),
  ("buffer_store_b8", Instruction::BufferStoreB8),
  ("buffer_store_b96", Instruction::BufferStoreB96),
  ("buffer_store_d16_format_x", Instruction::BufferStoreD16FormatX),
  ("buffer_store_d16_format_xy", Instruction::BufferStoreD16FormatXy),
  ("buffer_store_d16_format_xyz", Instruction::BufferStoreD16FormatXyz),
  ("buffer_store_d16_format_xyzw", Instruction::BufferStoreD16FormatXyzw),
  ("buffer_store_d16_hi_b16", Instruction::BufferStoreD16HiB16),
  ("buffer_store_d16_hi_b8", Instruction::BufferStoreD16HiB8),
  ("buffer_store_d16_hi_format_x", Instruction::BufferStoreD16HiFormatX),
  ("buffer_store_format_x", Instruction::BufferStoreFormatX),
  ("buffer_store_format_xy", Instruction::BufferStoreFormatXy),
  ("buffer_store_format_xyz", Instruction::BufferStoreFormatXyz),
  ("buffer_store_format_xyzw", Instruction::BufferStoreFormatXyzw),
  ("ds_add_f32", Instruction::DsAddF32),
  ("ds_add_rtn_f32", Instruction::DsAddRtnF32),
  ("ds_add_rtn_u32", Instruction::DsAddRtnU32),
  ("ds_add_rtn_u64", Instruction::DsAddRtnU64),
  ("ds_add_u32", Instruction::DsAddU32),
  ("ds_add_u64", Instruction::DsAddU64),
  ("ds_and_b32", Instruction::DsAndB32),
  ("ds_and_b64", Instruction::DsAndB64),
  ("ds_and_rtn_b32", Instruction::DsAndRtnB32),
  ("ds_and_rtn_b64", Instruction::DsAndRtnB64),
  ("ds_append", Instruction::DsAppend),
  ("ds_bpermute_b32", Instruction::DsBpermuteB32),
  ("ds_bpermute_fi_b32", Instruction::DsBpermuteFiB32),
  ("ds_bvh_stack_push4_pop1_rtn_b32", Instruction::DsBvhStackPush4Pop1RtnB32),
  ("ds_bvh_stack_push8_pop1_rtn_b32", Instruction::DsBvhStackPush8Pop1RtnB32),
  ("ds_bvh_stack_push8_pop2_rtn_b64", Instruction::DsBvhStackPush8Pop2RtnB64),
  ("ds_cmpstore_b32", Instruction::DsCmpstoreB32),
  ("ds_cmpstore_b64", Instruction::DsCmpstoreB64),
  ("ds_cmpstore_rtn_b32", Instruction::DsCmpstoreRtnB32),
  ("ds_cmpstore_rtn_b64", Instruction::DsCmpstoreRtnB64),
  ("ds_cond_sub_rtn_u32", Instruction::DsCondSubRtnU32),
  ("ds_cond_sub_u32", Instruction::DsCondSubU32),
  ("ds_condxchg32_rtn_b64", Instruction::DsCondxchg32RtnB64),
  ("ds_consume", Instruction::DsConsume),
  ("ds_dec_rtn_u32", Instruction::DsDecRtnU32),
  ("ds_dec_rtn_u64", Instruction::DsDecRtnU64),
  ("ds_dec_u32", Instruction::DsDecU32),
  ("ds_dec_u64", Instruction::DsDecU64),
  ("ds_direct_load", Instruction::DsDirectLoad),
  ("ds_inc_rtn_u32", Instruction::DsIncRtnU32),
  ("ds_inc_rtn_u64", Instruction::DsIncRtnU64),
  ("ds_inc_u32", Instruction::DsIncU32),
  ("ds_inc_u64", Instruction::DsIncU64),
  ("ds_load_2addr_b32", Instruction::DsLoadN2addrB32),
  ("ds_load_2addr_b64", Instruction::DsLoadN2addrB64),
  ("ds_load_2addr_stride64_b32", Instruction::DsLoadN2addrStride64B32),
  ("ds_load_2addr_stride64_b64", Instruction::DsLoadN2addrStride64B64),
  ("ds_load_addtid_b32", Instruction::DsLoadAddtidB32),
  ("ds_load_b128", Instruction::DsLoadB128),
  ("ds_load_b32", Instruction::DsLoadB32),
  ("ds_load_b64", Instruction::DsLoadB64),
  ("ds_load_b96", Instruction::DsLoadB96),
  ("ds_load_i16", Instruction::DsLoadI16),
  ("ds_load_i8", Instruction::DsLoadI8),
  ("ds_load_i8_d16", Instruction::DsLoadI8D16),
  ("ds_load_i8_d16_hi", Instruction::DsLoadI8D16Hi),
  ("ds_load_u16", Instruction::DsLoadU16),
  ("ds_load_u16_d16", Instruction::DsLoadU16D16),
  ("ds_load_u16_d16_hi", Instruction::DsLoadU16D16Hi),
  ("ds_load_u8", Instruction::DsLoadU8),
  ("ds_load_u8_d16", Instruction::DsLoadU8D16),
  ("ds_load_u8_d16_hi", Instruction::DsLoadU8D16Hi),
  ("ds_max_i32", Instruction::DsMaxI32),
  ("ds_max_i64", Instruction::DsMaxI64),
  ("ds_max_num_f32", Instruction::DsMaxNumF32),
  ("ds_max_num_rtn_f32", Instruction::DsMaxNumRtnF32),
  ("ds_max_rtn_i32", Instruction::DsMaxRtnI32),
  ("ds_max_rtn_i64", Instruction::DsMaxRtnI64),
  ("ds_max_rtn_u32", Instruction::DsMaxRtnU32),
  ("ds_max_rtn_u64", Instruction::DsMaxRtnU64),
  ("ds_max_u32", Instruction::DsMaxU32),
  ("ds_max_u64", Instruction::DsMaxU64),
  ("ds_min_i32", Instruction::DsMinI32),
  ("ds_min_i64", Instruction::DsMinI64),
  ("ds_min_num_f32", Instruction::DsMinNumF32),
  ("ds_min_num_rtn_f32", Instruction::DsMinNumRtnF32),
  ("ds_min_rtn_i32", Instruction::DsMinRtnI32),
  ("ds_min_rtn_i64", Instruction::DsMinRtnI64),
  ("ds_min_rtn_u32", Instruction::DsMinRtnU32),
  ("ds_min_rtn_u64", Instruction::DsMinRtnU64),
  ("ds_min_u32", Instruction::DsMinU32),
  ("ds_min_u64", Instruction::DsMinU64),
  ("ds_mskor_b32", Instruction::DsMskorB32),
  ("ds_mskor_b64", Instruction::DsMskorB64),
  ("ds_mskor_rtn_b32", Instruction::DsMskorRtnB32),
  ("ds_mskor_rtn_b64", Instruction::DsMskorRtnB64),
  ("ds_nop", Instruction::DsNop),
  ("ds_or_b32", Instruction::DsOrB32),
  ("ds_or_b64", Instruction::DsOrB64),
  ("ds_or_rtn_b32", Instruction::DsOrRtnB32),
  ("ds_or_rtn_b64", Instruction::DsOrRtnB64),
  ("ds_param_load", Instruction::DsParamLoad),
  ("ds_permute_b32", Instruction::DsPermuteB32),
  ("ds_pk_add_bf16", Instruction::DsPkAddBf16),
  ("ds_pk_add_f16", Instruction::DsPkAddF16),
  ("ds_pk_add_rtn_bf16", Instruction::DsPkAddRtnBf16),
  ("ds_pk_add_rtn_f16", Instruction::DsPkAddRtnF16),
  ("ds_rsub_rtn_u32", Instruction::DsRsubRtnU32),
  ("ds_rsub_rtn_u64", Instruction::DsRsubRtnU64),
  ("ds_rsub_u32", Instruction::DsRsubU32),
  ("ds_rsub_u64", Instruction::DsRsubU64),
  ("ds_store_2addr_b32", Instruction::DsStoreN2addrB32),
  ("ds_store_2addr_b64", Instruction::DsStoreN2addrB64),
  ("ds_store_2addr_stride64_b32", Instruction::DsStoreN2addrStride64B32),
  ("ds_store_2addr_stride64_b64", Instruction::DsStoreN2addrStride64B64),
  ("ds_store_addtid_b32", Instruction::DsStoreAddtidB32),
  ("ds_store_b128", Instruction::DsStoreB128),
  ("ds_store_b16", Instruction::DsStoreB16),
  ("ds_store_b16_d16_hi", Instruction::DsStoreB16D16Hi),
  ("ds_store_b32", Instruction::DsStoreB32),
  ("ds_store_b64", Instruction::DsStoreB64),
  ("ds_store_b8", Instruction::DsStoreB8),
  ("ds_store_b8_d16_hi", Instruction::DsStoreB8D16Hi),
  ("ds_store_b96", Instruction::DsStoreB96),
  ("ds_storexchg_2addr_rtn_b32", Instruction::DsStorexchgN2addrRtnB32),
  ("ds_storexchg_2addr_rtn_b64", Instruction::DsStorexchgN2addrRtnB64),
  ("ds_storexchg_2addr_stride64_rtn_b32", Instruction::DsStorexchgN2addrStride64RtnB32),
  ("ds_storexchg_2addr_stride64_rtn_b64", Instruction::DsStorexchgN2addrStride64RtnB64),
  ("ds_storexchg_rtn_b32", Instruction::DsStorexchgRtnB32),
  ("ds_storexchg_rtn_b64", Instruction::DsStorexchgRtnB64),
  ("ds_sub_clamp_rtn_u32", Instruction::DsSubClampRtnU32),
  ("ds_sub_clamp_u32", Instruction::DsSubClampU32),
  ("ds_sub_rtn_u32", Instruction::DsSubRtnU32),
  ("ds_sub_rtn_u64", Instruction::DsSubRtnU64),
  ("ds_sub_u32", Instruction::DsSubU32),
  ("ds_sub_u64", Instruction::DsSubU64),
  ("ds_swizzle_b32", Instruction::DsSwizzleB32),
  ("ds_xor_b32", Instruction::DsXorB32),
  ("ds_xor_b64", Instruction::DsXorB64),
  ("ds_xor_rtn_b32", Instruction::DsXorRtnB32),
  ("ds_xor_rtn_b64", Instruction::DsXorRtnB64),
  ("flat_atomic_add_f32", Instruction::FlatAtomicAddF32),
  ("flat_atomic_add_u32", Instruction::FlatAtomicAddU32),
  ("flat_atomic_add_u64", Instruction::FlatAtomicAddU64),
  ("flat_atomic_and_b32", Instruction::FlatAtomicAndB32),
  ("flat_atomic_and_b64", Instruction::FlatAtomicAndB64),
  ("flat_atomic_cmpswap_b32", Instruction::FlatAtomicCmpswapB32),
  ("flat_atomic_cmpswap_b64", Instruction::FlatAtomicCmpswapB64),
  ("flat_atomic_cond_sub_u32", Instruction::FlatAtomicCondSubU32),
  ("flat_atomic_dec_u32", Instruction::FlatAtomicDecU32),
  ("flat_atomic_dec_u64", Instruction::FlatAtomicDecU64),
  ("flat_atomic_inc_u32", Instruction::FlatAtomicIncU32),
  ("flat_atomic_inc_u64", Instruction::FlatAtomicIncU64),
  ("flat_atomic_max_i32", Instruction::FlatAtomicMaxI32),
  ("flat_atomic_max_i64", Instruction::FlatAtomicMaxI64),
  ("flat_atomic_max_num_f32", Instruction::FlatAtomicMaxNumF32),
  ("flat_atomic_max_u32", Instruction::FlatAtomicMaxU32),
  ("flat_atomic_max_u64", Instruction::FlatAtomicMaxU64),
  ("flat_atomic_min_i32", Instruction::FlatAtomicMinI32),
  ("flat_atomic_min_i64", Instruction::FlatAtomicMinI64),
  ("flat_atomic_min_num_f32", Instruction::FlatAtomicMinNumF32),
  ("flat_atomic_min_u32", Instruction::FlatAtomicMinU32),
  ("flat_atomic_min_u64", Instruction::FlatAtomicMinU64),
  ("flat_atomic_or_b32", Instruction::FlatAtomicOrB32),
  ("flat_atomic_or_b64", Instruction::FlatAtomicOrB64),
  ("flat_atomic_pk_add_bf16", Instruction::FlatAtomicPkAddBf16),
  ("flat_atomic_pk_add_f16", Instruction::FlatAtomicPkAddF16),
  ("flat_atomic_sub_clamp_u32", Instruction::FlatAtomicSubClampU32),
  ("flat_atomic_sub_u32", Instruction::FlatAtomicSubU32),
  ("flat_atomic_sub_u64", Instruction::FlatAtomicSubU64),
  ("flat_atomic_swap_b32", Instruction::FlatAtomicSwapB32),
  ("flat_atomic_swap_b64", Instruction::FlatAtomicSwapB64),
  ("flat_atomic_xor_b32", Instruction::FlatAtomicXorB32),
  ("flat_atomic_xor_b64", Instruction::FlatAtomicXorB64),
  ("flat_load_b128", Instruction::FlatLoadB128),
  ("flat_load_b32", Instruction::FlatLoadB32),
  ("flat_load_b64", Instruction::FlatLoadB64),
  ("flat_load_b96", Instruction::FlatLoadB96),
  ("flat_load_d16_b16", Instruction::FlatLoadD16B16),
  ("flat_load_d16_hi_b16", Instruction::FlatLoadD16HiB16),
  ("flat_load_d16_hi_i8", Instruction::FlatLoadD16HiI8),
  ("flat_load_d16_hi_u8", Instruction::FlatLoadD16HiU8),
  ("flat_load_d16_i8", Instruction::FlatLoadD16I8),
  ("flat_load_d16_u8", Instruction::FlatLoadD16U8),
  ("flat_load_i16", Instruction::FlatLoadI16),
  ("flat_load_i8", Instruction::FlatLoadI8),
  ("flat_load_u16", Instruction::FlatLoadU16),
  ("flat_load_u8", Instruction::FlatLoadU8),
  ("flat_store_b128", Instruction::FlatStoreB128),
  ("flat_store_b16", Instruction::FlatStoreB16),
  ("flat_store_b32", Instruction::FlatStoreB32),
  ("flat_store_b64", Instruction::FlatStoreB64),
  ("flat_store_b8", Instruction::FlatStoreB8),
  ("flat_store_b96", Instruction::FlatStoreB96),
  ("flat_store_d16_hi_b16", Instruction::FlatStoreD16HiB16),
  ("flat_store_d16_hi_b8", Instruction::FlatStoreD16HiB8),
  ("global_atomic_add_f32", Instruction::GlobalAtomicAddF32),
  ("global_atomic_add_u32", Instruction::GlobalAtomicAddU32),
  ("global_atomic_add_u64", Instruction::GlobalAtomicAddU64),
  ("global_atomic_and_b32", Instruction::GlobalAtomicAndB32),
  ("global_atomic_and_b64", Instruction::GlobalAtomicAndB64),
  ("global_atomic_cmpswap_b32", Instruction::GlobalAtomicCmpswapB32),
  ("global_atomic_cmpswap_b64", Instruction::GlobalAtomicCmpswapB64),
  ("global_atomic_cond_sub_u32", Instruction::GlobalAtomicCondSubU32),
  ("global_atomic_dec_u32", Instruction::GlobalAtomicDecU32),
  ("global_atomic_dec_u64", Instruction::GlobalAtomicDecU64),
  ("global_atomic_inc_u32", Instruction::GlobalAtomicIncU32),
  ("global_atomic_inc_u64", Instruction::GlobalAtomicIncU64),
  ("global_atomic_max_i32", Instruction::GlobalAtomicMaxI32),
  ("global_atomic_max_i64", Instruction::GlobalAtomicMaxI64),
  ("global_atomic_max_num_f32", Instruction::GlobalAtomicMaxNumF32),
  ("global_atomic_max_u32", Instruction::GlobalAtomicMaxU32),
  ("global_atomic_max_u64", Instruction::GlobalAtomicMaxU64),
  ("global_atomic_min_i32", Instruction::GlobalAtomicMinI32),
  ("global_atomic_min_i64", Instruction::GlobalAtomicMinI64),
  ("global_atomic_min_num_f32", Instruction::GlobalAtomicMinNumF32),
  ("global_atomic_min_u32", Instruction::GlobalAtomicMinU32),
  ("global_atomic_min_u64", Instruction::GlobalAtomicMinU64),
  ("global_atomic_or_b32", Instruction::GlobalAtomicOrB32),
  ("global_atomic_or_b64", Instruction::GlobalAtomicOrB64),
  ("global_atomic_ordered_add_b64", Instruction::GlobalAtomicOrderedAddB64),
  ("global_atomic_pk_add_bf16", Instruction::GlobalAtomicPkAddBf16),
  ("global_atomic_pk_add_f16", Instruction::GlobalAtomicPkAddF16),
  ("global_atomic_sub_clamp_u32", Instruction::GlobalAtomicSubClampU32),
  ("global_atomic_sub_u32", Instruction::GlobalAtomicSubU32),
  ("global_atomic_sub_u64", Instruction::GlobalAtomicSubU64),
  ("global_atomic_swap_b32", Instruction::GlobalAtomicSwapB32),
  ("global_atomic_swap_b64", Instruction::GlobalAtomicSwapB64),
  ("global_atomic_xor_b32", Instruction::GlobalAtomicXorB32),
  ("global_atomic_xor_b64", Instruction::GlobalAtomicXorB64),
  ("image_atomic_add_flt", Instruction::ImageAtomicAddFlt),
  ("image_atomic_add_uint", Instruction::ImageAtomicAddUint),
  ("image_atomic_and", Instruction::ImageAtomicAnd),
  ("image_atomic_cmpswap", Instruction::ImageAtomicCmpswap),
  ("image_atomic_dec_uint", Instruction::ImageAtomicDecUint),
  ("image_atomic_inc_uint", Instruction::ImageAtomicIncUint),
  ("image_atomic_max_flt", Instruction::ImageAtomicMaxFlt),
  ("image_atomic_max_int", Instruction::ImageAtomicMaxInt),
  ("image_atomic_max_uint", Instruction::ImageAtomicMaxUint),
  ("image_atomic_min_flt", Instruction::ImageAtomicMinFlt),
  ("image_atomic_min_int", Instruction::ImageAtomicMinInt),
  ("image_atomic_min_uint", Instruction::ImageAtomicMinUint),
  ("image_atomic_or", Instruction::ImageAtomicOr),
  ("image_atomic_pk_add_bf16", Instruction::ImageAtomicPkAddBf16),
  ("image_atomic_pk_add_f16", Instruction::ImageAtomicPkAddF16),
  ("image_atomic_sub_uint", Instruction::ImageAtomicSubUint),
  ("image_atomic_swap", Instruction::ImageAtomicSwap),
  ("image_atomic_xor", Instruction::ImageAtomicXor),
  ("s_abs_i32", Instruction::SAbsI32),
  ("s_absdiff_i32", Instruction::SAbsdiffI32),
  ("s_add_co_ci_u32", Instruction::SAddCoCiU32),
  ("s_add_co_i32", Instruction::SAddCoI32),
  ("s_add_co_u32", Instruction::SAddCoU32),
  ("s_add_f16", Instruction::SAddF16),
  ("s_add_f32", Instruction::SAddF32),
  ("s_add_nc_u64", Instruction::SAddNcU64),
  ("s_addk_co_i32", Instruction::SAddkCoI32),
  ("s_alloc_vgpr", Instruction::SAllocVgpr),
  ("s_and_b32", Instruction::SAndB32),
  ("s_and_b64", Instruction::SAndB64),
  ("s_and_not0_saveexec_b32", Instruction::SAndNot0SaveexecB32),
  ("s_and_not0_saveexec_b64", Instruction::SAndNot0SaveexecB64),
  ("s_and_not0_wrexec_b32", Instruction::SAndNot0WrexecB32),
  ("s_and_not0_wrexec_b64", Instruction::SAndNot0WrexecB64),
  ("s_and_not1_b32", Instruction::SAndNot1B32),
  ("s_and_not1_b64", Instruction::SAndNot1B64),
  ("s_and_not1_saveexec_b32", Instruction::SAndNot1SaveexecB32),
  ("s_and_not1_saveexec_b64", Instruction::SAndNot1SaveexecB64),
  ("s_and_not1_wrexec_b32", Instruction::SAndNot1WrexecB32),
  ("s_and_not1_wrexec_b64", Instruction::SAndNot1WrexecB64),
  ("s_and_saveexec_b32", Instruction::SAndSaveexecB32),
  ("s_and_saveexec_b64", Instruction::SAndSaveexecB64),
  ("s_ashr_i32", Instruction::SAshrI32),
  ("s_ashr_i64", Instruction::SAshrI64),
  ("s_atc_probe", Instruction::SAtcProbe),
  ("s_atc_probe_buffer", Instruction::SAtcProbeBuffer),
  ("s_barrier_signal", Instruction::SBarrierSignal),
  ("s_barrier_signal_isfirst", Instruction::SBarrierSignalIsfirst),
  ("s_barrier_wait", Instruction::SBarrierWait),
  ("s_bcnt0_i32_b32", Instruction::SBcnt0I32B32),
  ("s_bcnt0_i32_b64", Instruction::SBcnt0I32B64),
  ("s_bcnt1_i32_b32", Instruction::SBcnt1I32B32),
  ("s_bcnt1_i32_b64", Instruction::SBcnt1I32B64),
  ("s_bfe_i32", Instruction::SBfeI32),
  ("s_bfe_i64", Instruction::SBfeI64),
  ("s_bfe_u32", Instruction::SBfeU32),
  ("s_bfe_u64", Instruction::SBfeU64),
  ("s_bfm_b32", Instruction::SBfmB32),
  ("s_bfm_b64", Instruction::SBfmB64),
  ("s_bitcmp0_b32", Instruction::SBitcmp0B32),
  ("s_bitcmp0_b64", Instruction::SBitcmp0B64),
  ("s_bitcmp1_b32", Instruction::SBitcmp1B32),
  ("s_bitcmp1_b64", Instruction::SBitcmp1B64),
  ("s_bitreplicate_b64_b32", Instruction::SBitreplicateB64B32),
  ("s_bitset0_b32", Instruction::SBitset0B32),
  ("s_bitset0_b64", Instruction::SBitset0B64),
  ("s_bitset1_b32", Instruction::SBitset1B32),
  ("s_bitset1_b64", Instruction::SBitset1B64),
  ("s_branch", Instruction::SBranch),
  ("s_brev_b32", Instruction::SBrevB32),
  ("s_brev_b64", Instruction::SBrevB64),
  ("s_buffer_load_b128", Instruction::SBufferLoadB128),
  ("s_buffer_load_b256", Instruction::SBufferLoadB256),
  ("s_buffer_load_b32", Instruction::SBufferLoadB32),
  ("s_buffer_load_b512", Instruction::SBufferLoadB512),
  ("s_buffer_load_b64", Instruction::SBufferLoadB64),
  ("s_buffer_load_b96", Instruction::SBufferLoadB96),
  ("s_buffer_load_i16", Instruction::SBufferLoadI16),
  ("s_buffer_load_i8", Instruction::SBufferLoadI8),
  ("s_buffer_load_u16", Instruction::SBufferLoadU16),
  ("s_buffer_load_u8", Instruction::SBufferLoadU8),
  ("s_buffer_prefetch_data", Instruction::SBufferPrefetchData),
  ("s_call_b64", Instruction::SCallB64),
  ("s_cbranch_execnz", Instruction::SCbranchExecnz),
  ("s_cbranch_execz", Instruction::SCbranchExecz),
  ("s_cbranch_scc0", Instruction::SCbranchScc0),
  ("s_cbranch_scc1", Instruction::SCbranchScc1),
  ("s_cbranch_vccnz", Instruction::SCbranchVccnz),
  ("s_cbranch_vccz", Instruction::SCbranchVccz),
  ("s_ceil_f16", Instruction::SCeilF16),
  ("s_ceil_f32", Instruction::SCeilF32),
  ("s_clause", Instruction::SClause),
  ("s_cls_i32", Instruction::SClsI32),
  ("s_cls_i32_i64", Instruction::SClsI32I64),
  ("s_clz_i32_u32", Instruction::SClzI32U32),
  ("s_clz_i32_u64", Instruction::SClzI32U64),
  ("s_cmov_b32", Instruction::SCmovB32),
  ("s_cmov_b64", Instruction::SCmovB64),
  ("s_cmovk_i32", Instruction::SCmovkI32),
  ("s_cmp_eq_f16", Instruction::SCmpEqF16),
  ("s_cmp_eq_f32", Instruction::SCmpEqF32),
  ("s_cmp_eq_i32", Instruction::SCmpEqI32),
  ("s_cmp_eq_u32", Instruction::SCmpEqU32),
  ("s_cmp_eq_u64", Instruction::SCmpEqU64),
  ("s_cmp_ge_f16", Instruction::SCmpGeF16),
  ("s_cmp_ge_f32", Instruction::SCmpGeF32),
  ("s_cmp_ge_i32", Instruction::SCmpGeI32),
  ("s_cmp_ge_u32", Instruction::SCmpGeU32),
  ("s_cmp_gt_f16", Instruction::SCmpGtF16),
  ("s_cmp_gt_f32", Instruction::SCmpGtF32),
  ("s_cmp_gt_i32", Instruction::SCmpGtI32),
  ("s_cmp_gt_u32", Instruction::SCmpGtU32),
  ("s_cmp_le_f16", Instruction::SCmpLeF16),
  ("s_cmp_le_f32", Instruction::SCmpLeF32),
  ("s_cmp_le_i32", Instruction::SCmpLeI32),
  ("s_cmp_le_u32", Instruction::SCmpLeU32),
  ("s_cmp_lg_f16", Instruction::SCmpLgF16),
  ("s_cmp_lg_f32", Instruction::SCmpLgF32),
  ("s_cmp_lg_i32", Instruction::SCmpLgI32),
  ("s_cmp_lg_u32", Instruction::SCmpLgU32),
  ("s_cmp_lg_u64", Instruction::SCmpLgU64),
  ("s_cmp_lt_f16", Instruction::SCmpLtF16),
  ("s_cmp_lt_f32", Instruction::SCmpLtF32),
  ("s_cmp_lt_i32", Instruction::SCmpLtI32),
  ("s_cmp_lt_u32", Instruction::SCmpLtU32),
  ("s_cmp_neq_f16", Instruction::SCmpNeqF16),
  ("s_cmp_neq_f32", Instruction::SCmpNeqF32),
  ("s_cmp_nge_f16", Instruction::SCmpNgeF16),
  ("s_cmp_nge_f32", Instruction::SCmpNgeF32),
  ("s_cmp_ngt_f16", Instruction::SCmpNgtF16),
  ("s_cmp_ngt_f32", Instruction::SCmpNgtF32),
  ("s_cmp_nle_f16", Instruction::SCmpNleF16),
  ("s_cmp_nle_f32", Instruction::SCmpNleF32),
  ("s_cmp_nlg_f16", Instruction::SCmpNlgF16),
  ("s_cmp_nlg_f32", Instruction::SCmpNlgF32),
  ("s_cmp_nlt_f16", Instruction::SCmpNltF16),
  ("s_cmp_nlt_f32", Instruction::SCmpNltF32),
  ("s_cmp_o_f16", Instruction::SCmpOF16),
  ("s_cmp_o_f32", Instruction::SCmpOF32),
  ("s_cmp_u_f16", Instruction::SCmpUF16),
  ("s_cmp_u_f32", Instruction::SCmpUF32),
  ("s_code_end", Instruction::SCodeEnd),
  ("s_cselect_b32", Instruction::SCselectB32),
  ("s_cselect_b64", Instruction::SCselectB64),
  ("s_ctz_i32_b32", Instruction::SCtzI32B32),
  ("s_ctz_i32_b64", Instruction::SCtzI32B64),
  ("s_cvt_f16_f32", Instruction::SCvtF16F32),
  ("s_cvt_f32_f16", Instruction::SCvtF32F16),
  ("s_cvt_f32_i32", Instruction::SCvtF32I32),
  ("s_cvt_f32_u32", Instruction::SCvtF32U32),
  ("s_cvt_hi_f32_f16", Instruction::SCvtHiF32F16),
  ("s_cvt_i32_f32", Instruction::SCvtI32F32),
  ("s_cvt_pk_rtz_f16_f32", Instruction::SCvtPkRtzF16F32),
  ("s_cvt_u32_f32", Instruction::SCvtU32F32),
  ("s_dcache_inv", Instruction::SDcacheInv),
  ("s_decperflevel", Instruction::SDecperflevel),
  ("s_delay_alu", Instruction::SDelayAlu),
  ("s_denorm_mode", Instruction::SDenormMode),
  ("s_endpgm", Instruction::SEndpgm),
  ("s_endpgm_saved", Instruction::SEndpgmSaved),
  ("s_floor_f16", Instruction::SFloorF16),
  ("s_floor_f32", Instruction::SFloorF32),
  ("s_fmaak_f32", Instruction::SFmaakF32),
  ("s_fmac_f16", Instruction::SFmacF16),
  ("s_fmac_f32", Instruction::SFmacF32),
  ("s_fmamk_f32", Instruction::SFmamkF32),
  ("s_getpc_b64", Instruction::SGetpcB64),
  ("s_getreg_b32", Instruction::SGetregB32),
  ("s_icache_inv", Instruction::SIcacheInv),
  ("s_incperflevel", Instruction::SIncperflevel),
  ("s_load_b128", Instruction::SLoadB128),
  ("s_load_b256", Instruction::SLoadB256),
  ("s_load_b32", Instruction::SLoadB32),
  ("s_load_b512", Instruction::SLoadB512),
  ("s_load_b64", Instruction::SLoadB64),
  ("s_load_b96", Instruction::SLoadB96),
  ("s_load_i16", Instruction::SLoadI16),
  ("s_load_i8", Instruction::SLoadI8),
  ("s_load_u16", Instruction::SLoadU16),
  ("s_load_u8", Instruction::SLoadU8),
  ("s_lshl1_add_u32", Instruction::SLshl1AddU32),
  ("s_lshl2_add_u32", Instruction::SLshl2AddU32),
  ("s_lshl3_add_u32", Instruction::SLshl3AddU32),
  ("s_lshl4_add_u32", Instruction::SLshl4AddU32),
  ("s_lshl_b32", Instruction::SLshlB32),
  ("s_lshl_b64", Instruction::SLshlB64),
  ("s_lshr_b32", Instruction::SLshrB32),
  ("s_lshr_b64", Instruction::SLshrB64),
  ("s_max_i32", Instruction::SMaxI32),
  ("s_max_num_f16", Instruction::SMaxNumF16),
  ("s_max_num_f32", Instruction::SMaxNumF32),
  ("s_max_u32", Instruction::SMaxU32),
  ("s_maximum_f16", Instruction::SMaximumF16),
  ("s_maximum_f32", Instruction::SMaximumF32),
  ("s_min_i32", Instruction::SMinI32),
  ("s_min_num_f16", Instruction::SMinNumF16),
  ("s_min_num_f32", Instruction::SMinNumF32),
  ("s_min_u32", Instruction::SMinU32),
  ("s_minimum_f16", Instruction::SMinimumF16),
  ("s_minimum_f32", Instruction::SMinimumF32),
  ("s_mov_b32", Instruction::SMovB32),
  ("s_mov_b64", Instruction::SMovB64),
  ("s_movk_i32", Instruction::SMovkI32),
  ("s_movreld_b32", Instruction::SMovreldB32),
  ("s_movreld_b64", Instruction::SMovreldB64),
  ("s_movrels_b32", Instruction::SMovrelsB32),
  ("s_movrels_b64", Instruction::SMovrelsB64),
  ("s_movrelsd_2_b32", Instruction::SMovrelsdN2B32),
  ("s_mul_f16", Instruction::SMulF16),
  ("s_mul_f32", Instruction::SMulF32),
  ("s_mul_hi_i32", Instruction::SMulHiI32),
  ("s_mul_hi_u32", Instruction::SMulHiU32),
  ("s_mul_i32", Instruction::SMulI32),
  ("s_mul_u64", Instruction::SMulU64),
  ("s_mulk_i32", Instruction::SMulkI32),
  ("s_nand_b32", Instruction::SNandB32),
  ("s_nand_b64", Instruction::SNandB64),
  ("s_nand_saveexec_b32", Instruction::SNandSaveexecB32),
  ("s_nand_saveexec_b64", Instruction::SNandSaveexecB64),
  ("s_nop", Instruction::SNop),
  ("s_nor_b32", Instruction::SNorB32),
  ("s_nor_b64", Instruction::SNorB64),
  ("s_nor_saveexec_b32", Instruction::SNorSaveexecB32),
  ("s_nor_saveexec_b64", Instruction::SNorSaveexecB64),
  ("s_not_b32", Instruction::SNotB32),
  ("s_not_b64", Instruction::SNotB64),
  ("s_or_b32", Instruction::SOrB32),
  ("s_or_b64", Instruction::SOrB64),
  ("s_or_not0_saveexec_b32", Instruction::SOrNot0SaveexecB32),
  ("s_or_not0_saveexec_b64", Instruction::SOrNot0SaveexecB64),
  ("s_or_not1_b32", Instruction::SOrNot1B32),
  ("s_or_not1_b64", Instruction::SOrNot1B64),
  ("s_or_not1_saveexec_b32", Instruction::SOrNot1SaveexecB32),
  ("s_or_not1_saveexec_b64", Instruction::SOrNot1SaveexecB64),
  ("s_or_saveexec_b32", Instruction::SOrSaveexecB32),
  ("s_or_saveexec_b64", Instruction::SOrSaveexecB64),
  ("s_pack_hh_b32_b16", Instruction::SPackHhB32B16),
  ("s_pack_hl_b32_b16", Instruction::SPackHlB32B16),
  ("s_pack_lh_b32_b16", Instruction::SPackLhB32B16),
  ("s_pack_ll_b32_b16", Instruction::SPackLlB32B16),
  ("s_prefetch_data", Instruction::SPrefetchData),
  ("s_prefetch_data_pc_rel", Instruction::SPrefetchDataPcRel),
  ("s_prefetch_inst", Instruction::SPrefetchInst),
  ("s_prefetch_inst_pc_rel", Instruction::SPrefetchInstPcRel),
  ("s_quadmask_b32", Instruction::SQuadmaskB32),
  ("s_quadmask_b64", Instruction::SQuadmaskB64),
  ("s_rfe_b64", Instruction::SRfeB64),
  ("s_rndne_f16", Instruction::SRndneF16),
  ("s_rndne_f32", Instruction::SRndneF32),
  ("s_round_mode", Instruction::SRoundMode),
  ("s_sendmsg", Instruction::SSendmsg),
  ("s_sendmsg_rtn_b32", Instruction::SSendmsgRtnB32),
  ("s_sendmsg_rtn_b64", Instruction::SSendmsgRtnB64),
  ("s_sendmsghalt", Instruction::SSendmsghalt),
  ("s_sethalt", Instruction::SSethalt),
  ("s_setkill", Instruction::SSetkill),
  ("s_setpc_b64", Instruction::SSetpcB64),
  ("s_setprio", Instruction::SSetprio),
  ("s_setreg_b32", Instruction::SSetregB32),
  ("s_setreg_imm32_b32", Instruction::SSetregImm32B32),
  ("s_sext_i32_i16", Instruction::SSextI32I16),
  ("s_sext_i32_i8", Instruction::SSextI32I8),
  ("s_sleep", Instruction::SSleep),
  ("s_sleep_var", Instruction::SSleepVar),
  ("s_sub_co_ci_u32", Instruction::SSubCoCiU32),
  ("s_sub_co_i32", Instruction::SSubCoI32),
  ("s_sub_co_u32", Instruction::SSubCoU32),
  ("s_sub_f16", Instruction::SSubF16),
  ("s_sub_f32", Instruction::SSubF32),
  ("s_sub_nc_u64", Instruction::SSubNcU64),
  ("s_swappc_b64", Instruction::SSwappcB64),
  ("s_trap", Instruction::STrap),
  ("s_trunc_f16", Instruction::STruncF16),
  ("s_trunc_f32", Instruction::STruncF32),
  ("s_ttracedata", Instruction::STtracedata),
  ("s_ttracedata_imm", Instruction::STtracedataImm),
  ("s_version", Instruction::SVersion),
  ("s_wait_alu", Instruction::SWaitAlu),
  ("s_wait_bvhcnt", Instruction::SWaitBvhcnt),
  ("s_wait_dscnt", Instruction::SWaitDscnt),
  ("s_wait_event", Instruction::SWaitEvent),
  ("s_wait_expcnt", Instruction::SWaitExpcnt),
  ("s_wait_idle", Instruction::SWaitIdle),
  ("s_wait_kmcnt", Instruction::SWaitKmcnt),
  ("s_wait_loadcnt", Instruction::SWaitLoadcnt),
  ("s_wait_loadcnt_dscnt", Instruction::SWaitLoadcntDscnt),
  ("s_wait_samplecnt", Instruction::SWaitSamplecnt),
  ("s_wait_storecnt", Instruction::SWaitStorecnt),
  ("s_wait_storecnt_dscnt", Instruction::SWaitStorecntDscnt),
  ("s_wakeup", Instruction::SWakeup),
  ("s_wqm_b32", Instruction::SWqmB32),
  ("s_wqm_b64", Instruction::SWqmB64),
  ("s_xnor_b32", Instruction::SXnorB32),
  ("s_xnor_b64", Instruction::SXnorB64),
  ("s_xnor_saveexec_b32", Instruction::SXnorSaveexecB32),
  ("s_xnor_saveexec_b64", Instruction::SXnorSaveexecB64),
  ("s_xor_b32", Instruction::SXorB32),
  ("s_xor_b64", Instruction::SXorB64),
  ("s_xor_saveexec_b32", Instruction::SXorSaveexecB32),
  ("s_xor_saveexec_b64", Instruction::SXorSaveexecB64),
  ("tbuffer_load_d16_format_x", Instruction::TbufferLoadD16FormatX),
  ("tbuffer_load_d16_format_xy", Instruction::TbufferLoadD16FormatXy),
  ("tbuffer_load_d16_format_xyz", Instruction::TbufferLoadD16FormatXyz),
  ("tbuffer_load_d16_format_xyzw", Instruction::TbufferLoadD16FormatXyzw),
  ("tbuffer_load_format_x", Instruction::TbufferLoadFormatX),
  ("tbuffer_load_format_xy", Instruction::TbufferLoadFormatXy),
  ("tbuffer_load_format_xyz", Instruction::TbufferLoadFormatXyz),
  ("tbuffer_load_format_xyzw", Instruction::TbufferLoadFormatXyzw),
  ("tbuffer_store_d16_format_x", Instruction::TbufferStoreD16FormatX),
  ("tbuffer_store_d16_format_xy", Instruction::TbufferStoreD16FormatXy),
  ("tbuffer_store_d16_format_xyz", Instruction::TbufferStoreD16FormatXyz),
  ("tbuffer_store_d16_format_xyzw", Instruction::TbufferStoreD16FormatXyzw),
  ("tbuffer_store_format_x", Instruction::TbufferStoreFormatX),
  ("tbuffer_store_format_xy", Instruction::TbufferStoreFormatXy),
  ("tbuffer_store_format_xyz", Instruction::TbufferStoreFormatXyz),
  ("tbuffer_store_format_xyzw", Instruction::TbufferStoreFormatXyzw),
  ("v_add3_u32", Instruction::VAdd3U32),
  ("v_add_co_ci_u32", Instruction::VAddCoCiU32),
  ("v_add_co_u32", Instruction::VAddCoU32),
  ("v_add_f16", Instruction::VAddF16),
  ("v_add_f32", Instruction::VAddF32),
  ("v_add_lshl_u32", Instruction::VAddLshlU32),
  ("v_add_nc_i16", Instruction::VAddNcI16),
  ("v_add_nc_i32", Instruction::VAddNcI32),
  ("v_add_nc_u16", Instruction::VAddNcU16),
  ("v_add_nc_u32", Instruction::VAddNcU32),
  ("v_alignbit_b32", Instruction::VAlignbitB32),
  ("v_alignbyte_b32", Instruction::VAlignbyteB32),
  ("v_and_b16", Instruction::VAndB16),
  ("v_and_b32", Instruction::VAndB32),
  ("v_and_or_b32", Instruction::VAndOrB32),
  ("v_ashrrev_i16", Instruction::VAshrrevI16),
  ("v_ashrrev_i32", Instruction::VAshrrevI32),
  ("v_ashrrev_i64", Instruction::VAshrrevI64),
  ("v_bcnt_u32_b32", Instruction::VBcntU32B32),
  ("v_bfe_i32", Instruction::VBfeI32),
  ("v_bfe_u32", Instruction::VBfeU32),
  ("v_bfi_b32", Instruction::VBfiB32),
  ("v_bfm_b32", Instruction::VBfmB32),
  ("v_bfrev_b32", Instruction::VBfrevB32),
  ("v_ceil_f16", Instruction::VCeilF16),
  ("v_ceil_f32", Instruction::VCeilF32),
  ("v_cls_i32", Instruction::VClsI32),
  ("v_clz_i32_u32", Instruction::VClzI32U32),
  ("v_cmp_class_f16", Instruction::VCmpClassF16),
  ("v_cmp_class_f32", Instruction::VCmpClassF32),
  ("v_cmp_eq_f16", Instruction::VCmpEqF16),
  ("v_cmp_eq_f32", Instruction::VCmpEqF32),
  ("v_cmp_eq_i16", Instruction::VCmpEqI16),
  ("v_cmp_eq_i32", Instruction::VCmpEqI32),
  ("v_cmp_eq_i64", Instruction::VCmpEqI64),
  ("v_cmp_eq_u16", Instruction::VCmpEqU16),
  ("v_cmp_eq_u32", Instruction::VCmpEqU32),
  ("v_cmp_eq_u64", Instruction::VCmpEqU64),
  ("v_cmp_ge_f16", Instruction::VCmpGeF16),
  ("v_cmp_ge_f32", Instruction::VCmpGeF32),
  ("v_cmp_ge_i16", Instruction::VCmpGeI16),
  ("v_cmp_ge_i32", Instruction::VCmpGeI32),
  ("v_cmp_ge_i64", Instruction::VCmpGeI64),
  ("v_cmp_ge_u16", Instruction::VCmpGeU16),
  ("v_cmp_ge_u32", Instruction::VCmpGeU32),
  ("v_cmp_ge_u64", Instruction::VCmpGeU64),
  ("v_cmp_gt_f16", Instruction::VCmpGtF16),
  ("v_cmp_gt_f32", Instruction::VCmpGtF32),
  ("v_cmp_gt_i16", Instruction::VCmpGtI16),
  ("v_cmp_gt_i32", Instruction::VCmpGtI32),
  ("v_cmp_gt_i64", Instruction::VCmpGtI64),
  ("v_cmp_gt_u16", Instruction::VCmpGtU16),
  ("v_cmp_gt_u32", Instruction::VCmpGtU32),
  ("v_cmp_gt_u64", Instruction::VCmpGtU64),
  ("v_cmp_le_f16", Instruction::VCmpLeF16),
  ("v_cmp_le_f32", Instruction::VCmpLeF32),
  ("v_cmp_le_i16", Instruction::VCmpLeI16),
  ("v_cmp_le_i32", Instruction::VCmpLeI32),
  ("v_cmp_le_i64", Instruction::VCmpLeI64),
  ("v_cmp_le_u16", Instruction::VCmpLeU16),
  ("v_cmp_le_u32", Instruction::VCmpLeU32),
  ("v_cmp_le_u64", Instruction::VCmpLeU64),
  ("v_cmp_lg_f16", Instruction::VCmpLgF16),
  ("v_cmp_lg_f32", Instruction::VCmpLgF32),
  ("v_cmp_lt_f16", Instruction::VCmpLtF16),
  ("v_cmp_lt_f32", Instruction::VCmpLtF32),
  ("v_cmp_lt_i16", Instruction::VCmpLtI16),
  ("v_cmp_lt_i32", Instruction::VCmpLtI32),
  ("v_cmp_lt_i64", Instruction::VCmpLtI64),
  ("v_cmp_lt_u16", Instruction::VCmpLtU16),
  ("v_cmp_lt_u32", Instruction::VCmpLtU32),
  ("v_cmp_lt_u64", Instruction::VCmpLtU64),
  ("v_cmp_ne_i16", Instruction::VCmpNeI16),
  ("v_cmp_ne_i32", Instruction::VCmpNeI32),
  ("v_cmp_ne_i64", Instruction::VCmpNeI64),
  ("v_cmp_ne_u16", Instruction::VCmpNeU16),
  ("v_cmp_ne_u32", Instruction::VCmpNeU32),
  ("v_cmp_ne_u64", Instruction::VCmpNeU64),
  ("v_cmp_neq_f16", Instruction::VCmpNeqF16),
  ("v_cmp_neq_f32", Instruction::VCmpNeqF32),
  ("v_cmp_nge_f16", Instruction::VCmpNgeF16),
  ("v_cmp_nge_f32", Instruction::VCmpNgeF32),
  ("v_cmp_ngt_f16", Instruction::VCmpNgtF16),
  ("v_cmp_ngt_f32", Instruction::VCmpNgtF32),
  ("v_cmp_nle_f16", Instruction::VCmpNleF16),
  ("v_cmp_nle_f32", Instruction::VCmpNleF32),
  ("v_cmp_nlg_f16", Instruction::VCmpNlgF16),
  ("v_cmp_nlg_f32", Instruction::VCmpNlgF32),
  ("v_cmp_nlt_f16", Instruction::VCmpNltF16),
  ("v_cmp_nlt_f32", Instruction::VCmpNltF32),
  ("v_cmp_o_f16", Instruction::VCmpOF16),
  ("v_cmp_o_f32", Instruction::VCmpOF32),
  ("v_cmp_u_f16", Instruction::VCmpUF16),
  ("v_cmp_u_f32", Instruction::VCmpUF32),
  ("v_cmpx_class_f16", Instruction::VCmpxClassF16),
  ("v_cmpx_class_f32", Instruction::VCmpxClassF32),
  ("v_cmpx_eq_f16", Instruction::VCmpxEqF16),
  ("v_cmpx_eq_f32", Instruction::VCmpxEqF32),
  ("v_cmpx_eq_i16", Instruction::VCmpxEqI16),
  ("v_cmpx_eq_i32", Instruction::VCmpxEqI32),
  ("v_cmpx_eq_i64", Instruction::VCmpxEqI64),
  ("v_cmpx_eq_u16", Instruction::VCmpxEqU16),
  ("v_cmpx_eq_u32", Instruction::VCmpxEqU32),
  ("v_cmpx_eq_u64", Instruction::VCmpxEqU64),
  ("v_cmpx_ge_f16", Instruction::VCmpxGeF16),
  ("v_cmpx_ge_f32", Instruction::VCmpxGeF32),
  ("v_cmpx_ge_i16", Instruction::VCmpxGeI16),
  ("v_cmpx_ge_i32", Instruction::VCmpxGeI32),
  ("v_cmpx_ge_i64", Instruction::VCmpxGeI64),
  ("v_cmpx_ge_u16", Instruction::VCmpxGeU16),
  ("v_cmpx_ge_u32", Instruction::VCmpxGeU32),
  ("v_cmpx_ge_u64", Instruction::VCmpxGeU64),
  ("v_cmpx_gt_f16", Instruction::VCmpxGtF16),
  ("v_cmpx_gt_f32", Instruction::VCmpxGtF32),
  ("v_cmpx_gt_i16", Instruction::VCmpxGtI16),
  ("v_cmpx_gt_i32", Instruction::VCmpxGtI32),
  ("v_cmpx_gt_i64", Instruction::VCmpxGtI64),
  ("v_cmpx_gt_u16", Instruction::VCmpxGtU16),
  ("v_cmpx_gt_u32", Instruction::VCmpxGtU32),
  ("v_cmpx_gt_u64", Instruction::VCmpxGtU64),
  ("v_cmpx_le_f16", Instruction::VCmpxLeF16),
  ("v_cmpx_le_f32", Instruction::VCmpxLeF32),
  ("v_cmpx_le_i16", Instruction::VCmpxLeI16),
  ("v_cmpx_le_i32", Instruction::VCmpxLeI32),
  ("v_cmpx_le_i64", Instruction::VCmpxLeI64),
  ("v_cmpx_le_u16", Instruction::VCmpxLeU16),
  ("v_cmpx_le_u32", Instruction::VCmpxLeU32),
  ("v_cmpx_le_u64", Instruction::VCmpxLeU64),
  ("v_cmpx_lg_f16", Instruction::VCmpxLgF16),
  ("v_cmpx_lg_f32", Instruction::VCmpxLgF32),
  ("v_cmpx_lt_f16", Instruction::VCmpxLtF16),
  ("v_cmpx_lt_f32", Instruction::VCmpxLtF32),
  ("v_cmpx_lt_i16", Instruction::VCmpxLtI16),
  ("v_cmpx_lt_i32", Instruction::VCmpxLtI32),
  ("v_cmpx_lt_i64", Instruction::VCmpxLtI64),
  ("v_cmpx_lt_u16", Instruction::VCmpxLtU16),
  ("v_cmpx_lt_u32", Instruction::VCmpxLtU32),
  ("v_cmpx_lt_u64", Instruction::VCmpxLtU64),
  ("v_cmpx_ne_i16", Instruction::VCmpxNeI16),
  ("v_cmpx_ne_i32", Instruction::VCmpxNeI32),
  ("v_cmpx_ne_i64", Instruction::VCmpxNeI64),
  ("v_cmpx_ne_u16", Instruction::VCmpxNeU16),
  ("v_cmpx_ne_u32", Instruction::VCmpxNeU32),
  ("v_cmpx_ne_u64", Instruction::VCmpxNeU64),
  ("v_cmpx_neq_f16", Instruction::VCmpxNeqF16),
  ("v_cmpx_neq_f32", Instruction::VCmpxNeqF32),
  ("v_cmpx_nge_f16", Instruction::VCmpxNgeF16),
  ("v_cmpx_nge_f32", Instruction::VCmpxNgeF32),
  ("v_cmpx_ngt_f16", Instruction::VCmpxNgtF16),
  ("v_cmpx_ngt_f32", Instruction::VCmpxNgtF32),
  ("v_cmpx_nle_f16", Instruction::VCmpxNleF16),
  ("v_cmpx_nle_f32", Instruction::VCmpxNleF32),
  ("v_cmpx_nlg_f16", Instruction::VCmpxNlgF16),
  ("v_cmpx_nlg_f32", Instruction::VCmpxNlgF32),
  ("v_cmpx_nlt_f16", Instruction::VCmpxNltF16),
  ("v_cmpx_nlt_f32", Instruction::VCmpxNltF32),
  ("v_cmpx_o_f16", Instruction::VCmpxOF16),
  ("v_cmpx_o_f32", Instruction::VCmpxOF32),
  ("v_cmpx_u_f16", Instruction::VCmpxUF16),
  ("v_cmpx_u_f32", Instruction::VCmpxUF32),
  ("v_cndmask_b16", Instruction::VCndmaskB16),
  ("v_cndmask_b32", Instruction::VCndmaskB32),
  ("v_cos_f16", Instruction::VCosF16),
  ("v_cos_f32", Instruction::VCosF32),
  ("v_ctz_i32_b32", Instruction::VCtzI32B32),
  ("v_cubeid_f32", Instruction::VCubeidF32),
  ("v_cubema_f32", Instruction::VCubemaF32),
  ("v_cubesc_f32", Instruction::VCubescF32),
  ("v_cubetc_f32", Instruction::VCubetcF32),
  ("v_cvt_f16_f32", Instruction::VCvtF16F32),
  ("v_cvt_f16_i16", Instruction::VCvtF16I16),
  ("v_cvt_f16_u16", Instruction::VCvtF16U16),
  ("v_cvt_f32_bf8", Instruction::VCvtF32Bf8),
  ("v_cvt_f32_f16", Instruction::VCvtF32F16),
  ("v_cvt_f32_fp8", Instruction::VCvtF32Fp8),
  ("v_cvt_f32_i32", Instruction::VCvtF32I32),
  ("v_cvt_f32_u32", Instruction::VCvtF32U32),
  ("v_cvt_f32_ubyte0", Instruction::VCvtF32Ubyte0),
  ("v_cvt_f32_ubyte1", Instruction::VCvtF32Ubyte1),
  ("v_cvt_f32_ubyte2", Instruction::VCvtF32Ubyte2),
  ("v_cvt_f32_ubyte3", Instruction::VCvtF32Ubyte3),
  ("v_cvt_floor_i32_f32", Instruction::VCvtFloorI32F32),
  ("v_cvt_i16_f16", Instruction::VCvtI16F16),
  ("v_cvt_i32_f32", Instruction::VCvtI32F32),
  ("v_cvt_i32_i16", Instruction::VCvtI32I16),
  ("v_cvt_nearest_i32_f32", Instruction::VCvtNearestI32F32),
  ("v_cvt_norm_i16_f16", Instruction::VCvtNormI16F16),
  ("v_cvt_norm_u16_f16", Instruction::VCvtNormU16F16),
  ("v_cvt_off_f32_i4", Instruction::VCvtOffF32I4),
  ("v_cvt_pk_bf8_f32", Instruction::VCvtPkBf8F32),
  ("v_cvt_pk_f32_bf8", Instruction::VCvtPkF32Bf8),
  ("v_cvt_pk_f32_fp8", Instruction::VCvtPkF32Fp8),
  ("v_cvt_pk_fp8_f32", Instruction::VCvtPkFp8F32),
  ("v_cvt_pk_i16_f32", Instruction::VCvtPkI16F32),
  ("v_cvt_pk_i16_i32", Instruction::VCvtPkI16I32),
  ("v_cvt_pk_norm_i16_f16", Instruction::VCvtPkNormI16F16),
  ("v_cvt_pk_norm_i16_f32", Instruction::VCvtPkNormI16F32),
  ("v_cvt_pk_norm_u16_f16", Instruction::VCvtPkNormU16F16),
  ("v_cvt_pk_norm_u16_f32", Instruction::VCvtPkNormU16F32),
  ("v_cvt_pk_rtz_f16_f32", Instruction::VCvtPkRtzF16F32),
  ("v_cvt_pk_u16_f32", Instruction::VCvtPkU16F32),
  ("v_cvt_pk_u16_u32", Instruction::VCvtPkU16U32),
  ("v_cvt_pk_u8_f32", Instruction::VCvtPkU8F32),
  ("v_cvt_sr_bf8_f32", Instruction::VCvtSrBf8F32),
  ("v_cvt_sr_fp8_f32", Instruction::VCvtSrFp8F32),
  ("v_cvt_u16_f16", Instruction::VCvtU16F16),
  ("v_cvt_u32_f32", Instruction::VCvtU32F32),
  ("v_cvt_u32_u16", Instruction::VCvtU32U16),
  ("v_div_fixup_f16", Instruction::VDivFixupF16),
  ("v_div_fixup_f32", Instruction::VDivFixupF32),
  ("v_div_fmas_f32", Instruction::VDivFmasF32),
  ("v_div_scale_f32", Instruction::VDivScaleF32),
  ("v_dot2_bf16_bf16", Instruction::VDot2Bf16Bf16),
  ("v_dot2_f16_f16", Instruction::VDot2F16F16),
  ("v_dot2_f32_bf16", Instruction::VDot2F32Bf16),
  ("v_dot2_f32_f16", Instruction::VDot2F32F16),
  ("v_dot4_f32_bf8_bf8", Instruction::VDot4F32Bf8Bf8),
  ("v_dot4_f32_bf8_fp8", Instruction::VDot4F32Bf8Fp8),
  ("v_dot4_f32_fp8_bf8", Instruction::VDot4F32Fp8Bf8),
  ("v_dot4_f32_fp8_fp8", Instruction::VDot4F32Fp8Fp8),
  ("v_dot4_i32_iu8", Instruction::VDot4I32Iu8),
  ("v_dot4_u32_u8", Instruction::VDot4U32U8),
  ("v_dot8_i32_iu4", Instruction::VDot8I32Iu4),
  ("v_dot8_u32_u4", Instruction::VDot8U32U4),
  ("v_dual_add_f32", Instruction::VDualAddF32),
  ("v_dual_add_nc_u32", Instruction::VDualAddNcU32),
  ("v_dual_and_b32", Instruction::VDualAndB32),
  ("v_dual_cndmask_b32", Instruction::VDualCndmaskB32),
  ("v_dual_dot2acc_f32_bf16", Instruction::VDualDot2accF32Bf16),
  ("v_dual_dot2acc_f32_f16", Instruction::VDualDot2accF32F16),
  ("v_dual_fmaak_f32", Instruction::VDualFmaakF32),
  ("v_dual_fmac_f32", Instruction::VDualFmacF32),
  ("v_dual_fmamk_f32", Instruction::VDualFmamkF32),
  ("v_dual_lshlrev_b32", Instruction::VDualLshlrevB32),
  ("v_dual_max_num_f32", Instruction::VDualMaxNumF32),
  ("v_dual_min_num_f32", Instruction::VDualMinNumF32),
  ("v_dual_mov_b32", Instruction::VDualMovB32),
  ("v_dual_mul_dx9_zero_f32", Instruction::VDualMulDx9ZeroF32),
  ("v_dual_mul_f32", Instruction::VDualMulF32),
  ("v_dual_sub_f32", Instruction::VDualSubF32),
  ("v_dual_subrev_f32", Instruction::VDualSubrevF32),
  ("v_exp_f16", Instruction::VExpF16),
  ("v_exp_f32", Instruction::VExpF32),
  ("v_floor_f16", Instruction::VFloorF16),
  ("v_floor_f32", Instruction::VFloorF32),
  ("v_fma_dx9_zero_f32", Instruction::VFmaDx9ZeroF32),
  ("v_fma_f16", Instruction::VFmaF16),
  ("v_fma_f32", Instruction::VFmaF32),
  ("v_fma_mix_f32", Instruction::VFmaMixF32),
  ("v_fma_mixhi_f16", Instruction::VFmaMixhiF16),
  ("v_fma_mixlo_f16", Instruction::VFmaMixloF16),
  ("v_fmaak_f16", Instruction::VFmaakF16),
  ("v_fmaak_f32", Instruction::VFmaakF32),
  ("v_fmac_f16", Instruction::VFmacF16),
  ("v_fmac_f32", Instruction::VFmacF32),
  ("v_fmamk_f16", Instruction::VFmamkF16),
  ("v_fmamk_f32", Instruction::VFmamkF32),
  ("v_fract_f16", Instruction::VFractF16),
  ("v_fract_f32", Instruction::VFractF32),
  ("v_frexp_exp_i16_f16", Instruction::VFrexpExpI16F16),
  ("v_frexp_exp_i32_f32", Instruction::VFrexpExpI32F32),
  ("v_frexp_mant_f16", Instruction::VFrexpMantF16),
  ("v_frexp_mant_f32", Instruction::VFrexpMantF32),
  ("v_interp_p10_f16_f32", Instruction::VInterpP10F16F32),
  ("v_interp_p10_f32", Instruction::VInterpP10F32),
  ("v_interp_p10_rtz_f16_f32", Instruction::VInterpP10RtzF16F32),
  ("v_interp_p2_f16_f32", Instruction::VInterpP2F16F32),
  ("v_interp_p2_f32", Instruction::VInterpP2F32),
  ("v_interp_p2_rtz_f16_f32", Instruction::VInterpP2RtzF16F32),
  ("v_ldexp_f16", Instruction::VLdexpF16),
  ("v_ldexp_f32", Instruction::VLdexpF32),
  ("v_lerp_u8", Instruction::VLerpU8),
  ("v_log_f16", Instruction::VLogF16),
  ("v_log_f32", Instruction::VLogF32),
  ("v_lshl_add_u32", Instruction::VLshlAddU32),
  ("v_lshl_or_b32", Instruction::VLshlOrB32),
  ("v_lshlrev_b16", Instruction::VLshlrevB16),
  ("v_lshlrev_b32", Instruction::VLshlrevB32),
  ("v_lshlrev_b64", Instruction::VLshlrevB64),
  ("v_lshrrev_b16", Instruction::VLshrrevB16),
  ("v_lshrrev_b32", Instruction::VLshrrevB32),
  ("v_lshrrev_b64", Instruction::VLshrrevB64),
  ("v_mad_co_i64_i32", Instruction::VMadCoI64I32),
  ("v_mad_co_u64_u32", Instruction::VMadCoU64U32),
  ("v_mad_i16", Instruction::VMadI16),
  ("v_mad_i32_i16", Instruction::VMadI32I16),
  ("v_mad_i32_i24", Instruction::VMadI32I24),
  ("v_mad_u16", Instruction::VMadU16),
  ("v_mad_u32_u16", Instruction::VMadU32U16),
  ("v_mad_u32_u24", Instruction::VMadU32U24),
  ("v_max3_i16", Instruction::VMax3I16),
  ("v_max3_i32", Instruction::VMax3I32),
  ("v_max3_num_f16", Instruction::VMax3NumF16),
  ("v_max3_num_f32", Instruction::VMax3NumF32),
  ("v_max3_u16", Instruction::VMax3U16),
  ("v_max3_u32", Instruction::VMax3U32),
  ("v_max_i16", Instruction::VMaxI16),
  ("v_max_i32", Instruction::VMaxI32),
  ("v_max_num_f16", Instruction::VMaxNumF16),
  ("v_max_num_f32", Instruction::VMaxNumF32),
  ("v_max_u16", Instruction::VMaxU16),
  ("v_max_u32", Instruction::VMaxU32),
  ("v_maximum3_f16", Instruction::VMaximum3F16),
  ("v_maximum3_f32", Instruction::VMaximum3F32),
  ("v_maximum_f16", Instruction::VMaximumF16),
  ("v_maximum_f32", Instruction::VMaximumF32),
  ("v_maximumminimum_f16", Instruction::VMaximumminimumF16),
  ("v_maximumminimum_f32", Instruction::VMaximumminimumF32),
  ("v_maxmin_i32", Instruction::VMaxminI32),
  ("v_maxmin_num_f16", Instruction::VMaxminNumF16),
  ("v_maxmin_num_f32", Instruction::VMaxminNumF32),
  ("v_maxmin_u32", Instruction::VMaxminU32),
  ("v_mbcnt_hi_u32_b32", Instruction::VMbcntHiU32B32),
  ("v_mbcnt_lo_u32_b32", Instruction::VMbcntLoU32B32),
  ("v_med3_i16", Instruction::VMed3I16),
  ("v_med3_i32", Instruction::VMed3I32),
  ("v_med3_num_f16", Instruction::VMed3NumF16),
  ("v_med3_num_f32", Instruction::VMed3NumF32),
  ("v_med3_u16", Instruction::VMed3U16),
  ("v_med3_u32", Instruction::VMed3U32),
  ("v_min3_i16", Instruction::VMin3I16),
  ("v_min3_i32", Instruction::VMin3I32),
  ("v_min3_num_f16", Instruction::VMin3NumF16),
  ("v_min3_num_f32", Instruction::VMin3NumF32),
  ("v_min3_u16", Instruction::VMin3U16),
  ("v_min3_u32", Instruction::VMin3U32),
  ("v_min_i16", Instruction::VMinI16),
  ("v_min_i32", Instruction::VMinI32),
  ("v_min_num_f16", Instruction::VMinNumF16),
  ("v_min_num_f32", Instruction::VMinNumF32),
  ("v_min_u16", Instruction::VMinU16),
  ("v_min_u32", Instruction::VMinU32),
  ("v_minimum3_f16", Instruction::VMinimum3F16),
  ("v_minimum3_f32", Instruction::VMinimum3F32),
  ("v_minimum_f16", Instruction::VMinimumF16),
  ("v_minimum_f32", Instruction::VMinimumF32),
  ("v_minimummaximum_f16", Instruction::VMinimummaximumF16),
  ("v_minimummaximum_f32", Instruction::VMinimummaximumF32),
  ("v_minmax_i32", Instruction::VMinmaxI32),
  ("v_minmax_num_f16", Instruction::VMinmaxNumF16),
  ("v_minmax_num_f32", Instruction::VMinmaxNumF32),
  ("v_minmax_u32", Instruction::VMinmaxU32),
  ("v_mov_b16", Instruction::VMovB16),
  ("v_mov_b32", Instruction::VMovB32),
  ("v_movreld_b32", Instruction::VMovreldB32),
  ("v_movrels_b32", Instruction::VMovrelsB32),
  ("v_movrelsd_2_b32", Instruction::VMovrelsdN2B32),
  ("v_movrelsd_b32", Instruction::VMovrelsdB32),
  ("v_mqsad_pk_u16_u8", Instruction::VMqsadPkU16U8),
  ("v_mqsad_u32_u8", Instruction::VMqsadU32U8),
  ("v_msad_u8", Instruction::VMsadU8),
  ("v_mul_dx9_zero_f32", Instruction::VMulDx9ZeroF32),
  ("v_mul_f16", Instruction::VMulF16),
  ("v_mul_f32", Instruction::VMulF32),
  ("v_mul_hi_i32", Instruction::VMulHiI32),
  ("v_mul_hi_i32_i24", Instruction::VMulHiI32I24),
  ("v_mul_hi_u32", Instruction::VMulHiU32),
  ("v_mul_hi_u32_u24", Instruction::VMulHiU32U24),
  ("v_mul_i32_i24", Instruction::VMulI32I24),
  ("v_mul_lo_u16", Instruction::VMulLoU16),
  ("v_mul_lo_u32", Instruction::VMulLoU32),
  ("v_mul_u32_u24", Instruction::VMulU32U24),
  ("v_mullit_f32", Instruction::VMullitF32),
  ("v_nop", Instruction::VNop),
  ("v_not_b16", Instruction::VNotB16),
  ("v_not_b32", Instruction::VNotB32),
  ("v_or3_b32", Instruction::VOr3B32),
  ("v_or_b16", Instruction::VOrB16),
  ("v_or_b32", Instruction::VOrB32),
  ("v_pack_b32_f16", Instruction::VPackB32F16),
  ("v_perm_b32", Instruction::VPermB32),
  ("v_permlane16_b32", Instruction::VPermlane16B32),
  ("v_permlane16_var_b32", Instruction::VPermlane16VarB32),
  ("v_permlane64_b32", Instruction::VPermlane64B32),
  ("v_permlanex16_b32", Instruction::VPermlanex16B32),
  ("v_permlanex16_var_b32", Instruction::VPermlanex16VarB32),
  ("v_pipeflush", Instruction::VPipeflush),
  ("v_pk_add_f16", Instruction::VPkAddF16),
  ("v_pk_add_i16", Instruction::VPkAddI16),
  ("v_pk_add_u16", Instruction::VPkAddU16),
  ("v_pk_ashrrev_i16", Instruction::VPkAshrrevI16),
  ("v_pk_fma_f16", Instruction::VPkFmaF16),
  ("v_pk_fmac_f16", Instruction::VPkFmacF16),
  ("v_pk_lshlrev_b16", Instruction::VPkLshlrevB16),
  ("v_pk_lshrrev_b16", Instruction::VPkLshrrevB16),
  ("v_pk_mad_i16", Instruction::VPkMadI16),
  ("v_pk_mad_u16", Instruction::VPkMadU16),
  ("v_pk_max_i16", Instruction::VPkMaxI16),
  ("v_pk_max_num_f16", Instruction::VPkMaxNumF16),
  ("v_pk_max_u16", Instruction::VPkMaxU16),
  ("v_pk_maximum_f16", Instruction::VPkMaximumF16),
  ("v_pk_min_i16", Instruction::VPkMinI16),
  ("v_pk_min_num_f16", Instruction::VPkMinNumF16),
  ("v_pk_min_u16", Instruction::VPkMinU16),
  ("v_pk_minimum_f16", Instruction::VPkMinimumF16),
  ("v_pk_mul_f16", Instruction::VPkMulF16),
  ("v_pk_mul_lo_u16", Instruction::VPkMulLoU16),
  ("v_pk_sub_i16", Instruction::VPkSubI16),
  ("v_pk_sub_u16", Instruction::VPkSubU16),
  ("v_qsad_pk_u16_u8", Instruction::VQsadPkU16U8),
  ("v_rcp_f16", Instruction::VRcpF16),
  ("v_rcp_f32", Instruction::VRcpF32),
  ("v_rcp_iflag_f32", Instruction::VRcpIflagF32),
  ("v_readfirstlane_b32", Instruction::VReadfirstlaneB32),
  ("v_readlane_b32", Instruction::VReadlaneB32),
  ("v_rndne_f16", Instruction::VRndneF16),
  ("v_rndne_f32", Instruction::VRndneF32),
  ("v_rsq_f16", Instruction::VRsqF16),
  ("v_rsq_f32", Instruction::VRsqF32),
  ("v_s_exp_f16", Instruction::VSExpF16),
  ("v_s_exp_f32", Instruction::VSExpF32),
  ("v_s_log_f16", Instruction::VSLogF16),
  ("v_s_log_f32", Instruction::VSLogF32),
  ("v_s_rcp_f16", Instruction::VSRcpF16),
  ("v_s_rcp_f32", Instruction::VSRcpF32),
  ("v_s_rsq_f16", Instruction::VSRsqF16),
  ("v_s_rsq_f32", Instruction::VSRsqF32),
  ("v_s_sqrt_f16", Instruction::VSSqrtF16),
  ("v_s_sqrt_f32", Instruction::VSSqrtF32),
  ("v_sad_hi_u8", Instruction::VSadHiU8),
  ("v_sad_u16", Instruction::VSadU16),
  ("v_sad_u32", Instruction::VSadU32),
  ("v_sad_u8", Instruction::VSadU8),
  ("v_sat_pk_u8_i16", Instruction::VSatPkU8I16),
  ("v_sin_f16", Instruction::VSinF16),
  ("v_sin_f32", Instruction::VSinF32),
  ("v_sqrt_f16", Instruction::VSqrtF16),
  ("v_sqrt_f32", Instruction::VSqrtF32),
  ("v_sub_co_ci_u32", Instruction::VSubCoCiU32),
  ("v_sub_co_u32", Instruction::VSubCoU32),
  ("v_sub_f16", Instruction::VSubF16),
  ("v_sub_f32", Instruction::VSubF32),
  ("v_sub_nc_i16", Instruction::VSubNcI16),
  ("v_sub_nc_i32", Instruction::VSubNcI32),
  ("v_sub_nc_u16", Instruction::VSubNcU16),
  ("v_sub_nc_u32", Instruction::VSubNcU32),
  ("v_subrev_co_ci_u32", Instruction::VSubrevCoCiU32),
  ("v_subrev_co_u32", Instruction::VSubrevCoU32),
  ("v_subrev_f16", Instruction::VSubrevF16),
  ("v_subrev_f32", Instruction::VSubrevF32),
  ("v_subrev_nc_u32", Instruction::VSubrevNcU32),
  ("v_swap_b16", Instruction::VSwapB16),
  ("v_swap_b32", Instruction::VSwapB32),
  ("v_swaprel_b32", Instruction::VSwaprelB32),
  ("v_swmmac_bf16_16x16x32_bf16", Instruction::VSwmmacBf16N16x16x32Bf16),
  ("v_swmmac_f16_16x16x32_f16", Instruction::VSwmmacF16N16x16x32F16),
  ("v_swmmac_f32_16x16x32_bf16", Instruction::VSwmmacF32N16x16x32Bf16),
  ("v_swmmac_f32_16x16x32_bf8_bf8", Instruction::VSwmmacF32N16x16x32Bf8Bf8),
  ("v_swmmac_f32_16x16x32_bf8_fp8", Instruction::VSwmmacF32N16x16x32Bf8Fp8),
  ("v_swmmac_f32_16x16x32_f16", Instruction::VSwmmacF32N16x16x32F16),
  ("v_swmmac_f32_16x16x32_fp8_bf8", Instruction::VSwmmacF32N16x16x32Fp8Bf8),
  ("v_swmmac_f32_16x16x32_fp8_fp8", Instruction::VSwmmacF32N16x16x32Fp8Fp8),
  ("v_swmmac_i32_16x16x32_iu4", Instruction::VSwmmacI32N16x16x32Iu4),
  ("v_swmmac_i32_16x16x32_iu8", Instruction::VSwmmacI32N16x16x32Iu8),
  ("v_swmmac_i32_16x16x64_iu4", Instruction::VSwmmacI32N16x16x64Iu4),
  ("v_trunc_f16", Instruction::VTruncF16),
  ("v_trunc_f32", Instruction::VTruncF32),
  ("v_wmma_bf16_16x16x16_bf16", Instruction::VWmmaBf16N16x16x16Bf16),
  ("v_wmma_f16_16x16x16_f16", Instruction::VWmmaF16N16x16x16F16),
  ("v_wmma_f32_16x16x16_bf16", Instruction::VWmmaF32N16x16x16Bf16),
  ("v_wmma_f32_16x16x16_bf8_bf8", Instruction::VWmmaF32N16x16x16Bf8Bf8),
  ("v_wmma_f32_16x16x16_bf8_fp8", Instruction::VWmmaF32N16x16x16Bf8Fp8),
  ("v_wmma_f32_16x16x16_f16", Instruction::VWmmaF32N16x16x16F16),
  ("v_wmma_f32_16x16x16_fp8_bf8", Instruction::VWmmaF32N16x16x16Fp8Bf8),
  ("v_wmma_f32_16x16x16_fp8_fp8", Instruction::VWmmaF32N16x16x16Fp8Fp8),
  ("v_wmma_i32_16x16x16_iu4", Instruction::VWmmaI32N16x16x16Iu4),
  ("v_wmma_i32_16x16x16_iu8", Instruction::VWmmaI32N16x16x16Iu8),
  ("v_wmma_i32_16x16x32_iu4", Instruction::VWmmaI32N16x16x32Iu4),
  ("v_writelane_b32", Instruction::VWritelaneB32),
  ("v_xad_u32", Instruction::VXadU32),
  ("v_xnor_b32", Instruction::VXnorB32),
  ("v_xor3_b32", Instruction::VXor3B32),
  ("v_xor_b16", Instruction::VXorB16),
  ("v_xor_b32", Instruction::VXorB32),
];

pub fn lookup(name: &str) -> Option<Instruction> {
  INSTRUCTION_BY_NAME
    .binary_search_by(|(n, _)| n.cmp(&name))
    .ok()
    .map(|idx| INSTRUCTION_BY_NAME[idx].1)
}

pub fn lookup_normalized(name: &str) -> Option<Instruction> {
  lookup(&name.to_ascii_lowercase())
}

pub fn lookup_common_def(name: &str) -> Option<&'static InstructionCommonDef> {
  let instruction = lookup_normalized(name)?;
  INSTRUCTION_DEFS
    .iter()
    .find(|def| def.instruction == instruction)
    .map(|def| def.common)
}
