{
  "module_name": "kvm.h",
  "hash_id": "96cd5805cf1f682271e731ff05a42f99b55f542a558e23c704005f762bb6a388",
  "original_prompt": "Ingested from linux-6.6.14/tools/arch/powerpc/include/uapi/asm/kvm.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_KVM_POWERPC_H\n#define __LINUX_KVM_POWERPC_H\n\n#include <linux/types.h>\n\n \n#define __KVM_HAVE_SPAPR_TCE\n#define __KVM_HAVE_PPC_SMT\n#define __KVM_HAVE_IRQCHIP\n#define __KVM_HAVE_IRQ_LINE\n#define __KVM_HAVE_GUEST_DEBUG\n\n \n#define KVM_COALESCED_MMIO_PAGE_OFFSET 1\n\nstruct kvm_regs {\n\t__u64 pc;\n\t__u64 cr;\n\t__u64 ctr;\n\t__u64 lr;\n\t__u64 xer;\n\t__u64 msr;\n\t__u64 srr0;\n\t__u64 srr1;\n\t__u64 pid;\n\n\t__u64 sprg0;\n\t__u64 sprg1;\n\t__u64 sprg2;\n\t__u64 sprg3;\n\t__u64 sprg4;\n\t__u64 sprg5;\n\t__u64 sprg6;\n\t__u64 sprg7;\n\n\t__u64 gpr[32];\n};\n\n#define KVM_SREGS_E_IMPL_NONE\t0\n#define KVM_SREGS_E_IMPL_FSL\t1\n\n#define KVM_SREGS_E_FSL_PIDn\t(1 << 0)  \n\n \n#define KVM_RUN_PPC_NMI_DISP_MASK\t\t(3 << 0)\n#define   KVM_RUN_PPC_NMI_DISP_FULLY_RECOV\t(1 << 0)\n#define   KVM_RUN_PPC_NMI_DISP_LIMITED_RECOV\t(2 << 0)\n#define   KVM_RUN_PPC_NMI_DISP_NOT_RECOV\t(3 << 0)\n\n \n#define KVM_SREGS_E_BASE\t\t(1 << 0)\n\n \n#define KVM_SREGS_E_ARCH206\t\t(1 << 1)\n\n \n#define KVM_SREGS_E_64\t\t\t(1 << 2)\n\n#define KVM_SREGS_E_SPRG8\t\t(1 << 3)\n#define KVM_SREGS_E_MCIVPR\t\t(1 << 4)\n\n \n#define KVM_SREGS_E_IVOR\t\t(1 << 5)\n\n \n#define KVM_SREGS_E_ARCH206_MMU\t\t(1 << 6)\n\n \n#define KVM_SREGS_E_DEBUG\t\t(1 << 7)\n\n \n#define KVM_SREGS_E_ED\t\t\t(1 << 8)\n\n \n#define KVM_SREGS_E_SPE\t\t\t(1 << 9)\n\n \n#define KVM_SREGS_EXP\t\t\t(1 << 10)\n\n \n#define KVM_SREGS_E_PD\t\t\t(1 << 11)\n\n \n#define KVM_SREGS_E_PC\t\t\t(1 << 12)\n\n \n#define KVM_SREGS_E_PT\t\t\t(1 << 13)\n\n \n#define KVM_SREGS_E_PM\t\t\t(1 << 14)\n\n \n#define KVM_SREGS_E_UPDATE_MCSR\t\t(1 << 0)\n#define KVM_SREGS_E_UPDATE_TSR\t\t(1 << 1)\n#define KVM_SREGS_E_UPDATE_DEC\t\t(1 << 2)\n#define KVM_SREGS_E_UPDATE_DBSR\t\t(1 << 3)\n\n \nstruct kvm_sregs {\n\t__u32 pvr;\n\tunion {\n\t\tstruct {\n\t\t\t__u64 sdr1;\n\t\t\tstruct {\n\t\t\t\tstruct {\n\t\t\t\t\t__u64 slbe;\n\t\t\t\t\t__u64 slbv;\n\t\t\t\t} slb[64];\n\t\t\t} ppc64;\n\t\t\tstruct {\n\t\t\t\t__u32 sr[16];\n\t\t\t\t__u64 ibat[8];\n\t\t\t\t__u64 dbat[8];\n\t\t\t} ppc32;\n\t\t} s;\n\t\tstruct {\n\t\t\tunion {\n\t\t\t\tstruct {  \n\t\t\t\t\t__u32 features;  \n\t\t\t\t\t__u32 svr;\n\t\t\t\t\t__u64 mcar;\n\t\t\t\t\t__u32 hid0;\n\n\t\t\t\t\t \n\t\t\t\t\t__u32 pid1, pid2;\n\t\t\t\t} fsl;\n\t\t\t\t__u8 pad[256];\n\t\t\t} impl;\n\n\t\t\t__u32 features;  \n\t\t\t__u32 impl_id;\t \n\t\t\t__u32 update_special;  \n\t\t\t__u32 pir;\t \n\t\t\t__u64 sprg8;\n\t\t\t__u64 sprg9;\t \n\t\t\t__u64 csrr0;\n\t\t\t__u64 dsrr0;\t \n\t\t\t__u64 mcsrr0;\n\t\t\t__u32 csrr1;\n\t\t\t__u32 dsrr1;\t \n\t\t\t__u32 mcsrr1;\n\t\t\t__u32 esr;\n\t\t\t__u64 dear;\n\t\t\t__u64 ivpr;\n\t\t\t__u64 mcivpr;\n\t\t\t__u64 mcsr;\t \n\n\t\t\t__u32 tsr;\t \n\t\t\t__u32 tcr;\n\t\t\t__u32 decar;\n\t\t\t__u32 dec;\t \n\n\t\t\t \n\t\t\t__u64 tb;\n\n\t\t\t__u32 dbsr;\t \n\t\t\t__u32 dbcr[3];\n\t\t\t \n\t\t\t__u32 iac[4];\n\t\t\t__u32 dac[2];\n\t\t\t__u32 dvc[2];\n\t\t\t__u8 num_iac;\t \n\t\t\t__u8 num_dac;\t \n\t\t\t__u8 num_dvc;\t \n\t\t\t__u8 pad;\n\n\t\t\t__u32 epr;\t \n\t\t\t__u32 vrsave;\t \n\t\t\t__u32 epcr;\t \n\n\t\t\t__u32 mas0;\n\t\t\t__u32 mas1;\n\t\t\t__u64 mas2;\n\t\t\t__u64 mas7_3;\n\t\t\t__u32 mas4;\n\t\t\t__u32 mas6;\n\n\t\t\t__u32 ivor_low[16];  \n\t\t\t__u32 ivor_high[18];  \n\n\t\t\t__u32 mmucfg;\t \n\t\t\t__u32 eptcfg;\t \n\t\t\t__u32 tlbcfg[4]; \n\t\t\t__u32 tlbps[4];  \n\n\t\t\t__u32 eplc, epsc;  \n\t\t} e;\n\t\t__u8 pad[1020];\n\t} u;\n};\n\nstruct kvm_fpu {\n\t__u64 fpr[32];\n};\n\n \n#define KVMPPC_DEBUG_NONE\t\t0x0\n#define KVMPPC_DEBUG_BREAKPOINT\t\t(1UL << 1)\n#define KVMPPC_DEBUG_WATCH_WRITE\t(1UL << 2)\n#define KVMPPC_DEBUG_WATCH_READ\t\t(1UL << 3)\nstruct kvm_debug_exit_arch {\n\t__u64 address;\n\t \n\t__u32 status;\n\t__u32 reserved;\n};\n\n \nstruct kvm_guest_debug_arch {\n\tstruct {\n\t\t \n\t\t__u64 addr;\n\t\t \n\t\t__u32 type;\n\t\t__u32 reserved;\n\t} bp[16];\n};\n\n \n \n#define KVM_GUESTDBG_USE_SW_BP\t\t0x00010000\n#define KVM_GUESTDBG_USE_HW_BP\t\t0x00020000\n\n \nstruct kvm_sync_regs {\n};\n\n#define KVM_INTERRUPT_SET\t-1U\n#define KVM_INTERRUPT_UNSET\t-2U\n#define KVM_INTERRUPT_SET_LEVEL\t-3U\n\n#define KVM_CPU_440\t\t1\n#define KVM_CPU_E500V2\t\t2\n#define KVM_CPU_3S_32\t\t3\n#define KVM_CPU_3S_64\t\t4\n#define KVM_CPU_E500MC\t\t5\n\n \nstruct kvm_create_spapr_tce {\n\t__u64 liobn;\n\t__u32 window_size;\n};\n\n \nstruct kvm_create_spapr_tce_64 {\n\t__u64 liobn;\n\t__u32 page_shift;\n\t__u32 flags;\n\t__u64 offset;\t \n\t__u64 size;\t \n};\n\n \nstruct kvm_allocate_rma {\n\t__u64 rma_size;\n};\n\n \nstruct kvm_rtas_token_args {\n\tchar name[120];\n\t__u64 token;\t \n};\n\nstruct kvm_book3e_206_tlb_entry {\n\t__u32 mas8;\n\t__u32 mas1;\n\t__u64 mas2;\n\t__u64 mas7_3;\n};\n\nstruct kvm_book3e_206_tlb_params {\n\t \n\t__u32 tlb_sizes[4];\n\t__u32 tlb_ways[4];\n\t__u32 reserved[8];\n};\n\n \nstruct kvm_get_htab_fd {\n\t__u64\tflags;\n\t__u64\tstart_index;\n\t__u64\treserved[2];\n};\n\n \n#define KVM_GET_HTAB_BOLTED_ONLY\t((__u64)0x1)\n#define KVM_GET_HTAB_WRITE\t\t((__u64)0x2)\n\n \nstruct kvm_get_htab_header {\n\t__u32\tindex;\n\t__u16\tn_valid;\n\t__u16\tn_invalid;\n};\n\n \nstruct kvm_ppc_mmuv3_cfg {\n\t__u64\tflags;\n\t__u64\tprocess_table;\t \n};\n\n \n#define KVM_PPC_MMUV3_RADIX\t1\t \n#define KVM_PPC_MMUV3_GTSE\t2\t \n\n \nstruct kvm_ppc_rmmu_info {\n\tstruct kvm_ppc_radix_geom {\n\t\t__u8\tpage_shift;\n\t\t__u8\tlevel_bits[4];\n\t\t__u8\tpad[3];\n\t}\tgeometries[8];\n\t__u32\tap_encodings[8];\n};\n\n \nstruct kvm_ppc_cpu_char {\n\t__u64\tcharacter;\t\t \n\t__u64\tbehaviour;\t\t \n\t__u64\tcharacter_mask;\t\t \n\t__u64\tbehaviour_mask;\t\t \n};\n\n \n#define KVM_PPC_CPU_CHAR_SPEC_BAR_ORI31\t\t(1ULL << 63)\n#define KVM_PPC_CPU_CHAR_BCCTRL_SERIALISED\t(1ULL << 62)\n#define KVM_PPC_CPU_CHAR_L1D_FLUSH_ORI30\t(1ULL << 61)\n#define KVM_PPC_CPU_CHAR_L1D_FLUSH_TRIG2\t(1ULL << 60)\n#define KVM_PPC_CPU_CHAR_L1D_THREAD_PRIV\t(1ULL << 59)\n#define KVM_PPC_CPU_CHAR_BR_HINT_HONOURED\t(1ULL << 58)\n#define KVM_PPC_CPU_CHAR_MTTRIG_THR_RECONF\t(1ULL << 57)\n#define KVM_PPC_CPU_CHAR_COUNT_CACHE_DIS\t(1ULL << 56)\n#define KVM_PPC_CPU_CHAR_BCCTR_FLUSH_ASSIST\t(1ull << 54)\n\n#define KVM_PPC_CPU_BEHAV_FAVOUR_SECURITY\t(1ULL << 63)\n#define KVM_PPC_CPU_BEHAV_L1D_FLUSH_PR\t\t(1ULL << 62)\n#define KVM_PPC_CPU_BEHAV_BNDS_CHK_SPEC_BAR\t(1ULL << 61)\n#define KVM_PPC_CPU_BEHAV_FLUSH_COUNT_CACHE\t(1ull << 58)\n\n \n#define KVM_REG_PPC_ICP_STATE\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x8c)\n\n#define  KVM_REG_PPC_ICP_CPPR_SHIFT\t56\t \n#define  KVM_REG_PPC_ICP_CPPR_MASK\t0xff\n#define  KVM_REG_PPC_ICP_XISR_SHIFT\t32\t \n#define  KVM_REG_PPC_ICP_XISR_MASK\t0xffffff\n#define  KVM_REG_PPC_ICP_MFRR_SHIFT\t24\t \n#define  KVM_REG_PPC_ICP_MFRR_MASK\t0xff\n#define  KVM_REG_PPC_ICP_PPRI_SHIFT\t16\t \n#define  KVM_REG_PPC_ICP_PPRI_MASK\t0xff\n\n#define KVM_REG_PPC_VP_STATE\t(KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x8d)\n\n \n#define KVM_DEV_MPIC_GRP_MISC\t\t1\n#define   KVM_DEV_MPIC_BASE_ADDR\t0\t \n\n#define KVM_DEV_MPIC_GRP_REGISTER\t2\t \n#define KVM_DEV_MPIC_GRP_IRQ_ACTIVE\t3\t \n\n \n#define KVM_REG_PPC_HIOR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x1)\n#define KVM_REG_PPC_IAC1\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x2)\n#define KVM_REG_PPC_IAC2\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x3)\n#define KVM_REG_PPC_IAC3\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x4)\n#define KVM_REG_PPC_IAC4\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x5)\n#define KVM_REG_PPC_DAC1\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x6)\n#define KVM_REG_PPC_DAC2\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x7)\n#define KVM_REG_PPC_DABR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x8)\n#define KVM_REG_PPC_DSCR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x9)\n#define KVM_REG_PPC_PURR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa)\n#define KVM_REG_PPC_SPURR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xb)\n#define KVM_REG_PPC_DAR\t\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xc)\n#define KVM_REG_PPC_DSISR\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0xd)\n#define KVM_REG_PPC_AMR\t\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xe)\n#define KVM_REG_PPC_UAMOR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xf)\n\n#define KVM_REG_PPC_MMCR0\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x10)\n#define KVM_REG_PPC_MMCR1\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x11)\n#define KVM_REG_PPC_MMCRA\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x12)\n#define KVM_REG_PPC_MMCR2\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x13)\n#define KVM_REG_PPC_MMCRS\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x14)\n#define KVM_REG_PPC_SIAR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x15)\n#define KVM_REG_PPC_SDAR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x16)\n#define KVM_REG_PPC_SIER\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x17)\n\n#define KVM_REG_PPC_PMC1\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x18)\n#define KVM_REG_PPC_PMC2\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x19)\n#define KVM_REG_PPC_PMC3\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1a)\n#define KVM_REG_PPC_PMC4\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1b)\n#define KVM_REG_PPC_PMC5\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1c)\n#define KVM_REG_PPC_PMC6\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1d)\n#define KVM_REG_PPC_PMC7\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1e)\n#define KVM_REG_PPC_PMC8\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x1f)\n\n \n#define KVM_REG_PPC_FPR0\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x20)\n#define KVM_REG_PPC_FPR(n)\t(KVM_REG_PPC_FPR0 + (n))\n#define KVM_REG_PPC_FPR31\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x3f)\n\n \n#define KVM_REG_PPC_VR0\t\t(KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x40)\n#define KVM_REG_PPC_VR(n)\t(KVM_REG_PPC_VR0 + (n))\n#define KVM_REG_PPC_VR31\t(KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x5f)\n\n \n \n#define KVM_REG_PPC_VSR0\t(KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x60)\n#define KVM_REG_PPC_VSR(n)\t(KVM_REG_PPC_VSR0 + (n))\n#define KVM_REG_PPC_VSR31\t(KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x7f)\n\n \n#define KVM_REG_PPC_FPSCR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x80)\n \n#define KVM_REG_PPC_VSCR\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x81)\n\n \n \n#define KVM_REG_PPC_VPA_ADDR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x82)\n#define KVM_REG_PPC_VPA_SLB\t(KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x83)\n#define KVM_REG_PPC_VPA_DTL\t(KVM_REG_PPC | KVM_REG_SIZE_U128 | 0x84)\n\n#define KVM_REG_PPC_EPCR\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x85)\n#define KVM_REG_PPC_EPR\t\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x86)\n\n \n#define KVM_REG_PPC_OR_TSR\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x87)\n#define KVM_REG_PPC_CLEAR_TSR\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x88)\n#define KVM_REG_PPC_TCR\t\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x89)\n#define KVM_REG_PPC_TSR\t\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x8a)\n\n \n#define KVM_REG_PPC_DEBUG_INST\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x8b)\n\n \n#define KVM_REG_PPC_MAS0\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x8c)\n#define KVM_REG_PPC_MAS1\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x8d)\n#define KVM_REG_PPC_MAS2\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x8e)\n#define KVM_REG_PPC_MAS7_3\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x8f)\n#define KVM_REG_PPC_MAS4\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x90)\n#define KVM_REG_PPC_MAS6\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x91)\n#define KVM_REG_PPC_MMUCFG\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x92)\n \n#define KVM_REG_PPC_TLB0CFG\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x93)\n#define KVM_REG_PPC_TLB1CFG\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x94)\n#define KVM_REG_PPC_TLB2CFG\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x95)\n#define KVM_REG_PPC_TLB3CFG\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x96)\n#define KVM_REG_PPC_TLB0PS\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x97)\n#define KVM_REG_PPC_TLB1PS\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x98)\n#define KVM_REG_PPC_TLB2PS\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x99)\n#define KVM_REG_PPC_TLB3PS\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x9a)\n#define KVM_REG_PPC_EPTCFG\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x9b)\n\n \n#define KVM_REG_PPC_TB_OFFSET\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x9c)\n\n \n#define KVM_REG_PPC_SPMC1\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x9d)\n#define KVM_REG_PPC_SPMC2\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0x9e)\n#define KVM_REG_PPC_IAMR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0x9f)\n#define KVM_REG_PPC_TFHAR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa0)\n#define KVM_REG_PPC_TFIAR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa1)\n#define KVM_REG_PPC_TEXASR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa2)\n#define KVM_REG_PPC_FSCR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa3)\n#define KVM_REG_PPC_PSPB\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0xa4)\n#define KVM_REG_PPC_EBBHR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa5)\n#define KVM_REG_PPC_EBBRR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa6)\n#define KVM_REG_PPC_BESCR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa7)\n#define KVM_REG_PPC_TAR\t\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa8)\n#define KVM_REG_PPC_DPDES\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xa9)\n#define KVM_REG_PPC_DAWR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xaa)\n#define KVM_REG_PPC_DAWRX\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xab)\n#define KVM_REG_PPC_CIABR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xac)\n#define KVM_REG_PPC_IC\t\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xad)\n#define KVM_REG_PPC_VTB\t\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xae)\n#define KVM_REG_PPC_CSIGR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xaf)\n#define KVM_REG_PPC_TACR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xb0)\n#define KVM_REG_PPC_TCSCR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xb1)\n#define KVM_REG_PPC_PID\t\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xb2)\n#define KVM_REG_PPC_ACOP\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xb3)\n\n#define KVM_REG_PPC_VRSAVE\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0xb4)\n#define KVM_REG_PPC_LPCR\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0xb5)\n#define KVM_REG_PPC_LPCR_64\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xb5)\n#define KVM_REG_PPC_PPR\t\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xb6)\n\n \n#define KVM_REG_PPC_ARCH_COMPAT\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0xb7)\n\n#define KVM_REG_PPC_DABRX\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0xb8)\n#define KVM_REG_PPC_WORT\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xb9)\n#define KVM_REG_PPC_SPRG9\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xba)\n#define KVM_REG_PPC_DBSR\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0xbb)\n\n \n#define KVM_REG_PPC_TIDR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xbc)\n#define KVM_REG_PPC_PSSCR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xbd)\n\n#define KVM_REG_PPC_DEC_EXPIRY\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xbe)\n#define KVM_REG_PPC_ONLINE\t(KVM_REG_PPC | KVM_REG_SIZE_U32 | 0xbf)\n#define KVM_REG_PPC_PTCR\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xc0)\n\n \n#define KVM_REG_PPC_MMCR3\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xc1)\n#define KVM_REG_PPC_SIER2\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xc2)\n#define KVM_REG_PPC_SIER3\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xc3)\n#define KVM_REG_PPC_DAWR1\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xc4)\n#define KVM_REG_PPC_DAWRX1\t(KVM_REG_PPC | KVM_REG_SIZE_U64 | 0xc5)\n\n \n#define KVM_REG_PPC_TM\t\t(KVM_REG_PPC | 0x80000000)\n \n#define KVM_REG_PPC_TM_GPR0\t(KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0)\n#define KVM_REG_PPC_TM_GPR(n)\t(KVM_REG_PPC_TM_GPR0 + (n))\n#define KVM_REG_PPC_TM_GPR31\t(KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x1f)\n \n#define KVM_REG_PPC_TM_VSR0\t(KVM_REG_PPC_TM | KVM_REG_SIZE_U128 | 0x20)\n#define KVM_REG_PPC_TM_VSR(n)\t(KVM_REG_PPC_TM_VSR0 + (n))\n#define KVM_REG_PPC_TM_VSR63\t(KVM_REG_PPC_TM | KVM_REG_SIZE_U128 | 0x5f)\n \n#define KVM_REG_PPC_TM_CR\t(KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x60)\n#define KVM_REG_PPC_TM_LR\t(KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x61)\n#define KVM_REG_PPC_TM_CTR\t(KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x62)\n#define KVM_REG_PPC_TM_FPSCR\t(KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x63)\n#define KVM_REG_PPC_TM_AMR\t(KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x64)\n#define KVM_REG_PPC_TM_PPR\t(KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x65)\n#define KVM_REG_PPC_TM_VRSAVE\t(KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x66)\n#define KVM_REG_PPC_TM_VSCR\t(KVM_REG_PPC_TM | KVM_REG_SIZE_U32 | 0x67)\n#define KVM_REG_PPC_TM_DSCR\t(KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x68)\n#define KVM_REG_PPC_TM_TAR\t(KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x69)\n#define KVM_REG_PPC_TM_XER\t(KVM_REG_PPC_TM | KVM_REG_SIZE_U64 | 0x6a)\n\n \n#define KVM_DEV_XICS_GRP_SOURCES\t1\t \n#define KVM_DEV_XICS_GRP_CTRL\t\t2\n#define   KVM_DEV_XICS_NR_SERVERS\t1\n\n \n#define  KVM_XICS_DESTINATION_SHIFT\t0\n#define  KVM_XICS_DESTINATION_MASK\t0xffffffffULL\n#define  KVM_XICS_PRIORITY_SHIFT\t32\n#define  KVM_XICS_PRIORITY_MASK\t\t0xff\n#define  KVM_XICS_LEVEL_SENSITIVE\t(1ULL << 40)\n#define  KVM_XICS_MASKED\t\t(1ULL << 41)\n#define  KVM_XICS_PENDING\t\t(1ULL << 42)\n#define  KVM_XICS_PRESENTED\t\t(1ULL << 43)\n#define  KVM_XICS_QUEUED\t\t(1ULL << 44)\n\n \n#define KVM_DEV_XIVE_GRP_CTRL\t\t1\n#define   KVM_DEV_XIVE_RESET\t\t1\n#define   KVM_DEV_XIVE_EQ_SYNC\t\t2\n#define   KVM_DEV_XIVE_NR_SERVERS\t3\n#define KVM_DEV_XIVE_GRP_SOURCE\t\t2\t \n#define KVM_DEV_XIVE_GRP_SOURCE_CONFIG\t3\t \n#define KVM_DEV_XIVE_GRP_EQ_CONFIG\t4\t \n#define KVM_DEV_XIVE_GRP_SOURCE_SYNC\t5        \n\n \n#define KVM_XIVE_LEVEL_SENSITIVE\t(1ULL << 0)\n#define KVM_XIVE_LEVEL_ASSERTED\t\t(1ULL << 1)\n\n \n#define KVM_XIVE_SOURCE_PRIORITY_SHIFT\t0\n#define KVM_XIVE_SOURCE_PRIORITY_MASK\t0x7\n#define KVM_XIVE_SOURCE_SERVER_SHIFT\t3\n#define KVM_XIVE_SOURCE_SERVER_MASK\t0xfffffff8ULL\n#define KVM_XIVE_SOURCE_MASKED_SHIFT\t32\n#define KVM_XIVE_SOURCE_MASKED_MASK\t0x100000000ULL\n#define KVM_XIVE_SOURCE_EISN_SHIFT\t33\n#define KVM_XIVE_SOURCE_EISN_MASK\t0xfffffffe00000000ULL\n\n \n#define KVM_XIVE_EQ_PRIORITY_SHIFT\t0\n#define KVM_XIVE_EQ_PRIORITY_MASK\t0x7\n#define KVM_XIVE_EQ_SERVER_SHIFT\t3\n#define KVM_XIVE_EQ_SERVER_MASK\t\t0xfffffff8ULL\n\n \nstruct kvm_ppc_xive_eq {\n\t__u32 flags;\n\t__u32 qshift;\n\t__u64 qaddr;\n\t__u32 qtoggle;\n\t__u32 qindex;\n\t__u8  pad[40];\n};\n\n#define KVM_XIVE_EQ_ALWAYS_NOTIFY\t0x00000001\n\n#define KVM_XIVE_TIMA_PAGE_OFFSET\t0\n#define KVM_XIVE_ESB_PAGE_OFFSET\t4\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}