CMD:./cmake-build-debug/cbp sample_traces/int/int_15_trace.gz

=================== Predictor constants ===================
K = 16
DEFAULT_SIZE = 65536
N_TABLES = 8
T_GHR_LEN = { 5, 9, 15, 25, 44, 76, 130, 260 }
GHR_LEN = 260
IDX_LEN = 11
TAG_LEN_S = { 6, 6, 8, 11, 11, 11, 12, 12 }
T_SIZE = 2048
RESET_INTERVAL = 262144

TOT_SIZE = 128 Kilo Bytes (192 MAX)
=================== =================== ===================

5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
55000000 instrs 
60000000 instrs 
65000000 instrs 
70000000 instrs 
EOF
Table[0]
	 occupation: 0 / 8192
	 total predictions: 0
Table[1]
	 occupation: 0 / 8192
	 total predictions: 0
Table[2]
	 occupation: 0 / 8192
	 total predictions: 0
Table[3]
	 occupation: 0 / 8192
	 total predictions: 0
Table[4]
	 occupation: 0 / 8192
	 total predictions: 0
Table[5]
	 occupation: 0 / 8192
	 total predictions: 0
Table[6]
	 occupation: 0 / 8192
	 total predictions: 0
Table[7]
	 occupation: 0 / 8192
	 total predictions: 0
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 22598148
Number of loads that miss in SQ: 14448691 (63.94%)
Number of PFs issued to the memory system 591397
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 79772612
	misses     = 4275
	miss ratio = 0.01%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 36978843
	misses     = 141117
	miss ratio = 0.38%
	pf accesses   = 591397
	pf misses     = 38004
	pf miss ratio = 6.43%
L2$:
	accesses   = 145392
	misses     = 88745
	miss ratio = 61.04%
	pf accesses   = 38004
	pf misses     = 28795
	pf miss ratio = 75.77%
L3$:
	accesses   = 88745
	misses     = 66665
	miss ratio = 75.12%
	pf accesses   = 28795
	pf misses     = 13711
	pf miss ratio = 47.62%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :22598148
Num Prefetches generated :591740
Num Prefetches issued :852002
Num Prefetches filtered by PF queue :46684
Num untimely prefetches dropped from PF queue :343
Num prefetches not issued LDST contention :260605
Num prefetches not issued stride 0 :11292129
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 70000157
cycles       = 20259564
CycWP        = 4729367
IPC          = 3.4552

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect          9192864     168801   1.8362%   2.4114
JumpDirect          1835614          0   0.0000%   0.0000
JumpIndirect         954200          0   0.0000%   0.0000
JumpReturn           915948          0   0.0000%   0.0000
Not control        66873986          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10000157      2715538   3.6826    1309486      18091   0.4822       0.0067   1.3815%   1.8091     609248    33.6769    60.9238
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000157      7732824   3.2330    3377316      94870   0.4368       0.0123   2.8090%   3.7948    2624752    27.6668   104.9894
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    35000157     10417140   3.3599    4669511     111211   0.4483       0.0107   2.3816%   3.1774    3073772    27.6391    87.8217
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    70000157     20259564   3.4552    9192864     168801   0.4538       0.0083   1.8362%   2.4114    4729367    28.0174    67.5622
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 70000157 instrs 

ExecTime = 3115.622060775757
