
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002550    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000023    0.000012   18.070011 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.007863    0.052850    0.096936   18.166948 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.052850    0.000233   18.167181 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004593    0.029728    0.052397   18.219578 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.029728    0.000030   18.219608 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.219608   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.091713    0.006452   29.947224 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.052622    0.071220    0.160000   30.107224 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.071226    0.000654   30.107878 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.007879   clock uncertainty
                                  0.000000   30.007879   clock reconvergence pessimism
                                  0.242310   30.250189   library recovery time
                                             30.250189   data required time
---------------------------------------------------------------------------------------------
                                             30.250189   data required time
                                            -18.219608   data arrival time
---------------------------------------------------------------------------------------------
                                             12.030581   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003137    0.840000    0.000000   10.180000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840046    0.000024   10.180024 ^ hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002314    0.050701    0.674858   10.854882 ^ hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.050701    0.000013   10.854896 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004801    0.070387    0.580781   11.435677 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.070387    0.000089   11.435765 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.014339    0.051792    0.132915   11.568681 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.051803    0.000772   11.569452 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.072284    0.698144    1.051495   12.620947 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.698746    0.013903   12.634850 ^ SRAM_0/DI[1] (EF_SRAM_1024x32)
                                             12.634850   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.065177    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.627004    0.008077   29.658075 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.063312    0.090871    0.282697   29.940773 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.090876    0.000529   29.941301 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.135208    0.148928    0.209791   30.151093 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.150296    0.010843   30.161936 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                 -0.100000   30.061937   clock uncertainty
                                  0.000000   30.061937   clock reconvergence pessimism
                                 -0.773793   29.288145   library setup time
                                             29.288145   data required time
---------------------------------------------------------------------------------------------
                                             29.288145   data required time
                                            -12.634850   data arrival time
---------------------------------------------------------------------------------------------
                                             16.653294   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 33 unannotated drivers.
 wbs_adr_i[10]
 wbs_adr_i[11]
 wbs_adr_i[12]
 wbs_adr_i[13]
 wbs_adr_i[14]
 wbs_adr_i[15]
 wbs_adr_i[16]
 wbs_adr_i[17]
 wbs_adr_i[18]
 wbs_adr_i[19]
 wbs_adr_i[20]
 wbs_adr_i[21]
 wbs_adr_i[22]
 wbs_adr_i[23]
 wbs_adr_i[24]
 wbs_adr_i[25]
 wbs_adr_i[26]
 wbs_adr_i[27]
 wbs_adr_i[28]
 wbs_adr_i[29]
 wbs_adr_i[30]
 wbs_adr_i[31]
 SRAM_0/ScanOutCC
 SRAM_0_84/HI
 SRAM_0_85/HI
 SRAM_0_86/HI
 SRAM_0_87/HI
 SRAM_0_88/HI
 SRAM_0_89/HI
 SRAM_0_90/HI
 SRAM_0_91/LO
 SRAM_0_92/LO
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 5 unconstrained endpoints.
  SRAM_0/SM
  SRAM_0/ScanInCC
  SRAM_0/ScanInDL
  SRAM_0/ScanInDR
  SRAM_0/TM
