{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725607918614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725607918614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  6 15:31:57 2024 " "Processing started: Fri Sep  6 15:31:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725607918614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607918614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_image_display -c vga_image_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_image_display -c vga_image_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607918614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725607919205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725607919205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/vga_image_display/rtl/zoom_level.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/vga_image_display/rtl/zoom_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 zoom_level " "Found entity 1: zoom_level" {  } { { "../rtl/zoom_level.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/zoom_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725607927919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607927919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/vga_image_display/rtl/key_toggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/vga_image_display/rtl/key_toggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_toggle " "Found entity 1: key_toggle" {  } { { "../rtl/key_toggle.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/key_toggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725607927922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607927922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/vga_image_display/rtl/pulse_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/vga_image_display/rtl/pulse_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_cnt " "Found entity 1: pulse_cnt" {  } { { "../rtl/pulse_cnt.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/pulse_cnt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725607927925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607927925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/vga_image_display/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/vga_image_display/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/key_filter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725607927928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607927928 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_ctrl.v(130) " "Verilog HDL information at vga_ctrl.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1725607927931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725607927932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607927932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_display " "Found entity 1: vga_image_display" {  } { { "../rtl/vga_image_display.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725607927935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607927935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/prj/clk_gen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725607927938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607927938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_ip " "Found entity 1: rom_ip" {  } { { "rom_ip.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/prj/rom_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725607927941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607927941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_image_display " "Elaborating entity \"vga_image_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725607928331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_inst\"" {  } { { "../rtl/vga_image_display.v" "clk_gen_inst" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607928344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "clk_gen.v" "altpll_component" { Text "D:/git-repository/fpga_training/vga_image_display/prj/clk_gen.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607928401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "clk_gen.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/prj/clk_gen.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607928403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928403 ""}  } { { "clk_gen.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/prj/clk_gen.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725607928403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/prj/db/clk_gen_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725607928462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607928462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607928463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_ip rom_ip:rom_ip_inst " "Elaborating entity \"rom_ip\" for hierarchy \"rom_ip:rom_ip_inst\"" {  } { { "../rtl/vga_image_display.v" "rom_ip_inst" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607928477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_ip:rom_ip_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_ip:rom_ip_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_ip.v" "altsyncram_component" { Text "D:/git-repository/fpga_training/vga_image_display/prj/rom_ip.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607928538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_ip:rom_ip_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_ip:rom_ip_inst\|altsyncram:altsyncram_component\"" {  } { { "rom_ip.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/prj/rom_ip.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607928539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_ip:rom_ip_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_ip:rom_ip_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif " "Parameter \"init_file\" = \"D:/git-repository/fpga_training/vga_image_display/prj/vga_image_display.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40000 " "Parameter \"numwords_a\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607928539 ""}  } { { "rom_ip.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/prj/rom_ip.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725607928539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ai1 " "Found entity 1: altsyncram_1ai1" {  } { { "db/altsyncram_1ai1.tdf" "" { Text "D:/git-repository/fpga_training/vga_image_display/prj/db/altsyncram_1ai1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725607928595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607928595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ai1 rom_ip:rom_ip_inst\|altsyncram:altsyncram_component\|altsyncram_1ai1:auto_generated " "Elaborating entity \"altsyncram_1ai1\" for hierarchy \"rom_ip:rom_ip_inst\|altsyncram:altsyncram_component\|altsyncram_1ai1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607928595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h8a " "Found entity 1: decode_h8a" {  } { { "db/decode_h8a.tdf" "" { Text "D:/git-repository/fpga_training/vga_image_display/prj/db/decode_h8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725607928647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607928647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h8a rom_ip:rom_ip_inst\|altsyncram:altsyncram_component\|altsyncram_1ai1:auto_generated\|decode_h8a:rden_decode " "Elaborating entity \"decode_h8a\" for hierarchy \"rom_ip:rom_ip_inst\|altsyncram:altsyncram_component\|altsyncram_1ai1:auto_generated\|decode_h8a:rden_decode\"" {  } { { "db/altsyncram_1ai1.tdf" "rden_decode" { Text "D:/git-repository/fpga_training/vga_image_display/prj/db/altsyncram_1ai1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607928648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8nb " "Found entity 1: mux_8nb" {  } { { "db/mux_8nb.tdf" "" { Text "D:/git-repository/fpga_training/vga_image_display/prj/db/mux_8nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725607928697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607928697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8nb rom_ip:rom_ip_inst\|altsyncram:altsyncram_component\|altsyncram_1ai1:auto_generated\|mux_8nb:mux2 " "Elaborating entity \"mux_8nb\" for hierarchy \"rom_ip:rom_ip_inst\|altsyncram:altsyncram_component\|altsyncram_1ai1:auto_generated\|mux_8nb:mux2\"" {  } { { "db/altsyncram_1ai1.tdf" "mux2" { Text "D:/git-repository/fpga_training/vga_image_display/prj/db/altsyncram_1ai1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607928698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zoom_level zoom_level:zoom_level_inst " "Elaborating entity \"zoom_level\" for hierarchy \"zoom_level:zoom_level_inst\"" {  } { { "../rtl/vga_image_display.v" "zoom_level_inst" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607928701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:vga_ctrl_inst " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:vga_ctrl_inst\"" {  } { { "../rtl/vga_image_display.v" "vga_ctrl_inst" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607928704 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(72) " "Verilog HDL assignment warning at vga_ctrl.v(72): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928706 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(73) " "Verilog HDL assignment warning at vga_ctrl.v(73): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928706 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(74) " "Verilog HDL assignment warning at vga_ctrl.v(74): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928706 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(75) " "Verilog HDL assignment warning at vga_ctrl.v(75): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928706 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(86) " "Verilog HDL assignment warning at vga_ctrl.v(86): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928706 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(87) " "Verilog HDL assignment warning at vga_ctrl.v(87): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928707 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(88) " "Verilog HDL assignment warning at vga_ctrl.v(88): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928707 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(89) " "Verilog HDL assignment warning at vga_ctrl.v(89): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928707 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(95) " "Verilog HDL assignment warning at vga_ctrl.v(95): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928707 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(96) " "Verilog HDL assignment warning at vga_ctrl.v(96): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928707 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(107) " "Verilog HDL assignment warning at vga_ctrl.v(107): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928708 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(108) " "Verilog HDL assignment warning at vga_ctrl.v(108): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928708 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(109) " "Verilog HDL assignment warning at vga_ctrl.v(109): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928708 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(110) " "Verilog HDL assignment warning at vga_ctrl.v(110): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928708 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(116) " "Verilog HDL assignment warning at vga_ctrl.v(116): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928708 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(117) " "Verilog HDL assignment warning at vga_ctrl.v(117): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928708 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col1 vga_ctrl.v(61) " "Verilog HDL Always Construct warning at vga_ctrl.v(61): inferring latch(es) for variable \"col1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725607928709 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col2 vga_ctrl.v(61) " "Verilog HDL Always Construct warning at vga_ctrl.v(61): inferring latch(es) for variable \"col2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725607928709 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row1 vga_ctrl.v(61) " "Verilog HDL Always Construct warning at vga_ctrl.v(61): inferring latch(es) for variable \"row1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725607928709 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row2 vga_ctrl.v(61) " "Verilog HDL Always Construct warning at vga_ctrl.v(61): inferring latch(es) for variable \"row2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725607928709 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(139) " "Verilog HDL assignment warning at vga_ctrl.v(139): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928709 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(140) " "Verilog HDL assignment warning at vga_ctrl.v(140): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928709 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(141) " "Verilog HDL assignment warning at vga_ctrl.v(141): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928710 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(142) " "Verilog HDL assignment warning at vga_ctrl.v(142): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928710 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ctrl.v(146) " "Verilog HDL assignment warning at vga_ctrl.v(146): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928710 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ctrl.v(148) " "Verilog HDL assignment warning at vga_ctrl.v(148): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928710 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(157) " "Verilog HDL assignment warning at vga_ctrl.v(157): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928711 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(158) " "Verilog HDL assignment warning at vga_ctrl.v(158): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928711 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(159) " "Verilog HDL assignment warning at vga_ctrl.v(159): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928711 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(160) " "Verilog HDL assignment warning at vga_ctrl.v(160): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928712 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ctrl.v(164) " "Verilog HDL assignment warning at vga_ctrl.v(164): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928712 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ctrl.v(166) " "Verilog HDL assignment warning at vga_ctrl.v(166): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928712 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(170) " "Verilog HDL assignment warning at vga_ctrl.v(170): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928712 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(171) " "Verilog HDL assignment warning at vga_ctrl.v(171): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928713 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ctrl.v(174) " "Verilog HDL assignment warning at vga_ctrl.v(174): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928713 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ctrl.v(176) " "Verilog HDL assignment warning at vga_ctrl.v(176): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928713 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(186) " "Verilog HDL assignment warning at vga_ctrl.v(186): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928714 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_ctrl.v(187) " "Verilog HDL assignment warning at vga_ctrl.v(187): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928714 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(188) " "Verilog HDL assignment warning at vga_ctrl.v(188): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928714 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(189) " "Verilog HDL assignment warning at vga_ctrl.v(189): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928714 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ctrl.v(193) " "Verilog HDL assignment warning at vga_ctrl.v(193): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928714 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ctrl.v(195) " "Verilog HDL assignment warning at vga_ctrl.v(195): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928715 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(199) " "Verilog HDL assignment warning at vga_ctrl.v(199): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928715 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_ctrl.v(200) " "Verilog HDL assignment warning at vga_ctrl.v(200): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928715 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ctrl.v(203) " "Verilog HDL assignment warning at vga_ctrl.v(203): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928715 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ctrl.v(205) " "Verilog HDL assignment warning at vga_ctrl.v(205): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725607928716 "|vga_image_display|vga_ctrl:vga_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst1 " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst1\"" {  } { { "../rtl/vga_image_display.v" "key_filter_inst1" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607929762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_cnt pulse_cnt:pulse_cnt_inst " "Elaborating entity \"pulse_cnt\" for hierarchy \"pulse_cnt:pulse_cnt_inst\"" {  } { { "../rtl/vga_image_display.v" "pulse_cnt_inst" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607929766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_toggle key_toggle:key_toggle_inst1 " "Elaborating entity \"key_toggle\" for hierarchy \"key_toggle:key_toggle_inst1\"" {  } { { "../rtl/vga_image_display.v" "key_toggle_inst1" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_image_display.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607929770 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_ctrl:vga_ctrl_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_ctrl:vga_ctrl_inst\|Mult1\"" {  } { { "../rtl/vga_ctrl.v" "Mult1" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 148 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725607930372 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_ctrl:vga_ctrl_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_ctrl:vga_ctrl_inst\|Mult0\"" {  } { { "../rtl/vga_ctrl.v" "Mult0" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725607930372 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_ctrl:vga_ctrl_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_ctrl:vga_ctrl_inst\|Mult7\"" {  } { { "../rtl/vga_ctrl.v" "Mult7" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725607930372 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_ctrl:vga_ctrl_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_ctrl:vga_ctrl_inst\|Mult8\"" {  } { { "../rtl/vga_ctrl.v" "Mult8" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 203 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725607930372 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_ctrl:vga_ctrl_inst\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_ctrl:vga_ctrl_inst\|Mult9\"" {  } { { "../rtl/vga_ctrl.v" "Mult9" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725607930372 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_ctrl:vga_ctrl_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_ctrl:vga_ctrl_inst\|Mult6\"" {  } { { "../rtl/vga_ctrl.v" "Mult6" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 193 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725607930372 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1725607930372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 148 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607930437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607930438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607930438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607930438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607930438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607930438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607930438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607930438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607930438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725607930438 ""}  } { { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 148 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725607930438 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 148 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607930505 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 148 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607930537 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 148 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607930588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "D:/git-repository/fpga_training/vga_image_display/prj/db/add_sub_lgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725607930633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607930633 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 148 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607930644 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 148 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607930648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "D:/git-repository/fpga_training/vga_image_display/prj/db/add_sub_pgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725607930694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607930694 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_ctrl:vga_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../rtl/vga_ctrl.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/vga_ctrl.v" 148 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607930724 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/key_filter.v" "" { Text "D:/git-repository/fpga_training/vga_image_display/rtl/key_filter.v" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1725607931192 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1725607931192 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725607931897 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git-repository/fpga_training/vga_image_display/prj/output_files/vga_image_display.map.smsg " "Generated suppressed messages file D:/git-repository/fpga_training/vga_image_display/prj/output_files/vga_image_display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607932992 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725607933135 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725607933135 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1446 " "Implemented 1446 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725607933285 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725607933285 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1390 " "Implemented 1390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725607933285 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1725607933285 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1725607933285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725607933285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725607933318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  6 15:32:13 2024 " "Processing ended: Fri Sep  6 15:32:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725607933318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725607933318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725607933318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725607933318 ""}
