{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 19 11:15:05 2011 " "Info: Processing started: Sat Feb 19 11:15:05 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "part4.v(33) " "Warning (10263): Verilog HDL Event Control warning at part4.v(33): event expression contains \"\|\" or \"\|\|\"" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 33 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Info: Found entity 1: part4" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Info: Found entity 2: full_adder" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 64 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 char_7seg " "Info: Found entity 3: char_7seg" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 78 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(48) " "Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(48): instance has no name" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(49) " "Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(49): instance has no name" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(50) " "Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(50): instance has no name" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(51) " "Critical Warning (10846): Verilog HDL Instantiation warning at part4.v(51): instance has no name" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Info: Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6\] part4.v(13) " "Warning (10034): Output port \"LEDG\[6\]\" at part4.v(13) has no driver" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5\] part4.v(13) " "Warning (10034): Output port \"LEDG\[5\]\" at part4.v(13) has no driver" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4\] part4.v(13) " "Warning (10034): Output port \"LEDG\[4\]\" at part4.v(13) has no driver" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3\] part4.v(13) " "Warning (10034): Output port \"LEDG\[3\]\" at part4.v(13) has no driver" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[2\] part4.v(13) " "Warning (10034): Output port \"LEDG\[2\]\" at part4.v(13) has no driver" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1\] part4.v(13) " "Warning (10034): Output port \"LEDG\[1\]\" at part4.v(13) has no driver" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[0\] part4.v(13) " "Warning (10034): Output port \"LEDG\[0\]\" at part4.v(13) has no driver" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:comb_44 " "Info: Elaborating entity \"full_adder\" for hierarchy \"full_adder:comb_44\"" {  } { { "part4.v" "comb_44" { Text "H:/eeLab2/lab2/part4/part4.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:H0 " "Info: Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:H0\"" {  } { { "part4.v" "H0" { Text "H:/eeLab2/lab2/part4/part4.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(102) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(102): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b0 part4.v(102) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(102): variable \"b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(103) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(103): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(103) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(103): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(104) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(104): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b2 part4.v(104) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(104): variable \"b2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(105) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(105): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b3 part4.v(105) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(105): variable \"b3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(106) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(106): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b4 part4.v(106) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(106): variable \"b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(107) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(107): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b5 part4.v(107) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(107): variable \"b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(108) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(108): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b6 part4.v(108) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(108): variable \"b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(109) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(109): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b7 part4.v(109) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(109): variable \"b7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(110) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(110): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b8 part4.v(110) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(110): variable \"b8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part4.v(111) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(111): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b9 part4.v(111) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(111): variable \"b9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(112) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(112): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b0 part4.v(112) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(112): variable \"b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(113) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(113): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(114) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(114): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b2 part4.v(114) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(114): variable \"b2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(115) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(115): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b3 part4.v(115) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(115): variable \"b3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(116) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(116): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b4 part4.v(116) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(116): variable \"b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(117) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(117): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b5 part4.v(117) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(117): variable \"b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(118) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(118): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b6 part4.v(118) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(118): variable \"b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(119) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(119): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b7 part4.v(119) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(119): variable \"b7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(120) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(120): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b8 part4.v(120) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(120): variable \"b8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b1 part4.v(121) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(121): variable \"b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b9 part4.v(121) " "Warning (10235): Verilog HDL Always Construct warning at part4.v(121): variable \"b9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part4.v(100) " "Warning (10270): Verilog HDL Case Statement warning at part4.v(100): incomplete case statement has no default case item" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 100 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT part4.v(99) " "Warning (10240): Verilog HDL Always Construct warning at part4.v(99): inferring latch(es) for variable \"OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[0\] part4.v(99) " "Info (10041): Inferred latch for \"OUT\[0\]\" at part4.v(99)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[1\] part4.v(99) " "Info (10041): Inferred latch for \"OUT\[1\]\" at part4.v(99)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[2\] part4.v(99) " "Info (10041): Inferred latch for \"OUT\[2\]\" at part4.v(99)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[3\] part4.v(99) " "Info (10041): Inferred latch for \"OUT\[3\]\" at part4.v(99)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[4\] part4.v(99) " "Info (10041): Inferred latch for \"OUT\[4\]\" at part4.v(99)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[5\] part4.v(99) " "Info (10041): Inferred latch for \"OUT\[5\]\" at part4.v(99)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[6\] part4.v(99) " "Info (10041): Inferred latch for \"OUT\[6\]\" at part4.v(99)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[7\] part4.v(99) " "Info (10041): Inferred latch for \"OUT\[7\]\" at part4.v(99)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[8\] part4.v(99) " "Info (10041): Inferred latch for \"OUT\[8\]\" at part4.v(99)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[9\] part4.v(99) " "Info (10041): Inferred latch for \"OUT\[9\]\" at part4.v(99)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[10\] part4.v(99) " "Info (10041): Inferred latch for \"OUT\[10\]\" at part4.v(99)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[11\] part4.v(99) " "Info (10041): Inferred latch for \"OUT\[11\]\" at part4.v(99)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[12\] part4.v(99) " "Info (10041): Inferred latch for \"OUT\[12\]\" at part4.v(99)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[13\] part4.v(99) " "Info (10041): Inferred latch for \"OUT\[13\]\" at part4.v(99)" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "char_7seg:H0\|OUT\[9\] char_7seg:H0\|OUT\[8\] " "Info: Duplicate LATCH primitive \"char_7seg:H0\|OUT\[9\]\" merged with LATCH primitive \"char_7seg:H0\|OUT\[8\]\"" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "char_7seg:H0\|OUT\[0\] " "Warning: Latch char_7seg:H0\|OUT\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "char_7seg:H0\|OUT\[1\] " "Warning: Latch char_7seg:H0\|OUT\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "char_7seg:H0\|OUT\[2\] " "Warning: Latch char_7seg:H0\|OUT\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "char_7seg:H0\|OUT\[3\] " "Warning: Latch char_7seg:H0\|OUT\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "char_7seg:H0\|OUT\[4\] " "Warning: Latch char_7seg:H0\|OUT\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "char_7seg:H0\|OUT\[5\] " "Warning: Latch char_7seg:H0\|OUT\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "char_7seg:H0\|OUT\[6\] " "Warning: Latch char_7seg:H0\|OUT\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "char_7seg:H0\|OUT\[8\] " "Warning: Latch char_7seg:H0\|OUT\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 3 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 99 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning: Pin \"LEDG\[0\]\" stuck at GND" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning: Pin \"LEDG\[1\]\" stuck at GND" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning: Pin \"LEDG\[2\]\" stuck at GND" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning: Pin \"LEDG\[3\]\" stuck at GND" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning: Pin \"LEDG\[4\]\" stuck at GND" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning: Pin \"LEDG\[5\]\" stuck at GND" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning: Pin \"LEDG\[6\]\" stuck at GND" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 13 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Warning: Pin \"HEX2\[0\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 6 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Warning: Pin \"HEX2\[1\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 6 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Warning: Pin \"HEX2\[2\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 6 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Warning: Pin \"HEX2\[3\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 6 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Warning: Pin \"HEX2\[4\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 6 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Warning: Pin \"HEX2\[5\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 6 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Warning: Pin \"HEX2\[6\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 6 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Warning: Pin \"HEX3\[0\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 7 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Warning: Pin \"HEX3\[1\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 7 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Warning: Pin \"HEX3\[2\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 7 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Warning: Pin \"HEX3\[3\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 7 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Warning: Pin \"HEX3\[4\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 7 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Warning: Pin \"HEX3\[5\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 7 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Warning: Pin \"HEX3\[6\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 7 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Warning: Pin \"HEX4\[0\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 8 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Warning: Pin \"HEX4\[1\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 8 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Warning: Pin \"HEX4\[2\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 8 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Warning: Pin \"HEX4\[3\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 8 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Warning: Pin \"HEX4\[4\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 8 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Warning: Pin \"HEX4\[5\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 8 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Warning: Pin \"HEX4\[6\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 8 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Warning: Pin \"HEX5\[0\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 9 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Warning: Pin \"HEX5\[1\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 9 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Warning: Pin \"HEX5\[2\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 9 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Warning: Pin \"HEX5\[3\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 9 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Warning: Pin \"HEX5\[4\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 9 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Warning: Pin \"HEX5\[5\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 9 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Warning: Pin \"HEX5\[6\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 9 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Warning: Pin \"HEX6\[0\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Warning: Pin \"HEX6\[1\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Warning: Pin \"HEX6\[2\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Warning: Pin \"HEX6\[3\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Warning: Pin \"HEX6\[4\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Warning: Pin \"HEX6\[5\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Warning: Pin \"HEX6\[6\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 10 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Warning: Pin \"HEX7\[0\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Warning: Pin \"HEX7\[1\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Warning: Pin \"HEX7\[2\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Warning: Pin \"HEX7\[3\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Warning: Pin \"HEX7\[4\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Warning: Pin \"HEX7\[5\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Warning: Pin \"HEX7\[6\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Warning: Pin \"HEX1\[0\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 5 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Warning: Pin \"HEX1\[3\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 5 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Warning: Pin \"HEX1\[4\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 5 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Warning: Pin \"HEX1\[5\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 5 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Warning: Pin \"HEX1\[6\]\" stuck at VCC" {  } { { "part4.v" "" { Text "H:/eeLab2/lab2/part4/part4.v" 5 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Info: Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Info: Implemented 82 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Info: Implemented 33 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Allocated 135 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 19 11:15:07 2011 " "Info: Processing ended: Sat Feb 19 11:15:07 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
