
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------

==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: a[0] (input port)
Endpoint: sum[25] (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v a[0] (in)
                                         a[0] (net)
                  0.00    0.00    0.20 v input1/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.02    0.21    0.73    0.93 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net1 (net)
                  0.21    0.00    0.93 v _296_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    1.01 ^ _296_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _280_ (net)
                  0.09    0.00    1.01 ^ _570_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.02    0.19    0.26    1.27 ^ _570_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _282_ (net)
                  0.19    0.00    1.27 ^ _347_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     3    0.22    0.44    0.45    1.72 ^ _347_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _041_ (net)
                  0.44    0.00    1.72 ^ _350_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
     3    0.05    0.23    0.15    1.87 v _350_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
                                         _044_ (net)
                  0.23    0.00    1.87 v _388_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.03    0.10    0.23    2.10 v _388_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _082_ (net)
                  0.10    0.00    2.10 v _393_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
    10    0.33    1.81    1.03    3.13 ^ _393_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
                                         _087_ (net)
                  1.81    0.00    3.13 ^ _398_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.03    0.60    0.25    3.38 v _398_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _092_ (net)
                  0.60    0.00    3.38 v _408_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
     2    0.10    0.79    0.59    3.98 ^ _408_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai32_4)
                                         _102_ (net)
                  0.79    0.00    3.98 ^ _490_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.03    0.17    0.29    4.26 ^ _490_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _167_ (net)
                  0.17    0.00    4.26 ^ _491_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     5    0.08    0.17    0.14    4.40 v _491_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _168_ (net)
                  0.17    0.00    4.40 v _493_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     1    0.08    0.19    0.38    4.78 ^ _493_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _169_ (net)
                  0.19    0.00    4.78 ^ _494_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     1    0.09    0.20    0.45    5.23 v _494_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         net84 (net)
                  0.20    0.00    5.23 v output84/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.73    5.96 v output84/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         sum[25] (net)
                  0.14    0.00    5.96 v sum[25] (out)
                                  5.96   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.9872221350669861

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3526

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.21012771129608154

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.5406000018119812

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.3887

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          7.21e-11   3.94e-11   9.23e-08   9.24e-08  39.4%
Clock                  0.00e+00   0.00e+00   1.42e-07   1.42e-07  60.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.21e-11   3.94e-11   2.34e-07   2.35e-07 100.0%
                           0.0%       0.0%     100.0%
