Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Wed Jun 28 17:21:57 2017
| Host         : HyperSilicon running 64-bit CentOS release 6.4 (Final)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file jtag_axi_wrapper_timing_summary_routed.rpt -rpx jtag_axi_wrapper_timing_summary_routed.rpx
| Design       : jtag_axi_wrapper
| Device       : 7z045-ffv900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.017        0.000                      0                34734        0.057        0.000                      0                34566        0.953        0.000                       0                 17154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                              ------------         ----------      --------------
GT_DIFF_REFCLK1_clk_p                                                                                                                                                                              {0.000 4.000}        8.000           125.000         
INIT_DIFF_CLK_clk_p                                                                                                                                                                                {0.000 5.000}        10.000          100.000         
clk_fpga_0                                                                                                                                                                                         {0.000 10.000}       20.000          50.000          
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                            {0.000 16.500}       33.000          30.303          
diff_clock_rtl_clk_p                                                                                                                                                                               {0.000 5.000}        10.000          100.000         
  clk_out1_jtag_axi_clk_wiz_0                                                                                                                                                                      {0.000 3.333}        6.667           150.000         
  clkfbout_jtag_axi_clk_wiz_0                                                                                                                                                                      {0.000 10.000}       20.000          50.000          
jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {0.000 2.560}        5.120           195.313         
jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK  {0.000 2.560}        5.120           195.313         
  clkfbout                                                                                                                                                                                         {0.000 2.560}        5.120           195.313         
  sync_clk_i                                                                                                                                                                                       {0.000 2.560}        5.120           195.313         
  user_clk_i                                                                                                                                                                                       {0.000 5.120}        10.240          97.656          
jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK                                    {0.000 2.560}        5.120           195.313         
jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/TXOUTCLK                                    {0.000 2.560}        5.120           195.313         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GT_DIFF_REFCLK1_clk_p                                                                                                                                                                                    7.000        0.000                      0                   24        0.172        0.000                      0                   24        3.358        0.000                       0                    34  
INIT_DIFF_CLK_clk_p                                                                                                                                                                                      5.745        0.000                      0                 1040        0.077        0.000                      0                 1040        4.358        0.000                       0                   594  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                 29.506        0.000                      0                  702        0.057        0.000                      0                  702       15.732        0.000                       0                   391  
diff_clock_rtl_clk_p                                                                                                                                                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_jtag_axi_clk_wiz_0                                                                                                                                                                            1.059        0.000                      0                21537        0.062        0.000                      0                21537        0.953        0.000                       0                 11190  
  clkfbout_jtag_axi_clk_wiz_0                                                                                                                                                                                                                                                                                                                       18.592        0.000                       0                     3  
jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK        1.125        0.000                      0                 1177        0.104        0.000                      0                 1177        1.918        0.000                       0                   607  
jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK                                                                                                                                                    1.060        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                                                                           4.049        0.000                       0                     2  
  sync_clk_i                                                                                                                                                                                             2.587        0.000                      0                  128        0.108        0.000                      0                  128        2.018        0.000                       0                    70  
  user_clk_i                                                                                                                                                                                             4.174        0.000                      0                 7395        0.075        0.000                      0                 7395        4.036        0.000                       0                  3652  
jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK                                          1.017        0.000                      0                 1177        0.078        0.000                      0                 1177        1.918        0.000                       0                   607  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
user_clk_i                   clk_out1_jtag_axi_clk_wiz_0        5.854        0.000                      0                   84                                                                        
clk_out1_jtag_axi_clk_wiz_0  user_clk_i                         9.132        0.000                      0                   84                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        INIT_DIFF_CLK_clk_p                                                      INIT_DIFF_CLK_clk_p                                                            4.751        0.000                      0                   97        0.871        0.000                      0                   97  
**async_default**                                                        clk_out1_jtag_axi_clk_wiz_0                                              clk_out1_jtag_axi_clk_wiz_0                                                    2.188        0.000                      0                  813        0.223        0.000                      0                  813  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.525        0.000                      0                  100        0.254        0.000                      0                  100  
**async_default**                                                        user_clk_i                                                               user_clk_i                                                                     7.938        0.000                      0                  376        0.286        0.000                      0                  376  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GT_DIFF_REFCLK1_clk_p
  To Clock:  GT_DIFF_REFCLK1_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.000ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.204ns (23.335%)  route 0.670ns (76.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    1.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.407     3.762    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X162Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y47        FDRE (Prop_fdre_C_Q)         0.204     3.966 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg5/Q
                         net (fo=2, routed)           0.670     4.636    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync5
    SLICE_X162Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X162Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg6/C
                         clock pessimism              1.083    11.762    
                         clock uncertainty           -0.035    11.727    
    SLICE_X162Y47        FDRE (Setup_fdre_C_D)       -0.090    11.637    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         11.637    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  7.000    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    1.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.406     3.761    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y48        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y48        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.761 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.761    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X160Y48        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y48        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.082    11.761    
                         clock uncertainty           -0.035    11.726    
    SLICE_X160Y48        FDRE (Setup_fdre_C_D)        0.064    11.790    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         11.790    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    1.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.406     3.761    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y47        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y47        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.761 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.761    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X160Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.082    11.761    
                         clock uncertainty           -0.035    11.726    
    SLICE_X160Y47        FDRE (Setup_fdre_C_D)        0.064    11.790    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         11.790    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    1.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.406     3.761    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y49        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.761 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.761    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X160Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X160Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.082    11.761    
                         clock uncertainty           -0.035    11.726    
    SLICE_X160Y49        FDRE (Setup_fdre_C_D)        0.064    11.790    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         11.790    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    1.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.406     3.761    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X160Y46        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y46        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.761 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.761    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X160Y46        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X160Y46        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.082    11.761    
                         clock uncertainty           -0.035    11.726    
    SLICE_X160Y46        FDRE (Setup_fdre_C_D)        0.064    11.790    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         11.790    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.116ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.204ns (26.883%)  route 0.555ns (73.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    1.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.407     3.762    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y47        FDRE (Prop_fdre_C_Q)         0.204     3.966 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/Q
                         net (fo=2, routed)           0.555     4.521    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync5
    SLICE_X163Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg6/C
                         clock pessimism              1.083    11.762    
                         clock uncertainty           -0.035    11.727    
    SLICE_X163Y47        FDRE (Setup_fdre_C_D)       -0.090    11.637    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         11.637    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  7.116    

Slack (MET) :             7.118ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.223ns (26.934%)  route 0.605ns (73.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    1.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.407     3.762    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X162Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y47        FDRE (Prop_fdre_C_Q)         0.223     3.985 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg2/Q
                         net (fo=1, routed)           0.605     4.590    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync2
    SLICE_X162Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X162Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg3/C
                         clock pessimism              1.083    11.762    
                         clock uncertainty           -0.035    11.727    
    SLICE_X162Y47        FDRE (Setup_fdre_C_D)       -0.019    11.708    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         11.708    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                  7.118    

Slack (MET) :             7.147ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.223ns (27.924%)  route 0.576ns (72.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    1.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.407     3.762    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y47        FDRE (Prop_fdre_C_Q)         0.223     3.985 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg2/Q
                         net (fo=1, routed)           0.576     4.561    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync2
    SLICE_X163Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
                         clock pessimism              1.083    11.762    
                         clock uncertainty           -0.035    11.727    
    SLICE_X163Y47        FDRE (Setup_fdre_C_D)       -0.019    11.708    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         11.708    
                         arrival time                          -4.561    
  -------------------------------------------------------------------
                         slack                                  7.147    

Slack (MET) :             7.150ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.204ns (28.170%)  route 0.520ns (71.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    1.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.407     3.762    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X162Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y47        FDRE (Prop_fdre_C_Q)         0.204     3.966 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg3/Q
                         net (fo=1, routed)           0.520     4.486    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync3
    SLICE_X162Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X162Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg4/C
                         clock pessimism              1.083    11.762    
                         clock uncertainty           -0.035    11.727    
    SLICE_X162Y47        FDRE (Setup_fdre_C_D)       -0.090    11.637    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         11.637    
                         arrival time                          -4.486    
  -------------------------------------------------------------------
                         slack                                  7.150    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_DIFF_REFCLK1_clk_p rise@8.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.223ns (27.750%)  route 0.581ns (72.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    3.762ns
    Clock Pessimism Removal (CPR):    1.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.407     3.762    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y47        FDRE (Prop_fdre_C_Q)         0.223     3.985 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg4/Q
                         net (fo=1, routed)           0.581     4.566    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync4
    SLICE_X163Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      8.000     8.000 r  
    AF10                                              0.000     8.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     8.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     8.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          1.261    10.679    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X163Y47        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
                         clock pessimism              1.083    11.762    
                         clock uncertainty           -0.035    11.727    
    SLICE_X163Y47        FDRE (Setup_fdre_C_D)       -0.008    11.719    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -4.566    
  -------------------------------------------------------------------
                         slack                                  7.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.532     0.973    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y48        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y48        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.244 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.244    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X160Y48        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.741     1.473    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y48        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.500     0.973    
    SLICE_X160Y48        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.072    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.532     0.973    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y47        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y47        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.244 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.244    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X160Y47        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.741     1.473    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y47        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.500     0.973    
    SLICE_X160Y47        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.072    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.532     0.973    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y49        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.244 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.244    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.741     1.473    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.500     0.973    
    SLICE_X160Y49        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.072    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.531     0.972    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X160Y46        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y46        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.243 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.243    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X160Y46        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.740     1.472    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X160Y46        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.500     0.972    
    SLICE_X160Y46        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.071    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.532     0.973    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y48        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y48        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.249 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.249    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X160Y48        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.741     1.473    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y48        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.500     0.973    
    SLICE_X160Y48        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.075    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.532     0.973    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y47        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y47        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.249 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.249    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X160Y47        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.741     1.473    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y47        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.500     0.973    
    SLICE_X160Y47        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.075    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.532     0.973    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y49        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.249 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.249    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.741     1.473    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X160Y49        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.500     0.973    
    SLICE_X160Y49        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.075    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.531     0.972    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X160Y46        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y46        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.248 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.248    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X160Y46        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.740     1.472    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X160Y46        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.500     0.972    
    SLICE_X160Y46        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.074    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.532     0.973    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y47        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y47        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.249 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.249    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X160Y47        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.741     1.473    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gt_refclk1_n
    SLICE_X160Y47        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.500     0.973    
    SLICE_X160Y47        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.067    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_DIFF_REFCLK1_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_DIFF_REFCLK1_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_DIFF_REFCLK1_clk_p rise@0.000ns - GT_DIFF_REFCLK1_clk_p rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.531     0.972    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X160Y46        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y46        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.248 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.248    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X160Y46        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_DIFF_REFCLK1_clk_p rise edge)
                                                      0.000     0.000 r  
    AF10                                              0.000     0.000 r  GT_DIFF_REFCLK1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    GT_DIFF_REFCLK1_clk_p
    AF10                 IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GT_DIFF_REFCLK1_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/gt_refclk1_p
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/O
                         net (fo=33, routed)          0.740     1.472    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gt_refclk1
    SLICE_X160Y46        SRLC32E                                      r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.500     0.972    
    SLICE_X160Y46        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.066    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GT_DIFF_REFCLK1_clk_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GT_DIFF_REFCLK1_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y6  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         8.000       6.507      GTXE2_COMMON_X0Y1   jtag_axi_i/aurora_64b66b_0/inst/gt_common_support/gtxe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y1    jtag_axi_i/aurora_64b66b_0/inst/IBUFDS_GTXE2_CLK1/I
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X162Y47       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X162Y47       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X162Y47       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X163Y47       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X163Y47       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X163Y47       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/data_sync_reg5/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y46       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y46       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y46       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y46       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y49       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y46       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y46       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y46       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y46       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y48       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y48       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X160Y48       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  INIT_DIFF_CLK_clk_p
  To Clock:  INIT_DIFF_CLK_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        5.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.266ns (7.554%)  route 3.255ns (92.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 13.848 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.495     4.509    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X151Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y55        FDRE (Prop_fdre_C_Q)         0.223     4.732 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/Q
                         net (fo=3, routed)           2.679     7.411    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FSM_RESETDONE_reg
    SLICE_X113Y160       LUT6 (Prop_lut6_I0_O)        0.043     7.454 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1/O
                         net (fo=24, routed)          0.577     8.031    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0
    SLICE_X112Y165       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.101    13.848    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/init_clk_n
    SLICE_X112Y165       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[20]/C
                         clock pessimism              0.267    14.115    
                         clock uncertainty           -0.035    14.080    
    SLICE_X112Y165       FDRE (Setup_fdre_C_R)       -0.304    13.776    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[20]
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.266ns (7.554%)  route 3.255ns (92.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 13.848 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.495     4.509    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X151Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y55        FDRE (Prop_fdre_C_Q)         0.223     4.732 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/Q
                         net (fo=3, routed)           2.679     7.411    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FSM_RESETDONE_reg
    SLICE_X113Y160       LUT6 (Prop_lut6_I0_O)        0.043     7.454 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1/O
                         net (fo=24, routed)          0.577     8.031    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0
    SLICE_X112Y165       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.101    13.848    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/init_clk_n
    SLICE_X112Y165       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[21]/C
                         clock pessimism              0.267    14.115    
                         clock uncertainty           -0.035    14.080    
    SLICE_X112Y165       FDRE (Setup_fdre_C_R)       -0.304    13.776    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[21]
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.266ns (7.554%)  route 3.255ns (92.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 13.848 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.495     4.509    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X151Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y55        FDRE (Prop_fdre_C_Q)         0.223     4.732 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/Q
                         net (fo=3, routed)           2.679     7.411    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FSM_RESETDONE_reg
    SLICE_X113Y160       LUT6 (Prop_lut6_I0_O)        0.043     7.454 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1/O
                         net (fo=24, routed)          0.577     8.031    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0
    SLICE_X112Y165       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.101    13.848    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/init_clk_n
    SLICE_X112Y165       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[22]/C
                         clock pessimism              0.267    14.115    
                         clock uncertainty           -0.035    14.080    
    SLICE_X112Y165       FDRE (Setup_fdre_C_R)       -0.304    13.776    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[22]
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.266ns (7.554%)  route 3.255ns (92.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 13.848 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.495     4.509    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X151Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y55        FDRE (Prop_fdre_C_Q)         0.223     4.732 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/Q
                         net (fo=3, routed)           2.679     7.411    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FSM_RESETDONE_reg
    SLICE_X113Y160       LUT6 (Prop_lut6_I0_O)        0.043     7.454 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1/O
                         net (fo=24, routed)          0.577     8.031    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0
    SLICE_X112Y165       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.101    13.848    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/init_clk_n
    SLICE_X112Y165       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[23]/C
                         clock pessimism              0.267    14.115    
                         clock uncertainty           -0.035    14.080    
    SLICE_X112Y165       FDRE (Setup_fdre_C_R)       -0.304    13.776    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[23]
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.266ns (7.742%)  route 3.170ns (92.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.495     4.509    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X151Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y55        FDRE (Prop_fdre_C_Q)         0.223     4.732 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/Q
                         net (fo=3, routed)           2.679     7.411    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FSM_RESETDONE_reg
    SLICE_X113Y160       LUT6 (Prop_lut6_I0_O)        0.043     7.454 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1/O
                         net (fo=24, routed)          0.491     7.945    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0
    SLICE_X112Y164       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.102    13.849    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/init_clk_n
    SLICE_X112Y164       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[16]/C
                         clock pessimism              0.267    14.116    
                         clock uncertainty           -0.035    14.081    
    SLICE_X112Y164       FDRE (Setup_fdre_C_R)       -0.304    13.777    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[16]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.266ns (7.742%)  route 3.170ns (92.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.495     4.509    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X151Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y55        FDRE (Prop_fdre_C_Q)         0.223     4.732 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/Q
                         net (fo=3, routed)           2.679     7.411    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FSM_RESETDONE_reg
    SLICE_X113Y160       LUT6 (Prop_lut6_I0_O)        0.043     7.454 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1/O
                         net (fo=24, routed)          0.491     7.945    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0
    SLICE_X112Y164       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.102    13.849    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/init_clk_n
    SLICE_X112Y164       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[17]/C
                         clock pessimism              0.267    14.116    
                         clock uncertainty           -0.035    14.081    
    SLICE_X112Y164       FDRE (Setup_fdre_C_R)       -0.304    13.777    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[17]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.266ns (7.742%)  route 3.170ns (92.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.495     4.509    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X151Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y55        FDRE (Prop_fdre_C_Q)         0.223     4.732 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/Q
                         net (fo=3, routed)           2.679     7.411    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FSM_RESETDONE_reg
    SLICE_X113Y160       LUT6 (Prop_lut6_I0_O)        0.043     7.454 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1/O
                         net (fo=24, routed)          0.491     7.945    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0
    SLICE_X112Y164       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.102    13.849    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/init_clk_n
    SLICE_X112Y164       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[18]/C
                         clock pessimism              0.267    14.116    
                         clock uncertainty           -0.035    14.081    
    SLICE_X112Y164       FDRE (Setup_fdre_C_R)       -0.304    13.777    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[18]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.266ns (7.742%)  route 3.170ns (92.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 13.849 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.495     4.509    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X151Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y55        FDRE (Prop_fdre_C_Q)         0.223     4.732 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/Q
                         net (fo=3, routed)           2.679     7.411    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FSM_RESETDONE_reg
    SLICE_X113Y160       LUT6 (Prop_lut6_I0_O)        0.043     7.454 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1/O
                         net (fo=24, routed)          0.491     7.945    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0
    SLICE_X112Y164       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.102    13.849    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/init_clk_n
    SLICE_X112Y164       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[19]/C
                         clock pessimism              0.267    14.116    
                         clock uncertainty           -0.035    14.081    
    SLICE_X112Y164       FDRE (Setup_fdre_C_R)       -0.304    13.777    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[19]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.266ns (7.949%)  route 3.080ns (92.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 13.850 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.495     4.509    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X151Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y55        FDRE (Prop_fdre_C_Q)         0.223     4.732 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/Q
                         net (fo=3, routed)           2.679     7.411    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FSM_RESETDONE_reg
    SLICE_X113Y160       LUT6 (Prop_lut6_I0_O)        0.043     7.454 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1/O
                         net (fo=24, routed)          0.402     7.856    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0
    SLICE_X112Y163       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.103    13.850    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/init_clk_n
    SLICE_X112Y163       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[12]/C
                         clock pessimism              0.267    14.117    
                         clock uncertainty           -0.035    14.082    
    SLICE_X112Y163       FDRE (Setup_fdre_C_R)       -0.304    13.778    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[12]
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 0.266ns (7.949%)  route 3.080ns (92.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns = ( 13.850 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.495     4.509    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X151Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y55        FDRE (Prop_fdre_C_Q)         0.223     4.732 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/FSM_RESETDONE_reg/Q
                         net (fo=3, routed)           2.679     7.411    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/FSM_RESETDONE_reg
    SLICE_X113Y160       LUT6 (Prop_lut6_I0_O)        0.043     7.454 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1/O
                         net (fo=24, routed)          0.402     7.856    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r[0]_i_1_n_0
    SLICE_X112Y163       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.103    13.850    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/init_clk_n
    SLICE_X112Y163       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[13]/C
                         clock pessimism              0.267    14.117    
                         clock uncertainty           -0.035    14.082    
    SLICE_X112Y163       FDRE (Setup_fdre_C_R)       -0.304    13.778    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/count_for_reset_r_reg[13]
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  5.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.038%)  route 0.144ns (58.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.548     2.026    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/aurora_init_clk
    SLICE_X111Y152       FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y152       FDRE (Prop_fdre_C_Q)         0.100     2.126 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[0]/Q
                         net (fo=1, routed)           0.144     2.270    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg_n_0_[0]
    SLICE_X110Y154       SRLC32E                                      r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.753     2.392    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/aurora_init_clk
    SLICE_X110Y154       SRLC32E                                      r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
                         clock pessimism             -0.353     2.039    
    SLICE_X110Y154       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     2.193    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/gt_rst_r_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18/D
                            (rising edge-triggered cell SRLC32E clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.147%)  route 0.103ns (50.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.545     2.023    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLICE_X111Y160       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/gt_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y160       FDRE (Prop_fdre_C_Q)         0.100     2.123 r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/gt_rst_r_reg/Q
                         net (fo=2, routed)           0.103     2.227    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/gt_rst_r
    SLICE_X110Y160       SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.751     2.390    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLICE_X110Y160       SRLC32E                                      r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18/CLK
                         clock pessimism             -0.356     2.034    
    SLICE_X110Y160       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.136    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/ack_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/ack_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.042%)  route 0.169ns (56.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.712     2.190    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/init_clk
    SLICE_X162Y48        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/ack_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDRE (Prop_fdre_C_Q)         0.100     2.290 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/ack_sync_reg6/Q
                         net (fo=1, routed)           0.169     2.460    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/ack_sync6
    SLICE_X163Y51        LUT4 (Prop_lut4_I1_O)        0.028     2.488 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/ack_flag_i_1/O
                         net (fo=1, routed)           0.000     2.488    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/ack_flag_i_1_n_0
    SLICE_X163Y51        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/ack_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.882     2.521    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/init_clk
    SLICE_X163Y51        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/ack_flag_reg/C
                         clock pessimism             -0.189     2.332    
    SLICE_X163Y51        FDRE (Hold_fdre_C_D)         0.060     2.392    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/ack_flag_reg
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.659     2.137    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/init_clk_n
    SLICE_X155Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y55        FDRE (Prop_fdre_C_Q)         0.100     2.237 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.292    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X155Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.881     2.520    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/init_clk_n
    SLICE_X155Y55        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg/C
                         clock pessimism             -0.383     2.137    
    SLICE_X155Y55        FDRE (Hold_fdre_C_D)         0.047     2.184    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.660     2.138    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/init_clk_n
    SLICE_X163Y51        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y51        FDRE (Prop_fdre_C_Q)         0.100     2.238 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.293    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X163Y51        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.882     2.521    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/init_clk_n
    SLICE_X163Y51        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg2_reg/C
                         clock pessimism             -0.383     2.138    
    SLICE_X163Y51        FDRE (Hold_fdre_C_D)         0.047     2.185    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_txusrclk_gtx_reset_comb/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.545     2.023    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLICE_X111Y160       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y160       FDRE (Prop_fdre_C_Q)         0.100     2.123 r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[0]/Q
                         net (fo=2, routed)           0.055     2.178    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r[0]
    SLICE_X111Y160       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.751     2.390    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/out
    SLICE_X111Y160       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[1]/C
                         clock pessimism             -0.367     2.023    
    SLICE_X111Y160       FDRE (Hold_fdre_C_D)         0.047     2.070    jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/debounce_gt_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.658     2.136    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/init_clk
    SLICE_X159Y90        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y90        FDRE (Prop_fdre_C_Q)         0.100     2.236 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.291    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to
    SLICE_X159Y90        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.880     2.519    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/init_clk
    SLICE_X159Y90        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg2_reg/C
                         clock pessimism             -0.383     2.136    
    SLICE_X159Y90        FDRE (Hold_fdre_C_D)         0.047     2.183    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.654     2.132    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/init_clk
    SLICE_X163Y83        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y83        FDRE (Prop_fdre_C_Q)         0.100     2.232 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.287    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to
    SLICE_X163Y83        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.874     2.513    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/init_clk
    SLICE_X163Y83        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg/C
                         clock pessimism             -0.381     2.132    
    SLICE_X163Y83        FDRE (Hold_fdre_C_D)         0.047     2.179    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.658     2.136    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/init_clk
    SLICE_X163Y90        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y90        FDRE (Prop_fdre_C_Q)         0.100     2.236 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.291    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to
    SLICE_X163Y90        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.880     2.519    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/init_clk
    SLICE_X163Y90        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg2_reg/C
                         clock pessimism             -0.383     2.136    
    SLICE_X163Y90        FDRE (Hold_fdre_C_D)         0.047     2.183    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rxresetdone/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             INIT_DIFF_CLK_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.653     2.131    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_plllock/init_clk
    SLICE_X163Y82        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y82        FDRE (Prop_fdre_C_Q)         0.100     2.231 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.286    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to
    SLICE_X163Y82        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.873     2.512    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_plllock/init_clk
    SLICE_X163Y82        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg2_reg/C
                         clock pessimism             -0.381     2.131    
    SLICE_X163Y82        FDRE (Hold_fdre_C_D)         0.047     2.178    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_plllock/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         INIT_DIFF_CLK_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { INIT_DIFF_CLK_clk_p }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y6  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y1   jtag_axi_i/aurora_64b66b_0/inst/gt_common_support/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.409         10.000      8.592      BUFGCTRL_X0Y17      jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/I
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X147Y73       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[2]/C
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X147Y74       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X112Y156      jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/gt_reset_i_delayed_r1_reg/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X159Y90       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg2_reg/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X159Y90       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_mmcm_lock/stg3_reg/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X163Y83       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_plllock/stg2_reg/C
Low Pulse Width   Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X110Y160      jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X110Y160      jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18/CLK
Low Pulse Width   Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X138Y139      jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X138Y139      jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30/CLK
Low Pulse Width   Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X138Y139      jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X138Y139      jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X138Y139      jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[64]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X138Y139      jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[64]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X138Y139      jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[96]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X138Y139      jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[96]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X110Y154      jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30/CLK
High Pulse Width  Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X110Y154      jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X110Y154      jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[64]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X110Y154      jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[96]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK                    n/a            0.642         5.000       4.358      SLICE_X102Y173      jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X110Y154      jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[126]_srl30/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X110Y154      jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[32]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X110Y154      jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[64]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X110Y154      jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_stage_reg[96]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK                   n/a            0.642         5.000       4.358      SLICE_X110Y160      jtag_axi_i/aurora_64b66b_0/inst/support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.728ns (21.132%)  route 2.717ns (78.868%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 37.977 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.392     7.408    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X83Y278        LUT5 (Prop_lut5_I1_O)        0.126     7.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.435     7.969    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X80Y278        LUT6 (Prop_lut6_I3_O)        0.043     8.012 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     8.012    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X80Y278        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.271 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.271    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X80Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          0.890     9.214    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X88Y282        LUT5 (Prop_lut5_I3_O)        0.043     9.257 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.257    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[3]
    SLICE_X88Y282        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.335    37.977    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y282        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]/C
                         clock pessimism              0.787    38.764    
                         clock uncertainty           -0.035    38.729    
    SLICE_X88Y282        FDRE (Setup_fdre_C_D)        0.033    38.762    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         38.762    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                 29.506    

Slack (MET) :             29.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.728ns (21.196%)  route 2.707ns (78.804%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 37.976 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.392     7.408    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X83Y278        LUT5 (Prop_lut5_I1_O)        0.126     7.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.435     7.969    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X80Y278        LUT6 (Prop_lut6_I3_O)        0.043     8.012 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     8.012    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X80Y278        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.271 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.271    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X80Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          0.879     9.203    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X88Y280        LUT5 (Prop_lut5_I3_O)        0.043     9.246 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.246    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X88Y280        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.334    37.976    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y280        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.787    38.763    
                         clock uncertainty           -0.035    38.728    
    SLICE_X88Y280        FDRE (Setup_fdre_C_D)        0.034    38.762    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.762    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                 29.516    

Slack (MET) :             29.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.728ns (21.228%)  route 2.701ns (78.772%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 37.976 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.392     7.408    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X83Y278        LUT5 (Prop_lut5_I1_O)        0.126     7.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.435     7.969    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X80Y278        LUT6 (Prop_lut6_I3_O)        0.043     8.012 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     8.012    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X80Y278        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.271 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.271    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X80Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          0.874     9.198    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X88Y280        LUT5 (Prop_lut5_I3_O)        0.043     9.241 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.241    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X88Y280        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.334    37.976    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y280        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.787    38.763    
                         clock uncertainty           -0.035    38.728    
    SLICE_X88Y280        FDRE (Setup_fdre_C_D)        0.033    38.761    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         38.761    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                 29.520    

Slack (MET) :             29.540ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.728ns (21.186%)  route 2.708ns (78.814%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 37.980 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.392     7.408    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X83Y278        LUT5 (Prop_lut5_I1_O)        0.126     7.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.435     7.969    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X80Y278        LUT6 (Prop_lut6_I3_O)        0.043     8.012 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     8.012    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X80Y278        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.271 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.271    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X80Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          0.881     9.205    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X87Y282        LUT6 (Prop_lut6_I4_O)        0.043     9.248 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.248    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.338    37.980    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.809    38.789    
                         clock uncertainty           -0.035    38.754    
    SLICE_X87Y282        FDRE (Setup_fdre_C_D)        0.034    38.788    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.788    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                 29.540    

Slack (MET) :             29.564ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.728ns (21.149%)  route 2.714ns (78.851%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 37.980 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.392     7.408    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X83Y278        LUT5 (Prop_lut5_I1_O)        0.126     7.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.435     7.969    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X80Y278        LUT6 (Prop_lut6_I3_O)        0.043     8.012 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     8.012    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X80Y278        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.271 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.271    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X80Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          0.887     9.211    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X86Y282        LUT5 (Prop_lut5_I3_O)        0.043     9.254 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.254    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[2]
    SLICE_X86Y282        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.338    37.980    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y282        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/C
                         clock pessimism              0.809    38.789    
                         clock uncertainty           -0.035    38.754    
    SLICE_X86Y282        FDRE (Setup_fdre_C_D)        0.064    38.818    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         38.818    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                 29.564    

Slack (MET) :             29.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.728ns (21.796%)  route 2.612ns (78.204%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 37.977 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.392     7.408    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X83Y278        LUT5 (Prop_lut5_I1_O)        0.126     7.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.435     7.969    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X80Y278        LUT6 (Prop_lut6_I3_O)        0.043     8.012 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     8.012    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X80Y278        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.271 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.271    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X80Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          0.785     9.109    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X88Y282        LUT5 (Prop_lut5_I3_O)        0.043     9.152 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.152    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[1]
    SLICE_X88Y282        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.335    37.977    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y282        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/C
                         clock pessimism              0.787    38.764    
                         clock uncertainty           -0.035    38.729    
    SLICE_X88Y282        FDRE (Setup_fdre_C_D)        0.034    38.763    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         38.763    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                 29.612    

Slack (MET) :             29.649ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.728ns (21.692%)  route 2.628ns (78.308%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 37.978 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.392     7.408    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X83Y278        LUT5 (Prop_lut5_I1_O)        0.126     7.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.435     7.969    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X80Y278        LUT6 (Prop_lut6_I3_O)        0.043     8.012 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     8.012    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X80Y278        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.271 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.271    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X80Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          0.801     9.125    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X86Y279        LUT5 (Prop_lut5_I3_O)        0.043     9.168 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.000     9.168    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[6]
    SLICE_X86Y279        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.336    37.978    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y279        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.809    38.787    
                         clock uncertainty           -0.035    38.752    
    SLICE_X86Y279        FDRE (Setup_fdre_C_D)        0.064    38.816    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         38.816    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                 29.649    

Slack (MET) :             29.669ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.728ns (22.015%)  route 2.579ns (77.985%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 37.980 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.392     7.408    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X83Y278        LUT5 (Prop_lut5_I1_O)        0.126     7.534 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_24/O
                         net (fo=2, routed)           0.435     7.969    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[8]
    SLICE_X80Y278        LUT6 (Prop_lut6_I3_O)        0.043     8.012 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12/O
                         net (fo=1, routed)           0.000     8.012    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_12_n_0
    SLICE_X80Y278        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.271 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.271    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X80Y279        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.324 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          0.751     9.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X87Y282        LUT5 (Prop_lut5_I1_O)        0.043     9.118 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.118    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.338    37.980    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y282        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.809    38.789    
                         clock uncertainty           -0.035    38.754    
    SLICE_X87Y282        FDRE (Setup_fdre_C_D)        0.033    38.787    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                 29.669    

Slack (MET) :             29.671ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.483ns (15.453%)  route 2.643ns (84.547%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 37.973 - 33.000 ) 
    Source Clock Delay      (SCD):    5.816ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.540     5.816    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X82Y265        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y265        FDRE (Prop_fdre_C_Q)         0.259     6.075 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.483     6.558    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][2]
    SLICE_X82Y265        LUT6 (Prop_lut6_I2_O)        0.043     6.601 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.442     7.043    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/empty_fwft_i_reg
    SLICE_X81Y265        LUT5 (Prop_lut5_I4_O)        0.043     7.086 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_8/O
                         net (fo=1, routed)           0.333     7.419    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_8_n_0
    SLICE_X83Y268        LUT6 (Prop_lut6_I0_O)        0.043     7.462 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_4/O
                         net (fo=1, routed)           0.685     8.147    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/shift_reg_in_reg[17]
    SLICE_X83Y273        LUT6 (Prop_lut6_I2_O)        0.043     8.190 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/iTDO_i_2/O
                         net (fo=1, routed)           0.312     8.503    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]_0
    SLICE_X83Y274        LUT4 (Prop_lut4_I3_O)        0.052     8.555 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.387     8.942    dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X84Y275        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.331    37.973    dbg_hub/inst/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X84Y275        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.787    38.760    
                         clock uncertainty           -0.035    38.725    
    SLICE_X84Y275        FDRE (Setup_fdre_C_D)       -0.112    38.613    dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         38.613    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                 29.671    

Slack (MET) :             29.733ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.474ns (14.865%)  route 2.715ns (85.135%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.983ns = ( 37.983 - 33.000 ) 
    Source Clock Delay      (SCD):    5.816ns
    Clock Pessimism Removal (CPR):    0.809ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.540     5.816    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X82Y265        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y265        FDRE (Prop_fdre_C_Q)         0.259     6.075 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.483     6.558    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][2]
    SLICE_X82Y265        LUT6 (Prop_lut6_I2_O)        0.043     6.601 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.353     6.954    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X81Y265        LUT3 (Prop_lut3_I2_O)        0.043     6.997 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.393     7.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X80Y266        LUT4 (Prop_lut4_I1_O)        0.043     7.433 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.555     7.988    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X75Y266        LUT6 (Prop_lut6_I0_O)        0.043     8.031 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.435     8.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X73Y266        LUT6 (Prop_lut6_I0_O)        0.043     8.509 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.496     9.005    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X80Y266        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.341    37.983    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X80Y266        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.809    38.792    
                         clock uncertainty           -0.035    38.757    
    SLICE_X80Y266        FDPE (Setup_fdpe_C_D)       -0.019    38.738    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         38.738    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                 29.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.689     3.055    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y263        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y263        FDCE (Prop_fdce_C_Q)         0.100     3.155 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.100     3.255    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X82Y263        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.934     3.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X82Y263        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.620     3.066    
    SLICE_X82Y263        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.198    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.132%)  route 0.104ns (50.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.687     3.053    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X84Y262        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y262        FDCE (Prop_fdce_C_Q)         0.100     3.153 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.104     3.257    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X86Y262        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.932     3.684    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y262        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.618     3.066    
    SLICE_X86Y262        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.195    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.265%)  route 0.099ns (49.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.689     3.055    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X81Y263        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y263        FDRE (Prop_fdre_C_Q)         0.100     3.155 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.099     3.254    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_din_temp
    SLICE_X78Y263        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.936     3.688    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X78Y263        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                         clock pessimism             -0.599     3.089    
    SLICE_X78Y263        FDRE (Hold_fdre_C_D)         0.059     3.148    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.694     3.060    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X71Y266        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y266        FDCE (Prop_fdce_C_Q)         0.100     3.160 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     3.215    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X71Y266        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.938     3.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X71Y266        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.630     3.060    
    SLICE_X71Y266        FDCE (Hold_fdce_C_D)         0.047     3.107    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.107    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.689     3.055    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X81Y264        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y264        FDPE (Prop_fdpe_C_Q)         0.100     3.155 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     3.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X81Y264        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.934     3.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X81Y264        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.631     3.055    
    SLICE_X81Y264        FDPE (Hold_fdpe_C_D)         0.047     3.102    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -3.102    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.686     3.052    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X85Y263        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y263        FDCE (Prop_fdce_C_Q)         0.100     3.152 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     3.207    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X85Y263        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.931     3.683    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X85Y263        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.631     3.052    
    SLICE_X85Y263        FDCE (Hold_fdce_C_D)         0.047     3.099    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.681ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.684     3.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X88Y263        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y263        FDCE (Prop_fdce_C_Q)         0.100     3.150 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.058     3.208    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X88Y263        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.929     3.681    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X88Y263        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.631     3.050    
    SLICE_X88Y263        FDCE (Hold_fdce_C_D)         0.049     3.099    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.681ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.684     3.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X88Y263        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y263        FDCE (Prop_fdce_C_Q)         0.100     3.150 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.057     3.208    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X88Y263        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.929     3.681    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X88Y263        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.631     3.050    
    SLICE_X88Y263        FDCE (Hold_fdce_C_D)         0.047     3.097    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.097    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.691     3.057    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X72Y267        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y267        FDCE (Prop_fdce_C_Q)         0.100     3.157 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.057     3.215    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X72Y267        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.935     3.687    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X72Y267        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.630     3.057    
    SLICE_X72Y267        FDCE (Hold_fdce_C_D)         0.047     3.104    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.104    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.689     3.055    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X81Y263        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y263        FDRE (Prop_fdre_C_Q)         0.100     3.155 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     3.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X81Y263        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.934     3.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X81Y263        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.631     3.055    
    SLICE_X81Y263        FDRE (Hold_fdre_C_D)         0.044     3.099    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -3.099    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y4  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X80Y269  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X80Y269  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X82Y272  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X81Y271  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X82Y271  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X84Y271  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X83Y272  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X85Y271  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X84Y269  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y263  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y263  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y263  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y263  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y263  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y263  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y263  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y263  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y262  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y262  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y263  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y263  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y263  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y263  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y263  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y263  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y263  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y263  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y262  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X82Y262  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_rtl_clk_p
  To Clock:  diff_clock_rtl_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_rtl_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { diff_clock_rtl_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_jtag_axi_clk_wiz_0
  To Clock:  clk_out1_jtag_axi_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.953ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 0.328ns (5.908%)  route 5.224ns (94.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 5.105 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.162ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.549    -2.162    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X73Y260        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y260        FDRE (Prop_fdre_C_Q)         0.204    -1.958 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/Q
                         net (fo=78, routed)          5.224     3.266    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/s_di_o[13]
    SLICE_X28Y273        LUT6 (Prop_lut6_I1_O)        0.124     3.390 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow[13]_i_1__10/O
                         net (fo=1, routed)           0.000     3.390    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow[13]_i_1__10_n_0
    SLICE_X28Y273        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.387     5.105    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/s_dclk_o
    SLICE_X28Y273        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism             -0.609     4.496    
                         clock uncertainty           -0.080     4.415    
    SLICE_X28Y273        FDRE (Setup_fdre_C_D)        0.033     4.448    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                          4.448    
                         arrival time                          -3.390    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 0.266ns (4.823%)  route 5.249ns (95.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 5.111 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.552    -2.159    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X69Y259        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y259        FDRE (Prop_fdre_C_Q)         0.223    -1.936 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=78, routed)          5.249     3.313    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/s_di_o[12]
    SLICE_X28Y267        LUT6 (Prop_lut6_I1_O)        0.043     3.356 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow[12]_i_1__11/O
                         net (fo=1, routed)           0.000     3.356    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow[12]_i_1__11_n_0
    SLICE_X28Y267        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.393     5.111    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/s_dclk_o
    SLICE_X28Y267        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[12]/C
                         clock pessimism             -0.609     4.502    
                         clock uncertainty           -0.080     4.421    
    SLICE_X28Y267        FDRE (Setup_fdre_C_D)        0.033     4.454    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                          4.454    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.535ns (29.544%)  route 3.661ns (70.456%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 5.106 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.085ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.626    -2.085    jtag_axi_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.133    -0.952 f  jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=4, routed)           0.636    -0.316    jtag_axi_i/processing_system7_0/inst/M_AXI_GP0_AWID_FULL[3]
    SLICE_X27Y295        LUT3 (Prop_lut3_I2_O)        0.051    -0.265 r  jtag_axi_i/processing_system7_0/inst/M_AXI_GP0_AWID[5]_INST_0/O
                         net (fo=17, routed)          0.710     0.445    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/s_axi_awid[5]
    SLICE_X32Y287        LUT6 (Prop_lut6_I3_O)        0.136     0.581 f  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_3__2/O
                         net (fo=1, routed)           0.272     0.853    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_3__2_n_0
    SLICE_X32Y288        LUT6 (Prop_lut6_I4_O)        0.043     0.896 f  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_2__2/O
                         net (fo=3, routed)           0.376     1.272    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/aid_match_0
    SLICE_X31Y288        LUT5 (Prop_lut5_I4_O)        0.043     1.315 r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_21__0/O
                         net (fo=1, routed)           0.422     1.737    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_21__0_n_0
    SLICE_X34Y289        LUT4 (Prop_lut4_I1_O)        0.043     1.780 f  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_9__0/O
                         net (fo=1, routed)           0.671     2.451    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_9__0_n_0
    SLICE_X29Y279        LUT6 (Prop_lut6_I2_O)        0.043     2.494 r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_3/O
                         net (fo=3, routed)           0.285     2.779    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/valid_qual_i[1]
    SLICE_X28Y279        LUT6 (Prop_lut6_I0_O)        0.043     2.822 r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i[0]_i_1/O
                         net (fo=9, routed)           0.288     3.111    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X28Y277        FDRE                                         r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.388     5.106    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X28Y277        FDRE                                         r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism             -0.609     4.497    
                         clock uncertainty           -0.080     4.416    
    SLICE_X28Y277        FDRE (Setup_fdre_C_CE)      -0.201     4.215    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                          4.215    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.535ns (29.544%)  route 3.661ns (70.456%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 5.106 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.085ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.626    -2.085    jtag_axi_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.133    -0.952 f  jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=4, routed)           0.636    -0.316    jtag_axi_i/processing_system7_0/inst/M_AXI_GP0_AWID_FULL[3]
    SLICE_X27Y295        LUT3 (Prop_lut3_I2_O)        0.051    -0.265 r  jtag_axi_i/processing_system7_0/inst/M_AXI_GP0_AWID[5]_INST_0/O
                         net (fo=17, routed)          0.710     0.445    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/s_axi_awid[5]
    SLICE_X32Y287        LUT6 (Prop_lut6_I3_O)        0.136     0.581 f  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_3__2/O
                         net (fo=1, routed)           0.272     0.853    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_3__2_n_0
    SLICE_X32Y288        LUT6 (Prop_lut6_I4_O)        0.043     0.896 f  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_2__2/O
                         net (fo=3, routed)           0.376     1.272    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/aid_match_0
    SLICE_X31Y288        LUT5 (Prop_lut5_I4_O)        0.043     1.315 r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_21__0/O
                         net (fo=1, routed)           0.422     1.737    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_21__0_n_0
    SLICE_X34Y289        LUT4 (Prop_lut4_I1_O)        0.043     1.780 f  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_9__0/O
                         net (fo=1, routed)           0.671     2.451    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_9__0_n_0
    SLICE_X29Y279        LUT6 (Prop_lut6_I2_O)        0.043     2.494 r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_3/O
                         net (fo=3, routed)           0.285     2.779    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/valid_qual_i[1]
    SLICE_X28Y279        LUT6 (Prop_lut6_I0_O)        0.043     2.822 r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i[0]_i_1/O
                         net (fo=9, routed)           0.288     3.111    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X28Y277        FDRE                                         r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.388     5.106    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X28Y277        FDRE                                         r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism             -0.609     4.497    
                         clock uncertainty           -0.080     4.416    
    SLICE_X28Y277        FDRE (Setup_fdre_C_CE)      -0.201     4.215    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                          4.215    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.170ns (25.425%)  route 3.432ns (74.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 4.976 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.085ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.626    -2.085    jtag_axi_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[23])
                                                      1.127    -0.958 r  jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[23]
                         net (fo=3, routed)           2.300     1.342    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wdata[55]
    SLICE_X56Y246        LUT3 (Prop_lut3_I1_O)        0.043     1.385 r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wdata[55]_INST_0/O
                         net (fo=3, routed)           1.132     2.517    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_wdata[23]
    RAMB36_X3Y42         RAMB36E1                                     r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.259     4.976    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y42         RAMB36E1                                     r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.719     4.257    
                         clock uncertainty           -0.080     4.177    
    RAMB36_X3Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                     -0.543     3.634    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          3.634    
                         arrival time                          -2.517    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.302ns (5.543%)  route 5.146ns (94.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 5.103 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.162ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.549    -2.162    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X74Y260        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y260        FDRE (Prop_fdre_C_Q)         0.259    -1.903 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=78, routed)          5.146     3.243    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/s_di_o[0]
    SLICE_X27Y272        LUT6 (Prop_lut6_I1_O)        0.043     3.286 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow[0]_i_1__10/O
                         net (fo=1, routed)           0.000     3.286    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow[0]_i_1__10_n_0
    SLICE_X27Y272        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.385     5.103    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/s_dclk_o
    SLICE_X27Y272        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[0]/C
                         clock pessimism             -0.609     4.494    
                         clock uncertainty           -0.080     4.413    
    SLICE_X27Y272        FDRE (Setup_fdre_C_D)        0.034     4.447    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                          4.447    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 1.159ns (25.970%)  route 3.304ns (74.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 4.976 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.085ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.626    -2.085    jtag_axi_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.108    -0.977 r  jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=3, routed)           2.247     1.270    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wstrb[6]
    SLICE_X58Y242        LUT2 (Prop_lut2_I0_O)        0.051     1.321 r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wstrb[6]_INST_0/O
                         net (fo=3, routed)           1.057     2.378    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_wstrb[3][4]
    RAMB36_X3Y42         RAMB36E1                                     r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.259     4.976    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y42         RAMB36E1                                     r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.719     4.257    
                         clock uncertainty           -0.080     4.177    
    RAMB36_X3Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[4])
                                                     -0.634     3.543    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          3.543    
                         arrival time                          -2.378    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.178ns (26.430%)  route 3.279ns (73.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 4.976 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.085ns
    Clock Pessimism Removal (CPR):    -0.719ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.626    -2.085    jtag_axi_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.127    -0.958 r  jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=3, routed)           2.251     1.293    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wdata[60]
    SLICE_X55Y243        LUT3 (Prop_lut3_I1_O)        0.051     1.344 r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wdata[60]_INST_0/O
                         net (fo=3, routed)           1.028     2.372    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_wdata[28]
    RAMB36_X3Y42         RAMB36E1                                     r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.259     4.976    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y42         RAMB36E1                                     r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.719     4.257    
                         clock uncertainty           -0.080     4.177    
    RAMB36_X3Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                     -0.636     3.541    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          3.541    
                         arrival time                          -2.372    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 0.266ns (4.878%)  route 5.187ns (95.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 5.119 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.552    -2.159    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X69Y259        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y259        FDRE (Prop_fdre_C_Q)         0.223    -1.936 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/Q
                         net (fo=78, routed)          5.187     3.251    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_di_o[11]
    SLICE_X29Y254        LUT6 (Prop_lut6_I1_O)        0.043     3.294 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[11]_i_1__0/O
                         net (fo=1, routed)           0.000     3.294    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[11]_i_1__0_n_0
    SLICE_X29Y254        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.401     5.119    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_o
    SLICE_X29Y254        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[11]/C
                         clock pessimism             -0.609     4.510    
                         clock uncertainty           -0.080     4.429    
    SLICE_X29Y254        FDRE (Setup_fdre_C_D)        0.034     4.463    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                          4.463    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 1.535ns (30.020%)  route 3.578ns (69.980%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 5.107 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.085ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.626    -2.085    jtag_axi_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[3])
                                                      1.133    -0.952 f  jtag_axi_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[3]
                         net (fo=4, routed)           0.636    -0.316    jtag_axi_i/processing_system7_0/inst/M_AXI_GP0_AWID_FULL[3]
    SLICE_X27Y295        LUT3 (Prop_lut3_I2_O)        0.051    -0.265 r  jtag_axi_i/processing_system7_0/inst/M_AXI_GP0_AWID[5]_INST_0/O
                         net (fo=17, routed)          0.710     0.445    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/s_axi_awid[5]
    SLICE_X32Y287        LUT6 (Prop_lut6_I3_O)        0.136     0.581 f  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_3__2/O
                         net (fo=1, routed)           0.272     0.853    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_3__2_n_0
    SLICE_X32Y288        LUT6 (Prop_lut6_I4_O)        0.043     0.896 f  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_target[1]_i_2__2/O
                         net (fo=3, routed)           0.376     1.272    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/aid_match_0
    SLICE_X31Y288        LUT5 (Prop_lut5_I4_O)        0.043     1.315 r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_21__0/O
                         net (fo=1, routed)           0.422     1.737    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_21__0_n_0
    SLICE_X34Y289        LUT4 (Prop_lut4_I1_O)        0.043     1.780 f  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_9__0/O
                         net (fo=1, routed)           0.671     2.451    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_9__0_n_0
    SLICE_X29Y279        LUT6 (Prop_lut6_I2_O)        0.043     2.494 r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_3/O
                         net (fo=3, routed)           0.285     2.779    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/valid_qual_i[1]
    SLICE_X28Y279        LUT6 (Prop_lut6_I0_O)        0.043     2.822 r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i[0]_i_1/O
                         net (fo=9, routed)           0.206     3.028    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X28Y278        FDRE                                         r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.389     5.107    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X28Y278        FDRE                                         r  jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]/C
                         clock pessimism             -0.609     4.498    
                         clock uncertainty           -0.080     4.417    
    SLICE_X28Y278        FDRE (Setup_fdre_C_CE)      -0.201     4.216    jtag_axi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]
  -------------------------------------------------------------------
                         required time                          4.216    
                         arrival time                          -3.028    
  -------------------------------------------------------------------
                         slack                                  1.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.123%)  route 0.108ns (51.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.628    -0.654    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X49Y244        FDRE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y244        FDRE (Prop_fdre_C_Q)         0.100    -0.554 r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[16]/Q
                         net (fo=4, routed)           0.108    -0.446    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/DIB
    SLICE_X50Y243        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.854    -0.689    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/WCLK
    SLICE_X50Y243        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMB/CLK
                         clock pessimism              0.049    -0.640    
    SLICE_X50Y243        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132    -0.508    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_15_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_15_17/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.670%)  route 0.105ns (51.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.690ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.628    -0.654    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X49Y244        FDRE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y244        FDRE (Prop_fdre_C_Q)         0.100    -0.554 r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[17]/Q
                         net (fo=4, routed)           0.105    -0.449    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_15_17/DIC
    SLICE_X48Y242        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_15_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.853    -0.690    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_15_17/WCLK
    SLICE_X48Y242        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_15_17/RAMC/CLK
                         clock pessimism              0.049    -0.641    
    SLICE_X48Y242        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.512    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_15_17/RAMC
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.267%)  route 0.107ns (51.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.628    -0.654    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLICE_X49Y245        FDRE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y245        FDRE (Prop_fdre_C_Q)         0.100    -0.554 r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[14]/Q
                         net (fo=4, routed)           0.107    -0.447    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/DIC
    SLICE_X48Y244        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.854    -0.689    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/WCLK
    SLICE_X48Y244        RAMD64E                                      r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMC/CLK
                         clock pessimism              0.049    -0.640    
    SLICE_X48Y244        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129    -0.511    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_12_14/RAMC
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.104%)  route 0.211ns (67.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.623    -0.659    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X35Y231        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y231        FDRE (Prop_fdre_C_Q)         0.100    -0.559 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=3, routed)           0.211    -0.348    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB36_X2Y46         RAMB36E1                                     r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.877    -0.667    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X2Y46         RAMB36E1                                     r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.068    -0.598    
    RAMB36_X2Y46         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.415    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][301]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.492%)  route 0.145ns (57.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.657    -0.625    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X10Y227        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][301]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y227        FDRE (Prop_fdre_C_Q)         0.107    -0.518 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][301]/Q
                         net (fo=1, routed)           0.145    -0.373    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/shifted_data_in_reg[8][304][12]
    RAMB36_X0Y45         RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.912    -0.632    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/out
    RAMB36_X0Y45         RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.068    -0.563    
    RAMB36_X0Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.117    -0.446    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.683%)  route 0.197ns (66.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.614    -0.668    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y227        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y227        FDRE (Prop_fdre_C_Q)         0.100    -0.568 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=3, routed)           0.197    -0.371    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[8][1]
    RAMB36_X3Y45         RAMB36E1                                     r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.866    -0.678    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X3Y45         RAMB36E1                                     r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.049    -0.628    
    RAMB36_X3Y45         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.445    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][277]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.639%)  route 0.144ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.635ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.656    -0.626    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X10Y223        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][277]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y223        FDRE (Prop_fdre_C_Q)         0.107    -0.519 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][277]/Q
                         net (fo=1, routed)           0.144    -0.375    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/shifted_data_in_reg[8][286][7]
    RAMB36_X0Y44         RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.909    -0.635    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/out
    RAMB36_X0Y44         RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.068    -0.566    
    RAMB36_X0Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.117    -0.449    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][189]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.107ns (42.201%)  route 0.147ns (57.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.558ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.711    -0.571    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X34Y251        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][189]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y251        FDRE (Prop_fdre_C_Q)         0.107    -0.464 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][189]/Q
                         net (fo=1, routed)           0.147    -0.317    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/shifted_data_in_reg[8][196][8]
    RAMB36_X2Y50         RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.986    -0.558    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/out
    RAMB36_X2Y50         RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.048    -0.509    
    RAMB36_X2Y50         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.117    -0.392    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.970%)  route 0.144ns (59.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.732    -0.550    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X29Y250        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y250        FDRE (Prop_fdre_C_Q)         0.100    -0.450 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/Q
                         net (fo=3, routed)           0.144    -0.306    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[0]
    SLICE_X29Y249        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.889    -0.654    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X29Y249        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
                         clock pessimism              0.233    -0.421    
    SLICE_X29Y249        FDRE (Hold_fdre_C_D)         0.040    -0.381    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][204]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.107ns (41.414%)  route 0.151ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.068ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.627    -0.655    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/out
    SLICE_X34Y237        FDRE                                         r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][204]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y237        FDRE (Prop_fdre_C_Q)         0.107    -0.548 r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][204]/Q
                         net (fo=1, routed)           0.151    -0.397    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/shifted_data_in_reg[8][214][6]
    RAMB36_X2Y47         RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.884    -0.660    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/out
    RAMB36_X2Y47         RAMB36E1                                     r  jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.068    -0.591    
    RAMB36_X2Y47         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.119    -0.472    jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_jtag_axi_clk_wiz_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         6.667       0.953      GTXE2_COMMON_X0Y1   jtag_axi_i/aurora_64b66b_0/inst/gt_common_support/gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         6.667       0.953      GTXE2_CHANNEL_X0Y6  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         6.667       0.953      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         6.667       4.572      RAMB36_X1Y42        jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         6.667       4.572      RAMB36_X1Y42        jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         6.667       4.572      RAMB36_X3Y44        jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         6.667       4.572      RAMB36_X3Y44        jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         6.667       4.572      RAMB36_X1Y46        jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         6.667       4.572      RAMB36_X1Y46        jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         6.667       4.572      RAMB36_X0Y44        jtag_axi_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y5     jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y264       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y264       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y264       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y264       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y264       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y264       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y264       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y264       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y265       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y265       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y265       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y265       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y265       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y265       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y265       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y265       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y265       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y265       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y265       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.768         3.333       2.565      SLICE_X74Y265       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_jtag_axi_clk_wiz_0
  To Clock:  clkfbout_jtag_axi_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_jtag_axi_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         20.000      18.592     BUFGCTRL_X0Y18   jtag_axi_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y5  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 1.009ns (29.587%)  route 2.401ns (70.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 7.508 - 5.120 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.666     3.002    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     4.011 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           2.401     6.413    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_rxheadervalid_i
    SLICE_X122Y136       SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.126     7.508    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X122Y136       SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3/CLK
                         clock pessimism              0.087     7.595    
                         clock uncertainty           -0.035     7.560    
    SLICE_X122Y136       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     7.538    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3
  -------------------------------------------------------------------
                         required time                          7.538    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXPOLARITY
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.204ns (5.393%)  route 3.579ns (94.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 7.910 - 5.120 ) 
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.220     2.556    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X89Y189        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y189        FDRE (Prop_fdre_C_Q)         0.204     2.760 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d3_reg/Q
                         net (fo=1, routed)           3.579     6.339    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/out
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXPOLARITY
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.528     7.910    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.074     7.984    
                         clock uncertainty           -0.035     7.949    
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXPOLARITY)
                                                     -0.479     7.470    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i
  -------------------------------------------------------------------
                         required time                          7.470    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXGEARBOXSLIP
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.223ns (5.843%)  route 3.594ns (94.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 7.910 - 5.120 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.243     2.579    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X113Y164       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y164       FDRE (Prop_fdre_C_Q)         0.223     2.802 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_reg/Q
                         net (fo=2, routed)           3.594     6.396    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/D[0]
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXGEARBOXSLIP
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.528     7.910    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.074     7.984    
                         clock uncertainty           -0.035     7.949    
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXGEARBOXSLIP)
                                                     -0.399     7.550    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.388ns (13.199%)  route 2.552ns (86.801%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 7.604 - 5.120 ) 
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.239     2.575    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X100Y163       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y163       FDRE (Prop_fdre_C_Q)         0.259     2.834 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[18]/Q
                         net (fo=2, routed)           1.218     4.052    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[18]
    SLICE_X87Y190        LUT4 (Prop_lut4_I1_O)        0.043     4.095 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4/O
                         net (fo=2, routed)           0.444     4.539    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_4_n_0
    SLICE_X87Y191        LUT6 (Prop_lut6_I4_O)        0.043     4.582 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_1/O
                         net (fo=3, routed)           0.607     5.189    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect
    SLICE_X74Y205        LUT2 (Prop_lut2_I0_O)        0.043     5.232 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_pulse_r_i_1/O
                         net (fo=2, routed)           0.283     5.515    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/D[1]
    SLICE_X72Y206        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.222     7.604    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X72Y206        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]/C
                         clock pessimism              0.087     7.691    
                         clock uncertainty           -0.035     7.656    
    SLICE_X72Y206        FDRE (Setup_fdre_C_D)       -0.031     7.625    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_1stage_reg[39]
  -------------------------------------------------------------------
                         required time                          7.625    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  2.110    

Slack (MET) :             2.117ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[30]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 1.009ns (37.269%)  route 1.698ns (62.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 7.736 - 5.120 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.666     3.002    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[30])
                                                      1.009     4.011 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXDATA[30]
                         net (fo=1, routed)           1.698     5.710    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_rxdata_from_gtx_i[30]
    SLICE_X148Y95        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[30]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.354     7.736    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X148Y95        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[30]_srl4/CLK
                         clock pessimism              0.162     7.898    
                         clock uncertainty           -0.035     7.863    
    SLICE_X148Y95        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036     7.827    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[30]_srl4
  -------------------------------------------------------------------
                         required time                          7.827    
                         arrival time                          -5.710    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 1.009ns (38.537%)  route 1.609ns (61.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 7.690 - 5.120 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.666     3.002    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADER[0])
                                                      1.009     4.011 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXHEADER[0]
                         net (fo=1, routed)           1.609     5.621    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_rxheader_from_gtx_i[0]
    SLICE_X142Y96        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.308     7.690    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X142Y96        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[0]_srl3/CLK
                         clock pessimism              0.162     7.852    
                         clock uncertainty           -0.035     7.817    
    SLICE_X142Y96        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     7.786    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 1.009ns (38.797%)  route 1.592ns (61.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 7.690 - 5.120 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.666     3.002    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADER[1])
                                                      1.009     4.011 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXHEADER[1]
                         net (fo=1, routed)           1.592     5.603    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_rxheader_from_gtx_i[1]
    SLICE_X142Y96        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.308     7.690    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X142Y96        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[1]_srl3/CLK
                         clock pessimism              0.162     7.852    
                         clock uncertainty           -0.035     7.817    
    SLICE_X142Y96        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     7.787    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                          7.787    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[29]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 1.009ns (38.084%)  route 1.640ns (61.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 7.736 - 5.120 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.666     3.002    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[29])
                                                      1.009     4.011 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXDATA[29]
                         net (fo=1, routed)           1.640     5.652    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_rxdata_from_gtx_i[29]
    SLICE_X148Y95        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[29]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.354     7.736    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X148Y95        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[29]_srl4/CLK
                         clock pessimism              0.162     7.898    
                         clock uncertainty           -0.035     7.863    
    SLICE_X148Y95        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026     7.837    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[29]_srl4
  -------------------------------------------------------------------
                         required time                          7.837    
                         arrival time                          -5.652    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[24]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 1.009ns (38.201%)  route 1.632ns (61.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 7.736 - 5.120 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.666     3.002    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[24])
                                                      1.009     4.011 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXDATA[24]
                         net (fo=1, routed)           1.632     5.644    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_rxdata_from_gtx_i[24]
    SLICE_X148Y95        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[24]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.354     7.736    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X148Y95        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[24]_srl4/CLK
                         clock pessimism              0.162     7.898    
                         clock uncertainty           -0.035     7.863    
    SLICE_X148Y95        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     7.832    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[24]_srl4
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.196ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[28]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 1.009ns (38.195%)  route 1.633ns (61.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 7.736 - 5.120 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.666     3.002    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[28])
                                                      1.009     4.011 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXDATA[28]
                         net (fo=1, routed)           1.633     5.644    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_rxdata_from_gtx_i[28]
    SLICE_X148Y95        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[28]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.354     7.736    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X148Y95        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[28]_srl4/CLK
                         clock pessimism              0.162     7.898    
                         clock uncertainty           -0.035     7.863    
    SLICE_X148Y95        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     7.841    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[28]_srl4
  -------------------------------------------------------------------
                         required time                          7.841    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                  2.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.091ns (49.550%)  route 0.093ns (50.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/rx_cdrlocked_reg
    SLICE_X73Y209        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y209        FDRE (Prop_fdre_C_Q)         0.091     1.274 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg3_reg/Q
                         net (fo=1, routed)           0.093     1.367    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg3
    SLICE_X74Y209        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.842     1.455    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/rx_cdrlocked_reg
    SLICE_X74Y209        SRL16E                                       r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2/CLK
                         clock pessimism             -0.258     1.197    
    SLICE_X74Y209        SRL16E (Hold_srl16e_CLK_D)
                                                      0.066     1.263    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.118ns (34.177%)  route 0.227ns (65.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.523     1.090    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X90Y182        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y182        FDRE (Prop_fdre_C_Q)         0.118     1.208 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[8]/Q
                         net (fo=1, routed)           0.227     1.435    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg_n_0_[8]
    SLICE_X84Y189        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.734     1.347    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X84Y189        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[8]/C
                         clock pessimism             -0.054     1.293    
    SLICE_X84Y189        FDRE (Hold_fdre_C_D)         0.038     1.331    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.118ns (33.796%)  route 0.231ns (66.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.523     1.090    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X90Y182        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y182        FDRE (Prop_fdre_C_Q)         0.118     1.208 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[7]/Q
                         net (fo=1, routed)           0.231     1.439    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg_n_0_[7]
    SLICE_X84Y189        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.734     1.347    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X84Y189        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[7]/C
                         clock pessimism             -0.054     1.293    
    SLICE_X84Y189        FDRE (Hold_fdre_C_D)         0.040     1.333    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc__check_polarity/s_level_out_d1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc__check_polarity/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.529     1.096    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc__check_polarity/out
    SLICE_X87Y192        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc__check_polarity/s_level_out_d1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y192        FDRE (Prop_fdre_C_Q)         0.100     1.196 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc__check_polarity/s_level_out_d1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.251    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc__check_polarity/s_level_out_d1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X87Y192        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc__check_polarity/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.735     1.348    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc__check_polarity/out
    SLICE_X87Y192        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc__check_polarity/s_level_out_d2_reg/C
                         clock pessimism             -0.252     1.096    
    SLICE_X87Y192        FDRE (Hold_fdre_C_D)         0.047     1.143    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc__check_polarity/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.526     1.093    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X89Y189        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y189        FDRE (Prop_fdre_C_Q)         0.100     1.193 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.248    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X89Y189        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.732     1.345    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X89Y189        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/C
                         clock pessimism             -0.252     1.093    
    SLICE_X89Y189        FDRE (Hold_fdre_C_D)         0.047     1.140    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/rx_cdrlocked_reg
    SLICE_X73Y209        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y209        FDRE (Prop_fdre_C_Q)         0.100     1.283 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.338    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X73Y209        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.842     1.455    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/rx_cdrlocked_reg
    SLICE_X73Y209        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/C
                         clock pessimism             -0.272     1.183    
    SLICE_X73Y209        FDRE (Hold_fdre_C_D)         0.047     1.230    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.118ns (33.513%)  route 0.234ns (66.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.523     1.090    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X90Y182        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y182        FDRE (Prop_fdre_C_Q)         0.118     1.208 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg[9]/Q
                         net (fo=1, routed)           0.234     1.442    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_reg_n_0_[9]
    SLICE_X84Y189        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.734     1.347    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X84Y189        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[9]/C
                         clock pessimism             -0.054     1.293    
    SLICE_X84Y189        FDRE (Hold_fdre_C_D)         0.041     1.334    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/raw_data_r_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.656     1.223    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/rx_cdrlocked_reg
    SLICE_X150Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y52        FDRE (Prop_fdre_C_Q)         0.100     1.323 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.060     1.383    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X150Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.878     1.491    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/rx_cdrlocked_reg
    SLICE_X150Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/C
                         clock pessimism             -0.268     1.223    
    SLICE_X150Y52        FDRE (Hold_fdre_C_D)         0.047     1.270    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.408%)  route 0.056ns (30.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.527     1.094    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/rx_cdrlocked_reg
    SLICE_X93Y189        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y189        FDRE (Prop_fdre_C_Q)         0.100     1.194 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg5_reg/Q
                         net (fo=1, routed)           0.056     1.250    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/reset_r3
    SLICE_X92Y189        LUT2 (Prop_lut2_I0_O)        0.028     1.278 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/FABRIC_PCS_RESET_i_1/O
                         net (fo=1, routed)           0.000     1.278    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset_n_0
    SLICE_X92Y189        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.733     1.346    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X92Y189        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg/C
                         clock pessimism             -0.241     1.105    
    SLICE_X92Y189        FDRE (Hold_fdre_C_D)         0.060     1.165    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncprop_inrxclk_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.375%)  route 0.057ns (30.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.110ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.543     1.110    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncprop_inrxclk_sync/out
    SLICE_X109Y163       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncprop_inrxclk_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y163       FDRE (Prop_fdre_C_Q)         0.100     1.210 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncprop_inrxclk_sync/stg5_reg/Q
                         net (fo=1, routed)           0.057     1.267    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncprop_inrxclk_sync/allow_block_sync_propagation_inrxclk
    SLICE_X108Y163       LUT2 (Prop_lut2_I0_O)        0.028     1.295 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncprop_inrxclk_sync/rxlossofsync_out_q_i_1/O
                         net (fo=1, routed)           0.000     1.295    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_i
    SLICE_X108Y163       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.748     1.361    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X108Y163       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg/C
                         clock pessimism             -0.240     1.121    
    SLICE_X108Y163       FDRE (Hold_fdre_C_D)         0.060     1.181    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q_reg
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            1.839         5.120       3.281      RAMB36_X3Y41        jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.409         5.120       3.711      BUFGCTRL_X0Y1       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X126Y127      jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxdata_from_gtx_i_reg[8]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X127Y127      jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxdata_from_gtx_i_reg[9]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X153Y52       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/time_out_wait_bypass_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X148Y53       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X148Y53       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y192       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y192       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y192       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y192       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y192       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y192       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y192       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y192       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y182       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[7].SRLC32E_inst_1/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y182       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[8].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y182       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[7].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y182       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[8].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X90Y182       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[9].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X78Y205       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X78Y205       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X70Y211       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg10_reg_srl7/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         2.560       1.918      SLICE_X74Y208       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg30_reg_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X74Y209       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X152Y91       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r3_rxdatavalid_i_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X152Y92       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[16]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
  To Clock:  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         5.120       3.711      BUFGCTRL_X0Y5       jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       5.120       94.880     MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y2  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y2  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.120       94.880     MMCME2_ADV_X0Y2  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.120       208.240    MMCME2_ADV_X0Y2  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_clk_i
  To Clock:  sync_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        2.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.395ns (17.550%)  route 1.856ns (82.450%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 10.548 - 5.120 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.495     5.926    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y52        FDRE (Prop_fdre_C_Q)         0.223     6.149 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.604    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X154Y53        LUT4 (Prop_lut4_I0_O)        0.043     6.647 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.325     6.972    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X154Y52        LUT5 (Prop_lut5_I4_O)        0.043     7.015 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.344     7.359    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X154Y51        LUT6 (Prop_lut6_I5_O)        0.043     7.402 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.338     7.740    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X154Y50        LUT2 (Prop_lut2_I0_O)        0.043     7.783 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.393     8.177    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X155Y54        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285     7.667    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.740 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367     9.107    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.190 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.358    10.548    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y54        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.473    11.021    
                         clock uncertainty           -0.056    10.965    
    SLICE_X155Y54        FDRE (Setup_fdre_C_CE)      -0.201    10.764    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  2.587    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.395ns (18.164%)  route 1.780ns (81.836%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 10.548 - 5.120 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.495     5.926    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y52        FDRE (Prop_fdre_C_Q)         0.223     6.149 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.604    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X154Y53        LUT4 (Prop_lut4_I0_O)        0.043     6.647 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.325     6.972    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X154Y52        LUT5 (Prop_lut5_I4_O)        0.043     7.015 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.344     7.359    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X154Y51        LUT6 (Prop_lut6_I5_O)        0.043     7.402 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.338     7.740    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X154Y50        LUT2 (Prop_lut2_I0_O)        0.043     7.783 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.317     8.101    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X155Y51        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285     7.667    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.740 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367     9.107    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.190 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.358    10.548    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y51        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.473    11.021    
                         clock uncertainty           -0.056    10.965    
    SLICE_X155Y51        FDRE (Setup_fdre_C_CE)      -0.201    10.764    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.395ns (18.164%)  route 1.780ns (81.836%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 10.548 - 5.120 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.495     5.926    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y52        FDRE (Prop_fdre_C_Q)         0.223     6.149 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.604    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X154Y53        LUT4 (Prop_lut4_I0_O)        0.043     6.647 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.325     6.972    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X154Y52        LUT5 (Prop_lut5_I4_O)        0.043     7.015 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.344     7.359    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X154Y51        LUT6 (Prop_lut6_I5_O)        0.043     7.402 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.338     7.740    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X154Y50        LUT2 (Prop_lut2_I0_O)        0.043     7.783 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.317     8.101    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X155Y51        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285     7.667    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.740 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367     9.107    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.190 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.358    10.548    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y51        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.473    11.021    
                         clock uncertainty           -0.056    10.965    
    SLICE_X155Y51        FDRE (Setup_fdre_C_CE)      -0.201    10.764    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.395ns (18.164%)  route 1.780ns (81.836%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 10.548 - 5.120 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.495     5.926    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y52        FDRE (Prop_fdre_C_Q)         0.223     6.149 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.604    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X154Y53        LUT4 (Prop_lut4_I0_O)        0.043     6.647 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.325     6.972    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X154Y52        LUT5 (Prop_lut5_I4_O)        0.043     7.015 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.344     7.359    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X154Y51        LUT6 (Prop_lut6_I5_O)        0.043     7.402 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.338     7.740    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X154Y50        LUT2 (Prop_lut2_I0_O)        0.043     7.783 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.317     8.101    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X155Y51        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285     7.667    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.740 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367     9.107    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.190 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.358    10.548    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y51        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.473    11.021    
                         clock uncertainty           -0.056    10.965    
    SLICE_X155Y51        FDRE (Setup_fdre_C_CE)      -0.201    10.764    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 0.395ns (18.164%)  route 1.780ns (81.836%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 10.548 - 5.120 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.495     5.926    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y52        FDRE (Prop_fdre_C_Q)         0.223     6.149 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.604    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X154Y53        LUT4 (Prop_lut4_I0_O)        0.043     6.647 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.325     6.972    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X154Y52        LUT5 (Prop_lut5_I4_O)        0.043     7.015 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.344     7.359    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X154Y51        LUT6 (Prop_lut6_I5_O)        0.043     7.402 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.338     7.740    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X154Y50        LUT2 (Prop_lut2_I0_O)        0.043     7.783 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.317     8.101    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X155Y51        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285     7.667    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.740 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367     9.107    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.190 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.358    10.548    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y51        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.473    11.021    
                         clock uncertainty           -0.056    10.965    
    SLICE_X155Y51        FDRE (Setup_fdre_C_CE)      -0.201    10.764    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -8.101    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.395ns (18.241%)  route 1.770ns (81.759%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 10.548 - 5.120 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.495     5.926    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y52        FDRE (Prop_fdre_C_Q)         0.223     6.149 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.604    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X154Y53        LUT4 (Prop_lut4_I0_O)        0.043     6.647 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.325     6.972    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X154Y52        LUT5 (Prop_lut5_I4_O)        0.043     7.015 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.344     7.359    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X154Y51        LUT6 (Prop_lut6_I5_O)        0.043     7.402 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.338     7.740    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X154Y50        LUT2 (Prop_lut2_I0_O)        0.043     7.783 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.308     8.091    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X155Y53        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285     7.667    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.740 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367     9.107    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.190 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.358    10.548    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y53        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.473    11.021    
                         clock uncertainty           -0.056    10.965    
    SLICE_X155Y53        FDRE (Setup_fdre_C_CE)      -0.201    10.764    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.395ns (18.241%)  route 1.770ns (81.759%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 10.548 - 5.120 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.495     5.926    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y52        FDRE (Prop_fdre_C_Q)         0.223     6.149 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.604    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X154Y53        LUT4 (Prop_lut4_I0_O)        0.043     6.647 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.325     6.972    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X154Y52        LUT5 (Prop_lut5_I4_O)        0.043     7.015 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.344     7.359    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X154Y51        LUT6 (Prop_lut6_I5_O)        0.043     7.402 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.338     7.740    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X154Y50        LUT2 (Prop_lut2_I0_O)        0.043     7.783 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.308     8.091    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X155Y53        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285     7.667    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.740 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367     9.107    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.190 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.358    10.548    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y53        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.473    11.021    
                         clock uncertainty           -0.056    10.965    
    SLICE_X155Y53        FDRE (Setup_fdre_C_CE)      -0.201    10.764    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.395ns (18.241%)  route 1.770ns (81.759%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 10.548 - 5.120 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.495     5.926    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y52        FDRE (Prop_fdre_C_Q)         0.223     6.149 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.604    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X154Y53        LUT4 (Prop_lut4_I0_O)        0.043     6.647 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.325     6.972    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X154Y52        LUT5 (Prop_lut5_I4_O)        0.043     7.015 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.344     7.359    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X154Y51        LUT6 (Prop_lut6_I5_O)        0.043     7.402 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.338     7.740    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X154Y50        LUT2 (Prop_lut2_I0_O)        0.043     7.783 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.308     8.091    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X155Y53        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285     7.667    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.740 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367     9.107    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.190 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.358    10.548    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y53        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.473    11.021    
                         clock uncertainty           -0.056    10.965    
    SLICE_X155Y53        FDRE (Setup_fdre_C_CE)      -0.201    10.764    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.395ns (18.241%)  route 1.770ns (81.759%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 10.548 - 5.120 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.495     5.926    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y52        FDRE (Prop_fdre_C_Q)         0.223     6.149 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.604    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X154Y53        LUT4 (Prop_lut4_I0_O)        0.043     6.647 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.325     6.972    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X154Y52        LUT5 (Prop_lut5_I4_O)        0.043     7.015 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.344     7.359    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X154Y51        LUT6 (Prop_lut6_I5_O)        0.043     7.402 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.338     7.740    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X154Y50        LUT2 (Prop_lut2_I0_O)        0.043     7.783 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.308     8.091    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X155Y53        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285     7.667    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.740 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367     9.107    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.190 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.358    10.548    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y53        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.473    11.021    
                         clock uncertainty           -0.056    10.965    
    SLICE_X155Y53        FDRE (Setup_fdre_C_CE)      -0.201    10.764    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.395ns (18.376%)  route 1.755ns (81.624%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 10.548 - 5.120 ) 
    Source Clock Delay      (SCD):    5.926ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.495     5.926    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y52        FDRE (Prop_fdre_C_Q)         0.223     6.149 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.604    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X154Y53        LUT4 (Prop_lut4_I0_O)        0.043     6.647 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.325     6.972    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X154Y52        LUT5 (Prop_lut5_I4_O)        0.043     7.015 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10/O
                         net (fo=1, routed)           0.344     7.359    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_10_n_0
    SLICE_X154Y51        LUT6 (Prop_lut6_I5_O)        0.043     7.402 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.338     7.740    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X154Y50        LUT2 (Prop_lut2_I0_O)        0.043     7.783 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.292     8.076    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X155Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     6.382 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285     7.667    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.740 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.367     9.107    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.190 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.358    10.548    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.498    11.046    
                         clock uncertainty           -0.056    10.990    
    SLICE_X155Y52        FDRE (Setup_fdre_C_CE)      -0.201    10.789    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.789    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                  2.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.710     2.549    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X159Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y49        FDRE (Prop_fdre_C_Q)         0.100     2.649 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.704    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X159Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.952     3.124    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X159Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.575     2.549    
    SLICE_X159Y49        FDRE (Hold_fdre_C_D)         0.047     2.596    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.658     2.497    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X161Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y52        FDRE (Prop_fdre_C_Q)         0.100     2.597 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.652    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X161Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.880     3.052    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X161Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.555     2.497    
    SLICE_X161Y52        FDRE (Hold_fdre_C_D)         0.047     2.544    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.658     2.497    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X154Y50        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y50        FDRE (Prop_fdre_C_Q)         0.118     2.615 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.670    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to
    SLICE_X154Y50        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.880     3.052    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X154Y50        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                         clock pessimism             -0.555     2.497    
    SLICE_X154Y50        FDRE (Hold_fdre_C_D)         0.042     2.539    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.647     2.486    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X156Y78        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y78        FDRE (Prop_fdre_C_Q)         0.118     2.604 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.659    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to
    SLICE_X156Y78        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.867     3.039    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X156Y78        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.553     2.486    
    SLICE_X156Y78        FDRE (Hold_fdre_C_D)         0.042     2.528    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.645     2.484    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/sync_clk
    SLICE_X154Y76        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y76        FDRE (Prop_fdre_C_Q)         0.118     2.602 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.657    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to
    SLICE_X154Y76        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.864     3.036    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/sync_clk
    SLICE_X154Y76        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                         clock pessimism             -0.552     2.484    
    SLICE_X154Y76        FDRE (Hold_fdre_C_D)         0.042     2.526    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.646     2.485    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X152Y79        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y79        FDRE (Prop_fdre_C_Q)         0.118     2.603 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.658    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to
    SLICE_X152Y79        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.866     3.038    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X152Y79        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.553     2.485    
    SLICE_X152Y79        FDRE (Hold_fdre_C_D)         0.042     2.527    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.710     2.549    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X159Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y49        FDRE (Prop_fdre_C_Q)         0.091     2.640 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/Q
                         net (fo=1, routed)           0.106     2.746    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2
    SLICE_X159Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.952     3.124    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X159Y49        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
                         clock pessimism             -0.575     2.549    
    SLICE_X159Y49        FDRE (Hold_fdre_C_D)         0.006     2.555    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.746    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns
    Source Clock Delay      (SCD):    2.497ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.658     2.497    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X161Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y52        FDRE (Prop_fdre_C_Q)         0.091     2.588 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/Q
                         net (fo=1, routed)           0.106     2.694    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2
    SLICE_X161Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.880     3.052    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X161Y52        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
                         clock pessimism             -0.555     2.497    
    SLICE_X161Y52        FDRE (Hold_fdre_C_D)         0.006     2.503    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.485ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.646     2.485    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X154Y77        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y77        FDRE (Prop_fdre_C_Q)         0.118     2.603 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.146     2.749    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/in0
    SLICE_X154Y77        LUT4 (Prop_lut4_I0_O)        0.028     2.777 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     2.777    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_0
    SLICE_X154Y77        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.866     3.038    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X154Y77        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.553     2.485    
    SLICE_X154Y77        FDRE (Hold_fdre_C_D)         0.087     2.572    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.496ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.657     2.496    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y53        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y53        FDRE (Prop_fdre_C_Q)         0.100     2.596 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.101     2.697    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X155Y53        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.774 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.774    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_4
    SLICE_X155Y53        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.879     3.051    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X155Y53        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism             -0.555     2.496    
    SLICE_X155Y53        FDRE (Hold_fdre_C_D)         0.071     2.567    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_clk_i
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y6  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         5.120       3.711      BUFGCTRL_X0Y3       jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X156Y78       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X156Y78       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X154Y76       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X154Y76       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X152Y79       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X152Y79       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       5.120       208.240    MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X156Y78       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X156Y78       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X152Y79       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X152Y79       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X152Y79       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X152Y79       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X156Y78       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X156Y78       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X154Y76       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X154Y76       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X154Y50       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X159Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X159Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X159Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X159Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X159Y49       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X154Y50       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_jtag_axi_aurora_64b66b_0_0_cdc_to_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X154Y50       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X154Y50       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X154Y50       jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg4_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.266ns (4.882%)  route 5.182ns (95.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.431 - 10.240 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.373     5.804    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X77Y226        FDPE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y226        FDPE (Prop_fdpe_C_Q)         0.223     6.027 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=150, routed)         4.878    10.905    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/rx_user_reset
    SLICE_X133Y124       LUT3 (Prop_lut3_I0_O)        0.043    10.948 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_1/O
                         net (fo=5, routed)           0.304    11.252    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_1_n_0
    SLICE_X134Y124       FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.121    15.431    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X134Y124       FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.361    15.792    
                         clock uncertainty           -0.061    15.731    
    SLICE_X134Y124       FDRE (Setup_fdre_C_R)       -0.304    15.427    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.427    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  4.174    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.266ns (4.884%)  route 5.180ns (95.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.431 - 10.240 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.373     5.804    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X77Y226        FDPE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y226        FDPE (Prop_fdpe_C_Q)         0.223     6.027 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=150, routed)         4.878    10.905    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/rx_user_reset
    SLICE_X133Y124       LUT3 (Prop_lut3_I0_O)        0.043    10.948 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_1/O
                         net (fo=5, routed)           0.302    11.250    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_1_n_0
    SLICE_X135Y124       FDSE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.121    15.431    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X135Y124       FDSE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.361    15.792    
                         clock uncertainty           -0.061    15.731    
    SLICE_X135Y124       FDSE (Setup_fdse_C_S)       -0.304    15.427    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.427    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.266ns (4.884%)  route 5.180ns (95.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.431 - 10.240 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.373     5.804    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X77Y226        FDPE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y226        FDPE (Prop_fdpe_C_Q)         0.223     6.027 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=150, routed)         4.878    10.905    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/rx_user_reset
    SLICE_X133Y124       LUT3 (Prop_lut3_I0_O)        0.043    10.948 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_1/O
                         net (fo=5, routed)           0.302    11.250    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_1_n_0
    SLICE_X135Y124       FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.121    15.431    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X135Y124       FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.361    15.792    
                         clock uncertainty           -0.061    15.731    
    SLICE_X135Y124       FDRE (Setup_fdre_C_R)       -0.304    15.427    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.427    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.266ns (4.884%)  route 5.180ns (95.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.431 - 10.240 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.373     5.804    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X77Y226        FDPE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y226        FDPE (Prop_fdpe_C_Q)         0.223     6.027 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=150, routed)         4.878    10.905    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/rx_user_reset
    SLICE_X133Y124       LUT3 (Prop_lut3_I0_O)        0.043    10.948 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_1/O
                         net (fo=5, routed)           0.302    11.250    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_1_n_0
    SLICE_X135Y124       FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.121    15.431    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X135Y124       FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state_reg[0]/C
                         clock pessimism              0.361    15.792    
                         clock uncertainty           -0.061    15.731    
    SLICE_X135Y124       FDRE (Setup_fdre_C_R)       -0.304    15.427    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.427    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.266ns (4.884%)  route 5.180ns (95.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.191ns = ( 15.431 - 10.240 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.373     5.804    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X77Y226        FDPE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y226        FDPE (Prop_fdpe_C_Q)         0.223     6.027 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=150, routed)         4.878    10.905    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/rx_user_reset
    SLICE_X133Y124       LUT3 (Prop_lut3_I0_O)        0.043    10.948 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_1/O
                         net (fo=5, routed)           0.302    11.250    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_1_n_0
    SLICE_X135Y124       FDSE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.121    15.431    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X135Y124       FDSE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state_reg[1]/C
                         clock pessimism              0.361    15.792    
                         clock uncertainty           -0.061    15.731    
    SLICE_X135Y124       FDSE (Setup_fdse_C_S)       -0.304    15.427    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.427    
                         arrival time                         -11.250    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.370ns (6.791%)  route 5.078ns (93.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 15.661 - 10.240 ) 
    Source Clock Delay      (SCD):    5.819ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.388     5.819    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/out
    SLICE_X82Y204        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y204        FDRE (Prop_fdre_C_Q)         0.236     6.055 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/Q
                         net (fo=16, routed)          4.527    10.582    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/idle_xmit_cntr_reg[5]_0[0]
    SLICE_X154Y60        LUT5 (Prop_lut5_I1_O)        0.134    10.716 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=59, routed)          0.551    11.267    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/wait_for_lane_up_r_reg
    SLICE_X152Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.351    15.661    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLICE_X152Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[2]/C
                         clock pessimism              0.361    16.022    
                         clock uncertainty           -0.061    15.961    
    SLICE_X152Y63        FDRE (Setup_fdre_C_R)       -0.376    15.585    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[2]
  -------------------------------------------------------------------
                         required time                         15.585    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.370ns (6.791%)  route 5.078ns (93.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 15.661 - 10.240 ) 
    Source Clock Delay      (SCD):    5.819ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.388     5.819    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/out
    SLICE_X82Y204        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y204        FDRE (Prop_fdre_C_Q)         0.236     6.055 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/Q
                         net (fo=16, routed)          4.527    10.582    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/idle_xmit_cntr_reg[5]_0[0]
    SLICE_X154Y60        LUT5 (Prop_lut5_I1_O)        0.134    10.716 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=59, routed)          0.551    11.267    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/wait_for_lane_up_r_reg
    SLICE_X152Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.351    15.661    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLICE_X152Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[34]/C
                         clock pessimism              0.361    16.022    
                         clock uncertainty           -0.061    15.961    
    SLICE_X152Y63        FDRE (Setup_fdre_C_R)       -0.376    15.585    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[34]
  -------------------------------------------------------------------
                         required time                         15.585    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.370ns (6.791%)  route 5.078ns (93.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 15.661 - 10.240 ) 
    Source Clock Delay      (SCD):    5.819ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.388     5.819    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/out
    SLICE_X82Y204        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y204        FDRE (Prop_fdre_C_Q)         0.236     6.055 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/Q
                         net (fo=16, routed)          4.527    10.582    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/idle_xmit_cntr_reg[5]_0[0]
    SLICE_X154Y60        LUT5 (Prop_lut5_I1_O)        0.134    10.716 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=59, routed)          0.551    11.267    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/wait_for_lane_up_r_reg
    SLICE_X152Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.351    15.661    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLICE_X152Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[35]/C
                         clock pessimism              0.361    16.022    
                         clock uncertainty           -0.061    15.961    
    SLICE_X152Y63        FDRE (Setup_fdre_C_R)       -0.376    15.585    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[35]
  -------------------------------------------------------------------
                         required time                         15.585    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.370ns (6.791%)  route 5.078ns (93.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 15.661 - 10.240 ) 
    Source Clock Delay      (SCD):    5.819ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.388     5.819    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/out
    SLICE_X82Y204        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y204        FDRE (Prop_fdre_C_Q)         0.236     6.055 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/Q
                         net (fo=16, routed)          4.527    10.582    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/idle_xmit_cntr_reg[5]_0[0]
    SLICE_X154Y60        LUT5 (Prop_lut5_I1_O)        0.134    10.716 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=59, routed)          0.551    11.267    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/wait_for_lane_up_r_reg
    SLICE_X152Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.351    15.661    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLICE_X152Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[3]/C
                         clock pessimism              0.361    16.022    
                         clock uncertainty           -0.061    15.961    
    SLICE_X152Y63        FDRE (Setup_fdre_C_R)       -0.376    15.585    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         15.585    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 0.370ns (6.791%)  route 5.078ns (93.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 15.661 - 10.240 ) 
    Source Clock Delay      (SCD):    5.819ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.388     5.819    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/out
    SLICE_X82Y204        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y204        FDRE (Prop_fdre_C_Q)         0.236     6.055 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg/Q
                         net (fo=16, routed)          4.527    10.582    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/idle_xmit_cntr_reg[5]_0[0]
    SLICE_X154Y60        LUT5 (Prop_lut5_I1_O)        0.134    10.716 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=59, routed)          0.551    11.267    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/wait_for_lane_up_r_reg
    SLICE_X152Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.351    15.661    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/out
    SLICE_X152Y63        FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[48]/C
                         clock pessimism              0.361    16.022    
                         clock uncertainty           -0.061    15.961    
    SLICE_X152Y63        FDRE (Setup_fdre_C_R)       -0.376    15.585    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA_reg[48]
  -------------------------------------------------------------------
                         required time                         15.585    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                  4.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg3_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.805%)  route 0.054ns (37.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.003ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.606     2.445    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/user_clk
    SLICE_X87Y213        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y213        FDRE (Prop_fdre_C_Q)         0.091     2.536 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg3_reg/Q
                         net (fo=1, routed)           0.054     2.590    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg3
    SLICE_X86Y213        SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.831     3.003    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/user_clk
    SLICE_X86Y213        SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
                         clock pessimism             -0.547     2.456    
    SLICE_X86Y213        SRL16E (Hold_srl16e_CLK_D)
                                                      0.059     2.515    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.948ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.575     2.414    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X137Y100       FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y100       FDRE (Prop_fdre_C_Q)         0.100     2.514 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[3]/Q
                         net (fo=1, routed)           0.055     2.569    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg_n_0_[3]
    SLICE_X136Y100       LUT3 (Prop_lut3_I0_O)        0.028     2.597 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.597    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1[3]_i_1__0_n_0
    SLICE_X136Y100       FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.776     2.948    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X136Y100       FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[3]/C
                         clock pessimism             -0.523     2.425    
    SLICE_X136Y100       FDRE (Hold_fdre_C_D)         0.087     2.512    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.528     2.367    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X95Y171        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y171        FDRE (Prop_fdre_C_Q)         0.100     2.467 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[28]/Q
                         net (fo=1, routed)           0.055     2.522    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2[28]
    SLICE_X94Y171        LUT3 (Prop_lut3_I0_O)        0.028     2.550 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1[28]_i_1/O
                         net (fo=1, routed)           0.000     2.550    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1[28]_i_1_n_0
    SLICE_X94Y171        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.732     2.904    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X94Y171        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[28]/C
                         clock pessimism             -0.526     2.378    
    SLICE_X94Y171        FDRE (Hold_fdre_C_D)         0.087     2.465    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.545     2.384    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X103Y154       FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y154       FDRE (Prop_fdre_C_Q)         0.100     2.484 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[1]/Q
                         net (fo=1, routed)           0.055     2.539    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2[1]
    SLICE_X102Y154       LUT3 (Prop_lut3_I0_O)        0.028     2.567 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1[1]_i_1/O
                         net (fo=1, routed)           0.000     2.567    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1[1]_i_1_n_0
    SLICE_X102Y154       FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.751     2.923    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X102Y154       FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[1]/C
                         clock pessimism             -0.528     2.395    
    SLICE_X102Y154       FDRE (Hold_fdre_C_D)         0.087     2.482    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.923ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.545     2.384    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X103Y153       FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y153       FDRE (Prop_fdre_C_Q)         0.100     2.484 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[6]/Q
                         net (fo=1, routed)           0.055     2.539    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2[6]
    SLICE_X102Y153       LUT3 (Prop_lut3_I0_O)        0.028     2.567 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1[6]_i_1/O
                         net (fo=1, routed)           0.000     2.567    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1[6]_i_1_n_0
    SLICE_X102Y153       FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.751     2.923    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X102Y153       FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[6]/C
                         clock pessimism             -0.528     2.395    
    SLICE_X102Y153       FDRE (Hold_fdre_C_D)         0.087     2.482    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    2.403ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.564     2.403    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X139Y122       FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y122       FDRE (Prop_fdre_C_Q)         0.100     2.503 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg[5]/Q
                         net (fo=1, routed)           0.055     2.558    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data2_reg_n_0_[5]
    SLICE_X138Y122       LUT3 (Prop_lut3_I0_O)        0.028     2.586 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.586    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1[5]_i_1__0_n_0
    SLICE_X138Y122       FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.763     2.935    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X138Y122       FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[5]/C
                         clock pessimism             -0.521     2.414    
    SLICE_X138Y122       FDRE (Hold_fdre_C_D)         0.087     2.501    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/core_reset_logic_i/u_rst_done_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/core_reset_logic_i/SYSTEM_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.911ns
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.535     2.374    jtag_axi_i/aurora_64b66b_1/inst/core_reset_logic_i/u_rst_done_sync/user_clk
    SLICE_X101Y180       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/core_reset_logic_i/u_rst_done_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y180       FDRE (Prop_fdre_C_Q)         0.100     2.474 f  jtag_axi_i/aurora_64b66b_1/inst/core_reset_logic_i/u_rst_done_sync/stg5_reg/Q
                         net (fo=1, routed)           0.056     2.530    jtag_axi_i/aurora_64b66b_1/inst/core_reset_logic_i/fsm_resetdone_sync
    SLICE_X100Y180       LUT4 (Prop_lut4_I0_O)        0.028     2.558 r  jtag_axi_i/aurora_64b66b_1/inst/core_reset_logic_i/SYSTEM_RESET0/O
                         net (fo=1, routed)           0.000     2.558    jtag_axi_i/aurora_64b66b_1/inst/core_reset_logic_i/SYSTEM_RESET0_n_0
    SLICE_X100Y180       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/core_reset_logic_i/SYSTEM_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.739     2.911    jtag_axi_i/aurora_64b66b_1/inst/core_reset_logic_i/user_clk
    SLICE_X100Y180       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
                         clock pessimism             -0.526     2.385    
    SLICE_X100Y180       FDRE (Hold_fdre_C_D)         0.087     2.472    jtag_axi_i/aurora_64b66b_1/inst/core_reset_logic_i/SYSTEM_RESET_reg
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.533     2.372    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X99Y171        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y171        FDRE (Prop_fdre_C_Q)         0.100     2.472 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[14]/Q
                         net (fo=1, routed)           0.056     2.528    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2[14]
    SLICE_X98Y171        LUT3 (Prop_lut3_I0_O)        0.028     2.556 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1[14]_i_1/O
                         net (fo=1, routed)           0.000     2.556    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1[14]_i_1_n_0
    SLICE_X98Y171        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.737     2.909    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X98Y171        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[14]/C
                         clock pessimism             -0.526     2.383    
    SLICE_X98Y171        FDRE (Hold_fdre_C_D)         0.087     2.470    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.908ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.532     2.371    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X99Y172        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y172        FDRE (Prop_fdre_C_Q)         0.100     2.471 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2_reg[26]/Q
                         net (fo=1, routed)           0.056     2.527    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data2[26]
    SLICE_X98Y172        LUT3 (Prop_lut3_I0_O)        0.028     2.555 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1[26]_i_1/O
                         net (fo=1, routed)           0.000     2.555    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1[26]_i_1_n_0
    SLICE_X98Y172        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.736     2.908    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X98Y172        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[26]/C
                         clock pessimism             -0.526     2.382    
    SLICE_X98Y172        FDRE (Hold_fdre_C_D)         0.087     2.469    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.091ns (32.178%)  route 0.192ns (67.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.613     2.452    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/axi_c2c_phy_clk
    SLICE_X69Y232        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y232        FDCE (Prop_fdce_C_Q)         0.091     2.543 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=62, routed)          0.192     2.735    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/ADDRD4
    SLICE_X62Y231        RAMD64E                                      r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.839     3.011    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/WCLK
    SLICE_X62Y231        RAMD64E                                      r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMA/CLK
                         clock pessimism             -0.526     2.485    
    SLICE_X62Y231        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.149     2.634    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_i
Waveform(ns):       { 0.000 5.120 }
Period(ns):         10.240
Sources:            { jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         10.240      4.036      GTXE2_CHANNEL_X0Y6  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         10.240      4.036      GTXE2_CHANNEL_X0Y4  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         10.240      8.401      RAMB36_X2Y45        jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X4Y46        jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         10.240      8.401      RAMB36_X3Y45        jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         10.240      8.401      RAMB36_X2Y43        jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X3Y43        jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         10.240      8.401      RAMB36_X2Y46        jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     FIFO36E1/RDCLK           n/a            1.839         10.240      8.401      RAMB36_X4Y42        jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
Min Period        n/a     FIFO36E1/RDCLK           n/a            1.839         10.240      8.401      RAMB36_X3Y41        jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       10.240      203.120    MMCME2_ADV_X0Y2     jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X66Y232       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X66Y232       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X66Y232       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X66Y232       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X62Y231       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X62Y231       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X62Y231       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X62Y231       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_6_8/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X66Y231       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X66Y231       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X66Y231       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X66Y231       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X66Y231       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X66Y231       jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X86Y246       jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X86Y246       jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X86Y246       jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X86Y246       jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X86Y245       jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            0.768         5.120       4.352      SLICE_X86Y245       jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_6_8/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/u_cdc_rxpolarity_/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXPOLARITY
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.259ns (6.806%)  route 3.546ns (93.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 7.906 - 5.120 ) 
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.388     2.724    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X90Y200        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/u_cdc_rxpolarity_/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y200        FDRE (Prop_fdre_C_Q)         0.259     2.983 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/u_cdc_rxpolarity_/s_level_out_d3_reg/Q
                         net (fo=1, routed)           3.546     6.529    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/out
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXPOLARITY
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.524     7.906    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.074     7.980    
                         clock uncertainty           -0.035     7.945    
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXPOLARITY)
                                                     -0.399     7.546    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 1.009ns (28.896%)  route 2.483ns (71.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.392ns = ( 7.512 - 5.120 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.660     2.996    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXHEADERVALID)
                                                      1.009     4.005 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXHEADERVALID
                         net (fo=1, routed)           2.483     6.488    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_rxheadervalid_i
    SLICE_X122Y149       SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.130     7.512    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X122Y149       SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3/CLK
                         clock pessimism              0.087     7.599    
                         clock uncertainty           -0.035     7.564    
    SLICE_X122Y149       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     7.542    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXGEARBOXSLIP
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.223ns (6.909%)  route 3.005ns (93.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 7.906 - 5.120 ) 
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.237     2.573    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/block_sync_sm_gtx0_i/out
    SLICE_X104Y166       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y166       FDRE (Prop_fdre_C_Q)         0.223     2.796 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/block_sync_sm_gtx0_i/RXGEARBOXSLIP_OUT_reg/Q
                         net (fo=2, routed)           3.005     5.801    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/D[0]
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXGEARBOXSLIP
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.524     7.906    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
                         clock pessimism              0.074     7.980    
                         clock uncertainty           -0.035     7.945    
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXGEARBOXSLIP)
                                                     -0.399     7.546    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i
  -------------------------------------------------------------------
                         required time                          7.546    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[28]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 1.009ns (41.196%)  route 1.440ns (58.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 7.561 - 5.120 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.660     2.996    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[28])
                                                      1.009     4.005 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXDATA[28]
                         net (fo=1, routed)           1.440     5.446    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_rxdata_from_gtx_i[28]
    SLICE_X148Y114       SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[28]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.179     7.561    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X148Y114       SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[28]_srl4/CLK
                         clock pessimism              0.087     7.648    
                         clock uncertainty           -0.035     7.613    
    SLICE_X148Y114       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     7.591    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[28]_srl4
  -------------------------------------------------------------------
                         required time                          7.591    
                         arrival time                          -5.446    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[29]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.009ns (41.967%)  route 1.395ns (58.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 7.561 - 5.120 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.660     2.996    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[29])
                                                      1.009     4.005 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXDATA[29]
                         net (fo=1, routed)           1.395     5.401    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_rxdata_from_gtx_i[29]
    SLICE_X148Y114       SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[29]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.179     7.561    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X148Y114       SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[29]_srl4/CLK
                         clock pessimism              0.087     7.648    
                         clock uncertainty           -0.035     7.613    
    SLICE_X148Y114       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026     7.587    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[29]_srl4
  -------------------------------------------------------------------
                         required time                          7.587    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[25]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 1.009ns (42.556%)  route 1.362ns (57.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 7.561 - 5.120 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.660     2.996    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[25])
                                                      1.009     4.005 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXDATA[25]
                         net (fo=1, routed)           1.362     5.367    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_rxdata_from_gtx_i[25]
    SLICE_X148Y114       SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[25]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.179     7.561    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X148Y114       SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[25]_srl4/CLK
                         clock pessimism              0.087     7.648    
                         clock uncertainty           -0.035     7.613    
    SLICE_X148Y114       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     7.583    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[25]_srl4
  -------------------------------------------------------------------
                         required time                          7.583    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[24]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 1.009ns (42.579%)  route 1.361ns (57.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 7.561 - 5.120 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.660     2.996    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[24])
                                                      1.009     4.005 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXDATA[24]
                         net (fo=1, routed)           1.361     5.366    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_rxdata_from_gtx_i[24]
    SLICE_X148Y114       SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[24]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.179     7.561    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X148Y114       SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[24]_srl4/CLK
                         clock pessimism              0.087     7.648    
                         clock uncertainty           -0.035     7.613    
    SLICE_X148Y114       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     7.582    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[24]_srl4
  -------------------------------------------------------------------
                         required time                          7.582    
                         arrival time                          -5.366    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[30]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 1.009ns (42.919%)  route 1.342ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 7.561 - 5.120 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.660     2.996    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[30])
                                                      1.009     4.005 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXDATA[30]
                         net (fo=1, routed)           1.342     5.347    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_rxdata_from_gtx_i[30]
    SLICE_X148Y114       SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[30]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.179     7.561    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X148Y114       SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[30]_srl4/CLK
                         clock pessimism              0.087     7.648    
                         clock uncertainty           -0.035     7.613    
    SLICE_X148Y114       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036     7.577    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[30]_srl4
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -5.347    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/CC_detect_pulse_r_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.352ns (12.254%)  route 2.521ns (87.746%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 7.610 - 5.120 ) 
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.230     2.566    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X105Y177       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y177       FDRE (Prop_fdre_C_Q)         0.223     2.789 f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[24]/Q
                         net (fo=3, routed)           1.394     4.183    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[24]
    SLICE_X97Y202        LUT6 (Prop_lut6_I1_O)        0.043     4.226 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2/O
                         net (fo=1, routed)           0.352     4.577    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_2_n_0
    SLICE_X96Y202        LUT6 (Prop_lut6_I0_O)        0.043     4.620 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_dlyd1_i_1/O
                         net (fo=3, routed)           0.487     5.108    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect
    SLICE_X98Y209        LUT2 (Prop_lut2_I0_O)        0.043     5.151 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/CC_detect_pulse_r_i_1/O
                         net (fo=2, routed)           0.288     5.439    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/D[1]
    SLICE_X96Y209        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/CC_detect_pulse_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.228     7.610    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X96Y209        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/CC_detect_pulse_r_reg/C
                         clock pessimism              0.087     7.697    
                         clock uncertainty           -0.035     7.662    
    SLICE_X96Y209        FDRE (Setup_fdre_C_D)        0.011     7.673    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/CC_detect_pulse_r_reg
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[31]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.009ns (41.268%)  route 1.436ns (58.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.441ns = ( 7.561 - 5.120 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.660     2.996    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/rx_cdrlocked_reg
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                                r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[31])
                                                      1.009     4.005 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXDATA[31]
                         net (fo=1, routed)           1.436     5.441    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_rxdata_from_gtx_i[31]
    SLICE_X148Y114       SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[31]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     5.120 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     6.299    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.382 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.179     7.561    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X148Y114       SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[31]_srl4/CLK
                         clock pessimism              0.087     7.648    
                         clock uncertainty           -0.035     7.613    
    SLICE_X148Y114       SRL16E (Setup_srl16e_CLK_D)
                                                      0.069     7.682    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[31]_srl4
  -------------------------------------------------------------------
                         required time                          7.682    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  2.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/data_fifo/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.178ns (39.921%)  route 0.268ns (60.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.179     1.179    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     1.262 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.226     2.488    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X97Y211        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y211        FDRE (Prop_fdre_C_Q)         0.178     2.666 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/new_do_wr_en_reg/Q
                         net (fo=3, routed)           0.268     2.934    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/new_do_wr_en
    RAMB36_X4Y42         FIFO36E1                                     r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/data_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.336 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         1.424     2.760    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    RAMB36_X4Y42         FIFO36E1                                     r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
                         clock pessimism             -0.197     2.563    
    RAMB36_X4Y42         FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.293     2.856    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/data_fifo
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.539     1.106    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/rx_cdrlocked_reg
    SLICE_X95Y198        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y198        FDRE (Prop_fdre_C_Q)         0.100     1.206 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/stg5_reg/Q
                         net (fo=1, routed)           0.055     1.261    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/reset_r3
    SLICE_X94Y198        LUT2 (Prop_lut2_I0_O)        0.028     1.289 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset/FABRIC_PCS_RESET_i_1/O
                         net (fo=1, routed)           0.000     1.289    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_system_reset_n_0
    SLICE_X94Y198        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.745     1.358    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_cdrlocked_reg_0
    SLICE_X94Y198        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg/C
                         clock pessimism             -0.241     1.117    
    SLICE_X94Y198        FDRE (Hold_fdre_C_D)         0.087     1.204    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/FABRIC_PCS_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.923%)  route 0.104ns (51.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.606     1.173    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X91Y212        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y212        FDRE (Prop_fdre_C_Q)         0.100     1.273 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_reg[0]/Q
                         net (fo=3, routed)           0.104     1.377    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en[0]
    SLICE_X90Y211        SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.833     1.446    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X90Y211        SRL16E                                       r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3/CLK
                         clock pessimism             -0.258     1.188    
    SLICE_X90Y211        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.280    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/valid_btf_detect_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.170%)  route 0.143ns (54.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.621     1.188    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X96Y202        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/valid_btf_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y202        FDRE (Prop_fdre_C_Q)         0.118     1.306 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/valid_btf_detect_reg/Q
                         net (fo=1, routed)           0.143     1.449    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/valid_btf_detect
    SLICE_X96Y199        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.747     1.360    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X96Y199        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r_reg[4]/C
                         clock pessimism             -0.054     1.306    
    SLICE_X96Y199        FDRE (Hold_fdre_C_D)         0.042     1.348    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.354ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.537     1.104    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X107Y178       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y178       FDRE (Prop_fdre_C_Q)         0.100     1.204 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[37]/Q
                         net (fo=2, routed)           0.081     1.285    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/p_97_in
    SLICE_X106Y178       LUT3 (Prop_lut3_I1_O)        0.030     1.315 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.315    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/tempData_0[1]
    SLICE_X106Y178       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.741     1.354    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X106Y178       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]/C
                         clock pessimism             -0.239     1.115    
    SLICE_X106Y178       FDRE (Hold_fdre_C_D)         0.096     1.211    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.604     1.171    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/out
    SLICE_X87Y217        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y217        FDRE (Prop_fdre_C_Q)         0.100     1.271 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.326    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to
    SLICE_X87Y217        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.828     1.441    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/out
    SLICE_X87Y217        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/C
                         clock pessimism             -0.270     1.171    
    SLICE_X87Y217        FDRE (Hold_fdre_C_D)         0.047     1.218    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[48]/D
                            (rising edge-triggered cell FDSE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.355ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.538     1.105    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X111Y177       FDSE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y177       FDSE (Prop_fdse_C_Q)         0.100     1.205 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[16]/Q
                         net (fo=2, routed)           0.055     1.260    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/poly[48]
    SLICE_X111Y177       FDSE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.742     1.355    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X111Y177       FDSE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[48]/C
                         clock pessimism             -0.250     1.105    
    SLICE_X111Y177       FDSE (Hold_fdse_C_D)         0.047     1.152    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.616     1.183    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X95Y211        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y211        FDRE (Prop_fdre_C_Q)         0.100     1.283 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[32]/Q
                         net (fo=1, routed)           0.055     1.338    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage[32]
    SLICE_X95Y211        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.842     1.455    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/out
    SLICE_X95Y211        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[32]/C
                         clock pessimism             -0.272     1.183    
    SLICE_X95Y211        FDRE (Hold_fdre_C_D)         0.047     1.230    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.656     1.223    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/rx_cdrlocked_reg
    SLICE_X159Y91        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y91        FDRE (Prop_fdre_C_Q)         0.100     1.323 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.378    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to
    SLICE_X159Y91        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.878     1.491    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/rx_cdrlocked_reg
    SLICE_X159Y91        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/C
                         clock pessimism             -0.268     1.223    
    SLICE_X159Y91        FDRE (Hold_fdre_C_D)         0.047     1.270    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.567 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.602     1.169    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/out
    SLICE_X88Y217        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y217        FDRE (Prop_fdre_C_Q)         0.100     1.269 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to_reg/Q
                         net (fo=1, routed)           0.057     1.326    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg1_jtag_axi_aurora_64b66b_0_1_cdc_to
    SLICE_X88Y217        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y6   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=605, routed)         0.826     1.439    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/out
    SLICE_X88Y217        FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg/C
                         clock pessimism             -0.270     1.169    
    SLICE_X88Y217        FDRE (Hold_fdre_C_D)         0.047     1.216    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y6  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y6  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y6  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/jtag_axi_aurora_64b66b_0_1_multi_gt_i/jtag_axi_aurora_64b66b_0_1_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            1.839         5.120       3.281      RAMB36_X4Y42        jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.409         5.120       3.711      BUFGCTRL_X0Y2       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X158Y90       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/time_out_wait_bypass_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X156Y93       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X156Y93       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X159Y91       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X159Y91       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg3_reg/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X152Y113      jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X152Y113      jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X152Y113      jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X152Y113      jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X152Y113      jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X152Y113      jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X152Y113      jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X152Y113      jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[7]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y204       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y204       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y201       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y201       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y201       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y201       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y201       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y201       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y201       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y201       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y201       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y201       jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  clk_out1_jtag_axi_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.854ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.718ns  (logic 0.236ns (32.884%)  route 0.482ns (67.116%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y230                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X36Y230        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.482     0.718    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X37Y230        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X37Y230        FDCE (Setup_fdce_C_D)       -0.095     6.572    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.736ns  (logic 0.223ns (30.315%)  route 0.513ns (69.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y215                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X33Y215        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.513     0.736    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X28Y215        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X28Y215        FDCE (Setup_fdce_C_D)       -0.009     6.658    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.635ns  (logic 0.204ns (32.102%)  route 0.431ns (67.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y229                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X37Y229        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.431     0.635    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X37Y230        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X37Y230        FDCE (Setup_fdce_C_D)       -0.089     6.578    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.578    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.705ns  (logic 0.223ns (31.610%)  route 0.482ns (68.390%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y246                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X81Y246        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.482     0.705    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X80Y246        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X80Y246        FDCE (Setup_fdce_C_D)       -0.010     6.657    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.657    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.693ns  (logic 0.223ns (32.185%)  route 0.470ns (67.815%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y215                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X56Y215        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.470     0.693    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X53Y219        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X53Y219        FDCE (Setup_fdce_C_D)       -0.010     6.657    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.657    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.728ns  (logic 0.223ns (30.646%)  route 0.505ns (69.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y214                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X33Y214        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.505     0.728    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X30Y214        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X30Y214        FDCE (Setup_fdce_C_D)        0.026     6.693    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.607ns  (logic 0.204ns (33.626%)  route 0.403ns (66.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y216                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
    SLICE_X56Y216        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.403     0.607    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X55Y217        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X55Y217        FDCE (Setup_fdce_C_D)       -0.091     6.576    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.576    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.970ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.719ns  (logic 0.223ns (31.000%)  route 0.496ns (69.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y215                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X33Y215        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.496     0.719    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X30Y216        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X30Y216        FDCE (Setup_fdce_C_D)        0.022     6.689    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.689    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  5.970    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.672ns  (logic 0.223ns (33.170%)  route 0.449ns (66.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y226                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
    SLICE_X57Y226        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.449     0.672    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X57Y228        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X57Y228        FDCE (Setup_fdce_C_D)       -0.005     6.662    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.662    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.993ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_jtag_axi_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.667ns  (logic 0.223ns (33.409%)  route 0.444ns (66.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y248                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X79Y248        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.444     0.667    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X80Y248        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X80Y248        FDCE (Setup_fdce_C_D)       -0.007     6.660    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.660    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  5.993    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_jtag_axi_clk_wiz_0
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        9.132ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.132ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.861ns  (logic 0.259ns (30.065%)  route 0.602ns (69.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y247                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
    SLICE_X86Y247        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.602     0.861    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X87Y247        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X87Y247        FDCE (Setup_fdce_C_D)       -0.007     9.993    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                  9.132    

Slack (MET) :             9.196ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.797ns  (logic 0.259ns (32.504%)  route 0.538ns (67.496%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y210                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X50Y210        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.538     0.797    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X51Y209        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y209        FDCE (Setup_fdce_C_D)       -0.007     9.993    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                  9.196    

Slack (MET) :             9.230ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.760ns  (logic 0.223ns (29.327%)  route 0.537ns (70.673%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y215                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X55Y215        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.537     0.760    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X63Y216        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y216        FDCE (Setup_fdce_C_D)       -0.010     9.990    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  9.230    

Slack (MET) :             9.270ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.752ns  (logic 0.223ns (29.636%)  route 0.529ns (70.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y227                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X57Y227        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.529     0.752    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X58Y225        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y225        FDCE (Setup_fdce_C_D)        0.022    10.022    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                  9.270    

Slack (MET) :             9.278ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.744ns  (logic 0.223ns (29.968%)  route 0.521ns (70.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y229                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X35Y229        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.521     0.744    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X36Y228        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y228        FDCE (Setup_fdce_C_D)        0.022    10.022    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  9.278    

Slack (MET) :             9.280ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.662ns  (logic 0.236ns (35.658%)  route 0.426ns (64.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y208                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X32Y208        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.426     0.662    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X32Y207        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y207        FDCE (Setup_fdce_C_D)       -0.058     9.942    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  9.280    

Slack (MET) :             9.328ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.665ns  (logic 0.223ns (33.557%)  route 0.442ns (66.443%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y246                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X84Y246        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.442     0.665    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X89Y246        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y246        FDCE (Setup_fdce_C_D)       -0.007     9.993    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  9.328    

Slack (MET) :             9.330ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.692ns  (logic 0.223ns (32.215%)  route 0.469ns (67.785%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y215                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X55Y215        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.469     0.692    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y216        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y216        FDCE (Setup_fdce_C_D)        0.022    10.022    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  9.330    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.657ns  (logic 0.223ns (33.948%)  route 0.434ns (66.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y225                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X55Y225        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.434     0.657    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X57Y225        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y225        FDCE (Setup_fdce_C_D)       -0.009     9.991    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.657    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.575ns  (logic 0.204ns (35.491%)  route 0.371ns (64.509%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y233                                     0.000     0.000 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X65Y233        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.371     0.575    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X72Y233        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X72Y233        FDCE (Setup_fdce_C_D)       -0.091     9.909    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  9.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  INIT_DIFF_CLK_clk_p
  To Clock:  INIT_DIFF_CLK_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.871ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[0]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.270ns (5.322%)  route 4.803ns (94.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 14.106 - 10.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.268     4.282    jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLICE_X135Y137       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.223     4.505 f  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          1.323     5.828    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X114Y169       LUT3 (Prop_lut3_I1_O)        0.047     5.875 f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          3.480     9.355    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X158Y92        FDCE                                         f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.359    14.106    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X158Y92        FDCE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[0]/C
                         clock pessimism              0.280    14.386    
                         clock uncertainty           -0.035    14.351    
    SLICE_X158Y92        FDCE (Recov_fdce_C_CLR)     -0.245    14.106    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.106    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[6]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 0.270ns (5.322%)  route 4.803ns (94.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 14.106 - 10.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.268     4.282    jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLICE_X135Y137       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.223     4.505 f  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          1.323     5.828    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X114Y169       LUT3 (Prop_lut3_I1_O)        0.047     5.875 f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          3.480     9.355    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X158Y92        FDCE                                         f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.359    14.106    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X158Y92        FDCE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[6]/C
                         clock pessimism              0.280    14.386    
                         clock uncertainty           -0.035    14.351    
    SLICE_X158Y92        FDCE (Recov_fdce_C_CLR)     -0.245    14.106    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.106    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.871ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[7]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.270ns (5.516%)  route 4.624ns (94.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 14.106 - 10.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.268     4.282    jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLICE_X135Y137       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.223     4.505 f  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          1.323     5.828    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X114Y169       LUT3 (Prop_lut3_I1_O)        0.047     5.875 f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          3.301     9.177    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X159Y93        FDCE                                         f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.359    14.106    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X159Y93        FDCE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[7]/C
                         clock pessimism              0.280    14.386    
                         clock uncertainty           -0.035    14.351    
    SLICE_X159Y93        FDCE (Recov_fdce_C_CLR)     -0.303    14.048    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.048    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  4.871    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.270ns (5.516%)  route 4.624ns (94.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 14.106 - 10.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.268     4.282    jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLICE_X135Y137       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.223     4.505 f  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          1.323     5.828    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X114Y169       LUT3 (Prop_lut3_I1_O)        0.047     5.875 f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          3.301     9.177    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X158Y93        FDCE                                         f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.359    14.106    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X158Y93        FDCE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/C
                         clock pessimism              0.280    14.386    
                         clock uncertainty           -0.035    14.351    
    SLICE_X158Y93        FDCE (Recov_fdce_C_CLR)     -0.245    14.106    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                         14.106    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 0.270ns (5.516%)  route 4.624ns (94.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 14.106 - 10.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.268     4.282    jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLICE_X135Y137       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.223     4.505 f  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          1.323     5.828    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X114Y169       LUT3 (Prop_lut3_I1_O)        0.047     5.875 f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          3.301     9.177    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X158Y93        FDCE                                         f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.359    14.106    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X158Y93        FDCE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                         clock pessimism              0.280    14.386    
                         clock uncertainty           -0.035    14.351    
    SLICE_X158Y93        FDCE (Recov_fdce_C_CLR)     -0.245    14.106    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_fsm_reset_done_int_reg
  -------------------------------------------------------------------
                         required time                         14.106    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.370ns (7.669%)  route 4.455ns (92.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 14.103 - 10.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.248     4.262    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X114Y159       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y159       FDRE (Prop_fdre_C_Q)         0.236     4.498 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.469     4.968    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X113Y160       LUT3 (Prop_lut3_I2_O)        0.134     5.102 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          3.985     9.087    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X150Y57        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.356    14.103    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLICE_X150Y57        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]/C
                         clock pessimism              0.267    14.370    
                         clock uncertainty           -0.035    14.335    
    SLICE_X150Y57        FDCE (Recov_fdce_C_CLR)     -0.306    14.029    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[2]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 0.270ns (5.643%)  route 4.514ns (94.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.105ns = ( 14.105 - 10.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.268     4.282    jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLICE_X135Y137       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.223     4.505 f  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          1.323     5.828    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X114Y169       LUT3 (Prop_lut3_I1_O)        0.047     5.875 f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          3.191     9.067    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X161Y91        FDCE                                         f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.358    14.105    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X161Y91        FDCE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[2]/C
                         clock pessimism              0.280    14.385    
                         clock uncertainty           -0.035    14.350    
    SLICE_X161Y91        FDCE (Recov_fdce_C_CLR)     -0.303    14.047    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.047    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[3]/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.270ns (5.653%)  route 4.506ns (94.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.106ns = ( 14.106 - 10.000 ) 
    Source Clock Delay      (SCD):    4.282ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.268     4.282    jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLICE_X135Y137       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.223     4.505 f  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          1.323     5.828    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/pma_init_sync
    SLICE_X114Y169       LUT3 (Prop_lut3_I1_O)        0.047     5.875 f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          3.183     9.059    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X161Y92        FDCE                                         f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.359    14.106    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X161Y92        FDCE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[3]/C
                         clock pessimism              0.280    14.386    
                         clock uncertainty           -0.035    14.351    
    SLICE_X161Y92        FDCE (Recov_fdce_C_CLR)     -0.303    14.048    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/rxresetfsm_i/rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.048    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/RXUSERRDY_reg/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.370ns (7.807%)  route 4.369ns (92.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 14.103 - 10.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.248     4.262    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X114Y159       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y159       FDRE (Prop_fdre_C_Q)         0.236     4.498 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.469     4.968    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X113Y160       LUT3 (Prop_lut3_I2_O)        0.134     5.102 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          3.900     9.002    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X150Y56        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/RXUSERRDY_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.356    14.103    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLICE_X150Y56        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/RXUSERRDY_reg/C
                         clock pessimism              0.267    14.370    
                         clock uncertainty           -0.035    14.335    
    SLICE_X150Y56        FDCE (Recov_fdce_C_CLR)     -0.306    14.029    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/RXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.027    

Slack (MET) :             5.027ns  (required time - arrival time)
  Source:                 jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/check_tlock_max_reg/CLR
                            (recovery check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (INIT_DIFF_CLK_clk_p rise@10.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.370ns (7.807%)  route 4.369ns (92.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 14.103 - 10.000 ) 
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           2.117     2.921    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     3.014 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.248     4.262    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/init_clk_n
    SLICE_X114Y159       FDRE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y159       FDRE (Prop_fdre_C_Q)         0.236     4.498 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.469     4.968    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X113Y160       LUT3 (Prop_lut3_I2_O)        0.134     5.102 f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          3.900     9.002    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X150Y56        FDCE                                         f  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/check_tlock_max_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                     10.000    10.000 r  
    F9                                                0.000    10.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000    10.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.708    10.708 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.956    12.664    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    12.747 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         1.356    14.103    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/init_clk_n
    SLICE_X150Y56        FDCE                                         r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/check_tlock_max_reg/C
                         clock pessimism              0.267    14.370    
                         clock uncertainty           -0.035    14.335    
    SLICE_X150Y56        FDCE (Recov_fdce_C_CLR)     -0.306    14.029    jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/rxresetfsm_i/check_tlock_max_reg
  -------------------------------------------------------------------
                         required time                         14.029    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.100ns (8.919%)  route 1.021ns (91.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.572     2.050    jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLICE_X135Y137       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.100     2.150 f  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          1.021     3.171    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X160Y90        FDCE                                         f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.880     2.519    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_clk
    SLICE_X160Y90        FDCE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.169     2.350    
    SLICE_X160Y90        FDCE (Remov_fdce_C_CLR)     -0.050     2.300    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.100ns (8.919%)  route 1.021ns (91.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.572     2.050    jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLICE_X135Y137       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.100     2.150 f  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          1.021     3.171    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X160Y90        FDCE                                         f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.880     2.519    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_clk
    SLICE_X160Y90        FDCE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.169     2.350    
    SLICE_X160Y90        FDCE (Remov_fdce_C_CLR)     -0.050     2.300    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.100ns (8.919%)  route 1.021ns (91.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.572     2.050    jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLICE_X135Y137       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.100     2.150 f  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          1.021     3.171    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X160Y90        FDCE                                         f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.880     2.519    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_clk
    SLICE_X160Y90        FDCE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.169     2.350    
    SLICE_X160Y90        FDCE (Remov_fdce_C_CLR)     -0.050     2.300    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.100ns (8.919%)  route 1.021ns (91.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.572     2.050    jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLICE_X135Y137       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.100     2.150 f  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          1.021     3.171    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X160Y90        FDCE                                         f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.880     2.519    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_clk
    SLICE_X160Y90        FDCE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.169     2.350    
    SLICE_X160Y90        FDCE (Remov_fdce_C_CLR)     -0.050     2.300    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.100ns (8.919%)  route 1.021ns (91.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.572     2.050    jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLICE_X135Y137       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.100     2.150 f  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          1.021     3.171    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X160Y90        FDCE                                         f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.880     2.519    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_clk
    SLICE_X160Y90        FDCE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.169     2.350    
    SLICE_X160Y90        FDCE (Remov_fdce_C_CLR)     -0.050     2.300    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.100ns (8.600%)  route 1.063ns (91.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.572     2.050    jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLICE_X135Y137       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.100     2.150 f  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          1.063     3.213    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X160Y89        FDCE                                         f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.879     2.518    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_clk
    SLICE_X160Y89        FDCE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.169     2.349    
    SLICE_X160Y89        FDCE (Remov_fdce_C_CLR)     -0.050     2.299    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.100ns (8.600%)  route 1.063ns (91.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.572     2.050    jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLICE_X135Y137       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.100     2.150 f  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          1.063     3.213    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X160Y89        FDCE                                         f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.879     2.518    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_clk
    SLICE_X160Y89        FDCE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.169     2.349    
    SLICE_X160Y89        FDCE (Remov_fdce_C_CLR)     -0.050     2.299    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.100ns (8.600%)  route 1.063ns (91.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.572     2.050    jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLICE_X135Y137       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.100     2.150 f  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          1.063     3.213    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X160Y89        FDCE                                         f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.879     2.518    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_clk
    SLICE_X160Y89        FDCE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.169     2.349    
    SLICE_X160Y89        FDCE (Remov_fdce_C_CLR)     -0.050     2.299    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.100ns (8.600%)  route 1.063ns (91.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.572     2.050    jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLICE_X135Y137       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.100     2.150 f  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          1.063     3.213    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X161Y89        FDCE                                         f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.879     2.518    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_clk
    SLICE_X161Y89        FDCE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.169     2.349    
    SLICE_X161Y89        FDCE (Remov_fdce_C_CLR)     -0.069     2.280    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/tx_state_reg[6]/CLR
                            (removal check against rising-edge clock INIT_DIFF_CLK_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (INIT_DIFF_CLK_clk_p rise@0.000ns - INIT_DIFF_CLK_clk_p rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.100ns (8.008%)  route 1.149ns (91.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    2.050ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.340     0.340 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.112     1.452    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.478 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.572     2.050    jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/init_clk
    SLICE_X135Y137       FDRE                                         r  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y137       FDRE (Prop_fdre_C_Q)         0.100     2.150 f  jtag_axi_i/aurora_64b66b_1/inst/gt_reset_sync/stg5_reg/Q
                         net (fo=28, routed)          1.149     3.299    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/pma_init_sync
    SLICE_X160Y82        FDCE                                         f  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/tx_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock INIT_DIFF_CLK_clk_p rise edge)
                                                      0.000     0.000 r  
    F9                                                0.000     0.000 r  INIT_DIFF_CLK_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/init_clk_p
    F9                   IBUFDS (Prop_ibufds_I_O)     0.418     0.418 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/IBUFDS_INIT_CLK/O
                         net (fo=1, routed)           1.191     1.609    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/INIT_CLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.639 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/initclk_bufg_i/O
                         net (fo=593, routed)         0.873     2.512    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/init_clk
    SLICE_X160Y82        FDCE                                         r  jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/tx_state_reg[6]/C
                         clock pessimism             -0.169     2.343    
    SLICE_X160Y82        FDCE (Remov_fdce_C_CLR)     -0.050     2.293    jtag_axi_i/aurora_64b66b_1/inst/jtag_axi_aurora_64b66b_0_1_wrapper_i/txresetfsm_i/tx_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  1.006    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_jtag_axi_clk_wiz_0
  To Clock:  clk_out1_jtag_axi_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.266ns (6.551%)  route 3.795ns (93.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 4.930 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.250ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.461    -2.250    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X31Y241        FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y241        FDSE (Prop_fdse_C_Q)         0.223    -2.027 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.670    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X31Y241        LUT3 (Prop_lut3_I0_O)        0.043    -1.627 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.438     1.811    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/fifo_rst_ff3_reg
    SLICE_X84Y241        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.212     4.930    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/aclk
    SLICE_X84Y241        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.639     4.291    
                         clock uncertainty           -0.080     4.210    
    SLICE_X84Y241        FDCE (Recov_fdce_C_CLR)     -0.212     3.998    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -1.811    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.266ns (6.551%)  route 3.795ns (93.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 4.930 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.250ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.461    -2.250    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X31Y241        FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y241        FDSE (Prop_fdse_C_Q)         0.223    -2.027 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.670    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X31Y241        LUT3 (Prop_lut3_I0_O)        0.043    -1.627 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.438     1.811    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/fifo_rst_ff3_reg
    SLICE_X84Y241        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.212     4.930    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/aclk
    SLICE_X84Y241        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.639     4.291    
                         clock uncertainty           -0.080     4.210    
    SLICE_X84Y241        FDCE (Recov_fdce_C_CLR)     -0.212     3.998    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -1.811    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.266ns (6.551%)  route 3.795ns (93.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 4.930 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.250ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.461    -2.250    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X31Y241        FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y241        FDSE (Prop_fdse_C_Q)         0.223    -2.027 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.670    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X31Y241        LUT3 (Prop_lut3_I0_O)        0.043    -1.627 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.438     1.811    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/fifo_rst_ff3_reg
    SLICE_X84Y241        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.212     4.930    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/aclk
    SLICE_X84Y241        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.639     4.291    
                         clock uncertainty           -0.080     4.210    
    SLICE_X84Y241        FDCE (Recov_fdce_C_CLR)     -0.212     3.998    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -1.811    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.266ns (6.551%)  route 3.795ns (93.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 4.930 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.250ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.461    -2.250    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X31Y241        FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y241        FDSE (Prop_fdse_C_Q)         0.223    -2.027 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.670    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X31Y241        LUT3 (Prop_lut3_I0_O)        0.043    -1.627 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.438     1.811    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/fifo_rst_ff3_reg
    SLICE_X84Y241        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.212     4.930    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/aclk
    SLICE_X84Y241        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.639     4.291    
                         clock uncertainty           -0.080     4.210    
    SLICE_X84Y241        FDCE (Recov_fdce_C_CLR)     -0.212     3.998    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -1.811    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.266ns (6.551%)  route 3.795ns (93.449%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 4.930 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.250ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.461    -2.250    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X31Y241        FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y241        FDSE (Prop_fdse_C_Q)         0.223    -2.027 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.670    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X31Y241        LUT3 (Prop_lut3_I0_O)        0.043    -1.627 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.438     1.811    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/fifo_rst_ff3_reg
    SLICE_X84Y241        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.212     4.930    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/aclk
    SLICE_X84Y241        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/C
                         clock pessimism             -0.639     4.291    
                         clock uncertainty           -0.080     4.210    
    SLICE_X84Y241        FDCE (Recov_fdce_C_CLR)     -0.212     3.998    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -1.811    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.266ns (6.554%)  route 3.793ns (93.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 4.930 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.250ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.461    -2.250    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X31Y241        FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y241        FDSE (Prop_fdse_C_Q)         0.223    -2.027 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.670    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X31Y241        LUT3 (Prop_lut3_I0_O)        0.043    -1.627 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.436     1.809    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_rst_ff3_reg
    SLICE_X85Y241        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.212     4.930    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/aclk
    SLICE_X85Y241        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.639     4.291    
                         clock uncertainty           -0.080     4.210    
    SLICE_X85Y241        FDCE (Recov_fdce_C_CLR)     -0.212     3.998    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.266ns (6.554%)  route 3.793ns (93.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 4.930 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.250ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.461    -2.250    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X31Y241        FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y241        FDSE (Prop_fdse_C_Q)         0.223    -2.027 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.670    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X31Y241        LUT3 (Prop_lut3_I0_O)        0.043    -1.627 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.436     1.809    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_rst_ff3_reg
    SLICE_X85Y241        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.212     4.930    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/aclk
    SLICE_X85Y241        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.639     4.291    
                         clock uncertainty           -0.080     4.210    
    SLICE_X85Y241        FDCE (Recov_fdce_C_CLR)     -0.212     3.998    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.266ns (6.554%)  route 3.793ns (93.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 4.930 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.250ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.461    -2.250    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X31Y241        FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y241        FDSE (Prop_fdse_C_Q)         0.223    -2.027 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.670    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X31Y241        LUT3 (Prop_lut3_I0_O)        0.043    -1.627 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.436     1.809    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_rst_ff3_reg
    SLICE_X85Y241        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.212     4.930    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/aclk
    SLICE_X85Y241        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.639     4.291    
                         clock uncertainty           -0.080     4.210    
    SLICE_X85Y241        FDCE (Recov_fdce_C_CLR)     -0.212     3.998    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.266ns (6.554%)  route 3.793ns (93.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 4.930 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.250ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.461    -2.250    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X31Y241        FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y241        FDSE (Prop_fdse_C_Q)         0.223    -2.027 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.670    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X31Y241        LUT3 (Prop_lut3_I0_O)        0.043    -1.627 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.436     1.809    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_rst_ff3_reg
    SLICE_X85Y241        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.212     4.930    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/aclk
    SLICE_X85Y241        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.639     4.291    
                         clock uncertainty           -0.080     4.210    
    SLICE_X85Y241        FDCE (Recov_fdce_C_CLR)     -0.212     3.998    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_jtag_axi_clk_wiz_0 rise@6.667ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.266ns (6.554%)  route 3.793ns (93.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.737ns = ( 4.930 - 6.667 ) 
    Source Clock Delay      (SCD):    -2.250ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.887    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -5.752 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -3.804    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.711 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.461    -2.250    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/aclk
    SLICE_X31Y241        FDSE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y241        FDSE (Prop_fdse_C_Q)         0.223    -2.027 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/fifo_rst_ff3_reg/Q
                         net (fo=2, routed)           0.357    -1.670    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/fifo_rst_ff3
    SLICE_X31Y241        LUT3 (Prop_lut3_I0_O)        0.043    -1.627 f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q_reg[7]_i_1/O
                         net (fo=480, routed)         3.436     1.809    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/fifo_rst_ff3_reg
    SLICE_X85Y241        FDCE                                         f  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    H9                                                0.000     6.667 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     6.667    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.710     7.377 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.363    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516     1.847 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788     3.635    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     3.718 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       1.212     4.930    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/aclk
    SLICE_X85Y241        FDCE                                         r  jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.639     4.291    
                         clock uncertainty           -0.080     4.210    
    SLICE_X85Y241        FDCE (Recov_fdce_C_CLR)     -0.212     3.998    jtag_axi_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -1.809    
  -------------------------------------------------------------------
                         slack                                  2.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.627%)  route 0.106ns (51.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.686    -0.596    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X76Y268        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y268        FDPE (Prop_fdpe_C_Q)         0.100    -0.496 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106    -0.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X74Y268        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.932    -0.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X74Y268        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.048    -0.563    
    SLICE_X74Y268        FDCE (Remov_fdce_C_CLR)     -0.050    -0.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.627%)  route 0.106ns (51.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.686    -0.596    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X76Y268        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y268        FDPE (Prop_fdpe_C_Q)         0.100    -0.496 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106    -0.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X74Y268        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.932    -0.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X74Y268        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.048    -0.563    
    SLICE_X74Y268        FDCE (Remov_fdce_C_CLR)     -0.050    -0.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.627%)  route 0.106ns (51.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.686    -0.596    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X76Y268        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y268        FDPE (Prop_fdpe_C_Q)         0.100    -0.496 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106    -0.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X74Y268        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.932    -0.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X74Y268        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.048    -0.563    
    SLICE_X74Y268        FDCE (Remov_fdce_C_CLR)     -0.050    -0.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.627%)  route 0.106ns (51.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.686    -0.596    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X76Y268        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y268        FDPE (Prop_fdpe_C_Q)         0.100    -0.496 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106    -0.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X74Y268        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.932    -0.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X74Y268        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.048    -0.563    
    SLICE_X74Y268        FDCE (Remov_fdce_C_CLR)     -0.050    -0.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.627%)  route 0.106ns (51.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.686    -0.596    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X76Y268        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y268        FDPE (Prop_fdpe_C_Q)         0.100    -0.496 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106    -0.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X74Y268        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.932    -0.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X74Y268        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.048    -0.563    
    SLICE_X74Y268        FDCE (Remov_fdce_C_CLR)     -0.050    -0.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.627%)  route 0.106ns (51.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.686    -0.596    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X76Y268        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y268        FDPE (Prop_fdpe_C_Q)         0.100    -0.496 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106    -0.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X74Y268        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.932    -0.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X74Y268        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.048    -0.563    
    SLICE_X74Y268        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.615    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.627%)  route 0.106ns (51.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.686    -0.596    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X76Y268        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y268        FDPE (Prop_fdpe_C_Q)         0.100    -0.496 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106    -0.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X74Y268        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.932    -0.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X74Y268        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.048    -0.563    
    SLICE_X74Y268        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.615    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.627%)  route 0.106ns (51.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.686    -0.596    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X76Y268        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y268        FDPE (Prop_fdpe_C_Q)         0.100    -0.496 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106    -0.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X75Y268        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.932    -0.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X75Y268        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.048    -0.563    
    SLICE_X75Y268        FDCE (Remov_fdce_C_CLR)     -0.069    -0.632    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.627%)  route 0.106ns (51.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.686    -0.596    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X76Y268        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y268        FDPE (Prop_fdpe_C_Q)         0.100    -0.496 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106    -0.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X75Y268        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.932    -0.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X75Y268        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.048    -0.563    
    SLICE_X75Y268        FDCE (Remov_fdce_C_CLR)     -0.069    -0.632    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_jtag_axi_clk_wiz_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns - clk_out1_jtag_axi_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.627%)  route 0.106ns (51.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.277 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.308    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.282 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.686    -0.596    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X76Y268        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y268        FDPE (Prop_fdpe_C_Q)         0.100    -0.496 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.106    -0.390    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X75Y268        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_jtag_axi_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  diff_clock_rtl_clk_p (IN)
                         net (fo=0)                   0.000     0.000    jtag_axi_i/clk_wiz/inst/clk_in1_p
    H9                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  jtag_axi_i/clk_wiz/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.973    jtag_axi_i/clk_wiz/inst/clk_in1_jtag_axi_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -2.617 r  jtag_axi_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.573    jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.543 r  jtag_axi_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=11189, routed)       0.932    -0.611    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X75Y268        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.048    -0.563    
    SLICE_X75Y268        FDCE (Remov_fdce_C_CLR)     -0.069    -0.632    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.242    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.373ns (17.120%)  route 1.806ns (82.880%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 37.975 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.059     7.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y275        LUT4 (Prop_lut4_I0_O)        0.126     7.201 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.335     7.536    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X84Y274        LUT1 (Prop_lut1_I0_O)        0.043     7.579 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.411     7.990    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X83Y274        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.333    37.975    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X83Y274        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.787    38.762    
                         clock uncertainty           -0.035    38.727    
    SLICE_X83Y274        FDCE (Recov_fdce_C_CLR)     -0.212    38.515    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                 30.525    

Slack (MET) :             30.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.373ns (17.120%)  route 1.806ns (82.880%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 37.975 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.059     7.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y275        LUT4 (Prop_lut4_I0_O)        0.126     7.201 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.335     7.536    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X84Y274        LUT1 (Prop_lut1_I0_O)        0.043     7.579 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.411     7.990    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X83Y274        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.333    37.975    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X83Y274        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.787    38.762    
                         clock uncertainty           -0.035    38.727    
    SLICE_X83Y274        FDCE (Recov_fdce_C_CLR)     -0.212    38.515    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                 30.525    

Slack (MET) :             30.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.373ns (17.120%)  route 1.806ns (82.880%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 37.975 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.059     7.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y275        LUT4 (Prop_lut4_I0_O)        0.126     7.201 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.335     7.536    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X84Y274        LUT1 (Prop_lut1_I0_O)        0.043     7.579 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.411     7.990    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X83Y274        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.333    37.975    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X83Y274        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.787    38.762    
                         clock uncertainty           -0.035    38.727    
    SLICE_X83Y274        FDCE (Recov_fdce_C_CLR)     -0.212    38.515    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                 30.525    

Slack (MET) :             30.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.373ns (17.120%)  route 1.806ns (82.880%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 37.975 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.059     7.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y275        LUT4 (Prop_lut4_I0_O)        0.126     7.201 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.335     7.536    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X84Y274        LUT1 (Prop_lut1_I0_O)        0.043     7.579 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.411     7.990    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X83Y274        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.333    37.975    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X83Y274        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.787    38.762    
                         clock uncertainty           -0.035    38.727    
    SLICE_X83Y274        FDCE (Recov_fdce_C_CLR)     -0.212    38.515    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                 30.525    

Slack (MET) :             30.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.373ns (17.577%)  route 1.749ns (82.423%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 37.973 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.059     7.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y275        LUT4 (Prop_lut4_I0_O)        0.126     7.201 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.335     7.536    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X84Y274        LUT1 (Prop_lut1_I0_O)        0.043     7.579 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.355     7.934    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y274        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.331    37.973    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y274        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.787    38.760    
                         clock uncertainty           -0.035    38.725    
    SLICE_X84Y274        FDCE (Recov_fdce_C_CLR)     -0.212    38.513    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 30.579    

Slack (MET) :             30.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.373ns (17.577%)  route 1.749ns (82.423%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 37.973 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.059     7.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y275        LUT4 (Prop_lut4_I0_O)        0.126     7.201 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.335     7.536    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X84Y274        LUT1 (Prop_lut1_I0_O)        0.043     7.579 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.355     7.934    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y274        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.331    37.973    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y274        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.787    38.760    
                         clock uncertainty           -0.035    38.725    
    SLICE_X84Y274        FDCE (Recov_fdce_C_CLR)     -0.212    38.513    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 30.579    

Slack (MET) :             30.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.373ns (17.577%)  route 1.749ns (82.423%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 37.973 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.059     7.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y275        LUT4 (Prop_lut4_I0_O)        0.126     7.201 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.335     7.536    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X84Y274        LUT1 (Prop_lut1_I0_O)        0.043     7.579 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.355     7.934    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y274        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.331    37.973    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y274        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.787    38.760    
                         clock uncertainty           -0.035    38.725    
    SLICE_X84Y274        FDCE (Recov_fdce_C_CLR)     -0.212    38.513    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 30.579    

Slack (MET) :             30.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.373ns (17.577%)  route 1.749ns (82.423%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 37.973 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.059     7.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y275        LUT4 (Prop_lut4_I0_O)        0.126     7.201 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.335     7.536    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X84Y274        LUT1 (Prop_lut1_I0_O)        0.043     7.579 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.355     7.934    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y274        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.331    37.973    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y274        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.787    38.760    
                         clock uncertainty           -0.035    38.725    
    SLICE_X84Y274        FDCE (Recov_fdce_C_CLR)     -0.212    38.513    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                 30.579    

Slack (MET) :             30.582ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.373ns (17.594%)  route 1.747ns (82.406%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 37.973 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.059     7.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y275        LUT4 (Prop_lut4_I0_O)        0.126     7.201 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.335     7.536    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X84Y274        LUT1 (Prop_lut1_I0_O)        0.043     7.579 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.352     7.931    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X85Y274        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.331    37.973    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y274        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.787    38.760    
                         clock uncertainty           -0.035    38.725    
    SLICE_X85Y274        FDCE (Recov_fdce_C_CLR)     -0.212    38.513    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                          -7.931    
  -------------------------------------------------------------------
                         slack                                 30.582    

Slack (MET) :             30.583ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.373ns (17.120%)  route 1.806ns (82.880%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 37.975 - 33.000 ) 
    Source Clock Delay      (SCD):    5.811ns
    Clock Pessimism Removal (CPR):    0.787ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           4.183     4.183    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     4.276 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.535     5.811    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y281        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDRE (Prop_fdre_C_Q)         0.204     6.015 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=44, routed)          1.059     7.075    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X84Y275        LUT4 (Prop_lut4_I0_O)        0.126     7.201 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.335     7.536    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X84Y274        LUT1 (Prop_lut1_I0_O)        0.043     7.579 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.411     7.990    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X82Y274        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.559    36.559    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    36.642 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         1.333    37.975    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X82Y274        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.787    38.762    
                         clock uncertainty           -0.035    38.727    
    SLICE_X82Y274        FDCE (Recov_fdce_C_CLR)     -0.154    38.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         38.573    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                 30.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.175%)  route 0.099ns (49.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.684     3.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X89Y263        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y263        FDPE (Prop_fdpe_C_Q)         0.100     3.150 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.099     3.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X89Y262        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.930     3.682    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X89Y262        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.618     3.064    
    SLICE_X89Y262        FDCE (Remov_fdce_C_CLR)     -0.069     2.995    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.175%)  route 0.099ns (49.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.684     3.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X89Y263        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y263        FDPE (Prop_fdpe_C_Q)         0.100     3.150 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.099     3.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X89Y262        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.930     3.682    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X89Y262        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.618     3.064    
    SLICE_X89Y262        FDCE (Remov_fdce_C_CLR)     -0.069     2.995    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.175%)  route 0.099ns (49.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.684     3.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X89Y263        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y263        FDPE (Prop_fdpe_C_Q)         0.100     3.150 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.099     3.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X89Y262        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.930     3.682    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X89Y262        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.618     3.064    
    SLICE_X89Y262        FDCE (Remov_fdce_C_CLR)     -0.069     2.995    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.175%)  route 0.099ns (49.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.684     3.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X89Y263        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y263        FDPE (Prop_fdpe_C_Q)         0.100     3.150 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.099     3.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X89Y262        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.930     3.682    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X89Y262        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.618     3.064    
    SLICE_X89Y262        FDCE (Remov_fdce_C_CLR)     -0.069     2.995    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.175%)  route 0.099ns (49.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.684     3.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X89Y263        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y263        FDPE (Prop_fdpe_C_Q)         0.100     3.150 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.099     3.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X89Y262        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.930     3.682    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X89Y262        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.618     3.064    
    SLICE_X89Y262        FDCE (Remov_fdce_C_CLR)     -0.069     2.995    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.175%)  route 0.099ns (49.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.684     3.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X89Y263        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y263        FDPE (Prop_fdpe_C_Q)         0.100     3.150 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.099     3.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X89Y262        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.930     3.682    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X89Y262        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.618     3.064    
    SLICE_X89Y262        FDCE (Remov_fdce_C_CLR)     -0.069     2.995    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.175%)  route 0.099ns (49.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.684     3.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X89Y263        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y263        FDPE (Prop_fdpe_C_Q)         0.100     3.150 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.099     3.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X89Y262        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.930     3.682    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X89Y262        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.618     3.064    
    SLICE_X89Y262        FDPE (Remov_fdpe_C_PRE)     -0.072     2.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.175%)  route 0.099ns (49.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.682ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.684     3.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X89Y263        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y263        FDPE (Prop_fdpe_C_Q)         0.100     3.150 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.099     3.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X89Y262        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.930     3.682    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X89Y262        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.618     3.064    
    SLICE_X89Y262        FDPE (Remov_fdpe_C_PRE)     -0.072     2.992    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.992    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.745%)  route 0.109ns (52.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.689     3.055    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X80Y265        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y265        FDPE (Prop_fdpe_C_Q)         0.100     3.155 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.109     3.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X80Y266        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.932     3.684    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X80Y266        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.618     3.066    
    SLICE_X80Y266        FDCE (Remov_fdce_C_CLR)     -0.069     2.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.745%)  route 0.109ns (52.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.340     2.340    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.366 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.689     3.055    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X80Y265        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y265        FDPE (Prop_fdpe_C_Q)         0.100     3.155 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.109     3.265    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X80Y266        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.722     2.722    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.752 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=390, routed)         0.932     3.684    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X80Y266        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.618     3.066    
    SLICE_X80Y266        FDCE (Remov_fdce_C_CLR)     -0.069     2.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.267    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.938ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.236ns (12.238%)  route 1.692ns (87.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns = ( 15.544 - 10.240 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.399     5.830    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X46Y217        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y217        FDRE (Prop_fdre_C_Q)         0.236     6.066 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=73, routed)          1.692     7.758    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/out
    SLICE_X52Y209        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.234    15.544    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X52Y209        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.484    16.028    
                         clock uncertainty           -0.061    15.967    
    SLICE_X52Y209        FDCE (Recov_fdce_C_CLR)     -0.270    15.697    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.697    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  7.938    

Slack (MET) :             7.938ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.236ns (12.238%)  route 1.692ns (87.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns = ( 15.544 - 10.240 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.399     5.830    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X46Y217        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y217        FDRE (Prop_fdre_C_Q)         0.236     6.066 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=73, routed)          1.692     7.758    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/out
    SLICE_X52Y209        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.234    15.544    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X52Y209        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.484    16.028    
                         clock uncertainty           -0.061    15.967    
    SLICE_X52Y209        FDCE (Recov_fdce_C_CLR)     -0.270    15.697    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.697    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  7.938    

Slack (MET) :             7.938ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.236ns (12.238%)  route 1.692ns (87.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns = ( 15.544 - 10.240 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.399     5.830    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X46Y217        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y217        FDRE (Prop_fdre_C_Q)         0.236     6.066 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=73, routed)          1.692     7.758    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X52Y209        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.234    15.544    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X52Y209        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.484    16.028    
                         clock uncertainty           -0.061    15.967    
    SLICE_X52Y209        FDCE (Recov_fdce_C_CLR)     -0.270    15.697    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.697    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  7.938    

Slack (MET) :             7.971ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.236ns (12.238%)  route 1.692ns (87.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns = ( 15.544 - 10.240 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.399     5.830    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X46Y217        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y217        FDRE (Prop_fdre_C_Q)         0.236     6.066 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=73, routed)          1.692     7.758    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/out
    SLICE_X52Y209        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.234    15.544    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X52Y209        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.484    16.028    
                         clock uncertainty           -0.061    15.967    
    SLICE_X52Y209        FDCE (Recov_fdce_C_CLR)     -0.237    15.730    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.730    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  7.971    

Slack (MET) :             7.971ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.236ns (12.238%)  route 1.692ns (87.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns = ( 15.544 - 10.240 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.399     5.830    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X46Y217        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y217        FDRE (Prop_fdre_C_Q)         0.236     6.066 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=73, routed)          1.692     7.758    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/out
    SLICE_X52Y209        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.234    15.544    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X52Y209        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.484    16.028    
                         clock uncertainty           -0.061    15.967    
    SLICE_X52Y209        FDCE (Recov_fdce_C_CLR)     -0.237    15.730    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.730    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  7.971    

Slack (MET) :             7.971ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.236ns (12.238%)  route 1.692ns (87.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.304ns = ( 15.544 - 10.240 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.399     5.830    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X46Y217        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y217        FDRE (Prop_fdre_C_Q)         0.236     6.066 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=73, routed)          1.692     7.758    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[0]_0
    SLICE_X52Y209        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.234    15.544    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X52Y209        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.484    16.028    
                         clock uncertainty           -0.061    15.967    
    SLICE_X52Y209        FDCE (Recov_fdce_C_CLR)     -0.237    15.730    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.730    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  7.971    

Slack (MET) :             8.090ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.236ns (13.470%)  route 1.516ns (86.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 15.545 - 10.240 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.399     5.830    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X46Y217        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y217        FDRE (Prop_fdre_C_Q)         0.236     6.066 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=73, routed)          1.516     7.582    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/out
    SLICE_X51Y209        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.235    15.545    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X51Y209        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.484    16.029    
                         clock uncertainty           -0.061    15.968    
    SLICE_X51Y209        FDCE (Recov_fdce_C_CLR)     -0.295    15.673    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.673    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  8.090    

Slack (MET) :             8.090ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.236ns (13.470%)  route 1.516ns (86.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 15.545 - 10.240 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.399     5.830    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X46Y217        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y217        FDRE (Prop_fdre_C_Q)         0.236     6.066 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=73, routed)          1.516     7.582    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/out
    SLICE_X51Y209        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.235    15.545    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X51Y209        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.484    16.029    
                         clock uncertainty           -0.061    15.968    
    SLICE_X51Y209        FDCE (Recov_fdce_C_CLR)     -0.295    15.673    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.673    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  8.090    

Slack (MET) :             8.090ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.236ns (13.470%)  route 1.516ns (86.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 15.545 - 10.240 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.399     5.830    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X46Y217        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y217        FDRE (Prop_fdre_C_Q)         0.236     6.066 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=73, routed)          1.516     7.582    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/out
    SLICE_X51Y209        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.235    15.545    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X51Y209        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.484    16.029    
                         clock uncertainty           -0.061    15.968    
    SLICE_X51Y209        FDCE (Recov_fdce_C_CLR)     -0.295    15.673    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.673    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  8.090    

Slack (MET) :             8.090ns  (required time - arrival time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/CLR
                            (recovery check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.236ns (13.470%)  route 1.516ns (86.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 15.545 - 10.240 ) 
    Source Clock Delay      (SCD):    5.830ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.243     1.243    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     1.336 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.441     2.777    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.854 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484     4.338    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.431 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.399     5.830    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/axi_c2c_phy_clk
    SLICE_X46Y217        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y217        FDRE (Prop_fdre_C_Q)         0.236     6.066 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=73, routed)          1.516     7.582    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/out
    SLICE_X51Y209        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000    10.240 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.179    11.419    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    11.502 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.285    12.787    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.860 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.367    14.227    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.310 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        1.235    15.545    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/axi_c2c_phy_clk
    SLICE_X51Y209        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.484    16.029    
                         clock uncertainty           -0.061    15.968    
    SLICE_X51Y209        FDCE (Recov_fdce_C_CLR)     -0.295    15.673    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.673    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  8.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.877%)  route 0.099ns (52.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.613     2.452    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X83Y244        FDPE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y244        FDPE (Prop_fdpe_C_Q)         0.091     2.543 f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.099     2.642    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X83Y245        FDPE                                         f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.839     3.011    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/axi_c2c_phy_clk
    SLICE_X83Y245        FDPE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.545     2.466    
    SLICE_X83Y245        FDPE (Remov_fdpe_C_PRE)     -0.110     2.356    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.877%)  route 0.099ns (52.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.613     2.452    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X83Y244        FDPE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y244        FDPE (Prop_fdpe_C_Q)         0.091     2.543 f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.099     2.642    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X83Y245        FDPE                                         f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.839     3.011    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/axi_c2c_phy_clk
    SLICE_X83Y245        FDPE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.545     2.466    
    SLICE_X83Y245        FDPE (Remov_fdpe_C_PRE)     -0.110     2.356    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.160%)  route 0.169ns (62.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.998ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.604     2.443    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X87Y232        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y232        FDRE (Prop_fdre_C_Q)         0.100     2.543 f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          0.169     2.712    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X89Y232        FDCE                                         f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.826     2.998    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X89Y232        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.526     2.472    
    SLICE_X89Y232        FDCE (Remov_fdce_C_CLR)     -0.069     2.403    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.812%)  route 0.196ns (66.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.604     2.443    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X87Y232        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y232        FDRE (Prop_fdre_C_Q)         0.100     2.543 f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          0.196     2.739    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X82Y231        FDCE                                         f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.830     3.002    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X82Y231        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.526     2.476    
    SLICE_X82Y231        FDCE (Remov_fdce_C_CLR)     -0.050     2.426    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.812%)  route 0.196ns (66.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.604     2.443    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X87Y232        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y232        FDRE (Prop_fdre_C_Q)         0.100     2.543 f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          0.196     2.739    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X82Y231        FDCE                                         f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.830     3.002    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X82Y231        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.526     2.476    
    SLICE_X82Y231        FDCE (Remov_fdce_C_CLR)     -0.050     2.426    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.812%)  route 0.196ns (66.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.604     2.443    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X87Y232        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y232        FDRE (Prop_fdre_C_Q)         0.100     2.543 f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          0.196     2.739    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/AR[0]
    SLICE_X82Y231        FDCE                                         f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.830     3.002    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X82Y231        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.526     2.476    
    SLICE_X82Y231        FDCE (Remov_fdce_C_CLR)     -0.050     2.426    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.812%)  route 0.196ns (66.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.604     2.443    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X87Y232        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y232        FDRE (Prop_fdre_C_Q)         0.100     2.543 f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          0.196     2.739    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X82Y231        FDCE                                         f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.830     3.002    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X82Y231        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                         clock pessimism             -0.526     2.476    
    SLICE_X82Y231        FDCE (Remov_fdce_C_CLR)     -0.050     2.426    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.812%)  route 0.196ns (66.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.604     2.443    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X87Y232        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y232        FDRE (Prop_fdre_C_Q)         0.100     2.543 f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          0.196     2.739    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X82Y231        FDCE                                         f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.830     3.002    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X82Y231        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                         clock pessimism             -0.526     2.476    
    SLICE_X82Y231        FDCE (Remov_fdce_C_CLR)     -0.050     2.426    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.812%)  route 0.196ns (66.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.604     2.443    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X87Y232        FDRE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y232        FDRE (Prop_fdre_C_Q)         0.100     2.543 f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          0.196     2.739    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X82Y231        FDCE                                         f  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.830     3.002    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/axi_c2c_phy_clk
    SLICE_X82Y231        FDCE                                         r  jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                         clock pessimism             -0.526     2.476    
    SLICE_X82Y231        FDCE (Remov_fdce_C_CLR)     -0.050     2.426    jtag_axi_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.543%)  route 0.159ns (61.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.567 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.616     1.183    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.233 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580     1.813    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.839 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.615     2.454    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/axi_c2c_phy_clk
    SLICE_X63Y218        FDRE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y218        FDRE (Prop_fdre_C_Q)         0.100     2.554 f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=75, routed)          0.159     2.713    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X63Y216        FDCE                                         f  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y4   GTXE2_CHANNEL                0.000     0.000 r  jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.583     0.583    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.613 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.827     1.440    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.493 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.649     2.142    jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.172 r  jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=3650, routed)        0.841     3.013    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/axi_c2c_phy_clk
    SLICE_X63Y216        FDCE                                         r  jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.545     2.468    
    SLICE_X63Y216        FDCE (Remov_fdce_C_CLR)     -0.069     2.399    jtag_axi_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.314    





