ğŸ§  SPI with Single-Port RAM Verification using UVM
ğŸ“˜ Overview

This project implements a SystemVerilog UVM (Universal Verification Methodology) testbench to verify a Serial Peripheral Interface (SPI) Slave integrated with a Single-Port RAM.

The work was done as part of the Digital Verification course under the supervision of Eng. Kareem Waseem.
The project demonstrates modular testbench design, assertion-based verification, functional coverage, and UVM reusability for real-world SoC verification environments.

ğŸ§© Project Parts

The verification is divided into three main phases:

1ï¸âƒ£ SPI Slave Verification

Developed a complete UVM environment (Driver, Monitor, Agent, Scoreboard, Sequencer, Environment)

Used constraints to randomize MOSI data and SS_n timing

Validated FSM transitions using SystemVerilog Assertions (SVA)

2ï¸âƒ£ Single-Port RAM Verification

Created an independent UVM environment to test all read/write scenarios

Implemented assertion-based protocol checks

Achieved full functional and code coverage

3ï¸âƒ£ SPI Wrapper Verification

Integrated both SPI and RAM environments using passive agents

Reused existing UVM components to verify end-to-end data transfer

Connected all verification layers for complete system testing

âš™ï¸ Tools & Technologies

SystemVerilog

UVM (Universal Verification Methodology)

QuestaSim for simulation and coverage analysis

Verilog RTL & Golden Models

ğŸ§ª Verification Highlights
Metric	Result
Functional Coverage	âœ… 100%
Code Coverage	âœ… 100% (excluding memory arrays)
Assertion Coverage	âœ… 100% (0 fails)
FSM Transitions	All successfully validated
Reusability	Both SPI and RAM agents reused in Wrapper environment
ğŸ’¡ Key Learning Outcomes

Mastered UVM architecture and coverage-driven verification

Gained hands-on experience in assertion-based verification (ABV)

Learned how to manage multiple UVM agents (active/passive) in one environment

Practiced real-world debugging through waveform analysis and coverage closure

ğŸ§± Project Structure
SPI-RAM-UVM-Verification/
â”‚
â”œâ”€â”€ part1_spi_slave/
â”‚   â”œâ”€â”€ design/
â”‚   â”œâ”€â”€ uvm_env/
â”‚   â”œâ”€â”€ assertions/
â”‚   â”œâ”€â”€ coverage/
â”‚   â””â”€â”€ do_files/
â”‚
â”œâ”€â”€ part2_ram/
â”‚   â”œâ”€â”€ design/
â”‚   â”œâ”€â”€ uvm_env/
â”‚   â”œâ”€â”€ assertions/
â”‚   â”œâ”€â”€ coverage/
â”‚   â””â”€â”€ do_files/
â”‚
â”œâ”€â”€ part3_wrapper/
â”‚   â”œâ”€â”€ design/
â”‚   â”œâ”€â”€ uvm_env/
â”‚   â”œâ”€â”€ assertions/
â”‚   â”œâ”€â”€ coverage/
â”‚   â””â”€â”€ do_files/
â”‚
â””â”€â”€ documentation/
    â”œâ”€â”€ UVM_Project_Requirements.pdf
    â””â”€â”€ Final_Report.pdf

ğŸ‘¨â€ğŸ’» Authors

Abdelrahman Mahmoud

Youssef Mohamed Abdelaal Bayoum

Nabil Ebrahim Abd ElAty Abd ElRazeq

ğŸ“ Supervisor

Eng. Kareem Waseem
Digital Verification Course Instructor
