<stg><name>foc</name>


<trans_list>

<trans id="416" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="46" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="64" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="101" op_0_bw="101" op_1_bw="80" op_2_bw="10" op_3_bw="10" op_4_bw="1">
<![CDATA[
_ifconv:16 %empty = read i101 @_ssdm_op_Read.axis.volatile.i80P0A.i10P0A.i10P0A.i1P0A, i80 %A_V_data_V, i10 %A_V_keep_V, i10 %A_V_strb_V, i1 %A_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="80" op_0_bw="101">
<![CDATA[
_ifconv:17 %tmp_data_V_5 = extractvalue i101 %empty

]]></Node>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="80">
<![CDATA[
_ifconv:18 %Ia = trunc i80 %tmp_data_V_5

]]></Node>
<StgValue><ssdm name="Ia"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:19 %Ib = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %tmp_data_V_5, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="Ib"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:20 %RPM = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %tmp_data_V_5, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="RPM"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:21 %Angle = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %tmp_data_V_5, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="Angle"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:22 %sext_ln126 = sext i16 %Angle

]]></Node>
<StgValue><ssdm name="sext_ln126"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:23 %conv = sitofp i32 %sext_ln126

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="72" st_id="2" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:23 %conv = sitofp i32 %sext_ln126

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:62 %sext_ln136 = sext i16 %RPM

]]></Node>
<StgValue><ssdm name="sext_ln136"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:63 %vel_corr = sitofp i32 %sext_ln136

]]></Node>
<StgValue><ssdm name="vel_corr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:64 %sext_ln136_1 = sext i16 %Ia

]]></Node>
<StgValue><ssdm name="sext_ln136_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:65 %Ia_corr = sitofp i32 %sext_ln136_1

]]></Node>
<StgValue><ssdm name="Ia_corr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:66 %sext_ln136_2 = sext i16 %Ib

]]></Node>
<StgValue><ssdm name="sext_ln136_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:67 %Ib_corr = sitofp i32 %sext_ln136_2

]]></Node>
<StgValue><ssdm name="Ib_corr"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="79" st_id="3" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:23 %conv = sitofp i32 %sext_ln126

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:63 %vel_corr = sitofp i32 %sext_ln136

]]></Node>
<StgValue><ssdm name="vel_corr"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:65 %Ia_corr = sitofp i32 %sext_ln136_1

]]></Node>
<StgValue><ssdm name="Ia_corr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:67 %Ib_corr = sitofp i32 %sext_ln136_2

]]></Node>
<StgValue><ssdm name="Ib_corr"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:23 %conv = sitofp i32 %sext_ln126

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:24 %control_addr = getelementptr i32 %control, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="control_addr"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:25 %control_load = load i3 %control_addr

]]></Node>
<StgValue><ssdm name="control_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:63 %vel_corr = sitofp i32 %sext_ln136

]]></Node>
<StgValue><ssdm name="vel_corr"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:65 %Ia_corr = sitofp i32 %sext_ln136_1

]]></Node>
<StgValue><ssdm name="Ia_corr"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:67 %Ib_corr = sitofp i32 %sext_ln136_2

]]></Node>
<StgValue><ssdm name="Ib_corr"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:25 %control_load = load i3 %control_addr

]]></Node>
<StgValue><ssdm name="control_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:26 %bitcast_ln126 = bitcast i32 %control_load

]]></Node>
<StgValue><ssdm name="bitcast_ln126"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27 %dc = fsub i32 %conv, i32 %bitcast_ln126

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:63 %vel_corr = sitofp i32 %sext_ln136

]]></Node>
<StgValue><ssdm name="vel_corr"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:65 %Ia_corr = sitofp i32 %sext_ln136_1

]]></Node>
<StgValue><ssdm name="Ia_corr"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:67 %Ib_corr = sitofp i32 %sext_ln136_2

]]></Node>
<StgValue><ssdm name="Ib_corr"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="95" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27 %dc = fsub i32 %conv, i32 %bitcast_ln126

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ifconv:68 %call_ret9 = call i96 @low_pass_filter<float>, i32 %vel_corr, i32 %Ia_corr, i32 %Ib_corr, i32 %velocity_accum, i32 %buffer_velocity, i32 %Y1a_prev, i32 %Y1b_prev, i32 %Y2a_prev, i32 %Y2b_prev

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:99 %control_addr_5 = getelementptr i32 %control, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="control_addr_5"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:100 %control_load_5 = load i3 %control_addr_5

]]></Node>
<StgValue><ssdm name="control_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27 %dc = fsub i32 %conv, i32 %bitcast_ln126

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ifconv:68 %call_ret9 = call i96 @low_pass_filter<float>, i32 %vel_corr, i32 %Ia_corr, i32 %Ib_corr, i32 %velocity_accum, i32 %buffer_velocity, i32 %Y1a_prev, i32 %Y1b_prev, i32 %Y2a_prev, i32 %Y2b_prev

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="96">
<![CDATA[
_ifconv:69 %vel_corr_4 = extractvalue i96 %call_ret9

]]></Node>
<StgValue><ssdm name="vel_corr_4"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="96">
<![CDATA[
_ifconv:70 %Ia_corr_2 = extractvalue i96 %call_ret9

]]></Node>
<StgValue><ssdm name="Ia_corr_2"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="96">
<![CDATA[
_ifconv:71 %Ib_corr_2 = extractvalue i96 %call_ret9

]]></Node>
<StgValue><ssdm name="Ib_corr_2"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:100 %control_load_5 = load i3 %control_addr_5

]]></Node>
<StgValue><ssdm name="control_load_5"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:101 %xor_ln182 = xor i32 %control_load_5, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln182"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="106" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27 %dc = fsub i32 %conv, i32 %bitcast_ln126

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:72 %data_V_9 = bitcast i32 %vel_corr_4

]]></Node>
<StgValue><ssdm name="data_V_9"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:73 %logger_addr_25 = getelementptr i32 %logger, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="logger_addr_25"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ifconv:74 %store_ln138 = store i32 %data_V_9, i5 %logger_addr_25

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:81 %call_ret1 = call i64 @clarke_direct<float>, i32 %Ia_corr_2, i32 %Ib_corr_2

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:102 %bitcast_ln182 = bitcast i32 %xor_ln182

]]></Node>
<StgValue><ssdm name="bitcast_ln182"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:103 %ierr_vel_load = load i32 %ierr_vel

]]></Node>
<StgValue><ssdm name="ierr_vel_load"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:104 %ref_torque = call i32 @PI_control<float>, i32 %bitcast_ln182, i32 %vel_corr_4, i32 -2, i32 -1.75, i32 %ierr_vel_load

]]></Node>
<StgValue><ssdm name="ref_torque"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:28 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:29 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:30 %tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:31 %tmp_70 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv:32 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_70, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="63" op_0_bw="25">
<![CDATA[
_ifconv:33 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:34 %zext_ln344 = zext i8 %tmp_69

]]></Node>
<StgValue><ssdm name="zext_ln344"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:35 %add_ln344 = add i9 %zext_ln344, i9 385

]]></Node>
<StgValue><ssdm name="add_ln344"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:36 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:37 %sub_ln1364 = sub i8 127, i8 %tmp_69

]]></Node>
<StgValue><ssdm name="sub_ln1364"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:38 %sext_ln1364 = sext i8 %sub_ln1364

]]></Node>
<StgValue><ssdm name="sext_ln1364"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:39 %ush = select i1 %isNeg, i9 %sext_ln1364, i9 %add_ln344

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:40 %sext_ln1340 = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1340"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="63" op_0_bw="32">
<![CDATA[
_ifconv:41 %zext_ln1340 = zext i32 %sext_ln1340

]]></Node>
<StgValue><ssdm name="zext_ln1340"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:42 %r_V = lshr i63 %zext_ln15, i63 %zext_ln1340

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:43 %r_V_12 = shl i63 %zext_ln15, i63 %zext_ln1340

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="63" op_2_bw="32">
<![CDATA[
_ifconv:44 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:45 %zext_ln671 = zext i1 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln671"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:46 %tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_12, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:47 %val = select i1 %isNeg, i16 %zext_ln671, i16 %tmp_30

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:48 %result_V_28 = sub i16 0, i16 %val

]]></Node>
<StgValue><ssdm name="result_V_28"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:49 %result_V = select i1 %p_Result_s, i16 %result_V_28, i16 %val

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:50 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %result_V, i32 15

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:51 %add_ln128 = add i16 %result_V, i16 1000

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:52 %Theta_6 = select i1 %tmp_50, i16 %add_ln128, i16 %result_V

]]></Node>
<StgValue><ssdm name="Theta_6"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:53 %icmp_ln129 = icmp_sgt  i16 %Theta_6, i16 999

]]></Node>
<StgValue><ssdm name="icmp_ln129"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:54 %add_ln129 = add i16 %Theta_6, i16 64536

]]></Node>
<StgValue><ssdm name="add_ln129"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:55 %Theta = select i1 %icmp_ln129, i16 %add_ln129, i16 %Theta_6

]]></Node>
<StgValue><ssdm name="Theta"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="16">
<![CDATA[
_ifconv:56 %trunc_ln99 = trunc i16 %Theta

]]></Node>
<StgValue><ssdm name="trunc_ln99"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:75 %bitcast_ln139 = bitcast i32 %Ia_corr_2

]]></Node>
<StgValue><ssdm name="bitcast_ln139"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:76 %logger_addr_26 = getelementptr i32 %logger, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="logger_addr_26"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ifconv:77 %store_ln139 = store i32 %bitcast_ln139, i5 %logger_addr_26

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:81 %call_ret1 = call i64 @clarke_direct<float>, i32 %Ia_corr_2, i32 %Ib_corr_2

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:82 %Ialpha = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="Ialpha"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:83 %Ibeta = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="Ibeta"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:104 %ref_torque = call i32 @PI_control<float>, i32 %bitcast_ln182, i32 %vel_corr_4, i32 -2, i32 -1.75, i32 %ierr_vel_load

]]></Node>
<StgValue><ssdm name="ref_torque"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:78 %bitcast_ln140 = bitcast i32 %Ib_corr_2

]]></Node>
<StgValue><ssdm name="bitcast_ln140"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:79 %logger_addr_27 = getelementptr i32 %logger, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="logger_addr_27"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ifconv:80 %store_ln140 = store i32 %bitcast_ln140, i5 %logger_addr_27

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:90 %call_ret2 = call i64 @park_direct<float>, i32 %Ialpha, i32 %Ibeta, i10 %trunc_ln99, i32 %sine_d, i32 %cosine_d

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="154" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:90 %call_ret2 = call i64 @park_direct<float>, i32 %Ialpha, i32 %Ibeta, i10 %trunc_ln99, i32 %sine_d, i32 %cosine_d

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:91 %Id = extractvalue i64 %call_ret2

]]></Node>
<StgValue><ssdm name="Id"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:92 %Iq = extractvalue i64 %call_ret2

]]></Node>
<StgValue><ssdm name="Iq"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:105 %ierr_torque_load = load i32 %ierr_torque

]]></Node>
<StgValue><ssdm name="ierr_torque_load"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:106 %Vq_3 = call i32 @PI_control<float>, i32 %ref_torque, i32 %Iq, i32 3, i32 2, i32 %ierr_torque_load

]]></Node>
<StgValue><ssdm name="Vq_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="159" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:106 %Vq_3 = call i32 @PI_control<float>, i32 %ref_torque, i32 %Iq, i32 3, i32 2, i32 %ierr_torque_load

]]></Node>
<StgValue><ssdm name="Vq_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="160" st_id="14" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:126 %tmp_23 = fcmp_ogt  i32 %Vq_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:129 %tmp_24 = fcmp_olt  i32 %Vq_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="162" st_id="15" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:126 %tmp_23 = fcmp_ogt  i32 %Vq_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:129 %tmp_24 = fcmp_olt  i32 %Vq_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:107 %data_V_6 = bitcast i32 %Vq_3

]]></Node>
<StgValue><ssdm name="data_V_6"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:108 %p_Result_7 = trunc i32 %data_V_6

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:112 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:113 %trunc_ln188 = trunc i32 %data_V_6

]]></Node>
<StgValue><ssdm name="trunc_ln188"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:117 %icmp_ln188 = icmp_ne  i8 %tmp_19, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln188"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:118 %icmp_ln188_1 = icmp_eq  i23 %trunc_ln188, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln188_1"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:119 %or_ln188 = or i1 %icmp_ln188_1, i1 %icmp_ln188

]]></Node>
<StgValue><ssdm name="or_ln188"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:127 %and_ln12 = and i1 %or_ln188, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="and_ln12"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:128 %zext_ln12 = zext i1 %and_ln12

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:130 %and_ln12_7 = and i1 %or_ln188, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln12_7"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="1">
<![CDATA[
_ifconv:131 %zext_ln12_7 = zext i1 %and_ln12_7

]]></Node>
<StgValue><ssdm name="zext_ln12_7"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:132 %sub_ln12 = sub i2 %zext_ln12, i2 %zext_ln12_7

]]></Node>
<StgValue><ssdm name="sub_ln12"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="2">
<![CDATA[
_ifconv:133 %sext_ln189 = sext i2 %sub_ln12

]]></Node>
<StgValue><ssdm name="sext_ln189"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:134 %conv3 = sitofp i32 %sext_ln189

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="178" st_id="17" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:134 %conv3 = sitofp i32 %sext_ln189

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="179" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:84 %data_V_8 = bitcast i32 %Ialpha

]]></Node>
<StgValue><ssdm name="data_V_8"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:85 %logger_addr_28 = getelementptr i32 %logger, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="logger_addr_28"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ifconv:86 %store_ln146 = store i32 %data_V_8, i5 %logger_addr_28

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:134 %conv3 = sitofp i32 %sext_ln189

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:87 %data_V_7 = bitcast i32 %Ibeta

]]></Node>
<StgValue><ssdm name="data_V_7"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:88 %logger_addr_29 = getelementptr i32 %logger, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="logger_addr_29"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ifconv:89 %store_ln147 = store i32 %data_V_7, i5 %logger_addr_29

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:134 %conv3 = sitofp i32 %sext_ln189

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="187" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:57 %sext_ln133 = sext i16 %Theta

]]></Node>
<StgValue><ssdm name="sext_ln133"/></StgValue>
</operation>

<operation id="188" st_id="20" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:58 %conv2 = sitofp i32 %sext_ln133

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="189" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:93 %bitcast_ln153 = bitcast i32 %Id

]]></Node>
<StgValue><ssdm name="bitcast_ln153"/></StgValue>
</operation>

<operation id="190" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:94 %logger_addr_30 = getelementptr i32 %logger, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="logger_addr_30"/></StgValue>
</operation>

<operation id="191" st_id="20" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ifconv:95 %store_ln153 = store i32 %bitcast_ln153, i5 %logger_addr_30

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="192" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="31">
<![CDATA[
_ifconv:109 %zext_ln368 = zext i31 %p_Result_7

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="193" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:110 %bitcast_ln354 = bitcast i32 %zext_ln368

]]></Node>
<StgValue><ssdm name="bitcast_ln354"/></StgValue>
</operation>

<operation id="194" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:111 %Vq_limit_vel_load = load i32 %Vq_limit_vel

]]></Node>
<StgValue><ssdm name="Vq_limit_vel_load"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:114 %bitcast_ln188 = bitcast i32 %Vq_limit_vel_load

]]></Node>
<StgValue><ssdm name="bitcast_ln188"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:115 %tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln188, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:116 %trunc_ln188_1 = trunc i32 %bitcast_ln188

]]></Node>
<StgValue><ssdm name="trunc_ln188_1"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:120 %icmp_ln188_2 = icmp_ne  i8 %tmp_21, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln188_2"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:121 %icmp_ln188_3 = icmp_eq  i23 %trunc_ln188_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln188_3"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:124 %tmp_22 = fcmp_ogt  i32 %bitcast_ln354, i32 %Vq_limit_vel_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:135 %Vq = fmul i32 %conv3, i32 %Vq_limit_vel_load

]]></Node>
<StgValue><ssdm name="Vq"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="202" st_id="21" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:58 %conv2 = sitofp i32 %sext_ln133

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:96 %bitcast_ln154 = bitcast i32 %Iq

]]></Node>
<StgValue><ssdm name="bitcast_ln154"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:97 %logger_addr_31 = getelementptr i32 %logger, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="logger_addr_31"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ifconv:98 %store_ln154 = store i32 %bitcast_ln154, i5 %logger_addr_31

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:124 %tmp_22 = fcmp_ogt  i32 %bitcast_ln354, i32 %Vq_limit_vel_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:135 %Vq = fmul i32 %conv3, i32 %Vq_limit_vel_load

]]></Node>
<StgValue><ssdm name="Vq"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:137 %Id_ref_vel_load = load i32 %Id_ref_vel

]]></Node>
<StgValue><ssdm name="Id_ref_vel_load"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:138 %ierr_flux_load = load i32 %ierr_flux

]]></Node>
<StgValue><ssdm name="ierr_flux_load"/></StgValue>
</operation>

<operation id="210" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:139 %Vd = call i32 @PI_control<float>, i32 %Id_ref_vel_load, i32 %Id, i32 1.5, i32 0.15, i32 %ierr_flux_load

]]></Node>
<StgValue><ssdm name="Vd"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="211" st_id="22" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:58 %conv2 = sitofp i32 %sext_ln133

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="212" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:135 %Vq = fmul i32 %conv3, i32 %Vq_limit_vel_load

]]></Node>
<StgValue><ssdm name="Vq"/></StgValue>
</operation>

<operation id="213" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:139 %Vd = call i32 @PI_control<float>, i32 %Id_ref_vel_load, i32 %Id, i32 1.5, i32 0.15, i32 %ierr_flux_load

]]></Node>
<StgValue><ssdm name="Vd"/></StgValue>
</operation>

<operation id="214" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:140 %bitcast_ln197 = bitcast i32 %Vd

]]></Node>
<StgValue><ssdm name="bitcast_ln197"/></StgValue>
</operation>

<operation id="215" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:141 %logger_addr_32 = getelementptr i32 %logger, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="logger_addr_32"/></StgValue>
</operation>

<operation id="216" st_id="22" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ifconv:142 %store_ln197 = store i32 %bitcast_ln197, i5 %logger_addr_32

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="217" st_id="23" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:58 %conv2 = sitofp i32 %sext_ln133

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="218" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:59 %bitcast_ln133 = bitcast i32 %conv2

]]></Node>
<StgValue><ssdm name="bitcast_ln133"/></StgValue>
</operation>

<operation id="219" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:60 %logger_addr = getelementptr i32 %logger, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="logger_addr"/></StgValue>
</operation>

<operation id="220" st_id="23" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ifconv:61 %store_ln133 = store i32 %bitcast_ln133, i5 %logger_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="221" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:122 %or_ln188_1 = or i1 %icmp_ln188_3, i1 %icmp_ln188_2

]]></Node>
<StgValue><ssdm name="or_ln188_1"/></StgValue>
</operation>

<operation id="222" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:123 %and_ln188 = and i1 %or_ln188, i1 %or_ln188_1

]]></Node>
<StgValue><ssdm name="and_ln188"/></StgValue>
</operation>

<operation id="223" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:125 %and_ln188_1 = and i1 %and_ln188, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln188_1"/></StgValue>
</operation>

<operation id="224" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:136 %Vq_2 = select i1 %and_ln188_1, i32 %Vq, i32 %Vq_3

]]></Node>
<StgValue><ssdm name="Vq_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="225" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:143 %bitcast_ln198 = bitcast i32 %Vq_2

]]></Node>
<StgValue><ssdm name="bitcast_ln198"/></StgValue>
</operation>

<operation id="226" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:144 %logger_addr_33 = getelementptr i32 %logger, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="logger_addr_33"/></StgValue>
</operation>

<operation id="227" st_id="24" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ifconv:145 %store_ln198 = store i32 %bitcast_ln198, i5 %logger_addr_33

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="228" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:146 %call_ret3 = call i64 @decoupling<float>, i32 %Id, i32 %Iq, i32 %Vd, i32 %Vq_2, i32 %vel_corr

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="229" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
_ifconv:146 %call_ret3 = call i64 @decoupling<float>, i32 %Id, i32 %Iq, i32 %Vd, i32 %Vq_2, i32 %vel_corr

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="230" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:147 %Vd_decoupled = extractvalue i64 %call_ret3

]]></Node>
<StgValue><ssdm name="Vd_decoupled"/></StgValue>
</operation>

<operation id="231" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:148 %Vq_decoupled = extractvalue i64 %call_ret3

]]></Node>
<StgValue><ssdm name="Vq_decoupled"/></StgValue>
</operation>

<operation id="232" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:149 %bitcast_ln204 = bitcast i32 %Vd_decoupled

]]></Node>
<StgValue><ssdm name="bitcast_ln204"/></StgValue>
</operation>

<operation id="233" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:150 %logger_addr_34 = getelementptr i32 %logger, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="logger_addr_34"/></StgValue>
</operation>

<operation id="234" st_id="25" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ifconv:151 %store_ln204 = store i32 %bitcast_ln204, i5 %logger_addr_34

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="235" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:152 %bitcast_ln205 = bitcast i32 %Vq_decoupled

]]></Node>
<StgValue><ssdm name="bitcast_ln205"/></StgValue>
</operation>

<operation id="236" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:153 %logger_addr_35 = getelementptr i32 %logger, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="logger_addr_35"/></StgValue>
</operation>

<operation id="237" st_id="26" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ifconv:154 %store_ln205 = store i32 %bitcast_ln205, i5 %logger_addr_35

]]></Node>
<StgValue><ssdm name="store_ln205"/></StgValue>
</operation>

<operation id="238" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:155 %mul_i = fmul i32 %Vd_decoupled, i32 %Vd_decoupled

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="239" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:156 %mul1_i = fmul i32 %Vq_decoupled, i32 %Vq_decoupled

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="240" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:155 %mul_i = fmul i32 %Vd_decoupled, i32 %Vd_decoupled

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="241" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:156 %mul1_i = fmul i32 %Vq_decoupled, i32 %Vq_decoupled

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="242" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:155 %mul_i = fmul i32 %Vd_decoupled, i32 %Vd_decoupled

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="243" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:156 %mul1_i = fmul i32 %Vq_decoupled, i32 %Vq_decoupled

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="244" st_id="29" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:157 %x_assign = fadd i32 %mul_i, i32 %mul1_i

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="245" st_id="30" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:157 %x_assign = fadd i32 %mul_i, i32 %mul1_i

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="246" st_id="31" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:157 %x_assign = fadd i32 %mul_i, i32 %mul1_i

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="247" st_id="32" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:157 %x_assign = fadd i32 %mul_i, i32 %mul1_i

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="248" st_id="33" stage="8" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:158 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="249" st_id="34" stage="7" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:158 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="250" st_id="35" stage="6" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:158 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="251" st_id="36" stage="5" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:158 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="252" st_id="37" stage="4" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:158 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="253" st_id="38" stage="3" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:158 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="254" st_id="39" stage="2" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:158 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="255" st_id="40" stage="1" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:158 %tmp = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="256" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:159 %err_V = fsub i32 12000, i32 %tmp

]]></Node>
<StgValue><ssdm name="err_V"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="257" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:159 %err_V = fsub i32 12000, i32 %tmp

]]></Node>
<StgValue><ssdm name="err_V"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="258" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:159 %err_V = fsub i32 12000, i32 %tmp

]]></Node>
<StgValue><ssdm name="err_V"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="259" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:159 %err_V = fsub i32 12000, i32 %tmp

]]></Node>
<StgValue><ssdm name="err_V"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="260" st_id="45" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:166 %tmp_26 = fcmp_oge  i32 %err_V, i32 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="261" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ifconv:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %logger, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="262" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ifconv:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %control, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="263" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %logger, void @empty_3, i32 0, i32 0, void @empty_6, i32 1, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="264" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %control, void @empty_3, i32 0, i32 0, void @empty_6, i32 1, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="265" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %C_V_last_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="266" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %C_V_strb_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="267" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %C_V_keep_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="268" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_V_data_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="269" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %B_V_last_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="270" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_V_strb_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="271" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_V_keep_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="272" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_V_data_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="273" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %A_V_last_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="274" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %A_V_strb_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="275" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %A_V_keep_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="276" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %A_V_data_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="277" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:160 %bitcast_ln30 = bitcast i32 %err_V

]]></Node>
<StgValue><ssdm name="bitcast_ln30"/></StgValue>
</operation>

<operation id="278" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:161 %tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="279" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:162 %trunc_ln30 = trunc i32 %bitcast_ln30

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="280" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:163 %icmp_ln30 = icmp_ne  i8 %tmp_25, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="281" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:164 %icmp_ln30_3 = icmp_eq  i23 %trunc_ln30, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln30_3"/></StgValue>
</operation>

<operation id="282" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:165 %or_ln30 = or i1 %icmp_ln30_3, i1 %icmp_ln30

]]></Node>
<StgValue><ssdm name="or_ln30"/></StgValue>
</operation>

<operation id="283" st_id="46" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:166 %tmp_26 = fcmp_oge  i32 %err_V, i32 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="284" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:167 %and_ln30 = and i1 %or_ln30, i1 %tmp_26

]]></Node>
<StgValue><ssdm name="and_ln30"/></StgValue>
</operation>

<operation id="285" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:168 %br_ln30 = br i1 %and_ln30, void, void

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="286" st_id="46" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %err_V_1 = fmul i32 %err_V, i32 2

]]></Node>
<StgValue><ssdm name="err_V_1"/></StgValue>
</operation>

<operation id="287" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %x_assign_4 = fsub i32 1.44e+08, i32 %mul_i

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="288" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:0 %store_ln31 = store i32 0, i32 %Id_ref_vel

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="289" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln33 = br void %_Z15field_weakeningIfEvT_S0_PS0_S1_.exit

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="290" st_id="47" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %err_V_1 = fmul i32 %err_V, i32 2

]]></Node>
<StgValue><ssdm name="err_V_1"/></StgValue>
</operation>

<operation id="291" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %x_assign_4 = fsub i32 1.44e+08, i32 %mul_i

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="292" st_id="48" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %err_V_1 = fmul i32 %err_V, i32 2

]]></Node>
<StgValue><ssdm name="err_V_1"/></StgValue>
</operation>

<operation id="293" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %x_assign_4 = fsub i32 1.44e+08, i32 %mul_i

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="294" st_id="49" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_28 = fcmp_olt  i32 %err_V_1, i32 -16000

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="295" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %x_assign_4 = fsub i32 1.44e+08, i32 %mul_i

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="296" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln36 = bitcast i32 %err_V_1

]]></Node>
<StgValue><ssdm name="bitcast_ln36"/></StgValue>
</operation>

<operation id="297" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln36, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="298" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="23" op_0_bw="32">
<![CDATA[
:3 %trunc_ln36 = trunc i32 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="trunc_ln36"/></StgValue>
</operation>

<operation id="299" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln36 = icmp_ne  i8 %tmp_27, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="300" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln36_1 = icmp_eq  i23 %trunc_ln36, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln36_1"/></StgValue>
</operation>

<operation id="301" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln36 = or i1 %icmp_ln36_1, i1 %icmp_ln36

]]></Node>
<StgValue><ssdm name="or_ln36"/></StgValue>
</operation>

<operation id="302" st_id="50" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_28 = fcmp_olt  i32 %err_V_1, i32 -16000

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="303" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln36 = and i1 %or_ln36, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln36"/></StgValue>
</operation>

<operation id="304" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %err_V_2 = select i1 %and_ln36, i32 -16000, i32 %err_V_1

]]></Node>
<StgValue><ssdm name="err_V_2"/></StgValue>
</operation>

<operation id="305" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:10 %store_ln39 = store i32 %err_V_2, i32 %Id_ref_vel

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="306" st_id="50" stage="8" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="307" st_id="51" stage="7" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="308" st_id="52" stage="6" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="309" st_id="53" stage="5" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="310" st_id="54" stage="4" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="311" st_id="55" stage="3" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="312" st_id="56" stage="2" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="313" st_id="57" stage="1" lat="8">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="314" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
:13 %br_ln0 = br void %_Z15field_weakeningIfEvT_S0_PS0_S1_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="315" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="32" op_5_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:2 %call_ret = call i64 @park_inverse<float>, i32 %Vd_decoupled, i32 %Vq_decoupled, i10 %trunc_ln99, i32 %sine_i, i32 %cosine_i

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="316" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:30 %p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_7, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="317" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:31 %tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="318" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="23" op_0_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:32 %tmp_72 = trunc i32 %data_V_7

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="319" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:33 %mantissa_5 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_72, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_5"/></StgValue>
</operation>

<operation id="320" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="63" op_0_bw="25">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:34 %zext_ln15_5 = zext i25 %mantissa_5

]]></Node>
<StgValue><ssdm name="zext_ln15_5"/></StgValue>
</operation>

<operation id="321" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="8">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:35 %zext_ln344_5 = zext i8 %tmp_71

]]></Node>
<StgValue><ssdm name="zext_ln344_5"/></StgValue>
</operation>

<operation id="322" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:36 %add_ln344_5 = add i9 %zext_ln344_5, i9 385

]]></Node>
<StgValue><ssdm name="add_ln344_5"/></StgValue>
</operation>

<operation id="323" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:37 %isNeg_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344_5, i32 8

]]></Node>
<StgValue><ssdm name="isNeg_5"/></StgValue>
</operation>

<operation id="324" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:38 %sub_ln1364_4 = sub i8 127, i8 %tmp_71

]]></Node>
<StgValue><ssdm name="sub_ln1364_4"/></StgValue>
</operation>

<operation id="325" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="8">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:39 %sext_ln1364_5 = sext i8 %sub_ln1364_4

]]></Node>
<StgValue><ssdm name="sext_ln1364_5"/></StgValue>
</operation>

<operation id="326" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:40 %ush_5 = select i1 %isNeg_5, i9 %sext_ln1364_5, i9 %add_ln344_5

]]></Node>
<StgValue><ssdm name="ush_5"/></StgValue>
</operation>

<operation id="327" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="9">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:41 %sext_ln1340_5 = sext i9 %ush_5

]]></Node>
<StgValue><ssdm name="sext_ln1340_5"/></StgValue>
</operation>

<operation id="328" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="63" op_0_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:42 %zext_ln1340_5 = zext i32 %sext_ln1340_5

]]></Node>
<StgValue><ssdm name="zext_ln1340_5"/></StgValue>
</operation>

<operation id="329" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:43 %r_V_13 = lshr i63 %zext_ln15_5, i63 %zext_ln1340_5

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="330" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:44 %r_V_14 = shl i63 %zext_ln15_5, i63 %zext_ln1340_5

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="331" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="63" op_2_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:45 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_13, i32 24

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="332" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="1">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:46 %zext_ln671_5 = zext i1 %tmp_57

]]></Node>
<StgValue><ssdm name="zext_ln671_5"/></StgValue>
</operation>

<operation id="333" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:47 %tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_14, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="334" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:48 %val_5 = select i1 %isNeg_5, i16 %zext_ln671_5, i16 %tmp_32

]]></Node>
<StgValue><ssdm name="val_5"/></StgValue>
</operation>

<operation id="335" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:49 %result_V_32 = sub i16 0, i16 %val_5

]]></Node>
<StgValue><ssdm name="result_V_32"/></StgValue>
</operation>

<operation id="336" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:50 %result_V_38 = select i1 %p_Result_8, i16 %result_V_32, i16 %val_5

]]></Node>
<StgValue><ssdm name="result_V_38"/></StgValue>
</operation>

<operation id="337" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:51 %p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_8, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="338" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:52 %tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="339" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="23" op_0_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:53 %tmp_74 = trunc i32 %data_V_8

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="340" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:54 %mantissa_6 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_74, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_6"/></StgValue>
</operation>

<operation id="341" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="63" op_0_bw="25">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:55 %zext_ln15_6 = zext i25 %mantissa_6

]]></Node>
<StgValue><ssdm name="zext_ln15_6"/></StgValue>
</operation>

<operation id="342" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="8">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:56 %zext_ln344_6 = zext i8 %tmp_73

]]></Node>
<StgValue><ssdm name="zext_ln344_6"/></StgValue>
</operation>

<operation id="343" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:57 %add_ln344_6 = add i9 %zext_ln344_6, i9 385

]]></Node>
<StgValue><ssdm name="add_ln344_6"/></StgValue>
</operation>

<operation id="344" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:58 %isNeg_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344_6, i32 8

]]></Node>
<StgValue><ssdm name="isNeg_6"/></StgValue>
</operation>

<operation id="345" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:59 %sub_ln1364_5 = sub i8 127, i8 %tmp_73

]]></Node>
<StgValue><ssdm name="sub_ln1364_5"/></StgValue>
</operation>

<operation id="346" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="8">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:60 %sext_ln1364_6 = sext i8 %sub_ln1364_5

]]></Node>
<StgValue><ssdm name="sext_ln1364_6"/></StgValue>
</operation>

<operation id="347" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:61 %ush_6 = select i1 %isNeg_6, i9 %sext_ln1364_6, i9 %add_ln344_6

]]></Node>
<StgValue><ssdm name="ush_6"/></StgValue>
</operation>

<operation id="348" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="9">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:62 %sext_ln1340_6 = sext i9 %ush_6

]]></Node>
<StgValue><ssdm name="sext_ln1340_6"/></StgValue>
</operation>

<operation id="349" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="63" op_0_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:63 %zext_ln1340_6 = zext i32 %sext_ln1340_6

]]></Node>
<StgValue><ssdm name="zext_ln1340_6"/></StgValue>
</operation>

<operation id="350" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:64 %r_V_15 = lshr i63 %zext_ln15_6, i63 %zext_ln1340_6

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="351" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:65 %r_V_16 = shl i63 %zext_ln15_6, i63 %zext_ln1340_6

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="352" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="63" op_2_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:66 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_15, i32 24

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="353" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="1">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:67 %zext_ln671_6 = zext i1 %tmp_63

]]></Node>
<StgValue><ssdm name="zext_ln671_6"/></StgValue>
</operation>

<operation id="354" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:68 %tmp_34 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_16, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="355" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:69 %val_6 = select i1 %isNeg_6, i16 %zext_ln671_6, i16 %tmp_34

]]></Node>
<StgValue><ssdm name="val_6"/></StgValue>
</operation>

<operation id="356" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:70 %result_V_35 = sub i16 0, i16 %val_6

]]></Node>
<StgValue><ssdm name="result_V_35"/></StgValue>
</operation>

<operation id="357" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:71 %p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_9, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="358" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:72 %tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="359" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="23" op_0_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:73 %tmp_76 = trunc i32 %data_V_9

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="360" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:74 %mantissa_7 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_76, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_7"/></StgValue>
</operation>

<operation id="361" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="63" op_0_bw="25">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:75 %zext_ln15_7 = zext i25 %mantissa_7

]]></Node>
<StgValue><ssdm name="zext_ln15_7"/></StgValue>
</operation>

<operation id="362" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="8">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:76 %zext_ln344_7 = zext i8 %tmp_75

]]></Node>
<StgValue><ssdm name="zext_ln344_7"/></StgValue>
</operation>

<operation id="363" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:77 %add_ln344_7 = add i9 %zext_ln344_7, i9 385

]]></Node>
<StgValue><ssdm name="add_ln344_7"/></StgValue>
</operation>

<operation id="364" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:78 %isNeg_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344_7, i32 8

]]></Node>
<StgValue><ssdm name="isNeg_7"/></StgValue>
</operation>

<operation id="365" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:79 %sub_ln1364_6 = sub i8 127, i8 %tmp_75

]]></Node>
<StgValue><ssdm name="sub_ln1364_6"/></StgValue>
</operation>

<operation id="366" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="8">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:80 %sext_ln1364_7 = sext i8 %sub_ln1364_6

]]></Node>
<StgValue><ssdm name="sext_ln1364_7"/></StgValue>
</operation>

<operation id="367" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:81 %ush_7 = select i1 %isNeg_7, i9 %sext_ln1364_7, i9 %add_ln344_7

]]></Node>
<StgValue><ssdm name="ush_7"/></StgValue>
</operation>

<operation id="368" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="9">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:82 %sext_ln1340_7 = sext i9 %ush_7

]]></Node>
<StgValue><ssdm name="sext_ln1340_7"/></StgValue>
</operation>

<operation id="369" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="63" op_0_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:83 %zext_ln1340_7 = zext i32 %sext_ln1340_7

]]></Node>
<StgValue><ssdm name="zext_ln1340_7"/></StgValue>
</operation>

<operation id="370" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:84 %r_V_17 = lshr i63 %zext_ln15_7, i63 %zext_ln1340_7

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="371" st_id="57" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:85 %r_V_18 = shl i63 %zext_ln15_7, i63 %zext_ln1340_7

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="372" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="63" op_2_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:86 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_17, i32 24

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="373" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="1">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:87 %zext_ln671_7 = zext i1 %tmp_68

]]></Node>
<StgValue><ssdm name="zext_ln671_7"/></StgValue>
</operation>

<operation id="374" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:88 %tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_18, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="375" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:89 %val_7 = select i1 %isNeg_7, i16 %zext_ln671_7, i16 %tmp_37

]]></Node>
<StgValue><ssdm name="val_7"/></StgValue>
</operation>

<operation id="376" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:90 %result_V_37 = sub i16 0, i16 %val_7

]]></Node>
<StgValue><ssdm name="result_V_37"/></StgValue>
</operation>

<operation id="377" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:91 %result_V_39 = select i1 %p_Result_10, i16 %result_V_37, i16 %val_7

]]></Node>
<StgValue><ssdm name="result_V_39"/></StgValue>
</operation>

<operation id="378" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:92 %select_ln59 = select i1 %p_Result_9, i16 %result_V_35, i16 %val_6

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="379" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:0 %storemerge = phi i32 %tmp_s, void, i32 32767, void

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="380" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:1 %store_ln32 = store i32 %storemerge, i32 %Vq_limit_vel

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="381" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="32" op_5_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:2 %call_ret = call i64 @park_inverse<float>, i32 %Vd_decoupled, i32 %Vq_decoupled, i10 %trunc_ln99, i32 %sine_i, i32 %cosine_i

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="382" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="64">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:3 %Valpha = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="Valpha"/></StgValue>
</operation>

<operation id="383" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="64">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:4 %Vbeta = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="Vbeta"/></StgValue>
</operation>

<operation id="384" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:5 %bitcast_ln216 = bitcast i32 %Valpha

]]></Node>
<StgValue><ssdm name="bitcast_ln216"/></StgValue>
</operation>

<operation id="385" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:6 %logger_addr_36 = getelementptr i32 %logger, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="logger_addr_36"/></StgValue>
</operation>

<operation id="386" st_id="58" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:7 %store_ln216 = store i32 %bitcast_ln216, i5 %logger_addr_36

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="387" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:8 %bitcast_ln217 = bitcast i32 %Vbeta

]]></Node>
<StgValue><ssdm name="bitcast_ln217"/></StgValue>
</operation>

<operation id="388" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:9 %logger_addr_37 = getelementptr i32 %logger, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="logger_addr_37"/></StgValue>
</operation>

<operation id="389" st_id="59" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:10 %store_ln217 = store i32 %bitcast_ln217, i5 %logger_addr_37

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="390" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:11 %call_ret4 = call i96 @clarke_inverse<float>, i32 %Valpha, i32 %Vbeta

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="391" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:11 %call_ret4 = call i96 @clarke_inverse<float>, i32 %Valpha, i32 %Vbeta

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="392" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="96">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:12 %Va = extractvalue i96 %call_ret4

]]></Node>
<StgValue><ssdm name="Va"/></StgValue>
</operation>

<operation id="393" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="96">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:13 %Vb = extractvalue i96 %call_ret4

]]></Node>
<StgValue><ssdm name="Vb"/></StgValue>
</operation>

<operation id="394" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="96">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:14 %Vc = extractvalue i96 %call_ret4

]]></Node>
<StgValue><ssdm name="Vc"/></StgValue>
</operation>

<operation id="395" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:15 %bitcast_ln223 = bitcast i32 %Va

]]></Node>
<StgValue><ssdm name="bitcast_ln223"/></StgValue>
</operation>

<operation id="396" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:16 %logger_addr_38 = getelementptr i32 %logger, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="logger_addr_38"/></StgValue>
</operation>

<operation id="397" st_id="60" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:17 %store_ln223 = store i32 %bitcast_ln223, i5 %logger_addr_38

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="398" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:18 %bitcast_ln224 = bitcast i32 %Vb

]]></Node>
<StgValue><ssdm name="bitcast_ln224"/></StgValue>
</operation>

<operation id="399" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:19 %logger_addr_39 = getelementptr i32 %logger, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="logger_addr_39"/></StgValue>
</operation>

<operation id="400" st_id="61" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:20 %store_ln224 = store i32 %bitcast_ln224, i5 %logger_addr_39

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="401" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:24 %call_ret5 = call i48 @SVPWM<float>, i32 %Va, i32 %Vb, i32 %Vc

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="402" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:21 %bitcast_ln225 = bitcast i32 %Vc

]]></Node>
<StgValue><ssdm name="bitcast_ln225"/></StgValue>
</operation>

<operation id="403" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:22 %logger_addr_40 = getelementptr i32 %logger, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="logger_addr_40"/></StgValue>
</operation>

<operation id="404" st_id="62" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:23 %store_ln225 = store i32 %bitcast_ln225, i5 %logger_addr_40

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="405" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:24 %call_ret5 = call i48 @SVPWM<float>, i32 %Va, i32 %Vb, i32 %Vc

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="406" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="48">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:25 %pwm_a = extractvalue i48 %call_ret5

]]></Node>
<StgValue><ssdm name="pwm_a"/></StgValue>
</operation>

<operation id="407" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="48">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:26 %pwm_b = extractvalue i48 %call_ret5

]]></Node>
<StgValue><ssdm name="pwm_b"/></StgValue>
</operation>

<operation id="408" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="48">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:27 %pwm_c = extractvalue i48 %call_ret5

]]></Node>
<StgValue><ssdm name="pwm_c"/></StgValue>
</operation>

<operation id="409" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="48" op_0_bw="48" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:28 %pwmStreamObj_data_V = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %pwm_c, i16 %pwm_b, i16 %pwm_a

]]></Node>
<StgValue><ssdm name="pwmStreamObj_data_V"/></StgValue>
</operation>

<operation id="410" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="48">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:29 %zext_ln237 = zext i48 %pwmStreamObj_data_V

]]></Node>
<StgValue><ssdm name="zext_ln237"/></StgValue>
</operation>

<operation id="411" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="48" op_0_bw="48" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:93 %logger_data_data_V = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %result_V_38, i16 %select_ln59, i16 %result_V_39

]]></Node>
<StgValue><ssdm name="logger_data_data_V"/></StgValue>
</operation>

<operation id="412" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="48">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:94 %zext_ln238 = zext i48 %logger_data_data_V

]]></Node>
<StgValue><ssdm name="zext_ln238"/></StgValue>
</operation>

<operation id="413" st_id="62" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:95 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %B_V_data_V, i8 %B_V_keep_V, i8 %B_V_strb_V, i1 %B_V_last_V, i64 %zext_ln237, i8 0, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="414" st_id="62" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:96 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %C_V_data_V, i8 %C_V_keep_V, i8 %C_V_strb_V, i1 %C_V_last_V, i64 %zext_ln238, i8 0, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="415" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0">
<![CDATA[
_Z15field_weakeningIfEvT_S0_PS0_S1_.exit:97 %ret_ln242 = ret

]]></Node>
<StgValue><ssdm name="ret_ln242"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
