//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//Tool Version: V1.9.9 (64-bit)
//Created Time: Mon Feb  5 12:55:29 2024

`timescale 100 ps/100 ps
module SDRAM_controller_top_SIP(
	I_sdrc_rst_n,
	I_sdrc_clk,
	I_sdram_clk,
	I_sdrc_selfrefresh,
	I_sdrc_power_down,
	I_sdrc_wr_n,
	I_sdrc_rd_n,
	I_sdrc_addr,
	I_sdrc_data_len,
	I_sdrc_dqm,
	I_sdrc_data,
	O_sdram_clk,
	O_sdram_cke,
	O_sdram_cs_n,
	O_sdram_cas_n,
	O_sdram_ras_n,
	O_sdram_wen_n,
	O_sdram_dqm,
	O_sdram_addr,
	O_sdram_ba,
	O_sdrc_data,
	O_sdrc_init_done,
	O_sdrc_busy_n,
	O_sdrc_rd_valid,
	O_sdrc_wrd_ack,
	IO_sdram_dq
);
input I_sdrc_rst_n;
input I_sdrc_clk;
input I_sdram_clk;
input I_sdrc_selfrefresh;
input I_sdrc_power_down;
input I_sdrc_wr_n;
input I_sdrc_rd_n;
input [20:0] I_sdrc_addr;
input [7:0] I_sdrc_data_len;
input [3:0] I_sdrc_dqm;
input [31:0] I_sdrc_data;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_cas_n;
output O_sdram_ras_n;
output O_sdram_wen_n;
output [3:0] O_sdram_dqm;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [31:0] O_sdrc_data;
output O_sdrc_init_done;
output O_sdrc_busy_n;
output O_sdrc_rd_valid;
output O_sdrc_wrd_ack;
inout [31:0] IO_sdram_dq;
wire [31:0] Ctrl_fsm_data;
wire GND;
wire [31:0] IO_sdram_dq;
wire IO_sdram_dq_0_6;
wire [31:0] IO_sdram_dq_in;
wire I_sdram_clk;
wire [20:0] I_sdrc_addr;
wire I_sdrc_clk;
wire [31:0] I_sdrc_data;
wire [7:0] I_sdrc_data_len;
wire [3:0] I_sdrc_dqm;
wire I_sdrc_power_down;
wire I_sdrc_rd_n;
wire I_sdrc_rst_n;
wire I_sdrc_selfrefresh;
wire I_sdrc_wr_n;
wire [10:0] O_sdram_addr;
wire [1:0] O_sdram_ba;
wire O_sdram_cas_n;
wire O_sdram_cke;
wire O_sdram_clk;
wire O_sdram_cs_n;
wire [3:0] O_sdram_dqm;
wire O_sdram_ras_n;
wire O_sdram_wen_n;
wire O_sdrc_busy_n;
wire [31:0] O_sdrc_data;
wire O_sdrc_init_done;
wire O_sdrc_rd_valid;
wire O_sdrc_wrd_ack;
wire VCC;
wire \sdrc_top_inst/ctrl_fsm_init ;
wire \sdrc_top_inst/ctrl_fsm_busy_n ;
wire \sdrc_top_inst/ctrl_fsm_data_valid ;
wire \sdrc_top_inst/ctrl_fsm_wrd_done ;
wire \sdrc_top_inst/autorefresh_ack ;
wire \sdrc_top_inst/n316_6 ;
wire \sdrc_top_inst/ctrl_double_wrd_flag ;
wire \sdrc_top_inst/ctrl_fsm_rd_n ;
wire \sdrc_top_inst/ctrl_fsm_wr_n ;
wire \sdrc_top_inst/autorefresh_req ;
wire \sdrc_top_inst/autorefresh_req_a ;
wire [31:0] \sdrc_top_inst/ctrl_fsm_data1 ;
wire [1:0] \sdrc_top_inst/ctrl_fsm_addr_bk ;
wire [10:0] \sdrc_top_inst/ctrl_fsm_addr_row ;
wire [7:0] \sdrc_top_inst/ctrl_fsm_addr_col ;
wire [7:0] \sdrc_top_inst/ctrl_fsm_data_len ;
wire [31:0] \sdrc_top_inst/ctrl_fsm_data0 ;
wire [3:0] \sdrc_top_inst/ctrl_fsm_dqm ;
wire \sdrc_top_inst/U0/Reset_init_count ;
wire \sdrc_top_inst/U0/n243_3 ;
wire \sdrc_top_inst/U0/Reset_cmd_count ;
wire \sdrc_top_inst/U0/n273_3 ;
wire \sdrc_top_inst/U0/n274_3 ;
wire \sdrc_top_inst/U0/n275_3 ;
wire \sdrc_top_inst/U0/n277_3 ;
wire \sdrc_top_inst/U0/n278_3 ;
wire \sdrc_top_inst/U0/n956_3 ;
wire \sdrc_top_inst/U0/n962_7 ;
wire \sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_5 ;
wire \sdrc_top_inst/U0/n661_9 ;
wire \sdrc_top_inst/U0/n927_8 ;
wire \sdrc_top_inst/U0/n930_8 ;
wire \sdrc_top_inst/U0/n961_10 ;
wire \sdrc_top_inst/U0/n964_10 ;
wire \sdrc_top_inst/U0/n966_10 ;
wire \sdrc_top_inst/U0/n974_10 ;
wire \sdrc_top_inst/U0/n976_10 ;
wire \sdrc_top_inst/U0/n980_10 ;
wire \sdrc_top_inst/U0/n982_10 ;
wire \sdrc_top_inst/U0/n984_10 ;
wire \sdrc_top_inst/U0/n986_10 ;
wire \sdrc_top_inst/U0/n626_11 ;
wire \sdrc_top_inst/U0/n636_9 ;
wire \sdrc_top_inst/U0/n642_11 ;
wire \sdrc_top_inst/U0/n652_9 ;
wire \sdrc_top_inst/U0/n95_14 ;
wire \sdrc_top_inst/U0/n97_14 ;
wire \sdrc_top_inst/U0/n99_14 ;
wire \sdrc_top_inst/U0/n101_14 ;
wire \sdrc_top_inst/U0/n103_14 ;
wire \sdrc_top_inst/U0/n105_14 ;
wire \sdrc_top_inst/U0/n107_14 ;
wire \sdrc_top_inst/U0/n109_14 ;
wire \sdrc_top_inst/U0/n111_15 ;
wire \sdrc_top_inst/U0/n596_23 ;
wire \sdrc_top_inst/U0/n598_23 ;
wire \sdrc_top_inst/U0/n600_22 ;
wire \sdrc_top_inst/U0/n602_22 ;
wire \sdrc_top_inst/U0/n606_22 ;
wire \sdrc_top_inst/U0/n608_23 ;
wire \sdrc_top_inst/U0/n610_22 ;
wire \sdrc_top_inst/U0/n612_23 ;
wire \sdrc_top_inst/U0/n614_21 ;
wire \sdrc_top_inst/U0/n616_22 ;
wire \sdrc_top_inst/U0/n618_23 ;
wire \sdrc_top_inst/U0/n620_22 ;
wire \sdrc_top_inst/U0/n622_21 ;
wire \sdrc_top_inst/U0/n624_21 ;
wire \sdrc_top_inst/U0/n955_10 ;
wire \sdrc_top_inst/U0/n968_10 ;
wire \sdrc_top_inst/U0/n970_10 ;
wire \sdrc_top_inst/U0/n972_10 ;
wire \sdrc_top_inst/U0/n93_15 ;
wire \sdrc_top_inst/U0/O_autorefresh_ack_6 ;
wire \sdrc_top_inst/U0/n9_4 ;
wire \sdrc_top_inst/U0/n8_4 ;
wire \sdrc_top_inst/U0/n7_4 ;
wire \sdrc_top_inst/U0/n155_4 ;
wire \sdrc_top_inst/U0/n154_4 ;
wire \sdrc_top_inst/U0/n153_4 ;
wire \sdrc_top_inst/U0/n272_4 ;
wire \sdrc_top_inst/U0/n274_4 ;
wire \sdrc_top_inst/U0/n275_4 ;
wire \sdrc_top_inst/U0/n277_4 ;
wire \sdrc_top_inst/U0/n959_4 ;
wire \sdrc_top_inst/U0/n959_5 ;
wire \sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ;
wire \sdrc_top_inst/U0/Flag_sdrc_wrd_8 ;
wire \sdrc_top_inst/U0/n927_9 ;
wire \sdrc_top_inst/U0/n927_10 ;
wire \sdrc_top_inst/U0/n930_9 ;
wire \sdrc_top_inst/U0/n958_11 ;
wire \sdrc_top_inst/U0/n974_11 ;
wire \sdrc_top_inst/U0/n976_11 ;
wire \sdrc_top_inst/U0/n980_11 ;
wire \sdrc_top_inst/U0/n982_11 ;
wire \sdrc_top_inst/U0/n984_11 ;
wire \sdrc_top_inst/U0/n986_11 ;
wire \sdrc_top_inst/U0/n634_10 ;
wire \sdrc_top_inst/U0/n650_10 ;
wire \sdrc_top_inst/U0/n95_15 ;
wire \sdrc_top_inst/U0/n99_15 ;
wire \sdrc_top_inst/U0/n103_15 ;
wire \sdrc_top_inst/U0/n593_23 ;
wire \sdrc_top_inst/U0/n596_24 ;
wire \sdrc_top_inst/U0/n596_26 ;
wire \sdrc_top_inst/U0/n598_25 ;
wire \sdrc_top_inst/U0/n598_26 ;
wire \sdrc_top_inst/U0/n606_23 ;
wire \sdrc_top_inst/U0/n606_24 ;
wire \sdrc_top_inst/U0/n608_24 ;
wire \sdrc_top_inst/U0/n612_24 ;
wire \sdrc_top_inst/U0/n616_24 ;
wire \sdrc_top_inst/U0/n618_24 ;
wire \sdrc_top_inst/U0/n955_11 ;
wire \sdrc_top_inst/U0/n968_11 ;
wire \sdrc_top_inst/U0/n970_11 ;
wire \sdrc_top_inst/U0/n972_11 ;
wire \sdrc_top_inst/U0/n705_6 ;
wire \sdrc_top_inst/U0/O_autorefresh_ack_7 ;
wire \sdrc_top_inst/U0/Flag_sdrc_wrd_9 ;
wire \sdrc_top_inst/U0/n927_11 ;
wire \sdrc_top_inst/U0/n593_24 ;
wire \sdrc_top_inst/U0/n596_27 ;
wire \sdrc_top_inst/U0/n596_28 ;
wire \sdrc_top_inst/U0/n596_29 ;
wire \sdrc_top_inst/U0/n596_30 ;
wire \sdrc_top_inst/U0/n598_27 ;
wire \sdrc_top_inst/U0/n606_25 ;
wire \sdrc_top_inst/U0/n618_25 ;
wire \sdrc_top_inst/U0/n618_26 ;
wire \sdrc_top_inst/U0/n927_12 ;
wire \sdrc_top_inst/U0/n596_31 ;
wire \sdrc_top_inst/U0/n273_6 ;
wire \sdrc_top_inst/U0/n276_6 ;
wire \sdrc_top_inst/U0/n620_25 ;
wire \sdrc_top_inst/U0/n616_27 ;
wire \sdrc_top_inst/U0/n632_12 ;
wire \sdrc_top_inst/U0/n648_12 ;
wire \sdrc_top_inst/U0/n705_8 ;
wire \sdrc_top_inst/U0/n604_24 ;
wire \sdrc_top_inst/U0/n593_26 ;
wire \sdrc_top_inst/U0/n97_17 ;
wire \sdrc_top_inst/U0/n959_7 ;
wire \sdrc_top_inst/U0/n101_17 ;
wire \sdrc_top_inst/U0/n598_31 ;
wire \sdrc_top_inst/U0/n600_25 ;
wire \sdrc_top_inst/U0/n958_13 ;
wire \sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ;
wire \sdrc_top_inst/U0/Flag_sdrc_wrd_13 ;
wire \sdrc_top_inst/U0/n596_35 ;
wire \sdrc_top_inst/U0/n279_5 ;
wire \sdrc_top_inst/U0/n276_8 ;
wire \sdrc_top_inst/U0/n272_6 ;
wire \sdrc_top_inst/U0/n132_10 ;
wire \sdrc_top_inst/U0/n132_14 ;
wire \sdrc_top_inst/U0/Ctrl_wr_data_valid_13 ;
wire \sdrc_top_inst/U0/n628_14 ;
wire \sdrc_top_inst/U0/n626_19 ;
wire \sdrc_top_inst/U0/n632_17 ;
wire \sdrc_top_inst/U0/n634_15 ;
wire \sdrc_top_inst/U0/n638_14 ;
wire \sdrc_top_inst/U0/n640_12 ;
wire \sdrc_top_inst/U0/n644_14 ;
wire \sdrc_top_inst/U0/n642_19 ;
wire \sdrc_top_inst/U0/n648_17 ;
wire \sdrc_top_inst/U0/n650_15 ;
wire \sdrc_top_inst/U0/n654_14 ;
wire \sdrc_top_inst/U0/n656_12 ;
wire \sdrc_top_inst/U0/n856_12 ;
wire \sdrc_top_inst/U0/n857_12 ;
wire \sdrc_top_inst/U0/n858_12 ;
wire \sdrc_top_inst/U0/n859_12 ;
wire \sdrc_top_inst/U0/n630_17 ;
wire \sdrc_top_inst/U0/n626_21 ;
wire \sdrc_top_inst/U0/n646_17 ;
wire \sdrc_top_inst/U0/n642_21 ;
wire \sdrc_top_inst/U0/n963_5 ;
wire \sdrc_top_inst/U0/n638_16 ;
wire \sdrc_top_inst/U0/n634_17 ;
wire \sdrc_top_inst/U0/n632_19 ;
wire \sdrc_top_inst/U0/n630_19 ;
wire \sdrc_top_inst/U0/n628_16 ;
wire \sdrc_top_inst/U0/n654_16 ;
wire \sdrc_top_inst/U0/n650_17 ;
wire \sdrc_top_inst/U0/n648_19 ;
wire \sdrc_top_inst/U0/n646_19 ;
wire \sdrc_top_inst/U0/n644_16 ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGE_DELAY ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1 ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2 ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ;
wire \sdrc_top_inst/U0/I_selfrefresh_reg ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT ;
wire \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT ;
wire \sdrc_top_inst/U0/Flag_sdrc_wrd ;
wire \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE ;
wire \sdrc_top_inst/U0/Ctrl_wr_data_valid ;
wire \sdrc_top_inst/U0/Reset_autorefresh ;
wire \sdrc_top_inst/U0/Flag_autorefresh ;
wire \sdrc_top_inst/U0/Flag_autorefresh0 ;
wire \sdrc_top_inst/U0/n509_1_SUM ;
wire \sdrc_top_inst/U0/n509_3 ;
wire \sdrc_top_inst/U0/n510_1_SUM ;
wire \sdrc_top_inst/U0/n510_3 ;
wire \sdrc_top_inst/U0/n511_1_SUM ;
wire \sdrc_top_inst/U0/n511_3 ;
wire \sdrc_top_inst/U0/n512_1_SUM ;
wire \sdrc_top_inst/U0/n512_3 ;
wire \sdrc_top_inst/U0/n513_1_SUM ;
wire \sdrc_top_inst/U0/n513_3 ;
wire \sdrc_top_inst/U0/n514_1_SUM ;
wire \sdrc_top_inst/U0/n514_3 ;
wire \sdrc_top_inst/U0/n515_1_SUM ;
wire \sdrc_top_inst/U0/n515_3 ;
wire \sdrc_top_inst/U0/n516_1_SUM ;
wire \sdrc_top_inst/U0/n516_3 ;
wire \sdrc_top_inst/U0/n529_1_SUM ;
wire \sdrc_top_inst/U0/n529_3 ;
wire \sdrc_top_inst/U0/n530_1_SUM ;
wire \sdrc_top_inst/U0/n530_3 ;
wire \sdrc_top_inst/U0/n531_1_SUM ;
wire \sdrc_top_inst/U0/n531_3 ;
wire \sdrc_top_inst/U0/n532_1_SUM ;
wire \sdrc_top_inst/U0/n532_3 ;
wire \sdrc_top_inst/U0/n533_1_SUM ;
wire \sdrc_top_inst/U0/n533_3 ;
wire \sdrc_top_inst/U0/n534_1_SUM ;
wire \sdrc_top_inst/U0/n534_3 ;
wire \sdrc_top_inst/U0/n535_1_SUM ;
wire \sdrc_top_inst/U0/n535_3 ;
wire \sdrc_top_inst/U0/n536_1_SUM ;
wire \sdrc_top_inst/U0/n536_3 ;
wire \sdrc_top_inst/U0/n962_8 ;
wire \sdrc_top_inst/U0/n341_7 ;
wire \sdrc_top_inst/U0/n10_6 ;
wire \sdrc_top_inst/U0/n156_6 ;
wire [3:0] \sdrc_top_inst/U0/Count_init_delay ;
wire [3:0] \sdrc_top_inst/U0/Count_cmd_delay ;
wire [1:0] \sdrc_top_inst/U0/Ctrl_fsm_addr_bk ;
wire [10:0] \sdrc_top_inst/U0/Ctrl_fsm_addr_row ;
wire [7:0] \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i ;
wire [3:0] \sdrc_top_inst/U0/Rd_data_valid_reg ;
wire [7:0] \sdrc_top_inst/U0/Ctrl_fsm_addr_col ;
wire [7:0] \sdrc_top_inst/U0/Count_burst_num_wr ;
wire [7:0] \sdrc_top_inst/U0/Count_burst_num_rd ;
wire \sdrc_top_inst/U1/n9_4 ;
wire \sdrc_top_inst/U1/n1594_5 ;
wire \sdrc_top_inst/U1/n983_3 ;
wire \sdrc_top_inst/U1/n984_3 ;
wire \sdrc_top_inst/U1/n985_3 ;
wire \sdrc_top_inst/U1/n986_3 ;
wire \sdrc_top_inst/U1/n987_3 ;
wire \sdrc_top_inst/U1/n988_3 ;
wire \sdrc_top_inst/U1/n989_3 ;
wire \sdrc_top_inst/U1/n990_3 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_data_31_7 ;
wire \sdrc_top_inst/U1/n95_13 ;
wire \sdrc_top_inst/U1/n645_13 ;
wire \sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ;
wire \sdrc_top_inst/U1/n96_13 ;
wire \sdrc_top_inst/U1/n97_13 ;
wire \sdrc_top_inst/U1/n98_14 ;
wire \sdrc_top_inst/U1/n645_15 ;
wire \sdrc_top_inst/U1/n570_12 ;
wire \sdrc_top_inst/U1/n572_12 ;
wire \sdrc_top_inst/U1/n574_12 ;
wire \sdrc_top_inst/U1/n576_12 ;
wire \sdrc_top_inst/U1/n578_12 ;
wire \sdrc_top_inst/U1/n580_12 ;
wire \sdrc_top_inst/U1/n582_12 ;
wire \sdrc_top_inst/U1/n584_12 ;
wire \sdrc_top_inst/U1/n586_12 ;
wire \sdrc_top_inst/U1/n588_12 ;
wire \sdrc_top_inst/U1/n590_12 ;
wire \sdrc_top_inst/U1/n592_12 ;
wire \sdrc_top_inst/U1/n594_12 ;
wire \sdrc_top_inst/U1/n596_20 ;
wire \sdrc_top_inst/U1/n598_20 ;
wire \sdrc_top_inst/U1/n600_20 ;
wire \sdrc_top_inst/U1/n602_20 ;
wire \sdrc_top_inst/U1/n604_20 ;
wire \sdrc_top_inst/U1/n606_20 ;
wire \sdrc_top_inst/U1/n608_20 ;
wire \sdrc_top_inst/U1/n610_20 ;
wire \sdrc_top_inst/U1/n625_12 ;
wire \sdrc_top_inst/U1/n627_12 ;
wire \sdrc_top_inst/U1/n629_12 ;
wire \sdrc_top_inst/U1/n631_12 ;
wire \sdrc_top_inst/U1/n633_12 ;
wire \sdrc_top_inst/U1/n635_12 ;
wire \sdrc_top_inst/U1/n637_12 ;
wire \sdrc_top_inst/U1/n639_12 ;
wire \sdrc_top_inst/U1/n547_20 ;
wire \sdrc_top_inst/U1/n548_26 ;
wire \sdrc_top_inst/U1/n549_25 ;
wire \sdrc_top_inst/U1/n562_18 ;
wire \sdrc_top_inst/U1/n565_16 ;
wire \sdrc_top_inst/U1/n559_17 ;
wire \sdrc_top_inst/U1/n648_17 ;
wire \sdrc_top_inst/U1/n654_15 ;
wire \sdrc_top_inst/U1/n657_15 ;
wire \sdrc_top_inst/U1/n660_15 ;
wire \sdrc_top_inst/U1/n663_15 ;
wire \sdrc_top_inst/U1/n666_15 ;
wire \sdrc_top_inst/U1/n669_15 ;
wire \sdrc_top_inst/U1/n568_19 ;
wire \sdrc_top_inst/U1/O_sdrc_wrd_ack_6 ;
wire \sdrc_top_inst/U1/n13_4 ;
wire \sdrc_top_inst/U1/n12_4 ;
wire \sdrc_top_inst/U1/n11_4 ;
wire \sdrc_top_inst/U1/n984_5 ;
wire \sdrc_top_inst/U1/n984_6 ;
wire \sdrc_top_inst/U1/n986_4 ;
wire \sdrc_top_inst/U1/n987_4 ;
wire \sdrc_top_inst/U1/n988_4 ;
wire \sdrc_top_inst/U1/n989_4 ;
wire \sdrc_top_inst/U1/n990_4 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_data_31_8 ;
wire \sdrc_top_inst/U1/n562_19 ;
wire \sdrc_top_inst/U1/n559_18 ;
wire \sdrc_top_inst/U1/n648_18 ;
wire \sdrc_top_inst/U1/User_model_state.STATE_READ_9 ;
wire \sdrc_top_inst/U1/User_model_state.STATE_READ_10 ;
wire \sdrc_top_inst/U1/n95_16 ;
wire \sdrc_top_inst/U1/n95_17 ;
wire \sdrc_top_inst/U1/n96_15 ;
wire \sdrc_top_inst/U1/n96_16 ;
wire \sdrc_top_inst/U1/n97_14 ;
wire \sdrc_top_inst/U1/n97_15 ;
wire \sdrc_top_inst/U1/n97_16 ;
wire \sdrc_top_inst/U1/n98_15 ;
wire \sdrc_top_inst/U1/n98_16 ;
wire \sdrc_top_inst/U1/n645_16 ;
wire \sdrc_top_inst/U1/n642_17 ;
wire \sdrc_top_inst/U1/n570_13 ;
wire \sdrc_top_inst/U1/n570_14 ;
wire \sdrc_top_inst/U1/n572_13 ;
wire \sdrc_top_inst/U1/n574_13 ;
wire \sdrc_top_inst/U1/n576_13 ;
wire \sdrc_top_inst/U1/n578_13 ;
wire \sdrc_top_inst/U1/n580_13 ;
wire \sdrc_top_inst/U1/n582_13 ;
wire \sdrc_top_inst/U1/n584_13 ;
wire \sdrc_top_inst/U1/n586_13 ;
wire \sdrc_top_inst/U1/n588_13 ;
wire \sdrc_top_inst/U1/n590_13 ;
wire \sdrc_top_inst/U1/n592_13 ;
wire \sdrc_top_inst/U1/n594_13 ;
wire \sdrc_top_inst/U1/n625_13 ;
wire \sdrc_top_inst/U1/n627_13 ;
wire \sdrc_top_inst/U1/n629_13 ;
wire \sdrc_top_inst/U1/n631_13 ;
wire \sdrc_top_inst/U1/n633_13 ;
wire \sdrc_top_inst/U1/n635_13 ;
wire \sdrc_top_inst/U1/n637_13 ;
wire \sdrc_top_inst/U1/n639_13 ;
wire \sdrc_top_inst/U1/n547_21 ;
wire \sdrc_top_inst/U1/n547_23 ;
wire \sdrc_top_inst/U1/n550_29 ;
wire \sdrc_top_inst/U1/n554_30 ;
wire \sdrc_top_inst/U1/n559_19 ;
wire \sdrc_top_inst/U1/n648_19 ;
wire \sdrc_top_inst/U1/n648_20 ;
wire \sdrc_top_inst/U1/n657_16 ;
wire \sdrc_top_inst/U1/n657_17 ;
wire \sdrc_top_inst/U1/n663_16 ;
wire \sdrc_top_inst/U1/n663_17 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ;
wire \sdrc_top_inst/U1/n984_7 ;
wire \sdrc_top_inst/U1/n984_8 ;
wire \sdrc_top_inst/U1/n984_9 ;
wire \sdrc_top_inst/U1/n984_10 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_data_31_9 ;
wire \sdrc_top_inst/U1/n95_20 ;
wire \sdrc_top_inst/U1/n98_17 ;
wire \sdrc_top_inst/U1/n645_17 ;
wire \sdrc_top_inst/U1/n547_24 ;
wire \sdrc_top_inst/U1/n648_21 ;
wire \sdrc_top_inst/U1/n984_11 ;
wire \sdrc_top_inst/U1/n984_12 ;
wire \sdrc_top_inst/U1/n984_13 ;
wire \sdrc_top_inst/U1/n984_14 ;
wire \sdrc_top_inst/U1/n648_22 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_9 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_6_8 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_5_8 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_4_8 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_3_8 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_2_8 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_1_8 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_0_8 ;
wire \sdrc_top_inst/U1/n654_18 ;
wire \sdrc_top_inst/U1/n96_18 ;
wire \sdrc_top_inst/U1/n657_21 ;
wire \sdrc_top_inst/U1/n559_22 ;
wire \sdrc_top_inst/U1/n547_26 ;
wire \sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ;
wire \sdrc_top_inst/U1/n562_22 ;
wire \sdrc_top_inst/U1/n657_23 ;
wire \sdrc_top_inst/U1/n985_6 ;
wire \sdrc_top_inst/U1/n984_16 ;
wire \sdrc_top_inst/U1/n983_6 ;
wire \sdrc_top_inst/U1/n1714_6 ;
wire \sdrc_top_inst/U1/n556_31 ;
wire \sdrc_top_inst/U1/n554_32 ;
wire \sdrc_top_inst/U1/n562_24 ;
wire \sdrc_top_inst/U1/n642_19 ;
wire \sdrc_top_inst/U1/n642_21 ;
wire \sdrc_top_inst/U1/n555_29 ;
wire \sdrc_top_inst/U1/n553_29 ;
wire \sdrc_top_inst/U1/n551_29 ;
wire \sdrc_top_inst/U1/n550_31 ;
wire \sdrc_top_inst/U1/n648_26 ;
wire \sdrc_top_inst/U1/n95_22 ;
wire \sdrc_top_inst/U1/n95_24 ;
wire \sdrc_top_inst/U1/n95_26 ;
wire \sdrc_top_inst/U1/n982_24 ;
wire \sdrc_top_inst/U1/n1692_5 ;
wire \sdrc_top_inst/U1/n559_24 ;
wire \sdrc_top_inst/U1/n651_17 ;
wire \sdrc_top_inst/U1/n129_13 ;
wire \sdrc_top_inst/U1/User_model_state.STATE_IDLE ;
wire \sdrc_top_inst/U1/Double_wrd_flag ;
wire \sdrc_top_inst/U1/Sdrc_wr_n_i ;
wire \sdrc_top_inst/U1/Sdrc_rd_n_i ;
wire \sdrc_top_inst/U1/Sdrc_wr_n_i_reg ;
wire \sdrc_top_inst/U1/Sdrc_rd_n_i_reg ;
wire \sdrc_top_inst/U1/User_busy_flag_n ;
wire \sdrc_top_inst/U1/User_model_state.STATE_READ ;
wire \sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT ;
wire \sdrc_top_inst/U1/User_model_state.STATE_WRITE ;
wire \sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ;
wire \sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ;
wire \sdrc_top_inst/U1/User_model_state.STATE_READ_2 ;
wire \sdrc_top_inst/U1/User_model_state.STATE_READ_2_WAIT ;
wire \sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT ;
wire \sdrc_top_inst/U1/User_model_state.STATE_WAITING ;
wire \sdrc_top_inst/U1/User_data_i_0_5 ;
wire \sdrc_top_inst/U1/n245_17_SUM ;
wire \sdrc_top_inst/U1/n245_20 ;
wire \sdrc_top_inst/U1/n245_18_SUM ;
wire \sdrc_top_inst/U1/n245_22 ;
wire \sdrc_top_inst/U1/n245_19_SUM ;
wire \sdrc_top_inst/U1/n245_24 ;
wire \sdrc_top_inst/U1/n245_20_SUM ;
wire \sdrc_top_inst/U1/n245_26 ;
wire \sdrc_top_inst/U1/n245_21_SUM ;
wire \sdrc_top_inst/U1/n245_28 ;
wire \sdrc_top_inst/U1/n245_22_SUM ;
wire \sdrc_top_inst/U1/n245_30 ;
wire \sdrc_top_inst/U1/n245_23_SUM ;
wire \sdrc_top_inst/U1/n245_32 ;
wire \sdrc_top_inst/U1/n435_17_SUM ;
wire \sdrc_top_inst/U1/n435_20 ;
wire \sdrc_top_inst/U1/n435_18_SUM ;
wire \sdrc_top_inst/U1/n435_22 ;
wire \sdrc_top_inst/U1/n435_19_SUM ;
wire \sdrc_top_inst/U1/n435_24 ;
wire \sdrc_top_inst/U1/n435_20_SUM ;
wire \sdrc_top_inst/U1/n435_26 ;
wire \sdrc_top_inst/U1/n435_21_SUM ;
wire \sdrc_top_inst/U1/n435_28 ;
wire \sdrc_top_inst/U1/n435_22_SUM ;
wire \sdrc_top_inst/U1/n435_30 ;
wire \sdrc_top_inst/U1/n435_23_SUM ;
wire \sdrc_top_inst/U1/n435_32 ;
wire \sdrc_top_inst/U1/n128_1 ;
wire \sdrc_top_inst/U1/n128_2 ;
wire \sdrc_top_inst/U1/n127_1 ;
wire \sdrc_top_inst/U1/n127_2 ;
wire \sdrc_top_inst/U1/n126_1 ;
wire \sdrc_top_inst/U1/n126_2 ;
wire \sdrc_top_inst/U1/n125_1 ;
wire \sdrc_top_inst/U1/n125_2 ;
wire \sdrc_top_inst/U1/n124_1 ;
wire \sdrc_top_inst/U1/n124_2 ;
wire \sdrc_top_inst/U1/n123_1 ;
wire \sdrc_top_inst/U1/n123_2 ;
wire \sdrc_top_inst/U1/n122_1 ;
wire \sdrc_top_inst/U1/n122_2 ;
wire \sdrc_top_inst/U1/n121_1 ;
wire \sdrc_top_inst/U1/n121_2 ;
wire \sdrc_top_inst/U1/n120_1 ;
wire \sdrc_top_inst/U1/n120_2 ;
wire \sdrc_top_inst/U1/n119_1 ;
wire \sdrc_top_inst/U1/n119_2 ;
wire \sdrc_top_inst/U1/n118_1 ;
wire \sdrc_top_inst/U1/n118_2 ;
wire \sdrc_top_inst/U1/n117_1 ;
wire \sdrc_top_inst/U1/n117_0_COUT ;
wire \sdrc_top_inst/U1/n981_1 ;
wire \sdrc_top_inst/U1/n981_2 ;
wire \sdrc_top_inst/U1/n980_1 ;
wire \sdrc_top_inst/U1/n980_2 ;
wire \sdrc_top_inst/U1/n979_1 ;
wire \sdrc_top_inst/U1/n979_2 ;
wire \sdrc_top_inst/U1/n978_1 ;
wire \sdrc_top_inst/U1/n978_2 ;
wire \sdrc_top_inst/U1/n977_1 ;
wire \sdrc_top_inst/U1/n977_2 ;
wire \sdrc_top_inst/U1/n976_1 ;
wire \sdrc_top_inst/U1/n976_2 ;
wire \sdrc_top_inst/U1/n975_1 ;
wire \sdrc_top_inst/U1/n975_2 ;
wire \sdrc_top_inst/U1/n974_1 ;
wire \sdrc_top_inst/U1/n974_0_COUT ;
wire \sdrc_top_inst/U1/n1276_6 ;
wire \sdrc_top_inst/U1/n1277_6 ;
wire \sdrc_top_inst/U1/n1278_6 ;
wire \sdrc_top_inst/U1/n1279_6 ;
wire \sdrc_top_inst/U1/n1280_6 ;
wire \sdrc_top_inst/U1/n1281_6 ;
wire \sdrc_top_inst/U1/n1282_6 ;
wire \sdrc_top_inst/U1/n1283_6 ;
wire \sdrc_top_inst/U1/n14_6 ;
wire \sdrc_top_inst/U1/User_data_i_0_24 ;
wire [3:0] \sdrc_top_inst/U1/Count_buffer_wr ;
wire [10:0] \sdrc_top_inst/U1/Addr_row_reg ;
wire [1:0] \sdrc_top_inst/U1/Addr_bank_reg ;
wire [7:0] \sdrc_top_inst/U1/Sdrc_data_len_i ;
wire [20:0] \sdrc_top_inst/U1/Sdrc_addr_i ;
wire [7:0] \sdrc_top_inst/U1/Column_remain_len_wrd ;
wire [7:0] \sdrc_top_inst/U1/Data_len_1_wrd ;
wire [7:0] \sdrc_top_inst/U1/Data_len_0_wrd ;
wire [3:0] \sdrc_top_inst/U1/Count_buffer_rd ;
wire [2:0] \sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY ;
wire [7:0] \sdrc_top_inst/U1/Count_data_len_0_wr ;
wire [31:0] \sdrc_top_inst/U1/User_data_i_reg ;
wire [3:0] \sdrc_top_inst/U1/Dqm_data_i_reg ;
wire \sdrc_top_inst/U2/n73_3 ;
wire \sdrc_top_inst/U2/n52_7 ;
wire \sdrc_top_inst/U2/n49_7 ;
wire \sdrc_top_inst/U2/n48_7 ;
wire \sdrc_top_inst/U2/n55_6 ;
wire \sdrc_top_inst/U2/n73_5 ;
wire \sdrc_top_inst/U2/n54_8 ;
wire \sdrc_top_inst/U2/n51_8 ;
wire \sdrc_top_inst/U2/n50_8 ;
wire \sdrc_top_inst/U2/n49_8 ;
wire \sdrc_top_inst/U2/n48_8 ;
wire \sdrc_top_inst/U2/n46_8 ;
wire \sdrc_top_inst/U2/n45_8 ;
wire \sdrc_top_inst/U2/n44_8 ;
wire \sdrc_top_inst/U2/n55_7 ;
wire \sdrc_top_inst/U2/n73_6 ;
wire \sdrc_top_inst/U2/Count_autorefresh_11_12 ;
wire \sdrc_top_inst/U2/n47_10 ;
wire \sdrc_top_inst/U2/n44_11 ;
wire \sdrc_top_inst/U2/Count_autorefresh_11_21 ;
wire \sdrc_top_inst/U2/n45_11 ;
wire \sdrc_top_inst/U2/n46_13 ;
wire \sdrc_top_inst/U2/n47_15 ;
wire \sdrc_top_inst/U2/n50_11 ;
wire \sdrc_top_inst/U2/n51_11 ;
wire \sdrc_top_inst/U2/n53_10 ;
wire \sdrc_top_inst/U2/n54_13 ;
wire \sdrc_top_inst/U2/Count_autorefresh_11_25 ;
wire \sdrc_top_inst/U2/n73_11 ;
wire \sdrc_top_inst/U2/O_autorefresh_req_5 ;
wire [10:0] \sdrc_top_inst/U2/Count_autorefresh ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
IOBUF IO_sdram_dq_0_iobuf (
	.I(Ctrl_fsm_data[0]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[0]),
	.O(IO_sdram_dq_in[0])
);
IOBUF IO_sdram_dq_1_iobuf (
	.I(Ctrl_fsm_data[1]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[1]),
	.O(IO_sdram_dq_in[1])
);
IOBUF IO_sdram_dq_2_iobuf (
	.I(Ctrl_fsm_data[2]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[2]),
	.O(IO_sdram_dq_in[2])
);
IOBUF IO_sdram_dq_3_iobuf (
	.I(Ctrl_fsm_data[3]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[3]),
	.O(IO_sdram_dq_in[3])
);
IOBUF IO_sdram_dq_4_iobuf (
	.I(Ctrl_fsm_data[4]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[4]),
	.O(IO_sdram_dq_in[4])
);
IOBUF IO_sdram_dq_5_iobuf (
	.I(Ctrl_fsm_data[5]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[5]),
	.O(IO_sdram_dq_in[5])
);
IOBUF IO_sdram_dq_6_iobuf (
	.I(Ctrl_fsm_data[6]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[6]),
	.O(IO_sdram_dq_in[6])
);
IOBUF IO_sdram_dq_7_iobuf (
	.I(Ctrl_fsm_data[7]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[7]),
	.O(IO_sdram_dq_in[7])
);
IOBUF IO_sdram_dq_8_iobuf (
	.I(Ctrl_fsm_data[8]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[8]),
	.O(IO_sdram_dq_in[8])
);
IOBUF IO_sdram_dq_9_iobuf (
	.I(Ctrl_fsm_data[9]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[9]),
	.O(IO_sdram_dq_in[9])
);
IOBUF IO_sdram_dq_10_iobuf (
	.I(Ctrl_fsm_data[10]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[10]),
	.O(IO_sdram_dq_in[10])
);
IOBUF IO_sdram_dq_11_iobuf (
	.I(Ctrl_fsm_data[11]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[11]),
	.O(IO_sdram_dq_in[11])
);
IOBUF IO_sdram_dq_12_iobuf (
	.I(Ctrl_fsm_data[12]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[12]),
	.O(IO_sdram_dq_in[12])
);
IOBUF IO_sdram_dq_13_iobuf (
	.I(Ctrl_fsm_data[13]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[13]),
	.O(IO_sdram_dq_in[13])
);
IOBUF IO_sdram_dq_14_iobuf (
	.I(Ctrl_fsm_data[14]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[14]),
	.O(IO_sdram_dq_in[14])
);
IOBUF IO_sdram_dq_15_iobuf (
	.I(Ctrl_fsm_data[15]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[15]),
	.O(IO_sdram_dq_in[15])
);
IOBUF IO_sdram_dq_16_iobuf (
	.I(Ctrl_fsm_data[16]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[16]),
	.O(IO_sdram_dq_in[16])
);
IOBUF IO_sdram_dq_17_iobuf (
	.I(Ctrl_fsm_data[17]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[17]),
	.O(IO_sdram_dq_in[17])
);
IOBUF IO_sdram_dq_18_iobuf (
	.I(Ctrl_fsm_data[18]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[18]),
	.O(IO_sdram_dq_in[18])
);
IOBUF IO_sdram_dq_19_iobuf (
	.I(Ctrl_fsm_data[19]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[19]),
	.O(IO_sdram_dq_in[19])
);
IOBUF IO_sdram_dq_20_iobuf (
	.I(Ctrl_fsm_data[20]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[20]),
	.O(IO_sdram_dq_in[20])
);
IOBUF IO_sdram_dq_21_iobuf (
	.I(Ctrl_fsm_data[21]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[21]),
	.O(IO_sdram_dq_in[21])
);
IOBUF IO_sdram_dq_22_iobuf (
	.I(Ctrl_fsm_data[22]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[22]),
	.O(IO_sdram_dq_in[22])
);
IOBUF IO_sdram_dq_23_iobuf (
	.I(Ctrl_fsm_data[23]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[23]),
	.O(IO_sdram_dq_in[23])
);
IOBUF IO_sdram_dq_24_iobuf (
	.I(Ctrl_fsm_data[24]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[24]),
	.O(IO_sdram_dq_in[24])
);
IOBUF IO_sdram_dq_25_iobuf (
	.I(Ctrl_fsm_data[25]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[25]),
	.O(IO_sdram_dq_in[25])
);
IOBUF IO_sdram_dq_26_iobuf (
	.I(Ctrl_fsm_data[26]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[26]),
	.O(IO_sdram_dq_in[26])
);
IOBUF IO_sdram_dq_27_iobuf (
	.I(Ctrl_fsm_data[27]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[27]),
	.O(IO_sdram_dq_in[27])
);
IOBUF IO_sdram_dq_28_iobuf (
	.I(Ctrl_fsm_data[28]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[28]),
	.O(IO_sdram_dq_in[28])
);
IOBUF IO_sdram_dq_29_iobuf (
	.I(Ctrl_fsm_data[29]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[29]),
	.O(IO_sdram_dq_in[29])
);
IOBUF IO_sdram_dq_30_iobuf (
	.I(Ctrl_fsm_data[30]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[30]),
	.O(IO_sdram_dq_in[30])
);
IOBUF IO_sdram_dq_31_iobuf (
	.I(Ctrl_fsm_data[31]),
	.OEN(IO_sdram_dq_0_6),
	.IO(IO_sdram_dq[31]),
	.O(IO_sdram_dq_in[31])
);
IBUF gowin_buf_0 (
	.I(I_sdram_clk),
	.O(O_sdram_clk)
);
OBUF gowin_buf_1 (
	.I(GND),
	.O(O_sdram_cs_n)
);
LUT4 \sdrc_top_inst/U0/Reset_init_count_s1  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1 ),
	.I3(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL ),
	.F(\sdrc_top_inst/U0/Reset_init_count )
);
defparam \sdrc_top_inst/U0/Reset_init_count_s1 .INIT=16'hFFFE;
LUT2 \sdrc_top_inst/U0/n243_s0  (
	.I0(\sdrc_top_inst/ctrl_fsm_wr_n ),
	.I1(\sdrc_top_inst/ctrl_fsm_rd_n ),
	.F(\sdrc_top_inst/U0/n243_3 )
);
defparam \sdrc_top_inst/U0/n243_s0 .INIT=4'h7;
LUT4 \sdrc_top_inst/U0/Reset_cmd_count_s1  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH ),
	.F(\sdrc_top_inst/U0/Reset_cmd_count )
);
defparam \sdrc_top_inst/U0/Reset_cmd_count_s1 .INIT=16'hFFFE;
LUT4 \sdrc_top_inst/U0/n273_s0  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_col [6]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [6]),
	.I2(\sdrc_top_inst/U0/n273_6 ),
	.I3(\sdrc_top_inst/U0/n243_3 ),
	.F(\sdrc_top_inst/U0/n273_3 )
);
defparam \sdrc_top_inst/U0/n273_s0 .INIT=16'hAA3C;
LUT4 \sdrc_top_inst/U0/n274_s0  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_col [5]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [5]),
	.I2(\sdrc_top_inst/U0/n274_4 ),
	.I3(\sdrc_top_inst/U0/n243_3 ),
	.F(\sdrc_top_inst/U0/n274_3 )
);
defparam \sdrc_top_inst/U0/n274_s0 .INIT=16'hAA3C;
LUT4 \sdrc_top_inst/U0/n275_s0  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_col [4]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [4]),
	.I2(\sdrc_top_inst/U0/n275_4 ),
	.I3(\sdrc_top_inst/U0/n243_3 ),
	.F(\sdrc_top_inst/U0/n275_3 )
);
defparam \sdrc_top_inst/U0/n275_s0 .INIT=16'hAA3C;
LUT4 \sdrc_top_inst/U0/n277_s0  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_col [2]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [2]),
	.I2(\sdrc_top_inst/U0/n277_4 ),
	.I3(\sdrc_top_inst/U0/n243_3 ),
	.F(\sdrc_top_inst/U0/n277_3 )
);
defparam \sdrc_top_inst/U0/n277_s0 .INIT=16'hAA3C;
LUT4 \sdrc_top_inst/U0/n278_s0  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_col [1]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [0]),
	.I2(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [1]),
	.I3(\sdrc_top_inst/U0/n243_3 ),
	.F(\sdrc_top_inst/U0/n278_3 )
);
defparam \sdrc_top_inst/U0/n278_s0 .INIT=16'hAA3C;
LUT2 \sdrc_top_inst/U0/n956_s0  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL ),
	.I1(\sdrc_top_inst/U0/n959_7 ),
	.F(\sdrc_top_inst/U0/n956_3 )
);
defparam \sdrc_top_inst/U0/n956_s0 .INIT=4'hE;
LUT3 \sdrc_top_inst/U0/n962_s3  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT ),
	.F(\sdrc_top_inst/U0/n962_7 )
);
defparam \sdrc_top_inst/U0/n962_s3 .INIT=8'h01;
LUT2 \sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_s3  (
	.I0(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY ),
	.F(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_5 )
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_s3 .INIT=4'hB;
LUT2 \sdrc_top_inst/U0/n661_s5  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY ),
	.F(\sdrc_top_inst/U0/n661_9 )
);
defparam \sdrc_top_inst/U0/n661_s5 .INIT=4'hE;
LUT2 \sdrc_top_inst/U0/n927_s4  (
	.I0(\sdrc_top_inst/U0/n927_9 ),
	.I1(\sdrc_top_inst/U0/n927_10 ),
	.F(\sdrc_top_inst/U0/n927_8 )
);
defparam \sdrc_top_inst/U0/n927_s4 .INIT=4'h7;
LUT2 \sdrc_top_inst/U0/n930_s4  (
	.I0(\sdrc_top_inst/U0/n927_9 ),
	.I1(\sdrc_top_inst/U0/n930_9 ),
	.F(\sdrc_top_inst/U0/n930_8 )
);
defparam \sdrc_top_inst/U0/n930_s4 .INIT=4'h7;
LUT3 \sdrc_top_inst/U0/n961_s5  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I2(\sdrc_top_inst/U0/n958_11 ),
	.F(\sdrc_top_inst/U0/n961_10 )
);
defparam \sdrc_top_inst/U0/n961_s5 .INIT=8'h10;
LUT4 \sdrc_top_inst/U0/n964_s5  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_13 ),
	.I2(\sdrc_top_inst/U0/Ctrl_fsm_addr_bk [1]),
	.I3(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n964_10 )
);
defparam \sdrc_top_inst/U0/n964_s5 .INIT=16'hF100;
LUT4 \sdrc_top_inst/U0/n966_s5  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_13 ),
	.I2(\sdrc_top_inst/U0/Ctrl_fsm_addr_bk [0]),
	.I3(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n966_10 )
);
defparam \sdrc_top_inst/U0/n966_s5 .INIT=16'hF100;
LUT3 \sdrc_top_inst/U0/n974_s5  (
	.I0(\sdrc_top_inst/U0/n974_11 ),
	.I1(\sdrc_top_inst/U0/n927_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n974_10 )
);
defparam \sdrc_top_inst/U0/n974_s5 .INIT=8'h70;
LUT3 \sdrc_top_inst/U0/n976_s5  (
	.I0(\sdrc_top_inst/U0/n976_11 ),
	.I1(\sdrc_top_inst/U0/n927_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n976_10 )
);
defparam \sdrc_top_inst/U0/n976_s5 .INIT=8'h70;
LUT3 \sdrc_top_inst/U0/n980_s5  (
	.I0(\sdrc_top_inst/U0/n980_11 ),
	.I1(\sdrc_top_inst/U0/n927_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n980_10 )
);
defparam \sdrc_top_inst/U0/n980_s5 .INIT=8'h70;
LUT3 \sdrc_top_inst/U0/n982_s5  (
	.I0(\sdrc_top_inst/U0/n982_11 ),
	.I1(\sdrc_top_inst/U0/n927_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n982_10 )
);
defparam \sdrc_top_inst/U0/n982_s5 .INIT=8'h70;
LUT3 \sdrc_top_inst/U0/n984_s5  (
	.I0(\sdrc_top_inst/U0/n984_11 ),
	.I1(\sdrc_top_inst/U0/n927_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n984_10 )
);
defparam \sdrc_top_inst/U0/n984_s5 .INIT=8'h70;
LUT3 \sdrc_top_inst/U0/n986_s5  (
	.I0(\sdrc_top_inst/U0/n986_11 ),
	.I1(\sdrc_top_inst/U0/n927_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n986_10 )
);
defparam \sdrc_top_inst/U0/n986_s5 .INIT=8'h70;
LUT4 \sdrc_top_inst/U0/n626_s6  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [6]),
	.I1(\sdrc_top_inst/U0/n626_21 ),
	.I2(\sdrc_top_inst/U0/Count_burst_num_wr [7]),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.F(\sdrc_top_inst/U0/n626_11 )
);
defparam \sdrc_top_inst/U0/n626_s6 .INIT=16'h7800;
LUT4 \sdrc_top_inst/U0/n636_s5  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [0]),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [1]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_wr [2]),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.F(\sdrc_top_inst/U0/n636_9 )
);
defparam \sdrc_top_inst/U0/n636_s5 .INIT=16'h7800;
LUT4 \sdrc_top_inst/U0/n642_s6  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [6]),
	.I1(\sdrc_top_inst/U0/n642_21 ),
	.I2(\sdrc_top_inst/U0/Count_burst_num_rd [7]),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.F(\sdrc_top_inst/U0/n642_11 )
);
defparam \sdrc_top_inst/U0/n642_s6 .INIT=16'h7800;
LUT4 \sdrc_top_inst/U0/n652_s5  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [0]),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [1]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_rd [2]),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.F(\sdrc_top_inst/U0/n652_9 )
);
defparam \sdrc_top_inst/U0/n652_s5 .INIT=16'h7800;
LUT3 \sdrc_top_inst/U0/n95_s10  (
	.I0(\sdrc_top_inst/U0/n95_15 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE ),
	.F(\sdrc_top_inst/U0/n95_14 )
);
defparam \sdrc_top_inst/U0/n95_s10 .INIT=8'hF4;
LUT3 \sdrc_top_inst/U0/n97_s10  (
	.I0(\sdrc_top_inst/U0/n97_17 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGE_DELAY ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL ),
	.F(\sdrc_top_inst/U0/n97_14 )
);
defparam \sdrc_top_inst/U0/n97_s10 .INIT=8'hF4;
LUT4 \sdrc_top_inst/U0/n99_s10  (
	.I0(\sdrc_top_inst/U0/n99_15 ),
	.I1(\sdrc_top_inst/U0/n95_15 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1 ),
	.I3(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGE_DELAY ),
	.F(\sdrc_top_inst/U0/n99_14 )
);
defparam \sdrc_top_inst/U0/n99_s10 .INIT=16'hFA30;
LUT3 \sdrc_top_inst/U0/n101_s10  (
	.I0(\sdrc_top_inst/U0/n101_17 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1 ),
	.F(\sdrc_top_inst/U0/n101_14 )
);
defparam \sdrc_top_inst/U0/n101_s10 .INIT=8'hF4;
LUT4 \sdrc_top_inst/U0/n103_s10  (
	.I0(\sdrc_top_inst/U0/n103_15 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY ),
	.I2(\sdrc_top_inst/U0/n95_15 ),
	.I3(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2 ),
	.F(\sdrc_top_inst/U0/n103_14 )
);
defparam \sdrc_top_inst/U0/n103_s10 .INIT=16'h8F88;
LUT3 \sdrc_top_inst/U0/n105_s10  (
	.I0(\sdrc_top_inst/U0/n101_17 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2 ),
	.F(\sdrc_top_inst/U0/n105_14 )
);
defparam \sdrc_top_inst/U0/n105_s10 .INIT=8'hF4;
LUT4 \sdrc_top_inst/U0/n107_s10  (
	.I0(\sdrc_top_inst/U0/n103_15 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY ),
	.I2(\sdrc_top_inst/U0/n95_15 ),
	.I3(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG ),
	.F(\sdrc_top_inst/U0/n107_14 )
);
defparam \sdrc_top_inst/U0/n107_s10 .INIT=16'h8F88;
LUT3 \sdrc_top_inst/U0/n109_s10  (
	.I0(\sdrc_top_inst/U0/n97_17 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG ),
	.F(\sdrc_top_inst/U0/n109_14 )
);
defparam \sdrc_top_inst/U0/n109_s10 .INIT=8'hF4;
LUT3 \sdrc_top_inst/U0/n111_s11  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY ),
	.I1(\sdrc_top_inst/U0/n99_15 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n111_15 )
);
defparam \sdrc_top_inst/U0/n111_s11 .INIT=8'hF8;
LUT4 \sdrc_top_inst/U0/n596_s19  (
	.I0(\sdrc_top_inst/U0/n596_24 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/n596_35 ),
	.I3(\sdrc_top_inst/U0/n596_26 ),
	.F(\sdrc_top_inst/U0/n596_23 )
);
defparam \sdrc_top_inst/U0/n596_s19 .INIT=16'hF4FF;
LUT4 \sdrc_top_inst/U0/n598_s19  (
	.I0(\sdrc_top_inst/U0/n598_31 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH ),
	.I2(\sdrc_top_inst/U0/n598_25 ),
	.I3(\sdrc_top_inst/U0/n598_26 ),
	.F(\sdrc_top_inst/U0/n598_23 )
);
defparam \sdrc_top_inst/U0/n598_s19 .INIT=16'hF4FC;
LUT3 \sdrc_top_inst/U0/n600_s18  (
	.I0(\sdrc_top_inst/U0/n600_25 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH ),
	.F(\sdrc_top_inst/U0/n600_22 )
);
defparam \sdrc_top_inst/U0/n600_s18 .INIT=8'hF4;
LUT4 \sdrc_top_inst/U0/n602_s18  (
	.I0(\sdrc_top_inst/U0/n243_3 ),
	.I1(\sdrc_top_inst/U0/n598_31 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Flag_sdrc_wrd_8 ),
	.F(\sdrc_top_inst/U0/n602_22 )
);
defparam \sdrc_top_inst/U0/n602_s18 .INIT=16'hFA30;
LUT4 \sdrc_top_inst/U0/n606_s18  (
	.I0(\sdrc_top_inst/U0/n516_3 ),
	.I1(\sdrc_top_inst/U0/n606_23 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I3(\sdrc_top_inst/U0/n606_24 ),
	.F(\sdrc_top_inst/U0/n606_22 )
);
defparam \sdrc_top_inst/U0/n606_s18 .INIT=16'hFFB0;
LUT4 \sdrc_top_inst/U0/n608_s19  (
	.I0(\sdrc_top_inst/U0/n536_3 ),
	.I1(\sdrc_top_inst/U0/n606_23 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I3(\sdrc_top_inst/U0/n608_24 ),
	.F(\sdrc_top_inst/U0/n608_23 )
);
defparam \sdrc_top_inst/U0/n608_s19 .INIT=16'hFFB0;
LUT4 \sdrc_top_inst/U0/n610_s18  (
	.I0(\sdrc_top_inst/U0/n593_23 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE ),
	.I2(\sdrc_top_inst/U0/n536_3 ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.F(\sdrc_top_inst/U0/n610_22 )
);
defparam \sdrc_top_inst/U0/n610_s18 .INIT=16'h4F44;
LUT3 \sdrc_top_inst/U0/n612_s19  (
	.I0(\sdrc_top_inst/U0/n600_25 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE ),
	.I2(\sdrc_top_inst/U0/n612_24 ),
	.F(\sdrc_top_inst/U0/n612_23 )
);
defparam \sdrc_top_inst/U0/n612_s19 .INIT=8'h4F;
LUT4 \sdrc_top_inst/U0/n614_s17  (
	.I0(\sdrc_top_inst/U0/n596_35 ),
	.I1(\sdrc_top_inst/ctrl_fsm_init ),
	.I2(\sdrc_top_inst/U0/n596_24 ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT ),
	.F(\sdrc_top_inst/U0/n614_21 )
);
defparam \sdrc_top_inst/U0/n614_s17 .INIT=16'hBF00;
LUT4 \sdrc_top_inst/U0/n616_s18  (
	.I0(\sdrc_top_inst/U0/n616_27 ),
	.I1(\sdrc_top_inst/U0/n616_24 ),
	.I2(I_sdrc_power_down),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN ),
	.F(\sdrc_top_inst/U0/n616_22 )
);
defparam \sdrc_top_inst/U0/n616_s18 .INIT=16'hF5C0;
LUT3 \sdrc_top_inst/U0/n618_s19  (
	.I0(\sdrc_top_inst/U0/n598_31 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH ),
	.I2(\sdrc_top_inst/U0/n618_24 ),
	.F(\sdrc_top_inst/U0/n618_23 )
);
defparam \sdrc_top_inst/U0/n618_s19 .INIT=8'hF4;
LUT4 \sdrc_top_inst/U0/n620_s18  (
	.I0(\sdrc_top_inst/U0/I_selfrefresh_reg ),
	.I1(\sdrc_top_inst/U0/n620_25 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH ),
	.F(\sdrc_top_inst/U0/n620_22 )
);
defparam \sdrc_top_inst/U0/n620_s18 .INIT=16'hFFB0;
LUT4 \sdrc_top_inst/U0/n622_s17  (
	.I0(\sdrc_top_inst/U0/n620_25 ),
	.I1(\sdrc_top_inst/U0/I_selfrefresh_reg ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT ),
	.F(\sdrc_top_inst/U0/n622_21 )
);
defparam \sdrc_top_inst/U0/n622_s17 .INIT=16'hF530;
LUT4 \sdrc_top_inst/U0/n624_s17  (
	.I0(\sdrc_top_inst/U0/n616_27 ),
	.I1(I_sdrc_power_down),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT ),
	.F(\sdrc_top_inst/U0/n624_21 )
);
defparam \sdrc_top_inst/U0/n624_s17 .INIT=16'hF530;
LUT4 \sdrc_top_inst/U0/n955_s5  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1 ),
	.I2(\sdrc_top_inst/U0/n959_7 ),
	.I3(\sdrc_top_inst/U0/n955_11 ),
	.F(\sdrc_top_inst/U0/n955_10 )
);
defparam \sdrc_top_inst/U0/n955_s5 .INIT=16'hFFFE;
LUT4 \sdrc_top_inst/U0/n968_s5  (
	.I0(\sdrc_top_inst/U0/n968_11 ),
	.I1(\sdrc_top_inst/U0/n927_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.I3(\sdrc_top_inst/U0/n963_5 ),
	.F(\sdrc_top_inst/U0/n968_10 )
);
defparam \sdrc_top_inst/U0/n968_s5 .INIT=16'hFFB0;
LUT4 \sdrc_top_inst/U0/n970_s5  (
	.I0(\sdrc_top_inst/U0/n970_11 ),
	.I1(\sdrc_top_inst/U0/n927_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.I3(\sdrc_top_inst/U0/n963_5 ),
	.F(\sdrc_top_inst/U0/n970_10 )
);
defparam \sdrc_top_inst/U0/n970_s5 .INIT=16'hFFB0;
LUT4 \sdrc_top_inst/U0/n972_s5  (
	.I0(\sdrc_top_inst/U0/n972_11 ),
	.I1(\sdrc_top_inst/U0/n927_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.I3(\sdrc_top_inst/U0/n963_5 ),
	.F(\sdrc_top_inst/U0/n972_10 )
);
defparam \sdrc_top_inst/U0/n972_s5 .INIT=16'hFFB0;
LUT2 \sdrc_top_inst/U0/n93_s10  (
	.I0(\sdrc_top_inst/U0/n95_15 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE ),
	.F(\sdrc_top_inst/U0/n93_15 )
);
defparam \sdrc_top_inst/U0/n93_s10 .INIT=4'h4;
LUT3 \sdrc_top_inst/U0/O_autorefresh_ack_s4  (
	.I0(\sdrc_top_inst/U0/O_autorefresh_ack_7 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY ),
	.F(\sdrc_top_inst/U0/O_autorefresh_ack_6 )
);
defparam \sdrc_top_inst/U0/O_autorefresh_ack_s4 .INIT=8'hAC;
LUT2 \sdrc_top_inst/U0/n9_s0  (
	.I0(\sdrc_top_inst/U0/Count_init_delay [0]),
	.I1(\sdrc_top_inst/U0/Count_init_delay [1]),
	.F(\sdrc_top_inst/U0/n9_4 )
);
defparam \sdrc_top_inst/U0/n9_s0 .INIT=4'h6;
LUT3 \sdrc_top_inst/U0/n8_s0  (
	.I0(\sdrc_top_inst/U0/Count_init_delay [0]),
	.I1(\sdrc_top_inst/U0/Count_init_delay [1]),
	.I2(\sdrc_top_inst/U0/Count_init_delay [2]),
	.F(\sdrc_top_inst/U0/n8_4 )
);
defparam \sdrc_top_inst/U0/n8_s0 .INIT=8'h78;
LUT4 \sdrc_top_inst/U0/n7_s0  (
	.I0(\sdrc_top_inst/U0/Count_init_delay [0]),
	.I1(\sdrc_top_inst/U0/Count_init_delay [1]),
	.I2(\sdrc_top_inst/U0/Count_init_delay [2]),
	.I3(\sdrc_top_inst/U0/Count_init_delay [3]),
	.F(\sdrc_top_inst/U0/n7_4 )
);
defparam \sdrc_top_inst/U0/n7_s0 .INIT=16'h7F80;
LUT2 \sdrc_top_inst/U0/n155_s0  (
	.I0(\sdrc_top_inst/U0/Count_cmd_delay [0]),
	.I1(\sdrc_top_inst/U0/Count_cmd_delay [1]),
	.F(\sdrc_top_inst/U0/n155_4 )
);
defparam \sdrc_top_inst/U0/n155_s0 .INIT=4'h6;
LUT3 \sdrc_top_inst/U0/n154_s0  (
	.I0(\sdrc_top_inst/U0/Count_cmd_delay [0]),
	.I1(\sdrc_top_inst/U0/Count_cmd_delay [1]),
	.I2(\sdrc_top_inst/U0/Count_cmd_delay [2]),
	.F(\sdrc_top_inst/U0/n154_4 )
);
defparam \sdrc_top_inst/U0/n154_s0 .INIT=8'h78;
LUT4 \sdrc_top_inst/U0/n153_s0  (
	.I0(\sdrc_top_inst/U0/Count_cmd_delay [0]),
	.I1(\sdrc_top_inst/U0/Count_cmd_delay [1]),
	.I2(\sdrc_top_inst/U0/Count_cmd_delay [2]),
	.I3(\sdrc_top_inst/U0/Count_cmd_delay [3]),
	.F(\sdrc_top_inst/U0/n153_4 )
);
defparam \sdrc_top_inst/U0/n153_s0 .INIT=16'h7F80;
LUT3 \sdrc_top_inst/U0/n272_s1  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [6]),
	.I1(\sdrc_top_inst/U0/n273_6 ),
	.I2(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [7]),
	.F(\sdrc_top_inst/U0/n272_4 )
);
defparam \sdrc_top_inst/U0/n272_s1 .INIT=8'h78;
LUT2 \sdrc_top_inst/U0/n274_s1  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [4]),
	.I1(\sdrc_top_inst/U0/n275_4 ),
	.F(\sdrc_top_inst/U0/n274_4 )
);
defparam \sdrc_top_inst/U0/n274_s1 .INIT=4'h8;
LUT4 \sdrc_top_inst/U0/n275_s1  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [0]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [3]),
	.I2(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [2]),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [1]),
	.F(\sdrc_top_inst/U0/n275_4 )
);
defparam \sdrc_top_inst/U0/n275_s1 .INIT=16'h8000;
LUT2 \sdrc_top_inst/U0/n277_s1  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [0]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [1]),
	.F(\sdrc_top_inst/U0/n277_4 )
);
defparam \sdrc_top_inst/U0/n277_s1 .INIT=4'h8;
LUT2 \sdrc_top_inst/U0/n959_s1  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY ),
	.F(\sdrc_top_inst/U0/n959_4 )
);
defparam \sdrc_top_inst/U0/n959_s1 .INIT=4'h1;
LUT2 \sdrc_top_inst/U0/n959_s2  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGE_DELAY ),
	.F(\sdrc_top_inst/U0/n959_5 )
);
defparam \sdrc_top_inst/U0/n959_s2 .INIT=4'h1;
LUT4 \sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_s4  (
	.I0(\sdrc_top_inst/U0/Count_cmd_delay [0]),
	.I1(\sdrc_top_inst/U0/Count_cmd_delay [2]),
	.I2(\sdrc_top_inst/U0/Count_cmd_delay [3]),
	.I3(\sdrc_top_inst/U0/Count_cmd_delay [1]),
	.F(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 )
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_s4 .INIT=16'h0100;
LUT2 \sdrc_top_inst/U0/Flag_sdrc_wrd_s4  (
	.I0(\sdrc_top_inst/U0/Flag_sdrc_wrd_9 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.F(\sdrc_top_inst/U0/Flag_sdrc_wrd_8 )
);
defparam \sdrc_top_inst/U0/Flag_sdrc_wrd_s4 .INIT=4'h4;
LUT4 \sdrc_top_inst/U0/n927_s5  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT ),
	.I2(\sdrc_top_inst/U0/n962_7 ),
	.I3(\sdrc_top_inst/U0/n927_11 ),
	.F(\sdrc_top_inst/U0/n927_9 )
);
defparam \sdrc_top_inst/U0/n927_s5 .INIT=16'h1000;
LUT4 \sdrc_top_inst/U0/n927_s6  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [5]),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_13 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [5]),
	.F(\sdrc_top_inst/U0/n927_10 )
);
defparam \sdrc_top_inst/U0/n927_s6 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U0/n930_s5  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [4]),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_13 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [4]),
	.F(\sdrc_top_inst/U0/n930_9 )
);
defparam \sdrc_top_inst/U0/n930_s5 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U0/n958_s6  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH ),
	.I3(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n958_11 )
);
defparam \sdrc_top_inst/U0/n958_s6 .INIT=16'h0100;
LUT4 \sdrc_top_inst/U0/n974_s6  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [7]),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_13 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [7]),
	.F(\sdrc_top_inst/U0/n974_11 )
);
defparam \sdrc_top_inst/U0/n974_s6 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U0/n976_s6  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [6]),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_13 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [6]),
	.F(\sdrc_top_inst/U0/n976_11 )
);
defparam \sdrc_top_inst/U0/n976_s6 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U0/n980_s6  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [3]),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_13 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [3]),
	.F(\sdrc_top_inst/U0/n980_11 )
);
defparam \sdrc_top_inst/U0/n980_s6 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U0/n982_s6  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [2]),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_13 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [2]),
	.F(\sdrc_top_inst/U0/n982_11 )
);
defparam \sdrc_top_inst/U0/n982_s6 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U0/n984_s6  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [1]),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_13 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [1]),
	.F(\sdrc_top_inst/U0/n984_11 )
);
defparam \sdrc_top_inst/U0/n984_s6 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U0/n986_s6  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [0]),
	.I1(\sdrc_top_inst/U0/Ctrl_wr_data_valid_13 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [0]),
	.F(\sdrc_top_inst/U0/n986_11 )
);
defparam \sdrc_top_inst/U0/n986_s6 .INIT=16'h0777;
LUT3 \sdrc_top_inst/U0/n634_s6  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [0]),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [1]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_wr [2]),
	.F(\sdrc_top_inst/U0/n634_10 )
);
defparam \sdrc_top_inst/U0/n634_s6 .INIT=8'h80;
LUT3 \sdrc_top_inst/U0/n650_s6  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [0]),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [1]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_rd [2]),
	.F(\sdrc_top_inst/U0/n650_10 )
);
defparam \sdrc_top_inst/U0/n650_s6 .INIT=8'h80;
LUT4 \sdrc_top_inst/U0/n95_s11  (
	.I0(\sdrc_top_inst/U0/n959_5 ),
	.I1(\sdrc_top_inst/U0/n99_15 ),
	.I2(\sdrc_top_inst/U0/n959_4 ),
	.I3(\sdrc_top_inst/U0/n103_15 ),
	.F(\sdrc_top_inst/U0/n95_15 )
);
defparam \sdrc_top_inst/U0/n95_s11 .INIT=16'hEEE0;
LUT4 \sdrc_top_inst/U0/n99_s11  (
	.I0(\sdrc_top_inst/U0/Count_init_delay [0]),
	.I1(\sdrc_top_inst/U0/Count_init_delay [2]),
	.I2(\sdrc_top_inst/U0/Count_init_delay [3]),
	.I3(\sdrc_top_inst/U0/Count_init_delay [1]),
	.F(\sdrc_top_inst/U0/n99_15 )
);
defparam \sdrc_top_inst/U0/n99_s11 .INIT=16'h0100;
LUT4 \sdrc_top_inst/U0/n103_s11  (
	.I0(\sdrc_top_inst/U0/Count_init_delay [0]),
	.I1(\sdrc_top_inst/U0/Count_init_delay [1]),
	.I2(\sdrc_top_inst/U0/Count_init_delay [2]),
	.I3(\sdrc_top_inst/U0/Count_init_delay [3]),
	.F(\sdrc_top_inst/U0/n103_15 )
);
defparam \sdrc_top_inst/U0/n103_s11 .INIT=16'h0100;
LUT2 \sdrc_top_inst/U0/n593_s19  (
	.I0(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.I1(\sdrc_top_inst/U0/n593_24 ),
	.F(\sdrc_top_inst/U0/n593_23 )
);
defparam \sdrc_top_inst/U0/n593_s19 .INIT=4'h8;
LUT2 \sdrc_top_inst/U0/n596_s20  (
	.I0(\sdrc_top_inst/U0/n596_27 ),
	.I1(\sdrc_top_inst/U0/n596_28 ),
	.F(\sdrc_top_inst/U0/n596_24 )
);
defparam \sdrc_top_inst/U0/n596_s20 .INIT=4'h8;
LUT4 \sdrc_top_inst/U0/n596_s22  (
	.I0(\sdrc_top_inst/U0/O_autorefresh_ack_7 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY ),
	.I2(\sdrc_top_inst/U0/n596_29 ),
	.I3(\sdrc_top_inst/U0/n596_30 ),
	.F(\sdrc_top_inst/U0/n596_26 )
);
defparam \sdrc_top_inst/U0/n596_s22 .INIT=16'h0700;
LUT4 \sdrc_top_inst/U0/n598_s21  (
	.I0(\sdrc_top_inst/ctrl_double_wrd_flag ),
	.I1(\sdrc_top_inst/U0/Flag_autorefresh ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I3(\sdrc_top_inst/U0/n705_6 ),
	.F(\sdrc_top_inst/U0/n598_25 )
);
defparam \sdrc_top_inst/U0/n598_s21 .INIT=16'h4000;
LUT4 \sdrc_top_inst/U0/n598_s22  (
	.I0(\sdrc_top_inst/U0/n243_3 ),
	.I1(\sdrc_top_inst/U0/Flag_sdrc_wrd_9 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I3(\sdrc_top_inst/U0/n598_27 ),
	.F(\sdrc_top_inst/U0/n598_26 )
);
defparam \sdrc_top_inst/U0/n598_s22 .INIT=16'h00EF;
LUT3 \sdrc_top_inst/U0/n606_s19  (
	.I0(\sdrc_top_inst/U0/n606_25 ),
	.I1(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.I2(\sdrc_top_inst/U0/n593_24 ),
	.F(\sdrc_top_inst/U0/n606_23 )
);
defparam \sdrc_top_inst/U0/n606_s19 .INIT=8'hE0;
LUT3 \sdrc_top_inst/U0/n606_s20  (
	.I0(\sdrc_top_inst/U0/Flag_sdrc_wrd ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY ),
	.I2(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.F(\sdrc_top_inst/U0/n606_24 )
);
defparam \sdrc_top_inst/U0/n606_s20 .INIT=8'h40;
LUT3 \sdrc_top_inst/U0/n608_s20  (
	.I0(\sdrc_top_inst/U0/Flag_sdrc_wrd ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY ),
	.I2(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.F(\sdrc_top_inst/U0/n608_24 )
);
defparam \sdrc_top_inst/U0/n608_s20 .INIT=8'h80;
LUT4 \sdrc_top_inst/U0/n612_s20  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE ),
	.I1(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.I2(\sdrc_top_inst/U0/n516_3 ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.F(\sdrc_top_inst/U0/n612_24 )
);
defparam \sdrc_top_inst/U0/n612_s20 .INIT=16'h7077;
LUT2 \sdrc_top_inst/U0/n616_s20  (
	.I0(\sdrc_top_inst/ctrl_double_wrd_flag ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.F(\sdrc_top_inst/U0/n616_24 )
);
defparam \sdrc_top_inst/U0/n616_s20 .INIT=4'h4;
LUT4 \sdrc_top_inst/U0/n618_s20  (
	.I0(\sdrc_top_inst/ctrl_double_wrd_flag ),
	.I1(\sdrc_top_inst/U0/I_selfrefresh_reg ),
	.I2(\sdrc_top_inst/U0/n618_25 ),
	.I3(\sdrc_top_inst/U0/n618_26 ),
	.F(\sdrc_top_inst/U0/n618_24 )
);
defparam \sdrc_top_inst/U0/n618_s20 .INIT=16'hF400;
LUT3 \sdrc_top_inst/U0/n955_s6  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.F(\sdrc_top_inst/U0/n955_11 )
);
defparam \sdrc_top_inst/U0/n955_s6 .INIT=8'h10;
LUT2 \sdrc_top_inst/U0/n968_s6  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [10]),
	.F(\sdrc_top_inst/U0/n968_11 )
);
defparam \sdrc_top_inst/U0/n968_s6 .INIT=4'h8;
LUT2 \sdrc_top_inst/U0/n970_s6  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [9]),
	.F(\sdrc_top_inst/U0/n970_11 )
);
defparam \sdrc_top_inst/U0/n970_s6 .INIT=4'h8;
LUT2 \sdrc_top_inst/U0/n972_s6  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [8]),
	.F(\sdrc_top_inst/U0/n972_11 )
);
defparam \sdrc_top_inst/U0/n972_s6 .INIT=4'h8;
LUT2 \sdrc_top_inst/U0/n705_s2  (
	.I0(I_sdrc_power_down),
	.I1(\sdrc_top_inst/U0/I_selfrefresh_reg ),
	.F(\sdrc_top_inst/U0/n705_6 )
);
defparam \sdrc_top_inst/U0/n705_s2 .INIT=4'h1;
LUT4 \sdrc_top_inst/U0/O_autorefresh_ack_s5  (
	.I0(\sdrc_top_inst/U0/Count_cmd_delay [1]),
	.I1(\sdrc_top_inst/U0/Count_cmd_delay [2]),
	.I2(\sdrc_top_inst/U0/Count_cmd_delay [0]),
	.I3(\sdrc_top_inst/U0/Count_cmd_delay [3]),
	.F(\sdrc_top_inst/U0/O_autorefresh_ack_7 )
);
defparam \sdrc_top_inst/U0/O_autorefresh_ack_s5 .INIT=16'h1000;
LUT4 \sdrc_top_inst/U0/Flag_sdrc_wrd_s5  (
	.I0(I_sdrc_power_down),
	.I1(\sdrc_top_inst/U0/I_selfrefresh_reg ),
	.I2(\sdrc_top_inst/U0/Flag_autorefresh ),
	.I3(\sdrc_top_inst/ctrl_double_wrd_flag ),
	.F(\sdrc_top_inst/U0/Flag_sdrc_wrd_9 )
);
defparam \sdrc_top_inst/U0/Flag_sdrc_wrd_s5 .INIT=16'h00FE;
LUT3 \sdrc_top_inst/U0/n927_s7  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT ),
	.I1(\sdrc_top_inst/U0/n606_25 ),
	.I2(\sdrc_top_inst/U0/n927_12 ),
	.F(\sdrc_top_inst/U0/n927_11 )
);
defparam \sdrc_top_inst/U0/n927_s7 .INIT=8'h40;
LUT4 \sdrc_top_inst/U0/n593_s20  (
	.I0(\sdrc_top_inst/U0/O_autorefresh_ack_7 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY ),
	.I2(\sdrc_top_inst/U0/n598_26 ),
	.I3(\sdrc_top_inst/U0/n596_27 ),
	.F(\sdrc_top_inst/U0/n593_24 )
);
defparam \sdrc_top_inst/U0/n593_s20 .INIT=16'hB000;
LUT4 \sdrc_top_inst/U0/n596_s23  (
	.I0(\sdrc_top_inst/U0/I_selfrefresh_reg ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT ),
	.I2(I_sdrc_power_down),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN ),
	.F(\sdrc_top_inst/U0/n596_27 )
);
defparam \sdrc_top_inst/U0/n596_s23 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U0/n596_s24  (
	.I0(\sdrc_top_inst/U0/n606_25 ),
	.I1(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.I2(\sdrc_top_inst/U0/O_autorefresh_ack_7 ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY ),
	.F(\sdrc_top_inst/U0/n596_28 )
);
defparam \sdrc_top_inst/U0/n596_s24 .INIT=16'hE0EE;
LUT2 \sdrc_top_inst/U0/n596_s25  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY ),
	.I1(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.F(\sdrc_top_inst/U0/n596_29 )
);
defparam \sdrc_top_inst/U0/n596_s25 .INIT=4'h8;
LUT3 \sdrc_top_inst/U0/n596_s26  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT ),
	.I2(\sdrc_top_inst/U0/n596_31 ),
	.F(\sdrc_top_inst/U0/n596_30 )
);
defparam \sdrc_top_inst/U0/n596_s26 .INIT=8'h01;
LUT2 \sdrc_top_inst/U0/n598_s23  (
	.I0(\sdrc_top_inst/ctrl_fsm_init ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT ),
	.F(\sdrc_top_inst/U0/n598_27 )
);
defparam \sdrc_top_inst/U0/n598_s23 .INIT=4'h4;
LUT3 \sdrc_top_inst/U0/n606_s21  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY ),
	.F(\sdrc_top_inst/U0/n606_25 )
);
defparam \sdrc_top_inst/U0/n606_s21 .INIT=8'h01;
LUT4 \sdrc_top_inst/U0/n618_s21  (
	.I0(\sdrc_top_inst/U0/Flag_autorefresh ),
	.I1(\sdrc_top_inst/ctrl_double_wrd_flag ),
	.I2(\sdrc_top_inst/U0/n243_3 ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH ),
	.F(\sdrc_top_inst/U0/n618_25 )
);
defparam \sdrc_top_inst/U0/n618_s21 .INIT=16'h0D00;
LUT3 \sdrc_top_inst/U0/n618_s22  (
	.I0(\sdrc_top_inst/ctrl_double_wrd_flag ),
	.I1(I_sdrc_power_down),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.F(\sdrc_top_inst/U0/n618_26 )
);
defparam \sdrc_top_inst/U0/n618_s22 .INIT=8'hB0;
LUT4 \sdrc_top_inst/U0/n927_s8  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY ),
	.F(\sdrc_top_inst/U0/n927_12 )
);
defparam \sdrc_top_inst/U0/n927_s8 .INIT=16'h0001;
LUT3 \sdrc_top_inst/U0/n596_s27  (
	.I0(\sdrc_top_inst/ctrl_fsm_init ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT ),
	.F(\sdrc_top_inst/U0/n596_31 )
);
defparam \sdrc_top_inst/U0/n596_s27 .INIT=8'hE0;
LUT3 \sdrc_top_inst/U0/n273_s2  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [5]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [4]),
	.I2(\sdrc_top_inst/U0/n275_4 ),
	.F(\sdrc_top_inst/U0/n273_6 )
);
defparam \sdrc_top_inst/U0/n273_s2 .INIT=8'h80;
LUT4 \sdrc_top_inst/U0/n276_s2  (
	.I0(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [2]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [0]),
	.I2(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [1]),
	.I3(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [3]),
	.F(\sdrc_top_inst/U0/n276_6 )
);
defparam \sdrc_top_inst/U0/n276_s2 .INIT=16'h7F80;
LUT4 \sdrc_top_inst/U0/n620_s20  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN ),
	.I1(I_sdrc_power_down),
	.I2(\sdrc_top_inst/U0/n598_26 ),
	.I3(\sdrc_top_inst/U0/n596_28 ),
	.F(\sdrc_top_inst/U0/n620_25 )
);
defparam \sdrc_top_inst/U0/n620_s20 .INIT=16'h7000;
LUT4 \sdrc_top_inst/U0/n616_s22  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT ),
	.I1(\sdrc_top_inst/U0/I_selfrefresh_reg ),
	.I2(\sdrc_top_inst/U0/n598_26 ),
	.I3(\sdrc_top_inst/U0/n596_28 ),
	.F(\sdrc_top_inst/U0/n616_27 )
);
defparam \sdrc_top_inst/U0/n616_s22 .INIT=16'h7000;
LUT4 \sdrc_top_inst/U0/n632_s7  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [3]),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [0]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_wr [1]),
	.I3(\sdrc_top_inst/U0/Count_burst_num_wr [2]),
	.F(\sdrc_top_inst/U0/n632_12 )
);
defparam \sdrc_top_inst/U0/n632_s7 .INIT=16'h8000;
LUT4 \sdrc_top_inst/U0/n648_s7  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [3]),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [0]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_rd [1]),
	.I3(\sdrc_top_inst/U0/Count_burst_num_rd [2]),
	.F(\sdrc_top_inst/U0/n648_12 )
);
defparam \sdrc_top_inst/U0/n648_s7 .INIT=16'h8000;
LUT4 \sdrc_top_inst/U0/n705_s3  (
	.I0(\sdrc_top_inst/U0/Flag_autorefresh0 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(I_sdrc_power_down),
	.I3(\sdrc_top_inst/U0/I_selfrefresh_reg ),
	.F(\sdrc_top_inst/U0/n705_8 )
);
defparam \sdrc_top_inst/U0/n705_s3 .INIT=16'h0004;
LUT4 \sdrc_top_inst/U0/n604_s19  (
	.I0(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.I1(\sdrc_top_inst/U0/n593_24 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE ),
	.F(\sdrc_top_inst/U0/n604_24 )
);
defparam \sdrc_top_inst/U0/n604_s19 .INIT=16'hFF70;
LUT4 \sdrc_top_inst/U0/n593_s21  (
	.I0(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_6 ),
	.I1(\sdrc_top_inst/U0/n593_24 ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE ),
	.F(\sdrc_top_inst/U0/n593_26 )
);
defparam \sdrc_top_inst/U0/n593_s21 .INIT=16'hFF70;
LUT3 \sdrc_top_inst/U0/n97_s12  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY ),
	.I2(\sdrc_top_inst/U0/n99_15 ),
	.F(\sdrc_top_inst/U0/n97_17 )
);
defparam \sdrc_top_inst/U0/n97_s12 .INIT=8'h10;
LUT4 \sdrc_top_inst/U0/n959_s3  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY ),
	.I3(\sdrc_top_inst/U0/n959_5 ),
	.F(\sdrc_top_inst/U0/n959_7 )
);
defparam \sdrc_top_inst/U0/n959_s3 .INIT=16'hFEFF;
LUT3 \sdrc_top_inst/U0/n101_s12  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGE_DELAY ),
	.I2(\sdrc_top_inst/U0/n103_15 ),
	.F(\sdrc_top_inst/U0/n101_17 )
);
defparam \sdrc_top_inst/U0/n101_s12 .INIT=8'h10;
LUT4 \sdrc_top_inst/U0/n598_s25  (
	.I0(\sdrc_top_inst/ctrl_fsm_init ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT ),
	.I2(\sdrc_top_inst/U0/n596_27 ),
	.I3(\sdrc_top_inst/U0/n596_28 ),
	.F(\sdrc_top_inst/U0/n598_31 )
);
defparam \sdrc_top_inst/U0/n598_s25 .INIT=16'hB000;
LUT3 \sdrc_top_inst/U0/n600_s20  (
	.I0(\sdrc_top_inst/U0/n598_26 ),
	.I1(\sdrc_top_inst/U0/n596_27 ),
	.I2(\sdrc_top_inst/U0/n596_28 ),
	.F(\sdrc_top_inst/U0/n600_25 )
);
defparam \sdrc_top_inst/U0/n600_s20 .INIT=8'h80;
LUT3 \sdrc_top_inst/U0/n958_s7  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I2(\sdrc_top_inst/U0/n958_11 ),
	.F(\sdrc_top_inst/U0/n958_13 )
);
defparam \sdrc_top_inst/U0/n958_s7 .INIT=8'h10;
LUT4 \sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_s5  (
	.I0(\sdrc_top_inst/ctrl_fsm_wr_n ),
	.I1(\sdrc_top_inst/ctrl_fsm_rd_n ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.F(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 )
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_s5 .INIT=16'hFFF7;
LUT4 \sdrc_top_inst/U0/Flag_sdrc_wrd_s7  (
	.I0(\sdrc_top_inst/ctrl_fsm_wr_n ),
	.I1(\sdrc_top_inst/ctrl_fsm_rd_n ),
	.I2(\sdrc_top_inst/U0/Flag_sdrc_wrd_9 ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.F(\sdrc_top_inst/U0/Flag_sdrc_wrd_13 )
);
defparam \sdrc_top_inst/U0/Flag_sdrc_wrd_s7 .INIT=16'h0700;
LUT4 \sdrc_top_inst/U0/n596_s29  (
	.I0(\sdrc_top_inst/ctrl_fsm_wr_n ),
	.I1(\sdrc_top_inst/ctrl_fsm_rd_n ),
	.I2(\sdrc_top_inst/U0/Flag_sdrc_wrd_9 ),
	.I3(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.F(\sdrc_top_inst/U0/n596_35 )
);
defparam \sdrc_top_inst/U0/n596_s29 .INIT=16'h0800;
LUT4 \sdrc_top_inst/U0/n279_s1  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_col [0]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [0]),
	.I2(\sdrc_top_inst/ctrl_fsm_wr_n ),
	.I3(\sdrc_top_inst/ctrl_fsm_rd_n ),
	.F(\sdrc_top_inst/U0/n279_5 )
);
defparam \sdrc_top_inst/U0/n279_s1 .INIT=16'h3AAA;
LUT4 \sdrc_top_inst/U0/n276_s3  (
	.I0(\sdrc_top_inst/U0/n276_6 ),
	.I1(\sdrc_top_inst/ctrl_fsm_addr_col [3]),
	.I2(\sdrc_top_inst/ctrl_fsm_wr_n ),
	.I3(\sdrc_top_inst/ctrl_fsm_rd_n ),
	.F(\sdrc_top_inst/U0/n276_8 )
);
defparam \sdrc_top_inst/U0/n276_s3 .INIT=16'hACCC;
LUT4 \sdrc_top_inst/U0/n272_s2  (
	.I0(\sdrc_top_inst/U0/n272_4 ),
	.I1(\sdrc_top_inst/ctrl_fsm_addr_col [7]),
	.I2(\sdrc_top_inst/ctrl_fsm_wr_n ),
	.I3(\sdrc_top_inst/ctrl_fsm_rd_n ),
	.F(\sdrc_top_inst/U0/n272_6 )
);
defparam \sdrc_top_inst/U0/n272_s2 .INIT=16'hACCC;
LUT3 \sdrc_top_inst/U0/n132_s5  (
	.I0(\sdrc_top_inst/U0/Flag_autorefresh ),
	.I1(\sdrc_top_inst/U0/Reset_autorefresh ),
	.I2(\sdrc_top_inst/autorefresh_req ),
	.F(\sdrc_top_inst/U0/n132_10 )
);
defparam \sdrc_top_inst/U0/n132_s5 .INIT=8'h32;
LUT3 \sdrc_top_inst/U0/n132_s7  (
	.I0(\sdrc_top_inst/U0/Reset_autorefresh ),
	.I1(\sdrc_top_inst/U0/Flag_autorefresh0 ),
	.I2(\sdrc_top_inst/autorefresh_req_a ),
	.F(\sdrc_top_inst/U0/n132_14 )
);
defparam \sdrc_top_inst/U0/n132_s7 .INIT=8'h54;
LUT2 \sdrc_top_inst/U0/Ctrl_wr_data_valid_s4  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.F(\sdrc_top_inst/U0/Ctrl_wr_data_valid_13 )
);
defparam \sdrc_top_inst/U0/Ctrl_wr_data_valid_s4 .INIT=4'hE;
LUT3 \sdrc_top_inst/U0/n628_s8  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [6]),
	.I2(\sdrc_top_inst/U0/n626_21 ),
	.F(\sdrc_top_inst/U0/n628_14 )
);
defparam \sdrc_top_inst/U0/n628_s8 .INIT=8'h28;
LUT2 \sdrc_top_inst/U0/n626_s8  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.F(\sdrc_top_inst/U0/n626_19 )
);
defparam \sdrc_top_inst/U0/n626_s8 .INIT=4'hE;
LUT3 \sdrc_top_inst/U0/n632_s10  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [4]),
	.I2(\sdrc_top_inst/U0/n632_12 ),
	.F(\sdrc_top_inst/U0/n632_17 )
);
defparam \sdrc_top_inst/U0/n632_s10 .INIT=8'h28;
LUT3 \sdrc_top_inst/U0/n634_s9  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [3]),
	.I2(\sdrc_top_inst/U0/n634_10 ),
	.F(\sdrc_top_inst/U0/n634_15 )
);
defparam \sdrc_top_inst/U0/n634_s9 .INIT=8'h28;
LUT3 \sdrc_top_inst/U0/n638_s8  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [1]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_wr [0]),
	.F(\sdrc_top_inst/U0/n638_14 )
);
defparam \sdrc_top_inst/U0/n638_s8 .INIT=8'h28;
LUT3 \sdrc_top_inst/U0/n640_s7  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/Count_burst_num_wr [0]),
	.F(\sdrc_top_inst/U0/n640_12 )
);
defparam \sdrc_top_inst/U0/n640_s7 .INIT=8'h1A;
LUT3 \sdrc_top_inst/U0/n644_s8  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [6]),
	.I2(\sdrc_top_inst/U0/n642_21 ),
	.F(\sdrc_top_inst/U0/n644_14 )
);
defparam \sdrc_top_inst/U0/n644_s8 .INIT=8'h28;
LUT2 \sdrc_top_inst/U0/n642_s8  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.F(\sdrc_top_inst/U0/n642_19 )
);
defparam \sdrc_top_inst/U0/n642_s8 .INIT=4'hE;
LUT3 \sdrc_top_inst/U0/n648_s10  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [4]),
	.I2(\sdrc_top_inst/U0/n648_12 ),
	.F(\sdrc_top_inst/U0/n648_17 )
);
defparam \sdrc_top_inst/U0/n648_s10 .INIT=8'h28;
LUT3 \sdrc_top_inst/U0/n650_s9  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [3]),
	.I2(\sdrc_top_inst/U0/n650_10 ),
	.F(\sdrc_top_inst/U0/n650_15 )
);
defparam \sdrc_top_inst/U0/n650_s9 .INIT=8'h28;
LUT3 \sdrc_top_inst/U0/n654_s8  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [1]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_rd [0]),
	.F(\sdrc_top_inst/U0/n654_14 )
);
defparam \sdrc_top_inst/U0/n654_s8 .INIT=8'h28;
LUT3 \sdrc_top_inst/U0/n656_s7  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/Count_burst_num_rd [0]),
	.F(\sdrc_top_inst/U0/n656_12 )
);
defparam \sdrc_top_inst/U0/n656_s7 .INIT=8'h1A;
LUT4 \sdrc_top_inst/U0/n856_s5  (
	.I0(\sdrc_top_inst/U0/Ctrl_wr_data_valid_13 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I2(\sdrc_top_inst/ctrl_fsm_dqm [3]),
	.I3(O_sdram_dqm[3]),
	.F(\sdrc_top_inst/U0/n856_12 )
);
defparam \sdrc_top_inst/U0/n856_s5 .INIT=16'hD5C0;
LUT4 \sdrc_top_inst/U0/n857_s5  (
	.I0(\sdrc_top_inst/U0/Ctrl_wr_data_valid_13 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I2(\sdrc_top_inst/ctrl_fsm_dqm [2]),
	.I3(O_sdram_dqm[2]),
	.F(\sdrc_top_inst/U0/n857_12 )
);
defparam \sdrc_top_inst/U0/n857_s5 .INIT=16'hD5C0;
LUT4 \sdrc_top_inst/U0/n858_s5  (
	.I0(\sdrc_top_inst/U0/Ctrl_wr_data_valid_13 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I2(\sdrc_top_inst/ctrl_fsm_dqm [1]),
	.I3(O_sdram_dqm[1]),
	.F(\sdrc_top_inst/U0/n858_12 )
);
defparam \sdrc_top_inst/U0/n858_s5 .INIT=16'hD5C0;
LUT4 \sdrc_top_inst/U0/n859_s5  (
	.I0(\sdrc_top_inst/U0/Ctrl_wr_data_valid_13 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I2(\sdrc_top_inst/ctrl_fsm_dqm [0]),
	.I3(O_sdram_dqm[0]),
	.F(\sdrc_top_inst/U0/n859_12 )
);
defparam \sdrc_top_inst/U0/n859_s5 .INIT=16'hD5C0;
LUT4 \sdrc_top_inst/U0/n630_s10  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [5]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_wr [4]),
	.I3(\sdrc_top_inst/U0/n632_12 ),
	.F(\sdrc_top_inst/U0/n630_17 )
);
defparam \sdrc_top_inst/U0/n630_s10 .INIT=16'h2888;
LUT3 \sdrc_top_inst/U0/n626_s9  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [5]),
	.I1(\sdrc_top_inst/U0/Count_burst_num_wr [4]),
	.I2(\sdrc_top_inst/U0/n632_12 ),
	.F(\sdrc_top_inst/U0/n626_21 )
);
defparam \sdrc_top_inst/U0/n626_s9 .INIT=8'h80;
LUT4 \sdrc_top_inst/U0/n646_s10  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [5]),
	.I2(\sdrc_top_inst/U0/Count_burst_num_rd [4]),
	.I3(\sdrc_top_inst/U0/n648_12 ),
	.F(\sdrc_top_inst/U0/n646_17 )
);
defparam \sdrc_top_inst/U0/n646_s10 .INIT=16'h2888;
LUT3 \sdrc_top_inst/U0/n642_s9  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [5]),
	.I1(\sdrc_top_inst/U0/Count_burst_num_rd [4]),
	.I2(\sdrc_top_inst/U0/n648_12 ),
	.F(\sdrc_top_inst/U0/n642_21 )
);
defparam \sdrc_top_inst/U0/n642_s9 .INIT=8'h80;
LUT4 \sdrc_top_inst/U0/n963_s1  (
	.I0(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2 ),
	.I1(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1 ),
	.I2(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL ),
	.I3(\sdrc_top_inst/U0/n959_7 ),
	.F(\sdrc_top_inst/U0/n963_5 )
);
defparam \sdrc_top_inst/U0/n963_s1 .INIT=16'hFFFE;
LUT4 \sdrc_top_inst/U0/n638_s9  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/n638_14 ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_wr [1]),
	.F(\sdrc_top_inst/U0/n638_16 )
);
defparam \sdrc_top_inst/U0/n638_s9 .INIT=16'hF1F0;
LUT4 \sdrc_top_inst/U0/n634_s10  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/n634_15 ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_wr [3]),
	.F(\sdrc_top_inst/U0/n634_17 )
);
defparam \sdrc_top_inst/U0/n634_s10 .INIT=16'hF1F0;
LUT4 \sdrc_top_inst/U0/n632_s11  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/n632_17 ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_wr [4]),
	.F(\sdrc_top_inst/U0/n632_19 )
);
defparam \sdrc_top_inst/U0/n632_s11 .INIT=16'hF1F0;
LUT4 \sdrc_top_inst/U0/n630_s11  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/n630_17 ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_wr [5]),
	.F(\sdrc_top_inst/U0/n630_19 )
);
defparam \sdrc_top_inst/U0/n630_s11 .INIT=16'hF1F0;
LUT4 \sdrc_top_inst/U0/n628_s9  (
	.I0(\sdrc_top_inst/U0/n628_14 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_wr [6]),
	.F(\sdrc_top_inst/U0/n628_16 )
);
defparam \sdrc_top_inst/U0/n628_s9 .INIT=16'hABAA;
LUT4 \sdrc_top_inst/U0/n654_s9  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/n654_14 ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_rd [1]),
	.F(\sdrc_top_inst/U0/n654_16 )
);
defparam \sdrc_top_inst/U0/n654_s9 .INIT=16'hF1F0;
LUT4 \sdrc_top_inst/U0/n650_s10  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/n650_15 ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_rd [3]),
	.F(\sdrc_top_inst/U0/n650_17 )
);
defparam \sdrc_top_inst/U0/n650_s10 .INIT=16'hF1F0;
LUT4 \sdrc_top_inst/U0/n648_s11  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/n648_17 ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_rd [4]),
	.F(\sdrc_top_inst/U0/n648_19 )
);
defparam \sdrc_top_inst/U0/n648_s11 .INIT=16'hF1F0;
LUT4 \sdrc_top_inst/U0/n646_s11  (
	.I0(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I2(\sdrc_top_inst/U0/n646_17 ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_rd [5]),
	.F(\sdrc_top_inst/U0/n646_19 )
);
defparam \sdrc_top_inst/U0/n646_s11 .INIT=16'hF1F0;
LUT4 \sdrc_top_inst/U0/n644_s9  (
	.I0(\sdrc_top_inst/U0/n644_14 ),
	.I1(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.I2(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE ),
	.I3(\sdrc_top_inst/U0/Count_burst_num_rd [6]),
	.F(\sdrc_top_inst/U0/n644_16 )
);
defparam \sdrc_top_inst/U0/n644_s9 .INIT=16'hABAA;
DFFR \sdrc_top_inst/U0/Count_init_delay_2_s0  (
	.D(\sdrc_top_inst/U0/n8_4 ),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Reset_init_count ),
	.Q(\sdrc_top_inst/U0/Count_init_delay [2])
);
defparam \sdrc_top_inst/U0/Count_init_delay_2_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/Count_init_delay_1_s0  (
	.D(\sdrc_top_inst/U0/n9_4 ),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Reset_init_count ),
	.Q(\sdrc_top_inst/U0/Count_init_delay [1])
);
defparam \sdrc_top_inst/U0/Count_init_delay_1_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/Count_init_delay_0_s0  (
	.D(\sdrc_top_inst/U0/n10_6 ),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Reset_init_count ),
	.Q(\sdrc_top_inst/U0/Count_init_delay [0])
);
defparam \sdrc_top_inst/U0/Count_init_delay_0_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL_s0  (
	.D(\sdrc_top_inst/U0/n95_14 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGEALL_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGE_DELAY_s0  (
	.D(\sdrc_top_inst/U0/n97_14 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGE_DELAY )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_PRECHARGE_DELAY_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_s0  (
	.D(\sdrc_top_inst/U0/n99_14 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1 )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY_s0  (
	.D(\sdrc_top_inst/U0/n101_14 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH1_DELAY_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_s0  (
	.D(\sdrc_top_inst/U0/n103_14 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2 )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY_s0  (
	.D(\sdrc_top_inst/U0/n105_14 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_AUTOREFRESH2_DELAY_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_s0  (
	.D(\sdrc_top_inst/U0/n107_14 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY_s0  (
	.D(\sdrc_top_inst/U0/n109_14 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE_s0  (
	.D(\sdrc_top_inst/U0/n111_15 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Flag_init_done_s0  (
	.D(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/ctrl_fsm_init )
);
defparam \sdrc_top_inst/U0/Flag_init_done_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/Count_cmd_delay_3_s0  (
	.D(\sdrc_top_inst/U0/n153_4 ),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Reset_cmd_count ),
	.Q(\sdrc_top_inst/U0/Count_cmd_delay [3])
);
defparam \sdrc_top_inst/U0/Count_cmd_delay_3_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/Count_cmd_delay_2_s0  (
	.D(\sdrc_top_inst/U0/n154_4 ),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Reset_cmd_count ),
	.Q(\sdrc_top_inst/U0/Count_cmd_delay [2])
);
defparam \sdrc_top_inst/U0/Count_cmd_delay_2_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/Count_cmd_delay_1_s0  (
	.D(\sdrc_top_inst/U0/n155_4 ),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Reset_cmd_count ),
	.Q(\sdrc_top_inst/U0/Count_cmd_delay [1])
);
defparam \sdrc_top_inst/U0/Count_cmd_delay_1_s0 .INIT=1'b0;
DFFS \sdrc_top_inst/U0/Count_cmd_delay_0_s0  (
	.D(\sdrc_top_inst/U0/n156_6 ),
	.CLK(I_sdrc_clk),
	.SET(\sdrc_top_inst/U0/Reset_cmd_count ),
	.Q(\sdrc_top_inst/U0/Count_cmd_delay [0])
);
defparam \sdrc_top_inst/U0/Count_cmd_delay_0_s0 .INIT=1'b1;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_31_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [31]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[31])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_31_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_30_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [30]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[30])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_30_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_29_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [29]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[29])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_29_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_28_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [28]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[28])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_28_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_27_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [27]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[27])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_27_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_26_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [26]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[26])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_26_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_25_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [25]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[25])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_25_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_24_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [24]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[24])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_24_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_23_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [23]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[23])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_23_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_22_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [22]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[22])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_22_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_21_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [21]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[21])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_21_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_20_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [20]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[20])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_20_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_19_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [19]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[19])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_19_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_18_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [18]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[18])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_18_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_17_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [17]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[17])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_17_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_16_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [16]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[16])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_16_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_15_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [15]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[15])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_15_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_14_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [14]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[14])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_14_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_13_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [13]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[13])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_13_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_12_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [12]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[12])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_12_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_11_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [11]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[11])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_11_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_10_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [10]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[10])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_10_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_9_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [9]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[9])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_9_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_8_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [8]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[8])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_8_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_7_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [7]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[7])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_7_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_6_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [6]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[6])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_6_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_5_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [5]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[5])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_5_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_4_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [4]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[4])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_4_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_3_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [3]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[3])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_3_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_2_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [2]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[2])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_2_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_1_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [1]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[1])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_1_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/Ctrl_fsm_data_0_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data0 [0]),
	.CLK(I_sdrc_clk),
	.Q(Ctrl_fsm_data[0])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_data_0_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_bk_1_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_bk [1]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_bk [1])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_bk_1_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_bk_0_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_bk [0]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_bk [0])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_bk_0_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_10_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [10]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [10])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_10_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_9_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [9]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [9])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_9_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_8_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [8]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [8])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_8_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_7_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [7]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [7])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_7_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_6_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [6]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [6])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_6_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_5_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [5]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [5])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_5_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_4_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [4]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [4])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_4_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_3_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [3]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [3])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_3_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_2_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [2]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [2])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_2_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_1_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [1]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [1])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_1_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_row_0_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_addr_row [0]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_row [0])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_row_0_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_7_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_len [7]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [7])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_7_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_6_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_len [6]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [6])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_6_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_5_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_len [5]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [5])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_5_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_4_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_len [4]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [4])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_4_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_3_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_len [3]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [3])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_3_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_2_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_len [2]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [2])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_2_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_1_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_len [1]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [1])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_1_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_0_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_len [0]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n243_3 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [0])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_burst_num_i_0_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/I_selfrefresh_reg_s0  (
	.D(I_sdrc_selfrefresh),
	.CLK(I_sdrc_clk),
	.Q(\sdrc_top_inst/U0/I_selfrefresh_reg )
);
defparam \sdrc_top_inst/U0/I_selfrefresh_reg_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY_s0  (
	.D(\sdrc_top_inst/U0/n593_26 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE_s0  (
	.D(\sdrc_top_inst/U0/n596_23 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_IDLE_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_s0  (
	.D(\sdrc_top_inst/U0/n598_23 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY_s0  (
	.D(\sdrc_top_inst/U0/n600_22 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE_s0  (
	.D(\sdrc_top_inst/U0/n602_22 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY_s0  (
	.D(\sdrc_top_inst/U0/n604_24 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_ACTIVE2RW_DELAY_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE_s0  (
	.D(\sdrc_top_inst/U0/n606_22 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE_s0  (
	.D(\sdrc_top_inst/U0/n608_23 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0  (
	.D(\sdrc_top_inst/U0/n610_22 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_s0  (
	.D(\sdrc_top_inst/U0/n612_23 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_s0 .INIT=1'b0;
DFFP \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT_s0  (
	.D(\sdrc_top_inst/U0/n614_21 ),
	.CLK(I_sdrc_clk),
	.PRESET(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT_s0 .INIT=1'b1;
DFFC \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_s0  (
	.D(\sdrc_top_inst/U0/n616_22 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_s0  (
	.D(\sdrc_top_inst/U0/n618_23 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT_s0  (
	.D(\sdrc_top_inst/U0/n620_22 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0  (
	.D(\sdrc_top_inst/U0/n622_21 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT_s0  (
	.D(\sdrc_top_inst/U0/n624_21 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT )
);
defparam \sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_EXIT_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Flag_sdrc_wrd_s0  (
	.D(\sdrc_top_inst/U0/n341_7 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/Flag_sdrc_wrd_13 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Flag_sdrc_wrd )
);
defparam \sdrc_top_inst/U0/Flag_sdrc_wrd_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/O_ctrl_fsm_busy_n_s0  (
	.D(\sdrc_top_inst/U0/n705_8 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/ctrl_fsm_busy_n )
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_busy_n_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_31_s0  (
	.D(IO_sdram_dq_in[31]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [31])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_31_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_30_s0  (
	.D(IO_sdram_dq_in[30]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [30])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_30_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_29_s0  (
	.D(IO_sdram_dq_in[29]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [29])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_29_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_28_s0  (
	.D(IO_sdram_dq_in[28]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [28])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_28_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_27_s0  (
	.D(IO_sdram_dq_in[27]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [27])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_27_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_26_s0  (
	.D(IO_sdram_dq_in[26]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [26])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_26_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_25_s0  (
	.D(IO_sdram_dq_in[25]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [25])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_25_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_24_s0  (
	.D(IO_sdram_dq_in[24]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [24])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_24_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_23_s0  (
	.D(IO_sdram_dq_in[23]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [23])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_23_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_22_s0  (
	.D(IO_sdram_dq_in[22]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [22])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_22_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_21_s0  (
	.D(IO_sdram_dq_in[21]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [21])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_21_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_20_s0  (
	.D(IO_sdram_dq_in[20]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [20])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_20_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_19_s0  (
	.D(IO_sdram_dq_in[19]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [19])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_19_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_18_s0  (
	.D(IO_sdram_dq_in[18]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [18])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_18_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_17_s0  (
	.D(IO_sdram_dq_in[17]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [17])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_17_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_16_s0  (
	.D(IO_sdram_dq_in[16]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [16])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_16_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_15_s0  (
	.D(IO_sdram_dq_in[15]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [15])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_15_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_14_s0  (
	.D(IO_sdram_dq_in[14]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [14])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_14_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_13_s0  (
	.D(IO_sdram_dq_in[13]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [13])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_13_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_12_s0  (
	.D(IO_sdram_dq_in[12]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [12])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_12_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_11_s0  (
	.D(IO_sdram_dq_in[11]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [11])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_11_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_10_s0  (
	.D(IO_sdram_dq_in[10]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [10])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_10_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_9_s0  (
	.D(IO_sdram_dq_in[9]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [9])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_9_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_8_s0  (
	.D(IO_sdram_dq_in[8]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [8])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_8_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_7_s0  (
	.D(IO_sdram_dq_in[7]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [7])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_7_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_6_s0  (
	.D(IO_sdram_dq_in[6]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [6])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_6_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_5_s0  (
	.D(IO_sdram_dq_in[5]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [5])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_5_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_4_s0  (
	.D(IO_sdram_dq_in[4]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [4])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_4_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_3_s0  (
	.D(IO_sdram_dq_in[3]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [3])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_3_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_2_s0  (
	.D(IO_sdram_dq_in[2]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [2])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_2_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_1_s0  (
	.D(IO_sdram_dq_in[1]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [1])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_1_s0 .INIT=1'b0;
DFFR \sdrc_top_inst/U0/O_ctrl_fsm_data_0_s0  (
	.D(IO_sdram_dq_in[0]),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.Q(\sdrc_top_inst/ctrl_fsm_data1 [0])
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_data_0_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Ctrl_rd_data_valid_s0  (
	.D(\sdrc_top_inst/U0/Rd_data_valid_reg [3]),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/ctrl_fsm_data_valid )
);
defparam \sdrc_top_inst/U0/Ctrl_rd_data_valid_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Rd_data_valid_reg_3_s0  (
	.D(\sdrc_top_inst/U0/Rd_data_valid_reg [2]),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Rd_data_valid_reg [3])
);
defparam \sdrc_top_inst/U0/Rd_data_valid_reg_3_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Rd_data_valid_reg_2_s0  (
	.D(\sdrc_top_inst/U0/Rd_data_valid_reg [1]),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Rd_data_valid_reg [2])
);
defparam \sdrc_top_inst/U0/Rd_data_valid_reg_2_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Rd_data_valid_reg_1_s0  (
	.D(\sdrc_top_inst/U0/Rd_data_valid_reg [0]),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Rd_data_valid_reg [1])
);
defparam \sdrc_top_inst/U0/Rd_data_valid_reg_1_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Rd_data_valid_reg_0_s0  (
	.D(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_READ_WITHOUT_AUTOPRE ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Rd_data_valid_reg [0])
);
defparam \sdrc_top_inst/U0/Rd_data_valid_reg_0_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/O_sdram_wen_n_s0  (
	.D(\sdrc_top_inst/U0/n955_10 ),
	.CLK(I_sdrc_clk),
	.Q(O_sdram_wen_n)
);
defparam \sdrc_top_inst/U0/O_sdram_wen_n_s0 .INIT=1'b0;
DFFS \sdrc_top_inst/U0/O_sdram_cke_s0  (
	.D(\sdrc_top_inst/U0/n962_7 ),
	.CLK(I_sdrc_clk),
	.SET(\sdrc_top_inst/U0/n962_8 ),
	.Q(O_sdram_cke)
);
defparam \sdrc_top_inst/U0/O_sdram_cke_s0 .INIT=1'b1;
DFF \sdrc_top_inst/U0/O_sdram_addr_10_s0  (
	.D(\sdrc_top_inst/U0/n968_10 ),
	.CLK(I_sdrc_clk),
	.Q(O_sdram_addr[10])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_10_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/O_sdram_addr_9_s0  (
	.D(\sdrc_top_inst/U0/n970_10 ),
	.CLK(I_sdrc_clk),
	.Q(O_sdram_addr[9])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_9_s0 .INIT=1'b0;
DFF \sdrc_top_inst/U0/O_sdram_addr_8_s0  (
	.D(\sdrc_top_inst/U0/n972_10 ),
	.CLK(I_sdrc_clk),
	.Q(O_sdram_addr[8])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_8_s0 .INIT=1'b0;
DFFS \sdrc_top_inst/U0/O_sdram_addr_5_s0  (
	.D(\sdrc_top_inst/U0/n927_8 ),
	.CLK(I_sdrc_clk),
	.SET(\sdrc_top_inst/U0/n962_8 ),
	.Q(O_sdram_addr[5])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_5_s0 .INIT=1'b1;
DFFS \sdrc_top_inst/U0/O_sdram_addr_4_s0  (
	.D(\sdrc_top_inst/U0/n930_8 ),
	.CLK(I_sdrc_clk),
	.SET(\sdrc_top_inst/U0/n962_8 ),
	.Q(O_sdram_addr[4])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_4_s0 .INIT=1'b1;
DFFR \sdrc_top_inst/U0/Count_init_delay_3_s0  (
	.D(\sdrc_top_inst/U0/n7_4 ),
	.CLK(I_sdrc_clk),
	.RESET(\sdrc_top_inst/U0/Reset_init_count ),
	.Q(\sdrc_top_inst/U0/Count_init_delay [3])
);
defparam \sdrc_top_inst/U0/Count_init_delay_3_s0 .INIT=1'b0;
DFFP \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE_s0  (
	.D(\sdrc_top_inst/U0/n93_15 ),
	.CLK(I_sdrc_clk),
	.PRESET(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE )
);
defparam \sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE_s0 .INIT=1'b1;
DFFCE \sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_s1  (
	.D(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_5 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/ctrl_fsm_wrd_done )
);
defparam \sdrc_top_inst/U0/O_ctrl_fsm_wrd_done_s1 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_s1  (
	.D(\sdrc_top_inst/U0/n272_6 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [7])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_s1 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_col_6_s1  (
	.D(\sdrc_top_inst/U0/n273_3 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [6])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_6_s1 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_col_5_s1  (
	.D(\sdrc_top_inst/U0/n274_3 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [5])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_5_s1 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_col_4_s1  (
	.D(\sdrc_top_inst/U0/n275_3 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [4])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_4_s1 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_col_3_s1  (
	.D(\sdrc_top_inst/U0/n276_8 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [3])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_3_s1 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_col_2_s1  (
	.D(\sdrc_top_inst/U0/n277_3 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [2])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_2_s1 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_col_1_s1  (
	.D(\sdrc_top_inst/U0/n278_3 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [1])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_1_s1 .INIT=1'b0;
DFFE \sdrc_top_inst/U0/Ctrl_fsm_addr_col_0_s1  (
	.D(\sdrc_top_inst/U0/n279_5 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/Ctrl_fsm_addr_col_7_12 ),
	.Q(\sdrc_top_inst/U0/Ctrl_fsm_addr_col [0])
);
defparam \sdrc_top_inst/U0/Ctrl_fsm_addr_col_0_s1 .INIT=1'b0;
(*gowin_io_reg = "FALSE" *) DFFCE \sdrc_top_inst/U0/Ctrl_wr_data_valid_s1  (
	.D(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_WRITE_WITHOUT_AUTOPRE ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/Ctrl_wr_data_valid_13 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Ctrl_wr_data_valid )
);
defparam \sdrc_top_inst/U0/Ctrl_wr_data_valid_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Reset_autorefresh_s1  (
	.D(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n661_9 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Reset_autorefresh )
);
defparam \sdrc_top_inst/U0/Reset_autorefresh_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_wr_7_s1  (
	.D(\sdrc_top_inst/U0/n626_11 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n626_19 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_wr [7])
);
defparam \sdrc_top_inst/U0/Count_burst_num_wr_7_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_wr_2_s1  (
	.D(\sdrc_top_inst/U0/n636_9 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n626_19 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_wr [2])
);
defparam \sdrc_top_inst/U0/Count_burst_num_wr_2_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_rd_7_s1  (
	.D(\sdrc_top_inst/U0/n642_11 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n642_19 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_rd [7])
);
defparam \sdrc_top_inst/U0/Count_burst_num_rd_7_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/Count_burst_num_rd_2_s1  (
	.D(\sdrc_top_inst/U0/n652_9 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/n642_19 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_rd [2])
);
defparam \sdrc_top_inst/U0/Count_burst_num_rd_2_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U0/O_autorefresh_ack_s2  (
	.D(\sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_AUTOREFRESH_DELAY ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U0/O_autorefresh_ack_6 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/autorefresh_ack )
);
defparam \sdrc_top_inst/U0/O_autorefresh_ack_s2 .INIT=1'b0;
DFFS \sdrc_top_inst/U0/O_sdram_cas_n_s1  (
	.D(\sdrc_top_inst/U0/n958_13 ),
	.CLK(I_sdrc_clk),
	.SET(\sdrc_top_inst/U0/n956_3 ),
	.Q(O_sdram_cas_n)
);
defparam \sdrc_top_inst/U0/O_sdram_cas_n_s1 .INIT=1'b1;
DFFS \sdrc_top_inst/U0/O_sdram_ras_n_s1  (
	.D(\sdrc_top_inst/U0/n961_10 ),
	.CLK(I_sdrc_clk),
	.SET(\sdrc_top_inst/U0/n959_7 ),
	.Q(O_sdram_ras_n)
);
defparam \sdrc_top_inst/U0/O_sdram_ras_n_s1 .INIT=1'b1;
DFFS \sdrc_top_inst/U0/O_sdram_ba_1_s1  (
	.D(\sdrc_top_inst/U0/n964_10 ),
	.CLK(I_sdrc_clk),
	.SET(\sdrc_top_inst/U0/n963_5 ),
	.Q(O_sdram_ba[1])
);
defparam \sdrc_top_inst/U0/O_sdram_ba_1_s1 .INIT=1'b1;
DFFS \sdrc_top_inst/U0/O_sdram_ba_0_s1  (
	.D(\sdrc_top_inst/U0/n966_10 ),
	.CLK(I_sdrc_clk),
	.SET(\sdrc_top_inst/U0/n963_5 ),
	.Q(O_sdram_ba[0])
);
defparam \sdrc_top_inst/U0/O_sdram_ba_0_s1 .INIT=1'b1;
DFFS \sdrc_top_inst/U0/O_sdram_addr_7_s1  (
	.D(\sdrc_top_inst/U0/n974_10 ),
	.CLK(I_sdrc_clk),
	.SET(\sdrc_top_inst/U0/n963_5 ),
	.Q(O_sdram_addr[7])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_7_s1 .INIT=1'b1;
DFFS \sdrc_top_inst/U0/O_sdram_addr_6_s1  (
	.D(\sdrc_top_inst/U0/n976_10 ),
	.CLK(I_sdrc_clk),
	.SET(\sdrc_top_inst/U0/n963_5 ),
	.Q(O_sdram_addr[6])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_6_s1 .INIT=1'b1;
DFFS \sdrc_top_inst/U0/O_sdram_addr_3_s1  (
	.D(\sdrc_top_inst/U0/n980_10 ),
	.CLK(I_sdrc_clk),
	.SET(\sdrc_top_inst/U0/n963_5 ),
	.Q(O_sdram_addr[3])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_3_s1 .INIT=1'b1;
DFFS \sdrc_top_inst/U0/O_sdram_addr_2_s1  (
	.D(\sdrc_top_inst/U0/n982_10 ),
	.CLK(I_sdrc_clk),
	.SET(\sdrc_top_inst/U0/n963_5 ),
	.Q(O_sdram_addr[2])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_2_s1 .INIT=1'b1;
DFFS \sdrc_top_inst/U0/O_sdram_addr_1_s1  (
	.D(\sdrc_top_inst/U0/n984_10 ),
	.CLK(I_sdrc_clk),
	.SET(\sdrc_top_inst/U0/n963_5 ),
	.Q(O_sdram_addr[1])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_1_s1 .INIT=1'b1;
DFFS \sdrc_top_inst/U0/O_sdram_addr_0_s1  (
	.D(\sdrc_top_inst/U0/n986_10 ),
	.CLK(I_sdrc_clk),
	.SET(\sdrc_top_inst/U0/n963_5 ),
	.Q(O_sdram_addr[0])
);
defparam \sdrc_top_inst/U0/O_sdram_addr_0_s1 .INIT=1'b1;
DFFC \sdrc_top_inst/U0/Flag_autorefresh_s4  (
	.D(\sdrc_top_inst/U0/n132_10 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Flag_autorefresh )
);
defparam \sdrc_top_inst/U0/Flag_autorefresh_s4 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Flag_autorefresh0_s4  (
	.D(\sdrc_top_inst/U0/n132_14 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Flag_autorefresh0 )
);
defparam \sdrc_top_inst/U0/Flag_autorefresh0_s4 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/O_sdram_dqm_3_s3  (
	.D(\sdrc_top_inst/U0/n856_12 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(O_sdram_dqm[3])
);
defparam \sdrc_top_inst/U0/O_sdram_dqm_3_s3 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/O_sdram_dqm_2_s3  (
	.D(\sdrc_top_inst/U0/n857_12 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(O_sdram_dqm[2])
);
defparam \sdrc_top_inst/U0/O_sdram_dqm_2_s3 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/O_sdram_dqm_1_s3  (
	.D(\sdrc_top_inst/U0/n858_12 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(O_sdram_dqm[1])
);
defparam \sdrc_top_inst/U0/O_sdram_dqm_1_s3 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/O_sdram_dqm_0_s3  (
	.D(\sdrc_top_inst/U0/n859_12 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(O_sdram_dqm[0])
);
defparam \sdrc_top_inst/U0/O_sdram_dqm_0_s3 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Count_burst_num_wr_6_s2  (
	.D(\sdrc_top_inst/U0/n628_16 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_wr [6])
);
defparam \sdrc_top_inst/U0/Count_burst_num_wr_6_s2 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Count_burst_num_wr_5_s2  (
	.D(\sdrc_top_inst/U0/n630_19 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_wr [5])
);
defparam \sdrc_top_inst/U0/Count_burst_num_wr_5_s2 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Count_burst_num_wr_4_s2  (
	.D(\sdrc_top_inst/U0/n632_19 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_wr [4])
);
defparam \sdrc_top_inst/U0/Count_burst_num_wr_4_s2 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Count_burst_num_wr_3_s2  (
	.D(\sdrc_top_inst/U0/n634_17 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_wr [3])
);
defparam \sdrc_top_inst/U0/Count_burst_num_wr_3_s2 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Count_burst_num_wr_1_s2  (
	.D(\sdrc_top_inst/U0/n638_16 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_wr [1])
);
defparam \sdrc_top_inst/U0/Count_burst_num_wr_1_s2 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Count_burst_num_wr_0_s2  (
	.D(\sdrc_top_inst/U0/n640_12 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_wr [0])
);
defparam \sdrc_top_inst/U0/Count_burst_num_wr_0_s2 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Count_burst_num_rd_6_s2  (
	.D(\sdrc_top_inst/U0/n644_16 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_rd [6])
);
defparam \sdrc_top_inst/U0/Count_burst_num_rd_6_s2 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Count_burst_num_rd_5_s2  (
	.D(\sdrc_top_inst/U0/n646_19 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_rd [5])
);
defparam \sdrc_top_inst/U0/Count_burst_num_rd_5_s2 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Count_burst_num_rd_4_s2  (
	.D(\sdrc_top_inst/U0/n648_19 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_rd [4])
);
defparam \sdrc_top_inst/U0/Count_burst_num_rd_4_s2 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Count_burst_num_rd_3_s2  (
	.D(\sdrc_top_inst/U0/n650_17 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_rd [3])
);
defparam \sdrc_top_inst/U0/Count_burst_num_rd_3_s2 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Count_burst_num_rd_1_s2  (
	.D(\sdrc_top_inst/U0/n654_16 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_rd [1])
);
defparam \sdrc_top_inst/U0/Count_burst_num_rd_1_s2 .INIT=1'b0;
DFFC \sdrc_top_inst/U0/Count_burst_num_rd_0_s2  (
	.D(\sdrc_top_inst/U0/n656_12 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U0/Count_burst_num_rd [0])
);
defparam \sdrc_top_inst/U0/Count_burst_num_rd_0_s2 .INIT=1'b0;
ALU \sdrc_top_inst/U0/n509_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [0]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\sdrc_top_inst/U0/n509_3 ),
	.SUM(\sdrc_top_inst/U0/n509_1_SUM )
);
defparam \sdrc_top_inst/U0/n509_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n510_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [1]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [1]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n509_3 ),
	.COUT(\sdrc_top_inst/U0/n510_3 ),
	.SUM(\sdrc_top_inst/U0/n510_1_SUM )
);
defparam \sdrc_top_inst/U0/n510_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n511_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [2]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [2]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n510_3 ),
	.COUT(\sdrc_top_inst/U0/n511_3 ),
	.SUM(\sdrc_top_inst/U0/n511_1_SUM )
);
defparam \sdrc_top_inst/U0/n511_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n512_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [3]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [3]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n511_3 ),
	.COUT(\sdrc_top_inst/U0/n512_3 ),
	.SUM(\sdrc_top_inst/U0/n512_1_SUM )
);
defparam \sdrc_top_inst/U0/n512_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n513_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [4]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [4]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n512_3 ),
	.COUT(\sdrc_top_inst/U0/n513_3 ),
	.SUM(\sdrc_top_inst/U0/n513_1_SUM )
);
defparam \sdrc_top_inst/U0/n513_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n514_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [5]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [5]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n513_3 ),
	.COUT(\sdrc_top_inst/U0/n514_3 ),
	.SUM(\sdrc_top_inst/U0/n514_1_SUM )
);
defparam \sdrc_top_inst/U0/n514_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n515_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [6]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [6]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n514_3 ),
	.COUT(\sdrc_top_inst/U0/n515_3 ),
	.SUM(\sdrc_top_inst/U0/n515_1_SUM )
);
defparam \sdrc_top_inst/U0/n515_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n516_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_rd [7]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [7]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n515_3 ),
	.COUT(\sdrc_top_inst/U0/n516_3 ),
	.SUM(\sdrc_top_inst/U0/n516_1_SUM )
);
defparam \sdrc_top_inst/U0/n516_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n529_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [0]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\sdrc_top_inst/U0/n529_3 ),
	.SUM(\sdrc_top_inst/U0/n529_1_SUM )
);
defparam \sdrc_top_inst/U0/n529_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n530_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [1]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [1]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n529_3 ),
	.COUT(\sdrc_top_inst/U0/n530_3 ),
	.SUM(\sdrc_top_inst/U0/n530_1_SUM )
);
defparam \sdrc_top_inst/U0/n530_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n531_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [2]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [2]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n530_3 ),
	.COUT(\sdrc_top_inst/U0/n531_3 ),
	.SUM(\sdrc_top_inst/U0/n531_1_SUM )
);
defparam \sdrc_top_inst/U0/n531_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n532_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [3]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [3]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n531_3 ),
	.COUT(\sdrc_top_inst/U0/n532_3 ),
	.SUM(\sdrc_top_inst/U0/n532_1_SUM )
);
defparam \sdrc_top_inst/U0/n532_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n533_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [4]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [4]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n532_3 ),
	.COUT(\sdrc_top_inst/U0/n533_3 ),
	.SUM(\sdrc_top_inst/U0/n533_1_SUM )
);
defparam \sdrc_top_inst/U0/n533_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n534_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [5]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [5]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n533_3 ),
	.COUT(\sdrc_top_inst/U0/n534_3 ),
	.SUM(\sdrc_top_inst/U0/n534_1_SUM )
);
defparam \sdrc_top_inst/U0/n534_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n535_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [6]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [6]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n534_3 ),
	.COUT(\sdrc_top_inst/U0/n535_3 ),
	.SUM(\sdrc_top_inst/U0/n535_1_SUM )
);
defparam \sdrc_top_inst/U0/n535_s0 .ALU_MODE=3;
ALU \sdrc_top_inst/U0/n536_s0  (
	.I0(\sdrc_top_inst/U0/Count_burst_num_wr [7]),
	.I1(\sdrc_top_inst/U0/Ctrl_fsm_burst_num_i [7]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U0/n535_3 ),
	.COUT(\sdrc_top_inst/U0/n536_3 ),
	.SUM(\sdrc_top_inst/U0/n536_1_SUM )
);
defparam \sdrc_top_inst/U0/n536_s0 .ALU_MODE=3;
INV \sdrc_top_inst/U0/n316_s2  (
	.I(I_sdrc_rst_n),
	.O(\sdrc_top_inst/n316_6 )
);
INV \sdrc_top_inst/U0/IO_sdram_dq_0_s3  (
	.I(\sdrc_top_inst/U0/Ctrl_wr_data_valid ),
	.O(IO_sdram_dq_0_6)
);
INV \sdrc_top_inst/U0/n962_s4  (
	.I(\sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_INIT_DONE ),
	.O(\sdrc_top_inst/U0/n962_8 )
);
LUT1 \sdrc_top_inst/U0/n341_s3  (
	.I0(\sdrc_top_inst/ctrl_fsm_wr_n ),
	.F(\sdrc_top_inst/U0/n341_7 )
);
defparam \sdrc_top_inst/U0/n341_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U0/n10_s2  (
	.I0(\sdrc_top_inst/U0/Count_init_delay [0]),
	.F(\sdrc_top_inst/U0/n10_6 )
);
defparam \sdrc_top_inst/U0/n10_s2 .INIT=2'h1;
LUT1 \sdrc_top_inst/U0/n156_s2  (
	.I0(\sdrc_top_inst/U0/Count_cmd_delay [0]),
	.F(\sdrc_top_inst/U0/n156_6 )
);
defparam \sdrc_top_inst/U0/n156_s2 .INIT=2'h1;
LUT2 \sdrc_top_inst/U1/n9_s1  (
	.I0(\sdrc_top_inst/autorefresh_req_a ),
	.I1(\sdrc_top_inst/U1/User_busy_flag_n ),
	.F(\sdrc_top_inst/U1/n9_4 )
);
defparam \sdrc_top_inst/U1/n9_s1 .INIT=4'h4;
LUT2 \sdrc_top_inst/U1/n1594_s2  (
	.I0(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.I1(\sdrc_top_inst/U1/Sdrc_rd_n_i_reg ),
	.F(\sdrc_top_inst/U1/n1594_5 )
);
defparam \sdrc_top_inst/U1/n1594_s2 .INIT=4'h7;
LUT2 \sdrc_top_inst/U1/n983_s0  (
	.I0(\sdrc_top_inst/U1/Sdrc_data_len_i [7]),
	.I1(\sdrc_top_inst/U1/n983_6 ),
	.F(\sdrc_top_inst/U1/n983_3 )
);
defparam \sdrc_top_inst/U1/n983_s0 .INIT=4'h2;
LUT4 \sdrc_top_inst/U1/n984_s0  (
	.I0(\sdrc_top_inst/U1/n984_16 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [6]),
	.I2(\sdrc_top_inst/U1/n984_5 ),
	.I3(\sdrc_top_inst/U1/n984_6 ),
	.F(\sdrc_top_inst/U1/n984_3 )
);
defparam \sdrc_top_inst/U1/n984_s0 .INIT=16'hCCC5;
LUT4 \sdrc_top_inst/U1/n985_s0  (
	.I0(\sdrc_top_inst/U1/n985_6 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [5]),
	.I2(\sdrc_top_inst/U1/n984_5 ),
	.I3(\sdrc_top_inst/U1/n984_6 ),
	.F(\sdrc_top_inst/U1/n985_3 )
);
defparam \sdrc_top_inst/U1/n985_s0 .INIT=16'hCCC5;
LUT4 \sdrc_top_inst/U1/n986_s0  (
	.I0(\sdrc_top_inst/U1/n986_4 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [4]),
	.I2(\sdrc_top_inst/U1/n984_5 ),
	.I3(\sdrc_top_inst/U1/n984_6 ),
	.F(\sdrc_top_inst/U1/n986_3 )
);
defparam \sdrc_top_inst/U1/n986_s0 .INIT=16'hCCC5;
LUT4 \sdrc_top_inst/U1/n987_s0  (
	.I0(\sdrc_top_inst/U1/n987_4 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [3]),
	.I2(\sdrc_top_inst/U1/n984_5 ),
	.I3(\sdrc_top_inst/U1/n984_6 ),
	.F(\sdrc_top_inst/U1/n987_3 )
);
defparam \sdrc_top_inst/U1/n987_s0 .INIT=16'hCCC5;
LUT4 \sdrc_top_inst/U1/n988_s0  (
	.I0(\sdrc_top_inst/U1/n988_4 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [2]),
	.I2(\sdrc_top_inst/U1/n984_5 ),
	.I3(\sdrc_top_inst/U1/n984_6 ),
	.F(\sdrc_top_inst/U1/n988_3 )
);
defparam \sdrc_top_inst/U1/n988_s0 .INIT=16'hCCC5;
LUT4 \sdrc_top_inst/U1/n989_s0  (
	.I0(\sdrc_top_inst/U1/n989_4 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [1]),
	.I2(\sdrc_top_inst/U1/n984_5 ),
	.I3(\sdrc_top_inst/U1/n984_6 ),
	.F(\sdrc_top_inst/U1/n989_3 )
);
defparam \sdrc_top_inst/U1/n989_s0 .INIT=16'hCCC5;
LUT4 \sdrc_top_inst/U1/n990_s0  (
	.I0(\sdrc_top_inst/U1/n990_4 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [0]),
	.I2(\sdrc_top_inst/U1/n984_5 ),
	.I3(\sdrc_top_inst/U1/n984_6 ),
	.F(\sdrc_top_inst/U1/n990_3 )
);
defparam \sdrc_top_inst/U1/n990_s0 .INIT=16'hCCC5;
LUT2 \sdrc_top_inst/U1/O_ctrl_fsm_data_31_s5  (
	.I0(\sdrc_top_inst/U1/O_ctrl_fsm_data_31_8 ),
	.I1(I_sdrc_rst_n),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_data_31_7 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_data_31_s5 .INIT=4'h4;
LUT3 \sdrc_top_inst/U1/n95_s9  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.F(\sdrc_top_inst/U1/n95_13 )
);
defparam \sdrc_top_inst/U1/n95_s9 .INIT=8'hFE;
LUT4 \sdrc_top_inst/U1/n645_s9  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_READ ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_READ_2 ),
	.F(\sdrc_top_inst/U1/n645_13 )
);
defparam \sdrc_top_inst/U1/n645_s9 .INIT=16'hFFFE;
LUT4 \sdrc_top_inst/U1/User_model_state.STATE_READ_s3  (
	.I0(O_sdrc_init_done),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WAITING ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_READ_9 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_READ_10 ),
	.F(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_READ_s3 .INIT=16'h0B00;
LUT4 \sdrc_top_inst/U1/n96_s9  (
	.I0(\sdrc_top_inst/U1/n96_18 ),
	.I1(\sdrc_top_inst/U1/n648_18 ),
	.I2(\sdrc_top_inst/U1/n96_15 ),
	.I3(\sdrc_top_inst/U1/n96_16 ),
	.F(\sdrc_top_inst/U1/n96_13 )
);
defparam \sdrc_top_inst/U1/n96_s9 .INIT=16'hFF01;
LUT3 \sdrc_top_inst/U1/n97_s9  (
	.I0(\sdrc_top_inst/U1/n97_14 ),
	.I1(\sdrc_top_inst/U1/n97_15 ),
	.I2(\sdrc_top_inst/U1/n97_16 ),
	.F(\sdrc_top_inst/U1/n97_13 )
);
defparam \sdrc_top_inst/U1/n97_s9 .INIT=8'hF4;
LUT4 \sdrc_top_inst/U1/n98_s10  (
	.I0(\sdrc_top_inst/U1/n98_15 ),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [0]),
	.I2(\sdrc_top_inst/U1/n98_16 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.F(\sdrc_top_inst/U1/n98_14 )
);
defparam \sdrc_top_inst/U1/n98_s10 .INIT=16'hD755;
LUT3 \sdrc_top_inst/U1/n645_s10  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_READ ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_READ_2 ),
	.I2(\sdrc_top_inst/U1/n645_16 ),
	.F(\sdrc_top_inst/U1/n645_15 )
);
defparam \sdrc_top_inst/U1/n645_s10 .INIT=8'hFE;
LUT3 \sdrc_top_inst/U1/n570_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Addr_bank_reg [1]),
	.I2(\sdrc_top_inst/U1/n570_14 ),
	.F(\sdrc_top_inst/U1/n570_12 )
);
defparam \sdrc_top_inst/U1/n570_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n572_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Addr_bank_reg [0]),
	.I2(\sdrc_top_inst/U1/n572_13 ),
	.F(\sdrc_top_inst/U1/n572_12 )
);
defparam \sdrc_top_inst/U1/n572_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n574_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [10]),
	.I2(\sdrc_top_inst/U1/n574_13 ),
	.F(\sdrc_top_inst/U1/n574_12 )
);
defparam \sdrc_top_inst/U1/n574_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n576_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [9]),
	.I2(\sdrc_top_inst/U1/n576_13 ),
	.F(\sdrc_top_inst/U1/n576_12 )
);
defparam \sdrc_top_inst/U1/n576_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n578_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [8]),
	.I2(\sdrc_top_inst/U1/n578_13 ),
	.F(\sdrc_top_inst/U1/n578_12 )
);
defparam \sdrc_top_inst/U1/n578_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n580_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [7]),
	.I2(\sdrc_top_inst/U1/n580_13 ),
	.F(\sdrc_top_inst/U1/n580_12 )
);
defparam \sdrc_top_inst/U1/n580_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n582_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [6]),
	.I2(\sdrc_top_inst/U1/n582_13 ),
	.F(\sdrc_top_inst/U1/n582_12 )
);
defparam \sdrc_top_inst/U1/n582_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n584_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [5]),
	.I2(\sdrc_top_inst/U1/n584_13 ),
	.F(\sdrc_top_inst/U1/n584_12 )
);
defparam \sdrc_top_inst/U1/n584_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n586_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [4]),
	.I2(\sdrc_top_inst/U1/n586_13 ),
	.F(\sdrc_top_inst/U1/n586_12 )
);
defparam \sdrc_top_inst/U1/n586_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n588_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [3]),
	.I2(\sdrc_top_inst/U1/n588_13 ),
	.F(\sdrc_top_inst/U1/n588_12 )
);
defparam \sdrc_top_inst/U1/n588_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n590_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [2]),
	.I2(\sdrc_top_inst/U1/n590_13 ),
	.F(\sdrc_top_inst/U1/n590_12 )
);
defparam \sdrc_top_inst/U1/n590_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n592_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [1]),
	.I2(\sdrc_top_inst/U1/n592_13 ),
	.F(\sdrc_top_inst/U1/n592_12 )
);
defparam \sdrc_top_inst/U1/n592_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n594_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Addr_row_reg [0]),
	.I2(\sdrc_top_inst/U1/n594_13 ),
	.F(\sdrc_top_inst/U1/n594_12 )
);
defparam \sdrc_top_inst/U1/n594_s8 .INIT=8'h4F;
LUT2 \sdrc_top_inst/U1/n596_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [7]),
	.F(\sdrc_top_inst/U1/n596_20 )
);
defparam \sdrc_top_inst/U1/n596_s14 .INIT=4'h8;
LUT2 \sdrc_top_inst/U1/n598_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [6]),
	.F(\sdrc_top_inst/U1/n598_20 )
);
defparam \sdrc_top_inst/U1/n598_s14 .INIT=4'h8;
LUT2 \sdrc_top_inst/U1/n600_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [5]),
	.F(\sdrc_top_inst/U1/n600_20 )
);
defparam \sdrc_top_inst/U1/n600_s14 .INIT=4'h8;
LUT2 \sdrc_top_inst/U1/n602_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [4]),
	.F(\sdrc_top_inst/U1/n602_20 )
);
defparam \sdrc_top_inst/U1/n602_s14 .INIT=4'h8;
LUT2 \sdrc_top_inst/U1/n604_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [3]),
	.F(\sdrc_top_inst/U1/n604_20 )
);
defparam \sdrc_top_inst/U1/n604_s14 .INIT=4'h8;
LUT2 \sdrc_top_inst/U1/n606_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [2]),
	.F(\sdrc_top_inst/U1/n606_20 )
);
defparam \sdrc_top_inst/U1/n606_s14 .INIT=4'h8;
LUT2 \sdrc_top_inst/U1/n608_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [1]),
	.F(\sdrc_top_inst/U1/n608_20 )
);
defparam \sdrc_top_inst/U1/n608_s14 .INIT=4'h8;
LUT2 \sdrc_top_inst/U1/n610_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [0]),
	.F(\sdrc_top_inst/U1/n610_20 )
);
defparam \sdrc_top_inst/U1/n610_s14 .INIT=4'h8;
LUT3 \sdrc_top_inst/U1/n625_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [7]),
	.I2(\sdrc_top_inst/U1/n625_13 ),
	.F(\sdrc_top_inst/U1/n625_12 )
);
defparam \sdrc_top_inst/U1/n625_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n627_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [6]),
	.I2(\sdrc_top_inst/U1/n627_13 ),
	.F(\sdrc_top_inst/U1/n627_12 )
);
defparam \sdrc_top_inst/U1/n627_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n629_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [5]),
	.I2(\sdrc_top_inst/U1/n629_13 ),
	.F(\sdrc_top_inst/U1/n629_12 )
);
defparam \sdrc_top_inst/U1/n629_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n631_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [4]),
	.I2(\sdrc_top_inst/U1/n631_13 ),
	.F(\sdrc_top_inst/U1/n631_12 )
);
defparam \sdrc_top_inst/U1/n631_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n633_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [3]),
	.I2(\sdrc_top_inst/U1/n633_13 ),
	.F(\sdrc_top_inst/U1/n633_12 )
);
defparam \sdrc_top_inst/U1/n633_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n635_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [2]),
	.I2(\sdrc_top_inst/U1/n635_13 ),
	.F(\sdrc_top_inst/U1/n635_12 )
);
defparam \sdrc_top_inst/U1/n635_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n637_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [1]),
	.I2(\sdrc_top_inst/U1/n637_13 ),
	.F(\sdrc_top_inst/U1/n637_12 )
);
defparam \sdrc_top_inst/U1/n637_s8 .INIT=8'h4F;
LUT3 \sdrc_top_inst/U1/n639_s8  (
	.I0(\sdrc_top_inst/U1/n570_13 ),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [0]),
	.I2(\sdrc_top_inst/U1/n639_13 ),
	.F(\sdrc_top_inst/U1/n639_12 )
);
defparam \sdrc_top_inst/U1/n639_s8 .INIT=8'h4F;
LUT4 \sdrc_top_inst/U1/n547_s16  (
	.I0(\sdrc_top_inst/ctrl_fsm_busy_n ),
	.I1(\sdrc_top_inst/U1/n547_21 ),
	.I2(\sdrc_top_inst/U1/n547_26 ),
	.I3(\sdrc_top_inst/U1/n547_23 ),
	.F(\sdrc_top_inst/U1/n547_20 )
);
defparam \sdrc_top_inst/U1/n547_s16 .INIT=16'h0EFF;
LUT3 \sdrc_top_inst/U1/n548_s22  (
	.I0(\sdrc_top_inst/U1/Sdrc_rd_n_i_reg ),
	.I1(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/n548_26 )
);
defparam \sdrc_top_inst/U1/n548_s22 .INIT=8'h40;
LUT2 \sdrc_top_inst/U1/n549_s21  (
	.I0(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/n549_25 )
);
defparam \sdrc_top_inst/U1/n549_s21 .INIT=4'h4;
LUT4 \sdrc_top_inst/U1/n562_s13  (
	.I0(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0]),
	.I1(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [1]),
	.I2(\sdrc_top_inst/U1/n562_24 ),
	.I3(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [2]),
	.F(\sdrc_top_inst/U1/n562_18 )
);
defparam \sdrc_top_inst/U1/n562_s13 .INIT=16'h0708;
LUT3 \sdrc_top_inst/U1/n565_s12  (
	.I0(\sdrc_top_inst/U1/n562_24 ),
	.I1(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0]),
	.I2(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [1]),
	.F(\sdrc_top_inst/U1/n565_16 )
);
defparam \sdrc_top_inst/U1/n565_s12 .INIT=8'h14;
LUT4 \sdrc_top_inst/U1/n559_s12  (
	.I0(\sdrc_top_inst/U1/n559_19 ),
	.I1(\sdrc_top_inst/U1/n559_18 ),
	.I2(\sdrc_top_inst/ctrl_fsm_busy_n ),
	.I3(\sdrc_top_inst/U1/n559_22 ),
	.F(\sdrc_top_inst/U1/n559_17 )
);
defparam \sdrc_top_inst/U1/n559_s12 .INIT=16'hBBB0;
LUT4 \sdrc_top_inst/U1/n648_s11  (
	.I0(\sdrc_top_inst/U1/n648_19 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [6]),
	.I2(\sdrc_top_inst/U1/n648_20 ),
	.I3(\sdrc_top_inst/U1/Count_data_len_0_wr [7]),
	.F(\sdrc_top_inst/U1/n648_17 )
);
defparam \sdrc_top_inst/U1/n648_s11 .INIT=16'h75C0;
LUT3 \sdrc_top_inst/U1/n654_s10  (
	.I0(\sdrc_top_inst/U1/n654_18 ),
	.I1(\sdrc_top_inst/U1/n648_19 ),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [5]),
	.F(\sdrc_top_inst/U1/n654_15 )
);
defparam \sdrc_top_inst/U1/n654_s10 .INIT=8'h3A;
LUT4 \sdrc_top_inst/U1/n657_s10  (
	.I0(\sdrc_top_inst/U1/n657_16 ),
	.I1(\sdrc_top_inst/U1/n657_17 ),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [3]),
	.I3(\sdrc_top_inst/U1/Count_data_len_0_wr [4]),
	.F(\sdrc_top_inst/U1/n657_15 )
);
defparam \sdrc_top_inst/U1/n657_s10 .INIT=16'h5730;
LUT3 \sdrc_top_inst/U1/n660_s10  (
	.I0(\sdrc_top_inst/U1/n657_17 ),
	.I1(\sdrc_top_inst/U1/n657_16 ),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [3]),
	.F(\sdrc_top_inst/U1/n660_15 )
);
defparam \sdrc_top_inst/U1/n660_s10 .INIT=8'h35;
LUT4 \sdrc_top_inst/U1/n663_s10  (
	.I0(\sdrc_top_inst/U1/n663_16 ),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_data_31_8 ),
	.I2(\sdrc_top_inst/U1/n663_17 ),
	.I3(\sdrc_top_inst/U1/Count_data_len_0_wr [2]),
	.F(\sdrc_top_inst/U1/n663_15 )
);
defparam \sdrc_top_inst/U1/n663_s10 .INIT=16'h5730;
LUT4 \sdrc_top_inst/U1/n666_s10  (
	.I0(\sdrc_top_inst/U1/n663_16 ),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_data_31_8 ),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [0]),
	.I3(\sdrc_top_inst/U1/Count_data_len_0_wr [1]),
	.F(\sdrc_top_inst/U1/n666_15 )
);
defparam \sdrc_top_inst/U1/n666_s10 .INIT=16'h5730;
LUT3 \sdrc_top_inst/U1/n669_s10  (
	.I0(\sdrc_top_inst/U1/O_ctrl_fsm_data_31_8 ),
	.I1(\sdrc_top_inst/U1/n663_16 ),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [0]),
	.F(\sdrc_top_inst/U1/n669_15 )
);
defparam \sdrc_top_inst/U1/n669_s10 .INIT=8'h35;
LUT3 \sdrc_top_inst/U1/n568_s14  (
	.I0(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0]),
	.I1(\sdrc_top_inst/U1/n562_24 ),
	.I2(\sdrc_top_inst/U1/n562_19 ),
	.F(\sdrc_top_inst/U1/n568_19 )
);
defparam \sdrc_top_inst/U1/n568_s14 .INIT=8'h1F;
LUT4 \sdrc_top_inst/U1/O_sdrc_wrd_ack_s4  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_READ ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT ),
	.I2(\sdrc_top_inst/U1/n1594_5 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/O_sdrc_wrd_ack_6 )
);
defparam \sdrc_top_inst/U1/O_sdrc_wrd_ack_s4 .INIT=16'hF0EE;
LUT2 \sdrc_top_inst/U1/n13_s0  (
	.I0(\sdrc_top_inst/U1/Count_buffer_wr [1]),
	.I1(\sdrc_top_inst/U1/Count_buffer_wr [0]),
	.F(\sdrc_top_inst/U1/n13_4 )
);
defparam \sdrc_top_inst/U1/n13_s0 .INIT=4'h6;
LUT3 \sdrc_top_inst/U1/n12_s0  (
	.I0(\sdrc_top_inst/U1/Count_buffer_wr [1]),
	.I1(\sdrc_top_inst/U1/Count_buffer_wr [0]),
	.I2(\sdrc_top_inst/U1/Count_buffer_wr [2]),
	.F(\sdrc_top_inst/U1/n12_4 )
);
defparam \sdrc_top_inst/U1/n12_s0 .INIT=8'h78;
LUT4 \sdrc_top_inst/U1/n11_s0  (
	.I0(\sdrc_top_inst/U1/Count_buffer_wr [2]),
	.I1(\sdrc_top_inst/U1/Count_buffer_wr [1]),
	.I2(\sdrc_top_inst/U1/Count_buffer_wr [0]),
	.I3(\sdrc_top_inst/U1/Count_buffer_wr [3]),
	.F(\sdrc_top_inst/U1/n11_4 )
);
defparam \sdrc_top_inst/U1/n11_s0 .INIT=16'h7F80;
LUT4 \sdrc_top_inst/U1/n984_s2  (
	.I0(\sdrc_top_inst/U1/n984_7 ),
	.I1(\sdrc_top_inst/U1/n984_8 ),
	.I2(\sdrc_top_inst/U1/n984_9 ),
	.I3(\sdrc_top_inst/U1/n984_10 ),
	.F(\sdrc_top_inst/U1/n984_5 )
);
defparam \sdrc_top_inst/U1/n984_s2 .INIT=16'h4F00;
LUT2 \sdrc_top_inst/U1/n984_s3  (
	.I0(\sdrc_top_inst/U1/Sdrc_data_len_i [7]),
	.I1(\sdrc_top_inst/U1/n983_6 ),
	.F(\sdrc_top_inst/U1/n984_6 )
);
defparam \sdrc_top_inst/U1/n984_s3 .INIT=4'h1;
LUT4 \sdrc_top_inst/U1/n986_s1  (
	.I0(\sdrc_top_inst/U1/Column_remain_len_wrd [4]),
	.I1(I_sdrc_addr[4]),
	.I2(I_sdrc_wr_n),
	.I3(I_sdrc_rd_n),
	.F(\sdrc_top_inst/U1/n986_4 )
);
defparam \sdrc_top_inst/U1/n986_s1 .INIT=16'h5CCC;
LUT4 \sdrc_top_inst/U1/n987_s1  (
	.I0(\sdrc_top_inst/U1/Column_remain_len_wrd [3]),
	.I1(I_sdrc_addr[3]),
	.I2(I_sdrc_wr_n),
	.I3(I_sdrc_rd_n),
	.F(\sdrc_top_inst/U1/n987_4 )
);
defparam \sdrc_top_inst/U1/n987_s1 .INIT=16'h5CCC;
LUT4 \sdrc_top_inst/U1/n988_s1  (
	.I0(\sdrc_top_inst/U1/Column_remain_len_wrd [2]),
	.I1(I_sdrc_addr[2]),
	.I2(I_sdrc_wr_n),
	.I3(I_sdrc_rd_n),
	.F(\sdrc_top_inst/U1/n988_4 )
);
defparam \sdrc_top_inst/U1/n988_s1 .INIT=16'h5CCC;
LUT4 \sdrc_top_inst/U1/n989_s1  (
	.I0(\sdrc_top_inst/U1/Column_remain_len_wrd [1]),
	.I1(I_sdrc_addr[1]),
	.I2(I_sdrc_wr_n),
	.I3(I_sdrc_rd_n),
	.F(\sdrc_top_inst/U1/n989_4 )
);
defparam \sdrc_top_inst/U1/n989_s1 .INIT=16'h5CCC;
LUT4 \sdrc_top_inst/U1/n990_s1  (
	.I0(\sdrc_top_inst/U1/Column_remain_len_wrd [0]),
	.I1(I_sdrc_addr[0]),
	.I2(I_sdrc_wr_n),
	.I3(I_sdrc_rd_n),
	.F(\sdrc_top_inst/U1/n990_4 )
);
defparam \sdrc_top_inst/U1/n990_s1 .INIT=16'h5CCC;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_data_31_s6  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_data_31_9 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I3(\sdrc_top_inst/U1/n98_16 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_data_31_8 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_data_31_s6 .INIT=16'hDD0D;
LUT3 \sdrc_top_inst/U1/n562_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ),
	.F(\sdrc_top_inst/U1/n562_19 )
);
defparam \sdrc_top_inst/U1/n562_s14 .INIT=8'h01;
LUT2 \sdrc_top_inst/U1/n559_s13  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WAITING ),
	.I1(\sdrc_top_inst/U1/n547_26 ),
	.F(\sdrc_top_inst/U1/n559_18 )
);
defparam \sdrc_top_inst/U1/n559_s13 .INIT=4'h4;
LUT2 \sdrc_top_inst/U1/n648_s12  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.F(\sdrc_top_inst/U1/n648_18 )
);
defparam \sdrc_top_inst/U1/n648_s12 .INIT=4'h1;
LUT3 \sdrc_top_inst/U1/User_model_state.STATE_READ_s4  (
	.I0(\sdrc_top_inst/ctrl_fsm_busy_n ),
	.I1(\sdrc_top_inst/ctrl_fsm_wrd_done ),
	.I2(\sdrc_top_inst/U1/n547_26 ),
	.F(\sdrc_top_inst/U1/User_model_state.STATE_READ_9 )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_READ_s4 .INIT=8'h01;
LUT3 \sdrc_top_inst/U1/User_model_state.STATE_READ_s5  (
	.I0(\sdrc_top_inst/U1/n550_29 ),
	.I1(\sdrc_top_inst/U1/n562_24 ),
	.I2(\sdrc_top_inst/U1/n559_19 ),
	.F(\sdrc_top_inst/U1/User_model_state.STATE_READ_10 )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_READ_s5 .INIT=8'h0E;
LUT4 \sdrc_top_inst/U1/n95_s11  (
	.I0(\sdrc_top_inst/U1/n95_26 ),
	.I1(\sdrc_top_inst/U1/n95_24 ),
	.I2(\sdrc_top_inst/U1/n95_20 ),
	.I3(\sdrc_top_inst/U1/Count_buffer_rd [3]),
	.F(\sdrc_top_inst/U1/n95_16 )
);
defparam \sdrc_top_inst/U1/n95_s11 .INIT=16'h30AF;
LUT4 \sdrc_top_inst/U1/n95_s12  (
	.I0(\sdrc_top_inst/U1/Count_buffer_wr [3]),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [3]),
	.I2(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/n95_17 )
);
defparam \sdrc_top_inst/U1/n95_s12 .INIT=16'hCA00;
LUT4 \sdrc_top_inst/U1/n96_s11  (
	.I0(\sdrc_top_inst/U1/n95_26 ),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [0]),
	.I2(\sdrc_top_inst/U1/Count_buffer_rd [1]),
	.I3(\sdrc_top_inst/U1/Count_buffer_rd [2]),
	.F(\sdrc_top_inst/U1/n96_15 )
);
defparam \sdrc_top_inst/U1/n96_s11 .INIT=16'h00BF;
LUT4 \sdrc_top_inst/U1/n96_s12  (
	.I0(\sdrc_top_inst/U1/Count_buffer_wr [2]),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [2]),
	.I2(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/n96_16 )
);
defparam \sdrc_top_inst/U1/n96_s12 .INIT=16'hCA00;
LUT3 \sdrc_top_inst/U1/n97_s10  (
	.I0(\sdrc_top_inst/U1/n95_26 ),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [0]),
	.I2(\sdrc_top_inst/U1/Count_buffer_rd [1]),
	.F(\sdrc_top_inst/U1/n97_14 )
);
defparam \sdrc_top_inst/U1/n97_s10 .INIT=8'h0B;
LUT4 \sdrc_top_inst/U1/n97_s11  (
	.I0(\sdrc_top_inst/U1/n95_24 ),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [1]),
	.I2(\sdrc_top_inst/U1/Count_buffer_rd [0]),
	.I3(\sdrc_top_inst/U1/n648_18 ),
	.F(\sdrc_top_inst/U1/n97_15 )
);
defparam \sdrc_top_inst/U1/n97_s11 .INIT=16'h00BF;
LUT4 \sdrc_top_inst/U1/n97_s12  (
	.I0(\sdrc_top_inst/U1/Count_buffer_wr [1]),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [1]),
	.I2(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/n97_16 )
);
defparam \sdrc_top_inst/U1/n97_s12 .INIT=16'hCA00;
LUT3 \sdrc_top_inst/U1/n98_s11  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [0]),
	.I2(\sdrc_top_inst/U1/n98_17 ),
	.F(\sdrc_top_inst/U1/n98_15 )
);
defparam \sdrc_top_inst/U1/n98_s11 .INIT=8'h0D;
LUT3 \sdrc_top_inst/U1/n98_s12  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [7]),
	.I1(\sdrc_top_inst/U1/Data_len_0_wrd [7]),
	.I2(\sdrc_top_inst/U1/n245_32 ),
	.F(\sdrc_top_inst/U1/n98_16 )
);
defparam \sdrc_top_inst/U1/n98_s12 .INIT=8'h2B;
LUT4 \sdrc_top_inst/U1/n645_s11  (
	.I0(\sdrc_top_inst/U1/n554_30 ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ),
	.I2(\sdrc_top_inst/U1/n645_17 ),
	.I3(\sdrc_top_inst/ctrl_fsm_rd_n ),
	.F(\sdrc_top_inst/U1/n645_16 )
);
defparam \sdrc_top_inst/U1/n645_s11 .INIT=16'hF400;
LUT4 \sdrc_top_inst/U1/n642_s12  (
	.I0(\sdrc_top_inst/U1/n554_30 ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.F(\sdrc_top_inst/U1/n642_17 )
);
defparam \sdrc_top_inst/U1/n642_s12 .INIT=16'h0BBB;
LUT4 \sdrc_top_inst/U1/n570_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_busy_n ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I2(\sdrc_top_inst/ctrl_fsm_wrd_done ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ),
	.F(\sdrc_top_inst/U1/n570_13 )
);
defparam \sdrc_top_inst/U1/n570_s9 .INIT=16'h00BF;
LUT4 \sdrc_top_inst/U1/n570_s10  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_bk [1]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [20]),
	.F(\sdrc_top_inst/U1/n570_14 )
);
defparam \sdrc_top_inst/U1/n570_s10 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n572_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_bk [0]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [19]),
	.F(\sdrc_top_inst/U1/n572_13 )
);
defparam \sdrc_top_inst/U1/n572_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n574_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [10]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [18]),
	.F(\sdrc_top_inst/U1/n574_13 )
);
defparam \sdrc_top_inst/U1/n574_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n576_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [9]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [17]),
	.F(\sdrc_top_inst/U1/n576_13 )
);
defparam \sdrc_top_inst/U1/n576_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n578_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [8]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [16]),
	.F(\sdrc_top_inst/U1/n578_13 )
);
defparam \sdrc_top_inst/U1/n578_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n580_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [7]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [15]),
	.F(\sdrc_top_inst/U1/n580_13 )
);
defparam \sdrc_top_inst/U1/n580_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n582_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [6]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [14]),
	.F(\sdrc_top_inst/U1/n582_13 )
);
defparam \sdrc_top_inst/U1/n582_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n584_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [5]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [13]),
	.F(\sdrc_top_inst/U1/n584_13 )
);
defparam \sdrc_top_inst/U1/n584_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n586_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [4]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [12]),
	.F(\sdrc_top_inst/U1/n586_13 )
);
defparam \sdrc_top_inst/U1/n586_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n588_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [3]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [11]),
	.F(\sdrc_top_inst/U1/n588_13 )
);
defparam \sdrc_top_inst/U1/n588_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n590_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [2]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [10]),
	.F(\sdrc_top_inst/U1/n590_13 )
);
defparam \sdrc_top_inst/U1/n590_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n592_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [1]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [9]),
	.F(\sdrc_top_inst/U1/n592_13 )
);
defparam \sdrc_top_inst/U1/n592_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n594_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_addr_row [0]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [8]),
	.F(\sdrc_top_inst/U1/n594_13 )
);
defparam \sdrc_top_inst/U1/n594_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n625_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_data_len [7]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Data_len_0_wrd [7]),
	.F(\sdrc_top_inst/U1/n625_13 )
);
defparam \sdrc_top_inst/U1/n625_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n627_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_data_len [6]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Data_len_0_wrd [6]),
	.F(\sdrc_top_inst/U1/n627_13 )
);
defparam \sdrc_top_inst/U1/n627_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n629_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_data_len [5]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Data_len_0_wrd [5]),
	.F(\sdrc_top_inst/U1/n629_13 )
);
defparam \sdrc_top_inst/U1/n629_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n631_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_data_len [4]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Data_len_0_wrd [4]),
	.F(\sdrc_top_inst/U1/n631_13 )
);
defparam \sdrc_top_inst/U1/n631_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n633_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_data_len [3]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Data_len_0_wrd [3]),
	.F(\sdrc_top_inst/U1/n633_13 )
);
defparam \sdrc_top_inst/U1/n633_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n635_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_data_len [2]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Data_len_0_wrd [2]),
	.F(\sdrc_top_inst/U1/n635_13 )
);
defparam \sdrc_top_inst/U1/n635_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n637_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_data_len [1]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Data_len_0_wrd [1]),
	.F(\sdrc_top_inst/U1/n637_13 )
);
defparam \sdrc_top_inst/U1/n637_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n639_s9  (
	.I0(\sdrc_top_inst/ctrl_fsm_data_len [0]),
	.I1(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/Data_len_0_wrd [0]),
	.F(\sdrc_top_inst/U1/n639_13 )
);
defparam \sdrc_top_inst/U1/n639_s9 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n547_s17  (
	.I0(\sdrc_top_inst/U1/Double_wrd_flag ),
	.I1(\sdrc_top_inst/U1/n547_24 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/ctrl_fsm_wrd_done ),
	.F(\sdrc_top_inst/U1/n547_21 )
);
defparam \sdrc_top_inst/U1/n547_s17 .INIT=16'h77F0;
LUT4 \sdrc_top_inst/U1/n547_s19  (
	.I0(O_sdrc_init_done),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_READ_10 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WAITING ),
	.F(\sdrc_top_inst/U1/n547_23 )
);
defparam \sdrc_top_inst/U1/n547_s19 .INIT=16'h05CF;
LUT3 \sdrc_top_inst/U1/n550_s25  (
	.I0(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [2]),
	.I1(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [1]),
	.I2(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0]),
	.F(\sdrc_top_inst/U1/n550_29 )
);
defparam \sdrc_top_inst/U1/n550_s25 .INIT=8'h40;
LUT3 \sdrc_top_inst/U1/n554_s26  (
	.I0(\sdrc_top_inst/ctrl_fsm_busy_n ),
	.I1(\sdrc_top_inst/ctrl_fsm_wrd_done ),
	.I2(\sdrc_top_inst/U1/Double_wrd_flag ),
	.F(\sdrc_top_inst/U1/n554_30 )
);
defparam \sdrc_top_inst/U1/n554_s26 .INIT=8'h40;
LUT3 \sdrc_top_inst/U1/n559_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.I2(\sdrc_top_inst/U1/Sdrc_rd_n_i_reg ),
	.F(\sdrc_top_inst/U1/n559_19 )
);
defparam \sdrc_top_inst/U1/n559_s14 .INIT=8'h80;
LUT4 \sdrc_top_inst/U1/n648_s13  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [5]),
	.I1(\sdrc_top_inst/U1/n648_21 ),
	.I2(\sdrc_top_inst/U1/n648_18 ),
	.I3(\sdrc_top_inst/U1/n663_16 ),
	.F(\sdrc_top_inst/U1/n648_19 )
);
defparam \sdrc_top_inst/U1/n648_s13 .INIT=16'hF800;
LUT2 \sdrc_top_inst/U1/n648_s14  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [5]),
	.I1(\sdrc_top_inst/U1/n654_18 ),
	.F(\sdrc_top_inst/U1/n648_20 )
);
defparam \sdrc_top_inst/U1/n648_s14 .INIT=4'h8;
LUT4 \sdrc_top_inst/U1/n657_s11  (
	.I0(\sdrc_top_inst/U1/n657_21 ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I2(\sdrc_top_inst/U1/n657_23 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.F(\sdrc_top_inst/U1/n657_16 )
);
defparam \sdrc_top_inst/U1/n657_s11 .INIT=16'hB0BB;
LUT4 \sdrc_top_inst/U1/n657_s12  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I1(\sdrc_top_inst/U1/n657_21 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I3(\sdrc_top_inst/U1/n657_23 ),
	.F(\sdrc_top_inst/U1/n657_17 )
);
defparam \sdrc_top_inst/U1/n657_s12 .INIT=16'h0777;
LUT3 \sdrc_top_inst/U1/n663_s11  (
	.I0(\sdrc_top_inst/U1/O_ctrl_fsm_data_31_9 ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I2(\sdrc_top_inst/U1/n95_24 ),
	.F(\sdrc_top_inst/U1/n663_16 )
);
defparam \sdrc_top_inst/U1/n663_s11 .INIT=8'h07;
LUT2 \sdrc_top_inst/U1/n663_s12  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [1]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [0]),
	.F(\sdrc_top_inst/U1/n663_17 )
);
defparam \sdrc_top_inst/U1/n663_s12 .INIT=4'h8;
LUT3 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_s5  (
	.I0(\sdrc_top_inst/ctrl_fsm_wrd_done ),
	.I1(\sdrc_top_inst/ctrl_fsm_busy_n ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_s5 .INIT=8'hD0;
LUT4 \sdrc_top_inst/U1/n984_s4  (
	.I0(\sdrc_top_inst/U1/n984_11 ),
	.I1(\sdrc_top_inst/U1/n984_12 ),
	.I2(\sdrc_top_inst/U1/n984_13 ),
	.I3(\sdrc_top_inst/U1/n984_14 ),
	.F(\sdrc_top_inst/U1/n984_7 )
);
defparam \sdrc_top_inst/U1/n984_s4 .INIT=16'h4F00;
LUT4 \sdrc_top_inst/U1/n984_s5  (
	.I0(\sdrc_top_inst/U1/n986_4 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [4]),
	.I2(\sdrc_top_inst/U1/n985_6 ),
	.I3(\sdrc_top_inst/U1/Sdrc_data_len_i [5]),
	.F(\sdrc_top_inst/U1/n984_8 )
);
defparam \sdrc_top_inst/U1/n984_s5 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n984_s6  (
	.I0(\sdrc_top_inst/U1/Sdrc_data_len_i [5]),
	.I1(\sdrc_top_inst/U1/n985_6 ),
	.I2(\sdrc_top_inst/U1/Sdrc_data_len_i [6]),
	.I3(\sdrc_top_inst/U1/n984_16 ),
	.F(\sdrc_top_inst/U1/n984_9 )
);
defparam \sdrc_top_inst/U1/n984_s6 .INIT=16'hEEE0;
LUT4 \sdrc_top_inst/U1/n984_s7  (
	.I0(\sdrc_top_inst/U1/n984_16 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [6]),
	.I2(\sdrc_top_inst/U1/n983_6 ),
	.I3(\sdrc_top_inst/U1/Sdrc_data_len_i [7]),
	.F(\sdrc_top_inst/U1/n984_10 )
);
defparam \sdrc_top_inst/U1/n984_s7 .INIT=16'h0777;
LUT3 \sdrc_top_inst/U1/O_ctrl_fsm_data_31_s7  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [7]),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [7]),
	.I2(\sdrc_top_inst/U1/n435_32 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_data_31_9 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_data_31_s7 .INIT=8'h2B;
LUT3 \sdrc_top_inst/U1/n95_s15  (
	.I0(\sdrc_top_inst/U1/Count_buffer_rd [2]),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [1]),
	.I2(\sdrc_top_inst/U1/Count_buffer_rd [0]),
	.F(\sdrc_top_inst/U1/n95_20 )
);
defparam \sdrc_top_inst/U1/n95_s15 .INIT=8'h80;
LUT4 \sdrc_top_inst/U1/n98_s13  (
	.I0(\sdrc_top_inst/U1/Count_buffer_wr [0]),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [0]),
	.I2(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/n98_17 )
);
defparam \sdrc_top_inst/U1/n98_s13 .INIT=16'hCA00;
LUT3 \sdrc_top_inst/U1/n645_s12  (
	.I0(\sdrc_top_inst/U1/Sdrc_rd_n_i_reg ),
	.I1(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/n645_17 )
);
defparam \sdrc_top_inst/U1/n645_s12 .INIT=8'hB0;
LUT2 \sdrc_top_inst/U1/n547_s20  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_READ_2_WAIT ),
	.F(\sdrc_top_inst/U1/n547_24 )
);
defparam \sdrc_top_inst/U1/n547_s20 .INIT=4'h1;
LUT3 \sdrc_top_inst/U1/n648_s15  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [4]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [3]),
	.I2(\sdrc_top_inst/U1/n648_22 ),
	.F(\sdrc_top_inst/U1/n648_21 )
);
defparam \sdrc_top_inst/U1/n648_s15 .INIT=8'h80;
LUT4 \sdrc_top_inst/U1/n984_s8  (
	.I0(\sdrc_top_inst/U1/n990_4 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [0]),
	.I2(\sdrc_top_inst/U1/n989_4 ),
	.I3(\sdrc_top_inst/U1/Sdrc_data_len_i [1]),
	.F(\sdrc_top_inst/U1/n984_11 )
);
defparam \sdrc_top_inst/U1/n984_s8 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n984_s9  (
	.I0(\sdrc_top_inst/U1/Sdrc_data_len_i [1]),
	.I1(\sdrc_top_inst/U1/n989_4 ),
	.I2(\sdrc_top_inst/U1/Sdrc_data_len_i [2]),
	.I3(\sdrc_top_inst/U1/n988_4 ),
	.F(\sdrc_top_inst/U1/n984_12 )
);
defparam \sdrc_top_inst/U1/n984_s9 .INIT=16'hEEE0;
LUT4 \sdrc_top_inst/U1/n984_s10  (
	.I0(\sdrc_top_inst/U1/n988_4 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [2]),
	.I2(\sdrc_top_inst/U1/n987_4 ),
	.I3(\sdrc_top_inst/U1/Sdrc_data_len_i [3]),
	.F(\sdrc_top_inst/U1/n984_13 )
);
defparam \sdrc_top_inst/U1/n984_s10 .INIT=16'h0777;
LUT4 \sdrc_top_inst/U1/n984_s11  (
	.I0(\sdrc_top_inst/U1/Sdrc_data_len_i [3]),
	.I1(\sdrc_top_inst/U1/n987_4 ),
	.I2(\sdrc_top_inst/U1/Sdrc_data_len_i [4]),
	.I3(\sdrc_top_inst/U1/n986_4 ),
	.F(\sdrc_top_inst/U1/n984_14 )
);
defparam \sdrc_top_inst/U1/n984_s11 .INIT=16'hEEE0;
LUT3 \sdrc_top_inst/U1/n648_s16  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [2]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [1]),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [0]),
	.F(\sdrc_top_inst/U1/n648_22 )
);
defparam \sdrc_top_inst/U1/n648_s16 .INIT=8'h80;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_s6  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [7]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I3(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_9 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_s6 .INIT=16'h8F00;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_6_s5  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [6]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I3(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_6_8 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_6_s5 .INIT=16'h8F00;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_5_s5  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [5]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I3(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_5_8 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_5_s5 .INIT=16'h8F00;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_4_s5  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [4]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I3(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_4_8 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_4_s5 .INIT=16'h8F00;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_3_s5  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [3]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I3(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_3_8 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_3_s5 .INIT=16'h8F00;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_2_s5  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [2]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I3(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_2_8 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_2_s5 .INIT=16'h8F00;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_1_s5  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [1]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I3(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_1_8 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_1_s5 .INIT=16'h8F00;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_0_s5  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [0]),
	.I2(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_7 ),
	.I3(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_0_8 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_0_s5 .INIT=16'h8F00;
LUT4 \sdrc_top_inst/U1/n654_s12  (
	.I0(\sdrc_top_inst/U1/O_ctrl_fsm_data_31_8 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [4]),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [3]),
	.I3(\sdrc_top_inst/U1/n648_22 ),
	.F(\sdrc_top_inst/U1/n654_18 )
);
defparam \sdrc_top_inst/U1/n654_s12 .INIT=16'h4000;
LUT4 \sdrc_top_inst/U1/n96_s13  (
	.I0(\sdrc_top_inst/U1/n95_24 ),
	.I1(\sdrc_top_inst/U1/Count_buffer_rd [2]),
	.I2(\sdrc_top_inst/U1/Count_buffer_rd [1]),
	.I3(\sdrc_top_inst/U1/Count_buffer_rd [0]),
	.F(\sdrc_top_inst/U1/n96_18 )
);
defparam \sdrc_top_inst/U1/n96_s13 .INIT=16'h4000;
LUT4 \sdrc_top_inst/U1/n657_s15  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [7]),
	.I1(\sdrc_top_inst/U1/Data_len_1_wrd [7]),
	.I2(\sdrc_top_inst/U1/n435_32 ),
	.I3(\sdrc_top_inst/U1/n648_22 ),
	.F(\sdrc_top_inst/U1/n657_21 )
);
defparam \sdrc_top_inst/U1/n657_s15 .INIT=16'hD400;
LUT4 \sdrc_top_inst/U1/n559_s16  (
	.I0(\sdrc_top_inst/ctrl_fsm_wrd_done ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_READ_2_WAIT ),
	.I3(\sdrc_top_inst/U1/User_busy_flag_n ),
	.F(\sdrc_top_inst/U1/n559_22 )
);
defparam \sdrc_top_inst/U1/n559_s16 .INIT=16'h5400;
LUT4 \sdrc_top_inst/U1/n547_s21  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_READ_2_WAIT ),
	.F(\sdrc_top_inst/U1/n547_26 )
);
defparam \sdrc_top_inst/U1/n547_s21 .INIT=16'h0001;
LUT4 \sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_s4  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ),
	.I3(I_sdrc_rst_n),
	.F(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_s4 .INIT=16'hFE00;
LUT4 \sdrc_top_inst/U1/n562_s16  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ),
	.I3(\sdrc_top_inst/U1/n562_24 ),
	.F(\sdrc_top_inst/U1/n562_22 )
);
defparam \sdrc_top_inst/U1/n562_s16 .INIT=16'hFEFF;
LUT4 \sdrc_top_inst/U1/n657_s16  (
	.I0(\sdrc_top_inst/U1/n98_16 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [2]),
	.I2(\sdrc_top_inst/U1/Count_data_len_0_wr [1]),
	.I3(\sdrc_top_inst/U1/Count_data_len_0_wr [0]),
	.F(\sdrc_top_inst/U1/n657_23 )
);
defparam \sdrc_top_inst/U1/n657_s16 .INIT=16'h4000;
LUT4 \sdrc_top_inst/U1/n985_s2  (
	.I0(I_sdrc_addr[5]),
	.I1(\sdrc_top_inst/U1/Column_remain_len_wrd [5]),
	.I2(I_sdrc_wr_n),
	.I3(I_sdrc_rd_n),
	.F(\sdrc_top_inst/U1/n985_6 )
);
defparam \sdrc_top_inst/U1/n985_s2 .INIT=16'h3AAA;
LUT4 \sdrc_top_inst/U1/n984_s12  (
	.I0(I_sdrc_addr[6]),
	.I1(\sdrc_top_inst/U1/Column_remain_len_wrd [6]),
	.I2(I_sdrc_wr_n),
	.I3(I_sdrc_rd_n),
	.F(\sdrc_top_inst/U1/n984_16 )
);
defparam \sdrc_top_inst/U1/n984_s12 .INIT=16'h3AAA;
LUT4 \sdrc_top_inst/U1/n983_s2  (
	.I0(I_sdrc_addr[7]),
	.I1(\sdrc_top_inst/U1/Column_remain_len_wrd [7]),
	.I2(I_sdrc_wr_n),
	.I3(I_sdrc_rd_n),
	.F(\sdrc_top_inst/U1/n983_6 )
);
defparam \sdrc_top_inst/U1/n983_s2 .INIT=16'h3AAA;
LUT3 \sdrc_top_inst/U1/n1714_s2  (
	.I0(I_sdrc_wr_n),
	.I1(I_sdrc_rd_n),
	.I2(I_sdrc_rst_n),
	.F(\sdrc_top_inst/U1/n1714_6 )
);
defparam \sdrc_top_inst/U1/n1714_s2 .INIT=8'h70;
LUT4 \sdrc_top_inst/U1/n556_s26  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I1(\sdrc_top_inst/ctrl_fsm_busy_n ),
	.I2(\sdrc_top_inst/ctrl_fsm_wrd_done ),
	.I3(\sdrc_top_inst/U1/Double_wrd_flag ),
	.F(\sdrc_top_inst/U1/n556_31 )
);
defparam \sdrc_top_inst/U1/n556_s26 .INIT=16'h2000;
LUT4 \sdrc_top_inst/U1/n554_s27  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT ),
	.I1(\sdrc_top_inst/ctrl_fsm_busy_n ),
	.I2(\sdrc_top_inst/ctrl_fsm_wrd_done ),
	.I3(\sdrc_top_inst/U1/Double_wrd_flag ),
	.F(\sdrc_top_inst/U1/n554_32 )
);
defparam \sdrc_top_inst/U1/n554_s27 .INIT=16'h2000;
LUT4 \sdrc_top_inst/U1/n562_s17  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_READ ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_READ_2 ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT ),
	.F(\sdrc_top_inst/U1/n562_24 )
);
defparam \sdrc_top_inst/U1/n562_s17 .INIT=16'h0001;
LUT4 \sdrc_top_inst/U1/n642_s13  (
	.I0(\sdrc_top_inst/U1/n642_17 ),
	.I1(\sdrc_top_inst/ctrl_fsm_wr_n ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT ),
	.F(\sdrc_top_inst/U1/n642_19 )
);
defparam \sdrc_top_inst/U1/n642_s13 .INIT=16'hFFF4;
LUT4 \sdrc_top_inst/U1/n642_s14  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT ),
	.F(\sdrc_top_inst/U1/n642_21 )
);
defparam \sdrc_top_inst/U1/n642_s14 .INIT=16'hFFFE;
LUT4 \sdrc_top_inst/U1/n555_s24  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_READ_2 ),
	.I1(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [2]),
	.I2(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [1]),
	.I3(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0]),
	.F(\sdrc_top_inst/U1/n555_29 )
);
defparam \sdrc_top_inst/U1/n555_s24 .INIT=16'h2000;
LUT4 \sdrc_top_inst/U1/n553_s24  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_READ ),
	.I1(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [2]),
	.I2(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [1]),
	.I3(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0]),
	.F(\sdrc_top_inst/U1/n553_29 )
);
defparam \sdrc_top_inst/U1/n553_s24 .INIT=16'h2000;
LUT4 \sdrc_top_inst/U1/n551_s24  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT ),
	.I1(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [2]),
	.I2(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [1]),
	.I3(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0]),
	.F(\sdrc_top_inst/U1/n551_29 )
);
defparam \sdrc_top_inst/U1/n551_s24 .INIT=16'h2000;
LUT4 \sdrc_top_inst/U1/n550_s26  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT ),
	.I1(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [2]),
	.I2(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [1]),
	.I3(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0]),
	.F(\sdrc_top_inst/U1/n550_31 )
);
defparam \sdrc_top_inst/U1/n550_s26 .INIT=16'h2000;
LUT4 \sdrc_top_inst/U1/n648_s18  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT ),
	.I2(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.F(\sdrc_top_inst/U1/n648_26 )
);
defparam \sdrc_top_inst/U1/n648_s18 .INIT=16'hFFFE;
LUT4 \sdrc_top_inst/U1/n95_s16  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I2(\sdrc_top_inst/U1/n95_16 ),
	.I3(\sdrc_top_inst/U1/n95_17 ),
	.F(\sdrc_top_inst/U1/n95_22 )
);
defparam \sdrc_top_inst/U1/n95_s16 .INIT=16'hFF0E;
LUT4 \sdrc_top_inst/U1/n95_s17  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [7]),
	.I1(\sdrc_top_inst/U1/Data_len_0_wrd [7]),
	.I2(\sdrc_top_inst/U1/n245_32 ),
	.I3(\sdrc_top_inst/U1/User_model_state.STATE_WRITE ),
	.F(\sdrc_top_inst/U1/n95_24 )
);
defparam \sdrc_top_inst/U1/n95_s17 .INIT=16'h2B00;
LUT4 \sdrc_top_inst/U1/n95_s18  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 ),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [7]),
	.I2(\sdrc_top_inst/U1/Data_len_0_wrd [7]),
	.I3(\sdrc_top_inst/U1/n245_32 ),
	.F(\sdrc_top_inst/U1/n95_26 )
);
defparam \sdrc_top_inst/U1/n95_s18 .INIT=16'h0445;
LUT3 \sdrc_top_inst/U1/n982_s18  (
	.I0(\sdrc_top_inst/U1/n984_5 ),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [7]),
	.I2(\sdrc_top_inst/U1/n983_6 ),
	.F(\sdrc_top_inst/U1/n982_24 )
);
defparam \sdrc_top_inst/U1/n982_s18 .INIT=8'h54;
LUT2 \sdrc_top_inst/U1/n1692_s1  (
	.I0(I_sdrc_rst_n),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.F(\sdrc_top_inst/U1/n1692_5 )
);
defparam \sdrc_top_inst/U1/n1692_s1 .INIT=4'h8;
LUT3 \sdrc_top_inst/U1/n559_s17  (
	.I0(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_WAITING ),
	.I2(\sdrc_top_inst/U1/n547_26 ),
	.F(\sdrc_top_inst/U1/n559_24 )
);
defparam \sdrc_top_inst/U1/n559_s17 .INIT=8'hEF;
LUT4 \sdrc_top_inst/U1/n651_s11  (
	.I0(\sdrc_top_inst/U1/Count_data_len_0_wr [5]),
	.I1(\sdrc_top_inst/U1/n654_18 ),
	.I2(\sdrc_top_inst/U1/n648_19 ),
	.I3(\sdrc_top_inst/U1/Count_data_len_0_wr [6]),
	.F(\sdrc_top_inst/U1/n651_17 )
);
defparam \sdrc_top_inst/U1/n651_s11 .INIT=16'h0F88;
LUT4 \sdrc_top_inst/U1/n129_s5  (
	.I0(I_sdrc_rst_n),
	.I1(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.I2(\sdrc_top_inst/U1/Addr_row_reg [0]),
	.I3(\sdrc_top_inst/U1/Sdrc_addr_i [8]),
	.F(\sdrc_top_inst/U1/n129_13 )
);
defparam \sdrc_top_inst/U1/n129_s5 .INIT=16'h70F8;
DFFC \sdrc_top_inst/U1/Count_buffer_wr_3_s0  (
	.D(\sdrc_top_inst/U1/n11_4 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_buffer_wr [3])
);
defparam \sdrc_top_inst/U1/Count_buffer_wr_3_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U1/Count_buffer_wr_2_s0  (
	.D(\sdrc_top_inst/U1/n12_4 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_buffer_wr [2])
);
defparam \sdrc_top_inst/U1/Count_buffer_wr_2_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U1/Count_buffer_wr_1_s0  (
	.D(\sdrc_top_inst/U1/n13_4 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_buffer_wr [1])
);
defparam \sdrc_top_inst/U1/Count_buffer_wr_1_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U1/Count_buffer_wr_0_s0  (
	.D(\sdrc_top_inst/U1/n14_6 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_buffer_wr [0])
);
defparam \sdrc_top_inst/U1/Count_buffer_wr_0_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/O_ctrl_double_wrd_flag_s0  (
	.D(\sdrc_top_inst/U1/n1594_5 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/ctrl_double_wrd_flag )
);
defparam \sdrc_top_inst/U1/O_ctrl_double_wrd_flag_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U1/User_model_state.STATE_IDLE_s0  (
	.D(\sdrc_top_inst/U1/n547_20 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_IDLE )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_IDLE_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_s0  (
	.D(\sdrc_top_inst/U1/n570_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_bk [1])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_0_s0  (
	.D(\sdrc_top_inst/U1/n572_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_bk [0])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_0_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_10_s0  (
	.D(\sdrc_top_inst/U1/n574_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [10])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_10_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_9_s0  (
	.D(\sdrc_top_inst/U1/n576_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [9])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_9_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_8_s0  (
	.D(\sdrc_top_inst/U1/n578_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [8])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_8_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_7_s0  (
	.D(\sdrc_top_inst/U1/n580_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [7])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_7_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_6_s0  (
	.D(\sdrc_top_inst/U1/n582_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [6])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_6_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_5_s0  (
	.D(\sdrc_top_inst/U1/n584_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [5])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_5_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_4_s0  (
	.D(\sdrc_top_inst/U1/n586_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [4])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_4_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_3_s0  (
	.D(\sdrc_top_inst/U1/n588_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [3])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_3_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_2_s0  (
	.D(\sdrc_top_inst/U1/n590_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [2])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_2_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_1_s0  (
	.D(\sdrc_top_inst/U1/n592_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [1])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_1_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_0_s0  (
	.D(\sdrc_top_inst/U1/n594_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_row [0])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_row_0_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_s0  (
	.D(\sdrc_top_inst/U1/n596_20 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_9 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_col [7])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_7_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_6_s0  (
	.D(\sdrc_top_inst/U1/n598_20 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_6_8 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_col [6])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_6_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_5_s0  (
	.D(\sdrc_top_inst/U1/n600_20 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_5_8 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_col [5])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_5_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_4_s0  (
	.D(\sdrc_top_inst/U1/n602_20 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_4_8 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_col [4])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_4_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_3_s0  (
	.D(\sdrc_top_inst/U1/n604_20 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_3_8 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_col [3])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_3_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_2_s0  (
	.D(\sdrc_top_inst/U1/n606_20 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_2_8 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_col [2])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_2_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_1_s0  (
	.D(\sdrc_top_inst/U1/n608_20 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_1_8 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_col [1])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_1_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_0_s0  (
	.D(\sdrc_top_inst/U1/n610_20 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_col_0_8 ),
	.Q(\sdrc_top_inst/ctrl_fsm_addr_col [0])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_addr_col_0_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Addr_row_reg_10_s0  (
	.D(\sdrc_top_inst/U1/n119_1 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1692_5 ),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [10])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_10_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Addr_row_reg_9_s0  (
	.D(\sdrc_top_inst/U1/n120_1 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1692_5 ),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [9])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_9_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Addr_row_reg_8_s0  (
	.D(\sdrc_top_inst/U1/n121_1 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1692_5 ),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [8])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_8_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Addr_row_reg_7_s0  (
	.D(\sdrc_top_inst/U1/n122_1 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1692_5 ),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [7])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_7_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Addr_row_reg_6_s0  (
	.D(\sdrc_top_inst/U1/n123_1 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1692_5 ),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [6])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_6_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Addr_row_reg_5_s0  (
	.D(\sdrc_top_inst/U1/n124_1 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1692_5 ),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [5])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_5_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Addr_row_reg_4_s0  (
	.D(\sdrc_top_inst/U1/n125_1 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1692_5 ),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [4])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_4_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Addr_row_reg_3_s0  (
	.D(\sdrc_top_inst/U1/n126_1 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1692_5 ),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [3])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_3_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Addr_row_reg_2_s0  (
	.D(\sdrc_top_inst/U1/n127_1 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1692_5 ),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [2])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_2_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Addr_row_reg_1_s0  (
	.D(\sdrc_top_inst/U1/n128_1 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1692_5 ),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [1])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_1_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Addr_bank_reg_1_s0  (
	.D(\sdrc_top_inst/U1/n117_1 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1692_5 ),
	.Q(\sdrc_top_inst/U1/Addr_bank_reg [1])
);
defparam \sdrc_top_inst/U1/Addr_bank_reg_1_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Addr_bank_reg_0_s0  (
	.D(\sdrc_top_inst/U1/n118_1 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1692_5 ),
	.Q(\sdrc_top_inst/U1/Addr_bank_reg [0])
);
defparam \sdrc_top_inst/U1/Addr_bank_reg_0_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_7_s0  (
	.D(\sdrc_top_inst/U1/n625_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_data_len [7])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_7_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_6_s0  (
	.D(\sdrc_top_inst/U1/n627_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_data_len [6])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_6_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_5_s0  (
	.D(\sdrc_top_inst/U1/n629_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_data_len [5])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_5_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_4_s0  (
	.D(\sdrc_top_inst/U1/n631_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_data_len [4])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_4_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_3_s0  (
	.D(\sdrc_top_inst/U1/n633_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_data_len [3])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_3_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_2_s0  (
	.D(\sdrc_top_inst/U1/n635_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_data_len [2])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_2_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_1_s0  (
	.D(\sdrc_top_inst/U1/n637_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_data_len [1])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_1_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_0_s0  (
	.D(\sdrc_top_inst/U1/n639_12 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_ctrl_fsm_addr_bk_1_7 ),
	.Q(\sdrc_top_inst/ctrl_fsm_data_len [0])
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_burst_num_0_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U1/O_sdrc_rd_flag_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data_valid ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(O_sdrc_rd_valid)
);
defparam \sdrc_top_inst/U1/O_sdrc_rd_flag_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U1/Double_wrd_flag_s0  (
	.D(\sdrc_top_inst/U1/n982_24 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Double_wrd_flag )
);
defparam \sdrc_top_inst/U1/Double_wrd_flag_s0 .INIT=1'b0;
DFFP \sdrc_top_inst/U1/Sdrc_wr_n_i_s0  (
	.D(I_sdrc_wr_n),
	.CLK(I_sdrc_clk),
	.PRESET(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_wr_n_i )
);
defparam \sdrc_top_inst/U1/Sdrc_wr_n_i_s0 .INIT=1'b1;
DFFP \sdrc_top_inst/U1/Sdrc_rd_n_i_s0  (
	.D(I_sdrc_rd_n),
	.CLK(I_sdrc_clk),
	.PRESET(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_rd_n_i )
);
defparam \sdrc_top_inst/U1/Sdrc_rd_n_i_s0 .INIT=1'b1;
DFFE \sdrc_top_inst/U1/O_user_data_31_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [31]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[31])
);
defparam \sdrc_top_inst/U1/O_user_data_31_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_30_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [30]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[30])
);
defparam \sdrc_top_inst/U1/O_user_data_30_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_29_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [29]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[29])
);
defparam \sdrc_top_inst/U1/O_user_data_29_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_28_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [28]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[28])
);
defparam \sdrc_top_inst/U1/O_user_data_28_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_27_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [27]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[27])
);
defparam \sdrc_top_inst/U1/O_user_data_27_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_26_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [26]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[26])
);
defparam \sdrc_top_inst/U1/O_user_data_26_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_25_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [25]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[25])
);
defparam \sdrc_top_inst/U1/O_user_data_25_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_24_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [24]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[24])
);
defparam \sdrc_top_inst/U1/O_user_data_24_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_23_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [23]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[23])
);
defparam \sdrc_top_inst/U1/O_user_data_23_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_22_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [22]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[22])
);
defparam \sdrc_top_inst/U1/O_user_data_22_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_21_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [21]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[21])
);
defparam \sdrc_top_inst/U1/O_user_data_21_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_20_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [20]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[20])
);
defparam \sdrc_top_inst/U1/O_user_data_20_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_19_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [19]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[19])
);
defparam \sdrc_top_inst/U1/O_user_data_19_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_18_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [18]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[18])
);
defparam \sdrc_top_inst/U1/O_user_data_18_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_17_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [17]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[17])
);
defparam \sdrc_top_inst/U1/O_user_data_17_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_16_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [16]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[16])
);
defparam \sdrc_top_inst/U1/O_user_data_16_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_15_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [15]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[15])
);
defparam \sdrc_top_inst/U1/O_user_data_15_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_14_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [14]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[14])
);
defparam \sdrc_top_inst/U1/O_user_data_14_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_13_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [13]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[13])
);
defparam \sdrc_top_inst/U1/O_user_data_13_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_12_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [12]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[12])
);
defparam \sdrc_top_inst/U1/O_user_data_12_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_11_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [11]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[11])
);
defparam \sdrc_top_inst/U1/O_user_data_11_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_10_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [10]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[10])
);
defparam \sdrc_top_inst/U1/O_user_data_10_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_9_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [9]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[9])
);
defparam \sdrc_top_inst/U1/O_user_data_9_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_8_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [8]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[8])
);
defparam \sdrc_top_inst/U1/O_user_data_8_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_7_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [7]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[7])
);
defparam \sdrc_top_inst/U1/O_user_data_7_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_6_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [6]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[6])
);
defparam \sdrc_top_inst/U1/O_user_data_6_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_5_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [5]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[5])
);
defparam \sdrc_top_inst/U1/O_user_data_5_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_4_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [4]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[4])
);
defparam \sdrc_top_inst/U1/O_user_data_4_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_3_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [3]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[3])
);
defparam \sdrc_top_inst/U1/O_user_data_3_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_2_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [2]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[2])
);
defparam \sdrc_top_inst/U1/O_user_data_2_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_1_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [1]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[1])
);
defparam \sdrc_top_inst/U1/O_user_data_1_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/O_user_data_0_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_data1 [0]),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_data[0])
);
defparam \sdrc_top_inst/U1/O_user_data_0_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/sdrc_init_done_done_s0  (
	.D(\sdrc_top_inst/ctrl_fsm_init ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(O_sdrc_init_done)
);
defparam \sdrc_top_inst/U1/sdrc_init_done_done_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_wr_n_i_reg_s0  (
	.D(\sdrc_top_inst/U1/Sdrc_wr_n_i ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Sdrc_wr_n_i_reg )
);
defparam \sdrc_top_inst/U1/Sdrc_wr_n_i_reg_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_rd_n_i_reg_s0  (
	.D(\sdrc_top_inst/U1/Sdrc_rd_n_i ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Sdrc_rd_n_i_reg )
);
defparam \sdrc_top_inst/U1/Sdrc_rd_n_i_reg_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_data_len_i_7_s0  (
	.D(I_sdrc_data_len[7]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_data_len_i [7])
);
defparam \sdrc_top_inst/U1/Sdrc_data_len_i_7_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_data_len_i_6_s0  (
	.D(I_sdrc_data_len[6]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_data_len_i [6])
);
defparam \sdrc_top_inst/U1/Sdrc_data_len_i_6_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_data_len_i_5_s0  (
	.D(I_sdrc_data_len[5]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_data_len_i [5])
);
defparam \sdrc_top_inst/U1/Sdrc_data_len_i_5_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_data_len_i_4_s0  (
	.D(I_sdrc_data_len[4]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_data_len_i [4])
);
defparam \sdrc_top_inst/U1/Sdrc_data_len_i_4_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_data_len_i_3_s0  (
	.D(I_sdrc_data_len[3]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_data_len_i [3])
);
defparam \sdrc_top_inst/U1/Sdrc_data_len_i_3_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_data_len_i_2_s0  (
	.D(I_sdrc_data_len[2]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_data_len_i [2])
);
defparam \sdrc_top_inst/U1/Sdrc_data_len_i_2_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_data_len_i_1_s0  (
	.D(I_sdrc_data_len[1]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_data_len_i [1])
);
defparam \sdrc_top_inst/U1/Sdrc_data_len_i_1_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_data_len_i_0_s0  (
	.D(I_sdrc_data_len[0]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_data_len_i [0])
);
defparam \sdrc_top_inst/U1/Sdrc_data_len_i_0_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_20_s0  (
	.D(I_sdrc_addr[20]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [20])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_20_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_19_s0  (
	.D(I_sdrc_addr[19]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [19])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_19_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_18_s0  (
	.D(I_sdrc_addr[18]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [18])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_18_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_17_s0  (
	.D(I_sdrc_addr[17]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [17])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_17_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_16_s0  (
	.D(I_sdrc_addr[16]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [16])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_16_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_15_s0  (
	.D(I_sdrc_addr[15]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [15])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_15_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_14_s0  (
	.D(I_sdrc_addr[14]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [14])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_14_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_13_s0  (
	.D(I_sdrc_addr[13]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [13])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_13_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_12_s0  (
	.D(I_sdrc_addr[12]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [12])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_12_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_11_s0  (
	.D(I_sdrc_addr[11]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [11])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_11_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_10_s0  (
	.D(I_sdrc_addr[10]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [10])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_10_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_9_s0  (
	.D(I_sdrc_addr[9]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [9])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_9_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_8_s0  (
	.D(I_sdrc_addr[8]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [8])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_8_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_7_s0  (
	.D(I_sdrc_addr[7]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [7])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_7_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_6_s0  (
	.D(I_sdrc_addr[6]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [6])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_6_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_5_s0  (
	.D(I_sdrc_addr[5]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [5])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_5_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_4_s0  (
	.D(I_sdrc_addr[4]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [4])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_4_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_3_s0  (
	.D(I_sdrc_addr[3]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [3])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_3_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_2_s0  (
	.D(I_sdrc_addr[2]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [2])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_2_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_1_s0  (
	.D(I_sdrc_addr[1]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [1])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_1_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Sdrc_addr_i_0_s0  (
	.D(I_sdrc_addr[0]),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Sdrc_addr_i [0])
);
defparam \sdrc_top_inst/U1/Sdrc_addr_i_0_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Column_remain_len_wrd_7_s0  (
	.D(\sdrc_top_inst/U1/n1276_6 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Column_remain_len_wrd [7])
);
defparam \sdrc_top_inst/U1/Column_remain_len_wrd_7_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Column_remain_len_wrd_6_s0  (
	.D(\sdrc_top_inst/U1/n1277_6 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Column_remain_len_wrd [6])
);
defparam \sdrc_top_inst/U1/Column_remain_len_wrd_6_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Column_remain_len_wrd_5_s0  (
	.D(\sdrc_top_inst/U1/n1278_6 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Column_remain_len_wrd [5])
);
defparam \sdrc_top_inst/U1/Column_remain_len_wrd_5_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Column_remain_len_wrd_4_s0  (
	.D(\sdrc_top_inst/U1/n1279_6 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Column_remain_len_wrd [4])
);
defparam \sdrc_top_inst/U1/Column_remain_len_wrd_4_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Column_remain_len_wrd_3_s0  (
	.D(\sdrc_top_inst/U1/n1280_6 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Column_remain_len_wrd [3])
);
defparam \sdrc_top_inst/U1/Column_remain_len_wrd_3_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Column_remain_len_wrd_2_s0  (
	.D(\sdrc_top_inst/U1/n1281_6 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Column_remain_len_wrd [2])
);
defparam \sdrc_top_inst/U1/Column_remain_len_wrd_2_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Column_remain_len_wrd_1_s0  (
	.D(\sdrc_top_inst/U1/n1282_6 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Column_remain_len_wrd [1])
);
defparam \sdrc_top_inst/U1/Column_remain_len_wrd_1_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Column_remain_len_wrd_0_s0  (
	.D(\sdrc_top_inst/U1/n1283_6 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n1714_6 ),
	.Q(\sdrc_top_inst/U1/Column_remain_len_wrd [0])
);
defparam \sdrc_top_inst/U1/Column_remain_len_wrd_0_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Data_len_1_wrd_7_s0  (
	.D(\sdrc_top_inst/U1/n974_1 ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Data_len_1_wrd [7])
);
defparam \sdrc_top_inst/U1/Data_len_1_wrd_7_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Data_len_1_wrd_6_s0  (
	.D(\sdrc_top_inst/U1/n975_1 ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Data_len_1_wrd [6])
);
defparam \sdrc_top_inst/U1/Data_len_1_wrd_6_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Data_len_1_wrd_5_s0  (
	.D(\sdrc_top_inst/U1/n976_1 ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Data_len_1_wrd [5])
);
defparam \sdrc_top_inst/U1/Data_len_1_wrd_5_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Data_len_1_wrd_4_s0  (
	.D(\sdrc_top_inst/U1/n977_1 ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Data_len_1_wrd [4])
);
defparam \sdrc_top_inst/U1/Data_len_1_wrd_4_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Data_len_1_wrd_3_s0  (
	.D(\sdrc_top_inst/U1/n978_1 ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Data_len_1_wrd [3])
);
defparam \sdrc_top_inst/U1/Data_len_1_wrd_3_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Data_len_1_wrd_2_s0  (
	.D(\sdrc_top_inst/U1/n979_1 ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Data_len_1_wrd [2])
);
defparam \sdrc_top_inst/U1/Data_len_1_wrd_2_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Data_len_1_wrd_1_s0  (
	.D(\sdrc_top_inst/U1/n980_1 ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Data_len_1_wrd [1])
);
defparam \sdrc_top_inst/U1/Data_len_1_wrd_1_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Data_len_1_wrd_0_s0  (
	.D(\sdrc_top_inst/U1/n981_1 ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Data_len_1_wrd [0])
);
defparam \sdrc_top_inst/U1/Data_len_1_wrd_0_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Data_len_0_wrd_7_s0  (
	.D(\sdrc_top_inst/U1/n983_3 ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Data_len_0_wrd [7])
);
defparam \sdrc_top_inst/U1/Data_len_0_wrd_7_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Data_len_0_wrd_6_s0  (
	.D(\sdrc_top_inst/U1/n984_3 ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Data_len_0_wrd [6])
);
defparam \sdrc_top_inst/U1/Data_len_0_wrd_6_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Data_len_0_wrd_5_s0  (
	.D(\sdrc_top_inst/U1/n985_3 ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Data_len_0_wrd [5])
);
defparam \sdrc_top_inst/U1/Data_len_0_wrd_5_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Data_len_0_wrd_4_s0  (
	.D(\sdrc_top_inst/U1/n986_3 ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Data_len_0_wrd [4])
);
defparam \sdrc_top_inst/U1/Data_len_0_wrd_4_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Data_len_0_wrd_3_s0  (
	.D(\sdrc_top_inst/U1/n987_3 ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Data_len_0_wrd [3])
);
defparam \sdrc_top_inst/U1/Data_len_0_wrd_3_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Data_len_0_wrd_2_s0  (
	.D(\sdrc_top_inst/U1/n988_3 ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Data_len_0_wrd [2])
);
defparam \sdrc_top_inst/U1/Data_len_0_wrd_2_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Data_len_0_wrd_1_s0  (
	.D(\sdrc_top_inst/U1/n989_3 ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Data_len_0_wrd [1])
);
defparam \sdrc_top_inst/U1/Data_len_0_wrd_1_s0 .INIT=1'b0;
DFFE \sdrc_top_inst/U1/Data_len_0_wrd_0_s0  (
	.D(\sdrc_top_inst/U1/n990_3 ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/Data_len_0_wrd [0])
);
defparam \sdrc_top_inst/U1/Data_len_0_wrd_0_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U1/O_sdrc_busy_n_s0  (
	.D(\sdrc_top_inst/U1/n9_4 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(O_sdrc_busy_n)
);
defparam \sdrc_top_inst/U1/O_sdrc_busy_n_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/O_sdrc_wrd_ack_s2  (
	.D(\sdrc_top_inst/U1/User_model_state.STATE_IDLE ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/O_sdrc_wrd_ack_6 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(O_sdrc_wrd_ack)
);
defparam \sdrc_top_inst/U1/O_sdrc_wrd_ack_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_buffer_rd_3_s2  (
	.D(\sdrc_top_inst/U1/n95_22 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n95_13 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_buffer_rd [3])
);
defparam \sdrc_top_inst/U1/Count_buffer_rd_3_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_buffer_rd_2_s2  (
	.D(\sdrc_top_inst/U1/n96_13 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n95_13 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_buffer_rd [2])
);
defparam \sdrc_top_inst/U1/Count_buffer_rd_2_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_buffer_rd_1_s2  (
	.D(\sdrc_top_inst/U1/n97_13 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n95_13 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_buffer_rd [1])
);
defparam \sdrc_top_inst/U1/Count_buffer_rd_1_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_buffer_rd_0_s2  (
	.D(\sdrc_top_inst/U1/n98_14 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n95_13 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_buffer_rd [0])
);
defparam \sdrc_top_inst/U1/Count_buffer_rd_0_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY_2_s1  (
	.D(\sdrc_top_inst/U1/n562_18 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n562_22 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [2])
);
defparam \sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY_2_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY_1_s1  (
	.D(\sdrc_top_inst/U1/n565_16 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n562_22 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [1])
);
defparam \sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY_1_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY_0_s1  (
	.D(\sdrc_top_inst/U1/n568_19 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n562_22 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY [0])
);
defparam \sdrc_top_inst/U1/Count_ACTIVE2RW_DELAY_0_s1 .INIT=1'b0;
DFFPE \sdrc_top_inst/U1/O_ctrl_fsm_rd_n_s4  (
	.D(\sdrc_top_inst/U1/n645_15 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n645_13 ),
	.PRESET(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/ctrl_fsm_rd_n )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_rd_n_s4 .INIT=1'b1;
DFFPE \sdrc_top_inst/U1/O_ctrl_fsm_wr_n_s4  (
	.D(\sdrc_top_inst/U1/n642_19 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n642_21 ),
	.PRESET(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/ctrl_fsm_wr_n )
);
defparam \sdrc_top_inst/U1/O_ctrl_fsm_wr_n_s4 .INIT=1'b1;
DFFCE \sdrc_top_inst/U1/User_busy_flag_n_s1  (
	.D(\sdrc_top_inst/U1/n559_17 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n559_24 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/User_busy_flag_n )
);
defparam \sdrc_top_inst/U1/User_busy_flag_n_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_data_len_0_wr_7_s4  (
	.D(\sdrc_top_inst/U1/n648_17 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n648_26 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_data_len_0_wr [7])
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_7_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_data_len_0_wr_6_s4  (
	.D(\sdrc_top_inst/U1/n651_17 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n648_26 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_data_len_0_wr [6])
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_6_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_data_len_0_wr_5_s4  (
	.D(\sdrc_top_inst/U1/n654_15 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n648_26 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_data_len_0_wr [5])
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_5_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_data_len_0_wr_4_s4  (
	.D(\sdrc_top_inst/U1/n657_15 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n648_26 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_data_len_0_wr [4])
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_4_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_data_len_0_wr_3_s4  (
	.D(\sdrc_top_inst/U1/n660_15 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n648_26 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_data_len_0_wr [3])
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_3_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_data_len_0_wr_2_s4  (
	.D(\sdrc_top_inst/U1/n663_15 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n648_26 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_data_len_0_wr [2])
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_2_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_data_len_0_wr_1_s4  (
	.D(\sdrc_top_inst/U1/n666_15 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n648_26 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_data_len_0_wr [1])
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_1_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/Count_data_len_0_wr_0_s4  (
	.D(\sdrc_top_inst/U1/n669_15 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/n648_26 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/Count_data_len_0_wr [0])
);
defparam \sdrc_top_inst/U1/Count_data_len_0_wr_0_s4 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/User_model_state.STATE_READ_s1  (
	.D(\sdrc_top_inst/U1/n548_26 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_READ )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_READ_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT_s1  (
	.D(\sdrc_top_inst/U1/n549_25 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_WRITE_WAIT_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/User_model_state.STATE_WRITE_s2  (
	.D(\sdrc_top_inst/U1/n550_31 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_WRITE )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_WRITE_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_s2  (
	.D(\sdrc_top_inst/U1/n551_29 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2 )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT_s2  (
	.D(\sdrc_top_inst/U1/n553_29 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_READ_WAIT_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/User_model_state.STATE_READ_2_s1  (
	.D(\sdrc_top_inst/U1/n554_32 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_READ_2 )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_READ_2_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/User_model_state.STATE_READ_2_WAIT_s2  (
	.D(\sdrc_top_inst/U1/n555_29 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_READ_2_WAIT )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_READ_2_WAIT_s2 .INIT=1'b0;
DFFCE \sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT_s1  (
	.D(\sdrc_top_inst/U1/n556_31 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_WRITE_2_WAIT_s1 .INIT=1'b0;
DFFPE \sdrc_top_inst/U1/User_model_state.STATE_WAITING_s4  (
	.D(GND),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U1/User_model_state.STATE_WAITING_10 ),
	.PRESET(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U1/User_model_state.STATE_WAITING )
);
defparam \sdrc_top_inst/U1/User_model_state.STATE_WAITING_s4 .INIT=1'b1;
DFFE \sdrc_top_inst/U1/User_data_i_0_s2  (
	.D(\sdrc_top_inst/U1/User_data_i_0_24 ),
	.CLK(I_sdrc_clk),
	.CE(I_sdrc_rst_n),
	.Q(\sdrc_top_inst/U1/User_data_i_0_5 )
);
defparam \sdrc_top_inst/U1/User_data_i_0_s2 .INIT=1'b0;
DFF \sdrc_top_inst/U1/Addr_row_reg_0_s1  (
	.D(\sdrc_top_inst/U1/n129_13 ),
	.CLK(I_sdrc_clk),
	.Q(\sdrc_top_inst/U1/Addr_row_reg [0])
);
defparam \sdrc_top_inst/U1/Addr_row_reg_0_s1 .INIT=1'b0;
SDPX9B \sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s  (
	.CLKA(I_sdrc_clk),
	.CEA(I_sdrc_rst_n),
	.RESETA(GND),
	.CLKB(I_sdrc_clk),
	.CEB(\sdrc_top_inst/U1/O_ctrl_fsm_data_31_7 ),
	.RESETB(GND),
	.OCE(GND),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({\sdrc_top_inst/U1/Dqm_data_i_reg [3:0], \sdrc_top_inst/U1/User_data_i_reg [31:0]}),
	.ADA({GND, GND, GND, GND, GND, \sdrc_top_inst/U1/Count_buffer_wr [3:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({GND, GND, GND, GND, GND, \sdrc_top_inst/U1/Count_buffer_rd [3:0], GND, GND, GND, GND, GND}),
	.DO({\sdrc_top_inst/ctrl_fsm_dqm [3:0], \sdrc_top_inst/ctrl_fsm_data0 [31:0]})
);
defparam \sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s .READ_MODE=1'b0;
defparam \sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s .BIT_WIDTH_0=36;
defparam \sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s .BIT_WIDTH_1=36;
defparam \sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s .RESET_MODE="SYNC";
defparam \sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s .BLK_SEL_0=3'b000;
defparam \sdrc_top_inst/U1/Buffer_data_in_Buffer_data_in_0_0_s .BLK_SEL_1=3'b000;
RAM16S4 \sdrc_top_inst/U1/User_data_i_0_s4  (
	.CLK(I_sdrc_clk),
	.WRE(I_sdrc_rst_n),
	.AD({GND, GND, GND, \sdrc_top_inst/U1/User_data_i_0_5 }),
	.DI({I_sdrc_data[3:0]}),
	.DO({\sdrc_top_inst/U1/User_data_i_reg [3:0]}));
defparam \sdrc_top_inst/U1/User_data_i_0_s4 .INIT_0=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s4 .INIT_1=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s4 .INIT_2=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s4 .INIT_3=16'h0000;
RAM16S4 \sdrc_top_inst/U1/User_data_i_0_s6  (
	.CLK(I_sdrc_clk),
	.WRE(I_sdrc_rst_n),
	.AD({GND, GND, GND, \sdrc_top_inst/U1/User_data_i_0_5 }),
	.DI({I_sdrc_data[7:4]}),
	.DO({\sdrc_top_inst/U1/User_data_i_reg [7:4]}));
defparam \sdrc_top_inst/U1/User_data_i_0_s6 .INIT_0=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s6 .INIT_1=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s6 .INIT_2=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s6 .INIT_3=16'h0000;
RAM16S4 \sdrc_top_inst/U1/User_data_i_0_s8  (
	.CLK(I_sdrc_clk),
	.WRE(I_sdrc_rst_n),
	.AD({GND, GND, GND, \sdrc_top_inst/U1/User_data_i_0_5 }),
	.DI({I_sdrc_data[11:8]}),
	.DO({\sdrc_top_inst/U1/User_data_i_reg [11:8]}));
defparam \sdrc_top_inst/U1/User_data_i_0_s8 .INIT_0=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s8 .INIT_1=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s8 .INIT_2=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s8 .INIT_3=16'h0000;
RAM16S4 \sdrc_top_inst/U1/User_data_i_0_s10  (
	.CLK(I_sdrc_clk),
	.WRE(I_sdrc_rst_n),
	.AD({GND, GND, GND, \sdrc_top_inst/U1/User_data_i_0_5 }),
	.DI({I_sdrc_data[15:12]}),
	.DO({\sdrc_top_inst/U1/User_data_i_reg [15:12]}));
defparam \sdrc_top_inst/U1/User_data_i_0_s10 .INIT_0=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s10 .INIT_1=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s10 .INIT_2=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s10 .INIT_3=16'h0000;
RAM16S4 \sdrc_top_inst/U1/User_data_i_0_s12  (
	.CLK(I_sdrc_clk),
	.WRE(I_sdrc_rst_n),
	.AD({GND, GND, GND, \sdrc_top_inst/U1/User_data_i_0_5 }),
	.DI({I_sdrc_data[19:16]}),
	.DO({\sdrc_top_inst/U1/User_data_i_reg [19:16]}));
defparam \sdrc_top_inst/U1/User_data_i_0_s12 .INIT_0=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s12 .INIT_1=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s12 .INIT_2=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s12 .INIT_3=16'h0000;
RAM16S4 \sdrc_top_inst/U1/User_data_i_0_s14  (
	.CLK(I_sdrc_clk),
	.WRE(I_sdrc_rst_n),
	.AD({GND, GND, GND, \sdrc_top_inst/U1/User_data_i_0_5 }),
	.DI({I_sdrc_data[23:20]}),
	.DO({\sdrc_top_inst/U1/User_data_i_reg [23:20]}));
defparam \sdrc_top_inst/U1/User_data_i_0_s14 .INIT_0=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s14 .INIT_1=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s14 .INIT_2=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s14 .INIT_3=16'h0000;
RAM16S4 \sdrc_top_inst/U1/User_data_i_0_s16  (
	.CLK(I_sdrc_clk),
	.WRE(I_sdrc_rst_n),
	.AD({GND, GND, GND, \sdrc_top_inst/U1/User_data_i_0_5 }),
	.DI({I_sdrc_data[27:24]}),
	.DO({\sdrc_top_inst/U1/User_data_i_reg [27:24]}));
defparam \sdrc_top_inst/U1/User_data_i_0_s16 .INIT_0=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s16 .INIT_1=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s16 .INIT_2=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s16 .INIT_3=16'h0000;
RAM16S4 \sdrc_top_inst/U1/User_data_i_0_s18  (
	.CLK(I_sdrc_clk),
	.WRE(I_sdrc_rst_n),
	.AD({GND, GND, GND, \sdrc_top_inst/U1/User_data_i_0_5 }),
	.DI({I_sdrc_data[31:28]}),
	.DO({\sdrc_top_inst/U1/User_data_i_reg [31:28]}));
defparam \sdrc_top_inst/U1/User_data_i_0_s18 .INIT_0=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s18 .INIT_1=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s18 .INIT_2=16'h0000;
defparam \sdrc_top_inst/U1/User_data_i_0_s18 .INIT_3=16'h0000;
RAM16S4 \sdrc_top_inst/U1/Dqm_data_i_0_s4  (
	.CLK(I_sdrc_clk),
	.WRE(I_sdrc_rst_n),
	.AD({GND, GND, GND, \sdrc_top_inst/U1/User_data_i_0_5 }),
	.DI({I_sdrc_dqm[3:0]}),
	.DO({\sdrc_top_inst/U1/Dqm_data_i_reg [3:0]}));
defparam \sdrc_top_inst/U1/Dqm_data_i_0_s4 .INIT_0=16'h0000;
defparam \sdrc_top_inst/U1/Dqm_data_i_0_s4 .INIT_1=16'h0000;
defparam \sdrc_top_inst/U1/Dqm_data_i_0_s4 .INIT_2=16'h0000;
defparam \sdrc_top_inst/U1/Dqm_data_i_0_s4 .INIT_3=16'h0000;
ALU \sdrc_top_inst/U1/n245_s16  (
	.I0(VCC),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [0]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/Data_len_0_wrd [0]),
	.COUT(\sdrc_top_inst/U1/n245_20 ),
	.SUM(\sdrc_top_inst/U1/n245_17_SUM )
);
defparam \sdrc_top_inst/U1/n245_s16 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n245_s17  (
	.I0(\sdrc_top_inst/U1/Data_len_0_wrd [1]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [1]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n245_20 ),
	.COUT(\sdrc_top_inst/U1/n245_22 ),
	.SUM(\sdrc_top_inst/U1/n245_18_SUM )
);
defparam \sdrc_top_inst/U1/n245_s17 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n245_s18  (
	.I0(\sdrc_top_inst/U1/Data_len_0_wrd [2]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [2]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n245_22 ),
	.COUT(\sdrc_top_inst/U1/n245_24 ),
	.SUM(\sdrc_top_inst/U1/n245_19_SUM )
);
defparam \sdrc_top_inst/U1/n245_s18 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n245_s19  (
	.I0(\sdrc_top_inst/U1/Data_len_0_wrd [3]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [3]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n245_24 ),
	.COUT(\sdrc_top_inst/U1/n245_26 ),
	.SUM(\sdrc_top_inst/U1/n245_20_SUM )
);
defparam \sdrc_top_inst/U1/n245_s19 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n245_s20  (
	.I0(\sdrc_top_inst/U1/Data_len_0_wrd [4]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [4]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n245_26 ),
	.COUT(\sdrc_top_inst/U1/n245_28 ),
	.SUM(\sdrc_top_inst/U1/n245_21_SUM )
);
defparam \sdrc_top_inst/U1/n245_s20 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n245_s21  (
	.I0(\sdrc_top_inst/U1/Data_len_0_wrd [5]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [5]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n245_28 ),
	.COUT(\sdrc_top_inst/U1/n245_30 ),
	.SUM(\sdrc_top_inst/U1/n245_22_SUM )
);
defparam \sdrc_top_inst/U1/n245_s21 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n245_s22  (
	.I0(\sdrc_top_inst/U1/Data_len_0_wrd [6]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [6]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n245_30 ),
	.COUT(\sdrc_top_inst/U1/n245_32 ),
	.SUM(\sdrc_top_inst/U1/n245_23_SUM )
);
defparam \sdrc_top_inst/U1/n245_s22 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n435_s16  (
	.I0(VCC),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [0]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/Data_len_1_wrd [0]),
	.COUT(\sdrc_top_inst/U1/n435_20 ),
	.SUM(\sdrc_top_inst/U1/n435_17_SUM )
);
defparam \sdrc_top_inst/U1/n435_s16 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n435_s17  (
	.I0(\sdrc_top_inst/U1/Data_len_1_wrd [1]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [1]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n435_20 ),
	.COUT(\sdrc_top_inst/U1/n435_22 ),
	.SUM(\sdrc_top_inst/U1/n435_18_SUM )
);
defparam \sdrc_top_inst/U1/n435_s17 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n435_s18  (
	.I0(\sdrc_top_inst/U1/Data_len_1_wrd [2]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [2]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n435_22 ),
	.COUT(\sdrc_top_inst/U1/n435_24 ),
	.SUM(\sdrc_top_inst/U1/n435_19_SUM )
);
defparam \sdrc_top_inst/U1/n435_s18 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n435_s19  (
	.I0(\sdrc_top_inst/U1/Data_len_1_wrd [3]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [3]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n435_24 ),
	.COUT(\sdrc_top_inst/U1/n435_26 ),
	.SUM(\sdrc_top_inst/U1/n435_20_SUM )
);
defparam \sdrc_top_inst/U1/n435_s19 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n435_s20  (
	.I0(\sdrc_top_inst/U1/Data_len_1_wrd [4]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [4]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n435_26 ),
	.COUT(\sdrc_top_inst/U1/n435_28 ),
	.SUM(\sdrc_top_inst/U1/n435_21_SUM )
);
defparam \sdrc_top_inst/U1/n435_s20 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n435_s21  (
	.I0(\sdrc_top_inst/U1/Data_len_1_wrd [5]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [5]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n435_28 ),
	.COUT(\sdrc_top_inst/U1/n435_30 ),
	.SUM(\sdrc_top_inst/U1/n435_22_SUM )
);
defparam \sdrc_top_inst/U1/n435_s21 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n435_s22  (
	.I0(\sdrc_top_inst/U1/Data_len_1_wrd [6]),
	.I1(\sdrc_top_inst/U1/Count_data_len_0_wr [6]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n435_30 ),
	.COUT(\sdrc_top_inst/U1/n435_32 ),
	.SUM(\sdrc_top_inst/U1/n435_23_SUM )
);
defparam \sdrc_top_inst/U1/n435_s22 .ALU_MODE=1;
ALU \sdrc_top_inst/U1/n128_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [9]),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [8]),
	.I3(GND),
	.CIN(GND),
	.COUT(\sdrc_top_inst/U1/n128_2 ),
	.SUM(\sdrc_top_inst/U1/n128_1 )
);
defparam \sdrc_top_inst/U1/n128_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n127_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [10]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n128_2 ),
	.COUT(\sdrc_top_inst/U1/n127_2 ),
	.SUM(\sdrc_top_inst/U1/n127_1 )
);
defparam \sdrc_top_inst/U1/n127_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n126_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [11]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n127_2 ),
	.COUT(\sdrc_top_inst/U1/n126_2 ),
	.SUM(\sdrc_top_inst/U1/n126_1 )
);
defparam \sdrc_top_inst/U1/n126_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n125_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [12]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n126_2 ),
	.COUT(\sdrc_top_inst/U1/n125_2 ),
	.SUM(\sdrc_top_inst/U1/n125_1 )
);
defparam \sdrc_top_inst/U1/n125_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n124_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [13]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n125_2 ),
	.COUT(\sdrc_top_inst/U1/n124_2 ),
	.SUM(\sdrc_top_inst/U1/n124_1 )
);
defparam \sdrc_top_inst/U1/n124_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n123_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [14]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n124_2 ),
	.COUT(\sdrc_top_inst/U1/n123_2 ),
	.SUM(\sdrc_top_inst/U1/n123_1 )
);
defparam \sdrc_top_inst/U1/n123_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n122_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [15]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n123_2 ),
	.COUT(\sdrc_top_inst/U1/n122_2 ),
	.SUM(\sdrc_top_inst/U1/n122_1 )
);
defparam \sdrc_top_inst/U1/n122_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n121_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [16]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n122_2 ),
	.COUT(\sdrc_top_inst/U1/n121_2 ),
	.SUM(\sdrc_top_inst/U1/n121_1 )
);
defparam \sdrc_top_inst/U1/n121_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n120_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [17]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n121_2 ),
	.COUT(\sdrc_top_inst/U1/n120_2 ),
	.SUM(\sdrc_top_inst/U1/n120_1 )
);
defparam \sdrc_top_inst/U1/n120_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n119_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [18]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n120_2 ),
	.COUT(\sdrc_top_inst/U1/n119_2 ),
	.SUM(\sdrc_top_inst/U1/n119_1 )
);
defparam \sdrc_top_inst/U1/n119_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n118_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [19]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n119_2 ),
	.COUT(\sdrc_top_inst/U1/n118_2 ),
	.SUM(\sdrc_top_inst/U1/n118_1 )
);
defparam \sdrc_top_inst/U1/n118_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n117_s  (
	.I0(GND),
	.I1(\sdrc_top_inst/U1/Sdrc_addr_i [20]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n118_2 ),
	.COUT(\sdrc_top_inst/U1/n117_0_COUT ),
	.SUM(\sdrc_top_inst/U1/n117_1 )
);
defparam \sdrc_top_inst/U1/n117_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n981_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [0]),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\sdrc_top_inst/U1/n981_2 ),
	.SUM(\sdrc_top_inst/U1/n981_1 )
);
defparam \sdrc_top_inst/U1/n981_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n980_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [1]),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [1]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n981_2 ),
	.COUT(\sdrc_top_inst/U1/n980_2 ),
	.SUM(\sdrc_top_inst/U1/n980_1 )
);
defparam \sdrc_top_inst/U1/n980_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n979_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [2]),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [2]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n980_2 ),
	.COUT(\sdrc_top_inst/U1/n979_2 ),
	.SUM(\sdrc_top_inst/U1/n979_1 )
);
defparam \sdrc_top_inst/U1/n979_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n978_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [3]),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [3]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n979_2 ),
	.COUT(\sdrc_top_inst/U1/n978_2 ),
	.SUM(\sdrc_top_inst/U1/n978_1 )
);
defparam \sdrc_top_inst/U1/n978_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n977_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [4]),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [4]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n978_2 ),
	.COUT(\sdrc_top_inst/U1/n977_2 ),
	.SUM(\sdrc_top_inst/U1/n977_1 )
);
defparam \sdrc_top_inst/U1/n977_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n976_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [5]),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [5]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n977_2 ),
	.COUT(\sdrc_top_inst/U1/n976_2 ),
	.SUM(\sdrc_top_inst/U1/n976_1 )
);
defparam \sdrc_top_inst/U1/n976_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n975_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [6]),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [6]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n976_2 ),
	.COUT(\sdrc_top_inst/U1/n975_2 ),
	.SUM(\sdrc_top_inst/U1/n975_1 )
);
defparam \sdrc_top_inst/U1/n975_s .ALU_MODE=0;
ALU \sdrc_top_inst/U1/n974_s  (
	.I0(\sdrc_top_inst/U1/Sdrc_addr_i [7]),
	.I1(\sdrc_top_inst/U1/Sdrc_data_len_i [7]),
	.I3(GND),
	.CIN(\sdrc_top_inst/U1/n975_2 ),
	.COUT(\sdrc_top_inst/U1/n974_0_COUT ),
	.SUM(\sdrc_top_inst/U1/n974_1 )
);
defparam \sdrc_top_inst/U1/n974_s .ALU_MODE=0;
LUT1 \sdrc_top_inst/U1/n1276_s3  (
	.I0(I_sdrc_addr[7]),
	.F(\sdrc_top_inst/U1/n1276_6 )
);
defparam \sdrc_top_inst/U1/n1276_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U1/n1277_s3  (
	.I0(I_sdrc_addr[6]),
	.F(\sdrc_top_inst/U1/n1277_6 )
);
defparam \sdrc_top_inst/U1/n1277_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U1/n1278_s3  (
	.I0(I_sdrc_addr[5]),
	.F(\sdrc_top_inst/U1/n1278_6 )
);
defparam \sdrc_top_inst/U1/n1278_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U1/n1279_s3  (
	.I0(I_sdrc_addr[4]),
	.F(\sdrc_top_inst/U1/n1279_6 )
);
defparam \sdrc_top_inst/U1/n1279_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U1/n1280_s3  (
	.I0(I_sdrc_addr[3]),
	.F(\sdrc_top_inst/U1/n1280_6 )
);
defparam \sdrc_top_inst/U1/n1280_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U1/n1281_s3  (
	.I0(I_sdrc_addr[2]),
	.F(\sdrc_top_inst/U1/n1281_6 )
);
defparam \sdrc_top_inst/U1/n1281_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U1/n1282_s3  (
	.I0(I_sdrc_addr[1]),
	.F(\sdrc_top_inst/U1/n1282_6 )
);
defparam \sdrc_top_inst/U1/n1282_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U1/n1283_s3  (
	.I0(I_sdrc_addr[0]),
	.F(\sdrc_top_inst/U1/n1283_6 )
);
defparam \sdrc_top_inst/U1/n1283_s3 .INIT=2'h1;
LUT1 \sdrc_top_inst/U1/n14_s2  (
	.I0(\sdrc_top_inst/U1/Count_buffer_wr [0]),
	.F(\sdrc_top_inst/U1/n14_6 )
);
defparam \sdrc_top_inst/U1/n14_s2 .INIT=2'h1;
LUT1 \sdrc_top_inst/U1/User_data_i_0_s24  (
	.I0(\sdrc_top_inst/U1/User_data_i_0_5 ),
	.F(\sdrc_top_inst/U1/User_data_i_0_24 )
);
defparam \sdrc_top_inst/U1/User_data_i_0_s24 .INIT=2'h1;
LUT2 \sdrc_top_inst/U2/n73_s0  (
	.I0(\sdrc_top_inst/U2/n73_11 ),
	.I1(\sdrc_top_inst/U2/n73_5 ),
	.F(\sdrc_top_inst/U2/n73_3 )
);
defparam \sdrc_top_inst/U2/n73_s0 .INIT=4'h8;
LUT4 \sdrc_top_inst/U2/n52_s3  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [0]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [1]),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [2]),
	.I3(\sdrc_top_inst/U2/n54_8 ),
	.F(\sdrc_top_inst/U2/n52_7 )
);
defparam \sdrc_top_inst/U2/n52_s3 .INIT=16'h7800;
LUT4 \sdrc_top_inst/U2/n49_s3  (
	.I0(\sdrc_top_inst/U2/n49_8 ),
	.I1(\sdrc_top_inst/U2/n51_8 ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [5]),
	.I3(\sdrc_top_inst/U2/n54_8 ),
	.F(\sdrc_top_inst/U2/n49_7 )
);
defparam \sdrc_top_inst/U2/n49_s3 .INIT=16'h7800;
LUT4 \sdrc_top_inst/U2/n48_s3  (
	.I0(\sdrc_top_inst/U2/n49_8 ),
	.I1(\sdrc_top_inst/U2/n48_8 ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [6]),
	.I3(\sdrc_top_inst/U2/n54_8 ),
	.F(\sdrc_top_inst/U2/n48_7 )
);
defparam \sdrc_top_inst/U2/n48_s3 .INIT=16'h7800;
LUT4 \sdrc_top_inst/U2/n55_s2  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [0]),
	.I1(\sdrc_top_inst/U2/n73_11 ),
	.I2(\sdrc_top_inst/U2/n55_7 ),
	.I3(\sdrc_top_inst/U2/n49_8 ),
	.F(\sdrc_top_inst/U2/n55_6 )
);
defparam \sdrc_top_inst/U2/n55_s2 .INIT=16'h8000;
LUT4 \sdrc_top_inst/U2/n73_s2  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [1]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [2]),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [3]),
	.I3(\sdrc_top_inst/U2/Count_autorefresh [4]),
	.F(\sdrc_top_inst/U2/n73_5 )
);
defparam \sdrc_top_inst/U2/n73_s2 .INIT=16'h1C00;
LUT2 \sdrc_top_inst/U2/n54_s4  (
	.I0(\sdrc_top_inst/autorefresh_ack ),
	.I1(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.F(\sdrc_top_inst/U2/n54_8 )
);
defparam \sdrc_top_inst/U2/n54_s4 .INIT=4'h4;
LUT3 \sdrc_top_inst/U2/n51_s4  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [0]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [1]),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [2]),
	.F(\sdrc_top_inst/U2/n51_8 )
);
defparam \sdrc_top_inst/U2/n51_s4 .INIT=8'h80;
LUT3 \sdrc_top_inst/U2/n50_s4  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [3]),
	.I1(\sdrc_top_inst/U2/n51_8 ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [4]),
	.F(\sdrc_top_inst/U2/n50_8 )
);
defparam \sdrc_top_inst/U2/n50_s4 .INIT=8'h78;
LUT2 \sdrc_top_inst/U2/n49_s4  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [3]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [4]),
	.F(\sdrc_top_inst/U2/n49_8 )
);
defparam \sdrc_top_inst/U2/n49_s4 .INIT=4'h8;
LUT4 \sdrc_top_inst/U2/n48_s4  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [0]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [1]),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [2]),
	.I3(\sdrc_top_inst/U2/Count_autorefresh [5]),
	.F(\sdrc_top_inst/U2/n48_8 )
);
defparam \sdrc_top_inst/U2/n48_s4 .INIT=16'h8000;
LUT4 \sdrc_top_inst/U2/n46_s4  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [6]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [7]),
	.I2(\sdrc_top_inst/U2/n49_8 ),
	.I3(\sdrc_top_inst/U2/n48_8 ),
	.F(\sdrc_top_inst/U2/n46_8 )
);
defparam \sdrc_top_inst/U2/n46_s4 .INIT=16'h8000;
LUT2 \sdrc_top_inst/U2/n45_s4  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [8]),
	.I1(\sdrc_top_inst/U2/n46_8 ),
	.F(\sdrc_top_inst/U2/n45_8 )
);
defparam \sdrc_top_inst/U2/n45_s4 .INIT=4'h8;
LUT4 \sdrc_top_inst/U2/n44_s4  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [9]),
	.I1(\sdrc_top_inst/U2/n45_8 ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [10]),
	.I3(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.F(\sdrc_top_inst/U2/n44_8 )
);
defparam \sdrc_top_inst/U2/n44_s4 .INIT=16'h8700;
LUT2 \sdrc_top_inst/U2/n55_s3  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [1]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [2]),
	.F(\sdrc_top_inst/U2/n55_7 )
);
defparam \sdrc_top_inst/U2/n55_s3 .INIT=4'h1;
LUT4 \sdrc_top_inst/U2/n73_s3  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [5]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [6]),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [7]),
	.I3(\sdrc_top_inst/U2/Count_autorefresh [8]),
	.F(\sdrc_top_inst/U2/n73_6 )
);
defparam \sdrc_top_inst/U2/n73_s3 .INIT=16'h0001;
LUT4 \sdrc_top_inst/U2/Count_autorefresh_11_s6  (
	.I0(\sdrc_top_inst/U2/n49_8 ),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [1]),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [2]),
	.I3(\sdrc_top_inst/U2/n73_6 ),
	.F(\sdrc_top_inst/U2/Count_autorefresh_11_12 )
);
defparam \sdrc_top_inst/U2/Count_autorefresh_11_s6 .INIT=16'h5700;
LUT4 \sdrc_top_inst/U2/n47_s5  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [6]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [3]),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [4]),
	.I3(\sdrc_top_inst/U2/n48_8 ),
	.F(\sdrc_top_inst/U2/n47_10 )
);
defparam \sdrc_top_inst/U2/n47_s5 .INIT=16'h8000;
LUT4 \sdrc_top_inst/U2/n44_s6  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [10]),
	.I2(\sdrc_top_inst/autorefresh_ack ),
	.I3(\sdrc_top_inst/U2/n44_8 ),
	.F(\sdrc_top_inst/U2/n44_11 )
);
defparam \sdrc_top_inst/U2/n44_s6 .INIT=16'h040E;
LUT2 \sdrc_top_inst/U2/Count_autorefresh_11_s7  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/autorefresh_ack ),
	.F(\sdrc_top_inst/U2/Count_autorefresh_11_21 )
);
defparam \sdrc_top_inst/U2/Count_autorefresh_11_s7 .INIT=4'hE;
LUT4 \sdrc_top_inst/U2/n45_s6  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/autorefresh_ack ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [9]),
	.I3(\sdrc_top_inst/U2/n45_8 ),
	.F(\sdrc_top_inst/U2/n45_11 )
);
defparam \sdrc_top_inst/U2/n45_s6 .INIT=16'h1230;
LUT4 \sdrc_top_inst/U2/n46_s7  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/autorefresh_ack ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [8]),
	.I3(\sdrc_top_inst/U2/n46_8 ),
	.F(\sdrc_top_inst/U2/n46_13 )
);
defparam \sdrc_top_inst/U2/n46_s7 .INIT=16'h1230;
LUT4 \sdrc_top_inst/U2/n47_s8  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/autorefresh_ack ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [7]),
	.I3(\sdrc_top_inst/U2/n47_10 ),
	.F(\sdrc_top_inst/U2/n47_15 )
);
defparam \sdrc_top_inst/U2/n47_s8 .INIT=16'h1230;
LUT4 \sdrc_top_inst/U2/n50_s6  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/autorefresh_ack ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [4]),
	.I3(\sdrc_top_inst/U2/n50_8 ),
	.F(\sdrc_top_inst/U2/n50_11 )
);
defparam \sdrc_top_inst/U2/n50_s6 .INIT=16'h3210;
LUT4 \sdrc_top_inst/U2/n51_s6  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/autorefresh_ack ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [3]),
	.I3(\sdrc_top_inst/U2/n51_8 ),
	.F(\sdrc_top_inst/U2/n51_11 )
);
defparam \sdrc_top_inst/U2/n51_s6 .INIT=16'h1230;
LUT4 \sdrc_top_inst/U2/n53_s5  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/autorefresh_ack ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [1]),
	.I3(\sdrc_top_inst/U2/Count_autorefresh [0]),
	.F(\sdrc_top_inst/U2/n53_10 )
);
defparam \sdrc_top_inst/U2/n53_s5 .INIT=16'h1230;
LUT3 \sdrc_top_inst/U2/n54_s7  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh_11_25 ),
	.I1(\sdrc_top_inst/autorefresh_ack ),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [0]),
	.F(\sdrc_top_inst/U2/n54_13 )
);
defparam \sdrc_top_inst/U2/n54_s7 .INIT=8'h12;
LUT3 \sdrc_top_inst/U2/Count_autorefresh_11_s9  (
	.I0(\sdrc_top_inst/U2/Count_autorefresh [9]),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [10]),
	.I2(\sdrc_top_inst/U2/Count_autorefresh_11_12 ),
	.F(\sdrc_top_inst/U2/Count_autorefresh_11_25 )
);
defparam \sdrc_top_inst/U2/Count_autorefresh_11_s9 .INIT=8'hF7;
LUT3 \sdrc_top_inst/U2/n73_s6  (
	.I0(\sdrc_top_inst/U2/n73_6 ),
	.I1(\sdrc_top_inst/U2/Count_autorefresh [9]),
	.I2(\sdrc_top_inst/U2/Count_autorefresh [10]),
	.F(\sdrc_top_inst/U2/n73_11 )
);
defparam \sdrc_top_inst/U2/n73_s6 .INIT=8'h80;
DFFCE \sdrc_top_inst/U2/O_autorefresh_req_s0  (
	.D(\sdrc_top_inst/U2/n55_6 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U2/O_autorefresh_req_5 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/autorefresh_req )
);
defparam \sdrc_top_inst/U2/O_autorefresh_req_s0 .INIT=1'b0;
DFFC \sdrc_top_inst/U2/O_autorefresh_req_a_s0  (
	.D(\sdrc_top_inst/U2/n73_3 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/autorefresh_req_a )
);
defparam \sdrc_top_inst/U2/O_autorefresh_req_a_s0 .INIT=1'b0;
DFFCE \sdrc_top_inst/U2/Count_autorefresh_6_s1  (
	.D(\sdrc_top_inst/U2/n48_7 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U2/Count_autorefresh_11_21 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [6])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_6_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U2/Count_autorefresh_5_s1  (
	.D(\sdrc_top_inst/U2/n49_7 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U2/Count_autorefresh_11_21 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [5])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_5_s1 .INIT=1'b0;
DFFCE \sdrc_top_inst/U2/Count_autorefresh_2_s1  (
	.D(\sdrc_top_inst/U2/n52_7 ),
	.CLK(I_sdrc_clk),
	.CE(\sdrc_top_inst/U2/Count_autorefresh_11_21 ),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [2])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_2_s1 .INIT=1'b0;
DFFC \sdrc_top_inst/U2/Count_autorefresh_10_s3  (
	.D(\sdrc_top_inst/U2/n44_11 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [10])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_10_s3 .INIT=1'b0;
DFFC \sdrc_top_inst/U2/Count_autorefresh_9_s3  (
	.D(\sdrc_top_inst/U2/n45_11 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [9])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_9_s3 .INIT=1'b0;
DFFC \sdrc_top_inst/U2/Count_autorefresh_8_s3  (
	.D(\sdrc_top_inst/U2/n46_13 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [8])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_8_s3 .INIT=1'b0;
DFFC \sdrc_top_inst/U2/Count_autorefresh_7_s3  (
	.D(\sdrc_top_inst/U2/n47_15 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [7])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_7_s3 .INIT=1'b0;
DFFC \sdrc_top_inst/U2/Count_autorefresh_4_s3  (
	.D(\sdrc_top_inst/U2/n50_11 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [4])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_4_s3 .INIT=1'b0;
DFFC \sdrc_top_inst/U2/Count_autorefresh_3_s3  (
	.D(\sdrc_top_inst/U2/n51_11 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [3])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_3_s3 .INIT=1'b0;
DFFC \sdrc_top_inst/U2/Count_autorefresh_1_s3  (
	.D(\sdrc_top_inst/U2/n53_10 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [1])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_1_s3 .INIT=1'b0;
DFFC \sdrc_top_inst/U2/Count_autorefresh_0_s3  (
	.D(\sdrc_top_inst/U2/n54_13 ),
	.CLK(I_sdrc_clk),
	.CLEAR(\sdrc_top_inst/n316_6 ),
	.Q(\sdrc_top_inst/U2/Count_autorefresh [0])
);
defparam \sdrc_top_inst/U2/Count_autorefresh_0_s3 .INIT=1'b0;
INV \sdrc_top_inst/U2/O_autorefresh_req_s3  (
	.I(\sdrc_top_inst/autorefresh_ack ),
	.O(\sdrc_top_inst/U2/O_autorefresh_req_5 )
);
endmodule
