;buildInfoPackage: chisel3, version: 3.3-SNAPSHOT, scalaVersion: 2.12.10, sbtVersion: 1.3.2
circuit SPadDataModule : 
  module SPadDataModule : 
    input clock : Clock
    input reset : UInt<1>
    output io : {commonIO : {columnNum : UInt<4>, readOutData : UInt<12>, flip readEn : UInt<1>, writeIdx : UInt<4>, dataLenFinIO : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<12>}}, flip streamLen : UInt<4>, writeFin : UInt<1>}}, addrIO : {flip readInIdx : UInt<4>, flip indexInc : UInt<1>}, dataIO : {flip readInIdx : UInt<4>, flip indexInc : UInt<1>}}
    
    reg dataLenReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h09"))) @[ProcessingElement.scala 377:33]
    wire dataWire : UInt<12> @[ProcessingElement.scala 378:28]
    dataLenReg <= io.commonIO.dataLenFinIO.streamLen @[ProcessingElement.scala 379:14]
    reg padWriteIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ProcessingElement.scala 380:39]
    reg padReadIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ProcessingElement.scala 381:38]
    wire writeWrapWire : UInt<1> @[ProcessingElement.scala 383:33]
    wire readWrapWire : UInt<1> @[ProcessingElement.scala 384:32]
    wire readIndexInc : UInt<1> @[ProcessingElement.scala 385:32]
    node _T = sub(dataLenReg, UInt<1>("h01")) @[ProcessingElement.scala 386:53]
    node _T_1 = tail(_T, 1) @[ProcessingElement.scala 386:53]
    node _T_2 = eq(padWriteIndexReg, _T_1) @[ProcessingElement.scala 386:37]
    writeWrapWire <= _T_2 @[ProcessingElement.scala 386:17]
    node _T_3 = sub(dataLenReg, UInt<1>("h01")) @[ProcessingElement.scala 387:51]
    node _T_4 = tail(_T_3, 1) @[ProcessingElement.scala 387:51]
    node _T_5 = eq(padReadIndexReg, _T_4) @[ProcessingElement.scala 387:35]
    readWrapWire <= _T_5 @[ProcessingElement.scala 387:16]
    when io.commonIO.dataLenFinIO.writeInDataIO.valid : @[ProcessingElement.scala 389:32]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h01") @[ProcessingElement.scala 390:27]
      node _T_6 = add(padWriteIndexReg, UInt<1>("h01")) @[ProcessingElement.scala 391:42]
      node _T_7 = tail(_T_6, 1) @[ProcessingElement.scala 391:42]
      padWriteIndexReg <= _T_7 @[ProcessingElement.scala 391:22]
      when writeWrapWire : @[ProcessingElement.scala 392:26]
        padWriteIndexReg <= UInt<1>("h00") @[ProcessingElement.scala 393:24]
        skip @[ProcessingElement.scala 392:26]
      skip @[ProcessingElement.scala 389:32]
    else : @[ProcessingElement.scala 395:15]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h00") @[ProcessingElement.scala 396:27]
      skip @[ProcessingElement.scala 395:15]
    when readIndexInc : @[ProcessingElement.scala 399:23]
      node _T_8 = add(padReadIndexReg, UInt<1>("h01")) @[ProcessingElement.scala 400:40]
      node _T_9 = tail(_T_8, 1) @[ProcessingElement.scala 400:40]
      padReadIndexReg <= _T_9 @[ProcessingElement.scala 400:21]
      when readWrapWire : @[ProcessingElement.scala 401:25]
        padReadIndexReg <= UInt<1>("h00") @[ProcessingElement.scala 402:23]
        skip @[ProcessingElement.scala 401:25]
      skip @[ProcessingElement.scala 399:23]
    io.commonIO.writeIdx <= padWriteIndexReg @[ProcessingElement.scala 406:24]
    node _T_10 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, writeWrapWire) @[ProcessingElement.scala 407:62]
    io.commonIO.dataLenFinIO.writeFin <= _T_10 @[ProcessingElement.scala 407:37]
    io.commonIO.columnNum <= padReadIndexReg @[ProcessingElement.scala 408:25]
    wire _T_11 : UInt<12>[16] @[ProcessingElement.scala 359:46]
    _T_11[0] <= UInt<12>("h00") @[ProcessingElement.scala 359:46]
    _T_11[1] <= UInt<12>("h00") @[ProcessingElement.scala 359:46]
    _T_11[2] <= UInt<12>("h00") @[ProcessingElement.scala 359:46]
    _T_11[3] <= UInt<12>("h00") @[ProcessingElement.scala 359:46]
    _T_11[4] <= UInt<12>("h00") @[ProcessingElement.scala 359:46]
    _T_11[5] <= UInt<12>("h00") @[ProcessingElement.scala 359:46]
    _T_11[6] <= UInt<12>("h00") @[ProcessingElement.scala 359:46]
    _T_11[7] <= UInt<12>("h00") @[ProcessingElement.scala 359:46]
    _T_11[8] <= UInt<12>("h00") @[ProcessingElement.scala 359:46]
    _T_11[9] <= UInt<12>("h00") @[ProcessingElement.scala 359:46]
    _T_11[10] <= UInt<12>("h00") @[ProcessingElement.scala 359:46]
    _T_11[11] <= UInt<12>("h00") @[ProcessingElement.scala 359:46]
    _T_11[12] <= UInt<12>("h00") @[ProcessingElement.scala 359:46]
    _T_11[13] <= UInt<12>("h00") @[ProcessingElement.scala 359:46]
    _T_11[14] <= UInt<12>("h00") @[ProcessingElement.scala 359:46]
    _T_11[15] <= UInt<12>("h00") @[ProcessingElement.scala 359:46]
    reg _T_12 : UInt<12>[16], clock with : (reset => (reset, _T_11)) @[ProcessingElement.scala 359:38]
    when io.commonIO.dataLenFinIO.writeInDataIO.valid : @[ProcessingElement.scala 360:34]
      _T_12[padWriteIndexReg] <= io.commonIO.dataLenFinIO.writeInDataIO.bits.data @[ProcessingElement.scala 361:34]
      skip @[ProcessingElement.scala 360:34]
    dataWire <= _T_12[padReadIndexReg] @[ProcessingElement.scala 364:14]
    readIndexInc <= io.dataIO.indexInc @[ProcessingElement.scala 366:16]
    io.commonIO.readOutData <= dataWire @[ProcessingElement.scala 367:27]
    
