#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Mar 16 18:00:39 2023
# Process ID: 10252
# Current directory: H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.runs/synth_1
# Command line: vivado.exe -log TOP_LEVEL.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_LEVEL.tcl
# Log file: H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.runs/synth_1/TOP_LEVEL.vds
# Journal file: H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_LEVEL.tcl -notrace
Command: synth_design -top TOP_LEVEL -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13796 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 402.723 ; gain = 100.434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_LEVEL' [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:40]
	Parameter disp_delay bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:52]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:59]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:67]
INFO: [Synth 8-638] synthesizing module 'CLK_GEN' [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.runs/synth_1/.Xil/Vivado-10252-elclas318/realtime/CLK_GEN_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/Debouncer.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (1#1) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/Debouncer.vhd:11]
INFO: [Synth 8-638] synthesizing module 'STUDENT_AREA' [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/STUDENT_AREA.vhd:27]
	Parameter disp_delay bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Param_Counter_UpDown' [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/new/Param_Counter_UpDown.vhd:20]
	Parameter LIMIT bound to: 255 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Param_Counter_UpDown' (2#1) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/new/Param_Counter_UpDown.vhd:20]
INFO: [Synth 8-638] synthesizing module 'Param_Counter' [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/Param_Counter.vhd:35]
	Parameter LIMIT bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Param_Counter' (3#1) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/Param_Counter.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'STUDENT_AREA' (4#1) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/STUDENT_AREA.vhd:27]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153' bound to instance 'Sync_en_spi' of component 'xpm_cdc_single' [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:163]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (5#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153' bound to instance 'Sync_spi_wr_req' of component 'xpm_cdc_single' [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:179]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153' bound to instance 'Sync_spi_wr_ack' of component 'xpm_cdc_single' [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:195]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153' bound to instance 'Sync_spi_rd_req' of component 'xpm_cdc_single' [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:211]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153' bound to instance 'Sync_spi_rd_ack' of component 'xpm_cdc_single' [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:227]
INFO: [Synth 8-638] synthesizing module 'SPI_MASTER' [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/SPI_MASTER.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'SPI_MASTER' (6#1) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/SPI_MASTER.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'TOP_LEVEL' (7#1) [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/imports/DigEng_Proj_T3_model/TOP_LEVEL.vhd:40]
WARNING: [Synth 8-3917] design TOP_LEVEL has port SPI_HOLD_INV driven by constant 1
WARNING: [Synth 8-3331] design xpm_cdc_single has unconnected port src_clk
WARNING: [Synth 8-3331] design STUDENT_AREA has unconnected port USER_PB[4]
WARNING: [Synth 8-3331] design STUDENT_AREA has unconnected port USER_PB[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 455.531 ; gain = 153.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 455.531 ; gain = 153.242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.runs/synth_1/.Xil/Vivado-10252-elclas318/dcp1/CLK_GEN_in_context.xdc] for cell 'Clock_generator'
Finished Parsing XDC File [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.runs/synth_1/.Xil/Vivado-10252-elclas318/dcp1/CLK_GEN_in_context.xdc] for cell 'Clock_generator'
Parsing XDC File [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/constrs_1/imports/new/ZedBoard_IO.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/constrs_1/imports/new/ZedBoard_IO.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/constrs_1/imports/new/ZedBoard_IO.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/constrs_1/imports/new/ZedBoard_IO.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/constrs_1/imports/new/ZedBoard_IO.xdc:375]
Finished Parsing XDC File [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/constrs_1/imports/new/ZedBoard_IO.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/constrs_1/imports/new/ZedBoard_IO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_LEVEL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_LEVEL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Sync_en_spi'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Sync_en_spi'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Sync_spi_rd_ack'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Sync_spi_rd_ack'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Sync_spi_rd_req'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Sync_spi_rd_req'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Sync_spi_wr_ack'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Sync_spi_wr_ack'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Sync_spi_wr_req'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Sync_spi_wr_req'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_LEVEL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_LEVEL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 833.023 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 833.023 ; gain = 530.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 833.023 ; gain = 530.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for GCLK. (constraint file  {H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.runs/synth_1/.Xil/Vivado-10252-elclas318/dcp1/CLK_GEN_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for GCLK. (constraint file  {H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.runs/synth_1/.Xil/Vivado-10252-elclas318/dcp1/CLK_GEN_in_context.xdc}, line 5).
Applied set_property DONT_TOUCH = true for Clock_generator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Sync_en_spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Sync_spi_rd_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Sync_spi_rd_req. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Sync_spi_wr_ack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Sync_spi_wr_req. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 833.023 ; gain = 530.734
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/new/Param_Counter_UpDown.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element count_int_reg was removed.  [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/new/Param_Counter_UpDown.vhd:36]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'STUDENT_AREA'
INFO: [Synth 8-5546] ROM "SPI_RD_REQ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "INPT_CNT_RST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DISP_CNT_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
              wrinst_req |                            00001 |                            00001
              wrinst_ack |                            00010 |                            00010
              waddr1_req |                            00011 |                            00011
              waddr1_ack |                            00100 |                            00100
              waddr2_req |                            00101 |                            00101
              waddr2_ack |                            00110 |                            00110
              waddr3_req |                            00111 |                            00111
              waddr3_ack |                            01000 |                            01000
                  wrhold |                            01001 |                            01001
              wrswch_req |                            01010 |                            01010
              wrswch_ack |                            01100 |                            01011
                  rdhold |                            01011 |                            01100
              rdinst_req |                            01101 |                            01101
              rdinst_ack |                            01110 |                            01110
              raddr1_req |                            01111 |                            01111
              raddr1_ack |                            10000 |                            10000
              raddr2_req |                            10001 |                            10001
              raddr2_ack |                            10010 |                            10010
              raddr3_req |                            10011 |                            10011
              raddr3_ack |                            10100 |                            10100
              rdoutp_req |                            10101 |                            10101
              rdoutp_ack |                            10110 |                            10110
                  ledout |                            10111 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'STUDENT_AREA'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 833.023 ; gain = 530.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   3 Input      8 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	  24 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Param_Counter_UpDown 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Param_Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module STUDENT_AREA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   3 Input      8 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  24 Input      1 Bit        Muxes := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SPI_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element STUDENT_AREA_component/INPT_CNT/count_int_reg was removed.  [H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.srcs/sources_1/new/Param_Counter_UpDown.vhd:36]
WARNING: [Synth 8-3917] design TOP_LEVEL has port SPI_HOLD_INV driven by constant 1
WARNING: [Synth 8-3331] design xpm_cdc_single has unconnected port src_clk
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 833.023 ; gain = 530.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Clock_generator/clk_out1' to pin 'Clock_generator/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Clock_generator/clk_out2' to pin 'Clock_generator/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 833.023 ; gain = 530.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 845.738 ; gain = 543.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 847.184 ; gain = 544.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin spi_hold_inv_int_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 847.184 ; gain = 544.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 847.184 ; gain = 544.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 847.184 ; gain = 544.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 847.184 ; gain = 544.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 847.184 ; gain = 544.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 847.184 ; gain = 544.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |CLK_GEN       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CLK_GEN |     1|
|2     |CARRY4  |     9|
|3     |LUT1    |     5|
|4     |LUT2    |    36|
|5     |LUT3    |    23|
|6     |LUT4    |    15|
|7     |LUT5    |    18|
|8     |LUT6    |    40|
|9     |MUXF7   |     2|
|10    |FDRE    |   113|
|11    |IBUF    |    14|
|12    |OBUF    |    12|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------------+---------------------+------+
|      |Instance                                   |Module               |Cells |
+------+-------------------------------------------+---------------------+------+
|1     |top                                        |                     |   289|
|2     |  Sync_en_spi                              |xpm_cdc_single__1    |     2|
|3     |  Sync_spi_wr_req                          |xpm_cdc_single__2    |     2|
|4     |  Sync_spi_wr_ack                          |xpm_cdc_single__3    |     2|
|5     |  Sync_spi_rd_req                          |xpm_cdc_single__4    |     2|
|6     |  Sync_spi_rd_ack                          |xpm_cdc_single       |     2|
|7     |  SPI_CONTROL_LOGIC                        |SPI_MASTER           |    58|
|8     |  STUDENT_AREA_component                   |STUDENT_AREA         |   151|
|9     |    DISP_CNT                               |Param_Counter        |    83|
|10    |    INPT_CNT                               |Param_Counter_UpDown |    44|
|11    |  \debouncers[0].button_debouncer_100_MHZ  |Debouncer            |     4|
|12    |  \debouncers[0].button_debouncer_26MHZ    |Debouncer_0          |     4|
|13    |  \debouncers[1].button_debouncer_100_MHZ  |Debouncer_1          |     4|
|14    |  \debouncers[1].button_debouncer_26MHZ    |Debouncer_2          |     4|
|15    |  \debouncers[2].button_debouncer_100_MHZ  |Debouncer_3          |     4|
|16    |  \debouncers[2].button_debouncer_26MHZ    |Debouncer_4          |     4|
|17    |  \debouncers[3].button_debouncer_100_MHZ  |Debouncer_5          |     4|
|18    |  \debouncers[3].button_debouncer_26MHZ    |Debouncer_6          |     4|
|19    |  \debouncers[4].button_debouncer_100_MHZ  |Debouncer_7          |     4|
|20    |  \debouncers[4].button_debouncer_26MHZ    |Debouncer_8          |     4|
+------+-------------------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 847.184 ; gain = 544.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 847.184 ; gain = 167.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 847.184 ; gain = 544.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 847.184 ; gain = 556.398
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'H:/Documents/Digital Engineering GitHub/DigitalEngineering2023/DE_Project_T3/DE_Project_T3.runs/synth_1/TOP_LEVEL.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_LEVEL_utilization_synth.rpt -pb TOP_LEVEL_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 847.184 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 18:01:26 2023...
