
stm32f4xx_drivers3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ab8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000c40  08000c48  00001c48  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000c40  08000c40  00001c48  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000c40  08000c40  00001c48  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000c40  08000c48  00001c48  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000c40  08000c40  00001c40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000c44  08000c44  00001c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001c48  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001c48  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00001c48  2**0
                  CONTENTS, READONLY
 13 .debug_info   000011d7  00000000  00000000  00001c72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000045f  00000000  00000000  00002e49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000140  00000000  00000000  000032a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000e4  00000000  00000000  000033e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000021ac  00000000  00000000  000034cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000182c  00000000  00000000  00005678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00009449  00000000  00000000  00006ea4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000102ed  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000044c  00000000  00000000  00010330  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  0001077c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000c28 	.word	0x08000c28

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000c28 	.word	0x08000c28

080001c8 <SPI2_GPIOInit>:
#define LED_PIN				9




void SPI2_GPIOInit(void){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b084      	sub	sp, #16
 80001cc:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;
	SPIPins.pGPIOx = GPIOB;
 80001ce:	4b15      	ldr	r3, [pc, #84]	@ (8000224 <SPI2_GPIOInit+0x5c>)
 80001d0:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80001d2:	2302      	movs	r3, #2
 80001d4:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 80001d6:	2305      	movs	r3, #5
 80001d8:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80001da:	2300      	movs	r3, #0
 80001dc:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80001de:	2300      	movs	r3, #0
 80001e0:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80001e2:	2302      	movs	r3, #2
 80001e4:	72bb      	strb	r3, [r7, #10]
	//SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_No_13;
 80001e6:	230d      	movs	r3, #13
 80001e8:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 80001ea:	1d3b      	adds	r3, r7, #4
 80001ec:	4618      	mov	r0, r3
 80001ee:	f000 f8fb 	bl	80003e8 <GPIO_Init>
	//MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_No_15;
 80001f2:	230f      	movs	r3, #15
 80001f4:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 80001f6:	1d3b      	adds	r3, r7, #4
 80001f8:	4618      	mov	r0, r3
 80001fa:	f000 f8f5 	bl	80003e8 <GPIO_Init>
	//MISO
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_No_14;
 80001fe:	230e      	movs	r3, #14
 8000200:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000202:	1d3b      	adds	r3, r7, #4
 8000204:	4618      	mov	r0, r3
 8000206:	f000 f8ef 	bl	80003e8 <GPIO_Init>
	//NSS
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_No_12;
 800020a:	230c      	movs	r3, #12
 800020c:	723b      	strb	r3, [r7, #8]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PU;
 800020e:	2301      	movs	r3, #1
 8000210:	72fb      	strb	r3, [r7, #11]
	GPIO_Init(&SPIPins);
 8000212:	1d3b      	adds	r3, r7, #4
 8000214:	4618      	mov	r0, r3
 8000216:	f000 f8e7 	bl	80003e8 <GPIO_Init>

}
 800021a:	bf00      	nop
 800021c:	3710      	adds	r7, #16
 800021e:	46bd      	mov	sp, r7
 8000220:	bd80      	pop	{r7, pc}
 8000222:	bf00      	nop
 8000224:	40020400 	.word	0x40020400

08000228 <SPI2_Init>:
void SPI2_Init(void){
 8000228:	b580      	push	{r7, lr}
 800022a:	b084      	sub	sp, #16
 800022c:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI2handle;
	SPI2handle.pSPIx = SPI2;
 800022e:	4b0c      	ldr	r3, [pc, #48]	@ (8000260 <SPI2_Init+0x38>)
 8000230:	607b      	str	r3, [r7, #4]
	SPI2handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 8000232:	2301      	movs	r3, #1
 8000234:	727b      	strb	r3, [r7, #9]
	SPI2handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000236:	2301      	movs	r3, #1
 8000238:	723b      	strb	r3, [r7, #8]
	SPI2handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV8;
 800023a:	2302      	movs	r3, #2
 800023c:	72bb      	strb	r3, [r7, #10]
	SPI2handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 800023e:	2300      	movs	r3, #0
 8000240:	72fb      	strb	r3, [r7, #11]
	SPI2handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 8000242:	2300      	movs	r3, #0
 8000244:	733b      	strb	r3, [r7, #12]
	SPI2handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 8000246:	2300      	movs	r3, #0
 8000248:	737b      	strb	r3, [r7, #13]
	SPI2handle.SPIConfig.SPI_SSM = SPI_SSM_DI;//Hardware
 800024a:	2300      	movs	r3, #0
 800024c:	73bb      	strb	r3, [r7, #14]
	SPI_Init(&SPI2handle);
 800024e:	1d3b      	adds	r3, r7, #4
 8000250:	4618      	mov	r0, r3
 8000252:	f000 fbb7 	bl	80009c4 <SPI_Init>
}
 8000256:	bf00      	nop
 8000258:	3710      	adds	r7, #16
 800025a:	46bd      	mov	sp, r7
 800025c:	bd80      	pop	{r7, pc}
 800025e:	bf00      	nop
 8000260:	40003800 	.word	0x40003800

08000264 <GPIO_ButtonInit>:
void GPIO_ButtonInit(void){
 8000264:	b580      	push	{r7, lr}
 8000266:	b084      	sub	sp, #16
 8000268:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOButton;
	GPIOButton.pGPIOx = GPIOA;
 800026a:	4b09      	ldr	r3, [pc, #36]	@ (8000290 <GPIO_ButtonInit+0x2c>)
 800026c:	607b      	str	r3, [r7, #4]
	GPIOButton.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_No_0;
 800026e:	2300      	movs	r3, #0
 8000270:	723b      	strb	r3, [r7, #8]
	GPIOButton.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 8000272:	2300      	movs	r3, #0
 8000274:	727b      	strb	r3, [r7, #9]
	GPIOButton.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000276:	2302      	movs	r3, #2
 8000278:	72bb      	strb	r3, [r7, #10]
	GPIOButton.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800027a:	2300      	movs	r3, #0
 800027c:	72fb      	strb	r3, [r7, #11]
	GPIO_Init(&GPIOButton);
 800027e:	1d3b      	adds	r3, r7, #4
 8000280:	4618      	mov	r0, r3
 8000282:	f000 f8b1 	bl	80003e8 <GPIO_Init>
}
 8000286:	bf00      	nop
 8000288:	3710      	adds	r7, #16
 800028a:	46bd      	mov	sp, r7
 800028c:	bd80      	pop	{r7, pc}
 800028e:	bf00      	nop
 8000290:	40020000 	.word	0x40020000

08000294 <delay>:
void delay(void){
 8000294:	b480      	push	{r7}
 8000296:	b083      	sub	sp, #12
 8000298:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i<500000/2; i++);
 800029a:	2300      	movs	r3, #0
 800029c:	607b      	str	r3, [r7, #4]
 800029e:	e002      	b.n	80002a6 <delay+0x12>
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	3301      	adds	r3, #1
 80002a4:	607b      	str	r3, [r7, #4]
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	4a04      	ldr	r2, [pc, #16]	@ (80002bc <delay+0x28>)
 80002aa:	4293      	cmp	r3, r2
 80002ac:	d9f8      	bls.n	80002a0 <delay+0xc>
}
 80002ae:	bf00      	nop
 80002b0:	bf00      	nop
 80002b2:	370c      	adds	r7, #12
 80002b4:	46bd      	mov	sp, r7
 80002b6:	bc80      	pop	{r7}
 80002b8:	4770      	bx	lr
 80002ba:	bf00      	nop
 80002bc:	0003d08f 	.word	0x0003d08f

080002c0 <SPI_verifyresponse>:
uint8_t SPI_verifyresponse(uint8_t ackbyte){
 80002c0:	b480      	push	{r7}
 80002c2:	b083      	sub	sp, #12
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	4603      	mov	r3, r0
 80002c8:	71fb      	strb	r3, [r7, #7]
	if (ackbyte == (uint8_t)0xF5){
 80002ca:	79fb      	ldrb	r3, [r7, #7]
 80002cc:	2bf5      	cmp	r3, #245	@ 0xf5
 80002ce:	d101      	bne.n	80002d4 <SPI_verifyresponse+0x14>
		//ack
		return 1;
 80002d0:	2301      	movs	r3, #1
 80002d2:	e000      	b.n	80002d6 <SPI_verifyresponse+0x16>
	}
	else{
		return 0;
 80002d4:	2300      	movs	r3, #0
	}
}
 80002d6:	4618      	mov	r0, r3
 80002d8:	370c      	adds	r7, #12
 80002da:	46bd      	mov	sp, r7
 80002dc:	bc80      	pop	{r7}
 80002de:	4770      	bx	lr

080002e0 <main>:

int main(void){
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0
	uint8_t dummy_write = 0xff;
 80002e6:	23ff      	movs	r3, #255	@ 0xff
 80002e8:	71fb      	strb	r3, [r7, #7]
	uint8_t dummy_read;
	GPIO_ButtonInit();
 80002ea:	f7ff ffbb 	bl	8000264 <GPIO_ButtonInit>
	SPI2_GPIOInit();
 80002ee:	f7ff ff6b 	bl	80001c8 <SPI2_GPIOInit>
	SPI2_Init();
 80002f2:	f7ff ff99 	bl	8000228 <SPI2_Init>
	//enable SPI2 peripheral
	SPI_SSOEConfig(SPI2, ENABLE);
 80002f6:	2101      	movs	r1, #1
 80002f8:	4824      	ldr	r0, [pc, #144]	@ (800038c <main+0xac>)
 80002fa:	f000 fc55 	bl	8000ba8 <SPI_SSOEConfig>
	while(1){
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_No_0) );
 80002fe:	bf00      	nop
 8000300:	2100      	movs	r1, #0
 8000302:	4823      	ldr	r0, [pc, #140]	@ (8000390 <main+0xb0>)
 8000304:	f000 faf0 	bl	80008e8 <GPIO_ReadFromInputPin>
 8000308:	4603      	mov	r3, r0
 800030a:	2b00      	cmp	r3, #0
 800030c:	d0f8      	beq.n	8000300 <main+0x20>
		delay();
 800030e:	f7ff ffc1 	bl	8000294 <delay>
		SPI_PeripheralControl(SPI2, ENABLE);
 8000312:	2101      	movs	r1, #1
 8000314:	481d      	ldr	r0, [pc, #116]	@ (800038c <main+0xac>)
 8000316:	f000 fc2c 	bl	8000b72 <SPI_PeripheralControl>
		//first send command 1 CMD_LED_CTRL
		uint8_t commandcode = COMMAND_LED_CTRL;
 800031a:	2350      	movs	r3, #80	@ 0x50
 800031c:	717b      	strb	r3, [r7, #5]
		uint8_t ackbyte;
		uint8_t args[2];
		SPI_SendData(SPI2, &commandcode, 1);
 800031e:	1d7b      	adds	r3, r7, #5
 8000320:	2201      	movs	r2, #1
 8000322:	4619      	mov	r1, r3
 8000324:	4819      	ldr	r0, [pc, #100]	@ (800038c <main+0xac>)
 8000326:	f000 fbb6 	bl	8000a96 <SPI_SendData>
		//do dummy read since everytime master sends one byte it gets one byte back
		SPI_ReceiveData(SPI2, &dummy_read, 1);
 800032a:	1dbb      	adds	r3, r7, #6
 800032c:	2201      	movs	r2, #1
 800032e:	4619      	mov	r1, r3
 8000330:	4816      	ldr	r0, [pc, #88]	@ (800038c <main+0xac>)
 8000332:	f000 fbe7 	bl	8000b04 <SPI_ReceiveData>
		//send some dummy bits (1byte) to fetch response from slave
		SPI_SendData(SPI2, &dummy_write, 1);
 8000336:	1dfb      	adds	r3, r7, #7
 8000338:	2201      	movs	r2, #1
 800033a:	4619      	mov	r1, r3
 800033c:	4813      	ldr	r0, [pc, #76]	@ (800038c <main+0xac>)
 800033e:	f000 fbaa 	bl	8000a96 <SPI_SendData>
		SPI_ReceiveData(SPI2, &ackbyte, 1);
 8000342:	1d3b      	adds	r3, r7, #4
 8000344:	2201      	movs	r2, #1
 8000346:	4619      	mov	r1, r3
 8000348:	4810      	ldr	r0, [pc, #64]	@ (800038c <main+0xac>)
 800034a:	f000 fbdb 	bl	8000b04 <SPI_ReceiveData>
		if(SPI_verifyresponse(ackbyte)){
 800034e:	793b      	ldrb	r3, [r7, #4]
 8000350:	4618      	mov	r0, r3
 8000352:	f7ff ffb5 	bl	80002c0 <SPI_verifyresponse>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d009      	beq.n	8000370 <main+0x90>
			//send arguments(pin num,val)
			args[0] = LED_PIN;
 800035c:	2309      	movs	r3, #9
 800035e:	703b      	strb	r3, [r7, #0]
			args[1] = LED_ON;
 8000360:	2301      	movs	r3, #1
 8000362:	707b      	strb	r3, [r7, #1]
			SPI_SendData(SPI2, args, 2);
 8000364:	463b      	mov	r3, r7
 8000366:	2202      	movs	r2, #2
 8000368:	4619      	mov	r1, r3
 800036a:	4808      	ldr	r0, [pc, #32]	@ (800038c <main+0xac>)
 800036c:	f000 fb93 	bl	8000a96 <SPI_SendData>
		SPI_SendData(SPI2, &dummy_write, 1);
		uint8_t analog_read;
		SPI_ReceiveData(SPI2, &analog_read, 1);
		*/
		//have to check if SPI is busy
		while(SPI_GetFlagStatus(SPI2, SPI_BSY_FLAG));
 8000370:	bf00      	nop
 8000372:	2180      	movs	r1, #128	@ 0x80
 8000374:	4805      	ldr	r0, [pc, #20]	@ (800038c <main+0xac>)
 8000376:	f000 fb7b 	bl	8000a70 <SPI_GetFlagStatus>
 800037a:	4603      	mov	r3, r0
 800037c:	2b00      	cmp	r3, #0
 800037e:	d1f8      	bne.n	8000372 <main+0x92>
		//disbale
		SPI_PeripheralControl(SPI2, DISABLE);
 8000380:	2100      	movs	r1, #0
 8000382:	4802      	ldr	r0, [pc, #8]	@ (800038c <main+0xac>)
 8000384:	f000 fbf5 	bl	8000b72 <SPI_PeripheralControl>
	while(1){
 8000388:	e7b9      	b.n	80002fe <main+0x1e>
 800038a:	bf00      	nop
 800038c:	40003800 	.word	0x40003800
 8000390:	40020000 	.word	0x40020000

08000394 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000394:	480d      	ldr	r0, [pc, #52]	@ (80003cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000396:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000398:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800039c:	480c      	ldr	r0, [pc, #48]	@ (80003d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800039e:	490d      	ldr	r1, [pc, #52]	@ (80003d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003a0:	4a0d      	ldr	r2, [pc, #52]	@ (80003d8 <LoopForever+0xe>)
  movs r3, #0
 80003a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003a4:	e002      	b.n	80003ac <LoopCopyDataInit>

080003a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003aa:	3304      	adds	r3, #4

080003ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003b0:	d3f9      	bcc.n	80003a6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003b2:	4a0a      	ldr	r2, [pc, #40]	@ (80003dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80003b4:	4c0a      	ldr	r4, [pc, #40]	@ (80003e0 <LoopForever+0x16>)
  movs r3, #0
 80003b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003b8:	e001      	b.n	80003be <LoopFillZerobss>

080003ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003bc:	3204      	adds	r2, #4

080003be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003c0:	d3fb      	bcc.n	80003ba <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80003c2:	f000 fc0d 	bl	8000be0 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80003c6:	f7ff ff8b 	bl	80002e0 <main>

080003ca <LoopForever>:

LoopForever:
  b LoopForever
 80003ca:	e7fe      	b.n	80003ca <LoopForever>
  ldr   r0, =_estack
 80003cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003d4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003d8:	08000c48 	.word	0x08000c48
  ldr r2, =_sbss
 80003dc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003e0:	2000001c 	.word	0x2000001c

080003e4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003e4:	e7fe      	b.n	80003e4 <ADC_IRQHandler>
	...

080003e8 <GPIO_Init>:
	* @param  *pGPIOHandle : pointer to the GPIO handle struct
	* @param
	* @param
	* @return None
	*/
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b086      	sub	sp, #24
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
	//enable peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	2101      	movs	r1, #1
 80003f6:	4618      	mov	r0, r3
 80003f8:	f000 f98e 	bl	8000718 <GPIO_PeriClockControl>
		//1 configure the mode of GPIO pin
	uint32_t temp = 0;
 80003fc:	2300      	movs	r3, #0
 80003fe:	617b      	str	r3, [r7, #20]
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG){
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	795b      	ldrb	r3, [r3, #5]
 8000404:	2b03      	cmp	r3, #3
 8000406:	d822      	bhi.n	800044e <GPIO_Init+0x66>
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	795b      	ldrb	r3, [r3, #5]
 800040c:	461a      	mov	r2, r3
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	791b      	ldrb	r3, [r3, #4]
 8000412:	005b      	lsls	r3, r3, #1
 8000414:	fa02 f303 	lsl.w	r3, r2, r3
 8000418:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3<<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	681a      	ldr	r2, [r3, #0]
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	791b      	ldrb	r3, [r3, #4]
 8000424:	005b      	lsls	r3, r3, #1
 8000426:	2103      	movs	r1, #3
 8000428:	fa01 f303 	lsl.w	r3, r1, r3
 800042c:	43db      	mvns	r3, r3
 800042e:	4619      	mov	r1, r3
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	400a      	ands	r2, r1
 8000436:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	681b      	ldr	r3, [r3, #0]
 800043c:	6819      	ldr	r1, [r3, #0]
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	697a      	ldr	r2, [r7, #20]
 8000444:	430a      	orrs	r2, r1
 8000446:	601a      	str	r2, [r3, #0]
		temp = 0;
 8000448:	2300      	movs	r3, #0
 800044a:	617b      	str	r3, [r7, #20]
 800044c:	e0c1      	b.n	80005d2 <GPIO_Init+0x1ea>
	}
	else{
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT){
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	795b      	ldrb	r3, [r3, #5]
 8000452:	2b04      	cmp	r3, #4
 8000454:	d117      	bne.n	8000486 <GPIO_Init+0x9e>
			//1. configure falling edge reg
			EXTI->FTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000456:	4b47      	ldr	r3, [pc, #284]	@ (8000574 <GPIO_Init+0x18c>)
 8000458:	68db      	ldr	r3, [r3, #12]
 800045a:	687a      	ldr	r2, [r7, #4]
 800045c:	7912      	ldrb	r2, [r2, #4]
 800045e:	4611      	mov	r1, r2
 8000460:	2201      	movs	r2, #1
 8000462:	408a      	lsls	r2, r1
 8000464:	4611      	mov	r1, r2
 8000466:	4a43      	ldr	r2, [pc, #268]	@ (8000574 <GPIO_Init+0x18c>)
 8000468:	430b      	orrs	r3, r1
 800046a:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~(1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800046c:	4b41      	ldr	r3, [pc, #260]	@ (8000574 <GPIO_Init+0x18c>)
 800046e:	689b      	ldr	r3, [r3, #8]
 8000470:	687a      	ldr	r2, [r7, #4]
 8000472:	7912      	ldrb	r2, [r2, #4]
 8000474:	4611      	mov	r1, r2
 8000476:	2201      	movs	r2, #1
 8000478:	408a      	lsls	r2, r1
 800047a:	43d2      	mvns	r2, r2
 800047c:	4611      	mov	r1, r2
 800047e:	4a3d      	ldr	r2, [pc, #244]	@ (8000574 <GPIO_Init+0x18c>)
 8000480:	400b      	ands	r3, r1
 8000482:	6093      	str	r3, [r2, #8]
 8000484:	e035      	b.n	80004f2 <GPIO_Init+0x10a>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT){
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	795b      	ldrb	r3, [r3, #5]
 800048a:	2b05      	cmp	r3, #5
 800048c:	d117      	bne.n	80004be <GPIO_Init+0xd6>
			EXTI->FTSR &= ~(1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800048e:	4b39      	ldr	r3, [pc, #228]	@ (8000574 <GPIO_Init+0x18c>)
 8000490:	68db      	ldr	r3, [r3, #12]
 8000492:	687a      	ldr	r2, [r7, #4]
 8000494:	7912      	ldrb	r2, [r2, #4]
 8000496:	4611      	mov	r1, r2
 8000498:	2201      	movs	r2, #1
 800049a:	408a      	lsls	r2, r1
 800049c:	43d2      	mvns	r2, r2
 800049e:	4611      	mov	r1, r2
 80004a0:	4a34      	ldr	r2, [pc, #208]	@ (8000574 <GPIO_Init+0x18c>)
 80004a2:	400b      	ands	r3, r1
 80004a4:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004a6:	4b33      	ldr	r3, [pc, #204]	@ (8000574 <GPIO_Init+0x18c>)
 80004a8:	689b      	ldr	r3, [r3, #8]
 80004aa:	687a      	ldr	r2, [r7, #4]
 80004ac:	7912      	ldrb	r2, [r2, #4]
 80004ae:	4611      	mov	r1, r2
 80004b0:	2201      	movs	r2, #1
 80004b2:	408a      	lsls	r2, r1
 80004b4:	4611      	mov	r1, r2
 80004b6:	4a2f      	ldr	r2, [pc, #188]	@ (8000574 <GPIO_Init+0x18c>)
 80004b8:	430b      	orrs	r3, r1
 80004ba:	6093      	str	r3, [r2, #8]
 80004bc:	e019      	b.n	80004f2 <GPIO_Init+0x10a>

		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT){
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	795b      	ldrb	r3, [r3, #5]
 80004c2:	2b06      	cmp	r3, #6
 80004c4:	d115      	bne.n	80004f2 <GPIO_Init+0x10a>
			EXTI->FTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004c6:	4b2b      	ldr	r3, [pc, #172]	@ (8000574 <GPIO_Init+0x18c>)
 80004c8:	68db      	ldr	r3, [r3, #12]
 80004ca:	687a      	ldr	r2, [r7, #4]
 80004cc:	7912      	ldrb	r2, [r2, #4]
 80004ce:	4611      	mov	r1, r2
 80004d0:	2201      	movs	r2, #1
 80004d2:	408a      	lsls	r2, r1
 80004d4:	4611      	mov	r1, r2
 80004d6:	4a27      	ldr	r2, [pc, #156]	@ (8000574 <GPIO_Init+0x18c>)
 80004d8:	430b      	orrs	r3, r1
 80004da:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004dc:	4b25      	ldr	r3, [pc, #148]	@ (8000574 <GPIO_Init+0x18c>)
 80004de:	689b      	ldr	r3, [r3, #8]
 80004e0:	687a      	ldr	r2, [r7, #4]
 80004e2:	7912      	ldrb	r2, [r2, #4]
 80004e4:	4611      	mov	r1, r2
 80004e6:	2201      	movs	r2, #1
 80004e8:	408a      	lsls	r2, r1
 80004ea:	4611      	mov	r1, r2
 80004ec:	4a21      	ldr	r2, [pc, #132]	@ (8000574 <GPIO_Init+0x18c>)
 80004ee:	430b      	orrs	r3, r1
 80004f0:	6093      	str	r3, [r2, #8]

		}
		//Configure GPIO port slection in SYSCFG
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	791b      	ldrb	r3, [r3, #4]
 80004f6:	089b      	lsrs	r3, r3, #2
 80004f8:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	791b      	ldrb	r3, [r3, #4]
 80004fe:	f003 0303 	and.w	r3, r3, #3
 8000502:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	4a1b      	ldr	r2, [pc, #108]	@ (8000578 <GPIO_Init+0x190>)
 800050a:	4293      	cmp	r3, r2
 800050c:	d044      	beq.n	8000598 <GPIO_Init+0x1b0>
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	4a1a      	ldr	r2, [pc, #104]	@ (800057c <GPIO_Init+0x194>)
 8000514:	4293      	cmp	r3, r2
 8000516:	d02b      	beq.n	8000570 <GPIO_Init+0x188>
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a18      	ldr	r2, [pc, #96]	@ (8000580 <GPIO_Init+0x198>)
 800051e:	4293      	cmp	r3, r2
 8000520:	d024      	beq.n	800056c <GPIO_Init+0x184>
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	4a17      	ldr	r2, [pc, #92]	@ (8000584 <GPIO_Init+0x19c>)
 8000528:	4293      	cmp	r3, r2
 800052a:	d01d      	beq.n	8000568 <GPIO_Init+0x180>
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	4a15      	ldr	r2, [pc, #84]	@ (8000588 <GPIO_Init+0x1a0>)
 8000532:	4293      	cmp	r3, r2
 8000534:	d016      	beq.n	8000564 <GPIO_Init+0x17c>
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	4a14      	ldr	r2, [pc, #80]	@ (800058c <GPIO_Init+0x1a4>)
 800053c:	4293      	cmp	r3, r2
 800053e:	d00f      	beq.n	8000560 <GPIO_Init+0x178>
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4a12      	ldr	r2, [pc, #72]	@ (8000590 <GPIO_Init+0x1a8>)
 8000546:	4293      	cmp	r3, r2
 8000548:	d008      	beq.n	800055c <GPIO_Init+0x174>
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	4a11      	ldr	r2, [pc, #68]	@ (8000594 <GPIO_Init+0x1ac>)
 8000550:	4293      	cmp	r3, r2
 8000552:	d101      	bne.n	8000558 <GPIO_Init+0x170>
 8000554:	2307      	movs	r3, #7
 8000556:	e020      	b.n	800059a <GPIO_Init+0x1b2>
 8000558:	2300      	movs	r3, #0
 800055a:	e01e      	b.n	800059a <GPIO_Init+0x1b2>
 800055c:	2306      	movs	r3, #6
 800055e:	e01c      	b.n	800059a <GPIO_Init+0x1b2>
 8000560:	2305      	movs	r3, #5
 8000562:	e01a      	b.n	800059a <GPIO_Init+0x1b2>
 8000564:	2304      	movs	r3, #4
 8000566:	e018      	b.n	800059a <GPIO_Init+0x1b2>
 8000568:	2303      	movs	r3, #3
 800056a:	e016      	b.n	800059a <GPIO_Init+0x1b2>
 800056c:	2302      	movs	r3, #2
 800056e:	e014      	b.n	800059a <GPIO_Init+0x1b2>
 8000570:	2301      	movs	r3, #1
 8000572:	e012      	b.n	800059a <GPIO_Init+0x1b2>
 8000574:	40013c00 	.word	0x40013c00
 8000578:	40020000 	.word	0x40020000
 800057c:	40020400 	.word	0x40020400
 8000580:	40020800 	.word	0x40020800
 8000584:	40020c00 	.word	0x40020c00
 8000588:	40021000 	.word	0x40021000
 800058c:	40021400 	.word	0x40021400
 8000590:	40021800 	.word	0x40021800
 8000594:	40021c00 	.word	0x40021c00
 8000598:	2300      	movs	r3, #0
 800059a:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 800059c:	4b5b      	ldr	r3, [pc, #364]	@ (800070c <GPIO_Init+0x324>)
 800059e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005a0:	4a5a      	ldr	r2, [pc, #360]	@ (800070c <GPIO_Init+0x324>)
 80005a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005a6:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode<<(temp2*4);
 80005a8:	7c7a      	ldrb	r2, [r7, #17]
 80005aa:	7cbb      	ldrb	r3, [r7, #18]
 80005ac:	009b      	lsls	r3, r3, #2
 80005ae:	fa02 f103 	lsl.w	r1, r2, r3
 80005b2:	4a57      	ldr	r2, [pc, #348]	@ (8000710 <GPIO_Init+0x328>)
 80005b4:	7cfb      	ldrb	r3, [r7, #19]
 80005b6:	3302      	adds	r3, #2
 80005b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		//enable interrupt delievery in IMR
		EXTI->IMR |= (1<< pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005bc:	4b55      	ldr	r3, [pc, #340]	@ (8000714 <GPIO_Init+0x32c>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	687a      	ldr	r2, [r7, #4]
 80005c2:	7912      	ldrb	r2, [r2, #4]
 80005c4:	4611      	mov	r1, r2
 80005c6:	2201      	movs	r2, #1
 80005c8:	408a      	lsls	r2, r1
 80005ca:	4611      	mov	r1, r2
 80005cc:	4a51      	ldr	r2, [pc, #324]	@ (8000714 <GPIO_Init+0x32c>)
 80005ce:	430b      	orrs	r3, r1
 80005d0:	6013      	str	r3, [r2, #0]
	}

		//2 configure the speed of GPIO pin
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	799b      	ldrb	r3, [r3, #6]
 80005d6:	461a      	mov	r2, r3
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	791b      	ldrb	r3, [r3, #4]
 80005dc:	005b      	lsls	r3, r3, #1
 80005de:	fa02 f303 	lsl.w	r3, r2, r3
 80005e2:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3<<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	689a      	ldr	r2, [r3, #8]
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	791b      	ldrb	r3, [r3, #4]
 80005ee:	005b      	lsls	r3, r3, #1
 80005f0:	2103      	movs	r1, #3
 80005f2:	fa01 f303 	lsl.w	r3, r1, r3
 80005f6:	43db      	mvns	r3, r3
 80005f8:	4619      	mov	r1, r3
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	400a      	ands	r2, r1
 8000600:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	6899      	ldr	r1, [r3, #8]
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	697a      	ldr	r2, [r7, #20]
 800060e:	430a      	orrs	r2, r1
 8000610:	609a      	str	r2, [r3, #8]
	temp = 0;
 8000612:	2300      	movs	r3, #0
 8000614:	617b      	str	r3, [r7, #20]

		//3 configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	79db      	ldrb	r3, [r3, #7]
 800061a:	461a      	mov	r2, r3
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	791b      	ldrb	r3, [r3, #4]
 8000620:	005b      	lsls	r3, r3, #1
 8000622:	fa02 f303 	lsl.w	r3, r2, r3
 8000626:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3<<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	68da      	ldr	r2, [r3, #12]
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	791b      	ldrb	r3, [r3, #4]
 8000632:	005b      	lsls	r3, r3, #1
 8000634:	2103      	movs	r1, #3
 8000636:	fa01 f303 	lsl.w	r3, r1, r3
 800063a:	43db      	mvns	r3, r3
 800063c:	4619      	mov	r1, r3
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	400a      	ands	r2, r1
 8000644:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	68d9      	ldr	r1, [r3, #12]
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	697a      	ldr	r2, [r7, #20]
 8000652:	430a      	orrs	r2, r1
 8000654:	60da      	str	r2, [r3, #12]
	temp = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	617b      	str	r3, [r7, #20]
		//4 configure the output type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	7a1b      	ldrb	r3, [r3, #8]
 800065e:	461a      	mov	r2, r3
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	791b      	ldrb	r3, [r3, #4]
 8000664:	fa02 f303 	lsl.w	r3, r2, r3
 8000668:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1<<(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	685a      	ldr	r2, [r3, #4]
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	791b      	ldrb	r3, [r3, #4]
 8000674:	4619      	mov	r1, r3
 8000676:	2301      	movs	r3, #1
 8000678:	408b      	lsls	r3, r1
 800067a:	43db      	mvns	r3, r3
 800067c:	4619      	mov	r1, r3
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	400a      	ands	r2, r1
 8000684:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	6859      	ldr	r1, [r3, #4]
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	697a      	ldr	r2, [r7, #20]
 8000692:	430a      	orrs	r2, r1
 8000694:	605a      	str	r2, [r3, #4]
		//5 configure the alternate functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	795b      	ldrb	r3, [r3, #5]
 800069a:	2b02      	cmp	r3, #2
 800069c:	d131      	bne.n	8000702 <GPIO_Init+0x31a>
		uint8_t temp1 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)/8;
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	791b      	ldrb	r3, [r3, #4]
 80006a2:	08db      	lsrs	r3, r3, #3
 80006a4:	743b      	strb	r3, [r7, #16]
		uint8_t temp2 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)%8;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	791b      	ldrb	r3, [r3, #4]
 80006aa:	f003 0307 	and.w	r3, r3, #7
 80006ae:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~((0xF << (4 * temp2)));
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	7c3a      	ldrb	r2, [r7, #16]
 80006b6:	3208      	adds	r2, #8
 80006b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80006bc:	7bfb      	ldrb	r3, [r7, #15]
 80006be:	009b      	lsls	r3, r3, #2
 80006c0:	220f      	movs	r2, #15
 80006c2:	fa02 f303 	lsl.w	r3, r2, r3
 80006c6:	43db      	mvns	r3, r3
 80006c8:	4618      	mov	r0, r3
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	7c3a      	ldrb	r2, [r7, #16]
 80006d0:	4001      	ands	r1, r0
 80006d2:	3208      	adds	r2, #8
 80006d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	7c3a      	ldrb	r2, [r7, #16]
 80006de:	3208      	adds	r2, #8
 80006e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	7a5b      	ldrb	r3, [r3, #9]
 80006e8:	461a      	mov	r2, r3
 80006ea:	7bfb      	ldrb	r3, [r7, #15]
 80006ec:	009b      	lsls	r3, r3, #2
 80006ee:	fa02 f303 	lsl.w	r3, r2, r3
 80006f2:	4618      	mov	r0, r3
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	7c3a      	ldrb	r2, [r7, #16]
 80006fa:	4301      	orrs	r1, r0
 80006fc:	3208      	adds	r2, #8
 80006fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8000702:	bf00      	nop
 8000704:	3718      	adds	r7, #24
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	40023800 	.word	0x40023800
 8000710:	40013800 	.word	0x40013800
 8000714:	40013c00 	.word	0x40013c00

08000718 <GPIO_PeriClockControl>:
	* @param  *pGPIOx : GPIO peripheral base address
	* @param  EnorDi  : ENABLE(1) or DISABLE(0) macros
	* @param
	* @return None
	*/
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi){
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
 8000720:	460b      	mov	r3, r1
 8000722:	70fb      	strb	r3, [r7, #3]
	if(EnorDi== ENABLE){
 8000724:	78fb      	ldrb	r3, [r7, #3]
 8000726:	2b01      	cmp	r3, #1
 8000728:	d162      	bne.n	80007f0 <GPIO_PeriClockControl+0xd8>
		if(pGPIOx == GPIOA){
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	4a64      	ldr	r2, [pc, #400]	@ (80008c0 <GPIO_PeriClockControl+0x1a8>)
 800072e:	4293      	cmp	r3, r2
 8000730:	d106      	bne.n	8000740 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 8000732:	4b64      	ldr	r3, [pc, #400]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000736:	4a63      	ldr	r2, [pc, #396]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 8000738:	f043 0301 	orr.w	r3, r3, #1
 800073c:	6313      	str	r3, [r2, #48]	@ 0x30
		else if (pGPIOx == GPIOI){
			GPIOI_PCLK_DI();
		}
	}

}
 800073e:	e0b9      	b.n	80008b4 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOB){
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	4a61      	ldr	r2, [pc, #388]	@ (80008c8 <GPIO_PeriClockControl+0x1b0>)
 8000744:	4293      	cmp	r3, r2
 8000746:	d106      	bne.n	8000756 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000748:	4b5e      	ldr	r3, [pc, #376]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 800074a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074c:	4a5d      	ldr	r2, [pc, #372]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 800074e:	f043 0302 	orr.w	r3, r3, #2
 8000752:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000754:	e0ae      	b.n	80008b4 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOC){
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	4a5c      	ldr	r2, [pc, #368]	@ (80008cc <GPIO_PeriClockControl+0x1b4>)
 800075a:	4293      	cmp	r3, r2
 800075c:	d106      	bne.n	800076c <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800075e:	4b59      	ldr	r3, [pc, #356]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000762:	4a58      	ldr	r2, [pc, #352]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 8000764:	f043 0304 	orr.w	r3, r3, #4
 8000768:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800076a:	e0a3      	b.n	80008b4 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOD){
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	4a58      	ldr	r2, [pc, #352]	@ (80008d0 <GPIO_PeriClockControl+0x1b8>)
 8000770:	4293      	cmp	r3, r2
 8000772:	d106      	bne.n	8000782 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000774:	4b53      	ldr	r3, [pc, #332]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 8000776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000778:	4a52      	ldr	r2, [pc, #328]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 800077a:	f043 0308 	orr.w	r3, r3, #8
 800077e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000780:	e098      	b.n	80008b4 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOE){
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4a53      	ldr	r2, [pc, #332]	@ (80008d4 <GPIO_PeriClockControl+0x1bc>)
 8000786:	4293      	cmp	r3, r2
 8000788:	d106      	bne.n	8000798 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800078a:	4b4e      	ldr	r3, [pc, #312]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	4a4d      	ldr	r2, [pc, #308]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 8000790:	f043 0310 	orr.w	r3, r3, #16
 8000794:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000796:	e08d      	b.n	80008b4 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOF){
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	4a4f      	ldr	r2, [pc, #316]	@ (80008d8 <GPIO_PeriClockControl+0x1c0>)
 800079c:	4293      	cmp	r3, r2
 800079e:	d106      	bne.n	80007ae <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 80007a0:	4b48      	ldr	r3, [pc, #288]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 80007a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a4:	4a47      	ldr	r2, [pc, #284]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 80007a6:	f043 0320 	orr.w	r3, r3, #32
 80007aa:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007ac:	e082      	b.n	80008b4 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOG){
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	4a4a      	ldr	r2, [pc, #296]	@ (80008dc <GPIO_PeriClockControl+0x1c4>)
 80007b2:	4293      	cmp	r3, r2
 80007b4:	d106      	bne.n	80007c4 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80007b6:	4b43      	ldr	r3, [pc, #268]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ba:	4a42      	ldr	r2, [pc, #264]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 80007bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007c0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007c2:	e077      	b.n	80008b4 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOH){
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	4a46      	ldr	r2, [pc, #280]	@ (80008e0 <GPIO_PeriClockControl+0x1c8>)
 80007c8:	4293      	cmp	r3, r2
 80007ca:	d106      	bne.n	80007da <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 80007cc:	4b3d      	ldr	r3, [pc, #244]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 80007ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d0:	4a3c      	ldr	r2, [pc, #240]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 80007d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007d6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007d8:	e06c      	b.n	80008b4 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOI){
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	4a41      	ldr	r2, [pc, #260]	@ (80008e4 <GPIO_PeriClockControl+0x1cc>)
 80007de:	4293      	cmp	r3, r2
 80007e0:	d168      	bne.n	80008b4 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 80007e2:	4b38      	ldr	r3, [pc, #224]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e6:	4a37      	ldr	r2, [pc, #220]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 80007e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80007ec:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007ee:	e061      	b.n	80008b4 <GPIO_PeriClockControl+0x19c>
		if(pGPIOx == GPIOA){
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	4a33      	ldr	r2, [pc, #204]	@ (80008c0 <GPIO_PeriClockControl+0x1a8>)
 80007f4:	4293      	cmp	r3, r2
 80007f6:	d106      	bne.n	8000806 <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 80007f8:	4b32      	ldr	r3, [pc, #200]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 80007fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fc:	4a31      	ldr	r2, [pc, #196]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 80007fe:	f023 0301 	bic.w	r3, r3, #1
 8000802:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000804:	e056      	b.n	80008b4 <GPIO_PeriClockControl+0x19c>
		else if(pGPIOx == GPIOB){
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	4a2f      	ldr	r2, [pc, #188]	@ (80008c8 <GPIO_PeriClockControl+0x1b0>)
 800080a:	4293      	cmp	r3, r2
 800080c:	d106      	bne.n	800081c <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 800080e:	4b2d      	ldr	r3, [pc, #180]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	4a2c      	ldr	r2, [pc, #176]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 8000814:	f023 0302 	bic.w	r3, r3, #2
 8000818:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800081a:	e04b      	b.n	80008b4 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOC){
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	4a2b      	ldr	r2, [pc, #172]	@ (80008cc <GPIO_PeriClockControl+0x1b4>)
 8000820:	4293      	cmp	r3, r2
 8000822:	d106      	bne.n	8000832 <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 8000824:	4b27      	ldr	r3, [pc, #156]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 8000826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000828:	4a26      	ldr	r2, [pc, #152]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 800082a:	f023 0304 	bic.w	r3, r3, #4
 800082e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000830:	e040      	b.n	80008b4 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOD){
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	4a26      	ldr	r2, [pc, #152]	@ (80008d0 <GPIO_PeriClockControl+0x1b8>)
 8000836:	4293      	cmp	r3, r2
 8000838:	d106      	bne.n	8000848 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 800083a:	4b22      	ldr	r3, [pc, #136]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a21      	ldr	r2, [pc, #132]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 8000840:	f023 0308 	bic.w	r3, r3, #8
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000846:	e035      	b.n	80008b4 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOE){
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	4a22      	ldr	r2, [pc, #136]	@ (80008d4 <GPIO_PeriClockControl+0x1bc>)
 800084c:	4293      	cmp	r3, r2
 800084e:	d106      	bne.n	800085e <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 8000850:	4b1c      	ldr	r3, [pc, #112]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 8000852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000854:	4a1b      	ldr	r2, [pc, #108]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 8000856:	f023 0310 	bic.w	r3, r3, #16
 800085a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800085c:	e02a      	b.n	80008b4 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOF){
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	4a1d      	ldr	r2, [pc, #116]	@ (80008d8 <GPIO_PeriClockControl+0x1c0>)
 8000862:	4293      	cmp	r3, r2
 8000864:	d106      	bne.n	8000874 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 8000866:	4b17      	ldr	r3, [pc, #92]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	4a16      	ldr	r2, [pc, #88]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 800086c:	f023 0320 	bic.w	r3, r3, #32
 8000870:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000872:	e01f      	b.n	80008b4 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOG){
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	4a19      	ldr	r2, [pc, #100]	@ (80008dc <GPIO_PeriClockControl+0x1c4>)
 8000878:	4293      	cmp	r3, r2
 800087a:	d106      	bne.n	800088a <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 800087c:	4b11      	ldr	r3, [pc, #68]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 800087e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000880:	4a10      	ldr	r2, [pc, #64]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 8000882:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000886:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000888:	e014      	b.n	80008b4 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOH){
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	4a14      	ldr	r2, [pc, #80]	@ (80008e0 <GPIO_PeriClockControl+0x1c8>)
 800088e:	4293      	cmp	r3, r2
 8000890:	d106      	bne.n	80008a0 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 8000892:	4b0c      	ldr	r3, [pc, #48]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	4a0b      	ldr	r2, [pc, #44]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 8000898:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800089c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800089e:	e009      	b.n	80008b4 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOI){
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	4a10      	ldr	r2, [pc, #64]	@ (80008e4 <GPIO_PeriClockControl+0x1cc>)
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d105      	bne.n	80008b4 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 80008a8:	4b06      	ldr	r3, [pc, #24]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 80008aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ac:	4a05      	ldr	r2, [pc, #20]	@ (80008c4 <GPIO_PeriClockControl+0x1ac>)
 80008ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80008b2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80008b4:	bf00      	nop
 80008b6:	370c      	adds	r7, #12
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bc80      	pop	{r7}
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	40020000 	.word	0x40020000
 80008c4:	40023800 	.word	0x40023800
 80008c8:	40020400 	.word	0x40020400
 80008cc:	40020800 	.word	0x40020800
 80008d0:	40020c00 	.word	0x40020c00
 80008d4:	40021000 	.word	0x40021000
 80008d8:	40021400 	.word	0x40021400
 80008dc:	40021800 	.word	0x40021800
 80008e0:	40021c00 	.word	0x40021c00
 80008e4:	40022000 	.word	0x40022000

080008e8 <GPIO_ReadFromInputPin>:
	* @param  *pGPIOx : GPIO peripheral base address
	* @param  PinNum  : pin number that you want to read from
	* @param
	* @return : uint8_t data from GPIO pin (0 if low, 1 if high)
	*/
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNum){
 80008e8:	b480      	push	{r7}
 80008ea:	b085      	sub	sp, #20
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	460b      	mov	r3, r1
 80008f2:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (uint8_t)((pGPIOx->IDR >> PinNum) & 0x00000001);
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	691a      	ldr	r2, [r3, #16]
 80008f8:	78fb      	ldrb	r3, [r7, #3]
 80008fa:	fa22 f303 	lsr.w	r3, r2, r3
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	f003 0301 	and.w	r3, r3, #1
 8000904:	73fb      	strb	r3, [r7, #15]
	return value;
 8000906:	7bfb      	ldrb	r3, [r7, #15]

}
 8000908:	4618      	mov	r0, r3
 800090a:	3714      	adds	r7, #20
 800090c:	46bd      	mov	sp, r7
 800090e:	bc80      	pop	{r7}
 8000910:	4770      	bx	lr
	...

08000914 <SPI_PeriClockControl>:
	* @param  *pSPIx : pointer to the SPI base address
	* @param  EnorDi : takes either ENABLE(1) or DISABLE(0)to enable or disable clock
	* @param
	* @return None
	*/
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi){
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
 800091c:	460b      	mov	r3, r1
 800091e:	70fb      	strb	r3, [r7, #3]
	if(EnorDi== ENABLE){
 8000920:	78fb      	ldrb	r3, [r7, #3]
 8000922:	2b01      	cmp	r3, #1
 8000924:	d120      	bne.n	8000968 <SPI_PeriClockControl+0x54>
			if(pSPIx == SPI1){
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	4a22      	ldr	r2, [pc, #136]	@ (80009b4 <SPI_PeriClockControl+0xa0>)
 800092a:	4293      	cmp	r3, r2
 800092c:	d106      	bne.n	800093c <SPI_PeriClockControl+0x28>
				SPI1_PCLK_EN();
 800092e:	4b22      	ldr	r3, [pc, #136]	@ (80009b8 <SPI_PeriClockControl+0xa4>)
 8000930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000932:	4a21      	ldr	r2, [pc, #132]	@ (80009b8 <SPI_PeriClockControl+0xa4>)
 8000934:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000938:	6453      	str	r3, [r2, #68]	@ 0x44
						else if (pSPIx == SPI3){
							SPI3_PCLK_DI();
						}
		}

}
 800093a:	e035      	b.n	80009a8 <SPI_PeriClockControl+0x94>
			else if(pSPIx == SPI2){
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	4a1f      	ldr	r2, [pc, #124]	@ (80009bc <SPI_PeriClockControl+0xa8>)
 8000940:	4293      	cmp	r3, r2
 8000942:	d106      	bne.n	8000952 <SPI_PeriClockControl+0x3e>
				SPI2_PCLK_EN();
 8000944:	4b1c      	ldr	r3, [pc, #112]	@ (80009b8 <SPI_PeriClockControl+0xa4>)
 8000946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000948:	4a1b      	ldr	r2, [pc, #108]	@ (80009b8 <SPI_PeriClockControl+0xa4>)
 800094a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800094e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000950:	e02a      	b.n	80009a8 <SPI_PeriClockControl+0x94>
			else if (pSPIx == SPI3){
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4a1a      	ldr	r2, [pc, #104]	@ (80009c0 <SPI_PeriClockControl+0xac>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d126      	bne.n	80009a8 <SPI_PeriClockControl+0x94>
				SPI3_PCLK_EN();
 800095a:	4b17      	ldr	r3, [pc, #92]	@ (80009b8 <SPI_PeriClockControl+0xa4>)
 800095c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800095e:	4a16      	ldr	r2, [pc, #88]	@ (80009b8 <SPI_PeriClockControl+0xa4>)
 8000960:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000964:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000966:	e01f      	b.n	80009a8 <SPI_PeriClockControl+0x94>
			if(pSPIx == SPI1){
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	4a12      	ldr	r2, [pc, #72]	@ (80009b4 <SPI_PeriClockControl+0xa0>)
 800096c:	4293      	cmp	r3, r2
 800096e:	d106      	bne.n	800097e <SPI_PeriClockControl+0x6a>
							SPI1_PCLK_DI();
 8000970:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <SPI_PeriClockControl+0xa4>)
 8000972:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000974:	4a10      	ldr	r2, [pc, #64]	@ (80009b8 <SPI_PeriClockControl+0xa4>)
 8000976:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800097a:	6453      	str	r3, [r2, #68]	@ 0x44
}
 800097c:	e014      	b.n	80009a8 <SPI_PeriClockControl+0x94>
					else if(pSPIx == SPI2){
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	4a0e      	ldr	r2, [pc, #56]	@ (80009bc <SPI_PeriClockControl+0xa8>)
 8000982:	4293      	cmp	r3, r2
 8000984:	d106      	bne.n	8000994 <SPI_PeriClockControl+0x80>
							SPI2_PCLK_DI();
 8000986:	4b0c      	ldr	r3, [pc, #48]	@ (80009b8 <SPI_PeriClockControl+0xa4>)
 8000988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800098a:	4a0b      	ldr	r2, [pc, #44]	@ (80009b8 <SPI_PeriClockControl+0xa4>)
 800098c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000990:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000992:	e009      	b.n	80009a8 <SPI_PeriClockControl+0x94>
						else if (pSPIx == SPI3){
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	4a0a      	ldr	r2, [pc, #40]	@ (80009c0 <SPI_PeriClockControl+0xac>)
 8000998:	4293      	cmp	r3, r2
 800099a:	d105      	bne.n	80009a8 <SPI_PeriClockControl+0x94>
							SPI3_PCLK_DI();
 800099c:	4b06      	ldr	r3, [pc, #24]	@ (80009b8 <SPI_PeriClockControl+0xa4>)
 800099e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a0:	4a05      	ldr	r2, [pc, #20]	@ (80009b8 <SPI_PeriClockControl+0xa4>)
 80009a2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80009a6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80009a8:	bf00      	nop
 80009aa:	370c      	adds	r7, #12
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bc80      	pop	{r7}
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	40013000 	.word	0x40013000
 80009b8:	40023800 	.word	0x40023800
 80009bc:	40003800 	.word	0x40003800
 80009c0:	40003c00 	.word	0x40003c00

080009c4 <SPI_Init>:
	* @param  *pSPIHandle : pointer to the GPIO handle struct
	* @param
	* @param
	* @return None
	*/
void SPI_Init(SPI_Handle_t *pSPIHandle){
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b084      	sub	sp, #16
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
	//enable SPI clock
	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	2101      	movs	r1, #1
 80009d2:	4618      	mov	r0, r3
 80009d4:	f7ff ff9e 	bl	8000914 <SPI_PeriClockControl>
	//configure SPI_CR1 reg
	uint32_t temp = 0;
 80009d8:	2300      	movs	r3, #0
 80009da:	60fb      	str	r3, [r7, #12]
	//1. configure device mode
	temp |= pSPIHandle->SPIConfig.SPI_DeviceMode <<SPI_CR1_MSTR;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	791b      	ldrb	r3, [r3, #4]
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	68fa      	ldr	r2, [r7, #12]
 80009e4:	4313      	orrs	r3, r2
 80009e6:	60fb      	str	r3, [r7, #12]
	//2. configure bus config
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD){
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	795b      	ldrb	r3, [r3, #5]
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d104      	bne.n	80009fa <SPI_Init+0x36>
		//bidi mode should be cleared
		temp &= ~(1<<SPI_CR1_BIDIMODE);
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80009f6:	60fb      	str	r3, [r7, #12]
 80009f8:	e014      	b.n	8000a24 <SPI_Init+0x60>
	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD){
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	795b      	ldrb	r3, [r3, #5]
 80009fe:	2b02      	cmp	r3, #2
 8000a00:	d104      	bne.n	8000a0c <SPI_Init+0x48>
		//bidi mode should be set
		temp |= (1<<SPI_CR1_BIDIMODE);
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a08:	60fb      	str	r3, [r7, #12]
 8000a0a:	e00b      	b.n	8000a24 <SPI_Init+0x60>
	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY){
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	795b      	ldrb	r3, [r3, #5]
 8000a10:	2b03      	cmp	r3, #3
 8000a12:	d107      	bne.n	8000a24 <SPI_Init+0x60>
		//BIDI mode should be cleared and Rx_only bit must be set
		temp &= ~(1<<SPI_CR1_BIDIMODE);
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000a1a:	60fb      	str	r3, [r7, #12]
		temp |= (1<<SPI_CR1_RXONLY);
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a22:	60fb      	str	r3, [r7, #12]
	}
	//configure clk speed
	temp |= pSPIHandle->SPIConfig.SPI_SclkSpeed <<SPI_CR1_BR;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	799b      	ldrb	r3, [r3, #6]
 8000a28:	00db      	lsls	r3, r3, #3
 8000a2a:	68fa      	ldr	r2, [r7, #12]
 8000a2c:	4313      	orrs	r3, r2
 8000a2e:	60fb      	str	r3, [r7, #12]
	//configure DFF
	temp |= pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	79db      	ldrb	r3, [r3, #7]
 8000a34:	02db      	lsls	r3, r3, #11
 8000a36:	68fa      	ldr	r2, [r7, #12]
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	60fb      	str	r3, [r7, #12]
	//configure CPOl
	temp |= pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	7a1b      	ldrb	r3, [r3, #8]
 8000a40:	005b      	lsls	r3, r3, #1
 8000a42:	68fa      	ldr	r2, [r7, #12]
 8000a44:	4313      	orrs	r3, r2
 8000a46:	60fb      	str	r3, [r7, #12]
	//config CPHA
	temp |= pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	7a5b      	ldrb	r3, [r3, #9]
 8000a4c:	461a      	mov	r2, r3
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	4313      	orrs	r3, r2
 8000a52:	60fb      	str	r3, [r7, #12]

	temp |= pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	7a9b      	ldrb	r3, [r3, #10]
 8000a58:	025b      	lsls	r3, r3, #9
 8000a5a:	68fa      	ldr	r2, [r7, #12]
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	60fb      	str	r3, [r7, #12]


	pSPIHandle->pSPIx->CR1 = temp;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	68fa      	ldr	r2, [r7, #12]
 8000a66:	601a      	str	r2, [r3, #0]

}
 8000a68:	bf00      	nop
 8000a6a:	3710      	adds	r7, #16
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}

08000a70 <SPI_GetFlagStatus>:

}
/*
 * gets the flag stat
 */
uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName){
 8000a70:	b480      	push	{r7}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
	if(pSPIx->SR & FlagName){
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	689a      	ldr	r2, [r3, #8]
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	4013      	ands	r3, r2
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <SPI_GetFlagStatus+0x1a>
		return FLAG_SET;
 8000a86:	2301      	movs	r3, #1
 8000a88:	e000      	b.n	8000a8c <SPI_GetFlagStatus+0x1c>
	}
	else{
		return FLAG_RESET;
 8000a8a:	2300      	movs	r3, #0
	}
}
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	370c      	adds	r7, #12
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bc80      	pop	{r7}
 8000a94:	4770      	bx	lr

08000a96 <SPI_SendData>:
	* @param  *pSPIx : pointer to the SPI base address
	* @param  *pTxBuffer : pointer to the Tx buffer where data is held
	* @param  Len : length of data
	* @return None
	*/
void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Len){
 8000a96:	b580      	push	{r7, lr}
 8000a98:	b084      	sub	sp, #16
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	60f8      	str	r0, [r7, #12]
 8000a9e:	60b9      	str	r1, [r7, #8]
 8000aa0:	607a      	str	r2, [r7, #4]
	while(Len>0){
 8000aa2:	e027      	b.n	8000af4 <SPI_SendData+0x5e>
		while(SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == RESET);//blocking and polling
 8000aa4:	bf00      	nop
 8000aa6:	2102      	movs	r1, #2
 8000aa8:	68f8      	ldr	r0, [r7, #12]
 8000aaa:	f7ff ffe1 	bl	8000a70 <SPI_GetFlagStatus>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d0f8      	beq.n	8000aa6 <SPI_SendData+0x10>
		if(pSPIx->CR1 & (1<<SPI_CR1_DFF)){
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d00e      	beq.n	8000ade <SPI_SendData+0x48>
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	881b      	ldrh	r3, [r3, #0]
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	60da      	str	r2, [r3, #12]
			Len--;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	3b01      	subs	r3, #1
 8000ace:	607b      	str	r3, [r7, #4]
			Len--;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	3b01      	subs	r3, #1
 8000ad4:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	3301      	adds	r3, #1
 8000ada:	60bb      	str	r3, [r7, #8]
 8000adc:	e00a      	b.n	8000af4 <SPI_SendData+0x5e>
		}
		else {
			pSPIx->DR = *pTxBuffer;
 8000ade:	68bb      	ldr	r3, [r7, #8]
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	461a      	mov	r2, r3
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	60da      	str	r2, [r3, #12]
			Len--;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	3b01      	subs	r3, #1
 8000aec:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 8000aee:	68bb      	ldr	r3, [r7, #8]
 8000af0:	3301      	adds	r3, #1
 8000af2:	60bb      	str	r3, [r7, #8]
	while(Len>0){
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d1d4      	bne.n	8000aa4 <SPI_SendData+0xe>
		}
	}
}
 8000afa:	bf00      	nop
 8000afc:	bf00      	nop
 8000afe:	3710      	adds	r7, #16
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}

08000b04 <SPI_ReceiveData>:
	* @param  *pSPIx : pointer to the SPI base address
	* @param  *pRxBuffer : pointer to the Rx buffer where data is held
	* @param  Len : length of data
	* @return None
	*/
void SPI_ReceiveData(SPI_RegDef_t *pSPIx, uint8_t *pRxBuffer, uint32_t Len){
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b084      	sub	sp, #16
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	60f8      	str	r0, [r7, #12]
 8000b0c:	60b9      	str	r1, [r7, #8]
 8000b0e:	607a      	str	r2, [r7, #4]
	while(Len>0){
 8000b10:	e027      	b.n	8000b62 <SPI_ReceiveData+0x5e>
		while(SPI_GetFlagStatus(pSPIx, SPI_RXNE_FLAG) == (uint8_t)RESET);//blocking and polling
 8000b12:	bf00      	nop
 8000b14:	2101      	movs	r1, #1
 8000b16:	68f8      	ldr	r0, [r7, #12]
 8000b18:	f7ff ffaa 	bl	8000a70 <SPI_GetFlagStatus>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d0f8      	beq.n	8000b14 <SPI_ReceiveData+0x10>
		if(pSPIx->CR1 & (1<<SPI_CR1_DFF)){
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d00e      	beq.n	8000b4c <SPI_ReceiveData+0x48>
			*((uint16_t*)pRxBuffer) = pSPIx->DR;
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	68db      	ldr	r3, [r3, #12]
 8000b32:	b29a      	uxth	r2, r3
 8000b34:	68bb      	ldr	r3, [r7, #8]
 8000b36:	801a      	strh	r2, [r3, #0]
			Len--;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	3b01      	subs	r3, #1
 8000b3c:	607b      	str	r3, [r7, #4]
			Len--;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	3b01      	subs	r3, #1
 8000b42:	607b      	str	r3, [r7, #4]
			(uint16_t*)pRxBuffer++;
 8000b44:	68bb      	ldr	r3, [r7, #8]
 8000b46:	3301      	adds	r3, #1
 8000b48:	60bb      	str	r3, [r7, #8]
 8000b4a:	e00a      	b.n	8000b62 <SPI_ReceiveData+0x5e>
		}
		else {
			*(pRxBuffer) = pSPIx->DR;
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	b2da      	uxtb	r2, r3
 8000b52:	68bb      	ldr	r3, [r7, #8]
 8000b54:	701a      	strb	r2, [r3, #0]
			Len--;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	3b01      	subs	r3, #1
 8000b5a:	607b      	str	r3, [r7, #4]
			pRxBuffer++;
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	3301      	adds	r3, #1
 8000b60:	60bb      	str	r3, [r7, #8]
	while(Len>0){
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d1d4      	bne.n	8000b12 <SPI_ReceiveData+0xe>
		}
	}
}
 8000b68:	bf00      	nop
 8000b6a:	bf00      	nop
 8000b6c:	3710      	adds	r7, #16
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <SPI_PeripheralControl>:
 * @param  IRQPriority : prioity of the interrupt
 * @return None
 */
void SPI_IRQPriorityConfig(uint8_t IRQNum, uint32_t IRQPriority);

void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi){
 8000b72:	b480      	push	{r7}
 8000b74:	b083      	sub	sp, #12
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	6078      	str	r0, [r7, #4]
 8000b7a:	460b      	mov	r3, r1
 8000b7c:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE){
 8000b7e:	78fb      	ldrb	r3, [r7, #3]
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d106      	bne.n	8000b92 <SPI_PeripheralControl+0x20>
		pSPIx->CR1 |= (1<<SPI_CR1_SPE);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	601a      	str	r2, [r3, #0]
	}
	else{
		pSPIx->CR1 &= ~(1<<SPI_CR1_SPE);
	}
}
 8000b90:	e005      	b.n	8000b9e <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1<<SPI_CR1_SPE);
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	601a      	str	r2, [r3, #0]
}
 8000b9e:	bf00      	nop
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bc80      	pop	{r7}
 8000ba6:	4770      	bx	lr

08000ba8 <SPI_SSOEConfig>:
		}
		else{
			pSPIx->CR1 &= ~(1<<SPI_CR1_SSI);
		}
}
void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnorDi){
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
 8000bb0:	460b      	mov	r3, r1
 8000bb2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE){
 8000bb4:	78fb      	ldrb	r3, [r7, #3]
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d106      	bne.n	8000bc8 <SPI_SSOEConfig+0x20>
		pSPIx->CR2 |= (1<<2);
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	f043 0204 	orr.w	r2, r3, #4
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	605a      	str	r2, [r3, #4]
	}
	else{
		pSPIx->CR2 &= ~(1<<2);
	}
}
 8000bc6:	e005      	b.n	8000bd4 <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &= ~(1<<2);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	f023 0204 	bic.w	r2, r3, #4
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	605a      	str	r2, [r3, #4]
}
 8000bd4:	bf00      	nop
 8000bd6:	370c      	adds	r7, #12
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bc80      	pop	{r7}
 8000bdc:	4770      	bx	lr
	...

08000be0 <__libc_init_array>:
 8000be0:	b570      	push	{r4, r5, r6, lr}
 8000be2:	4d0d      	ldr	r5, [pc, #52]	@ (8000c18 <__libc_init_array+0x38>)
 8000be4:	4c0d      	ldr	r4, [pc, #52]	@ (8000c1c <__libc_init_array+0x3c>)
 8000be6:	1b64      	subs	r4, r4, r5
 8000be8:	10a4      	asrs	r4, r4, #2
 8000bea:	2600      	movs	r6, #0
 8000bec:	42a6      	cmp	r6, r4
 8000bee:	d109      	bne.n	8000c04 <__libc_init_array+0x24>
 8000bf0:	4d0b      	ldr	r5, [pc, #44]	@ (8000c20 <__libc_init_array+0x40>)
 8000bf2:	4c0c      	ldr	r4, [pc, #48]	@ (8000c24 <__libc_init_array+0x44>)
 8000bf4:	f000 f818 	bl	8000c28 <_init>
 8000bf8:	1b64      	subs	r4, r4, r5
 8000bfa:	10a4      	asrs	r4, r4, #2
 8000bfc:	2600      	movs	r6, #0
 8000bfe:	42a6      	cmp	r6, r4
 8000c00:	d105      	bne.n	8000c0e <__libc_init_array+0x2e>
 8000c02:	bd70      	pop	{r4, r5, r6, pc}
 8000c04:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c08:	4798      	blx	r3
 8000c0a:	3601      	adds	r6, #1
 8000c0c:	e7ee      	b.n	8000bec <__libc_init_array+0xc>
 8000c0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c12:	4798      	blx	r3
 8000c14:	3601      	adds	r6, #1
 8000c16:	e7f2      	b.n	8000bfe <__libc_init_array+0x1e>
 8000c18:	08000c40 	.word	0x08000c40
 8000c1c:	08000c40 	.word	0x08000c40
 8000c20:	08000c40 	.word	0x08000c40
 8000c24:	08000c44 	.word	0x08000c44

08000c28 <_init>:
 8000c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c2a:	bf00      	nop
 8000c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c2e:	bc08      	pop	{r3}
 8000c30:	469e      	mov	lr, r3
 8000c32:	4770      	bx	lr

08000c34 <_fini>:
 8000c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c36:	bf00      	nop
 8000c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c3a:	bc08      	pop	{r3}
 8000c3c:	469e      	mov	lr, r3
 8000c3e:	4770      	bx	lr
