{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741607492792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741607492793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 10 05:51:32 2025 " "Processing started: Mon Mar 10 05:51:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741607492793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1741607492793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p3 -c p3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off p3 -c p3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1741607492793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1741607493514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1741607493514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p3.sv 1 1 " "Found 1 design units, including 1 entities, in source file p3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p3 " "Found entity 1: p3" {  } { { "p3.sv" "" { Text "C:/Users/PC/Desktop/problema_3/p3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741607501309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741607501309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file p3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p3_tb " "Found entity 1: p3_tb" {  } { { "p3_tb.sv" "" { Text "C:/Users/PC/Desktop/problema_3/p3_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741607501312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741607501312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p3 " "Elaborating entity \"p3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1741607501375 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decimal p3.sv(14) " "Verilog HDL or VHDL warning at p3.sv(14): object \"decimal\" assigned a value but never read" {  } { { "p3.sv" "" { Text "C:/Users/PC/Desktop/problema_3/p3.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1741607501375 "|p3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 p3.sv(22) " "Verilog HDL assignment warning at p3.sv(22): truncated value with size 32 to match size of target (6)" {  } { { "p3.sv" "" { Text "C:/Users/PC/Desktop/problema_3/p3.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741607501376 "|p3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 p3.sv(26) " "Verilog HDL assignment warning at p3.sv(26): truncated value with size 32 to match size of target (6)" {  } { { "p3.sv" "" { Text "C:/Users/PC/Desktop/problema_3/p3.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741607501376 "|p3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 p3.sv(30) " "Verilog HDL assignment warning at p3.sv(30): truncated value with size 32 to match size of target (6)" {  } { { "p3.sv" "" { Text "C:/Users/PC/Desktop/problema_3/p3.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741607501376 "|p3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inicial p3.sv(16) " "Verilog HDL Always Construct warning at p3.sv(16): inferring latch(es) for variable \"inicial\", which holds its previous value in one or more paths through the always construct" {  } { { "p3.sv" "" { Text "C:/Users/PC/Desktop/problema_3/p3.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1741607501376 "|p3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 p3.sv(47) " "Verilog HDL assignment warning at p3.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "p3.sv" "" { Text "C:/Users/PC/Desktop/problema_3/p3.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741607501376 "|p3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 p3.sv(48) " "Verilog HDL assignment warning at p3.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "p3.sv" "" { Text "C:/Users/PC/Desktop/problema_3/p3.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741607501376 "|p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inicial\[0\] p3.sv(16) " "Inferred latch for \"inicial\[0\]\" at p3.sv(16)" {  } { { "p3.sv" "" { Text "C:/Users/PC/Desktop/problema_3/p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741607501376 "|p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inicial\[1\] p3.sv(16) " "Inferred latch for \"inicial\[1\]\" at p3.sv(16)" {  } { { "p3.sv" "" { Text "C:/Users/PC/Desktop/problema_3/p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741607501376 "|p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inicial\[2\] p3.sv(16) " "Inferred latch for \"inicial\[2\]\" at p3.sv(16)" {  } { { "p3.sv" "" { Text "C:/Users/PC/Desktop/problema_3/p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741607501376 "|p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inicial\[3\] p3.sv(16) " "Inferred latch for \"inicial\[3\]\" at p3.sv(16)" {  } { { "p3.sv" "" { Text "C:/Users/PC/Desktop/problema_3/p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741607501376 "|p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inicial\[4\] p3.sv(16) " "Inferred latch for \"inicial\[4\]\" at p3.sv(16)" {  } { { "p3.sv" "" { Text "C:/Users/PC/Desktop/problema_3/p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741607501376 "|p3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inicial\[5\] p3.sv(16) " "Inferred latch for \"inicial\[5\]\" at p3.sv(16)" {  } { { "p3.sv" "" { Text "C:/Users/PC/Desktop/problema_3/p3.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1741607501376 "|p3"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741607501455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 10 05:51:41 2025 " "Processing ended: Mon Mar 10 05:51:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741607501455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741607501455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741607501455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741607501455 ""}
