--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/user/workspace/ov7670_vga_Nexys2/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pb          |    2.785(R)|   -0.229(R)|clk50_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk1
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data1<2>|    0.751(F)|    3.004(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_data1<6>|    0.746(F)|    3.009(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_href1   |    0.810(F)|    2.935(F)|ov7670_pclk1_BUFGP|   0.000|
ov7670_vsync1  |    0.807(F)|    2.938(F)|ov7670_pclk1_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk2
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data2<2>|    0.861(F)|    2.872(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_data2<6>|    0.852(F)|    2.882(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_href2   |    0.851(F)|    2.883(F)|ov7670_pclk2_BUFGP|   0.000|
ov7670_vsync2  |    0.860(F)|    2.872(F)|ov7670_pclk2_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk3
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data3<2>|    1.874(F)|    1.607(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_data3<6>|    1.861(F)|    1.622(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_href3   |    1.827(F)|    1.662(F)|ov7670_pclk3_BUFGP|   0.000|
ov7670_vsync3  |    1.801(F)|    1.692(F)|ov7670_pclk3_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk4
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data4<2>|    3.240(F)|   -0.107(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_data4<6>|    3.237(F)|   -0.103(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_href4   |    3.232(F)|   -0.097(F)|ov7670_pclk4_BUFGP|   0.000|
ov7670_vsync4  |    3.297(F)|   -0.174(F)|ov7670_pclk4_BUFGP|   0.000|
---------------+------------+------------+------------------+--------+

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led1        |   13.966(R)|clk50_BUFGP       |   0.000|
led2        |   13.709(R)|clk50_BUFGP       |   0.000|
led3        |   14.311(R)|clk50_BUFGP       |   0.000|
led4        |   14.004(R)|clk50_BUFGP       |   0.000|
ov7670_sioc1|    6.281(R)|clk50_BUFGP       |   0.000|
ov7670_sioc2|    6.285(R)|clk50_BUFGP       |   0.000|
ov7670_sioc3|    6.352(R)|clk50_BUFGP       |   0.000|
ov7670_sioc4|    6.349(R)|clk50_BUFGP       |   0.000|
ov7670_siod1|   10.214(R)|clk50_BUFGP       |   0.000|
ov7670_siod2|   11.289(R)|clk50_BUFGP       |   0.000|
ov7670_siod3|   11.411(R)|clk50_BUFGP       |   0.000|
ov7670_siod4|   10.777(R)|clk50_BUFGP       |   0.000|
ov7670_xclk1|   11.015(R)|clk50_BUFGP       |   0.000|
ov7670_xclk2|   12.563(R)|clk50_BUFGP       |   0.000|
ov7670_xclk3|   13.982(R)|clk50_BUFGP       |   0.000|
ov7670_xclk4|   12.028(R)|clk50_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |   13.402|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    6.222|    5.455|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk2   |    7.131|    6.104|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk3   |    5.897|    6.025|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk4   |    6.677|    5.078|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clkcam         |ov7670_xclk1   |    9.202|
clkcam         |ov7670_xclk2   |   10.750|
clkcam         |ov7670_xclk3   |   12.169|
clkcam         |ov7670_xclk4   |   10.215|
sw             |ov7670_xclk1   |    8.690|
sw             |ov7670_xclk2   |   10.238|
sw             |ov7670_xclk3   |   11.657|
sw             |ov7670_xclk4   |    9.703|
---------------+---------------+---------+


Analysis completed Fri Jul 29 23:43:03 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



