;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV 210, @61
	CMP #612, @230
	SUB @127, 106
	CMP #612, @230
	ADD -7, <-20
	MOV -1, <-20
	SUB <12, @10
	SUB <12, @10
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 106
	JMP @72, #200
	SUB @127, 106
	SUB @121, 103
	SUB @127, 106
	ADD @130, 8
	MOV -7, <-20
	SUB @127, 106
	JMN @12, #200
	ADD 7, -901
	SUB @127, 106
	SLT -507, 2
	MOV -1, <-20
	JMN @12, #200
	MOV 210, @61
	MOV -1, <-20
	JMN @12, #200
	JMN @12, #200
	MOV 210, @61
	MOV 210, @61
	MOV 210, @61
	DJN -1, @-20
	DJN -1, @-20
	ADD 270, 60
	MOV -7, <-20
	MOV -7, <-20
	SUB -207, <-120
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <-822
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
