<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="0" update_result="3" update_time="0"/>
            <Task name="Jedecgen" build_result="0" update_result="2" update_time="1452415199"/>
            <Task name="Bitgen" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Map" build_result="0" build_time="1452415169">
            <Task name="Map" build_result="0" update_result="2" update_time="1452415169"/>
            <Task name="MapTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="0" build_time="1452415193">
            <Task name="PAR" build_result="0" update_result="2" update_time="1452415193"/>
            <Task name="PARTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1452417856">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1452417856"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1452417856"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="2" update_result="0" update_time="1452417820"/>
        </Milestone>
        <Report name=".vdbs/Uniboard_verilog_impl1_map.vdb" last_build_time="1452415169" last_build_size="533760"/>
        <Report name="Uniboard_verilog_impl1.bgn" last_build_time="1452415199" last_build_size="3966"/>
        <Report name="Uniboard_verilog_impl1.jed" last_build_time="1452415199" last_build_size="1454914"/>
        <Report name="Uniboard_verilog_impl1.lsedata" last_build_time="1452417851" last_build_size="2525542"/>
        <Report name="Uniboard_verilog_impl1.ncd" last_build_time="1452415193" last_build_size="1250512"/>
        <Report name="Uniboard_verilog_impl1.ngd" last_build_time="1452417856" last_build_size="981706"/>
        <Report name="Uniboard_verilog_impl1_map.ncd" last_build_time="1452415169" last_build_size="887850"/>
    </Strategy>
</BuildStatus>
