dmaor_read_reg	,	F_24
dmae_name	,	V_49
get_dma_error_irq	,	F_27
CHCR_TS_HIGH_SHIFT	,	V_14
RS_DUAL	,	V_27
wake_up	,	F_9
CHCR_TE	,	V_18
CHCR	,	V_9
wait_queue	,	V_22
dmae_irq_free	,	F_30
DMAOR_INIT	,	V_40
dummy	,	V_45
DMTE6_IRQ	,	V_4
DMA_TEI_CAPABLE	,	V_25
dar	,	V_32
u32	,	T_1
sh_dmac_configure_channel	,	F_15
PVR2_CASCADE_CHAN	,	V_30
calc_xmit_shift	,	F_5
dma_channel	,	V_7
sh_dmac_free_dma	,	F_13
info	,	V_51
unlikely	,	F_11
sh_dmac_exit	,	F_33
dma_tei	,	F_7
get_dmte_irq	,	F_4
register_dmac	,	F_32
count	,	V_34
request_irq	,	F_12
IRQ_HANDLED	,	V_23
dmaor_reset	,	F_23
dmae_irq_map	,	V_44
rc	,	V_53
sh_dmac_info	,	V_52
chcr	,	V_8
CHCR_TS_HIGH_MASK	,	V_13
unregister_dmac	,	F_34
DMAOR_NMIF	,	V_38
DMTE0_IRQ	,	V_5
CHCR_TS_LOW_SHIFT	,	V_12
disable_irq	,	F_19
no	,	V_36
sh_dmac_enable_dma	,	F_16
TCR	,	V_35
IRQ_NONE	,	V_19
dma_find_base	,	F_1
SAR	,	V_31
free_irq	,	F_14
flags	,	V_24
printk	,	F_26
dmaor_write_reg	,	F_25
sh_dmac_init	,	F_31
DMA_CONFIGURED	,	V_28
CHCR_IE	,	V_20
DMAOR_AE	,	V_39
ts_shift	,	V_15
__raw_writel	,	F_8
IRQF_SHARED	,	V_26
NR_DMAOR	,	V_47
__raw_readl	,	F_6
CHCR_TS_LOW_MASK	,	V_11
mach_is_dreamcast	,	F_21
dmae_irq_init	,	F_29
SH_DMAC_BASE1	,	F_2
sar	,	V_29
NR_DMAE	,	V_48
SH_DMAC_BASE0	,	V_3
irqreturn_t	,	T_2
"dma-sh: Can't initialize DMAOR.\n"	,	L_1
cnt	,	V_10
irq	,	V_16
i	,	V_46
sh_dmac_xfer_dma	,	F_20
dma_err	,	F_28
n	,	V_43
dev_id	,	V_17
sh_dmac_request_dma	,	F_10
dmaor	,	V_37
EINVAL	,	V_42
enable_irq	,	F_17
DAR	,	V_33
dma_base_addr	,	F_3
KERN_ERR	,	V_41
dmte_irq_map	,	V_6
__init	,	T_3
__exit	,	T_4
CHCR_DE	,	V_21
sh_dmac_disable_dma	,	F_18
dma_info	,	V_50
chan	,	V_1
sh_dmac_get_dma_residue	,	F_22
"%s request_irq fail\n"	,	L_2
base	,	V_2
