#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x616aa8bcc0a0 .scope module, "processor_tb" "processor_tb" 2 18;
 .timescale -9 -12;
v0x616aa8bfdbf0_0 .var "clk", 0 0;
v0x616aa8bfdcb0_0 .net "instr_opcode", 5 0, L_0x616aa8c101f0;  1 drivers
v0x616aa8bfdd70_0 .var/i "passedTests", 31 0;
v0x616aa8bfde10_0 .net "prog_count", 31 0, L_0x616aa8c100a0;  1 drivers
v0x616aa8bfded0_0 .net "reg1_addr", 4 0, L_0x616aa8c10260;  1 drivers
v0x616aa8bfdfc0_0 .net "reg1_data", 31 0, L_0x616aa8c103b0;  1 drivers
v0x616aa8bfe060_0 .net "reg2_addr", 4 0, L_0x616aa8c104f0;  1 drivers
v0x616aa8bfe100_0 .net "reg2_data", 31 0, L_0x616aa8c10560;  1 drivers
v0x616aa8bfe1a0_0 .var "rst", 0 0;
v0x616aa8bfe240_0 .var/i "totalTests", 31 0;
v0x616aa8bfe300_0 .net "write_reg_addr", 4 0, L_0x616aa8c10670;  1 drivers
v0x616aa8bfe3c0_0 .net "write_reg_data", 31 0, L_0x616aa8c10730;  1 drivers
E_0x616aa8b99320 .event negedge, v0x616aa8bf49c0_0;
E_0x616aa8b99490 .event negedge, v0x616aa8bfa7b0_0;
S_0x616aa8bcac30 .scope task, "test_case" "test_case" 2 76, 2 76 0, S_0x616aa8bcc0a0;
 .timescale -9 -12;
v0x616aa8bb92a0_0 .var "instr_opcode_exp", 5 0;
v0x616aa8bc2a80_0 .var "prog_count_exp", 31 0;
v0x616aa8bc11b0_0 .var "reg1_addr_exp", 4 0;
v0x616aa8bf3890_0 .var "reg1_data_exp", 31 0;
v0x616aa8bf3970_0 .var "reg2_addr_exp", 4 0;
v0x616aa8bf3a50_0 .var "reg2_data_exp", 31 0;
v0x616aa8bf3b30_0 .var "write_reg_addr_exp", 4 0;
v0x616aa8bf3c10_0 .var "write_reg_data_exp", 31 0;
E_0x616aa8b99980 .event posedge, v0x616aa8bf49c0_0;
TD_processor_tb.test_case ;
    %wait E_0x616aa8b99980;
    %load/vec4 v0x616aa8bfe240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616aa8bfe240_0, 0, 32;
    %load/vec4 v0x616aa8bfde10_0;
    %load/vec4 v0x616aa8bc2a80_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x616aa8bfdcb0_0;
    %load/vec4 v0x616aa8bb92a0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_0.7, 14;
    %load/vec4 v0x616aa8bfded0_0;
    %load/vec4 v0x616aa8bc11b0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.7;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_0.6, 13;
    %load/vec4 v0x616aa8bfdfc0_0;
    %load/vec4 v0x616aa8bf3890_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.6;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_0.5, 12;
    %load/vec4 v0x616aa8bfe060_0;
    %load/vec4 v0x616aa8bf3970_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.4, 11;
    %load/vec4 v0x616aa8bfe100_0;
    %load/vec4 v0x616aa8bf3a50_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.3, 10;
    %load/vec4 v0x616aa8bfe300_0;
    %load/vec4 v0x616aa8bf3b30_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x616aa8bfe3c0_0;
    %load/vec4 v0x616aa8bf3c10_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x616aa8bfdd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616aa8bfdd70_0, 0, 32;
    %vpi_call 2 99 "$display", "passed." {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 101 "$display", "\012failed - expected: PC = %h, opcode = %h, src1_addr = %h, src1_out = %h, src2_addr = %h, src2_out = %h, dst_addr = %h dst_data = %h", v0x616aa8bc2a80_0, v0x616aa8bb92a0_0, v0x616aa8bc11b0_0, v0x616aa8bf3890_0, v0x616aa8bf3970_0, v0x616aa8bf3a50_0, v0x616aa8bf3b30_0, v0x616aa8bf3c10_0 {0 0 0};
    %vpi_call 2 103 "$display", "       - got     : PC = %h, opcode = %h, src1_addr = %h, src1_out = %h, src2_addr = %h, src2_out = %h, dst_addr = %h dst_data = %h", v0x616aa8bfde10_0, v0x616aa8bfdcb0_0, v0x616aa8bfded0_0, v0x616aa8bfdfc0_0, v0x616aa8bfe060_0, v0x616aa8bfe100_0, v0x616aa8bfe300_0, v0x616aa8bfe3c0_0 {0 0 0};
T_0.1 ;
    %end;
S_0x616aa8bcaf20 .scope module, "uut" "lab04" 2 46, 3 418 0, S_0x616aa8bcc0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 6 "opcode";
    .port_info 4 /OUTPUT 5 "src1_addr";
    .port_info 5 /OUTPUT 32 "src1_out";
    .port_info 6 /OUTPUT 5 "src2_addr";
    .port_info 7 /OUTPUT 32 "src2_out";
    .port_info 8 /OUTPUT 5 "dst_addr";
    .port_info 9 /OUTPUT 32 "dst_data";
L_0x616aa8c0f7f0 .functor BUFZ 16, L_0x616aa8c0f670, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x616aa8c0ffe0 .functor AND 1, v0x616aa8bf9420_0, v0x616aa8bf84f0_0, C4<1>, C4<1>;
L_0x616aa8c100a0 .functor BUFZ 32, v0x616aa8bfb280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x616aa8c101f0 .functor BUFZ 6, L_0x616aa8c0f250, C4<000000>, C4<000000>, C4<000000>;
L_0x616aa8c10260 .functor BUFZ 5, L_0x616aa8c0f340, C4<00000>, C4<00000>, C4<00000>;
L_0x616aa8c103b0 .functor BUFZ 32, L_0x616aa8bfe670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x616aa8c104f0 .functor BUFZ 5, L_0x616aa8c0f470, C4<00000>, C4<00000>, C4<00000>;
L_0x616aa8c10560 .functor BUFZ 32, L_0x616aa8bfe960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x616aa8c10670 .functor BUFZ 5, v0x616aa8bf5770_0, C4<00000>, C4<00000>, C4<00000>;
L_0x616aa8c10730 .functor BUFZ 32, v0x616aa8bf5d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x616aa8bfb580_0 .net "1D", 31 0, L_0x616aa8c0ee40;  1 drivers
v0x616aa8bfb6b0_0 .net "PC", 31 0, L_0x616aa8c100a0;  alias, 1 drivers
v0x616aa8bfb790_0 .net "PC_temp", 31 0, v0x616aa8bfb280_0;  1 drivers
v0x616aa8bfb880_0 .net "alucontrol", 3 0, v0x616aa8bf7270_0;  1 drivers
v0x616aa8bfb990_0 .net "aluop", 1 0, v0x616aa8bf9270_0;  1 drivers
v0x616aa8bfbaf0_0 .net "aluout", 31 0, v0x616aa8bf8380_0;  1 drivers
v0x616aa8bfbc00_0 .net "alusrc", 0 0, v0x616aa8bf9350_0;  1 drivers
v0x616aa8bfbcf0_0 .net "branch", 0 0, v0x616aa8bf9420_0;  1 drivers
v0x616aa8bfbd90_0 .net "clk", 0 0, v0x616aa8bfdbf0_0;  1 drivers
v0x616aa8bfbec0_0 .net "datain", 31 0, v0x616aa8bf6d20_0;  1 drivers
v0x616aa8bfbf60_0 .net "dst_addr", 4 0, L_0x616aa8c10670;  alias, 1 drivers
v0x616aa8bfc040_0 .net "dst_addr_temp", 4 0, v0x616aa8bf5770_0;  1 drivers
v0x616aa8bfc100_0 .net "dst_data", 31 0, L_0x616aa8c10730;  alias, 1 drivers
v0x616aa8bfc1e0_0 .net "dst_data_temp", 31 0, v0x616aa8bf5d40_0;  1 drivers
v0x616aa8bfc2f0_0 .net "ld", 0 0, v0x616aa8bf9590_0;  1 drivers
v0x616aa8bfc3e0_0 .net "memtoreg", 0 0, v0x616aa8bf9680_0;  1 drivers
v0x616aa8bfc4d0_0 .net "opcode", 5 0, L_0x616aa8c101f0;  alias, 1 drivers
v0x616aa8bfc5b0_0 .net "opcode_temp", 5 0, L_0x616aa8c0f250;  1 drivers
v0x616aa8bfc670_0 .net "regdst", 0 0, v0x616aa8bf9820_0;  1 drivers
v0x616aa8bfc760_0 .net "rst", 0 0, v0x616aa8bfe1a0_0;  1 drivers
v0x616aa8bfc850_0 .net "s0", 15 0, L_0x616aa8c0f7f0;  1 drivers
v0x616aa8bfc8f0_0 .net "s1", 4 0, L_0x616aa8c0f5d0;  1 drivers
v0x616aa8bfc990_0 .net "s10", 15 0, L_0x616aa8c0f670;  1 drivers
v0x616aa8bfca50_0 .net "s2", 5 0, L_0x616aa8c0f8b0;  1 drivers
v0x616aa8bfcb10_0 .net "s3", 31 0, v0x616aa8bf6540_0;  1 drivers
v0x616aa8bfcc00_0 .net "s4", 31 0, v0x616aa8bf7ad0_0;  1 drivers
v0x616aa8bfccc0_0 .net "s5", 0 0, L_0x616aa8c0ffe0;  1 drivers
v0x616aa8bfcd60_0 .net "s6", 31 0, v0x616aa8bf8bb0_0;  1 drivers
v0x616aa8bfce50_0 .net "s7", 7 0, L_0x616aa8c0f750;  1 drivers
v0x616aa8bfcf10_0 .net "s8", 7 0, L_0x616aa8c0eaa0;  1 drivers
v0x616aa8bfcfb0_0 .net "s9", 31 0, L_0x616aa8c0f140;  1 drivers
v0x616aa8bfd050_0 .net "signex", 31 0, L_0x616aa8c0feb0;  1 drivers
v0x616aa8bfd0f0_0 .net "src1_addr", 4 0, L_0x616aa8c10260;  alias, 1 drivers
v0x616aa8bfd1d0_0 .net "src1_addr_temp", 4 0, L_0x616aa8c0f340;  1 drivers
v0x616aa8bfd290_0 .net "src1_out", 31 0, L_0x616aa8c103b0;  alias, 1 drivers
v0x616aa8bfd350_0 .net "src1_out_temp", 31 0, L_0x616aa8bfe670;  1 drivers
v0x616aa8bfd460_0 .net "src2_addr", 4 0, L_0x616aa8c104f0;  alias, 1 drivers
v0x616aa8bfd540_0 .net "src2_addr_temp", 4 0, L_0x616aa8c0f470;  1 drivers
v0x616aa8bfd650_0 .net "src2_out", 31 0, L_0x616aa8c10560;  alias, 1 drivers
v0x616aa8bfd730_0 .net "src2_out_temp", 31 0, L_0x616aa8bfe960;  1 drivers
v0x616aa8bfd7f0_0 .net "str", 0 0, v0x616aa8bf9750_0;  1 drivers
v0x616aa8bfd8e0_0 .net "writeen", 0 0, v0x616aa8bf98f0_0;  1 drivers
v0x616aa8bfd9d0_0 .net "zero", 0 0, v0x616aa8bf84f0_0;  1 drivers
L_0x616aa8c0eaa0 .part v0x616aa8bfb280_0, 2, 8;
L_0x616aa8c0f250 .part L_0x616aa8c0f140, 26, 6;
L_0x616aa8c0f340 .part L_0x616aa8c0f140, 21, 5;
L_0x616aa8c0f470 .part L_0x616aa8c0f140, 16, 5;
L_0x616aa8c0f5d0 .part L_0x616aa8c0f140, 11, 5;
L_0x616aa8c0f670 .part L_0x616aa8c0f140, 0, 16;
L_0x616aa8c0f750 .part v0x616aa8bf8380_0, 0, 8;
L_0x616aa8c0f8b0 .part L_0x616aa8c0f670, 0, 6;
S_0x616aa8bcb2a0 .scope module, "DIG_BitExtender_i9" "DIG_BitExtender" 3 563, 3 338 0, S_0x616aa8bcaf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x616aa8bc1250 .param/l "inputBits" 0 3 339, +C4<00000000000000000000000000010000>;
P_0x616aa8bc1290 .param/l "outputBits" 0 3 340, +C4<00000000000000000000000000100000>;
v0x616aa8bf3ed0_0 .net *"_ivl_1", 0 0, L_0x616aa8c0f9f0;  1 drivers
v0x616aa8bf3fd0_0 .net *"_ivl_2", 15 0, L_0x616aa8c0fa90;  1 drivers
v0x616aa8bf40b0_0 .net "in", 15 0, L_0x616aa8c0f7f0;  alias, 1 drivers
v0x616aa8bf4170_0 .net "out", 31 0, L_0x616aa8c0feb0;  alias, 1 drivers
L_0x616aa8c0f9f0 .part L_0x616aa8c0f7f0, 15, 1;
LS_0x616aa8c0fa90_0_0 .concat [ 1 1 1 1], L_0x616aa8c0f9f0, L_0x616aa8c0f9f0, L_0x616aa8c0f9f0, L_0x616aa8c0f9f0;
LS_0x616aa8c0fa90_0_4 .concat [ 1 1 1 1], L_0x616aa8c0f9f0, L_0x616aa8c0f9f0, L_0x616aa8c0f9f0, L_0x616aa8c0f9f0;
LS_0x616aa8c0fa90_0_8 .concat [ 1 1 1 1], L_0x616aa8c0f9f0, L_0x616aa8c0f9f0, L_0x616aa8c0f9f0, L_0x616aa8c0f9f0;
LS_0x616aa8c0fa90_0_12 .concat [ 1 1 1 1], L_0x616aa8c0f9f0, L_0x616aa8c0f9f0, L_0x616aa8c0f9f0, L_0x616aa8c0f9f0;
L_0x616aa8c0fa90 .concat [ 4 4 4 4], LS_0x616aa8c0fa90_0_0, LS_0x616aa8c0fa90_0_4, LS_0x616aa8c0fa90_0_8, LS_0x616aa8c0fa90_0_12;
L_0x616aa8c0feb0 .concat [ 16 16 0 0], L_0x616aa8c0f7f0, L_0x616aa8c0fa90;
S_0x616aa8bcb620 .scope module, "DIG_RAMDualAccess_i7" "DIG_RAMDualAccess" 3 529, 3 210 0, S_0x616aa8bcaf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 8 "1A";
    .port_info 3 /INPUT 8 "2A";
    .port_info 4 /INPUT 32 "1Din";
    .port_info 5 /INPUT 1 "str";
    .port_info 6 /OUTPUT 32 "1D";
    .port_info 7 /OUTPUT 32 "2D";
P_0x616aa8bcc580 .param/l "AddrBits" 0 3 213, +C4<00000000000000000000000000001000>;
P_0x616aa8bcc5c0 .param/l "Bits" 0 3 212, +C4<00000000000000000000000000100000>;
L_0x616aa8c0f140 .functor BUFZ 32, L_0x616aa8c0ef30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x616aa8bf4500_0 .net "1A", 7 0, L_0x616aa8c0f750;  alias, 1 drivers
v0x616aa8bf45e0_0 .net "1D", 31 0, L_0x616aa8c0ee40;  alias, 1 drivers
v0x616aa8bf46c0_0 .net "1Din", 31 0, L_0x616aa8bfe960;  alias, 1 drivers
v0x616aa8bf47b0_0 .net "2A", 7 0, L_0x616aa8c0eaa0;  alias, 1 drivers
v0x616aa8bf4890_0 .net "2D", 31 0, L_0x616aa8c0f140;  alias, 1 drivers
v0x616aa8bf49c0_0 .net "C", 0 0, v0x616aa8bfdbf0_0;  alias, 1 drivers
v0x616aa8bf4a80_0 .net *"_ivl_0", 31 0, L_0x616aa8c0ebe0;  1 drivers
v0x616aa8bf4b60_0 .net *"_ivl_10", 31 0, L_0x616aa8c0ef30;  1 drivers
v0x616aa8bf4c40_0 .net *"_ivl_12", 9 0, L_0x616aa8c0f000;  1 drivers
L_0x737dfe8db1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x616aa8bf4d20_0 .net *"_ivl_15", 1 0, L_0x737dfe8db1c8;  1 drivers
v0x616aa8bf4e00_0 .net *"_ivl_2", 9 0, L_0x616aa8c0ecb0;  1 drivers
L_0x737dfe8db180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x616aa8bf4ee0_0 .net *"_ivl_5", 1 0, L_0x737dfe8db180;  1 drivers
o0x737dfe9244f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x616aa8bf4fc0_0 name=_ivl_6
v0x616aa8bf50a0_0 .net "ld", 0 0, v0x616aa8bf9590_0;  alias, 1 drivers
v0x616aa8bf5160 .array "memory", 255 0, 31 0;
v0x616aa8bf5220_0 .net "str", 0 0, v0x616aa8bf9750_0;  alias, 1 drivers
L_0x616aa8c0ebe0 .array/port v0x616aa8bf5160, L_0x616aa8c0ecb0;
L_0x616aa8c0ecb0 .concat [ 8 2 0 0], L_0x616aa8c0f750, L_0x737dfe8db180;
L_0x616aa8c0ee40 .functor MUXZ 32, o0x737dfe9244f8, L_0x616aa8c0ebe0, v0x616aa8bf9590_0, C4<>;
L_0x616aa8c0ef30 .array/port v0x616aa8bf5160, L_0x616aa8c0f000;
L_0x616aa8c0f000 .concat [ 8 2 0 0], L_0x616aa8c0eaa0, L_0x737dfe8db1c8;
S_0x616aa8bcb9a0 .scope module, "Mux_2x1_NBits_i10" "Mux_2x1_NBits" 3 570, 3 191 0, S_0x616aa8bcaf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "in_0";
    .port_info 2 /INPUT 5 "in_1";
    .port_info 3 /OUTPUT 5 "out";
P_0x616aa8bf53e0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000000101>;
v0x616aa8bf5590_0 .net "in_0", 4 0, L_0x616aa8c0f470;  alias, 1 drivers
v0x616aa8bf5690_0 .net "in_1", 4 0, L_0x616aa8c0f5d0;  alias, 1 drivers
v0x616aa8bf5770_0 .var "out", 4 0;
v0x616aa8bf5860_0 .net "sel", 0 0, v0x616aa8bf9820_0;  alias, 1 drivers
E_0x616aa8b58590 .event anyedge, v0x616aa8bf5860_0, v0x616aa8bf5590_0, v0x616aa8bf5690_0;
S_0x616aa8bcbd20 .scope module, "Mux_2x1_NBits_i12" "Mux_2x1_NBits" 3 585, 3 191 0, S_0x616aa8bcaf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x616aa8bf5a40 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x616aa8bf5b50_0 .net "in_0", 31 0, v0x616aa8bf8380_0;  alias, 1 drivers
v0x616aa8bf5c50_0 .net "in_1", 31 0, L_0x616aa8c0ee40;  alias, 1 drivers
v0x616aa8bf5d40_0 .var "out", 31 0;
v0x616aa8bf5e10_0 .net "sel", 0 0, v0x616aa8bf9680_0;  alias, 1 drivers
E_0x616aa8bda300 .event anyedge, v0x616aa8bf5e10_0, v0x616aa8bf5b50_0, v0x616aa8bf45e0_0;
S_0x616aa8bf5fa0 .scope module, "Mux_2x1_NBits_i4" "Mux_2x1_NBits" 3 502, 3 191 0, S_0x616aa8bcaf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x616aa8bf61d0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x616aa8bf6360_0 .net "in_0", 31 0, L_0x616aa8bfe960;  alias, 1 drivers
v0x616aa8bf6470_0 .net "in_1", 31 0, L_0x616aa8c0feb0;  alias, 1 drivers
v0x616aa8bf6540_0 .var "out", 31 0;
v0x616aa8bf6610_0 .net "sel", 0 0, v0x616aa8bf9350_0;  alias, 1 drivers
E_0x616aa8bf62e0 .event anyedge, v0x616aa8bf6610_0, v0x616aa8bf46c0_0, v0x616aa8bf4170_0;
S_0x616aa8bf67a0 .scope module, "Mux_2x1_NBits_i5" "Mux_2x1_NBits" 3 511, 3 191 0, S_0x616aa8bcaf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x616aa8bf6980 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x616aa8bf6b40_0 .net "in_0", 31 0, v0x616aa8bf7ad0_0;  alias, 1 drivers
v0x616aa8bf6c40_0 .net "in_1", 31 0, v0x616aa8bf8bb0_0;  alias, 1 drivers
v0x616aa8bf6d20_0 .var "out", 31 0;
v0x616aa8bf6e10_0 .net "sel", 0 0, L_0x616aa8c0ffe0;  alias, 1 drivers
E_0x616aa8bf6ac0 .event anyedge, v0x616aa8bf6e10_0, v0x616aa8bf6b40_0, v0x616aa8bf6c40_0;
S_0x616aa8bf6fa0 .scope module, "alu_control_i11" "alu_control" 3 577, 3 389 0, S_0x616aa8bcaf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v0x616aa8bf7270_0 .var "alu_control", 3 0;
v0x616aa8bf7370_0 .net "alu_op", 1 0, v0x616aa8bf9270_0;  alias, 1 drivers
v0x616aa8bf7450_0 .net "funct", 5 0, L_0x616aa8c0f8b0;  alias, 1 drivers
E_0x616aa8bf71f0 .event anyedge, v0x616aa8bf7370_0, v0x616aa8bf7450_0;
S_0x616aa8bf7590 .scope module, "alu_i2" "alu" 3 484, 3 155 0, S_0x616aa8bcaf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x616aa8bf7800_0 .net "A", 31 0, v0x616aa8bfb280_0;  alias, 1 drivers
L_0x737dfe8db0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x616aa8bf7900_0 .net "B", 31 0, L_0x737dfe8db0f0;  1 drivers
L_0x737dfe8db0a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x616aa8bf79e0_0 .net "alu_control", 3 0, L_0x737dfe8db0a8;  1 drivers
v0x616aa8bf7ad0_0 .var "result", 31 0;
v0x616aa8bf7bc0_0 .var "temp", 31 0;
v0x616aa8bf7cd0_0 .var "zero", 0 0;
E_0x616aa8bf77a0 .event anyedge, v0x616aa8bf7900_0, v0x616aa8bf7800_0, v0x616aa8bf79e0_0;
S_0x616aa8bf7e30 .scope module, "alu_i3" "alu" 3 492, 3 155 0, S_0x616aa8bcaf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x616aa8bf8090_0 .net "A", 31 0, L_0x616aa8bfe670;  alias, 1 drivers
v0x616aa8bf8190_0 .net "B", 31 0, v0x616aa8bf6540_0;  alias, 1 drivers
v0x616aa8bf8280_0 .net "alu_control", 3 0, v0x616aa8bf7270_0;  alias, 1 drivers
v0x616aa8bf8380_0 .var "result", 31 0;
v0x616aa8bf8450_0 .var "temp", 31 0;
v0x616aa8bf84f0_0 .var "zero", 0 0;
E_0x616aa8bf8010 .event anyedge, v0x616aa8bf6540_0, v0x616aa8bf8090_0, v0x616aa8bf7270_0;
S_0x616aa8bf8650 .scope module, "alu_i6" "alu" 3 518, 3 155 0, S_0x616aa8bcaf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x616aa8bf88b0_0 .net "A", 31 0, v0x616aa8bf7ad0_0;  alias, 1 drivers
v0x616aa8bf89e0_0 .net "B", 31 0, L_0x616aa8c0feb0;  alias, 1 drivers
L_0x737dfe8db138 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x616aa8bf8af0_0 .net "alu_control", 3 0, L_0x737dfe8db138;  1 drivers
v0x616aa8bf8bb0_0 .var "result", 31 0;
v0x616aa8bf8c70_0 .var "temp", 31 0;
v0x616aa8bf8d80_0 .var "zero", 0 0;
E_0x616aa8bf8830 .event anyedge, v0x616aa8bf4170_0, v0x616aa8bf6b40_0, v0x616aa8bf8af0_0;
S_0x616aa8bf8ee0 .scope module, "control_unit_i8" "control_unit" 3 546, 3 269 0, S_0x616aa8bcaf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x616aa8bf9270_0 .var "alu_op", 1 0;
v0x616aa8bf9350_0 .var "alu_src", 0 0;
v0x616aa8bf9420_0 .var "branch", 0 0;
v0x616aa8bf94f0_0 .net "instr_op", 5 0, L_0x616aa8c0f250;  alias, 1 drivers
v0x616aa8bf9590_0 .var "mem_read", 0 0;
v0x616aa8bf9680_0 .var "mem_to_reg", 0 0;
v0x616aa8bf9750_0 .var "mem_write", 0 0;
v0x616aa8bf9820_0 .var "reg_dst", 0 0;
v0x616aa8bf98f0_0 .var "reg_write", 0 0;
E_0x616aa8bf91f0 .event anyedge, v0x616aa8bf94f0_0;
S_0x616aa8bf9ae0 .scope module, "cpu_registers_i1" "cpu_registers" 3 472, 3 81 0, S_0x616aa8bcaf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 5 "src1_addr";
    .port_info 4 /INPUT 5 "src2_addr";
    .port_info 5 /INPUT 5 "dst_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "src1_out";
    .port_info 8 /OUTPUT 32 "src2_out";
L_0x616aa8bfe670 .functor BUFZ 32, L_0x616aa8bfe460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x616aa8bfe960 .functor BUFZ 32, L_0x616aa8bfe750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x616aa8bf9da0 .array "RFILE", 0 31, 31 0;
v0x616aa8bf9e80_0 .net *"_ivl_0", 31 0, L_0x616aa8bfe460;  1 drivers
v0x616aa8bf9f60_0 .net *"_ivl_10", 6 0, L_0x616aa8bfe7f0;  1 drivers
L_0x737dfe8db060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x616aa8bfa050_0 .net *"_ivl_13", 1 0, L_0x737dfe8db060;  1 drivers
v0x616aa8bfa130_0 .net *"_ivl_2", 6 0, L_0x616aa8bfe530;  1 drivers
L_0x737dfe8db018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x616aa8bfa260_0 .net *"_ivl_5", 1 0, L_0x737dfe8db018;  1 drivers
v0x616aa8bfa340_0 .net *"_ivl_8", 31 0, L_0x616aa8bfe750;  1 drivers
v0x616aa8bfa420_0 .net "clk", 0 0, v0x616aa8bfdbf0_0;  alias, 1 drivers
v0x616aa8bfa4c0_0 .net "data_in", 31 0, v0x616aa8bf5d40_0;  alias, 1 drivers
v0x616aa8bfa620_0 .net "dst_addr", 4 0, v0x616aa8bf5770_0;  alias, 1 drivers
v0x616aa8bfa6f0_0 .var/i "i", 31 0;
v0x616aa8bfa7b0_0 .net "rst", 0 0, v0x616aa8bfe1a0_0;  alias, 1 drivers
v0x616aa8bfa870_0 .net "src1_addr", 4 0, L_0x616aa8c0f340;  alias, 1 drivers
v0x616aa8bfa950_0 .net "src1_out", 31 0, L_0x616aa8bfe670;  alias, 1 drivers
v0x616aa8bfaa40_0 .net "src2_addr", 4 0, L_0x616aa8c0f470;  alias, 1 drivers
v0x616aa8bfab10_0 .net "src2_out", 31 0, L_0x616aa8bfe960;  alias, 1 drivers
v0x616aa8bfabb0_0 .net "write_en", 0 0, v0x616aa8bf98f0_0;  alias, 1 drivers
L_0x616aa8bfe460 .array/port v0x616aa8bf9da0, L_0x616aa8bfe530;
L_0x616aa8bfe530 .concat [ 5 2 0 0], L_0x616aa8c0f340, L_0x737dfe8db018;
L_0x616aa8bfe750 .array/port v0x616aa8bf9da0, L_0x616aa8bfe7f0;
L_0x616aa8bfe7f0 .concat [ 5 2 0 0], L_0x616aa8c0f470, L_0x737dfe8db060;
S_0x616aa8bfada0 .scope module, "gen_register_i0" "gen_register" 3 464, 3 29 0, S_0x616aa8bcaf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x616aa8bfaf30 .param/l "WORD_SIZE" 0 3 31, +C4<00000000000000000000000000100000>;
v0x616aa8bfb0b0_0 .net "clk", 0 0, v0x616aa8bfdbf0_0;  alias, 1 drivers
v0x616aa8bfb1c0_0 .net "data_in", 31 0, v0x616aa8bf6d20_0;  alias, 1 drivers
v0x616aa8bfb280_0 .var "data_out", 31 0;
v0x616aa8bfb380_0 .net "rst", 0 0, v0x616aa8bfe1a0_0;  alias, 1 drivers
v0x616aa8bfb450_0 .net "write_en", 0 0, v0x616aa8bfdbf0_0;  alias, 1 drivers
E_0x616aa8bfb030 .event posedge, v0x616aa8bf49c0_0, v0x616aa8bfa7b0_0;
    .scope S_0x616aa8bfada0;
T_1 ;
    %wait E_0x616aa8bfb030;
    %load/vec4 v0x616aa8bfb380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x616aa8bfb280_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x616aa8bfb0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x616aa8bfb450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x616aa8bfb1c0_0;
    %assign/vec4 v0x616aa8bfb280_0, 0;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x616aa8bf9ae0;
T_2 ;
    %wait E_0x616aa8b99980;
    %load/vec4 v0x616aa8bfa7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616aa8bfa6f0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x616aa8bfa6f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x616aa8bfa6f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616aa8bf9da0, 0, 4;
    %load/vec4 v0x616aa8bfa6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x616aa8bfa6f0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x616aa8bfabb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x616aa8bfa4c0_0;
    %load/vec4 v0x616aa8bfa620_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616aa8bf9da0, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x616aa8bf7590;
T_3 ;
    %wait E_0x616aa8bf77a0;
    %load/vec4 v0x616aa8bf79e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616aa8bf7bc0_0, 0, 32;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x616aa8bf7800_0;
    %load/vec4 v0x616aa8bf7900_0;
    %and;
    %store/vec4 v0x616aa8bf7ad0_0, 0, 32;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x616aa8bf7800_0;
    %load/vec4 v0x616aa8bf7900_0;
    %or;
    %store/vec4 v0x616aa8bf7ad0_0, 0, 32;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x616aa8bf7800_0;
    %load/vec4 v0x616aa8bf7900_0;
    %add;
    %store/vec4 v0x616aa8bf7ad0_0, 0, 32;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x616aa8bf7800_0;
    %load/vec4 v0x616aa8bf7900_0;
    %sub;
    %store/vec4 v0x616aa8bf7ad0_0, 0, 32;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x616aa8bf7800_0;
    %load/vec4 v0x616aa8bf7900_0;
    %or;
    %inv;
    %store/vec4 v0x616aa8bf7ad0_0, 0, 32;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x616aa8bf7800_0;
    %load/vec4 v0x616aa8bf7900_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %store/vec4 v0x616aa8bf7ad0_0, 0, 32;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0x616aa8bf7ad0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 1;
    %store/vec4 v0x616aa8bf7cd0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x616aa8bf7e30;
T_4 ;
    %wait E_0x616aa8bf8010;
    %load/vec4 v0x616aa8bf8280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616aa8bf8450_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x616aa8bf8090_0;
    %load/vec4 v0x616aa8bf8190_0;
    %and;
    %store/vec4 v0x616aa8bf8380_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x616aa8bf8090_0;
    %load/vec4 v0x616aa8bf8190_0;
    %or;
    %store/vec4 v0x616aa8bf8380_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x616aa8bf8090_0;
    %load/vec4 v0x616aa8bf8190_0;
    %add;
    %store/vec4 v0x616aa8bf8380_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x616aa8bf8090_0;
    %load/vec4 v0x616aa8bf8190_0;
    %sub;
    %store/vec4 v0x616aa8bf8380_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x616aa8bf8090_0;
    %load/vec4 v0x616aa8bf8190_0;
    %or;
    %inv;
    %store/vec4 v0x616aa8bf8380_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x616aa8bf8090_0;
    %load/vec4 v0x616aa8bf8190_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v0x616aa8bf8380_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %load/vec4 v0x616aa8bf8380_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %pad/s 1;
    %store/vec4 v0x616aa8bf84f0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x616aa8bf5fa0;
T_5 ;
    %wait E_0x616aa8bf62e0;
    %load/vec4 v0x616aa8bf6610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616aa8bf6540_0, 0, 32;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x616aa8bf6360_0;
    %store/vec4 v0x616aa8bf6540_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x616aa8bf6470_0;
    %store/vec4 v0x616aa8bf6540_0, 0, 32;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x616aa8bf67a0;
T_6 ;
    %wait E_0x616aa8bf6ac0;
    %load/vec4 v0x616aa8bf6e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616aa8bf6d20_0, 0, 32;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x616aa8bf6b40_0;
    %store/vec4 v0x616aa8bf6d20_0, 0, 32;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x616aa8bf6c40_0;
    %store/vec4 v0x616aa8bf6d20_0, 0, 32;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x616aa8bf8650;
T_7 ;
    %wait E_0x616aa8bf8830;
    %load/vec4 v0x616aa8bf8af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616aa8bf8c70_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x616aa8bf88b0_0;
    %load/vec4 v0x616aa8bf89e0_0;
    %and;
    %store/vec4 v0x616aa8bf8bb0_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x616aa8bf88b0_0;
    %load/vec4 v0x616aa8bf89e0_0;
    %or;
    %store/vec4 v0x616aa8bf8bb0_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x616aa8bf88b0_0;
    %load/vec4 v0x616aa8bf89e0_0;
    %add;
    %store/vec4 v0x616aa8bf8bb0_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x616aa8bf88b0_0;
    %load/vec4 v0x616aa8bf89e0_0;
    %sub;
    %store/vec4 v0x616aa8bf8bb0_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x616aa8bf88b0_0;
    %load/vec4 v0x616aa8bf89e0_0;
    %or;
    %inv;
    %store/vec4 v0x616aa8bf8bb0_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x616aa8bf88b0_0;
    %load/vec4 v0x616aa8bf89e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x616aa8bf8bb0_0, 0, 32;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x616aa8bf8bb0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %store/vec4 v0x616aa8bf8d80_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x616aa8bcb620;
T_8 ;
    %wait E_0x616aa8b99980;
    %load/vec4 v0x616aa8bf5220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x616aa8bf46c0_0;
    %load/vec4 v0x616aa8bf4500_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x616aa8bf5160, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x616aa8bf8ee0;
T_9 ;
    %wait E_0x616aa8bf91f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616aa8bf9820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616aa8bf9420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616aa8bf9590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616aa8bf9680_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x616aa8bf9270_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616aa8bf9750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616aa8bf9350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616aa8bf98f0_0, 0, 1;
    %load/vec4 v0x616aa8bf94f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616aa8bf9420_0, 0, 1;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616aa8bf9820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616aa8bf98f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x616aa8bf9270_0, 0, 2;
    %jmp T_9.6;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616aa8bf9350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616aa8bf98f0_0, 0, 1;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616aa8bf9350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616aa8bf9680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616aa8bf98f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616aa8bf9590_0, 0, 1;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616aa8bf9350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616aa8bf9750_0, 0, 1;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616aa8bf9820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616aa8bf9420_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x616aa8bf9270_0, 0, 2;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x616aa8bcb9a0;
T_10 ;
    %wait E_0x616aa8b58590;
    %load/vec4 v0x616aa8bf5860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x616aa8bf5770_0, 0, 5;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x616aa8bf5590_0;
    %store/vec4 v0x616aa8bf5770_0, 0, 5;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x616aa8bf5690_0;
    %store/vec4 v0x616aa8bf5770_0, 0, 5;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x616aa8bf6fa0;
T_11 ;
    %wait E_0x616aa8bf71f0;
    %load/vec4 v0x616aa8bf7370_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x616aa8bf7270_0, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x616aa8bf7370_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x616aa8bf7270_0, 0, 4;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x616aa8bf7450_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x616aa8bf7270_0, 0, 4;
    %jmp T_11.11;
T_11.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x616aa8bf7270_0, 0, 4;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x616aa8bf7270_0, 0, 4;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x616aa8bf7270_0, 0, 4;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x616aa8bf7270_0, 0, 4;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x616aa8bf7270_0, 0, 4;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x616aa8bf7270_0, 0, 4;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x616aa8bcbd20;
T_12 ;
    %wait E_0x616aa8bda300;
    %load/vec4 v0x616aa8bf5e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616aa8bf5d40_0, 0, 32;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x616aa8bf5b50_0;
    %store/vec4 v0x616aa8bf5d40_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x616aa8bf5c50_0;
    %store/vec4 v0x616aa8bf5d40_0, 0, 32;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x616aa8bcc0a0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616aa8bfdd70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616aa8bfe240_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x616aa8bcc0a0;
T_14 ;
    %vpi_call 2 38 "$dumpfile", "lab04.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x616aa8bcc0a0;
T_15 ;
    %vpi_call 2 43 "$readmemb", "init.coe", v0x616aa8bf5160, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x616aa8bcc0a0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616aa8bfdbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616aa8bfe1a0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616aa8bfdbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x616aa8bfe1a0_0, 0, 1;
    %delay 45000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616aa8bfe1a0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x616aa8bfdbf0_0, 0, 1;
T_16.0 ;
    %delay 50000, 0;
    %load/vec4 v0x616aa8bfdbf0_0;
    %inv;
    %store/vec4 v0x616aa8bfdbf0_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x616aa8bcc0a0;
T_17 ;
    %wait E_0x616aa8b99490;
    %wait E_0x616aa8b99320;
    %load/vec4 v0x616aa8bfe240_0;
    %addi 1, 0, 32;
    %vpi_call 2 115 "$write", "Test Case %0d: lw $v0 31($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616aa8bc2a80_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x616aa8bb92a0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x616aa8bc11b0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616aa8bf3890_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x616aa8bf3970_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616aa8bf3a50_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x616aa8bf3b30_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x616aa8bf3c10_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x616aa8bcac30;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x616aa8bfe240_0;
    %addi 1, 0, 32;
    %vpi_call 2 118 "$write", "Test Case %0d: add $v1 $v0 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x616aa8bc2a80_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x616aa8bb92a0_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x616aa8bc11b0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x616aa8bf3890_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x616aa8bf3970_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x616aa8bf3a50_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x616aa8bf3b30_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x616aa8bf3c10_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x616aa8bcac30;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x616aa8bfe240_0;
    %addi 1, 0, 32;
    %vpi_call 2 121 "$write", "Test Case %0d: sw $v1 132($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x616aa8bc2a80_0, 0, 32;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x616aa8bb92a0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x616aa8bc11b0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616aa8bf3890_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x616aa8bf3970_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x616aa8bf3a50_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x616aa8bf3b30_0, 0, 5;
    %pushi/vec4 132, 0, 32;
    %store/vec4 v0x616aa8bf3c10_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x616aa8bcac30;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x616aa8bfe240_0;
    %addi 1, 0, 32;
    %vpi_call 2 124 "$write", "Test Case %0d: sub $a0 $v1 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x616aa8bc2a80_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x616aa8bb92a0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x616aa8bc11b0_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x616aa8bf3890_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x616aa8bf3970_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x616aa8bf3a50_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x616aa8bf3b30_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x616aa8bf3c10_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x616aa8bcac30;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x616aa8bfe240_0;
    %addi 1, 0, 32;
    %vpi_call 2 127 "$write", "Test Case %0d: addi $a1 $v1 12...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x616aa8bc2a80_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x616aa8bb92a0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x616aa8bc11b0_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x616aa8bf3890_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x616aa8bf3970_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616aa8bf3a50_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x616aa8bf3b30_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x616aa8bf3c10_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x616aa8bcac30;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x616aa8bfe240_0;
    %addi 1, 0, 32;
    %vpi_call 2 130 "$write", "Test Case %0d: and $a2 $a1 $v1...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x616aa8bc2a80_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x616aa8bb92a0_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x616aa8bc11b0_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x616aa8bf3890_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x616aa8bf3970_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x616aa8bf3a50_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x616aa8bf3b30_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x616aa8bf3c10_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x616aa8bcac30;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x616aa8bfe240_0;
    %addi 1, 0, 32;
    %vpi_call 2 133 "$write", "Test Case %0d: or $a3 $a2 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x616aa8bc2a80_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x616aa8bb92a0_0, 0, 6;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x616aa8bc11b0_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x616aa8bf3890_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x616aa8bf3970_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x616aa8bf3a50_0, 0, 32;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x616aa8bf3b30_0, 0, 5;
    %pushi/vec4 254, 0, 32;
    %store/vec4 v0x616aa8bf3c10_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x616aa8bcac30;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x616aa8bfe240_0;
    %addi 1, 0, 32;
    %vpi_call 2 136 "$write", "Test Case %0d: nor $t0 $a2 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0x616aa8bc2a80_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x616aa8bb92a0_0, 0, 6;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x616aa8bc11b0_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x616aa8bf3890_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x616aa8bf3970_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x616aa8bf3a50_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x616aa8bf3b30_0, 0, 5;
    %pushi/vec4 4294967041, 0, 32;
    %store/vec4 v0x616aa8bf3c10_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x616aa8bcac30;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x616aa8bfe240_0;
    %addi 1, 0, 32;
    %vpi_call 2 139 "$write", "Test Case %0d: slt $a2 $a1 $a0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x616aa8bc2a80_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x616aa8bb92a0_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x616aa8bc11b0_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x616aa8bf3890_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x616aa8bf3970_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x616aa8bf3a50_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x616aa8bf3b30_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616aa8bf3c10_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x616aa8bcac30;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x616aa8bfe240_0;
    %addi 1, 0, 32;
    %vpi_call 2 142 "$write", "Test Case %0d: beq $a2 $zero -8...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 36, 0, 32;
    %store/vec4 v0x616aa8bc2a80_0, 0, 32;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x616aa8bb92a0_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x616aa8bc11b0_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x616aa8bf3890_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x616aa8bf3970_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616aa8bf3a50_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x616aa8bf3b30_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x616aa8bf3c10_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x616aa8bcac30;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x616aa8bfe240_0;
    %addi 1, 0, 32;
    %vpi_call 2 145 "$write", "Test Case %0d: lw $t0 132($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0x616aa8bc2a80_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x616aa8bb92a0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x616aa8bc11b0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x616aa8bf3890_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x616aa8bf3970_0, 0, 5;
    %pushi/vec4 4294967041, 0, 32;
    %store/vec4 v0x616aa8bf3a50_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x616aa8bf3b30_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x616aa8bf3c10_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x616aa8bcac30;
    %join;
    %vpi_call 2 148 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 149 "$display", "Testing complete\012Passed %0d / %0d tests.", v0x616aa8bfdd70_0, v0x616aa8bfe240_0 {0 0 0};
    %vpi_call 2 150 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 151 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lab04_tb.v";
    "lab04.v";
