# Design and Verification of a 32-bit Floating Point MAC Unit for AI Accelerators

## Introduction
This project implements a **32-bit Floating Point Multiply-Accumulate (MAC) Unit**, designed and verified for use in **AI accelerator architectures**. The MAC unit is a key building block in deep learning workloads, supporting efficient matrix multiplications and dot products.

## ⚙️ Features
- IEEE 754 Single Precision (32-bit) Floating Point support
- Multiply-Accumulate (MAC) operation
- Verilog/SystemVerilog RTL implementation
- Testbench with functional verification
- Simulation with ModelSim/QuestaSim
- Synthesizable design (FPGA/ASIC ready)

## Project Structure
