<HTML>

<HEAD>  

  <TITLE>Trying to make a memory module in VHDL</TITLE>

  <meta charset="UTF-8">
  <meta name="description" content="Implementation of a memory in VHDL">
  <meta name="keywords" content="VHDL VIVIADO MEMORY">
  <meta name="author" content="Bo Joel Svensson">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">

  <script data-ad-client="ca-pub-6663189426712847" async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>

  <!-- Global site tag (gtag.js) - Google Analytics -->

  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-111281599-1"></script>

  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());
    
    gtag('config', 'UA-111281599-1');
  </script>

  <!-- Global site tag (gtag.js) - Google Analytics -->

  <script async src="https://www.googletagmanager.com/gtag/js?id=G-DQ9CPG3ZWG"></script>

  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());
    
    gtag('config', 'G-DQ9CPG3ZWG');
  </script>

  <link rel="canonical" href="https://svenssonjoel.github.io/pages/vhdl-make-a-memory/index.html" />

</HEAD> 

<style type="text/css">
  
  body, html {
  margin-left: 5%;
  margin-right: 5%;
  }
  
  
  .topnav {
  overflow: auto;
  white-space: nowrap;
  background-color: #333;
  }
  
  .topnav a {
  display: inline-block;
  color: #f2f2f2;
  text-align: center;
  padding: 14px 16px;
  text-decoration: none;
  font-size: 17px;
  }
  
  .topnav a:hover {
  background-color: #ddd;
  color: black;
  }
  
  .topnav a.active {
  background-color: #4CAF50;
  color: white;
  }
  
  
  .hero-image {
  background-image: linear-gradient(rgba(0, 0, 0, 0.5), rgba(0, 0, 0, 0.5)), url("../../images/nerd.jpg");
  height: 50%;  
  /* Position and center the image to scale nicely on all screens */
  background-position: center;
  background-repeat: no-repeat;
  background-size: cover;
  position: relative;
  }

  /* Place text in the middle of the image */
  .hero-text {
  text-align: center;
  position: absolute;
  top: 50%;
  left: 50%;
  transform: translate(-50%, -50%);
  color: gray;
  }
  
  
  
  body, html {
  margin-left: 5%;
  margin-right: 5%;
  font-size: large;
  zoom-level: 150%;
  }
  
  pre {
  background-color: white;
  word-wrap: normal;
  overflow-x: auto;
  white-space: pre;
  margin-left: 2%;
  margin-right: 2%;
  }

  img {
  max-width:100%;
  height:auto;
  }

  embed {
  max-width:100%;
  width:100%;
  min-height:350px;
  height:auto;
  }
 
  .yt-link {
  text-align: center;
  }
  
  .yt-link img {
  display: block;
  margin: 0 auto;
  max-width: 100%
  }

  tr:hover {background-color: #8abd8a;}
  

  th {
  background-color: #333;
  color: white;
  }
  
</style>

<BODY bgcolor=#C0C0C0>

<div class="hero-image">
 <div class="hero-text">
   <h1>BLOG</h1>
 </div>
</div>   

<div class="topnav">
  <a href="../../index.html"> Home </a>
  <a href="../../index.html#BLOG"> Blog </a>
  <a href="../../index.html#VIDEOS"> Videos </a>   
  <a href="../../research.html"> Research </a>
  <a href="../../about.html"> About </a>
  <a href="../../privacy_policy.html">Privacy Policy</a>
</div>

<font size="+2">
  <i> Bo Joel Svensson </i> <br>
  <i> blog (dot) joel (dot) svensson (at) gmail (dot) com </i> <br>
</font>

<!-- BODY IS INTENTIONALY LEFT OPEN --> 

<h1 id="trying-to-make-a-memory-in-vhdl">Trying to make a memory in VHDL</h1>
<p>I want to try and make a memory module in VHDL. I have a vague long term plan but will keep that to myself at the moment, just in case it all goes into the bin.</p>
<p>I am not an VHDL expert and would love your feedback. Either send it to me in email or join the Google group associated with the blog.</p>
<p>It is very likely that later when we try to integrate the memory developed here into something larger, it will need to be tweaked or "fixed" if broken.</p>
<h2 id="the-interface-to-the-memory">The interface to the memory</h2>
<p>I want a memory that can go onto an 8bit data bus together with other things on that same bus. So the memory module must be able to make the data signals <em>Float</em> (to be not connected (high impedance)). The memory module should support both reading and writing, both operations taking place on the same data bus. There should be an <em>enable</em> signal to module so that we can chose to enable it or something else connected to the bus.</p>
<p>The size of the memory will be set by a generic parameter but the word-length will be fixed at a byte to start with.</p>
<p>So given the above, the entity declaration for the memory looks like this:</p>
<pre><code>entity mem_8bit_single_port is
   generic (
        ADDRESS_BITS : integer := 16
    );
    Port ( 
        data : inout std_logic_vector(7 downto 0);
        addr : in std_logic_vector(ADDRESS_BITS-1 downto 0);
        ce : in std_logic;
        we : in std_logic;
        re : in std_logic;
        
        reset : in std_logic;
        clk: in std_logic
        );
end mem_8bit_single_port;
</code></pre>
<p><code>data</code> is the data-bus of bytes and <code>addr</code> is the address-bus which is set to 16bits by default but is a generic parameter that can be customized. <code>ce</code>, <code>we</code> and <code>re</code> are the chip-enable, write-enable and read-enable signals. I am not entirely sure what to do with the reset signal at the moment.</p>
<p>So the idea is that to read from the memory you put an address on the address-bus, enable <code>ce</code> and <code>re</code> and the result should arrive on <code>data</code>. For storing, you put an address on the address-bus, enable <code>ce</code> and <code>we</code>. If both <code>we</code> and <code>re</code> are enabled, then one of those operations will take priority over the other. Which one is given priority depends on the implementation.</p>
<h2 id="implementation-of-the-architecture-for-the-memory">Implementation of the architecture for the memory</h2>
<p>The implementation of the memory is based on an array of 8-bit <em>std_logic_vector</em> defined by this type:</p>
<pre><code>    type mem_array is array((2**ADDRESS_BITS)-1 downto 0) of 
        std_logic_vector(7 downto 0);
</code></pre>
<p>The number of elements in the array is decided by the number of address bits. We need a couple of signals internally in the architecture. These are <code>mem</code>, the actual instance of an object of type <code>mem_array</code> and we need a <em>kind of</em> intermediate signal that I call <code>data_out</code>. I ran into some problems here at first trying to implement the memory without the intermediate <code>data_out</code> signal.</p>
<p>The problem I ran into is that you want to put the <code>data</code> signals into state <code>Z</code> whenever there is no <code>ce</code>. I thought it would be fine to this with a statement like this:</p>
<pre><code>data &lt;= &quot;ZZZZZZZZ&quot;; 
</code></pre>
<p>in the architecture. The plan was then to, later, in a process override that setting with actual data if needed. But that is not possible it seems. The statement, as I understand it right now should mean something like data is always "ZZZ..." and what happens then if I later have a (inside a process) <code>data &lt;= the_actual_data</code> is that <code>data</code> is being driven from two places at once. So, do not do that...</p>
<p>Here is what a better statement looks like:</p>
<pre><code>data &lt;= data_out when (ce = &#39;1&#39; and re =&#39;1&#39; and we = &#39;0&#39;) else &quot;ZZZZZZZZ&quot;;
</code></pre>
<p>and this is where the intermediate <code>data_out</code> signal comes in. The <code>data_out</code> signal is given a value within a process that is sensitive to the <code>clk</code> signal.</p>
<pre><code>    process(clk, reset) 
    begin
        if (reset = &#39;1&#39;) then 
            data &lt;= &quot;ZZZZZZZZ&quot;;
        elsif rising_edge(clk) then 
            if (ce = &#39;1&#39; and re = &#39;1&#39;) then
                data_out &lt;= mem(to_integer(unsigned(addr)));
            elsif (ce = &#39;1&#39; and we = &#39;1&#39;) then
                mem(to_integer(unsigned(addr))) &lt;= data;
            end if;
        end if;
    end process;
</code></pre>
<p>This process check the state of <code>ce</code>, <code>we</code> and <code>re</code> and either decides to put a value from the memory onto the data-bus or take the value from the data-bus and place it in memory.</p>
<p>I am not actually sure what to do about the <code>reset</code> signal. It just feels nice and uniform that there is one. So right now <code>reset</code> just disconnects the memory from the bus, for the duration of the reset.</p>
<p>Here is the full VHDL listing for the memory module:</p>
<pre><code>library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity mem_8bit_single_port is
    generic (
        ADDRESS_BITS : integer := 16
    );
    Port ( 
        data : inout std_logic_vector(7 downto 0);
        addr : in std_logic_vector(ADDRESS_BITS-1 downto 0);
        ce : in std_logic;
        we : in std_logic;
        re : in std_logic;
        
        reset : in std_logic;
        clk: in std_logic
        );
end mem_8bit_single_port;

architecture Behavioral of mem_8bit_single_port is
    
    type mem_array is array((2**ADDRESS_BITS)-1 downto 0) of 
        std_logic_vector(7 downto 0);
        
    signal mem : mem_array;
    signal data_out : std_logic_vector(7 downto 0);
begin
    
    data &lt;= data_out when (ce = &#39;1&#39; and re =&#39;1&#39; and we = &#39;0&#39;) else &quot;ZZZZZZZZ&quot;;
        
    process(clk, reset) 
    begin
        if (reset = &#39;1&#39;) then 
            data &lt;= &quot;ZZZZZZZZ&quot;;
        elsif rising_edge(clk) then 
            if (ce = &#39;1&#39; and re = &#39;1&#39;) then
                data_out &lt;= mem(to_integer(unsigned(addr)));
            elsif (ce = &#39;1&#39; and we = &#39;1&#39;) then
                mem(to_integer(unsigned(addr))) &lt;= data;
            end if;
        end if;
    end process;
end Behavioral;
</code></pre>
<h2 id="testing-the-memory-with-a-testbench">Testing the memory with a testbench</h2>
<p>This will be more like manual inspection so far as I am not putting any <em>assertions</em> into the testbench.</p>
<p>I define signals in the testbench to hook up to the memory in order to feed it with stimuli.</p>
<pre><code>    signal tb_data : std_logic_vector(7 downto 0);
    signal tb_addr : std_logic_vector(15 downto 0);
    signal tb_we : std_logic := &#39;0&#39;;
    signal tb_re : std_logic := &#39;0&#39;;
    signal tb_ce : std_logic := &#39;1&#39;;
    
    signal tb_clk : std_logic := &#39;0&#39;;
    signal tb_reset :std_logic := &#39;0&#39;;
</code></pre>
<p>And we need to map the testbench signals to the corresponding memory signal.</p>
<pre><code>m : entity work.mem_8bit_single_port 
    port map 
    (
        reset =&gt; tb_reset, 
        clk =&gt; tb_clk,
        we =&gt; tb_we,
        re =&gt; tb_re,
        ce =&gt; tb_ce,
        addr =&gt; tb_addr,
        data =&gt; tb_data
    );
</code></pre>
<p>And set up a clock.</p>
<pre><code>tb_clk &lt;= not tb_clk after 5ns;
</code></pre>
<p>The rest of the testbench is made up from a process that first of all resets the memory. Then executes a loop that performs a bunch of writes into the memory. This is followed by another loop that performs a bunch of reads from the memory.</p>
<pre><code>   tb_proc : process 
    begin
        
        wait for 20ns;
        tb_reset &lt;= &#39;1&#39;;
        wait for 20ns; 
        tb_reset &lt;= &#39;0&#39;;
        
        wait for 60ns; 
        
        tb_we &lt;= &#39;1&#39;;
        tb_re &lt;= &#39;0&#39;;
        tb_ce &lt;= &#39;1&#39;;
        for i in 0 to 100 loop 
            
            tb_addr &lt;= std_logic_vector(to_unsigned(i, 16));
            tb_data &lt;= std_logic_vector(to_unsigned(i, 8));
            
            
            wait for 10ns;
        end loop;
        
        wait for 100ns;
        tb_data &lt;= &quot;ZZZZZZZZ&quot;;
        tb_we &lt;= &#39;0&#39;;
        tb_re &lt;= &#39;1&#39;;
        tb_ce &lt;= &#39;1&#39;;
        for i in 0 to 100 loop 
            
            tb_addr &lt;= std_logic_vector(to_unsigned(i, 16));
            
            wait for 10ns;
        end loop;
        
        wait;
    end process;
</code></pre>
<p>If you are not familiar with how to create a testbench (simulation source) in Vivado, have a look at <a href="../behavioral-simulation-in-vivado/index.html">this post</a>.</p>
<p>Here is the complete testbench code listing:</p>
<pre><code>library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity mem_8bit_single_port_tb is
end mem_8bit_single_port_tb;

architecture Behavioral of mem_8bit_single_port_tb is

    signal tb_data : std_logic_vector(7 downto 0);
    signal tb_addr : std_logic_vector(15 downto 0);
    signal tb_we : std_logic := &#39;0&#39;;
    signal tb_re : std_logic := &#39;0&#39;;
    signal tb_ce : std_logic := &#39;1&#39;;
    
    signal tb_clk : std_logic := &#39;0&#39;;
    signal tb_reset :std_logic := &#39;0&#39;;
    
begin

m : entity work.mem_8bit_single_port 
    port map 
    (
        reset =&gt; tb_reset, 
        clk =&gt; tb_clk,
        we =&gt; tb_we,
        re =&gt; tb_re,
        ce =&gt; tb_ce,
        addr =&gt; tb_addr,
        data =&gt; tb_data
    );


    

tb_clk &lt;= not tb_clk after 5ns;

    tb_proc : process 
    begin
        
        wait for 20ns;
        tb_reset &lt;= &#39;1&#39;;
        wait for 20ns; 
        tb_reset &lt;= &#39;0&#39;;
        
        wait for 60ns; 
        
        tb_we &lt;= &#39;1&#39;;
        tb_re &lt;= &#39;0&#39;;
        tb_ce &lt;= &#39;1&#39;;
        for i in 0 to 100 loop 
            
            tb_addr &lt;= std_logic_vector(to_unsigned(i, 16));
            tb_data &lt;= std_logic_vector(to_unsigned(i, 8));
            
            
            wait for 10ns;
        end loop;
        
        wait for 100ns;
        tb_data &lt;= &quot;ZZZZZZZZ&quot;;
        tb_we &lt;= &#39;0&#39;;
        tb_re &lt;= &#39;1&#39;;
        tb_ce &lt;= &#39;1&#39;;
        for i in 0 to 100 loop 
            
            tb_addr &lt;= std_logic_vector(to_unsigned(i, 16));
            
            wait for 10ns;
        end loop;
                        
        wait;
    end process;
   
end Behavioral;
</code></pre>
<p>To run the testbench, click on <em>Run Simulation</em> under <em>Simulation</em> in the <em>Flow Navigator</em> and select <em>Run Behavioral simulation</em>· Vivado will work for a while but should then present something looking like the picture below in the right side of the GUI.</p>
<p><img src="./media/memory-sim-1.png" alt="Simulation of the memory" />.</p>
<p><strong>Note</strong> do not forget to go into the settings first and setting a sensible time duration for the simulation. Look <a href="../behavioral-simulation-in-vivado/index.html">here</a>.</p>
<table>
<thead>
<tr class="header">
<th style="text-align: center;">Zoom in at beginning of writes</th>
<th style="text-align: center;">zoom in at beginning of reads</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: center;"><img src="./media/memory-sim-2.png" alt="Simulation waves" /></td>
<td style="text-align: center;"><img src="./media/memory-sim-3.png" alt="Simulation waves zoomed" /></td>
</tr>
</tbody>
</table>
<h2 id="conclusions">Conclusions</h2>
<p>This was fun. No idea if this is going to work as part of any larger system at the moment. We will figure that out over time. As usual I would love your feedback, hints, tips or just friendly interaction. If you can tell that I am going off in a very wrong direction, let me know, please.</p>
<p>Thanks for reading and have a good day!</p>
<hr />
<p><a href="https://svenssonjoel.github.io">HOME</a></p>
<p>Please contact me with questions, suggestions or feedback at blog (dot) joel (dot) svensson (at) gmail (dot) com or join the <a href=https://groups.google.com/g/svenssonjoelgithubio> google group </a>.</p>
<p>© Copyright 2020 Bo Joel Svensson</p>
<p>This page was generated using <a href=https://pandoc.org/> Pandoc</a>.</p>
</BODY>
</HTML>

