

================================================================
== Vitis HLS Report for 'Block_entry4_proc'
================================================================
* Date:           Sun Jun  9 11:14:03 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Concat_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|      0 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      83|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      83|      38|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|   27|         54|
    |ap_return_1  |   9|          2|   27|         54|
    |ap_return_2  |   9|          2|   27|         54|
    +-------------+----+-----------+-----+-----------+
    |Total        |  36|          8|   82|        164|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  27|   0|   27|          0|
    |ap_return_1_preg  |  27|   0|   27|          0|
    |ap_return_2_preg  |  27|   0|   27|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  83|   0|   83|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_return_0        |  out|   27|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_return_1        |  out|   27|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|ap_return_2        |  out|   27|  ap_ctrl_hs|  Block_entry4_proc|  return value|
|input_data_addr1   |   in|   32|     ap_none|   input_data_addr1|        scalar|
|input_data_addr2   |   in|   32|     ap_none|   input_data_addr2|        scalar|
|output_data_addr3  |   in|   32|     ap_none|  output_data_addr3|        scalar|
+-------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%output_data_addr3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %output_data_addr3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:4]   --->   Operation 2 'read' 'output_data_addr3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%input_data_addr2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_data_addr2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:4]   --->   Operation 3 'read' 'input_data_addr2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%input_data_addr1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_data_addr1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:4]   --->   Operation 4 'read' 'input_data_addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %input_data_addr1_read, i32 5, i32 31" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:4]   --->   Operation 5 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %input_data_addr2_read, i32 5, i32 31" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:5]   --->   Operation 6 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %output_data_addr3_read, i32 5, i32 31" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:6]   --->   Operation 7 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mrv = insertvalue i81 <undef>, i27 %trunc_ln4" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:4]   --->   Operation 8 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i81 %mrv, i27 %trunc_ln5" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:4]   --->   Operation 9 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i81 %mrv_1, i27 %trunc_ln6" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:4]   --->   Operation 10 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln4 = ret i81 %mrv_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:4]   --->   Operation 11 'ret' 'ret_ln4' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_data_addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_data_addr2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_data_addr3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_data_addr3_read (read       ) [ 00]
input_data_addr2_read  (read       ) [ 00]
input_data_addr1_read  (read       ) [ 00]
trunc_ln4              (partselect ) [ 00]
trunc_ln5              (partselect ) [ 00]
trunc_ln6              (partselect ) [ 00]
mrv                    (insertvalue) [ 00]
mrv_1                  (insertvalue) [ 00]
mrv_2                  (insertvalue) [ 00]
ret_ln4                (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data_addr1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_addr1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_data_addr2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_addr2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_data_addr3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_addr3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="output_data_addr3_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="32" slack="0"/>
<pin id="18" dir="0" index="1" bw="32" slack="0"/>
<pin id="19" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_data_addr3_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="input_data_addr2_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_data_addr2_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="input_data_addr1_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_data_addr1_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="trunc_ln4_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="27" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="0" index="2" bw="4" slack="0"/>
<pin id="38" dir="0" index="3" bw="6" slack="0"/>
<pin id="39" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="trunc_ln5_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="27" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="4" slack="0"/>
<pin id="48" dir="0" index="3" bw="6" slack="0"/>
<pin id="49" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="trunc_ln6_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="27" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="4" slack="0"/>
<pin id="58" dir="0" index="3" bw="6" slack="0"/>
<pin id="59" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="mrv_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="81" slack="0"/>
<pin id="66" dir="0" index="1" bw="27" slack="0"/>
<pin id="67" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="mrv_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="81" slack="0"/>
<pin id="72" dir="0" index="1" bw="27" slack="0"/>
<pin id="73" dir="1" index="2" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="mrv_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="81" slack="0"/>
<pin id="78" dir="0" index="1" bw="27" slack="0"/>
<pin id="79" dir="1" index="2" bw="81" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="6" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="4" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="28" pin="2"/><net_sink comp="34" pin=1"/></net>

<net id="42"><net_src comp="10" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="43"><net_src comp="12" pin="0"/><net_sink comp="34" pin=3"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="22" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="44" pin=3"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="16" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="34" pin="4"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="64" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="44" pin="4"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="70" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="54" pin="4"/><net_sink comp="76" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Block_entry4_proc : input_data_addr1 | {1 }
	Port: Block_entry4_proc : input_data_addr2 | {1 }
	Port: Block_entry4_proc : output_data_addr3 | {1 }
  - Chain level:
	State 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		ret_ln4 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|
| Operation|          Functional Unit          |
|----------|-----------------------------------|
|          | output_data_addr3_read_read_fu_16 |
|   read   |  input_data_addr2_read_read_fu_22 |
|          |  input_data_addr1_read_read_fu_28 |
|----------|-----------------------------------|
|          |          trunc_ln4_fu_34          |
|partselect|          trunc_ln5_fu_44          |
|          |          trunc_ln6_fu_54          |
|----------|-----------------------------------|
|          |             mrv_fu_64             |
|insertvalue|            mrv_1_fu_70            |
|          |            mrv_2_fu_76            |
|----------|-----------------------------------|
|   Total  |                                   |
|----------|-----------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
