
*** Running vivado
    with args -log super_top_level.vds -m64 -mode batch -messageDb vivado.pb -notrace -source super_top_level.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source super_top_level.tcl -notrace
Command: synth_design -top super_top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16844 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 273.391 ; gain = 66.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'super_top_level' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
INFO: [Synth 8-638] synthesizing module 'Unidade_controladora' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC.sv:23]
INFO: [Synth 8-638] synthesizing module 'PC_somador' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-256] done synthesizing module 'PC_somador' (2#1) [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/PC_somador.sv:23]
INFO: [Synth 8-638] synthesizing module 'IR' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-256] done synthesizing module 'IR' (3#1) [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/IR.sv:23]
INFO: [Synth 8-638] synthesizing module 'ex_memory' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/DAT files/Teste_input_output.dat' is read successfully [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:11]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:14]
INFO: [Synth 8-256] done synthesizing module 'ex_memory' (4#1) [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:3]
INFO: [Synth 8-638] synthesizing module 'Bloco_de_Controle' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:124]
WARNING: [Synth 8-87] always_comb on 'D_addr_reg' did not result in combinational logic [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:126]
WARNING: [Synth 8-87] always_comb on 'RF_W_addr_reg' did not result in combinational logic [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:127]
WARNING: [Synth 8-87] always_comb on 'ALU_s_reg' did not result in combinational logic [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:128]
WARNING: [Synth 8-87] always_comb on 'RF_Rp_addr_reg' did not result in combinational logic [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:132]
WARNING: [Synth 8-87] always_comb on 'RF_Rq_addr_reg' did not result in combinational logic [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:137]
INFO: [Synth 8-256] done synthesizing module 'Bloco_de_Controle' (5#1) [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:3]
INFO: [Synth 8-256] done synthesizing module 'Unidade_controladora' (6#1) [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Unidade_controladora.sv:3]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'banco_registradores' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'banco_registradores' (7#1) [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/banco_registradores.sv:23]
INFO: [Synth 8-638] synthesizing module 'mux3' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-256] done synthesizing module 'mux3' (8#1) [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mux3.sv:23]
INFO: [Synth 8-638] synthesizing module 'Output_register' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:23]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
INFO: [Synth 8-256] done synthesizing module 'Output_register' (9#1) [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:23]
INFO: [Synth 8-638] synthesizing module 'Input_register' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/new/Input.sv:23]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/new/Input.sv:34]
INFO: [Synth 8-256] done synthesizing module 'Input_register' (10#1) [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/new/Input.sv:23]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mem.sv:3]
INFO: [Synth 8-256] done synthesizing module 'memory' (11#1) [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/mem.sv:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:23]
INFO: [Synth 8-638] synthesizing module 'zero' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/zero.sv:23]
INFO: [Synth 8-256] done synthesizing module 'zero' (13#1) [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/zero.sv:23]
INFO: [Synth 8-256] done synthesizing module 'datapath' (14#1) [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/datapath.sv:3]
INFO: [Synth 8-638] synthesizing module 'decoder_7seg' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:51]
INFO: [Synth 8-256] done synthesizing module 'decoder_7seg' (15#1) [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/new/decoder_7seg.sv:3]
INFO: [Synth 8-256] done synthesizing module 'super_top_level' (16#1) [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/super_top_level.sv:3]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[2]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[1]
WARNING: [Synth 8-3331] design datapath has unconnected port shift[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 309.895 ; gain = 103.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 309.895 ; gain = 103.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_m_IBUF'. [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/super_top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/super_top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 599.047 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mem" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bloco_de_Controle'
INFO: [Synth 8-5544] ROM "RF_Rq_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_Rp_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALU_s" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_W_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ALU.sv:37]
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_div" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/ex_memory.sv:14]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  inicio |                             0000 |                             0000
                   busca |                             0001 |                             0001
           decodificacao |                             0010 |                             0010
                carregar |                             0011 |                             0011
               armazenar |                             0100 |                             0100
                   somar |                             0101 |                             0101
      carregar_constante |                             0110 |                             0110
                subtrair |                             0111 |                             0111
          saltar_se_zero |                             1000 |                             1000
                  saltar |                             1101 |                             1001
                  shiftl |                             1001 |                             1010
                  shiftr |                             1010 |                             1011
                  inputS |                             1011 |                             1100
                 outputL |                             1100 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bloco_de_Controle'
WARNING: [Synth 8-327] inferring latch for variable 'D_addr_reg' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:126]
WARNING: [Synth 8-327] inferring latch for variable 'RF_W_addr_reg' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:127]
WARNING: [Synth 8-327] inferring latch for variable 'RF_Rp_addr_reg' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:132]
WARNING: [Synth 8-327] inferring latch for variable 'RF_Rq_addr_reg' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:137]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_s_reg' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/Versão 2/Bloco_de_Controle.sv:128]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/new/Output.sv:34]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Daniel/Documents/Projeto_Processadores/Projeto_Processador_Programavel/Vivado project/project_I7.srcs/sources_1/imports/new/Input.sv:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   3 Input    256 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   6 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 2     
	  26 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PC_somador 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ex_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input    256 Bit        Muxes := 1     
Module Bloco_de_Controle 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      4 Bit        Muxes := 2     
	  26 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 5     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
Module zero 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module decoder_7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:48 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "datapath/zero/out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoder_7seg/clk_div" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design super_top_level has port segmentos[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 599.047 ; gain = 392.391

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM datapath/mem1/mem_reg to conserve power
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|memory      | mem_reg    | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------------+-----------+----------------------+--------------+
|Module Name     | RTL Object                | Inference | Size (Depth x Width) | Primitives   | 
+----------------+---------------------------+-----------+----------------------+--------------+
|super_top_level | datapath/register/mem_reg | Implied   | 16 x 16              | RAM32M x 6   | 
+----------------+---------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[13]' (LD) to 'Unidade_controladora/ex_memory/data_reg[14]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[15]' (LD) to 'Unidade_controladora/ex_memory/data_reg[9]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[14]' (LD) to 'Unidade_controladora/ex_memory/data_reg[11]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[13]' (FDE) to 'Unidade_controladora/IR/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[15]' (FDE) to 'Unidade_controladora/IR/out_reg[9]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[14]' (FDE) to 'Unidade_controladora/IR/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[8]' (LD) to 'Unidade_controladora/ex_memory/data_reg[11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Unidade_controladora/ex_memory/data_reg[9] )
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[10]' (LD) to 'Unidade_controladora/ex_memory/data_reg[11]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[11]' (LD) to 'Unidade_controladora/ex_memory/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[4]' (LD) to 'Unidade_controladora/ex_memory/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[5]' (LD) to 'Unidade_controladora/ex_memory/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[2]' (LD) to 'Unidade_controladora/ex_memory/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[3]' (LD) to 'Unidade_controladora/ex_memory/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[0]' (LD) to 'Unidade_controladora/ex_memory/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[1]' (LD) to 'Unidade_controladora/ex_memory/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/ex_memory/data_reg[6]' (LD) to 'Unidade_controladora/ex_memory/data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unidade_controladora/ex_memory/data_reg[7] )
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[8]' (FDE) to 'Unidade_controladora/IR/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[10]' (FDE) to 'Unidade_controladora/IR/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[11]' (FDE) to 'Unidade_controladora/IR/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[4]' (FDE) to 'Unidade_controladora/IR/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[5]' (FDE) to 'Unidade_controladora/IR/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[2]' (FDE) to 'Unidade_controladora/IR/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[3]' (FDE) to 'Unidade_controladora/IR/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[0]' (FDE) to 'Unidade_controladora/IR/out_reg[1]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[1]' (FDE) to 'Unidade_controladora/IR/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/IR/out_reg[6]' (FDE) to 'Unidade_controladora/IR/out_reg[7]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/RF_W_addr_reg[0]' (LD) to 'Unidade_controladora/Bloco_de_Controle/RF_W_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/RF_W_addr_reg[2]' (LD) to 'Unidade_controladora/Bloco_de_Controle/RF_W_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unidade_controladora/Bloco_de_Controle/ALU_s_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Unidade_controladora/IR/out_reg[9] )
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[0]' (LD) to 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[1]' (LD) to 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[2]' (LD) to 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[3]' (LD) to 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[4]' (LD) to 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[5]' (LD) to 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[6]' (LD) to 'Unidade_controladora/Bloco_de_Controle/D_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/RF_Rq_addr_reg[0]' (LD) to 'Unidade_controladora/Bloco_de_Controle/RF_Rq_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/RF_Rq_addr_reg[1]' (LD) to 'Unidade_controladora/Bloco_de_Controle/RF_Rq_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/RF_Rq_addr_reg[2]' (LD) to 'Unidade_controladora/Bloco_de_Controle/RF_Rq_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unidade_controladora/IR/out_reg[7] )
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/RF_Rp_addr_reg[0]' (LD) to 'Unidade_controladora/Bloco_de_Controle/RF_Rp_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'Unidade_controladora/Bloco_de_Controle/RF_Rp_addr_reg[2]' (LD) to 'Unidade_controladora/Bloco_de_Controle/RF_Rp_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unidade_controladora/Bloco_de_Controle/D_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unidade_controladora/Bloco_de_Controle/RF_Rq_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Unidade_controladora/Bloco_de_Controle/RF_W_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unidade_controladora/Bloco_de_Controle/RF_W_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Unidade_controladora/Bloco_de_Controle/RF_Rp_addr_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[15]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[14]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[13]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[11]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[10]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[9]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[8]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[7]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[6]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[5]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[3]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[2]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[1]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/ex_memory/data_reg[0]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/D_addr_reg[7]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/D_addr_reg[6]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/D_addr_reg[5]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/D_addr_reg[4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/D_addr_reg[3]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/D_addr_reg[2]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/D_addr_reg[1]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/D_addr_reg[0]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/RF_W_addr_reg[3]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/RF_W_addr_reg[2]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/RF_W_addr_reg[1]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/RF_W_addr_reg[0]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/RF_Rp_addr_reg[3]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/RF_Rp_addr_reg[2]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/RF_Rp_addr_reg[0]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/RF_Rq_addr_reg[3]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/RF_Rq_addr_reg[2]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/RF_Rq_addr_reg[1]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/RF_Rq_addr_reg[0]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/Bloco_de_Controle/ALU_s_reg[2]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/IR/out_reg[15]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/IR/out_reg[14]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/IR/out_reg[13]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/IR/out_reg[11]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/IR/out_reg[10]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/IR/out_reg[9]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/IR/out_reg[8]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/IR/out_reg[7]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/IR/out_reg[6]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/IR/out_reg[5]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/IR/out_reg[4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/IR/out_reg[3]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/IR/out_reg[2]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/IR/out_reg[1]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/IR/out_reg[0]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/PC/counter_reg[1]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/PC/counter_reg[2]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/PC/counter_reg[3]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/PC/counter_reg[4]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/PC/counter_reg[5]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/PC/counter_reg[6]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/PC/counter_reg[7]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/PC/counter_reg[8]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/PC/counter_reg[9]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/PC/counter_reg[10]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/PC/counter_reg[11]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/PC/counter_reg[12]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/PC/counter_reg[13]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/PC/counter_reg[14]) is unused and will be removed from module super_top_level.
WARNING: [Synth 8-3332] Sequential element (Unidade_controladora/PC/counter_reg[15]) is unused and will be removed from module super_top_level.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 599.047 ; gain = 392.391

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:07 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:07 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance datapath/mem1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 599.047 ; gain = 392.391

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |     8|
|3     |LUT1     |    18|
|4     |LUT2     |    36|
|5     |LUT3     |    28|
|6     |LUT4     |    38|
|7     |LUT5     |    78|
|8     |LUT6     |    71|
|9     |RAM32M   |     6|
|10    |RAMB18E1 |     1|
|11    |FDRE     |    28|
|12    |LD       |    37|
|13    |IBUF     |    18|
|14    |OBUF     |    28|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------+---------------------+------+
|      |Instance               |Module               |Cells |
+------+-----------------------+---------------------+------+
|1     |top                    |                     |   397|
|2     |  Unidade_controladora |Unidade_controladora |   100|
|3     |    Bloco_de_Controle  |Bloco_de_Controle    |    97|
|4     |    IR                 |IR                   |     1|
|5     |    PC                 |PC                   |     1|
|6     |    ex_memory          |ex_memory            |     1|
|7     |  datapath             |datapath             |   188|
|8     |    Input_register     |Input_register       |    16|
|9     |    Output_register    |Output_register      |    20|
|10    |    alunit             |ALU                  |     7|
|11    |    mem1               |memory               |     1|
|12    |    register           |banco_registradores  |   144|
|13    |  decoder_7seg         |decoder_7seg         |    60|
+------+-----------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 599.047 ; gain = 392.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 74 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 599.047 ; gain = 103.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 599.047 ; gain = 392.391
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  LD => LDCE: 37 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 86 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:02 . Memory (MB): peak = 599.047 ; gain = 392.391
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 599.047 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 19 10:34:04 2017...
