{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698812085861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698812085865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 21:14:45 2023 " "Processing started: Tue Oct 31 21:14:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698812085865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698812085865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698812085865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698812086073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698812086073 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.sv(17) " "Verilog HDL information at controller.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "controller.sv" "" { Text "D:/Documents/ee_371/lab4/part2/controller.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698812092272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "D:/Documents/ee_371/lab4/part2/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698812092273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698812092273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "D:/Documents/ee_371/lab4/part2/top_level.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698812092274 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_level_tb " "Found entity 2: top_level_tb" {  } { { "top_level.sv" "" { Text "D:/Documents/ee_371/lab4/part2/top_level.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698812092274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698812092274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom32x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom32x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom32x8 " "Found entity 1: rom32x8" {  } { { "rom32x8.sv" "" { Text "D:/Documents/ee_371/lab4/part2/rom32x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698812092275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698812092275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/Documents/ee_371/lab4/part2/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698812092275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698812092275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/part2/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698812092276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698812092276 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE1_SoC.sv(14) " "Verilog HDL Instantiation warning at DE1_SoC.sv(14): instance has no name" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/part2/DE1_SoC.sv" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1698812092277 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE1_SoC.sv(15) " "Verilog HDL Instantiation warning at DE1_SoC.sv(15): instance has no name" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/part2/DE1_SoC.sv" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1698812092277 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698812092295 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..1\] DE1_SoC.sv(6) " "Output port \"LEDR\[8..1\]\" at DE1_SoC.sv(6) has no driver" {  } { { "DE1_SoC.sv" "" { Text "D:/Documents/ee_371/lab4/part2/DE1_SoC.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1698812092296 "|DE1_SoC"}
{ "Warning" "WSGN_SEARCH_FILE" "dff_pair.sv 1 1 " "Using design file dff_pair.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dff_pair " "Found entity 1: dff_pair" {  } { { "dff_pair.sv" "" { Text "D:/Documents/ee_371/lab4/part2/dff_pair.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698812092301 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698812092301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_pair dff_pair:dff_1 " "Elaborating entity \"dff_pair\" for hierarchy \"dff_pair:dff_1\"" {  } { { "DE1_SoC.sv" "dff_1" { Text "D:/Documents/ee_371/lab4/part2/DE1_SoC.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698812092301 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dff_single.sv 1 1 " "Using design file dff_single.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dff_single " "Found entity 1: dff_single" {  } { { "dff_single.sv" "" { Text "D:/Documents/ee_371/lab4/part2/dff_single.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698812092307 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698812092307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_single dff_pair:dff_1\|dff_single:dff1 " "Elaborating entity \"dff_single\" for hierarchy \"dff_pair:dff_1\|dff_single:dff1\"" {  } { { "dff_pair.sv" "dff1" { Text "D:/Documents/ee_371/lab4/part2/dff_pair.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698812092307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level top_level:tl_unit " "Elaborating entity \"top_level\" for hierarchy \"top_level:tl_unit\"" {  } { { "DE1_SoC.sv" "tl_unit" { Text "D:/Documents/ee_371/lab4/part2/DE1_SoC.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698812092308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller top_level:tl_unit\|controller:c_unit " "Elaborating entity \"controller\" for hierarchy \"top_level:tl_unit\|controller:c_unit\"" {  } { { "top_level.sv" "c_unit" { Text "D:/Documents/ee_371/lab4/part2/top_level.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698812092309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top_level:tl_unit\|datapath:d_unit " "Elaborating entity \"datapath\" for hierarchy \"top_level:tl_unit\|datapath:d_unit\"" {  } { { "top_level.sv" "d_unit" { Text "D:/Documents/ee_371/lab4/part2/top_level.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698812092310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom32x8 top_level:tl_unit\|datapath:d_unit\|rom32x8:r_unit " "Elaborating entity \"rom32x8\" for hierarchy \"top_level:tl_unit\|datapath:d_unit\|rom32x8:r_unit\"" {  } { { "datapath.sv" "r_unit" { Text "D:/Documents/ee_371/lab4/part2/datapath.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698812092310 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" ": rom32x8.mif(1) " "Verilog HDL syntax error at rom32x8.mif(1) near text: :. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "rom32x8.mif" "" { Text "D:/Documents/ee_371/lab4/part2/rom32x8.mif" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1698812092311 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "top_level:tl_unit\|datapath:d_unit\|rom32x8:r_unit " "Can't elaborate user hierarchy \"top_level:tl_unit\|datapath:d_unit\|rom32x8:r_unit\"" {  } { { "datapath.sv" "r_unit" { Text "D:/Documents/ee_371/lab4/part2/datapath.sv" 17 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698812092311 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/ee_371/lab4/part2/part2.map.smsg " "Generated suppressed messages file D:/Documents/ee_371/lab4/part2/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698812092325 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698812092352 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 31 21:14:52 2023 " "Processing ended: Tue Oct 31 21:14:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698812092352 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698812092352 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698812092352 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698812092352 ""}
