// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_HH_
#define _dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mux_832_16_1_1.h"
#include "myproject_mul_mul_16s_11s_26_3_1.h"
#include "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_w8_V.h"
#include "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_b8_V.h"
#include "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_mult_V.h"
#include "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_acc_V.h"

namespace ap_rtl {

struct dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s : public sc_module {
    // Port declarations 63
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > data_0_V_address0;
    sc_out< sc_logic > data_0_V_ce0;
    sc_in< sc_lv<15> > data_0_V_q0;
    sc_out< sc_lv<4> > data_1_V_address0;
    sc_out< sc_logic > data_1_V_ce0;
    sc_in< sc_lv<15> > data_1_V_q0;
    sc_out< sc_lv<4> > data_2_V_address0;
    sc_out< sc_logic > data_2_V_ce0;
    sc_in< sc_lv<15> > data_2_V_q0;
    sc_out< sc_lv<4> > data_3_V_address0;
    sc_out< sc_logic > data_3_V_ce0;
    sc_in< sc_lv<15> > data_3_V_q0;
    sc_out< sc_lv<4> > data_4_V_address0;
    sc_out< sc_logic > data_4_V_ce0;
    sc_in< sc_lv<15> > data_4_V_q0;
    sc_out< sc_lv<4> > data_5_V_address0;
    sc_out< sc_logic > data_5_V_ce0;
    sc_in< sc_lv<15> > data_5_V_q0;
    sc_out< sc_lv<4> > data_6_V_address0;
    sc_out< sc_logic > data_6_V_ce0;
    sc_in< sc_lv<15> > data_6_V_q0;
    sc_out< sc_lv<4> > data_7_V_address0;
    sc_out< sc_logic > data_7_V_ce0;
    sc_in< sc_lv<15> > data_7_V_q0;
    sc_out< sc_lv<4> > res_0_V_address0;
    sc_out< sc_logic > res_0_V_ce0;
    sc_out< sc_logic > res_0_V_we0;
    sc_out< sc_lv<16> > res_0_V_d0;
    sc_out< sc_lv<4> > res_1_V_address0;
    sc_out< sc_logic > res_1_V_ce0;
    sc_out< sc_logic > res_1_V_we0;
    sc_out< sc_lv<16> > res_1_V_d0;
    sc_out< sc_lv<4> > res_2_V_address0;
    sc_out< sc_logic > res_2_V_ce0;
    sc_out< sc_logic > res_2_V_we0;
    sc_out< sc_lv<16> > res_2_V_d0;
    sc_out< sc_lv<4> > res_3_V_address0;
    sc_out< sc_logic > res_3_V_ce0;
    sc_out< sc_logic > res_3_V_we0;
    sc_out< sc_lv<16> > res_3_V_d0;
    sc_out< sc_lv<4> > res_4_V_address0;
    sc_out< sc_logic > res_4_V_ce0;
    sc_out< sc_logic > res_4_V_we0;
    sc_out< sc_lv<16> > res_4_V_d0;
    sc_out< sc_lv<4> > res_5_V_address0;
    sc_out< sc_logic > res_5_V_ce0;
    sc_out< sc_logic > res_5_V_we0;
    sc_out< sc_lv<16> > res_5_V_d0;
    sc_out< sc_lv<4> > res_6_V_address0;
    sc_out< sc_logic > res_6_V_ce0;
    sc_out< sc_logic > res_6_V_we0;
    sc_out< sc_lv<16> > res_6_V_d0;
    sc_out< sc_lv<4> > res_7_V_address0;
    sc_out< sc_logic > res_7_V_ce0;
    sc_out< sc_logic > res_7_V_we0;
    sc_out< sc_lv<16> > res_7_V_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s(sc_module_name name);
    SC_HAS_PROCESS(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s);

    ~dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s();

    sc_trace_file* mVcdFile;

    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_w8_V* w8_V_U;
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_b8_V* b8_V_U;
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_mult_V* mult_V_U;
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_acc_V* acc_V_U;
    myproject_mux_832_16_1_1<1,1,16,16,16,16,16,16,16,16,32,16>* myproject_mux_832_16_1_1_U634;
    myproject_mul_mul_16s_11s_26_3_1<1,3,16,11,26>* myproject_mul_mul_16s_11s_26_3_1_U635;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<23> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > w8_V_address0;
    sc_signal< sc_logic > w8_V_ce0;
    sc_signal< sc_lv<11> > w8_V_q0;
    sc_signal< sc_lv<7> > b8_V_address0;
    sc_signal< sc_logic > b8_V_ce0;
    sc_signal< sc_lv<11> > b8_V_q0;
    sc_signal< sc_lv<16> > acc_V_q0;
    sc_signal< sc_lv<16> > reg_446;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<8> > ii_5_fu_464_p2;
    sc_signal< sc_lv<8> > ii_5_reg_739;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_fu_458_p2;
    sc_signal< sc_lv<14> > tmp_214_fu_558_p3;
    sc_signal< sc_lv<14> > tmp_214_reg_784;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<26> > OP1_V_cast_fu_566_p1;
    sc_signal< sc_lv<26> > OP1_V_cast_reg_789;
    sc_signal< sc_lv<8> > jj_1_fu_580_p2;
    sc_signal< sc_lv<8> > jj_1_reg_797;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<14> > index_fu_586_p2;
    sc_signal< sc_lv<14> > index_reg_802;
    sc_signal< sc_lv<1> > tmp_216_fu_574_p2;
    sc_signal< sc_lv<64> > tmp_218_fu_591_p1;
    sc_signal< sc_lv<64> > tmp_218_reg_807;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<11> > w8_V_load_reg_817;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<26> > grp_fu_731_p2;
    sc_signal< sc_lv<26> > p_Val2_s_reg_827;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<8> > iacc_1_fu_614_p2;
    sc_signal< sc_lv<8> > iacc_1_reg_835;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<64> > tmp_217_fu_620_p1;
    sc_signal< sc_lv<64> > tmp_217_reg_840;
    sc_signal< sc_lv<1> > tmp_s_fu_608_p2;
    sc_signal< sc_lv<11> > b8_V_load_reg_850;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<8> > ii_6_fu_635_p2;
    sc_signal< sc_lv<8> > ii_6_reg_858;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<14> > tmp_222_fu_645_p3;
    sc_signal< sc_lv<14> > tmp_222_reg_863;
    sc_signal< sc_lv<1> > tmp_215_fu_629_p2;
    sc_signal< sc_lv<8> > jj_2_fu_663_p2;
    sc_signal< sc_lv<8> > jj_2_reg_871;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<14> > index_1_fu_669_p2;
    sc_signal< sc_lv<14> > index_1_reg_876;
    sc_signal< sc_lv<1> > tmp_224_fu_657_p2;
    sc_signal< sc_lv<7> > acc_V_addr_2_reg_881;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<16> > mult_V_q0;
    sc_signal< sc_lv<16> > p_Val2_26_reg_891;
    sc_signal< sc_lv<16> > p_Val2_s_54_fu_683_p2;
    sc_signal< sc_lv<16> > p_Val2_s_54_reg_896;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<8> > ires_1_fu_694_p2;
    sc_signal< sc_lv<8> > ires_1_reg_904;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<1> > tmp_221_fu_688_p2;
    sc_signal< sc_lv<4> > arrayNo3_cast_reg_914;
    sc_signal< sc_lv<4> > res_0_V_addr_reg_918;
    sc_signal< sc_lv<4> > res_1_V_addr_reg_923;
    sc_signal< sc_lv<4> > res_2_V_addr_reg_928;
    sc_signal< sc_lv<4> > res_3_V_addr_reg_933;
    sc_signal< sc_lv<4> > res_4_V_addr_reg_938;
    sc_signal< sc_lv<4> > res_5_V_addr_reg_943;
    sc_signal< sc_lv<4> > res_6_V_addr_reg_948;
    sc_signal< sc_lv<4> > res_7_V_addr_reg_953;
    sc_signal< sc_lv<14> > mult_V_address0;
    sc_signal< sc_logic > mult_V_ce0;
    sc_signal< sc_logic > mult_V_we0;
    sc_signal< sc_lv<16> > mult_V_d0;
    sc_signal< sc_lv<7> > acc_V_address0;
    sc_signal< sc_logic > acc_V_ce0;
    sc_signal< sc_logic > acc_V_we0;
    sc_signal< sc_lv<16> > acc_V_d0;
    sc_signal< sc_lv<8> > ii_reg_378;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<8> > jj_reg_390;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<8> > iacc_reg_401;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<8> > ii2_reg_412;
    sc_signal< sc_lv<8> > jj3_reg_423;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<8> > ires_reg_434;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<64> > newIndex_fu_474_p1;
    sc_signal< sc_lv<64> > tmp_225_fu_674_p1;
    sc_signal< sc_lv<64> > tmp_226_fu_679_p1;
    sc_signal< sc_lv<64> > tmp_223_fu_700_p1;
    sc_signal< sc_lv<64> > newIndex6_fu_719_p1;
    sc_signal< sc_lv<16> > b8_V_load_cast_fu_625_p1;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<4> > tmp_462_fu_470_p1;
    sc_signal< sc_lv<4> > arrayNo_fu_486_p4;
    sc_signal< sc_lv<16> > cache_V_fu_532_p1;
    sc_signal< sc_lv<16> > cache_V_fu_532_p2;
    sc_signal< sc_lv<16> > cache_V_fu_532_p3;
    sc_signal< sc_lv<16> > cache_V_fu_532_p4;
    sc_signal< sc_lv<16> > cache_V_fu_532_p5;
    sc_signal< sc_lv<16> > cache_V_fu_532_p6;
    sc_signal< sc_lv<16> > cache_V_fu_532_p7;
    sc_signal< sc_lv<16> > cache_V_fu_532_p8;
    sc_signal< sc_lv<32> > cache_V_fu_532_p9;
    sc_signal< sc_lv<7> > tmp_463_fu_554_p1;
    sc_signal< sc_lv<16> > cache_V_fu_532_p10;
    sc_signal< sc_lv<14> > jj_cast_fu_570_p1;
    sc_signal< sc_lv<7> > tmp_464_fu_641_p1;
    sc_signal< sc_lv<14> > jj3_cast_fu_653_p1;
    sc_signal< sc_lv<4> > tmp_465_fu_715_p1;
    sc_signal< sc_lv<16> > grp_fu_731_p0;
    sc_signal< sc_lv<23> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<23> ap_ST_fsm_state1;
    static const sc_lv<23> ap_ST_fsm_state2;
    static const sc_lv<23> ap_ST_fsm_state3;
    static const sc_lv<23> ap_ST_fsm_state4;
    static const sc_lv<23> ap_ST_fsm_state5;
    static const sc_lv<23> ap_ST_fsm_state6;
    static const sc_lv<23> ap_ST_fsm_state7;
    static const sc_lv<23> ap_ST_fsm_state8;
    static const sc_lv<23> ap_ST_fsm_state9;
    static const sc_lv<23> ap_ST_fsm_state10;
    static const sc_lv<23> ap_ST_fsm_state11;
    static const sc_lv<23> ap_ST_fsm_state12;
    static const sc_lv<23> ap_ST_fsm_state13;
    static const sc_lv<23> ap_ST_fsm_state14;
    static const sc_lv<23> ap_ST_fsm_state15;
    static const sc_lv<23> ap_ST_fsm_state16;
    static const sc_lv<23> ap_ST_fsm_state17;
    static const sc_lv<23> ap_ST_fsm_state18;
    static const sc_lv<23> ap_ST_fsm_state19;
    static const sc_lv<23> ap_ST_fsm_state20;
    static const sc_lv<23> ap_ST_fsm_state21;
    static const sc_lv<23> ap_ST_fsm_state22;
    static const sc_lv<23> ap_ST_fsm_state23;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_19;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_cast_fu_566_p1();
    void thread_acc_V_address0();
    void thread_acc_V_ce0();
    void thread_acc_V_d0();
    void thread_acc_V_we0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_arrayNo_fu_486_p4();
    void thread_b8_V_address0();
    void thread_b8_V_ce0();
    void thread_b8_V_load_cast_fu_625_p1();
    void thread_cache_V_fu_532_p1();
    void thread_cache_V_fu_532_p2();
    void thread_cache_V_fu_532_p3();
    void thread_cache_V_fu_532_p4();
    void thread_cache_V_fu_532_p5();
    void thread_cache_V_fu_532_p6();
    void thread_cache_V_fu_532_p7();
    void thread_cache_V_fu_532_p8();
    void thread_cache_V_fu_532_p9();
    void thread_data_0_V_address0();
    void thread_data_0_V_ce0();
    void thread_data_1_V_address0();
    void thread_data_1_V_ce0();
    void thread_data_2_V_address0();
    void thread_data_2_V_ce0();
    void thread_data_3_V_address0();
    void thread_data_3_V_ce0();
    void thread_data_4_V_address0();
    void thread_data_4_V_ce0();
    void thread_data_5_V_address0();
    void thread_data_5_V_ce0();
    void thread_data_6_V_address0();
    void thread_data_6_V_ce0();
    void thread_data_7_V_address0();
    void thread_data_7_V_ce0();
    void thread_grp_fu_731_p0();
    void thread_iacc_1_fu_614_p2();
    void thread_ii_5_fu_464_p2();
    void thread_ii_6_fu_635_p2();
    void thread_index_1_fu_669_p2();
    void thread_index_fu_586_p2();
    void thread_ires_1_fu_694_p2();
    void thread_jj3_cast_fu_653_p1();
    void thread_jj_1_fu_580_p2();
    void thread_jj_2_fu_663_p2();
    void thread_jj_cast_fu_570_p1();
    void thread_mult_V_address0();
    void thread_mult_V_ce0();
    void thread_mult_V_d0();
    void thread_mult_V_we0();
    void thread_newIndex6_fu_719_p1();
    void thread_newIndex_fu_474_p1();
    void thread_p_Val2_s_54_fu_683_p2();
    void thread_res_0_V_address0();
    void thread_res_0_V_ce0();
    void thread_res_0_V_d0();
    void thread_res_0_V_we0();
    void thread_res_1_V_address0();
    void thread_res_1_V_ce0();
    void thread_res_1_V_d0();
    void thread_res_1_V_we0();
    void thread_res_2_V_address0();
    void thread_res_2_V_ce0();
    void thread_res_2_V_d0();
    void thread_res_2_V_we0();
    void thread_res_3_V_address0();
    void thread_res_3_V_ce0();
    void thread_res_3_V_d0();
    void thread_res_3_V_we0();
    void thread_res_4_V_address0();
    void thread_res_4_V_ce0();
    void thread_res_4_V_d0();
    void thread_res_4_V_we0();
    void thread_res_5_V_address0();
    void thread_res_5_V_ce0();
    void thread_res_5_V_d0();
    void thread_res_5_V_we0();
    void thread_res_6_V_address0();
    void thread_res_6_V_ce0();
    void thread_res_6_V_d0();
    void thread_res_6_V_we0();
    void thread_res_7_V_address0();
    void thread_res_7_V_ce0();
    void thread_res_7_V_d0();
    void thread_res_7_V_we0();
    void thread_tmp_214_fu_558_p3();
    void thread_tmp_215_fu_629_p2();
    void thread_tmp_216_fu_574_p2();
    void thread_tmp_217_fu_620_p1();
    void thread_tmp_218_fu_591_p1();
    void thread_tmp_221_fu_688_p2();
    void thread_tmp_222_fu_645_p3();
    void thread_tmp_223_fu_700_p1();
    void thread_tmp_224_fu_657_p2();
    void thread_tmp_225_fu_674_p1();
    void thread_tmp_226_fu_679_p1();
    void thread_tmp_462_fu_470_p1();
    void thread_tmp_463_fu_554_p1();
    void thread_tmp_464_fu_641_p1();
    void thread_tmp_465_fu_715_p1();
    void thread_tmp_fu_458_p2();
    void thread_tmp_s_fu_608_p2();
    void thread_w8_V_address0();
    void thread_w8_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
