
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.50000000000000000000;
2.50000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_16_1";
mvm_16_16_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_16_1' with
	the parameters "16,16,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "1,16,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "16,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE16_LOGSIZE4/105 |   16   |   16    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 684 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b16_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b16_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b16_g1'
  Processing 'mvm_16_16_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21  117449.4      1.01     202.2   17943.1                          
    0:00:21  117449.4      1.01     202.2   17943.1                          
    0:00:21  117494.1      1.01     202.2   17943.1                          
    0:00:21  117538.7      1.01     202.2   17943.1                          
    0:00:21  117583.4      1.01     202.2   17943.1                          
    0:00:21  117620.9      1.01     202.2   17900.5                          
    0:00:22  118073.1      1.01     202.1    7865.7                          
    0:00:32  120220.0      0.65     129.3       0.0                          
    0:00:33  120207.3      0.65     129.3       0.0                          
    0:00:33  120207.3      0.65     129.3       0.0                          
    0:00:33  120207.8      0.65     129.3       0.0                          
    0:00:33  120207.8      0.65     129.3       0.0                          
    0:00:41  107314.5      0.66     121.2       0.0                          
    0:00:42  107314.8      0.64     116.8       0.0                          
    0:00:44  107323.0      0.63     115.8       0.0                          
    0:00:46  107335.0      0.62     115.4       0.0                          
    0:00:47  107339.8      0.62     114.8       0.0                          
    0:00:47  107344.0      0.62     114.4       0.0                          
    0:00:48  107350.2      0.62     114.0       0.0                          
    0:00:48  107357.6      0.62     112.7       0.0                          
    0:00:49  107365.3      0.62     111.8       0.0                          
    0:00:49  107371.4      0.62     110.7       0.0                          
    0:00:50  107378.9      0.62     109.9       0.0                          
    0:00:50  107386.6      0.62     109.4       0.0                          
    0:00:50  107394.3      0.62     109.0       0.0                          
    0:00:51  107396.4      0.62     108.5       0.0                          
    0:00:51  107400.2      0.62     108.1       0.0                          
    0:00:51  107402.3      0.62     108.0       0.0                          
    0:00:52  107406.0      0.62     107.6       0.0                          
    0:00:52  107412.7      0.62     107.0       0.0                          
    0:00:52  107413.5      0.62     106.9       0.0                          
    0:00:53  107277.0      0.62     106.9       0.0                          
    0:00:53  107277.0      0.62     106.9       0.0                          
    0:00:53  107277.0      0.62     106.9       0.0                          
    0:00:53  107277.0      0.62     106.9       0.0                          
    0:00:53  107277.0      0.62     106.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:53  107277.0      0.62     106.9       0.0                          
    0:00:53  107301.7      0.58     105.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:53  107316.6      0.58     105.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:00:53  107337.1      0.58     104.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:53  107368.0      0.57     103.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:53  107393.5      0.57     102.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107420.9      0.56     101.5       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:54  107442.5      0.55     100.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107454.7      0.55     100.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107477.0      0.55      99.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54  107490.3      0.54      99.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107500.7      0.54      98.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107528.4      0.54      97.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:54  107543.8      0.53      97.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107558.2      0.53      96.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:54  107572.8      0.53      96.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:54  107583.7      0.52      96.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:54  107599.7      0.52      95.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:55  107619.6      0.51      94.9       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:55  107631.6      0.51      94.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:55  107641.4      0.51      94.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:55  107705.3      0.51      92.5      96.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  107727.3      0.51      91.6     121.1 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:55  107743.6      0.50      91.4     121.1 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:55  107760.3      0.50      90.9     121.1 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:55  107785.1      0.50      89.6     121.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  107831.3      0.50      87.1     121.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  107841.7      0.50      86.9     121.1 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:55  107861.7      0.50      86.4     145.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:55  107866.2      0.50      86.2     145.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:55  107880.3      0.49      85.5     145.3 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:55  107895.5      0.49      85.1     145.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  107908.2      0.49      84.7     145.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:56  107915.9      0.49      84.5     145.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:56  107917.3      0.49      84.4     145.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:56  107933.5      0.49      84.2     145.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:56  107946.8      0.49      84.0     145.3 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:00:56  107967.8      0.48      83.5     145.3 path/path/path/genblk1.add_in_reg[31]/D
    0:00:56  107994.1      0.48      82.9     145.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108015.2      0.48      82.3     145.3 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:56  108039.6      0.48      81.1     145.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108060.1      0.48      80.4     145.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108090.4      0.47      79.2     145.3 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108109.0      0.47      78.3     145.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108129.5      0.47      77.6     145.3 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108168.6      0.47      76.0     145.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  108189.1      0.46      75.0     145.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  108200.3      0.46      74.8     145.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108214.1      0.46      74.3     145.3 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108224.8      0.45      73.9     145.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108243.1      0.45      73.1     145.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  108259.9      0.45      72.5     145.3 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108278.2      0.45      72.1     145.3 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108287.5      0.45      71.8     145.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  108291.8      0.45      71.7     145.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108308.8      0.45      71.5     145.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108319.5      0.44      71.3     145.3 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108334.6      0.44      71.2     169.5 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:58  108346.9      0.44      70.5     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108367.3      0.44      70.2     169.5 path/path/path/genblk1.add_in_reg[31]/D
    0:00:58  108373.2      0.44      70.1     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108384.6      0.43      69.7     169.5 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:58  108398.7      0.43      69.2     169.5 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108420.3      0.43      68.4     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108425.6      0.43      68.2     169.5 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:58  108442.6      0.43      67.9     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108451.7      0.43      67.7     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108471.1      0.43      66.8     169.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108484.9      0.42      66.5     169.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108487.0      0.42      66.5     169.5 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108489.4      0.42      66.4     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108509.4      0.42      65.9     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108520.0      0.42      65.8     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108529.6      0.42      65.2     169.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  108538.6      0.42      65.1     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:00:59  108553.3      0.42      64.9     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108553.8      0.42      64.9     169.5 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:59  108575.3      0.42      64.0     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:00:59  108589.7      0.41      63.7     169.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  108592.9      0.41      63.5     169.5 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108593.4      0.41      63.4     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108605.1      0.41      63.2     169.5 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108612.3      0.41      63.1     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  108619.5      0.41      63.0     169.5 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:59  108620.8      0.41      62.9     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108626.7      0.41      62.8     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:00:59  108636.3      0.41      62.5     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108648.5      0.41      62.3     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108657.8      0.41      61.9     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:00  108668.4      0.40      61.4     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  108690.0      0.40      61.0     169.5 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:00  108698.8      0.40      60.8     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:00  108723.2      0.40      60.1     169.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  108736.8      0.40      59.8     169.5 path/path/path/genblk1.add_in_reg[31]/D
    0:01:00  108749.0      0.40      59.4     169.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  108768.5      0.40      58.8     169.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  108777.5      0.39      58.5     169.5 path/path/path/genblk1.add_in_reg[30]/D
    0:01:00  108784.2      0.39      58.1     169.5 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108799.3      0.39      57.7     169.5 path/path/path/genblk1.add_in_reg[31]/D
    0:01:00  108813.4      0.39      57.2     169.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  108820.3      0.39      57.0     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108825.1      0.39      56.9     169.5 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108839.2      0.38      56.6     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108856.8      0.38      56.2     169.5 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:01  108863.7      0.38      56.2     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108876.7      0.38      55.3     169.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  108880.2      0.38      55.2     169.5 path/path/path/genblk1.add_in_reg[31]/D
    0:01:01  108900.7      0.38      54.6     169.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  108912.4      0.37      54.4     169.5 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108925.1      0.37      54.2     169.5 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108945.6      0.37      53.6     169.5 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:01  108957.3      0.37      53.1     169.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  108967.4      0.37      53.0     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:02  108974.3      0.37      52.8     169.5 path/path/path/genblk1.add_in_reg[31]/D
    0:01:02  108984.7      0.37      52.7     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109005.7      0.37      52.1     169.5 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109017.2      0.37      51.9     169.5 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109039.8      0.37      51.4     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109041.9      0.36      51.3     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109057.9      0.36      50.8     169.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109062.7      0.36      50.8     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:02  109076.2      0.36      50.4     169.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109083.7      0.36      50.2     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:02  109094.6      0.35      50.0     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109109.5      0.35      49.6     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109120.6      0.35      49.4     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109122.5      0.35      49.4     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109132.6      0.35      49.1     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109132.6      0.35      49.0     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109147.2      0.35      48.5     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109153.6      0.35      48.4     169.5 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109165.6      0.35      48.1     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109165.9      0.34      48.0     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109165.9      0.34      47.9     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109186.9      0.34      47.4     169.5 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109188.7      0.34      47.4     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109198.9      0.34      47.3     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109199.4      0.34      47.2     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109202.8      0.34      47.1     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109207.4      0.34      47.0     169.5 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109217.5      0.34      46.6     169.5 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109228.4      0.34      46.4     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109234.5      0.34      46.3     169.5 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109239.3      0.34      46.3     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109239.3      0.34      46.3     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109251.8      0.34      45.9     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109262.2      0.33      45.6     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109267.7      0.33      45.5     169.5 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:04  109275.7      0.33      45.3     169.5 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109281.8      0.33      45.2     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109282.9      0.33      45.1     169.5 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109295.1      0.33      44.9     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109312.2      0.33      44.3     169.5 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109315.1      0.33      44.2     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109325.7      0.33      43.9     169.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109329.2      0.33      43.8     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109341.2      0.33      43.4     169.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109353.4      0.33      43.2     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109369.9      0.32      43.0     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109388.0      0.32      42.6     169.5 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109411.9      0.32      42.2     169.5 path/path/path/genblk1.add_in_reg[31]/D
    0:01:05  109422.6      0.32      41.9     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109423.6      0.32      41.9     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109427.9      0.32      41.8     169.5 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109429.2      0.32      41.8     169.5 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109442.5      0.32      41.6     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109449.7      0.32      41.5     169.5 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109463.8      0.32      41.2     169.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109463.3      0.32      41.2     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109466.7      0.31      41.1     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109467.0      0.31      41.0     169.5 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109476.0      0.31      40.7     169.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109483.2      0.31      40.5     169.5 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:06  109483.5      0.31      40.5     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109484.8      0.31      40.4     169.5 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109484.8      0.31      40.4     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109488.5      0.31      40.3     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109493.6      0.31      40.1     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109499.2      0.31      39.9     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109499.7      0.31      39.8     169.5 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109522.6      0.30      39.4     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109523.6      0.30      39.4     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109531.9      0.30      39.2     169.5 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109539.3      0.30      39.1     169.5 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109540.4      0.30      39.1     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109550.2      0.30      38.9     169.5 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109561.4      0.30      38.6     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109571.5      0.29      38.3     169.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109583.5      0.29      38.1     169.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109595.7      0.29      37.8     169.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109605.0      0.29      37.7     169.5 path/path/path/genblk1.add_in_reg[31]/D
    0:01:08  109615.1      0.29      37.4     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109624.7      0.28      37.2     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109643.6      0.28      36.9     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109654.8      0.28      36.6     169.5 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109660.4      0.28      36.5     169.5 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:08  109677.1      0.28      36.3     169.5 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109690.7      0.28      36.0     169.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109699.7      0.28      35.8     169.5 path/path/path/genblk1.add_in_reg[31]/D
    0:01:08  109712.0      0.27      35.5     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109719.9      0.27      35.4     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  109729.3      0.27      35.1     169.5 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109733.8      0.27      35.0     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109746.0      0.27      34.7     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109756.7      0.27      34.6     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109769.2      0.27      34.3     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109774.5      0.27      34.2     169.5 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109785.4      0.27      34.0     169.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  109800.0      0.26      33.7     169.5 path/path/path/genblk1.add_in_reg[31]/D
    0:01:09  109812.0      0.26      33.3     169.5 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109822.4      0.26      33.1     169.5 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:09  109836.5      0.26      32.8     169.5 path/path/path/genblk1.add_in_reg[31]/D
    0:01:09  109851.3      0.26      32.5     169.5 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109864.1      0.26      32.2     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109877.7      0.26      31.9     169.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  109888.9      0.25      31.6     169.5 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109898.7      0.25      31.4     169.5 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109906.9      0.25      31.3     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  109917.6      0.25      31.1     169.5 path/path/path/genblk1.add_in_reg[31]/D
    0:01:10  109923.4      0.25      31.0     169.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  109932.2      0.25      30.9     169.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  109942.9      0.25      30.8     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109951.9      0.25      30.7     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109962.8      0.25      30.6     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109970.0      0.25      30.6     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109980.1      0.25      30.4     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109986.2      0.24      30.3     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:10  109992.6      0.24      30.1     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110001.9      0.24      30.0     169.5 path/path/path/genblk1.add_in_reg[31]/D
    0:01:10  110009.6      0.24      29.9     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110020.3      0.24      29.6     169.5 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110037.0      0.24      29.4     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110047.1      0.24      29.2     169.5 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110058.6      0.24      29.0     169.5 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110063.9      0.24      28.9     169.5 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110067.9      0.24      28.8     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110071.9      0.24      28.8     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110082.8      0.23      28.5     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110091.0      0.23      28.3     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110099.0      0.23      28.2     169.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110107.2      0.23      28.0     169.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110114.4      0.23      27.8     169.5 path/path/path/genblk1.add_in_reg[31]/D
    0:01:11  110120.0      0.23      27.7     169.5 path/path/path/genblk1.add_in_reg[31]/D
    0:01:11  110126.9      0.23      27.6     169.5 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110134.1      0.23      27.5     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110138.9      0.23      27.5     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110147.4      0.23      27.3     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110155.4      0.23      27.1     169.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110162.3      0.23      26.9     169.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110171.9      0.22      26.8     169.5 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110178.3      0.22      26.7     169.5 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110186.8      0.22      26.5     169.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110194.0      0.22      26.3     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110199.5      0.22      26.1     169.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110209.9      0.22      26.0     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110217.4      0.22      26.0     169.5 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:12  110225.3      0.22      25.9     169.5 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110230.4      0.22      25.7     169.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110248.8      0.22      25.5     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110255.1      0.22      25.4     169.5 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110260.5      0.21      25.3     169.5 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:12  110268.2      0.21      25.2     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110273.8      0.21      25.0     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110279.9      0.21      24.9     169.5 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110286.3      0.21      24.8     169.5 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110288.9      0.21      24.8     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110290.8      0.21      24.8     169.5 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110292.4      0.21      24.7     169.5 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110303.3      0.21      24.6     169.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110309.9      0.21      24.5     169.5 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:13  110317.6      0.21      24.4     169.5 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110320.3      0.21      24.3     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110322.2      0.21      24.3     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110323.2      0.21      24.2     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110328.8      0.21      24.2     169.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110338.1      0.21      24.0     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110342.9      0.20      23.9     169.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110344.5      0.20      23.8     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110348.8      0.20      23.8     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110353.0      0.20      23.7     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110359.1      0.20      23.6     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110365.0      0.20      23.6     169.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110373.2      0.20      23.5     169.5 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110379.6      0.20      23.4     169.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110383.6      0.20      23.3     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110391.6      0.20      23.2     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110395.9      0.20      23.1     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110403.3      0.20      22.9     169.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110406.0      0.20      22.9     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110413.1      0.20      22.8     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110415.5      0.20      22.7     169.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110421.4      0.20      22.6     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110429.1      0.19      22.5     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110432.3      0.19      22.4     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110436.8      0.19      22.4     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110438.4      0.19      22.4     169.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110442.7      0.19      22.3     169.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110446.7      0.19      22.2     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110449.8      0.19      22.2     169.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110455.2      0.19      22.1     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110457.8      0.19      22.0     169.5 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:15  110461.6      0.19      21.9     169.5 path/path/path/genblk1.add_in_reg[31]/D
    0:01:15  110462.4      0.19      21.9     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110464.2      0.19      21.9     169.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110465.0      0.19      21.9     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110466.6      0.19      21.8     169.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110470.1      0.19      21.8     169.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110471.9      0.19      21.8     169.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  110471.9      0.19      21.7     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110469.3      0.19      21.4     169.5                          
    0:01:17  110436.8      0.19      21.4     169.5                          
    0:01:17  110436.8      0.19      21.4     169.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:17  110436.8      0.19      21.4     169.5                          
    0:01:17  110422.2      0.19      21.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110436.5      0.19      21.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110436.5      0.19      21.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110450.4      0.19      20.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110450.4      0.19      20.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110458.6      0.19      20.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110467.4      0.19      20.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:18  110467.4      0.19      20.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110481.0      0.19      20.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110481.5      0.19      20.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110491.6      0.19      20.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110491.6      0.19      20.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110499.6      0.19      20.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110507.8      0.19      19.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110507.3      0.19      19.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110507.3      0.19      19.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110507.3      0.18      19.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110512.4      0.18      19.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110512.4      0.18      19.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110513.2      0.18      19.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110514.0      0.18      19.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110514.0      0.18      19.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110514.5      0.18      19.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110519.5      0.18      19.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110529.6      0.18      19.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  110541.9      0.18      18.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110548.8      0.18      18.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110554.1      0.18      18.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110554.9      0.18      18.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110557.3      0.18      18.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110561.8      0.18      18.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110561.8      0.18      18.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  110571.1      0.18      18.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110573.3      0.18      18.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110579.4      0.18      18.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110579.4      0.18      18.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110582.8      0.18      18.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110582.8      0.18      18.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  110584.2      0.18      18.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110584.4      0.18      18.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110587.6      0.18      18.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110588.7      0.18      18.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110595.1      0.18      17.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110611.0      0.18      17.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  110611.6      0.18      17.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110611.6      0.18      17.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:21  110612.4      0.18      17.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110612.4      0.18      17.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110613.2      0.18      17.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110621.7      0.17      17.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110621.7      0.17      17.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110628.1      0.17      17.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110628.9      0.17      17.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:21  110628.1      0.17      17.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110638.4      0.17      17.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110638.4      0.17      17.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110640.0      0.17      17.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110642.7      0.17      17.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  110642.4      0.17      17.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110644.6      0.17      17.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110644.8      0.17      17.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110648.3      0.17      17.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:22  110648.3      0.17      17.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110648.3      0.17      17.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110652.3      0.17      17.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110652.3      0.17      17.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110652.8      0.17      17.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110654.7      0.17      17.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:23  110654.7      0.17      17.1       0.0                          
    0:01:23  110654.7      0.17      17.1       0.0                          
    0:01:25  110254.3      0.17      17.1       0.0                          
    0:01:26  110212.6      0.17      17.1       0.0                          
    0:01:26  110187.8      0.17      17.1       0.0                          
    0:01:26  110168.7      0.17      17.1       0.0                          
    0:01:27  110150.1      0.17      17.1       0.0                          
    0:01:27  110131.4      0.17      17.1       0.0                          
    0:01:27  110113.9      0.17      17.1       0.0                          
    0:01:27  110096.3      0.17      17.1       0.0                          
    0:01:28  110087.3      0.17      17.1       0.0                          
    0:01:28  110070.8      0.17      17.1       0.0                          
    0:01:28  110062.3      0.17      17.1       0.0                          
    0:01:28  110053.8      0.17      17.1       0.0                          
    0:01:28  110045.3      0.17      17.1       0.0                          
    0:01:29  110036.8      0.17      17.1       0.0                          
    0:01:29  110028.2      0.17      17.1       0.0                          
    0:01:29  110019.7      0.17      17.1       0.0                          
    0:01:29  110019.7      0.17      17.1       0.0                          
    0:01:29  110019.7      0.17      17.1       0.0                          
    0:01:29  109970.8      0.17      17.4       0.0                          
    0:01:30  109970.3      0.17      17.4       0.0                          
    0:01:30  109970.3      0.17      17.4       0.0                          
    0:01:30  109970.3      0.17      17.4       0.0                          
    0:01:30  109970.3      0.17      17.4       0.0                          
    0:01:30  109970.3      0.17      17.4       0.0                          
    0:01:30  109970.3      0.17      17.4       0.0                          
    0:01:30  109980.1      0.17      17.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:30  109981.4      0.17      17.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:30  109981.4      0.17      17.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:31  109981.4      0.17      17.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:31  109980.9      0.17      17.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:31  109980.6      0.17      17.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:31  109989.7      0.17      17.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  109988.9      0.17      17.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:31  109993.7      0.17      17.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:31  109994.5      0.16      17.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  109999.2      0.16      17.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110000.0      0.16      17.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:31  110001.4      0.16      16.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110004.3      0.16      16.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110003.8      0.16      16.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110004.6      0.16      16.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110005.9      0.16      16.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110017.3      0.16      16.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110024.0      0.16      16.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110024.2      0.16      16.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110026.6      0.16      16.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  110027.7      0.16      16.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110032.5      0.16      16.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110032.5      0.16      16.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110040.2      0.16      16.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  110039.9      0.16      16.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110040.2      0.16      16.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:33  110046.3      0.16      16.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110046.9      0.16      16.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110047.7      0.16      16.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110056.4      0.16      16.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110072.4      0.16      15.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:33  110072.9      0.16      15.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110072.9      0.16      15.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110074.0      0.16      15.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110074.8      0.16      15.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110074.8      0.16      15.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110075.1      0.16      15.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110076.4      0.16      15.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110077.2      0.16      15.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110083.3      0.16      15.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110084.6      0.16      15.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110085.2      0.16      15.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110085.7      0.16      15.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110088.1      0.16      15.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110088.9      0.16      15.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110089.7      0.16      15.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110089.7      0.16      15.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110090.2      0.15      15.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110090.2      0.15      15.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110093.7      0.15      15.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110099.5      0.15      15.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110108.3      0.15      15.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110109.6      0.15      15.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110115.2      0.15      15.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110119.2      0.15      15.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110119.2      0.15      15.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:36  110120.8      0.15      15.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:36  110120.5      0.15      15.0       0.0                          
    0:01:36  110073.5      0.15      15.0       0.0                          
    0:01:37  110028.0      0.15      14.9       0.0                          
    0:01:38  110010.9      0.15      14.9       0.0                          
    0:01:38  109994.2      0.15      14.9       0.0                          
    0:01:38  109976.1      0.15      14.9       0.0                          
    0:01:38  109957.7      0.15      14.8       0.0                          
    0:01:38  109944.7      0.15      14.8       0.0                          
    0:01:38  109882.5      0.15      14.8       0.0                          
    0:01:39  109767.6      0.15      14.8       0.0                          
    0:01:39  109719.4      0.15      14.8       0.0                          
    0:01:40  109684.0      0.15      14.8       0.0                          
    0:01:40  109629.0      0.15      14.8       0.0                          
    0:01:41  109568.9      0.15      14.8       0.0                          
    0:01:41  109523.4      0.15      14.8       0.0                          
    0:01:42  109520.2      0.15      14.8       0.0                          
    0:01:42  109519.4      0.15      14.8       0.0                          
    0:01:42  109518.3      0.15      14.8       0.0                          
    0:01:43  109516.5      0.15      14.8       0.0                          
    0:01:44  109501.3      0.16      15.0       0.0                          
    0:01:44  109500.8      0.16      15.0       0.0                          
    0:01:44  109500.8      0.16      15.0       0.0                          
    0:01:44  109500.8      0.16      15.0       0.0                          
    0:01:44  109500.8      0.16      15.0       0.0                          
    0:01:44  109500.8      0.16      15.0       0.0                          
    0:01:44  109500.8      0.16      15.0       0.0                          
    0:01:44  109505.3      0.15      14.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:44  109508.7      0.15      14.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:44  109513.5      0.15      14.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109515.9      0.15      14.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109519.9      0.15      14.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109527.9      0.15      14.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109527.9      0.15      14.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109528.2      0.15      14.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109531.6      0.15      14.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109533.5      0.15      14.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109538.5      0.15      14.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109538.5      0.15      14.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  109539.1      0.15      14.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109546.2      0.15      14.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:46  109562.5      0.15      14.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  109563.5      0.15      14.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:46  109564.3      0.15      14.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:46  109570.7      0.15      14.1       0.0                          
    0:01:46  109581.9      0.15      14.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:46  109582.4      0.15      14.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:46  109586.4      0.15      14.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:46  109586.9      0.14      14.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:46  109587.5      0.14      14.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:47  109587.5      0.14      14.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:47  109592.5      0.14      13.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:47  109601.3      0.14      13.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  109602.1      0.14      13.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:47  109602.1      0.14      13.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:47  109614.9      0.14      13.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  109627.6      0.14      13.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  109636.2      0.14      13.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  109636.7      0.14      13.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:48  109636.7      0.14      13.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109639.1      0.14      13.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109640.1      0.14      13.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109640.7      0.14      13.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:48  109647.1      0.14      13.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109649.5      0.14      13.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109659.3      0.14      13.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109670.7      0.14      12.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109685.1      0.14      12.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:01:49  109693.6      0.13      12.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:49  109704.8      0.13      12.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:49  109713.6      0.13      12.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:49  109720.7      0.13      12.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:49  109726.6      0.13      12.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:49  109743.6      0.13      12.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:49  109749.5      0.13      12.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  109755.6      0.13      11.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:49  109760.4      0.13      11.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:49  109766.2      0.13      11.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:49  109776.9      0.13      11.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  109781.7      0.12      11.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:49  109787.0      0.12      11.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:49  109793.4      0.12      11.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:49  109796.6      0.12      11.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:50  109801.9      0.12      11.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:50  109806.4      0.12      11.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:50  109811.4      0.12      11.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:50  109819.2      0.12      11.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:50  109827.4      0.12      11.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:50  109832.5      0.12      11.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:50  109835.7      0.12      10.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:50  109842.3      0.12      10.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:50  109852.1      0.12      10.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:50  109858.3      0.12      10.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:50  109864.9      0.12      10.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:50  109870.2      0.12      10.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  109872.9      0.11      10.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:50  109876.4      0.11      10.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:50  109878.2      0.11      10.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  109883.5      0.11      10.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:51  109888.6      0.11      10.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:51  109893.1      0.11      10.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:51  109896.3      0.11      10.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:51  109900.6      0.11      10.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:51  109908.0      0.11      10.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:51  109917.6      0.11      10.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:51  109921.8      0.11      10.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:51  109928.0      0.11      10.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:51  109934.1      0.11      10.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:51  109940.7      0.11      10.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:51  109947.1      0.11      10.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:51  109951.9      0.11       9.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:51  109960.4      0.11       9.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:51  109966.0      0.11       9.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:51  109972.1      0.11       9.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:51  109973.4      0.11       9.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  109978.0      0.11       9.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:52  109979.8      0.11       9.7       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 12136 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:17:53 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              52947.832220
Buf/Inv area:                     2655.477983
Noncombinational area:           57031.994039
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                109979.826259
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:17:58 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  24.6888 mW   (88%)
  Net Switching Power  =   3.3558 mW   (12%)
                         ---------
Total Dynamic Power    =  28.0445 mW  (100%)

Cell Leakage Power     =   2.2577 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.2986e+04          535.9083        9.5658e+05        2.4478e+04  (  80.78%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.7031e+03        2.8199e+03        1.3011e+06        5.8241e+03  (  19.22%)
--------------------------------------------------------------------------------------------------
Total          2.4689e+04 uW     3.3558e+03 uW     2.2577e+06 nW     3.0302e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:17:58 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[1].path/path/add_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[1].path/path/add_out_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[1].path/path/add_out_reg[0]/Q (DFF_X1)     0.09       0.09 f
  path/genblk1[1].path/path/add_42/B[0] (mac_b16_g1_15_DW01_add_0)
                                                          0.00       0.09 f
  path/genblk1[1].path/path/add_42/U31/ZN (NAND3_X1)      0.03       0.12 r
  path/genblk1[1].path/path/add_42/U119/ZN (NAND3_X1)     0.04       0.16 f
  path/genblk1[1].path/path/add_42/U1_2/CO (FA_X1)        0.10       0.25 f
  path/genblk1[1].path/path/add_42/U97/ZN (NAND2_X1)      0.04       0.29 r
  path/genblk1[1].path/path/add_42/U79/ZN (NAND3_X1)      0.04       0.33 f
  path/genblk1[1].path/path/add_42/U102/ZN (NAND2_X1)     0.03       0.36 r
  path/genblk1[1].path/path/add_42/U105/ZN (NAND3_X1)     0.03       0.40 f
  path/genblk1[1].path/path/add_42/U1_5/CO (FA_X1)        0.09       0.49 f
  path/genblk1[1].path/path/add_42/U1_6/CO (FA_X1)        0.10       0.58 f
  path/genblk1[1].path/path/add_42/U19/ZN (NAND2_X1)      0.04       0.62 r
  path/genblk1[1].path/path/add_42/U6/ZN (NAND3_X1)       0.05       0.67 f
  path/genblk1[1].path/path/add_42/U1/ZN (NAND2_X1)       0.04       0.70 r
  path/genblk1[1].path/path/add_42/U3/ZN (NAND3_X1)       0.03       0.74 f
  path/genblk1[1].path/path/add_42/U158/ZN (NAND2_X1)     0.03       0.77 r
  path/genblk1[1].path/path/add_42/U63/ZN (NAND3_X1)      0.04       0.81 f
  path/genblk1[1].path/path/add_42/U84/ZN (NAND2_X1)      0.04       0.84 r
  path/genblk1[1].path/path/add_42/U78/ZN (NAND3_X1)      0.04       0.88 f
  path/genblk1[1].path/path/add_42/U90/ZN (NAND2_X1)      0.03       0.91 r
  path/genblk1[1].path/path/add_42/U93/ZN (NAND3_X1)      0.03       0.94 f
  path/genblk1[1].path/path/add_42/U1_12/CO (FA_X1)       0.10       1.04 f
  path/genblk1[1].path/path/add_42/U113/ZN (NAND2_X1)     0.03       1.07 r
  path/genblk1[1].path/path/add_42/U115/ZN (NAND3_X1)     0.04       1.11 f
  path/genblk1[1].path/path/add_42/U1_14/CO (FA_X1)       0.10       1.20 f
  path/genblk1[1].path/path/add_42/U58/ZN (NAND2_X1)      0.04       1.24 r
  path/genblk1[1].path/path/add_42/U9/ZN (NAND3_X1)       0.04       1.28 f
  path/genblk1[1].path/path/add_42/U25/ZN (NAND2_X1)      0.03       1.31 r
  path/genblk1[1].path/path/add_42/U5/ZN (NAND3_X1)       0.04       1.35 f
  path/genblk1[1].path/path/add_42/U72/ZN (NAND2_X1)      0.04       1.39 r
  path/genblk1[1].path/path/add_42/U43/ZN (NAND3_X1)      0.04       1.43 f
  path/genblk1[1].path/path/add_42/U122/ZN (NAND2_X1)     0.04       1.46 r
  path/genblk1[1].path/path/add_42/U44/ZN (NAND3_X1)      0.04       1.50 f
  path/genblk1[1].path/path/add_42/U151/ZN (NAND2_X1)     0.03       1.53 r
  path/genblk1[1].path/path/add_42/U154/ZN (NAND3_X1)     0.03       1.56 f
  path/genblk1[1].path/path/add_42/U1_20/CO (FA_X1)       0.09       1.65 f
  path/genblk1[1].path/path/add_42/U1_21/CO (FA_X1)       0.09       1.74 f
  path/genblk1[1].path/path/add_42/U1_22/CO (FA_X1)       0.10       1.84 f
  path/genblk1[1].path/path/add_42/U14/ZN (NAND2_X1)      0.03       1.87 r
  path/genblk1[1].path/path/add_42/U16/ZN (NAND3_X1)      0.04       1.91 f
  path/genblk1[1].path/path/add_42/U1_24/CO (FA_X1)       0.10       2.00 f
  path/genblk1[1].path/path/add_42/U67/ZN (NAND2_X1)      0.04       2.05 r
  path/genblk1[1].path/path/add_42/U51/ZN (NAND3_X1)      0.04       2.08 f
  path/genblk1[1].path/path/add_42/U163/ZN (NAND2_X1)     0.03       2.12 r
  path/genblk1[1].path/path/add_42/U166/ZN (NAND3_X1)     0.05       2.16 f
  path/genblk1[1].path/path/add_42/U37/ZN (NAND2_X1)      0.04       2.20 r
  path/genblk1[1].path/path/add_42/U178/ZN (NAND3_X1)     0.03       2.23 f
  path/genblk1[1].path/path/add_42/U141/ZN (NAND2_X1)     0.04       2.27 r
  path/genblk1[1].path/path/add_42/U135/ZN (NAND3_X1)     0.04       2.31 f
  path/genblk1[1].path/path/add_42/U146/ZN (NAND2_X1)     0.03       2.34 r
  path/genblk1[1].path/path/add_42/U148/ZN (NAND3_X1)     0.04       2.38 f
  path/genblk1[1].path/path/add_42/U170/ZN (NAND2_X1)     0.03       2.41 r
  path/genblk1[1].path/path/add_42/U172/ZN (NAND3_X1)     0.03       2.44 f
  path/genblk1[1].path/path/add_42/U109/ZN (XNOR2_X1)     0.06       2.49 f
  path/genblk1[1].path/path/add_42/SUM[31] (mac_b16_g1_15_DW01_add_0)
                                                          0.00       2.49 f
  path/genblk1[1].path/path/out[31] (mac_b16_g1_15)       0.00       2.49 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/data_in[31] (seqMemory_b32_SIZE1_15)
                                                          0.00       2.49 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/data_in[31] (memory_b32_SIZE1_LOGSIZE1_15)
                                                          0.00       2.49 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/U106/ZN (INV_X1)
                                                          0.03       2.52 r
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/U105/ZN (OAI22_X1)
                                                          0.03       2.55 f
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D (DFF_X1)
                                                          0.01       2.56 f
  data arrival time                                                  2.56

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/CK (DFF_X1)
                                                          0.00       2.50 r
  library setup time                                     -0.04       2.46
  data required time                                                 2.46
  --------------------------------------------------------------------------
  data required time                                                 2.46
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
