Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Apr 27 21:14:41 2025
| Host         : DESKTOP-9S7JRPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.910        0.000                      0                 2738        0.134        0.000                      0                 2738        4.500        0.000                       0                   979  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.910        0.000                      0                 2738        0.134        0.000                      0                 2738        4.500        0.000                       0                   979  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 u_power_plays/count_5min_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/timer_5min_2_reg[2][33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 2.483ns (35.161%)  route 4.579ns (64.839%))
  Logic Levels:           12  (CARRY4=9 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.622     5.174    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  u_power_plays/count_5min_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  u_power_plays/count_5min_2_reg[2]/Q
                         net (fo=133, routed)         2.161     7.791    u_power_plays/count_5min_2[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  u_power_plays/count_5min_2[2]_i_4/O
                         net (fo=1, routed)           0.943     8.858    u_power_plays/count_5min_2[2]_i_4_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124     8.982 r  u_power_plays/count_5min_2[2]_i_2/O
                         net (fo=156, routed)         1.466    10.448    u_power_plays/count_5min_20
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.124    10.572 r  u_power_plays/timer_5min_2[2][0]_i_9/O
                         net (fo=1, routed)           0.000    10.572    u_power_plays/timer_5min_2[2][0]_i_9_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.085 r  u_power_plays/timer_5min_2_reg[2][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.085    u_power_plays/timer_5min_2_reg[2][0]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.202 r  u_power_plays/timer_5min_2_reg[2][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    u_power_plays/timer_5min_2_reg[2][4]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.319 r  u_power_plays/timer_5min_2_reg[2][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.319    u_power_plays/timer_5min_2_reg[2][8]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.436 r  u_power_plays/timer_5min_2_reg[2][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.436    u_power_plays/timer_5min_2_reg[2][12]_i_1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.553 r  u_power_plays/timer_5min_2_reg[2][16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.562    u_power_plays/timer_5min_2_reg[2][16]_i_1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  u_power_plays/timer_5min_2_reg[2][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.679    u_power_plays/timer_5min_2_reg[2][20]_i_1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.796 r  u_power_plays/timer_5min_2_reg[2][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.796    u_power_plays/timer_5min_2_reg[2][24]_i_1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.913 r  u_power_plays/timer_5min_2_reg[2][28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    u_power_plays/timer_5min_2_reg[2][28]_i_1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.236 r  u_power_plays/timer_5min_2_reg[2][32]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.236    u_power_plays/timer_5min_2_reg[2][32]_i_1_n_6
    SLICE_X8Y28          FDRE                                         r  u_power_plays/timer_5min_2_reg[2][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.441    14.813    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  u_power_plays/timer_5min_2_reg[2][33]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)        0.109    15.145    u_power_plays/timer_5min_2_reg[2][33]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -12.236    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 u_power_plays/count_5min_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/timer_5min_2_reg[2][35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.054ns  (logic 2.475ns (35.087%)  route 4.579ns (64.913%))
  Logic Levels:           12  (CARRY4=9 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.622     5.174    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  u_power_plays/count_5min_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  u_power_plays/count_5min_2_reg[2]/Q
                         net (fo=133, routed)         2.161     7.791    u_power_plays/count_5min_2[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  u_power_plays/count_5min_2[2]_i_4/O
                         net (fo=1, routed)           0.943     8.858    u_power_plays/count_5min_2[2]_i_4_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124     8.982 r  u_power_plays/count_5min_2[2]_i_2/O
                         net (fo=156, routed)         1.466    10.448    u_power_plays/count_5min_20
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.124    10.572 r  u_power_plays/timer_5min_2[2][0]_i_9/O
                         net (fo=1, routed)           0.000    10.572    u_power_plays/timer_5min_2[2][0]_i_9_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.085 r  u_power_plays/timer_5min_2_reg[2][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.085    u_power_plays/timer_5min_2_reg[2][0]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.202 r  u_power_plays/timer_5min_2_reg[2][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    u_power_plays/timer_5min_2_reg[2][4]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.319 r  u_power_plays/timer_5min_2_reg[2][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.319    u_power_plays/timer_5min_2_reg[2][8]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.436 r  u_power_plays/timer_5min_2_reg[2][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.436    u_power_plays/timer_5min_2_reg[2][12]_i_1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.553 r  u_power_plays/timer_5min_2_reg[2][16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.562    u_power_plays/timer_5min_2_reg[2][16]_i_1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  u_power_plays/timer_5min_2_reg[2][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.679    u_power_plays/timer_5min_2_reg[2][20]_i_1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.796 r  u_power_plays/timer_5min_2_reg[2][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.796    u_power_plays/timer_5min_2_reg[2][24]_i_1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.913 r  u_power_plays/timer_5min_2_reg[2][28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    u_power_plays/timer_5min_2_reg[2][28]_i_1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.228 r  u_power_plays/timer_5min_2_reg[2][32]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.228    u_power_plays/timer_5min_2_reg[2][32]_i_1_n_4
    SLICE_X8Y28          FDRE                                         r  u_power_plays/timer_5min_2_reg[2][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.441    14.813    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  u_power_plays/timer_5min_2_reg[2][35]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)        0.109    15.145    u_power_plays/timer_5min_2_reg[2][35]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -12.228    
  -------------------------------------------------------------------
                         slack                                  2.918    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 u_power_plays/count_5min_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/timer_5min_2_reg[2][34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 2.399ns (34.380%)  route 4.579ns (65.620%))
  Logic Levels:           12  (CARRY4=9 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.622     5.174    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  u_power_plays/count_5min_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  u_power_plays/count_5min_2_reg[2]/Q
                         net (fo=133, routed)         2.161     7.791    u_power_plays/count_5min_2[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  u_power_plays/count_5min_2[2]_i_4/O
                         net (fo=1, routed)           0.943     8.858    u_power_plays/count_5min_2[2]_i_4_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124     8.982 r  u_power_plays/count_5min_2[2]_i_2/O
                         net (fo=156, routed)         1.466    10.448    u_power_plays/count_5min_20
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.124    10.572 r  u_power_plays/timer_5min_2[2][0]_i_9/O
                         net (fo=1, routed)           0.000    10.572    u_power_plays/timer_5min_2[2][0]_i_9_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.085 r  u_power_plays/timer_5min_2_reg[2][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.085    u_power_plays/timer_5min_2_reg[2][0]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.202 r  u_power_plays/timer_5min_2_reg[2][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    u_power_plays/timer_5min_2_reg[2][4]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.319 r  u_power_plays/timer_5min_2_reg[2][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.319    u_power_plays/timer_5min_2_reg[2][8]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.436 r  u_power_plays/timer_5min_2_reg[2][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.436    u_power_plays/timer_5min_2_reg[2][12]_i_1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.553 r  u_power_plays/timer_5min_2_reg[2][16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.562    u_power_plays/timer_5min_2_reg[2][16]_i_1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  u_power_plays/timer_5min_2_reg[2][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.679    u_power_plays/timer_5min_2_reg[2][20]_i_1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.796 r  u_power_plays/timer_5min_2_reg[2][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.796    u_power_plays/timer_5min_2_reg[2][24]_i_1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.913 r  u_power_plays/timer_5min_2_reg[2][28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    u_power_plays/timer_5min_2_reg[2][28]_i_1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.152 r  u_power_plays/timer_5min_2_reg[2][32]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.152    u_power_plays/timer_5min_2_reg[2][32]_i_1_n_5
    SLICE_X8Y28          FDRE                                         r  u_power_plays/timer_5min_2_reg[2][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.441    14.813    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  u_power_plays/timer_5min_2_reg[2][34]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)        0.109    15.145    u_power_plays/timer_5min_2_reg[2][34]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 u_power_plays/count_5min_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/timer_5min_2_reg[2][32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 2.379ns (34.192%)  route 4.579ns (65.808%))
  Logic Levels:           12  (CARRY4=9 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.622     5.174    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  u_power_plays/count_5min_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  u_power_plays/count_5min_2_reg[2]/Q
                         net (fo=133, routed)         2.161     7.791    u_power_plays/count_5min_2[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  u_power_plays/count_5min_2[2]_i_4/O
                         net (fo=1, routed)           0.943     8.858    u_power_plays/count_5min_2[2]_i_4_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124     8.982 r  u_power_plays/count_5min_2[2]_i_2/O
                         net (fo=156, routed)         1.466    10.448    u_power_plays/count_5min_20
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.124    10.572 r  u_power_plays/timer_5min_2[2][0]_i_9/O
                         net (fo=1, routed)           0.000    10.572    u_power_plays/timer_5min_2[2][0]_i_9_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.085 r  u_power_plays/timer_5min_2_reg[2][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.085    u_power_plays/timer_5min_2_reg[2][0]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.202 r  u_power_plays/timer_5min_2_reg[2][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    u_power_plays/timer_5min_2_reg[2][4]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.319 r  u_power_plays/timer_5min_2_reg[2][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.319    u_power_plays/timer_5min_2_reg[2][8]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.436 r  u_power_plays/timer_5min_2_reg[2][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.436    u_power_plays/timer_5min_2_reg[2][12]_i_1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.553 r  u_power_plays/timer_5min_2_reg[2][16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.562    u_power_plays/timer_5min_2_reg[2][16]_i_1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  u_power_plays/timer_5min_2_reg[2][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.679    u_power_plays/timer_5min_2_reg[2][20]_i_1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.796 r  u_power_plays/timer_5min_2_reg[2][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.796    u_power_plays/timer_5min_2_reg[2][24]_i_1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.913 r  u_power_plays/timer_5min_2_reg[2][28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    u_power_plays/timer_5min_2_reg[2][28]_i_1_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.132 r  u_power_plays/timer_5min_2_reg[2][32]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.132    u_power_plays/timer_5min_2_reg[2][32]_i_1_n_7
    SLICE_X8Y28          FDRE                                         r  u_power_plays/timer_5min_2_reg[2][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.441    14.813    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  u_power_plays/timer_5min_2_reg[2][32]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)        0.109    15.145    u_power_plays/timer_5min_2_reg[2][32]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 u_power_plays/count_5min_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/timer_5min_2_reg[2][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.366ns (34.068%)  route 4.579ns (65.932%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.622     5.174    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  u_power_plays/count_5min_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  u_power_plays/count_5min_2_reg[2]/Q
                         net (fo=133, routed)         2.161     7.791    u_power_plays/count_5min_2[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  u_power_plays/count_5min_2[2]_i_4/O
                         net (fo=1, routed)           0.943     8.858    u_power_plays/count_5min_2[2]_i_4_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124     8.982 r  u_power_plays/count_5min_2[2]_i_2/O
                         net (fo=156, routed)         1.466    10.448    u_power_plays/count_5min_20
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.124    10.572 r  u_power_plays/timer_5min_2[2][0]_i_9/O
                         net (fo=1, routed)           0.000    10.572    u_power_plays/timer_5min_2[2][0]_i_9_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.085 r  u_power_plays/timer_5min_2_reg[2][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.085    u_power_plays/timer_5min_2_reg[2][0]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.202 r  u_power_plays/timer_5min_2_reg[2][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    u_power_plays/timer_5min_2_reg[2][4]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.319 r  u_power_plays/timer_5min_2_reg[2][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.319    u_power_plays/timer_5min_2_reg[2][8]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.436 r  u_power_plays/timer_5min_2_reg[2][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.436    u_power_plays/timer_5min_2_reg[2][12]_i_1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.553 r  u_power_plays/timer_5min_2_reg[2][16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.562    u_power_plays/timer_5min_2_reg[2][16]_i_1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  u_power_plays/timer_5min_2_reg[2][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.679    u_power_plays/timer_5min_2_reg[2][20]_i_1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.796 r  u_power_plays/timer_5min_2_reg[2][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.796    u_power_plays/timer_5min_2_reg[2][24]_i_1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.119 r  u_power_plays/timer_5min_2_reg[2][28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.119    u_power_plays/timer_5min_2_reg[2][28]_i_1_n_6
    SLICE_X8Y27          FDRE                                         r  u_power_plays/timer_5min_2_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.439    14.811    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  u_power_plays/timer_5min_2_reg[2][29]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.109    15.143    u_power_plays/timer_5min_2_reg[2][29]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.033ns  (required time - arrival time)
  Source:                 u_power_plays/count_5min_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/timer_5min_2_reg[2][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.937ns  (logic 2.358ns (33.992%)  route 4.579ns (66.008%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.622     5.174    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  u_power_plays/count_5min_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  u_power_plays/count_5min_2_reg[2]/Q
                         net (fo=133, routed)         2.161     7.791    u_power_plays/count_5min_2[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  u_power_plays/count_5min_2[2]_i_4/O
                         net (fo=1, routed)           0.943     8.858    u_power_plays/count_5min_2[2]_i_4_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124     8.982 r  u_power_plays/count_5min_2[2]_i_2/O
                         net (fo=156, routed)         1.466    10.448    u_power_plays/count_5min_20
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.124    10.572 r  u_power_plays/timer_5min_2[2][0]_i_9/O
                         net (fo=1, routed)           0.000    10.572    u_power_plays/timer_5min_2[2][0]_i_9_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.085 r  u_power_plays/timer_5min_2_reg[2][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.085    u_power_plays/timer_5min_2_reg[2][0]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.202 r  u_power_plays/timer_5min_2_reg[2][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    u_power_plays/timer_5min_2_reg[2][4]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.319 r  u_power_plays/timer_5min_2_reg[2][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.319    u_power_plays/timer_5min_2_reg[2][8]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.436 r  u_power_plays/timer_5min_2_reg[2][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.436    u_power_plays/timer_5min_2_reg[2][12]_i_1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.553 r  u_power_plays/timer_5min_2_reg[2][16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.562    u_power_plays/timer_5min_2_reg[2][16]_i_1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  u_power_plays/timer_5min_2_reg[2][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.679    u_power_plays/timer_5min_2_reg[2][20]_i_1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.796 r  u_power_plays/timer_5min_2_reg[2][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.796    u_power_plays/timer_5min_2_reg[2][24]_i_1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.111 r  u_power_plays/timer_5min_2_reg[2][28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.111    u_power_plays/timer_5min_2_reg[2][28]_i_1_n_4
    SLICE_X8Y27          FDRE                                         r  u_power_plays/timer_5min_2_reg[2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.439    14.811    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  u_power_plays/timer_5min_2_reg[2][31]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.109    15.143    u_power_plays/timer_5min_2_reg[2][31]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -12.111    
  -------------------------------------------------------------------
                         slack                                  3.033    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 u_power_plays/count_5min_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/timer_5min_2_reg[2][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 2.282ns (33.261%)  route 4.579ns (66.739%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.622     5.174    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  u_power_plays/count_5min_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  u_power_plays/count_5min_2_reg[2]/Q
                         net (fo=133, routed)         2.161     7.791    u_power_plays/count_5min_2[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  u_power_plays/count_5min_2[2]_i_4/O
                         net (fo=1, routed)           0.943     8.858    u_power_plays/count_5min_2[2]_i_4_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124     8.982 r  u_power_plays/count_5min_2[2]_i_2/O
                         net (fo=156, routed)         1.466    10.448    u_power_plays/count_5min_20
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.124    10.572 r  u_power_plays/timer_5min_2[2][0]_i_9/O
                         net (fo=1, routed)           0.000    10.572    u_power_plays/timer_5min_2[2][0]_i_9_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.085 r  u_power_plays/timer_5min_2_reg[2][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.085    u_power_plays/timer_5min_2_reg[2][0]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.202 r  u_power_plays/timer_5min_2_reg[2][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    u_power_plays/timer_5min_2_reg[2][4]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.319 r  u_power_plays/timer_5min_2_reg[2][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.319    u_power_plays/timer_5min_2_reg[2][8]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.436 r  u_power_plays/timer_5min_2_reg[2][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.436    u_power_plays/timer_5min_2_reg[2][12]_i_1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.553 r  u_power_plays/timer_5min_2_reg[2][16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.562    u_power_plays/timer_5min_2_reg[2][16]_i_1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  u_power_plays/timer_5min_2_reg[2][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.679    u_power_plays/timer_5min_2_reg[2][20]_i_1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.796 r  u_power_plays/timer_5min_2_reg[2][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.796    u_power_plays/timer_5min_2_reg[2][24]_i_1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.035 r  u_power_plays/timer_5min_2_reg[2][28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.035    u_power_plays/timer_5min_2_reg[2][28]_i_1_n_5
    SLICE_X8Y27          FDRE                                         r  u_power_plays/timer_5min_2_reg[2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.439    14.811    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  u_power_plays/timer_5min_2_reg[2][30]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.109    15.143    u_power_plays/timer_5min_2_reg[2][30]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 u_power_plays/count_5min_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/timer_5min_1_reg[3][33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 2.610ns (38.307%)  route 4.203ns (61.693%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.624     5.176    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  u_power_plays/count_5min_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  u_power_plays/count_5min_1_reg[0]/Q
                         net (fo=22, routed)          1.147     6.779    u_power_plays/count_5min_1[0]
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.903 r  u_power_plays/timer_5min_1[3][0]_i_11/O
                         net (fo=36, routed)          0.861     7.764    u_power_plays/timer_5min_1[3][0]_i_11_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124     7.888 r  u_power_plays/count_5min_1[2]_i_4/O
                         net (fo=1, routed)           0.657     8.545    u_power_plays/count_5min_1[2]_i_4_n_0
    SLICE_X3Y23          LUT5 (Prop_lut5_I1_O)        0.124     8.669 r  u_power_plays/count_5min_1[2]_i_2/O
                         net (fo=156, routed)         1.048     9.717    u_power_plays/count_5min_10
    SLICE_X12Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.841 r  u_power_plays/timer_5min_1[3][0]_i_5/O
                         net (fo=1, routed)           0.481    10.322    u_power_plays/timer_5min_1[3][0]_i_5_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.848 r  u_power_plays/timer_5min_1_reg[3][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.848    u_power_plays/timer_5min_1_reg[3][0]_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.962 r  u_power_plays/timer_5min_1_reg[3][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.962    u_power_plays/timer_5min_1_reg[3][4]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.076 r  u_power_plays/timer_5min_1_reg[3][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.076    u_power_plays/timer_5min_1_reg[3][8]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.190 r  u_power_plays/timer_5min_1_reg[3][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.190    u_power_plays/timer_5min_1_reg[3][12]_i_1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.304 r  u_power_plays/timer_5min_1_reg[3][16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.313    u_power_plays/timer_5min_1_reg[3][16]_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.427 r  u_power_plays/timer_5min_1_reg[3][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.427    u_power_plays/timer_5min_1_reg[3][20]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.541 r  u_power_plays/timer_5min_1_reg[3][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.541    u_power_plays/timer_5min_1_reg[3][24]_i_1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.655 r  u_power_plays/timer_5min_1_reg[3][28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.655    u_power_plays/timer_5min_1_reg[3][28]_i_1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.989 r  u_power_plays/timer_5min_1_reg[3][32]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.989    u_power_plays/timer_5min_1_reg[3][32]_i_1_n_6
    SLICE_X11Y28         FDRE                                         r  u_power_plays/timer_5min_1_reg[3][33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.442    14.814    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  u_power_plays/timer_5min_1_reg[3][33]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.062    15.099    u_power_plays/timer_5min_1_reg[3][33]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 u_power_plays/count_5min_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/timer_5min_2_reg[2][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 2.262ns (33.066%)  route 4.579ns (66.934%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.622     5.174    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  u_power_plays/count_5min_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  u_power_plays/count_5min_2_reg[2]/Q
                         net (fo=133, routed)         2.161     7.791    u_power_plays/count_5min_2[2]
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  u_power_plays/count_5min_2[2]_i_4/O
                         net (fo=1, routed)           0.943     8.858    u_power_plays/count_5min_2[2]_i_4_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124     8.982 r  u_power_plays/count_5min_2[2]_i_2/O
                         net (fo=156, routed)         1.466    10.448    u_power_plays/count_5min_20
    SLICE_X8Y20          LUT4 (Prop_lut4_I3_O)        0.124    10.572 r  u_power_plays/timer_5min_2[2][0]_i_9/O
                         net (fo=1, routed)           0.000    10.572    u_power_plays/timer_5min_2[2][0]_i_9_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.085 r  u_power_plays/timer_5min_2_reg[2][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.085    u_power_plays/timer_5min_2_reg[2][0]_i_3_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.202 r  u_power_plays/timer_5min_2_reg[2][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.202    u_power_plays/timer_5min_2_reg[2][4]_i_1_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.319 r  u_power_plays/timer_5min_2_reg[2][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.319    u_power_plays/timer_5min_2_reg[2][8]_i_1_n_0
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.436 r  u_power_plays/timer_5min_2_reg[2][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.436    u_power_plays/timer_5min_2_reg[2][12]_i_1_n_0
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.553 r  u_power_plays/timer_5min_2_reg[2][16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.562    u_power_plays/timer_5min_2_reg[2][16]_i_1_n_0
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.679 r  u_power_plays/timer_5min_2_reg[2][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.679    u_power_plays/timer_5min_2_reg[2][20]_i_1_n_0
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.796 r  u_power_plays/timer_5min_2_reg[2][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.796    u_power_plays/timer_5min_2_reg[2][24]_i_1_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.015 r  u_power_plays/timer_5min_2_reg[2][28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.015    u_power_plays/timer_5min_2_reg[2][28]_i_1_n_7
    SLICE_X8Y27          FDRE                                         r  u_power_plays/timer_5min_2_reg[2][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.439    14.811    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  u_power_plays/timer_5min_2_reg[2][28]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.109    15.143    u_power_plays/timer_5min_2_reg[2][28]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -12.015    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.131ns  (required time - arrival time)
  Source:                 u_power_plays/count_5min_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/timer_5min_1_reg[3][35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 2.589ns (38.117%)  route 4.203ns (61.883%))
  Logic Levels:           13  (CARRY4=9 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.624     5.176    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  u_power_plays/count_5min_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  u_power_plays/count_5min_1_reg[0]/Q
                         net (fo=22, routed)          1.147     6.779    u_power_plays/count_5min_1[0]
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.903 r  u_power_plays/timer_5min_1[3][0]_i_11/O
                         net (fo=36, routed)          0.861     7.764    u_power_plays/timer_5min_1[3][0]_i_11_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124     7.888 r  u_power_plays/count_5min_1[2]_i_4/O
                         net (fo=1, routed)           0.657     8.545    u_power_plays/count_5min_1[2]_i_4_n_0
    SLICE_X3Y23          LUT5 (Prop_lut5_I1_O)        0.124     8.669 r  u_power_plays/count_5min_1[2]_i_2/O
                         net (fo=156, routed)         1.048     9.717    u_power_plays/count_5min_10
    SLICE_X12Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.841 r  u_power_plays/timer_5min_1[3][0]_i_5/O
                         net (fo=1, routed)           0.481    10.322    u_power_plays/timer_5min_1[3][0]_i_5_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.848 r  u_power_plays/timer_5min_1_reg[3][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.848    u_power_plays/timer_5min_1_reg[3][0]_i_3_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.962 r  u_power_plays/timer_5min_1_reg[3][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.962    u_power_plays/timer_5min_1_reg[3][4]_i_1_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.076 r  u_power_plays/timer_5min_1_reg[3][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.076    u_power_plays/timer_5min_1_reg[3][8]_i_1_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.190 r  u_power_plays/timer_5min_1_reg[3][12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.190    u_power_plays/timer_5min_1_reg[3][12]_i_1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.304 r  u_power_plays/timer_5min_1_reg[3][16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    11.313    u_power_plays/timer_5min_1_reg[3][16]_i_1_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.427 r  u_power_plays/timer_5min_1_reg[3][20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.427    u_power_plays/timer_5min_1_reg[3][20]_i_1_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.541 r  u_power_plays/timer_5min_1_reg[3][24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.541    u_power_plays/timer_5min_1_reg[3][24]_i_1_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.655 r  u_power_plays/timer_5min_1_reg[3][28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.655    u_power_plays/timer_5min_1_reg[3][28]_i_1_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.968 r  u_power_plays/timer_5min_1_reg[3][32]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.968    u_power_plays/timer_5min_1_reg[3][32]_i_1_n_4
    SLICE_X11Y28         FDRE                                         r  u_power_plays/timer_5min_1_reg[3][35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.442    14.814    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  u_power_plays/timer_5min_1_reg[3][35]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.062    15.099    u_power_plays/timer_5min_1_reg[3][35]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -11.968    
  -------------------------------------------------------------------
                         slack                                  3.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_power_plays/sw8_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/zrus_pp_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.559     1.472    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  u_power_plays/sw8_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u_power_plays/sw8_edge_reg/Q
                         net (fo=1, routed)           0.091     1.704    u_power_plays/sw8_edge
    SLICE_X14Y20         FDRE                                         r  u_power_plays/zrus_pp_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.827     1.985    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  u_power_plays/zrus_pp_1_reg/C
                         clock pessimism             -0.500     1.485    
    SLICE_X14Y20         FDRE (Hold_fdre_C_D)         0.085     1.570    u_power_plays/zrus_pp_1_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_power_plays/timer_2min_1_reg[2][27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/timer_2min_1_reg[1][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.823%)  route 0.110ns (37.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.564     1.477    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y13         FDRE                                         r  u_power_plays/timer_2min_1_reg[2][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_power_plays/timer_2min_1_reg[2][27]/Q
                         net (fo=2, routed)           0.110     1.728    u_power_plays/timer_2min_1_reg_n_0_[2][27]
    SLICE_X14Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.773 r  u_power_plays/timer_2min_1[1][27]_i_1/O
                         net (fo=1, routed)           0.000     1.773    u_power_plays/timer_2min_1[1][27]_i_1_n_0
    SLICE_X14Y13         FDRE                                         r  u_power_plays/timer_2min_1_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.833     1.991    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y13         FDRE                                         r  u_power_plays/timer_2min_1_reg[1][27]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.121     1.613    u_power_plays/timer_2min_1_reg[1][27]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_power_plays/timer_2min_1_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/timer_2min_1_reg[1][34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.823%)  route 0.110ns (37.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.564     1.477    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  u_power_plays/timer_2min_1_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  u_power_plays/timer_2min_1_reg[2][34]/Q
                         net (fo=2, routed)           0.110     1.728    u_power_plays/timer_2min_1_reg_n_0_[2][34]
    SLICE_X14Y15         LUT5 (Prop_lut5_I0_O)        0.045     1.773 r  u_power_plays/timer_2min_1[1][34]_i_1/O
                         net (fo=1, routed)           0.000     1.773    u_power_plays/timer_2min_1[1][34]_i_1_n_0
    SLICE_X14Y15         FDRE                                         r  u_power_plays/timer_2min_1_reg[1][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.832     1.990    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  u_power_plays/timer_2min_1_reg[1][34]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.121     1.612    u_power_plays/timer_2min_1_reg[1][34]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_goal_counter/tens2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_goal_counter/tens2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.686%)  route 0.111ns (37.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.569     1.482    u_goal_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y1           FDRE                                         r  u_goal_counter/tens2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     1.623 r  u_goal_counter/tens2_reg[0]/Q
                         net (fo=13, routed)          0.111     1.734    u_goal_counter/tens2_reg[3]_0[0]
    SLICE_X8Y1           LUT3 (Prop_lut3_I2_O)        0.045     1.779 r  u_goal_counter/tens2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.779    u_goal_counter/tens2[1]_i_1_n_0
    SLICE_X8Y1           FDRE                                         r  u_goal_counter/tens2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.839     1.997    u_goal_counter/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  u_goal_counter/tens2_reg[1]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X8Y1           FDRE (Hold_fdre_C_D)         0.121     1.616    u_goal_counter/tens2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_power_plays/timer_2min_2_reg[4][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/timer_2min_2_reg[3][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.339%)  route 0.112ns (37.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.595     1.508    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  u_power_plays/timer_2min_2_reg[4][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_power_plays/timer_2min_2_reg[4][18]/Q
                         net (fo=2, routed)           0.112     1.762    u_power_plays/timer_2min_2_reg[4]_11[18]
    SLICE_X2Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  u_power_plays/timer_2min_2[3][18]_i_1/O
                         net (fo=1, routed)           0.000     1.807    u_power_plays/timer_2min_2[3][18]_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  u_power_plays/timer_2min_2_reg[3][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.864     2.022    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  u_power_plays/timer_2min_2_reg[3][18]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.121     1.643    u_power_plays/timer_2min_2_reg[3][18]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_power_plays/timer_2min_2_reg[4][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/timer_2min_2_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.824%)  route 0.115ns (38.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.595     1.508    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  u_power_plays/timer_2min_2_reg[4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_power_plays/timer_2min_2_reg[4][12]/Q
                         net (fo=2, routed)           0.115     1.764    u_power_plays/timer_2min_2_reg[4]_11[12]
    SLICE_X2Y10          LUT6 (Prop_lut6_I2_O)        0.045     1.809 r  u_power_plays/timer_2min_2[3][12]_i_1/O
                         net (fo=1, routed)           0.000     1.809    u_power_plays/timer_2min_2[3][12]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  u_power_plays/timer_2min_2_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.866     2.024    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  u_power_plays/timer_2min_2_reg[3][12]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.121     1.645    u_power_plays/timer_2min_2_reg[3][12]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_power_plays/timer_2min_2_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/timer_2min_2_reg[3][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.773%)  route 0.115ns (38.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.596     1.509    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  u_power_plays/timer_2min_2_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.650 r  u_power_plays/timer_2min_2_reg[4][11]/Q
                         net (fo=2, routed)           0.115     1.765    u_power_plays/timer_2min_2_reg[4]_11[11]
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.045     1.810 r  u_power_plays/timer_2min_2[3][11]_i_1/O
                         net (fo=1, routed)           0.000     1.810    u_power_plays/timer_2min_2[3][11]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  u_power_plays/timer_2min_2_reg[3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.867     2.025    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  u_power_plays/timer_2min_2_reg[3][11]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.120     1.645    u_power_plays/timer_2min_2_reg[3][11]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_power_plays/timer_2min_1_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/timer_2min_1_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.568     1.481    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  u_power_plays/timer_2min_1_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  u_power_plays/timer_2min_1_reg[4][2]/Q
                         net (fo=2, routed)           0.061     1.707    u_power_plays/timer_2min_1_reg[4]_5[2]
    SLICE_X11Y6          LUT6 (Prop_lut6_I2_O)        0.045     1.752 r  u_power_plays/timer_2min_1[3][2]_i_1/O
                         net (fo=1, routed)           0.000     1.752    u_power_plays/p_2_in[2]
    SLICE_X11Y6          FDRE                                         r  u_power_plays/timer_2min_1_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.838     1.996    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y6          FDRE                                         r  u_power_plays/timer_2min_1_reg[3][2]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X11Y6          FDRE (Hold_fdre_C_D)         0.092     1.586    u_power_plays/timer_2min_1_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_debounce_BTNU/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/btnu_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.576%)  route 0.138ns (49.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.589     1.502    u_debounce_BTNU/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  u_debounce_BTNU/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  u_debounce_BTNU/btn_out_reg/Q
                         net (fo=3, routed)           0.138     1.781    u_power_plays/BTNU_db
    SLICE_X4Y19          FDRE                                         r  u_power_plays/btnu_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.856     2.014    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  u_power_plays/btnu_prev_reg/C
                         clock pessimism             -0.479     1.535    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.071     1.606    u_power_plays/btnu_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_power_plays/timer_2min_2_reg[2][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_power_plays/timer_2min_2_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.031%)  route 0.104ns (35.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.592     1.505    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  u_power_plays/timer_2min_2_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  u_power_plays/timer_2min_2_reg[2][19]/Q
                         net (fo=2, routed)           0.104     1.751    u_power_plays/timer_2min_2_reg_n_0_[2][19]
    SLICE_X7Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.796 r  u_power_plays/timer_2min_2[1][19]_i_1/O
                         net (fo=1, routed)           0.000     1.796    u_power_plays/timer_2min_2[1][19]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  u_power_plays/timer_2min_2_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.861     2.019    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  u_power_plays/timer_2min_2_reg[1][19]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.092     1.611    u_power_plays/timer_2min_2_reg[1][19]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y4      u_clock/FSM_onehot_sig_pc_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8      u_clock/LED16_B_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y6      u_clock/LED16_G_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8      u_clock/LED16_R_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y4      u_clock/LED17_B_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4      u_clock/FSM_onehot_sig_pc_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4      u_clock/FSM_onehot_sig_pc_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4      u_clock/FSM_onehot_sig_pc_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y4      u_clock/FSM_onehot_sig_pc_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3      u_clock/FSM_onehot_sig_pc_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_dyn_seg/AN_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.548ns  (logic 4.042ns (47.286%)  route 4.506ns (52.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.571     5.123    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y4          FDSE                                         r  u_dyn_seg/AN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDSE (Prop_fdse_C_Q)         0.518     5.641 r  u_dyn_seg/AN_reg[6]/Q
                         net (fo=1, routed)           4.506    10.147    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.524    13.671 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.671    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/CD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.833ns  (logic 3.992ns (50.957%)  route 3.842ns (49.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.638     5.190    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y2           FDRE                                         r  u_dyn_seg/CD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  u_dyn_seg/CD_reg/Q
                         net (fo=1, routed)           3.842     9.487    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.536    13.023 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    13.023    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/AN_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.509ns  (logic 4.002ns (53.291%)  route 3.507ns (46.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.637     5.189    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y5           FDSE                                         r  u_dyn_seg/AN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDSE (Prop_fdse_C_Q)         0.456     5.645 r  u_dyn_seg/AN_reg[3]/Q
                         net (fo=1, routed)           3.507     9.152    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.546    12.698 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.698    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/AN_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.525ns  (logic 4.003ns (53.190%)  route 3.522ns (46.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.571     5.123    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y3          FDSE                                         r  u_dyn_seg/AN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDSE (Prop_fdse_C_Q)         0.456     5.579 r  u_dyn_seg/AN_reg[0]/Q
                         net (fo=1, routed)           3.522     9.101    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.547    12.648 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.648    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/CC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.231ns  (logic 3.962ns (54.788%)  route 3.269ns (45.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.637     5.189    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y3           FDRE                                         r  u_dyn_seg/CC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.456     5.645 r  u_dyn_seg/CC_reg/Q
                         net (fo=1, routed)           3.269     8.914    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.506    12.420 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    12.420    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clock/LED17_B_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 3.992ns (55.978%)  route 3.140ns (44.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.637     5.189    u_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y4           FDRE                                         r  u_clock/LED17_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.456     5.645 r  u_clock/LED17_B_reg/Q
                         net (fo=1, routed)           3.140     8.784    LED17_B_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.536    12.321 r  LED17_B_OBUF_inst/O
                         net (fo=0)                   0.000    12.321    LED17_B
    G14                                                               r  LED17_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/CG_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.087ns  (logic 3.994ns (56.363%)  route 3.093ns (43.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.638     5.190    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y2           FDRE                                         r  u_dyn_seg/CG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.456     5.646 r  u_dyn_seg/CG_reg/Q
                         net (fo=1, routed)           3.093     8.738    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.538    12.277 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    12.277    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_power_plays/LED2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.049ns  (logic 3.989ns (56.588%)  route 3.060ns (43.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.623     5.175    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  u_power_plays/LED2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  u_power_plays/LED2_i_reg/Q
                         net (fo=1, routed)           3.060     8.691    LED2_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.533    12.224 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000    12.224    LED2
    J13                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/AN_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.954ns  (logic 4.011ns (57.680%)  route 2.943ns (42.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.637     5.189    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y5           FDSE                                         r  u_dyn_seg/AN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDSE (Prop_fdse_C_Q)         0.456     5.645 r  u_dyn_seg/AN_reg[1]/Q
                         net (fo=1, routed)           2.943     8.588    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.555    12.143 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.143    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/AN_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.851ns  (logic 4.129ns (60.269%)  route 2.722ns (39.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.637     5.189    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y5           FDSE                                         r  u_dyn_seg/AN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDSE (Prop_fdse_C_Q)         0.419     5.608 r  u_dyn_seg/AN_reg[4]/Q
                         net (fo=1, routed)           2.722     8.330    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.710    12.040 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.040    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_power_plays/LED11_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED11
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 1.375ns (80.889%)  route 0.325ns (19.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.588     1.501    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y18          FDRE                                         r  u_power_plays/LED11_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  u_power_plays/LED11_i_reg/Q
                         net (fo=1, routed)           0.325     1.967    LED11_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.234     3.201 r  LED11_OBUF_inst/O
                         net (fo=0)                   0.000     3.201    LED11
    T16                                                               r  LED11 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.381ns (78.645%)  route 0.375ns (21.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.596     1.509    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y2           FDRE                                         r  u_dyn_seg/CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.650 r  u_dyn_seg/CA_reg/Q
                         net (fo=1, routed)           0.375     2.025    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.240     3.266 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     3.266    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/CB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.377ns (77.215%)  route 0.406ns (22.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.595     1.508    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y3           FDRE                                         r  u_dyn_seg/CB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_dyn_seg/CB_reg/Q
                         net (fo=1, routed)           0.406     2.056    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.236     3.292 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     3.292    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.378ns (74.318%)  route 0.476ns (25.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.595     1.508    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y3           FDRE                                         r  u_dyn_seg/CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDRE (Prop_fdre_C_Q)         0.141     1.649 r  u_dyn_seg/CF_reg/Q
                         net (fo=1, routed)           0.476     2.126    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.237     3.363 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.363    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_power_plays/LED10_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED10
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.377ns (72.733%)  route 0.516ns (27.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.588     1.501    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y18          FDRE                                         r  u_power_plays/LED10_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  u_power_plays/LED10_i_reg/Q
                         net (fo=1, routed)           0.516     2.158    LED10_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.236     3.394 r  LED10_OBUF_inst/O
                         net (fo=0)                   0.000     3.394    LED10
    U14                                                               r  LED10 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/AN_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.411ns (70.773%)  route 0.583ns (29.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.569     1.482    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y1          FDSE                                         r  u_dyn_seg/AN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDSE (Prop_fdse_C_Q)         0.164     1.646 r  u_dyn_seg/AN_reg[2]/Q
                         net (fo=1, routed)           0.583     2.229    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.247     3.476 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.476    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/AN_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.436ns (71.094%)  route 0.584ns (28.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.568     1.481    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y4          FDSE                                         r  u_dyn_seg/AN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDSE (Prop_fdse_C_Q)         0.148     1.629 r  u_dyn_seg/AN_reg[7]/Q
                         net (fo=1, routed)           0.584     2.213    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.288     3.502 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.502    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clock/LED16_R_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.373ns (67.606%)  route 0.658ns (32.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.596     1.509    u_clock/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  u_clock/LED16_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.650 r  u_clock/LED16_R_reg/Q
                         net (fo=1, routed)           0.658     2.308    LED16_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.232     3.541 r  LED16_R_OBUF_inst/O
                         net (fo=0)                   0.000     3.541    LED16_R
    N15                                                               r  LED16_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_power_plays/LED1_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.385ns (67.679%)  route 0.661ns (32.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.587     1.500    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  u_power_plays/LED1_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  u_power_plays/LED1_i_reg/Q
                         net (fo=1, routed)           0.661     2.303    LED1_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.244     3.546 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     3.546    LED1
    K15                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_dyn_seg/AN_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.419ns (69.087%)  route 0.635ns (30.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.595     1.508    u_dyn_seg/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y5           FDSE                                         r  u_dyn_seg/AN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDSE (Prop_fdse_C_Q)         0.128     1.636 r  u_dyn_seg/AN_reg[5]/Q
                         net (fo=1, routed)           0.635     2.271    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.291     3.562 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.562    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2100 Endpoints
Min Delay          2100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_1_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.697ns  (logic 1.972ns (22.679%)  route 6.725ns (77.321%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         4.689     6.183    u_power_plays/SW15_IBUF
    SLICE_X29Y9          LUT5 (Prop_lut5_I4_O)        0.152     6.335 r  u_power_plays/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          1.021     7.356    u_power_plays/count_2min_1[2]_i_3_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I0_O)        0.326     7.682 r  u_power_plays/timer_2min_1[1][35]_i_2/O
                         net (fo=36, routed)          1.014     8.697    u_power_plays/timer_2min_1[1][35]_i_2_n_0
    SLICE_X15Y6          FDRE                                         r  u_power_plays/timer_2min_1_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.453     4.825    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y6          FDRE                                         r  u_power_plays/timer_2min_1_reg[1][0]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_1_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.697ns  (logic 1.972ns (22.679%)  route 6.725ns (77.321%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         4.689     6.183    u_power_plays/SW15_IBUF
    SLICE_X29Y9          LUT5 (Prop_lut5_I4_O)        0.152     6.335 r  u_power_plays/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          1.021     7.356    u_power_plays/count_2min_1[2]_i_3_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I0_O)        0.326     7.682 r  u_power_plays/timer_2min_1[1][35]_i_2/O
                         net (fo=36, routed)          1.014     8.697    u_power_plays/timer_2min_1[1][35]_i_2_n_0
    SLICE_X15Y6          FDRE                                         r  u_power_plays/timer_2min_1_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.453     4.825    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y6          FDRE                                         r  u_power_plays/timer_2min_1_reg[1][1]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_1_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.697ns  (logic 1.972ns (22.679%)  route 6.725ns (77.321%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         4.689     6.183    u_power_plays/SW15_IBUF
    SLICE_X29Y9          LUT5 (Prop_lut5_I4_O)        0.152     6.335 r  u_power_plays/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          1.021     7.356    u_power_plays/count_2min_1[2]_i_3_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I0_O)        0.326     7.682 r  u_power_plays/timer_2min_1[1][35]_i_2/O
                         net (fo=36, routed)          1.014     8.697    u_power_plays/timer_2min_1[1][35]_i_2_n_0
    SLICE_X15Y6          FDRE                                         r  u_power_plays/timer_2min_1_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.453     4.825    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y6          FDRE                                         r  u_power_plays/timer_2min_1_reg[1][2]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_1_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.697ns  (logic 1.972ns (22.679%)  route 6.725ns (77.321%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         4.689     6.183    u_power_plays/SW15_IBUF
    SLICE_X29Y9          LUT5 (Prop_lut5_I4_O)        0.152     6.335 r  u_power_plays/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          1.021     7.356    u_power_plays/count_2min_1[2]_i_3_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I0_O)        0.326     7.682 r  u_power_plays/timer_2min_1[1][35]_i_2/O
                         net (fo=36, routed)          1.014     8.697    u_power_plays/timer_2min_1[1][35]_i_2_n_0
    SLICE_X15Y6          FDRE                                         r  u_power_plays/timer_2min_1_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.453     4.825    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y6          FDRE                                         r  u_power_plays/timer_2min_1_reg[1][4]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_1_reg[2][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.678ns  (logic 1.972ns (22.728%)  route 6.706ns (77.272%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         4.689     6.183    u_power_plays/SW15_IBUF
    SLICE_X29Y9          LUT5 (Prop_lut5_I4_O)        0.152     6.335 r  u_power_plays/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          1.008     7.344    u_power_plays/count_2min_1[2]_i_3_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I2_O)        0.326     7.670 r  u_power_plays/timer_2min_1[2][35]_i_1/O
                         net (fo=36, routed)          1.008     8.678    u_power_plays/timer_2min_1[2][35]_i_1_n_0
    SLICE_X13Y8          FDRE                                         r  u_power_plays/timer_2min_1_reg[2][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.452     4.824    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  u_power_plays/timer_2min_1_reg[2][11]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_1_reg[2][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.678ns  (logic 1.972ns (22.728%)  route 6.706ns (77.272%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         4.689     6.183    u_power_plays/SW15_IBUF
    SLICE_X29Y9          LUT5 (Prop_lut5_I4_O)        0.152     6.335 r  u_power_plays/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          1.008     7.344    u_power_plays/count_2min_1[2]_i_3_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I2_O)        0.326     7.670 r  u_power_plays/timer_2min_1[2][35]_i_1/O
                         net (fo=36, routed)          1.008     8.678    u_power_plays/timer_2min_1[2][35]_i_1_n_0
    SLICE_X13Y8          FDRE                                         r  u_power_plays/timer_2min_1_reg[2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.452     4.824    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  u_power_plays/timer_2min_1_reg[2][5]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_1_reg[2][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.678ns  (logic 1.972ns (22.728%)  route 6.706ns (77.272%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         4.689     6.183    u_power_plays/SW15_IBUF
    SLICE_X29Y9          LUT5 (Prop_lut5_I4_O)        0.152     6.335 r  u_power_plays/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          1.008     7.344    u_power_plays/count_2min_1[2]_i_3_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I2_O)        0.326     7.670 r  u_power_plays/timer_2min_1[2][35]_i_1/O
                         net (fo=36, routed)          1.008     8.678    u_power_plays/timer_2min_1[2][35]_i_1_n_0
    SLICE_X13Y8          FDRE                                         r  u_power_plays/timer_2min_1_reg[2][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.452     4.824    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  u_power_plays/timer_2min_1_reg[2][8]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_1_reg[2][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.678ns  (logic 1.972ns (22.728%)  route 6.706ns (77.272%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         4.689     6.183    u_power_plays/SW15_IBUF
    SLICE_X29Y9          LUT5 (Prop_lut5_I4_O)        0.152     6.335 r  u_power_plays/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          1.008     7.344    u_power_plays/count_2min_1[2]_i_3_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I2_O)        0.326     7.670 r  u_power_plays/timer_2min_1[2][35]_i_1/O
                         net (fo=36, routed)          1.008     8.678    u_power_plays/timer_2min_1[2][35]_i_1_n_0
    SLICE_X13Y8          FDRE                                         r  u_power_plays/timer_2min_1_reg[2][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.452     4.824    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  u_power_plays/timer_2min_1_reg[2][9]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_1_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.669ns  (logic 1.972ns (22.752%)  route 6.697ns (77.248%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         4.689     6.183    u_power_plays/SW15_IBUF
    SLICE_X29Y9          LUT5 (Prop_lut5_I4_O)        0.152     6.335 r  u_power_plays/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          0.814     7.149    u_power_plays/count_2min_1[2]_i_3_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.326     7.475 r  u_power_plays/timer_2min_1[0][35]_i_1/O
                         net (fo=36, routed)          1.193     8.669    u_power_plays/timer_2min_1[0][35]_i_1_n_0
    SLICE_X30Y7          FDRE                                         r  u_power_plays/timer_2min_1_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.447     4.819    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y7          FDRE                                         r  u_power_plays/timer_2min_1_reg[0][0]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_1_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.669ns  (logic 1.972ns (22.752%)  route 6.697ns (77.248%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         4.689     6.183    u_power_plays/SW15_IBUF
    SLICE_X29Y9          LUT5 (Prop_lut5_I4_O)        0.152     6.335 r  u_power_plays/count_2min_1[2]_i_3/O
                         net (fo=12, routed)          0.814     7.149    u_power_plays/count_2min_1[2]_i_3_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I1_O)        0.326     7.475 r  u_power_plays/timer_2min_1[0][35]_i_1/O
                         net (fo=36, routed)          1.193     8.669    u_power_plays/timer_2min_1[0][35]_i_1_n_0
    SLICE_X30Y7          FDRE                                         r  u_power_plays/timer_2min_1_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         1.447     4.819    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y7          FDRE                                         r  u_power_plays/timer_2min_1_reg[0][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_2_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.370ns (49.383%)  route 0.379ns (50.617%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         0.379     0.641    u_power_plays/SW15_IBUF
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.045     0.686 r  u_power_plays/timer_2min_2[4][0]_i_5/O
                         net (fo=1, routed)           0.000     0.686    u_power_plays/timer_2min_2[4][0]_i_5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.749 r  u_power_plays/timer_2min_2_reg[4][0]_i_3/O[3]
                         net (fo=1, routed)           0.000     0.749    u_power_plays/timer_2min_2_reg[4][0]_i_3_n_4
    SLICE_X0Y7           FDRE                                         r  u_power_plays/timer_2min_2_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.867     2.025    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  u_power_plays/timer_2min_2_reg[4][3]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_2_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.372ns (49.649%)  route 0.377ns (50.351%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         0.377     0.639    u_power_plays/SW15_IBUF
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.045     0.684 r  u_power_plays/timer_2min_2[4][0]_i_7/O
                         net (fo=1, routed)           0.000     0.684    u_power_plays/timer_2min_2[4][0]_i_7_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.749 r  u_power_plays/timer_2min_2_reg[4][0]_i_3/O[1]
                         net (fo=1, routed)           0.000     0.749    u_power_plays/timer_2min_2_reg[4][0]_i_3_n_6
    SLICE_X0Y7           FDRE                                         r  u_power_plays/timer_2min_2_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.867     2.025    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  u_power_plays/timer_2min_2_reg[4][1]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_2_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.307ns (38.814%)  route 0.484ns (61.186%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         0.484     0.746    u_power_plays/SW15_IBUF
    SLICE_X2Y8           LUT6 (Prop_lut6_I4_O)        0.045     0.791 r  u_power_plays/timer_2min_2[3][1]_i_1/O
                         net (fo=1, routed)           0.000     0.791    u_power_plays/timer_2min_2[3][1]_i_1_n_0
    SLICE_X2Y8           FDRE                                         r  u_power_plays/timer_2min_2_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.867     2.025    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  u_power_plays/timer_2min_2_reg[3][1]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            u_debounce_BTND/btn_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.245ns (30.674%)  route 0.553ns (69.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BTND_IBUF_inst/O
                         net (fo=2, routed)           0.553     0.797    u_debounce_BTND/BTND_IBUF
    SLICE_X1Y21          FDRE                                         r  u_debounce_BTND/btn_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.856     2.014    u_debounce_BTND/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  u_debounce_BTND/btn_sync_reg/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_2_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.377ns (46.039%)  route 0.442ns (53.961%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         0.442     0.704    u_power_plays/SW15_IBUF
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.045     0.749 r  u_power_plays/timer_2min_2[4][4]_i_5/O
                         net (fo=1, routed)           0.000     0.749    u_power_plays/timer_2min_2[4][4]_i_5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.819 r  u_power_plays/timer_2min_2_reg[4][4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.819    u_power_plays/timer_2min_2_reg[4][4]_i_1_n_7
    SLICE_X0Y8           FDRE                                         r  u_power_plays/timer_2min_2_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.867     2.025    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  u_power_plays/timer_2min_2_reg[4][4]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_2_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.373ns (44.605%)  route 0.463ns (55.395%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         0.463     0.725    u_power_plays/SW15_IBUF
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.045     0.770 r  u_power_plays/timer_2min_2[4][0]_i_6/O
                         net (fo=1, routed)           0.000     0.770    u_power_plays/timer_2min_2[4][0]_i_6_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.836 r  u_power_plays/timer_2min_2_reg[4][0]_i_3/O[2]
                         net (fo=1, routed)           0.000     0.836    u_power_plays/timer_2min_2_reg[4][0]_i_3_n_5
    SLICE_X0Y7           FDRE                                         r  u_power_plays/timer_2min_2_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.867     2.025    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  u_power_plays/timer_2min_2_reg[4][2]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_2_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.413ns (48.311%)  route 0.442ns (51.689%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         0.442     0.704    u_power_plays/SW15_IBUF
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.045     0.749 r  u_power_plays/timer_2min_2[4][4]_i_5/O
                         net (fo=1, routed)           0.000     0.749    u_power_plays/timer_2min_2[4][4]_i_5_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.855 r  u_power_plays/timer_2min_2_reg[4][4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.855    u_power_plays/timer_2min_2_reg[4][4]_i_1_n_6
    SLICE_X0Y8           FDRE                                         r  u_power_plays/timer_2min_2_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.867     2.025    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  u_power_plays/timer_2min_2_reg[4][5]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_2_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.487ns (56.218%)  route 0.379ns (43.782%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         0.379     0.641    u_power_plays/SW15_IBUF
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.045     0.686 r  u_power_plays/timer_2min_2[4][0]_i_5/O
                         net (fo=1, routed)           0.000     0.686    u_power_plays/timer_2min_2[4][0]_i_5_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.801 r  u_power_plays/timer_2min_2_reg[4][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.801    u_power_plays/timer_2min_2_reg[4][0]_i_3_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.866 r  u_power_plays/timer_2min_2_reg[4][4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.866    u_power_plays/timer_2min_2_reg[4][4]_i_1_n_5
    SLICE_X0Y8           FDRE                                         r  u_power_plays/timer_2min_2_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.867     2.025    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  u_power_plays/timer_2min_2_reg[4][6]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_2_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.307ns (35.290%)  route 0.563ns (64.710%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         0.563     0.825    u_power_plays/SW15_IBUF
    SLICE_X3Y8           LUT6 (Prop_lut6_I4_O)        0.045     0.870 r  u_power_plays/timer_2min_2[3][7]_i_1/O
                         net (fo=1, routed)           0.000     0.870    u_power_plays/timer_2min_2[3][7]_i_1_n_0
    SLICE_X3Y8           FDRE                                         r  u_power_plays/timer_2min_2_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.867     2.025    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  u_power_plays/timer_2min_2_reg[3][7]/C

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            u_power_plays/timer_2min_2_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.377ns (43.239%)  route 0.495ns (56.761%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 f  SW15_IBUF_inst/O
                         net (fo=418, routed)         0.495     0.757    u_power_plays/SW15_IBUF
    SLICE_X0Y7           LUT2 (Prop_lut2_I1_O)        0.045     0.802 r  u_power_plays/timer_2min_2[4][0]_i_8/O
                         net (fo=1, routed)           0.000     0.802    u_power_plays/timer_2min_2[4][0]_i_8_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.872 r  u_power_plays/timer_2min_2_reg[4][0]_i_3/O[0]
                         net (fo=1, routed)           0.000     0.872    u_power_plays/timer_2min_2_reg[4][0]_i_3_n_7
    SLICE_X0Y7           FDRE                                         r  u_power_plays/timer_2min_2_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=978, routed)         0.867     2.025    u_power_plays/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  u_power_plays/timer_2min_2_reg[4][0]/C





