
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 4.19

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ counter_reg[3]$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.15    0.15   library removal time
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: up_down (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     6    0.02    0.00    0.00    0.20 v up_down (in)
                                         up_down (net)
                  0.00    0.00    0.20 v _26_/B (sky130_fd_sc_hd__nand2b_1)
     1    0.00    0.04    0.04    0.24 ^ _26_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _12_ (net)
                  0.04    0.00    0.24 ^ _29_/A2 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.03    0.07    0.31 v _29_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _03_ (net)
                  0.03    0.00    0.31 v counter_reg[3]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_2)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                         -0.01   -0.01   library hold time
                                 -0.01   data required time
-----------------------------------------------------------------------------
                                 -0.01   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     3    0.01    0.13    0.58    0.78 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.13    0.00    0.78 ^ counter_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.78   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.19    5.19   library recovery time
                                  5.19   data required time
-----------------------------------------------------------------------------
                                  5.19   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  4.41   slack (MET)


Startpoint: counter_reg[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
     4    0.01    0.05    0.51    0.51 ^ counter_reg[3]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_2)
                                         count[3] (net)
                  0.05    0.00    0.51 ^ _17_/A (sky130_fd_sc_hd__or2_0)
     1    0.00    0.05    0.10    0.60 ^ _17_/X (sky130_fd_sc_hd__or2_0)
                                         _06_ (net)
                  0.05    0.00    0.60 ^ _19_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.06    0.07    0.68 v _19_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _00_ (net)
                  0.06    0.00    0.68 v counter_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.68   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     3    0.01    0.13    0.58    0.78 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  0.13    0.00    0.78 ^ counter_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.78   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.19    5.19   library recovery time
                                  5.19   data required time
-----------------------------------------------------------------------------
                                  5.19   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  4.41   slack (MET)


Startpoint: counter_reg[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
     4    0.01    0.05    0.51    0.51 ^ counter_reg[3]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_2)
                                         count[3] (net)
                  0.05    0.00    0.51 ^ _17_/A (sky130_fd_sc_hd__or2_0)
     1    0.00    0.05    0.10    0.60 ^ _17_/X (sky130_fd_sc_hd__or2_0)
                                         _06_ (net)
                  0.05    0.00    0.60 ^ _19_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.06    0.07    0.68 v _19_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _00_ (net)
                  0.06    0.00    0.68 v counter_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.68   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  4.19   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.98e-05   3.10e-06   4.29e-11   4.29e-05  80.4%
Combinational          6.51e-06   3.98e-06   4.17e-11   1.05e-05  19.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.63e-05   7.08e-06   8.45e-11   5.34e-05 100.0%
                          86.7%      13.3%       0.0%
