
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>chipsec.modules.tools.vmm.msr_fuzz &#8212; CHIPSEC  documentation</title>
    <link rel="stylesheet" href="../../../../../_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="../../../../../_static/classic.css" type="text/css" />
    
    <script id="documentation_options" data-url_root="../../../../../" src="../../../../../_static/documentation_options.js"></script>
    <script src="../../../../../_static/jquery.js"></script>
    <script src="../../../../../_static/underscore.js"></script>
    <script src="../../../../../_static/doctools.js"></script>
    
    <link rel="index" title="Index" href="../../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../../search.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../../../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../../../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../../../index.html" accesskey="U">Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.modules.tools.vmm.msr_fuzz</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for chipsec.modules.tools.vmm.msr_fuzz</h1><div class="highlight"><pre>
<span></span><span class="c1">#CHIPSEC: Platform Security Assessment Framework</span>
<span class="c1">#Copyright (c) 2010-2020, Intel Corporation</span>
<span class="c1">#</span>
<span class="c1">#This program is free software; you can redistribute it and/or</span>
<span class="c1">#modify it under the terms of the GNU General Public License</span>
<span class="c1">#as published by the Free Software Foundation; Version 2.</span>
<span class="c1">#</span>
<span class="c1">#This program is distributed in the hope that it will be useful,</span>
<span class="c1">#but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="c1">#MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="c1">#GNU General Public License for more details.</span>
<span class="c1">#</span>
<span class="c1">#You should have received a copy of the GNU General Public License</span>
<span class="c1">#along with this program; if not, write to the Free Software</span>
<span class="c1">#Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.</span>
<span class="c1">#</span>
<span class="c1">#Contact information:</span>
<span class="c1">#chipsec@intel.com</span>
<span class="c1">#</span>



<span class="sd">&quot;&quot;&quot;</span>
<span class="sd">Simple CPU Module Specific Register (MSR) VMM emulation fuzzer</span>

<span class="sd"> Usage:</span>
<span class="sd">   ``chipsec_main.py -i -m tools.vmm.msr_fuzz [-a random] -l log.txt``</span>
<span class="sd">&quot;&quot;&quot;</span>

<span class="kn">import</span> <span class="nn">random</span>

<span class="kn">from</span> <span class="nn">chipsec.module_common</span> <span class="kn">import</span> <span class="n">BaseModule</span>

<span class="c1">#logger.VERBOSE = True</span>

<span class="n">_MODULE_NAME</span> <span class="o">=</span> <span class="s1">&#39;msr_fuzz&#39;</span>

<span class="c1"># Number of iterations to fuzz randomly</span>
<span class="n">_NO_ITERATIONS_TO_FUZZ</span> <span class="o">=</span> <span class="mi">100000</span>

<span class="c1"># Read MSR?</span>
<span class="n">_READ_MSR</span> <span class="o">=</span> <span class="kc">False</span>

<span class="c1"># Flush log file before each MSR</span>
<span class="n">_FLUSH_LOG_EACH_MSR</span> <span class="o">=</span> <span class="kc">False</span>

<span class="c1"># Control values to be written to each MSR</span>
<span class="n">_FUZZ_VALUE_0_all1s</span> <span class="o">=</span> <span class="kc">True</span>
<span class="n">_FUZZ_VALUE_5A</span>      <span class="o">=</span> <span class="kc">False</span>
<span class="n">_FUZZ_VALUE_RND</span>     <span class="o">=</span> <span class="kc">True</span>

<span class="c1"># Exclude MSRs which cause VM hang/crash</span>
<span class="n">_EXCLUDE_MSR</span> <span class="o">=</span> <span class="p">[]</span>


<div class="viewcode-block" id="msr_fuzz"><a class="viewcode-back" href="../../../../../modules/chipsec.modules.tools.vmm.msr_fuzz.html#chipsec.modules.tools.vmm.msr_fuzz.msr_fuzz">[docs]</a><span class="k">class</span> <span class="nc">msr_fuzz</span> <span class="p">(</span><span class="n">BaseModule</span><span class="p">):</span>

<div class="viewcode-block" id="msr_fuzz.fuzz_MSRs"><a class="viewcode-back" href="../../../../../modules/chipsec.modules.tools.vmm.msr_fuzz.html#chipsec.modules.tools.vmm.msr_fuzz.msr_fuzz.fuzz_MSRs">[docs]</a>    <span class="k">def</span> <span class="nf">fuzz_MSRs</span><span class="p">(</span> <span class="bp">self</span><span class="p">,</span> <span class="n">msr_addr_start</span><span class="p">,</span> <span class="n">random_order</span><span class="o">=</span><span class="kc">False</span> <span class="p">):</span>
        <span class="n">msr_addr_range</span> <span class="o">=</span> <span class="mh">0x10000</span>
        <span class="n">msr_addr_end</span>   <span class="o">=</span> <span class="n">msr_addr_start</span> <span class="o">+</span> <span class="n">msr_addr_range</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[*] Fuzzing MSRs in range 0x</span><span class="si">{:08X}</span><span class="s2">:0x</span><span class="si">{:08X}</span><span class="s2">..&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">msr_addr_start</span><span class="p">,</span> <span class="n">msr_addr_end</span><span class="p">)</span> <span class="p">)</span>
        <span class="n">it</span> <span class="o">=</span> <span class="mi">0</span>
        <span class="k">if</span> <span class="n">random_order</span><span class="p">:</span> <span class="n">it_max</span> <span class="o">=</span> <span class="n">_NO_ITERATIONS_TO_FUZZ</span>
        <span class="k">else</span><span class="p">:</span>            <span class="n">it_max</span> <span class="o">=</span> <span class="n">msr_addr_range</span>
        <span class="k">while</span> <span class="n">it</span> <span class="o">&lt;</span> <span class="n">it_max</span><span class="p">:</span>
            <span class="k">if</span> <span class="n">random_order</span><span class="p">:</span> <span class="n">msr_addr</span> <span class="o">=</span> <span class="n">random</span><span class="o">.</span><span class="n">randint</span><span class="p">(</span> <span class="n">msr_addr_start</span><span class="p">,</span> <span class="n">msr_addr_end</span> <span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>            <span class="n">msr_addr</span> <span class="o">=</span> <span class="n">msr_addr_start</span> <span class="o">+</span> <span class="n">it</span>
            <span class="k">if</span> <span class="n">_FLUSH_LOG_EACH_MSR</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">flush</span><span class="p">()</span>
            <span class="k">if</span> <span class="n">msr_addr</span> <span class="ow">not</span> <span class="ow">in</span> <span class="n">_EXCLUDE_MSR</span><span class="p">:</span>
                <span class="k">if</span> <span class="n">_READ_MSR</span><span class="p">:</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[*] rdmsr 0x</span><span class="si">{:08X}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">msr_addr</span><span class="p">)</span> <span class="p">)</span>
                    <span class="k">try</span><span class="p">:</span> <span class="p">(</span><span class="n">eax</span><span class="p">,</span> <span class="n">edx</span><span class="p">)</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">msr</span><span class="o">.</span><span class="n">read_msr</span><span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">msr_addr</span> <span class="p">)</span>
                    <span class="k">except</span><span class="p">:</span> <span class="k">pass</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[*] wrmsr 0x</span><span class="si">{:08X}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">msr_addr</span><span class="p">)</span> <span class="p">)</span>
                <span class="k">if</span> <span class="n">_FUZZ_VALUE_0_all1s</span><span class="p">:</span>
                    <span class="c1">#self.logger.log( &quot;    0&quot; )</span>
                    <span class="k">try</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">msr</span><span class="o">.</span><span class="n">write_msr</span><span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">msr_addr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">)</span>
                    <span class="k">except</span><span class="p">:</span> <span class="k">pass</span>
                    <span class="c1">#self.logger.log( &quot;    0xFFFFFFFFFFFFFFFF&quot; )</span>
                    <span class="k">try</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">msr</span><span class="o">.</span><span class="n">write_msr</span><span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">msr_addr</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">)</span>
                    <span class="k">except</span><span class="p">:</span> <span class="k">pass</span>
                <span class="k">if</span> <span class="n">_FUZZ_VALUE_5A</span><span class="p">:</span>
                    <span class="c1">#self.logger.log( &quot;    0x5A5A5A5A5A5A5A5A&quot; )</span>
                    <span class="k">try</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">msr</span><span class="o">.</span><span class="n">write_msr</span><span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">msr_addr</span><span class="p">,</span> <span class="mh">0x5A5A5A5A</span><span class="p">,</span> <span class="mh">0x5A5A5A5A</span> <span class="p">)</span>
                    <span class="k">except</span><span class="p">:</span> <span class="k">pass</span>
                <span class="k">if</span> <span class="n">_FUZZ_VALUE_RND</span><span class="p">:</span>
                    <span class="n">val_hi</span> <span class="o">=</span> <span class="n">random</span><span class="o">.</span><span class="n">randint</span><span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">)</span>
                    <span class="n">val_lo</span> <span class="o">=</span> <span class="n">random</span><span class="o">.</span><span class="n">randint</span><span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xFFFFFFFF</span> <span class="p">)</span>
                    <span class="c1">#self.logger.log( &quot;    0x{:08X}{:08X}&quot;.format(val_hi,val_lo) )</span>
                    <span class="k">try</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">cs</span><span class="o">.</span><span class="n">msr</span><span class="o">.</span><span class="n">write_msr</span><span class="p">(</span> <span class="mi">0</span><span class="p">,</span> <span class="n">msr_addr</span><span class="p">,</span> <span class="n">val_hi</span><span class="p">,</span> <span class="n">val_lo</span> <span class="p">)</span>
                    <span class="k">except</span><span class="p">:</span> <span class="k">pass</span>
            <span class="n">it</span> <span class="o">+=</span> <span class="mi">1</span>
        <span class="k">return</span> <span class="kc">True</span></div>


<div class="viewcode-block" id="msr_fuzz.run"><a class="viewcode-back" href="../../../../../modules/chipsec.modules.tools.vmm.msr_fuzz.html#chipsec.modules.tools.vmm.msr_fuzz.msr_fuzz.run">[docs]</a>    <span class="k">def</span> <span class="nf">run</span><span class="p">(</span> <span class="bp">self</span><span class="p">,</span> <span class="n">module_argv</span> <span class="p">):</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">start_test</span><span class="p">(</span> <span class="s2">&quot;Fuzzing CPU Model Specific Registers (MSR)&quot;</span> <span class="p">)</span>

        <span class="n">_random_order</span> <span class="o">=</span> <span class="kc">False</span>
        <span class="k">if</span> <span class="nb">len</span><span class="p">(</span><span class="n">module_argv</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="ow">and</span> <span class="s1">&#39;random&#39;</span> <span class="o">==</span> <span class="n">module_argv</span><span class="p">[</span><span class="mi">0</span><span class="p">]:</span>
            <span class="n">_random_order</span> <span class="o">=</span> <span class="kc">True</span>

        <span class="k">global</span> <span class="n">_NO_ITERATIONS_TO_FUZZ</span>
        <span class="n">_NO_ITERATIONS_TO_FUZZ</span> <span class="o">=</span> <span class="mi">100000</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;[*] Configuration:&quot;</span> <span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;    Mode: </span><span class="si">{}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="s1">&#39;random&#39;</span> <span class="k">if</span> <span class="n">_random_order</span> <span class="k">else</span> <span class="s1">&#39;sequential&#39;</span><span class="p">)</span> <span class="p">)</span>
        <span class="k">if</span> <span class="n">_random_order</span><span class="p">:</span> <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;    Number of iterations: </span><span class="si">{:d}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">_NO_ITERATIONS_TO_FUZZ</span><span class="p">)</span> <span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">[*] Fuzzing Low MSR range..&quot;</span> <span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">fuzz_MSRs</span><span class="p">(</span> <span class="mh">0x0</span><span class="p">,</span> <span class="n">_random_order</span> <span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">[*] Fuzzing High MSR range..&quot;</span> <span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">fuzz_MSRs</span><span class="p">(</span> <span class="mh">0xC0000000</span><span class="p">,</span> <span class="n">_random_order</span> <span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">logger</span><span class="o">.</span><span class="n">log</span><span class="p">(</span> <span class="s2">&quot;</span><span class="se">\n</span><span class="s2">[*] Fuzzing VMM synthetic MSR range..&quot;</span> <span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">fuzz_MSRs</span><span class="p">(</span> <span class="mh">0x40000000</span><span class="p">,</span> <span class="n">_random_order</span> <span class="p">)</span></div></div>
</pre></div>

            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../../../../index.html">
              <img class="logo" src="../../../../../_static/chipsec_logo_transparent.png" alt="Logo"/>
            </a></p>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../../../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../../../index.html">CHIPSEC  documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../../../index.html" >Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">chipsec.modules.tools.vmm.msr_fuzz</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
      Last updated on Mar 31, 2021.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 3.4.3.
    </div>
  </body>
</html>