Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.4.1 (lin64) Build 1431336 Fri Dec 11 14:52:39 MST 2015
| Date              : Thu Sep 28 14:55:47 2017
| Host              : ccblincad28.ece.gatech.edu running 64-bit unknown
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file processor_top_timing_summary_routed.rpt -rpx processor_top_timing_summary_routed.rpx
| Design            : processor_top
| Device            : xcku115-flva2104
| Speed File        : -3  PRODUCTION 1.20 11-12-2015
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.987        0.000                      0                   36        0.072        0.000                      0                   36       12.225        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_pin_p  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p          20.987        0.000                      0                   36        0.072        0.000                      0                   36       12.225        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :            0  Failing Endpoints,  Worst Slack       20.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.987ns  (required time - arrival time)
  Source:                 ST1/ctrl_in_stage1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST2/result_out_stage2_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 2.606ns (66.058%)  route 1.339ns (33.942%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 26.885 - 25.000 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.070ns (routing 0.355ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.321ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.652     1.242    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.309 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          1.070     2.379    ST1/CLK
    SLICE_X95Y208        FDCE                                         r  ST1/ctrl_in_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.102     2.481 r  ST1/ctrl_in_stage1_reg[0]/Q
                         net (fo=33, routed)          0.441     2.922    ST1/Q[0]
    SLICE_X94Y212        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.147     3.069 f  ST1/ARG_i_7/O
                         net (fo=1, routed)           0.322     3.391    MAC/ARG/B[1]
    DSP48E2_X17Y84       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.253     3.644 r  MAC/ARG/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.644    MAC/ARG/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X17Y84       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.087     3.731 r  MAC/ARG/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.731    MAC/ARG/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X17Y84       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.715     4.446 f  MAC/ARG/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     4.446    MAC/ARG/DSP_MULTIPLIER.U<0>
    DSP48E2_X17Y84       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.104     4.550 r  MAC/ARG/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     4.550    MAC/ARG/DSP_M_DATA.U_DATA<0>
    DSP48E2_X17Y84       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.566     5.116 f  MAC/ARG/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.116    MAC/ARG/DSP_ALU.ALU_OUT<0>
    DSP48E2_X17Y84       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.155     5.271 r  MAC/ARG/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.518     5.789    MAC/RESIZE[0]
    SLICE_X95Y210        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.309     6.098 r  MAC/result_out_stage2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.021     6.119    MAC/result_out_stage2_reg[7]_i_1_n_0
    SLICE_X95Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.168     6.287 r  MAC/result_out_stage2_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.037     6.324    ST2/D[15]
    SLICE_X95Y211        FDPE                                         r  ST2/result_out_stage2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AU14                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.254    25.254 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    25.299    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    25.299 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    25.870    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    25.930 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.955    26.885    ST2/CLK
    SLICE_X95Y211        FDPE                                         r  ST2/result_out_stage2_reg[15]/C
                         clock pessimism              0.415    27.299    
                         clock uncertainty           -0.035    27.264    
    SLICE_X95Y211        FDPE (Setup_HFF_SLICEM_C_D)
                                                      0.047    27.311    ST2/result_out_stage2_reg[15]
  -------------------------------------------------------------------
                         required time                         27.311    
                         arrival time                          -6.324    
  -------------------------------------------------------------------
                         slack                                 20.987    

Slack (MET) :             20.999ns  (required time - arrival time)
  Source:                 ST1/ctrl_in_stage1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST2/result_out_stage2_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 2.584ns (65.634%)  route 1.353ns (34.366%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 26.889 - 25.000 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.070ns (routing 0.355ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.321ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.652     1.242    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.309 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          1.070     2.379    ST1/CLK
    SLICE_X95Y208        FDCE                                         r  ST1/ctrl_in_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.102     2.481 r  ST1/ctrl_in_stage1_reg[0]/Q
                         net (fo=33, routed)          0.369     2.850    MAC/Q[0]
    SLICE_X94Y212        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.183     3.033 f  MAC/ARG_i_9/O
                         net (fo=23, routed)          0.481     3.514    MAC/ARG/A[8]
    DSP48E2_X17Y84       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[8]_A2_DATA[8])
                                                      0.263     3.777 r  MAC/ARG/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     3.777    MAC/ARG/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X17Y84       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.119     3.896 r  MAC/ARG/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     3.896    MAC/ARG/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X17Y84       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[10])
                                                      0.705     4.601 f  MAC/ARG/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     4.601    MAC/ARG/DSP_MULTIPLIER.U<10>
    DSP48E2_X17Y84       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.104     4.705 r  MAC/ARG/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     4.705    MAC/ARG/DSP_M_DATA.U_DATA<10>
    DSP48E2_X17Y84       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.566     5.271 f  MAC/ARG/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     5.271    MAC/ARG/DSP_ALU.ALU_OUT<10>
    DSP48E2_X17Y84       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.155     5.426 r  MAC/ARG/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.449     5.875    MAC/RESIZE[10]
    SLICE_X95Y211        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.296     6.171 r  MAC/result_out_stage2_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.021     6.192    MAC/result_out_stage2_reg[15]_i_1_n_0
    SLICE_X95Y212        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.091     6.283 r  MAC/result_out_stage2_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.033     6.316    ST2/D[16]
    SLICE_X95Y212        FDPE                                         r  ST2/result_out_stage2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AU14                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.254    25.254 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    25.299    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    25.299 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    25.870    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    25.930 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.959    26.889    ST2/CLK
    SLICE_X95Y212        FDPE                                         r  ST2/result_out_stage2_reg[16]/C
                         clock pessimism              0.415    27.303    
                         clock uncertainty           -0.035    27.268    
    SLICE_X95Y212        FDPE (Setup_AFF_SLICEM_C_D)
                                                      0.047    27.315    ST2/result_out_stage2_reg[16]
  -------------------------------------------------------------------
                         required time                         27.315    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                 20.999    

Slack (MET) :             20.999ns  (required time - arrival time)
  Source:                 ST1/ctrl_in_stage1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST2/result_out_stage2_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 2.597ns (66.048%)  route 1.335ns (33.952%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 26.885 - 25.000 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.070ns (routing 0.355ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.321ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.652     1.242    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.309 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          1.070     2.379    ST1/CLK
    SLICE_X95Y208        FDCE                                         r  ST1/ctrl_in_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.102     2.481 r  ST1/ctrl_in_stage1_reg[0]/Q
                         net (fo=33, routed)          0.441     2.922    ST1/Q[0]
    SLICE_X94Y212        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.147     3.069 f  ST1/ARG_i_7/O
                         net (fo=1, routed)           0.322     3.391    MAC/ARG/B[1]
    DSP48E2_X17Y84       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.253     3.644 r  MAC/ARG/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.644    MAC/ARG/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X17Y84       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.087     3.731 r  MAC/ARG/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.731    MAC/ARG/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X17Y84       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.715     4.446 f  MAC/ARG/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     4.446    MAC/ARG/DSP_MULTIPLIER.U<0>
    DSP48E2_X17Y84       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.104     4.550 r  MAC/ARG/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     4.550    MAC/ARG/DSP_M_DATA.U_DATA<0>
    DSP48E2_X17Y84       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.566     5.116 f  MAC/ARG/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.116    MAC/ARG/DSP_ALU.ALU_OUT<0>
    DSP48E2_X17Y84       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.155     5.271 r  MAC/ARG/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.518     5.789    MAC/RESIZE[0]
    SLICE_X95Y210        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.309     6.098 r  MAC/result_out_stage2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.021     6.119    MAC/result_out_stage2_reg[7]_i_1_n_0
    SLICE_X95Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.159     6.278 r  MAC/result_out_stage2_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.033     6.311    ST2/D[13]
    SLICE_X95Y211        FDPE                                         r  ST2/result_out_stage2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AU14                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.254    25.254 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    25.299    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    25.299 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    25.870    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    25.930 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.955    26.885    ST2/CLK
    SLICE_X95Y211        FDPE                                         r  ST2/result_out_stage2_reg[13]/C
                         clock pessimism              0.415    27.299    
                         clock uncertainty           -0.035    27.264    
    SLICE_X95Y211        FDPE (Setup_FFF_SLICEM_C_D)
                                                      0.046    27.310    ST2/result_out_stage2_reg[13]
  -------------------------------------------------------------------
                         required time                         27.310    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                 20.999    

Slack (MET) :             21.032ns  (required time - arrival time)
  Source:                 ST1/ctrl_in_stage1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST2/result_out_stage2_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 2.566ns (65.795%)  route 1.334ns (34.205%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 26.885 - 25.000 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.070ns (routing 0.355ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.321ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.652     1.242    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.309 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          1.070     2.379    ST1/CLK
    SLICE_X95Y208        FDCE                                         r  ST1/ctrl_in_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.102     2.481 r  ST1/ctrl_in_stage1_reg[0]/Q
                         net (fo=33, routed)          0.441     2.922    ST1/Q[0]
    SLICE_X94Y212        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.147     3.069 f  ST1/ARG_i_7/O
                         net (fo=1, routed)           0.322     3.391    MAC/ARG/B[1]
    DSP48E2_X17Y84       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.253     3.644 r  MAC/ARG/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.644    MAC/ARG/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X17Y84       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.087     3.731 r  MAC/ARG/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.731    MAC/ARG/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X17Y84       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.715     4.446 f  MAC/ARG/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     4.446    MAC/ARG/DSP_MULTIPLIER.U<0>
    DSP48E2_X17Y84       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.104     4.550 r  MAC/ARG/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     4.550    MAC/ARG/DSP_M_DATA.U_DATA<0>
    DSP48E2_X17Y84       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.566     5.116 f  MAC/ARG/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.116    MAC/ARG/DSP_ALU.ALU_OUT<0>
    DSP48E2_X17Y84       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.155     5.271 r  MAC/ARG/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.518     5.789    MAC/RESIZE[0]
    SLICE_X95Y210        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.309     6.098 r  MAC/result_out_stage2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.021     6.119    MAC/result_out_stage2_reg[7]_i_1_n_0
    SLICE_X95Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.128     6.247 r  MAC/result_out_stage2_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.032     6.279    ST2/D[12]
    SLICE_X95Y211        FDPE                                         r  ST2/result_out_stage2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AU14                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.254    25.254 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    25.299    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    25.299 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    25.870    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    25.930 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.955    26.885    ST2/CLK
    SLICE_X95Y211        FDPE                                         r  ST2/result_out_stage2_reg[12]/C
                         clock pessimism              0.415    27.299    
                         clock uncertainty           -0.035    27.264    
    SLICE_X95Y211        FDPE (Setup_EFF_SLICEM_C_D)
                                                      0.047    27.311    ST2/result_out_stage2_reg[12]
  -------------------------------------------------------------------
                         required time                         27.311    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                 21.032    

Slack (MET) :             21.033ns  (required time - arrival time)
  Source:                 ST1/ctrl_in_stage1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST2/result_out_stage2_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 2.562ns (65.675%)  route 1.339ns (34.325%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 26.887 - 25.000 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.070ns (routing 0.355ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.957ns (routing 0.321ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.652     1.242    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.309 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          1.070     2.379    ST1/CLK
    SLICE_X95Y208        FDCE                                         r  ST1/ctrl_in_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.102     2.481 r  ST1/ctrl_in_stage1_reg[0]/Q
                         net (fo=33, routed)          0.441     2.922    ST1/Q[0]
    SLICE_X94Y212        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.147     3.069 f  ST1/ARG_i_7/O
                         net (fo=1, routed)           0.322     3.391    MAC/ARG/B[1]
    DSP48E2_X17Y84       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.253     3.644 r  MAC/ARG/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.644    MAC/ARG/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X17Y84       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.087     3.731 r  MAC/ARG/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.731    MAC/ARG/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X17Y84       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.715     4.446 f  MAC/ARG/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     4.446    MAC/ARG/DSP_MULTIPLIER.U<0>
    DSP48E2_X17Y84       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.104     4.550 r  MAC/ARG/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     4.550    MAC/ARG/DSP_M_DATA.U_DATA<0>
    DSP48E2_X17Y84       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.566     5.116 f  MAC/ARG/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.116    MAC/ARG/DSP_ALU.ALU_OUT<0>
    DSP48E2_X17Y84       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.155     5.271 r  MAC/ARG/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.518     5.789    MAC/RESIZE[0]
    SLICE_X95Y210        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.309     6.098 r  MAC/result_out_stage2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.021     6.119    MAC/result_out_stage2_reg[7]_i_1_n_0
    SLICE_X95Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.124     6.243 r  MAC/result_out_stage2_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.037     6.280    ST2/D[11]
    SLICE_X95Y211        FDPE                                         r  ST2/result_out_stage2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AU14                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.254    25.254 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    25.299    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    25.299 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    25.870    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    25.930 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.957    26.887    ST2/CLK
    SLICE_X95Y211        FDPE                                         r  ST2/result_out_stage2_reg[11]/C
                         clock pessimism              0.415    27.301    
                         clock uncertainty           -0.035    27.266    
    SLICE_X95Y211        FDPE (Setup_DFF_SLICEM_C_D)
                                                      0.047    27.313    ST2/result_out_stage2_reg[11]
  -------------------------------------------------------------------
                         required time                         27.313    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                 21.033    

Slack (MET) :             21.033ns  (required time - arrival time)
  Source:                 ST1/ctrl_in_stage1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST2/result_out_stage2_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 2.563ns (65.718%)  route 1.337ns (34.282%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 26.885 - 25.000 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.070ns (routing 0.355ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.321ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.652     1.242    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.309 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          1.070     2.379    ST1/CLK
    SLICE_X95Y208        FDCE                                         r  ST1/ctrl_in_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.102     2.481 r  ST1/ctrl_in_stage1_reg[0]/Q
                         net (fo=33, routed)          0.441     2.922    ST1/Q[0]
    SLICE_X94Y212        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.147     3.069 f  ST1/ARG_i_7/O
                         net (fo=1, routed)           0.322     3.391    MAC/ARG/B[1]
    DSP48E2_X17Y84       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.253     3.644 r  MAC/ARG/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.644    MAC/ARG/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X17Y84       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.087     3.731 r  MAC/ARG/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.731    MAC/ARG/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X17Y84       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.715     4.446 f  MAC/ARG/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     4.446    MAC/ARG/DSP_MULTIPLIER.U<0>
    DSP48E2_X17Y84       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.104     4.550 r  MAC/ARG/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     4.550    MAC/ARG/DSP_M_DATA.U_DATA<0>
    DSP48E2_X17Y84       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.566     5.116 f  MAC/ARG/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.116    MAC/ARG/DSP_ALU.ALU_OUT<0>
    DSP48E2_X17Y84       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.155     5.271 r  MAC/ARG/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.518     5.789    MAC/RESIZE[0]
    SLICE_X95Y210        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.309     6.098 r  MAC/result_out_stage2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.021     6.119    MAC/result_out_stage2_reg[7]_i_1_n_0
    SLICE_X95Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.125     6.244 r  MAC/result_out_stage2_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.035     6.279    ST2/D[14]
    SLICE_X95Y211        FDPE                                         r  ST2/result_out_stage2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AU14                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.254    25.254 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    25.299    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    25.299 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    25.870    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    25.930 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.955    26.885    ST2/CLK
    SLICE_X95Y211        FDPE                                         r  ST2/result_out_stage2_reg[14]/C
                         clock pessimism              0.415    27.299    
                         clock uncertainty           -0.035    27.264    
    SLICE_X95Y211        FDPE (Setup_GFF_SLICEM_C_D)
                                                      0.048    27.312    ST2/result_out_stage2_reg[14]
  -------------------------------------------------------------------
                         required time                         27.312    
                         arrival time                          -6.279    
  -------------------------------------------------------------------
                         slack                                 21.033    

Slack (MET) :             21.036ns  (required time - arrival time)
  Source:                 ST1/ctrl_in_stage1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST2/result_out_stage2_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 2.558ns (65.640%)  route 1.339ns (34.360%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 26.887 - 25.000 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.070ns (routing 0.355ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.957ns (routing 0.321ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.652     1.242    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.309 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          1.070     2.379    ST1/CLK
    SLICE_X95Y208        FDCE                                         r  ST1/ctrl_in_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.102     2.481 r  ST1/ctrl_in_stage1_reg[0]/Q
                         net (fo=33, routed)          0.441     2.922    ST1/Q[0]
    SLICE_X94Y212        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.147     3.069 f  ST1/ARG_i_7/O
                         net (fo=1, routed)           0.322     3.391    MAC/ARG/B[1]
    DSP48E2_X17Y84       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.253     3.644 r  MAC/ARG/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.644    MAC/ARG/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X17Y84       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.087     3.731 r  MAC/ARG/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.731    MAC/ARG/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X17Y84       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.715     4.446 f  MAC/ARG/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     4.446    MAC/ARG/DSP_MULTIPLIER.U<0>
    DSP48E2_X17Y84       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.104     4.550 r  MAC/ARG/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     4.550    MAC/ARG/DSP_M_DATA.U_DATA<0>
    DSP48E2_X17Y84       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.566     5.116 f  MAC/ARG/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.116    MAC/ARG/DSP_ALU.ALU_OUT<0>
    DSP48E2_X17Y84       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.155     5.271 r  MAC/ARG/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.518     5.789    MAC/RESIZE[0]
    SLICE_X95Y210        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.309     6.098 r  MAC/result_out_stage2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.021     6.119    MAC/result_out_stage2_reg[7]_i_1_n_0
    SLICE_X95Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.120     6.239 r  MAC/result_out_stage2_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.037     6.276    ST2/D[9]
    SLICE_X95Y211        FDPE                                         r  ST2/result_out_stage2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AU14                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.254    25.254 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    25.299    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    25.299 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    25.870    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    25.930 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.957    26.887    ST2/CLK
    SLICE_X95Y211        FDPE                                         r  ST2/result_out_stage2_reg[9]/C
                         clock pessimism              0.415    27.301    
                         clock uncertainty           -0.035    27.266    
    SLICE_X95Y211        FDPE (Setup_BFF_SLICEM_C_D)
                                                      0.046    27.312    ST2/result_out_stage2_reg[9]
  -------------------------------------------------------------------
                         required time                         27.312    
                         arrival time                          -6.276    
  -------------------------------------------------------------------
                         slack                                 21.036    

Slack (MET) :             21.070ns  (required time - arrival time)
  Source:                 ST1/ctrl_in_stage1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST2/result_out_stage2_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 2.529ns (65.450%)  route 1.335ns (34.550%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 26.887 - 25.000 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.070ns (routing 0.355ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.957ns (routing 0.321ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.652     1.242    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.309 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          1.070     2.379    ST1/CLK
    SLICE_X95Y208        FDCE                                         r  ST1/ctrl_in_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.102     2.481 r  ST1/ctrl_in_stage1_reg[0]/Q
                         net (fo=33, routed)          0.441     2.922    ST1/Q[0]
    SLICE_X94Y212        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.147     3.069 f  ST1/ARG_i_7/O
                         net (fo=1, routed)           0.322     3.391    MAC/ARG/B[1]
    DSP48E2_X17Y84       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.253     3.644 r  MAC/ARG/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.644    MAC/ARG/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X17Y84       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.087     3.731 r  MAC/ARG/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.731    MAC/ARG/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X17Y84       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.715     4.446 f  MAC/ARG/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     4.446    MAC/ARG/DSP_MULTIPLIER.U<0>
    DSP48E2_X17Y84       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.104     4.550 r  MAC/ARG/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     4.550    MAC/ARG/DSP_M_DATA.U_DATA<0>
    DSP48E2_X17Y84       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.566     5.116 f  MAC/ARG/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.116    MAC/ARG/DSP_ALU.ALU_OUT<0>
    DSP48E2_X17Y84       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.155     5.271 r  MAC/ARG/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.518     5.789    MAC/RESIZE[0]
    SLICE_X95Y210        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.309     6.098 r  MAC/result_out_stage2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.021     6.119    MAC/result_out_stage2_reg[7]_i_1_n_0
    SLICE_X95Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.091     6.210 r  MAC/result_out_stage2_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.033     6.243    ST2/D[8]
    SLICE_X95Y211        FDPE                                         r  ST2/result_out_stage2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AU14                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.254    25.254 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    25.299    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    25.299 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    25.870    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    25.930 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.957    26.887    ST2/CLK
    SLICE_X95Y211        FDPE                                         r  ST2/result_out_stage2_reg[8]/C
                         clock pessimism              0.415    27.301    
                         clock uncertainty           -0.035    27.266    
    SLICE_X95Y211        FDPE (Setup_AFF_SLICEM_C_D)
                                                      0.047    27.313    ST2/result_out_stage2_reg[8]
  -------------------------------------------------------------------
                         required time                         27.313    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                 21.070    

Slack (MET) :             21.074ns  (required time - arrival time)
  Source:                 ST1/ctrl_in_stage1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST2/result_out_stage2_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 2.520ns (65.285%)  route 1.340ns (34.715%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.887ns = ( 26.887 - 25.000 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.070ns (routing 0.355ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.957ns (routing 0.321ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.652     1.242    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.309 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          1.070     2.379    ST1/CLK
    SLICE_X95Y208        FDCE                                         r  ST1/ctrl_in_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.102     2.481 r  ST1/ctrl_in_stage1_reg[0]/Q
                         net (fo=33, routed)          0.441     2.922    ST1/Q[0]
    SLICE_X94Y212        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.147     3.069 f  ST1/ARG_i_7/O
                         net (fo=1, routed)           0.322     3.391    MAC/ARG/B[1]
    DSP48E2_X17Y84       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.253     3.644 r  MAC/ARG/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.644    MAC/ARG/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X17Y84       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.087     3.731 r  MAC/ARG/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.731    MAC/ARG/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X17Y84       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.715     4.446 f  MAC/ARG/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     4.446    MAC/ARG/DSP_MULTIPLIER.U<0>
    DSP48E2_X17Y84       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.104     4.550 r  MAC/ARG/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     4.550    MAC/ARG/DSP_M_DATA.U_DATA<0>
    DSP48E2_X17Y84       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.566     5.116 f  MAC/ARG/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.116    MAC/ARG/DSP_ALU.ALU_OUT<0>
    DSP48E2_X17Y84       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.155     5.271 r  MAC/ARG/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.518     5.789    MAC/RESIZE[0]
    SLICE_X95Y210        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.309     6.098 r  MAC/result_out_stage2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.021     6.119    MAC/result_out_stage2_reg[7]_i_1_n_0
    SLICE_X95Y211        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.082     6.201 r  MAC/result_out_stage2_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.038     6.239    ST2/D[10]
    SLICE_X95Y211        FDPE                                         r  ST2/result_out_stage2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AU14                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.254    25.254 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    25.299    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    25.299 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    25.870    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    25.930 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.957    26.887    ST2/CLK
    SLICE_X95Y211        FDPE                                         r  ST2/result_out_stage2_reg[10]/C
                         clock pessimism              0.415    27.301    
                         clock uncertainty           -0.035    27.266    
    SLICE_X95Y211        FDPE (Setup_CFF_SLICEM_C_D)
                                                      0.047    27.313    ST2/result_out_stage2_reg[10]
  -------------------------------------------------------------------
                         required time                         27.313    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                 21.074    

Slack (MET) :             21.194ns  (required time - arrival time)
  Source:                 ST1/ctrl_in_stage1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST2/result_out_stage2_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_pin_p rise@25.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 2.419ns (64.731%)  route 1.318ns (35.269%))
  Logic Levels:           8  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 26.884 - 25.000 ) 
    Source Clock Delay      (SCD):    2.379ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.070ns (routing 0.355ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.954ns (routing 0.321ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.511     0.511 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.079     0.590    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.590 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.652     1.242    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.067     1.309 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          1.070     2.379    ST1/CLK
    SLICE_X95Y208        FDCE                                         r  ST1/ctrl_in_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.102     2.481 r  ST1/ctrl_in_stage1_reg[0]/Q
                         net (fo=33, routed)          0.441     2.922    ST1/Q[0]
    SLICE_X94Y212        LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.147     3.069 f  ST1/ARG_i_7/O
                         net (fo=1, routed)           0.322     3.391    MAC/ARG/B[1]
    DSP48E2_X17Y84       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B2_DATA[1])
                                                      0.253     3.644 r  MAC/ARG/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     3.644    MAC/ARG/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X17Y84       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.087     3.731 r  MAC/ARG/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     3.731    MAC/ARG/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X17Y84       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.715     4.446 f  MAC/ARG/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     4.446    MAC/ARG/DSP_MULTIPLIER.U<0>
    DSP48E2_X17Y84       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.104     4.550 r  MAC/ARG/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     4.550    MAC/ARG/DSP_M_DATA.U_DATA<0>
    DSP48E2_X17Y84       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.566     5.116 f  MAC/ARG/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     5.116    MAC/ARG/DSP_ALU.ALU_OUT<0>
    DSP48E2_X17Y84       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.155     5.271 r  MAC/ARG/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.518     5.789    MAC/RESIZE[0]
    SLICE_X95Y210        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[7])
                                                      0.290     6.079 r  MAC/result_out_stage2_reg[7]_i_1/O[7]
                         net (fo=1, routed)           0.037     6.116    ST2/D[7]
    SLICE_X95Y210        FDPE                                         r  ST2/result_out_stage2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     25.000    25.000 r  
    AU14                                              0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.254    25.254 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.045    25.299    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    25.299 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.571    25.870    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.060    25.930 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.954    26.884    ST2/CLK
    SLICE_X95Y210        FDPE                                         r  ST2/result_out_stage2_reg[7]/C
                         clock pessimism              0.415    27.298    
                         clock uncertainty           -0.035    27.263    
    SLICE_X95Y210        FDPE (Setup_HFF_SLICEM_C_D)
                                                      0.047    27.310    ST2/result_out_stage2_reg[7]
  -------------------------------------------------------------------
                         required time                         27.310    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                 21.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ST2/result_out_stage2_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST3/result_out_stage3_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.049ns (24.873%)  route 0.148ns (75.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Net Delay (Source):      0.526ns (routing 0.170ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.617ns (routing 0.190ns, distribution 0.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.221    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.221 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.571    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.526     1.124    ST2/CLK
    SLICE_X95Y210        FDPE                                         r  ST2/result_out_stage2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y210        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.173 r  ST2/result_out_stage2_reg[4]/Q
                         net (fo=1, routed)           0.148     1.321    ST3/D[4]
    SLICE_X95Y207        FDPE                                         r  ST3/result_out_stage3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.617     1.644    ST3/clk_IBUF_BUFG
    SLICE_X95Y207        FDPE                                         r  ST3/result_out_stage3_reg[4]/C
                         clock pessimism             -0.452     1.192    
    SLICE_X95Y207        FDPE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.248    ST3/result_out_stage3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ST2/result_out_stage2_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST3/result_out_stage3_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.049ns (23.558%)  route 0.159ns (76.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Net Delay (Source):      0.526ns (routing 0.170ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.617ns (routing 0.190ns, distribution 0.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.221    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.221 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.571    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.526     1.124    ST2/CLK
    SLICE_X95Y210        FDPE                                         r  ST2/result_out_stage2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y210        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.173 r  ST2/result_out_stage2_reg[5]/Q
                         net (fo=1, routed)           0.159     1.332    ST3/D[5]
    SLICE_X95Y207        FDPE                                         r  ST3/result_out_stage3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.617     1.644    ST3/clk_IBUF_BUFG
    SLICE_X95Y207        FDPE                                         r  ST3/result_out_stage3_reg[5]/C
                         clock pessimism             -0.452     1.192    
    SLICE_X95Y207        FDPE (Hold_GFF2_SLICEM_C_D)
                                                      0.056     1.248    ST3/result_out_stage3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ST2/result_out_stage2_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST3/result_out_stage3_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.113%)  route 0.163ns (76.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.126ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Net Delay (Source):      0.528ns (routing 0.170ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.619ns (routing 0.190ns, distribution 0.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.221    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.221 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.571    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.528     1.126    ST2/CLK
    SLICE_X95Y211        FDPE                                         r  ST2/result_out_stage2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y211        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.175 r  ST2/result_out_stage2_reg[12]/Q
                         net (fo=1, routed)           0.163     1.338    ST3/D[12]
    SLICE_X95Y207        FDPE                                         r  ST3/result_out_stage3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.619     1.646    ST3/clk_IBUF_BUFG
    SLICE_X95Y207        FDPE                                         r  ST3/result_out_stage3_reg[12]/C
                         clock pessimism             -0.452     1.194    
    SLICE_X95Y207        FDPE (Hold_BFF2_SLICEM_C_D)
                                                      0.056     1.250    ST3/result_out_stage3_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ST2/result_out_stage2_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST3/result_out_stage3_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.049ns (23.333%)  route 0.161ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Net Delay (Source):      0.527ns (routing 0.170ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.617ns (routing 0.190ns, distribution 0.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.221    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.221 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.571    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.527     1.125    ST2/CLK
    SLICE_X95Y210        FDPE                                         r  ST2/result_out_stage2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y210        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.174 r  ST2/result_out_stage2_reg[3]/Q
                         net (fo=1, routed)           0.161     1.335    ST3/D[3]
    SLICE_X95Y207        FDPE                                         r  ST3/result_out_stage3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.617     1.644    ST3/clk_IBUF_BUFG
    SLICE_X95Y207        FDPE                                         r  ST3/result_out_stage3_reg[3]/C
                         clock pessimism             -0.452     1.192    
    SLICE_X95Y207        FDPE (Hold_FFF2_SLICEM_C_D)
                                                      0.055     1.247    ST3/result_out_stage3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ST2/result_out_stage2_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST3/result_out_stage3_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.048ns (22.326%)  route 0.167ns (77.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Net Delay (Source):      0.526ns (routing 0.170ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.617ns (routing 0.190ns, distribution 0.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.221    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.221 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.571    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.526     1.124    ST2/CLK
    SLICE_X95Y210        FDPE                                         r  ST2/result_out_stage2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y210        FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.172 r  ST2/result_out_stage2_reg[7]/Q
                         net (fo=1, routed)           0.167     1.339    ST3/D[7]
    SLICE_X95Y207        FDPE                                         r  ST3/result_out_stage3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.617     1.644    ST3/clk_IBUF_BUFG
    SLICE_X95Y207        FDPE                                         r  ST3/result_out_stage3_reg[7]/C
                         clock pessimism             -0.452     1.192    
    SLICE_X95Y207        FDPE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     1.248    ST3/result_out_stage3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ST1/operand_c_out_stage1_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST2/result_out_stage2_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.097ns (52.717%)  route 0.087ns (47.283%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Net Delay (Source):      0.531ns (routing 0.170ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.616ns (routing 0.190ns, distribution 0.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.221    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.221 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.571    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.531     1.129    ST1/CLK
    SLICE_X95Y212        FDPE                                         r  ST1/operand_c_out_stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y212        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.178 r  ST1/operand_c_out_stage1_reg[3]/Q
                         net (fo=1, routed)           0.073     1.251    MAC/operand_c_out_stage1_reg[7][3]
    SLICE_X95Y210        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.016     1.267 r  MAC/result_out_stage2[7]_i_6/O
                         net (fo=1, routed)           0.000     1.267    MAC/result_out_stage2[7]_i_6_n_0
    SLICE_X95Y210        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     1.299 r  MAC/result_out_stage2_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.014     1.313    ST2/D[3]
    SLICE_X95Y210        FDPE                                         r  ST2/result_out_stage2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.616     1.643    ST2/CLK
    SLICE_X95Y210        FDPE                                         r  ST2/result_out_stage2_reg[3]/C
                         clock pessimism             -0.478     1.166    
    SLICE_X95Y210        FDPE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.222    ST2/result_out_stage2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ST2/result_out_stage2_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST3/result_out_stage3_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Net Delay (Source):      0.527ns (routing 0.170ns, distribution 0.357ns)
  Clock Net Delay (Destination): 0.617ns (routing 0.190ns, distribution 0.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.221    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.221 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.571    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.527     1.125    ST2/CLK
    SLICE_X95Y210        FDPE                                         r  ST2/result_out_stage2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y210        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.174 r  ST2/result_out_stage2_reg[1]/Q
                         net (fo=1, routed)           0.165     1.339    ST3/D[1]
    SLICE_X95Y207        FDPE                                         r  ST3/result_out_stage3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.617     1.644    ST3/clk_IBUF_BUFG
    SLICE_X95Y207        FDPE                                         r  ST3/result_out_stage3_reg[1]/C
                         clock pessimism             -0.452     1.192    
    SLICE_X95Y207        FDPE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.247    ST3/result_out_stage3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ST1/ctrl_in_stage1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST2/result_out_stage2_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.096ns (44.444%)  route 0.120ns (55.556%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Net Delay (Source):      0.523ns (routing 0.170ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.614ns (routing 0.190ns, distribution 0.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.221    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.221 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.571    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.523     1.121    ST1/CLK
    SLICE_X95Y208        FDCE                                         r  ST1/ctrl_in_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.170 r  ST1/ctrl_in_stage1_reg[0]/Q
                         net (fo=33, routed)          0.109     1.279    MAC/Q[0]
    SLICE_X95Y210        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.015     1.294 r  MAC/result_out_stage2[7]_i_5/O
                         net (fo=1, routed)           0.001     1.295    MAC/result_out_stage2[7]_i_5_n_0
    SLICE_X95Y210        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     1.327 r  MAC/result_out_stage2_reg[7]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.337    ST2/D[4]
    SLICE_X95Y210        FDPE                                         r  ST2/result_out_stage2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.614     1.641    ST2/CLK
    SLICE_X95Y210        FDPE                                         r  ST2/result_out_stage2_reg[4]/C
                         clock pessimism             -0.452     1.189    
    SLICE_X95Y210        FDPE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.245    ST2/result_out_stage2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ST1/operand_c_out_stage1_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST2/result_out_stage2_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.132ns (72.527%)  route 0.050ns (27.473%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.647ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Net Delay (Source):      0.530ns (routing 0.170ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.620ns (routing 0.190ns, distribution 0.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.221    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.221 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.571    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.530     1.128    ST1/CLK
    SLICE_X95Y212        FDPE                                         r  ST1/operand_c_out_stage1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y212        FDPE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.176 r  ST1/operand_c_out_stage1_reg[7]/Q
                         net (fo=10, routed)          0.039     1.215    MAC/operand_c_out_stage1_reg[7][7]
    SLICE_X95Y212        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.052     1.267 r  MAC/result_out_stage2[16]_i_2/O
                         net (fo=1, routed)           0.001     1.268    MAC/result_out_stage2[16]_i_2_n_0
    SLICE_X95Y212        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     1.300 r  MAC/result_out_stage2_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.310    ST2/D[16]
    SLICE_X95Y212        FDPE                                         r  ST2/result_out_stage2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.620     1.647    ST2/CLK
    SLICE_X95Y212        FDPE                                         r  ST2/result_out_stage2_reg[16]/C
                         clock pessimism             -0.487     1.160    
    SLICE_X95Y212        FDPE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.216    ST2/result_out_stage2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ST1/ctrl_in_stage1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ST2/result_out_stage2_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_pin_p  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.098ns (44.344%)  route 0.123ns (55.656%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Net Delay (Source):      0.523ns (routing 0.170ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.614ns (routing 0.190ns, distribution 0.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.194     0.194 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.221    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.221 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.571    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.598 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.523     1.121    ST1/CLK
    SLICE_X95Y208        FDCE                                         r  ST1/ctrl_in_stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.170 r  ST1/ctrl_in_stage1_reg[0]/Q
                         net (fo=33, routed)          0.112     1.282    MAC/Q[0]
    SLICE_X95Y210        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.016     1.298 r  MAC/result_out_stage2[7]_i_4/O
                         net (fo=1, routed)           0.001     1.299    MAC/result_out_stage2[7]_i_4_n_0
    SLICE_X95Y210        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     1.332 r  MAC/result_out_stage2_reg[7]_i_1/O[5]
                         net (fo=1, routed)           0.010     1.342    ST2/D[5]
    SLICE_X95Y210        FDPE                                         r  ST2/result_out_stage2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.540     0.540 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.047     0.587    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.587 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.996    clk_IBUF
    BUFGCE_X2Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.027 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=63, routed)          0.614     1.641    ST2/CLK
    SLICE_X95Y210        FDPE                                         r  ST2/result_out_stage2_reg[5]/C
                         clock pessimism             -0.452     1.189    
    SLICE_X95Y210        FDPE (Hold_FFF_SLICEM_C_D)
                                                      0.056     1.245    ST2/result_out_stage2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.176         25.000      23.824     BUFGCE_X2Y72   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         25.000      24.450     SLICE_X95Y208  ST1/ctrl_in_stage1_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         25.000      24.450     SLICE_X94Y209  ST1/ctrl_in_stage1_reg[1]/C
Min Period        n/a     FDPE/C    n/a            0.550         25.000      24.450     SLICE_X94Y210  ST1/operand_a_out_stage1_reg[0]/C
Min Period        n/a     FDPE/C    n/a            0.550         25.000      24.450     SLICE_X94Y210  ST1/operand_a_out_stage1_reg[1]/C
Min Period        n/a     FDPE/C    n/a            0.550         25.000      24.450     SLICE_X94Y210  ST1/operand_a_out_stage1_reg[2]/C
Min Period        n/a     FDPE/C    n/a            0.550         25.000      24.450     SLICE_X94Y210  ST1/operand_a_out_stage1_reg[3]/C
Min Period        n/a     FDPE/C    n/a            0.550         25.000      24.450     SLICE_X94Y210  ST1/operand_a_out_stage1_reg[4]/C
Min Period        n/a     FDPE/C    n/a            0.550         25.000      24.450     SLICE_X94Y210  ST1/operand_a_out_stage1_reg[5]/C
Min Period        n/a     FDPE/C    n/a            0.550         25.000      24.450     SLICE_X95Y212  ST1/operand_a_out_stage1_reg[6]/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X95Y212  ST1/operand_a_out_stage1_reg[6]/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X95Y212  ST1/operand_b_out_stage1_reg[4]/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X95Y212  ST1/operand_b_out_stage1_reg[6]/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X95Y212  ST1/operand_c_out_stage1_reg[0]/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X95Y212  ST1/operand_c_out_stage1_reg[1]/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X95Y212  ST1/operand_c_out_stage1_reg[2]/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X95Y212  ST1/operand_c_out_stage1_reg[3]/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X95Y212  ST1/operand_c_out_stage1_reg[4]/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X95Y212  ST1/operand_c_out_stage1_reg[5]/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X95Y212  ST1/operand_c_out_stage1_reg[7]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X94Y210  ST1/operand_a_out_stage1_reg[0]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X94Y210  ST1/operand_a_out_stage1_reg[1]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X94Y210  ST1/operand_a_out_stage1_reg[2]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X94Y210  ST1/operand_a_out_stage1_reg[3]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X94Y210  ST1/operand_a_out_stage1_reg[4]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X94Y210  ST1/operand_a_out_stage1_reg[5]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X94Y212  ST1/operand_a_out_stage1_reg[7]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X94Y212  ST1/operand_b_out_stage1_reg[0]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X94Y212  ST1/operand_b_out_stage1_reg[1]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         12.500      12.225     SLICE_X94Y212  ST1/operand_b_out_stage1_reg[2]/C



