|fft_test
clk => clk.IN1
reset_n => reset_n.IN1
inverse => inverse.IN1
sink_valid => sink_valid.IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
source_ready => source_ready.IN1


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst
clk => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.clk
clk => master_sink_ena.CLK
clk => fft_dirn.CLK
clk => core_imag_in[0].CLK
clk => core_imag_in[1].CLK
clk => core_imag_in[2].CLK
clk => core_imag_in[3].CLK
clk => core_imag_in[4].CLK
clk => core_imag_in[5].CLK
clk => core_imag_in[6].CLK
clk => core_imag_in[7].CLK
clk => core_real_in[0].CLK
clk => core_real_in[1].CLK
clk => core_real_in[2].CLK
clk => core_real_in[3].CLK
clk => core_real_in[4].CLK
clk => core_real_in[5].CLK
clk => core_real_in[6].CLK
clk => core_real_in[7].CLK
clk => data_imag_in_reg[0].CLK
clk => data_imag_in_reg[1].CLK
clk => data_imag_in_reg[2].CLK
clk => data_imag_in_reg[3].CLK
clk => data_imag_in_reg[4].CLK
clk => data_imag_in_reg[5].CLK
clk => data_imag_in_reg[6].CLK
clk => data_imag_in_reg[7].CLK
clk => data_real_in_reg[0].CLK
clk => data_real_in_reg[1].CLK
clk => data_real_in_reg[2].CLK
clk => data_real_in_reg[3].CLK
clk => data_real_in_reg[4].CLK
clk => data_real_in_reg[5].CLK
clk => data_real_in_reg[6].CLK
clk => data_real_in_reg[7].CLK
clk => output_count[0].CLK
clk => output_count[1].CLK
clk => output_count[2].CLK
clk => output_count[3].CLK
clk => output_count[4].CLK
clk => output_count[5].CLK
clk => output_count[6].CLK
clk => output_count[7].CLK
clk => sop_d.CLK
clk => exp_en.CLK
clk => sop_de.CLK
clk => del_sop_cnt[0].CLK
clk => del_sop_cnt[1].CLK
clk => del_sop_cnt[2].CLK
clk => del_sop_cnt[3].CLK
clk => del_sop_cnt[4].CLK
clk => val_out.CLK
clk => eop_out.CLK
clk => sop_out.CLK
clk => oe.CLK
clk => exponent_out[0].CLK
clk => exponent_out[1].CLK
clk => exponent_out[2].CLK
clk => exponent_out[3].CLK
clk => exponent_out[4].CLK
clk => exponent_out[5].CLK
clk => master_source_sop.CLK
clk => master_source_ena.CLK
clk => fft_imag_out[0].CLK
clk => fft_imag_out[1].CLK
clk => fft_imag_out[2].CLK
clk => fft_imag_out[3].CLK
clk => fft_imag_out[4].CLK
clk => fft_imag_out[5].CLK
clk => fft_imag_out[6].CLK
clk => fft_imag_out[7].CLK
clk => fft_real_out[0].CLK
clk => fft_real_out[1].CLK
clk => fft_real_out[2].CLK
clk => fft_real_out[3].CLK
clk => fft_real_out[4].CLK
clk => fft_real_out[5].CLK
clk => fft_real_out[6].CLK
clk => fft_real_out[7].CLK
clk => k_count_tw[0].CLK
clk => k_count_tw[1].CLK
clk => k_count_tw[2].CLK
clk => k_count_tw[3].CLK
clk => k_count_tw[4].CLK
clk => k_count_tw[5].CLK
clk => k_count_tw[6].CLK
clk => k_count_tw[7].CLK
clk => k_count_tw_en.CLK
clk => quad_del_1[0].CLK
clk => quad_del_1[1].CLK
clk => quad_del_1[2].CLK
clk => quad_del_0[0].CLK
clk => quad_del_0[1].CLK
clk => quad_del_0[2].CLK
clk => twiddle_data_imag[0].CLK
clk => twiddle_data_imag[1].CLK
clk => twiddle_data_imag[2].CLK
clk => twiddle_data_imag[3].CLK
clk => twiddle_data_imag[4].CLK
clk => twiddle_data_imag[5].CLK
clk => twiddle_data_imag[6].CLK
clk => twiddle_data_imag[7].CLK
clk => twiddle_data_real[0].CLK
clk => twiddle_data_real[1].CLK
clk => twiddle_data_real[2].CLK
clk => twiddle_data_real[3].CLK
clk => twiddle_data_real[4].CLK
clk => twiddle_data_real[5].CLK
clk => twiddle_data_real[6].CLK
clk => twiddle_data_real[7].CLK
clk => wraddress_a_bus_ctrl_i[0].CLK
clk => wraddress_a_bus_ctrl_i[1].CLK
clk => wraddress_a_bus_ctrl_i[2].CLK
clk => wraddress_a_bus_ctrl_i[3].CLK
clk => wraddress_a_bus_ctrl_i[4].CLK
clk => wraddress_a_bus_ctrl_i[5].CLK
clk => wraddress_a_bus_ctrl_i[6].CLK
clk => wraddress_a_bus_ctrl_i[7].CLK
clk => k_count_wr[0].CLK
clk => k_count_wr[1].CLK
clk => k_count_wr[2].CLK
clk => k_count_wr[3].CLK
clk => k_count_wr[4].CLK
clk => k_count_wr[5].CLK
clk => k_count_wr[6].CLK
clk => k_count_wr[7].CLK
clk => k_count_wr_en.CLK
clk => sel_lpp_i.CLK
clk => sel_lpp.CLK
clk => sel_lpp_nm1.CLK
clk => sel_ram_in.CLK
clk => wren_a.CLK
clk => p_tdl[18][0].CLK
clk => p_tdl[18][1].CLK
clk => p_tdl[18][2].CLK
clk => p_tdl[18][3].CLK
clk => p_tdl[17][0].CLK
clk => p_tdl[17][1].CLK
clk => p_tdl[17][2].CLK
clk => p_tdl[17][3].CLK
clk => p_tdl[16][0].CLK
clk => p_tdl[16][1].CLK
clk => p_tdl[16][2].CLK
clk => p_tdl[16][3].CLK
clk => p_tdl[15][0].CLK
clk => p_tdl[15][1].CLK
clk => p_tdl[15][2].CLK
clk => p_tdl[15][3].CLK
clk => p_tdl[14][0].CLK
clk => p_tdl[14][1].CLK
clk => p_tdl[14][2].CLK
clk => p_tdl[14][3].CLK
clk => p_tdl[13][0].CLK
clk => p_tdl[13][1].CLK
clk => p_tdl[13][2].CLK
clk => p_tdl[13][3].CLK
clk => p_tdl[12][0].CLK
clk => p_tdl[12][1].CLK
clk => p_tdl[12][2].CLK
clk => p_tdl[12][3].CLK
clk => p_tdl[11][0].CLK
clk => p_tdl[11][1].CLK
clk => p_tdl[11][2].CLK
clk => p_tdl[11][3].CLK
clk => p_tdl[10][0].CLK
clk => p_tdl[10][1].CLK
clk => p_tdl[10][2].CLK
clk => p_tdl[10][3].CLK
clk => p_tdl[9][0].CLK
clk => p_tdl[9][1].CLK
clk => p_tdl[9][2].CLK
clk => p_tdl[9][3].CLK
clk => p_tdl[8][0].CLK
clk => p_tdl[8][1].CLK
clk => p_tdl[8][2].CLK
clk => p_tdl[8][3].CLK
clk => p_tdl[7][0].CLK
clk => p_tdl[7][1].CLK
clk => p_tdl[7][2].CLK
clk => p_tdl[7][3].CLK
clk => p_tdl[6][0].CLK
clk => p_tdl[6][1].CLK
clk => p_tdl[6][2].CLK
clk => p_tdl[6][3].CLK
clk => p_tdl[5][0].CLK
clk => p_tdl[5][1].CLK
clk => p_tdl[5][2].CLK
clk => p_tdl[5][3].CLK
clk => p_tdl[4][0].CLK
clk => p_tdl[4][1].CLK
clk => p_tdl[4][2].CLK
clk => p_tdl[4][3].CLK
clk => p_tdl[3][0].CLK
clk => p_tdl[3][1].CLK
clk => p_tdl[3][2].CLK
clk => p_tdl[3][3].CLK
clk => p_tdl[2][0].CLK
clk => p_tdl[2][1].CLK
clk => p_tdl[2][2].CLK
clk => p_tdl[2][3].CLK
clk => p_tdl[1][0].CLK
clk => p_tdl[1][1].CLK
clk => p_tdl[1][2].CLK
clk => p_tdl[1][3].CLK
clk => p_tdl[0][0].CLK
clk => p_tdl[0][1].CLK
clk => p_tdl[0][2].CLK
clk => p_tdl[0][3].CLK
clk => data_rdy_vec[0].CLK
clk => data_rdy_vec[1].CLK
clk => data_rdy_vec[2].CLK
clk => data_rdy_vec[3].CLK
clk => data_rdy_vec[4].CLK
clk => data_rdy_vec[5].CLK
clk => data_rdy_vec[6].CLK
clk => data_rdy_vec[7].CLK
clk => data_rdy_vec[8].CLK
clk => data_rdy_vec[9].CLK
clk => data_rdy_vec[10].CLK
clk => data_rdy_vec[11].CLK
clk => data_rdy_vec[12].CLK
clk => data_rdy_vec[13].CLK
clk => data_rdy_vec[14].CLK
clk => data_rdy_vec[15].CLK
clk => data_rdy_vec[16].CLK
clk => data_rdy_vec[17].CLK
clk => data_rdy_vec[18].CLK
clk => data_rdy_vec[19].CLK
clk => data_rdy_vec[20].CLK
clk => data_rdy_vec[21].CLK
clk => data_rdy_vec[22].CLK
clk => data_rdy_vec[23].CLK
clk => data_rdy_vec[24].CLK
clk => data_rdy_vec[25].CLK
clk => data_rdy_vec[26].CLK
clk => data_rdy_vec[27].CLK
clk => data_count_sig[0].CLK
clk => data_count_sig[1].CLK
clk => data_count_sig[2].CLK
clk => data_count_sig[3].CLK
clk => data_count_sig[4].CLK
clk => data_count_sig[5].CLK
clk => data_count_sig[6].CLK
clk => data_count_sig[7].CLK
clk => sink_ready_ctrl_d.CLK
clk => source_stall_d.CLK
clk => sop.CLK
clk => auk_dspip_avalon_streaming_source_fft_110:auk_dsp_atlantic_source_1.clk
clk => auk_dspip_avalon_streaming_controller_fft_110:auk_dsp_interface_controller_1.clk
clk => asj_fft_m_k_counter_fft_110:ctrl.clk
clk => asj_fft_tdl_bit_rst_fft_110:delay_swd.clk
clk => asj_fft_in_write_sgl_fft_110:writer.clk
clk => asj_fft_unbburst_sose_ctrl_fft_110:ccc.clk
clk => asj_fft_1dp_ram_fft_110:gen_1_ram:gen_M4K:dat_A.clk
clk => asj_fft_dataadgen_fft_110:rd_adgen.clk
clk => asj_fft_dataadgen_fft_110:gen_wraddr_se:wr_adgen.clk
clk => asj_fft_dft_bfp_sgl_fft_110:gen_se:bfpdft.clk
clk => asj_fft_bfp_ctrl_fft_110:gen_se:bfpc.clk
clk => asj_fft_twadsogen_q_fft_110:gen_se:gen_new:twid_factors.clk
clk => asj_fft_1tdp_rom_fft_110:gen_se:gen_new:twrom.clk
clk => asj_fft_tdl_bit_fft_110:no_del_input_blk:delay_next_block.clk
clk => fft_s1_cur~1.DATAIN
clk => fft_s2_cur~1.DATAIN
reset_n => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.reset_n
reset_n => auk_dspip_avalon_streaming_source_fft_110:auk_dsp_atlantic_source_1.reset_n
reset_n => auk_dspip_avalon_streaming_controller_fft_110:auk_dsp_interface_controller_1.reset_n
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => k_count_wr_en.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_real.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => twiddle_data_imag.OUTPUTSELECT
reset_n => quad_del_0.OUTPUTSELECT
reset_n => quad_del_0.OUTPUTSELECT
reset_n => quad_del_0.OUTPUTSELECT
reset_n => quad_del_1.OUTPUTSELECT
reset_n => quad_del_1.OUTPUTSELECT
reset_n => quad_del_1.OUTPUTSELECT
reset_n => k_count_tw_en.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => master_source_ena.OUTPUTSELECT
reset_n => master_source_sop.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => master_sink_ena.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s2_cur.IDLE.DATAB
reset_n => data_count_sig[0].ACLR
reset_n => data_count_sig[1].ACLR
reset_n => data_count_sig[2].ACLR
reset_n => data_count_sig[3].ACLR
reset_n => data_count_sig[4].ACLR
reset_n => data_count_sig[5].ACLR
reset_n => data_count_sig[6].ACLR
reset_n => data_count_sig[7].ACLR
reset_n => asj_fft_m_k_counter_fft_110:ctrl.reset
reset_n => asj_fft_tdl_bit_rst_fft_110:delay_swd.reset
reset_n => asj_fft_in_write_sgl_fft_110:writer.reset
reset_n => asj_fft_dft_bfp_sgl_fft_110:gen_se:bfpdft.reset
reset_n => asj_fft_bfp_ctrl_fft_110:gen_se:bfpc.reset
reset_n => sink_ready_ctrl_d.ACLR
reset_n => source_stall_d.ACLR
reset_n => sop.PRESET
clk_ena => source_valid_ctrl_sop.IN1
clk_ena => global_clock_enable.IN1
clk_ena => auk_dspip_avalon_streaming_controller_fft_110:auk_dsp_interface_controller_1.clk_en
clk_ena => stall_sop.IN1
inverse => fft_dirn.DATAB
sink_real[0] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_data[8]
sink_real[1] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_data[9]
sink_real[2] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_data[10]
sink_real[3] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_data[11]
sink_real[4] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_data[12]
sink_real[5] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_data[13]
sink_real[6] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_data[14]
sink_real[7] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_data[15]
sink_imag[0] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_data[0]
sink_imag[1] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_data[1]
sink_imag[2] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_data[2]
sink_imag[3] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_data[3]
sink_imag[4] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_data[4]
sink_imag[5] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_data[5]
sink_imag[6] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_data[6]
sink_imag[7] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_data[7]
sink_sop => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_sop
sink_eop => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_eop
sink_valid => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_valid
sink_error[0] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_error[0]
sink_error[1] => auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1.at_sink_error[1]
source_ready => auk_dspip_avalon_streaming_source_fft_110:auk_dsp_atlantic_source_1.at_source_ready


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => send_eop_s.CLK
clk => send_sop_s.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_data_int[15].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => max_reached.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => send_eop_s.ACLR
reset_n => send_sop_s.ACLR
reset_n => out_cnt[0].ACLR
reset_n => out_cnt[1].ACLR
reset_n => out_cnt[2].ACLR
reset_n => out_cnt[3].ACLR
reset_n => out_cnt[4].ACLR
reset_n => out_cnt[5].ACLR
reset_n => out_cnt[6].ACLR
reset_n => out_cnt[7].ACLR
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_data_int[15].ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => max_reached.ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
sink_ready_ctrl => send_sop_eop_p.IN1
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN0
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN0
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_data[15] => at_sink_data_int[15].DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_error[0] => at_sink_error_int.IN0
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[1] => at_sink_error_int.IN1
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_e9h1:auto_generated.data[0]
data[1] => scfifo_e9h1:auto_generated.data[1]
data[2] => scfifo_e9h1:auto_generated.data[2]
data[3] => scfifo_e9h1:auto_generated.data[3]
data[4] => scfifo_e9h1:auto_generated.data[4]
data[5] => scfifo_e9h1:auto_generated.data[5]
data[6] => scfifo_e9h1:auto_generated.data[6]
data[7] => scfifo_e9h1:auto_generated.data[7]
data[8] => scfifo_e9h1:auto_generated.data[8]
data[9] => scfifo_e9h1:auto_generated.data[9]
data[10] => scfifo_e9h1:auto_generated.data[10]
data[11] => scfifo_e9h1:auto_generated.data[11]
data[12] => scfifo_e9h1:auto_generated.data[12]
data[13] => scfifo_e9h1:auto_generated.data[13]
data[14] => scfifo_e9h1:auto_generated.data[14]
data[15] => scfifo_e9h1:auto_generated.data[15]
data[16] => scfifo_e9h1:auto_generated.data[16]
data[17] => scfifo_e9h1:auto_generated.data[17]
wrreq => scfifo_e9h1:auto_generated.wrreq
rdreq => scfifo_e9h1:auto_generated.rdreq
clock => scfifo_e9h1:auto_generated.clock
aclr => scfifo_e9h1:auto_generated.aclr
sclr => scfifo_e9h1:auto_generated.sclr


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated
aclr => a_dpfifo_7k81:dpfifo.aclr
aclr => dffe_af.IN0
clock => a_dpfifo_7k81:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_7k81:dpfifo.data[0]
data[1] => a_dpfifo_7k81:dpfifo.data[1]
data[2] => a_dpfifo_7k81:dpfifo.data[2]
data[3] => a_dpfifo_7k81:dpfifo.data[3]
data[4] => a_dpfifo_7k81:dpfifo.data[4]
data[5] => a_dpfifo_7k81:dpfifo.data[5]
data[6] => a_dpfifo_7k81:dpfifo.data[6]
data[7] => a_dpfifo_7k81:dpfifo.data[7]
data[8] => a_dpfifo_7k81:dpfifo.data[8]
data[9] => a_dpfifo_7k81:dpfifo.data[9]
data[10] => a_dpfifo_7k81:dpfifo.data[10]
data[11] => a_dpfifo_7k81:dpfifo.data[11]
data[12] => a_dpfifo_7k81:dpfifo.data[12]
data[13] => a_dpfifo_7k81:dpfifo.data[13]
data[14] => a_dpfifo_7k81:dpfifo.data[14]
data[15] => a_dpfifo_7k81:dpfifo.data[15]
data[16] => a_dpfifo_7k81:dpfifo.data[16]
data[17] => a_dpfifo_7k81:dpfifo.data[17]
rdreq => a_dpfifo_7k81:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_7k81:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_7k81:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_bjb:rd_ptr_msb.aclr
aclr => cntr_oj7:usedw_counter.aclr
aclr => cntr_cjb:wr_ptr.aclr
clock => altsyncram_eof1:FIFOram.clock0
clock => altsyncram_eof1:FIFOram.clock1
clock => cntr_bjb:rd_ptr_msb.clock
clock => cntr_oj7:usedw_counter.clock
clock => cntr_cjb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_eof1:FIFOram.data_a[0]
data[1] => altsyncram_eof1:FIFOram.data_a[1]
data[2] => altsyncram_eof1:FIFOram.data_a[2]
data[3] => altsyncram_eof1:FIFOram.data_a[3]
data[4] => altsyncram_eof1:FIFOram.data_a[4]
data[5] => altsyncram_eof1:FIFOram.data_a[5]
data[6] => altsyncram_eof1:FIFOram.data_a[6]
data[7] => altsyncram_eof1:FIFOram.data_a[7]
data[8] => altsyncram_eof1:FIFOram.data_a[8]
data[9] => altsyncram_eof1:FIFOram.data_a[9]
data[10] => altsyncram_eof1:FIFOram.data_a[10]
data[11] => altsyncram_eof1:FIFOram.data_a[11]
data[12] => altsyncram_eof1:FIFOram.data_a[12]
data[13] => altsyncram_eof1:FIFOram.data_a[13]
data[14] => altsyncram_eof1:FIFOram.data_a[14]
data[15] => altsyncram_eof1:FIFOram.data_a[15]
data[16] => altsyncram_eof1:FIFOram.data_a[16]
data[17] => altsyncram_eof1:FIFOram.data_a[17]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_eof1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_bjb:rd_ptr_msb.sclr
sclr => cntr_oj7:usedw_counter.sclr
sclr => cntr_cjb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
wreq => altsyncram_eof1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_oj7:usedw_counter.updown
wreq => cntr_cjb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|altsyncram_eof1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cmpr_un8:almost_full_comparer
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cmpr_un8:two_comparison
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_bjb:rd_ptr_msb
aclr => counter_reg_bit2a[1].ACLR
aclr => counter_reg_bit2a[0].ACLR
clock => counter_reg_bit2a[1].CLK
clock => counter_reg_bit2a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_oj7:usedw_counter
aclr => counter_reg_bit3a[2].ACLR
aclr => counter_reg_bit3a[1].ACLR
aclr => counter_reg_bit3a[0].ACLR
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|auk_dspip_avalon_streaming_sink_fft_110:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_e9h1:auto_generated|a_dpfifo_7k81:dpfifo|cntr_cjb:wr_ptr
aclr => counter_reg_bit4a[2].ACLR
aclr => counter_reg_bit4a[1].ACLR
aclr => counter_reg_bit4a[0].ACLR
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
cnt_en => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|auk_dspip_avalon_streaming_source_fft_110:auk_dsp_atlantic_source_1
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int1[16].CLK
clk => data_int1[17].CLK
clk => data_int1[18].CLK
clk => data_int1[19].CLK
clk => data_int1[20].CLK
clk => data_int1[21].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => data_int[17].CLK
clk => data_int[18].CLK
clk => data_int[19].CLK
clk => data_int[20].CLK
clk => data_int[21].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => at_source_data[16]~reg0.CLK
clk => at_source_data[17]~reg0.CLK
clk => at_source_data[18]~reg0.CLK
clk => at_source_data[19]~reg0.CLK
clk => at_source_data[20]~reg0.CLK
clk => at_source_data[21]~reg0.CLK
clk => data_count_int1[0].CLK
clk => data_count_int1[1].CLK
clk => data_count_int1[2].CLK
clk => data_count_int1[3].CLK
clk => data_count_int1[4].CLK
clk => data_count_int1[5].CLK
clk => data_count_int1[6].CLK
clk => data_count_int1[7].CLK
clk => data_count_int[0].CLK
clk => data_count_int[1].CLK
clk => data_count_int[2].CLK
clk => data_count_int[3].CLK
clk => data_count_int[4].CLK
clk => data_count_int[5].CLK
clk => data_count_int[6].CLK
clk => data_count_int[7].CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => at_source_data[16]~reg0.ACLR
reset_n => at_source_data[17]~reg0.ACLR
reset_n => at_source_data[18]~reg0.ACLR
reset_n => at_source_data[19]~reg0.ACLR
reset_n => at_source_data[20]~reg0.ACLR
reset_n => at_source_data[21]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_count_int[0].ACLR
reset_n => data_count_int[1].ACLR
reset_n => data_count_int[2].ACLR
reset_n => data_count_int[3].ACLR
reset_n => data_count_int[4].ACLR
reset_n => data_count_int[5].ACLR
reset_n => data_count_int[6].ACLR
reset_n => data_count_int[7].ACLR
reset_n => data_count_int1[0].ACLR
reset_n => data_count_int1[1].ACLR
reset_n => data_count_int1[2].ACLR
reset_n => data_count_int1[3].ACLR
reset_n => data_count_int1[4].ACLR
reset_n => data_count_int1[5].ACLR
reset_n => data_count_int1[6].ACLR
reset_n => data_count_int1[7].ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int[16].ACLR
reset_n => data_int[17].ACLR
reset_n => data_int[18].ACLR
reset_n => data_int[19].ACLR
reset_n => data_int[20].ACLR
reset_n => data_int[21].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => data_int1[16].ACLR
reset_n => data_int1[17].ACLR
reset_n => data_int1[18].ACLR
reset_n => data_int1[19].ACLR
reset_n => data_int1[20].ACLR
reset_n => data_int1[21].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data[16] => data_int[16].DATAIN
data[16] => data_int1[16].DATAIN
data[17] => data_int[17].DATAIN
data[17] => data_int1[17].DATAIN
data[18] => data_int[18].DATAIN
data[18] => data_int1[18].DATAIN
data[19] => data_int[19].DATAIN
data[19] => data_int1[19].DATAIN
data[20] => data_int[20].DATAIN
data[20] => data_int1[20].DATAIN
data[21] => data_int[21].DATAIN
data[21] => data_int1[21].DATAIN
data_count[0] => data_count_int[0].DATAIN
data_count[0] => data_count_int1[0].DATAIN
data_count[1] => data_count_int[1].DATAIN
data_count[1] => data_count_int1[1].DATAIN
data_count[2] => data_count_int[2].DATAIN
data_count[2] => data_count_int1[2].DATAIN
data_count[3] => data_count_int[3].DATAIN
data_count[3] => data_count_int1[3].DATAIN
data_count[4] => data_count_int[4].DATAIN
data_count[4] => data_count_int1[4].DATAIN
data_count[5] => data_count_int[5].DATAIN
data_count[5] => data_count_int1[5].DATAIN
data_count[6] => data_count_int[6].DATAIN
data_count[6] => data_count_int1[6].DATAIN
data_count[7] => data_count_int[7].DATAIN
data_count[7] => data_count_int1[7].DATAIN
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
packet_error[0] => packet_error0.IN0
packet_error[0] => at_source_error_int[0].DATAB
packet_error[1] => packet_error0.IN1
packet_error[1] => at_source_error_int[1].DATAB
at_source_ready => source_comb_update_2.IN1
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|auk_dspip_avalon_streaming_controller_fft_110:auk_dsp_interface_controller_1
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_m_k_counter_fft_110:ctrl
global_clock_enable => k_state.HOLD.OUTPUTSELECT
global_clock_enable => k_state.NEXT_PASS_UPD.OUTPUTSELECT
global_clock_enable => k_state.RUN_CNT.OUTPUTSELECT
global_clock_enable => k_state.IDLE.OUTPUTSELECT
global_clock_enable => next_pass_i.ENA
global_clock_enable => blk_done~reg0.ENA
global_clock_enable => next_pass_id.ENA
global_clock_enable => del_npi_cnt[0].ENA
global_clock_enable => del_npi_cnt[1].ENA
global_clock_enable => del_npi_cnt[2].ENA
global_clock_enable => del_npi_cnt[3].ENA
global_clock_enable => del_npi_cnt[4].ENA
global_clock_enable => p[0].ENA
global_clock_enable => p[1].ENA
global_clock_enable => p[2].ENA
global_clock_enable => p[3].ENA
global_clock_enable => k[0].ENA
global_clock_enable => k[1].ENA
global_clock_enable => k[2].ENA
global_clock_enable => k[3].ENA
global_clock_enable => k[4].ENA
global_clock_enable => k[5].ENA
global_clock_enable => k[6].ENA
global_clock_enable => k[7].ENA
global_clock_enable => k[8].ENA
global_clock_enable => k[9].ENA
global_clock_enable => k_count[0]~reg0.ENA
global_clock_enable => k_count[1]~reg0.ENA
global_clock_enable => k_count[2]~reg0.ENA
global_clock_enable => k_count[3]~reg0.ENA
global_clock_enable => k_count[4]~reg0.ENA
global_clock_enable => k_count[5]~reg0.ENA
global_clock_enable => k_count[6]~reg0.ENA
global_clock_enable => k_count[7]~reg0.ENA
clk => blk_done~reg0.CLK
clk => next_pass_i.CLK
clk => next_pass_id.CLK
clk => del_npi_cnt[0].CLK
clk => del_npi_cnt[1].CLK
clk => del_npi_cnt[2].CLK
clk => del_npi_cnt[3].CLK
clk => del_npi_cnt[4].CLK
clk => p[0].CLK
clk => p[1].CLK
clk => p[2].CLK
clk => p[3].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => k[5].CLK
clk => k[6].CLK
clk => k[7].CLK
clk => k[8].CLK
clk => k[9].CLK
clk => k_count[0]~reg0.CLK
clk => k_count[1]~reg0.CLK
clk => k_count[2]~reg0.CLK
clk => k_count[3]~reg0.CLK
clk => k_count[4]~reg0.CLK
clk => k_count[5]~reg0.CLK
clk => k_count[6]~reg0.CLK
clk => k_count[7]~reg0.CLK
clk => k_state~2.DATAIN
reset => cnt_k.IN0
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => np.IN0
stp => np.IN1
start => next_pass_en.IN1
start => Selector1.IN2
start => Selector0.IN1
start => next_pass_ds.IN1
next_block => p.OUTPUTSELECT
next_block => p.OUTPUTSELECT
next_block => p.OUTPUTSELECT
next_block => p.OUTPUTSELECT
next_block => cnt_k.IN1


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_tdl_bit_rst_fft_110:delay_swd
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_in_write_sgl_fft_110:writer
clk => asj_fft_tdl_bit_rst_fft_110:gen_soe:delay_swd.clk
clk => wr_address_i_early[0].CLK
clk => wr_address_i_early[1].CLK
clk => wr_address_i_early[2].CLK
clk => wr_address_i_early[3].CLK
clk => wr_address_i_early[4].CLK
clk => wr_address_i_early[5].CLK
clk => wr_address_i_early[6].CLK
clk => wr_address_i_early[7].CLK
clk => wr_address_i_int[0].CLK
clk => wr_address_i_int[1].CLK
clk => wr_address_i_int[2].CLK
clk => wr_address_i_int[3].CLK
clk => wr_address_i_int[4].CLK
clk => wr_address_i_int[5].CLK
clk => wr_address_i_int[6].CLK
clk => wr_address_i_int[7].CLK
clk => data_in_i[0]~reg0.CLK
clk => data_in_i[1]~reg0.CLK
clk => data_in_i[2]~reg0.CLK
clk => data_in_i[3]~reg0.CLK
clk => data_in_i[4]~reg0.CLK
clk => data_in_i[5]~reg0.CLK
clk => data_in_i[6]~reg0.CLK
clk => data_in_i[7]~reg0.CLK
clk => data_in_r[0]~reg0.CLK
clk => data_in_r[1]~reg0.CLK
clk => data_in_r[2]~reg0.CLK
clk => data_in_r[3]~reg0.CLK
clk => data_in_r[4]~reg0.CLK
clk => data_in_r[5]~reg0.CLK
clk => data_in_r[6]~reg0.CLK
clk => data_in_r[7]~reg0.CLK
clk => wren[0].CLK
clk => wren[1].CLK
clk => wren[2].CLK
clk => wren[3].CLK
clk => disable_wr~reg0.CLK
clk => rdy_for_next_block.CLK
clk => burst_count_en.CLK
clk => data_rdy_int.CLK
clk => anb.CLK
clk => so_count[0].CLK
clk => so_count[1].CLK
clk => so_count[2].CLK
clk => so_count[3].CLK
clk => so_count[4].CLK
clk => so_count[5].CLK
clk => so_count[6].CLK
clk => so_count[7].CLK
global_clock_enable => asj_fft_tdl_bit_rst_fft_110:gen_soe:delay_swd.global_clock_enable
global_clock_enable => wr_address_i_early[4].ENA
global_clock_enable => wr_address_i_early[3].ENA
global_clock_enable => wr_address_i_early[2].ENA
global_clock_enable => wr_address_i_early[1].ENA
global_clock_enable => wr_address_i_early[0].ENA
global_clock_enable => wr_address_i_early[5].ENA
global_clock_enable => wr_address_i_early[6].ENA
global_clock_enable => wr_address_i_early[7].ENA
global_clock_enable => wr_address_i_int[0].ENA
global_clock_enable => wr_address_i_int[1].ENA
global_clock_enable => wr_address_i_int[2].ENA
global_clock_enable => wr_address_i_int[3].ENA
global_clock_enable => wr_address_i_int[4].ENA
global_clock_enable => wr_address_i_int[5].ENA
global_clock_enable => wr_address_i_int[6].ENA
global_clock_enable => wr_address_i_int[7].ENA
global_clock_enable => data_in_i[0]~reg0.ENA
global_clock_enable => data_in_i[1]~reg0.ENA
global_clock_enable => data_in_i[2]~reg0.ENA
global_clock_enable => data_in_i[3]~reg0.ENA
global_clock_enable => data_in_i[4]~reg0.ENA
global_clock_enable => data_in_i[5]~reg0.ENA
global_clock_enable => data_in_i[6]~reg0.ENA
global_clock_enable => data_in_i[7]~reg0.ENA
global_clock_enable => data_in_r[0]~reg0.ENA
global_clock_enable => data_in_r[1]~reg0.ENA
global_clock_enable => data_in_r[2]~reg0.ENA
global_clock_enable => data_in_r[3]~reg0.ENA
global_clock_enable => data_in_r[4]~reg0.ENA
global_clock_enable => data_in_r[5]~reg0.ENA
global_clock_enable => data_in_r[6]~reg0.ENA
global_clock_enable => data_in_r[7]~reg0.ENA
global_clock_enable => wren[0].ENA
global_clock_enable => wren[1].ENA
global_clock_enable => wren[2].ENA
global_clock_enable => wren[3].ENA
global_clock_enable => disable_wr~reg0.ENA
global_clock_enable => rdy_for_next_block.ENA
global_clock_enable => burst_count_en.ENA
global_clock_enable => data_rdy_int.ENA
global_clock_enable => anb.ENA
global_clock_enable => so_count[0].ENA
global_clock_enable => so_count[1].ENA
global_clock_enable => so_count[2].ENA
global_clock_enable => so_count[3].ENA
global_clock_enable => so_count[4].ENA
global_clock_enable => so_count[5].ENA
global_clock_enable => so_count[6].ENA
global_clock_enable => so_count[7].ENA
reset => counter_i.IN0
reset => anb.OUTPUTSELECT
reset => data_rdy_int.OUTPUTSELECT
reset => burst_count_en.OUTPUTSELECT
reset => rdy_for_next_block.OUTPUTSELECT
reset => disable_wr.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => wr_address_i_early.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst_fft_110:gen_soe:delay_swd.reset
reset => wren[0].DATAIN
reset => wren[1].DATAIN
reset => wren[2].DATAIN
reset => wren[3].DATAIN
stp => counter_i.IN1
stp => burst_count_en.OUTPUTSELECT
val => asj_fft_tdl_bit_rst_fft_110:gen_soe:delay_swd.data_in
block_done => data_rdy_int.OUTPUTSELECT
data_real_in[0] => data_in_r.DATAA
data_real_in[1] => data_in_r.DATAA
data_real_in[2] => data_in_r.DATAA
data_real_in[3] => data_in_r.DATAA
data_real_in[4] => data_in_r.DATAA
data_real_in[5] => data_in_r.DATAA
data_real_in[6] => data_in_r.DATAA
data_real_in[7] => data_in_r.DATAA
data_imag_in[0] => data_in_i.DATAA
data_imag_in[1] => data_in_i.DATAA
data_imag_in[2] => data_in_i.DATAA
data_imag_in[3] => data_in_i.DATAA
data_imag_in[4] => data_in_i.DATAA
data_imag_in[5] => data_in_i.DATAA
data_imag_in[6] => data_in_i.DATAA
data_imag_in[7] => data_in_i.DATAA


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_in_write_sgl_fft_110:writer|asj_fft_tdl_bit_rst_fft_110:\gen_soe:delay_swd
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_unbburst_sose_ctrl_fft_110:ccc
clk => rdaddress_a_bus[0]~reg0.CLK
clk => rdaddress_a_bus[1]~reg0.CLK
clk => rdaddress_a_bus[2]~reg0.CLK
clk => rdaddress_a_bus[3]~reg0.CLK
clk => rdaddress_a_bus[4]~reg0.CLK
clk => rdaddress_a_bus[5]~reg0.CLK
clk => rdaddress_a_bus[6]~reg0.CLK
clk => rdaddress_a_bus[7]~reg0.CLK
clk => ram_data_out[0]~reg0.CLK
clk => ram_data_out[1]~reg0.CLK
clk => ram_data_out[2]~reg0.CLK
clk => ram_data_out[3]~reg0.CLK
clk => ram_data_out[4]~reg0.CLK
clk => ram_data_out[5]~reg0.CLK
clk => ram_data_out[6]~reg0.CLK
clk => ram_data_out[7]~reg0.CLK
clk => ram_data_out[8]~reg0.CLK
clk => ram_data_out[9]~reg0.CLK
clk => ram_data_out[10]~reg0.CLK
clk => ram_data_out[11]~reg0.CLK
clk => ram_data_out[12]~reg0.CLK
clk => ram_data_out[13]~reg0.CLK
clk => ram_data_out[14]~reg0.CLK
clk => ram_data_out[15]~reg0.CLK
clk => a_ram_data_in_bus[0]~reg0.CLK
clk => a_ram_data_in_bus[1]~reg0.CLK
clk => a_ram_data_in_bus[2]~reg0.CLK
clk => a_ram_data_in_bus[3]~reg0.CLK
clk => a_ram_data_in_bus[4]~reg0.CLK
clk => a_ram_data_in_bus[5]~reg0.CLK
clk => a_ram_data_in_bus[6]~reg0.CLK
clk => a_ram_data_in_bus[7]~reg0.CLK
clk => a_ram_data_in_bus[8]~reg0.CLK
clk => a_ram_data_in_bus[9]~reg0.CLK
clk => a_ram_data_in_bus[10]~reg0.CLK
clk => a_ram_data_in_bus[11]~reg0.CLK
clk => a_ram_data_in_bus[12]~reg0.CLK
clk => a_ram_data_in_bus[13]~reg0.CLK
clk => a_ram_data_in_bus[14]~reg0.CLK
clk => a_ram_data_in_bus[15]~reg0.CLK
clk => wraddress_a_bus[0]~reg0.CLK
clk => wraddress_a_bus[1]~reg0.CLK
clk => wraddress_a_bus[2]~reg0.CLK
clk => wraddress_a_bus[3]~reg0.CLK
clk => wraddress_a_bus[4]~reg0.CLK
clk => wraddress_a_bus[5]~reg0.CLK
clk => wraddress_a_bus[6]~reg0.CLK
clk => wraddress_a_bus[7]~reg0.CLK
global_clock_enable => rdaddress_a_bus[2]~reg0.ENA
global_clock_enable => rdaddress_a_bus[1]~reg0.ENA
global_clock_enable => rdaddress_a_bus[0]~reg0.ENA
global_clock_enable => rdaddress_a_bus[3]~reg0.ENA
global_clock_enable => rdaddress_a_bus[4]~reg0.ENA
global_clock_enable => rdaddress_a_bus[5]~reg0.ENA
global_clock_enable => rdaddress_a_bus[6]~reg0.ENA
global_clock_enable => rdaddress_a_bus[7]~reg0.ENA
global_clock_enable => ram_data_out[0]~reg0.ENA
global_clock_enable => ram_data_out[1]~reg0.ENA
global_clock_enable => ram_data_out[2]~reg0.ENA
global_clock_enable => ram_data_out[3]~reg0.ENA
global_clock_enable => ram_data_out[4]~reg0.ENA
global_clock_enable => ram_data_out[5]~reg0.ENA
global_clock_enable => ram_data_out[6]~reg0.ENA
global_clock_enable => ram_data_out[7]~reg0.ENA
global_clock_enable => ram_data_out[8]~reg0.ENA
global_clock_enable => ram_data_out[9]~reg0.ENA
global_clock_enable => ram_data_out[10]~reg0.ENA
global_clock_enable => ram_data_out[11]~reg0.ENA
global_clock_enable => ram_data_out[12]~reg0.ENA
global_clock_enable => ram_data_out[13]~reg0.ENA
global_clock_enable => ram_data_out[14]~reg0.ENA
global_clock_enable => ram_data_out[15]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[0]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[1]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[2]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[3]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[4]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[5]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[6]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[7]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[8]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[9]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[10]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[11]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[12]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[13]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[14]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[15]~reg0.ENA
global_clock_enable => wraddress_a_bus[0]~reg0.ENA
global_clock_enable => wraddress_a_bus[1]~reg0.ENA
global_clock_enable => wraddress_a_bus[2]~reg0.ENA
global_clock_enable => wraddress_a_bus[3]~reg0.ENA
global_clock_enable => wraddress_a_bus[4]~reg0.ENA
global_clock_enable => wraddress_a_bus[5]~reg0.ENA
global_clock_enable => wraddress_a_bus[6]~reg0.ENA
global_clock_enable => wraddress_a_bus[7]~reg0.ENA
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus.OUTPUTSELECT
sel_lpp => ~NO_FANOUT~
sel_lpp_nm1 => ~NO_FANOUT~
data_rdy => ~NO_FANOUT~
wraddr_i_sw[0] => wraddress_a_bus.DATAB
wraddr_i_sw[1] => wraddress_a_bus.DATAB
wraddr_i_sw[2] => wraddress_a_bus.DATAB
wraddr_i_sw[3] => wraddress_a_bus.DATAB
wraddr_i_sw[4] => wraddress_a_bus.DATAB
wraddr_i_sw[5] => wraddress_a_bus.DATAB
wraddr_i_sw[6] => wraddress_a_bus.DATAB
wraddr_i_sw[7] => wraddress_a_bus.DATAB
wraddr_sw[0] => wraddress_a_bus.DATAA
wraddr_sw[1] => wraddress_a_bus.DATAA
wraddr_sw[2] => wraddress_a_bus.DATAA
wraddr_sw[3] => wraddress_a_bus.DATAA
wraddr_sw[4] => wraddress_a_bus.DATAA
wraddr_sw[5] => wraddress_a_bus.DATAA
wraddr_sw[6] => wraddress_a_bus.DATAA
wraddr_sw[7] => wraddress_a_bus.DATAA
rdaddr_sw[0] => rdaddress_a_bus[0]~reg0.DATAIN
rdaddr_sw[1] => rdaddress_a_bus[1]~reg0.DATAIN
rdaddr_sw[2] => rdaddress_a_bus[2]~reg0.DATAIN
rdaddr_sw[3] => rdaddress_a_bus[3]~reg0.DATAIN
rdaddr_sw[4] => rdaddress_a_bus[4]~reg0.DATAIN
rdaddr_sw[5] => rdaddress_a_bus[5]~reg0.DATAIN
rdaddr_sw[6] => rdaddress_a_bus[6]~reg0.DATAIN
rdaddr_sw[7] => rdaddress_a_bus[7]~reg0.DATAIN
lpp_rdaddr_sw[0] => ~NO_FANOUT~
lpp_rdaddr_sw[1] => ~NO_FANOUT~
lpp_rdaddr_sw[2] => ~NO_FANOUT~
lpp_rdaddr_sw[3] => ~NO_FANOUT~
lpp_rdaddr_sw[4] => ~NO_FANOUT~
lpp_rdaddr_sw[5] => ~NO_FANOUT~
lpp_rdaddr_sw[6] => ~NO_FANOUT~
lpp_rdaddr_sw[7] => ~NO_FANOUT~
ram_data_in_sw[0] => a_ram_data_in_bus.DATAA
ram_data_in_sw[1] => a_ram_data_in_bus.DATAA
ram_data_in_sw[2] => a_ram_data_in_bus.DATAA
ram_data_in_sw[3] => a_ram_data_in_bus.DATAA
ram_data_in_sw[4] => a_ram_data_in_bus.DATAA
ram_data_in_sw[5] => a_ram_data_in_bus.DATAA
ram_data_in_sw[6] => a_ram_data_in_bus.DATAA
ram_data_in_sw[7] => a_ram_data_in_bus.DATAA
ram_data_in_sw[8] => a_ram_data_in_bus.DATAA
ram_data_in_sw[9] => a_ram_data_in_bus.DATAA
ram_data_in_sw[10] => a_ram_data_in_bus.DATAA
ram_data_in_sw[11] => a_ram_data_in_bus.DATAA
ram_data_in_sw[12] => a_ram_data_in_bus.DATAA
ram_data_in_sw[13] => a_ram_data_in_bus.DATAA
ram_data_in_sw[14] => a_ram_data_in_bus.DATAA
ram_data_in_sw[15] => a_ram_data_in_bus.DATAA
i_ram_data_in_sw[0] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[1] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[2] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[3] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[4] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[5] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[6] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[7] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[8] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[9] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[10] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[11] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[12] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[13] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[14] => a_ram_data_in_bus.DATAB
i_ram_data_in_sw[15] => a_ram_data_in_bus.DATAB
a_ram_data_out_bus[0] => ram_data_out[0]~reg0.DATAIN
a_ram_data_out_bus[1] => ram_data_out[1]~reg0.DATAIN
a_ram_data_out_bus[2] => ram_data_out[2]~reg0.DATAIN
a_ram_data_out_bus[3] => ram_data_out[3]~reg0.DATAIN
a_ram_data_out_bus[4] => ram_data_out[4]~reg0.DATAIN
a_ram_data_out_bus[5] => ram_data_out[5]~reg0.DATAIN
a_ram_data_out_bus[6] => ram_data_out[6]~reg0.DATAIN
a_ram_data_out_bus[7] => ram_data_out[7]~reg0.DATAIN
a_ram_data_out_bus[8] => ram_data_out[8]~reg0.DATAIN
a_ram_data_out_bus[9] => ram_data_out[9]~reg0.DATAIN
a_ram_data_out_bus[10] => ram_data_out[10]~reg0.DATAIN
a_ram_data_out_bus[11] => ram_data_out[11]~reg0.DATAIN
a_ram_data_out_bus[12] => ram_data_out[12]~reg0.DATAIN
a_ram_data_out_bus[13] => ram_data_out[13]~reg0.DATAIN
a_ram_data_out_bus[14] => ram_data_out[14]~reg0.DATAIN
a_ram_data_out_bus[15] => ram_data_out[15]~reg0.DATAIN


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_1dp_ram_fft_110:\gen_1_ram:gen_M4K:dat_A
global_clock_enable => asj_fft_data_ram_fft_110:dat_A.global_clock_enable
clk => asj_fft_data_ram_fft_110:dat_A.clock
rdaddress[0] => asj_fft_data_ram_fft_110:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram_fft_110:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram_fft_110:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram_fft_110:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram_fft_110:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram_fft_110:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram_fft_110:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram_fft_110:dat_A.rdaddress[7]
wraddress[0] => asj_fft_data_ram_fft_110:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram_fft_110:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram_fft_110:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram_fft_110:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram_fft_110:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram_fft_110:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram_fft_110:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram_fft_110:dat_A.wraddress[7]
data_in[0] => asj_fft_data_ram_fft_110:dat_A.data[0]
data_in[1] => asj_fft_data_ram_fft_110:dat_A.data[1]
data_in[2] => asj_fft_data_ram_fft_110:dat_A.data[2]
data_in[3] => asj_fft_data_ram_fft_110:dat_A.data[3]
data_in[4] => asj_fft_data_ram_fft_110:dat_A.data[4]
data_in[5] => asj_fft_data_ram_fft_110:dat_A.data[5]
data_in[6] => asj_fft_data_ram_fft_110:dat_A.data[6]
data_in[7] => asj_fft_data_ram_fft_110:dat_A.data[7]
data_in[8] => asj_fft_data_ram_fft_110:dat_A.data[8]
data_in[9] => asj_fft_data_ram_fft_110:dat_A.data[9]
data_in[10] => asj_fft_data_ram_fft_110:dat_A.data[10]
data_in[11] => asj_fft_data_ram_fft_110:dat_A.data[11]
data_in[12] => asj_fft_data_ram_fft_110:dat_A.data[12]
data_in[13] => asj_fft_data_ram_fft_110:dat_A.data[13]
data_in[14] => asj_fft_data_ram_fft_110:dat_A.data[14]
data_in[15] => asj_fft_data_ram_fft_110:dat_A.data[15]
wren => asj_fft_data_ram_fft_110:dat_A.wren
rden => asj_fft_data_ram_fft_110:dat_A.rden


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_1dp_ram_fft_110:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram_fft_110:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:gen_M4K:altsyncram_component.address_a[7]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:gen_M4K:altsyncram_component.address_b[7]
clock => altsyncram:gen_M4K:altsyncram_component.clock0


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_1dp_ram_fft_110:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram_fft_110:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_iju3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iju3:auto_generated.data_a[0]
data_a[1] => altsyncram_iju3:auto_generated.data_a[1]
data_a[2] => altsyncram_iju3:auto_generated.data_a[2]
data_a[3] => altsyncram_iju3:auto_generated.data_a[3]
data_a[4] => altsyncram_iju3:auto_generated.data_a[4]
data_a[5] => altsyncram_iju3:auto_generated.data_a[5]
data_a[6] => altsyncram_iju3:auto_generated.data_a[6]
data_a[7] => altsyncram_iju3:auto_generated.data_a[7]
data_a[8] => altsyncram_iju3:auto_generated.data_a[8]
data_a[9] => altsyncram_iju3:auto_generated.data_a[9]
data_a[10] => altsyncram_iju3:auto_generated.data_a[10]
data_a[11] => altsyncram_iju3:auto_generated.data_a[11]
data_a[12] => altsyncram_iju3:auto_generated.data_a[12]
data_a[13] => altsyncram_iju3:auto_generated.data_a[13]
data_a[14] => altsyncram_iju3:auto_generated.data_a[14]
data_a[15] => altsyncram_iju3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_iju3:auto_generated.address_a[0]
address_a[1] => altsyncram_iju3:auto_generated.address_a[1]
address_a[2] => altsyncram_iju3:auto_generated.address_a[2]
address_a[3] => altsyncram_iju3:auto_generated.address_a[3]
address_a[4] => altsyncram_iju3:auto_generated.address_a[4]
address_a[5] => altsyncram_iju3:auto_generated.address_a[5]
address_a[6] => altsyncram_iju3:auto_generated.address_a[6]
address_a[7] => altsyncram_iju3:auto_generated.address_a[7]
address_b[0] => altsyncram_iju3:auto_generated.address_b[0]
address_b[1] => altsyncram_iju3:auto_generated.address_b[1]
address_b[2] => altsyncram_iju3:auto_generated.address_b[2]
address_b[3] => altsyncram_iju3:auto_generated.address_b[3]
address_b[4] => altsyncram_iju3:auto_generated.address_b[4]
address_b[5] => altsyncram_iju3:auto_generated.address_b[5]
address_b[6] => altsyncram_iju3:auto_generated.address_b[6]
address_b[7] => altsyncram_iju3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iju3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iju3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_1dp_ram_fft_110:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram_fft_110:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_iju3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dataadgen_fft_110:rd_adgen
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => rd_addr_a[5]~reg0.CLK
clk => rd_addr_a[6]~reg0.CLK
clk => rd_addr_a[7]~reg0.CLK
global_clock_enable => rd_addr_a[5]~reg0.ENA
global_clock_enable => rd_addr_a[4]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[6]~reg0.ENA
global_clock_enable => rd_addr_a[7]~reg0.ENA
k_count[0] => Mux1.IN3
k_count[0] => Mux1.IN4
k_count[0] => Mux1.IN5
k_count[0] => Mux1.IN6
k_count[0] => Mux1.IN7
k_count[0] => Mux3.IN7
k_count[0] => Mux5.IN7
k_count[0] => Mux7.IN7
k_count[1] => Mux0.IN3
k_count[1] => Mux0.IN4
k_count[1] => Mux0.IN5
k_count[1] => Mux0.IN6
k_count[1] => Mux0.IN7
k_count[1] => Mux2.IN7
k_count[1] => Mux4.IN7
k_count[1] => Mux6.IN7
k_count[2] => Mux3.IN3
k_count[2] => Mux3.IN4
k_count[2] => Mux3.IN5
k_count[2] => Mux3.IN6
k_count[2] => Mux5.IN6
k_count[2] => Mux7.IN4
k_count[2] => Mux7.IN5
k_count[2] => Mux7.IN6
k_count[3] => Mux2.IN3
k_count[3] => Mux2.IN4
k_count[3] => Mux2.IN5
k_count[3] => Mux2.IN6
k_count[3] => Mux4.IN6
k_count[3] => Mux6.IN4
k_count[3] => Mux6.IN5
k_count[3] => Mux6.IN6
k_count[4] => Mux3.IN1
k_count[4] => Mux3.IN2
k_count[4] => Mux5.IN0
k_count[4] => Mux5.IN1
k_count[4] => Mux5.IN2
k_count[4] => Mux5.IN3
k_count[4] => Mux5.IN4
k_count[4] => Mux5.IN5
k_count[5] => Mux2.IN1
k_count[5] => Mux2.IN2
k_count[5] => Mux4.IN0
k_count[5] => Mux4.IN1
k_count[5] => Mux4.IN2
k_count[5] => Mux4.IN3
k_count[5] => Mux4.IN4
k_count[5] => Mux4.IN5
k_count[6] => Mux1.IN0
k_count[6] => Mux1.IN1
k_count[6] => Mux1.IN2
k_count[6] => Mux3.IN0
k_count[6] => Mux7.IN0
k_count[6] => Mux7.IN1
k_count[6] => Mux7.IN2
k_count[6] => Mux7.IN3
k_count[7] => Mux0.IN0
k_count[7] => Mux0.IN1
k_count[7] => Mux0.IN2
k_count[7] => Mux2.IN0
k_count[7] => Mux6.IN0
k_count[7] => Mux6.IN1
k_count[7] => Mux6.IN2
k_count[7] => Mux6.IN3
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux7.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux7.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux7.IN8
p_count[3] => ~NO_FANOUT~


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dataadgen_fft_110:\gen_wraddr_se:wr_adgen
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => rd_addr_a[5]~reg0.CLK
clk => rd_addr_a[6]~reg0.CLK
clk => rd_addr_a[7]~reg0.CLK
global_clock_enable => rd_addr_a[5]~reg0.ENA
global_clock_enable => rd_addr_a[4]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[6]~reg0.ENA
global_clock_enable => rd_addr_a[7]~reg0.ENA
k_count[0] => Mux1.IN3
k_count[0] => Mux1.IN4
k_count[0] => Mux1.IN5
k_count[0] => Mux1.IN6
k_count[0] => Mux1.IN7
k_count[0] => Mux3.IN7
k_count[0] => Mux5.IN7
k_count[0] => Mux7.IN7
k_count[1] => Mux0.IN3
k_count[1] => Mux0.IN4
k_count[1] => Mux0.IN5
k_count[1] => Mux0.IN6
k_count[1] => Mux0.IN7
k_count[1] => Mux2.IN7
k_count[1] => Mux4.IN7
k_count[1] => Mux6.IN7
k_count[2] => Mux3.IN3
k_count[2] => Mux3.IN4
k_count[2] => Mux3.IN5
k_count[2] => Mux3.IN6
k_count[2] => Mux5.IN6
k_count[2] => Mux7.IN4
k_count[2] => Mux7.IN5
k_count[2] => Mux7.IN6
k_count[3] => Mux2.IN3
k_count[3] => Mux2.IN4
k_count[3] => Mux2.IN5
k_count[3] => Mux2.IN6
k_count[3] => Mux4.IN6
k_count[3] => Mux6.IN4
k_count[3] => Mux6.IN5
k_count[3] => Mux6.IN6
k_count[4] => Mux3.IN1
k_count[4] => Mux3.IN2
k_count[4] => Mux5.IN0
k_count[4] => Mux5.IN1
k_count[4] => Mux5.IN2
k_count[4] => Mux5.IN3
k_count[4] => Mux5.IN4
k_count[4] => Mux5.IN5
k_count[5] => Mux2.IN1
k_count[5] => Mux2.IN2
k_count[5] => Mux4.IN0
k_count[5] => Mux4.IN1
k_count[5] => Mux4.IN2
k_count[5] => Mux4.IN3
k_count[5] => Mux4.IN4
k_count[5] => Mux4.IN5
k_count[6] => Mux1.IN0
k_count[6] => Mux1.IN1
k_count[6] => Mux1.IN2
k_count[6] => Mux3.IN0
k_count[6] => Mux7.IN0
k_count[6] => Mux7.IN1
k_count[6] => Mux7.IN2
k_count[6] => Mux7.IN3
k_count[7] => Mux0.IN0
k_count[7] => Mux0.IN1
k_count[7] => Mux0.IN2
k_count[7] => Mux2.IN0
k_count[7] => Mux6.IN0
k_count[7] => Mux6.IN1
k_count[7] => Mux6.IN2
k_count[7] => Mux6.IN3
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux7.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux7.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux7.IN8
p_count[3] => ~NO_FANOUT~


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft
global_clock_enable => asj_fft_pround_fft_110:gen_full_rnd:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_110:gen_full_rnd:u1.global_clock_enable
global_clock_enable => asj_fft_bfp_o_fft_110:bfp_detect.global_clock_enable
global_clock_enable => asj_fft_bfp_i_fft_110:bfp_scale.global_clock_enable
global_clock_enable => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.global_clock_enable
global_clock_enable => result_x2_x4_imag[2].ENA
global_clock_enable => result_x2_x4_imag[1].ENA
global_clock_enable => butterfly_st_imag[9].ENA
global_clock_enable => butterfly_st_imag[8].ENA
global_clock_enable => butterfly_st_imag[7].ENA
global_clock_enable => butterfly_st_imag[6].ENA
global_clock_enable => butterfly_st_imag[5].ENA
global_clock_enable => butterfly_st_imag[4].ENA
global_clock_enable => si[0].ENA
global_clock_enable => butterfly_st_imag[3].ENA
global_clock_enable => result_x1_x3_real[0].ENA
global_clock_enable => butterfly_st_imag[2].ENA
global_clock_enable => result_x2_x4_real[0].ENA
global_clock_enable => butterfly_st_imag[1].ENA
global_clock_enable => butterfly_st_real[0].ENA
global_clock_enable => result_x1_x3_imag[0].ENA
global_clock_enable => butterfly_st_imag[0].ENA
global_clock_enable => result_x2_x4_imag[0].ENA
global_clock_enable => result_x2_x4_imag[3].ENA
global_clock_enable => result_x2_x4_imag[4].ENA
global_clock_enable => result_x2_x4_imag[5].ENA
global_clock_enable => result_x2_x4_imag[6].ENA
global_clock_enable => result_x2_x4_imag[7].ENA
global_clock_enable => result_x2_x4_imag[8].ENA
global_clock_enable => result_x1_x3_imag[1].ENA
global_clock_enable => result_x1_x3_imag[2].ENA
global_clock_enable => result_x1_x3_imag[3].ENA
global_clock_enable => result_x1_x3_imag[4].ENA
global_clock_enable => result_x1_x3_imag[5].ENA
global_clock_enable => result_x1_x3_imag[6].ENA
global_clock_enable => result_x1_x3_imag[7].ENA
global_clock_enable => result_x1_x3_imag[8].ENA
global_clock_enable => butterfly_st_real[1].ENA
global_clock_enable => butterfly_st_real[2].ENA
global_clock_enable => butterfly_st_real[3].ENA
global_clock_enable => butterfly_st_real[4].ENA
global_clock_enable => butterfly_st_real[5].ENA
global_clock_enable => butterfly_st_real[6].ENA
global_clock_enable => butterfly_st_real[7].ENA
global_clock_enable => butterfly_st_real[8].ENA
global_clock_enable => butterfly_st_real[9].ENA
global_clock_enable => result_x2_x4_real[1].ENA
global_clock_enable => result_x2_x4_real[2].ENA
global_clock_enable => result_x2_x4_real[3].ENA
global_clock_enable => result_x2_x4_real[4].ENA
global_clock_enable => result_x2_x4_real[5].ENA
global_clock_enable => result_x2_x4_real[6].ENA
global_clock_enable => result_x2_x4_real[7].ENA
global_clock_enable => result_x2_x4_real[8].ENA
global_clock_enable => result_x1_x3_real[1].ENA
global_clock_enable => result_x1_x3_real[2].ENA
global_clock_enable => result_x1_x3_real[3].ENA
global_clock_enable => result_x1_x3_real[4].ENA
global_clock_enable => result_x1_x3_real[5].ENA
global_clock_enable => result_x1_x3_real[6].ENA
global_clock_enable => result_x1_x3_real[7].ENA
global_clock_enable => result_x1_x3_real[8].ENA
global_clock_enable => si[1].ENA
global_clock_enable => si[2].ENA
global_clock_enable => sr[0].ENA
global_clock_enable => sr[1].ENA
global_clock_enable => sr[2].ENA
global_clock_enable => x_4_imag_held[0].ENA
global_clock_enable => x_4_imag_held[1].ENA
global_clock_enable => x_4_imag_held[2].ENA
global_clock_enable => x_4_imag_held[3].ENA
global_clock_enable => x_4_imag_held[4].ENA
global_clock_enable => x_4_imag_held[5].ENA
global_clock_enable => x_4_imag_held[6].ENA
global_clock_enable => x_4_imag_held[7].ENA
global_clock_enable => x_4_imag_held[8].ENA
global_clock_enable => x_3_imag_held[0].ENA
global_clock_enable => x_3_imag_held[1].ENA
global_clock_enable => x_3_imag_held[2].ENA
global_clock_enable => x_3_imag_held[3].ENA
global_clock_enable => x_3_imag_held[4].ENA
global_clock_enable => x_3_imag_held[5].ENA
global_clock_enable => x_3_imag_held[6].ENA
global_clock_enable => x_3_imag_held[7].ENA
global_clock_enable => x_3_imag_held[8].ENA
global_clock_enable => x_2_imag_held[0].ENA
global_clock_enable => x_2_imag_held[1].ENA
global_clock_enable => x_2_imag_held[2].ENA
global_clock_enable => x_2_imag_held[3].ENA
global_clock_enable => x_2_imag_held[4].ENA
global_clock_enable => x_2_imag_held[5].ENA
global_clock_enable => x_2_imag_held[6].ENA
global_clock_enable => x_2_imag_held[7].ENA
global_clock_enable => x_2_imag_held[8].ENA
global_clock_enable => x_1_imag_held[0].ENA
global_clock_enable => x_1_imag_held[1].ENA
global_clock_enable => x_1_imag_held[2].ENA
global_clock_enable => x_1_imag_held[3].ENA
global_clock_enable => x_1_imag_held[4].ENA
global_clock_enable => x_1_imag_held[5].ENA
global_clock_enable => x_1_imag_held[6].ENA
global_clock_enable => x_1_imag_held[7].ENA
global_clock_enable => x_1_imag_held[8].ENA
global_clock_enable => x_4_real_held[0].ENA
global_clock_enable => x_4_real_held[1].ENA
global_clock_enable => x_4_real_held[2].ENA
global_clock_enable => x_4_real_held[3].ENA
global_clock_enable => x_4_real_held[4].ENA
global_clock_enable => x_4_real_held[5].ENA
global_clock_enable => x_4_real_held[6].ENA
global_clock_enable => x_4_real_held[7].ENA
global_clock_enable => x_4_real_held[8].ENA
global_clock_enable => x_3_real_held[0].ENA
global_clock_enable => x_3_real_held[1].ENA
global_clock_enable => x_3_real_held[2].ENA
global_clock_enable => x_3_real_held[3].ENA
global_clock_enable => x_3_real_held[4].ENA
global_clock_enable => x_3_real_held[5].ENA
global_clock_enable => x_3_real_held[6].ENA
global_clock_enable => x_3_real_held[7].ENA
global_clock_enable => x_3_real_held[8].ENA
global_clock_enable => x_2_real_held[0].ENA
global_clock_enable => x_2_real_held[1].ENA
global_clock_enable => x_2_real_held[2].ENA
global_clock_enable => x_2_real_held[3].ENA
global_clock_enable => x_2_real_held[4].ENA
global_clock_enable => x_2_real_held[5].ENA
global_clock_enable => x_2_real_held[6].ENA
global_clock_enable => x_2_real_held[7].ENA
global_clock_enable => x_2_real_held[8].ENA
global_clock_enable => x_1_real_held[0].ENA
global_clock_enable => x_1_real_held[1].ENA
global_clock_enable => x_1_real_held[2].ENA
global_clock_enable => x_1_real_held[3].ENA
global_clock_enable => x_1_real_held[4].ENA
global_clock_enable => x_1_real_held[5].ENA
global_clock_enable => x_1_real_held[6].ENA
global_clock_enable => x_1_real_held[7].ENA
global_clock_enable => x_1_real_held[8].ENA
global_clock_enable => butterfly_st1[3][1][0].ENA
global_clock_enable => butterfly_st1[3][1][1].ENA
global_clock_enable => butterfly_st1[3][1][2].ENA
global_clock_enable => butterfly_st1[3][1][3].ENA
global_clock_enable => butterfly_st1[3][1][4].ENA
global_clock_enable => butterfly_st1[3][1][5].ENA
global_clock_enable => butterfly_st1[3][1][6].ENA
global_clock_enable => butterfly_st1[3][1][7].ENA
global_clock_enable => butterfly_st1[3][0][0].ENA
global_clock_enable => butterfly_st1[3][0][1].ENA
global_clock_enable => butterfly_st1[3][0][2].ENA
global_clock_enable => butterfly_st1[3][0][3].ENA
global_clock_enable => butterfly_st1[3][0][4].ENA
global_clock_enable => butterfly_st1[3][0][5].ENA
global_clock_enable => butterfly_st1[3][0][6].ENA
global_clock_enable => butterfly_st1[3][0][7].ENA
global_clock_enable => butterfly_st1[2][1][0].ENA
global_clock_enable => butterfly_st1[2][1][1].ENA
global_clock_enable => butterfly_st1[2][1][2].ENA
global_clock_enable => butterfly_st1[2][1][3].ENA
global_clock_enable => butterfly_st1[2][1][4].ENA
global_clock_enable => butterfly_st1[2][1][5].ENA
global_clock_enable => butterfly_st1[2][1][6].ENA
global_clock_enable => butterfly_st1[2][1][7].ENA
global_clock_enable => butterfly_st1[2][0][0].ENA
global_clock_enable => butterfly_st1[2][0][1].ENA
global_clock_enable => butterfly_st1[2][0][2].ENA
global_clock_enable => butterfly_st1[2][0][3].ENA
global_clock_enable => butterfly_st1[2][0][4].ENA
global_clock_enable => butterfly_st1[2][0][5].ENA
global_clock_enable => butterfly_st1[2][0][6].ENA
global_clock_enable => butterfly_st1[2][0][7].ENA
global_clock_enable => butterfly_st1[1][1][0].ENA
global_clock_enable => butterfly_st1[1][1][1].ENA
global_clock_enable => butterfly_st1[1][1][2].ENA
global_clock_enable => butterfly_st1[1][1][3].ENA
global_clock_enable => butterfly_st1[1][1][4].ENA
global_clock_enable => butterfly_st1[1][1][5].ENA
global_clock_enable => butterfly_st1[1][1][6].ENA
global_clock_enable => butterfly_st1[1][1][7].ENA
global_clock_enable => butterfly_st1[1][0][0].ENA
global_clock_enable => butterfly_st1[1][0][1].ENA
global_clock_enable => butterfly_st1[1][0][2].ENA
global_clock_enable => butterfly_st1[1][0][3].ENA
global_clock_enable => butterfly_st1[1][0][4].ENA
global_clock_enable => butterfly_st1[1][0][5].ENA
global_clock_enable => butterfly_st1[1][0][6].ENA
global_clock_enable => butterfly_st1[1][0][7].ENA
global_clock_enable => butterfly_st1[0][1][0].ENA
global_clock_enable => butterfly_st1[0][1][1].ENA
global_clock_enable => butterfly_st1[0][1][2].ENA
global_clock_enable => butterfly_st1[0][1][3].ENA
global_clock_enable => butterfly_st1[0][1][4].ENA
global_clock_enable => butterfly_st1[0][1][5].ENA
global_clock_enable => butterfly_st1[0][1][6].ENA
global_clock_enable => butterfly_st1[0][1][7].ENA
global_clock_enable => butterfly_st1[0][0][0].ENA
global_clock_enable => butterfly_st1[0][0][1].ENA
global_clock_enable => butterfly_st1[0][0][2].ENA
global_clock_enable => butterfly_st1[0][0][3].ENA
global_clock_enable => butterfly_st1[0][0][4].ENA
global_clock_enable => butterfly_st1[0][0][5].ENA
global_clock_enable => butterfly_st1[0][0][6].ENA
global_clock_enable => butterfly_st1[0][0][7].ENA
global_clock_enable => sel_arr[9][0].ENA
global_clock_enable => sel_arr[9][1].ENA
global_clock_enable => sel_arr[8][0].ENA
global_clock_enable => sel_arr[8][1].ENA
global_clock_enable => sel_arr[7][0].ENA
global_clock_enable => sel_arr[7][1].ENA
global_clock_enable => sel_arr[6][0].ENA
global_clock_enable => sel_arr[6][1].ENA
global_clock_enable => sel_arr[5][0].ENA
global_clock_enable => sel_arr[5][1].ENA
global_clock_enable => sel_arr[4][0].ENA
global_clock_enable => sel_arr[4][1].ENA
global_clock_enable => sel_arr[3][0].ENA
global_clock_enable => sel_arr[3][1].ENA
global_clock_enable => sel_arr[2][0].ENA
global_clock_enable => sel_arr[2][1].ENA
global_clock_enable => sel_arr[1][0].ENA
global_clock_enable => sel_arr[1][1].ENA
global_clock_enable => sel_arr[0][0].ENA
global_clock_enable => sel_arr[0][1].ENA
clk => asj_fft_pround_fft_110:gen_full_rnd:u0.clk
clk => butterfly_st_imag[0].CLK
clk => butterfly_st_imag[1].CLK
clk => butterfly_st_imag[2].CLK
clk => butterfly_st_imag[3].CLK
clk => butterfly_st_imag[4].CLK
clk => butterfly_st_imag[5].CLK
clk => butterfly_st_imag[6].CLK
clk => butterfly_st_imag[7].CLK
clk => butterfly_st_imag[8].CLK
clk => butterfly_st_imag[9].CLK
clk => result_x2_x4_imag[0].CLK
clk => result_x2_x4_imag[1].CLK
clk => result_x2_x4_imag[2].CLK
clk => result_x2_x4_imag[3].CLK
clk => result_x2_x4_imag[4].CLK
clk => result_x2_x4_imag[5].CLK
clk => result_x2_x4_imag[6].CLK
clk => result_x2_x4_imag[7].CLK
clk => result_x2_x4_imag[8].CLK
clk => result_x1_x3_imag[0].CLK
clk => result_x1_x3_imag[1].CLK
clk => result_x1_x3_imag[2].CLK
clk => result_x1_x3_imag[3].CLK
clk => result_x1_x3_imag[4].CLK
clk => result_x1_x3_imag[5].CLK
clk => result_x1_x3_imag[6].CLK
clk => result_x1_x3_imag[7].CLK
clk => result_x1_x3_imag[8].CLK
clk => butterfly_st_real[0].CLK
clk => butterfly_st_real[1].CLK
clk => butterfly_st_real[2].CLK
clk => butterfly_st_real[3].CLK
clk => butterfly_st_real[4].CLK
clk => butterfly_st_real[5].CLK
clk => butterfly_st_real[6].CLK
clk => butterfly_st_real[7].CLK
clk => butterfly_st_real[8].CLK
clk => butterfly_st_real[9].CLK
clk => result_x2_x4_real[0].CLK
clk => result_x2_x4_real[1].CLK
clk => result_x2_x4_real[2].CLK
clk => result_x2_x4_real[3].CLK
clk => result_x2_x4_real[4].CLK
clk => result_x2_x4_real[5].CLK
clk => result_x2_x4_real[6].CLK
clk => result_x2_x4_real[7].CLK
clk => result_x2_x4_real[8].CLK
clk => result_x1_x3_real[0].CLK
clk => result_x1_x3_real[1].CLK
clk => result_x1_x3_real[2].CLK
clk => result_x1_x3_real[3].CLK
clk => result_x1_x3_real[4].CLK
clk => result_x1_x3_real[5].CLK
clk => result_x1_x3_real[6].CLK
clk => result_x1_x3_real[7].CLK
clk => result_x1_x3_real[8].CLK
clk => si[0].CLK
clk => si[1].CLK
clk => si[2].CLK
clk => sr[0].CLK
clk => sr[1].CLK
clk => sr[2].CLK
clk => x_4_imag_held[0].CLK
clk => x_4_imag_held[1].CLK
clk => x_4_imag_held[2].CLK
clk => x_4_imag_held[3].CLK
clk => x_4_imag_held[4].CLK
clk => x_4_imag_held[5].CLK
clk => x_4_imag_held[6].CLK
clk => x_4_imag_held[7].CLK
clk => x_4_imag_held[8].CLK
clk => x_3_imag_held[0].CLK
clk => x_3_imag_held[1].CLK
clk => x_3_imag_held[2].CLK
clk => x_3_imag_held[3].CLK
clk => x_3_imag_held[4].CLK
clk => x_3_imag_held[5].CLK
clk => x_3_imag_held[6].CLK
clk => x_3_imag_held[7].CLK
clk => x_3_imag_held[8].CLK
clk => x_2_imag_held[0].CLK
clk => x_2_imag_held[1].CLK
clk => x_2_imag_held[2].CLK
clk => x_2_imag_held[3].CLK
clk => x_2_imag_held[4].CLK
clk => x_2_imag_held[5].CLK
clk => x_2_imag_held[6].CLK
clk => x_2_imag_held[7].CLK
clk => x_2_imag_held[8].CLK
clk => x_1_imag_held[0].CLK
clk => x_1_imag_held[1].CLK
clk => x_1_imag_held[2].CLK
clk => x_1_imag_held[3].CLK
clk => x_1_imag_held[4].CLK
clk => x_1_imag_held[5].CLK
clk => x_1_imag_held[6].CLK
clk => x_1_imag_held[7].CLK
clk => x_1_imag_held[8].CLK
clk => x_4_real_held[0].CLK
clk => x_4_real_held[1].CLK
clk => x_4_real_held[2].CLK
clk => x_4_real_held[3].CLK
clk => x_4_real_held[4].CLK
clk => x_4_real_held[5].CLK
clk => x_4_real_held[6].CLK
clk => x_4_real_held[7].CLK
clk => x_4_real_held[8].CLK
clk => x_3_real_held[0].CLK
clk => x_3_real_held[1].CLK
clk => x_3_real_held[2].CLK
clk => x_3_real_held[3].CLK
clk => x_3_real_held[4].CLK
clk => x_3_real_held[5].CLK
clk => x_3_real_held[6].CLK
clk => x_3_real_held[7].CLK
clk => x_3_real_held[8].CLK
clk => x_2_real_held[0].CLK
clk => x_2_real_held[1].CLK
clk => x_2_real_held[2].CLK
clk => x_2_real_held[3].CLK
clk => x_2_real_held[4].CLK
clk => x_2_real_held[5].CLK
clk => x_2_real_held[6].CLK
clk => x_2_real_held[7].CLK
clk => x_2_real_held[8].CLK
clk => x_1_real_held[0].CLK
clk => x_1_real_held[1].CLK
clk => x_1_real_held[2].CLK
clk => x_1_real_held[3].CLK
clk => x_1_real_held[4].CLK
clk => x_1_real_held[5].CLK
clk => x_1_real_held[6].CLK
clk => x_1_real_held[7].CLK
clk => x_1_real_held[8].CLK
clk => butterfly_st1[3][1][0].CLK
clk => butterfly_st1[3][1][1].CLK
clk => butterfly_st1[3][1][2].CLK
clk => butterfly_st1[3][1][3].CLK
clk => butterfly_st1[3][1][4].CLK
clk => butterfly_st1[3][1][5].CLK
clk => butterfly_st1[3][1][6].CLK
clk => butterfly_st1[3][1][7].CLK
clk => butterfly_st1[3][0][0].CLK
clk => butterfly_st1[3][0][1].CLK
clk => butterfly_st1[3][0][2].CLK
clk => butterfly_st1[3][0][3].CLK
clk => butterfly_st1[3][0][4].CLK
clk => butterfly_st1[3][0][5].CLK
clk => butterfly_st1[3][0][6].CLK
clk => butterfly_st1[3][0][7].CLK
clk => butterfly_st1[2][1][0].CLK
clk => butterfly_st1[2][1][1].CLK
clk => butterfly_st1[2][1][2].CLK
clk => butterfly_st1[2][1][3].CLK
clk => butterfly_st1[2][1][4].CLK
clk => butterfly_st1[2][1][5].CLK
clk => butterfly_st1[2][1][6].CLK
clk => butterfly_st1[2][1][7].CLK
clk => butterfly_st1[2][0][0].CLK
clk => butterfly_st1[2][0][1].CLK
clk => butterfly_st1[2][0][2].CLK
clk => butterfly_st1[2][0][3].CLK
clk => butterfly_st1[2][0][4].CLK
clk => butterfly_st1[2][0][5].CLK
clk => butterfly_st1[2][0][6].CLK
clk => butterfly_st1[2][0][7].CLK
clk => butterfly_st1[1][1][0].CLK
clk => butterfly_st1[1][1][1].CLK
clk => butterfly_st1[1][1][2].CLK
clk => butterfly_st1[1][1][3].CLK
clk => butterfly_st1[1][1][4].CLK
clk => butterfly_st1[1][1][5].CLK
clk => butterfly_st1[1][1][6].CLK
clk => butterfly_st1[1][1][7].CLK
clk => butterfly_st1[1][0][0].CLK
clk => butterfly_st1[1][0][1].CLK
clk => butterfly_st1[1][0][2].CLK
clk => butterfly_st1[1][0][3].CLK
clk => butterfly_st1[1][0][4].CLK
clk => butterfly_st1[1][0][5].CLK
clk => butterfly_st1[1][0][6].CLK
clk => butterfly_st1[1][0][7].CLK
clk => butterfly_st1[0][1][0].CLK
clk => butterfly_st1[0][1][1].CLK
clk => butterfly_st1[0][1][2].CLK
clk => butterfly_st1[0][1][3].CLK
clk => butterfly_st1[0][1][4].CLK
clk => butterfly_st1[0][1][5].CLK
clk => butterfly_st1[0][1][6].CLK
clk => butterfly_st1[0][1][7].CLK
clk => butterfly_st1[0][0][0].CLK
clk => butterfly_st1[0][0][1].CLK
clk => butterfly_st1[0][0][2].CLK
clk => butterfly_st1[0][0][3].CLK
clk => butterfly_st1[0][0][4].CLK
clk => butterfly_st1[0][0][5].CLK
clk => butterfly_st1[0][0][6].CLK
clk => butterfly_st1[0][0][7].CLK
clk => sel_arr[9][0].CLK
clk => sel_arr[9][1].CLK
clk => sel_arr[8][0].CLK
clk => sel_arr[8][1].CLK
clk => sel_arr[7][0].CLK
clk => sel_arr[7][1].CLK
clk => sel_arr[6][0].CLK
clk => sel_arr[6][1].CLK
clk => sel_arr[5][0].CLK
clk => sel_arr[5][1].CLK
clk => sel_arr[4][0].CLK
clk => sel_arr[4][1].CLK
clk => sel_arr[3][0].CLK
clk => sel_arr[3][1].CLK
clk => sel_arr[2][0].CLK
clk => sel_arr[2][1].CLK
clk => sel_arr[1][0].CLK
clk => sel_arr[1][1].CLK
clk => sel_arr[0][0].CLK
clk => sel_arr[0][1].CLK
clk => asj_fft_pround_fft_110:gen_full_rnd:u1.clk
clk => asj_fft_bfp_o_fft_110:bfp_detect.clk
clk => asj_fft_bfp_i_fft_110:bfp_scale.clk
clk => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.clk
clken => asj_fft_pround_fft_110:gen_full_rnd:u0.clken
clken => asj_fft_pround_fft_110:gen_full_rnd:u1.clken
clken => asj_fft_bfp_o_fft_110:bfp_detect.data_rdy
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => sel_arr.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => sr.OUTPUTSELECT
reset => si.OUTPUTSELECT
reset => si.OUTPUTSELECT
reset => asj_fft_bfp_o_fft_110:bfp_detect.reset
reset => butterfly_st_imag[0].ACLR
reset => butterfly_st_imag[1].ACLR
reset => butterfly_st_imag[2].ACLR
reset => butterfly_st_imag[3].ACLR
reset => butterfly_st_imag[4].ACLR
reset => butterfly_st_imag[5].ACLR
reset => butterfly_st_imag[6].ACLR
reset => butterfly_st_imag[7].ACLR
reset => butterfly_st_imag[8].ACLR
reset => butterfly_st_imag[9].ACLR
reset => result_x2_x4_imag[0].ACLR
reset => result_x2_x4_imag[1].ACLR
reset => result_x2_x4_imag[2].ACLR
reset => result_x2_x4_imag[3].ACLR
reset => result_x2_x4_imag[4].ACLR
reset => result_x2_x4_imag[5].ACLR
reset => result_x2_x4_imag[6].ACLR
reset => result_x2_x4_imag[7].ACLR
reset => result_x2_x4_imag[8].ACLR
reset => result_x1_x3_imag[0].ACLR
reset => result_x1_x3_imag[1].ACLR
reset => result_x1_x3_imag[2].ACLR
reset => result_x1_x3_imag[3].ACLR
reset => result_x1_x3_imag[4].ACLR
reset => result_x1_x3_imag[5].ACLR
reset => result_x1_x3_imag[6].ACLR
reset => result_x1_x3_imag[7].ACLR
reset => result_x1_x3_imag[8].ACLR
reset => butterfly_st_real[0].ACLR
reset => butterfly_st_real[1].ACLR
reset => butterfly_st_real[2].ACLR
reset => butterfly_st_real[3].ACLR
reset => butterfly_st_real[4].ACLR
reset => butterfly_st_real[5].ACLR
reset => butterfly_st_real[6].ACLR
reset => butterfly_st_real[7].ACLR
reset => butterfly_st_real[8].ACLR
reset => butterfly_st_real[9].ACLR
reset => result_x2_x4_real[0].ACLR
reset => result_x2_x4_real[1].ACLR
reset => result_x2_x4_real[2].ACLR
reset => result_x2_x4_real[3].ACLR
reset => result_x2_x4_real[4].ACLR
reset => result_x2_x4_real[5].ACLR
reset => result_x2_x4_real[6].ACLR
reset => result_x2_x4_real[7].ACLR
reset => result_x2_x4_real[8].ACLR
reset => result_x1_x3_real[0].ACLR
reset => result_x1_x3_real[1].ACLR
reset => result_x1_x3_real[2].ACLR
reset => result_x1_x3_real[3].ACLR
reset => result_x1_x3_real[4].ACLR
reset => result_x1_x3_real[5].ACLR
reset => result_x1_x3_real[6].ACLR
reset => result_x1_x3_real[7].ACLR
reset => result_x1_x3_real[8].ACLR
reset => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.reset
next_pass => asj_fft_bfp_o_fft_110:bfp_detect.next_pass
next_blk => asj_fft_bfp_o_fft_110:bfp_detect.next_blk
sel_lpp => ~NO_FANOUT~
alt_slb_i[0] => asj_fft_bfp_i_fft_110:bfp_scale.bfp_factor[0]
alt_slb_i[1] => asj_fft_bfp_i_fft_110:bfp_scale.bfp_factor[1]
alt_slb_i[2] => asj_fft_bfp_i_fft_110:bfp_scale.bfp_factor[2]
sel[0] => sel_arr.DATAA
sel[1] => sel_arr.DATAA
data_real_i[0] => asj_fft_bfp_i_fft_110:bfp_scale.real_bfp_0_in[0]
data_real_i[1] => asj_fft_bfp_i_fft_110:bfp_scale.real_bfp_0_in[1]
data_real_i[2] => asj_fft_bfp_i_fft_110:bfp_scale.real_bfp_0_in[2]
data_real_i[3] => asj_fft_bfp_i_fft_110:bfp_scale.real_bfp_0_in[3]
data_real_i[4] => asj_fft_bfp_i_fft_110:bfp_scale.real_bfp_0_in[4]
data_real_i[5] => asj_fft_bfp_i_fft_110:bfp_scale.real_bfp_0_in[5]
data_real_i[6] => asj_fft_bfp_i_fft_110:bfp_scale.real_bfp_0_in[6]
data_real_i[7] => asj_fft_bfp_i_fft_110:bfp_scale.real_bfp_0_in[7]
data_imag_i[0] => asj_fft_bfp_i_fft_110:bfp_scale.imag_bfp_0_in[0]
data_imag_i[1] => asj_fft_bfp_i_fft_110:bfp_scale.imag_bfp_0_in[1]
data_imag_i[2] => asj_fft_bfp_i_fft_110:bfp_scale.imag_bfp_0_in[2]
data_imag_i[3] => asj_fft_bfp_i_fft_110:bfp_scale.imag_bfp_0_in[3]
data_imag_i[4] => asj_fft_bfp_i_fft_110:bfp_scale.imag_bfp_0_in[4]
data_imag_i[5] => asj_fft_bfp_i_fft_110:bfp_scale.imag_bfp_0_in[5]
data_imag_i[6] => asj_fft_bfp_i_fft_110:bfp_scale.imag_bfp_0_in[6]
data_imag_i[7] => asj_fft_bfp_i_fft_110:bfp_scale.imag_bfp_0_in[7]
twid_real[0] => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.datac[0]
twid_real[1] => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.datac[1]
twid_real[2] => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.datac[2]
twid_real[3] => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.datac[3]
twid_real[4] => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.datac[4]
twid_real[5] => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.datac[5]
twid_real[6] => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.datac[6]
twid_real[7] => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.datac[7]
twid_imag[0] => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.datad[0]
twid_imag[1] => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.datad[1]
twid_imag[2] => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.datad[2]
twid_imag[3] => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.datad[3]
twid_imag[4] => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.datad[4]
twid_imag[5] => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.datad[5]
twid_imag[6] => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.datad[6]
twid_imag[7] => asj_fft_cmult_std_fft_110:gen_da0:gen_std:cm1.datad[7]


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_pround_fft_110:\gen_full_rnd:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_pround_fft_110:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_pround_fft_110:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_pround_fft_110:\gen_full_rnd:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_pround_fft_110:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_uij:auto_generated.dataa[0]
dataa[1] => add_sub_uij:auto_generated.dataa[1]
dataa[2] => add_sub_uij:auto_generated.dataa[2]
dataa[3] => add_sub_uij:auto_generated.dataa[3]
dataa[4] => add_sub_uij:auto_generated.dataa[4]
dataa[5] => add_sub_uij:auto_generated.dataa[5]
dataa[6] => add_sub_uij:auto_generated.dataa[6]
dataa[7] => add_sub_uij:auto_generated.dataa[7]
dataa[8] => add_sub_uij:auto_generated.dataa[8]
dataa[9] => add_sub_uij:auto_generated.dataa[9]
dataa[10] => add_sub_uij:auto_generated.dataa[10]
datab[0] => add_sub_uij:auto_generated.datab[0]
datab[1] => add_sub_uij:auto_generated.datab[1]
datab[2] => add_sub_uij:auto_generated.datab[2]
datab[3] => add_sub_uij:auto_generated.datab[3]
datab[4] => add_sub_uij:auto_generated.datab[4]
datab[5] => add_sub_uij:auto_generated.datab[5]
datab[6] => add_sub_uij:auto_generated.datab[6]
datab[7] => add_sub_uij:auto_generated.datab[7]
datab[8] => add_sub_uij:auto_generated.datab[8]
datab[9] => add_sub_uij:auto_generated.datab[9]
datab[10] => add_sub_uij:auto_generated.datab[10]
cin => add_sub_uij:auto_generated.cin
add_sub => add_sub_uij:auto_generated.add_sub
clock => add_sub_uij:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_uij:auto_generated.clken


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_pround_fft_110:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_uij:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN22
cin => op_1.IN23
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN20
dataa[1] => op_1.IN18
dataa[2] => op_1.IN16
dataa[3] => op_1.IN14
dataa[4] => op_1.IN12
dataa[5] => op_1.IN10
dataa[6] => op_1.IN8
dataa[7] => op_1.IN6
dataa[8] => op_1.IN4
dataa[9] => op_1.IN2
dataa[10] => op_1.IN0
datab[0] => op_1.IN21
datab[1] => op_1.IN19
datab[2] => op_1.IN17
datab[3] => op_1.IN15
datab[4] => op_1.IN13
datab[5] => op_1.IN11
datab[6] => op_1.IN9
datab[7] => op_1.IN7
datab[8] => op_1.IN5
datab[9] => op_1.IN3
datab[10] => op_1.IN1


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_bfp_o_fft_110:bfp_detect
global_clock_enable => asj_fft_tdl_bit_fft_110:gen_blk_float:gen_1_input_bfp_o:delay_next_pass.global_clock_enable
global_clock_enable => sdet.BLOCK_GAP.OUTPUTSELECT
global_clock_enable => sdet.DISABLE.OUTPUTSELECT
global_clock_enable => sdet.ENABLE.OUTPUTSELECT
global_clock_enable => sdet.BLOCK_READY.OUTPUTSELECT
global_clock_enable => sdet.IDLE.OUTPUTSELECT
global_clock_enable => asj_fft_tdl_bit_fft_110:gen_blk_float:gen_1_input_bfp_o:delay_next_pass3.global_clock_enable
global_clock_enable => del_np_cnt[4].ENA
global_clock_enable => del_np_cnt[3].ENA
global_clock_enable => del_np_cnt[2].ENA
global_clock_enable => del_np_cnt[1].ENA
global_clock_enable => del_np_cnt[0].ENA
global_clock_enable => en_gain_lut_8_pts.ENA
global_clock_enable => gain_lut_8pts[3].ENA
global_clock_enable => gain_lut_8pts[2].ENA
global_clock_enable => gain_lut_8pts[1].ENA
global_clock_enable => gain_lut_8pts[0].ENA
global_clock_enable => slb_i[3].ENA
global_clock_enable => slb_i[2].ENA
global_clock_enable => slb_i[1].ENA
global_clock_enable => slb_i[0].ENA
global_clock_enable => gain_lut_blk[3].ENA
global_clock_enable => gain_lut_blk[2].ENA
global_clock_enable => gain_lut_blk[1].ENA
global_clock_enable => gain_lut_blk[0].ENA
clk => asj_fft_tdl_bit_fft_110:gen_blk_float:gen_1_input_bfp_o:delay_next_pass.clk
clk => gain_lut_blk[0].CLK
clk => gain_lut_blk[1].CLK
clk => gain_lut_blk[2].CLK
clk => gain_lut_blk[3].CLK
clk => slb_i[0].CLK
clk => slb_i[1].CLK
clk => slb_i[2].CLK
clk => slb_i[3].CLK
clk => gain_lut_8pts[0].CLK
clk => gain_lut_8pts[1].CLK
clk => gain_lut_8pts[2].CLK
clk => gain_lut_8pts[3].CLK
clk => en_gain_lut_8_pts.CLK
clk => del_np_cnt[0].CLK
clk => del_np_cnt[1].CLK
clk => del_np_cnt[2].CLK
clk => del_np_cnt[3].CLK
clk => del_np_cnt[4].CLK
clk => asj_fft_tdl_bit_fft_110:gen_blk_float:gen_1_input_bfp_o:delay_next_pass3.clk
clk => sdet~1.DATAIN
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => sdet.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => gain_lut_8pts.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
next_pass => asj_fft_tdl_bit_fft_110:gen_blk_float:gen_1_input_bfp_o:delay_next_pass.data_in
data_rdy => ~NO_FANOUT~
next_blk => sdet.DATAA
next_blk => reg_slb.IN1
next_blk => sdet.DATAA
blk_done => ~NO_FANOUT~
gain_in_1pt[0] => ~NO_FANOUT~
gain_in_1pt[1] => ~NO_FANOUT~
gain_in_1pt[2] => ~NO_FANOUT~
gain_in_1pt[3] => ~NO_FANOUT~
real_bfp_0_in[0] => ~NO_FANOUT~
real_bfp_0_in[1] => ~NO_FANOUT~
real_bfp_0_in[2] => ~NO_FANOUT~
real_bfp_0_in[3] => rail_p_r[0][0].IN0
real_bfp_0_in[3] => rail_n_r[0][0].IN0
real_bfp_0_in[4] => rail_p_r[0][1].IN0
real_bfp_0_in[4] => rail_n_r[0][1].IN0
real_bfp_0_in[5] => rail_p_r[0][2].IN0
real_bfp_0_in[5] => rail_n_r[0][2].IN0
real_bfp_0_in[6] => rail_p_r[0][3].IN0
real_bfp_0_in[6] => rail_n_r[0][3].IN0
real_bfp_0_in[7] => rail_p_r[0][3].IN1
real_bfp_0_in[7] => rail_n_r[0][3].IN1
real_bfp_0_in[7] => rail_p_r[0][2].IN1
real_bfp_0_in[7] => rail_n_r[0][2].IN1
real_bfp_0_in[7] => rail_p_r[0][1].IN1
real_bfp_0_in[7] => rail_n_r[0][1].IN1
real_bfp_0_in[7] => rail_p_r[0][0].IN1
real_bfp_0_in[7] => rail_n_r[0][0].IN1
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => ~NO_FANOUT~
real_bfp_1_in[4] => ~NO_FANOUT~
real_bfp_1_in[5] => ~NO_FANOUT~
real_bfp_1_in[6] => ~NO_FANOUT~
real_bfp_1_in[7] => ~NO_FANOUT~
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => ~NO_FANOUT~
real_bfp_2_in[4] => ~NO_FANOUT~
real_bfp_2_in[5] => ~NO_FANOUT~
real_bfp_2_in[6] => ~NO_FANOUT~
real_bfp_2_in[7] => ~NO_FANOUT~
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => ~NO_FANOUT~
real_bfp_3_in[4] => ~NO_FANOUT~
real_bfp_3_in[5] => ~NO_FANOUT~
real_bfp_3_in[6] => ~NO_FANOUT~
real_bfp_3_in[7] => ~NO_FANOUT~
imag_bfp_0_in[0] => ~NO_FANOUT~
imag_bfp_0_in[1] => ~NO_FANOUT~
imag_bfp_0_in[2] => ~NO_FANOUT~
imag_bfp_0_in[3] => rail_p_i[0][0].IN0
imag_bfp_0_in[3] => rail_n_i[0][0].IN0
imag_bfp_0_in[4] => rail_p_i[0][1].IN0
imag_bfp_0_in[4] => rail_n_i[0][1].IN0
imag_bfp_0_in[5] => rail_p_i[0][2].IN0
imag_bfp_0_in[5] => rail_n_i[0][2].IN0
imag_bfp_0_in[6] => rail_p_i[0][3].IN0
imag_bfp_0_in[6] => rail_n_i[0][3].IN0
imag_bfp_0_in[7] => rail_p_i[0][3].IN1
imag_bfp_0_in[7] => rail_n_i[0][3].IN1
imag_bfp_0_in[7] => rail_p_i[0][2].IN1
imag_bfp_0_in[7] => rail_n_i[0][2].IN1
imag_bfp_0_in[7] => rail_p_i[0][1].IN1
imag_bfp_0_in[7] => rail_n_i[0][1].IN1
imag_bfp_0_in[7] => rail_p_i[0][0].IN1
imag_bfp_0_in[7] => rail_n_i[0][0].IN1
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => ~NO_FANOUT~
imag_bfp_1_in[4] => ~NO_FANOUT~
imag_bfp_1_in[5] => ~NO_FANOUT~
imag_bfp_1_in[6] => ~NO_FANOUT~
imag_bfp_1_in[7] => ~NO_FANOUT~
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => ~NO_FANOUT~
imag_bfp_2_in[4] => ~NO_FANOUT~
imag_bfp_2_in[5] => ~NO_FANOUT~
imag_bfp_2_in[6] => ~NO_FANOUT~
imag_bfp_2_in[7] => ~NO_FANOUT~
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => ~NO_FANOUT~
imag_bfp_3_in[4] => ~NO_FANOUT~
imag_bfp_3_in[5] => ~NO_FANOUT~
imag_bfp_3_in[6] => ~NO_FANOUT~
imag_bfp_3_in[7] => ~NO_FANOUT~


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_bfp_o_fft_110:bfp_detect|asj_fft_tdl_bit_fft_110:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
data_in => tdl_arr[0].DATAIN


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_bfp_o_fft_110:bfp_detect|asj_fft_tdl_bit_fft_110:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
data_in => tdl_arr[0].DATAIN


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_bfp_i_fft_110:bfp_scale
global_clock_enable => r_array_out[0][7].ENA
global_clock_enable => r_array_out[0][6].ENA
global_clock_enable => r_array_out[0][5].ENA
global_clock_enable => r_array_out[0][4].ENA
global_clock_enable => r_array_out[0][3].ENA
global_clock_enable => r_array_out[0][2].ENA
global_clock_enable => r_array_out[0][1].ENA
global_clock_enable => r_array_out[0][0].ENA
global_clock_enable => i_array_out[0][7].ENA
global_clock_enable => i_array_out[0][6].ENA
global_clock_enable => i_array_out[0][5].ENA
global_clock_enable => i_array_out[0][4].ENA
global_clock_enable => i_array_out[0][3].ENA
global_clock_enable => i_array_out[0][2].ENA
global_clock_enable => i_array_out[0][1].ENA
global_clock_enable => i_array_out[0][0].ENA
clk => i_array_out[0][0].CLK
clk => i_array_out[0][1].CLK
clk => i_array_out[0][2].CLK
clk => i_array_out[0][3].CLK
clk => i_array_out[0][4].CLK
clk => i_array_out[0][5].CLK
clk => i_array_out[0][6].CLK
clk => i_array_out[0][7].CLK
clk => r_array_out[0][0].CLK
clk => r_array_out[0][1].CLK
clk => r_array_out[0][2].CLK
clk => r_array_out[0][3].CLK
clk => r_array_out[0][4].CLK
clk => r_array_out[0][5].CLK
clk => r_array_out[0][6].CLK
clk => r_array_out[0][7].CLK
real_bfp_0_in[0] => Mux3.IN10
real_bfp_0_in[0] => Mux4.IN10
real_bfp_0_in[0] => Mux5.IN10
real_bfp_0_in[0] => Mux6.IN10
real_bfp_0_in[0] => Mux7.IN10
real_bfp_0_in[1] => Mux2.IN10
real_bfp_0_in[1] => Mux3.IN9
real_bfp_0_in[1] => Mux4.IN9
real_bfp_0_in[1] => Mux5.IN9
real_bfp_0_in[1] => Mux6.IN9
real_bfp_0_in[2] => Mux1.IN10
real_bfp_0_in[2] => Mux2.IN9
real_bfp_0_in[2] => Mux3.IN8
real_bfp_0_in[2] => Mux4.IN8
real_bfp_0_in[2] => Mux5.IN8
real_bfp_0_in[3] => Mux0.IN10
real_bfp_0_in[3] => Mux1.IN9
real_bfp_0_in[3] => Mux2.IN8
real_bfp_0_in[3] => Mux3.IN7
real_bfp_0_in[3] => Mux4.IN7
real_bfp_0_in[4] => Mux0.IN9
real_bfp_0_in[4] => Mux1.IN8
real_bfp_0_in[4] => Mux2.IN7
real_bfp_0_in[4] => Mux3.IN6
real_bfp_0_in[5] => Mux0.IN8
real_bfp_0_in[5] => Mux1.IN7
real_bfp_0_in[5] => Mux2.IN6
real_bfp_0_in[6] => Mux0.IN7
real_bfp_0_in[6] => Mux1.IN6
real_bfp_0_in[7] => Mux0.IN6
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => ~NO_FANOUT~
real_bfp_1_in[4] => ~NO_FANOUT~
real_bfp_1_in[5] => ~NO_FANOUT~
real_bfp_1_in[6] => ~NO_FANOUT~
real_bfp_1_in[7] => ~NO_FANOUT~
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => ~NO_FANOUT~
real_bfp_2_in[4] => ~NO_FANOUT~
real_bfp_2_in[5] => ~NO_FANOUT~
real_bfp_2_in[6] => ~NO_FANOUT~
real_bfp_2_in[7] => ~NO_FANOUT~
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => ~NO_FANOUT~
real_bfp_3_in[4] => ~NO_FANOUT~
real_bfp_3_in[5] => ~NO_FANOUT~
real_bfp_3_in[6] => ~NO_FANOUT~
real_bfp_3_in[7] => ~NO_FANOUT~
imag_bfp_0_in[0] => Mux11.IN10
imag_bfp_0_in[0] => Mux12.IN10
imag_bfp_0_in[0] => Mux13.IN10
imag_bfp_0_in[0] => Mux14.IN10
imag_bfp_0_in[0] => Mux15.IN10
imag_bfp_0_in[1] => Mux10.IN10
imag_bfp_0_in[1] => Mux11.IN9
imag_bfp_0_in[1] => Mux12.IN9
imag_bfp_0_in[1] => Mux13.IN9
imag_bfp_0_in[1] => Mux14.IN9
imag_bfp_0_in[2] => Mux9.IN10
imag_bfp_0_in[2] => Mux10.IN9
imag_bfp_0_in[2] => Mux11.IN8
imag_bfp_0_in[2] => Mux12.IN8
imag_bfp_0_in[2] => Mux13.IN8
imag_bfp_0_in[3] => Mux8.IN10
imag_bfp_0_in[3] => Mux9.IN9
imag_bfp_0_in[3] => Mux10.IN8
imag_bfp_0_in[3] => Mux11.IN7
imag_bfp_0_in[3] => Mux12.IN7
imag_bfp_0_in[4] => Mux8.IN9
imag_bfp_0_in[4] => Mux9.IN8
imag_bfp_0_in[4] => Mux10.IN7
imag_bfp_0_in[4] => Mux11.IN6
imag_bfp_0_in[5] => Mux8.IN8
imag_bfp_0_in[5] => Mux9.IN7
imag_bfp_0_in[5] => Mux10.IN6
imag_bfp_0_in[6] => Mux8.IN7
imag_bfp_0_in[6] => Mux9.IN6
imag_bfp_0_in[7] => Mux8.IN6
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => ~NO_FANOUT~
imag_bfp_1_in[4] => ~NO_FANOUT~
imag_bfp_1_in[5] => ~NO_FANOUT~
imag_bfp_1_in[6] => ~NO_FANOUT~
imag_bfp_1_in[7] => ~NO_FANOUT~
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => ~NO_FANOUT~
imag_bfp_2_in[4] => ~NO_FANOUT~
imag_bfp_2_in[5] => ~NO_FANOUT~
imag_bfp_2_in[6] => ~NO_FANOUT~
imag_bfp_2_in[7] => ~NO_FANOUT~
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => ~NO_FANOUT~
imag_bfp_3_in[4] => ~NO_FANOUT~
imag_bfp_3_in[5] => ~NO_FANOUT~
imag_bfp_3_in[6] => ~NO_FANOUT~
imag_bfp_3_in[7] => ~NO_FANOUT~
bfp_factor[0] => Mux0.IN5
bfp_factor[0] => Mux1.IN5
bfp_factor[0] => Mux2.IN5
bfp_factor[0] => Mux3.IN5
bfp_factor[0] => Mux4.IN6
bfp_factor[0] => Mux5.IN7
bfp_factor[0] => Mux6.IN8
bfp_factor[0] => Mux7.IN9
bfp_factor[0] => Mux8.IN5
bfp_factor[0] => Mux9.IN5
bfp_factor[0] => Mux10.IN5
bfp_factor[0] => Mux11.IN5
bfp_factor[0] => Mux12.IN6
bfp_factor[0] => Mux13.IN7
bfp_factor[0] => Mux14.IN8
bfp_factor[0] => Mux15.IN9
bfp_factor[1] => Mux0.IN4
bfp_factor[1] => Mux1.IN4
bfp_factor[1] => Mux2.IN4
bfp_factor[1] => Mux3.IN4
bfp_factor[1] => Mux4.IN5
bfp_factor[1] => Mux5.IN6
bfp_factor[1] => Mux6.IN7
bfp_factor[1] => Mux7.IN8
bfp_factor[1] => Mux8.IN4
bfp_factor[1] => Mux9.IN4
bfp_factor[1] => Mux10.IN4
bfp_factor[1] => Mux11.IN4
bfp_factor[1] => Mux12.IN5
bfp_factor[1] => Mux13.IN6
bfp_factor[1] => Mux14.IN7
bfp_factor[1] => Mux15.IN8
bfp_factor[2] => Mux0.IN3
bfp_factor[2] => Mux1.IN3
bfp_factor[2] => Mux2.IN3
bfp_factor[2] => Mux3.IN3
bfp_factor[2] => Mux4.IN4
bfp_factor[2] => Mux5.IN5
bfp_factor[2] => Mux6.IN6
bfp_factor[2] => Mux7.IN7
bfp_factor[2] => Mux8.IN3
bfp_factor[2] => Mux9.IN3
bfp_factor[2] => Mux10.IN3
bfp_factor[2] => Mux11.IN3
bfp_factor[2] => Mux12.IN4
bfp_factor[2] => Mux13.IN5
bfp_factor[2] => Mux14.IN6
bfp_factor[2] => Mux15.IN7


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1
clk => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.clock0
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.clock0
clk => asj_fft_pround_fft_110:gen_ma:gen_ma_full:u0.clk
clk => asj_fft_pround_fft_110:gen_ma:gen_ma_full:u1.clk
clk => asj_fft_tdl_fft_110:gen_ma:gen_ma_full:real_delay.clk
clk => asj_fft_tdl_fft_110:gen_ma:gen_ma_full:imag_delay.clk
global_clock_enable => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.global_clock_enable
global_clock_enable => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.global_clock_enable
global_clock_enable => asj_fft_pround_fft_110:gen_ma:gen_ma_full:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_110:gen_ma:gen_ma_full:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_110:gen_ma:gen_ma_full:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_110:gen_ma:gen_ma_full:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
reset => ~NO_FANOUT~
dataa[0] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.dataa_0[0]
dataa[0] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.dataa_1[0]
dataa[1] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.dataa_0[1]
dataa[1] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.dataa_1[1]
dataa[2] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.dataa_0[2]
dataa[2] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.dataa_1[2]
dataa[3] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.dataa_0[3]
dataa[3] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.dataa_1[3]
dataa[4] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.dataa_0[4]
dataa[4] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.dataa_1[4]
dataa[5] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.dataa_0[5]
dataa[5] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.dataa_1[5]
dataa[6] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.dataa_0[6]
dataa[6] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.dataa_1[6]
dataa[7] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.dataa_0[7]
dataa[7] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.dataa_1[7]
datab[0] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.dataa_1[0]
datab[0] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.dataa_0[0]
datab[1] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.dataa_1[1]
datab[1] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.dataa_0[1]
datab[2] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.dataa_1[2]
datab[2] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.dataa_0[2]
datab[3] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.dataa_1[3]
datab[3] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.dataa_0[3]
datab[4] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.dataa_1[4]
datab[4] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.dataa_0[4]
datab[5] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.dataa_1[5]
datab[5] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.dataa_0[5]
datab[6] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.dataa_1[6]
datab[6] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.dataa_0[6]
datab[7] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.dataa_1[7]
datab[7] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.dataa_0[7]
datac[0] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.datab_0[0]
datac[0] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.datab_0[0]
datac[1] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.datab_0[1]
datac[1] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.datab_0[1]
datac[2] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.datab_0[2]
datac[2] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.datab_0[2]
datac[3] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.datab_0[3]
datac[3] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.datab_0[3]
datac[4] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.datab_0[4]
datac[4] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.datab_0[4]
datac[5] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.datab_0[5]
datac[5] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.datab_0[5]
datac[6] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.datab_0[6]
datac[6] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.datab_0[6]
datac[7] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.datab_0[7]
datac[7] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.datab_0[7]
datad[0] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.datab_1[0]
datad[0] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.datab_1[0]
datad[1] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.datab_1[1]
datad[1] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.datab_1[1]
datad[2] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.datab_1[2]
datad[2] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.datab_1[2]
datad[3] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.datab_1[3]
datad[3] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.datab_1[3]
datad[4] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.datab_1[4]
datad[4] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.datab_1[4]
datad[5] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.datab_1[5]
datad[5] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.datab_1[5]
datad[6] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.datab_1[6]
datad[6] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.datab_1[6]
datad[7] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ms.datab_1[7]
datad[7] => asj_fft_mult_add_fft_110:gen_ma:gen_ma_full:ma.datab_1[7]


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_110:\gen_ma:gen_ma_full:ms
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[15]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_110:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_s5f2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_s5f2:auto_generated.dataa[0]
dataa[1] => mult_add_s5f2:auto_generated.dataa[1]
dataa[2] => mult_add_s5f2:auto_generated.dataa[2]
dataa[3] => mult_add_s5f2:auto_generated.dataa[3]
dataa[4] => mult_add_s5f2:auto_generated.dataa[4]
dataa[5] => mult_add_s5f2:auto_generated.dataa[5]
dataa[6] => mult_add_s5f2:auto_generated.dataa[6]
dataa[7] => mult_add_s5f2:auto_generated.dataa[7]
dataa[8] => mult_add_s5f2:auto_generated.dataa[8]
dataa[9] => mult_add_s5f2:auto_generated.dataa[9]
dataa[10] => mult_add_s5f2:auto_generated.dataa[10]
dataa[11] => mult_add_s5f2:auto_generated.dataa[11]
dataa[12] => mult_add_s5f2:auto_generated.dataa[12]
dataa[13] => mult_add_s5f2:auto_generated.dataa[13]
dataa[14] => mult_add_s5f2:auto_generated.dataa[14]
dataa[15] => mult_add_s5f2:auto_generated.dataa[15]
datab[0] => mult_add_s5f2:auto_generated.datab[0]
datab[1] => mult_add_s5f2:auto_generated.datab[1]
datab[2] => mult_add_s5f2:auto_generated.datab[2]
datab[3] => mult_add_s5f2:auto_generated.datab[3]
datab[4] => mult_add_s5f2:auto_generated.datab[4]
datab[5] => mult_add_s5f2:auto_generated.datab[5]
datab[6] => mult_add_s5f2:auto_generated.datab[6]
datab[7] => mult_add_s5f2:auto_generated.datab[7]
datab[8] => mult_add_s5f2:auto_generated.datab[8]
datab[9] => mult_add_s5f2:auto_generated.datab[9]
datab[10] => mult_add_s5f2:auto_generated.datab[10]
datab[11] => mult_add_s5f2:auto_generated.datab[11]
datab[12] => mult_add_s5f2:auto_generated.datab[12]
datab[13] => mult_add_s5f2:auto_generated.datab[13]
datab[14] => mult_add_s5f2:auto_generated.datab[14]
datab[15] => mult_add_s5f2:auto_generated.datab[15]
ena0 => mult_add_s5f2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_110:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated
clock0 => ded_mult_7v81:ded_mult1.clock[0]
clock0 => ded_mult_7v81:ded_mult2.clock[0]
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_7v81:ded_mult1.dataa[0]
dataa[1] => ded_mult_7v81:ded_mult1.dataa[1]
dataa[2] => ded_mult_7v81:ded_mult1.dataa[2]
dataa[3] => ded_mult_7v81:ded_mult1.dataa[3]
dataa[4] => ded_mult_7v81:ded_mult1.dataa[4]
dataa[5] => ded_mult_7v81:ded_mult1.dataa[5]
dataa[6] => ded_mult_7v81:ded_mult1.dataa[6]
dataa[7] => ded_mult_7v81:ded_mult1.dataa[7]
dataa[8] => ded_mult_7v81:ded_mult2.dataa[0]
dataa[9] => ded_mult_7v81:ded_mult2.dataa[1]
dataa[10] => ded_mult_7v81:ded_mult2.dataa[2]
dataa[11] => ded_mult_7v81:ded_mult2.dataa[3]
dataa[12] => ded_mult_7v81:ded_mult2.dataa[4]
dataa[13] => ded_mult_7v81:ded_mult2.dataa[5]
dataa[14] => ded_mult_7v81:ded_mult2.dataa[6]
dataa[15] => ded_mult_7v81:ded_mult2.dataa[7]
datab[0] => ded_mult_7v81:ded_mult1.datab[0]
datab[1] => ded_mult_7v81:ded_mult1.datab[1]
datab[2] => ded_mult_7v81:ded_mult1.datab[2]
datab[3] => ded_mult_7v81:ded_mult1.datab[3]
datab[4] => ded_mult_7v81:ded_mult1.datab[4]
datab[5] => ded_mult_7v81:ded_mult1.datab[5]
datab[6] => ded_mult_7v81:ded_mult1.datab[6]
datab[7] => ded_mult_7v81:ded_mult1.datab[7]
datab[8] => ded_mult_7v81:ded_mult2.datab[0]
datab[9] => ded_mult_7v81:ded_mult2.datab[1]
datab[10] => ded_mult_7v81:ded_mult2.datab[2]
datab[11] => ded_mult_7v81:ded_mult2.datab[3]
datab[12] => ded_mult_7v81:ded_mult2.datab[4]
datab[13] => ded_mult_7v81:ded_mult2.datab[5]
datab[14] => ded_mult_7v81:ded_mult2.datab[6]
datab[15] => ded_mult_7v81:ded_mult2.datab[7]
ena0 => ded_mult_7v81:ded_mult1.ena[0]
ena0 => ded_mult_7v81:ded_mult2.ena[0]
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_110:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_110:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_110:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_110:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_s5f2:auto_generated|ded_mult_7v81:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_110:\gen_ma:gen_ma_full:ma
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[15]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[15]


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_110:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_r4f2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_r4f2:auto_generated.dataa[0]
dataa[1] => mult_add_r4f2:auto_generated.dataa[1]
dataa[2] => mult_add_r4f2:auto_generated.dataa[2]
dataa[3] => mult_add_r4f2:auto_generated.dataa[3]
dataa[4] => mult_add_r4f2:auto_generated.dataa[4]
dataa[5] => mult_add_r4f2:auto_generated.dataa[5]
dataa[6] => mult_add_r4f2:auto_generated.dataa[6]
dataa[7] => mult_add_r4f2:auto_generated.dataa[7]
dataa[8] => mult_add_r4f2:auto_generated.dataa[8]
dataa[9] => mult_add_r4f2:auto_generated.dataa[9]
dataa[10] => mult_add_r4f2:auto_generated.dataa[10]
dataa[11] => mult_add_r4f2:auto_generated.dataa[11]
dataa[12] => mult_add_r4f2:auto_generated.dataa[12]
dataa[13] => mult_add_r4f2:auto_generated.dataa[13]
dataa[14] => mult_add_r4f2:auto_generated.dataa[14]
dataa[15] => mult_add_r4f2:auto_generated.dataa[15]
datab[0] => mult_add_r4f2:auto_generated.datab[0]
datab[1] => mult_add_r4f2:auto_generated.datab[1]
datab[2] => mult_add_r4f2:auto_generated.datab[2]
datab[3] => mult_add_r4f2:auto_generated.datab[3]
datab[4] => mult_add_r4f2:auto_generated.datab[4]
datab[5] => mult_add_r4f2:auto_generated.datab[5]
datab[6] => mult_add_r4f2:auto_generated.datab[6]
datab[7] => mult_add_r4f2:auto_generated.datab[7]
datab[8] => mult_add_r4f2:auto_generated.datab[8]
datab[9] => mult_add_r4f2:auto_generated.datab[9]
datab[10] => mult_add_r4f2:auto_generated.datab[10]
datab[11] => mult_add_r4f2:auto_generated.datab[11]
datab[12] => mult_add_r4f2:auto_generated.datab[12]
datab[13] => mult_add_r4f2:auto_generated.datab[13]
datab[14] => mult_add_r4f2:auto_generated.datab[14]
datab[15] => mult_add_r4f2:auto_generated.datab[15]
ena0 => mult_add_r4f2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_110:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated
clock0 => ded_mult_7v81:ded_mult1.clock[0]
clock0 => ded_mult_7v81:ded_mult2.clock[0]
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_7v81:ded_mult1.dataa[0]
dataa[1] => ded_mult_7v81:ded_mult1.dataa[1]
dataa[2] => ded_mult_7v81:ded_mult1.dataa[2]
dataa[3] => ded_mult_7v81:ded_mult1.dataa[3]
dataa[4] => ded_mult_7v81:ded_mult1.dataa[4]
dataa[5] => ded_mult_7v81:ded_mult1.dataa[5]
dataa[6] => ded_mult_7v81:ded_mult1.dataa[6]
dataa[7] => ded_mult_7v81:ded_mult1.dataa[7]
dataa[8] => ded_mult_7v81:ded_mult2.dataa[0]
dataa[9] => ded_mult_7v81:ded_mult2.dataa[1]
dataa[10] => ded_mult_7v81:ded_mult2.dataa[2]
dataa[11] => ded_mult_7v81:ded_mult2.dataa[3]
dataa[12] => ded_mult_7v81:ded_mult2.dataa[4]
dataa[13] => ded_mult_7v81:ded_mult2.dataa[5]
dataa[14] => ded_mult_7v81:ded_mult2.dataa[6]
dataa[15] => ded_mult_7v81:ded_mult2.dataa[7]
datab[0] => ded_mult_7v81:ded_mult1.datab[0]
datab[1] => ded_mult_7v81:ded_mult1.datab[1]
datab[2] => ded_mult_7v81:ded_mult1.datab[2]
datab[3] => ded_mult_7v81:ded_mult1.datab[3]
datab[4] => ded_mult_7v81:ded_mult1.datab[4]
datab[5] => ded_mult_7v81:ded_mult1.datab[5]
datab[6] => ded_mult_7v81:ded_mult1.datab[6]
datab[7] => ded_mult_7v81:ded_mult1.datab[7]
datab[8] => ded_mult_7v81:ded_mult2.datab[0]
datab[9] => ded_mult_7v81:ded_mult2.datab[1]
datab[10] => ded_mult_7v81:ded_mult2.datab[2]
datab[11] => ded_mult_7v81:ded_mult2.datab[3]
datab[12] => ded_mult_7v81:ded_mult2.datab[4]
datab[13] => ded_mult_7v81:ded_mult2.datab[5]
datab[14] => ded_mult_7v81:ded_mult2.datab[6]
datab[15] => ded_mult_7v81:ded_mult2.datab[7]
ena0 => ded_mult_7v81:ded_mult1.ena[0]
ena0 => ded_mult_7v81:ded_mult2.ena[0]
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_110:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_110:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_110:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_110:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_r4f2:auto_generated|ded_mult_7v81:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_pround_fft_110:\gen_ma:gen_ma_full:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_pround_fft_110:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_4jj:auto_generated.dataa[0]
dataa[1] => add_sub_4jj:auto_generated.dataa[1]
dataa[2] => add_sub_4jj:auto_generated.dataa[2]
dataa[3] => add_sub_4jj:auto_generated.dataa[3]
dataa[4] => add_sub_4jj:auto_generated.dataa[4]
dataa[5] => add_sub_4jj:auto_generated.dataa[5]
dataa[6] => add_sub_4jj:auto_generated.dataa[6]
dataa[7] => add_sub_4jj:auto_generated.dataa[7]
dataa[8] => add_sub_4jj:auto_generated.dataa[8]
dataa[9] => add_sub_4jj:auto_generated.dataa[9]
dataa[10] => add_sub_4jj:auto_generated.dataa[10]
dataa[11] => add_sub_4jj:auto_generated.dataa[11]
dataa[12] => add_sub_4jj:auto_generated.dataa[12]
dataa[13] => add_sub_4jj:auto_generated.dataa[13]
dataa[14] => add_sub_4jj:auto_generated.dataa[14]
dataa[15] => add_sub_4jj:auto_generated.dataa[15]
dataa[16] => add_sub_4jj:auto_generated.dataa[16]
datab[0] => add_sub_4jj:auto_generated.datab[0]
datab[1] => add_sub_4jj:auto_generated.datab[1]
datab[2] => add_sub_4jj:auto_generated.datab[2]
datab[3] => add_sub_4jj:auto_generated.datab[3]
datab[4] => add_sub_4jj:auto_generated.datab[4]
datab[5] => add_sub_4jj:auto_generated.datab[5]
datab[6] => add_sub_4jj:auto_generated.datab[6]
datab[7] => add_sub_4jj:auto_generated.datab[7]
datab[8] => add_sub_4jj:auto_generated.datab[8]
datab[9] => add_sub_4jj:auto_generated.datab[9]
datab[10] => add_sub_4jj:auto_generated.datab[10]
datab[11] => add_sub_4jj:auto_generated.datab[11]
datab[12] => add_sub_4jj:auto_generated.datab[12]
datab[13] => add_sub_4jj:auto_generated.datab[13]
datab[14] => add_sub_4jj:auto_generated.datab[14]
datab[15] => add_sub_4jj:auto_generated.datab[15]
datab[16] => add_sub_4jj:auto_generated.datab[16]
cin => add_sub_4jj:auto_generated.cin
add_sub => add_sub_4jj:auto_generated.add_sub
clock => add_sub_4jj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_4jj:auto_generated.clken


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_pround_fft_110:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_pround_fft_110:\gen_ma:gen_ma_full:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_pround_fft_110:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_4jj:auto_generated.dataa[0]
dataa[1] => add_sub_4jj:auto_generated.dataa[1]
dataa[2] => add_sub_4jj:auto_generated.dataa[2]
dataa[3] => add_sub_4jj:auto_generated.dataa[3]
dataa[4] => add_sub_4jj:auto_generated.dataa[4]
dataa[5] => add_sub_4jj:auto_generated.dataa[5]
dataa[6] => add_sub_4jj:auto_generated.dataa[6]
dataa[7] => add_sub_4jj:auto_generated.dataa[7]
dataa[8] => add_sub_4jj:auto_generated.dataa[8]
dataa[9] => add_sub_4jj:auto_generated.dataa[9]
dataa[10] => add_sub_4jj:auto_generated.dataa[10]
dataa[11] => add_sub_4jj:auto_generated.dataa[11]
dataa[12] => add_sub_4jj:auto_generated.dataa[12]
dataa[13] => add_sub_4jj:auto_generated.dataa[13]
dataa[14] => add_sub_4jj:auto_generated.dataa[14]
dataa[15] => add_sub_4jj:auto_generated.dataa[15]
dataa[16] => add_sub_4jj:auto_generated.dataa[16]
datab[0] => add_sub_4jj:auto_generated.datab[0]
datab[1] => add_sub_4jj:auto_generated.datab[1]
datab[2] => add_sub_4jj:auto_generated.datab[2]
datab[3] => add_sub_4jj:auto_generated.datab[3]
datab[4] => add_sub_4jj:auto_generated.datab[4]
datab[5] => add_sub_4jj:auto_generated.datab[5]
datab[6] => add_sub_4jj:auto_generated.datab[6]
datab[7] => add_sub_4jj:auto_generated.datab[7]
datab[8] => add_sub_4jj:auto_generated.datab[8]
datab[9] => add_sub_4jj:auto_generated.datab[9]
datab[10] => add_sub_4jj:auto_generated.datab[10]
datab[11] => add_sub_4jj:auto_generated.datab[11]
datab[12] => add_sub_4jj:auto_generated.datab[12]
datab[13] => add_sub_4jj:auto_generated.datab[13]
datab[14] => add_sub_4jj:auto_generated.datab[14]
datab[15] => add_sub_4jj:auto_generated.datab[15]
datab[16] => add_sub_4jj:auto_generated.datab[16]
cin => add_sub_4jj:auto_generated.cin
add_sub => add_sub_4jj:auto_generated.add_sub
clock => add_sub_4jj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_4jj:auto_generated.clken


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_pround_fft_110:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_4jj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN34
cin => op_1.IN35
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN32
dataa[1] => op_1.IN30
dataa[2] => op_1.IN28
dataa[3] => op_1.IN26
dataa[4] => op_1.IN24
dataa[5] => op_1.IN22
dataa[6] => op_1.IN20
dataa[7] => op_1.IN18
dataa[8] => op_1.IN16
dataa[9] => op_1.IN14
dataa[10] => op_1.IN12
dataa[11] => op_1.IN10
dataa[12] => op_1.IN8
dataa[13] => op_1.IN6
dataa[14] => op_1.IN4
dataa[15] => op_1.IN2
dataa[16] => op_1.IN0
datab[0] => op_1.IN33
datab[1] => op_1.IN31
datab[2] => op_1.IN29
datab[3] => op_1.IN27
datab[4] => op_1.IN25
datab[5] => op_1.IN23
datab[6] => op_1.IN21
datab[7] => op_1.IN19
datab[8] => op_1.IN17
datab[9] => op_1.IN15
datab[10] => op_1.IN13
datab[11] => op_1.IN11
datab[12] => op_1.IN9
datab[13] => op_1.IN7
datab[14] => op_1.IN5
datab[15] => op_1.IN3
datab[16] => op_1.IN1


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_110:\gen_ma:gen_ma_full:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_dft_bfp_sgl_fft_110:\gen_se:bfpdft|asj_fft_cmult_std_fft_110:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_110:\gen_ma:gen_ma_full:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_bfp_ctrl_fft_110:\gen_se:bfpc
global_clock_enable => asj_fft_tdl_bit_rst_fft_110:gen_so_crtl:gen_se_so:delay_next_pass.global_clock_enable
global_clock_enable => asj_fft_tdl_bit_fft_110:gen_so_crtl:gen_se_so:delay_next_pass_2.global_clock_enable
global_clock_enable => blk_exp_acc[0].ENA
global_clock_enable => blk_exp_acc[1].ENA
global_clock_enable => blk_exp_acc[2].ENA
global_clock_enable => blk_exp_acc[3].ENA
global_clock_enable => blk_exp_acc[4].ENA
global_clock_enable => blk_exp_acc[5].ENA
global_clock_enable => slb_last[0].ENA
global_clock_enable => slb_last[1].ENA
global_clock_enable => slb_last[2].ENA
global_clock_enable => blk_exp[0].ENA
global_clock_enable => blk_exp[1].ENA
global_clock_enable => blk_exp[2].ENA
global_clock_enable => blk_exp[3].ENA
global_clock_enable => blk_exp[4].ENA
global_clock_enable => blk_exp[5].ENA
clk => asj_fft_tdl_bit_rst_fft_110:gen_so_crtl:gen_se_so:delay_next_pass.clk
clk => blk_exp_acc[0].CLK
clk => blk_exp_acc[1].CLK
clk => blk_exp_acc[2].CLK
clk => blk_exp_acc[3].CLK
clk => blk_exp_acc[4].CLK
clk => blk_exp_acc[5].CLK
clk => slb_last[0].CLK
clk => slb_last[1].CLK
clk => slb_last[2].CLK
clk => blk_exp[0].CLK
clk => blk_exp[1].CLK
clk => blk_exp[2].CLK
clk => blk_exp[3].CLK
clk => blk_exp[4].CLK
clk => blk_exp[5].CLK
clk => asj_fft_tdl_bit_fft_110:gen_so_crtl:gen_se_so:delay_next_pass_2.clk
clken => ~NO_FANOUT~
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst_fft_110:gen_so_crtl:gen_se_so:delay_next_pass.reset
next_pass => asj_fft_tdl_bit_rst_fft_110:gen_so_crtl:gen_se_so:delay_next_pass.data_in
next_pass => asj_fft_tdl_bit_fft_110:gen_so_crtl:gen_se_so:delay_next_pass_2.data_in
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
next_blk => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => reg_exp.IN1
alt_slb_i[0] => Add0.IN6
alt_slb_i[0] => slb_last.DATAB
alt_slb_i[1] => Add0.IN5
alt_slb_i[1] => slb_last.DATAB
alt_slb_i[2] => Add0.IN4
alt_slb_i[2] => slb_last.DATAB


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_bfp_ctrl_fft_110:\gen_se:bfpc|asj_fft_tdl_bit_rst_fft_110:\gen_so_crtl:gen_se_so:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
clk => tdl_arr[12].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
global_clock_enable => tdl_arr[12].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_bfp_ctrl_fft_110:\gen_se:bfpc|asj_fft_tdl_bit_fft_110:\gen_so_crtl:gen_se_so:delay_next_pass_2
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
data_in => tdl_arr[0].DATAIN


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_twadsogen_q_fft_110:\gen_se:gen_new:twid_factors
clk => perm_addr[0].CLK
clk => perm_addr[1].CLK
clk => perm_addr[2].CLK
clk => perm_addr[3].CLK
clk => perm_addr[4].CLK
clk => perm_addr[5].CLK
clk => perm_addr[6].CLK
clk => perm_addr[7].CLK
clk => twad_tempo[0].CLK
clk => twad_tempo[1].CLK
clk => twad_tempo[2].CLK
clk => twad_tempo[3].CLK
clk => twad_tempo[4].CLK
clk => twad_tempo[5].CLK
clk => twad_tempe[0].CLK
clk => twad_tempe[1].CLK
clk => twad_tempe[2].CLK
clk => twad_tempe[3].CLK
clk => twad_tempe[4].CLK
clk => twad_tempe[5].CLK
clk => quad_reg[0].CLK
clk => quad_reg[1].CLK
clk => quad_reg[2].CLK
clk => data_addr_held_by2[0].CLK
clk => data_addr_held_by2[1].CLK
clk => data_addr_held_by2[2].CLK
clk => data_addr_held_by2[3].CLK
clk => data_addr_held_by2[4].CLK
clk => data_addr_held_by2[5].CLK
clk => data_addr_held_by1[0].CLK
clk => data_addr_held_by1[1].CLK
clk => data_addr_held_by1[2].CLK
clk => data_addr_held_by1[3].CLK
clk => data_addr_held_by1[4].CLK
clk => data_addr_held_by1[5].CLK
global_clock_enable => perm_addr[0].ENA
global_clock_enable => perm_addr[1].ENA
global_clock_enable => perm_addr[2].ENA
global_clock_enable => perm_addr[3].ENA
global_clock_enable => perm_addr[4].ENA
global_clock_enable => perm_addr[5].ENA
global_clock_enable => perm_addr[6].ENA
global_clock_enable => perm_addr[7].ENA
global_clock_enable => twad_tempo[0].ENA
global_clock_enable => twad_tempo[1].ENA
global_clock_enable => twad_tempo[2].ENA
global_clock_enable => twad_tempo[3].ENA
global_clock_enable => twad_tempo[4].ENA
global_clock_enable => twad_tempo[5].ENA
global_clock_enable => twad_tempe[0].ENA
global_clock_enable => twad_tempe[1].ENA
global_clock_enable => twad_tempe[2].ENA
global_clock_enable => twad_tempe[3].ENA
global_clock_enable => twad_tempe[4].ENA
global_clock_enable => twad_tempe[5].ENA
global_clock_enable => quad_reg[0].ENA
global_clock_enable => quad_reg[1].ENA
global_clock_enable => quad_reg[2].ENA
global_clock_enable => data_addr_held_by2[0].ENA
global_clock_enable => data_addr_held_by2[1].ENA
global_clock_enable => data_addr_held_by2[2].ENA
global_clock_enable => data_addr_held_by2[3].ENA
global_clock_enable => data_addr_held_by2[4].ENA
global_clock_enable => data_addr_held_by2[5].ENA
global_clock_enable => data_addr_held_by1[0].ENA
global_clock_enable => data_addr_held_by1[1].ENA
global_clock_enable => data_addr_held_by1[2].ENA
global_clock_enable => data_addr_held_by1[3].ENA
global_clock_enable => data_addr_held_by1[4].ENA
global_clock_enable => data_addr_held_by1[5].ENA
data_addr[0] => data_addr_held_by1.IN0
data_addr[0] => data_addr_held_by1.IN0
data_addr[0] => data_addr_held_by1.IN0
data_addr[0] => data_addr_held_by1.IN0
data_addr[0] => data_addr_held_by1.IN0
data_addr[0] => data_addr_held_by1.IN0
data_addr[1] => data_addr_held_by2.IN0
data_addr[1] => data_addr_held_by2.IN0
data_addr[1] => data_addr_held_by2.IN0
data_addr[1] => data_addr_held_by2.IN0
data_addr[1] => data_addr_held_by2.IN0
data_addr[1] => data_addr_held_by2.IN0
data_addr[2] => data_addr_held_by1.IN1
data_addr[2] => data_addr_held_by2.IN1
data_addr[3] => data_addr_held_by1.IN1
data_addr[3] => data_addr_held_by2.IN1
data_addr[4] => data_addr_held_by1.IN1
data_addr[4] => data_addr_held_by2.IN1
data_addr[5] => data_addr_held_by1.IN1
data_addr[5] => data_addr_held_by2.IN1
data_addr[6] => data_addr_held_by1.IN1
data_addr[6] => data_addr_held_by2.IN1
data_addr[7] => data_addr_held_by1.IN1
data_addr[7] => data_addr_held_by2.IN1
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux7.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux7.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux7.IN8
p_count[3] => ~NO_FANOUT~


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_1tdp_rom_fft_110:\gen_se:gen_new:twrom
clk => asj_fft_twid_rom_tdp_fft_110:gen_auto:sin_1n.clock
global_clock_enable => asj_fft_twid_rom_tdp_fft_110:gen_auto:sin_1n.global_clock_enable
twade[0] => asj_fft_twid_rom_tdp_fft_110:gen_auto:sin_1n.address_a[0]
twade[1] => asj_fft_twid_rom_tdp_fft_110:gen_auto:sin_1n.address_a[1]
twade[2] => asj_fft_twid_rom_tdp_fft_110:gen_auto:sin_1n.address_a[2]
twade[3] => asj_fft_twid_rom_tdp_fft_110:gen_auto:sin_1n.address_a[3]
twade[4] => asj_fft_twid_rom_tdp_fft_110:gen_auto:sin_1n.address_a[4]
twade[5] => asj_fft_twid_rom_tdp_fft_110:gen_auto:sin_1n.address_a[5]
twado[0] => asj_fft_twid_rom_tdp_fft_110:gen_auto:sin_1n.address_b[0]
twado[1] => asj_fft_twid_rom_tdp_fft_110:gen_auto:sin_1n.address_b[1]
twado[2] => asj_fft_twid_rom_tdp_fft_110:gen_auto:sin_1n.address_b[2]
twado[3] => asj_fft_twid_rom_tdp_fft_110:gen_auto:sin_1n.address_b[3]
twado[4] => asj_fft_twid_rom_tdp_fft_110:gen_auto:sin_1n.address_b[4]
twado[5] => asj_fft_twid_rom_tdp_fft_110:gen_auto:sin_1n.address_b[5]


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_1tdp_rom_fft_110:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp_fft_110:\gen_auto:sin_1n
global_clock_enable => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_1tdp_rom_fft_110:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp_fft_110:\gen_auto:sin_1n|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_3j72:auto_generated.data_a[0]
data_a[1] => altsyncram_3j72:auto_generated.data_a[1]
data_a[2] => altsyncram_3j72:auto_generated.data_a[2]
data_a[3] => altsyncram_3j72:auto_generated.data_a[3]
data_a[4] => altsyncram_3j72:auto_generated.data_a[4]
data_a[5] => altsyncram_3j72:auto_generated.data_a[5]
data_a[6] => altsyncram_3j72:auto_generated.data_a[6]
data_a[7] => altsyncram_3j72:auto_generated.data_a[7]
data_b[0] => altsyncram_3j72:auto_generated.data_b[0]
data_b[1] => altsyncram_3j72:auto_generated.data_b[1]
data_b[2] => altsyncram_3j72:auto_generated.data_b[2]
data_b[3] => altsyncram_3j72:auto_generated.data_b[3]
data_b[4] => altsyncram_3j72:auto_generated.data_b[4]
data_b[5] => altsyncram_3j72:auto_generated.data_b[5]
data_b[6] => altsyncram_3j72:auto_generated.data_b[6]
data_b[7] => altsyncram_3j72:auto_generated.data_b[7]
address_a[0] => altsyncram_3j72:auto_generated.address_a[0]
address_a[1] => altsyncram_3j72:auto_generated.address_a[1]
address_a[2] => altsyncram_3j72:auto_generated.address_a[2]
address_a[3] => altsyncram_3j72:auto_generated.address_a[3]
address_a[4] => altsyncram_3j72:auto_generated.address_a[4]
address_a[5] => altsyncram_3j72:auto_generated.address_a[5]
address_b[0] => altsyncram_3j72:auto_generated.address_b[0]
address_b[1] => altsyncram_3j72:auto_generated.address_b[1]
address_b[2] => altsyncram_3j72:auto_generated.address_b[2]
address_b[3] => altsyncram_3j72:auto_generated.address_b[3]
address_b[4] => altsyncram_3j72:auto_generated.address_b[4]
address_b[5] => altsyncram_3j72:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3j72:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_3j72:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_1tdp_rom_fft_110:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp_fft_110:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_3j72:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN


|fft_test|asj_fft_si_sose_so_b_fft_110:asj_fft_si_sose_so_b_fft_110_inst|asj_fft_tdl_bit_fft_110:\no_del_input_blk:delay_next_block
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
data_in => tdl_arr[0].DATAIN


