

================================================================
== Vitis HLS Report for 'pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_37_3'
================================================================
* Date:           Wed Feb 25 16:06:04 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        unet_pvm_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.546 ns|     0.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       35|       35|  0.175 us|  0.175 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_3  |       33|       33|         3|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     275|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|     153|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      85|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      85|     473|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+-----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +---------------------------+-----------------------+---------+----+---+-----+-----+
    |mul_18s_18s_36_1_1_U48     |mul_18s_18s_36_1_1     |        0|   1|  0|    5|    0|
    |sparsemux_65_5_18_1_1_U47  |sparsemux_65_5_18_1_1  |        0|   0|  0|  148|    0|
    +---------------------------+-----------------------+---------+----+---+-----+-----+
    |Total                      |                       |        0|   1|  0|  153|    0|
    +---------------------------+-----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln37_fu_444_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln40_fu_691_p2       |         +|   0|  0|  43|          36|          36|
    |var_2_fu_725_p2          |         +|   0|  0|  25|          18|          18|
    |sub_ln39_fu_594_p2       |         -|   0|  0|  26|          19|          19|
    |and_ln39_fu_626_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln40_1_fu_811_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln40_2_fu_825_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln40_3_fu_849_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln40_4_fu_855_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln40_5_fu_873_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln40_fu_745_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln37_fu_438_p2      |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln40_1_fu_785_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln40_2_fu_791_p2    |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln40_fu_769_p2      |      icmp|   0|  0|  14|           7|           2|
    |or_ln40_1_fu_887_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln40_2_fu_861_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln40_fu_837_p2        |        or|   0|  0|   2|           1|           1|
    |diff_1_fu_646_p3         |    select|   0|  0|  17|           1|          18|
    |select_ln39_fu_638_p3    |    select|   0|  0|  18|           1|          17|
    |select_ln40_1_fu_817_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln40_2_fu_879_p3  |    select|   0|  0|  18|           1|          17|
    |select_ln40_fu_797_p3    |    select|   0|  0|   2|           1|           1|
    |var_3_fu_893_p3          |    select|   0|  0|  17|           1|          18|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln39_1_fu_632_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln39_fu_620_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln40_1_fu_805_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln40_2_fu_831_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln40_3_fu_843_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln40_4_fu_867_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln40_fu_739_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 275|         132|         183|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_1     |   9|          2|    6|         12|
    |c_fu_212                 |   9|          2|    6|         12|
    |var_fu_208               |   9|          2|   18|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   32|         64|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |c_fu_212                          |   6|   0|    6|          0|
    |diff_1_reg_929                    |  18|   0|   18|          0|
    |icmp_ln37_reg_925                 |   1|   0|    1|          0|
    |mul_ln40_reg_934                  |  36|   0|   36|          0|
    |tmp_63_reg_939                    |   1|   0|    1|          0|
    |var_fu_208                        |  18|   0|   18|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  85|   0|   85|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  pvm_split_and_norm<config_enc5>_Pipeline_VITIS_LOOP_37_3|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  pvm_split_and_norm<config_enc5>_Pipeline_VITIS_LOOP_37_3|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  pvm_split_and_norm<config_enc5>_Pipeline_VITIS_LOOP_37_3|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  pvm_split_and_norm<config_enc5>_Pipeline_VITIS_LOOP_37_3|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  pvm_split_and_norm<config_enc5>_Pipeline_VITIS_LOOP_37_3|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  pvm_split_and_norm<config_enc5>_Pipeline_VITIS_LOOP_37_3|  return value|
|x_reload          |   in|   18|     ap_none|                                                  x_reload|        scalar|
|x_1_reload        |   in|   18|     ap_none|                                                x_1_reload|        scalar|
|x_2_reload        |   in|   18|     ap_none|                                                x_2_reload|        scalar|
|x_3_reload        |   in|   18|     ap_none|                                                x_3_reload|        scalar|
|x_4_reload        |   in|   18|     ap_none|                                                x_4_reload|        scalar|
|x_5_reload        |   in|   18|     ap_none|                                                x_5_reload|        scalar|
|x_6_reload        |   in|   18|     ap_none|                                                x_6_reload|        scalar|
|x_7_reload        |   in|   18|     ap_none|                                                x_7_reload|        scalar|
|x_8_reload        |   in|   18|     ap_none|                                                x_8_reload|        scalar|
|x_9_reload        |   in|   18|     ap_none|                                                x_9_reload|        scalar|
|x_10_reload       |   in|   18|     ap_none|                                               x_10_reload|        scalar|
|x_11_reload       |   in|   18|     ap_none|                                               x_11_reload|        scalar|
|x_12_reload       |   in|   18|     ap_none|                                               x_12_reload|        scalar|
|x_13_reload       |   in|   18|     ap_none|                                               x_13_reload|        scalar|
|x_14_reload       |   in|   18|     ap_none|                                               x_14_reload|        scalar|
|x_15_reload       |   in|   18|     ap_none|                                               x_15_reload|        scalar|
|x_16_reload       |   in|   18|     ap_none|                                               x_16_reload|        scalar|
|x_17_reload       |   in|   18|     ap_none|                                               x_17_reload|        scalar|
|x_18_reload       |   in|   18|     ap_none|                                               x_18_reload|        scalar|
|x_19_reload       |   in|   18|     ap_none|                                               x_19_reload|        scalar|
|x_20_reload       |   in|   18|     ap_none|                                               x_20_reload|        scalar|
|x_21_reload       |   in|   18|     ap_none|                                               x_21_reload|        scalar|
|x_22_reload       |   in|   18|     ap_none|                                               x_22_reload|        scalar|
|x_23_reload       |   in|   18|     ap_none|                                               x_23_reload|        scalar|
|x_24_reload       |   in|   18|     ap_none|                                               x_24_reload|        scalar|
|x_25_reload       |   in|   18|     ap_none|                                               x_25_reload|        scalar|
|x_26_reload       |   in|   18|     ap_none|                                               x_26_reload|        scalar|
|x_27_reload       |   in|   18|     ap_none|                                               x_27_reload|        scalar|
|x_28_reload       |   in|   18|     ap_none|                                               x_28_reload|        scalar|
|x_29_reload       |   in|   18|     ap_none|                                               x_29_reload|        scalar|
|x_30_reload       |   in|   18|     ap_none|                                               x_30_reload|        scalar|
|x_31_reload       |   in|   18|     ap_none|                                               x_31_reload|        scalar|
|conv_i_i16_i691   |   in|   18|     ap_none|                                           conv_i_i16_i691|        scalar|
|var_1_out         |  out|   18|      ap_vld|                                                 var_1_out|       pointer|
|var_1_out_ap_vld  |  out|    1|      ap_vld|                                                 var_1_out|       pointer|
+------------------+-----+-----+------------+----------------------------------------------------------+--------------+

