#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Nov  2 16:23:26 2016
# Process ID: 28278
# Current directory: /home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.runs/impl_1
# Command line: vivado -log hdmi_vga_vision_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source hdmi_vga_vision_wrapper.tcl -notrace
# Log file: /home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.runs/impl_1/hdmi_vga_vision_wrapper.vdi
# Journal file: /home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source hdmi_vga_vision_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 261 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_vga_vision_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_vga_vision_i/dvi2rgb_0/U0'
Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0_board.xdc] for cell 'hdmi_vga_vision_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0_board.xdc] for cell 'hdmi_vga_vision_i/clk_wiz_0/inst'
Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.xdc] for cell 'hdmi_vga_vision_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1756.648 ; gain = 484.523 ; free physical = 17405 ; free virtual = 29984
Finished Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_clk_wiz_0_0/hdmi_vga_vision_clk_wiz_0_0.xdc] for cell 'hdmi_vga_vision_i/clk_wiz_0/inst'
Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_processing_system7_0_0/hdmi_vga_vision_processing_system7_0_0.xdc] for cell 'hdmi_vga_vision_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_processing_system7_0_0/hdmi_vga_vision_processing_system7_0_0.xdc] for cell 'hdmi_vga_vision_i/processing_system7_0/inst'
Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_rst_processing_system7_0_100M_0/hdmi_vga_vision_rst_processing_system7_0_100M_0_board.xdc] for cell 'hdmi_vga_vision_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_rst_processing_system7_0_100M_0/hdmi_vga_vision_rst_processing_system7_0_100M_0_board.xdc] for cell 'hdmi_vga_vision_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_rst_processing_system7_0_100M_0/hdmi_vga_vision_rst_processing_system7_0_100M_0.xdc] for cell 'hdmi_vga_vision_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_rst_processing_system7_0_100M_0/hdmi_vga_vision_rst_processing_system7_0_100M_0.xdc] for cell 'hdmi_vga_vision_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_axi_vdma_0_0/hdmi_vga_vision_axi_vdma_0_0.xdc] for cell 'hdmi_vga_vision_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_axi_vdma_0_0/hdmi_vga_vision_axi_vdma_0_0.xdc] for cell 'hdmi_vga_vision_i/axi_vdma_0/U0'
Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/constrs_1/imports/Downloads/ZYBO_Master.xdc]
Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_vid_in_axi4s_0_0/hdmi_vga_vision_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_vid_in_axi4s_0_0/hdmi_vga_vision_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_vid_in_axi4s_0/inst'
Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_tc_0_0/hdmi_vga_vision_v_tc_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_tc_0/U0'
INFO: [Timing 38-2] Deriving generated clocks [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_tc_0_0/hdmi_vga_vision_v_tc_0_0_clocks.xdc:2]
Finished Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_tc_0_0/hdmi_vga_vision_v_tc_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_tc_0/U0'
Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_axi4s_vid_out_0_0/hdmi_vga_vision_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_v_axi4s_vid_out_0_0/hdmi_vga_vision_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_axi_vdma_0_0/hdmi_vga_vision_axi_vdma_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_axi_vdma_0_0/hdmi_vga_vision_axi_vdma_0_0_clocks.xdc] for cell 'hdmi_vga_vision_i/axi_vdma_0/U0'
Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_auto_us_0/hdmi_vga_vision_auto_us_0_clocks.xdc] for cell 'hdmi_vga_vision_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga_vision/ip/hdmi_vga_vision_auto_us_0/hdmi_vga_vision_auto_us_0_clocks.xdc] for cell 'hdmi_vga_vision_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1765.648 ; gain = 851.594 ; free physical = 17422 ; free virtual = 29976
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -307 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1837.684 ; gain = 64.031 ; free physical = 17417 ; free virtual = 29972
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 22cba38e8

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c2cfe040

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1837.684 ; gain = 0.000 ; free physical = 17415 ; free virtual = 29970

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 527 cells.
Phase 2 Constant Propagation | Checksum: 146829082

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1837.684 ; gain = 0.000 ; free physical = 17413 ; free virtual = 29968

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2462 unconnected nets.
INFO: [Opt 31-11] Eliminated 1683 unconnected cells.
Phase 3 Sweep | Checksum: 2b28dc38e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1837.684 ; gain = 0.000 ; free physical = 17413 ; free virtual = 29968

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1837.684 ; gain = 0.000 ; free physical = 17413 ; free virtual = 29968
Ending Logic Optimization Task | Checksum: 2b28dc38e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1837.684 ; gain = 0.000 ; free physical = 17413 ; free virtual = 29968

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 197cd78c0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2037.859 ; gain = 0.000 ; free physical = 17276 ; free virtual = 29831
Ending Power Optimization Task | Checksum: 197cd78c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2037.859 ; gain = 200.176 ; free physical = 17275 ; free virtual = 29830
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2037.859 ; gain = 272.211 ; free physical = 17275 ; free virtual = 29830
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2037.859 ; gain = 0.000 ; free physical = 17273 ; free virtual = 29831
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.runs/impl_1/hdmi_vga_vision_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -307 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2037.859 ; gain = 0.000 ; free physical = 17303 ; free virtual = 29860
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2037.859 ; gain = 0.000 ; free physical = 17302 ; free virtual = 29859

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: e15b47f6

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2037.859 ; gain = 0.000 ; free physical = 17302 ; free virtual = 29859
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: e15b47f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2037.859 ; gain = 0.000 ; free physical = 17306 ; free virtual = 29863

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: e15b47f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2037.859 ; gain = 0.000 ; free physical = 17306 ; free virtual = 29863

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 5d6ba10e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2037.859 ; gain = 0.000 ; free physical = 17306 ; free virtual = 29863
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 98aa90dd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2037.859 ; gain = 0.000 ; free physical = 17306 ; free virtual = 29863

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 10c437847

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2037.859 ; gain = 0.000 ; free physical = 17305 ; free virtual = 29862
Phase 1.2.1 Place Init Design | Checksum: ccbe8990

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2037.859 ; gain = 0.000 ; free physical = 17296 ; free virtual = 29853
Phase 1.2 Build Placer Netlist Model | Checksum: ccbe8990

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2037.859 ; gain = 0.000 ; free physical = 17296 ; free virtual = 29853

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: ccbe8990

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2037.859 ; gain = 0.000 ; free physical = 17296 ; free virtual = 29853
Phase 1.3 Constrain Clocks/Macros | Checksum: ccbe8990

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2037.859 ; gain = 0.000 ; free physical = 17296 ; free virtual = 29853
Phase 1 Placer Initialization | Checksum: ccbe8990

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2037.859 ; gain = 0.000 ; free physical = 17296 ; free virtual = 29853

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 10850fd55

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17283 ; free virtual = 29840

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10850fd55

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17283 ; free virtual = 29840

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f23045ab

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17283 ; free virtual = 29840

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12aa00eb5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17283 ; free virtual = 29840

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 12aa00eb5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17283 ; free virtual = 29840

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: b5b57d7e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17282 ; free virtual = 29840

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: b5b57d7e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17282 ; free virtual = 29840

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1256e22d0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17267 ; free virtual = 29825
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1256e22d0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17267 ; free virtual = 29825

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1256e22d0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17267 ; free virtual = 29825

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1256e22d0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17267 ; free virtual = 29825
Phase 3.7 Small Shape Detail Placement | Checksum: 1256e22d0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17267 ; free virtual = 29825

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1b743b778

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17267 ; free virtual = 29825
Phase 3 Detail Placement | Checksum: 1b743b778

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17267 ; free virtual = 29825

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1ab519de6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17268 ; free virtual = 29825

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1ab519de6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17267 ; free virtual = 29825

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1ab519de6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17267 ; free virtual = 29825

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 199bc219a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17267 ; free virtual = 29825
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 199bc219a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17267 ; free virtual = 29825
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 199bc219a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17268 ; free virtual = 29825

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.194. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 181383152

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17258 ; free virtual = 29816
Phase 4.1.3 Post Placement Optimization | Checksum: 181383152

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17256 ; free virtual = 29814
Phase 4.1 Post Commit Optimization | Checksum: 181383152

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17255 ; free virtual = 29814

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 181383152

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17255 ; free virtual = 29814

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 181383152

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17255 ; free virtual = 29814

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 181383152

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17255 ; free virtual = 29814
Phase 4.4 Placer Reporting | Checksum: 181383152

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17255 ; free virtual = 29814

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 18440e683

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17255 ; free virtual = 29814
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18440e683

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17255 ; free virtual = 29814
Ending Placer Task | Checksum: 15c73ef8b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17255 ; free virtual = 29814
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2061.895 ; gain = 24.035 ; free physical = 17257 ; free virtual = 29814
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17241 ; free virtual = 29813
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17255 ; free virtual = 29816
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17254 ; free virtual = 29816
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17255 ; free virtual = 29816
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -307 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 42 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: aeb685d8 ConstDB: 0 ShapeSum: adbd69b3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1012c6c87

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17208 ; free virtual = 29770

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1012c6c87

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17206 ; free virtual = 29767

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1012c6c87

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17187 ; free virtual = 29748
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1998aac8e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17187 ; free virtual = 29748
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.131  | TNS=0.000  | WHS=-0.652 | THS=-174.295|

Phase 2 Router Initialization | Checksum: 186bac24f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17187 ; free virtual = 29748

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14dd3dc69

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17186 ; free virtual = 29747

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 801
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 69a102bd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17185 ; free virtual = 29745
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.109  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 137549faa

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17185 ; free virtual = 29745

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 97c58039

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17185 ; free virtual = 29745
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.107  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 97c58039

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17185 ; free virtual = 29745
Phase 4 Rip-up And Reroute | Checksum: 97c58039

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17185 ; free virtual = 29745

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c88e7da2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17185 ; free virtual = 29745
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.244  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: c88e7da2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17185 ; free virtual = 29745

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c88e7da2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17185 ; free virtual = 29745
Phase 5 Delay and Skew Optimization | Checksum: c88e7da2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17185 ; free virtual = 29745

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1111c06ea

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17185 ; free virtual = 29745
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.244  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 96da3efb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17185 ; free virtual = 29745

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.95988 %
  Global Horizontal Routing Utilization  = 4.90947 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 119735149

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17185 ; free virtual = 29745

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 119735149

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17185 ; free virtual = 29745

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: dc4e218c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17186 ; free virtual = 29746

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.244  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: dc4e218c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17186 ; free virtual = 29746
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17186 ; free virtual = 29746

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17186 ; free virtual = 29746
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 17166 ; free virtual = 29744
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tomasz/fpga_zynq/zybo/base_designs/hdmi_zybo_vga_axis_ps_vdma/hdmi_vga_zybo.runs/impl_1/hdmi_vga_vision_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Nov  2 16:24:44 2016...
