$date
2025-12-28T12:58+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module AXI4LiteTest_Anon $end
 $var wire 1 / reset $end
 $var wire 1 5 slave $end
 $var wire 1 C clock $end
 $var wire 1 F io_done $end
 $var wire 1 K master $end
  $scope module slave $end
   $var wire 1 ! io_channels_write_data_channel_WREADY $end
   $var wire 1 " io_channels_write_address_channel_AWVALID $end
   $var wire 1 # ARREADY $end
   $var wire 1 & io_channels_write_data_channel_WVALID $end
   $var wire 1 ( io_channels_write_address_channel_AWREADY $end
   $var wire 1 ) io_channels_read_data_channel_RVALID $end
   $var wire 1 . io_channels_read_data_channel_RREADY $end
   $var wire 1 0 reset $end
   $var wire 1 6 clock $end
   $var wire 1 8 io_bundle_read_valid $end
   $var wire 1 9 RVALID $end
   $var wire 1 ; WREADY $end
   $var wire 1 = BVALID $end
   $var wire 1 ? io_channels_write_response_channel_BREADY $end
   $var wire 1 @ io_channels_read_address_channel_ARVALID $end
   $var wire 1 A AWREADY $end
   $var wire 1 D io_channels_write_response_channel_BVALID $end
   $var wire 1 G io_channels_read_address_channel_ARREADY $end
   $var wire 3 L state $end
  $upscope $end
  $scope module master $end
   $var wire 1 $ ARVALID $end
   $var wire 1 % io_channels_read_data_channel_RVALID $end
   $var wire 1 ' io_channels_write_address_channel_AWREADY $end
   $var wire 1 * RREADY $end
   $var wire 1 + io_bundle_read $end
   $var wire 1 , io_channels_read_address_channel_ARVALID $end
   $var wire 1 - io_channels_read_address_channel_ARREADY $end
   $var wire 1 1 io_channels_write_address_channel_AWVALID $end
   $var wire 1 2 io_bundle_write $end
   $var wire 1 3 io_channels_write_response_channel_BREADY $end
   $var wire 1 4 clock $end
   $var wire 1 7 reset $end
   $var wire 1 : io_bundle_write_valid $end
   $var wire 1 < io_channels_write_data_channel_WREADY $end
   $var wire 1 > BREADY $end
   $var wire 1 B io_channels_write_data_channel_WVALID $end
   $var wire 3 E state $end
   $var wire 1 H WVALID $end
   $var wire 1 I io_channels_read_data_channel_RREADY $end
   $var wire 1 J AWVALID $end
   $var wire 1 M write_valid $end
   $var wire 1 N io_channels_write_response_channel_BVALID $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
00
01
02
03
04
05
b000 E
06
07
08
09
0:
0;
0<
0=
0>
b000 L
0?
0@
0A
0B
0C
0D
0F
0G
0H
0I
0J
0K
0M
0N
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
$end
#0
10
12
17
1/
#1
1C
14
16
#6
00
0C
04
06
07
0/
#11
11
1"
1B
1C
14
b100 E
1&
16
1H
1J
#16
0C
04
06
#21
1A
1C
14
16
1'
1(
b011 L
#26
0C
04
06
#31
1!
0A
0"
1C
0'
0(
0J
b100 L
01
14
16
1;
1<
#36
0C
04
06
#41
0!
0B
1C
b101 E
0&
0H
b101 L
13
14
16
0;
0<
1>
1?
#46
0C
04
06
#51
1C
14
1D
16
1=
1N
#56
0C
04
06
#61
1C
0D
b000 E
1F
b000 L
1M
0N
03
14
16
1:
0=
0>
0?
#66
0C
04
06
