-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Aug 19 17:09:59 EDT 2021                        

Solution Settings: inPlaceNTT_DIT_precomp.v5
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
    $PROJECT_HOME/src/ntt_tb.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT_precomp/core                      84  180438     180443            0  0        ? 
    Design Total:                                     84  180438     180443            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    --------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                            
    BLOCK_1R1W_RBW_rport(7,9,64,512,512,64,1)          0.000     0.000      0.000            0.000   1.510          1           0 
    BLOCK_1R1W_RBW_rport(8,9,64,512,512,64,1)          0.000     0.000      0.000            0.000   1.510          1           0 
    BLOCK_1R1W_RBW_rwport(5,9,64,512,512,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(6,9,64,512,512,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(7,9,64,512,512,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1)         0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(5,9,64,512,512,64,1)      0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(6,9,64,512,512,64,1)      0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(7,9,64,512,512,64,1)      0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(8,9,64,512,512,64,1)      0.000     0.000      0.000            0.000   0.100          1           0 
    [Lib: ccs_ioport]                                                                                                             
    ccs_in(2,64)                                       0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(3,64)                                       0.000     0.000      0.000            0.000   0.000          1           0 
    [Lib: mgc_Xilinx-VIRTEX-uplus-3_beh]                                                                                          
    mgc_add(10,0,10,0,10)                             10.000     0.000     10.000            9.000   0.558          1           1 
    mgc_add(10,0,10,0,11)                             10.000     0.000     10.000            9.000   0.558          0           1 
    mgc_add(10,0,9,0,10)                              10.000     0.000     10.000            9.000   0.558          2           2 
    mgc_add(22,0,1,1,23)                              22.000     0.000     22.000           21.000   0.606          1           0 
    mgc_add(3,0,3,0,3)                                 3.000     0.000      3.000            2.000   0.250          1           0 
    mgc_add(32,0,10,0,32)                             32.000     0.000     32.000           31.000   0.646          1           0 
    mgc_add(4,0,2,1,4)                                 4.000     0.000      4.000            3.000   0.250          1           0 
    mgc_add(4,0,4,0,4)                                 4.000     0.000      4.000            3.000   0.250          1           1 
    mgc_add(64,0,64,0,64)                             64.000     0.000     64.000           63.000   0.774         10           3 
    mgc_add(8,0,2,0,9)                                 8.000     0.000      8.000            7.000   0.550          0           1 
    mgc_add(8,0,2,1,9)                                 8.000     0.000      8.000            7.000   0.550          1           0 
    mgc_add(9,0,8,0,9)                                 9.000     0.000      9.000            8.000   0.554          1           0 
    mgc_add3(10,0,9,0,10,0,11)                        10.000     0.000     10.000            9.000   0.835          0           2 
    mgc_add3(10,0,9,0,9,0,10)                         10.000     0.000     10.000            9.000   0.835          2           2 
    mgc_add3(11,0,9,0,10,0,11)                        11.000     0.000     11.000           10.000   0.839          2           0 
    mgc_and(1,2)                                       1.000     0.000      1.000            0.000   0.266          0          35 
    mgc_and(1,3)                                       1.000     0.000      1.000            0.000   0.266          0          11 
    mgc_and(1,4)                                       1.000     0.000      1.000            0.000   0.266          0           6 
    mgc_and(1,5)                                       1.000     0.000      1.000            0.000   0.266          0           1 
    mgc_and(1,6)                                       1.000     0.000      1.000            0.000   0.266          0           2 
    mgc_and(1,7)                                       2.000     0.000      2.000            0.000   0.532          0           1 
    mgc_and(10,2)                                     10.000     0.000     10.000            0.000   0.266          0           1 
    mgc_and(8,2)                                       8.000     0.000      8.000            0.000   0.266          0           1 
    mgc_mul(64,0,64,0,64)                           6670.000    10.000      0.000            0.000  12.542          1           1 
    mgc_mul(9,0,10,0,10)                             667.000     1.000      0.000            0.000   2.070          1           1 
    mgc_mux(1,1,2)                                     1.000     0.000      1.000            0.000   0.266          0          54 
    mgc_mux(10,1,2)                                   10.000     0.000     10.000            0.000   0.266          0           3 
    mgc_mux(4,1,2)                                     4.000     0.000      4.000            0.000   0.266          0           2 
    mgc_mux(64,1,2)                                   64.000     0.000     64.000            0.000   0.532         11           5 
    mgc_mux(8,1,2)                                     8.000     0.000      8.000            0.000   0.266          0           1 
    mgc_mux(9,1,2)                                     9.000     0.000      9.000            0.000   0.266          0           2 
    mgc_mux1hot(10,3)                                 14.463     0.000     14.463            0.000   0.266          0           1 
    mgc_mux1hot(4,3)                                   5.785     0.000      5.785            0.000   0.266          0           1 
    mgc_mux1hot(64,7)                                190.875     0.000    190.875            0.000   0.782          0           1 
    mgc_mux1hot(9,4)                                  16.473     0.000     16.473            0.000   0.782          0           2 
    mgc_nand(1,2)                                      1.000     0.000      1.000            0.000   0.266          0           4 
    mgc_nand(1,3)                                      1.000     0.000      1.000            0.000   0.266          0           2 
    mgc_nor(1,2)                                       1.000     0.000      1.000            0.000   0.266          0          10 
    mgc_nor(1,3)                                       1.000     0.000      1.000            0.000   0.266          0          12 
    mgc_nor(1,4)                                       1.000     0.000      1.000            0.000   0.266          0           2 
    mgc_nor(1,5)                                       1.000     0.000      1.000            0.000   0.266          0           1 
    mgc_nor(1,6)                                       1.000     0.000      1.000            0.000   0.266          0           2 
    mgc_nor(1,7)                                       2.000     0.000      2.000            0.000   0.532          0           1 
    mgc_not(1)                                         0.000     0.000      0.000            0.000   0.000          0          86 
    mgc_not(4)                                         0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(64)                                        0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(9)                                         0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_or(1,2)                                        1.000     0.000      1.000            0.000   0.266          0          18 
    mgc_or(1,3)                                        1.000     0.000      1.000            0.000   0.266          0          10 
    mgc_or(1,4)                                        1.000     0.000      1.000            0.000   0.266          0           7 
    mgc_or(1,5)                                        1.000     0.000      1.000            0.000   0.266          0           2 
    mgc_reg_pos(1,0,0,0,0,1,1)                         0.000     0.000      0.000            0.000   0.103          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                         0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                        0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(10,0,0,1,1,0,0)                        0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(10,0,0,1,1,1,1)                        0.000     0.000      0.000            0.000   0.103          0           5 
    mgc_reg_pos(4,0,0,0,0,0,0)                         0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(4,0,0,0,0,1,1)                         0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_reg_pos(64,0,0,0,0,0,0)                        0.000     0.000      0.000            0.000   0.103          0           2 
    mgc_reg_pos(64,0,0,0,0,1,1)                        0.000     0.000      0.000            0.000   0.103          0           8 
    mgc_reg_pos(8,0,0,0,0,1,1)                         0.000     0.000      0.000            0.000   0.103          0           2 
    mgc_reg_pos(9,0,0,0,0,1,1)                         0.000     0.000      0.000            0.000   0.103          0           1 
    mgc_rem(65,65,1)                                5859.682     0.000   5859.682            0.000 232.146          1           1 
    mgc_shift_l(1,0,4,10)                              8.738     0.000      8.738            0.000   0.266          1           1 
    [Lib: mgc_ioport]                                                                                                             
    mgc_io_sync(0)                                     0.000     0.000      0.000            0.000   0.000          6           6 
                                                                                                                                  
    TOTAL AREA (After Assignment):                 14318.490    11.000   6981.000          271.000                                
    
  Area Scores
                       Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ---------------- ----------------
    Total Area Score:   14703.4          28067.4          14322.5        
    Total Reg:              0.0              0.0              0.0        
                                                                         
    DataPath:           14703.4 (100%)   28063.4 (100%)   14318.5 (100%) 
      MUX:                704.0   (5%)    1028.5   (4%)     682.1   (5%) 
      FUNC:             13999.4  (95%)   26886.9  (96%)   13489.4  (94%) 
      LOGIC:                0.0            148.0   (1%)     147.0   (1%) 
      BUFFER:               0.0              0.0              0.0        
      MEM:                  0.0              0.0              0.0        
      ROM:                  0.0              0.0              0.0        
      REG:                  0.0              0.0              0.0        
                                                                         
    
    FSM:                    0.0              4.0   (0%)       4.0   (0%) 
      FSM-REG:              0.0              0.0              0.0        
      FSM-COMB:             0.0              4.0 (100%)       4.0 (100%) 
                                                                         
    
  Register-to-Variable Mappings
    Register                                  Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP-1:acc#5.psp                             64         Y           Y      COMP_LOOP-1:acc#5.psp                                 
    COMP_LOOP-1:acc#8.itm                             64         Y           Y      COMP_LOOP-1:acc#8.itm                                 
    COMP_LOOP-1:modulo:result:rem:cmp.a(63:0)         64                            COMP_LOOP-1:modulo:result:rem:cmp.a(63:0)             
    COMP_LOOP-1:modulo:result:rem:cmp.b(63:0)         64                            COMP_LOOP-1:modulo:result:rem:cmp.b(63:0)             
    COMP_LOOP-1:mul.psp                               64         Y           Y      COMP_LOOP-1:mul.psp                                   
                                                                                    COMP_LOOP-2:mul.psp                                   
    COMP_LOOP-2:acc#5.psp                             64         Y           Y      COMP_LOOP-2:acc#5.psp                                 
    COMP_LOOP-2:acc#8.itm                             64         Y           Y      COMP_LOOP-2:acc#8.itm                                 
    COMP_LOOP:tmp:mux.itm                             64         Y           Y      COMP_LOOP:tmp:mux.itm                                 
    p.sva                                             64         Y           Y      p.sva                                                 
    tmp#2.lpi#4.dfm                                   64         Y           Y      tmp#2.lpi#4.dfm                                       
                                                                                    tmp.lpi#4.dfm                                         
    COMP_LOOP-1:slc()(31-1).idiv.sva                  10         Y           Y      COMP_LOOP-1:slc()(31-1).idiv.sva                      
    COMP_LOOP-2:acc#10.idiv.sva                       10         Y           Y      COMP_LOOP-2:acc#10.idiv.sva                           
    COMP_LOOP-2:slc()(31-1).idiv.sva                  10         Y           Y      COMP_LOOP-2:slc()(31-1).idiv.sva                      
    COMP_LOOP-2:tmp:lshift.itm                        10                            COMP_LOOP-2:tmp:lshift.itm                            
                                                                                    COMP_LOOP-2:tmp:mul.idiv.sva                          
                                                                                    COMP_LOOP-1:acc#10.idiv.sva                           
    COMP_LOOP:acc#1.cse.sva                           10         Y           Y      COMP_LOOP:acc#1.cse.sva                               
    STAGE_LOOP:lshift.psp.sva                         10         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j.sva(9:0)                               10         Y           Y      VEC_LOOP:j.sva(9:0)                                   
    COMP_LOOP:acc.psp.sva                              9         Y           Y      COMP_LOOP:acc.psp.sva                                 
    COMP_LOOP:k(9:1).sva(7:0)                          8         Y           Y      COMP_LOOP:k(9:1).sva(7:0)                             
    reg(COMP_LOOP:k(9:1)).ftd                          8         Y           Y      reg(COMP_LOOP:k(9:1)).ftd                             
    COMP_LOOP-1:tmp:acc.cse.sva                        4                            COMP_LOOP-1:tmp:acc.cse.sva                           
    STAGE_LOOP:i(3:0).sva                              4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    COMP_LOOP-1:slc(COMP_LOOP:acc)(9).itm              1         Y           Y      COMP_LOOP-1:slc(COMP_LOOP:acc)(9).itm                 
    COMP_LOOP-2:slc(COMP_LOOP:acc)(9).itm              1         Y           Y      COMP_LOOP-2:slc(COMP_LOOP:acc)(9).itm                 
    reg(vec:rsc.triosy(0)(1):obj.ld).cse               1                            reg(vec:rsc.triosy(0)(1):obj.ld).cse                  
                                                                                                                                          
    Total:                                           746            603         603 (Total Gating Ratio: 0.81, CG Opt Gating Ratio: 0.81) 
    
  Timing Report
    Critical Path
      Max Delay:  15.365648999999998
      Slack:      4.634351000000002
      
      Path                                                                                                           Startpoint                                                                 Endpoint                                                                   Delay   Slack   
      -------------------------------------------------------------------------------------------------------------- -------------------------------------------------------------------------- -------------------------------------------------------------------------- ------- -------
      1                                                                                                              inPlaceNTT_DIT_precomp/twiddle:rsc(0)(0).q                                 inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0)) 15.3656 4.6344  
                                                                                                                                                                                                                                                                                           
        Instance                                                                                                     Component                                                                                                                                             Delta   Delay   
        --------                                                                                                     ---------                                                                                                                                             -----   -----   
        inPlaceNTT_DIT_precomp/twiddle:rsc(0)(0).q                                                                                                                                                                                                                         1.5100  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,9,64,512,512,64,1)gen/q                                                                                                                                                                                  0.0000  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,9,64,512,512,64,1)gen/COMP_LOOP:tmp:wrs(q_d)(63-0)                                                                                                                                                       0.0000  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,9,64,512,512,64,1)gen/q_d                                                                                                                                                                                0.0000  1.5100  
        inPlaceNTT_DIT_precomp/twiddle:rsc(0)(0)i.q_d                                                                                                                                                                                                                      0.0000  1.5100  
        inPlaceNTT_DIT_precomp:core/twiddle:rsc(0)(0)i.q_d                                                                                                                                                                                                                 0.0000  1.5100  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#41                                                                 mgc_mux_64_1_2                                                                                                                                        0.5321  2.0421  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#41.itm                                                                                                                                                                                                                   0.0000  2.0421  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mul:rg                                                               mgc_mul_64_0_64_0_64                                                                                                                                  12.5415 14.5836 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                                                                                                0.0000  14.5836 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h#4                                                                mgc_mux1hot_64_7                                                                                                                                      0.7821  15.3656 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h#4.itm                                                                                                                                                                                                                  0.0000  15.3656 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0))                                   mgc_reg_pos_64_0_0_0_0_0_0                                                                                                                            0.0000  15.3656 
                                                                                                                                                                                                                                                                                           
      2                                                                                                              inPlaceNTT_DIT_precomp/vec:rsc(0)(0).q                                     inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0)) 15.3656 4.6344  
                                                                                                                                                                                                                                                                                           
        Instance                                                                                                     Component                                                                                                                                             Delta   Delay   
        --------                                                                                                     ---------                                                                                                                                             -----   -----   
        inPlaceNTT_DIT_precomp/vec:rsc(0)(0).q                                                                                                                                                                                                                             1.5100  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(5,9,64,512,512,64,1)gen/q                                                                                                                                                                                 0.0000  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(5,9,64,512,512,64,1)gen/COMP_LOOP:wrs(q_d)(63-0)                                                                                                                                                          0.0000  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(5,9,64,512,512,64,1)gen/q_d                                                                                                                                                                               0.0000  1.5100  
        inPlaceNTT_DIT_precomp/vec:rsc(0)(0)i.q_d                                                                                                                                                                                                                          0.0000  1.5100  
        inPlaceNTT_DIT_precomp:core/vec:rsc(0)(0)i.q_d                                                                                                                                                                                                                     0.0000  1.5100  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#42                                                                 mgc_mux_64_1_2                                                                                                                                        0.5321  2.0421  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#42.itm                                                                                                                                                                                                                   0.0000  2.0421  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mul:rg                                                               mgc_mul_64_0_64_0_64                                                                                                                                  12.5415 14.5836 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                                                                                                0.0000  14.5836 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h#4                                                                mgc_mux1hot_64_7                                                                                                                                      0.7821  15.3656 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h#4.itm                                                                                                                                                                                                                  0.0000  15.3656 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0))                                   mgc_reg_pos_64_0_0_0_0_0_0                                                                                                                            0.0000  15.3656 
                                                                                                                                                                                                                                                                                           
      3                                                                                                              inPlaceNTT_DIT_precomp/vec:rsc(0)(1).q                                     inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0)) 15.3656 4.6344  
                                                                                                                                                                                                                                                                                           
        Instance                                                                                                     Component                                                                                                                                             Delta   Delay   
        --------                                                                                                     ---------                                                                                                                                             -----   -----   
        inPlaceNTT_DIT_precomp/vec:rsc(0)(1).q                                                                                                                                                                                                                             1.5100  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(6,9,64,512,512,64,1)gen/q                                                                                                                                                                                 0.0000  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(6,9,64,512,512,64,1)gen/COMP_LOOP:wrs(q_d)(63-0)                                                                                                                                                          0.0000  1.5100  
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(6,9,64,512,512,64,1)gen/q_d                                                                                                                                                                               0.0000  1.5100  
        inPlaceNTT_DIT_precomp/vec:rsc(0)(1)i.q_d                                                                                                                                                                                                                          0.0000  1.5100  
        inPlaceNTT_DIT_precomp:core/vec:rsc(0)(1)i.q_d                                                                                                                                                                                                                     0.0000  1.5100  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#42                                                                 mgc_mux_64_1_2                                                                                                                                        0.5321  2.0421  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#42.itm                                                                                                                                                                                                                   0.0000  2.0421  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mul:rg                                                               mgc_mul_64_0_64_0_64                                                                                                                                  12.5415 14.5836 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                                                                                                0.0000  14.5836 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h#4                                                                mgc_mux1hot_64_7                                                                                                                                      0.7821  15.3656 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h#4.itm                                                                                                                                                                                                                  0.0000  15.3656 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0))                                   mgc_reg_pos_64_0_0_0_0_0_0                                                                                                                            0.0000  15.3656 
                                                                                                                                                                                                                                                                                           
      4                                                                                                              inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0)) inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0)) 15.1113 4.8887  
                                                                                                                                                                                                                                                                                           
        Instance                                                                                                     Component                                                                                                                                             Delta   Delay   
        --------                                                                                                     ---------                                                                                                                                             -----   -----   
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0))                                   mgc_reg_pos_64_0_0_0_0_0_0                                                                                                                            0.1026  0.1026  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:result:rem:cmp.a(63:0)                                                                                                                                                                                              0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exs                                                                                                                                                                                                                      0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm                                                                                                                                                                                                                  0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:result:rem:cmp                                                mgc_rem_65_65_1                                                                                                                                       12.1462 12.2488 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:result:rem:cmp.z                                                                                                                                                                                                    0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(COMP_LOOP-1:modulo:result:rem:cmp.z)(63-0)#1                                                                                                                                                                         0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(COMP_LOOP-1:modulo:result:rem:cmp.z)(63-0)#1.itm                                                                                                                                                                     0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:qelse:acc                                                     mgc_addc_64_0_64_0_64                                                                                                                                 0.7742  13.0230 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:qelse:acc.itm                                                                                                                                                                                                       0.0000  13.0230 
        inPlaceNTT_DIT_precomp:core/modulo:qelse:mux                                                                 mgc_mux_64_1_2                                                                                                                                        0.5321  13.5550 
        inPlaceNTT_DIT_precomp:core/vec:rsc(0)(0)i.d_d#1                                                                                                                                                                                                                   0.0000  13.5550 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:acc#5                                                                mgc_addc_64_0_64_0_64                                                                                                                                 0.7742  14.3292 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:acc#5.psp:mx0w2                                                                                                                                                                                                            0.0000  14.3292 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h#4                                                                mgc_mux1hot_64_7                                                                                                                                      0.7821  15.1113 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h#4.itm                                                                                                                                                                                                                  0.0000  15.1113 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0))                                   mgc_reg_pos_64_0_0_0_0_0_0                                                                                                                            0.0000  15.1113 
                                                                                                                                                                                                                                                                                           
      5                                                                                                              inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.b(63:0)) inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0)) 15.1113 4.8887  
                                                                                                                                                                                                                                                                                           
        Instance                                                                                                     Component                                                                                                                                             Delta   Delay   
        --------                                                                                                     ---------                                                                                                                                             -----   -----   
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.b(63:0))                                   mgc_reg_pos_64_0_0_0_0_0_0                                                                                                                            0.1026  0.1026  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:result:rem:cmp.b(63:0)                                                                                                                                                                                              0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exu                                                                                                                                                                                                                      0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm                                                                                                                                                                                                                  0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:result:rem:cmp                                                mgc_rem_65_65_1                                                                                                                                       12.1462 12.2488 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:result:rem:cmp.z                                                                                                                                                                                                    0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(COMP_LOOP-1:modulo:result:rem:cmp.z)(63-0)#1                                                                                                                                                                         0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(COMP_LOOP-1:modulo:result:rem:cmp.z)(63-0)#1.itm                                                                                                                                                                     0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:qelse:acc                                                     mgc_addc_64_0_64_0_64                                                                                                                                 0.7742  13.0230 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:qelse:acc.itm                                                                                                                                                                                                       0.0000  13.0230 
        inPlaceNTT_DIT_precomp:core/modulo:qelse:mux                                                                 mgc_mux_64_1_2                                                                                                                                        0.5321  13.5550 
        inPlaceNTT_DIT_precomp:core/vec:rsc(0)(0)i.d_d#1                                                                                                                                                                                                                   0.0000  13.5550 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:acc#5                                                                mgc_addc_64_0_64_0_64                                                                                                                                 0.7742  14.3292 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-2:acc#5.psp:mx0w2                                                                                                                                                                                                            0.0000  14.3292 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h#4                                                                mgc_mux1hot_64_7                                                                                                                                      0.7821  15.1113 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h#4.itm                                                                                                                                                                                                                  0.0000  15.1113 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0))                                   mgc_reg_pos_64_0_0_0_0_0_0                                                                                                                            0.0000  15.1113 
                                                                                                                                                                                                                                                                                           
      6                                                                                                              inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0)) inPlaceNTT_DIT_precomp/vec:rsc(0)(0).d                                     14.7250 5.2750  
                                                                                                                                                                                                                                                                                           
        Instance                                                                                                     Component                                                                                                                                             Delta   Delay   
        --------                                                                                                     ---------                                                                                                                                             -----   -----   
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0))                                   mgc_reg_pos_64_0_0_0_0_0_0                                                                                                                            0.1026  0.1026  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:result:rem:cmp.a(63:0)                                                                                                                                                                                              0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exs                                                                                                                                                                                                                      0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm                                                                                                                                                                                                                  0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:result:rem:cmp                                                mgc_rem_65_65_1                                                                                                                                       12.1462 12.2488 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:result:rem:cmp.z                                                                                                                                                                                                    0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(COMP_LOOP-1:modulo:result:rem:cmp.z)(63-0)#1                                                                                                                                                                         0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(COMP_LOOP-1:modulo:result:rem:cmp.z)(63-0)#1.itm                                                                                                                                                                     0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:qelse:acc                                                     mgc_addc_64_0_64_0_64                                                                                                                                 0.7742  13.0230 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:qelse:acc.itm                                                                                                                                                                                                       0.0000  13.0230 
        inPlaceNTT_DIT_precomp:core/modulo:qelse:mux                                                                 mgc_mux_64_1_2                                                                                                                                        0.5321  13.5550 
        inPlaceNTT_DIT_precomp:core/vec:rsc(0)(0)i.d_d#1                                                                                                                                                                                                                   0.0000  13.5550 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:asn(vec:rsc(0)(0)i.d_d.pff)                                                                                                                                                                                                  0.0000  13.5550 
        inPlaceNTT_DIT_precomp:core/vec:rsc(0)(0)i.d_d.pff                                                                                                                                                                                                                 0.0000  13.5550 
        inPlaceNTT_DIT_precomp/vec:rsc(0)(0)i.d_d.iff                                                                                                                                                                                                                      0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(5,9,64,512,512,64,1)gen/d_d                                                                                                                                                                               0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(5,9,64,512,512,64,1)gen/COMP_LOOP:slc(d_d)(63-0)                                                                                                                                                          0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(5,9,64,512,512,64,1)gen/COMP_LOOP:asn(d)                                                                                                                                                                  0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(5,9,64,512,512,64,1)gen/d                                                                                                                                                                                 0.0000  13.5550 
        inPlaceNTT_DIT_precomp/vec:rsc(0)(0).d                                                                                                                                                                                                                             1.1700  14.7250 
                                                                                                                                                                                                                                                                                           
      7                                                                                                              inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0)) inPlaceNTT_DIT_precomp/vec:rsc(0)(1).d                                     14.7250 5.2750  
                                                                                                                                                                                                                                                                                           
        Instance                                                                                                     Component                                                                                                                                             Delta   Delay   
        --------                                                                                                     ---------                                                                                                                                             -----   -----   
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0))                                   mgc_reg_pos_64_0_0_0_0_0_0                                                                                                                            0.1026  0.1026  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:result:rem:cmp.a(63:0)                                                                                                                                                                                              0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exs                                                                                                                                                                                                                      0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exs.itm                                                                                                                                                                                                                  0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:result:rem:cmp                                                mgc_rem_65_65_1                                                                                                                                       12.1462 12.2488 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:result:rem:cmp.z                                                                                                                                                                                                    0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(COMP_LOOP-1:modulo:result:rem:cmp.z)(63-0)#1                                                                                                                                                                         0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(COMP_LOOP-1:modulo:result:rem:cmp.z)(63-0)#1.itm                                                                                                                                                                     0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:qelse:acc                                                     mgc_addc_64_0_64_0_64                                                                                                                                 0.7742  13.0230 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:qelse:acc.itm                                                                                                                                                                                                       0.0000  13.0230 
        inPlaceNTT_DIT_precomp:core/modulo:qelse:mux                                                                 mgc_mux_64_1_2                                                                                                                                        0.5321  13.5550 
        inPlaceNTT_DIT_precomp:core/vec:rsc(0)(0)i.d_d#1                                                                                                                                                                                                                   0.0000  13.5550 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:asn(vec:rsc(0)(0)i.d_d.pff)                                                                                                                                                                                                  0.0000  13.5550 
        inPlaceNTT_DIT_precomp:core/vec:rsc(0)(0)i.d_d.pff                                                                                                                                                                                                                 0.0000  13.5550 
        inPlaceNTT_DIT_precomp/vec:rsc(0)(0)i.d_d.iff                                                                                                                                                                                                                      0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(6,9,64,512,512,64,1)gen/d_d                                                                                                                                                                               0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(6,9,64,512,512,64,1)gen/COMP_LOOP:slc(d_d)(63-0)                                                                                                                                                          0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(6,9,64,512,512,64,1)gen/COMP_LOOP:asn(d)                                                                                                                                                                  0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(6,9,64,512,512,64,1)gen/d                                                                                                                                                                                 0.0000  13.5550 
        inPlaceNTT_DIT_precomp/vec:rsc(0)(1).d                                                                                                                                                                                                                             1.1700  14.7250 
                                                                                                                                                                                                                                                                                           
      8                                                                                                              inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.b(63:0)) inPlaceNTT_DIT_precomp/vec:rsc(0)(1).d                                     14.7250 5.2750  
                                                                                                                                                                                                                                                                                           
        Instance                                                                                                     Component                                                                                                                                             Delta   Delay   
        --------                                                                                                     ---------                                                                                                                                             -----   -----   
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.b(63:0))                                   mgc_reg_pos_64_0_0_0_0_0_0                                                                                                                            0.1026  0.1026  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:result:rem:cmp.b(63:0)                                                                                                                                                                                              0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exu                                                                                                                                                                                                                      0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/modulo:result:exu.itm                                                                                                                                                                                                                  0.0000  0.1026  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:result:rem:cmp                                                mgc_rem_65_65_1                                                                                                                                       12.1462 12.2488 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:result:rem:cmp.z                                                                                                                                                                                                    0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(COMP_LOOP-1:modulo:result:rem:cmp.z)(63-0)#1                                                                                                                                                                         0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/modulo:result:slc(COMP_LOOP-1:modulo:result:rem:cmp.z)(63-0)#1.itm                                                                                                                                                                     0.0000  12.2488 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:qelse:acc                                                     mgc_addc_64_0_64_0_64                                                                                                                                 0.7742  13.0230 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:modulo:qelse:acc.itm                                                                                                                                                                                                       0.0000  13.0230 
        inPlaceNTT_DIT_precomp:core/modulo:qelse:mux                                                                 mgc_mux_64_1_2                                                                                                                                        0.5321  13.5550 
        inPlaceNTT_DIT_precomp:core/vec:rsc(0)(0)i.d_d#1                                                                                                                                                                                                                   0.0000  13.5550 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:asn(vec:rsc(0)(0)i.d_d.pff)                                                                                                                                                                                                  0.0000  13.5550 
        inPlaceNTT_DIT_precomp:core/vec:rsc(0)(0)i.d_d.pff                                                                                                                                                                                                                 0.0000  13.5550 
        inPlaceNTT_DIT_precomp/vec:rsc(0)(0)i.d_d.iff                                                                                                                                                                                                                      0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(6,9,64,512,512,64,1)gen/d_d                                                                                                                                                                               0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(6,9,64,512,512,64,1)gen/COMP_LOOP:slc(d_d)(63-0)                                                                                                                                                          0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(6,9,64,512,512,64,1)gen/COMP_LOOP:asn(d)                                                                                                                                                                  0.0000  13.5550 
        inPlaceNTT_DIT_precomp:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(6,9,64,512,512,64,1)gen/d                                                                                                                                                                                 0.0000  13.5550 
        inPlaceNTT_DIT_precomp/vec:rsc(0)(1).d                                                                                                                                                                                                                             1.1700  14.7250 
                                                                                                                                                                                                                                                                                           
      9                                                                                                              inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0)) 14.6537 5.3463  
                                                                                                                                                                                                                                                                                           
        Instance                                                                                                     Component                                                                                                                                             Delta   Delay   
        --------                                                                                                     ---------                                                                                                                                             -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                        inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(4)#56                                                                                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(4)#56.itm                                                                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#239                                                                          mgc_not_1                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#239.itm                                                                                                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#160                                                                          mgc_and_1_7                                                                                                                                           0.5321  0.5321  
        inPlaceNTT_DIT_precomp:core/and.dcpl#142                                                                                                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIT_precomp:core/not#255                                                                          mgc_not_1                                                                                                                                             0.0000  0.5321  
        inPlaceNTT_DIT_precomp:core/not#255.itm                                                                                                                                                                                                                            0.0000  0.5321  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:and                                                                    mgc_and_1_2                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:and.itm                                                                                                                                                                                                                      0.0000  0.5321  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:or#4                                                                   mgc_or_1_2                                                                                                                                            0.2660  0.7981  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:or#4.itm                                                                                                                                                                                                                     0.0000  0.7981  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#42                                                                 mgc_mux_64_1_2                                                                                                                                        0.5321  1.3301  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#42.itm                                                                                                                                                                                                                   0.0000  1.3301  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mul:rg                                                               mgc_mul_64_0_64_0_64                                                                                                                                  12.5415 13.8717 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                                                                                                0.0000  13.8717 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h#4                                                                mgc_mux1hot_64_7                                                                                                                                      0.7821  14.6537 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h#4.itm                                                                                                                                                                                                                  0.0000  14.6537 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0))                                   mgc_reg_pos_64_0_0_0_0_0_0                                                                                                                            0.0000  14.6537 
                                                                                                                                                                                                                                                                                           
      10                                                                                                             inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0)) 14.6537 5.3463  
                                                                                                                                                                                                                                                                                           
        Instance                                                                                                     Component                                                                                                                                             Delta   Delay   
        --------                                                                                                     ---------                                                                                                                                             -----   -----   
        inPlaceNTT_DIT_precomp:core/inPlaceNTT_DIT_precomp:core_core:fsm:inst                                        inPlaceNTT_DIT_precomp:core_core:fsm                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/fsm_output                                                                                                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#65                                                                                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/slc(fsm_output)(2)#65.itm                                                                                                                                                                                                              0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#238                                                                          mgc_not_1                                                                                                                                             0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/not#238.itm                                                                                                                                                                                                                            0.0000  0.0000  
        inPlaceNTT_DIT_precomp:core/and#160                                                                          mgc_and_1_7                                                                                                                                           0.5321  0.5321  
        inPlaceNTT_DIT_precomp:core/and.dcpl#142                                                                                                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIT_precomp:core/not#255                                                                          mgc_not_1                                                                                                                                             0.0000  0.5321  
        inPlaceNTT_DIT_precomp:core/not#255.itm                                                                                                                                                                                                                            0.0000  0.5321  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:and                                                                    mgc_and_1_2                                                                                                                                           0.0000  0.5321  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:and.itm                                                                                                                                                                                                                      0.0000  0.5321  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:or#4                                                                   mgc_or_1_2                                                                                                                                            0.2660  0.7981  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:or#4.itm                                                                                                                                                                                                                     0.0000  0.7981  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#42                                                                 mgc_mux_64_1_2                                                                                                                                        0.5321  1.3301  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux#42.itm                                                                                                                                                                                                                   0.0000  1.3301  
        inPlaceNTT_DIT_precomp:core/COMP_LOOP-1:mul:rg                                                               mgc_mul_64_0_64_0_64                                                                                                                                  12.5415 13.8717 
        inPlaceNTT_DIT_precomp:core/z.out#4                                                                                                                                                                                                                                0.0000  13.8717 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h#4                                                                mgc_mux1hot_64_7                                                                                                                                      0.7821  14.6537 
        inPlaceNTT_DIT_precomp:core/COMP_LOOP:mux1h#4.itm                                                                                                                                                                                                                  0.0000  14.6537 
        inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0))                                   mgc_reg_pos_64_0_0_0_0_0_0                                                                                                                            0.0000  14.6537 
                                                                                                                                                                                                                                                                                           
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                   Port                                               Slack (Delay) Messages 
      -------------------------------------------------------------------------- ------------------------------------------------ ------- ------- --------
      inPlaceNTT_DIT_precomp:core/reg(p)                                         p:rsci.idat                                      20.0000  0.0000          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:i(3:0))                         STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                18.6859  1.3141          
      inPlaceNTT_DIT_precomp:core/reg(vec:rsc.triosy(0)(1):obj.ld)               and#57.itm                                       17.8700  2.1300          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.a(63:0)) COMP_LOOP:mux1h#4.itm                             4.6344 15.3656          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:modulo:result:rem:cmp.b(63:0)) p.sva                                            17.0349  2.9651          
      inPlaceNTT_DIT_precomp:core/reg(VEC_LOOP:j.sva(9:0))                       VEC_LOOP:j:VEC_LOOP:j:and.itm                    18.3780  1.6220          
      inPlaceNTT_DIT_precomp:core/reg(STAGE_LOOP:lshift.psp)                     z.out                                            15.8174  4.1826          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:k(9:1).sva(7:0))                 COMP_LOOP:k:COMP_LOOP:k:and.itm                  18.9359  1.0641          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:acc.psp)                         COMP_LOOP:slc(z.out#3)(8-0).itm                  18.6441  1.3559          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:slc()(31-1).idiv)              COMP_LOOP:slc(COMP_LOOP-1:acc#11)(10-1).itm      19.0624  0.9376          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-2:slc(COMP_LOOP:acc)(9))         COMP_LOOP:slc(COMP_LOOP-2:acc)(9).itm            19.3396  0.6604          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:tmp:acc)                       z.out#1                                          15.8174  4.1826          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:acc#1)                           COMP_LOOP-2:acc#1.itm                            19.3396  0.6604          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-2:acc#10.idiv)                   COMP_LOOP-2:acc#10.itm                           19.0624  0.9376          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-2:slc()(31-1).idiv)              COMP_LOOP:slc(COMP_LOOP-2:acc#11)(10-1).itm      19.0624  0.9376          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:slc(COMP_LOOP:acc)(9))         COMP_LOOP:slc(COMP_LOOP-1:acc)(9).itm            17.5782  2.4218          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:k(9:1))                          COMP_LOOP:k:slc(COMP_LOOP:k(9:1).sva#2)(7-0).itm 18.1361  1.8639          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-2:tmp:lshift)                    COMP_LOOP:mux1h#9.itm                            15.8174  4.1826          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:mul.psp)                       z.out#4                                           4.6344 15.3656          
      inPlaceNTT_DIT_precomp:core/reg(tmp#2.lpi#4.dfm)                           COMP_LOOP:COMP_LOOP:mux#1.itm                    17.9579  2.0421          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP:tmp:mux)                         COMP_LOOP:tmp:COMP_LOOP:tmp:mux.itm              17.9579  2.0421          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:acc#8)                         COMP_LOOP-1:acc#8.itm:mx0w0                       5.6708 14.3292          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-1:acc#5.psp)                     COMP_LOOP-2:acc#5.psp:mx0w2                       4.8887 15.1113          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-2:acc#8)                         COMP_LOOP-1:acc#8.itm:mx0w0                       5.6708 14.3292          
      inPlaceNTT_DIT_precomp:core/reg(COMP_LOOP-2:acc#5.psp)                     COMP_LOOP-2:acc#5.psp:mx0w2                       4.8887 15.1113          
      inPlaceNTT_DIT_precomp                                                     vec:rsc(0)(0).wadr                               17.2499  2.7501          
      inPlaceNTT_DIT_precomp                                                     vec:rsc(0)(0).d                                   5.2750 14.7250          
      inPlaceNTT_DIT_precomp                                                     vec:rsc(0)(0).we                                 17.3973  2.6027          
      inPlaceNTT_DIT_precomp                                                     vec:rsc(0)(0).radr                               17.1104  2.8896          
      inPlaceNTT_DIT_precomp                                                     vec:rsc.triosy(0)(0).lz                          19.8974  0.1026          
      inPlaceNTT_DIT_precomp                                                     vec:rsc(0)(1).wadr                               17.2499  2.7501          
      inPlaceNTT_DIT_precomp                                                     vec:rsc(0)(1).d                                   5.2750 14.7250          
      inPlaceNTT_DIT_precomp                                                     vec:rsc(0)(1).we                                 17.3973  2.6027          
      inPlaceNTT_DIT_precomp                                                     vec:rsc(0)(1).radr                               17.1104  2.8896          
      inPlaceNTT_DIT_precomp                                                     vec:rsc.triosy(0)(1).lz                          19.8974  0.1026          
      inPlaceNTT_DIT_precomp                                                     p:rsc.triosy.lz                                  19.8974  0.1026          
      inPlaceNTT_DIT_precomp                                                     r:rsc.triosy.lz                                  19.8974  0.1026          
      inPlaceNTT_DIT_precomp                                                     twiddle:rsc(0)(0).radr                           14.6474  5.3526          
      inPlaceNTT_DIT_precomp                                                     twiddle:rsc.triosy(0)(0).lz                      19.8974  0.1026          
      inPlaceNTT_DIT_precomp                                                     twiddle:rsc(0)(1).radr                           14.9135  5.0865          
      inPlaceNTT_DIT_precomp                                                     twiddle:rsc.triosy(0)(1).lz                      19.8974  0.1026          
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   9     1 
    -                  64     3 
    -                   4     1 
    -                  11     1 
    -                  10     3 
    add3                        
    -                  11     2 
    -                  10     2 
    and                         
    -                   8     1 
    -                  10     1 
    -                   1    56 
    lshift                      
    -                  10     1 
    mul                         
    -                  64     1 
    -                  10     1 
    mux                         
    -                   9     2 
    -                   8     1 
    -                  64     5 
    -                   4     2 
    -                  10     3 
    -                   1    54 
    mux1h                       
    -                   9     2 
    -                  64     1 
    -                   4     1 
    -                  10     1 
    nand                        
    -                   1     6 
    nor                         
    -                   1    28 
    not                         
    -                   9     2 
    -                  64     1 
    -                   4     1 
    -                   1    86 
    or                          
    -                   1    37 
    read_port                   
    -                  64     1 
    read_sync                   
    -                   0     6 
    reg                         
    -                   9     1 
    -                   8     2 
    -                  64    10 
    -                   4     2 
    -                  10     7 
    -                   1     3 
    rem                         
    -                  65     1 
    
  End of Report
