Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Mon Feb 24 22:59:59 2025


Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF                     109 uses
GTP_DFF_C                   146 uses
GTP_DFF_CE                  275 uses
GTP_DFF_E                  1738 uses
GTP_DFF_P                    18 uses
GTP_DFF_PE                   12 uses
GTP_DFF_R                    61 uses
GTP_DFF_RE                  148 uses
GTP_DFF_S                     3 uses
GTP_DFF_SE                   15 uses
GTP_DRM18K                  128 uses
GTP_DRM9K                     9 uses
GTP_GRS                       1 use
GTP_INV                      11 uses
GTP_LUT1                     30 uses
GTP_LUT2                    209 uses
GTP_LUT3                    445 uses
GTP_LUT4                    452 uses
GTP_LUT5                    729 uses
GTP_LUT5CARRY               688 uses
GTP_LUT5M                   603 uses
GTP_MUX2LUT6                 73 uses
GTP_MUX2LUT7                  6 uses
GTP_RAM16X1DP                16 uses

I/O ports: 17
GTP_INBUF                   9 uses
GTP_OUTBUF                  8 uses

Mapping Summary:
Total LUTs: 3172 of 42800 (7.41%)
	LUTs as dram: 16 of 17000 (0.09%)
	LUTs as logic: 3156
Total Registers: 2525 of 64200 (3.93%)
Total Latches: 0

DRM18K:
Total DRM18K = 132.5 of 134 (98.88%)

APMs:
Total APMs = 4.00 of 84 (4.76%)

Total I/O ports = 17 of 296 (5.74%)


Overview of Control Sets:

Number of unique control sets : 132

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 2                 0
  [2, 4)      | 38       | 10                28
  [4, 6)      | 21       | 5                 16
  [6, 8)      | 8        | 6                 2
  [8, 10)     | 7        | 7                 0
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 5        | 4                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 50       | 45                5
--------------------------------------------------------------
  The maximum fanout: 214
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 109
  NO              NO                YES                164
  NO              YES               NO                 64
  YES             NO                NO                 1738
  YES             NO                YES                287
  YES             YES               NO                 163
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file Briey_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                           | LUT      | FF       | Distributed RAM     | APM     | DRM       | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Briey                                                      | 3172     | 2525     | 16                  | 4       | 132.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 17     | 0           | 0           | 0            | 0        | 688           | 73           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + apb3Router_1                                             | 47       | 2        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 35           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi4ReadOnlyDecoder_1                                    | 60       | 15       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + errorSlave                                             | 12       | 9        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_apbBridge                                            | 7        | 36       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_apbBridge_io_axi_arbiter                             | 19       | 8        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cmdRouteFork_thrown_translated_fifo                    | 12       | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + fifo                                                 | 12       | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_core_cpu                                             | 1728     | 1038     | 0                   | 4       | 4.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 411           | 33           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + IBusCachedPlugin_cache                                 | 95       | 103      | 0                   | 0       | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + dataCache_1                                            | 122      | 67       | 0                   | 0       | 2.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_gpioACtrl                                            | 3        | 64       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_gpioBCtrl                                            | 46       | 64       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_ram                                                  | 96       | 33       | 0                   | 0       | 128       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_ram_io_axi_arbiter                                   | 42       | 11       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cmdArbiter                                             | 22       | 3        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cmdRouteFork_thrown_translated_fifo                    | 13       | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + fifo                                                 | 13       | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_sdramCtrl                                            | 258      | 175      | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 43            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ctrl                                                   | 197      | 137      | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + chip_backupIn_fifo                                   | 10       | 8        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + fifo                                               | 10       | 8        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_sdramCtrl_io_axi_arbiter                             | 48       | 11       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cmdArbiter                                             | 30       | 3        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cmdRouteFork_thrown_translated_fifo                    | 12       | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + fifo                                                 | 12       | 6        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_timerCtrl                                            | 269      | 226      | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 143           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + interruptCtrl_1                                        | 4        | 4        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + io_external_buffercc                                   | 0        | 4        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + prescaler_1                                            | 25       | 16       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 23            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timerA                                                 | 50       | 33       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timerB                                                 | 26       | 17       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timerC                                                 | 26       | 17       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + timerD                                                 | 26       | 17       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + axi_uartCtrl                                             | 198      | 151      | 16                  | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 47            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy     | 33       | 24       | 8                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + bridge_write_streamUnbuffered_queueWithOccupancy       | 33       | 24       | 8                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + uartCtrl_1                                             | 107      | 70       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rx                                                   | 52       | 36       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + io_rxd_buffercc                                    | 0        | 2        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + tx                                                   | 28       | 13       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + dbus_axi_decoder                                         | 95       | 22       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + errorSlave                                             | 17       | 11       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + io_apb_decoder                                           | 4        | 0        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + io_asyncReset_buffercc                                   | 0        | 2        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + io_coreInterrupt_buffercc                                | 0        | 2        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + jtagBridge_1                                             | 61       | 134      | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + flowCCUnsafeByToggle_1                                 | 2        | 9        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inputArea_target_buffercc                            | 0        | 2        | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + systemDebugger_1                                         | 11       | 78       | 0                   | 0       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                             
************************************************************************************************************
                                                                           Clock   Non-clock                
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources       
------------------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck        1000.000     {0 500}        Declared                95           0  {io_jtag_tck} 
 Briey|io_axiClk          1000.000     {0 500}        Declared              2596           0  {io_axiClk}   
============================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               Briey|io_jtag_tck                         
 Inferred_clock_group_1        asynchronous               Briey|io_axiClk                           
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck            1.000 MHz     183.824 MHz       1000.000          5.440        497.280
 Briey|io_axiClk              1.000 MHz     101.399 MHz       1000.000          9.862        990.138
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck      Briey|io_jtag_tck          497.280       0.000              0            206
 Briey|io_axiClk        Briey|io_axiClk            990.138       0.000              0           7693
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck      Briey|io_jtag_tck            0.740       0.000              0            206
 Briey|io_axiClk        Briey|io_axiClk              0.542       0.000              0           7693
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_axiClk        Briey|io_axiClk            997.756       0.000              0            451
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_axiClk        Briey|io_axiClk              1.215       0.000              0            451
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck                                 499.380       0.000              0             95
 Briey|io_axiClk                                   498.100       0.000              0           2596
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_fsm_state_11/CLK (GTP_DFF_R)
Endpoint    : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/D (GTP_DFF)
Path Group  : Briey|io_jtag_tck
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_tap_fsm_state_11/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       jtagBridge_1/jtag_tap_fsm_state_11/Q (GTP_DFF_R)
                                   net (fanout=43)       0.993       5.737         jtagBridge_1/jtag_tap_fsm_state_11
                                                                                   jtagBridge_1/N93_7/I4 (GTP_LUT5M)
                                   td                    0.185       5.922 r       jtagBridge_1/N93_7/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       6.386         jtagBridge_1/_N2073
                                                                                   jtagBridge_1/N93_6_or[0]_3/I4 (GTP_LUT5)
                                   td                    0.185       6.571 r       jtagBridge_1/N93_6_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.035         jtagBridge_1/_N25915
                                                                                   jtagBridge_1/N93_6_or[0]_4/I4 (GTP_LUT5)
                                   td                    0.185       7.220 r       jtagBridge_1/N93_6_or[0]_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.220         jtagBridge_1/jtag_tap_tdoUnbufferd
                                                                           r       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/D (GTP_DFF)

 Data arrival time                                                   7.220         Logic Levels: 3  
                                                                                   Logic: 0.884ns(31.515%), Route: 1.921ns(68.485%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (falling edge)
                                                       500.000     500.000 f                        
 io_jtag_tck                                             0.000     500.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.000     500.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       0.000     501.312         nt_io_jtag_tck   
                                                                                   jtagBridge_1/N246/I (GTP_INV)
                                   td                    0.000     501.312 r       jtagBridge_1/N246/Z (GTP_INV)
                                   net (fanout=1)        3.204     504.516         jtagBridge_1/N246
                                                                           r       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/CLK (GTP_DFF)
 clock pessimism                                         0.000     504.516                          
 clock uncertainty                                      -0.050     504.466                          

 Setup time                                              0.034     504.500                          

 Data required time                                                504.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.500                          
 Data arrival time                                                   7.220                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.280                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_instruction[2]/CLK (GTP_DFF_RE)
Endpoint    : jtagBridge_1/jtag_readArea_full_shifter[0]/CE (GTP_DFF_E)
Path Group  : Briey|io_jtag_tck
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_tap_instruction[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       jtagBridge_1/jtag_tap_instruction[2]/Q (GTP_DFF_RE)
                                   net (fanout=6)        0.693       5.437         jtagBridge_1/_zz_jtag_tap_isBypass [2]
                                                                                   jtagBridge_1/N111_1/I0 (GTP_LUT2)
                                   td                    0.217       5.654 r       jtagBridge_1/N111_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.118         jtagBridge_1/_N23443
                                                                                   jtagBridge_1/N244/I4 (GTP_LUT5)
                                   td                    0.201       6.319 f       jtagBridge_1/N244/Z (GTP_LUT5)
                                   net (fanout=34)       0.745       7.064         jtagBridge_1/N244
                                                                           f       jtagBridge_1/jtag_readArea_full_shifter[0]/CE (GTP_DFF_E)

 Data arrival time                                                   7.064         Logic Levels: 2  
                                                                                   Logic: 0.747ns(28.199%), Route: 1.902ns(71.801%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                      1000.000    1000.000 r                        
 io_jtag_tck                                             0.000    1000.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000    1000.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204    1004.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_readArea_full_shifter[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   7.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.759                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_instruction[2]/CLK (GTP_DFF_RE)
Endpoint    : jtagBridge_1/jtag_readArea_full_shifter[1]/CE (GTP_DFF_E)
Path Group  : Briey|io_jtag_tck
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_tap_instruction[2]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       jtagBridge_1/jtag_tap_instruction[2]/Q (GTP_DFF_RE)
                                   net (fanout=6)        0.693       5.437         jtagBridge_1/_zz_jtag_tap_isBypass [2]
                                                                                   jtagBridge_1/N111_1/I0 (GTP_LUT2)
                                   td                    0.217       5.654 r       jtagBridge_1/N111_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.118         jtagBridge_1/_N23443
                                                                                   jtagBridge_1/N244/I4 (GTP_LUT5)
                                   td                    0.201       6.319 f       jtagBridge_1/N244/Z (GTP_LUT5)
                                   net (fanout=34)       0.745       7.064         jtagBridge_1/N244
                                                                           f       jtagBridge_1/jtag_readArea_full_shifter[1]/CE (GTP_DFF_E)

 Data arrival time                                                   7.064         Logic Levels: 2  
                                                                                   Logic: 0.747ns(28.199%), Route: 1.902ns(71.801%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                      1000.000    1000.000 r                        
 io_jtag_tck                                             0.000    1000.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000    1000.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204    1004.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_readArea_full_shifter[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   7.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.759                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[1]/CLK (GTP_DFF_SE)
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[0]/D (GTP_DFF_SE)
Path Group  : Briey|io_jtag_tck
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_idcodeArea_shifter[1]/CLK (GTP_DFF_SE)

                                   tco                   0.323       4.738 f       jtagBridge_1/jtag_idcodeArea_shifter[1]/Q (GTP_DFF_SE)
                                   net (fanout=1)        0.464       5.202         jtagBridge_1/jtag_idcodeArea_shifter [1]
                                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[0]/D (GTP_DFF_SE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_idcodeArea_shifter[0]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[2]/CLK (GTP_DFF_SE)
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[1]/D (GTP_DFF_SE)
Path Group  : Briey|io_jtag_tck
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_idcodeArea_shifter[2]/CLK (GTP_DFF_SE)

                                   tco                   0.323       4.738 f       jtagBridge_1/jtag_idcodeArea_shifter[2]/Q (GTP_DFF_SE)
                                   net (fanout=1)        0.464       5.202         jtagBridge_1/jtag_idcodeArea_shifter [2]
                                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[1]/D (GTP_DFF_SE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_idcodeArea_shifter[1]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[3]/CLK (GTP_DFF_SE)
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[2]/D (GTP_DFF_SE)
Path Group  : Briey|io_jtag_tck
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_idcodeArea_shifter[3]/CLK (GTP_DFF_SE)

                                   tco                   0.323       4.738 f       jtagBridge_1/jtag_idcodeArea_shifter[3]/Q (GTP_DFF_SE)
                                   net (fanout=1)        0.464       5.202         jtagBridge_1/jtag_idcodeArea_shifter [3]
                                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[2]/D (GTP_DFF_SE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       3.204       4.415         nt_io_jtag_tck   
                                                                           r       jtagBridge_1/jtag_idcodeArea_shifter[2]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/CLK (GTP_DFF_P)
Endpoint    : dbus_axi_decoder/pendingCmdCounter[2]/D (GTP_DFF_C)
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/CLK (GTP_DFF_P)

                                   tco                   0.329       4.744 r       toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN/Q (GTP_DFF_P)
                                   net (fanout=238)      1.700       6.444         toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_ready
                                                                                   dbus_axi_decoder/N179_11/I4 (GTP_LUT5)
                                   td                    0.185       6.629 r       dbus_axi_decoder/N179_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.093         dbus_axi_decoder/_N25524
                                                                                   dbus_axi_decoder/N179_13/I1 (GTP_LUT5M)
                                   td                    0.300       7.393 f       dbus_axi_decoder/N179_13/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       7.857         dbus_axi_decoder/_N25526
                                                                                   dbus_axi_decoder/N179_14/I4 (GTP_LUT5)
                                   td                    0.185       8.042 r       dbus_axi_decoder/N179_14/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.595         dbus_axi_decoder/_N23646
                                                                                   dbus_axi_decoder/N243_12/I1 (GTP_LUT5M)
                                   td                    0.300       8.895 f       dbus_axi_decoder/N243_12/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670       9.565         dbus_axi_decoder/_zz_io_sharedOutputs_0_arw_valid [0]
                                                                                   dbus_axi_decoder/N247_3/I0 (GTP_LUT3)
                                   td                    0.217       9.782 r       dbus_axi_decoder/N247_3/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      10.387         dbus_axi_decoder/decodedCmdError
                                                                                   dbus_axi_decoder/N87_1/I3 (GTP_LUT4)
                                   td                    0.185      10.572 r       dbus_axi_decoder/N87_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      11.036         dbus_axi_decoder/N92
                                                                                   dbus_axi_decoder/N93_4/I4 (GTP_LUT5)
                                   td                    0.185      11.221 r       dbus_axi_decoder/N93_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      11.685         dbus_axi_decoder/N93
                                                                                   dbus_axi_decoder/N94/I4 (GTP_LUT5)
                                   td                    0.185      11.870 r       dbus_axi_decoder/N94/Z (GTP_LUT5)
                                   net (fanout=5)        0.670      12.540         dbus_axi_arw_ready
                                                                                   N494/I4 (GTP_LUT5)
                                   td                    0.185      12.725 r       N494/Z (GTP_LUT5)
                                   net (fanout=5)        0.670      13.395         dbus_axi_decoder/io_input_arw_fire
                                                                                   dbus_axi_decoder/N29[2]_6/I3 (GTP_LUT4)
                                   td                    0.185      13.580 r       dbus_axi_decoder/N29[2]_6/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      14.044         dbus_axi_decoder/_N24730_6
                                                                                   dbus_axi_decoder/N29[2]_7/I0 (GTP_LUT3)
                                   td                    0.217      14.261 r       dbus_axi_decoder/N29[2]_7/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      14.261         dbus_axi_decoder/_zz_pendingCmdCounter [2]
                                                                           r       dbus_axi_decoder/pendingCmdCounter[2]/D (GTP_DFF_C)

 Data arrival time                                                  14.261         Logic Levels: 11 
                                                                                   Logic: 2.658ns(26.996%), Route: 7.188ns(73.004%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 io_axiClk                                               0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000    1000.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204    1004.415         nt_io_axiClk     
                                                                           r       dbus_axi_decoder/pendingCmdCounter[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                  14.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.138                          
====================================================================================================

====================================================================================================

Startpoint  : axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/CLK (GTP_DFF_E)
Endpoint    : axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]/CE (GTP_DFF_E)
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/CLK (GTP_DFF_E)

                                   tco                   0.329       4.744 r       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/Q (GTP_DFF_E)
                                   net (fanout=10)       0.758       5.502         axi_core_cpu/decodeExceptionPort_payload_badAddr [25]
                                                                                   axi_core_cpu/_zz_decode_RS2_95/I2 (GTP_LUT3)
                                   td                    0.224       5.726 f       axi_core_cpu/_zz_decode_RS2_95/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.279         axi_core_cpu/_N23446
                                                                                   axi_core_cpu/N271_23/I3 (GTP_LUT4)
                                   td                    0.185       6.464 r       axi_core_cpu/N271_23/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       7.105         axi_core_cpu/_N23469
                                                                                   axi_core_cpu/N577_29_13/I4 (GTP_LUT5)
                                   td                    0.185       7.290 r       axi_core_cpu/N577_29_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.754         axi_core_cpu/_N25845
                                                                                   axi_core_cpu/N577_28/I4 (GTP_LUT5)
                                   td                    0.185       7.939 r       axi_core_cpu/N577_28/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.403         axi_core_cpu/_N22535
                                                                                   axi_core_cpu/N577_92/I0 (GTP_LUT5M)
                                   td                    0.258       8.661 f       axi_core_cpu/N577_92/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       9.125         axi_core_cpu/_N22531
                                                                                   axi_core_cpu/N577_77/I0 (GTP_LUT5M)
                                   td                    0.258       9.383 f       axi_core_cpu/N577_77/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       9.847         axi_core_cpu/_N22525
                                                                                   axi_core_cpu/N577_67/I2 (GTP_LUT3)
                                   td                    0.185      10.032 r       axi_core_cpu/N577_67/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      10.496         axi_core_cpu/_N22519
                                                                                   axi_core_cpu/N577_51/ID (GTP_LUT5M)
                                   td                    0.265      10.761 f       axi_core_cpu/N577_51/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      11.225         axi_core_cpu/_N22510
                                                                                   axi_core_cpu/N1/I4 (GTP_LUT5)
                                   td                    0.185      11.410 r       axi_core_cpu/N1/Z (GTP_LUT5)
                                   net (fanout=3)        0.605      12.015         axi_core_cpu/decode_arbitration_flushNext
                                                                                   axi_core_cpu/N4835_1/I1 (GTP_LUT2)
                                   td                    0.185      12.200 r       axi_core_cpu/N4835_1/Z (GTP_LUT2)
                                   net (fanout=4)        0.553      12.753         axi_core_cpu/N4831
                                                                                   axi_core_cpu/N4835/I3 (GTP_LUT4)
                                   td                    0.172      12.925 f       axi_core_cpu/N4835/Z (GTP_LUT4)
                                   net (fanout=32)       0.730      13.655         axi_core_cpu/N4835
                                                                           f       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]/CE (GTP_DFF_E)

 Data arrival time                                                  13.655         Logic Levels: 11 
                                                                                   Logic: 2.616ns(28.312%), Route: 6.624ns(71.688%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 io_axiClk                                               0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000    1000.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204    1004.415         nt_io_axiClk     
                                                                           r       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                  13.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.168                          
====================================================================================================

====================================================================================================

Startpoint  : axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/CLK (GTP_DFF_E)
Endpoint    : axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]/CE (GTP_DFF_E)
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/CLK (GTP_DFF_E)

                                   tco                   0.329       4.744 r       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/Q (GTP_DFF_E)
                                   net (fanout=10)       0.758       5.502         axi_core_cpu/decodeExceptionPort_payload_badAddr [25]
                                                                                   axi_core_cpu/_zz_decode_RS2_95/I2 (GTP_LUT3)
                                   td                    0.224       5.726 f       axi_core_cpu/_zz_decode_RS2_95/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       6.279         axi_core_cpu/_N23446
                                                                                   axi_core_cpu/N271_23/I3 (GTP_LUT4)
                                   td                    0.185       6.464 r       axi_core_cpu/N271_23/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       7.105         axi_core_cpu/_N23469
                                                                                   axi_core_cpu/N577_29_13/I4 (GTP_LUT5)
                                   td                    0.185       7.290 r       axi_core_cpu/N577_29_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.754         axi_core_cpu/_N25845
                                                                                   axi_core_cpu/N577_28/I4 (GTP_LUT5)
                                   td                    0.185       7.939 r       axi_core_cpu/N577_28/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.403         axi_core_cpu/_N22535
                                                                                   axi_core_cpu/N577_92/I0 (GTP_LUT5M)
                                   td                    0.258       8.661 f       axi_core_cpu/N577_92/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       9.125         axi_core_cpu/_N22531
                                                                                   axi_core_cpu/N577_77/I0 (GTP_LUT5M)
                                   td                    0.258       9.383 f       axi_core_cpu/N577_77/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       9.847         axi_core_cpu/_N22525
                                                                                   axi_core_cpu/N577_67/I2 (GTP_LUT3)
                                   td                    0.185      10.032 r       axi_core_cpu/N577_67/Z (GTP_LUT3)
                                   net (fanout=1)        0.464      10.496         axi_core_cpu/_N22519
                                                                                   axi_core_cpu/N577_51/ID (GTP_LUT5M)
                                   td                    0.265      10.761 f       axi_core_cpu/N577_51/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      11.225         axi_core_cpu/_N22510
                                                                                   axi_core_cpu/N1/I4 (GTP_LUT5)
                                   td                    0.185      11.410 r       axi_core_cpu/N1/Z (GTP_LUT5)
                                   net (fanout=3)        0.605      12.015         axi_core_cpu/decode_arbitration_flushNext
                                                                                   axi_core_cpu/N4835_1/I1 (GTP_LUT2)
                                   td                    0.185      12.200 r       axi_core_cpu/N4835_1/Z (GTP_LUT2)
                                   net (fanout=4)        0.553      12.753         axi_core_cpu/N4831
                                                                                   axi_core_cpu/N4835/I3 (GTP_LUT4)
                                   td                    0.172      12.925 f       axi_core_cpu/N4835/Z (GTP_LUT4)
                                   net (fanout=32)       0.730      13.655         axi_core_cpu/N4835
                                                                           f       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]/CE (GTP_DFF_E)

 Data arrival time                                                  13.655         Logic Levels: 11 
                                                                                   Logic: 2.616ns(28.312%), Route: 6.624ns(71.688%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 io_axiClk                                               0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000    1000.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204    1004.415         nt_io_axiClk     
                                                                           r       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                  13.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.168                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[0]/CLK (GTP_DFF_E)
Endpoint    : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/DI (GTP_RAM16X1DP)
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[0]/CLK (GTP_DFF_E)

                                   tco                   0.323       4.738 f       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[0]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       5.291         axi_uartCtrl/uartCtrl_1_io_read_payload [0]
                                                                           f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.334       4.749                          

 Data required time                                                  4.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.749                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[1]/CLK (GTP_DFF_E)
Endpoint    : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/DI (GTP_RAM16X1DP)
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[1]/CLK (GTP_DFF_E)

                                   tco                   0.323       4.738 f       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[1]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       5.291         axi_uartCtrl/uartCtrl_1_io_read_payload [1]
                                                                           f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.334       4.749                          

 Data required time                                                  4.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.749                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[2]/CLK (GTP_DFF_E)
Endpoint    : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_2/DI (GTP_RAM16X1DP)
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[2]/CLK (GTP_DFF_E)

                                   tco                   0.323       4.738 f       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[2]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       5.291         axi_uartCtrl/uartCtrl_1_io_read_payload [2]
                                                                           f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_2/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_2/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.334       4.749                          

 Data required time                                                  4.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.749                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.542                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/CLK (GTP_DFF)
Endpoint    : _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[0]/C (GTP_DFF_C)
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       resetCtrl_axiReset/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       resetCtrl_axiReset/Q (GTP_DFF)
                                   net (fanout=437)      1.329       6.067         resetCtrl_axiReset
                                                                           f       _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[0]/C (GTP_DFF_C)

 Data arrival time                                                   6.067         Logic Levels: 0  
                                                                                   Logic: 0.323ns(19.552%), Route: 1.329ns(80.448%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 io_axiClk                                               0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000    1000.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204    1004.415         nt_io_axiClk     
                                                                           r       _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.067                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.756                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/CLK (GTP_DFF)
Endpoint    : _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[1]/C (GTP_DFF_C)
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       resetCtrl_axiReset/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       resetCtrl_axiReset/Q (GTP_DFF)
                                   net (fanout=437)      1.329       6.067         resetCtrl_axiReset
                                                                           f       _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[1]/C (GTP_DFF_C)

 Data arrival time                                                   6.067         Logic Levels: 0  
                                                                                   Logic: 0.323ns(19.552%), Route: 1.329ns(80.448%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 io_axiClk                                               0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000    1000.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204    1004.415         nt_io_axiClk     
                                                                           r       _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.067                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.756                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/CLK (GTP_DFF)
Endpoint    : _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[2]/C (GTP_DFF_C)
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       resetCtrl_axiReset/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       resetCtrl_axiReset/Q (GTP_DFF)
                                   net (fanout=437)      1.329       6.067         resetCtrl_axiReset
                                                                           f       _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[2]/C (GTP_DFF_C)

 Data arrival time                                                   6.067         Logic Levels: 0  
                                                                                   Logic: 0.323ns(19.552%), Route: 1.329ns(80.448%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 io_axiClk                                               0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000    1000.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204    1004.415         nt_io_axiClk     
                                                                           r       _zz_toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_ready[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.067                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.756                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_systemReset/CLK (GTP_DFF)
Endpoint    : axi_core_cpu/DebugPlugin_debugUsed/C (GTP_DFF_C)
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       resetCtrl_systemReset/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       resetCtrl_systemReset/Q (GTP_DFF)
                                   net (fanout=14)       0.641       5.379         resetCtrl_systemReset
                                                                           f       axi_core_cpu/DebugPlugin_debugUsed/C (GTP_DFF_C)

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.323ns(33.506%), Route: 0.641ns(66.494%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_core_cpu/DebugPlugin_debugUsed/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.215                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_systemReset/CLK (GTP_DFF)
Endpoint    : axi_core_cpu/DebugPlugin_disableEbreak/C (GTP_DFF_C)
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       resetCtrl_systemReset/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       resetCtrl_systemReset/Q (GTP_DFF)
                                   net (fanout=14)       0.641       5.379         resetCtrl_systemReset
                                                                           f       axi_core_cpu/DebugPlugin_disableEbreak/C (GTP_DFF_C)

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.323ns(33.506%), Route: 0.641ns(66.494%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_core_cpu/DebugPlugin_disableEbreak/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.215                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_systemReset/CLK (GTP_DFF)
Endpoint    : axi_core_cpu/DebugPlugin_godmode/C (GTP_DFF_C)
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       resetCtrl_systemReset/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       resetCtrl_systemReset/Q (GTP_DFF)
                                   net (fanout=14)       0.641       5.379         resetCtrl_systemReset
                                                                           f       axi_core_cpu/DebugPlugin_godmode/C (GTP_DFF_C)

 Data arrival time                                                   5.379         Logic Levels: 0  
                                                                                   Logic: 0.323ns(33.506%), Route: 0.641ns(66.494%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_core_cpu/DebugPlugin_godmode/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.215                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/CLK (GTP_DFF)
Endpoint    : gpio_led[5] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 io_jtag_tck                                             0.000       0.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.000       0.000         io_jtag_tck      
                                                                                   io_jtag_tck_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       io_jtag_tck_ibuf/O (GTP_INBUF)
                                   net (fanout=95)       0.000       1.312         nt_io_jtag_tck   
                                                                                   jtagBridge_1/N246/I (GTP_INV)
                                   td                    0.000       1.312 r       jtagBridge_1/N246/Z (GTP_INV)
                                   net (fanout=1)        3.204       4.516         jtagBridge_1/N246
                                                                           r       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/CLK (GTP_DFF)

                                   tco                   0.329       4.845 r       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.398         nt_io_jtag_tdo   
                                                                                   N17/I1 (GTP_LUT3)
                                   td                    0.226       5.624 f       N17/Z (GTP_LUT3) 
                                   net (fanout=1)        1.091       6.715         nt_gpio_led[5]   
                                                                                   gpio_led_obuf[5]/I (GTP_OUTBUF)
                                   td                    2.803       9.518 f       gpio_led_obuf[5]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.518         gpio_led[5]      
 gpio_led[5]                                                               f       gpio_led[5] (port)

 Data arrival time                                                   9.518         Logic Levels: 2  
                                                                                   Logic: 3.358ns(67.133%), Route: 1.644ns(32.867%)
====================================================================================================

====================================================================================================

Startpoint  : axi_gpioACtrl/io_gpio_write_driver[0]/CLK (GTP_DFF_E)
Endpoint    : gpio_led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_gpioACtrl/io_gpio_write_driver[0]/CLK (GTP_DFF_E)

                                   tco                   0.329       4.744 r       axi_gpioACtrl/io_gpio_write_driver[0]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       5.297         io_gpioA_write[0]
                                                                                   N4/I0 (GTP_LUT1) 
                                   td                    0.172       5.469 f       N4/Z (GTP_LUT1)  
                                   net (fanout=1)        1.091       6.560         nt_gpio_led[0]   
                                                                                   gpio_led_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803       9.363 f       gpio_led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.363         gpio_led[0]      
 gpio_led[0]                                                               f       gpio_led[0] (port)

 Data arrival time                                                   9.363         Logic Levels: 2  
                                                                                   Logic: 3.304ns(66.774%), Route: 1.644ns(33.226%)
====================================================================================================

====================================================================================================

Startpoint  : axi_gpioACtrl/io_gpio_write_driver[1]/CLK (GTP_DFF_E)
Endpoint    : gpio_led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 io_axiClk                                               0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.000       0.000         io_axiClk        
                                                                                   io_axiClk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_axiClk_ibuf/O (GTP_INBUF)
                                   net (fanout=2596)     3.204       4.415         nt_io_axiClk     
                                                                           r       axi_gpioACtrl/io_gpio_write_driver[1]/CLK (GTP_DFF_E)

                                   tco                   0.329       4.744 r       axi_gpioACtrl/io_gpio_write_driver[1]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       5.297         io_gpioA_write[1]
                                                                                   N6/I0 (GTP_LUT1) 
                                   td                    0.172       5.469 f       N6/Z (GTP_LUT1)  
                                   net (fanout=1)        1.091       6.560         nt_gpio_led[1]   
                                                                                   gpio_led_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803       9.363 f       gpio_led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.363         gpio_led[1]      
 gpio_led[1]                                                               f       gpio_led[1] (port)

 Data arrival time                                                   9.363         Logic Levels: 2  
                                                                                   Logic: 3.304ns(66.774%), Route: 1.644ns(33.226%)
====================================================================================================

====================================================================================================

Startpoint  : io_uart_rxd (port)
Endpoint    : axi_uartCtrl/uartCtrl_1/rx/io_rxd_buffercc/buffers_0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 io_uart_rxd                                             0.000       0.000 r       io_uart_rxd (port)
                                   net (fanout=1)        0.000       0.000         io_uart_rxd      
                                                                                   io_uart_rxd_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_uart_rxd_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_io_uart_rxd   
                                                                           r       axi_uartCtrl/uartCtrl_1/rx/io_rxd_buffercc/buffers_0/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : io_timerExternal_cleara (port)
Endpoint    : axi_timerCtrl/io_external_buffercc/buffers_0_clear/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 io_timerExternal_cleara                                 0.000       0.000 r       io_timerExternal_cleara (port)
                                   net (fanout=1)        0.000       0.000         io_timerExternal_cleara
                                                                                   io_timerExternal_cleara_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_timerExternal_cleara_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_io_timerExternal_cleara
                                                                                   N0/I0 (GTP_LUT1) 
                                   td                    0.172       2.474 f       N0/Z (GTP_LUT1)  
                                   net (fanout=1)        0.000       2.474         io_timerExternal_clear
                                                                           f       axi_timerCtrl/io_external_buffercc/buffers_0_clear/D (GTP_DFF)

 Data arrival time                                                   2.474         Logic Levels: 2  
                                                                                   Logic: 1.383ns(55.901%), Route: 1.091ns(44.099%)
====================================================================================================

====================================================================================================

Startpoint  : io_timerExternal_ticka (port)
Endpoint    : axi_timerCtrl/io_external_buffercc/buffers_0_tick/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 io_timerExternal_ticka                                  0.000       0.000 r       io_timerExternal_ticka (port)
                                   net (fanout=1)        0.000       0.000         io_timerExternal_ticka
                                                                                   io_timerExternal_ticka_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       io_timerExternal_ticka_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_io_timerExternal_ticka
                                                                                   N1/I0 (GTP_LUT1) 
                                   td                    0.172       2.474 f       N1/Z (GTP_LUT1)  
                                   net (fanout=1)        0.000       2.474         io_timerExternal_tick
                                                                           f       axi_timerCtrl/io_external_buffercc/buffers_0_tick/D (GTP_DFF)

 Data arrival time                                                   2.474         Logic Levels: 2  
                                                                                   Logic: 1.383ns(55.901%), Route: 1.091ns(44.099%)
====================================================================================================

{Briey|io_jtag_tck} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_fragment[0]/CLK
 499.380     500.000         0.620           Low Pulse Width                           jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_fragment[0]/CLK
 499.380     500.000         0.620           High Pulse Width                          jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_last/CLK
====================================================================================================

{Briey|io_axiClk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           Low Pulse Width                           axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/WCLK
 498.100     500.000         1.900           High Pulse Width                          axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/WCLK
 498.100     500.000         1.900           Low Pulse Width                           axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------+
| Type       | File Name                                                              
+--------------------------------------------------------------------------------------+
| Input      | H:/PANGO_EDA/my_project/first_try/compile/Briey_comp.adf               
| Output     | H:/PANGO_EDA/my_project/first_try/synthesize/Briey_syn.adf             
|            | H:/PANGO_EDA/my_project/first_try/synthesize/Briey_syn.vm              
|            | H:/PANGO_EDA/my_project/first_try/synthesize/Briey_controlsets.txt     
|            | H:/PANGO_EDA/my_project/first_try/synthesize/snr.db                    
|            | H:/PANGO_EDA/my_project/first_try/synthesize/Briey.snr                 
+--------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 263 MB
Total CPU  time to synthesize completion : 0h:0m:11s
Process Total CPU  time to synthesize completion : 0h:0m:11s
Total real time to synthesize completion : 0h:0m:13s
