{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725191855808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725191855808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep  1 13:57:35 2024 " "Processing started: Sun Sep  1 13:57:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725191855808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191855808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off forest-risc-v -c forest-risc-v " "Command: quartus_map --read_settings_files=on --write_settings_files=off forest-risc-v -c forest-risc-v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191855808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725191855966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725191855966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_counter-SYN " "Found design unit 1: p_counter-SYN" {  } { { "p_counter.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_counter.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861716 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_counter " "Found entity 1: p_counter" {  } { { "p_counter.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_counter.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forest-risc-v.bdf 1 1 " "Found 1 design units, including 1 entities, in source file forest-risc-v.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 forest-risc-v " "Found entity 1: forest-risc-v" {  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_rom-SYN " "Found design unit 1: p_rom-SYN" {  } { { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861717 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_rom " "Found entity 1: p_rom" {  } { { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 c_decoder-SYN " "Found design unit 1: c_decoder-SYN" {  } { { "c_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/c_decoder.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861718 ""} { "Info" "ISGN_ENTITY_NAME" "1 c_decoder " "Found entity 1: c_decoder" {  } { { "c_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/c_decoder.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rv32i_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_decoder-Behavioral " "Found design unit 1: rv32i_decoder-Behavioral" {  } { { "rv32i_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/rv32i_decoder.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861718 ""} { "Info" "ISGN_ENTITY_NAME" "1 rv32i_decoder " "Found entity 1: rv32i_decoder" {  } { { "rv32i_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/rv32i_decoder.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file op_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 op_decoder-SYN " "Found design unit 1: op_decoder-SYN" {  } { { "op_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/op_decoder.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861719 ""} { "Info" "ISGN_ENTITY_NAME" "1 op_decoder " "Found entity 1: op_decoder" {  } { { "op_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/op_decoder.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_decoder-SYN " "Found design unit 1: reg_decoder-SYN" {  } { { "reg_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/reg_decoder.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861720 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_decoder " "Found entity 1: reg_decoder" {  } { { "reg_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/reg_decoder.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pp_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pp_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pp_counter-SYN " "Found design unit 1: pp_counter-SYN" {  } { { "pp_counter.vhd" "" { Text "/home/notforest/Documents/forest-riscv/pp_counter.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861720 ""} { "Info" "ISGN_ENTITY_NAME" "1 pp_counter " "Found entity 1: pp_counter" {  } { { "pp_counter.vhd" "" { Text "/home/notforest/Documents/forest-riscv/pp_counter.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_decoder-SYN " "Found design unit 1: cnt_decoder-SYN" {  } { { "cnt_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/cnt_decoder.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861720 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_decoder " "Found entity 1: cnt_decoder" {  } { { "cnt_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/cnt_decoder.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero32bit.vhd 4 2 " "Found 4 design units, including 2 entities, in source file zero32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero32bit_lpm_constant_r09-RTL " "Found design unit 1: zero32bit_lpm_constant_r09-RTL" {  } { { "zero32bit.vhd" "" { Text "/home/notforest/Documents/forest-riscv/zero32bit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861721 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 zero32bit-RTL " "Found design unit 2: zero32bit-RTL" {  } { { "zero32bit.vhd" "" { Text "/home/notforest/Documents/forest-riscv/zero32bit.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861721 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero32bit_lpm_constant_r09 " "Found entity 1: zero32bit_lpm_constant_r09" {  } { { "zero32bit.vhd" "" { Text "/home/notforest/Documents/forest-riscv/zero32bit.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861721 ""} { "Info" "ISGN_ENTITY_NAME" "2 zero32bit " "Found entity 2: zero32bit" {  } { { "zero32bit.vhd" "" { Text "/home/notforest/Documents/forest-riscv/zero32bit.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux-SYN " "Found design unit 1: bus_mux-SYN" {  } { { "bus_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/bus_mux.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861724 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "bus_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/bus_mux.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file im_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 im_mux-SYN " "Found design unit 1: im_mux-SYN" {  } { { "im_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/im_mux.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861725 ""} { "Info" "ISGN_ENTITY_NAME" "1 im_mux " "Found entity 1: im_mux" {  } { { "im_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/im_mux.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file b_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b_decoder-SYN " "Found design unit 1: b_decoder-SYN" {  } { { "b_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/b_decoder.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861725 ""} { "Info" "ISGN_ENTITY_NAME" "1 b_decoder " "Found entity 1: b_decoder" {  } { { "b_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/b_decoder.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_add-SYN " "Found design unit 1: alu_add-SYN" {  } { { "alu_add.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_add.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861726 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_add " "Found entity 1: alu_add" {  } { { "alu_add.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_add.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_sub-SYN " "Found design unit 1: alu_sub-SYN" {  } { { "alu_sub.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_sub.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861726 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_sub " "Found entity 1: alu_sub" {  } { { "alu_sub.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_sub.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_and-Behavioral " "Found design unit 1: alu_and-Behavioral" {  } { { "alu_and.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_and.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861726 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_and " "Found entity 1: alu_and" {  } { { "alu_and.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_and.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_or-Behavioral " "Found design unit 1: alu_or-Behavioral" {  } { { "alu_or.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_or.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861727 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_or " "Found entity 1: alu_or" {  } { { "alu_or.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_or.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_xor-Behavioral " "Found design unit 1: alu_xor-Behavioral" {  } { { "alu_xor.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_xor.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861727 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_xor " "Found entity 1: alu_xor" {  } { { "alu_xor.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_xor.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_sll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_sll-SYN " "Found design unit 1: alu_sll-SYN" {  } { { "alu_sll.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_sll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861728 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_sll " "Found entity 1: alu_sll" {  } { { "alu_sll.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_sll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_srl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_srl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_srl-SYN " "Found design unit 1: alu_srl-SYN" {  } { { "alu_srl.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_srl.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861728 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_srl " "Found entity 1: alu_srl" {  } { { "alu_srl.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_srl.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_sra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_sra-SYN " "Found design unit 1: alu_sra-SYN" {  } { { "alu_sra.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_sra.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861728 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_sra " "Found entity 1: alu_sra" {  } { { "alu_sra.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_sra.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_mux-SYN " "Found design unit 1: alu_mux-SYN" {  } { { "alu_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_mux.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861730 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_mux " "Found entity 1: alu_mux" {  } { { "alu_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_mux.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 src_mux-SYN " "Found design unit 1: src_mux-SYN" {  } { { "src_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src_mux.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861730 ""} { "Info" "ISGN_ENTITY_NAME" "1 src_mux " "Found entity 1: src_mux" {  } { { "src_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src_mux.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pri_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pri_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pri_encoder-Behavioral " "Found design unit 1: pri_encoder-Behavioral" {  } { { "pri_encoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/pri_encoder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861731 ""} { "Info" "ISGN_ENTITY_NAME" "1 pri_encoder " "Found entity 1: pri_encoder" {  } { { "pri_encoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/pri_encoder.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_cmp-SYN " "Found design unit 1: alu_cmp-SYN" {  } { { "alu_cmp.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_cmp.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861731 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_cmp " "Found entity 1: alu_cmp" {  } { { "alu_cmp.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_cmp.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_cmp_unsigned.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_cmp_unsigned.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_cmp_unsigned-SYN " "Found design unit 1: alu_cmp_unsigned-SYN" {  } { { "alu_cmp_unsigned.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_cmp_unsigned.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861732 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_cmp_unsigned " "Found entity 1: alu_cmp_unsigned" {  } { { "alu_cmp_unsigned.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_cmp_unsigned.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pri_encoder_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pri_encoder_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pri_encoder_10bit-Behavioral " "Found design unit 1: pri_encoder_10bit-Behavioral" {  } { { "pri_encoder_8bit.vhd" "" { Text "/home/notforest/Documents/forest-riscv/pri_encoder_8bit.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861732 ""} { "Info" "ISGN_ENTITY_NAME" "1 pri_encoder_10bit " "Found entity 1: pri_encoder_10bit" {  } { { "pri_encoder_8bit.vhd" "" { Text "/home/notforest/Documents/forest-riscv/pri_encoder_8bit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one32bit.vhd 4 2 " "Found 4 design units, including 2 entities, in source file one32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one32bit_lpm_constant_s09-RTL " "Found design unit 1: one32bit_lpm_constant_s09-RTL" {  } { { "one32bit.vhd" "" { Text "/home/notforest/Documents/forest-riscv/one32bit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861733 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 one32bit-RTL " "Found design unit 2: one32bit-RTL" {  } { { "one32bit.vhd" "" { Text "/home/notforest/Documents/forest-riscv/one32bit.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861733 ""} { "Info" "ISGN_ENTITY_NAME" "1 one32bit_lpm_constant_s09 " "Found entity 1: one32bit_lpm_constant_s09" {  } { { "one32bit.vhd" "" { Text "/home/notforest/Documents/forest-riscv/one32bit.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861733 ""} { "Info" "ISGN_ENTITY_NAME" "2 one32bit " "Found entity 2: one32bit" {  } { { "one32bit.vhd" "" { Text "/home/notforest/Documents/forest-riscv/one32bit.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file const_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const_mux-SYN " "Found design unit 1: const_mux-SYN" {  } { { "const_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/const_mux.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861733 ""} { "Info" "ISGN_ENTITY_NAME" "1 const_mux " "Found entity 1: const_mux" {  } { { "const_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/const_mux.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_mux-SYN " "Found design unit 1: pc_mux-SYN" {  } { { "pc_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/pc_mux.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861734 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_mux " "Found entity 1: pc_mux" {  } { { "pc_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/pc_mux.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four32bit.vhd 4 2 " "Found 4 design units, including 2 entities, in source file four32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four32bit_lpm_constant_v09-RTL " "Found design unit 1: four32bit_lpm_constant_v09-RTL" {  } { { "four32bit.vhd" "" { Text "/home/notforest/Documents/forest-riscv/four32bit.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861734 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 four32bit-RTL " "Found design unit 2: four32bit-RTL" {  } { { "four32bit.vhd" "" { Text "/home/notforest/Documents/forest-riscv/four32bit.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861734 ""} { "Info" "ISGN_ENTITY_NAME" "1 four32bit_lpm_constant_v09 " "Found entity 1: four32bit_lpm_constant_v09" {  } { { "four32bit.vhd" "" { Text "/home/notforest/Documents/forest-riscv/four32bit.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861734 ""} { "Info" "ISGN_ENTITY_NAME" "2 four32bit " "Found entity 2: four32bit" {  } { { "four32bit.vhd" "" { Text "/home/notforest/Documents/forest-riscv/four32bit.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861734 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "forest-risc-v " "Elaborating entity \"forest-risc-v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725191861791 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_FF inst6 " "Block or symbol \"LPM_FF\" of instance \"inst6\" overlaps another block or symbol" {  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1248 280 456 1392 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1725191861819 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_FF inst10 " "Block or symbol \"LPM_FF\" of instance \"inst10\" overlaps another block or symbol" {  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1520 280 456 1664 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1725191861819 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_FF inst12 " "Block or symbol \"LPM_FF\" of instance \"inst12\" overlaps another block or symbol" {  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1792 280 456 1936 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1725191861819 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_FF inst15 " "Block or symbol \"LPM_FF\" of instance \"inst15\" overlaps another block or symbol" {  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1176 896 1072 1320 "inst15" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1725191861819 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_FF inst17 " "Block or symbol \"LPM_FF\" of instance \"inst17\" overlaps another block or symbol" {  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1448 896 1072 1592 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1725191861819 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_FF inst19 " "Block or symbol \"LPM_FF\" of instance \"inst19\" overlaps another block or symbol" {  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1720 896 1072 1864 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1725191861819 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_FF inst23 " "Block or symbol \"LPM_FF\" of instance \"inst23\" overlaps another block or symbol" {  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1208 1544 1720 1352 "inst23" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1725191861819 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_FF inst25 " "Block or symbol \"LPM_FF\" of instance \"inst25\" overlaps another block or symbol" {  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1480 1544 1720 1624 "inst25" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1725191861819 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_FF inst27 " "Block or symbol \"LPM_FF\" of instance \"inst27\" overlaps another block or symbol" {  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1752 1544 1720 1896 "inst27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1725191861819 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_FF inst31 " "Block or symbol \"LPM_FF\" of instance \"inst31\" overlaps another block or symbol" {  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1184 2112 2288 1328 "inst31" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1725191861819 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_FF inst33 " "Block or symbol \"LPM_FF\" of instance \"inst33\" overlaps another block or symbol" {  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1456 2112 2288 1600 "inst33" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1725191861819 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "LPM_FF inst35 " "Block or symbol \"LPM_FF\" of instance \"inst35\" overlaps another block or symbol" {  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1728 2112 2288 1872 "inst35" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1725191861819 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst86 " "Block or symbol \"NOT\" of instance \"inst86\" overlaps another block or symbol" {  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1248 2888 2936 1280 "inst86" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1725191861819 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst88 " "Block or symbol \"NOT\" of instance \"inst88\" overlaps another block or symbol" {  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1296 2888 2936 1328 "inst88" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1725191861819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_decoder cnt_decoder:inst8 " "Elaborating entity \"cnt_decoder\" for hierarchy \"cnt_decoder:inst8\"" {  } { { "forest-risc-v.bdf" "inst8" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1416 -1112 -984 1528 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191861839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode cnt_decoder:inst8\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"cnt_decoder:inst8\|lpm_decode:LPM_DECODE_component\"" {  } { { "cnt_decoder.vhd" "LPM_DECODE_component" { Text "/home/notforest/Documents/forest-riscv/cnt_decoder.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191861856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt_decoder:inst8\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"cnt_decoder:inst8\|lpm_decode:LPM_DECODE_component\"" {  } { { "cnt_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/cnt_decoder.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191861859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt_decoder:inst8\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"cnt_decoder:inst8\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191861859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191861859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191861859 ""}  } { { "cnt_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/cnt_decoder.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191861859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9bf " "Found entity 1: decode_9bf" {  } { { "db/decode_9bf.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/decode_9bf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9bf cnt_decoder:inst8\|lpm_decode:LPM_DECODE_component\|decode_9bf:auto_generated " "Elaborating entity \"decode_9bf\" for hierarchy \"cnt_decoder:inst8\|lpm_decode:LPM_DECODE_component\|decode_9bf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191861885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pp_counter pp_counter:inst7 " "Elaborating entity \"pp_counter\" for hierarchy \"pp_counter:inst7\"" {  } { { "forest-risc-v.bdf" "inst7" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1416 -1296 -1152 1512 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191861892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pp_counter:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "pp_counter.vhd" "LPM_COUNTER_component" { Text "/home/notforest/Documents/forest-riscv/pp_counter.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191861902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pp_counter:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "pp_counter.vhd" "" { Text "/home/notforest/Documents/forest-riscv/pp_counter.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191861907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pp_counter:inst7\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191861908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191861908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191861908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191861908 ""}  } { { "pp_counter.vhd" "" { Text "/home/notforest/Documents/forest-riscv/pp_counter.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191861908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s7i " "Found entity 1: cntr_s7i" {  } { { "db/cntr_s7i.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/cntr_s7i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191861935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191861935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s7i pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated " "Elaborating entity \"cntr_s7i\" for hierarchy \"pp_counter:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_s7i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191861935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_counter p_counter:inst " "Elaborating entity \"p_counter\" for hierarchy \"p_counter:inst\"" {  } { { "forest-risc-v.bdf" "inst" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1272 -848 -704 1400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191861967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter p_counter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"p_counter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "p_counter.vhd" "LPM_COUNTER_component" { Text "/home/notforest/Documents/forest-riscv/p_counter.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191861970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "p_counter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"p_counter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "p_counter.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_counter.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191861975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "p_counter:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"p_counter:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191861975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191861975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191861975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191861975 ""}  } { { "p_counter.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_counter.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191861975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s8j " "Found entity 1: cntr_s8j" {  } { { "db/cntr_s8j.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/cntr_s8j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191862002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191862002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s8j p_counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_s8j:auto_generated " "Elaborating entity \"cntr_s8j\" for hierarchy \"p_counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_s8j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b_decoder b_decoder:inst48 " "Elaborating entity \"b_decoder\" for hierarchy \"b_decoder:inst48\"" {  } { { "forest-risc-v.bdf" "inst48" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2000 -1016 -840 2128 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode b_decoder:inst48\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"b_decoder:inst48\|lpm_decode:LPM_DECODE_component\"" {  } { { "b_decoder.vhd" "LPM_DECODE_component" { Text "/home/notforest/Documents/forest-riscv/b_decoder.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "b_decoder:inst48\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"b_decoder:inst48\|lpm_decode:LPM_DECODE_component\"" {  } { { "b_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/b_decoder.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "b_decoder:inst48\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"b_decoder:inst48\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862016 ""}  } { { "b_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/b_decoder.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191862016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ebf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ebf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ebf " "Found entity 1: decode_ebf" {  } { { "db/decode_ebf.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/decode_ebf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191862042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191862042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ebf b_decoder:inst48\|lpm_decode:LPM_DECODE_component\|decode_ebf:auto_generated " "Elaborating entity \"decode_ebf\" for hierarchy \"b_decoder:inst48\|lpm_decode:LPM_DECODE_component\|decode_ebf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_decoder rv32i_decoder:inst1 " "Elaborating entity \"rv32i_decoder\" for hierarchy \"rv32i_decoder:inst1\"" {  } { { "forest-risc-v.bdf" "inst1" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2272 -1440 -1216 2448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_rom p_rom:inst2 " "Elaborating entity \"p_rom\" for hierarchy \"p_rom:inst2\"" {  } { { "forest-risc-v.bdf" "inst2" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram p_rom:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"p_rom:inst2\|altsyncram:altsyncram_component\"" {  } { { "p_rom.vhd" "altsyncram_component" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "p_rom:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"p_rom:inst2\|altsyncram:altsyncram_component\"" {  } { { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "p_rom:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"p_rom:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./asm/program.hex " "Parameter \"init_file\" = \"./asm/program.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862091 ""}  } { { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191862091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vr3 " "Found entity 1: altsyncram_9vr3" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191862147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191862147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vr3 p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated " "Elaborating entity \"altsyncram_9vr3\" for hierarchy \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862148 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "program.hex " "Byte addressed memory initialization file \"program.hex\" was read in the word-addressed format" {  } { { "/home/notforest/Documents/forest-riscv/asm/program.hex" "" { Text "/home/notforest/Documents/forest-riscv/asm/program.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1725191862174 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "program.hex 1 1 " "Width of data items in \"program.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 1 warnings, reporting 1" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 program.hex " "Data at line (2) of memory initialization file \"program.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/notforest/Documents/forest-riscv/asm/program.hex" "" { Text "/home/notforest/Documents/forest-riscv/asm/program.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1725191862175 ""}  } { { "/home/notforest/Documents/forest-riscv/asm/program.hex" "" { Text "/home/notforest/Documents/forest-riscv/asm/program.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1725191862175 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 8 /home/notforest/Documents/forest-riscv/asm/program.hex " "Memory depth (65536) in the design file differs from memory depth (8) in the Memory Initialization File \"/home/notforest/Documents/forest-riscv/asm/program.hex\" -- setting initial value for remaining addresses to 0" {  } { { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1725191862175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191862293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191862293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_9vr3.tdf" "rden_decode" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/mux_oob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191862325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191862325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|mux_oob:mux2 " "Elaborating entity \"mux_oob\" for hierarchy \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_9vr3.tdf" "mux2" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_cmp_unsigned alu_cmp_unsigned:inst67 " "Elaborating entity \"alu_cmp_unsigned\" for hierarchy \"alu_cmp_unsigned:inst67\"" {  } { { "forest-risc-v.bdf" "inst67" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1584 2896 3024 1696 "inst67" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare alu_cmp_unsigned:inst67\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"alu_cmp_unsigned:inst67\|lpm_compare:LPM_COMPARE_component\"" {  } { { "alu_cmp_unsigned.vhd" "LPM_COMPARE_component" { Text "/home/notforest/Documents/forest-riscv/alu_cmp_unsigned.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_cmp_unsigned:inst67\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"alu_cmp_unsigned:inst67\|lpm_compare:LPM_COMPARE_component\"" {  } { { "alu_cmp_unsigned.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_cmp_unsigned.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_cmp_unsigned:inst67\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"alu_cmp_unsigned:inst67\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862369 ""}  } { { "alu_cmp_unsigned.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_cmp_unsigned.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191862369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_afh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_afh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_afh " "Found entity 1: cmpr_afh" {  } { { "db/cmpr_afh.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/cmpr_afh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191862394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191862394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_afh alu_cmp_unsigned:inst67\|lpm_compare:LPM_COMPARE_component\|cmpr_afh:auto_generated " "Elaborating entity \"cmpr_afh\" for hierarchy \"alu_cmp_unsigned:inst67\|lpm_compare:LPM_COMPARE_component\|cmpr_afh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux bus_mux:inst43 " "Elaborating entity \"bus_mux\" for hierarchy \"bus_mux:inst43\"" {  } { { "forest-risc-v.bdf" "inst43" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 488 144 288 1048 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX bus_mux:inst43\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"bus_mux:inst43\|LPM_MUX:LPM_MUX_component\"" {  } { { "bus_mux.vhd" "LPM_MUX_component" { Text "/home/notforest/Documents/forest-riscv/bus_mux.vhd" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bus_mux:inst43\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"bus_mux:inst43\|LPM_MUX:LPM_MUX_component\"" {  } { { "bus_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/bus_mux.vhd" 1182 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bus_mux:inst43\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"bus_mux:inst43\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862447 ""}  } { { "bus_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/bus_mux.vhd" 1182 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191862447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tae " "Found entity 1: mux_tae" {  } { { "db/mux_tae.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/mux_tae.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191862496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191862496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tae bus_mux:inst43\|LPM_MUX:LPM_MUX_component\|mux_tae:auto_generated " "Elaborating entity \"mux_tae\" for hierarchy \"bus_mux:inst43\|LPM_MUX:LPM_MUX_component\|mux_tae:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero32bit zero32bit:inst41 " "Elaborating entity \"zero32bit\" for hierarchy \"zero32bit:inst41\"" {  } { { "forest-risc-v.bdf" "inst41" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1048 320 432 1096 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero32bit_lpm_constant_r09 zero32bit:inst41\|zero32bit_lpm_constant_r09:zero32bit_lpm_constant_r09_component " "Elaborating entity \"zero32bit_lpm_constant_r09\" for hierarchy \"zero32bit:inst41\|zero32bit_lpm_constant_r09:zero32bit_lpm_constant_r09_component\"" {  } { { "zero32bit.vhd" "zero32bit_lpm_constant_r09_component" { Text "/home/notforest/Documents/forest-riscv/zero32bit.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:inst16 " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:inst16\"" {  } { { "forest-risc-v.bdf" "inst16" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 896 1072 1456 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:inst16 " "Elaborated megafunction instantiation \"LPM_FF:inst16\"" {  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 896 1072 1456 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:inst16 " "Instantiated megafunction \"LPM_FF:inst16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862557 ""}  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 896 1072 1456 "inst16" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191862557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_decoder reg_decoder:inst4 " "Elaborating entity \"reg_decoder\" for hierarchy \"reg_decoder:inst4\"" {  } { { "forest-risc-v.bdf" "inst4" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2152 -72 56 2712 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode reg_decoder:inst4\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"reg_decoder:inst4\|lpm_decode:LPM_DECODE_component\"" {  } { { "reg_decoder.vhd" "LPM_DECODE_component" { Text "/home/notforest/Documents/forest-riscv/reg_decoder.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_decoder:inst4\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"reg_decoder:inst4\|lpm_decode:LPM_DECODE_component\"" {  } { { "reg_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/reg_decoder.vhd" 201 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_decoder:inst4\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"reg_decoder:inst4\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862567 ""}  } { { "reg_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/reg_decoder.vhd" 201 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191862567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_41g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_41g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_41g " "Found entity 1: decode_41g" {  } { { "db/decode_41g.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/decode_41g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191862594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191862594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_41g reg_decoder:inst4\|lpm_decode:LPM_DECODE_component\|decode_41g:auto_generated " "Elaborating entity \"decode_41g\" for hierarchy \"reg_decoder:inst4\|lpm_decode:LPM_DECODE_component\|decode_41g:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_decoder op_decoder:inst3 " "Elaborating entity \"op_decoder\" for hierarchy \"op_decoder:inst3\"" {  } { { "forest-risc-v.bdf" "inst3" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2152 -792 -664 2456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode op_decoder:inst3\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"op_decoder:inst3\|lpm_decode:LPM_DECODE_component\"" {  } { { "op_decoder.vhd" "LPM_DECODE_component" { Text "/home/notforest/Documents/forest-riscv/op_decoder.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "op_decoder:inst3\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"op_decoder:inst3\|lpm_decode:LPM_DECODE_component\"" {  } { { "op_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/op_decoder.vhd" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "op_decoder:inst3\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"op_decoder:inst3\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862606 ""}  } { { "op_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/op_decoder.vhd" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191862606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ucf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ucf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ucf " "Found entity 1: decode_ucf" {  } { { "db/decode_ucf.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/decode_ucf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191862633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191862633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ucf op_decoder:inst3\|lpm_decode:LPM_DECODE_component\|decode_ucf:auto_generated " "Elaborating entity \"decode_ucf\" for hierarchy \"op_decoder:inst3\|lpm_decode:LPM_DECODE_component\|decode_ucf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "src_mux src_mux:inst60 " "Elaborating entity \"src_mux\" for hierarchy \"src_mux:inst60\"" {  } { { "forest-risc-v.bdf" "inst60" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2832 -224 -80 2928 "inst60" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX src_mux:inst60\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"src_mux:inst60\|LPM_MUX:LPM_MUX_component\"" {  } { { "src_mux.vhd" "LPM_MUX_component" { Text "/home/notforest/Documents/forest-riscv/src_mux.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "src_mux:inst60\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"src_mux:inst60\|LPM_MUX:LPM_MUX_component\"" {  } { { "src_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src_mux.vhd" 167 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "src_mux:inst60\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"src_mux:inst60\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862649 ""}  } { { "src_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src_mux.vhd" 167 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191862649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_89e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_89e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_89e " "Found entity 1: mux_89e" {  } { { "db/mux_89e.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/mux_89e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191862675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191862675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_89e src_mux:inst60\|LPM_MUX:LPM_MUX_component\|mux_89e:auto_generated " "Elaborating entity \"mux_89e\" for hierarchy \"src_mux:inst60\|LPM_MUX:LPM_MUX_component\|mux_89e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862675 ""}
{ "Warning" "WSGN_SEARCH_FILE" "data_ram.vhd 2 1 " "Using design file data_ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_ram-SYN " "Found design unit 1: data_ram-SYN" {  } { { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191862679 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191862679 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1725191862679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram data_ram:inst61 " "Elaborating entity \"data_ram\" for hierarchy \"data_ram:inst61\"" {  } { { "forest-risc-v.bdf" "inst61" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_ram:inst61\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_ram:inst61\|altsyncram:altsyncram_component\"" {  } { { "data_ram.vhd" "altsyncram_component" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ram:inst61\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_ram:inst61\|altsyncram:altsyncram_component\"" {  } { { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ram:inst61\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_ram:inst61\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862692 ""}  } { { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191862692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jep3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jep3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jep3 " "Found entity 1: altsyncram_jep3" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191862751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191862751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jep3 data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated " "Elaborating entity \"altsyncram_jep3\" for hierarchy \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191862854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191862854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_jep3.tdf" "decode3" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mux alu_mux:inst59 " "Elaborating entity \"alu_mux\" for hierarchy \"alu_mux:inst59\"" {  } { { "forest-risc-v.bdf" "inst59" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 368 -456 -312 576 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX alu_mux:inst59\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"alu_mux:inst59\|LPM_MUX:LPM_MUX_component\"" {  } { { "alu_mux.vhd" "LPM_MUX_component" { Text "/home/notforest/Documents/forest-riscv/alu_mux.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_mux:inst59\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"alu_mux:inst59\|LPM_MUX:LPM_MUX_component\"" {  } { { "alu_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_mux.vhd" 412 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_mux:inst59\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"alu_mux:inst59\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 10 " "Parameter \"LPM_SIZE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862878 ""}  } { { "alu_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_mux.vhd" 412 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191862878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oae " "Found entity 1: mux_oae" {  } { { "db/mux_oae.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/mux_oae.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191862910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191862910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oae alu_mux:inst59\|LPM_MUX:LPM_MUX_component\|mux_oae:auto_generated " "Elaborating entity \"mux_oae\" for hierarchy \"alu_mux:inst59\|LPM_MUX:LPM_MUX_component\|mux_oae:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_add alu_add:inst39 " "Elaborating entity \"alu_add\" for hierarchy \"alu_add:inst39\"" {  } { { "forest-risc-v.bdf" "inst39" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 128 -1112 -952 224 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alu_add:inst39\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alu_add:inst39\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "alu_add.vhd" "LPM_ADD_SUB_component" { Text "/home/notforest/Documents/forest-riscv/alu_add.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_add:inst39\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"alu_add:inst39\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "alu_add.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_add.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_add:inst39\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"alu_add:inst39\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862942 ""}  } { { "alu_add.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_add.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191862942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8jh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8jh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8jh " "Found entity 1: add_sub_8jh" {  } { { "db/add_sub_8jh.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/add_sub_8jh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191862968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191862968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8jh alu_add:inst39\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_8jh:auto_generated " "Elaborating entity \"add_sub_8jh\" for hierarchy \"alu_add:inst39\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_8jh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "im_mux im_mux:inst63 " "Elaborating entity \"im_mux\" for hierarchy \"im_mux:inst63\"" {  } { { "forest-risc-v.bdf" "inst63" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 720 2904 3048 800 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX im_mux:inst63\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"im_mux:inst63\|LPM_MUX:LPM_MUX_component\"" {  } { { "im_mux.vhd" "LPM_MUX_component" { Text "/home/notforest/Documents/forest-riscv/im_mux.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "im_mux:inst63\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"im_mux:inst63\|LPM_MUX:LPM_MUX_component\"" {  } { { "im_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/im_mux.vhd" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191862982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "im_mux:inst63\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"im_mux:inst63\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191862982 ""}  } { { "im_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/im_mux.vhd" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191862982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_69e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_69e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_69e " "Found entity 1: mux_69e" {  } { { "db/mux_69e.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/mux_69e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191863008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191863008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_69e im_mux:inst63\|LPM_MUX:LPM_MUX_component\|mux_69e:auto_generated " "Elaborating entity \"mux_69e\" for hierarchy \"im_mux:inst63\|LPM_MUX:LPM_MUX_component\|mux_69e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sub alu_sub:inst40 " "Elaborating entity \"alu_sub\" for hierarchy \"alu_sub:inst40\"" {  } { { "forest-risc-v.bdf" "inst40" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 232 -1112 -952 328 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alu_sub:inst40\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alu_sub:inst40\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "alu_sub.vhd" "LPM_ADD_SUB_component" { Text "/home/notforest/Documents/forest-riscv/alu_sub.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_sub:inst40\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"alu_sub:inst40\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "alu_sub.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_sub.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_sub:inst40\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"alu_sub:inst40\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863049 ""}  } { { "alu_sub.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_sub.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191863049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9kh " "Found entity 1: add_sub_9kh" {  } { { "db/add_sub_9kh.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/add_sub_9kh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191863075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191863075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9kh alu_sub:inst40\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_9kh:auto_generated " "Elaborating entity \"add_sub_9kh\" for hierarchy \"alu_sub:inst40\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_9kh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_and alu_and:inst38 " "Elaborating entity \"alu_and\" for hierarchy \"alu_and:inst38\"" {  } { { "forest-risc-v.bdf" "inst38" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 328 -1112 -952 408 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_or alu_or:inst45 " "Elaborating entity \"alu_or\" for hierarchy \"alu_or:inst45\"" {  } { { "forest-risc-v.bdf" "inst45" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 408 -1112 -952 488 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_xor alu_xor:inst55 " "Elaborating entity \"alu_xor\" for hierarchy \"alu_xor:inst55\"" {  } { { "forest-risc-v.bdf" "inst55" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 488 -1112 -952 568 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sll alu_sll:inst56 " "Elaborating entity \"alu_sll\" for hierarchy \"alu_sll:inst56\"" {  } { { "forest-risc-v.bdf" "inst56" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 568 -1112 -936 648 "inst56" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift alu_sll:inst56\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"alu_sll:inst56\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "alu_sll.vhd" "LPM_CLSHIFT_component" { Text "/home/notforest/Documents/forest-riscv/alu_sll.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_sll:inst56\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"alu_sll:inst56\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "alu_sll.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_sll.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_sll:inst56\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"alu_sll:inst56\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863095 ""}  } { { "alu_sll.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_sll.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191863095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_ukb " "Found entity 1: lpm_clshift_ukb" {  } { { "db/lpm_clshift_ukb.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/lpm_clshift_ukb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191863097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191863097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_ukb alu_sll:inst56\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated " "Elaborating entity \"lpm_clshift_ukb\" for hierarchy \"alu_sll:inst56\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_ukb:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_srl alu_srl:inst57 " "Elaborating entity \"alu_srl\" for hierarchy \"alu_srl:inst57\"" {  } { { "forest-risc-v.bdf" "inst57" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 648 -1112 -936 728 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift alu_srl:inst57\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"alu_srl:inst57\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "alu_srl.vhd" "LPM_CLSHIFT_component" { Text "/home/notforest/Documents/forest-riscv/alu_srl.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_srl:inst57\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"alu_srl:inst57\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "alu_srl.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_srl.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_srl:inst57\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"alu_srl:inst57\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863110 ""}  } { { "alu_srl.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_srl.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191863110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vjc " "Found entity 1: lpm_clshift_vjc" {  } { { "db/lpm_clshift_vjc.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/lpm_clshift_vjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191863113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191863113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vjc alu_srl:inst57\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated " "Elaborating entity \"lpm_clshift_vjc\" for hierarchy \"alu_srl:inst57\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_vjc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sra alu_sra:inst58 " "Elaborating entity \"alu_sra\" for hierarchy \"alu_sra:inst58\"" {  } { { "forest-risc-v.bdf" "inst58" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 728 -1112 -936 808 "inst58" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift alu_sra:inst58\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"alu_sra:inst58\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "alu_sra.vhd" "LPM_CLSHIFT_component" { Text "/home/notforest/Documents/forest-riscv/alu_sra.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_sra:inst58\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"alu_sra:inst58\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "alu_sra.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_sra.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_sra:inst58\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"alu_sra:inst58\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 5 " "Parameter \"lpm_widthdist\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863126 ""}  } { { "alu_sra.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_sra.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191863126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_euc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_euc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_euc " "Found entity 1: lpm_clshift_euc" {  } { { "db/lpm_clshift_euc.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/lpm_clshift_euc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191863129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191863129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_euc alu_sra:inst58\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_euc:auto_generated " "Elaborating entity \"lpm_clshift_euc\" for hierarchy \"alu_sra:inst58\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_euc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_mux const_mux:inst79 " "Elaborating entity \"const_mux\" for hierarchy \"const_mux:inst79\"" {  } { { "forest-risc-v.bdf" "inst79" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 960 -1072 -928 1040 "inst79" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_cmp alu_cmp:inst65 " "Elaborating entity \"alu_cmp\" for hierarchy \"alu_cmp:inst65\"" {  } { { "forest-risc-v.bdf" "inst65" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1488 2896 3024 1584 "inst65" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare alu_cmp:inst65\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"alu_cmp:inst65\|lpm_compare:LPM_COMPARE_component\"" {  } { { "alu_cmp.vhd" "LPM_COMPARE_component" { Text "/home/notforest/Documents/forest-riscv/alu_cmp.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_cmp:inst65\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"alu_cmp:inst65\|lpm_compare:LPM_COMPARE_component\"" {  } { { "alu_cmp.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_cmp.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_cmp:inst65\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"alu_cmp:inst65\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725191863156 ""}  } { { "alu_cmp.vhd" "" { Text "/home/notforest/Documents/forest-riscv/alu_cmp.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725191863156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vtg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vtg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vtg " "Found entity 1: cmpr_vtg" {  } { { "db/cmpr_vtg.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/cmpr_vtg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725191863182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191863182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vtg alu_cmp:inst65\|lpm_compare:LPM_COMPARE_component\|cmpr_vtg:auto_generated " "Elaborating entity \"cmpr_vtg\" for hierarchy \"alu_cmp:inst65\|lpm_compare:LPM_COMPARE_component\|cmpr_vtg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one32bit one32bit:inst77 " "Elaborating entity \"one32bit\" for hierarchy \"one32bit:inst77\"" {  } { { "forest-risc-v.bdf" "inst77" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1040 -1256 -1144 1088 "inst77" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one32bit_lpm_constant_s09 one32bit:inst77\|one32bit_lpm_constant_s09:one32bit_lpm_constant_s09_component " "Elaborating entity \"one32bit_lpm_constant_s09\" for hierarchy \"one32bit:inst77\|one32bit_lpm_constant_s09:one32bit_lpm_constant_s09_component\"" {  } { { "one32bit.vhd" "one32bit_lpm_constant_s09_component" { Text "/home/notforest/Documents/forest-riscv/one32bit.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pri_encoder_10bit pri_encoder_10bit:inst71 " "Elaborating entity \"pri_encoder_10bit\" for hierarchy \"pri_encoder_10bit:inst71\"" {  } { { "forest-risc-v.bdf" "inst71" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2152 -496 -344 2360 "inst71" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_mux pc_mux:inst80 " "Elaborating entity \"pc_mux\" for hierarchy \"pc_mux:inst80\"" {  } { { "forest-risc-v.bdf" "inst80" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2856 -1192 -1048 2936 "inst80" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four32bit four32bit:inst83 " "Elaborating entity \"four32bit\" for hierarchy \"four32bit:inst83\"" {  } { { "forest-risc-v.bdf" "inst83" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2984 -1608 -1496 3032 "inst83" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four32bit_lpm_constant_v09 four32bit:inst83\|four32bit_lpm_constant_v09:four32bit_lpm_constant_v09_component " "Elaborating entity \"four32bit_lpm_constant_v09\" for hierarchy \"four32bit:inst83\|four32bit_lpm_constant_v09:four32bit_lpm_constant_v09_component\"" {  } { { "four32bit.vhd" "four32bit_lpm_constant_v09_component" { Text "/home/notforest/Documents/forest-riscv/four32bit.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pri_encoder pri_encoder:inst62 " "Elaborating entity \"pri_encoder\" for hierarchy \"pri_encoder:inst62\"" {  } { { "forest-risc-v.bdf" "inst62" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 3032 -328 -176 3144 "inst62" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191863248 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout pri_encoder.vhd(37) " "VHDL Process Statement warning at pri_encoder.vhd(37): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "pri_encoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/pri_encoder.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1725191863248 "|forest-risc-v|pri_encoder:inst62"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] pri_encoder.vhd(37) " "Inferred latch for \"dout\[0\]\" at pri_encoder.vhd(37)" {  } { { "pri_encoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/pri_encoder.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191863248 "|forest-risc-v|pri_encoder:inst62"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] pri_encoder.vhd(37) " "Inferred latch for \"dout\[1\]\" at pri_encoder.vhd(37)" {  } { { "pri_encoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/pri_encoder.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191863248 "|forest-risc-v|pri_encoder:inst62"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a0 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a1 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a2 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a3 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a4 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a5 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a6 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a7 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a8 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a9 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a10 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a11 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a12 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a13 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a14 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a15 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a16 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a17 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a18 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a19 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a20 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a21 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a22 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a23 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a24 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a25 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a26 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a27 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a28 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a29 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 715 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a30 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a31 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a32 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a33 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 807 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a34 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a35 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 853 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a36 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 876 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a37 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 899 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a38 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 922 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a39 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a40 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a41 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 991 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a42 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1014 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a43 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1037 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a44 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1060 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a45 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1083 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a46 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1106 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a47 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1129 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a48 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1152 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a49 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a50 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a51 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1221 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a52 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1244 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a53 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1267 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a54 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1290 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a55 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1313 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a56 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1336 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a57 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1359 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a58 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1382 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a59 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1405 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a60 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a61 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1451 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a62 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1474 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a63 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a64 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1520 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a65 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a66 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1566 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a67 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1589 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a68 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1612 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a69 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1635 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a70 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1658 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a71 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1681 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a72 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1704 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a73 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1727 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a74 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1750 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a75 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1773 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a76 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1796 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a77 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1819 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a78 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1842 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a79 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1865 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a80 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1888 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a81 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1911 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a82 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1934 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a83 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1957 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a84 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 1980 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a85 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2003 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a86 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2026 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a87 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2049 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a88 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2072 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a89 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2095 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a90 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2118 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a91 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2141 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a92 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2164 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a93 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2187 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a94 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2210 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a95 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2233 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a96 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2256 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a97 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a98 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2302 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a99 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2325 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a100 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2348 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a101 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2371 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a102 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2394 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a103 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2417 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a104 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2440 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a105 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2463 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a106 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2486 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a107 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2509 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a108 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2532 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a109 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2555 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a110 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2578 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a111 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2601 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a112 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2624 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a113 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2647 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a114 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2670 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a115 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2693 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a116 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2716 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a117 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2739 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a118 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2762 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a119 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2785 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a120 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2808 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a121 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2831 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a122 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2854 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a123 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2877 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a124 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2900 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a125 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2923 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a126 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2946 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a127 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2969 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a128 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 2992 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a129 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a130 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3038 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a131 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3061 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a132 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3084 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a133 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3107 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a134 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3130 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a135 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a136 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3176 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a137 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3199 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a138 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3222 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a139 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3245 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a140 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3268 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a141 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3291 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a142 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3314 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a143 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3337 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a144 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3360 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a145 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3383 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a146 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3406 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a147 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3429 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a148 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3452 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a149 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3475 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a150 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3498 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a151 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3521 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a152 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3544 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a153 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3567 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a154 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3590 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a155 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3613 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a156 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3636 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a157 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3659 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a158 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3682 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a159 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3705 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a160 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3728 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a161 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3751 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a162 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3774 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a163 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3797 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a164 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3820 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a165 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3843 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a166 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3866 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a167 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3889 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a168 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3912 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a169 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3935 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a170 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a171 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 3981 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a172 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4004 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a173 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4027 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a174 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4050 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a175 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4073 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a176 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4096 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a177 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4119 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a178 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4142 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a179 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4165 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a180 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4188 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a181 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4211 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a182 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4234 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a183 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4257 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a184 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4280 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a185 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4303 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a186 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4326 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a187 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4349 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a188 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4372 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a189 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4395 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a190 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4418 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a191 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4441 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a192 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4464 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a193 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4487 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a194 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4510 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a195 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4533 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a196 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4556 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a197 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4579 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a198 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4602 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a199 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4625 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a200 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4648 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a201 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4671 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a202 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4694 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a203 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4717 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a204 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4740 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a205 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4763 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a206 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4786 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a207 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4809 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a208 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4832 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a209 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4855 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a210 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4878 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a211 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4901 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a212 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4924 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a213 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4947 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a214 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4970 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a215 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 4993 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a216 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5016 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a217 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5039 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a218 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5062 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a219 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5085 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a220 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5108 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a221 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5131 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a222 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5154 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a223 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5177 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a224 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5200 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a225 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5223 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a226 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5246 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a227 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5269 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a228 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5292 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a229 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5315 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a230 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5338 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a231 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5361 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a232 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5384 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a233 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5407 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a234 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5430 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a235 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5453 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a236 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5476 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a237 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5499 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a238 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5522 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a239 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5545 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a240 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5568 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a241 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5591 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a242 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5614 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a243 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5637 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a244 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5660 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a245 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5683 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a246 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5706 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a247 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5729 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a248 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5752 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a249 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5775 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a250 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5798 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a251 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5821 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a252 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5844 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a253 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5867 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a254 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5890 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a255 " "Synthesized away node \"data_ram:inst61\|altsyncram:altsyncram_component\|altsyncram_jep3:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_jep3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_jep3.tdf" 5913 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_ram.vhd" "" { Text "/home/notforest/Documents/forest-riscv/data_ram.vhd" 62 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 2872 -624 -408 3000 "inst61" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863687 "|forest-risc-v|data_ram:inst61|altsyncram:altsyncram_component|altsyncram_jep3:auto_generated|ram_block1a255"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1725191863687 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1725191863687 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a0 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a1 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a2 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 89 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a3 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a4 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a5 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a6 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a7 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a8 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a9 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 250 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a10 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a11 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a12 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a13 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a14 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a15 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 388 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a16 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a17 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a18 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a19 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 480 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a20 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a21 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a22 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a23 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 572 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a24 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a25 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 618 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a26 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 641 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a27 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a28 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a29 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a30 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a31 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a32 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 779 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a33 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 802 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a34 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a35 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a36 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 871 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a37 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 894 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a38 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 917 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a39 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a40 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 963 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a41 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a42 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1009 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a43 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a44 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a45 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1078 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a46 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a47 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a48 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1147 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a49 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1170 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a50 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a51 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1216 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a52 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a53 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1262 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a54 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1285 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a55 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1308 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a56 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1331 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a57 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1354 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a58 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1377 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a59 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1400 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a60 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1423 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a61 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1446 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a62 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1469 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a63 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1492 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a64 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1515 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a65 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1538 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a66 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1561 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a67 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1584 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a68 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1607 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a69 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1630 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a70 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1653 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a71 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1676 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a72 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1699 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a73 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a74 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1745 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a75 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1768 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a76 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1791 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a77 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1814 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a78 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1837 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a79 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1860 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a80 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1883 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a81 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1906 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a82 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1929 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a83 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a84 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1975 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a85 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 1998 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a86 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2021 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a87 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2044 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a88 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2067 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a89 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2090 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a90 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2113 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a91 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2136 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a92 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2159 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a93 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2182 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a94 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2205 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a95 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2228 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a96 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2251 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a97 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2274 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a98 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2297 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a99 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2320 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a100 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2343 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a101 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2366 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a102 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2389 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a103 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2412 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a104 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2435 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a105 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2458 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a106 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a107 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2504 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a108 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2527 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a109 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2550 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a110 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2573 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a111 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2596 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a112 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2619 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a113 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2642 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a114 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2665 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a115 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2688 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a116 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2711 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a117 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2734 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a118 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2757 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a119 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2780 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a120 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2803 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a121 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2826 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a122 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2849 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a123 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2872 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a124 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2895 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a125 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2918 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a126 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2941 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a127 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2964 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a128 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 2987 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a129 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3010 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a130 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3033 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a131 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3056 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a132 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3079 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a133 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3102 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a134 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3125 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a135 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3148 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a136 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3171 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a137 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3194 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a138 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3217 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a139 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3240 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a140 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3263 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a141 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3286 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a142 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3309 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a143 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3332 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a144 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3355 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a145 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3378 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a146 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3401 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a147 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3424 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a148 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3447 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a149 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3470 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a150 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3493 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a151 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3516 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a152 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3539 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a153 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3562 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a154 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3585 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a155 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3608 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a156 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3631 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a157 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3654 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a158 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3677 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a159 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3700 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a160 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3723 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a161 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3746 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a162 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3769 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a163 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3792 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a164 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3815 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a165 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3838 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a166 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3861 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a167 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3884 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a168 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3907 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a169 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3930 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a170 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3953 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a171 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3976 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a172 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 3999 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a173 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4022 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a174 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4045 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a175 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4068 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a176 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4091 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a177 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4114 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a178 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4137 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a179 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4160 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a180 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4183 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a181 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4206 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a182 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4229 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a183 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4252 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a184 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4275 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a185 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4298 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a186 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4321 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a187 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4344 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a188 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4367 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a189 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4390 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a190 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4413 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a191 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4436 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a192 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4459 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a193 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4482 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a194 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4505 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a195 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4528 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a196 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4551 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a197 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4574 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a198 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4597 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a199 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4620 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a200 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4643 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a201 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4666 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a202 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4689 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a203 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4712 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a204 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4735 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a205 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4758 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a206 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4781 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a207 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4804 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a208 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4827 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a209 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4850 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a210 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4873 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a211 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4896 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a212 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4919 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a213 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4942 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a214 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4965 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a215 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 4988 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a216 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5011 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a217 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5034 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a218 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5057 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a219 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5080 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a220 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5103 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a221 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5126 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a222 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5149 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a223 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5172 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a224 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5195 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a225 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5218 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a226 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5241 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a227 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5264 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a228 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5287 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a229 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5310 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a230 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5333 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a231 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5356 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a232 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5379 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a233 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5402 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a234 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5425 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a235 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5448 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a236 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5471 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a237 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5494 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a238 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5517 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a239 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5540 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a240 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5563 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a241 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5586 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a242 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5609 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a243 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5632 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a244 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5655 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a245 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5678 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a246 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5701 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a247 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5724 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a248 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5747 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a249 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5770 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a250 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5793 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a251 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5816 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a252 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5839 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a253 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5862 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a254 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5885 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a255 " "Synthesized away node \"p_rom:inst2\|altsyncram:altsyncram_component\|altsyncram_9vr3:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_9vr3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_9vr3.tdf" 5908 2 0 } } { "altsyncram.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "p_rom.vhd" "" { Text "/home/notforest/Documents/forest-riscv/p_rom.vhd" 60 0 0 } } { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { { 1312 -528 -312 1440 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725191863740 "|forest-risc-v|p_rom:inst2|altsyncram:altsyncram_component|altsyncram_9vr3:auto_generated|ram_block1a255"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1725191863740 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1725191863740 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725191864265 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1036 " "1036 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725191864674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725191865018 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725191865018 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725191865072 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725191865072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725191865072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725191865072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 537 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 537 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725191865110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep  1 13:57:45 2024 " "Processing ended: Sun Sep  1 13:57:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725191865110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725191865110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725191865110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725191865110 ""}
