# VLSI
<h2><u>SystemVerilog:</u></h2>
<ol>
<li><h1><i><a href="https://github.com/Sarunesh/full_adder_sv" target="blank">Full Adder</a></i></h1>
<p>This contains the Verilog design code and SystemVerilog testbench code for a Full Adder.</p></li>
</ol>
