{
  "module_name": "phy.c",
  "hash_id": "6238a4ec86e8c28360a1fa15108bc89611d317007cf9cb4b560bb4802d2a5fe1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8723ae/phy.c",
  "human_readable_source": "\n \n\n#include \"../wifi.h\"\n#include \"../pci.h\"\n#include \"../ps.h\"\n#include \"reg.h\"\n#include \"def.h\"\n#include \"phy.h\"\n#include \"rf.h\"\n#include \"dm.h\"\n#include \"table.h\"\n#include \"../rtl8723com/phy_common.h\"\n\nstatic void _rtl8723e_phy_fw_rf_serial_write(struct ieee80211_hw *hw,\n\t\t\t\t\t     enum radio_path rfpath, u32 offset,\n\t\t\t\t\t     u32 data);\nstatic bool _rtl8723e_phy_bb8192c_config_parafile(struct ieee80211_hw *hw);\nstatic bool _rtl8723e_phy_config_mac_with_headerfile(struct ieee80211_hw *hw);\nstatic bool _rtl8723e_phy_config_bb_with_headerfile(struct ieee80211_hw *hw,\n\t\t\t\t\t\t    u8 configtype);\nstatic bool _rtl8723e_phy_config_bb_with_pgheaderfile(struct ieee80211_hw *hw,\n\t\t\t\t\t\t      u8 configtype);\nstatic bool _rtl8723e_phy_sw_chnl_step_by_step(struct ieee80211_hw *hw,\n\t\t\t\t\t       u8 channel, u8 *stage, u8 *step,\n\t\t\t\t\t       u32 *delay);\nstatic u8 _rtl8723e_phy_dbm_to_txpwr_idx(struct ieee80211_hw *hw,\n\t\t\t\t\t enum wireless_mode wirelessmode,\n\t\t\t\t\t long power_indbm);\nstatic void rtl8723e_phy_set_rf_on(struct ieee80211_hw *hw);\nstatic void rtl8723e_phy_set_io(struct ieee80211_hw *hw);\n\nu32 rtl8723e_phy_query_rf_reg(struct ieee80211_hw *hw,\n\t\t\t      enum radio_path rfpath,\n\t\t\t      u32 regaddr, u32 bitmask)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 original_value = 0, readback_value, bitshift;\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"regaddr(%#x), rfpath(%#x), bitmask(%#x)\\n\",\n\t\tregaddr, rfpath, bitmask);\n\n\tspin_lock(&rtlpriv->locks.rf_lock);\n\n\tif (rtlphy->rf_mode != RF_OP_BY_FW) {\n\t\toriginal_value = rtl8723_phy_rf_serial_read(hw,\n\t\t\t\t\t\t\t    rfpath, regaddr);\n\t}\n\n\tbitshift = rtl8723_phy_calculate_bit_shift(bitmask);\n\treadback_value = (original_value & bitmask) >> bitshift;\n\n\tspin_unlock(&rtlpriv->locks.rf_lock);\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"regaddr(%#x), rfpath(%#x), bitmask(%#x), original_value(%#x)\\n\",\n\t\tregaddr, rfpath, bitmask, original_value);\n\n\treturn readback_value;\n}\n\nvoid rtl8723e_phy_set_rf_reg(struct ieee80211_hw *hw,\n\t\t\t     enum radio_path rfpath,\n\t\t\t   u32 regaddr, u32 bitmask, u32 data)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tu32 original_value = 0, bitshift;\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"regaddr(%#x), bitmask(%#x), data(%#x), rfpath(%#x)\\n\",\n\t\tregaddr, bitmask, data, rfpath);\n\n\tspin_lock(&rtlpriv->locks.rf_lock);\n\n\tif (rtlphy->rf_mode != RF_OP_BY_FW) {\n\t\tif (bitmask != RFREG_OFFSET_MASK) {\n\t\t\toriginal_value = rtl8723_phy_rf_serial_read(hw,\n\t\t\t\t\t\t\t\t    rfpath,\n\t\t\t\t\t\t\t\t    regaddr);\n\t\t\tbitshift = rtl8723_phy_calculate_bit_shift(bitmask);\n\t\t\tdata =\n\t\t\t    ((original_value & (~bitmask)) |\n\t\t\t     (data << bitshift));\n\t\t}\n\n\t\trtl8723_phy_rf_serial_write(hw, rfpath, regaddr, data);\n\t} else {\n\t\tif (bitmask != RFREG_OFFSET_MASK) {\n\t\t\tbitshift = rtl8723_phy_calculate_bit_shift(bitmask);\n\t\t\tdata =\n\t\t\t    ((original_value & (~bitmask)) |\n\t\t\t     (data << bitshift));\n\t\t}\n\t\t_rtl8723e_phy_fw_rf_serial_write(hw, rfpath, regaddr, data);\n\t}\n\n\tspin_unlock(&rtlpriv->locks.rf_lock);\n\n\trtl_dbg(rtlpriv, COMP_RF, DBG_TRACE,\n\t\t\"regaddr(%#x), bitmask(%#x), data(%#x), rfpath(%#x)\\n\",\n\t\tregaddr, bitmask, data, rfpath);\n\n}\n\nstatic void _rtl8723e_phy_fw_rf_serial_write(struct ieee80211_hw *hw,\n\t\t\t\t\t     enum radio_path rfpath, u32 offset,\n\t\t\t\t\t     u32 data)\n{\n\tWARN_ONCE(true, \"rtl8723ae: _rtl8723e_phy_fw_rf_serial_write deprecated!\\n\");\n}\n\nstatic void _rtl8723e_phy_bb_config_1t(struct ieee80211_hw *hw)\n{\n\trtl_set_bbreg(hw, RFPGA0_TXINFO, 0x3, 0x2);\n\trtl_set_bbreg(hw, RFPGA1_TXINFO, 0x300033, 0x200022);\n\trtl_set_bbreg(hw, RCCK0_AFESETTING, MASKBYTE3, 0x45);\n\trtl_set_bbreg(hw, ROFDM0_TRXPATHENABLE, MASKBYTE0, 0x23);\n\trtl_set_bbreg(hw, ROFDM0_AGCPARAMETER1, 0x30, 0x1);\n\trtl_set_bbreg(hw, 0xe74, 0x0c000000, 0x2);\n\trtl_set_bbreg(hw, 0xe78, 0x0c000000, 0x2);\n\trtl_set_bbreg(hw, 0xe7c, 0x0c000000, 0x2);\n\trtl_set_bbreg(hw, 0xe80, 0x0c000000, 0x2);\n\trtl_set_bbreg(hw, 0xe88, 0x0c000000, 0x2);\n}\n\nbool rtl8723e_phy_mac_config(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tbool rtstatus = _rtl8723e_phy_config_mac_with_headerfile(hw);\n\trtl_write_byte(rtlpriv, 0x04CA, 0x0A);\n\treturn rtstatus;\n}\n\nbool rtl8723e_phy_bb_config(struct ieee80211_hw *hw)\n{\n\tbool rtstatus = true;\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 tmpu1b;\n\tu8 b_reg_hwparafile = 1;\n\n\trtl8723_phy_init_bb_rf_reg_def(hw);\n\n\t \n\ttmpu1b = rtl_read_byte(rtlpriv, REG_AFE_PLL_CTRL);\n\tudelay(2);\n\trtl_write_byte(rtlpriv, REG_AFE_PLL_CTRL, (tmpu1b|BIT(1)));\n\tudelay(2);\n\t \n\trtl_write_byte(rtlpriv, REG_AFE_PLL_CTRL+1, 0xff);\n\tudelay(2);\n\n\t \n\ttmpu1b = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN,\n\t\t       (tmpu1b | FEN_BB_GLB_RSTN | FEN_BBRSTB));\n\n\t \n\ttmpu1b = rtl_read_byte(rtlpriv, REG_AFE_XTAL_CTRL+1);\n\trtl_write_byte(rtlpriv, REG_AFE_XTAL_CTRL+1, (tmpu1b & (~BIT(6))));\n\n\t \n\ttmpu1b = rtl_read_byte(rtlpriv, REG_AFE_XTAL_CTRL+2);\n\trtl_write_byte(rtlpriv, REG_AFE_XTAL_CTRL+2, (tmpu1b & (~BIT(4))));\n\n\t \n\trtl_write_byte(rtlpriv, REG_RF_CTRL, 0x07);\n\n\tif (b_reg_hwparafile == 1)\n\t\trtstatus = _rtl8723e_phy_bb8192c_config_parafile(hw);\n\treturn rtstatus;\n}\n\nbool rtl8723e_phy_rf_config(struct ieee80211_hw *hw)\n{\n\treturn rtl8723e_phy_rf6052_config(hw);\n}\n\nstatic bool _rtl8723e_phy_bb8192c_config_parafile(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tbool rtstatus;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE, \"\\n\");\n\trtstatus = _rtl8723e_phy_config_bb_with_headerfile(hw,\n\t\t\t\t\t\tBASEBAND_CONFIG_PHY_REG);\n\tif (!rtstatus) {\n\t\tpr_err(\"Write BB Reg Fail!!\\n\");\n\t\treturn false;\n\t}\n\n\tif (rtlphy->rf_type == RF_1T2R) {\n\t\t_rtl8723e_phy_bb_config_1t(hw);\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE, \"Config to 1T!!\\n\");\n\t}\n\tif (rtlefuse->autoload_failflag == false) {\n\t\trtlphy->pwrgroup_cnt = 0;\n\t\trtstatus = _rtl8723e_phy_config_bb_with_pgheaderfile(hw,\n\t\t\t\t\tBASEBAND_CONFIG_PHY_REG);\n\t}\n\tif (!rtstatus) {\n\t\tpr_err(\"BB_PG Reg Fail!!\\n\");\n\t\treturn false;\n\t}\n\trtstatus =\n\t  _rtl8723e_phy_config_bb_with_headerfile(hw, BASEBAND_CONFIG_AGC_TAB);\n\tif (!rtstatus) {\n\t\tpr_err(\"AGC Table Fail\\n\");\n\t\treturn false;\n\t}\n\trtlphy->cck_high_power = (bool) (rtl_get_bbreg(hw,\n\t\t\t\t\tRFPGA0_XA_HSSIPARAMETER2,\n\t\t\t\t\t0x200));\n\n\treturn true;\n}\n\nstatic bool _rtl8723e_phy_config_mac_with_headerfile(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 i;\n\tu32 arraylength;\n\tu32 *ptrarray;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE, \"Read Rtl723MACPHY_Array\\n\");\n\tarraylength = RTL8723E_MACARRAYLENGTH;\n\tptrarray = RTL8723EMAC_ARRAY;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\"Img:RTL8192CEMAC_2T_ARRAY\\n\");\n\tfor (i = 0; i < arraylength; i = i + 2)\n\t\trtl_write_byte(rtlpriv, ptrarray[i], (u8) ptrarray[i + 1]);\n\treturn true;\n}\n\nstatic bool _rtl8723e_phy_config_bb_with_headerfile(struct ieee80211_hw *hw,\n\t\t\t\t\t\t    u8 configtype)\n{\n\tint i;\n\tu32 *phy_regarray_table;\n\tu32 *agctab_array_table;\n\tu16 phy_reg_arraylen, agctab_arraylen;\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\tagctab_arraylen = RTL8723E_AGCTAB_1TARRAYLENGTH;\n\tagctab_array_table = RTL8723EAGCTAB_1TARRAY;\n\tphy_reg_arraylen = RTL8723E_PHY_REG_1TARRAY_LENGTH;\n\tphy_regarray_table = RTL8723EPHY_REG_1TARRAY;\n\tif (configtype == BASEBAND_CONFIG_PHY_REG) {\n\t\tfor (i = 0; i < phy_reg_arraylen; i = i + 2) {\n\t\t\tif (phy_regarray_table[i] == 0xfe)\n\t\t\t\tmdelay(50);\n\t\t\telse if (phy_regarray_table[i] == 0xfd)\n\t\t\t\tmdelay(5);\n\t\t\telse if (phy_regarray_table[i] == 0xfc)\n\t\t\t\tmdelay(1);\n\t\t\telse if (phy_regarray_table[i] == 0xfb)\n\t\t\t\tudelay(50);\n\t\t\telse if (phy_regarray_table[i] == 0xfa)\n\t\t\t\tudelay(5);\n\t\t\telse if (phy_regarray_table[i] == 0xf9)\n\t\t\t\tudelay(1);\n\t\t\trtl_set_bbreg(hw, phy_regarray_table[i], MASKDWORD,\n\t\t\t\t      phy_regarray_table[i + 1]);\n\t\t\tudelay(1);\n\t\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\t\"The phy_regarray_table[0] is %x Rtl819XPHY_REGArray[1] is %x\\n\",\n\t\t\t\tphy_regarray_table[i],\n\t\t\t\tphy_regarray_table[i + 1]);\n\t\t}\n\t} else if (configtype == BASEBAND_CONFIG_AGC_TAB) {\n\t\tfor (i = 0; i < agctab_arraylen; i = i + 2) {\n\t\t\trtl_set_bbreg(hw, agctab_array_table[i], MASKDWORD,\n\t\t\t\t      agctab_array_table[i + 1]);\n\t\t\tudelay(1);\n\t\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\t\"The agctab_array_table[0] is %x Rtl819XPHY_REGArray[1] is %x\\n\",\n\t\t\t\tagctab_array_table[i],\n\t\t\t\tagctab_array_table[i + 1]);\n\t\t}\n\t}\n\treturn true;\n}\n\nstatic void store_pwrindex_diffrate_offset(struct ieee80211_hw *hw,\n\t\t\t\t\t   u32 regaddr, u32 bitmask,\n\t\t\t\t\t   u32 data)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\n\tif (regaddr == RTXAGC_A_RATE18_06) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][0] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][0] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][0]);\n\t}\n\tif (regaddr == RTXAGC_A_RATE54_24) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][1] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][1] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->\n\t\t\t\t\t\t\t    pwrgroup_cnt][1]);\n\t}\n\tif (regaddr == RTXAGC_A_CCK1_MCS32) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][6] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][6] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][6]);\n\t}\n\tif (regaddr == RTXAGC_B_CCK11_A_CCK2_11 && bitmask == 0xffffff00) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][7] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][7] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][7]);\n\t}\n\tif (regaddr == RTXAGC_A_MCS03_MCS00) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][2] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][2] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][2]);\n\t}\n\tif (regaddr == RTXAGC_A_MCS07_MCS04) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][3] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][3] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][3]);\n\t}\n\tif (regaddr == RTXAGC_A_MCS11_MCS08) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][4] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][4] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][4]);\n\t}\n\tif (regaddr == RTXAGC_A_MCS15_MCS12) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][5] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][5] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][5]);\n\t}\n\tif (regaddr == RTXAGC_B_RATE18_06) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][8] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][8] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][8]);\n\t}\n\tif (regaddr == RTXAGC_B_RATE54_24) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][9] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][9] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][9]);\n\t}\n\tif (regaddr == RTXAGC_B_CCK1_55_MCS32) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][14] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][14] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][14]);\n\t}\n\tif (regaddr == RTXAGC_B_CCK11_A_CCK2_11 && bitmask == 0x000000ff) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][15] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][15] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][15]);\n\t}\n\tif (regaddr == RTXAGC_B_MCS03_MCS00) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][10] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][10] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][10]);\n\t}\n\tif (regaddr == RTXAGC_B_MCS07_MCS04) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][11] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][11] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][11]);\n\t}\n\tif (regaddr == RTXAGC_B_MCS11_MCS08) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][12] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][12] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][12]);\n\t}\n\tif (regaddr == RTXAGC_B_MCS15_MCS12) {\n\t\trtlphy->mcs_txpwrlevel_origoffset[rtlphy->pwrgroup_cnt][13] =\n\t\t    data;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"MCSTxPowerLevelOriginalOffset[%d][13] = 0x%x\\n\",\n\t\t\trtlphy->pwrgroup_cnt,\n\t\t\trtlphy->mcs_txpwrlevel_origoffset\n\t\t\t[rtlphy->pwrgroup_cnt][13]);\n\n\t\trtlphy->pwrgroup_cnt++;\n\t}\n}\n\nstatic bool _rtl8723e_phy_config_bb_with_pgheaderfile(struct ieee80211_hw *hw,\n\t\t\t\t\t\t      u8 configtype)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tint i;\n\tu32 *phy_regarray_table_pg;\n\tu16 phy_regarray_pg_len;\n\n\tphy_regarray_pg_len = RTL8723E_PHY_REG_ARRAY_PGLENGTH;\n\tphy_regarray_table_pg = RTL8723EPHY_REG_ARRAY_PG;\n\n\tif (configtype == BASEBAND_CONFIG_PHY_REG) {\n\t\tfor (i = 0; i < phy_regarray_pg_len; i = i + 3) {\n\t\t\tif (phy_regarray_table_pg[i] == 0xfe)\n\t\t\t\tmdelay(50);\n\t\t\telse if (phy_regarray_table_pg[i] == 0xfd)\n\t\t\t\tmdelay(5);\n\t\t\telse if (phy_regarray_table_pg[i] == 0xfc)\n\t\t\t\tmdelay(1);\n\t\t\telse if (phy_regarray_table_pg[i] == 0xfb)\n\t\t\t\tudelay(50);\n\t\t\telse if (phy_regarray_table_pg[i] == 0xfa)\n\t\t\t\tudelay(5);\n\t\t\telse if (phy_regarray_table_pg[i] == 0xf9)\n\t\t\t\tudelay(1);\n\n\t\t\tstore_pwrindex_diffrate_offset(hw,\n\t\t\t\t\t\tphy_regarray_table_pg[i],\n\t\t\t\t\t\tphy_regarray_table_pg[i + 1],\n\t\t\t\t\t\tphy_regarray_table_pg[i + 2]);\n\t\t}\n\t} else {\n\t\trtl_dbg(rtlpriv, COMP_SEND, DBG_TRACE,\n\t\t\t\"configtype != BaseBand_Config_PHY_REG\\n\");\n\t}\n\treturn true;\n}\n\nbool rtl8723e_phy_config_rf_with_headerfile(struct ieee80211_hw *hw,\n\t\t\t\t\t    enum radio_path rfpath)\n{\n\tint i;\n\tu32 *radioa_array_table;\n\tu16 radioa_arraylen;\n\n\tradioa_arraylen = RTL8723ERADIOA_1TARRAYLENGTH;\n\tradioa_array_table = RTL8723E_RADIOA_1TARRAY;\n\n\tswitch (rfpath) {\n\tcase RF90_PATH_A:\n\t\tfor (i = 0; i < radioa_arraylen; i = i + 2) {\n\t\t\tif (radioa_array_table[i] == 0xfe) {\n\t\t\t\tmdelay(50);\n\t\t\t} else if (radioa_array_table[i] == 0xfd) {\n\t\t\t\tmdelay(5);\n\t\t\t} else if (radioa_array_table[i] == 0xfc) {\n\t\t\t\tmdelay(1);\n\t\t\t} else if (radioa_array_table[i] == 0xfb) {\n\t\t\t\tudelay(50);\n\t\t\t} else if (radioa_array_table[i] == 0xfa) {\n\t\t\t\tudelay(5);\n\t\t\t} else if (radioa_array_table[i] == 0xf9) {\n\t\t\t\tudelay(1);\n\t\t\t} else {\n\t\t\t\trtl_set_rfreg(hw, rfpath, radioa_array_table[i],\n\t\t\t\t\t      RFREG_OFFSET_MASK,\n\t\t\t\t\t      radioa_array_table[i + 1]);\n\t\t\t\tudelay(1);\n\t\t\t}\n\t\t}\n\t\tbreak;\n\tcase RF90_PATH_B:\n\tcase RF90_PATH_C:\n\tcase RF90_PATH_D:\n\t\tbreak;\n\t}\n\treturn true;\n}\n\nvoid rtl8723e_phy_get_hw_reg_originalvalue(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\n\trtlphy->default_initialgain[0] =\n\t    (u8) rtl_get_bbreg(hw, ROFDM0_XAAGCCORE1, MASKBYTE0);\n\trtlphy->default_initialgain[1] =\n\t    (u8) rtl_get_bbreg(hw, ROFDM0_XBAGCCORE1, MASKBYTE0);\n\trtlphy->default_initialgain[2] =\n\t    (u8) rtl_get_bbreg(hw, ROFDM0_XCAGCCORE1, MASKBYTE0);\n\trtlphy->default_initialgain[3] =\n\t    (u8) rtl_get_bbreg(hw, ROFDM0_XDAGCCORE1, MASKBYTE0);\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\"Default initial gain (c50=0x%x, c58=0x%x, c60=0x%x, c68=0x%x\\n\",\n\t\trtlphy->default_initialgain[0],\n\t\trtlphy->default_initialgain[1],\n\t\trtlphy->default_initialgain[2],\n\t\trtlphy->default_initialgain[3]);\n\n\trtlphy->framesync = (u8) rtl_get_bbreg(hw,\n\t\t\t\t\t       ROFDM0_RXDETECTOR3, MASKBYTE0);\n\trtlphy->framesync_c34 = rtl_get_bbreg(hw,\n\t\t\t\t\t      ROFDM0_RXDETECTOR2, MASKDWORD);\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\"Default framesync (0x%x) = 0x%x\\n\",\n\t\tROFDM0_RXDETECTOR3, rtlphy->framesync);\n}\n\nvoid rtl8723e_phy_get_txpower_level(struct ieee80211_hw *hw, long *powerlevel)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tu8 txpwr_level;\n\tlong txpwr_dbm;\n\n\ttxpwr_level = rtlphy->cur_cck_txpwridx;\n\ttxpwr_dbm = rtl8723_phy_txpwr_idx_to_dbm(hw,\n\t\t\t\t\t\t WIRELESS_MODE_B, txpwr_level);\n\ttxpwr_level = rtlphy->cur_ofdm24g_txpwridx +\n\t    rtlefuse->legacy_ht_txpowerdiff;\n\tif (rtl8723_phy_txpwr_idx_to_dbm(hw,\n\t\t\t\t\t WIRELESS_MODE_G,\n\t\t\t\t\t txpwr_level) > txpwr_dbm)\n\t\ttxpwr_dbm =\n\t\t    rtl8723_phy_txpwr_idx_to_dbm(hw, WIRELESS_MODE_G,\n\t\t\t\t\t\t txpwr_level);\n\ttxpwr_level = rtlphy->cur_ofdm24g_txpwridx;\n\tif (rtl8723_phy_txpwr_idx_to_dbm(hw,\n\t\t\t\t\t WIRELESS_MODE_N_24G,\n\t\t\t\t\t txpwr_level) > txpwr_dbm)\n\t\ttxpwr_dbm =\n\t\t    rtl8723_phy_txpwr_idx_to_dbm(hw, WIRELESS_MODE_N_24G,\n\t\t\t\t\t\t txpwr_level);\n\t*powerlevel = txpwr_dbm;\n}\n\nstatic void _rtl8723e_get_txpower_index(struct ieee80211_hw *hw, u8 channel,\n\t\t\t\t\tu8 *cckpowerlevel, u8 *ofdmpowerlevel)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tu8 index = (channel - 1);\n\n\tcckpowerlevel[RF90_PATH_A] =\n\t    rtlefuse->txpwrlevel_cck[RF90_PATH_A][index];\n\tcckpowerlevel[RF90_PATH_B] =\n\t    rtlefuse->txpwrlevel_cck[RF90_PATH_B][index];\n\tif (get_rf_type(rtlphy) == RF_1T2R || get_rf_type(rtlphy) == RF_1T1R) {\n\t\tofdmpowerlevel[RF90_PATH_A] =\n\t\t    rtlefuse->txpwrlevel_ht40_1s[RF90_PATH_A][index];\n\t\tofdmpowerlevel[RF90_PATH_B] =\n\t\t    rtlefuse->txpwrlevel_ht40_1s[RF90_PATH_B][index];\n\t} else if (get_rf_type(rtlphy) == RF_2T2R) {\n\t\tofdmpowerlevel[RF90_PATH_A] =\n\t\t    rtlefuse->txpwrlevel_ht40_2s[RF90_PATH_A][index];\n\t\tofdmpowerlevel[RF90_PATH_B] =\n\t\t    rtlefuse->txpwrlevel_ht40_2s[RF90_PATH_B][index];\n\t}\n}\n\nstatic void _rtl8723e_ccxpower_index_check(struct ieee80211_hw *hw,\n\t\t\t\t\t   u8 channel, u8 *cckpowerlevel,\n\t\t\t\t\t   u8 *ofdmpowerlevel)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\n\trtlphy->cur_cck_txpwridx = cckpowerlevel[0];\n\trtlphy->cur_ofdm24g_txpwridx = ofdmpowerlevel[0];\n\n}\n\nvoid rtl8723e_phy_set_txpower_level(struct ieee80211_hw *hw, u8 channel)\n{\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tu8 cckpowerlevel[2], ofdmpowerlevel[2];\n\n\tif (!rtlefuse->txpwr_fromeprom)\n\t\treturn;\n\t_rtl8723e_get_txpower_index(hw, channel,\n\t\t\t\t    &cckpowerlevel[0], &ofdmpowerlevel[0]);\n\t_rtl8723e_ccxpower_index_check(hw,\n\t\t\t\t       channel, &cckpowerlevel[0],\n\t\t\t\t       &ofdmpowerlevel[0]);\n\trtl8723e_phy_rf6052_set_cck_txpower(hw, &cckpowerlevel[0]);\n\trtl8723e_phy_rf6052_set_ofdm_txpower(hw, &ofdmpowerlevel[0], channel);\n}\n\nbool rtl8723e_phy_update_txpower_dbm(struct ieee80211_hw *hw, long power_indbm)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tu8 idx;\n\tu8 rf_path;\n\tu8 ccktxpwridx = _rtl8723e_phy_dbm_to_txpwr_idx(hw,\n\t\t\t\t\t\t      WIRELESS_MODE_B,\n\t\t\t\t\t\t      power_indbm);\n\tu8 ofdmtxpwridx = _rtl8723e_phy_dbm_to_txpwr_idx(hw,\n\t\t\t\t\t\t       WIRELESS_MODE_N_24G,\n\t\t\t\t\t\t       power_indbm);\n\tif (ofdmtxpwridx - rtlefuse->legacy_ht_txpowerdiff > 0)\n\t\tofdmtxpwridx -= rtlefuse->legacy_ht_txpowerdiff;\n\telse\n\t\tofdmtxpwridx = 0;\n\trtl_dbg(rtlpriv, COMP_TXAGC, DBG_TRACE,\n\t\t\"%lx dBm, ccktxpwridx = %d, ofdmtxpwridx = %d\\n\",\n\t\tpower_indbm, ccktxpwridx, ofdmtxpwridx);\n\tfor (idx = 0; idx < 14; idx++) {\n\t\tfor (rf_path = 0; rf_path < 2; rf_path++) {\n\t\t\trtlefuse->txpwrlevel_cck[rf_path][idx] = ccktxpwridx;\n\t\t\trtlefuse->txpwrlevel_ht40_1s[rf_path][idx] =\n\t\t\t    ofdmtxpwridx;\n\t\t\trtlefuse->txpwrlevel_ht40_2s[rf_path][idx] =\n\t\t\t    ofdmtxpwridx;\n\t\t}\n\t}\n\trtl8723e_phy_set_txpower_level(hw, rtlphy->current_channel);\n\treturn true;\n}\n\nstatic u8 _rtl8723e_phy_dbm_to_txpwr_idx(struct ieee80211_hw *hw,\n\t\t\t\t\t enum wireless_mode wirelessmode,\n\t\t\t\t\t long power_indbm)\n{\n\tu8 txpwridx;\n\tlong offset;\n\n\tswitch (wirelessmode) {\n\tcase WIRELESS_MODE_B:\n\t\toffset = -7;\n\t\tbreak;\n\tcase WIRELESS_MODE_G:\n\tcase WIRELESS_MODE_N_24G:\n\t\toffset = -8;\n\t\tbreak;\n\tdefault:\n\t\toffset = -8;\n\t\tbreak;\n\t}\n\n\tif ((power_indbm - offset) > 0)\n\t\ttxpwridx = (u8)((power_indbm - offset) * 2);\n\telse\n\t\ttxpwridx = 0;\n\n\tif (txpwridx > MAX_TXPWR_IDX_NMODE_92S)\n\t\ttxpwridx = MAX_TXPWR_IDX_NMODE_92S;\n\n\treturn txpwridx;\n}\n\nvoid rtl8723e_phy_scan_operation_backup(struct ieee80211_hw *hw, u8 operation)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tenum io_type iotype;\n\n\tif (!is_hal_stop(rtlhal)) {\n\t\tswitch (operation) {\n\t\tcase SCAN_OPT_BACKUP_BAND0:\n\t\t\tiotype = IO_CMD_PAUSE_BAND0_DM_BY_SCAN;\n\t\t\trtlpriv->cfg->ops->set_hw_reg(hw,\n\t\t\t\t\t\t      HW_VAR_IO_CMD,\n\t\t\t\t\t\t      (u8 *)&iotype);\n\n\t\t\tbreak;\n\t\tcase SCAN_OPT_RESTORE:\n\t\t\tiotype = IO_CMD_RESUME_DM_BY_SCAN;\n\t\t\trtlpriv->cfg->ops->set_hw_reg(hw,\n\t\t\t\t\t\t      HW_VAR_IO_CMD,\n\t\t\t\t\t\t      (u8 *)&iotype);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tpr_err(\"Unknown Scan Backup operation.\\n\");\n\t\t\tbreak;\n\t\t}\n\t}\n}\n\nvoid rtl8723e_phy_set_bw_mode_callback(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tu8 reg_bw_opmode;\n\tu8 reg_prsr_rsc;\n\n\trtl_dbg(rtlpriv, COMP_SCAN, DBG_TRACE,\n\t\t\"Switch to %s bandwidth\\n\",\n\t\trtlphy->current_chan_bw == HT_CHANNEL_WIDTH_20 ?\n\t\t\"20MHz\" : \"40MHz\");\n\n\tif (is_hal_stop(rtlhal)) {\n\t\trtlphy->set_bwmode_inprogress = false;\n\t\treturn;\n\t}\n\n\treg_bw_opmode = rtl_read_byte(rtlpriv, REG_BWOPMODE);\n\treg_prsr_rsc = rtl_read_byte(rtlpriv, REG_RRSR + 2);\n\n\tswitch (rtlphy->current_chan_bw) {\n\tcase HT_CHANNEL_WIDTH_20:\n\t\treg_bw_opmode |= BW_OPMODE_20MHZ;\n\t\trtl_write_byte(rtlpriv, REG_BWOPMODE, reg_bw_opmode);\n\t\tbreak;\n\tcase HT_CHANNEL_WIDTH_20_40:\n\t\treg_bw_opmode &= ~BW_OPMODE_20MHZ;\n\t\trtl_write_byte(rtlpriv, REG_BWOPMODE, reg_bw_opmode);\n\t\treg_prsr_rsc =\n\t\t    (reg_prsr_rsc & 0x90) | (mac->cur_40_prime_sc << 5);\n\t\trtl_write_byte(rtlpriv, REG_RRSR + 2, reg_prsr_rsc);\n\t\tbreak;\n\tdefault:\n\t\tpr_err(\"unknown bandwidth: %#X\\n\",\n\t\t       rtlphy->current_chan_bw);\n\t\tbreak;\n\t}\n\n\tswitch (rtlphy->current_chan_bw) {\n\tcase HT_CHANNEL_WIDTH_20:\n\t\trtl_set_bbreg(hw, RFPGA0_RFMOD, BRFMOD, 0x0);\n\t\trtl_set_bbreg(hw, RFPGA1_RFMOD, BRFMOD, 0x0);\n\t\trtl_set_bbreg(hw, RFPGA0_ANALOGPARAMETER2, BIT(10), 1);\n\t\tbreak;\n\tcase HT_CHANNEL_WIDTH_20_40:\n\t\trtl_set_bbreg(hw, RFPGA0_RFMOD, BRFMOD, 0x1);\n\t\trtl_set_bbreg(hw, RFPGA1_RFMOD, BRFMOD, 0x1);\n\n\t\trtl_set_bbreg(hw, RCCK0_SYSTEM, BCCK_SIDEBAND,\n\t\t\t      (mac->cur_40_prime_sc >> 1));\n\t\trtl_set_bbreg(hw, ROFDM1_LSTF, 0xC00, mac->cur_40_prime_sc);\n\t\trtl_set_bbreg(hw, RFPGA0_ANALOGPARAMETER2, BIT(10), 0);\n\n\t\trtl_set_bbreg(hw, 0x818, (BIT(26) | BIT(27)),\n\t\t\t      (mac->cur_40_prime_sc ==\n\t\t\t       HAL_PRIME_CHNL_OFFSET_LOWER) ? 2 : 1);\n\t\tbreak;\n\tdefault:\n\t\tpr_err(\"unknown bandwidth: %#X\\n\",\n\t\t       rtlphy->current_chan_bw);\n\t\tbreak;\n\t}\n\trtl8723e_phy_rf6052_set_bandwidth(hw, rtlphy->current_chan_bw);\n\trtlphy->set_bwmode_inprogress = false;\n\trtl_dbg(rtlpriv, COMP_SCAN, DBG_TRACE, \"\\n\");\n}\n\nvoid rtl8723e_phy_set_bw_mode(struct ieee80211_hw *hw,\n\t\t\t      enum nl80211_channel_type ch_type)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tu8 tmp_bw = rtlphy->current_chan_bw;\n\n\tif (rtlphy->set_bwmode_inprogress)\n\t\treturn;\n\trtlphy->set_bwmode_inprogress = true;\n\tif ((!is_hal_stop(rtlhal)) && !(RT_CANNOT_IO(hw))) {\n\t\trtl8723e_phy_set_bw_mode_callback(hw);\n\t} else {\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\"false driver sleep or unload\\n\");\n\t\trtlphy->set_bwmode_inprogress = false;\n\t\trtlphy->current_chan_bw = tmp_bw;\n\t}\n}\n\nvoid rtl8723e_phy_sw_chnl_callback(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tu32 delay;\n\n\trtl_dbg(rtlpriv, COMP_SCAN, DBG_TRACE,\n\t\t\"switch to channel%d\\n\", rtlphy->current_channel);\n\tif (is_hal_stop(rtlhal))\n\t\treturn;\n\tdo {\n\t\tif (!rtlphy->sw_chnl_inprogress)\n\t\t\tbreak;\n\t\tif (!_rtl8723e_phy_sw_chnl_step_by_step\n\t\t    (hw, rtlphy->current_channel, &rtlphy->sw_chnl_stage,\n\t\t     &rtlphy->sw_chnl_step, &delay)) {\n\t\t\tif (delay > 0)\n\t\t\t\tmdelay(delay);\n\t\t\telse\n\t\t\t\tcontinue;\n\t\t} else {\n\t\t\trtlphy->sw_chnl_inprogress = false;\n\t\t}\n\t\tbreak;\n\t} while (true);\n\trtl_dbg(rtlpriv, COMP_SCAN, DBG_TRACE, \"\\n\");\n}\n\nu8 rtl8723e_phy_sw_chnl(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\tif (rtlphy->sw_chnl_inprogress)\n\t\treturn 0;\n\tif (rtlphy->set_bwmode_inprogress)\n\t\treturn 0;\n\tWARN_ONCE((rtlphy->current_channel > 14),\n\t\t  \"rtl8723ae: WIRELESS_MODE_G but channel>14\");\n\trtlphy->sw_chnl_inprogress = true;\n\trtlphy->sw_chnl_stage = 0;\n\trtlphy->sw_chnl_step = 0;\n\tif (!(is_hal_stop(rtlhal)) && !(RT_CANNOT_IO(hw))) {\n\t\trtl8723e_phy_sw_chnl_callback(hw);\n\t\trtl_dbg(rtlpriv, COMP_CHAN, DBG_LOUD,\n\t\t\t\"sw_chnl_inprogress false schedule workitem\\n\");\n\t\trtlphy->sw_chnl_inprogress = false;\n\t} else {\n\t\trtl_dbg(rtlpriv, COMP_CHAN, DBG_LOUD,\n\t\t\t\"sw_chnl_inprogress false driver sleep or unload\\n\");\n\t\trtlphy->sw_chnl_inprogress = false;\n\t}\n\treturn 1;\n}\n\nstatic void _rtl8723e_phy_sw_rf_seting(struct ieee80211_hw *hw, u8 channel)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\tif (IS_81XXC_VENDOR_UMC_B_CUT(rtlhal->version)) {\n\t\tif (channel == 6 && rtlphy->current_chan_bw ==\n\t\t\t\tHT_CHANNEL_WIDTH_20)\n\t\t\trtl_set_rfreg(hw, RF90_PATH_A, RF_RX_G1,\n\t\t\t\t      MASKDWORD, 0x00255);\n\t\telse{\n\t\t\tu32 backuprf0x1a = (u32)rtl_get_rfreg(hw,\n\t\t\t\t\tRF90_PATH_A, RF_RX_G1,\n\t\t\t\t\tRFREG_OFFSET_MASK);\n\t\t\trtl_set_rfreg(hw, RF90_PATH_A, RF_RX_G1,\n\t\t\t\t      MASKDWORD, backuprf0x1a);\n\t\t}\n\t}\n}\n\nstatic bool _rtl8723e_phy_sw_chnl_step_by_step(struct ieee80211_hw *hw,\n\t\t\t\t\t       u8 channel, u8 *stage, u8 *step,\n\t\t\t\t\t       u32 *delay)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct swchnlcmd precommoncmd[MAX_PRECMD_CNT];\n\tu32 precommoncmdcnt;\n\tstruct swchnlcmd postcommoncmd[MAX_POSTCMD_CNT];\n\tu32 postcommoncmdcnt;\n\tstruct swchnlcmd rfdependcmd[MAX_RFDEPENDCMD_CNT];\n\tu32 rfdependcmdcnt;\n\tstruct swchnlcmd *currentcmd = NULL;\n\tu8 rfpath;\n\tu8 num_total_rfpath = rtlphy->num_total_rfpath;\n\n\tprecommoncmdcnt = 0;\n\trtl8723_phy_set_sw_chnl_cmdarray(precommoncmd, precommoncmdcnt++,\n\t\t\t\t\t MAX_PRECMD_CNT,\n\t\t\t\t\t CMDID_SET_TXPOWEROWER_LEVEL, 0, 0, 0);\n\trtl8723_phy_set_sw_chnl_cmdarray(precommoncmd, precommoncmdcnt++,\n\t\t\t\t\t MAX_PRECMD_CNT, CMDID_END, 0, 0, 0);\n\n\tpostcommoncmdcnt = 0;\n\n\trtl8723_phy_set_sw_chnl_cmdarray(postcommoncmd, postcommoncmdcnt++,\n\t\t\t\t\t MAX_POSTCMD_CNT, CMDID_END, 0, 0, 0);\n\n\trfdependcmdcnt = 0;\n\n\tWARN_ONCE((channel < 1 || channel > 14),\n\t\t  \"rtl8723ae: illegal channel for Zebra: %d\\n\", channel);\n\n\trtl8723_phy_set_sw_chnl_cmdarray(rfdependcmd, rfdependcmdcnt++,\n\t\t\t\t\t MAX_RFDEPENDCMD_CNT, CMDID_RF_WRITEREG,\n\t\t\t\t\t RF_CHNLBW, channel, 10);\n\n\trtl8723_phy_set_sw_chnl_cmdarray(rfdependcmd, rfdependcmdcnt++,\n\t\t\t\t\t MAX_RFDEPENDCMD_CNT, CMDID_END, 0, 0,\n\t\t\t\t\t 0);\n\n\tdo {\n\t\tswitch (*stage) {\n\t\tcase 0:\n\t\t\tcurrentcmd = &precommoncmd[*step];\n\t\t\tbreak;\n\t\tcase 1:\n\t\t\tcurrentcmd = &rfdependcmd[*step];\n\t\t\tbreak;\n\t\tcase 2:\n\t\t\tcurrentcmd = &postcommoncmd[*step];\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tpr_err(\"Invalid 'stage' = %d, Check it!\\n\",\n\t\t\t       *stage);\n\t\t\treturn true;\n\t\t}\n\n\t\tif (currentcmd->cmdid == CMDID_END) {\n\t\t\tif ((*stage) == 2) {\n\t\t\t\treturn true;\n\t\t\t} else {\n\t\t\t\t(*stage)++;\n\t\t\t\t(*step) = 0;\n\t\t\t\tcontinue;\n\t\t\t}\n\t\t}\n\n\t\tswitch (currentcmd->cmdid) {\n\t\tcase CMDID_SET_TXPOWEROWER_LEVEL:\n\t\t\trtl8723e_phy_set_txpower_level(hw, channel);\n\t\t\tbreak;\n\t\tcase CMDID_WRITEPORT_ULONG:\n\t\t\trtl_write_dword(rtlpriv, currentcmd->para1,\n\t\t\t\t\tcurrentcmd->para2);\n\t\t\tbreak;\n\t\tcase CMDID_WRITEPORT_USHORT:\n\t\t\trtl_write_word(rtlpriv, currentcmd->para1,\n\t\t\t\t       (u16) currentcmd->para2);\n\t\t\tbreak;\n\t\tcase CMDID_WRITEPORT_UCHAR:\n\t\t\trtl_write_byte(rtlpriv, currentcmd->para1,\n\t\t\t\t       (u8) currentcmd->para2);\n\t\t\tbreak;\n\t\tcase CMDID_RF_WRITEREG:\n\t\t\tfor (rfpath = 0; rfpath < num_total_rfpath; rfpath++) {\n\t\t\t\trtlphy->rfreg_chnlval[rfpath] =\n\t\t\t\t    ((rtlphy->rfreg_chnlval[rfpath] &\n\t\t\t\t      0xfffffc00) | currentcmd->para2);\n\n\t\t\t\trtl_set_rfreg(hw, (enum radio_path)rfpath,\n\t\t\t\t\t      currentcmd->para1,\n\t\t\t\t\t      RFREG_OFFSET_MASK,\n\t\t\t\t\t      rtlphy->rfreg_chnlval[rfpath]);\n\t\t\t}\n\t\t\t_rtl8723e_phy_sw_rf_seting(hw, channel);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_LOUD,\n\t\t\t\t\"switch case %#x not processed\\n\",\n\t\t\t\tcurrentcmd->cmdid);\n\t\t\tbreak;\n\t\t}\n\n\t\tbreak;\n\t} while (true);\n\n\t(*delay) = currentcmd->msdelay;\n\t(*step)++;\n\treturn false;\n}\n\nstatic u8 _rtl8723e_phy_path_a_iqk(struct ieee80211_hw *hw, bool config_pathb)\n{\n\tu32 reg_eac, reg_e94, reg_e9c, reg_ea4;\n\tu8 result = 0x00;\n\n\trtl_set_bbreg(hw, 0xe30, MASKDWORD, 0x10008c1f);\n\trtl_set_bbreg(hw, 0xe34, MASKDWORD, 0x10008c1f);\n\trtl_set_bbreg(hw, 0xe38, MASKDWORD, 0x82140102);\n\trtl_set_bbreg(hw, 0xe3c, MASKDWORD,\n\t\t      config_pathb ? 0x28160202 : 0x28160502);\n\n\tif (config_pathb) {\n\t\trtl_set_bbreg(hw, 0xe50, MASKDWORD, 0x10008c22);\n\t\trtl_set_bbreg(hw, 0xe54, MASKDWORD, 0x10008c22);\n\t\trtl_set_bbreg(hw, 0xe58, MASKDWORD, 0x82140102);\n\t\trtl_set_bbreg(hw, 0xe5c, MASKDWORD, 0x28160202);\n\t}\n\n\trtl_set_bbreg(hw, 0xe4c, MASKDWORD, 0x001028d1);\n\trtl_set_bbreg(hw, 0xe48, MASKDWORD, 0xf9000000);\n\trtl_set_bbreg(hw, 0xe48, MASKDWORD, 0xf8000000);\n\n\tmdelay(IQK_DELAY_TIME);\n\n\treg_eac = rtl_get_bbreg(hw, 0xeac, MASKDWORD);\n\treg_e94 = rtl_get_bbreg(hw, 0xe94, MASKDWORD);\n\treg_e9c = rtl_get_bbreg(hw, 0xe9c, MASKDWORD);\n\treg_ea4 = rtl_get_bbreg(hw, 0xea4, MASKDWORD);\n\n\tif (!(reg_eac & BIT(28)) &&\n\t    (((reg_e94 & 0x03FF0000) >> 16) != 0x142) &&\n\t    (((reg_e9c & 0x03FF0000) >> 16) != 0x42))\n\t\tresult |= 0x01;\n\telse\n\t\treturn result;\n\n\tif (!(reg_eac & BIT(27)) &&\n\t    (((reg_ea4 & 0x03FF0000) >> 16) != 0x132) &&\n\t    (((reg_eac & 0x03FF0000) >> 16) != 0x36))\n\t\tresult |= 0x02;\n\treturn result;\n}\n\nstatic u8 _rtl8723e_phy_path_b_iqk(struct ieee80211_hw *hw)\n{\n\tu32 reg_eac, reg_eb4, reg_ebc, reg_ec4, reg_ecc;\n\tu8 result = 0x00;\n\n\trtl_set_bbreg(hw, 0xe60, MASKDWORD, 0x00000002);\n\trtl_set_bbreg(hw, 0xe60, MASKDWORD, 0x00000000);\n\tmdelay(IQK_DELAY_TIME);\n\treg_eac = rtl_get_bbreg(hw, 0xeac, MASKDWORD);\n\treg_eb4 = rtl_get_bbreg(hw, 0xeb4, MASKDWORD);\n\treg_ebc = rtl_get_bbreg(hw, 0xebc, MASKDWORD);\n\treg_ec4 = rtl_get_bbreg(hw, 0xec4, MASKDWORD);\n\treg_ecc = rtl_get_bbreg(hw, 0xecc, MASKDWORD);\n\n\tif (!(reg_eac & BIT(31)) &&\n\t    (((reg_eb4 & 0x03FF0000) >> 16) != 0x142) &&\n\t    (((reg_ebc & 0x03FF0000) >> 16) != 0x42))\n\t\tresult |= 0x01;\n\telse\n\t\treturn result;\n\tif (!(reg_eac & BIT(30)) &&\n\t    (((reg_ec4 & 0x03FF0000) >> 16) != 0x132) &&\n\t    (((reg_ecc & 0x03FF0000) >> 16) != 0x36))\n\t\tresult |= 0x02;\n\treturn result;\n}\n\nstatic bool _rtl8723e_phy_simularity_compare(struct ieee80211_hw *hw,\n\t\t\t\t\t     long result[][8], u8 c1, u8 c2)\n{\n\tu32 i, j, diff, simularity_bitmap, bound;\n\n\tu8 final_candidate[2] = { 0xFF, 0xFF };\n\tbool bresult = true;\n\n\tbound = 4;\n\n\tsimularity_bitmap = 0;\n\n\tfor (i = 0; i < bound; i++) {\n\t\tdiff = (result[c1][i] > result[c2][i]) ?\n\t\t    (result[c1][i] - result[c2][i]) :\n\t\t    (result[c2][i] - result[c1][i]);\n\n\t\tif (diff > MAX_TOLERANCE) {\n\t\t\tif ((i == 2 || i == 6) && !simularity_bitmap) {\n\t\t\t\tif (result[c1][i] + result[c1][i + 1] == 0)\n\t\t\t\t\tfinal_candidate[(i / 4)] = c2;\n\t\t\t\telse if (result[c2][i] + result[c2][i + 1] == 0)\n\t\t\t\t\tfinal_candidate[(i / 4)] = c1;\n\t\t\t\telse\n\t\t\t\t\tsimularity_bitmap = simularity_bitmap |\n\t\t\t\t\t    (1 << i);\n\t\t\t} else\n\t\t\t\tsimularity_bitmap =\n\t\t\t\t    simularity_bitmap | (1 << i);\n\t\t}\n\t}\n\n\tif (simularity_bitmap == 0) {\n\t\tfor (i = 0; i < (bound / 4); i++) {\n\t\t\tif (final_candidate[i] != 0xFF) {\n\t\t\t\tfor (j = i * 4; j < (i + 1) * 4 - 2; j++)\n\t\t\t\t\tresult[3][j] =\n\t\t\t\t\t    result[final_candidate[i]][j];\n\t\t\t\tbresult = false;\n\t\t\t}\n\t\t}\n\t\treturn bresult;\n\t} else if (!(simularity_bitmap & 0x0F)) {\n\t\tfor (i = 0; i < 4; i++)\n\t\t\tresult[3][i] = result[c1][i];\n\t\treturn false;\n\t} else {\n\t\treturn false;\n\t}\n\n}\n\nstatic void _rtl8723e_phy_iq_calibrate(struct ieee80211_hw *hw,\n\t\t\t\t       long result[][8], u8 t, bool is2t)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tu32 i;\n\tu8 patha_ok, pathb_ok;\n\tu32 adda_reg[IQK_ADDA_REG_NUM] = {\n\t\t0x85c, 0xe6c, 0xe70, 0xe74,\n\t\t0xe78, 0xe7c, 0xe80, 0xe84,\n\t\t0xe88, 0xe8c, 0xed0, 0xed4,\n\t\t0xed8, 0xedc, 0xee0, 0xeec\n\t};\n\n\tu32 iqk_mac_reg[IQK_MAC_REG_NUM] = {\n\t\t0x522, 0x550, 0x551, 0x040\n\t};\n\n\tconst u32 retrycount = 2;\n\n\tif (t == 0) {\n\t\trtl_get_bbreg(hw, 0x800, MASKDWORD);\n\n\t\trtl8723_save_adda_registers(hw, adda_reg,\n\t\t\t\t\t    rtlphy->adda_backup, 16);\n\t\trtl8723_phy_save_mac_registers(hw, iqk_mac_reg,\n\t\t\t\t\t       rtlphy->iqk_mac_backup);\n\t}\n\trtl8723_phy_path_adda_on(hw, adda_reg, true, is2t);\n\tif (t == 0) {\n\t\trtlphy->rfpi_enable = (u8) rtl_get_bbreg(hw,\n\t\t\t\t\tRFPGA0_XA_HSSIPARAMETER1,\n\t\t\t\t\tBIT(8));\n\t}\n\n\tif (!rtlphy->rfpi_enable)\n\t\trtl8723_phy_pi_mode_switch(hw, true);\n\tif (t == 0) {\n\t\trtlphy->reg_c04 = rtl_get_bbreg(hw, 0xc04, MASKDWORD);\n\t\trtlphy->reg_c08 = rtl_get_bbreg(hw, 0xc08, MASKDWORD);\n\t\trtlphy->reg_874 = rtl_get_bbreg(hw, 0x874, MASKDWORD);\n\t}\n\trtl_set_bbreg(hw, 0xc04, MASKDWORD, 0x03a05600);\n\trtl_set_bbreg(hw, 0xc08, MASKDWORD, 0x000800e4);\n\trtl_set_bbreg(hw, 0x874, MASKDWORD, 0x22204000);\n\tif (is2t) {\n\t\trtl_set_bbreg(hw, 0x840, MASKDWORD, 0x00010000);\n\t\trtl_set_bbreg(hw, 0x844, MASKDWORD, 0x00010000);\n\t}\n\trtl8723_phy_mac_setting_calibration(hw, iqk_mac_reg,\n\t\t\t\t\t    rtlphy->iqk_mac_backup);\n\trtl_set_bbreg(hw, 0xb68, MASKDWORD, 0x00080000);\n\tif (is2t)\n\t\trtl_set_bbreg(hw, 0xb6c, MASKDWORD, 0x00080000);\n\trtl_set_bbreg(hw, 0xe28, MASKDWORD, 0x80800000);\n\trtl_set_bbreg(hw, 0xe40, MASKDWORD, 0x01007c00);\n\trtl_set_bbreg(hw, 0xe44, MASKDWORD, 0x01004800);\n\tfor (i = 0; i < retrycount; i++) {\n\t\tpatha_ok = _rtl8723e_phy_path_a_iqk(hw, is2t);\n\t\tif (patha_ok == 0x03) {\n\t\t\tresult[t][0] = (rtl_get_bbreg(hw, 0xe94, MASKDWORD) &\n\t\t\t\t\t0x3FF0000) >> 16;\n\t\t\tresult[t][1] = (rtl_get_bbreg(hw, 0xe9c, MASKDWORD) &\n\t\t\t\t\t0x3FF0000) >> 16;\n\t\t\tresult[t][2] = (rtl_get_bbreg(hw, 0xea4, MASKDWORD) &\n\t\t\t\t\t0x3FF0000) >> 16;\n\t\t\tresult[t][3] = (rtl_get_bbreg(hw, 0xeac, MASKDWORD) &\n\t\t\t\t\t0x3FF0000) >> 16;\n\t\t\tbreak;\n\t\t} else if (i == (retrycount - 1) && patha_ok == 0x01)\n\n\t\t\tresult[t][0] = (rtl_get_bbreg(hw, 0xe94,\n\t\t\t\t\t\t      MASKDWORD) & 0x3FF0000) >>\n\t\t\t    16;\n\t\tresult[t][1] =\n\t\t    (rtl_get_bbreg(hw, 0xe9c, MASKDWORD) & 0x3FF0000) >> 16;\n\n\t}\n\n\tif (is2t) {\n\t\trtl8723_phy_path_a_standby(hw);\n\t\trtl8723_phy_path_adda_on(hw, adda_reg, false, is2t);\n\t\tfor (i = 0; i < retrycount; i++) {\n\t\t\tpathb_ok = _rtl8723e_phy_path_b_iqk(hw);\n\t\t\tif (pathb_ok == 0x03) {\n\t\t\t\tresult[t][4] = (rtl_get_bbreg(hw,\n\t\t\t\t\t\t\t      0xeb4,\n\t\t\t\t\t\t\t      MASKDWORD) &\n\t\t\t\t\t\t0x3FF0000) >> 16;\n\t\t\t\tresult[t][5] =\n\t\t\t\t    (rtl_get_bbreg(hw, 0xebc, MASKDWORD) &\n\t\t\t\t     0x3FF0000) >> 16;\n\t\t\t\tresult[t][6] =\n\t\t\t\t    (rtl_get_bbreg(hw, 0xec4, MASKDWORD) &\n\t\t\t\t     0x3FF0000) >> 16;\n\t\t\t\tresult[t][7] =\n\t\t\t\t    (rtl_get_bbreg(hw, 0xecc, MASKDWORD) &\n\t\t\t\t     0x3FF0000) >> 16;\n\t\t\t\tbreak;\n\t\t\t} else if (i == (retrycount - 1) && pathb_ok == 0x01) {\n\t\t\t\tresult[t][4] = (rtl_get_bbreg(hw,\n\t\t\t\t\t\t\t      0xeb4,\n\t\t\t\t\t\t\t      MASKDWORD) &\n\t\t\t\t\t\t0x3FF0000) >> 16;\n\t\t\t}\n\t\t\tresult[t][5] = (rtl_get_bbreg(hw, 0xebc, MASKDWORD) &\n\t\t\t\t\t0x3FF0000) >> 16;\n\t\t}\n\t}\n\trtl_set_bbreg(hw, 0xc04, MASKDWORD, rtlphy->reg_c04);\n\trtl_set_bbreg(hw, 0x874, MASKDWORD, rtlphy->reg_874);\n\trtl_set_bbreg(hw, 0xc08, MASKDWORD, rtlphy->reg_c08);\n\trtl_set_bbreg(hw, 0xe28, MASKDWORD, 0);\n\trtl_set_bbreg(hw, 0x840, MASKDWORD, 0x00032ed3);\n\tif (is2t)\n\t\trtl_set_bbreg(hw, 0x844, MASKDWORD, 0x00032ed3);\n\tif (t != 0) {\n\t\tif (!rtlphy->rfpi_enable)\n\t\t\trtl8723_phy_pi_mode_switch(hw, false);\n\t\trtl8723_phy_reload_adda_registers(hw, adda_reg,\n\t\t\t\t\t\t  rtlphy->adda_backup, 16);\n\t\trtl8723_phy_reload_mac_registers(hw, iqk_mac_reg,\n\t\t\t\t\t\t rtlphy->iqk_mac_backup);\n\t}\n}\n\nstatic void _rtl8723e_phy_lc_calibrate(struct ieee80211_hw *hw, bool is2t)\n{\n\tu8 tmpreg;\n\tu32 rf_a_mode = 0, rf_b_mode = 0, lc_cal;\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\ttmpreg = rtl_read_byte(rtlpriv, 0xd03);\n\n\tif ((tmpreg & 0x70) != 0)\n\t\trtl_write_byte(rtlpriv, 0xd03, tmpreg & 0x8F);\n\telse\n\t\trtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF);\n\n\tif ((tmpreg & 0x70) != 0) {\n\t\trf_a_mode = rtl_get_rfreg(hw, RF90_PATH_A, 0x00, MASK12BITS);\n\n\t\tif (is2t)\n\t\t\trf_b_mode = rtl_get_rfreg(hw, RF90_PATH_B, 0x00,\n\t\t\t\t\t\t  MASK12BITS);\n\n\t\trtl_set_rfreg(hw, RF90_PATH_A, 0x00, MASK12BITS,\n\t\t\t      (rf_a_mode & 0x8FFFF) | 0x10000);\n\n\t\tif (is2t)\n\t\t\trtl_set_rfreg(hw, RF90_PATH_B, 0x00, MASK12BITS,\n\t\t\t\t      (rf_b_mode & 0x8FFFF) | 0x10000);\n\t}\n\tlc_cal = rtl_get_rfreg(hw, RF90_PATH_A, 0x18, MASK12BITS);\n\n\trtl_set_rfreg(hw, RF90_PATH_A, 0x18, MASK12BITS, lc_cal | 0x08000);\n\n\tmdelay(100);\n\n\tif ((tmpreg & 0x70) != 0) {\n\t\trtl_write_byte(rtlpriv, 0xd03, tmpreg);\n\t\trtl_set_rfreg(hw, RF90_PATH_A, 0x00, MASK12BITS, rf_a_mode);\n\n\t\tif (is2t)\n\t\t\trtl_set_rfreg(hw, RF90_PATH_B, 0x00, MASK12BITS,\n\t\t\t\t      rf_b_mode);\n\t} else {\n\t\trtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00);\n\t}\n}\n\nstatic void _rtl8723e_phy_set_rfpath_switch(struct ieee80211_hw *hw,\n\t\t\t\t\t    bool bmain, bool is2t)\n{\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\tif (is_hal_stop(rtlhal)) {\n\t\trtl_set_bbreg(hw, REG_LEDCFG0, BIT(23), 0x01);\n\t\trtl_set_bbreg(hw, RFPGA0_XAB_RFPARAMETER, BIT(13), 0x01);\n\t}\n\tif (is2t) {\n\t\tif (bmain)\n\t\t\trtl_set_bbreg(hw, RFPGA0_XB_RFINTERFACEOE,\n\t\t\t\t      BIT(5) | BIT(6), 0x1);\n\t\telse\n\t\t\trtl_set_bbreg(hw, RFPGA0_XB_RFINTERFACEOE,\n\t\t\t\t      BIT(5) | BIT(6), 0x2);\n\t} else {\n\t\tif (bmain)\n\t\t\trtl_set_bbreg(hw, RFPGA0_XA_RFINTERFACEOE, 0x300, 0x2);\n\t\telse\n\t\t\trtl_set_bbreg(hw, RFPGA0_XA_RFINTERFACEOE, 0x300, 0x1);\n\n\t}\n\n}\n\n#undef IQK_ADDA_REG_NUM\n#undef IQK_DELAY_TIME\n\nvoid rtl8723e_phy_iq_calibrate(struct ieee80211_hw *hw, bool b_recovery)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\n\tlong result[4][8];\n\tu8 i, final_candidate;\n\tbool b_patha_ok;\n\tlong reg_e94, reg_e9c, reg_ea4, reg_eb4, reg_ebc,\n\t   reg_tmp = 0;\n\tbool is12simular, is13simular, is23simular;\n\tu32 iqk_bb_reg[10] = {\n\t\tROFDM0_XARXIQIMBALANCE,\n\t\tROFDM0_XBRXIQIMBALANCE,\n\t\tROFDM0_ECCATHRESHOLD,\n\t\tROFDM0_AGCRSSITABLE,\n\t\tROFDM0_XATXIQIMBALANCE,\n\t\tROFDM0_XBTXIQIMBALANCE,\n\t\tROFDM0_XCTXIQIMBALANCE,\n\t\tROFDM0_XCTXAFE,\n\t\tROFDM0_XDTXAFE,\n\t\tROFDM0_RXIQEXTANTA\n\t};\n\n\tif (b_recovery) {\n\t\trtl8723_phy_reload_adda_registers(hw,\n\t\t\t\t\t\t  iqk_bb_reg,\n\t\t\t\t\t\t  rtlphy->iqk_bb_backup, 10);\n\t\treturn;\n\t}\n\tfor (i = 0; i < 8; i++) {\n\t\tresult[0][i] = 0;\n\t\tresult[1][i] = 0;\n\t\tresult[2][i] = 0;\n\t\tresult[3][i] = 0;\n\t}\n\tfinal_candidate = 0xff;\n\tb_patha_ok = false;\n\tis12simular = false;\n\tis23simular = false;\n\tis13simular = false;\n\tfor (i = 0; i < 3; i++) {\n\t\t_rtl8723e_phy_iq_calibrate(hw, result, i, false);\n\t\tif (i == 1) {\n\t\t\tis12simular =\n\t\t\t  _rtl8723e_phy_simularity_compare(hw, result, 0, 1);\n\t\t\tif (is12simular) {\n\t\t\t\tfinal_candidate = 0;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t\tif (i == 2) {\n\t\t\tis13simular =\n\t\t\t  _rtl8723e_phy_simularity_compare(hw, result, 0, 2);\n\t\t\tif (is13simular) {\n\t\t\t\tfinal_candidate = 0;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t\tis23simular =\n\t\t\t  _rtl8723e_phy_simularity_compare(hw, result, 1, 2);\n\t\t\tif (is23simular)\n\t\t\t\tfinal_candidate = 1;\n\t\t\telse {\n\t\t\t\tfor (i = 0; i < 8; i++)\n\t\t\t\t\treg_tmp += result[3][i];\n\n\t\t\t\tif (reg_tmp != 0)\n\t\t\t\t\tfinal_candidate = 3;\n\t\t\t\telse\n\t\t\t\t\tfinal_candidate = 0xFF;\n\t\t\t}\n\t\t}\n\t}\n\tfor (i = 0; i < 4; i++) {\n\t\treg_e94 = result[i][0];\n\t\treg_e9c = result[i][1];\n\t\treg_ea4 = result[i][2];\n\t\treg_eb4 = result[i][4];\n\t\treg_ebc = result[i][5];\n\t}\n\tif (final_candidate != 0xff) {\n\t\trtlphy->reg_e94 = reg_e94 = result[final_candidate][0];\n\t\trtlphy->reg_e9c = reg_e9c = result[final_candidate][1];\n\t\treg_ea4 = result[final_candidate][2];\n\t\trtlphy->reg_eb4 = reg_eb4 = result[final_candidate][4];\n\t\trtlphy->reg_ebc = reg_ebc = result[final_candidate][5];\n\t\tb_patha_ok = true;\n\t} else {\n\t\trtlphy->reg_e94 = rtlphy->reg_eb4 = 0x100;\n\t\trtlphy->reg_e9c = rtlphy->reg_ebc = 0x0;\n\t}\n\tif (reg_e94 != 0)\n\t\trtl8723_phy_path_a_fill_iqk_matrix(hw, b_patha_ok, result,\n\t\t\t\t\t\t   final_candidate,\n\t\t\t\t\t\t   (reg_ea4 == 0));\n\trtl8723_save_adda_registers(hw, iqk_bb_reg,\n\t\t\t\t    rtlphy->iqk_bb_backup, 10);\n}\n\nvoid rtl8723e_phy_lc_calibrate(struct ieee80211_hw *hw)\n{\n\t_rtl8723e_phy_lc_calibrate(hw, false);\n}\n\nvoid rtl8723e_phy_set_rfpath_switch(struct ieee80211_hw *hw, bool bmain)\n{\n\t_rtl8723e_phy_set_rfpath_switch(hw, bmain, false);\n}\n\nbool rtl8723e_phy_set_io_cmd(struct ieee80211_hw *hw, enum io_type iotype)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tbool postprocessing = false;\n\n\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE,\n\t\t\"-->IO Cmd(%#x), set_io_inprogress(%d)\\n\",\n\t\tiotype, rtlphy->set_io_inprogress);\n\tdo {\n\t\tswitch (iotype) {\n\t\tcase IO_CMD_RESUME_DM_BY_SCAN:\n\t\t\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE,\n\t\t\t\t\"[IO CMD] Resume DM after scan.\\n\");\n\t\t\tpostprocessing = true;\n\t\t\tbreak;\n\t\tcase IO_CMD_PAUSE_BAND0_DM_BY_SCAN:\n\t\t\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE,\n\t\t\t\t\"[IO CMD] Pause DM before scan.\\n\");\n\t\t\tpostprocessing = true;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_LOUD,\n\t\t\t\t\"switch case %#x not processed\\n\", iotype);\n\t\t\tbreak;\n\t\t}\n\t} while (false);\n\tif (postprocessing && !rtlphy->set_io_inprogress) {\n\t\trtlphy->set_io_inprogress = true;\n\t\trtlphy->current_io_type = iotype;\n\t} else {\n\t\treturn false;\n\t}\n\trtl8723e_phy_set_io(hw);\n\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE, \"IO Type(%#x)\\n\", iotype);\n\treturn true;\n}\n\nstatic void rtl8723e_phy_set_io(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &rtlpriv->phy;\n\tstruct dig_t *dm_digtable = &rtlpriv->dm_digtable;\n\n\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE,\n\t\t\"--->Cmd(%#x), set_io_inprogress(%d)\\n\",\n\t\trtlphy->current_io_type, rtlphy->set_io_inprogress);\n\tswitch (rtlphy->current_io_type) {\n\tcase IO_CMD_RESUME_DM_BY_SCAN:\n\t\tdm_digtable->cur_igvalue = rtlphy->initgain_backup.xaagccore1;\n\t\trtl8723e_dm_write_dig(hw);\n\t\trtl8723e_phy_set_txpower_level(hw, rtlphy->current_channel);\n\t\tbreak;\n\tcase IO_CMD_PAUSE_BAND0_DM_BY_SCAN:\n\t\trtlphy->initgain_backup.xaagccore1 = dm_digtable->cur_igvalue;\n\t\tdm_digtable->cur_igvalue = 0x17;\n\t\trtl8723e_dm_write_dig(hw);\n\t\tbreak;\n\tdefault:\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_LOUD,\n\t\t\t\"switch case %#x not processed\\n\",\n\t\t\trtlphy->current_io_type);\n\t\tbreak;\n\t}\n\trtlphy->set_io_inprogress = false;\n\trtl_dbg(rtlpriv, COMP_CMD, DBG_TRACE,\n\t\t\"(%#x)\\n\", rtlphy->current_io_type);\n}\n\nstatic void rtl8723e_phy_set_rf_on(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\trtl_write_byte(rtlpriv, REG_SPS0_CTRL, 0x2b);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE3);\n\trtl_write_byte(rtlpriv, REG_APSD_CTRL, 0x00);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE2);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE3);\n\trtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00);\n}\n\nstatic void _rtl8723e_phy_set_rf_sleep(struct ieee80211_hw *hw)\n{\n\tu32 u4b_tmp;\n\tu8 delay = 5;\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\trtl_write_byte(rtlpriv, REG_TXPAUSE, 0xFF);\n\trtl_set_rfreg(hw, RF90_PATH_A, 0x00, RFREG_OFFSET_MASK, 0x00);\n\trtl_write_byte(rtlpriv, REG_APSD_CTRL, 0x40);\n\tu4b_tmp = rtl_get_rfreg(hw, RF90_PATH_A, 0, RFREG_OFFSET_MASK);\n\twhile (u4b_tmp != 0 && delay > 0) {\n\t\trtl_write_byte(rtlpriv, REG_APSD_CTRL, 0x0);\n\t\trtl_set_rfreg(hw, RF90_PATH_A, 0x00, RFREG_OFFSET_MASK, 0x00);\n\t\trtl_write_byte(rtlpriv, REG_APSD_CTRL, 0x40);\n\t\tu4b_tmp = rtl_get_rfreg(hw, RF90_PATH_A, 0, RFREG_OFFSET_MASK);\n\t\tdelay--;\n\t}\n\tif (delay == 0) {\n\t\trtl_write_byte(rtlpriv, REG_APSD_CTRL, 0x00);\n\t\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE2);\n\t\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE3);\n\t\trtl_write_byte(rtlpriv, REG_TXPAUSE, 0x00);\n\t\trtl_dbg(rtlpriv, COMP_POWER, DBG_TRACE,\n\t\t\t\"Switch RF timeout !!!.\\n\");\n\t\treturn;\n\t}\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE2);\n\trtl_write_byte(rtlpriv, REG_SPS0_CTRL, 0x22);\n}\n\nstatic bool _rtl8723e_phy_set_rf_power_state(struct ieee80211_hw *hw,\n\t\t\t\t\t     enum rf_pwrstate rfpwr_state)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci_priv *pcipriv = rtl_pcipriv(hw);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tbool bresult = true;\n\tu8 i, queue_id;\n\tstruct rtl8192_tx_ring *ring = NULL;\n\n\tswitch (rfpwr_state) {\n\tcase ERFON:\n\t\tif ((ppsc->rfpwr_state == ERFOFF) &&\n\t\t    RT_IN_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC)) {\n\t\t\tbool rtstatus;\n\t\t\tu32 initializecount = 0;\n\n\t\t\tdo {\n\t\t\t\tinitializecount++;\n\t\t\t\trtl_dbg(rtlpriv, COMP_RF, DBG_DMESG,\n\t\t\t\t\t\"IPS Set eRf nic enable\\n\");\n\t\t\t\trtstatus = rtl_ps_enable_nic(hw);\n\t\t\t} while (!rtstatus && (initializecount < 10));\n\t\t\tRT_CLEAR_PS_LEVEL(ppsc,\n\t\t\t\t\t  RT_RF_OFF_LEVL_HALT_NIC);\n\t\t} else {\n\t\t\trtl_dbg(rtlpriv, COMP_RF, DBG_DMESG,\n\t\t\t\t\"Set ERFON slept:%d ms\\n\",\n\t\t\t\tjiffies_to_msecs(jiffies -\n\t\t\t\t\t   ppsc->last_sleep_jiffies));\n\t\t\tppsc->last_awake_jiffies = jiffies;\n\t\t\trtl8723e_phy_set_rf_on(hw);\n\t\t}\n\t\tif (mac->link_state == MAC80211_LINKED) {\n\t\t\trtlpriv->cfg->ops->led_control(hw,\n\t\t\t\t\t\t       LED_CTL_LINK);\n\t\t} else {\n\t\t\trtlpriv->cfg->ops->led_control(hw,\n\t\t\t\t\t\t       LED_CTL_NO_LINK);\n\t\t}\n\t\tbreak;\n\tcase ERFOFF:\n\t\tif (ppsc->reg_rfps_level & RT_RF_OFF_LEVL_HALT_NIC) {\n\t\t\trtl_dbg(rtlpriv, COMP_RF, DBG_DMESG,\n\t\t\t\t\"IPS Set eRf nic disable\\n\");\n\t\t\trtl_ps_disable_nic(hw);\n\t\t\tRT_SET_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC);\n\t\t} else {\n\t\t\tif (ppsc->rfoff_reason == RF_CHANGE_BY_IPS) {\n\t\t\t\trtlpriv->cfg->ops->led_control(hw,\n\t\t\t\t\t\tLED_CTL_NO_LINK);\n\t\t\t} else {\n\t\t\t\trtlpriv->cfg->ops->led_control(hw,\n\t\t\t\t\t\tLED_CTL_POWER_OFF);\n\t\t\t}\n\t\t}\n\t\tbreak;\n\tcase ERFSLEEP:\n\t\tif (ppsc->rfpwr_state == ERFOFF)\n\t\t\tbreak;\n\t\tfor (queue_id = 0, i = 0;\n\t\t     queue_id < RTL_PCI_MAX_TX_QUEUE_COUNT;) {\n\t\t\tring = &pcipriv->dev.tx_ring[queue_id];\n\t\t\tif (queue_id == BEACON_QUEUE ||\n\t\t\t    skb_queue_len(&ring->queue) == 0) {\n\t\t\t\tqueue_id++;\n\t\t\t\tcontinue;\n\t\t\t} else {\n\t\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\t\t\"eRf Off/Sleep: %d times TcbBusyQueue[%d] =%d before doze!\\n\",\n\t\t\t\t\t(i + 1), queue_id,\n\t\t\t\t\tskb_queue_len(&ring->queue));\n\n\t\t\t\tudelay(10);\n\t\t\t\ti++;\n\t\t\t}\n\t\t\tif (i >= MAX_DOZE_WAITING_TIMES_9x) {\n\t\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\t\t\"ERFSLEEP: %d times TcbBusyQueue[%d] = %d !\\n\",\n\t\t\t\t\tMAX_DOZE_WAITING_TIMES_9x,\n\t\t\t\t\tqueue_id,\n\t\t\t\t\tskb_queue_len(&ring->queue));\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t\trtl_dbg(rtlpriv, COMP_RF, DBG_DMESG,\n\t\t\t\"Set ERFSLEEP awaked:%d ms\\n\",\n\t\t\tjiffies_to_msecs(jiffies -\n\t\t\t   ppsc->last_awake_jiffies));\n\t\tppsc->last_sleep_jiffies = jiffies;\n\t\t_rtl8723e_phy_set_rf_sleep(hw);\n\t\tbreak;\n\tdefault:\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_LOUD,\n\t\t\t\"switch case %#x not processed\\n\", rfpwr_state);\n\t\tbresult = false;\n\t\tbreak;\n\t}\n\tif (bresult)\n\t\tppsc->rfpwr_state = rfpwr_state;\n\treturn bresult;\n}\n\nbool rtl8723e_phy_set_rf_power_state(struct ieee80211_hw *hw,\n\t\t\t\t     enum rf_pwrstate rfpwr_state)\n{\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\n\tbool bresult = false;\n\n\tif (rfpwr_state == ppsc->rfpwr_state)\n\t\treturn bresult;\n\tbresult = _rtl8723e_phy_set_rf_power_state(hw, rfpwr_state);\n\treturn bresult;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}