###############################################################
#  Generated by:      Cadence Tempus 21.17-s077_1
#  OS:                Linux x86_64(Host ID c2s)
#  Generated on:      Fri Jul 12 16:15:13 2024
#  Design:            single_port_ram
#  Command:           report_timing -retime path_slew_propagation -max_paths 50 -nworst 1 -path_type full_clock    > ${reportDir}/pba_50_paths.rpt
###############################################################
Path 1: MET Setup Check with Pin ram_1/dataOut_reg[4]/CP 
Endpoint:   ram_1/dataOut_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.081
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.794
- Arrival Time                 14.943
= Slack Time                    0.851
= Slack Time(original)          0.785
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -------------------------------------------------------------------------
      Instance              Arc             Cell      Retime  Arrival  Required  
                                                      Delay   Time     Time  
      -------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -       7.750    8.601  
      pc3d01_5              -               pc3d01    0.000   7.750    8.601  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809   9.559    10.411  
      ram_1/g3813           -               inv0d0    0.007   9.566    10.418  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.611   10.177   11.028  
      ram_1/g3802__1705     -               nd02d1    0.000   10.177   11.028  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218   10.395   11.246  
      ram_1/g3793__8428     -               nr02d1    0.000   10.395   11.246  
      ram_1/g3793__8428     A1 v -> ZN ^    nr02d1    0.266   10.660   11.512  
      ram_1/g3788           -               inv0d0    0.000   10.661   11.512  
      ram_1/g3788           I ^ -> ZN v     inv0d0    0.202   10.863   11.714  
      ram_1/g3782__2883     -               nr02d1    0.000   10.863   11.714  
      ram_1/g3782__2883     A1 v -> ZN ^    nr02d1    0.680   11.543   12.394  
      ram_1/g3688__6131     -               aoi22d1   0.001   11.544   12.395  
      ram_1/g3688__6131     A2 ^ -> ZN v    aoi22d1   0.160   11.703   12.555  
      ram_1/g3486__1617     -               nd04d1    0.000   11.703   12.555  
      ram_1/g3486__1617     A4 v -> ZN ^    nd04d1    0.391   12.094   12.945  
      ram_1/g3413__3680     -               aor211d1  0.000   12.094   12.945  
      ram_1/g3413__3680     B ^ -> Z ^      aor211d1  0.210   12.304   13.155  
      ram_1/FE_PHC17_n_276  -               dl03d1    0.000   12.304   13.155  
      ram_1/FE_PHC17_n_276  I ^ -> Z ^      dl03d1    2.639   14.943   15.794  
      ram_1/dataOut_reg[4]  -               dfnrq1    0.000   14.943   15.794  
      -------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    0.399  
      pc3d01_1              -               pc3d01  0.000   1.250    0.399  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    0.399  
      pc3c01_1              -               pc3c01  0.000   1.250    0.399  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    0.399  
      ram_1/dataOut_reg[4]  -               dfnrq1  0.000   1.250    0.399  
      -----------------------------------------------------------------------
Path 2: MET Setup Check with Pin ram_1/dataOut_reg[0]/CP 
Endpoint:   ram_1/dataOut_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.082
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.793
- Arrival Time                 14.879
= Slack Time                    0.914
= Slack Time(original)          0.814
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -------------------------------------------------------------------------
      Instance              Arc             Cell      Retime  Arrival  Required  
                                                      Delay   Time     Time  
      -------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -       7.750    8.664  
      pc3d01_5              -               pc3d01    0.000   7.750    8.664  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809   9.559    10.474  
      ram_1/g3813           -               inv0d0    0.007   9.566    10.480  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.611   10.177   11.091  
      ram_1/g3802__1705     -               nd02d1    0.000   10.177   11.091  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218   10.395   11.309  
      ram_1/g3800__1617     -               nr02d1    0.000   10.395   11.309  
      ram_1/g3800__1617     A1 v -> ZN ^    nr02d1    0.246   10.641   11.555  
      ram_1/g3795           -               inv0d0    0.000   10.641   11.555  
      ram_1/g3795           I ^ -> ZN v     inv0d0    0.204   10.845   11.759  
      ram_1/g3777__7482     -               nr02d1    0.000   10.845   11.759  
      ram_1/g3777__7482     A1 v -> ZN ^    nr02d1    0.715   11.560   12.474  
      ram_1/g3699__7410     -               aoi22d1   0.002   11.562   12.477  
      ram_1/g3699__7410     A2 ^ -> ZN v    aoi22d1   0.201   11.763   12.677  
      ram_1/g3500__2883     -               nd04d1    0.000   11.763   12.677  
      ram_1/g3500__2883     A4 v -> ZN ^    nd04d1    0.266   12.030   12.944  
      ram_1/g3409__4319     -               aor211d1  0.000   12.030   12.944  
      ram_1/g3409__4319     A ^ -> Z ^      aor211d1  0.199   12.229   13.143  
      ram_1/FE_PHC19_n_280  -               dl03d1    0.000   12.229   13.143  
      ram_1/FE_PHC19_n_280  I ^ -> Z ^      dl03d1    2.650   14.879   15.793  
      ram_1/dataOut_reg[0]  -               dfnrq1    0.000   14.879   15.793  
      -------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    0.336  
      pc3d01_1              -               pc3d01  0.000   1.250    0.336  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    0.336  
      pc3c01_1              -               pc3c01  0.000   1.250    0.336  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    0.336  
      ram_1/dataOut_reg[0]  -               dfnrq1  0.000   1.250    0.336  
      -----------------------------------------------------------------------
Path 3: MET Setup Check with Pin ram_1/dataOut_reg[7]/CP 
Endpoint:   ram_1/dataOut_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.893
= Slack Time                    0.904
= Slack Time(original)          0.859
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -------------------------------------------------------------------------
      Instance              Arc             Cell      Retime  Arrival  Required  
                                                      Delay   Time     Time  
      -------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -       7.750    8.654  
      pc3d01_5              -               pc3d01    0.000   7.750    8.654  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809   9.559    10.463  
      ram_1/g3813           -               inv0d0    0.007   9.566    10.470  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.611   10.177   11.081  
      ram_1/g3802__1705     -               nd02d1    0.000   10.177   11.081  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218   10.395   11.299  
      ram_1/g3793__8428     -               nr02d1    0.000   10.395   11.299  
      ram_1/g3793__8428     A1 v -> ZN ^    nr02d1    0.266   10.660   11.564  
      ram_1/g3788           -               inv0d0    0.000   10.661   11.565  
      ram_1/g3788           I ^ -> ZN v     inv0d0    0.202   10.863   11.767  
      ram_1/g3782__2883     -               nr02d1    0.000   10.863   11.767  
      ram_1/g3782__2883     A1 v -> ZN ^    nr02d1    0.680   11.543   12.446  
      ram_1/g3718__5115     -               aoi22d1   0.001   11.544   12.448  
      ram_1/g3718__5115     A2 ^ -> ZN v    aoi22d1   0.164   11.708   12.612  
      ram_1/g3492__6131     -               nd04d1    0.000   11.708   12.612  
      ram_1/g3492__6131     A4 v -> ZN ^    nd04d1    0.356   12.064   12.968  
      ram_1/g3410__8428     -               aor211d1  0.001   12.065   12.969  
      ram_1/g3410__8428     B ^ -> Z ^      aor211d1  0.207   12.273   13.177  
      ram_1/FE_PHC18_n_279  -               dl03d1    0.000   12.273   13.177  
      ram_1/FE_PHC18_n_279  I ^ -> Z ^      dl03d1    2.620   14.893   15.797  
      ram_1/dataOut_reg[7]  -               dfnrq1    0.000   14.893   15.797  
      -------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    0.346  
      pc3d01_1              -               pc3d01  0.000   1.250    0.346  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    0.346  
      pc3c01_1              -               pc3c01  0.000   1.250    0.346  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    0.346  
      ram_1/dataOut_reg[7]  -               dfnrq1  0.000   1.250    0.346  
      -----------------------------------------------------------------------
Path 4: MET Setup Check with Pin ram_1/dataOut_reg[3]/CP 
Endpoint:   ram_1/dataOut_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.849
= Slack Time                    0.947
= Slack Time(original)          0.881
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -------------------------------------------------------------------------
      Instance              Arc             Cell      Retime  Arrival  Required  
                                                      Delay   Time     Time  
      -------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -       7.750    8.698  
      pc3d01_5              -               pc3d01    0.000   7.750    8.698  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809   9.559    10.507  
      ram_1/g3813           -               inv0d0    0.007   9.566    10.514  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.611   10.177   11.125  
      ram_1/g3802__1705     -               nd02d1    0.000   10.177   11.125  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218   10.395   11.342  
      ram_1/g3793__8428     -               nr02d1    0.000   10.395   11.342  
      ram_1/g3793__8428     A1 v -> ZN ^    nr02d1    0.266   10.660   11.608  
      ram_1/g3788           -               inv0d0    0.000   10.661   11.608  
      ram_1/g3788           I ^ -> ZN v     inv0d0    0.202   10.863   11.810  
      ram_1/g3782__2883     -               nr02d1    0.000   10.863   11.810  
      ram_1/g3782__2883     A1 v -> ZN ^    nr02d1    0.680   11.543   12.490  
      ram_1/g3737__3680     -               aoi22d1   0.001   11.543   12.491  
      ram_1/g3737__3680     A2 ^ -> ZN v    aoi22d1   0.146   11.689   12.637  
      ram_1/g3491__7098     -               nd04d1    0.000   11.689   12.637  
      ram_1/g3491__7098     A4 v -> ZN ^    nd04d1    0.327   12.017   12.964  
      ram_1/g3411__5526     -               aor211d1  0.000   12.017   12.964  
      ram_1/g3411__5526     B ^ -> Z ^      aor211d1  0.210   12.227   13.174  
      ram_1/FE_PHC13_n_278  -               dl03d1    0.000   12.227   13.174  
      ram_1/FE_PHC13_n_278  I ^ -> Z ^      dl03d1    2.622   14.849   15.797  
      ram_1/dataOut_reg[3]  -               dfnrq1    0.000   14.849   15.797  
      -------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    0.303  
      pc3d01_1              -               pc3d01  0.000   1.250    0.303  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    0.303  
      pc3c01_1              -               pc3c01  0.000   1.250    0.303  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    0.303  
      ram_1/dataOut_reg[3]  -               dfnrq1  0.000   1.250    0.303  
      -----------------------------------------------------------------------
Path 5: MET Setup Check with Pin ram_1/dataOut_reg[5]/CP 
Endpoint:   ram_1/dataOut_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.869
= Slack Time                    0.928
= Slack Time(original)          0.884
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -------------------------------------------------------------------------
      Instance              Arc             Cell      Retime  Arrival  Required  
                                                      Delay   Time     Time  
      -------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -       7.750    8.678  
      pc3d01_5              -               pc3d01    0.000   7.750    8.678  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809   9.559    10.488  
      ram_1/g3813           -               inv0d0    0.007   9.566    10.494  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.611   10.177   11.105  
      ram_1/g3802__1705     -               nd02d1    0.000   10.177   11.105  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218   10.395   11.323  
      ram_1/g3793__8428     -               nr02d1    0.000   10.395   11.323  
      ram_1/g3793__8428     A1 v -> ZN ^    nr02d1    0.266   10.660   11.588  
      ram_1/g3788           -               inv0d0    0.000   10.661   11.589  
      ram_1/g3788           I ^ -> ZN v     inv0d0    0.202   10.863   11.791  
      ram_1/g3782__2883     -               nr02d1    0.000   10.863   11.791  
      ram_1/g3782__2883     A1 v -> ZN ^    nr02d1    0.680   11.543   12.471  
      ram_1/g3706__8428     -               aoi22d1   0.001   11.544   12.472  
      ram_1/g3706__8428     A2 ^ -> ZN v    aoi22d1   0.162   11.705   12.633  
      ram_1/g3497__6161     -               nd04d1    0.000   11.705   12.633  
      ram_1/g3497__6161     A4 v -> ZN ^    nd04d1    0.330   12.035   12.963  
      ram_1/g3407__5107     -               aor211d1  0.001   12.036   12.964  
      ram_1/g3407__5107     B ^ -> Z ^      aor211d1  0.211   12.247   13.175  
      ram_1/FE_PHC12_n_282  -               dl03d1    0.000   12.247   13.175  
      ram_1/FE_PHC12_n_282  I ^ -> Z ^      dl03d1    2.622   14.869   15.797  
      ram_1/dataOut_reg[5]  -               dfnrq1    0.000   14.869   15.797  
      -------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    0.322  
      pc3d01_1              -               pc3d01  0.000   1.250    0.322  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    0.322  
      pc3c01_1              -               pc3c01  0.000   1.250    0.322  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    0.322  
      ram_1/dataOut_reg[5]  -               dfnrq1  0.000   1.250    0.322  
      -----------------------------------------------------------------------
Path 6: MET Setup Check with Pin ram_1/dataOut_reg[1]/CP 
Endpoint:   ram_1/dataOut_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.083
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.792
- Arrival Time                 14.856
= Slack Time                    0.937
= Slack Time(original)          0.889
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -------------------------------------------------------------------------
      Instance              Arc             Cell      Retime  Arrival  Required  
                                                      Delay   Time     Time  
      -------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -       7.750    8.687  
      pc3d01_5              -               pc3d01    0.000   7.750    8.687  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809   9.559    10.496  
      ram_1/g3813           -               inv0d0    0.007   9.566    10.503  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.611   10.177   11.114  
      ram_1/g3802__1705     -               nd02d1    0.000   10.177   11.114  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218   10.395   11.331  
      ram_1/g3793__8428     -               nr02d1    0.000   10.395   11.332  
      ram_1/g3793__8428     A1 v -> ZN ^    nr02d1    0.266   10.660   11.597  
      ram_1/g3788           -               inv0d0    0.000   10.661   11.597  
      ram_1/g3788           I ^ -> ZN v     inv0d0    0.202   10.863   11.799  
      ram_1/g3782__2883     -               nr02d1    0.000   10.863   11.799  
      ram_1/g3782__2883     A1 v -> ZN ^    nr02d1    0.680   11.543   12.479  
      ram_1/g3690__5115     -               aoi22d1   0.001   11.544   12.481  
      ram_1/g3690__5115     A2 ^ -> ZN v    aoi22d1   0.147   11.690   12.627  
      ram_1/g3489__5122     -               nd04d1    0.000   11.691   12.627  
      ram_1/g3489__5122     A4 v -> ZN ^    nd04d1    0.300   11.991   12.928  
      ram_1/g3412__6783     -               aor211d1  0.000   11.991   12.928  
      ram_1/g3412__6783     B ^ -> Z ^      aor211d1  0.208   12.199   13.135  
      ram_1/FE_PHC14_n_277  -               dl03d1    0.000   12.199   13.136  
      ram_1/FE_PHC14_n_277  I ^ -> Z ^      dl03d1    2.657   14.856   15.792  
      ram_1/dataOut_reg[1]  -               dfnrq1    0.000   14.856   15.792  
      -------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    0.313  
      pc3d01_1              -               pc3d01  0.000   1.250    0.313  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    0.313  
      pc3c01_1              -               pc3c01  0.000   1.250    0.313  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    0.313  
      ram_1/dataOut_reg[1]  -               dfnrq1  0.000   1.250    0.313  
      -----------------------------------------------------------------------
Path 7: MET Setup Check with Pin ram_1/dataOut_reg[6]/CP 
Endpoint:   ram_1/dataOut_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.841
= Slack Time                    0.956
= Slack Time(original)          0.900
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -------------------------------------------------------------------------
      Instance              Arc             Cell      Retime  Arrival  Required  
                                                      Delay   Time     Time  
      -------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -       7.750    8.706  
      pc3d01_5              -               pc3d01    0.000   7.750    8.706  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809   9.559    10.516  
      ram_1/g3813           -               inv0d0    0.007   9.566    10.522  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.611   10.177   11.133  
      ram_1/g3802__1705     -               nd02d1    0.000   10.177   11.133  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218   10.395   11.351  
      ram_1/g3793__8428     -               nr02d1    0.000   10.395   11.351  
      ram_1/g3793__8428     A1 v -> ZN ^    nr02d1    0.266   10.660   11.616  
      ram_1/g3788           -               inv0d0    0.000   10.661   11.617  
      ram_1/g3788           I ^ -> ZN v     inv0d0    0.202   10.863   11.819  
      ram_1/g3782__2883     -               nr02d1    0.000   10.863   11.819  
      ram_1/g3782__2883     A1 v -> ZN ^    nr02d1    0.680   11.543   12.499  
      ram_1/g3719__7482     -               aoi22d1   0.001   11.543   12.500  
      ram_1/g3719__7482     A2 ^ -> ZN v    aoi22d1   0.154   11.697   12.653  
      ram_1/g3495__7482     -               nd04d1    0.000   11.697   12.653  
      ram_1/g3495__7482     A4 v -> ZN ^    nd04d1    0.310   12.007   12.963  
      ram_1/g3406__2398     -               aor211d1  0.000   12.007   12.963  
      ram_1/g3406__2398     B ^ -> Z ^      aor211d1  0.210   12.217   13.173  
      ram_1/FE_PHC15_n_283  -               dl03d1    0.000   12.217   13.173  
      ram_1/FE_PHC15_n_283  I ^ -> Z ^      dl03d1    2.624   14.841   15.797  
      ram_1/dataOut_reg[6]  -               dfnrq1    0.000   14.841   15.797  
      -------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    0.294  
      pc3d01_1              -               pc3d01  0.000   1.250    0.294  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    0.294  
      pc3c01_1              -               pc3c01  0.000   1.250    0.294  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    0.294  
      ram_1/dataOut_reg[6]  -               dfnrq1  0.000   1.250    0.294  
      -----------------------------------------------------------------------
Path 8: MET Setup Check with Pin ram_1/dataOut_reg[2]/CP 
Endpoint:   ram_1/dataOut_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[2]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.080
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.795
- Arrival Time                 14.808
= Slack Time                    0.987
= Slack Time(original)          0.915
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -------------------------------------------------------------------------
      Instance              Arc             Cell      Retime  Arrival  Required  
                                                      Delay   Time     Time  
      -------------------------------------------------------------------------
      -                     addr_pad[2] v   -         -       7.750    8.737  
      pc3d01_5              -               pc3d01    0.000   7.750    8.737  
      pc3d01_5              PAD v -> CIN v  pc3d01    1.809   9.559    10.547  
      ram_1/g3813           -               inv0d0    0.007   9.566    10.553  
      ram_1/g3813           I v -> ZN ^     inv0d0    0.611   10.177   11.164  
      ram_1/g3802__1705     -               nd02d1    0.000   10.177   11.164  
      ram_1/g3802__1705     A1 ^ -> ZN v    nd02d1    0.218   10.395   11.382  
      ram_1/g3800__1617     -               nr02d1    0.000   10.395   11.382  
      ram_1/g3800__1617     A1 v -> ZN ^    nr02d1    0.246   10.641   11.628  
      ram_1/g3795           -               inv0d0    0.000   10.641   11.628  
      ram_1/g3795           I ^ -> ZN v     inv0d0    0.204   10.845   11.832  
      ram_1/g3777__7482     -               nr02d1    0.000   10.845   11.832  
      ram_1/g3777__7482     A1 v -> ZN ^    nr02d1    0.715   11.560   12.547  
      ram_1/g3746__5115     -               aoi22d1   0.002   11.562   12.549  
      ram_1/g3746__5115     A2 ^ -> ZN v    aoi22d1   0.166   11.728   12.715  
      ram_1/g3494__5115     -               nd04d1    0.000   11.728   12.715  
      ram_1/g3494__5115     A4 v -> ZN ^    nd04d1    0.265   11.993   12.981  
      ram_1/g3408__6260     -               aor211d1  0.000   11.994   12.981  
      ram_1/g3408__6260     A ^ -> Z ^      aor211d1  0.181   12.175   13.162  
      ram_1/FE_PHC16_n_281  -               dl03d1    0.000   12.175   13.162  
      ram_1/FE_PHC16_n_281  I ^ -> Z ^      dl03d1    2.634   14.808   15.795  
      ram_1/dataOut_reg[2]  -               dfnrq1    0.000   14.808   15.795  
      -------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    0.263  
      pc3d01_1              -               pc3d01  0.000   1.250    0.263  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    0.263  
      pc3c01_1              -               pc3c01  0.000   1.250    0.263  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    0.263  
      ram_1/dataOut_reg[2]  -               dfnrq1  0.000   1.250    0.263  
      -----------------------------------------------------------------------
Path 9: MET Setup Check with Pin ram_1/mem_reg[15][1]/CP 
Endpoint:   ram_1/mem_reg[15][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.089
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.786
- Arrival Time                 14.548
= Slack Time                    1.238
= Slack Time(original)          1.131
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------
      Instance               Arc             Cell    Retime  Arrival  Required  
                                                     Delay   Time     Time  
      ------------------------------------------------------------------------
      -                      addr_pad[3] v   -       -       7.750    8.988  
      pc3d01_4               -               pc3d01  0.000   7.750    8.988  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842   9.592    10.830  
      ram_1/g3815            -               inv0d0  0.011   9.603    10.842  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.646   10.249   11.487  
      ram_1/g3769__2802      -               nr02d1  0.000   10.249   11.488  
      ram_1/g3769__2802      A2 ^ -> ZN v    nr02d1  0.146   10.395   11.633  
      ram_1/g3767            -               inv0d0  0.000   10.395   11.633  
      ram_1/g3767            I v -> ZN ^     inv0d0  0.493   10.888   12.127  
      ram_1/g3751__9945      -               nr02d1  0.000   10.888   12.127  
      ram_1/g3751__9945      A1 ^ -> ZN v    nr02d1  0.444   11.332   12.570  
      ram_1/g3614__1666      -               mx02d1  0.001   11.333   12.571  
      ram_1/g3614__1666      S v -> Z ^      mx02d1  0.523   11.856   13.094  
      ram_1/FE_PHC140_n_203  -               dl03d1  0.000   11.856   13.094  
      ram_1/FE_PHC140_n_203  I ^ -> Z ^      dl03d1  2.692   14.548   15.786  
      ram_1/mem_reg[15][1]   -               dfnrq1  0.000   14.548   15.786  
      ------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    0.012  
      pc3d01_1              -               pc3d01  0.000   1.250    0.012  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    0.012  
      pc3c01_1              -               pc3c01  0.000   1.250    0.012  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    0.012  
      ram_1/mem_reg[15][1]  -               dfnrq1  0.000   1.250    0.012  
      -----------------------------------------------------------------------
Path 10: MET Setup Check with Pin ram_1/mem_reg[15][0]/CP 
Endpoint:   ram_1/mem_reg[15][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.086
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.789
- Arrival Time                 14.500
= Slack Time                    1.289
= Slack Time(original)          1.193
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------
      Instance               Arc             Cell    Retime  Arrival  Required  
                                                     Delay   Time     Time  
      ------------------------------------------------------------------------
      -                      addr_pad[3] v   -       -       7.750    9.039  
      pc3d01_4               -               pc3d01  0.000   7.750    9.039  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842   9.592    10.881  
      ram_1/g3815            -               inv0d0  0.011   9.603    10.892  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.646   10.249   11.538  
      ram_1/g3769__2802      -               nr02d1  0.000   10.249   11.538  
      ram_1/g3769__2802      A2 ^ -> ZN v    nr02d1  0.146   10.395   11.684  
      ram_1/g3767            -               inv0d0  0.000   10.395   11.684  
      ram_1/g3767            I v -> ZN ^     inv0d0  0.493   10.888   12.178  
      ram_1/g3751__9945      -               nr02d1  0.000   10.888   12.178  
      ram_1/g3751__9945      A1 ^ -> ZN v    nr02d1  0.444   11.332   12.621  
      ram_1/g3613__2346      -               mx02d1  0.001   11.333   12.622  
      ram_1/g3613__2346      S v -> Z ^      mx02d1  0.493   11.826   13.115  
      ram_1/FE_PHC146_n_204  -               dl03d1  0.000   11.826   13.116  
      ram_1/FE_PHC146_n_204  I ^ -> Z ^      dl03d1  2.674   14.500   15.789  
      ram_1/mem_reg[15][0]   -               dfnrq1  0.000   14.500   15.789  
      ------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.039  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.039  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.039  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.039  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.039  
      ram_1/mem_reg[15][0]  -               dfnrq1  0.000   1.250    -0.039  
      -----------------------------------------------------------------------
Path 11: MET Setup Check with Pin ram_1/mem_reg[15][2]/CP 
Endpoint:   ram_1/mem_reg[15][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.083
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.792
- Arrival Time                 14.467
= Slack Time                    1.326
= Slack Time(original)          1.228
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------
      Instance               Arc             Cell    Retime  Arrival  Required  
                                                     Delay   Time     Time  
      ------------------------------------------------------------------------
      -                      addr_pad[3] v   -       -       7.750    9.076  
      pc3d01_4               -               pc3d01  0.000   7.750    9.076  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842   9.592    10.918  
      ram_1/g3815            -               inv0d0  0.011   9.603    10.929  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.646   10.249   11.575  
      ram_1/g3769__2802      -               nr02d1  0.000   10.249   11.575  
      ram_1/g3769__2802      A2 ^ -> ZN v    nr02d1  0.146   10.395   11.720  
      ram_1/g3767            -               inv0d0  0.000   10.395   11.721  
      ram_1/g3767            I v -> ZN ^     inv0d0  0.493   10.888   12.214  
      ram_1/g3751__9945      -               nr02d1  0.000   10.888   12.214  
      ram_1/g3751__9945      A1 ^ -> ZN v    nr02d1  0.444   11.332   12.658  
      ram_1/g3616__6417      -               mx02d1  0.001   11.333   12.659  
      ram_1/g3616__6417      S v -> Z ^      mx02d1  0.480   11.813   13.139  
      ram_1/FE_PHC142_n_201  -               dl03d1  0.000   11.813   13.139  
      ram_1/FE_PHC142_n_201  I ^ -> Z ^      dl03d1  2.653   14.467   15.792  
      ram_1/mem_reg[15][2]   -               dfnrq1  0.000   14.467   15.793  
      ------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.076  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.076  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.076  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.076  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.076  
      ram_1/mem_reg[15][2]  -               dfnrq1  0.000   1.250    -0.076  
      -----------------------------------------------------------------------
Path 12: MET Setup Check with Pin ram_1/mem_reg[9][3]/CP 
Endpoint:   ram_1/mem_reg[9][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.079
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.796
- Arrival Time                 14.526
= Slack Time                    1.270
= Slack Time(original)          1.233
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -       7.750    9.020  
      pc3d01_6              -               pc3d01  0.000   7.750    9.020  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796   9.546    10.816  
      ram_1/g3814           -               inv0d0  0.006   9.552    10.822  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.638   10.189   11.459  
      ram_1/g3811__4733     -               nd02d1  0.000   10.190   11.460  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.239   10.429   11.699  
      ram_1/g3807           -               inv0d0  0.000   10.429   11.699  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336   10.765   12.034  
      ram_1/g3756__6417     -               nd02d1  0.000   10.765   12.035  
      ram_1/g3756__6417     A1 ^ -> ZN v    nd02d1  0.552   11.317   12.587  
      ram_1/g3660__6131     -               mx02d1  0.001   11.318   12.588  
      ram_1/g3660__6131     S v -> Z ^      mx02d1  0.574   11.892   13.162  
      ram_1/FE_PHC39_n_157  -               dl03d1  0.000   11.892   13.162  
      ram_1/FE_PHC39_n_157  I ^ -> Z ^      dl03d1  2.633   14.526   15.796  
      ram_1/mem_reg[9][3]   -               dfnrq1  0.000   14.526   15.796  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.020  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.020  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.020  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.020  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.020  
      ram_1/mem_reg[9][3]  -               dfnrq1  0.000   1.250    -0.020  
      ----------------------------------------------------------------------
Path 13: MET Setup Check with Pin ram_1/mem_reg[9][2]/CP 
Endpoint:   ram_1/mem_reg[9][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.080
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.795
- Arrival Time                 14.519
= Slack Time                    1.276
= Slack Time(original)          1.240
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -       7.750    9.026  
      pc3d01_6              -               pc3d01  0.000   7.750    9.026  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796   9.546    10.822  
      ram_1/g3814           -               inv0d0  0.006   9.552    10.828  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.638   10.189   11.465  
      ram_1/g3811__4733     -               nd02d1  0.000   10.190   11.466  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.239   10.429   11.705  
      ram_1/g3807           -               inv0d0  0.000   10.429   11.705  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336   10.765   12.040  
      ram_1/g3756__6417     -               nd02d1  0.000   10.765   12.041  
      ram_1/g3756__6417     A1 ^ -> ZN v    nd02d1  0.552   11.317   12.593  
      ram_1/g3659__7098     -               mx02d1  0.001   11.318   12.594  
      ram_1/g3659__7098     S v -> Z ^      mx02d1  0.563   11.881   13.157  
      ram_1/FE_PHC40_n_158  -               dl03d1  0.000   11.881   13.157  
      ram_1/FE_PHC40_n_158  I ^ -> Z ^      dl03d1  2.638   14.519   15.795  
      ram_1/mem_reg[9][2]   -               dfnrq1  0.000   14.519   15.795  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.026  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.026  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.026  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.026  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.026  
      ram_1/mem_reg[9][2]  -               dfnrq1  0.000   1.250    -0.026  
      ----------------------------------------------------------------------
Path 14: MET Setup Check with Pin ram_1/mem_reg[1][1]/CP 
Endpoint:   ram_1/mem_reg[1][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.081
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.794
- Arrival Time                 14.501
= Slack Time                    1.293
= Slack Time(original)          1.251
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -       7.750    9.043  
      pc3d01_6              -               pc3d01  0.000   7.750    9.043  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796   9.546    10.839  
      ram_1/g3814           -               inv0d0  0.006   9.552    10.845  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.638   10.189   11.482  
      ram_1/g3811__4733     -               nd02d1  0.000   10.190   11.483  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.239   10.429   11.722  
      ram_1/g3807           -               inv0d0  0.000   10.429   11.722  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336   10.765   12.057  
      ram_1/g3761__4319     -               nd02d1  0.000   10.765   12.058  
      ram_1/g3761__4319     A1 ^ -> ZN v    nd02d1  0.542   11.306   12.599  
      ram_1/g3682__1617     -               mx02d1  0.004   11.310   12.603  
      ram_1/g3682__1617     S v -> Z ^      mx02d1  0.550   11.861   13.153  
      ram_1/FE_PHC24_n_135  -               dl03d1  0.000   11.861   13.154  
      ram_1/FE_PHC24_n_135  I ^ -> Z ^      dl03d1  2.641   14.501   15.794  
      ram_1/mem_reg[1][1]   -               dfnrq1  0.000   14.501   15.794  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.043  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.043  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.043  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.043  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.043  
      ram_1/mem_reg[1][1]  -               dfnrq1  0.000   1.250    -0.043  
      ----------------------------------------------------------------------
Path 15: MET Setup Check with Pin ram_1/mem_reg[9][7]/CP 
Endpoint:   ram_1/mem_reg[9][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.506
= Slack Time                    1.291
= Slack Time(original)          1.253
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -       7.750    9.041  
      pc3d01_6              -               pc3d01  0.000   7.750    9.041  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796   9.546    10.837  
      ram_1/g3814           -               inv0d0  0.006   9.552    10.842  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.638   10.189   11.480  
      ram_1/g3811__4733     -               nd02d1  0.000   10.190   11.480  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.239   10.429   11.719  
      ram_1/g3807           -               inv0d0  0.000   10.429   11.720  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336   10.765   12.055  
      ram_1/g3756__6417     -               nd02d1  0.000   10.765   12.055  
      ram_1/g3756__6417     A1 ^ -> ZN v    nd02d1  0.552   11.317   12.608  
      ram_1/g3664__4733     -               mx02d1  0.002   11.319   12.609  
      ram_1/g3664__4733     S v -> Z ^      mx02d1  0.563   11.882   13.173  
      ram_1/FE_PHC38_n_153  -               dl03d1  0.000   11.882   13.173  
      ram_1/FE_PHC38_n_153  I ^ -> Z ^      dl03d1  2.624   14.506   15.797  
      ram_1/mem_reg[9][7]   -               dfnrq1  0.000   14.506   15.797  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.041  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.041  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.041  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.041  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.041  
      ram_1/mem_reg[9][7]  -               dfnrq1  0.000   1.250    -0.041  
      ----------------------------------------------------------------------
Path 16: MET Setup Check with Pin ram_1/mem_reg[9][6]/CP 
Endpoint:   ram_1/mem_reg[9][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.503
= Slack Time                    1.294
= Slack Time(original)          1.256
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -       7.750    9.044  
      pc3d01_6              -               pc3d01  0.000   7.750    9.044  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796   9.546    10.840  
      ram_1/g3814           -               inv0d0  0.006   9.552    10.846  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.638   10.189   11.483  
      ram_1/g3811__4733     -               nd02d1  0.000   10.190   11.484  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.239   10.429   11.723  
      ram_1/g3807           -               inv0d0  0.000   10.429   11.723  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336   10.765   12.058  
      ram_1/g3756__6417     -               nd02d1  0.000   10.765   12.059  
      ram_1/g3756__6417     A1 ^ -> ZN v    nd02d1  0.552   11.317   12.611  
      ram_1/g3663__7482     -               mx02d1  0.000   11.318   12.611  
      ram_1/g3663__7482     S v -> Z ^      mx02d1  0.562   11.879   13.173  
      ram_1/FE_PHC29_n_154  -               dl03d1  0.000   11.879   13.173  
      ram_1/FE_PHC29_n_154  I ^ -> Z ^      dl03d1  2.624   14.503   15.797  
      ram_1/mem_reg[9][6]   -               dfnrq1  0.000   14.503   15.797  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.044  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.044  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.044  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.044  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.044  
      ram_1/mem_reg[9][6]  -               dfnrq1  0.000   1.250    -0.044  
      ----------------------------------------------------------------------
Path 17: MET Setup Check with Pin ram_1/mem_reg[1][0]/CP 
Endpoint:   ram_1/mem_reg[1][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.081
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.794
- Arrival Time                 14.495
= Slack Time                    1.299
= Slack Time(original)          1.257
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -       7.750    9.049  
      pc3d01_6              -               pc3d01  0.000   7.750    9.049  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796   9.546    10.845  
      ram_1/g3814           -               inv0d0  0.006   9.552    10.851  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.638   10.189   11.488  
      ram_1/g3811__4733     -               nd02d1  0.000   10.190   11.489  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.239   10.429   11.728  
      ram_1/g3807           -               inv0d0  0.000   10.429   11.728  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336   10.765   12.063  
      ram_1/g3761__4319     -               nd02d1  0.000   10.765   12.064  
      ram_1/g3761__4319     A1 ^ -> ZN v    nd02d1  0.542   11.306   12.605  
      ram_1/g3681__3680     -               mx02d1  0.004   11.310   12.609  
      ram_1/g3681__3680     S v -> Z ^      mx02d1  0.546   11.856   13.155  
      ram_1/FE_PHC26_n_136  -               dl03d1  0.000   11.856   13.155  
      ram_1/FE_PHC26_n_136  I ^ -> Z ^      dl03d1  2.639   14.495   15.794  
      ram_1/mem_reg[1][0]   -               dfnrq1  0.000   14.495   15.794  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.049  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.049  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.049  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.049  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.049  
      ram_1/mem_reg[1][0]  -               dfnrq1  0.000   1.250    -0.049  
      ----------------------------------------------------------------------
Path 18: MET Setup Check with Pin ram_1/mem_reg[9][0]/CP 
Endpoint:   ram_1/mem_reg[9][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.502
= Slack Time                    1.295
= Slack Time(original)          1.257
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -       7.750    9.045  
      pc3d01_6              -               pc3d01  0.000   7.750    9.045  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796   9.546    10.841  
      ram_1/g3814           -               inv0d0  0.006   9.552    10.846  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.638   10.189   11.484  
      ram_1/g3811__4733     -               nd02d1  0.000   10.190   11.484  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.239   10.429   11.723  
      ram_1/g3807           -               inv0d0  0.000   10.429   11.724  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336   10.765   12.059  
      ram_1/g3756__6417     -               nd02d1  0.000   10.765   12.059  
      ram_1/g3756__6417     A1 ^ -> ZN v    nd02d1  0.552   11.317   12.612  
      ram_1/g3657__5122     -               mx02d1  0.002   11.319   12.614  
      ram_1/g3657__5122     S v -> Z ^      mx02d1  0.560   11.879   13.174  
      ram_1/FE_PHC43_n_160  -               dl03d1  0.000   11.879   13.174  
      ram_1/FE_PHC43_n_160  I ^ -> Z ^      dl03d1  2.623   14.502   15.797  
      ram_1/mem_reg[9][0]   -               dfnrq1  0.000   14.502   15.797  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.045  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.045  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.045  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.045  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.045  
      ram_1/mem_reg[9][0]  -               dfnrq1  0.000   1.250    -0.045  
      ----------------------------------------------------------------------
Path 19: MET Setup Check with Pin ram_1/mem_reg[9][1]/CP 
Endpoint:   ram_1/mem_reg[9][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.077
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.798
- Arrival Time                 14.499
= Slack Time                    1.299
= Slack Time(original)          1.260
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -       7.750    9.049  
      pc3d01_6              -               pc3d01  0.000   7.750    9.049  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796   9.546    10.845  
      ram_1/g3814           -               inv0d0  0.006   9.552    10.851  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.638   10.189   11.489  
      ram_1/g3811__4733     -               nd02d1  0.000   10.190   11.489  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.239   10.429   11.728  
      ram_1/g3807           -               inv0d0  0.000   10.429   11.728  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336   10.765   12.064  
      ram_1/g3756__6417     -               nd02d1  0.000   10.765   12.064  
      ram_1/g3756__6417     A1 ^ -> ZN v    nd02d1  0.552   11.317   12.616  
      ram_1/g3658__8246     -               mx02d1  0.002   11.319   12.618  
      ram_1/g3658__8246     S v -> Z ^      mx02d1  0.567   11.886   13.185  
      ram_1/FE_PHC41_n_159  -               dl03d1  0.000   11.886   13.185  
      ram_1/FE_PHC41_n_159  I ^ -> Z ^      dl03d1  2.614   14.499   15.798  
      ram_1/mem_reg[9][1]   -               dfnrq1  0.000   14.499   15.798  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.049  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.049  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.049  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.049  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.049  
      ram_1/mem_reg[9][1]  -               dfnrq1  0.000   1.250    -0.049  
      ----------------------------------------------------------------------
Path 20: MET Setup Check with Pin ram_1/mem_reg[15][7]/CP 
Endpoint:   ram_1/mem_reg[15][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.081
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.794
- Arrival Time                 14.441
= Slack Time                    1.353
= Slack Time(original)          1.263
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------
      Instance               Arc             Cell    Retime  Arrival  Required  
                                                     Delay   Time     Time  
      ------------------------------------------------------------------------
      -                      addr_pad[3] v   -       -       7.750    9.103  
      pc3d01_4               -               pc3d01  0.000   7.750    9.103  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842   9.592    10.945  
      ram_1/g3815            -               inv0d0  0.011   9.603    10.956  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.646   10.249   11.602  
      ram_1/g3769__2802      -               nr02d1  0.000   10.249   11.602  
      ram_1/g3769__2802      A2 ^ -> ZN v    nr02d1  0.146   10.395   11.748  
      ram_1/g3767            -               inv0d0  0.000   10.395   11.748  
      ram_1/g3767            I v -> ZN ^     inv0d0  0.493   10.888   12.241  
      ram_1/g3751__9945      -               nr02d1  0.000   10.888   12.241  
      ram_1/g3751__9945      A1 ^ -> ZN v    nr02d1  0.444   11.332   12.685  
      ram_1/g3621__4319      -               mx02d1  0.002   11.333   12.687  
      ram_1/g3621__4319      S v -> Z ^      mx02d1  0.463   11.797   13.150  
      ram_1/FE_PHC143_n_196  -               dl03d1  0.000   11.797   13.150  
      ram_1/FE_PHC143_n_196  I ^ -> Z ^      dl03d1  2.644   14.440   15.793  
      ram_1/mem_reg[15][7]   -               dfnrq1  0.000   14.441   15.794  
      ------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.103  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.103  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.103  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.103  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.103  
      ram_1/mem_reg[15][7]  -               dfnrq1  0.000   1.250    -0.103  
      -----------------------------------------------------------------------
Path 21: MET Setup Check with Pin ram_1/mem_reg[11][2]/CP 
Endpoint:   ram_1/mem_reg[11][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.081
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.794
- Arrival Time                 14.444
= Slack Time                    1.350
= Slack Time(original)          1.265
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -       7.750    9.100  
      pc3d01_4              -               pc3d01  0.000   7.750    9.100  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842   9.592    10.942  
      ram_1/g3815           -               inv0d0  0.011   9.603    10.953  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.646   10.249   11.599  
      ram_1/g3769__2802     -               nr02d1  0.000   10.249   11.599  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146   10.395   11.745  
      ram_1/g3767           -               inv0d0  0.000   10.395   11.745  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.493   10.888   12.238  
      ram_1/g3763__5526     -               or02d1  0.000   10.888   12.238  
      ram_1/g3763__5526     A2 ^ -> Z ^     or02d1  0.647   11.536   12.886  
      ram_1/g3600__1705     -               mx02d1  0.004   11.540   12.890  
      ram_1/g3600__1705     S ^ -> Z ^      mx02d1  0.259   11.799   13.149  
      ram_1/FE_PHC81_n_217  -               dl03d1  0.000   11.799   13.149  
      ram_1/FE_PHC81_n_217  I ^ -> Z ^      dl03d1  2.645   14.444   15.794  
      ram_1/mem_reg[11][2]  -               dfnrq1  0.000   14.444   15.794  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.100  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.100  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.100  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.100  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.100  
      ram_1/mem_reg[11][2]  -               dfnrq1  0.000   1.250    -0.100  
      -----------------------------------------------------------------------
Path 22: MET Setup Check with Pin ram_1/mem_reg[9][5]/CP 
Endpoint:   ram_1/mem_reg[9][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.493
= Slack Time                    1.304
= Slack Time(original)          1.265
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -       7.750    9.054  
      pc3d01_6              -               pc3d01  0.000   7.750    9.054  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796   9.546    10.850  
      ram_1/g3814           -               inv0d0  0.006   9.552    10.855  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.638   10.189   11.493  
      ram_1/g3811__4733     -               nd02d1  0.000   10.190   11.493  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.239   10.429   11.732  
      ram_1/g3807           -               inv0d0  0.000   10.429   11.733  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336   10.765   12.068  
      ram_1/g3756__6417     -               nd02d1  0.000   10.765   12.068  
      ram_1/g3756__6417     A1 ^ -> ZN v    nd02d1  0.552   11.317   12.621  
      ram_1/g3662__5115     -               mx02d1  0.001   11.318   12.622  
      ram_1/g3662__5115     S v -> Z ^      mx02d1  0.554   11.872   13.176  
      ram_1/FE_PHC31_n_155  -               dl03d1  0.000   11.872   13.176  
      ram_1/FE_PHC31_n_155  I ^ -> Z ^      dl03d1  2.621   14.493   15.797  
      ram_1/mem_reg[9][5]   -               dfnrq1  0.000   14.493   15.797  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.054  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.054  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.054  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.054  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.054  
      ram_1/mem_reg[9][5]  -               dfnrq1  0.000   1.250    -0.054  
      ----------------------------------------------------------------------
Path 23: MET Setup Check with Pin ram_1/mem_reg[1][4]/CP 
Endpoint:   ram_1/mem_reg[1][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.079
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.796
- Arrival Time                 14.485
= Slack Time                    1.311
= Slack Time(original)          1.267
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -       7.750    9.061  
      pc3d01_6              -               pc3d01  0.000   7.750    9.061  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796   9.546    10.857  
      ram_1/g3814           -               inv0d0  0.006   9.552    10.863  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.638   10.189   11.500  
      ram_1/g3811__4733     -               nd02d1  0.000   10.190   11.501  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.239   10.429   11.740  
      ram_1/g3807           -               inv0d0  0.000   10.429   11.740  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336   10.765   12.075  
      ram_1/g3761__4319     -               nd02d1  0.000   10.765   12.076  
      ram_1/g3761__4319     A1 ^ -> ZN v    nd02d1  0.542   11.306   12.617  
      ram_1/g3685__5122     -               mx02d1  0.002   11.308   12.619  
      ram_1/g3685__5122     S v -> Z ^      mx02d1  0.550   11.858   13.168  
      ram_1/FE_PHC20_n_132  -               dl03d1  0.000   11.858   13.168  
      ram_1/FE_PHC20_n_132  I ^ -> Z ^      dl03d1  2.628   14.485   15.796  
      ram_1/mem_reg[1][4]   -               dfnrq1  0.000   14.485   15.796  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.061  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.061  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.061  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.061  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.061  
      ram_1/mem_reg[1][4]  -               dfnrq1  0.000   1.250    -0.061  
      ----------------------------------------------------------------------
Path 24: MET Setup Check with Pin ram_1/mem_reg[1][2]/CP 
Endpoint:   ram_1/mem_reg[1][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.081
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.794
- Arrival Time                 14.484
= Slack Time                    1.310
= Slack Time(original)          1.267
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -       7.750    9.060  
      pc3d01_6              -               pc3d01  0.000   7.750    9.060  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796   9.546    10.856  
      ram_1/g3814           -               inv0d0  0.006   9.552    10.862  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.638   10.189   11.500  
      ram_1/g3811__4733     -               nd02d1  0.000   10.190   11.500  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.239   10.429   11.739  
      ram_1/g3807           -               inv0d0  0.000   10.429   11.739  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336   10.765   12.075  
      ram_1/g3761__4319     -               nd02d1  0.000   10.765   12.075  
      ram_1/g3761__4319     A1 ^ -> ZN v    nd02d1  0.542   11.306   12.616  
      ram_1/g3683__2802     -               mx02d1  0.004   11.310   12.620  
      ram_1/g3683__2802     S v -> Z ^      mx02d1  0.537   11.847   13.157  
      ram_1/FE_PHC27_n_134  -               dl03d1  0.000   11.847   13.157  
      ram_1/FE_PHC27_n_134  I ^ -> Z ^      dl03d1  2.638   14.484   15.794  
      ram_1/mem_reg[1][2]   -               dfnrq1  0.000   14.484   15.794  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.060  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.060  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.060  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.060  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.060  
      ram_1/mem_reg[1][2]  -               dfnrq1  0.000   1.250    -0.060  
      ----------------------------------------------------------------------
Path 25: MET Setup Check with Pin ram_1/mem_reg[9][4]/CP 
Endpoint:   ram_1/mem_reg[9][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.491
= Slack Time                    1.306
= Slack Time(original)          1.268
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -       7.750    9.056  
      pc3d01_6              -               pc3d01  0.000   7.750    9.056  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796   9.546    10.852  
      ram_1/g3814           -               inv0d0  0.006   9.552    10.858  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.638   10.189   11.496  
      ram_1/g3811__4733     -               nd02d1  0.000   10.190   11.496  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.239   10.429   11.735  
      ram_1/g3807           -               inv0d0  0.000   10.429   11.735  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336   10.765   12.071  
      ram_1/g3756__6417     -               nd02d1  0.000   10.765   12.071  
      ram_1/g3756__6417     A1 ^ -> ZN v    nd02d1  0.552   11.317   12.623  
      ram_1/g3661__1881     -               mx02d1  0.001   11.318   12.624  
      ram_1/g3661__1881     S v -> Z ^      mx02d1  0.552   11.870   13.177  
      ram_1/FE_PHC33_n_156  -               dl03d1  0.000   11.870   13.177  
      ram_1/FE_PHC33_n_156  I ^ -> Z ^      dl03d1  2.620   14.491   15.797  
      ram_1/mem_reg[9][4]   -               dfnrq1  0.000   14.491   15.797  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.056  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.056  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.056  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.056  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.056  
      ram_1/mem_reg[9][4]  -               dfnrq1  0.000   1.250    -0.056  
      ----------------------------------------------------------------------
Path 26: MET Setup Check with Pin ram_1/mem_reg[15][3]/CP 
Endpoint:   ram_1/mem_reg[15][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.081
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.794
- Arrival Time                 14.431
= Slack Time                    1.364
= Slack Time(original)          1.273
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------
      Instance               Arc             Cell    Retime  Arrival  Required  
                                                     Delay   Time     Time  
      ------------------------------------------------------------------------
      -                      addr_pad[3] v   -       -       7.750    9.114  
      pc3d01_4               -               pc3d01  0.000   7.750    9.114  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842   9.592    10.956  
      ram_1/g3815            -               inv0d0  0.011   9.603    10.967  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.646   10.249   11.613  
      ram_1/g3769__2802      -               nr02d1  0.000   10.249   11.613  
      ram_1/g3769__2802      A2 ^ -> ZN v    nr02d1  0.146   10.395   11.759  
      ram_1/g3767            -               inv0d0  0.000   10.395   11.759  
      ram_1/g3767            I v -> ZN ^     inv0d0  0.493   10.888   12.252  
      ram_1/g3751__9945      -               nr02d1  0.000   10.888   12.252  
      ram_1/g3751__9945      A1 ^ -> ZN v    nr02d1  0.444   11.332   12.696  
      ram_1/g3606__5115      -               mx02d1  0.002   11.333   12.697  
      ram_1/g3606__5115      S v -> Z ^      mx02d1  0.458   11.792   13.156  
      ram_1/FE_PHC144_n_211  -               dl03d1  0.000   11.792   13.156  
      ram_1/FE_PHC144_n_211  I ^ -> Z ^      dl03d1  2.638   14.430   15.794  
      ram_1/mem_reg[15][3]   -               dfnrq1  0.000   14.431   15.794  
      ------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.114  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.114  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.114  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.114  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.114  
      ram_1/mem_reg[15][3]  -               dfnrq1  0.000   1.250    -0.114  
      -----------------------------------------------------------------------
Path 27: MET Setup Check with Pin ram_1/mem_reg[1][5]/CP 
Endpoint:   ram_1/mem_reg[1][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.477
= Slack Time                    1.320
= Slack Time(original)          1.276
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -       7.750    9.070  
      pc3d01_6              -               pc3d01  0.000   7.750    9.070  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796   9.546    10.866  
      ram_1/g3814           -               inv0d0  0.006   9.552    10.872  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.638   10.189   11.510  
      ram_1/g3811__4733     -               nd02d1  0.000   10.190   11.510  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.239   10.429   11.749  
      ram_1/g3807           -               inv0d0  0.000   10.429   11.749  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336   10.765   12.085  
      ram_1/g3761__4319     -               nd02d1  0.000   10.765   12.085  
      ram_1/g3761__4319     A1 ^ -> ZN v    nd02d1  0.542   11.306   12.627  
      ram_1/g3638__9315     -               mx02d1  0.002   11.309   12.629  
      ram_1/g3638__9315     S v -> Z ^      mx02d1  0.547   11.856   13.177  
      ram_1/FE_PHC25_n_179  -               dl03d1  0.000   11.856   13.177  
      ram_1/FE_PHC25_n_179  I ^ -> Z ^      dl03d1  2.620   14.477   15.797  
      ram_1/mem_reg[1][5]   -               dfnrq1  0.000   14.477   15.797  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.070  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.070  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.070  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.070  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.070  
      ram_1/mem_reg[1][5]  -               dfnrq1  0.000   1.250    -0.070  
      ----------------------------------------------------------------------
Path 28: MET Setup Check with Pin ram_1/mem_reg[15][4]/CP 
Endpoint:   ram_1/mem_reg[15][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.079
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.796
- Arrival Time                 14.422
= Slack Time                    1.374
= Slack Time(original)          1.276
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------
      Instance               Arc             Cell    Retime  Arrival  Required  
                                                     Delay   Time     Time  
      ------------------------------------------------------------------------
      -                      addr_pad[3] v   -       -       7.750    9.124  
      pc3d01_4               -               pc3d01  0.000   7.750    9.124  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842   9.592    10.966  
      ram_1/g3815            -               inv0d0  0.011   9.603    10.977  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.646   10.249   11.622  
      ram_1/g3769__2802      -               nr02d1  0.000   10.249   11.623  
      ram_1/g3769__2802      A2 ^ -> ZN v    nr02d1  0.146   10.395   11.768  
      ram_1/g3767            -               inv0d0  0.000   10.395   11.768  
      ram_1/g3767            I v -> ZN ^     inv0d0  0.493   10.888   12.262  
      ram_1/g3751__9945      -               nr02d1  0.000   10.888   12.262  
      ram_1/g3751__9945      A1 ^ -> ZN v    nr02d1  0.444   11.332   12.705  
      ram_1/g3618__2398      -               mx02d1  0.001   11.332   12.706  
      ram_1/g3618__2398      S v -> Z ^      mx02d1  0.462   11.795   13.168  
      ram_1/FE_PHC141_n_199  -               dl03d1  0.000   11.795   13.168  
      ram_1/FE_PHC141_n_199  I ^ -> Z ^      dl03d1  2.628   14.422   15.796  
      ram_1/mem_reg[15][4]   -               dfnrq1  0.000   14.422   15.796  
      ------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.124  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.124  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.124  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.124  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.124  
      ram_1/mem_reg[15][4]  -               dfnrq1  0.000   1.250    -0.124  
      -----------------------------------------------------------------------
Path 29: MET Setup Check with Pin ram_1/mem_reg[1][6]/CP 
Endpoint:   ram_1/mem_reg[1][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.077
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.798
- Arrival Time                 14.474
= Slack Time                    1.325
= Slack Time(original)          1.279
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -       7.750    9.075  
      pc3d01_6              -               pc3d01  0.000   7.750    9.075  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796   9.546    10.871  
      ram_1/g3814           -               inv0d0  0.006   9.552    10.876  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.638   10.189   11.514  
      ram_1/g3811__4733     -               nd02d1  0.000   10.190   11.514  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.239   10.429   11.753  
      ram_1/g3807           -               inv0d0  0.000   10.429   11.754  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336   10.765   12.089  
      ram_1/g3761__4319     -               nd02d1  0.000   10.765   12.089  
      ram_1/g3761__4319     A1 ^ -> ZN v    nd02d1  0.542   11.306   12.631  
      ram_1/g3639__9945     -               mx02d1  0.002   11.309   12.634  
      ram_1/g3639__9945     S v -> Z ^      mx02d1  0.552   11.861   13.186  
      ram_1/FE_PHC21_n_178  -               dl03d1  0.000   11.861   13.186  
      ram_1/FE_PHC21_n_178  I ^ -> Z ^      dl03d1  2.612   14.474   15.798  
      ram_1/mem_reg[1][6]   -               dfnrq1  0.000   14.474   15.798  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.075  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.075  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.075  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.075  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.075  
      ram_1/mem_reg[1][6]  -               dfnrq1  0.000   1.250    -0.075  
      ----------------------------------------------------------------------
Path 30: MET Setup Check with Pin ram_1/mem_reg[1][3]/CP 
Endpoint:   ram_1/mem_reg[1][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.079
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.796
- Arrival Time                 14.471
= Slack Time                    1.325
= Slack Time(original)          1.281
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -       7.750    9.075  
      pc3d01_6              -               pc3d01  0.000   7.750    9.075  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796   9.546    10.871  
      ram_1/g3814           -               inv0d0  0.006   9.552    10.877  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.638   10.189   11.514  
      ram_1/g3811__4733     -               nd02d1  0.000   10.190   11.515  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.239   10.429   11.754  
      ram_1/g3807           -               inv0d0  0.000   10.429   11.754  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336   10.765   12.089  
      ram_1/g3761__4319     -               nd02d1  0.000   10.765   12.090  
      ram_1/g3761__4319     A1 ^ -> ZN v    nd02d1  0.542   11.306   12.631  
      ram_1/g3684__1705     -               mx02d1  0.004   11.310   12.635  
      ram_1/g3684__1705     S v -> Z ^      mx02d1  0.537   11.847   13.171  
      ram_1/FE_PHC23_n_133  -               dl03d1  0.000   11.847   13.171  
      ram_1/FE_PHC23_n_133  I ^ -> Z ^      dl03d1  2.625   14.471   15.796  
      ram_1/mem_reg[1][3]   -               dfnrq1  0.000   14.471   15.796  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.075  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.075  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.075  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.075  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.075  
      ram_1/mem_reg[1][3]  -               dfnrq1  0.000   1.250    -0.075  
      ----------------------------------------------------------------------
Path 31: MET Setup Check with Pin ram_1/mem_reg[15][5]/CP 
Endpoint:   ram_1/mem_reg[15][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.423
= Slack Time                    1.374
= Slack Time(original)          1.281
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------
      Instance               Arc             Cell    Retime  Arrival  Required  
                                                     Delay   Time     Time  
      ------------------------------------------------------------------------
      -                      addr_pad[3] v   -       -       7.750    9.124  
      pc3d01_4               -               pc3d01  0.000   7.750    9.124  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842   9.592    10.965  
      ram_1/g3815            -               inv0d0  0.011   9.603    10.977  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.646   10.249   11.622  
      ram_1/g3769__2802      -               nr02d1  0.000   10.249   11.623  
      ram_1/g3769__2802      A2 ^ -> ZN v    nr02d1  0.146   10.395   11.768  
      ram_1/g3767            -               inv0d0  0.000   10.395   11.768  
      ram_1/g3767            I v -> ZN ^     inv0d0  0.493   10.888   12.262  
      ram_1/g3751__9945      -               nr02d1  0.000   10.888   12.262  
      ram_1/g3751__9945      A1 ^ -> ZN v    nr02d1  0.444   11.332   12.705  
      ram_1/g3619__5107      -               mx02d1  0.001   11.333   12.706  
      ram_1/g3619__5107      S v -> Z ^      mx02d1  0.467   11.799   13.173  
      ram_1/FE_PHC147_n_198  -               dl03d1  0.000   11.800   13.173  
      ram_1/FE_PHC147_n_198  I ^ -> Z ^      dl03d1  2.624   14.423   15.797  
      ram_1/mem_reg[15][5]   -               dfnrq1  0.000   14.423   15.797  
      ------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.124  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.124  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.124  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.124  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.124  
      ram_1/mem_reg[15][5]  -               dfnrq1  0.000   1.250    -0.124  
      -----------------------------------------------------------------------
Path 32: MET Setup Check with Pin ram_1/mem_reg[1][7]/CP 
Endpoint:   ram_1/mem_reg[1][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[1]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.467
= Slack Time                    1.329
= Slack Time(original)          1.285
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[1] v   -       -       7.750    9.079  
      pc3d01_6              -               pc3d01  0.000   7.750    9.079  
      pc3d01_6              PAD v -> CIN v  pc3d01  1.796   9.546    10.875  
      ram_1/g3814           -               inv0d0  0.006   9.552    10.881  
      ram_1/g3814           I v -> ZN ^     inv0d0  0.638   10.189   11.519  
      ram_1/g3811__4733     -               nd02d1  0.000   10.190   11.519  
      ram_1/g3811__4733     A1 ^ -> ZN v    nd02d1  0.239   10.429   11.758  
      ram_1/g3807           -               inv0d0  0.000   10.429   11.758  
      ram_1/g3807           I v -> ZN ^     inv0d0  0.336   10.765   12.094  
      ram_1/g3761__4319     -               nd02d1  0.000   10.765   12.094  
      ram_1/g3761__4319     A1 ^ -> ZN v    nd02d1  0.542   11.306   12.636  
      ram_1/g3640__2883     -               mx02d1  0.003   11.309   12.639  
      ram_1/g3640__2883     S v -> Z ^      mx02d1  0.537   11.846   13.175  
      ram_1/FE_PHC22_n_177  -               dl03d1  0.000   11.846   13.175  
      ram_1/FE_PHC22_n_177  I ^ -> Z ^      dl03d1  2.621   14.467   15.797  
      ram_1/mem_reg[1][7]   -               dfnrq1  0.000   14.467   15.797  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.079  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.079  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.079  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.079  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.079  
      ram_1/mem_reg[1][7]  -               dfnrq1  0.000   1.250    -0.079  
      ----------------------------------------------------------------------
Path 33: MET Setup Check with Pin ram_1/mem_reg[11][6]/CP 
Endpoint:   ram_1/mem_reg[11][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.079
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.796
- Arrival Time                 14.418
= Slack Time                    1.379
= Slack Time(original)          1.287
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -       7.750    9.129  
      pc3d01_4              -               pc3d01  0.000   7.750    9.129  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842   9.592    10.971  
      ram_1/g3815           -               inv0d0  0.011   9.603    10.982  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.646   10.249   11.628  
      ram_1/g3769__2802     -               nr02d1  0.000   10.249   11.628  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146   10.395   11.774  
      ram_1/g3767           -               inv0d0  0.000   10.395   11.774  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.493   10.888   12.267  
      ram_1/g3763__5526     -               or02d1  0.000   10.888   12.267  
      ram_1/g3763__5526     A2 ^ -> Z ^     or02d1  0.647   11.536   12.915  
      ram_1/g3604__6131     -               mx02d1  0.001   11.537   12.916  
      ram_1/g3604__6131     S ^ -> Z ^      mx02d1  0.253   11.790   13.169  
      ram_1/FE_PHC77_n_213  -               dl03d1  0.000   11.790   13.169  
      ram_1/FE_PHC77_n_213  I ^ -> Z ^      dl03d1  2.627   14.418   15.796  
      ram_1/mem_reg[11][6]  -               dfnrq1  0.000   14.418   15.796  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.129  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.129  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.129  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.129  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.129  
      ram_1/mem_reg[11][6]  -               dfnrq1  0.000   1.250    -0.129  
      -----------------------------------------------------------------------
Path 34: MET Setup Check with Pin ram_1/mem_reg[11][0]/CP 
Endpoint:   ram_1/mem_reg[11][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.077
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.798
- Arrival Time                 14.415
= Slack Time                    1.383
= Slack Time(original)          1.296
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -       7.750    9.133  
      pc3d01_4              -               pc3d01  0.000   7.750    9.133  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842   9.592    10.975  
      ram_1/g3815           -               inv0d0  0.011   9.603    10.986  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.646   10.249   11.632  
      ram_1/g3769__2802     -               nr02d1  0.000   10.249   11.632  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146   10.395   11.778  
      ram_1/g3767           -               inv0d0  0.000   10.395   11.778  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.493   10.888   12.271  
      ram_1/g3763__5526     -               or02d1  0.000   10.888   12.271  
      ram_1/g3763__5526     A2 ^ -> Z ^     or02d1  0.647   11.536   12.919  
      ram_1/g3598__1617     -               mx02d1  0.004   11.540   12.923  
      ram_1/g3598__1617     S ^ -> Z ^      mx02d1  0.259   11.798   13.181  
      ram_1/FE_PHC82_n_219  -               dl03d1  0.000   11.798   13.182  
      ram_1/FE_PHC82_n_219  I ^ -> Z ^      dl03d1  2.617   14.415   15.798  
      ram_1/mem_reg[11][0]  -               dfnrq1  0.000   14.415   15.798  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.133  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.133  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.133  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.133  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.133  
      ram_1/mem_reg[11][0]  -               dfnrq1  0.000   1.250    -0.133  
      -----------------------------------------------------------------------
Path 35: MET Setup Check with Pin ram_1/mem_reg[15][6]/CP 
Endpoint:   ram_1/mem_reg[15][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.406
= Slack Time                    1.391
= Slack Time(original)          1.297
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------
      Instance               Arc             Cell    Retime  Arrival  Required  
                                                     Delay   Time     Time  
      ------------------------------------------------------------------------
      -                      addr_pad[3] v   -       -       7.750    9.141  
      pc3d01_4               -               pc3d01  0.000   7.750    9.141  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842   9.592    10.983  
      ram_1/g3815            -               inv0d0  0.011   9.603    10.994  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.646   10.249   11.639  
      ram_1/g3769__2802      -               nr02d1  0.000   10.249   11.640  
      ram_1/g3769__2802      A2 ^ -> ZN v    nr02d1  0.146   10.395   11.785  
      ram_1/g3767            -               inv0d0  0.000   10.395   11.785  
      ram_1/g3767            I v -> ZN ^     inv0d0  0.493   10.888   12.279  
      ram_1/g3751__9945      -               nr02d1  0.000   10.888   12.279  
      ram_1/g3751__9945      A1 ^ -> ZN v    nr02d1  0.444   11.332   12.722  
      ram_1/g3620__6260      -               mx02d1  0.001   11.333   12.723  
      ram_1/g3620__6260      S v -> Z ^      mx02d1  0.453   11.786   13.177  
      ram_1/FE_PHC145_n_197  -               dl03d1  0.000   11.786   13.177  
      ram_1/FE_PHC145_n_197  I ^ -> Z ^      dl03d1  2.620   14.406   15.797  
      ram_1/mem_reg[15][6]   -               dfnrq1  0.000   14.406   15.797  
      ------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.141  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.141  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.141  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.141  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.141  
      ram_1/mem_reg[15][6]  -               dfnrq1  0.000   1.250    -0.141  
      -----------------------------------------------------------------------
Path 36: MET Setup Check with Pin ram_1/mem_reg[11][1]/CP 
Endpoint:   ram_1/mem_reg[11][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.410
= Slack Time                    1.387
= Slack Time(original)          1.301
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -       7.750    9.137  
      pc3d01_4              -               pc3d01  0.000   7.750    9.137  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842   9.592    10.979  
      ram_1/g3815           -               inv0d0  0.011   9.603    10.990  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.646   10.249   11.636  
      ram_1/g3769__2802     -               nr02d1  0.000   10.249   11.636  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146   10.395   11.782  
      ram_1/g3767           -               inv0d0  0.000   10.395   11.782  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.493   10.888   12.275  
      ram_1/g3763__5526     -               or02d1  0.000   10.888   12.275  
      ram_1/g3763__5526     A2 ^ -> Z ^     or02d1  0.647   11.536   12.923  
      ram_1/g3599__2802     -               mx02d1  0.004   11.540   12.927  
      ram_1/g3599__2802     S ^ -> Z ^      mx02d1  0.246   11.786   13.173  
      ram_1/FE_PHC83_n_218  -               dl03d1  0.000   11.786   13.173  
      ram_1/FE_PHC83_n_218  I ^ -> Z ^      dl03d1  2.624   14.410   15.797  
      ram_1/mem_reg[11][1]  -               dfnrq1  0.000   14.410   15.797  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.137  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.137  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.137  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.137  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.137  
      ram_1/mem_reg[11][1]  -               dfnrq1  0.000   1.250    -0.137  
      -----------------------------------------------------------------------
Path 37: MET Setup Check with Pin ram_1/mem_reg[13][2]/CP 
Endpoint:   ram_1/mem_reg[13][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.080
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.795
- Arrival Time                 14.408
= Slack Time                    1.387
= Slack Time(original)          1.301
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -       7.750    9.137  
      pc3d01_4              -               pc3d01  0.000   7.750    9.137  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842   9.592    10.979  
      ram_1/g3815           -               inv0d0  0.011   9.603    10.990  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.646   10.249   11.635  
      ram_1/g3769__2802     -               nr02d1  0.000   10.249   11.636  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146   10.395   11.781  
      ram_1/g3767           -               inv0d0  0.000   10.395   11.781  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.493   10.888   12.275  
      ram_1/g3764__6783     -               or02d1  0.000   10.888   12.275  
      ram_1/g3764__6783     A2 ^ -> Z ^     or02d1  0.622   11.510   12.897  
      ram_1/g3584__2883     -               mx02d1  0.005   11.516   12.902  
      ram_1/g3584__2883     S ^ -> Z ^      mx02d1  0.255   11.770   13.157  
      ram_1/FE_PHC76_n_233  -               dl03d1  0.000   11.770   13.157  
      ram_1/FE_PHC76_n_233  I ^ -> Z ^      dl03d1  2.638   14.408   15.795  
      ram_1/mem_reg[13][2]  -               dfnrq1  0.000   14.408   15.795  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.137  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.137  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.137  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.137  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.137  
      ram_1/mem_reg[13][2]  -               dfnrq1  0.000   1.250    -0.137  
      -----------------------------------------------------------------------
Path 38: MET Setup Check with Pin ram_1/mem_reg[11][4]/CP 
Endpoint:   ram_1/mem_reg[11][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.407
= Slack Time                    1.390
= Slack Time(original)          1.303
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -       7.750    9.140  
      pc3d01_4              -               pc3d01  0.000   7.750    9.140  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842   9.592    10.982  
      ram_1/g3815           -               inv0d0  0.011   9.603    10.993  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.646   10.249   11.639  
      ram_1/g3769__2802     -               nr02d1  0.000   10.249   11.639  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146   10.395   11.785  
      ram_1/g3767           -               inv0d0  0.000   10.395   11.785  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.493   10.888   12.278  
      ram_1/g3763__5526     -               or02d1  0.000   10.888   12.278  
      ram_1/g3763__5526     A2 ^ -> Z ^     or02d1  0.647   11.536   12.926  
      ram_1/g3602__8246     -               mx02d1  0.002   11.538   12.928  
      ram_1/g3602__8246     S ^ -> Z ^      mx02d1  0.245   11.783   13.173  
      ram_1/FE_PHC78_n_215  -               dl03d1  0.000   11.783   13.173  
      ram_1/FE_PHC78_n_215  I ^ -> Z ^      dl03d1  2.623   14.407   15.797  
      ram_1/mem_reg[11][4]  -               dfnrq1  0.000   14.407   15.797  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.140  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.140  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.140  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.140  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.140  
      ram_1/mem_reg[11][4]  -               dfnrq1  0.000   1.250    -0.140  
      -----------------------------------------------------------------------
Path 39: MET Setup Check with Pin ram_1/mem_reg[11][5]/CP 
Endpoint:   ram_1/mem_reg[11][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.077
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.798
- Arrival Time                 14.406
= Slack Time                    1.392
= Slack Time(original)          1.305
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -       7.750    9.142  
      pc3d01_4              -               pc3d01  0.000   7.750    9.142  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842   9.592    10.984  
      ram_1/g3815           -               inv0d0  0.011   9.603    10.995  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.646   10.249   11.641  
      ram_1/g3769__2802     -               nr02d1  0.000   10.249   11.641  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146   10.395   11.787  
      ram_1/g3767           -               inv0d0  0.000   10.395   11.787  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.493   10.888   12.280  
      ram_1/g3763__5526     -               or02d1  0.000   10.888   12.280  
      ram_1/g3763__5526     A2 ^ -> Z ^     or02d1  0.647   11.536   12.928  
      ram_1/g3603__7098     -               mx02d1  0.002   11.537   12.930  
      ram_1/g3603__7098     S ^ -> Z ^      mx02d1  0.250   11.788   13.180  
      ram_1/FE_PHC75_n_214  -               dl03d1  0.000   11.788   13.180  
      ram_1/FE_PHC75_n_214  I ^ -> Z ^      dl03d1  2.618   14.406   15.798  
      ram_1/mem_reg[11][5]  -               dfnrq1  0.000   14.406   15.798  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.142  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.142  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.142  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.142  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.142  
      ram_1/mem_reg[11][5]  -               dfnrq1  0.000   1.250    -0.142  
      -----------------------------------------------------------------------
Path 40: MET Setup Check with Pin ram_1/mem_reg[11][3]/CP 
Endpoint:   ram_1/mem_reg[11][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.405
= Slack Time                    1.392
= Slack Time(original)          1.306
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -       7.750    9.142  
      pc3d01_4              -               pc3d01  0.000   7.750    9.142  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842   9.592    10.984  
      ram_1/g3815           -               inv0d0  0.011   9.603    10.995  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.646   10.249   11.641  
      ram_1/g3769__2802     -               nr02d1  0.000   10.249   11.641  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146   10.395   11.787  
      ram_1/g3767           -               inv0d0  0.000   10.395   11.787  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.493   10.888   12.280  
      ram_1/g3763__5526     -               or02d1  0.000   10.888   12.280  
      ram_1/g3763__5526     A2 ^ -> Z ^     or02d1  0.647   11.536   12.928  
      ram_1/g3601__5122     -               mx02d1  0.004   11.540   12.932  
      ram_1/g3601__5122     S ^ -> Z ^      mx02d1  0.241   11.781   13.173  
      ram_1/FE_PHC80_n_216  -               dl03d1  0.000   11.781   13.173  
      ram_1/FE_PHC80_n_216  I ^ -> Z ^      dl03d1  2.624   14.405   15.797  
      ram_1/mem_reg[11][3]  -               dfnrq1  0.000   14.405   15.797  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.142  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.142  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.142  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.142  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.142  
      ram_1/mem_reg[11][3]  -               dfnrq1  0.000   1.250    -0.142  
      -----------------------------------------------------------------------
Path 41: MET Setup Check with Pin ram_1/mem_reg[11][7]/CP 
Endpoint:   ram_1/mem_reg[11][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.077
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.798
- Arrival Time                 14.405
= Slack Time                    1.393
= Slack Time(original)          1.306
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -       7.750    9.143  
      pc3d01_4              -               pc3d01  0.000   7.750    9.143  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842   9.592    10.985  
      ram_1/g3815           -               inv0d0  0.011   9.603    10.996  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.646   10.249   11.642  
      ram_1/g3769__2802     -               nr02d1  0.000   10.249   11.642  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146   10.395   11.788  
      ram_1/g3767           -               inv0d0  0.000   10.395   11.788  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.493   10.888   12.281  
      ram_1/g3763__5526     -               or02d1  0.000   10.888   12.282  
      ram_1/g3763__5526     A2 ^ -> Z ^     or02d1  0.647   11.536   12.929  
      ram_1/g3605__1881     -               mx02d1  0.004   11.540   12.933  
      ram_1/g3605__1881     S ^ -> Z ^      mx02d1  0.247   11.787   13.180  
      ram_1/FE_PHC79_n_212  -               dl03d1  0.000   11.787   13.180  
      ram_1/FE_PHC79_n_212  I ^ -> Z ^      dl03d1  2.618   14.404   15.798  
      ram_1/mem_reg[11][7]  -               dfnrq1  0.000   14.405   15.798  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.143  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.143  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.143  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.143  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.143  
      ram_1/mem_reg[11][7]  -               dfnrq1  0.000   1.250    -0.143  
      -----------------------------------------------------------------------
Path 42: MET Setup Check with Pin ram_1/mem_reg[13][4]/CP 
Endpoint:   ram_1/mem_reg[13][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.079
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.796
- Arrival Time                 14.389
= Slack Time                    1.407
= Slack Time(original)          1.321
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -       7.750    9.157  
      pc3d01_4              -               pc3d01  0.000   7.750    9.157  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842   9.592    10.999  
      ram_1/g3815           -               inv0d0  0.011   9.603    11.010  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.646   10.249   11.656  
      ram_1/g3769__2802     -               nr02d1  0.000   10.249   11.656  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146   10.395   11.802  
      ram_1/g3767           -               inv0d0  0.000   10.395   11.802  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.493   10.888   12.295  
      ram_1/g3764__6783     -               or02d1  0.000   10.888   12.295  
      ram_1/g3764__6783     A2 ^ -> Z ^     or02d1  0.622   11.510   12.917  
      ram_1/g3586__1666     -               mx02d1  0.003   11.513   12.920  
      ram_1/g3586__1666     S ^ -> Z ^      mx02d1  0.249   11.762   13.168  
      ram_1/FE_PHC70_n_231  -               dl03d1  0.000   11.762   13.168  
      ram_1/FE_PHC70_n_231  I ^ -> Z ^      dl03d1  2.628   14.389   15.796  
      ram_1/mem_reg[13][4]  -               dfnrq1  0.000   14.389   15.796  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.157  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.157  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.157  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.157  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.157  
      ram_1/mem_reg[13][4]  -               dfnrq1  0.000   1.250    -0.157  
      -----------------------------------------------------------------------
Path 43: MET Setup Check with Pin ram_1/mem_reg[13][6]/CP 
Endpoint:   ram_1/mem_reg[13][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.080
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.795
- Arrival Time                 14.388
= Slack Time                    1.406
= Slack Time(original)          1.321
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -       7.750    9.156  
      pc3d01_4              -               pc3d01  0.000   7.750    9.156  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842   9.592    10.998  
      ram_1/g3815           -               inv0d0  0.011   9.603    11.010  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.646   10.249   11.655  
      ram_1/g3769__2802     -               nr02d1  0.000   10.249   11.656  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146   10.395   11.801  
      ram_1/g3767           -               inv0d0  0.000   10.395   11.801  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.493   10.888   12.295  
      ram_1/g3764__6783     -               or02d1  0.000   10.888   12.295  
      ram_1/g3764__6783     A2 ^ -> Z ^     or02d1  0.622   11.510   12.916  
      ram_1/g3588__6417     -               mx02d1  0.001   11.511   12.918  
      ram_1/g3588__6417     S ^ -> Z ^      mx02d1  0.240   11.751   13.157  
      ram_1/FE_PHC68_n_229  -               dl03d1  0.000   11.751   13.157  
      ram_1/FE_PHC68_n_229  I ^ -> Z ^      dl03d1  2.637   14.388   15.795  
      ram_1/mem_reg[13][6]  -               dfnrq1  0.000   14.388   15.795  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.156  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.156  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.156  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.156  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.156  
      ram_1/mem_reg[13][6]  -               dfnrq1  0.000   1.250    -0.156  
      -----------------------------------------------------------------------
Path 44: MET Setup Check with Pin ram_1/mem_reg[13][1]/CP 
Endpoint:   ram_1/mem_reg[13][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.389
= Slack Time                    1.408
= Slack Time(original)          1.322
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -       7.750    9.158  
      pc3d01_4              -               pc3d01  0.000   7.750    9.158  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842   9.592    11.000  
      ram_1/g3815           -               inv0d0  0.011   9.603    11.011  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.646   10.249   11.657  
      ram_1/g3769__2802     -               nr02d1  0.000   10.249   11.657  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146   10.395   11.803  
      ram_1/g3767           -               inv0d0  0.000   10.395   11.803  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.493   10.888   12.296  
      ram_1/g3764__6783     -               or02d1  0.000   10.888   12.296  
      ram_1/g3764__6783     A2 ^ -> Z ^     or02d1  0.622   11.510   12.918  
      ram_1/g3583__9945     -               mx02d1  0.004   11.514   12.922  
      ram_1/g3583__9945     S ^ -> Z ^      mx02d1  0.249   11.763   13.171  
      ram_1/FE_PHC74_n_234  -               dl03d1  0.000   11.764   13.171  
      ram_1/FE_PHC74_n_234  I ^ -> Z ^      dl03d1  2.625   14.389   15.797  
      ram_1/mem_reg[13][1]  -               dfnrq1  0.000   14.389   15.797  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.158  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.158  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.158  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.158  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.158  
      ram_1/mem_reg[13][1]  -               dfnrq1  0.000   1.250    -0.158  
      -----------------------------------------------------------------------
Path 45: MET Setup Check with Pin ram_1/mem_reg[13][0]/CP 
Endpoint:   ram_1/mem_reg[13][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.379
= Slack Time                    1.418
= Slack Time(original)          1.332
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -       7.750    9.168  
      pc3d01_4              -               pc3d01  0.000   7.750    9.168  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842   9.592    11.010  
      ram_1/g3815           -               inv0d0  0.011   9.603    11.021  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.646   10.249   11.667  
      ram_1/g3769__2802     -               nr02d1  0.000   10.249   11.667  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146   10.395   11.813  
      ram_1/g3767           -               inv0d0  0.000   10.395   11.813  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.493   10.888   12.307  
      ram_1/g3764__6783     -               or02d1  0.000   10.888   12.307  
      ram_1/g3764__6783     A2 ^ -> Z ^     or02d1  0.622   11.510   12.928  
      ram_1/g3582__9315     -               mx02d1  0.005   11.515   12.933  
      ram_1/g3582__9315     S ^ -> Z ^      mx02d1  0.242   11.757   13.175  
      ram_1/FE_PHC69_n_235  -               dl03d1  0.000   11.757   13.175  
      ram_1/FE_PHC69_n_235  I ^ -> Z ^      dl03d1  2.622   14.379   15.797  
      ram_1/mem_reg[13][0]  -               dfnrq1  0.000   14.379   15.797  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.168  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.168  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.168  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.168  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.168  
      ram_1/mem_reg[13][0]  -               dfnrq1  0.000   1.250    -0.168  
      -----------------------------------------------------------------------
Path 46: MET Setup Check with Pin ram_1/mem_reg[13][5]/CP 
Endpoint:   ram_1/mem_reg[13][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.374
= Slack Time                    1.423
= Slack Time(original)          1.337
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -       7.750    9.173  
      pc3d01_4              -               pc3d01  0.000   7.750    9.173  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842   9.592    11.015  
      ram_1/g3815           -               inv0d0  0.011   9.603    11.026  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.646   10.249   11.672  
      ram_1/g3769__2802     -               nr02d1  0.000   10.249   11.672  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146   10.395   11.818  
      ram_1/g3767           -               inv0d0  0.000   10.395   11.818  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.493   10.888   12.311  
      ram_1/g3764__6783     -               or02d1  0.000   10.888   12.311  
      ram_1/g3764__6783     A2 ^ -> Z ^     or02d1  0.622   11.510   12.933  
      ram_1/g3587__7410     -               mx02d1  0.002   11.512   12.935  
      ram_1/g3587__7410     S ^ -> Z ^      mx02d1  0.238   11.750   13.173  
      ram_1/FE_PHC73_n_230  -               dl03d1  0.000   11.750   13.173  
      ram_1/FE_PHC73_n_230  I ^ -> Z ^      dl03d1  2.624   14.374   15.797  
      ram_1/mem_reg[13][5]  -               dfnrq1  0.000   14.374   15.797  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.173  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.173  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.173  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.173  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.173  
      ram_1/mem_reg[13][5]  -               dfnrq1  0.000   1.250    -0.173  
      -----------------------------------------------------------------------
Path 47: MET Setup Check with Pin ram_1/mem_reg[13][7]/CP 
Endpoint:   ram_1/mem_reg[13][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.374
= Slack Time                    1.424
= Slack Time(original)          1.337
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -       7.750    9.174  
      pc3d01_4              -               pc3d01  0.000   7.750    9.174  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842   9.592    11.016  
      ram_1/g3815           -               inv0d0  0.011   9.603    11.027  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.646   10.249   11.672  
      ram_1/g3769__2802     -               nr02d1  0.000   10.249   11.673  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146   10.395   11.818  
      ram_1/g3767           -               inv0d0  0.000   10.395   11.818  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.493   10.888   12.312  
      ram_1/g3764__6783     -               or02d1  0.000   10.888   12.312  
      ram_1/g3764__6783     A2 ^ -> Z ^     or02d1  0.622   11.510   12.934  
      ram_1/g3589__5477     -               mx02d1  0.006   11.516   12.939  
      ram_1/g3589__5477     S ^ -> Z ^      mx02d1  0.238   11.754   13.177  
      ram_1/FE_PHC72_n_228  -               dl03d1  0.000   11.754   13.178  
      ram_1/FE_PHC72_n_228  I ^ -> Z ^      dl03d1  2.620   14.374   15.797  
      ram_1/mem_reg[13][7]  -               dfnrq1  0.000   14.374   15.797  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.174  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.174  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.174  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.174  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.174  
      ram_1/mem_reg[13][7]  -               dfnrq1  0.000   1.250    -0.174  
      -----------------------------------------------------------------------
Path 48: MET Setup Check with Pin ram_1/mem_reg[13][3]/CP 
Endpoint:   ram_1/mem_reg[13][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]            (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.078
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.797
- Arrival Time                 14.360
= Slack Time                    1.438
= Slack Time(original)          1.351
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -       7.750    9.188  
      pc3d01_4              -               pc3d01  0.000   7.750    9.188  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842   9.592    11.030  
      ram_1/g3815           -               inv0d0  0.011   9.603    11.041  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.646   10.249   11.686  
      ram_1/g3769__2802     -               nr02d1  0.000   10.249   11.687  
      ram_1/g3769__2802     A2 ^ -> ZN v    nr02d1  0.146   10.395   11.832  
      ram_1/g3767           -               inv0d0  0.000   10.395   11.832  
      ram_1/g3767           I v -> ZN ^     inv0d0  0.493   10.888   12.326  
      ram_1/g3764__6783     -               or02d1  0.000   10.888   12.326  
      ram_1/g3764__6783     A2 ^ -> Z ^     or02d1  0.622   11.510   12.948  
      ram_1/g3585__2346     -               mx02d1  0.006   11.516   12.953  
      ram_1/g3585__2346     S ^ -> Z ^      mx02d1  0.229   11.745   13.182  
      ram_1/FE_PHC71_n_232  -               dl03d1  0.000   11.745   13.182  
      ram_1/FE_PHC71_n_232  I ^ -> Z ^      dl03d1  2.615   14.360   15.797  
      ram_1/mem_reg[13][3]  -               dfnrq1  0.000   14.360   15.798  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     clk_pad ^       -       -       1.250    -0.188  
      pc3d01_1              -               pc3d01  0.000   1.250    -0.188  
      pc3d01_1              PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.188  
      pc3c01_1              -               pc3c01  0.000   1.250    -0.188  
      pc3c01_1              CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.188  
      ram_1/mem_reg[13][3]  -               dfnrq1  0.000   1.250    -0.188  
      -----------------------------------------------------------------------
Path 49: MET Setup Check with Pin ram_1/mem_reg[4][4]/CP 
Endpoint:   ram_1/mem_reg[4][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.088
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.787
- Arrival Time                 14.345
= Slack Time                    1.442
= Slack Time(original)          1.399
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      ------------------------------------------------------------------------
      Instance               Arc             Cell    Retime  Arrival  Required  
                                                     Delay   Time     Time  
      ------------------------------------------------------------------------
      -                      addr_pad[3] v   -       -       7.750    9.192  
      pc3d01_4               -               pc3d01  0.000   7.750    9.192  
      pc3d01_4               PAD v -> CIN v  pc3d01  1.842   9.592    11.034  
      ram_1/g3815            -               inv0d0  0.011   9.603    11.045  
      ram_1/g3815            I v -> ZN ^     inv0d0  0.646   10.249   11.691  
      ram_1/g3778__4733      -               nd02d1  0.000   10.249   11.691  
      ram_1/g3778__4733      A1 ^ -> ZN v    nd02d1  0.293   10.542   11.984  
      ram_1/g3758__2398      -               nr02d1  0.000   10.543   11.984  
      ram_1/g3758__2398      A1 v -> ZN ^    nr02d1  0.813   11.356   12.798  
      ram_1/g3594__8428      -               mx02d1  0.002   11.358   12.800  
      ram_1/g3594__8428      S ^ -> Z ^      mx02d1  0.299   11.656   13.098  
      ram_1/FE_PHC100_n_223  -               dl03d1  0.000   11.656   13.098  
      ram_1/FE_PHC100_n_223  I ^ -> Z ^      dl03d1  2.689   14.345   15.787  
      ram_1/mem_reg[4][4]    -               dfnrq1  0.000   14.345   15.787  
      ------------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.192  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.192  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.192  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.192  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.192  
      ram_1/mem_reg[4][4]  -               dfnrq1  0.000   1.250    -0.192  
      ----------------------------------------------------------------------
Path 50: MET Setup Check with Pin ram_1/mem_reg[2][0]/CP 
Endpoint:   ram_1/mem_reg[2][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: addr_pad[3]           (v) triggered by  leading edge of 'wr_vir_clk_i'
Path Groups: {clk}
Retime Analysis { Data Path-Slew SI }
Other End Arrival Time          1.250
- Setup                         0.089
+ Phase Shift                  15.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.375
= Required Time                15.786
- Arrival Time                 14.324
= Slack Time                    1.462
= Slack Time(original)          1.402
     Clock Rise Edge                      0.000
     + Input Delay                        7.750
     = Beginpoint Arrival Time            7.750
     Timing Path:
      -----------------------------------------------------------------------
      Instance              Arc             Cell    Retime  Arrival  Required  
                                                    Delay   Time     Time  
      -----------------------------------------------------------------------
      -                     addr_pad[3] v   -       -       7.750    9.212  
      pc3d01_4              -               pc3d01  0.000   7.750    9.212  
      pc3d01_4              PAD v -> CIN v  pc3d01  1.842   9.592    11.054  
      ram_1/g3815           -               inv0d0  0.011   9.603    11.066  
      ram_1/g3815           I v -> ZN ^     inv0d0  0.646   10.249   11.711  
      ram_1/g3778__4733     -               nd02d1  0.000   10.249   11.712  
      ram_1/g3778__4733     A1 ^ -> ZN v    nd02d1  0.293   10.542   12.005  
      ram_1/g3765__3680     -               nr02d1  0.000   10.543   12.005  
      ram_1/g3765__3680     A1 v -> ZN ^    nr02d1  0.745   11.288   12.750  
      ram_1/g3574__8246     -               mx02d1  0.001   11.289   12.752  
      ram_1/g3574__8246     S ^ -> Z ^      mx02d1  0.333   11.622   13.084  
      ram_1/FE_PHC96_n_243  -               dl03d1  0.000   11.622   13.084  
      ram_1/FE_PHC96_n_243  I ^ -> Z ^      dl03d1  2.702   14.324   15.786  
      ram_1/mem_reg[2][0]   -               dfnrq1  0.000   14.324   15.786  
      -----------------------------------------------------------------------
     Clock Rise Edge                      0.000
     + Source Insertion Delay             1.250
     = Beginpoint Arrival Time            1.250
     Other End Path:
      ----------------------------------------------------------------------
      Instance             Arc             Cell    Retime  Arrival  Required  
                                                   Delay   Time     Time  
      ----------------------------------------------------------------------
      -                    clk_pad ^       -       -       1.250    -0.212  
      pc3d01_1             -               pc3d01  0.000   1.250    -0.212  
      pc3d01_1             PAD ^ -> CIN ^  pc3d01  0.000   1.250    -0.212  
      pc3c01_1             -               pc3c01  0.000   1.250    -0.212  
      pc3c01_1             CCLK ^ -> CP ^  pc3c01  0.000   1.250    -0.212  
      ram_1/mem_reg[2][0]  -               dfnrq1  0.000   1.250    -0.212  
      ----------------------------------------------------------------------

