# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do i2c_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/git/open-fpga/FpgaProjects/i2c {C:/git/open-fpga/FpgaProjects/i2c/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:52 on Nov 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/git/open-fpga/FpgaProjects/i2c" C:/git/open-fpga/FpgaProjects/i2c/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:36:52 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/git/open-fpga/FpgaProjects/i2c {C:/git/open-fpga/FpgaProjects/i2c/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:52 on Nov 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/git/open-fpga/FpgaProjects/i2c" C:/git/open-fpga/FpgaProjects/i2c/counter.v 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 17:36:52 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/git/open-fpga/FpgaProjects/i2c/db {C:/git/open-fpga/FpgaProjects/i2c/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:52 on Nov 17,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/git/open-fpga/FpgaProjects/i2c/db" C:/git/open-fpga/FpgaProjects/i2c/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 17:36:52 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/git/open-fpga/FpgaProjects/i2c {C:/git/open-fpga/FpgaProjects/i2c/i2c.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:52 on Nov 17,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/git/open-fpga/FpgaProjects/i2c" C:/git/open-fpga/FpgaProjects/i2c/i2c.sv 
# -- Compiling package enum_t
# -- Compiling module i2c
# -- Importing package enum_t
# 
# Top level modules:
# 	i2c
# End time: 17:36:52 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/git/open-fpga/FpgaProjects/i2c {C:/git/open-fpga/FpgaProjects/i2c/lcd_1602.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:52 on Nov 17,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/git/open-fpga/FpgaProjects/i2c" C:/git/open-fpga/FpgaProjects/i2c/lcd_1602.sv 
# -- Compiling package lcd_t
# -- Compiling module lcd_1602
# -- Importing package lcd_t
# -- Importing package enum_t
# 
# Top level modules:
# 	lcd_1602
# End time: 17:36:52 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/git/open-fpga/FpgaProjects/i2c {C:/git/open-fpga/FpgaProjects/i2c/i2c_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:53 on Nov 17,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/git/open-fpga/FpgaProjects/i2c" C:/git/open-fpga/FpgaProjects/i2c/i2c_top.sv 
# -- Compiling module i2c_top
# -- Importing package lcd_t
# 
# Top level modules:
# 	i2c_top
# End time: 17:36:53 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/git/open-fpga/FpgaProjects/i2c {C:/git/open-fpga/FpgaProjects/i2c/ds1307.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:53 on Nov 17,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/git/open-fpga/FpgaProjects/i2c" C:/git/open-fpga/FpgaProjects/i2c/ds1307.sv 
# -- Compiling module ds1307
# -- Importing package lcd_t
# -- Importing package enum_t
# 
# Top level modules:
# 	ds1307
# End time: 17:36:53 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/git/open-fpga/FpgaProjects/i2c {C:/git/open-fpga/FpgaProjects/i2c/at24c04.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:53 on Nov 17,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/git/open-fpga/FpgaProjects/i2c" C:/git/open-fpga/FpgaProjects/i2c/at24c04.sv 
# -- Compiling module at24c04
# -- Importing package lcd_t
# -- Importing package enum_t
# 
# Top level modules:
# 	at24c04
# End time: 17:36:53 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do i2c_wr.do
# 
#  set PRJ_DIR "c:/git/open-fpga/FpgaProjects/i2c"
# c:/git/open-fpga/FpgaProjects/i2c
#  set TB_DIR $PRJ_DIR/simulation/modelsim/tb_i2c_write
# c:/git/open-fpga/FpgaProjects/i2c/simulation/modelsim/tb_i2c_write
# 
#  vlib $TB_DIR/work
# ** Warning: (vlib-34) Library already exists at "c:/git/open-fpga/FpgaProjects/i2c/simulation/modelsim/tb_i2c_write/work".
# 
#  vlog -sv -novopt $PRJ_DIR/i2c.sv $PRJ_DIR/tb_i2c_write.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:03 on Nov 17,2021
# vlog -reportprogress 300 -sv -novopt c:/git/open-fpga/FpgaProjects/i2c/i2c.sv c:/git/open-fpga/FpgaProjects/i2c/tb_i2c_write.sv 
# -- Compiling package enum_t
# -- Compiling module i2c
# -- Importing package enum_t
# -- Compiling module tb_i2c_write
# 
# Top level modules:
# 	tb_i2c_write
# End time: 17:37:03 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#  vsim tb_i2c_write
# vsim tb_i2c_write 
# Start time: 17:37:03 on Nov 17,2021
# Loading sv_std.std
# Loading work.enum_t
# Loading work.tb_i2c_write
# Loading work.i2c
#  
#  add wave /tb_i2c_write/clk
#  add wave /tb_i2c_write/sclk
#  add wave /tb_i2c_write/sda
# 
# for one by one bytes. 
#  run 19000
# Testbench i2c for one byte writing.
# 
# op: EQ  a = 96 b = 96 OK.
# op: EQ  a = 97 b = 97 OK.
# op: EQ  a = 98 b = 98 OK.
# op: EQ  a = 99 b = 99 OK.
# op: EQ  a = 9a b = 9a OK.
# op: EQ  a = 9b b = 9b OK.
# op: EQ  a = 9c b = 9c OK.
# op: EQ  a = 9d b = 9d OK.
# op: EQ  a = 9e b = 9e OK.
# op: EQ  a = 9f b = 9f OK.
# op: EQ  a = a0 b = a0 OK.
# op: EQ  a = a1 b = a1 OK.
# op: EQ  a = a2 b = a2 OK.
# op: EQ  a = a3 b = a3 OK.
# op: EQ  a = a4 b = a4 OK.
# op: EQ  a = a5 b = a5 OK.
# 
# for sequential
# run 6000 
# 
do i2c_rd.do
# 
#  set PRJ_DIR "c:/git/open-fpga/FpgaProjects/i2c"
# c:/git/open-fpga/FpgaProjects/i2c
#  set TB_DIR $PRJ_DIR/simulation/modelsim/tb_i2c_read
# c:/git/open-fpga/FpgaProjects/i2c/simulation/modelsim/tb_i2c_read
# 
#  vlib $TB_DIR/work
# ** Warning: (vlib-34) Library already exists at "c:/git/open-fpga/FpgaProjects/i2c/simulation/modelsim/tb_i2c_read/work".
# 
#  vlog -sv -novopt $PRJ_DIR/i2c.sv $PRJ_DIR/tb_i2c_read.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:15 on Nov 17,2021
# vlog -reportprogress 300 -sv -novopt c:/git/open-fpga/FpgaProjects/i2c/i2c.sv c:/git/open-fpga/FpgaProjects/i2c/tb_i2c_read.sv 
# -- Compiling package enum_t
# -- Compiling module i2c
# -- Importing package enum_t
# -- Compiling module tb_i2c_read
# 
# Top level modules:
# 	tb_i2c_read
# End time: 17:37:15 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
#  vsim tb_i2c_read
# End time: 17:37:16 on Nov 17,2021, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
# vsim tb_i2c_read 
# Start time: 17:37:16 on Nov 17,2021
# Loading sv_std.std
# Loading work.enum_t
# Loading work.tb_i2c_read
# Loading work.i2c
#  
#  add wave /tb_i2c_read/clk
#  add wave /tb_i2c_read/sclk
#  add wave /tb_i2c_read/sda
# 
# for one by one bytes. 
#  run 26000
# Testbench i2c for one byte reading.
# 
# op: EQ  a = 96 b = 96 OK.
# op: EQ  a = 97 b = 97 OK.
# op: EQ  a = 98 b = 98 OK.
# op: EQ  a = 99 b = 99 OK.
# op: EQ  a = 9a b = 9a OK.
# op: EQ  a = 9b b = 9b OK.
# op: EQ  a = 9c b = 9c OK.
# op: EQ  a = 9d b = 9d OK.
# op: EQ  a = 9e b = 9e OK.
# op: EQ  a = 9f b = 9f OK.
# op: EQ  a = a0 b = a0 OK.
# op: EQ  a = a1 b = a1 OK.
# op: EQ  a = a2 b = a2 OK.
# op: EQ  a = a3 b = a3 OK.
# op: EQ  a = a4 b = a4 OK.
# op: EQ  a = a5 b = a5 OK.
# 
# for sequential
# run 7000 
# 
# End time: 17:37:24 on Nov 17,2021, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
