// Seed: 1612491359
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_0  = 32'd56,
    parameter id_1  = 32'd52,
    parameter id_10 = 32'd45,
    parameter id_3  = 32'd72
) (
    output tri _id_0,
    input uwire _id_1,
    output tri0 id_2[-1 : (  id_0  #  (
        .  id_3(  -1  ),
        .  sum (  id_10  )
)  .  id_1  )],
    input wire _id_3
    , id_15,
    input supply1 id_4,
    input wire id_5,
    output supply1 id_6,
    input uwire id_7,
    output tri id_8,
    input uwire id_9,
    output wand _id_10,
    input wand id_11,
    input tri id_12,
    input wor id_13
);
  wire id_16, id_17, id_18;
  assign id_6 = id_16;
  and primCall (id_6, id_19, id_18, id_9, id_11, id_12, id_16, id_5, id_4, id_13, id_7, id_17);
  wire id_19;
  module_0 modCall_1 (
      id_17,
      id_15
  );
endmodule
