

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_15_1'
================================================================
* Date:           Fri Jul  5 07:56:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.648 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       20|       20|  0.100 us|  0.100 us|    2|    2|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %i"   --->   Operation 22 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = trunc i14 %i_read"   --->   Operation 23 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [21/21] (1.42ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 24 'call' 'call_ln17' <Predicate = true> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 25 [20/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 25 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 26 [19/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 26 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.64>
ST_4 : Operation 27 [18/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 27 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 28 [17/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 28 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 29 [16/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 29 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 30 [15/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 30 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.64>
ST_8 : Operation 31 [14/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 31 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.64>
ST_9 : Operation 32 [13/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 32 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.64>
ST_10 : Operation 33 [12/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 33 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 34 [11/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 34 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.64>
ST_12 : Operation 35 [10/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 35 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.64>
ST_13 : Operation 36 [9/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 36 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.64>
ST_14 : Operation 37 [8/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 37 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.64>
ST_15 : Operation 38 [7/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 38 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.64>
ST_16 : Operation 39 [6/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 39 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.64>
ST_17 : Operation 40 [5/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 40 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.64>
ST_18 : Operation 41 [4/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 41 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.64>
ST_19 : Operation 42 [3/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 42 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 3.64>
ST_20 : Operation 43 [2/21] (3.64ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 43 'call' 'call_ln17' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 44 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln16 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:16]   --->   Operation 44 'specdataflowpipeline' 'specdataflowpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 45 [1/21] (0.00ns)   --->   "%call_ln17 = call void @myproject, i256 %in_buf, i13 %empty, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 45 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln17 = ret" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17]   --->   Operation 46 'ret' 'ret_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	wire read operation ('i_read') on port 'i' [10]  (0 ns)
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (1.43 ns)

 <State 2>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 3>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 4>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 5>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 6>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 7>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 8>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 9>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 10>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 11>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 12>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 13>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 14>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 15>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 16>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 17>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 18>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 19>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 20>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln17', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:17) to 'myproject' [13]  (3.65 ns)

 <State 21>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
