Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 21 14:56:08 2024
| Host         : quoc running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sync_fifo_timing_summary_routed.rpt -pb sync_fifo_timing_summary_routed.pb -rpx sync_fifo_timing_summary_routed.rpx -warn_on_violation
| Design       : sync_fifo
| Device       : xa7a12t-cpg238
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (46)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (156)
5. checking no_input_delay (19)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (46)
-------------------------
 There are 46 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (156)
--------------------------------------------------
 There are 156 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  174          inf        0.000                      0                  174           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           174 Endpoints
Min Delay           174 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.923ns  (logic 2.823ns (47.658%)  route 3.100ns (52.342%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  wptr_reg[1]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  wptr_reg[1]/Q
                         net (fo=28, routed)          1.166     1.545    wptr[1]
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.105     1.650 r  full_OBUF_inst_i_1/O
                         net (fo=5, routed)           1.935     3.584    full_OBUF
    H19                  OBUF (Prop_obuf_I_O)         2.339     5.923 r  full_OBUF_inst/O
                         net (fo=0)                   0.000     5.923    full
    H19                                                               r  full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            empty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.279ns  (logic 2.943ns (55.737%)  route 2.337ns (44.263%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  wptr_reg[2]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  wptr_reg[2]/Q
                         net (fo=27, routed)          0.528     0.876    wptr[2]
    SLICE_X1Y20          LUT6 (Prop_lut6_I3_O)        0.240     1.116 r  empty_OBUF_inst_i_1/O
                         net (fo=5, routed)           1.808     2.925    empty_OBUF
    H17                  OBUF (Prop_obuf_I_O)         2.355     5.279 r  empty_OBUF_inst/O
                         net (fo=0)                   0.000     5.279    empty
    H17                                                               r  empty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.734ns  (logic 2.870ns (60.637%)  route 1.863ns (39.363%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  dout_reg[12]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  dout_reg[12]/Q
                         net (fo=1, routed)           1.863     2.261    dout_OBUF[12]
    L19                  OBUF (Prop_obuf_I_O)         2.472     4.734 r  dout_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.734    dout[12]
    L19                                                               r  dout[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.646ns  (logic 2.768ns (59.577%)  route 1.878ns (40.423%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  dout_reg[13]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  dout_reg[13]/Q
                         net (fo=1, routed)           1.878     2.311    dout_OBUF[13]
    K19                  OBUF (Prop_obuf_I_O)         2.335     4.646 r  dout_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.646    dout[13]
    K19                                                               r  dout[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.643ns  (logic 2.864ns (61.685%)  route 1.779ns (38.315%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  dout_reg[14]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  dout_reg[14]/Q
                         net (fo=1, routed)           1.779     2.177    dout_OBUF[14]
    J19                  OBUF (Prop_obuf_I_O)         2.466     4.643 r  dout_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.643    dout[14]
    J19                                                               r  dout[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.637ns  (logic 2.776ns (59.861%)  route 1.861ns (40.139%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  dout_reg[11]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  dout_reg[11]/Q
                         net (fo=1, routed)           1.861     2.294    dout_OBUF[11]
    M19                  OBUF (Prop_obuf_I_O)         2.343     4.637 r  dout_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.637    dout[11]
    M19                                                               r  dout[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.595ns  (logic 2.857ns (62.192%)  route 1.737ns (37.808%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  dout_reg[10]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  dout_reg[10]/Q
                         net (fo=1, routed)           1.737     2.135    dout_OBUF[10]
    M17                  OBUF (Prop_obuf_I_O)         2.459     4.595 r  dout_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.595    dout[10]
    M17                                                               r  dout[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.593ns  (logic 2.901ns (63.154%)  route 1.692ns (36.846%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  dout_reg[6]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  dout_reg[6]/Q
                         net (fo=1, routed)           1.692     2.090    dout_OBUF[6]
    L17                  OBUF (Prop_obuf_I_O)         2.503     4.593 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.593    dout[6]
    L17                                                               r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.560ns  (logic 2.785ns (61.090%)  route 1.774ns (38.910%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  dout_reg[15]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  dout_reg[15]/Q
                         net (fo=1, routed)           1.774     2.207    dout_OBUF[15]
    J17                  OBUF (Prop_obuf_I_O)         2.352     4.560 r  dout_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.560    dout[15]
    J17                                                               r  dout[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.529ns  (logic 2.811ns (62.062%)  route 1.718ns (37.938%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  dout_reg[7]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  dout_reg[7]/Q
                         net (fo=1, routed)           1.718     2.151    dout_OBUF[7]
    K17                  OBUF (Prop_obuf_I_O)         2.378     4.529 r  dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.529    dout[7]
    K17                                                               r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wptr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_reg_0_7_0_5/RAMA/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.128ns (37.106%)  route 0.217ns (62.894%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  wptr_reg[2]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  wptr_reg[2]/Q
                         net (fo=27, routed)          0.217     0.345    fifo_reg_0_7_0_5/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  fifo_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_reg_0_7_0_5/RAMA_D1/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.128ns (37.106%)  route 0.217ns (62.894%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  wptr_reg[2]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  wptr_reg[2]/Q
                         net (fo=27, routed)          0.217     0.345    fifo_reg_0_7_0_5/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  fifo_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_reg_0_7_0_5/RAMB/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.128ns (37.106%)  route 0.217ns (62.894%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  wptr_reg[2]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  wptr_reg[2]/Q
                         net (fo=27, routed)          0.217     0.345    fifo_reg_0_7_0_5/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  fifo_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_reg_0_7_0_5/RAMB_D1/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.128ns (37.106%)  route 0.217ns (62.894%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  wptr_reg[2]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  wptr_reg[2]/Q
                         net (fo=27, routed)          0.217     0.345    fifo_reg_0_7_0_5/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  fifo_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_reg_0_7_0_5/RAMC/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.128ns (37.106%)  route 0.217ns (62.894%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  wptr_reg[2]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  wptr_reg[2]/Q
                         net (fo=27, routed)          0.217     0.345    fifo_reg_0_7_0_5/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  fifo_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_reg_0_7_0_5/RAMC_D1/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.128ns (37.106%)  route 0.217ns (62.894%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  wptr_reg[2]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  wptr_reg[2]/Q
                         net (fo=27, routed)          0.217     0.345    fifo_reg_0_7_0_5/ADDRD2
    SLICE_X2Y19          RAMD32                                       r  fifo_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_reg_0_7_0_5/RAMD/ADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.128ns (37.106%)  route 0.217ns (62.894%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  wptr_reg[2]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  wptr_reg[2]/Q
                         net (fo=27, routed)          0.217     0.345    fifo_reg_0_7_0_5/ADDRD2
    SLICE_X2Y19          RAMS32                                       r  fifo_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fifo_reg_0_7_0_5/RAMD_D1/ADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.128ns (37.106%)  route 0.217ns (62.894%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  wptr_reg[2]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  wptr_reg[2]/Q
                         net (fo=27, routed)          0.217     0.345    fifo_reg_0_7_0_5/ADDRD2
    SLICE_X2Y19          RAMS32                                       r  fifo_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rptr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.183ns (49.027%)  route 0.190ns (50.973%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  rptr_reg[1]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rptr_reg[1]/Q
                         net (fo=22, routed)          0.190     0.331    rptr[1]
    SLICE_X1Y20          LUT5 (Prop_lut5_I1_O)        0.042     0.373 r  rptr[2]_i_2/O
                         net (fo=1, routed)           0.000     0.373    rptr[2]_i_2_n_0
    SLICE_X1Y20          FDRE                                         r  rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rptr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.434%)  route 0.190ns (50.566%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  rptr_reg[1]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rptr_reg[1]/Q
                         net (fo=22, routed)          0.190     0.331    rptr[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.045     0.376 r  rptr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    rptr[1]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------





