#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe24040 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe34d90 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0xe27e30 .functor NOT 1, L_0xe85620, C4<0>, C4<0>, C4<0>;
L_0xe853b0 .functor XOR 1, L_0xe851e0, L_0xe85310, C4<0>, C4<0>;
L_0xe85510 .functor XOR 1, L_0xe853b0, L_0xe85470, C4<0>, C4<0>;
v0xe72fc0_0 .net *"_ivl_10", 0 0, L_0xe85470;  1 drivers
v0xe730c0_0 .net *"_ivl_12", 0 0, L_0xe85510;  1 drivers
v0xe731a0_0 .net *"_ivl_2", 0 0, L_0xe85140;  1 drivers
v0xe73260_0 .net *"_ivl_4", 0 0, L_0xe851e0;  1 drivers
v0xe73340_0 .net *"_ivl_6", 0 0, L_0xe85310;  1 drivers
v0xe73470_0 .net *"_ivl_8", 0 0, L_0xe853b0;  1 drivers
v0xe73550_0 .net "areset", 0 0, L_0xe21f20;  1 drivers
v0xe735f0_0 .var "clk", 0 0;
v0xe73690_0 .var/2u "stats1", 159 0;
v0xe73800_0 .var/2u "strobe", 0 0;
v0xe738c0_0 .net "tb_match", 0 0, L_0xe85620;  1 drivers
v0xe73960_0 .net "tb_mismatch", 0 0, L_0xe27e30;  1 drivers
v0xe73a00_0 .net "wavedrom_enable", 0 0, v0xe71bd0_0;  1 drivers
v0xe73aa0_0 .net "wavedrom_title", 511 0, v0xe71cc0_0;  1 drivers
v0xe73b40_0 .net "x", 0 0, v0xe71da0_0;  1 drivers
v0xe73be0_0 .net "z_dut", 0 0, L_0xe84fa0;  1 drivers
v0xe73c80_0 .net "z_ref", 0 0, L_0xe22ba0;  1 drivers
L_0xe85140 .concat [ 1 0 0 0], L_0xe22ba0;
L_0xe851e0 .concat [ 1 0 0 0], L_0xe22ba0;
L_0xe85310 .concat [ 1 0 0 0], L_0xe84fa0;
L_0xe85470 .concat [ 1 0 0 0], L_0xe22ba0;
L_0xe85620 .cmp/eeq 1, L_0xe85140, L_0xe85510;
S_0xe3ef90 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0xe34d90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0xe4d680 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0xe4d6c0 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0xe22160 .functor AND 1, L_0xe84000, L_0xe842d0, C4<1>, C4<1>;
L_0xe22420 .functor AND 1, L_0xe846a0, L_0xe84910, C4<1>, C4<1>;
L_0xe22ba0 .functor OR 1, L_0xe22160, L_0xe22420, C4<0>, C4<0>;
v0xe27a00_0 .net *"_ivl_0", 31 0, L_0xe73e90;  1 drivers
L_0x7f599d2ce0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe27d40_0 .net *"_ivl_11", 30 0, L_0x7f599d2ce0a8;  1 drivers
L_0x7f599d2ce0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xe27f40_0 .net/2u *"_ivl_12", 31 0, L_0x7f599d2ce0f0;  1 drivers
v0xe21f90_0 .net *"_ivl_14", 0 0, L_0xe842d0;  1 drivers
v0xe22230_0 .net *"_ivl_17", 0 0, L_0xe22160;  1 drivers
v0xe224f0_0 .net *"_ivl_18", 31 0, L_0xe84510;  1 drivers
L_0x7f599d2ce138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe22cf0_0 .net *"_ivl_21", 30 0, L_0x7f599d2ce138;  1 drivers
L_0x7f599d2ce180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xe6fe10_0 .net/2u *"_ivl_22", 31 0, L_0x7f599d2ce180;  1 drivers
v0xe6fef0_0 .net *"_ivl_24", 0 0, L_0xe846a0;  1 drivers
v0xe70040_0 .net *"_ivl_26", 31 0, L_0xe84820;  1 drivers
L_0x7f599d2ce1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe70120_0 .net *"_ivl_29", 30 0, L_0x7f599d2ce1c8;  1 drivers
L_0x7f599d2ce018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe70200_0 .net *"_ivl_3", 30 0, L_0x7f599d2ce018;  1 drivers
L_0x7f599d2ce210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe702e0_0 .net/2u *"_ivl_30", 31 0, L_0x7f599d2ce210;  1 drivers
v0xe703c0_0 .net *"_ivl_32", 0 0, L_0xe84910;  1 drivers
v0xe70480_0 .net *"_ivl_35", 0 0, L_0xe22420;  1 drivers
L_0x7f599d2ce060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe70540_0 .net/2u *"_ivl_4", 31 0, L_0x7f599d2ce060;  1 drivers
v0xe70620_0 .net *"_ivl_6", 0 0, L_0xe84000;  1 drivers
v0xe706e0_0 .net *"_ivl_8", 31 0, L_0xe84170;  1 drivers
v0xe707c0_0 .net "areset", 0 0, L_0xe21f20;  alias, 1 drivers
v0xe70880_0 .net "clk", 0 0, v0xe735f0_0;  1 drivers
v0xe70940_0 .var "state", 0 0;
v0xe70a00_0 .net "x", 0 0, v0xe71da0_0;  alias, 1 drivers
v0xe70ac0_0 .net "z", 0 0, L_0xe22ba0;  alias, 1 drivers
E_0xe32ee0 .event posedge, v0xe707c0_0, v0xe70880_0;
L_0xe73e90 .concat [ 1 31 0 0], v0xe70940_0, L_0x7f599d2ce018;
L_0xe84000 .cmp/eq 32, L_0xe73e90, L_0x7f599d2ce060;
L_0xe84170 .concat [ 1 31 0 0], v0xe71da0_0, L_0x7f599d2ce0a8;
L_0xe842d0 .cmp/eq 32, L_0xe84170, L_0x7f599d2ce0f0;
L_0xe84510 .concat [ 1 31 0 0], v0xe70940_0, L_0x7f599d2ce138;
L_0xe846a0 .cmp/eq 32, L_0xe84510, L_0x7f599d2ce180;
L_0xe84820 .concat [ 1 31 0 0], v0xe71da0_0, L_0x7f599d2ce1c8;
L_0xe84910 .cmp/eq 32, L_0xe84820, L_0x7f599d2ce210;
S_0xe70c00 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0xe34d90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0xe21f20 .functor BUFZ 1, v0xe71a60_0, C4<0>, C4<0>, C4<0>;
v0xe718c0_0 .net "areset", 0 0, L_0xe21f20;  alias, 1 drivers
v0xe71990_0 .net "clk", 0 0, v0xe735f0_0;  alias, 1 drivers
v0xe71a60_0 .var "reset", 0 0;
v0xe71b30_0 .net "tb_match", 0 0, L_0xe85620;  alias, 1 drivers
v0xe71bd0_0 .var "wavedrom_enable", 0 0;
v0xe71cc0_0 .var "wavedrom_title", 511 0;
v0xe71da0_0 .var "x", 0 0;
E_0xe329c0/0 .event negedge, v0xe70880_0;
E_0xe329c0/1 .event posedge, v0xe70880_0;
E_0xe329c0 .event/or E_0xe329c0/0, E_0xe329c0/1;
S_0xe70ea0 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0xe70c00;
 .timescale -12 -12;
v0xe71100_0 .var/2u "arfail", 0 0;
v0xe711e0_0 .var "async", 0 0;
v0xe712a0_0 .var/2u "datafail", 0 0;
v0xe71340_0 .var/2u "srfail", 0 0;
E_0xe1a9f0 .event posedge, v0xe70880_0;
E_0xe52830 .event negedge, v0xe70880_0;
TD_tb.stim1.reset_test ;
    %wait E_0xe1a9f0;
    %wait E_0xe1a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe71a60_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe1a9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xe52830;
    %load/vec4 v0xe71b30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe712a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe71a60_0, 0;
    %wait E_0xe1a9f0;
    %load/vec4 v0xe71b30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe71100_0, 0, 1;
    %wait E_0xe1a9f0;
    %load/vec4 v0xe71b30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xe71340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe71a60_0, 0;
    %load/vec4 v0xe71340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xe71100_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xe711e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xe712a0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xe711e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xe71400 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0xe70c00;
 .timescale -12 -12;
v0xe71600_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe716e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0xe70c00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe71ee0 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0xe34d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0xe6ff90 .param/l "A" 0 4 8, C4<0>;
P_0xe6ffd0 .param/l "B" 0 4 9, C4<1>;
L_0x7f599d2ce258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xe3fa20 .functor XNOR 1, v0xe72ab0_0, L_0x7f599d2ce258, C4<0>, C4<0>;
L_0xe4e5b0 .functor AND 1, L_0xe3fa20, v0xe71da0_0, C4<1>, C4<1>;
L_0x7f599d2ce2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xe84d10 .functor XNOR 1, v0xe72ab0_0, L_0x7f599d2ce2a0, C4<0>, C4<0>;
L_0xe84e20 .functor NOT 1, v0xe71da0_0, C4<0>, C4<0>, C4<0>;
L_0xe84e90 .functor AND 1, L_0xe84d10, L_0xe84e20, C4<1>, C4<1>;
L_0xe84fa0 .functor OR 1, L_0xe4e5b0, L_0xe84e90, C4<0>, C4<0>;
v0xe72290_0 .net/2u *"_ivl_0", 0 0, L_0x7f599d2ce258;  1 drivers
v0xe72370_0 .net *"_ivl_10", 0 0, L_0xe84e20;  1 drivers
v0xe72450_0 .net *"_ivl_13", 0 0, L_0xe84e90;  1 drivers
v0xe72520_0 .net *"_ivl_2", 0 0, L_0xe3fa20;  1 drivers
v0xe725e0_0 .net *"_ivl_5", 0 0, L_0xe4e5b0;  1 drivers
v0xe726f0_0 .net/2u *"_ivl_6", 0 0, L_0x7f599d2ce2a0;  1 drivers
v0xe727d0_0 .net *"_ivl_8", 0 0, L_0xe84d10;  1 drivers
v0xe72890_0 .net "areset", 0 0, L_0xe21f20;  alias, 1 drivers
v0xe72980_0 .net "clk", 0 0, v0xe735f0_0;  alias, 1 drivers
v0xe72ab0_0 .var "state", 0 0;
v0xe72b70_0 .net "x", 0 0, v0xe71da0_0;  alias, 1 drivers
v0xe72c60_0 .net "z", 0 0, L_0xe84fa0;  alias, 1 drivers
S_0xe72da0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0xe34d90;
 .timescale -12 -12;
E_0xe32760 .event anyedge, v0xe73800_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe73800_0;
    %nor/r;
    %assign/vec4 v0xe73800_0, 0;
    %wait E_0xe32760;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe70c00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe71da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe71a60_0, 0;
    %wait E_0xe1a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe71a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe71da0_0, 0;
    %wait E_0xe1a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe71da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe711e0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xe70ea0;
    %join;
    %wait E_0xe52830;
    %wait E_0xe1a9f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe71da0_0, 0;
    %assign/vec4 v0xe71a60_0, 0;
    %wait E_0xe1a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe71da0_0, 0;
    %assign/vec4 v0xe71a60_0, 0;
    %wait E_0xe1a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe71da0_0, 0;
    %assign/vec4 v0xe71a60_0, 0;
    %wait E_0xe1a9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe71da0_0, 0;
    %assign/vec4 v0xe71a60_0, 0;
    %wait E_0xe1a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe71da0_0, 0;
    %assign/vec4 v0xe71a60_0, 0;
    %wait E_0xe1a9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe71da0_0, 0;
    %assign/vec4 v0xe71a60_0, 0;
    %wait E_0xe1a9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe71da0_0, 0;
    %assign/vec4 v0xe71a60_0, 0;
    %wait E_0xe1a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe71da0_0, 0;
    %assign/vec4 v0xe71a60_0, 0;
    %wait E_0xe1a9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xe71da0_0, 0;
    %assign/vec4 v0xe71a60_0, 0;
    %wait E_0xe52830;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe716e0;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe329c0;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0xe71da0_0, 0;
    %assign/vec4 v0xe71a60_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xe3ef90;
T_5 ;
    %wait E_0xe32ee0;
    %load/vec4 v0xe707c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe70940_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xe70940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0xe70a00_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0xe70940_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe70940_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xe71ee0;
T_6 ;
    %wait E_0xe32ee0;
    %load/vec4 v0xe72890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe72ab0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xe72ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe72ab0_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0xe72b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe72ab0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xe72ab0_0, 0;
T_6.7 ;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0xe72b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe72ab0_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xe72ab0_0, 0;
T_6.9 ;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xe34d90;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe735f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe73800_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xe34d90;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xe735f0_0;
    %inv;
    %store/vec4 v0xe735f0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xe34d90;
T_9 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe71990_0, v0xe73960_0, v0xe735f0_0, v0xe73550_0, v0xe73b40_0, v0xe73c80_0, v0xe73be0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xe34d90;
T_10 ;
    %load/vec4 v0xe73690_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xe73690_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe73690_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0xe73690_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe73690_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe73690_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe73690_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xe34d90;
T_11 ;
    %wait E_0xe329c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe73690_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe73690_0, 4, 32;
    %load/vec4 v0xe738c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xe73690_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe73690_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe73690_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe73690_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xe73c80_0;
    %load/vec4 v0xe73c80_0;
    %load/vec4 v0xe73be0_0;
    %xor;
    %load/vec4 v0xe73c80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xe73690_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe73690_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xe73690_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe73690_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/machine/ece241_2014_q5b/iter0/response2/top_module.sv";
