# ğŸ§  Single-Cycle RISC-V 32-bit Processor (Verilog â€“ Vivado)

This project is a Verilog-based implementation of a **single-cycle RISC-V CPU**, designed to support a basic subset of instructions. It is built for educational purposes and supports **R-type, I-type, and S-type** instructions only.

---

## âœ… Supported Instruction Types

- **R-type**: `add`, `sub`, `and`, `or`, `sll`, `slt`
- **I-type**: `addi`, `andi`, `ori`, `lw`
- **S-type**: `sw`

â— Note: Branch (B-type), Jump (J-type), and Upper Immediate (U-type) instructions are **not supported** in this version.

---

## ğŸ“ Project Structure
```
single_cycle_risc_v_32_bit_processor/
â”‚
â”œâ”€â”€ alu.v # Arithmetic Logic Unit
â”œâ”€â”€ alu_decoder.v # ALU control logic
â”œâ”€â”€ control_unit.v # Main control unit
â”œâ”€â”€ datamem.v # Data memory
â”œâ”€â”€ imm_gen.v # Immediate value generator
â”œâ”€â”€ instr_mem.v # Instruction memory
â”œâ”€â”€ muxes.v # Multiplexers
â”œâ”€â”€ reg_file.v # Register file (x0â€“x31)
â”œâ”€â”€ single_cycle_core.v # Top-level processor module
â”œâ”€â”€ single_cycle_top_tb.v # Testbench for simulation
â”œâ”€â”€ memfile.hex # Sample program (machine code)
â””â”€â”€ README.md # Project description


---

## ğŸ§ª How to Simulate

1. Open the project in **Xilinx Vivado**.
2. Add all `.v` files to the design sources.
3. Set `single_cycle_top_tb.v` as the simulation top module.
4. Ensure `memfile.hex` is located in the correct directory (next to instruction memory).
5. Run the behavioral simulation and observe waveforms or outputs.

---

## ğŸ§  Learning Objectives

- Understand the working of a basic RISC-V processor
- Learn how CPU components interact in a single-cycle datapath
- Study how Verilog modules are integrated to build a processor
- Practice simulation and debugging in Vivado

---

## ğŸ“Œ Tools Used

- **HDL**: Verilog
- **Simulation**: Xilinx Vivado (XSIM)
- **Assembler**: RISC-V tools or Venus (for generating `memfile.hex`)

---

## ğŸš§ Future Improvements

- Add support for:
  - **B-type** (e.g., `beq`, `bne`)
  - **J-type** (e.g., `jal`, `jalr`)
  - **U-type** (e.g., `lui`)
- Implement forwarding and hazard detection (for pipelining)
- Synthesize for FPGA boards like Nexys A7 or Basys 3

---

## ğŸ™‹ Author

**Utsav Thumar**  
Student of Electronics and Communication Engineering  
[GitHub Profile](https://github.com/utsav464)

---

## ğŸ“œ License

This project is open-source and free to use for educational purposes.




