{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 15 16:23:19 2018 " "Info: Processing started: Mon Oct 15 16:23:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regist.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regist.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regist-a_counter " "Info: Found design unit 1: regist-a_counter" {  } { { "regist.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/regist.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regist " "Info: Found entity 1: regist" {  } { { "regist.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/regist.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-a_counter " "Info: Found design unit 1: counter-a_counter" {  } { { "counter.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/counter.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/counter.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_det.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file edge_det.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_det-a_edge_det " "Info: Found design unit 1: edge_det-a_edge_det" {  } { { "edge_det.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/edge_det.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 edge_det " "Info: Found entity 1: edge_det" {  } { { "edge_det.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/edge_det.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file elevator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elevator-a_elevator " "Info: Found design unit 1: elevator-a_elevator" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 elevator " "Info: Found entity 1: elevator" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-a_encoder " "Info: Found design unit 1: encoder-a_encoder" {  } { { "encoder.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/encoder.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Info: Found entity 1: encoder" {  } { { "encoder.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/encoder.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-a_timer " "Info: Found design unit 1: timer-a_timer" {  } { { "timer.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/timer.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/timer.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevator " "Info: Elaborating entity \"elevator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy_s elevator.vhd(75) " "Warning (10036): Verilog HDL or VHDL warning at elevator.vhd(75): object \"busy_s\" assigned a value but never read" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "target_s elevator.vhd(135) " "Warning (10492): VHDL Process Statement warning at elevator.vhd(135): signal \"target_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "floor_s elevator.vhd(135) " "Warning (10492): VHDL Process Statement warning at elevator.vhd(135): signal \"floor_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sense_s elevator.vhd(143) " "Warning (10492): VHDL Process Statement warning at elevator.vhd(143): signal \"sense_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "target_s elevator.vhd(145) " "Warning (10492): VHDL Process Statement warning at elevator.vhd(145): signal \"target_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "floor_s elevator.vhd(145) " "Warning (10492): VHDL Process Statement warning at elevator.vhd(145): signal \"floor_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opening_s elevator.vhd(154) " "Warning (10492): VHDL Process Statement warning at elevator.vhd(154): signal \"opening_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "elapsed_s elevator.vhd(155) " "Warning (10492): VHDL Process Statement warning at elevator.vhd(155): signal \"elapsed_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opening_s elevator.vhd(163) " "Warning (10492): VHDL Process Statement warning at elevator.vhd(163): signal \"opening_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pressed_s elevator.vhd(165) " "Warning (10492): VHDL Process Statement warning at elevator.vhd(165): signal \"pressed_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "target_s elevator.vhd(165) " "Warning (10492): VHDL Process Statement warning at elevator.vhd(165): signal \"target_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "floor_s elevator.vhd(165) " "Warning (10492): VHDL Process Statement warning at elevator.vhd(165): signal \"floor_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pressed_s elevator.vhd(167) " "Warning (10492): VHDL Process Statement warning at elevator.vhd(167): signal \"pressed_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "target_s elevator.vhd(167) " "Warning (10492): VHDL Process Statement warning at elevator.vhd(167): signal \"target_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "floor_s elevator.vhd(167) " "Warning (10492): VHDL Process Statement warning at elevator.vhd(167): signal \"floor_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sense_s elevator.vhd(175) " "Warning (10492): VHDL Process Statement warning at elevator.vhd(175): signal \"sense_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "target_s elevator.vhd(177) " "Warning (10492): VHDL Process Statement warning at elevator.vhd(177): signal \"target_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "floor_s elevator.vhd(177) " "Warning (10492): VHDL Process Statement warning at elevator.vhd(177): signal \"floor_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opening_s elevator.vhd(128) " "Warning (10631): VHDL Process Statement warning at elevator.vhd(128): inferring latch(es) for signal or variable \"opening_s\", which holds its previous value in one or more paths through the process" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sense_s elevator.vhd(128) " "Warning (10631): VHDL Process Statement warning at elevator.vhd(128): inferring latch(es) for signal or variable \"sense_s\", which holds its previous value in one or more paths through the process" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SENSE elevator.vhd(128) " "Warning (10631): VHDL Process Statement warning at elevator.vhd(128): inferring latch(es) for signal or variable \"SENSE\", which holds its previous value in one or more paths through the process" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OPENING elevator.vhd(128) " "Warning (10631): VHDL Process Statement warning at elevator.vhd(128): inferring latch(es) for signal or variable \"OPENING\", which holds its previous value in one or more paths through the process" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPENING elevator.vhd(128) " "Info (10041): Inferred latch for \"OPENING\" at elevator.vhd(128)" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SENSE elevator.vhd(128) " "Info (10041): Inferred latch for \"SENSE\" at elevator.vhd(128)" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sense_s elevator.vhd(128) " "Info (10041): Inferred latch for \"sense_s\" at elevator.vhd(128)" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opening_s elevator.vhd(128) " "Info (10041): Inferred latch for \"opening_s\" at elevator.vhd(128)" {  } { { "elevator.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:en " "Info: Elaborating entity \"encoder\" for hierarchy \"encoder:en\"" {  } { { "elevator.vhd" "en" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_det edge_det:ed " "Info: Elaborating entity \"edge_det\" for hierarchy \"edge_det:ed\"" {  } { { "elevator.vhd" "ed" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regist regist:r0 " "Info: Elaborating entity \"regist\" for hierarchy \"regist:r0\"" {  } { { "elevator.vhd" "r0" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:ct " "Info: Elaborating entity \"counter\" for hierarchy \"counter:ct\"" {  } { { "elevator.vhd" "ct" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sensor counter.vhd(26) " "Warning (10492): VHDL Process Statement warning at counter.vhd(26): signal \"sensor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/counter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:tim " "Info: Elaborating entity \"timer\" for hierarchy \"timer:tim\"" {  } { { "elevator.vhd" "tim" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/elevator.vhd" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable timer.vhd(23) " "Warning (10492): VHDL Process Statement warning at timer.vhd(23): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/timer.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Info: Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "timer:tim\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"timer:tim\|Add0\"" {  } { { "timer.vhd" "Add0" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/timer.vhd" 26 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "counter:ct\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"counter:ct\|Add0\"" {  } { { "ieee/numeric_std.vhd" "Add0" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "counter:ct\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"counter:ct\|Add1\"" {  } { { "ieee/numeric_std.vhd" "Add1" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "encoder:en\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"encoder:en\|Mux0\"" {  } { { "encoder.vhd" "Mux0" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/encoder.vhd" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "encoder:en\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"encoder:en\|Mux1\"" {  } { { "encoder.vhd" "Mux1" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/encoder.vhd" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "encoder:en\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"encoder:en\|Mux2\"" {  } { { "encoder.vhd" "Mux2" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/encoder.vhd" 23 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:tim\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"timer:tim\|lpm_add_sub:Add0\"" {  } { { "timer.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/timer.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:tim\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"timer:tim\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "timer.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/timer.vhd" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "timer:tim\|lpm_add_sub:Add0\|addcore:adder\[3\] timer:tim\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"timer:tim\|lpm_add_sub:Add0\|addcore:adder\[3\]\", which is child of megafunction instantiation \"timer:tim\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "timer.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/timer.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "timer:tim\|lpm_add_sub:Add0\|addcore:adder\[3\]\|a_csnbuffer:oflow_node timer:tim\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"timer:tim\|lpm_add_sub:Add0\|addcore:adder\[3\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"timer:tim\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "timer.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/timer.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "timer:tim\|lpm_add_sub:Add0\|addcore:adder\[3\]\|a_csnbuffer:result_node timer:tim\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"timer:tim\|lpm_add_sub:Add0\|addcore:adder\[3\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"timer:tim\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "timer.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/timer.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "timer:tim\|lpm_add_sub:Add0\|look_add:look_ahead_unit timer:tim\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"timer:tim\|lpm_add_sub:Add0\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"timer:tim\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 263 4 0 } } { "timer.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/timer.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "timer:tim\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs timer:tim\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"timer:tim\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"timer:tim\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "timer.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/timer.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "timer:tim\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs timer:tim\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"timer:tim\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"timer:tim\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "timer.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/timer.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:ct\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\"" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:ct\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"counter:ct\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add0\|addcore:adder counter:ct\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node counter:ct\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node counter:ct\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] counter:ct\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs counter:ct\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:ct\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add1\"" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:ct\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"counter:ct\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add1\|addcore:adder counter:ct\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node counter:ct\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node counter:ct\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add1\|addcore:adder\|addcore:adder\[0\] counter:ct\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add1\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:ct\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs counter:ct\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"counter:ct\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"counter:ct\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "encoder:en\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"encoder:en\|lpm_mux:Mux0\"" {  } { { "encoder.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/encoder.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encoder:en\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"encoder:en\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "encoder.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/encoder.vhd" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "encoder:en\|lpm_mux:Mux0\|muxlut:\$00009 encoder:en\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"encoder:en\|lpm_mux:Mux0\|muxlut:\$00009\", which is child of megafunction instantiation \"encoder:en\|lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } } { "encoder.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/encoder.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "encoder:en\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"encoder:en\|lpm_mux:Mux2\"" {  } { { "encoder.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/encoder.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "encoder:en\|lpm_mux:Mux2 " "Info: Instantiated megafunction \"encoder:en\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "encoder.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/encoder.vhd" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "encoder:en\|lpm_mux:Mux2\|bypassff:sel_latency_ff\[0\] encoder:en\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"encoder:en\|lpm_mux:Mux2\|bypassff:sel_latency_ff\[0\]\", which is child of megafunction instantiation \"encoder:en\|lpm_mux:Mux2\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 90 17 0 } } { "encoder.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/encoder.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "encoder:en\|lpm_mux:Mux2\|muxlut:\$00010 encoder:en\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"encoder:en\|lpm_mux:Mux2\|muxlut:\$00010\", which is child of megafunction instantiation \"encoder:en\|lpm_mux:Mux2\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } } { "encoder.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/encoder.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "encoder:en\|lpm_mux:Mux2\|muxlut:\$00010\|muxlut:\$00012 encoder:en\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"encoder:en\|lpm_mux:Mux2\|muxlut:\$00010\|muxlut:\$00012\", which is child of megafunction instantiation \"encoder:en\|lpm_mux:Mux2\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/muxlut.tdf" 207 27 0 } } { "encoder.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/encoder.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "encoder:en\|lpm_mux:Mux2\|muxlut:\$00010\|muxlut:\$00020 encoder:en\|lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"encoder:en\|lpm_mux:Mux2\|muxlut:\$00010\|muxlut:\$00020\", which is child of megafunction instantiation \"encoder:en\|lpm_mux:Mux2\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } } { "encoder.vhd" "" { Text "E:/ALTERA_PROJECTS/VHDL-LAB2/encoder.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 24 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 15 16:23:24 2018 " "Info: Processing ended: Mon Oct 15 16:23:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
