**** Begin Compile Point : BaseDesign ****
@W: BN132 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\miv_ess_c0\coreuartapb_0\rtl\vlog\core\rx_async.v":261:0:261:5|Removing instance MIV_ESS_C0_0.CoreUARTapb_0.uUART.make_RX.last_bit[2] because it is equivalent to instance MIV_ESS_C0_0.CoreUARTapb_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
**** End Compile Point : BaseDesign ****
@W: BW156 :"c:/polarfire-soc-discovery-kit-reference-design_repo_n2/mpfs_discovery_miv_rv32_cfg1/designer/basedesign/synthesis.fdc":11:0:11:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW150 :|Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: MT246 :"c:\polarfire-soc-discovery-kit-reference-design_repo_n2\mpfs_discovery_miv_rv32_cfg1\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pfsoc_init_monitor.v":38:53:38:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock COREJTAGDEBUG_Z1|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net CoreJTAGDebug_TRSTN_C0_0.CoreJTAGDebug_TRSTN_C0_0.N_2.
