

================================================================
== Vitis HLS Report for 'Pool'
================================================================
* Date:           Thu Jan 25 13:08:40 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pool
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|        ?|  0.300 us|         ?|   31|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+-------------+-----------+-----------+---------------------+----------+
        |                                                   |  Latency (cycles) |  Iteration  |  Initiation Interval  |         Trip        |          |
        |                     Loop Name                     |   min   |   max   |   Latency   |  achieved |   target  |        Count        | Pipelined|
        +---------------------------------------------------+---------+---------+-------------+-----------+-----------+---------------------+----------+
        |- VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3  |        5|        ?|  36 ~ 325177|          -|          -|  0 ~ 281462092005375|        no|
        +---------------------------------------------------+---------+---------+-------------+-----------+-----------+---------------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.64>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 60 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 61 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 62 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 63 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 64 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%feature_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %feature_out"   --->   Operation 65 'read' 'feature_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%feature_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %feature_in"   --->   Operation 66 'read' 'feature_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%mode_read = read i2 @_ssdm_op_Read.s_axilite.i2, i2 %mode"   --->   Operation 67 'read' 'mode_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%Ky_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Ky"   --->   Operation 68 'read' 'Ky_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%Kx_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %Kx"   --->   Operation 69 'read' 'Kx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%Win_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %Win"   --->   Operation 70 'read' 'Win_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%Hin_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %Hin"   --->   Operation 71 'read' 'Hin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%CHin_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %CHin"   --->   Operation 72 'read' 'CHin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sum_3_loc = alloca i64 1"   --->   Operation 73 'alloca' 'sum_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1513 = zext i8 %Kx_read"   --->   Operation 74 'zext' 'zext_ln1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [20/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 75 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln1513_1 = zext i8 %Ky_read"   --->   Operation 76 'zext' 'zext_ln1513_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [20/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 77 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln24 = store i48 0, i48 %indvar_flatten31" [pool_core.cpp:24]   --->   Operation 78 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln24 = store i16 0, i16 %c" [pool_core.cpp:24]   --->   Operation 79 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 0, i32 %indvar_flatten9" [pool_core.cpp:24]   --->   Operation 80 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln24 = store i16 0, i16 %i" [pool_core.cpp:24]   --->   Operation 81 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln24 = store i16 0, i16 %lhs_V" [pool_core.cpp:24]   --->   Operation 82 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 83 [19/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 83 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [19/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 84 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 85 [18/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 85 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [18/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 86 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.64>
ST_4 : Operation 87 [17/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 87 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [17/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 88 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 89 [16/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 89 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [16/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 90 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 91 [15/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 91 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [15/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 92 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 93 [14/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 93 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [14/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 94 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.64>
ST_8 : Operation 95 [13/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 95 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [13/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 96 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.64>
ST_9 : Operation 97 [12/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 97 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [12/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 98 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.64>
ST_10 : Operation 99 [11/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 99 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [11/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 100 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 101 [10/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 101 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [10/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 102 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.64>
ST_12 : Operation 103 [9/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 103 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [9/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 104 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.64>
ST_13 : Operation 105 [8/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 105 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [8/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 106 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.64>
ST_14 : Operation 107 [7/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 107 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [7/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 108 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.64>
ST_15 : Operation 109 [6/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 109 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [6/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 110 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.64>
ST_16 : Operation 111 [5/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 111 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [5/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 112 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.64>
ST_17 : Operation 113 [4/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 113 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 114 [4/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 114 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.64>
ST_18 : Operation 115 [3/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 115 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [3/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 116 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.17>
ST_19 : Operation 117 [2/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 117 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 118 [2/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 118 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 119 [1/1] (0.95ns)   --->   "%cmp_i_i = icmp_eq  i2 %mode_read, i2 0"   --->   Operation 119 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 120 [1/1] (4.17ns)   --->   "%mul_i92 = mul i16 %zext_ln1513_1, i16 %zext_ln1513"   --->   Operation 120 'mul' 'mul_i92' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.41>
ST_20 : Operation 121 [1/20] (3.64ns)   --->   "%ret_V_12 = udiv i16 %Win_read, i16 %zext_ln1513"   --->   Operation 121 'udiv' 'ret_V_12' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 122 [1/20] (3.64ns)   --->   "%ret_V_13 = udiv i16 %Hin_read, i16 %zext_ln1513_1"   --->   Operation 122 'udiv' 'ret_V_13' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%conv_i60 = zext i16 %mul_i92"   --->   Operation 123 'zext' 'conv_i60' <Predicate = (cmp_i_i)> <Delay = 0.00>
ST_20 : Operation 124 [6/6] (6.41ns)   --->   "%conv_i = uitofp i32 %conv_i60"   --->   Operation 124 'uitofp' 'conv_i' <Predicate = (cmp_i_i)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i16 %ret_V_12"   --->   Operation 125 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i16 %ret_V_13" [pool_core.cpp:6]   --->   Operation 126 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 127 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln6 = mul i32 %zext_ln6, i32 %zext_ln541" [pool_core.cpp:6]   --->   Operation 127 'mul' 'mul_ln6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 6.41>
ST_21 : Operation 128 [5/6] (6.41ns)   --->   "%conv_i = uitofp i32 %conv_i60"   --->   Operation 128 'uitofp' 'conv_i' <Predicate = (cmp_i_i)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 129 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln6 = mul i32 %zext_ln6, i32 %zext_ln541" [pool_core.cpp:6]   --->   Operation 129 'mul' 'mul_ln6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 6.41>
ST_22 : Operation 130 [4/6] (6.41ns)   --->   "%conv_i = uitofp i32 %conv_i60"   --->   Operation 130 'uitofp' 'conv_i' <Predicate = (cmp_i_i)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 131 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln6 = mul i32 %zext_ln6, i32 %zext_ln541" [pool_core.cpp:6]   --->   Operation 131 'mul' 'mul_ln6' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 6.41>
ST_23 : Operation 132 [3/6] (6.41ns)   --->   "%conv_i = uitofp i32 %conv_i60"   --->   Operation 132 'uitofp' 'conv_i' <Predicate = (cmp_i_i)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 133 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln6 = mul i32 %zext_ln6, i32 %zext_ln541" [pool_core.cpp:6]   --->   Operation 133 'mul' 'mul_ln6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 6.91>
ST_24 : Operation 134 [2/6] (6.41ns)   --->   "%conv_i = uitofp i32 %conv_i60"   --->   Operation 134 'uitofp' 'conv_i' <Predicate = (cmp_i_i)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "%CHin_cast = zext i16 %CHin_read"   --->   Operation 135 'zext' 'CHin_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln6_1 = zext i32 %mul_ln6" [pool_core.cpp:6]   --->   Operation 136 'zext' 'zext_ln6_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 137 [2/2] (6.91ns)   --->   "%mul_ln6_1 = mul i48 %CHin_cast, i48 %zext_ln6_1" [pool_core.cpp:6]   --->   Operation 137 'mul' 'mul_ln6_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.91>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [pool_core.cpp:6]   --->   Operation 138 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2147483647, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %CHin"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHin, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %CHin, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Hin"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Hin, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Hin, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Win"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Win, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Win, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Kx"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Kx, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Kx, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Ky"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Ky, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Ky, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %mode"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %mode, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %mode, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_13, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_in, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_13, i32 4294967295, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_13, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_out, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_13, i32 4294967295, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i16 %CHin_read"   --->   Operation 164 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 165 [1/6] (6.41ns)   --->   "%conv_i = uitofp i32 %conv_i60"   --->   Operation 165 'uitofp' 'conv_i' <Predicate = (cmp_i_i)> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 166 [1/1] (0.95ns)   --->   "%switch_selectcmp = icmp_eq  i2 %mode_read, i2 1"   --->   Operation 166 'icmp' 'switch_selectcmp' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node sum)   --->   "%switch_select = select i1 %cmp_i_i, i32 0, i32 1e+17"   --->   Operation 167 'select' 'switch_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node sum)   --->   "%empty = or i1 %cmp_i_i, i1 %switch_selectcmp"   --->   Operation 168 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 169 [1/1] (0.97ns) (out node of the LUT)   --->   "%sum = select i1 %empty, i32 %switch_select, i32 -1e+17"   --->   Operation 169 'select' 'sum' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 170 [1/2] (6.91ns)   --->   "%mul_ln6_1 = mul i48 %CHin_cast, i48 %zext_ln6_1" [pool_core.cpp:6]   --->   Operation 170 'mul' 'mul_ln6_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 171 [1/1] (2.42ns)   --->   "%icmp_ln1027 = icmp_eq  i16 %ret_V_12, i16 0"   --->   Operation 171 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.body15" [pool_core.cpp:24]   --->   Operation 172 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.15>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%i_3 = load i16 %i"   --->   Operation 173 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%conv3_i_i_i753_cast = zext i16 %i_3"   --->   Operation 174 'zext' 'conv3_i_i_i753_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 175 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i32 %conv3_i_i_i753_cast, i32 %zext_ln541"   --->   Operation 175 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 2.15>
ST_27 : Operation 176 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i32 %conv3_i_i_i753_cast, i32 %zext_ln541"   --->   Operation 176 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 2.15>
ST_28 : Operation 177 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i32 %conv3_i_i_i753_cast, i32 %zext_ln541"   --->   Operation 177 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 178 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V = mul i32 %conv3_i_i_i753_cast, i32 %zext_ln541"   --->   Operation 178 'mul' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 6.91>
ST_30 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i32 %ret_V"   --->   Operation 179 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 180 [2/2] (6.91ns)   --->   "%mul_ln541 = mul i48 %zext_ln541_1, i48 %CHin_cast"   --->   Operation 180 'mul' 'mul_ln541' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.91>
ST_31 : Operation 181 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i48 %indvar_flatten31"   --->   Operation 181 'load' 'indvar_flatten31_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 182 [1/2] (6.91ns)   --->   "%mul_ln541 = mul i48 %zext_ln541_1, i48 %CHin_cast"   --->   Operation 182 'mul' 'mul_ln541' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 183 [1/1] (2.83ns)   --->   "%icmp_ln1027_2 = icmp_eq  i48 %indvar_flatten31_load, i48 %mul_ln6_1"   --->   Operation 183 'icmp' 'icmp_ln1027_2' <Predicate = true> <Delay = 2.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 184 [1/1] (3.10ns)   --->   "%add_ln1027_1 = add i48 %indvar_flatten31_load, i48 1"   --->   Operation 184 'add' 'add_ln1027_1' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027_2, void %for.inc123.loopexit, void %for.end125.loopexit"   --->   Operation 185 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 186 [1/1] (0.00ns)   --->   "%lhs_V_load = load i16 %lhs_V"   --->   Operation 186 'load' 'lhs_V_load' <Predicate = (!icmp_ln1027_2)> <Delay = 0.00>
ST_31 : Operation 187 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i32 %indvar_flatten9"   --->   Operation 187 'load' 'indvar_flatten9_load' <Predicate = (!icmp_ln1027_2)> <Delay = 0.00>
ST_31 : Operation 188 [1/1] (2.47ns)   --->   "%icmp_ln1027_3 = icmp_eq  i32 %indvar_flatten9_load, i32 %mul_ln6"   --->   Operation 188 'icmp' 'icmp_ln1027_3' <Predicate = (!icmp_ln1027_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 189 [1/1] (2.42ns)   --->   "%icmp_ln1027_4 = icmp_eq  i16 %lhs_V_load, i16 %ret_V_12"   --->   Operation 189 'icmp' 'icmp_ln1027_4' <Predicate = (!icmp_ln1027_2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 190 [1/1] (0.99ns)   --->   "%select_ln1495_4 = select i1 %icmp_ln1027_3, i1 %icmp_ln1027, i1 %icmp_ln1027_4"   --->   Operation 190 'select' 'select_ln1495_4' <Predicate = (!icmp_ln1027_2)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 191 [1/1] (2.55ns)   --->   "%add_ln1027 = add i32 %indvar_flatten9_load, i32 1"   --->   Operation 191 'add' 'add_ln1027' <Predicate = (!icmp_ln1027_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 192 [1/1] (0.69ns)   --->   "%select_ln1027_1 = select i1 %icmp_ln1027_3, i32 1, i32 %add_ln1027"   --->   Operation 192 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 193 [1/1] (1.58ns)   --->   "%store_ln26 = store i48 %add_ln1027_1, i48 %indvar_flatten31" [pool_core.cpp:26]   --->   Operation 193 'store' 'store_ln26' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_31 : Operation 194 [1/1] (1.58ns)   --->   "%store_ln26 = store i32 %select_ln1027_1, i32 %indvar_flatten9" [pool_core.cpp:26]   --->   Operation 194 'store' 'store_ln26' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_31 : Operation 195 [1/1] (0.00ns)   --->   "%ret_ln53 = ret" [pool_core.cpp:53]   --->   Operation 195 'ret' 'ret_ln53' <Predicate = (icmp_ln1027_2)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 5.27>
ST_32 : Operation 196 [1/1] (0.80ns)   --->   "%select_ln1495 = select i1 %icmp_ln1027_3, i16 0, i16 %i_3"   --->   Operation 196 'select' 'select_ln1495' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 197 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_i_i76545 = mul i16 %i_3, i16 %zext_ln1513_1"   --->   Operation 197 'mul' 'mul_i_i76545' <Predicate = (!icmp_ln1027_3 & !select_ln1495_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 198 [1/1] (2.07ns)   --->   "%i_4 = add i16 %select_ln1495, i16 1" [pool_core.cpp:25]   --->   Operation 198 'add' 'i_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%or_ln25 = or i1 %select_ln1495_4, i1 %icmp_ln1027_3" [pool_core.cpp:25]   --->   Operation 199 'or' 'or_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 200 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %or_ln25, i16 0, i16 %lhs_V_load" [pool_core.cpp:25]   --->   Operation 200 'select' 'select_ln25' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 201 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_i_i765_mid1 = mul i16 %i_4, i16 %zext_ln1513_1" [pool_core.cpp:25]   --->   Operation 201 'mul' 'mul_i_i765_mid1' <Predicate = (select_ln1495_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 202 [1/1] (0.00ns)   --->   "%conv3_i_i_i753_cast_mid1 = zext i16 %i_4" [pool_core.cpp:25]   --->   Operation 202 'zext' 'conv3_i_i_i753_cast_mid1' <Predicate = (select_ln1495_4)> <Delay = 0.00>
ST_32 : Operation 203 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_mid1 = mul i32 %conv3_i_i_i753_cast_mid1, i32 %zext_ln541" [pool_core.cpp:25]   --->   Operation 203 'mul' 'ret_V_mid1' <Predicate = (select_ln1495_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 204 [1/1] (0.80ns)   --->   "%select_ln1027 = select i1 %select_ln1495_4, i16 %i_4, i16 %select_ln1495"   --->   Operation 204 'select' 'select_ln1027' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 205 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln40 = mul i16 %select_ln25, i16 %zext_ln1513" [pool_core.cpp:40]   --->   Operation 205 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i16 %select_ln25"   --->   Operation 206 'zext' 'zext_ln1494' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 207 [3/3] (1.05ns) (grouped into DSP with root node add_ln51_2)   --->   "%ret_V_11 = mul i32 %zext_ln1494, i32 %rhs_V_1"   --->   Operation 207 'mul' 'ret_V_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 208 [1/1] (2.07ns)   --->   "%j = add i16 %select_ln25, i16 1" [pool_core.cpp:26]   --->   Operation 208 'add' 'j' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 209 [1/1] (1.58ns)   --->   "%store_ln26 = store i16 %select_ln1027, i16 %i" [pool_core.cpp:26]   --->   Operation 209 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_32 : Operation 210 [1/1] (1.58ns)   --->   "%store_ln26 = store i16 %j, i16 %lhs_V" [pool_core.cpp:26]   --->   Operation 210 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>

State 33 <SV = 32> <Delay = 2.15>
ST_33 : Operation 211 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_i_i76545 = mul i16 %i_3, i16 %zext_ln1513_1"   --->   Operation 211 'mul' 'mul_i_i76545' <Predicate = (!icmp_ln1027_3 & !select_ln1495_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 212 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_i_i765_mid1 = mul i16 %i_4, i16 %zext_ln1513_1" [pool_core.cpp:25]   --->   Operation 212 'mul' 'mul_i_i765_mid1' <Predicate = (select_ln1495_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 213 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_mid1 = mul i32 %conv3_i_i_i753_cast_mid1, i32 %zext_ln541" [pool_core.cpp:25]   --->   Operation 213 'mul' 'ret_V_mid1' <Predicate = (select_ln1495_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 214 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln40 = mul i16 %select_ln25, i16 %zext_ln1513" [pool_core.cpp:40]   --->   Operation 214 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 215 [2/3] (1.05ns) (grouped into DSP with root node add_ln51_2)   --->   "%ret_V_11 = mul i32 %zext_ln1494, i32 %rhs_V_1"   --->   Operation 215 'mul' 'ret_V_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 4.98>
ST_34 : Operation 216 [1/1] (0.00ns)   --->   "%c_load = load i16 %c" [pool_core.cpp:24]   --->   Operation 216 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 217 [1/1] (2.07ns)   --->   "%add_ln24 = add i16 %c_load, i16 1" [pool_core.cpp:24]   --->   Operation 217 'add' 'add_ln24' <Predicate = (icmp_ln1027_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 218 [1/1] (0.80ns)   --->   "%select_ln1495_1 = select i1 %icmp_ln1027_3, i16 %add_ln24, i16 %c_load"   --->   Operation 218 'select' 'select_ln1495_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln1495 = zext i16 %select_ln1495_1"   --->   Operation 219 'zext' 'zext_ln1495' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 220 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_i_i76545 = mul i16 %i_3, i16 %zext_ln1513_1"   --->   Operation 220 'mul' 'mul_i_i76545' <Predicate = (!icmp_ln1027_3 & !select_ln1495_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 221 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_i_i765_mid1 = mul i16 %i_4, i16 %zext_ln1513_1" [pool_core.cpp:25]   --->   Operation 221 'mul' 'mul_i_i765_mid1' <Predicate = (select_ln1495_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 222 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_V_mid1 = mul i32 %conv3_i_i_i753_cast_mid1, i32 %zext_ln541" [pool_core.cpp:25]   --->   Operation 222 'mul' 'ret_V_mid1' <Predicate = (select_ln1495_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 223 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln40 = mul i16 %select_ln25, i16 %zext_ln1513" [pool_core.cpp:40]   --->   Operation 223 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 224 [1/3] (0.00ns) (grouped into DSP with root node add_ln51_2)   --->   "%ret_V_11 = mul i32 %zext_ln1494, i32 %rhs_V_1"   --->   Operation 224 'mul' 'ret_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 225 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln51_2 = add i32 %ret_V_11, i32 %zext_ln1495" [pool_core.cpp:51]   --->   Operation 225 'add' 'add_ln51_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 226 [1/1] (1.58ns)   --->   "%store_ln26 = store i16 %select_ln1495_1, i16 %c" [pool_core.cpp:26]   --->   Operation 226 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>

State 35 <SV = 34> <Delay = 2.10>
ST_35 : Operation 227 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_i_i76545 = mul i16 %i_3, i16 %zext_ln1513_1"   --->   Operation 227 'mul' 'mul_i_i76545' <Predicate = (!icmp_ln1027_3 & !select_ln1495_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%select_ln1495_2 = select i1 %icmp_ln1027_3, i16 0, i16 %mul_i_i76545"   --->   Operation 228 'select' 'select_ln1495_2' <Predicate = (!select_ln1495_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 229 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_i_i765_mid1 = mul i16 %i_4, i16 %zext_ln1513_1" [pool_core.cpp:25]   --->   Operation 229 'mul' 'mul_i_i765_mid1' <Predicate = (select_ln1495_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 230 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln25_1 = select i1 %select_ln1495_4, i16 %mul_i_i765_mid1, i16 %select_ln1495_2" [pool_core.cpp:25]   --->   Operation 230 'select' 'select_ln25_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 231 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V_mid1 = mul i32 %conv3_i_i_i753_cast_mid1, i32 %zext_ln541" [pool_core.cpp:25]   --->   Operation 231 'mul' 'ret_V_mid1' <Predicate = (select_ln1495_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 232 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln40 = mul i16 %select_ln25, i16 %zext_ln1513" [pool_core.cpp:40]   --->   Operation 232 'mul' 'mul_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 233 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln51_2 = add i32 %ret_V_11, i32 %zext_ln1495" [pool_core.cpp:51]   --->   Operation 233 'add' 'add_ln51_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 6.91>
ST_36 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i32 %ret_V_mid1"   --->   Operation 234 'zext' 'zext_ln541_2' <Predicate = (select_ln1495_4)> <Delay = 0.00>
ST_36 : Operation 235 [2/2] (6.91ns)   --->   "%mul_ln541_1 = mul i48 %zext_ln541_2, i48 %CHin_cast"   --->   Operation 235 'mul' 'mul_ln541_1' <Predicate = (select_ln1495_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 236 [2/2] (5.92ns)   --->   "%call_ln1513 = call void @Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5, i32 %sum, i32 %gmem, i16 %mul_i92, i8 %Kx_read, i16 %select_ln25_1, i16 %CHin_read, i16 %Win_read, i16 %mul_ln40, i2 %mode_read, i16 %select_ln1495_1, i64 %feature_in_read, i32 %sum_3_loc"   --->   Operation 236 'call' 'call_ln1513' <Predicate = true> <Delay = 5.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 6.91>
ST_37 : Operation 237 [1/2] (6.91ns)   --->   "%mul_ln541_1 = mul i48 %zext_ln541_2, i48 %CHin_cast"   --->   Operation 237 'mul' 'mul_ln541_1' <Predicate = (select_ln1495_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 238 [1/2] (0.00ns)   --->   "%call_ln1513 = call void @Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5, i32 %sum, i32 %gmem, i16 %mul_i92, i8 %Kx_read, i16 %select_ln25_1, i16 %CHin_read, i16 %Win_read, i16 %mul_ln40, i2 %mode_read, i16 %select_ln1495_1, i64 %feature_in_read, i32 %sum_3_loc"   --->   Operation 238 'call' 'call_ln1513' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 6.62>
ST_38 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%select_ln1495_3 = select i1 %icmp_ln1027_3, i48 0, i48 %mul_ln541"   --->   Operation 239 'select' 'select_ln1495_3' <Predicate = (!select_ln1495_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%select_ln25_2 = select i1 %select_ln1495_4, i48 %mul_ln541_1, i48 %select_ln1495_3" [pool_core.cpp:25]   --->   Operation 240 'select' 'select_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 241 [1/1] (0.00ns)   --->   "%sum_3_loc_load = load i32 %sum_3_loc"   --->   Operation 241 'load' 'sum_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 242 [16/16] (6.07ns)   --->   "%sum_1 = fdiv i32 %sum_3_loc_load, i32 %conv_i"   --->   Operation 242 'fdiv' 'sum_1' <Predicate = (cmp_i_i)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln51_1)   --->   "%zext_ln51 = zext i32 %add_ln51_2" [pool_core.cpp:51]   --->   Operation 243 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 244 [1/1] (3.10ns) (out node of the LUT)   --->   "%add_ln51_1 = add i48 %zext_ln51, i48 %select_ln25_2" [pool_core.cpp:51]   --->   Operation 244 'add' 'add_ln51_1' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 245 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i48.i2, i48 %add_ln51_1, i2 0" [pool_core.cpp:51]   --->   Operation 245 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i50 %shl_ln" [pool_core.cpp:51]   --->   Operation 246 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 247 [1/1] (3.52ns)   --->   "%add_ln51 = add i64 %zext_ln51_1, i64 %feature_out_read" [pool_core.cpp:51]   --->   Operation 247 'add' 'add_ln51' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln51, i32 2, i32 63" [pool_core.cpp:51]   --->   Operation 248 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i62 %trunc_ln" [pool_core.cpp:51]   --->   Operation 249 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 250 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln51" [pool_core.cpp:51]   --->   Operation 250 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 251 [15/16] (6.07ns)   --->   "%sum_1 = fdiv i32 %sum_3_loc_load, i32 %conv_i"   --->   Operation 251 'fdiv' 'sum_1' <Predicate = (cmp_i_i)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 252 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [pool_core.cpp:51]   --->   Operation 252 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 6.07>
ST_40 : Operation 253 [14/16] (6.07ns)   --->   "%sum_1 = fdiv i32 %sum_3_loc_load, i32 %conv_i"   --->   Operation 253 'fdiv' 'sum_1' <Predicate = (cmp_i_i)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.07>
ST_41 : Operation 254 [13/16] (6.07ns)   --->   "%sum_1 = fdiv i32 %sum_3_loc_load, i32 %conv_i"   --->   Operation 254 'fdiv' 'sum_1' <Predicate = (cmp_i_i)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.07>
ST_42 : Operation 255 [12/16] (6.07ns)   --->   "%sum_1 = fdiv i32 %sum_3_loc_load, i32 %conv_i"   --->   Operation 255 'fdiv' 'sum_1' <Predicate = (cmp_i_i)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.07>
ST_43 : Operation 256 [11/16] (6.07ns)   --->   "%sum_1 = fdiv i32 %sum_3_loc_load, i32 %conv_i"   --->   Operation 256 'fdiv' 'sum_1' <Predicate = (cmp_i_i)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.07>
ST_44 : Operation 257 [10/16] (6.07ns)   --->   "%sum_1 = fdiv i32 %sum_3_loc_load, i32 %conv_i"   --->   Operation 257 'fdiv' 'sum_1' <Predicate = (cmp_i_i)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.07>
ST_45 : Operation 258 [9/16] (6.07ns)   --->   "%sum_1 = fdiv i32 %sum_3_loc_load, i32 %conv_i"   --->   Operation 258 'fdiv' 'sum_1' <Predicate = (cmp_i_i)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.07>
ST_46 : Operation 259 [8/16] (6.07ns)   --->   "%sum_1 = fdiv i32 %sum_3_loc_load, i32 %conv_i"   --->   Operation 259 'fdiv' 'sum_1' <Predicate = (cmp_i_i)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.07>
ST_47 : Operation 260 [7/16] (6.07ns)   --->   "%sum_1 = fdiv i32 %sum_3_loc_load, i32 %conv_i"   --->   Operation 260 'fdiv' 'sum_1' <Predicate = (cmp_i_i)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.07>
ST_48 : Operation 261 [6/16] (6.07ns)   --->   "%sum_1 = fdiv i32 %sum_3_loc_load, i32 %conv_i"   --->   Operation 261 'fdiv' 'sum_1' <Predicate = (cmp_i_i)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.07>
ST_49 : Operation 262 [5/16] (6.07ns)   --->   "%sum_1 = fdiv i32 %sum_3_loc_load, i32 %conv_i"   --->   Operation 262 'fdiv' 'sum_1' <Predicate = (cmp_i_i)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.07>
ST_50 : Operation 263 [4/16] (6.07ns)   --->   "%sum_1 = fdiv i32 %sum_3_loc_load, i32 %conv_i"   --->   Operation 263 'fdiv' 'sum_1' <Predicate = (cmp_i_i)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.07>
ST_51 : Operation 264 [3/16] (6.07ns)   --->   "%sum_1 = fdiv i32 %sum_3_loc_load, i32 %conv_i"   --->   Operation 264 'fdiv' 'sum_1' <Predicate = (cmp_i_i)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.07>
ST_52 : Operation 265 [2/16] (6.07ns)   --->   "%sum_1 = fdiv i32 %sum_3_loc_load, i32 %conv_i"   --->   Operation 265 'fdiv' 'sum_1' <Predicate = (cmp_i_i)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.77>
ST_53 : Operation 266 [1/16] (6.07ns)   --->   "%sum_1 = fdiv i32 %sum_3_loc_load, i32 %conv_i"   --->   Operation 266 'fdiv' 'sum_1' <Predicate = (cmp_i_i)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 267 [1/1] (0.69ns)   --->   "%sum_3 = select i1 %cmp_i_i, i32 %sum_1, i32 %sum_3_loc_load" [pool_core.cpp:49]   --->   Operation 267 'select' 'sum_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %sum_3" [pool_core.cpp:51]   --->   Operation 268 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 269 [1/1] (7.30ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %bitcast_ln51, i4 15" [pool_core.cpp:51]   --->   Operation 269 'write' 'write_ln51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 270 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [pool_core.cpp:51]   --->   Operation 270 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 271 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [pool_core.cpp:51]   --->   Operation 271 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 272 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [pool_core.cpp:51]   --->   Operation 272 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 273 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [pool_core.cpp:51]   --->   Operation 273 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 274 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3_str"   --->   Operation 274 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 275 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 281462092005375, i64 0"   --->   Operation 275 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 276 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_2_VITIS_LOOP_26_3_str"   --->   Operation 276 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 277 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [pool_core.cpp:26]   --->   Operation 277 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 278 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [pool_core.cpp:51]   --->   Operation 278 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body15" [pool_core.cpp:26]   --->   Operation 279 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.65ns
The critical path consists of the following:
	s_axi read operation ('Kx_read') on port 'Kx' [19]  (1 ns)
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 2>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 3>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 4>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 5>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 6>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 7>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 8>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 9>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 10>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 11>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 12>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 13>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 14>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 15>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 16>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 17>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 18>: 3.65ns
The critical path consists of the following:
	'udiv' operation ('ret.V') [51]  (3.65 ns)

 <State 19>: 4.17ns
The critical path consists of the following:
	'mul' operation ('mul_i92') [56]  (4.17 ns)

 <State 20>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv_i') [58]  (6.41 ns)

 <State 21>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv_i') [58]  (6.41 ns)

 <State 22>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv_i') [58]  (6.41 ns)

 <State 23>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('conv_i') [58]  (6.41 ns)

 <State 24>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln6_1', pool_core.cpp:6) [68]  (6.91 ns)

 <State 25>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln6_1', pool_core.cpp:6) [68]  (6.91 ns)

 <State 26>: 2.15ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'i' [77]  (0 ns)
	'mul' operation of DSP[80] ('ret.V') [80]  (2.15 ns)

 <State 27>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[80] ('ret.V') [80]  (2.15 ns)

 <State 28>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[80] ('ret.V') [80]  (2.15 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln541') [82]  (6.91 ns)

 <State 31>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln541') [82]  (6.91 ns)

 <State 32>: 5.28ns
The critical path consists of the following:
	'select' operation ('select_ln1495') [93]  (0.805 ns)
	'add' operation ('i_4', pool_core.cpp:25) [102]  (2.08 ns)
	'select' operation ('select_ln1027') [113]  (0.805 ns)
	'store' operation ('store_ln26', pool_core.cpp:26) of variable 'select_ln1027' on local variable 'i' [141]  (1.59 ns)

 <State 33>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[97] ('mul_i_i76545') [97]  (2.15 ns)

 <State 34>: 4.98ns
The critical path consists of the following:
	'load' operation ('c_load', pool_core.cpp:24) on local variable 'c' [89]  (0 ns)
	'add' operation ('add_ln24', pool_core.cpp:24) [94]  (2.08 ns)
	'select' operation ('select_ln1495_1') [95]  (0.805 ns)
	'add' operation of DSP[122] ('add_ln51_2', pool_core.cpp:51) [122]  (2.1 ns)

 <State 35>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[122] ('add_ln51_2', pool_core.cpp:51) [122]  (2.1 ns)

 <State 36>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln541_1') [111]  (6.91 ns)

 <State 37>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln541_1') [111]  (6.91 ns)

 <State 38>: 6.62ns
The critical path consists of the following:
	'select' operation ('select_ln1495_3') [99]  (0 ns)
	'select' operation ('select_ln25_2', pool_core.cpp:25) [112]  (0 ns)
	'add' operation ('add_ln51_1', pool_core.cpp:51) [124]  (3.1 ns)
	'add' operation ('add_ln51', pool_core.cpp:51) [127]  (3.52 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_addr_req', pool_core.cpp:51) on port 'gmem' (pool_core.cpp:51) [132]  (7.3 ns)

 <State 40>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum') [118]  (6.08 ns)

 <State 41>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum') [118]  (6.08 ns)

 <State 42>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum') [118]  (6.08 ns)

 <State 43>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum') [118]  (6.08 ns)

 <State 44>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum') [118]  (6.08 ns)

 <State 45>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum') [118]  (6.08 ns)

 <State 46>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum') [118]  (6.08 ns)

 <State 47>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum') [118]  (6.08 ns)

 <State 48>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum') [118]  (6.08 ns)

 <State 49>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum') [118]  (6.08 ns)

 <State 50>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum') [118]  (6.08 ns)

 <State 51>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum') [118]  (6.08 ns)

 <State 52>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('sum') [118]  (6.08 ns)

 <State 53>: 6.77ns
The critical path consists of the following:
	'fdiv' operation ('sum') [118]  (6.08 ns)
	'select' operation ('sum', pool_core.cpp:49) [119]  (0.698 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln51', pool_core.cpp:51) on port 'gmem' (pool_core.cpp:51) [133]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', pool_core.cpp:51) on port 'gmem' (pool_core.cpp:51) [134]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', pool_core.cpp:51) on port 'gmem' (pool_core.cpp:51) [134]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', pool_core.cpp:51) on port 'gmem' (pool_core.cpp:51) [134]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', pool_core.cpp:51) on port 'gmem' (pool_core.cpp:51) [134]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_addr_resp', pool_core.cpp:51) on port 'gmem' (pool_core.cpp:51) [134]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
