// Seed: 2742898063
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    input  logic id_2
);
  tri0 id_4 = 1'd0;
  reg  id_5;
  function id_6;
    output id_7;
    input id_8;
    if (1) begin
      fork
        if (1 & 1 << id_7) if (id_0) id_1 <= id_2;
      join
    end else begin
      id_5 <= 1;
    end
  endfunction
  module_0(
      id_8, id_6
  );
  wire id_9;
  wire id_10;
endmodule
