# Generated by Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 11690
attribute \keep 1
attribute \hdlname "\\cva6_lsu_formal"
attribute \top 1
attribute \src "cva6_lsu_formal.v:9.1-219.10"
module \cva6_lsu_formal
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$35
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$36
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:160$4_CHECK[0:0]$37
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:161$5_CHECK[0:0]$39
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:162$6_CHECK[0:0]$41
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:163$7_CHECK[0:0]$43
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:165$8_CHECK[0:0]$45
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:172$9_CHECK[0:0]$47
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:172$9_EN[0:0]$48
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:174$10_CHECK[0:0]$49
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $0$formal$cva6_lsu_formal.v:209$11_CHECK[0:0]$51
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  wire width 3 $0\counter[2:0]
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:177$1_DATA[31:0]$82
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:194$2_DATA[31:0]$90
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $3\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $3\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $3\tb_io_instr_valid_i_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $3\tb_io_instr_valid_i_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $4\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  wire $4\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:187.24-187.32"
  wire width 32 $add$cva6_lsu_formal.v:187$89_Y
  attribute \src "cva6_lsu_formal.v:204.24-204.32"
  wire width 32 $add$cva6_lsu_formal.v:204$97_Y
  wire $auto$opt_dff.cc:242:make_patterns_logic$11063
  wire $auto$opt_dff.cc:242:make_patterns_logic$11067
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10732
  wire $auto$rtlil.cc:2817:Anyseq$10734
  wire $auto$rtlil.cc:2817:Anyseq$10736
  wire $auto$rtlil.cc:2817:Anyseq$10738
  wire $auto$rtlil.cc:2817:Anyseq$10740
  wire $auto$rtlil.cc:2817:Anyseq$10742
  wire $auto$rtlil.cc:2817:Anyseq$10744
  wire $auto$rtlil.cc:2817:Anyseq$10746
  wire $auto$rtlil.cc:2817:Anyseq$10748
  wire $auto$rtlil.cc:2817:Anyseq$10750
  wire $auto$rtlil.cc:2817:Anyseq$10752
  wire $auto$rtlil.cc:2817:Anyseq$10754
  wire $auto$rtlil.cc:2817:Anyseq$10756
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10758
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10760
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10762
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10764
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10766
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  wire $eq$cva6_lsu_formal.v:160$59_Y
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  wire $eq$cva6_lsu_formal.v:160$60_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  wire $eq$cva6_lsu_formal.v:161$62_Y
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  wire $eq$cva6_lsu_formal.v:161$63_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  wire $eq$cva6_lsu_formal.v:162$65_Y
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  wire $eq$cva6_lsu_formal.v:162$66_Y
  attribute \src "cva6_lsu_formal.v:163.20-163.45"
  wire $eq$cva6_lsu_formal.v:163$68_Y
  attribute \src "cva6_lsu_formal.v:163.49-163.72"
  wire $eq$cva6_lsu_formal.v:163$69_Y
  attribute \src "cva6_lsu_formal.v:170.20-170.58"
  wire $eq$cva6_lsu_formal.v:170$72_Y
  attribute \src "cva6_lsu_formal.v:174.21-174.71"
  wire $eq$cva6_lsu_formal.v:174$80_Y
  attribute \src "cva6_lsu_formal.v:175.21-175.73"
  wire $eq$cva6_lsu_formal.v:175$81_Y
  attribute \src "cva6_lsu_formal.v:180.21-180.55"
  wire $eq$cva6_lsu_formal.v:180$86_Y
  attribute \src "cva6_lsu_formal.v:180.59-180.93"
  wire $eq$cva6_lsu_formal.v:180$87_Y
  attribute \src "cva6_lsu_formal.v:197.21-197.55"
  wire $eq$cva6_lsu_formal.v:197$94_Y
  attribute \src "cva6_lsu_formal.v:197.59-197.93"
  wire $eq$cva6_lsu_formal.v:197$95_Y
  attribute \src "cva6_lsu_formal.v:211.21-211.67"
  wire $eq$cva6_lsu_formal.v:211$98_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  wire $eq$cva6_lsu_formal.v:30$15_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  wire $eq$cva6_lsu_formal.v:33$17_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  wire $eq$cva6_lsu_formal.v:36$19_Y
  attribute \init 1'0
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:172$9_EN
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:209$11_CHECK
  attribute \src "cva6_lsu_formal.v:172.31-172.42"
  wire $gt$cva6_lsu_formal.v:172$74_Y
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  wire $le$cva6_lsu_formal.v:148$53_Y
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  wire $logic_and$cva6_lsu_formal.v:148$54_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  wire $logic_and$cva6_lsu_formal.v:160$61_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  wire $logic_and$cva6_lsu_formal.v:161$64_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  wire $logic_and$cva6_lsu_formal.v:162$67_Y
  attribute \src "cva6_lsu_formal.v:163.20-163.72"
  wire $logic_and$cva6_lsu_formal.v:163$70_Y
  attribute \src "cva6_lsu_formal.v:179.17-179.55"
  wire $logic_and$cva6_lsu_formal.v:179$83_Y
  attribute \src "cva6_lsu_formal.v:179.17-179.67"
  wire $logic_and$cva6_lsu_formal.v:179$85_Y
  attribute \src "cva6_lsu_formal.v:196.17-196.55"
  wire $logic_and$cva6_lsu_formal.v:196$91_Y
  attribute \src "cva6_lsu_formal.v:196.17-196.67"
  wire $logic_and$cva6_lsu_formal.v:196$93_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  wire $logic_and$cva6_lsu_formal.v:30$16_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  wire $logic_and$cva6_lsu_formal.v:33$18_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  wire $logic_and$cva6_lsu_formal.v:36$20_Y
  attribute \src "cva6_lsu_formal.v:172.22-172.27"
  wire $logic_not$cva6_lsu_formal.v:172$73_Y
  attribute \src "cva6_lsu_formal.v:172.22-172.42"
  wire $logic_or$cva6_lsu_formal.v:172$75_Y
  attribute \src "cva6_lsu_formal.v:180.21-180.93"
  wire $logic_or$cva6_lsu_formal.v:180$88_Y
  attribute \src "cva6_lsu_formal.v:197.21-197.93"
  wire $logic_or$cva6_lsu_formal.v:197$96_Y
  attribute \src "cva6_lsu_formal.v:179.59-179.67"
  wire $lt$cva6_lsu_formal.v:179$84_Y
  attribute \src "cva6_lsu_formal.v:196.59-196.67"
  wire $lt$cva6_lsu_formal.v:196$92_Y
  attribute \src "cva6_lsu_formal.v:165.20-165.49"
  wire $ne$cva6_lsu_formal.v:165$71_Y
  wire $procmux$10148_Y
  wire $procmux$10154_Y
  wire $procmux$10166_Y
  wire $procmux$10178_Y
  wire width 32 $procmux$9943_Y
  wire $procmux$9944_CMP
  wire $procmux$9945_CMP
  wire $procmux$9946_CMP
  wire $procmux$9947_CMP
  wire width 32 $procmux$9948_Y
  wire width 32 $procmux$9993_Y
  wire $procmux$9994_CMP
  wire $procmux$9995_CMP
  wire $procmux$9996_CMP
  wire $procmux$9997_CMP
  wire width 32 $procmux$9998_Y
  attribute \src "cva6_lsu_formal.v:10.11-10.14"
  wire input 1 \clk
  attribute \init 3'000
  attribute \src "cva6_lsu_formal.v:16.15-16.22"
  wire width 3 \counter
  attribute \src "cva6_lsu_formal.v:79.17-79.32"
  wire width 32 \de_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:47.17-47.32"
  wire width 32 \de_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:91.10-91.31"
  wire \de_io_instr_ready_o_1
  attribute \src "cva6_lsu_formal.v:59.10-59.31"
  wire \de_io_instr_ready_o_2
  attribute \src "cva6_lsu_formal.v:82.10-82.31"
  wire \de_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:50.10-50.31"
  wire \de_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:88.10-88.33"
  wire \de_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:56.10-56.33"
  wire \de_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:94.22-94.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_1
  attribute \src "cva6_lsu_formal.v:62.22-62.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_2
  attribute \src "cva6_lsu_formal.v:93.22-93.39"
  wire width 1024 \de_io_regfile_o_1
  attribute \src "cva6_lsu_formal.v:61.22-61.39"
  wire width 1024 \de_io_regfile_o_2
  attribute \src "cva6_lsu_formal.v:85.10-85.34"
  wire \de_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:53.10-53.34"
  wire \de_io_store_mem_resp_i_2
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:18.9-18.13"
  wire \init
  attribute \src "cva6_lsu_formal.v:127.31-127.37"
  wire width 32 \instr0
  attribute \src "cva6_lsu_formal.v:128.31-128.37"
  wire width 32 \instr1
  attribute \src "cva6_lsu_formal.v:129.31-129.37"
  wire width 32 \instr2
  attribute \src "cva6_lsu_formal.v:130.31-130.37"
  wire width 32 \instr3
  attribute \src "cva6_lsu_formal.v:141.9-141.22"
  wire \local_ready_1
  attribute \src "cva6_lsu_formal.v:142.9-142.22"
  wire \local_ready_2
  attribute \src "cva6_lsu_formal.v:138.16-138.20"
  wire width 32 \pc_1
  attribute \src "cva6_lsu_formal.v:139.16-139.20"
  wire width 32 \pc_2
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[0]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[1]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[2]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[3]
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:15.9-15.14"
  wire \reset
  attribute \src "cva6_lsu_formal.v:80.16-80.31"
  wire width 32 \tb_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:48.16-48.31"
  wire width 32 \tb_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:83.9-83.30"
  wire \tb_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:51.9-51.30"
  wire \tb_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:89.22-89.45"
  wire \tb_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:57.22-57.45"
  wire \tb_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:86.22-86.46"
  wire \tb_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:54.22-54.46"
  wire \tb_io_store_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:187.24-187.32"
  cell $add $add$cva6_lsu_formal.v:187$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_1
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:187$89_Y
  end
  attribute \src "cva6_lsu_formal.v:204.24-204.32"
  cell $add $add$cva6_lsu_formal.v:204$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_2
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:204$97_Y
  end
  attribute \src "cva6_lsu_formal.v:28.20-28.34"
  cell $add $add$cva6_lsu_formal.v:28$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \counter
    connect \B 1'1
    connect \Y $0\counter[2:0]
  end
  attribute \reg "instr0"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$26
    parameter \WIDTH 32
    connect \Y { \prog[0] [31:15] \instr0 [14:0] }
  end
  attribute \reg "instr1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$27
    parameter \WIDTH 32
    connect \Y { \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] }
  end
  attribute \reg "instr2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$28
    parameter \WIDTH 32
    connect \Y { \prog[2] [31:15] \instr2 [14:12] \prog[2] [11:7] \instr2 [6:0] }
  end
  attribute \reg "instr3"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$29
    parameter \WIDTH 32
    connect \Y { \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
  end
  attribute \reg "tb_io_store_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$21
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_2
  end
  attribute \reg "tb_io_load_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$22
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_2
  end
  attribute \reg "tb_io_store_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$23
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_1
  end
  attribute \reg "tb_io_load_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$24
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_1
  end
  attribute \src "cva6_lsu_formal.v:209.16-211.68"
  cell $assert $assert$cva6_lsu_formal.v:209$108
    connect \A $formal$cva6_lsu_formal.v:209$11_CHECK
    connect \EN $formal$cva6_lsu_formal.v:172$9_EN
  end
  attribute \src "cva6_lsu_formal.v:156.32-160.73"
  cell $assume $assume$cva6_lsu_formal.v:156$100
    connect \A $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$35
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$36
  end
  attribute \src "cva6_lsu_formal.v:160.74-161.73"
  cell $assume $assume$cva6_lsu_formal.v:160$101
    connect \A $0$formal$cva6_lsu_formal.v:160$4_CHECK[0:0]$37
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$36
  end
  attribute \src "cva6_lsu_formal.v:161.74-162.73"
  cell $assume $assume$cva6_lsu_formal.v:161$102
    connect \A $0$formal$cva6_lsu_formal.v:161$5_CHECK[0:0]$39
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$36
  end
  attribute \src "cva6_lsu_formal.v:162.74-163.73"
  cell $assume $assume$cva6_lsu_formal.v:162$103
    connect \A $0$formal$cva6_lsu_formal.v:162$6_CHECK[0:0]$41
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$36
  end
  attribute \src "cva6_lsu_formal.v:163.74-165.50"
  cell $assume $assume$cva6_lsu_formal.v:163$104
    connect \A $0$formal$cva6_lsu_formal.v:163$7_CHECK[0:0]$43
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$36
  end
  attribute \src "cva6_lsu_formal.v:165.51-170.59"
  cell $assume $assume$cva6_lsu_formal.v:165$105
    connect \A $0$formal$cva6_lsu_formal.v:165$8_CHECK[0:0]$45
    connect \EN $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$36
  end
  attribute \src "cva6_lsu_formal.v:172.49-174.72"
  cell $assume $assume$cva6_lsu_formal.v:172$106
    connect \A $0$formal$cva6_lsu_formal.v:172$9_CHECK[0:0]$47
    connect \EN $0$formal$cva6_lsu_formal.v:172$9_EN[0:0]$48
  end
  attribute \src "cva6_lsu_formal.v:174.73-175.74"
  cell $assume $assume$cva6_lsu_formal.v:174$107
    connect \A $0$formal$cva6_lsu_formal.v:174$10_CHECK[0:0]$49
    connect \EN $0$formal$cva6_lsu_formal.v:172$9_EN[0:0]$48
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11064
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:196$93_Y $logic_or$cva6_lsu_formal.v:172$75_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11063
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11068
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:179$85_Y $logic_or$cva6_lsu_formal.v:172$75_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11067
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11056
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:33$18_Y
    connect \Q \reset
    connect \SRST $logic_and$cva6_lsu_formal.v:36$20_Y
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dffe $auto$opt_dff.cc:764:run$11057
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:30$16_Y
    connect \Q \init
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11059
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:172$75_Y
    connect \Q \local_ready_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11061
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:172$75_Y
    connect \Q \local_ready_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11065
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:204$97_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11063
    connect \Q \pc_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11069
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:187$89_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11067
    connect \Q \pc_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11071
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:172$75_Y
    connect \Q \tb_io_instr_valid_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11073
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:177$1_DATA[31:0]$82
    connect \EN $logic_or$cva6_lsu_formal.v:172$75_Y
    connect \Q \tb_io_instr_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11075
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:172$75_Y
    connect \Q \tb_io_instr_valid_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11077
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:194$2_DATA[31:0]$90
    connect \EN $logic_or$cva6_lsu_formal.v:172$75_Y
    connect \Q \tb_io_instr_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  cell $anyseq $auto$setundef.cc:501:execute$10731
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10732
  end
  cell $anyseq $auto$setundef.cc:501:execute$10733
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10734
  end
  cell $anyseq $auto$setundef.cc:501:execute$10735
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10736
  end
  cell $anyseq $auto$setundef.cc:501:execute$10737
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10738
  end
  cell $anyseq $auto$setundef.cc:501:execute$10739
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10740
  end
  cell $anyseq $auto$setundef.cc:501:execute$10741
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10742
  end
  cell $anyseq $auto$setundef.cc:501:execute$10743
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10744
  end
  cell $anyseq $auto$setundef.cc:501:execute$10745
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10746
  end
  cell $anyseq $auto$setundef.cc:501:execute$10747
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10748
  end
  cell $anyseq $auto$setundef.cc:501:execute$10749
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10750
  end
  cell $anyseq $auto$setundef.cc:501:execute$10751
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10752
  end
  cell $anyseq $auto$setundef.cc:501:execute$10753
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10754
  end
  cell $anyseq $auto$setundef.cc:501:execute$10755
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10756
  end
  cell $anyseq $auto$setundef.cc:501:execute$10757
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10758
  end
  cell $anyseq $auto$setundef.cc:501:execute$10759
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10760
  end
  cell $anyseq $auto$setundef.cc:501:execute$10761
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10762
  end
  cell $anyseq $auto$setundef.cc:501:execute$10763
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10764
  end
  cell $anyseq $auto$setundef.cc:501:execute$10765
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10766
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  cell $eq $eq$cva6_lsu_formal.v:160$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr0 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:160$59_Y
  end
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  cell $eq $eq$cva6_lsu_formal.v:160$60
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr0 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:160$60_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  cell $eq $eq$cva6_lsu_formal.v:161$62
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr1 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:161$62_Y
  end
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  cell $eq $eq$cva6_lsu_formal.v:161$63
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr1 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:161$63_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  cell $eq $eq$cva6_lsu_formal.v:162$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:162$65_Y
  end
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  cell $eq $eq$cva6_lsu_formal.v:162$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:162$66_Y
  end
  attribute \src "cva6_lsu_formal.v:163.20-163.45"
  cell $eq $eq$cva6_lsu_formal.v:163$68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr3 [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_lsu_formal.v:163$68_Y
  end
  attribute \src "cva6_lsu_formal.v:163.49-163.72"
  cell $logic_not $eq$cva6_lsu_formal.v:163$69
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr3 [14:12]
    connect \Y $eq$cva6_lsu_formal.v:163$69_Y
  end
  attribute \src "cva6_lsu_formal.v:170.20-170.58"
  cell $eq $eq$cva6_lsu_formal.v:170$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1024
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1024
    parameter \Y_WIDTH 1
    connect \A \de_io_regfile_o_1
    connect \B \de_io_regfile_o_2
    connect \Y $eq$cva6_lsu_formal.v:170$72_Y
  end
  attribute \src "cva6_lsu_formal.v:174.21-174.71"
  cell $eq $eq$cva6_lsu_formal.v:174$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_mem_resp_i_1
    connect \B \de_io_load_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:174$80_Y
  end
  attribute \src "cva6_lsu_formal.v:175.21-175.73"
  cell $eq $eq$cva6_lsu_formal.v:175$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_store_mem_resp_i_1
    connect \B \de_io_store_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:175$81_Y
  end
  attribute \src "cva6_lsu_formal.v:180.21-180.55"
  cell $eq $eq$cva6_lsu_formal.v:180$86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:177$1_DATA[31:0]$82 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:180$86_Y
  end
  attribute \src "cva6_lsu_formal.v:180.59-180.93"
  cell $eq $eq$cva6_lsu_formal.v:180$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:177$1_DATA[31:0]$82 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:180$87_Y
  end
  attribute \src "cva6_lsu_formal.v:197.21-197.55"
  cell $eq $eq$cva6_lsu_formal.v:197$94
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:194$2_DATA[31:0]$90 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:197$94_Y
  end
  attribute \src "cva6_lsu_formal.v:197.59-197.93"
  cell $eq $eq$cva6_lsu_formal.v:197$95
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:194$2_DATA[31:0]$90 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:197$95_Y
  end
  attribute \src "cva6_lsu_formal.v:211.21-211.67"
  cell $eq $eq$cva6_lsu_formal.v:211$98
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \de_io_instr_ready_o_2
    connect \Y $eq$cva6_lsu_formal.v:211$98_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  cell $eq $eq$cva6_lsu_formal.v:30$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 3'111
    connect \Y $eq$cva6_lsu_formal.v:30$15_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  cell $logic_not $eq$cva6_lsu_formal.v:33$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \Y $eq$cva6_lsu_formal.v:33$17_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  cell $eq $eq$cva6_lsu_formal.v:36$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:36$19_Y
  end
  attribute \src "cva6_lsu_formal.v:172.31-172.42"
  cell $gt $gt$cva6_lsu_formal.v:172$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $gt$cva6_lsu_formal.v:172$74_Y
  end
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  cell $le $le$cva6_lsu_formal.v:148$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $le$cva6_lsu_formal.v:148$53_Y
  end
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  cell $logic_and $logic_and$cva6_lsu_formal.v:148$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \B $le$cva6_lsu_formal.v:148$53_Y
    connect \Y $logic_and$cva6_lsu_formal.v:148$54_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:160$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:160$59_Y
    connect \B $eq$cva6_lsu_formal.v:160$60_Y
    connect \Y $logic_and$cva6_lsu_formal.v:160$61_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:161$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:161$62_Y
    connect \B $eq$cva6_lsu_formal.v:161$63_Y
    connect \Y $logic_and$cva6_lsu_formal.v:161$64_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:162$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:162$65_Y
    connect \B $eq$cva6_lsu_formal.v:162$66_Y
    connect \Y $logic_and$cva6_lsu_formal.v:162$67_Y
  end
  attribute \src "cva6_lsu_formal.v:163.20-163.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:163$70
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:163$68_Y
    connect \B $eq$cva6_lsu_formal.v:163$69_Y
    connect \Y $logic_and$cva6_lsu_formal.v:163$70_Y
  end
  attribute \src "cva6_lsu_formal.v:179.17-179.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:179$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \local_ready_1
    connect \Y $logic_and$cva6_lsu_formal.v:179$83_Y
  end
  attribute \src "cva6_lsu_formal.v:179.17-179.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:179$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:179$83_Y
    connect \B $lt$cva6_lsu_formal.v:179$84_Y
    connect \Y $logic_and$cva6_lsu_formal.v:179$85_Y
  end
  attribute \src "cva6_lsu_formal.v:196.17-196.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:196$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_2
    connect \B \local_ready_2
    connect \Y $logic_and$cva6_lsu_formal.v:196$91_Y
  end
  attribute \src "cva6_lsu_formal.v:196.17-196.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:196$93
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:196$91_Y
    connect \B $lt$cva6_lsu_formal.v:196$92_Y
    connect \Y $logic_and$cva6_lsu_formal.v:196$93_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:30$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:30$15_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:30$16_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:33$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:33$17_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:33$18_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:36$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:36$19_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:36$20_Y
  end
  attribute \src "cva6_lsu_formal.v:172.22-172.27"
  cell $logic_not $logic_not$cva6_lsu_formal.v:172$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \Y $logic_not$cva6_lsu_formal.v:172$73_Y
  end
  attribute \src "cva6_lsu_formal.v:172.22-172.42"
  cell $logic_or $logic_or$cva6_lsu_formal.v:172$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_lsu_formal.v:172$73_Y
    connect \B $gt$cva6_lsu_formal.v:172$74_Y
    connect \Y $logic_or$cva6_lsu_formal.v:172$75_Y
  end
  attribute \src "cva6_lsu_formal.v:180.21-180.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:180$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:180$86_Y
    connect \B $eq$cva6_lsu_formal.v:180$87_Y
    connect \Y $logic_or$cva6_lsu_formal.v:180$88_Y
  end
  attribute \src "cva6_lsu_formal.v:197.21-197.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:197$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:197$94_Y
    connect \B $eq$cva6_lsu_formal.v:197$95_Y
    connect \Y $logic_or$cva6_lsu_formal.v:197$96_Y
  end
  attribute \src "cva6_lsu_formal.v:179.59-179.67"
  cell $lt $lt$cva6_lsu_formal.v:179$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_1
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:179$84_Y
  end
  attribute \src "cva6_lsu_formal.v:196.59-196.67"
  cell $lt $lt$cva6_lsu_formal.v:196$92
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_2
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:196$92_Y
  end
  attribute \src "cva6_lsu_formal.v:165.20-165.49"
  cell $ne $ne$cva6_lsu_formal.v:165$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr0 [11:7]
    connect \B \instr1 [19:15]
    connect \Y $ne$cva6_lsu_formal.v:165$71_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $dff $procdff$10466
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:172$9_EN[0:0]$48
    connect \Q $formal$cva6_lsu_formal.v:172$9_EN
  end
  attribute \src "cva6_lsu_formal.v:145.5-217.8"
  cell $dff $procdff$10469
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:209$11_CHECK[0:0]$51
    connect \Q $formal$cva6_lsu_formal.v:209$11_CHECK
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dff $procdff$10473
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $0\counter[2:0]
    connect \Q \counter
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$10001
    parameter \WIDTH 32
    connect \A $procmux$9998_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10732
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:177$1_DATA[31:0]$82
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$10112
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$3_EN[0:0]$36
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$10115
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10734
    connect \B $logic_and$cva6_lsu_formal.v:160$61_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$3_CHECK[0:0]$35
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$10121
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10736
    connect \B $logic_and$cva6_lsu_formal.v:161$64_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:160$4_CHECK[0:0]$37
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$10127
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10738
    connect \B $logic_and$cva6_lsu_formal.v:162$67_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:161$5_CHECK[0:0]$39
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$10133
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10740
    connect \B $logic_and$cva6_lsu_formal.v:163$70_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:162$6_CHECK[0:0]$41
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$10139
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10742
    connect \B $ne$cva6_lsu_formal.v:165$71_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:163$7_CHECK[0:0]$43
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$10145
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10744
    connect \B $eq$cva6_lsu_formal.v:170$72_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:165$8_CHECK[0:0]$45
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:172.22-172.42|cva6_lsu_formal.v:172.18-215.12"
  cell $mux $procmux$10148
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$cva6_lsu_formal.v:172$75_Y
    connect \Y $procmux$10148_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$10151
    parameter \WIDTH 1
    connect \A $procmux$10148_Y
    connect \B 1'0
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:172$9_EN[0:0]$48
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:172.22-172.42|cva6_lsu_formal.v:172.18-215.12"
  cell $mux $procmux$10154
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10746
    connect \B $eq$cva6_lsu_formal.v:174$80_Y
    connect \S $logic_or$cva6_lsu_formal.v:172$75_Y
    connect \Y $procmux$10154_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$10157
    parameter \WIDTH 1
    connect \A $procmux$10154_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10748
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:172$9_CHECK[0:0]$47
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:172.22-172.42|cva6_lsu_formal.v:172.18-215.12"
  cell $mux $procmux$10166
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10750
    connect \B $eq$cva6_lsu_formal.v:175$81_Y
    connect \S $logic_or$cva6_lsu_formal.v:172$75_Y
    connect \Y $procmux$10166_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$10169
    parameter \WIDTH 1
    connect \A $procmux$10166_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10752
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:174$10_CHECK[0:0]$49
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:172.22-172.42|cva6_lsu_formal.v:172.18-215.12"
  cell $mux $procmux$10178
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10754
    connect \B $eq$cva6_lsu_formal.v:211$98_Y
    connect \S $logic_or$cva6_lsu_formal.v:172$75_Y
    connect \Y $procmux$10178_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$10181
    parameter \WIDTH 1
    connect \A $procmux$10178_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10756
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $0$formal$cva6_lsu_formal.v:209$11_CHECK[0:0]$51
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:197.21-197.93|cva6_lsu_formal.v:197.17-201.20"
  cell $mux $procmux$9906
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:197$96_Y
    connect \Y $4\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:196.17-196.67|cva6_lsu_formal.v:196.13-209.16"
  cell $mux $procmux$9917
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:196$93_Y
    connect \Y $3\tb_io_instr_valid_i_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:196.17-196.67|cva6_lsu_formal.v:196.13-209.16"
  cell $mux $procmux$9935
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_2[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:196$93_Y
    connect \Y $3\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$9943
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10758
    connect \B { \prog[0] [31:15] \instr0 [14:0] \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:15] \instr2 [14:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$9947_CMP $procmux$9946_CMP $procmux$9945_CMP $procmux$9944_CMP }
    connect \Y $procmux$9943_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9944_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'11
    connect \Y $procmux$9944_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9945_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'10
    connect \Y $procmux$9945_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9946_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 1'1
    connect \Y $procmux$9946_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$9947_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \Y $procmux$9947_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:172.22-172.42|cva6_lsu_formal.v:172.18-215.12"
  cell $mux $procmux$9948
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10760
    connect \B $procmux$9943_Y
    connect \S $logic_or$cva6_lsu_formal.v:172$75_Y
    connect \Y $procmux$9948_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-215.12"
  cell $mux $procmux$9951
    parameter \WIDTH 32
    connect \A $procmux$9948_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10762
    connect \S $logic_and$cva6_lsu_formal.v:148$54_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:194$2_DATA[31:0]$90
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:180.21-180.93|cva6_lsu_formal.v:180.17-184.20"
  cell $mux $procmux$9956
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:180$88_Y
    connect \Y $4\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:179.17-179.67|cva6_lsu_formal.v:179.13-192.16"
  cell $mux $procmux$9967
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:179$85_Y
    connect \Y $3\tb_io_instr_valid_i_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:179.17-179.67|cva6_lsu_formal.v:179.13-192.16"
  cell $mux $procmux$9985
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_1[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:179$85_Y
    connect \Y $3\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$9993
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10764
    connect \B { \prog[0] [31:15] \instr0 [14:0] \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:15] \instr2 [14:12] \prog[2] [11:7] \instr2 [6:0] \prog[3] [31:15] \instr3 [14:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$9997_CMP $procmux$9996_CMP $procmux$9995_CMP $procmux$9994_CMP }
    connect \Y $procmux$9993_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9994_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'11
    connect \Y $procmux$9994_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9995_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'10
    connect \Y $procmux$9995_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$9996_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 1'1
    connect \Y $procmux$9996_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$9997_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \Y $procmux$9997_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:172.22-172.42|cva6_lsu_formal.v:172.18-215.12"
  cell $mux $procmux$9998
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10766
    connect \B $procmux$9993_Y
    connect \S $logic_or$cva6_lsu_formal.v:172$75_Y
    connect \Y $procmux$9998_Y
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:96.25-108.6"
  cell \cva6_processor_shim \shim_i_1
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_1
    connect \instr_ready_o \de_io_instr_ready_o_1
    connect \instr_valid_i \tb_io_instr_valid_i_1
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_1
    connect \regfile_o \de_io_regfile_o_1
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:64.25-76.6"
  cell \cva6_processor_shim \shim_i_2
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_2
    connect \instr_ready_o \de_io_instr_ready_o_2
    connect \instr_valid_i \tb_io_instr_valid_i_2
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_2
    connect \regfile_o \de_io_regfile_o_2
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  connect \de_io_instr_i_1 \tb_io_instr_i_1
  connect \de_io_instr_i_2 \tb_io_instr_i_2
  connect \de_io_instr_valid_i_1 \tb_io_instr_valid_i_1
  connect \de_io_instr_valid_i_2 \tb_io_instr_valid_i_2
  connect \instr0 [31:15] \prog[0] [31:15]
  connect { \instr1 [31:20] \instr1 [11:7] } { \prog[1] [31:20] \prog[1] [11:7] }
  connect { \instr2 [31:15] \instr2 [11:7] } { \prog[2] [31:15] \prog[2] [11:7] }
  connect { \instr3 [31:15] \instr3 [11:7] } { \prog[3] [31:15] \prog[3] [11:7] }
  connect \prog[0] [14:0] \instr0 [14:0]
  connect { \prog[1] [19:12] \prog[1] [6:0] } { \instr1 [19:12] \instr1 [6:0] }
  connect { \prog[2] [14:12] \prog[2] [6:0] } { \instr2 [14:12] \instr2 [6:0] }
  connect { \prog[3] [14:12] \prog[3] [6:0] } { \instr3 [14:12] \instr3 [6:0] }
  connect \tb_io_load_mem_resp_i_1 \de_io_load_mem_resp_i_1
  connect \tb_io_load_mem_resp_i_2 \de_io_load_mem_resp_i_2
  connect \tb_io_store_mem_resp_i_1 \de_io_store_mem_resp_i_1
  connect \tb_io_store_mem_resp_i_2 \de_io_store_mem_resp_i_2
end
attribute \hdlname "\\cva6_lsu_model"
attribute \src "cva6_lsu_model.v:12.1-228.10"
module \cva6_lsu_model
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\instr_i_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\load_instr_i_queue[31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\load_instr_i_queue_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\load_instr_queue_state[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_commit_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_serve_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\queue_store_ptr[1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire $0\ready_flag[0:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[0][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[1][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[2][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 32 $0\store_instr_i_queue[3][31:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[0][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[1][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[2][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $0\store_instr_i_queue_pc[3][7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[0][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[1][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[2][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $0\store_instr_queue_state[3][1:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $2\instr_i_pc[7:0]
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$389_DATA[1:0]$488
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$399_DATA[1:0]$564
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 2 $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$401_DATA[1:0]$573
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $3\instr_i_pc[7:0]
  attribute \unused_bits "0 1 2"
  wire width 12 $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$393_DATA[31:0]$524
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$395_DATA[7:0]$526
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  attribute \unused_bits "1"
  wire width 2 $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$394_DATA[1:0]$525
  attribute \unused_bits "0 1 2"
  wire width 12 $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$396_DATA[31:0]$551
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$398_DATA[7:0]$553
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  attribute \unused_bits "1"
  wire width 2 $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$397_DATA[1:0]$552
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  wire width 8 $5\instr_i_pc[7:0]
  wire width 2 $add$cva6_lsu_model.v:148$496_Y
  attribute \src "cva6_lsu_model.v:149.34-149.48"
  attribute \unused_bits "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:149$497_Y
  attribute \src "cva6_lsu_model.v:169.34-169.48"
  attribute \unused_bits "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:169$532_Y
  attribute \src "cva6_lsu_model.v:197.40-197.59"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:197$568_Y
  attribute \src "cva6_lsu_model.v:206.41-206.61"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$cva6_lsu_model.v:206$577_Y
  wire width 8 $auto$async2sync.cc:140:execute$10675
  wire width 2 $auto$async2sync.cc:140:execute$10677
  wire width 2 $auto$async2sync.cc:140:execute$10679
  wire width 2 $auto$async2sync.cc:140:execute$10681
  wire width 32 $auto$async2sync.cc:140:execute$10683
  wire width 8 $auto$async2sync.cc:140:execute$10685
  wire width 2 $auto$async2sync.cc:140:execute$10687
  wire $auto$async2sync.cc:140:execute$10689
  wire width 32 $auto$async2sync.cc:140:execute$10691
  wire width 32 $auto$async2sync.cc:140:execute$10693
  wire $auto$async2sync.cc:140:execute$10695
  wire $auto$async2sync.cc:140:execute$10697
  wire $auto$async2sync.cc:140:execute$10699
  wire $auto$async2sync.cc:140:execute$10701
  wire $auto$async2sync.cc:140:execute$10703
  wire $auto$async2sync.cc:140:execute$10705
  wire width 32 $auto$async2sync.cc:140:execute$10707
  wire width 32 $auto$async2sync.cc:140:execute$10709
  wire width 32 $auto$async2sync.cc:140:execute$10711
  wire width 32 $auto$async2sync.cc:140:execute$10713
  wire width 8 $auto$async2sync.cc:140:execute$10715
  wire width 8 $auto$async2sync.cc:140:execute$10717
  wire width 8 $auto$async2sync.cc:140:execute$10719
  wire width 8 $auto$async2sync.cc:140:execute$10721
  wire width 2 $auto$async2sync.cc:140:execute$10723
  wire width 2 $auto$async2sync.cc:140:execute$10725
  wire width 2 $auto$async2sync.cc:140:execute$10727
  wire width 2 $auto$async2sync.cc:140:execute$10729
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10768
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10770
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10772
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10774
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10776
  wire width 2 $auto$rtlil.cc:2817:Anyseq$10778
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10780
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10782
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10784
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10786
  wire $auto$rtlil.cc:2817:Anyseq$10788
  wire $auto$rtlil.cc:2817:Anyseq$10790
  wire $auto$rtlil.cc:2817:Anyseq$10792
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10794
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10796
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10798
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10800
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10802
  wire width 8 $auto$rtlil.cc:2817:Anyseq$10804
  wire $auto$rtlil.cc:2817:Anyseq$10806
  wire $auto$rtlil.cc:2817:Anyseq$10808
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10810
  wire width 12 $auto$rtlil.cc:2817:Anyseq$10812
  attribute \src "cva6_lsu_model.v:161.28-161.76"
  wire $eq$cva6_lsu_model.v:161$530_Y
  attribute \src "cva6_lsu_model.v:172.21-172.48"
  wire $eq$cva6_lsu_model.v:172$541_Y
  attribute \src "cva6_lsu_model.v:179.26-179.53"
  wire $eq$cva6_lsu_model.v:179$542_Y
  attribute \src "cva6_lsu_model.v:185.20-185.68"
  wire $eq$cva6_lsu_model.v:185$557_Y
  attribute \src "cva6_lsu_model.v:186.21-186.48"
  wire $eq$cva6_lsu_model.v:186$559_Y
  attribute \src "cva6_lsu_model.v:160.29-160.82"
  wire $ge$cva6_lsu_model.v:160$528_Y
  attribute \src "cva6_lsu_model.v:184.21-184.85"
  wire $ge$cva6_lsu_model.v:184$555_Y
  attribute \src "cva6_lsu_model.v:141.17-141.60"
  wire $logic_and$cva6_lsu_model.v:141$479_Y
  attribute \src "cva6_lsu_model.v:153.17-153.55"
  wire $logic_and$cva6_lsu_model.v:153$498_Y
  attribute \src "cva6_lsu_model.v:141.42-141.60"
  wire $logic_not$cva6_lsu_model.v:141$478_Y
  attribute \src "cva6_lsu_model.v:159.25-160.83"
  wire $logic_or$cva6_lsu_model.v:159$529_Y
  attribute \src "cva6_lsu_model.v:159.25-161.76"
  wire $logic_or$cva6_lsu_model.v:159$531_Y
  attribute \src "cva6_lsu_model.v:183.27-184.86"
  wire $logic_or$cva6_lsu_model.v:183$556_Y
  attribute \src "cva6_lsu_model.v:183.27-185.68"
  wire $logic_or$cva6_lsu_model.v:183$558_Y
  attribute \src "cva6_lsu_model.v:142.21-142.66"
  wire $ne$cva6_lsu_model.v:142$489_Y
  attribute \src "cva6_lsu_model.v:154.21-154.48"
  wire $ne$cva6_lsu_model.v:154$515_Y
  attribute \src "cva6_lsu_model.v:159.26-159.91"
  wire $ne$cva6_lsu_model.v:159$527_Y
  attribute \src "cva6_lsu_model.v:183.28-183.98"
  wire $ne$cva6_lsu_model.v:183$554_Y
  attribute \src "cva6_lsu_model.v:193.21-193.66"
  wire $ne$cva6_lsu_model.v:193$565_Y
  attribute \src "cva6_lsu_model.v:202.21-202.67"
  wire $ne$cva6_lsu_model.v:202$574_Y
  wire width 2 $procmux$1013_Y
  wire $procmux$1014_CMP
  wire $procmux$1015_CMP
  wire $procmux$1016_CMP
  wire $procmux$1017_CMP
  wire width 2 $procmux$1048_Y
  wire width 2 $procmux$1051_Y
  wire width 2 $procmux$1053_Y
  wire width 2 $procmux$1056_Y
  wire $procmux$1057_CMP
  wire width 2 $procmux$1059_Y
  wire width 2 $procmux$1061_Y
  wire width 2 $procmux$1064_Y
  wire $procmux$1065_CMP
  wire width 2 $procmux$1067_Y
  wire width 2 $procmux$1073_Y
  wire width 2 $procmux$1076_Y
  wire width 2 $procmux$1078_Y
  wire width 2 $procmux$1082_Y
  wire $procmux$1083_CMP
  wire width 2 $procmux$1085_Y
  wire width 2 $procmux$1087_Y
  wire width 2 $procmux$1091_Y
  wire $procmux$1092_CMP
  wire width 2 $procmux$1094_Y
  wire width 2 $procmux$1101_Y
  wire width 2 $procmux$1104_Y
  wire width 2 $procmux$1106_Y
  wire width 2 $procmux$1111_Y
  wire $procmux$1112_CMP
  wire width 2 $procmux$1114_Y
  wire width 2 $procmux$1116_Y
  wire width 2 $procmux$1121_Y
  wire $procmux$1122_CMP
  wire width 2 $procmux$1124_Y
  wire width 2 $procmux$1132_Y
  wire width 2 $procmux$1135_Y
  wire width 2 $procmux$1137_Y
  wire width 2 $procmux$1143_Y
  wire $procmux$1144_CMP
  wire width 2 $procmux$1146_Y
  wire width 2 $procmux$1148_Y
  wire width 2 $procmux$1154_Y
  wire $procmux$1155_CMP
  wire width 2 $procmux$1157_Y
  wire width 8 $procmux$1162_Y
  wire width 8 $procmux$1165_Y
  wire width 8 $procmux$1171_Y
  wire width 8 $procmux$1174_Y
  wire width 8 $procmux$1181_Y
  wire width 8 $procmux$1184_Y
  wire width 8 $procmux$1192_Y
  wire width 8 $procmux$1195_Y
  wire width 32 $procmux$1200_Y
  wire width 32 $procmux$1203_Y
  wire width 32 $procmux$1209_Y
  wire width 32 $procmux$1212_Y
  wire width 32 $procmux$1219_Y
  wire width 32 $procmux$1222_Y
  wire width 32 $procmux$1230_Y
  wire width 32 $procmux$1233_Y
  wire $procmux$1239_Y
  wire $procmux$1241_Y
  wire $procmux$1245_Y
  wire width 2 $procmux$1249_Y
  wire width 2 $procmux$1251_Y
  wire width 2 $procmux$1254_Y
  wire width 2 $procmux$1258_Y
  wire width 2 $procmux$1260_Y
  wire width 2 $procmux$1264_Y
  wire width 2 $procmux$1267_Y
  wire width 8 $procmux$1273_Y
  wire width 32 $procmux$1279_Y
  wire width 2 $procmux$1285_Y
  wire width 2 $procmux$1291_Y
  wire width 2 $procmux$1297_Y
  wire width 2 $procmux$619_Y
  wire width 2 $procmux$651_Y
  wire width 8 $procmux$670_Y
  wire width 8 $procmux$676_Y
  wire width 8 $procmux$679_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$690_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$693_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$698_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$704_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$707_Y
  wire width 8 $procmux$839_Y
  attribute \unused_bits "1"
  wire width 2 $procmux$850_Y
  attribute \unused_bits "12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $procmux$861_Y
  attribute \src "cva6_lsu_model.v:13.16-13.21"
  wire input 1 \clk_i
  attribute \src "cva6_lsu_model.v:75.16-75.29"
  wire width 32 \inner_instr_i
  attribute \src "cva6_lsu_model.v:77.9-77.28"
  wire \inner_instr_valid_i
  attribute \src "cva6_lsu_model.v:79.9-79.24"
  wire \inner_is_load_i
  attribute \src "cva6_lsu_model.v:83.9-83.30"
  wire \inner_load_mem_resp_i
  attribute \src "cva6_lsu_model.v:81.9-81.31"
  wire \inner_store_mem_resp_i
  attribute \src "cva6_lsu_model.v:15.23-15.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_lsu_model.v:32.17-32.27"
  wire width 8 \instr_i_pc
  attribute \src "cva6_lsu_model.v:18.16-18.29"
  wire input 6 \instr_valid_i
  attribute \src "cva6_lsu_model.v:16.16-16.25"
  wire input 4 \is_load_i
  attribute \src "cva6_lsu_model.v:42.16-42.34"
  wire width 32 \load_instr_i_queue
  attribute \src "cva6_lsu_model.v:43.17-43.38"
  wire width 8 \load_instr_i_queue_pc
  attribute \src "cva6_lsu_model.v:44.15-44.37"
  wire width 2 \load_instr_queue_state
  attribute \src "cva6_lsu_model.v:20.16-20.31"
  wire input 8 \load_mem_resp_i
  attribute \src "cva6_lsu_model.v:21.17-21.27"
  wire output 9 \load_req_o
  attribute \src "cva6_lsu_model.v:25.25-25.52"
  wire width 2 output 12 \port_load_instr_queue_state
  attribute \src "cva6_lsu_model.v:24.29-24.57"
  wire width 8 output 11 \port_store_instr_queue_state
  attribute \src "cva6_lsu_model.v:39.17-39.33"
  wire width 2 \queue_commit_ptr
  attribute \src "cva6_lsu_model.v:40.17-40.32"
  wire width 2 \queue_serve_ptr
  attribute \src "cva6_lsu_model.v:38.17-38.32"
  wire width 2 \queue_store_ptr
  attribute \src "cva6_lsu_model.v:64.9-64.19"
  wire \ready_flag
  attribute \src "cva6_lsu_model.v:22.17-22.24"
  wire output 10 \ready_o
  attribute \src "cva6_lsu_model.v:14.16-14.22"
  wire input 2 \rst_ni
  attribute \src "cva6_lsu_model.v:17.16-17.30"
  wire input 5 \store_commit_i
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[0]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[1]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[2]
  attribute \src "cva6_lsu_model.v:35.16-35.35"
  wire width 32 \store_instr_i_queue[3]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[0]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[1]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[2]
  attribute \src "cva6_lsu_model.v:36.17-36.39"
  wire width 8 \store_instr_i_queue_pc[3]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[0]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[1]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[2]
  attribute \src "cva6_lsu_model.v:37.15-37.38"
  wire width 2 \store_instr_queue_state[3]
  attribute \src "cva6_lsu_model.v:19.16-19.32"
  wire input 7 \store_mem_resp_i
  attribute \src "cva6_lsu_model.v:76.16-76.31"
  wire width 32 \x_inner_instr_i
  attribute \src "cva6_lsu_model.v:78.9-78.30"
  wire \x_inner_instr_valid_i
  attribute \src "cva6_lsu_model.v:80.9-80.26"
  wire \x_inner_is_load_i
  attribute \src "cva6_lsu_model.v:148.40-148.59"
  cell $add $add$cva6_lsu_model.v:148$496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_store_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:148$496_Y
  end
  attribute \src "cva6_lsu_model.v:149.34-149.48"
  cell $add $add$cva6_lsu_model.v:149$497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A \instr_i_pc
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:149$497_Y [7:0]
  end
  attribute \src "cva6_lsu_model.v:169.34-169.48"
  cell $add $add$cva6_lsu_model.v:169$532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:169$532_Y [7:0]
  end
  attribute \src "cva6_lsu_model.v:197.40-197.59"
  cell $add $add$cva6_lsu_model.v:197$568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_serve_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:197$568_Y [1:0]
  end
  attribute \src "cva6_lsu_model.v:206.41-206.61"
  cell $add $add$cva6_lsu_model.v:206$577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \queue_commit_ptr
    connect \B 1'1
    connect \Y $add$cva6_lsu_model.v:206$577_Y [1:0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10676
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10675
    connect \S \rst_ni
    connect \Y \instr_i_pc
  end
  cell $mux $auto$async2sync.cc:149:execute$10678
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10677
    connect \S \rst_ni
    connect \Y \queue_store_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10680
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10679
    connect \S \rst_ni
    connect \Y \queue_commit_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10682
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10681
    connect \S \rst_ni
    connect \Y \queue_serve_ptr
  end
  cell $mux $auto$async2sync.cc:149:execute$10684
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10683
    connect \S \rst_ni
    connect \Y \load_instr_i_queue
  end
  cell $mux $auto$async2sync.cc:149:execute$10686
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10685
    connect \S \rst_ni
    connect \Y \load_instr_i_queue_pc
  end
  cell $mux $auto$async2sync.cc:149:execute$10688
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10687
    connect \S \rst_ni
    connect \Y \load_instr_queue_state
  end
  cell $mux $auto$async2sync.cc:149:execute$10690
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$async2sync.cc:140:execute$10689
    connect \S \rst_ni
    connect \Y \ready_flag
  end
  cell $mux $auto$async2sync.cc:149:execute$10692
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10691
    connect \S \rst_ni
    connect \Y \inner_instr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10694
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10693
    connect \S \rst_ni
    connect \Y \x_inner_instr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10696
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10695
    connect \S \rst_ni
    connect \Y \inner_instr_valid_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10698
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10697
    connect \S \rst_ni
    connect \Y \x_inner_instr_valid_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10700
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10699
    connect \S \rst_ni
    connect \Y \inner_is_load_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10702
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10701
    connect \S \rst_ni
    connect \Y \x_inner_is_load_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10704
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10703
    connect \S \rst_ni
    connect \Y \inner_store_mem_resp_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10706
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$10705
    connect \S \rst_ni
    connect \Y \inner_load_mem_resp_i
  end
  cell $mux $auto$async2sync.cc:149:execute$10708
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10707
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10710
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10709
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10712
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10711
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10714
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$10713
    connect \S \rst_ni
    connect \Y \store_instr_i_queue[3]
  end
  cell $mux $auto$async2sync.cc:149:execute$10716
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10715
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10718
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10717
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10720
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10719
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10722
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B $auto$async2sync.cc:140:execute$10721
    connect \S \rst_ni
    connect \Y \store_instr_i_queue_pc[3]
  end
  cell $mux $auto$async2sync.cc:149:execute$10724
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10723
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[0]
  end
  cell $mux $auto$async2sync.cc:149:execute$10726
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10725
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[1]
  end
  cell $mux $auto$async2sync.cc:149:execute$10728
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10727
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[2]
  end
  cell $mux $auto$async2sync.cc:149:execute$10730
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$10729
    connect \S \rst_ni
    connect \Y \store_instr_queue_state[3]
  end
  cell $anyseq $auto$setundef.cc:501:execute$10767
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10768
  end
  cell $anyseq $auto$setundef.cc:501:execute$10769
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10770
  end
  cell $anyseq $auto$setundef.cc:501:execute$10771
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10772
  end
  cell $anyseq $auto$setundef.cc:501:execute$10773
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10774
  end
  cell $anyseq $auto$setundef.cc:501:execute$10775
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10776
  end
  cell $anyseq $auto$setundef.cc:501:execute$10777
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$10778
  end
  cell $anyseq $auto$setundef.cc:501:execute$10779
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10780
  end
  cell $anyseq $auto$setundef.cc:501:execute$10781
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10782
  end
  cell $anyseq $auto$setundef.cc:501:execute$10783
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10784
  end
  cell $anyseq $auto$setundef.cc:501:execute$10785
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10786
  end
  cell $anyseq $auto$setundef.cc:501:execute$10787
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10788
  end
  cell $anyseq $auto$setundef.cc:501:execute$10789
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10790
  end
  cell $anyseq $auto$setundef.cc:501:execute$10791
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10792
  end
  cell $anyseq $auto$setundef.cc:501:execute$10793
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10794
  end
  cell $anyseq $auto$setundef.cc:501:execute$10795
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10796
  end
  cell $anyseq $auto$setundef.cc:501:execute$10797
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10798
  end
  cell $anyseq $auto$setundef.cc:501:execute$10799
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10800
  end
  cell $anyseq $auto$setundef.cc:501:execute$10801
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10802
  end
  cell $anyseq $auto$setundef.cc:501:execute$10803
    parameter \WIDTH 8
    connect \Y $auto$rtlil.cc:2817:Anyseq$10804
  end
  cell $anyseq $auto$setundef.cc:501:execute$10805
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10806
  end
  cell $anyseq $auto$setundef.cc:501:execute$10807
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$10808
  end
  cell $anyseq $auto$setundef.cc:501:execute$10809
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10810
  end
  cell $anyseq $auto$setundef.cc:501:execute$10811
    parameter \WIDTH 12
    connect \Y $auto$rtlil.cc:2817:Anyseq$10812
  end
  attribute \src "cva6_lsu_model.v:161.28-161.76"
  cell $not $eq$cva6_lsu_model.v:161$530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$394_DATA[1:0]$525 [0]
    connect \Y $eq$cva6_lsu_model.v:161$530_Y
  end
  attribute \src "cva6_lsu_model.v:172.21-172.48"
  cell $logic_not $eq$cva6_lsu_model.v:172$541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \Y $eq$cva6_lsu_model.v:172$541_Y
  end
  attribute \src "cva6_lsu_model.v:179.26-179.53"
  cell $eq $eq$cva6_lsu_model.v:179$542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 2'10
    connect \Y $eq$cva6_lsu_model.v:179$542_Y
  end
  attribute \src "cva6_lsu_model.v:185.20-185.68"
  cell $not $eq$cva6_lsu_model.v:185$557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$397_DATA[1:0]$552 [0]
    connect \Y $eq$cva6_lsu_model.v:185$557_Y
  end
  attribute \src "cva6_lsu_model.v:186.21-186.48"
  cell $eq $eq$cva6_lsu_model.v:186$559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 2'11
    connect \Y $eq$cva6_lsu_model.v:186$559_Y
  end
  attribute \src "cva6_lsu_model.v:72.25-72.56"
  cell $eq $eq$cva6_lsu_model.v:72$410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \B 1'1
    connect \Y \load_req_o
  end
  attribute \src "cva6_lsu_model.v:160.29-160.82"
  cell $ge $ge$cva6_lsu_model.v:160$528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$395_DATA[7:0]$526
    connect \B $2\instr_i_pc[7:0]
    connect \Y $ge$cva6_lsu_model.v:160$528_Y
  end
  attribute \src "cva6_lsu_model.v:184.21-184.85"
  cell $ge $ge$cva6_lsu_model.v:184$555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$398_DATA[7:0]$553
    connect \B \load_instr_i_queue_pc
    connect \Y $ge$cva6_lsu_model.v:184$555_Y
  end
  attribute \src "cva6_lsu_model.v:141.17-141.60"
  cell $logic_and $logic_and$cva6_lsu_model.v:141$479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_inner_instr_valid_i
    connect \B $logic_not$cva6_lsu_model.v:141$478_Y
    connect \Y $logic_and$cva6_lsu_model.v:141$479_Y
  end
  attribute \src "cva6_lsu_model.v:153.17-153.55"
  cell $logic_and $logic_and$cva6_lsu_model.v:153$498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \inner_instr_valid_i
    connect \B \inner_is_load_i
    connect \Y $logic_and$cva6_lsu_model.v:153$498_Y
  end
  attribute \src "cva6_lsu_model.v:141.42-141.60"
  cell $logic_not $logic_not$cva6_lsu_model.v:141$478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \x_inner_is_load_i
    connect \Y $logic_not$cva6_lsu_model.v:141$478_Y
  end
  attribute \src "cva6_lsu_model.v:159.25-160.83"
  cell $logic_or $logic_or$cva6_lsu_model.v:159$529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_lsu_model.v:159$527_Y
    connect \B $ge$cva6_lsu_model.v:160$528_Y
    connect \Y $logic_or$cva6_lsu_model.v:159$529_Y
  end
  attribute \src "cva6_lsu_model.v:159.25-161.76"
  cell $logic_or $logic_or$cva6_lsu_model.v:159$531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_lsu_model.v:159$529_Y
    connect \B $eq$cva6_lsu_model.v:161$530_Y
    connect \Y $logic_or$cva6_lsu_model.v:159$531_Y
  end
  attribute \src "cva6_lsu_model.v:183.27-184.86"
  cell $logic_or $logic_or$cva6_lsu_model.v:183$556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_lsu_model.v:183$554_Y
    connect \B $ge$cva6_lsu_model.v:184$555_Y
    connect \Y $logic_or$cva6_lsu_model.v:183$556_Y
  end
  attribute \src "cva6_lsu_model.v:183.27-185.68"
  cell $logic_or $logic_or$cva6_lsu_model.v:183$558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$cva6_lsu_model.v:183$556_Y
    connect \B $eq$cva6_lsu_model.v:185$557_Y
    connect \Y $logic_or$cva6_lsu_model.v:183$558_Y
  end
  attribute \src "cva6_lsu_model.v:142.21-142.66"
  cell $reduce_bool $ne$cva6_lsu_model.v:142$489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$389_DATA[1:0]$488
    connect \Y $ne$cva6_lsu_model.v:142$489_Y
  end
  attribute \src "cva6_lsu_model.v:154.21-154.48"
  cell $reduce_bool $ne$cva6_lsu_model.v:154$515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_instr_queue_state
    connect \Y $ne$cva6_lsu_model.v:154$515_Y
  end
  attribute \src "cva6_lsu_model.v:159.26-159.91"
  cell $ne $ne$cva6_lsu_model.v:159$527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$393_DATA[31:0]$524 [11:3]
    connect \B \inner_instr_i [11:3]
    connect \Y $ne$cva6_lsu_model.v:159$527_Y
  end
  attribute \src "cva6_lsu_model.v:183.28-183.98"
  cell $ne $ne$cva6_lsu_model.v:183$554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$396_DATA[31:0]$551 [11:3]
    connect \B \load_instr_i_queue [11:3]
    connect \Y $ne$cva6_lsu_model.v:183$554_Y
  end
  attribute \src "cva6_lsu_model.v:193.21-193.66"
  cell $ne $ne$cva6_lsu_model.v:193$565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$399_DATA[1:0]$564
    connect \B 1'1
    connect \Y $ne$cva6_lsu_model.v:193$565_Y
  end
  attribute \src "cva6_lsu_model.v:202.21-202.67"
  cell $ne $ne$cva6_lsu_model.v:202$574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$401_DATA[1:0]$573
    connect \B 2'11
    connect \Y $ne$cva6_lsu_model.v:202$574_Y
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10190
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\instr_i_pc[7:0]
    connect \Q $auto$async2sync.cc:140:execute$10675
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10191
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_store_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10677
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10192
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_commit_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10679
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10193
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\queue_serve_ptr[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10681
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10194
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\load_instr_i_queue[31:0]
    connect \Q $auto$async2sync.cc:140:execute$10683
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10195
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\load_instr_i_queue_pc[7:0]
    connect \Q $auto$async2sync.cc:140:execute$10685
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10196
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\load_instr_queue_state[1:0]
    connect \Q $auto$async2sync.cc:140:execute$10687
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10209
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $0\ready_flag[0:0]
    connect \Q $auto$async2sync.cc:140:execute$10689
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10210
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \instr_i
    connect \Q $auto$async2sync.cc:140:execute$10691
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10211
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \inner_instr_i
    connect \Q $auto$async2sync.cc:140:execute$10693
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10212
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \instr_valid_i
    connect \Q $auto$async2sync.cc:140:execute$10695
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10213
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \inner_instr_valid_i
    connect \Q $auto$async2sync.cc:140:execute$10697
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10214
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \is_load_i
    connect \Q $auto$async2sync.cc:140:execute$10699
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10215
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \inner_is_load_i
    connect \Q $auto$async2sync.cc:140:execute$10701
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10216
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \store_mem_resp_i
    connect \Q $auto$async2sync.cc:140:execute$10703
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10218
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \load_mem_resp_i
    connect \Q $auto$async2sync.cc:140:execute$10705
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10223
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[0][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10707
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10224
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[1][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10709
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10225
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[2][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10711
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10226
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue[3][31:0]
    connect \Q $auto$async2sync.cc:140:execute$10713
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10227
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[0][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10715
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10228
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[1][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10717
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10229
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[2][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10719
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10230
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 8'00000000
    parameter \WIDTH 8
    connect \CLK \clk_i
    connect \D $0\store_instr_i_queue_pc[3][7:0]
    connect \Q $auto$async2sync.cc:140:execute$10721
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10231
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[0][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10723
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10232
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[1][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10725
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10233
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[2][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10727
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_model.v:85.2-226.5"
  cell $sdff $procdff$10234
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $0\store_instr_queue_state[3][1:0]
    connect \Q $auto$async2sync.cc:140:execute$10729
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1008
    parameter \WIDTH 8
    connect \A $add$cva6_lsu_model.v:149$497_Y [7:0]
    connect \B \instr_i_pc
    connect \S $ne$cva6_lsu_model.v:142$489_Y
    connect \Y $3\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$1013
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10768
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1017_CMP $procmux$1016_CMP $procmux$1015_CMP $procmux$1014_CMP }
    connect \Y $procmux$1013_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1014_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 2'11
    connect \Y $procmux$1014_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1015_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 2'10
    connect \Y $procmux$1015_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1016_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \B 1'1
    connect \Y $procmux$1016_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1017_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_store_ptr
    connect \Y $procmux$1017_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1018
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10770
    connect \B $procmux$1013_Y
    connect \S $logic_and$cva6_lsu_model.v:141$479_Y
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:142$389_DATA[1:0]$488
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1039
    parameter \WIDTH 8
    connect \A \instr_i_pc
    connect \B $3\instr_i_pc[7:0]
    connect \S $logic_and$cva6_lsu_model.v:141$479_Y
    connect \Y $2\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1048
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[3]
    connect \B 2'11
    connect \S $procmux$1014_CMP
    connect \Y $procmux$1048_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1051
    parameter \WIDTH 2
    connect \A $procmux$1048_Y
    connect \B \store_instr_queue_state[3]
    connect \S $ne$cva6_lsu_model.v:142$489_Y
    connect \Y $procmux$1051_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1053
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[3]
    connect \B $procmux$1051_Y
    connect \S $logic_and$cva6_lsu_model.v:141$479_Y
    connect \Y $procmux$1053_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1056
    parameter \WIDTH 2
    connect \A $procmux$1053_Y
    connect \B 2'00
    connect \S $procmux$1057_CMP
    connect \Y $procmux$1056_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1057_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 2'11
    connect \Y $procmux$1057_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1059
    parameter \WIDTH 2
    connect \A $procmux$1056_Y
    connect \B $procmux$1053_Y
    connect \S $ne$cva6_lsu_model.v:193$565_Y
    connect \Y $procmux$1059_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1061
    parameter \WIDTH 2
    connect \A $procmux$1053_Y
    connect \B $procmux$1059_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1061_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1064
    parameter \WIDTH 2
    connect \A $procmux$1061_Y
    connect \B 2'01
    connect \S $procmux$1065_CMP
    connect \Y $procmux$1064_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1065_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 2'11
    connect \Y $procmux$1065_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1067
    parameter \WIDTH 2
    connect \A $procmux$1064_Y
    connect \B $procmux$1061_Y
    connect \S $ne$cva6_lsu_model.v:202$574_Y
    connect \Y $procmux$1067_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1069
    parameter \WIDTH 2
    connect \A $procmux$1061_Y
    connect \B $procmux$1067_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[3][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1073
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[2]
    connect \B 2'11
    connect \S $procmux$1015_CMP
    connect \Y $procmux$1073_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1076
    parameter \WIDTH 2
    connect \A $procmux$1073_Y
    connect \B \store_instr_queue_state[2]
    connect \S $ne$cva6_lsu_model.v:142$489_Y
    connect \Y $procmux$1076_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1078
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[2]
    connect \B $procmux$1076_Y
    connect \S $logic_and$cva6_lsu_model.v:141$479_Y
    connect \Y $procmux$1078_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1082
    parameter \WIDTH 2
    connect \A $procmux$1078_Y
    connect \B 2'00
    connect \S $procmux$1083_CMP
    connect \Y $procmux$1082_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1083_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 2'10
    connect \Y $procmux$1083_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1085
    parameter \WIDTH 2
    connect \A $procmux$1082_Y
    connect \B $procmux$1078_Y
    connect \S $ne$cva6_lsu_model.v:193$565_Y
    connect \Y $procmux$1085_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1087
    parameter \WIDTH 2
    connect \A $procmux$1078_Y
    connect \B $procmux$1085_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1087_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1091
    parameter \WIDTH 2
    connect \A $procmux$1087_Y
    connect \B 2'01
    connect \S $procmux$1092_CMP
    connect \Y $procmux$1091_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1092_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 2'10
    connect \Y $procmux$1092_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1094
    parameter \WIDTH 2
    connect \A $procmux$1091_Y
    connect \B $procmux$1087_Y
    connect \S $ne$cva6_lsu_model.v:202$574_Y
    connect \Y $procmux$1094_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1096
    parameter \WIDTH 2
    connect \A $procmux$1087_Y
    connect \B $procmux$1094_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[2][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1101
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[1]
    connect \B 2'11
    connect \S $procmux$1016_CMP
    connect \Y $procmux$1101_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1104
    parameter \WIDTH 2
    connect \A $procmux$1101_Y
    connect \B \store_instr_queue_state[1]
    connect \S $ne$cva6_lsu_model.v:142$489_Y
    connect \Y $procmux$1104_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1106
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[1]
    connect \B $procmux$1104_Y
    connect \S $logic_and$cva6_lsu_model.v:141$479_Y
    connect \Y $procmux$1106_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1111
    parameter \WIDTH 2
    connect \A $procmux$1106_Y
    connect \B 2'00
    connect \S $procmux$1112_CMP
    connect \Y $procmux$1111_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1112_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \B 1'1
    connect \Y $procmux$1112_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1114
    parameter \WIDTH 2
    connect \A $procmux$1111_Y
    connect \B $procmux$1106_Y
    connect \S $ne$cva6_lsu_model.v:193$565_Y
    connect \Y $procmux$1114_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1116
    parameter \WIDTH 2
    connect \A $procmux$1106_Y
    connect \B $procmux$1114_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1116_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1121
    parameter \WIDTH 2
    connect \A $procmux$1116_Y
    connect \B 2'01
    connect \S $procmux$1122_CMP
    connect \Y $procmux$1121_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $eq $procmux$1122_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \B 1'1
    connect \Y $procmux$1122_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1124
    parameter \WIDTH 2
    connect \A $procmux$1121_Y
    connect \B $procmux$1116_Y
    connect \S $ne$cva6_lsu_model.v:202$574_Y
    connect \Y $procmux$1124_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1126
    parameter \WIDTH 2
    connect \A $procmux$1116_Y
    connect \B $procmux$1124_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[1][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1132
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[0]
    connect \B 2'11
    connect \S $procmux$1017_CMP
    connect \Y $procmux$1132_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1135
    parameter \WIDTH 2
    connect \A $procmux$1132_Y
    connect \B \store_instr_queue_state[0]
    connect \S $ne$cva6_lsu_model.v:142$489_Y
    connect \Y $procmux$1135_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1137
    parameter \WIDTH 2
    connect \A \store_instr_queue_state[0]
    connect \B $procmux$1135_Y
    connect \S $logic_and$cva6_lsu_model.v:141$479_Y
    connect \Y $procmux$1137_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1143
    parameter \WIDTH 2
    connect \A $procmux$1137_Y
    connect \B 2'00
    connect \S $procmux$1144_CMP
    connect \Y $procmux$1143_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1144_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_serve_ptr
    connect \Y $procmux$1144_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1146
    parameter \WIDTH 2
    connect \A $procmux$1143_Y
    connect \B $procmux$1137_Y
    connect \S $ne$cva6_lsu_model.v:193$565_Y
    connect \Y $procmux$1146_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1148
    parameter \WIDTH 2
    connect \A $procmux$1137_Y
    connect \B $procmux$1146_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $procmux$1148_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1154
    parameter \WIDTH 2
    connect \A $procmux$1148_Y
    connect \B 2'01
    connect \S $procmux$1155_CMP
    connect \Y $procmux$1154_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $logic_not $procmux$1155_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \queue_commit_ptr
    connect \Y $procmux$1155_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1157
    parameter \WIDTH 2
    connect \A $procmux$1154_Y
    connect \B $procmux$1148_Y
    connect \S $ne$cva6_lsu_model.v:202$574_Y
    connect \Y $procmux$1157_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1159
    parameter \WIDTH 2
    connect \A $procmux$1148_Y
    connect \B $procmux$1157_Y
    connect \S \store_commit_i
    connect \Y $0\store_instr_queue_state[0][1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1162
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[3]
    connect \B \instr_i_pc
    connect \S $procmux$1014_CMP
    connect \Y $procmux$1162_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1165
    parameter \WIDTH 8
    connect \A $procmux$1162_Y
    connect \B \store_instr_i_queue_pc[3]
    connect \S $ne$cva6_lsu_model.v:142$489_Y
    connect \Y $procmux$1165_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1167
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[3]
    connect \B $procmux$1165_Y
    connect \S $logic_and$cva6_lsu_model.v:141$479_Y
    connect \Y $0\store_instr_i_queue_pc[3][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1171
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[2]
    connect \B \instr_i_pc
    connect \S $procmux$1015_CMP
    connect \Y $procmux$1171_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1174
    parameter \WIDTH 8
    connect \A $procmux$1171_Y
    connect \B \store_instr_i_queue_pc[2]
    connect \S $ne$cva6_lsu_model.v:142$489_Y
    connect \Y $procmux$1174_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1176
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[2]
    connect \B $procmux$1174_Y
    connect \S $logic_and$cva6_lsu_model.v:141$479_Y
    connect \Y $0\store_instr_i_queue_pc[2][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1181
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[1]
    connect \B \instr_i_pc
    connect \S $procmux$1016_CMP
    connect \Y $procmux$1181_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1184
    parameter \WIDTH 8
    connect \A $procmux$1181_Y
    connect \B \store_instr_i_queue_pc[1]
    connect \S $ne$cva6_lsu_model.v:142$489_Y
    connect \Y $procmux$1184_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1186
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[1]
    connect \B $procmux$1184_Y
    connect \S $logic_and$cva6_lsu_model.v:141$479_Y
    connect \Y $0\store_instr_i_queue_pc[1][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1192
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[0]
    connect \B \instr_i_pc
    connect \S $procmux$1017_CMP
    connect \Y $procmux$1192_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1195
    parameter \WIDTH 8
    connect \A $procmux$1192_Y
    connect \B \store_instr_i_queue_pc[0]
    connect \S $ne$cva6_lsu_model.v:142$489_Y
    connect \Y $procmux$1195_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1197
    parameter \WIDTH 8
    connect \A \store_instr_i_queue_pc[0]
    connect \B $procmux$1195_Y
    connect \S $logic_and$cva6_lsu_model.v:141$479_Y
    connect \Y $0\store_instr_i_queue_pc[0][7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1200
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[3]
    connect \B \x_inner_instr_i
    connect \S $procmux$1014_CMP
    connect \Y $procmux$1200_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1203
    parameter \WIDTH 32
    connect \A $procmux$1200_Y
    connect \B \store_instr_i_queue[3]
    connect \S $ne$cva6_lsu_model.v:142$489_Y
    connect \Y $procmux$1203_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1205
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[3]
    connect \B $procmux$1203_Y
    connect \S $logic_and$cva6_lsu_model.v:141$479_Y
    connect \Y $0\store_instr_i_queue[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1209
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[2]
    connect \B \x_inner_instr_i
    connect \S $procmux$1015_CMP
    connect \Y $procmux$1209_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1212
    parameter \WIDTH 32
    connect \A $procmux$1209_Y
    connect \B \store_instr_i_queue[2]
    connect \S $ne$cva6_lsu_model.v:142$489_Y
    connect \Y $procmux$1212_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1214
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[2]
    connect \B $procmux$1212_Y
    connect \S $logic_and$cva6_lsu_model.v:141$479_Y
    connect \Y $0\store_instr_i_queue[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1219
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[1]
    connect \B \x_inner_instr_i
    connect \S $procmux$1016_CMP
    connect \Y $procmux$1219_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1222
    parameter \WIDTH 32
    connect \A $procmux$1219_Y
    connect \B \store_instr_i_queue[1]
    connect \S $ne$cva6_lsu_model.v:142$489_Y
    connect \Y $procmux$1222_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1224
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[1]
    connect \B $procmux$1222_Y
    connect \S $logic_and$cva6_lsu_model.v:141$479_Y
    connect \Y $0\store_instr_i_queue[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $mux $procmux$1230
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[0]
    connect \B \x_inner_instr_i
    connect \S $procmux$1017_CMP
    connect \Y $procmux$1230_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1233
    parameter \WIDTH 32
    connect \A $procmux$1230_Y
    connect \B \store_instr_i_queue[0]
    connect \S $ne$cva6_lsu_model.v:142$489_Y
    connect \Y $procmux$1233_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1235
    parameter \WIDTH 32
    connect \A \store_instr_i_queue[0]
    connect \B $procmux$1233_Y
    connect \S $logic_and$cva6_lsu_model.v:141$479_Y
    connect \Y $0\store_instr_i_queue[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:172.21-172.48|cva6_lsu_model.v:172.17-178.20"
  cell $mux $procmux$1239
    parameter \WIDTH 1
    connect \A 1'1
    connect \B \ready_flag
    connect \S $eq$cva6_lsu_model.v:172$541_Y
    connect \Y $procmux$1239_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$1241
    parameter \WIDTH 1
    connect \A \ready_flag
    connect \B $procmux$1239_Y
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$1241_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1245
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \ready_flag
    connect \S $ne$cva6_lsu_model.v:154$515_Y
    connect \Y $procmux$1245_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1247
    parameter \WIDTH 1
    connect \A $procmux$1241_Y
    connect \B $procmux$1245_Y
    connect \S $logic_and$cva6_lsu_model.v:153$498_Y
    connect \Y $0\ready_flag[0:0]
  end
  attribute \src "cva6_lsu_model.v:186.21-186.48|cva6_lsu_model.v:186.17-188.20"
  cell $mux $procmux$1249
    parameter \WIDTH 2
    connect \A \load_instr_queue_state
    connect \B 2'01
    connect \S $eq$cva6_lsu_model.v:186$559_Y
    connect \Y $procmux$1249_Y
  end
  attribute \src "cva6_lsu_model.v:183.26-185.69|cva6_lsu_model.v:183.22-189.16"
  cell $mux $procmux$1251
    parameter \WIDTH 2
    connect \A \load_instr_queue_state
    connect \B $procmux$1249_Y
    connect \S $logic_or$cva6_lsu_model.v:183$558_Y
    connect \Y $procmux$1251_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$1254
    parameter \WIDTH 2
    connect \A $procmux$1251_Y
    connect \B 2'00
    connect \S $eq$cva6_lsu_model.v:179$542_Y
    connect \Y $procmux$1254_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:172.21-172.48|cva6_lsu_model.v:172.17-178.20"
  cell $mux $procmux$1258
    parameter \WIDTH 2
    connect \A 2'10
    connect \B \load_instr_queue_state
    connect \S $eq$cva6_lsu_model.v:172$541_Y
    connect \Y $procmux$1258_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$1260
    parameter \WIDTH 2
    connect \A $procmux$1254_Y
    connect \B $procmux$1258_Y
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$1260_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:159.25-161.76|cva6_lsu_model.v:159.21-167.24"
  cell $mux $procmux$1264
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 2'01
    connect \S $logic_or$cva6_lsu_model.v:159$531_Y
    connect \Y $procmux$1264_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1267
    parameter \WIDTH 2
    connect \A $procmux$1264_Y
    connect \B \load_instr_queue_state
    connect \S $ne$cva6_lsu_model.v:154$515_Y
    connect \Y $procmux$1267_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1269
    parameter \WIDTH 2
    connect \A $procmux$1260_Y
    connect \B $procmux$1267_Y
    connect \S $logic_and$cva6_lsu_model.v:153$498_Y
    connect \Y $0\load_instr_queue_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1273
    parameter \WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B \load_instr_i_queue_pc
    connect \S $ne$cva6_lsu_model.v:154$515_Y
    connect \Y $procmux$1273_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1275
    parameter \WIDTH 8
    connect \A \load_instr_i_queue_pc
    connect \B $procmux$1273_Y
    connect \S $logic_and$cva6_lsu_model.v:153$498_Y
    connect \Y $0\load_instr_i_queue_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$1279
    parameter \WIDTH 32
    connect \A \inner_instr_i
    connect \B \load_instr_i_queue
    connect \S $ne$cva6_lsu_model.v:154$515_Y
    connect \Y $procmux$1279_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$1281
    parameter \WIDTH 32
    connect \A \load_instr_i_queue
    connect \B $procmux$1279_Y
    connect \S $logic_and$cva6_lsu_model.v:153$498_Y
    connect \Y $0\load_instr_i_queue[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:193.21-193.66|cva6_lsu_model.v:193.17-198.20"
  cell $mux $procmux$1285
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:197$568_Y [1:0]
    connect \B \queue_serve_ptr
    connect \S $ne$cva6_lsu_model.v:193$565_Y
    connect \Y $procmux$1285_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$1287
    parameter \WIDTH 2
    connect \A \queue_serve_ptr
    connect \B $procmux$1285_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $0\queue_serve_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:202.21-202.67|cva6_lsu_model.v:202.17-207.20"
  cell $mux $procmux$1291
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:206$577_Y [1:0]
    connect \B \queue_commit_ptr
    connect \S $ne$cva6_lsu_model.v:202$574_Y
    connect \Y $procmux$1291_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$1293
    parameter \WIDTH 2
    connect \A \queue_commit_ptr
    connect \B $procmux$1291_Y
    connect \S \store_commit_i
    connect \Y $0\queue_commit_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:142.21-142.66|cva6_lsu_model.v:142.17-150.20"
  cell $mux $procmux$1297
    parameter \WIDTH 2
    connect \A $add$cva6_lsu_model.v:148$496_Y
    connect \B \queue_store_ptr
    connect \S $ne$cva6_lsu_model.v:142$489_Y
    connect \Y $procmux$1297_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:141.17-141.60|cva6_lsu_model.v:141.13-151.16"
  cell $mux $procmux$1299
    parameter \WIDTH 2
    connect \A \queue_store_ptr
    connect \B $procmux$1297_Y
    connect \S $logic_and$cva6_lsu_model.v:141$479_Y
    connect \Y $0\queue_store_ptr[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$619
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10772
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1155_CMP $procmux$1122_CMP $procmux$1092_CMP $procmux$1065_CMP }
    connect \Y $procmux$619_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:201.17-201.31|cva6_lsu_model.v:201.13-208.16"
  cell $mux $procmux$624
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10774
    connect \B $procmux$619_Y
    connect \S \store_commit_i
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:202$401_DATA[1:0]$573
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$651
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10776
    connect \B { \store_instr_queue_state[0] \store_instr_queue_state[1] \store_instr_queue_state[2] \store_instr_queue_state[3] }
    connect \S { $procmux$1144_CMP $procmux$1112_CMP $procmux$1083_CMP $procmux$1057_CMP }
    connect \Y $procmux$651_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:192.17-192.39|cva6_lsu_model.v:192.13-199.16"
  cell $mux $procmux$656
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$10778
    connect \B $procmux$651_Y
    connect \S \inner_store_mem_resp_i
    connect \Y $3$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:193$399_DATA[1:0]$564
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$670
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2817:Anyseq$10780
    connect \B { \store_instr_i_queue_pc[0] \store_instr_i_queue_pc[1] \store_instr_i_queue_pc[2] \store_instr_i_queue_pc[3] }
    connect \S { $procmux$1144_CMP $procmux$1112_CMP $procmux$1083_CMP $procmux$1057_CMP }
    connect \Y $procmux$670_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$676
    parameter \WIDTH 8
    connect \A $procmux$670_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10782
    connect \S $eq$cva6_lsu_model.v:179$542_Y
    connect \Y $procmux$676_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$679
    parameter \WIDTH 8
    connect \A $procmux$676_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10784
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$679_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$682
    parameter \WIDTH 8
    connect \A $procmux$679_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10786
    connect \S $logic_and$cva6_lsu_model.v:153$498_Y
    connect \Y $5$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:184$398_DATA[7:0]$553
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$690
    parameter \WIDTH 1
    connect \A $procmux$651_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10788
    connect \S $eq$cva6_lsu_model.v:179$542_Y
    connect \Y $procmux$690_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$693
    parameter \WIDTH 1
    connect \A $procmux$690_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10790
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$693_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$696
    parameter \WIDTH 1
    connect \A $procmux$693_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10792
    connect \S $logic_and$cva6_lsu_model.v:153$498_Y
    connect \Y $5$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:185$397_DATA[1:0]$552 [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:0.0-0.0"
  cell $pmux $procmux$698
    parameter \S_WIDTH 4
    parameter \WIDTH 12
    connect \A $auto$rtlil.cc:2817:Anyseq$10794
    connect \B { \store_instr_i_queue[0] [11:0] \store_instr_i_queue[1] [11:0] \store_instr_i_queue[2] [11:0] \store_instr_i_queue[3] [11:0] }
    connect \S { $procmux$1144_CMP $procmux$1112_CMP $procmux$1083_CMP $procmux$1057_CMP }
    connect \Y $procmux$698_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:179.26-179.53|cva6_lsu_model.v:179.22-189.16"
  cell $mux $procmux$704
    parameter \WIDTH 12
    connect \A $procmux$698_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10796
    connect \S $eq$cva6_lsu_model.v:179$542_Y
    connect \Y $procmux$704_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:171.26-171.47|cva6_lsu_model.v:171.22-189.16"
  cell $mux $procmux$707
    parameter \WIDTH 12
    connect \A $procmux$704_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10798
    connect \S \inner_load_mem_resp_i
    connect \Y $procmux$707_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$710
    parameter \WIDTH 12
    connect \A $procmux$707_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10800
    connect \S $logic_and$cva6_lsu_model.v:153$498_Y
    connect \Y $5$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:183$396_DATA[31:0]$551
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$839
    parameter \WIDTH 8
    connect \A $procmux$670_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10802
    connect \S $ne$cva6_lsu_model.v:154$515_Y
    connect \Y $procmux$839_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$841
    parameter \WIDTH 8
    connect \A $auto$rtlil.cc:2817:Anyseq$10804
    connect \B $procmux$839_Y
    connect \S $logic_and$cva6_lsu_model.v:153$498_Y
    connect \Y $4$mem2reg_rd$\store_instr_i_queue_pc$cva6_lsu_model.v:160$395_DATA[7:0]$526
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$850
    parameter \WIDTH 1
    connect \A $procmux$651_Y [0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10806
    connect \S $ne$cva6_lsu_model.v:154$515_Y
    connect \Y $procmux$850_Y [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$852
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$10808
    connect \B $procmux$850_Y [0]
    connect \S $logic_and$cva6_lsu_model.v:153$498_Y
    connect \Y $4$mem2reg_rd$\store_instr_queue_state$cva6_lsu_model.v:161$394_DATA[1:0]$525 [0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$861
    parameter \WIDTH 12
    connect \A $procmux$698_Y [11:0]
    connect \B $auto$rtlil.cc:2817:Anyseq$10810
    connect \S $ne$cva6_lsu_model.v:154$515_Y
    connect \Y $procmux$861_Y [11:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$863
    parameter \WIDTH 12
    connect \A $auto$rtlil.cc:2817:Anyseq$10812
    connect \B $procmux$861_Y [11:0]
    connect \S $logic_and$cva6_lsu_model.v:153$498_Y
    connect \Y $4$mem2reg_rd$\store_instr_i_queue$cva6_lsu_model.v:159$393_DATA[31:0]$524
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:154.21-154.48|cva6_lsu_model.v:154.17-170.20"
  cell $mux $procmux$915
    parameter \WIDTH 8
    connect \A $add$cva6_lsu_model.v:169$532_Y [7:0]
    connect \B $2\instr_i_pc[7:0]
    connect \S $ne$cva6_lsu_model.v:154$515_Y
    connect \Y $5\instr_i_pc[7:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_model.v:153.17-153.55|cva6_lsu_model.v:153.13-189.16"
  cell $mux $procmux$944
    parameter \WIDTH 8
    connect \A $2\instr_i_pc[7:0]
    connect \B $5\instr_i_pc[7:0]
    connect \S $logic_and$cva6_lsu_model.v:153$498_Y
    connect \Y $0\instr_i_pc[7:0]
  end
  connect \port_load_instr_queue_state \load_instr_queue_state
  connect \port_store_instr_queue_state { \store_instr_queue_state[3] \store_instr_queue_state[2] \store_instr_queue_state[1] \store_instr_queue_state[0] }
  connect \ready_o \ready_flag
end
attribute \hdlname "\\cva6_processor_shim"
attribute \src "cva6_processor_shim.v:3.1-392.10"
module \cva6_processor_shim
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $10\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $11\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $12\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  attribute \unused_bits "2"
  wire width 3 $2\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_load_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $3\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$136_DATA[31:0]$285
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$139_DATA[31:0]$312
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_is_load_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $9\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  wire width 32 $add$cva6_processor_shim.v:227$286_Y
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  wire width 32 $add$cva6_processor_shim.v:233$313_Y
  wire width 3 $add$cva6_processor_shim.v:254$362_Y
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  wire width 32 $add$cva6_processor_shim.v:96$332_Y
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  wire width 32 $and$cva6_processor_shim.v:102$340_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$11078
  wire $auto$opt_dff.cc:217:make_patterns_logic$11080
  wire $auto$opt_dff.cc:217:make_patterns_logic$11082
  wire $auto$opt_dff.cc:217:make_patterns_logic$11091
  wire $auto$opt_dff.cc:217:make_patterns_logic$11093
  wire $auto$opt_dff.cc:217:make_patterns_logic$11102
  wire $auto$opt_dff.cc:217:make_patterns_logic$11104
  wire $auto$opt_dff.cc:217:make_patterns_logic$11113
  wire $auto$opt_dff.cc:217:make_patterns_logic$11115
  wire $auto$opt_dff.cc:217:make_patterns_logic$11124
  wire $auto$opt_dff.cc:217:make_patterns_logic$11126
  wire $auto$opt_dff.cc:217:make_patterns_logic$11135
  wire $auto$opt_dff.cc:217:make_patterns_logic$11137
  wire $auto$opt_dff.cc:217:make_patterns_logic$11146
  wire $auto$opt_dff.cc:217:make_patterns_logic$11148
  wire $auto$opt_dff.cc:217:make_patterns_logic$11157
  wire $auto$opt_dff.cc:217:make_patterns_logic$11159
  wire $auto$opt_dff.cc:217:make_patterns_logic$11168
  wire $auto$opt_dff.cc:217:make_patterns_logic$11170
  wire $auto$opt_dff.cc:217:make_patterns_logic$11179
  wire $auto$opt_dff.cc:217:make_patterns_logic$11181
  wire $auto$opt_dff.cc:217:make_patterns_logic$11190
  wire $auto$opt_dff.cc:217:make_patterns_logic$11192
  wire $auto$opt_dff.cc:217:make_patterns_logic$11201
  wire $auto$opt_dff.cc:217:make_patterns_logic$11203
  wire $auto$opt_dff.cc:217:make_patterns_logic$11212
  wire $auto$opt_dff.cc:217:make_patterns_logic$11214
  wire $auto$opt_dff.cc:217:make_patterns_logic$11223
  wire $auto$opt_dff.cc:217:make_patterns_logic$11225
  wire $auto$opt_dff.cc:217:make_patterns_logic$11234
  wire $auto$opt_dff.cc:217:make_patterns_logic$11236
  wire $auto$opt_dff.cc:217:make_patterns_logic$11245
  wire $auto$opt_dff.cc:217:make_patterns_logic$11247
  wire $auto$opt_dff.cc:217:make_patterns_logic$11256
  wire $auto$opt_dff.cc:217:make_patterns_logic$11258
  wire $auto$opt_dff.cc:217:make_patterns_logic$11267
  wire $auto$opt_dff.cc:217:make_patterns_logic$11269
  wire $auto$opt_dff.cc:217:make_patterns_logic$11278
  wire $auto$opt_dff.cc:217:make_patterns_logic$11280
  wire $auto$opt_dff.cc:217:make_patterns_logic$11289
  wire $auto$opt_dff.cc:217:make_patterns_logic$11291
  wire $auto$opt_dff.cc:217:make_patterns_logic$11300
  wire $auto$opt_dff.cc:217:make_patterns_logic$11302
  wire $auto$opt_dff.cc:217:make_patterns_logic$11311
  wire $auto$opt_dff.cc:217:make_patterns_logic$11313
  wire $auto$opt_dff.cc:217:make_patterns_logic$11322
  wire $auto$opt_dff.cc:217:make_patterns_logic$11324
  wire $auto$opt_dff.cc:217:make_patterns_logic$11333
  wire $auto$opt_dff.cc:217:make_patterns_logic$11335
  wire $auto$opt_dff.cc:217:make_patterns_logic$11344
  wire $auto$opt_dff.cc:217:make_patterns_logic$11346
  wire $auto$opt_dff.cc:217:make_patterns_logic$11355
  wire $auto$opt_dff.cc:217:make_patterns_logic$11357
  wire $auto$opt_dff.cc:217:make_patterns_logic$11366
  wire $auto$opt_dff.cc:217:make_patterns_logic$11368
  wire $auto$opt_dff.cc:217:make_patterns_logic$11377
  wire $auto$opt_dff.cc:217:make_patterns_logic$11379
  wire $auto$opt_dff.cc:217:make_patterns_logic$11388
  wire $auto$opt_dff.cc:217:make_patterns_logic$11390
  wire $auto$opt_dff.cc:217:make_patterns_logic$11399
  wire $auto$opt_dff.cc:217:make_patterns_logic$11401
  wire $auto$opt_dff.cc:217:make_patterns_logic$11410
  wire $auto$opt_dff.cc:217:make_patterns_logic$11412
  wire $auto$opt_dff.cc:217:make_patterns_logic$11421
  wire $auto$opt_dff.cc:217:make_patterns_logic$11423
  wire $auto$opt_dff.cc:217:make_patterns_logic$11430
  wire $auto$opt_dff.cc:217:make_patterns_logic$11435
  wire $auto$opt_dff.cc:217:make_patterns_logic$11440
  wire $auto$opt_dff.cc:217:make_patterns_logic$11445
  wire $auto$opt_dff.cc:217:make_patterns_logic$11450
  wire $auto$opt_dff.cc:217:make_patterns_logic$11455
  wire $auto$opt_dff.cc:217:make_patterns_logic$11460
  wire $auto$opt_dff.cc:217:make_patterns_logic$11465
  wire $auto$opt_dff.cc:217:make_patterns_logic$11470
  wire $auto$opt_dff.cc:217:make_patterns_logic$11475
  wire $auto$opt_dff.cc:217:make_patterns_logic$11480
  wire $auto$opt_dff.cc:217:make_patterns_logic$11485
  wire $auto$opt_dff.cc:217:make_patterns_logic$11490
  wire $auto$opt_dff.cc:217:make_patterns_logic$11495
  wire $auto$opt_dff.cc:217:make_patterns_logic$11500
  wire $auto$opt_dff.cc:217:make_patterns_logic$11505
  wire $auto$opt_dff.cc:217:make_patterns_logic$11510
  wire $auto$opt_dff.cc:217:make_patterns_logic$11515
  wire $auto$opt_dff.cc:217:make_patterns_logic$11520
  wire $auto$opt_dff.cc:217:make_patterns_logic$11525
  wire $auto$opt_dff.cc:217:make_patterns_logic$11530
  wire $auto$opt_dff.cc:217:make_patterns_logic$11535
  wire $auto$opt_dff.cc:217:make_patterns_logic$11540
  wire $auto$opt_dff.cc:217:make_patterns_logic$11545
  wire $auto$opt_dff.cc:217:make_patterns_logic$11550
  wire $auto$opt_dff.cc:217:make_patterns_logic$11555
  wire $auto$opt_dff.cc:217:make_patterns_logic$11560
  wire $auto$opt_dff.cc:217:make_patterns_logic$11565
  wire $auto$opt_dff.cc:217:make_patterns_logic$11570
  wire $auto$opt_dff.cc:217:make_patterns_logic$11575
  wire $auto$opt_dff.cc:217:make_patterns_logic$11580
  wire $auto$opt_dff.cc:217:make_patterns_logic$11585
  wire $auto$opt_dff.cc:217:make_patterns_logic$11591
  wire $auto$opt_dff.cc:217:make_patterns_logic$11593
  wire $auto$opt_dff.cc:217:make_patterns_logic$11595
  wire $auto$opt_dff.cc:217:make_patterns_logic$11597
  wire $auto$opt_dff.cc:217:make_patterns_logic$11599
  wire $auto$opt_dff.cc:217:make_patterns_logic$11615
  wire $auto$opt_dff.cc:217:make_patterns_logic$11622
  wire $auto$opt_dff.cc:217:make_patterns_logic$11634
  wire $auto$opt_dff.cc:217:make_patterns_logic$11636
  wire $auto$opt_dff.cc:217:make_patterns_logic$11653
  wire $auto$opt_dff.cc:217:make_patterns_logic$11655
  wire $auto$opt_dff.cc:217:make_patterns_logic$11661
  wire $auto$opt_dff.cc:217:make_patterns_logic$11687
  wire $auto$opt_dff.cc:242:make_patterns_logic$11086
  wire $auto$opt_dff.cc:242:make_patterns_logic$11097
  wire $auto$opt_dff.cc:242:make_patterns_logic$11108
  wire $auto$opt_dff.cc:242:make_patterns_logic$11119
  wire $auto$opt_dff.cc:242:make_patterns_logic$11130
  wire $auto$opt_dff.cc:242:make_patterns_logic$11141
  wire $auto$opt_dff.cc:242:make_patterns_logic$11152
  wire $auto$opt_dff.cc:242:make_patterns_logic$11163
  wire $auto$opt_dff.cc:242:make_patterns_logic$11174
  wire $auto$opt_dff.cc:242:make_patterns_logic$11185
  wire $auto$opt_dff.cc:242:make_patterns_logic$11196
  wire $auto$opt_dff.cc:242:make_patterns_logic$11207
  wire $auto$opt_dff.cc:242:make_patterns_logic$11218
  wire $auto$opt_dff.cc:242:make_patterns_logic$11229
  wire $auto$opt_dff.cc:242:make_patterns_logic$11240
  wire $auto$opt_dff.cc:242:make_patterns_logic$11251
  wire $auto$opt_dff.cc:242:make_patterns_logic$11262
  wire $auto$opt_dff.cc:242:make_patterns_logic$11273
  wire $auto$opt_dff.cc:242:make_patterns_logic$11284
  wire $auto$opt_dff.cc:242:make_patterns_logic$11295
  wire $auto$opt_dff.cc:242:make_patterns_logic$11306
  wire $auto$opt_dff.cc:242:make_patterns_logic$11317
  wire $auto$opt_dff.cc:242:make_patterns_logic$11328
  wire $auto$opt_dff.cc:242:make_patterns_logic$11339
  wire $auto$opt_dff.cc:242:make_patterns_logic$11350
  wire $auto$opt_dff.cc:242:make_patterns_logic$11361
  wire $auto$opt_dff.cc:242:make_patterns_logic$11372
  wire $auto$opt_dff.cc:242:make_patterns_logic$11383
  wire $auto$opt_dff.cc:242:make_patterns_logic$11394
  wire $auto$opt_dff.cc:242:make_patterns_logic$11405
  wire $auto$opt_dff.cc:242:make_patterns_logic$11416
  wire $auto$opt_dff.cc:242:make_patterns_logic$11427
  wire $auto$opt_dff.cc:242:make_patterns_logic$11432
  wire $auto$opt_dff.cc:242:make_patterns_logic$11437
  wire $auto$opt_dff.cc:242:make_patterns_logic$11442
  wire $auto$opt_dff.cc:242:make_patterns_logic$11447
  wire $auto$opt_dff.cc:242:make_patterns_logic$11452
  wire $auto$opt_dff.cc:242:make_patterns_logic$11457
  wire $auto$opt_dff.cc:242:make_patterns_logic$11462
  wire $auto$opt_dff.cc:242:make_patterns_logic$11467
  wire $auto$opt_dff.cc:242:make_patterns_logic$11472
  wire $auto$opt_dff.cc:242:make_patterns_logic$11477
  wire $auto$opt_dff.cc:242:make_patterns_logic$11482
  wire $auto$opt_dff.cc:242:make_patterns_logic$11487
  wire $auto$opt_dff.cc:242:make_patterns_logic$11492
  wire $auto$opt_dff.cc:242:make_patterns_logic$11497
  wire $auto$opt_dff.cc:242:make_patterns_logic$11502
  wire $auto$opt_dff.cc:242:make_patterns_logic$11507
  wire $auto$opt_dff.cc:242:make_patterns_logic$11512
  wire $auto$opt_dff.cc:242:make_patterns_logic$11517
  wire $auto$opt_dff.cc:242:make_patterns_logic$11522
  wire $auto$opt_dff.cc:242:make_patterns_logic$11527
  wire $auto$opt_dff.cc:242:make_patterns_logic$11532
  wire $auto$opt_dff.cc:242:make_patterns_logic$11537
  wire $auto$opt_dff.cc:242:make_patterns_logic$11542
  wire $auto$opt_dff.cc:242:make_patterns_logic$11547
  wire $auto$opt_dff.cc:242:make_patterns_logic$11552
  wire $auto$opt_dff.cc:242:make_patterns_logic$11557
  wire $auto$opt_dff.cc:242:make_patterns_logic$11562
  wire $auto$opt_dff.cc:242:make_patterns_logic$11567
  wire $auto$opt_dff.cc:242:make_patterns_logic$11572
  wire $auto$opt_dff.cc:242:make_patterns_logic$11577
  wire $auto$opt_dff.cc:242:make_patterns_logic$11582
  wire $auto$opt_dff.cc:242:make_patterns_logic$11587
  wire $auto$opt_dff.cc:242:make_patterns_logic$11605
  wire $auto$opt_dff.cc:242:make_patterns_logic$11624
  wire $auto$opt_dff.cc:242:make_patterns_logic$11648
  wire $auto$opt_dff.cc:242:make_patterns_logic$11657
  wire $auto$opt_dff.cc:242:make_patterns_logic$11667
  wire $auto$opt_dff.cc:242:make_patterns_logic$11675
  wire $auto$opt_dff.cc:276:combine_resets$11611
  wire $auto$opt_reduce.cc:134:opt_mux$10476
  wire $auto$opt_reduce.cc:134:opt_mux$10478
  wire $auto$opt_reduce.cc:134:opt_mux$10480
  wire $auto$opt_reduce.cc:134:opt_mux$10482
  wire $auto$opt_reduce.cc:134:opt_mux$10484
  wire $auto$opt_reduce.cc:134:opt_mux$10486
  wire $auto$opt_reduce.cc:134:opt_mux$10488
  wire $auto$opt_reduce.cc:134:opt_mux$10490
  wire $auto$opt_reduce.cc:134:opt_mux$10492
  wire $auto$opt_reduce.cc:134:opt_mux$10494
  wire $auto$opt_reduce.cc:134:opt_mux$10496
  wire $auto$opt_reduce.cc:134:opt_mux$10500
  wire $auto$opt_reduce.cc:134:opt_mux$10502
  wire $auto$opt_reduce.cc:134:opt_mux$10504
  wire $auto$opt_reduce.cc:134:opt_mux$10506
  wire $auto$opt_reduce.cc:134:opt_mux$10508
  wire $auto$opt_reduce.cc:134:opt_mux$10510
  wire $auto$opt_reduce.cc:134:opt_mux$10512
  wire $auto$opt_reduce.cc:134:opt_mux$10514
  wire $auto$opt_reduce.cc:134:opt_mux$10518
  wire $auto$opt_reduce.cc:134:opt_mux$10520
  wire $auto$opt_reduce.cc:134:opt_mux$10522
  wire $auto$opt_reduce.cc:134:opt_mux$10524
  wire $auto$opt_reduce.cc:134:opt_mux$10526
  wire $auto$opt_reduce.cc:134:opt_mux$10528
  wire $auto$opt_reduce.cc:134:opt_mux$10530
  wire $auto$opt_reduce.cc:134:opt_mux$10532
  wire $auto$opt_reduce.cc:134:opt_mux$10536
  wire $auto$opt_reduce.cc:134:opt_mux$10538
  wire $auto$opt_reduce.cc:134:opt_mux$10542
  wire $auto$opt_reduce.cc:134:opt_mux$10544
  wire $auto$opt_reduce.cc:134:opt_mux$10546
  wire $auto$opt_reduce.cc:134:opt_mux$10548
  wire $auto$opt_reduce.cc:134:opt_mux$10552
  wire $auto$opt_reduce.cc:134:opt_mux$10554
  wire $auto$opt_reduce.cc:134:opt_mux$10558
  wire $auto$opt_reduce.cc:134:opt_mux$10560
  wire $auto$opt_reduce.cc:134:opt_mux$10562
  wire $auto$opt_reduce.cc:134:opt_mux$10566
  wire $auto$opt_reduce.cc:134:opt_mux$10570
  wire $auto$opt_reduce.cc:134:opt_mux$10574
  wire $auto$opt_reduce.cc:134:opt_mux$10578
  wire $auto$opt_reduce.cc:134:opt_mux$10582
  wire $auto$opt_reduce.cc:134:opt_mux$10586
  wire $auto$opt_reduce.cc:134:opt_mux$10588
  wire $auto$opt_reduce.cc:134:opt_mux$10590
  wire $auto$opt_reduce.cc:134:opt_mux$10592
  wire $auto$opt_reduce.cc:134:opt_mux$10596
  wire $auto$opt_reduce.cc:134:opt_mux$10600
  wire $auto$opt_reduce.cc:134:opt_mux$10602
  wire $auto$opt_reduce.cc:134:opt_mux$10604
  wire $auto$opt_reduce.cc:134:opt_mux$10606
  wire $auto$opt_reduce.cc:134:opt_mux$10612
  wire $auto$opt_reduce.cc:134:opt_mux$10616
  wire $auto$opt_reduce.cc:134:opt_mux$10622
  wire $auto$opt_reduce.cc:134:opt_mux$10624
  wire $auto$opt_reduce.cc:134:opt_mux$10626
  wire $auto$opt_reduce.cc:134:opt_mux$10632
  wire $auto$opt_reduce.cc:134:opt_mux$10634
  wire $auto$opt_reduce.cc:134:opt_mux$10636
  wire $auto$opt_reduce.cc:134:opt_mux$10638
  wire $auto$opt_reduce.cc:134:opt_mux$10646
  wire $auto$opt_reduce.cc:134:opt_mux$10652
  wire $auto$opt_reduce.cc:134:opt_mux$10656
  wire $auto$rtlil.cc:2127:Not$11085
  wire $auto$rtlil.cc:2127:Not$11602
  wire $auto$rtlil.cc:2127:Not$11604
  wire $auto$rtlil.cc:2127:Not$11610
  wire $auto$rtlil.cc:2127:Not$11643
  wire $auto$rtlil.cc:2127:Not$11645
  wire $auto$rtlil.cc:2127:Not$11647
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10832
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10834
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10836
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10838
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10840
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10842
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10844
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10846
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10848
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10850
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10852
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10854
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10856
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10858
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10860
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10862
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10864
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10866
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10868
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10870
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10872
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10874
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10876
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10878
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10880
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10882
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10884
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10886
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10888
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10890
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10892
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10894
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10896
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10898
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10900
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10902
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10904
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10906
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10908
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10910
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10912
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10914
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10916
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10918
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10920
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10922
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10924
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10926
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10928
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10930
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10932
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10934
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10936
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10938
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10940
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10942
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10944
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10946
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10948
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10950
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10952
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10954
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10956
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10958
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10960
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10962
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10964
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10966
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10968
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10970
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10972
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10974
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10976
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10978
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10980
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10982
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10984
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10986
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10988
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10990
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10992
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10994
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10996
  wire width 32 $auto$rtlil.cc:2817:Anyseq$10998
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11000
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11002
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11004
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11006
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11008
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11010
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11012
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11014
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11016
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11018
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11020
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11022
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11024
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11026
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11028
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11030
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11032
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11034
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11036
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11038
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11040
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11042
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11044
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11046
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11048
  wire width 32 $auto$rtlil.cc:2817:Anyseq$11050
  wire width 3 $auto$rtlil.cc:2817:Anyseq$11052
  wire width 3 $auto$rtlil.cc:2817:Anyseq$11054
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$wreduce.cc:454:run$10671
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  wire width 32 $auto$wreduce.cc:454:run$10672
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  wire width 32 $auto$wreduce.cc:454:run$10673
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  wire width 32 $auto$wreduce.cc:454:run$10674
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  wire $eq$cva6_processor_shim.v:102$339_Y
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  wire $eq$cva6_processor_shim.v:103$341_Y
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  wire $eq$cva6_processor_shim.v:104$343_Y
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  wire $eq$cva6_processor_shim.v:105$345_Y
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  wire $eq$cva6_processor_shim.v:106$348_Y
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  wire $eq$cva6_processor_shim.v:243$360_Y
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  wire $eq$cva6_processor_shim.v:257$363_Y
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  wire $eq$cva6_processor_shim.v:261$364_Y
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  wire $eq$cva6_processor_shim.v:263$365_Y
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  wire $eq$cva6_processor_shim.v:269$368_Y
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  wire $eq$cva6_processor_shim.v:277$369_Y
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  wire $eq$cva6_processor_shim.v:311$378_Y
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  wire $eq$cva6_processor_shim.v:66$251_Y
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  wire $eq$cva6_processor_shim.v:70$288_Y
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  wire $eq$cva6_processor_shim.v:74$315_Y
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  wire $eq$cva6_processor_shim.v:96$331_Y
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  wire $eq$cva6_processor_shim.v:97$333_Y
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  wire $eq$cva6_processor_shim.v:98$335_Y
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  wire $eq$cva6_processor_shim.v:99$336_Y
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  wire $logic_and$cva6_processor_shim.v:264$367_Y
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  wire $logic_and$cva6_processor_shim.v:293$373_Y
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  wire $logic_and$cva6_processor_shim.v:311$377_Y
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  wire $logic_and$cva6_processor_shim.v:311$379_Y
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  wire $logic_not$cva6_processor_shim.v:264$366_Y
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  wire $lt$cva6_processor_shim.v:105$346_Y
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  wire $lt$cva6_processor_shim.v:106$349_Y
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  wire $ne$cva6_processor_shim.v:293$372_Y
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  wire $ne$cva6_processor_shim.v:315$380_Y
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  wire width 32 $or$cva6_processor_shim.v:103$342_Y
  wire $procmux$2055_CMP
  wire $procmux$2056_CMP
  wire $procmux$2057_CMP
  wire $procmux$2058_CMP
  wire $procmux$2059_CMP
  wire $procmux$2060_CMP
  wire $procmux$2061_CMP
  wire $procmux$2062_CMP
  wire $procmux$2063_CMP
  wire $procmux$2064_CMP
  wire $procmux$2065_CMP
  wire $procmux$2066_CMP
  wire $procmux$2067_CMP
  wire $procmux$2068_CMP
  wire $procmux$2069_CMP
  wire $procmux$2070_CMP
  wire $procmux$2071_CMP
  wire $procmux$2072_CMP
  wire $procmux$2073_CMP
  wire $procmux$2074_CMP
  wire $procmux$2075_CMP
  wire $procmux$2076_CMP
  wire $procmux$2077_CMP
  wire $procmux$2078_CMP
  wire $procmux$2079_CMP
  wire $procmux$2080_CMP
  wire $procmux$2081_CMP
  wire $procmux$2082_CMP
  wire $procmux$2083_CMP
  wire $procmux$2084_CMP
  wire $procmux$2085_CMP
  wire $procmux$2086_CMP
  wire $procmux$3591_CMP
  wire $procmux$3592_CMP
  wire $procmux$3593_CMP
  wire $procmux$3594_CMP
  wire $procmux$3595_CMP
  wire $procmux$3596_CMP
  wire $procmux$3597_CMP
  wire $procmux$3598_CMP
  wire $procmux$3599_CMP
  wire $procmux$3600_CMP
  wire $procmux$3601_CMP
  wire $procmux$3602_CMP
  wire $procmux$3603_CMP
  wire $procmux$3604_CMP
  wire $procmux$3605_CMP
  wire $procmux$3606_CMP
  wire $procmux$3607_CMP
  wire $procmux$3608_CMP
  wire $procmux$3609_CMP
  wire $procmux$3610_CMP
  wire $procmux$3611_CMP
  wire $procmux$3612_CMP
  wire $procmux$3613_CMP
  wire $procmux$3614_CMP
  wire $procmux$3615_CMP
  wire $procmux$3616_CMP
  wire $procmux$3617_CMP
  wire $procmux$3618_CMP
  wire $procmux$3619_CMP
  wire $procmux$3620_CMP
  wire $procmux$3621_CMP
  wire $procmux$3622_CMP
  wire width 32 $procmux$3623_Y
  wire width 32 $procmux$3626_Y
  wire width 32 $procmux$3629_Y
  wire width 32 $procmux$3631_Y
  wire $procmux$5769_CMP
  wire $procmux$5770_CMP
  wire $procmux$5771_CMP
  wire $procmux$5772_CMP
  wire $procmux$5773_CMP
  wire $procmux$5774_CMP
  wire $procmux$5775_CMP
  wire $procmux$5776_CMP
  wire $procmux$5777_CMP
  wire $procmux$5778_CMP
  wire $procmux$5779_CMP
  wire $procmux$5780_CMP
  wire $procmux$5781_CMP
  wire $procmux$5782_CMP
  wire $procmux$5783_CMP
  wire $procmux$5784_CMP
  wire $procmux$5785_CMP
  wire $procmux$5786_CMP
  wire $procmux$5787_CMP
  wire $procmux$5788_CMP
  wire $procmux$5789_CMP
  wire $procmux$5790_CMP
  wire $procmux$5791_CMP
  wire $procmux$5792_CMP
  wire $procmux$5793_CMP
  wire $procmux$5794_CMP
  wire $procmux$5795_CMP
  wire $procmux$5796_CMP
  wire $procmux$5797_CMP
  wire $procmux$5798_CMP
  wire $procmux$5799_CMP
  wire $procmux$5800_CMP
  wire width 32 $procmux$5846_Y
  wire width 32 $procmux$5849_Y
  wire width 32 $procmux$5851_Y
  wire $procmux$6567_CMP
  wire $procmux$6568_CMP
  wire $procmux$6569_CMP
  wire $procmux$6570_CMP
  wire $procmux$6571_CMP
  wire $procmux$6572_CMP
  wire $procmux$6573_CMP
  wire $procmux$6574_CMP
  wire $procmux$6575_CMP
  wire $procmux$6576_CMP
  wire $procmux$6577_CMP
  wire $procmux$6578_CMP
  wire $procmux$6579_CMP
  wire $procmux$6580_CMP
  wire $procmux$6581_CMP
  wire $procmux$6582_CMP
  wire $procmux$6583_CMP
  wire $procmux$6584_CMP
  wire $procmux$6585_CMP
  wire $procmux$6586_CMP
  wire $procmux$6587_CMP
  wire $procmux$6588_CMP
  wire $procmux$6589_CMP
  wire $procmux$6590_CMP
  wire $procmux$6591_CMP
  wire $procmux$6592_CMP
  wire $procmux$6593_CMP
  wire $procmux$6594_CMP
  wire $procmux$6595_CMP
  wire $procmux$6596_CMP
  wire $procmux$6597_CMP
  wire $procmux$6598_CMP
  wire width 32 $procmux$7985_Y
  wire width 32 $procmux$7987_Y
  wire width 3 $procmux$9484_Y
  wire width 3 $procmux$9526_Y
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  wire width 32 $shl$cva6_processor_shim.v:100$337_Y
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  wire width 32 $shr$cva6_processor_shim.v:97$334_Y
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:286$371_Y
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:296$374_Y
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:316$381_Y
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  wire width 32 $ternary$cva6_processor_shim.v:102$355_Y
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  wire width 32 $ternary$cva6_processor_shim.v:103$354_Y
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  wire width 32 $ternary$cva6_processor_shim.v:104$353_Y
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  wire width 32 $ternary$cva6_processor_shim.v:106$351_Y
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  wire width 32 $ternary$cva6_processor_shim.v:96$358_Y
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  wire width 32 $ternary$cva6_processor_shim.v:97$357_Y
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  wire width 32 $ternary$cva6_processor_shim.v:98$356_Y
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  wire width 32 $ternary$cva6_processor_shim.v:99$338_Y
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  wire width 32 $xor$cva6_processor_shim.v:104$344_Y
  attribute \src "cva6_processor_shim.v:4.16-4.21"
  wire input 1 \clk_i
  attribute \src "cva6_processor_shim.v:112.17-112.30"
  wire width 32 \de_io_instr_i
  attribute \src "cva6_processor_shim.v:118.10-118.29"
  wire \de_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:115.10-115.25"
  wire \de_io_is_load_i
  attribute \src "cva6_processor_shim.v:124.10-124.31"
  wire \de_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:133.10-133.26"
  wire \de_io_load_req_o
  attribute \src "cva6_processor_shim.v:128.10-128.23"
  wire \de_io_ready_o
  attribute \src "cva6_processor_shim.v:130.10-130.30"
  wire \de_io_store_commit_i
  attribute \src "cva6_processor_shim.v:121.10-121.32"
  wire \de_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:6.23-6.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_processor_shim.v:8.17-8.30"
  wire output 5 \instr_ready_o
  attribute \src "cva6_processor_shim.v:7.16-7.29"
  wire input 4 \instr_valid_i
  attribute \src "cva6_processor_shim.v:172.15-172.28"
  wire width 3 \load_cooldown
  attribute \src "cva6_processor_shim.v:10.16-10.31"
  wire input 7 \load_mem_resp_i
  attribute \src "cva6_processor_shim.v:166.16-166.30"
  wire width 32 \loadstore_addr
  attribute \src "cva6_processor_shim.v:167.15-167.28"
  wire width 3 \loadstore_fsm
  attribute \src "cva6_processor_shim.v:165.9-165.24"
  wire \loadstore_state
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[0]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[10]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[11]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[12]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[13]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[14]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[15]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[16]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[17]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[18]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[19]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[1]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[20]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[21]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[22]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[23]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[24]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[25]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[26]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[27]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[28]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[29]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[2]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[30]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[31]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[3]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[4]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[5]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[6]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[7]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[8]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[9]
  attribute \src "cva6_processor_shim.v:13.31-13.36"
  wire width 1024 output 9 \mem_o
  attribute \src "cva6_processor_shim.v:61.9-61.16"
  wire \ready_o
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[0]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[10]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[11]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[12]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[13]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[14]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[15]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[16]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[17]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[18]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[19]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[1]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[20]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[21]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[22]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[23]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[24]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[25]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[26]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[27]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[28]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[29]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[2]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[30]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[31]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[3]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[4]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[5]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[6]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[7]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[8]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[9]
  attribute \src "cva6_processor_shim.v:12.31-12.40"
  wire width 1024 output 8 \regfile_o
  attribute \src "cva6_processor_shim.v:5.16-5.22"
  wire input 2 \rst_ni
  attribute \src "cva6_processor_shim.v:170.9-170.23"
  wire \store_cooldown
  attribute \src "cva6_processor_shim.v:171.15-171.26"
  wire width 3 \store_count
  attribute \src "cva6_processor_shim.v:9.16-9.32"
  wire input 6 \store_mem_resp_i
  attribute \src "cva6_processor_shim.v:174.9-174.26"
  wire \store_uncommitted
  attribute \src "cva6_processor_shim.v:113.16-113.29"
  wire width 32 \tb_io_instr_i
  attribute \src "cva6_processor_shim.v:119.9-119.28"
  wire \tb_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:116.9-116.24"
  wire \tb_io_is_load_i
  attribute \src "cva6_processor_shim.v:125.9-125.30"
  wire \tb_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:131.9-131.29"
  wire \tb_io_store_commit_i
  attribute \src "cva6_processor_shim.v:122.9-122.31"
  wire \tb_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  cell $add $add$cva6_processor_shim.v:227$286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:25] \instr_i [11:7] }
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$136_DATA[31:0]$285
    connect \Y $add$cva6_processor_shim.v:227$286_Y
  end
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  cell $add $add$cva6_processor_shim.v:233$313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$139_DATA[31:0]$312
    connect \Y $add$cva6_processor_shim.v:233$313_Y
  end
  attribute \src "cva6_processor_shim.v:254.39-254.54"
  cell $add $add$cva6_processor_shim.v:254$362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \store_count
    connect \B 1'1
    connect \Y $add$cva6_processor_shim.v:254$362_Y
  end
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  cell $add $add$cva6_processor_shim.v:96$332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329
    connect \Y $add$cva6_processor_shim.v:96$332_Y
  end
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  cell $and $and$cva6_processor_shim.v:102$340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329
    connect \Y $and$cva6_processor_shim.v:102$340_Y
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11079
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11078
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11081
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10582 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11080
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11083
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10582 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11082
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11092
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10504 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11091
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11094
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10504 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11093
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10554 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11102
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10554 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11104
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10592 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11113
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10592 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11115
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10482 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11124
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10482 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11126
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11136
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10510 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11135
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11138
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10510 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11137
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10532 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11146
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10532 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11148
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10486 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11157
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10486 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11159
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10522 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11168
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10522 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11170
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10484 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11179
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10484 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11181
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10552 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11190
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10552 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11192
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10548 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11201
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10548 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11203
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10632 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11212
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10632 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11214
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10492 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11223
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10492 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11225
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10530 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11234
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10530 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11236
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10560 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11245
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10560 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11247
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10570 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11256
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10570 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11258
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11268
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10588 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11267
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11270
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10588 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11269
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10612 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11278
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10612 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11280
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11290
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10636 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11289
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11292
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10636 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11291
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10490 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11300
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10490 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11302
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10512 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11311
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11314
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10512 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11313
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10538 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11322
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11325
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10538 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11324
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10494 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11333
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10494 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11335
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10578 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11344
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10578 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11346
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10542 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11355
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10542 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11357
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10600 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11366
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10600 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11368
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10626 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11377
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10626 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11379
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10514 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11388
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10514 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11390
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10478 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11399
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10478 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11401
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11411
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10506 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11410
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11413
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10506 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11412
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10528 $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11421
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11424
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$10528 $eq$cva6_processor_shim.v:70$288_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11423
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10596
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11430
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10508
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11435
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11441
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10624
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11440
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11446
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10496
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11445
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11451
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10558
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11450
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11456
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10604
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11455
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10652
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11460
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11466
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10488
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11465
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10518
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11470
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11476
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10544
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11475
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10566
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11480
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10586
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11485
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10606
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11490
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10622
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11495
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10646
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11500
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10476
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11505
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10500
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11510
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10524
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11515
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10546
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11520
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10562
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11525
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10574
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11530
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10590
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11535
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10602
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11540
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10616
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11545
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10634
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11550
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10656
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11555
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10480
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11560
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10502
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11565
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10520
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11570
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10526
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11575
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11581
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10536
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11580
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$11586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$10638
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11585
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11592
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$360_Y \loadstore_state }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11591
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:263$365_Y $eq$cva6_processor_shim.v:261$364_Y $eq$cva6_processor_shim.v:257$363_Y $eq$cva6_processor_shim.v:243$360_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11593
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$367_Y $eq$cva6_processor_shim.v:263$365_Y $eq$cva6_processor_shim.v:261$364_Y $eq$cva6_processor_shim.v:257$363_Y $eq$cva6_processor_shim.v:243$360_Y }
    connect \B 5'01000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11595
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:261$364_Y $eq$cva6_processor_shim.v:257$363_Y $eq$cva6_processor_shim.v:243$360_Y }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11597
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$363_Y $eq$cva6_processor_shim.v:243$360_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11599
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $ne$cva6_processor_shim.v:315$380_Y $logic_and$cva6_processor_shim.v:311$379_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11615
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:70$288_Y $eq$cva6_processor_shim.v:66$251_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11622
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:269$368_Y $eq$cva6_processor_shim.v:263$365_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11634
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$367_Y $eq$cva6_processor_shim.v:263$365_Y }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11636
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:277$369_Y \store_cooldown }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11653
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:293$373_Y $eq$cva6_processor_shim.v:277$369_Y \store_cooldown }
    connect \B 3'010
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11655
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$11662
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$363_Y $eq$cva6_processor_shim.v:243$360_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11661
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$11688
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$315_Y $eq$cva6_processor_shim.v:70$288_Y $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i }
    connect \B 4'0001
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$11687
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11084
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:66$251_Y
    connect \Y $auto$rtlil.cc:2127:Not$11085
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \Y $auto$rtlil.cc:2127:Not$11602
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \Y $auto$rtlil.cc:2127:Not$11604
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:243$360_Y
    connect \Y $auto$rtlil.cc:2127:Not$11643
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11644
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:257$363_Y
    connect \Y $auto$rtlil.cc:2127:Not$11645
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$11646
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:261$364_Y
    connect \Y $auto$rtlil.cc:2127:Not$11647
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11087
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11082 $auto$opt_dff.cc:217:make_patterns_logic$11080 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11086
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11098
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11093 $auto$opt_dff.cc:217:make_patterns_logic$11091 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11097
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11104 $auto$opt_dff.cc:217:make_patterns_logic$11102 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11108
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11120
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11115 $auto$opt_dff.cc:217:make_patterns_logic$11113 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11119
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11126 $auto$opt_dff.cc:217:make_patterns_logic$11124 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11130
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11137 $auto$opt_dff.cc:217:make_patterns_logic$11135 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11141
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11148 $auto$opt_dff.cc:217:make_patterns_logic$11146 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11152
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11159 $auto$opt_dff.cc:217:make_patterns_logic$11157 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11163
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11170 $auto$opt_dff.cc:217:make_patterns_logic$11168 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11174
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11181 $auto$opt_dff.cc:217:make_patterns_logic$11179 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11185
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11192 $auto$opt_dff.cc:217:make_patterns_logic$11190 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11196
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11203 $auto$opt_dff.cc:217:make_patterns_logic$11201 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11207
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11214 $auto$opt_dff.cc:217:make_patterns_logic$11212 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11218
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11225 $auto$opt_dff.cc:217:make_patterns_logic$11223 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11229
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11236 $auto$opt_dff.cc:217:make_patterns_logic$11234 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11240
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11247 $auto$opt_dff.cc:217:make_patterns_logic$11245 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11251
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11258 $auto$opt_dff.cc:217:make_patterns_logic$11256 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11262
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11269 $auto$opt_dff.cc:217:make_patterns_logic$11267 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11273
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11280 $auto$opt_dff.cc:217:make_patterns_logic$11278 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11284
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11296
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11291 $auto$opt_dff.cc:217:make_patterns_logic$11289 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11295
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11302 $auto$opt_dff.cc:217:make_patterns_logic$11300 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11306
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11313 $auto$opt_dff.cc:217:make_patterns_logic$11311 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11317
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11324 $auto$opt_dff.cc:217:make_patterns_logic$11322 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11328
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11335 $auto$opt_dff.cc:217:make_patterns_logic$11333 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11339
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11346 $auto$opt_dff.cc:217:make_patterns_logic$11344 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11350
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11357 $auto$opt_dff.cc:217:make_patterns_logic$11355 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11361
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11368 $auto$opt_dff.cc:217:make_patterns_logic$11366 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11372
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11379 $auto$opt_dff.cc:217:make_patterns_logic$11377 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11383
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11395
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11390 $auto$opt_dff.cc:217:make_patterns_logic$11388 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11394
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11401 $auto$opt_dff.cc:217:make_patterns_logic$11399 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11405
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11417
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11412 $auto$opt_dff.cc:217:make_patterns_logic$11410 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11416
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11428
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11085 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11423 $auto$opt_dff.cc:217:make_patterns_logic$11421 $auto$opt_dff.cc:217:make_patterns_logic$11078 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11427
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11433
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11430 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11432
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11435 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11437
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11443
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11440 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11442
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11448
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11445 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11447
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11453
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11450 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11452
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11458
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11455 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11457
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11463
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11460 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11462
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11465 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11467
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11470 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11472
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11475 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11477
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11480 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11482
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11485 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11487
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11490 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11492
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11495 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11497
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11500 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11502
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11505 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11507
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11510 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11512
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11515 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11517
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11520 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11522
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11525 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11527
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11530 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11532
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11535 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11537
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11540 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11542
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11545 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11547
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11550 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11552
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11555 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11557
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11560 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11562
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11565 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11567
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11570 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11572
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11575 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11577
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11580 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11582
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$251_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$11585 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11587
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11604 $auto$rtlil.cc:2127:Not$11602 $auto$opt_dff.cc:217:make_patterns_logic$11599 $auto$opt_dff.cc:217:make_patterns_logic$11597 $auto$opt_dff.cc:217:make_patterns_logic$11595 $auto$opt_dff.cc:217:make_patterns_logic$11593 $auto$opt_dff.cc:217:make_patterns_logic$11591 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11605
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \instr_valid_i $auto$opt_dff.cc:217:make_patterns_logic$11622 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11624
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11649
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11647 $auto$rtlil.cc:2127:Not$11645 $auto$rtlil.cc:2127:Not$11643 $auto$rtlil.cc:2127:Not$11604 $auto$rtlil.cc:2127:Not$11602 $auto$opt_dff.cc:217:make_patterns_logic$11636 $auto$opt_dff.cc:217:make_patterns_logic$11634 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11648
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$11655 $auto$opt_dff.cc:217:make_patterns_logic$11653 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11657
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11668
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$11604 $auto$rtlil.cc:2127:Not$11602 $auto$opt_dff.cc:217:make_patterns_logic$11661 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11667
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$11676
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$360_Y $auto$rtlil.cc:2127:Not$11604 $auto$rtlil.cc:2127:Not$11602 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$11675
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$11609
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$11610
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$11612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:311$379_Y $auto$rtlil.cc:2127:Not$11610 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$11611
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11618
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $6\store_count[2:0]
    connect \Q \store_count
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11619
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\store_cooldown[0:0]
    connect \Q \store_cooldown
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11620
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $2\loadstore_fsm[2:0]
    connect \Q \loadstore_fsm
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$11651
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_load_mem_resp_i[0:0]
    connect \Q \tb_io_load_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11088
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11086
    connect \Q \regfile[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11099
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11097
    connect \Q \regfile[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11110
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11108
    connect \Q \regfile[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11121
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11119
    connect \Q \regfile[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11132
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11130
    connect \Q \regfile[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11143
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11141
    connect \Q \regfile[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11154
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11152
    connect \Q \regfile[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11165
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11163
    connect \Q \regfile[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11176
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11174
    connect \Q \regfile[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11187
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11185
    connect \Q \regfile[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11198
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11196
    connect \Q \regfile[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11209
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11207
    connect \Q \regfile[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11220
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11218
    connect \Q \regfile[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11231
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11229
    connect \Q \regfile[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11242
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11240
    connect \Q \regfile[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11253
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11251
    connect \Q \regfile[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11264
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11262
    connect \Q \regfile[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11275
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11273
    connect \Q \regfile[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11286
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11284
    connect \Q \regfile[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11297
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11295
    connect \Q \regfile[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11308
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11306
    connect \Q \regfile[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11319
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11317
    connect \Q \regfile[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11330
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11328
    connect \Q \regfile[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11341
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11339
    connect \Q \regfile[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11352
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11350
    connect \Q \regfile[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11363
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11361
    connect \Q \regfile[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11374
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11372
    connect \Q \regfile[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11385
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11383
    connect \Q \regfile[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11396
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11394
    connect \Q \regfile[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11407
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11405
    connect \Q \regfile[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11418
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11416
    connect \Q \regfile[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11429
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11427
    connect \Q \regfile[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11434
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11432
    connect \Q \mem[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11439
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11437
    connect \Q \mem[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11444
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11442
    connect \Q \mem[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11449
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11447
    connect \Q \mem[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11454
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11452
    connect \Q \mem[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11459
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11457
    connect \Q \mem[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11464
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11462
    connect \Q \mem[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11469
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11467
    connect \Q \mem[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11474
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11472
    connect \Q \mem[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11479
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11477
    connect \Q \mem[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11484
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11482
    connect \Q \mem[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11489
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11487
    connect \Q \mem[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11494
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11492
    connect \Q \mem[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11499
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11497
    connect \Q \mem[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11504
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11502
    connect \Q \mem[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11509
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11507
    connect \Q \mem[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11514
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11512
    connect \Q \mem[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11519
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11517
    connect \Q \mem[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11524
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11522
    connect \Q \mem[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11529
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11527
    connect \Q \mem[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11534
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11532
    connect \Q \mem[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11539
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11537
    connect \Q \mem[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11544
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11542
    connect \Q \mem[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11549
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11547
    connect \Q \mem[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11554
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11552
    connect \Q \mem[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11559
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11557
    connect \Q \mem[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11564
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11562
    connect \Q \mem[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11569
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11567
    connect \Q \mem[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11574
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11572
    connect \Q \mem[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11579
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11577
    connect \Q \mem[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11584
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11582
    connect \Q \mem[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$11589
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11587
    connect \Q \mem[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11607
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\store_uncommitted[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11605
    connect \Q \store_uncommitted
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11614
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $sub$cva6_processor_shim.v:316$381_Y [2]
    connect \EN $ne$cva6_processor_shim.v:315$380_Y
    connect \Q \load_cooldown [2]
    connect \SRST $auto$opt_dff.cc:276:combine_resets$11611
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11617
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\load_cooldown[2:0] [1:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$11615
    connect \Q \load_cooldown [1:0]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11626
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $3\loadstore_addr[31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11624
    connect \Q \loadstore_addr
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11632
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $3\loadstore_state[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11624
    connect \Q \loadstore_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11650
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $7\tb_io_store_commit_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11648
    connect \Q \tb_io_store_commit_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11659
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_store_mem_resp_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11657
    connect \Q \tb_io_store_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11669
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\tb_io_instr_valid_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11667
    connect \Q \tb_io_instr_valid_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11677
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $5\tb_io_is_load_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11675
    connect \Q \tb_io_is_load_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11685
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \loadstore_addr
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$11675
    connect \Q \tb_io_instr_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$11689
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\ready_o[0:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$11687
    connect \Q \ready_o
    connect \SRST \rst_ni
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10476
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10480
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10488
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10496
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10492
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10500
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10502
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10508
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10512
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10518
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10520
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10524
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10526
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10530
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10536
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10538
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10544
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10546
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10478
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10522
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10558
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10562
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10494
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10566
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10528
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10560
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10574
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10506
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10482
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10570
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10586
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10590
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10593
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10542
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10595
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10596
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10504
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10602
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10604
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10606
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10588
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10609
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10600
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10510
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10616
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10554
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10548
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10622
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10624
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10627
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10612
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10552
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10634
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10638
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10639
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10582
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10532
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10643
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10592
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10646
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10647
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10578
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10649
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10514
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6592_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10652
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10653
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10636
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$6598_CMP $procmux$6597_CMP $procmux$6596_CMP $procmux$6595_CMP $procmux$6594_CMP $procmux$6593_CMP $procmux$6591_CMP $procmux$6590_CMP $procmux$6589_CMP $procmux$6588_CMP $procmux$6587_CMP $procmux$6586_CMP $procmux$6585_CMP $procmux$6584_CMP $procmux$6583_CMP $procmux$6582_CMP $procmux$6581_CMP $procmux$6580_CMP $procmux$6579_CMP $procmux$6578_CMP $procmux$6577_CMP $procmux$6576_CMP $procmux$6575_CMP $procmux$6574_CMP $procmux$6573_CMP $procmux$6572_CMP $procmux$6571_CMP $procmux$6570_CMP $procmux$6569_CMP $procmux$6568_CMP $procmux$6567_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10656
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10657
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10486
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10659
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10484
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10661
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10632
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10663
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2075_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10626
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$10665
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$2086_CMP $procmux$2085_CMP $procmux$2084_CMP $procmux$2083_CMP $procmux$2082_CMP $procmux$2081_CMP $procmux$2080_CMP $procmux$2079_CMP $procmux$2078_CMP $procmux$2077_CMP $procmux$2076_CMP $procmux$2074_CMP $procmux$2073_CMP $procmux$2072_CMP $procmux$2071_CMP $procmux$2070_CMP $procmux$2069_CMP $procmux$2068_CMP $procmux$2067_CMP $procmux$2066_CMP $procmux$2065_CMP $procmux$2064_CMP $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$10490
  end
  cell $anyseq $auto$setundef.cc:501:execute$10831
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10832
  end
  cell $anyseq $auto$setundef.cc:501:execute$10833
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10834
  end
  cell $anyseq $auto$setundef.cc:501:execute$10835
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10836
  end
  cell $anyseq $auto$setundef.cc:501:execute$10837
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10838
  end
  cell $anyseq $auto$setundef.cc:501:execute$10839
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10840
  end
  cell $anyseq $auto$setundef.cc:501:execute$10841
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10842
  end
  cell $anyseq $auto$setundef.cc:501:execute$10843
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10844
  end
  cell $anyseq $auto$setundef.cc:501:execute$10845
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10846
  end
  cell $anyseq $auto$setundef.cc:501:execute$10847
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10848
  end
  cell $anyseq $auto$setundef.cc:501:execute$10849
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10850
  end
  cell $anyseq $auto$setundef.cc:501:execute$10851
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10852
  end
  cell $anyseq $auto$setundef.cc:501:execute$10853
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10854
  end
  cell $anyseq $auto$setundef.cc:501:execute$10855
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10856
  end
  cell $anyseq $auto$setundef.cc:501:execute$10857
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10858
  end
  cell $anyseq $auto$setundef.cc:501:execute$10859
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10860
  end
  cell $anyseq $auto$setundef.cc:501:execute$10861
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10862
  end
  cell $anyseq $auto$setundef.cc:501:execute$10863
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10864
  end
  cell $anyseq $auto$setundef.cc:501:execute$10865
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10866
  end
  cell $anyseq $auto$setundef.cc:501:execute$10867
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10868
  end
  cell $anyseq $auto$setundef.cc:501:execute$10869
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10870
  end
  cell $anyseq $auto$setundef.cc:501:execute$10871
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10872
  end
  cell $anyseq $auto$setundef.cc:501:execute$10873
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10874
  end
  cell $anyseq $auto$setundef.cc:501:execute$10875
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10876
  end
  cell $anyseq $auto$setundef.cc:501:execute$10877
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10878
  end
  cell $anyseq $auto$setundef.cc:501:execute$10879
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10880
  end
  cell $anyseq $auto$setundef.cc:501:execute$10881
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10882
  end
  cell $anyseq $auto$setundef.cc:501:execute$10883
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10884
  end
  cell $anyseq $auto$setundef.cc:501:execute$10885
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10886
  end
  cell $anyseq $auto$setundef.cc:501:execute$10887
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10888
  end
  cell $anyseq $auto$setundef.cc:501:execute$10889
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10890
  end
  cell $anyseq $auto$setundef.cc:501:execute$10891
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10892
  end
  cell $anyseq $auto$setundef.cc:501:execute$10893
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10894
  end
  cell $anyseq $auto$setundef.cc:501:execute$10895
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10896
  end
  cell $anyseq $auto$setundef.cc:501:execute$10897
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10898
  end
  cell $anyseq $auto$setundef.cc:501:execute$10899
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10900
  end
  cell $anyseq $auto$setundef.cc:501:execute$10901
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10902
  end
  cell $anyseq $auto$setundef.cc:501:execute$10903
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10904
  end
  cell $anyseq $auto$setundef.cc:501:execute$10905
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10906
  end
  cell $anyseq $auto$setundef.cc:501:execute$10907
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10908
  end
  cell $anyseq $auto$setundef.cc:501:execute$10909
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10910
  end
  cell $anyseq $auto$setundef.cc:501:execute$10911
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10912
  end
  cell $anyseq $auto$setundef.cc:501:execute$10913
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10914
  end
  cell $anyseq $auto$setundef.cc:501:execute$10915
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10916
  end
  cell $anyseq $auto$setundef.cc:501:execute$10917
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10918
  end
  cell $anyseq $auto$setundef.cc:501:execute$10919
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10920
  end
  cell $anyseq $auto$setundef.cc:501:execute$10921
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10922
  end
  cell $anyseq $auto$setundef.cc:501:execute$10923
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10924
  end
  cell $anyseq $auto$setundef.cc:501:execute$10925
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10926
  end
  cell $anyseq $auto$setundef.cc:501:execute$10927
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10928
  end
  cell $anyseq $auto$setundef.cc:501:execute$10929
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10930
  end
  cell $anyseq $auto$setundef.cc:501:execute$10931
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10932
  end
  cell $anyseq $auto$setundef.cc:501:execute$10933
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10934
  end
  cell $anyseq $auto$setundef.cc:501:execute$10935
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10936
  end
  cell $anyseq $auto$setundef.cc:501:execute$10937
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10938
  end
  cell $anyseq $auto$setundef.cc:501:execute$10939
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10940
  end
  cell $anyseq $auto$setundef.cc:501:execute$10941
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10942
  end
  cell $anyseq $auto$setundef.cc:501:execute$10943
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10944
  end
  cell $anyseq $auto$setundef.cc:501:execute$10945
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10946
  end
  cell $anyseq $auto$setundef.cc:501:execute$10947
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10948
  end
  cell $anyseq $auto$setundef.cc:501:execute$10949
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10950
  end
  cell $anyseq $auto$setundef.cc:501:execute$10951
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10952
  end
  cell $anyseq $auto$setundef.cc:501:execute$10953
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10954
  end
  cell $anyseq $auto$setundef.cc:501:execute$10955
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10956
  end
  cell $anyseq $auto$setundef.cc:501:execute$10957
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10958
  end
  cell $anyseq $auto$setundef.cc:501:execute$10959
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10960
  end
  cell $anyseq $auto$setundef.cc:501:execute$10961
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10962
  end
  cell $anyseq $auto$setundef.cc:501:execute$10963
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10964
  end
  cell $anyseq $auto$setundef.cc:501:execute$10965
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10966
  end
  cell $anyseq $auto$setundef.cc:501:execute$10967
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10968
  end
  cell $anyseq $auto$setundef.cc:501:execute$10969
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10970
  end
  cell $anyseq $auto$setundef.cc:501:execute$10971
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10972
  end
  cell $anyseq $auto$setundef.cc:501:execute$10973
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10974
  end
  cell $anyseq $auto$setundef.cc:501:execute$10975
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10976
  end
  cell $anyseq $auto$setundef.cc:501:execute$10977
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10978
  end
  cell $anyseq $auto$setundef.cc:501:execute$10979
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10980
  end
  cell $anyseq $auto$setundef.cc:501:execute$10981
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10982
  end
  cell $anyseq $auto$setundef.cc:501:execute$10983
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10984
  end
  cell $anyseq $auto$setundef.cc:501:execute$10985
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10986
  end
  cell $anyseq $auto$setundef.cc:501:execute$10987
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10988
  end
  cell $anyseq $auto$setundef.cc:501:execute$10989
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10990
  end
  cell $anyseq $auto$setundef.cc:501:execute$10991
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10992
  end
  cell $anyseq $auto$setundef.cc:501:execute$10993
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10994
  end
  cell $anyseq $auto$setundef.cc:501:execute$10995
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10996
  end
  cell $anyseq $auto$setundef.cc:501:execute$10997
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$10998
  end
  cell $anyseq $auto$setundef.cc:501:execute$10999
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11000
  end
  cell $anyseq $auto$setundef.cc:501:execute$11001
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11002
  end
  cell $anyseq $auto$setundef.cc:501:execute$11003
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11004
  end
  cell $anyseq $auto$setundef.cc:501:execute$11005
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11006
  end
  cell $anyseq $auto$setundef.cc:501:execute$11007
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11008
  end
  cell $anyseq $auto$setundef.cc:501:execute$11009
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11010
  end
  cell $anyseq $auto$setundef.cc:501:execute$11011
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11012
  end
  cell $anyseq $auto$setundef.cc:501:execute$11013
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11014
  end
  cell $anyseq $auto$setundef.cc:501:execute$11015
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11016
  end
  cell $anyseq $auto$setundef.cc:501:execute$11017
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11018
  end
  cell $anyseq $auto$setundef.cc:501:execute$11019
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11020
  end
  cell $anyseq $auto$setundef.cc:501:execute$11021
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11022
  end
  cell $anyseq $auto$setundef.cc:501:execute$11023
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11024
  end
  cell $anyseq $auto$setundef.cc:501:execute$11025
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11026
  end
  cell $anyseq $auto$setundef.cc:501:execute$11027
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11028
  end
  cell $anyseq $auto$setundef.cc:501:execute$11029
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11030
  end
  cell $anyseq $auto$setundef.cc:501:execute$11031
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11032
  end
  cell $anyseq $auto$setundef.cc:501:execute$11033
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11034
  end
  cell $anyseq $auto$setundef.cc:501:execute$11035
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11036
  end
  cell $anyseq $auto$setundef.cc:501:execute$11037
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11038
  end
  cell $anyseq $auto$setundef.cc:501:execute$11039
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11040
  end
  cell $anyseq $auto$setundef.cc:501:execute$11041
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11042
  end
  cell $anyseq $auto$setundef.cc:501:execute$11043
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11044
  end
  cell $anyseq $auto$setundef.cc:501:execute$11045
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11046
  end
  cell $anyseq $auto$setundef.cc:501:execute$11047
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11048
  end
  cell $anyseq $auto$setundef.cc:501:execute$11049
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$11050
  end
  cell $anyseq $auto$setundef.cc:501:execute$11051
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$11052
  end
  cell $anyseq $auto$setundef.cc:501:execute$11053
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$11054
  end
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  cell $eq $eq$cva6_processor_shim.v:102$339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'111
    connect \Y $eq$cva6_processor_shim.v:102$339_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  cell $eq $eq$cva6_processor_shim.v:103$341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'110
    connect \Y $eq$cva6_processor_shim.v:103$341_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  cell $eq $eq$cva6_processor_shim.v:104$343
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:104$343_Y
  end
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  cell $eq $eq$cva6_processor_shim.v:105$345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:105$345_Y
  end
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  cell $eq $eq$cva6_processor_shim.v:106$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:106$348_Y
  end
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  cell $eq $eq$cva6_processor_shim.v:243$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:243$360_Y
  end
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  cell $eq $eq$cva6_processor_shim.v:257$363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:257$363_Y
  end
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  cell $eq $eq$cva6_processor_shim.v:261$364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:261$364_Y
  end
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  cell $eq $eq$cva6_processor_shim.v:263$365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:263$365_Y
  end
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  cell $logic_not $eq$cva6_processor_shim.v:269$368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \Y $eq$cva6_processor_shim.v:269$368_Y
  end
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  cell $logic_not $eq$cva6_processor_shim.v:277$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\loadstore_fsm[2:0]
    connect \Y $eq$cva6_processor_shim.v:277$369_Y
  end
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  cell $logic_not $eq$cva6_processor_shim.v:311$378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $eq$cva6_processor_shim.v:311$378_Y
  end
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  cell $eq $eq$cva6_processor_shim.v:66$251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_processor_shim.v:66$251_Y
  end
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  cell $eq $eq$cva6_processor_shim.v:70$288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:70$288_Y
  end
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  cell $eq $eq$cva6_processor_shim.v:74$315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_processor_shim.v:74$315_Y
  end
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  cell $logic_not $eq$cva6_processor_shim.v:96$331
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \Y $eq$cva6_processor_shim.v:96$331_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  cell $eq $eq$cva6_processor_shim.v:97$333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:97$333_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  cell $eq $eq$cva6_processor_shim.v:98$335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'101
    connect \Y $eq$cva6_processor_shim.v:98$335_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  cell $logic_not $eq$cva6_processor_shim.v:99$336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_i [31:25]
    connect \Y $eq$cva6_processor_shim.v:99$336_Y
  end
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  cell $logic_and $logic_and$cva6_processor_shim.v:264$367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_uncommitted
    connect \B $logic_not$cva6_processor_shim.v:264$366_Y
    connect \Y $logic_and$cva6_processor_shim.v:264$367_Y
  end
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  cell $logic_and $logic_and$cva6_processor_shim.v:293$373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_processor_shim.v:293$372_Y
    connect \B \store_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:293$373_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_req_o
    connect \B \load_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:311$377_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_processor_shim.v:311$377_Y
    connect \B $eq$cva6_processor_shim.v:311$378_Y
    connect \Y $logic_and$cva6_processor_shim.v:311$379_Y
  end
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  cell $logic_not $logic_not$cva6_processor_shim.v:264$366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_state
    connect \Y $logic_not$cva6_processor_shim.v:264$366_Y
  end
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  cell $lt $lt$cva6_processor_shim.v:105$346
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329
    connect \B \instr_i [31:20]
    connect \Y $lt$cva6_processor_shim.v:105$346_Y
  end
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  cell $lt $lt$cva6_processor_shim.v:106$349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329
    connect \B { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \Y $lt$cva6_processor_shim.v:106$349_Y
  end
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  cell $reduce_bool $ne$cva6_processor_shim.v:293$372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\store_count[2:0]
    connect \Y $ne$cva6_processor_shim.v:293$372_Y
  end
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  cell $reduce_bool $ne$cva6_processor_shim.v:315$380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $ne$cva6_processor_shim.v:315$380_Y
  end
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  cell $or $or$cva6_processor_shim.v:103$342
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329
    connect \Y $or$cva6_processor_shim.v:103$342_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:315.21-315.39|cva6_processor_shim.v:315.17-317.20"
  cell $mux $procmux$1302
    parameter \WIDTH 3
    connect \A { \load_cooldown [2] 2'xx }
    connect \B $sub$cva6_processor_shim.v:316$381_Y [2:0]
    connect \S $ne$cva6_processor_shim.v:315$380_Y
    connect \Y $3\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$1311
    parameter \WIDTH 3
    connect \A $3\load_cooldown[2:0]
    connect \B 3'011
    connect \S $logic_and$cva6_processor_shim.v:311$379_Y
    connect \Y $2\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$1317
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:311$379_Y
    connect \Y $2\tb_io_load_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$1323
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $5\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$1332
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $sub$cva6_processor_shim.v:286$371_Y [0]
    connect \S \store_cooldown
    connect \Y $5\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1342
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $sub$cva6_processor_shim.v:296$374_Y [2:0]
    connect \S $logic_and$cva6_processor_shim.v:293$373_Y
    connect \Y $8\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1354
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$373_Y
    connect \Y $4\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$1366
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$373_Y
    connect \Y $4\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1378
    parameter \WIDTH 1
    connect \A $4\tb_io_store_mem_resp_i[0:0]
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $3\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1387
    parameter \WIDTH 1
    connect \A $4\store_cooldown[0:0]
    connect \B $sub$cva6_processor_shim.v:286$371_Y [0]
    connect \S \store_cooldown
    connect \Y $3\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$1396
    parameter \WIDTH 3
    connect \A $8\store_count[2:0]
    connect \B $2\store_count[2:0]
    connect \S \store_cooldown
    connect \Y $7\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1404
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $7\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:277$369_Y
    connect \Y $6\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1410
    parameter \WIDTH 1
    connect \A $5\store_cooldown[0:0]
    connect \B $3\store_cooldown[0:0]
    connect \S $eq$cva6_processor_shim.v:277$369_Y
    connect \Y $2\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$1416
    parameter \WIDTH 1
    connect \A $5\tb_io_store_mem_resp_i[0:0]
    connect \B $3\tb_io_store_mem_resp_i[0:0]
    connect \S $eq$cva6_processor_shim.v:277$369_Y
    connect \Y $2\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:271.25-271.38|cva6_processor_shim.v:271.21-273.24"
  cell $mux $procmux$1424
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \de_io_ready_o
    connect \Y $12\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$1450
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $12\ready_o[0:0]
    connect \S $eq$cva6_processor_shim.v:269$368_Y
    connect \Y $11\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$1474
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:269$368_Y
    connect \Y $9\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$1499
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $logic_and$cva6_processor_shim.v:264$367_Y
    connect \Y $9\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$1523
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:264$367_Y
    connect \Y $8\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1546
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'000
    connect \S $eq$cva6_processor_shim.v:263$365_Y
    connect \Y $9\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1567
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $9\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:263$365_Y
    connect \Y $8\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1588
    parameter \WIDTH 1
    connect \A $9\tb_io_store_commit_i[0:0]
    connect \B $8\tb_io_store_commit_i[0:0]
    connect \S $eq$cva6_processor_shim.v:263$365_Y
    connect \Y $7\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$1609
    parameter \WIDTH 1
    connect \A $11\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:263$365_Y
    connect \Y $10\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1630
    parameter \WIDTH 3
    connect \A $9\loadstore_fsm[2:0]
    connect \B 3'001
    connect \S $eq$cva6_processor_shim.v:261$364_Y
    connect \Y $8\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1648
    parameter \WIDTH 1
    connect \A $8\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:261$364_Y
    connect \Y $7\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$1684
    parameter \WIDTH 1
    connect \A $10\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:261$364_Y
    connect \Y $9\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1702
    parameter \WIDTH 3
    connect \A $8\loadstore_fsm[2:0]
    connect \B 3'010
    connect \S $eq$cva6_processor_shim.v:257$363_Y
    connect \Y $7\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1717
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$363_Y
    connect \Y $6\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1732
    parameter \WIDTH 1
    connect \A $7\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:257$363_Y
    connect \Y $6\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$1762
    parameter \WIDTH 1
    connect \A $9\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$363_Y
    connect \Y $8\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1807
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \loadstore_state
    connect \Y $5\tb_io_is_load_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1836
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'x
    connect \S \loadstore_state
    connect \Y $5\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$1851
    parameter \WIDTH 3
    connect \A $add$cva6_processor_shim.v:254$362_Y
    connect \B \store_count
    connect \S \loadstore_state
    connect \Y $5\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1865
    parameter \WIDTH 3
    connect \A $7\loadstore_fsm[2:0]
    connect \B 3'011
    connect \S $eq$cva6_processor_shim.v:243$360_Y
    connect \Y $6\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1877
    parameter \WIDTH 1
    connect \A $6\store_uncommitted[0:0]
    connect \B $5\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:243$360_Y
    connect \Y $4\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1889
    parameter \WIDTH 3
    connect \A \store_count
    connect \B $5\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:243$360_Y
    connect \Y $4\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1913
    parameter \WIDTH 1
    connect \A $6\tb_io_instr_valid_i[0:0]
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:243$360_Y
    connect \Y $4\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$1961
    parameter \WIDTH 1
    connect \A $8\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:243$360_Y
    connect \Y $7\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$1981
    parameter \WIDTH 3
    connect \A $4\store_count[2:0]
    connect \B \store_count
    connect \S \ready_o
    connect \Y $3\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$1999
    parameter \WIDTH 3
    connect \A $6\loadstore_fsm[2:0]
    connect \B \loadstore_fsm
    connect \S \ready_o
    connect \Y $5\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$2044
    parameter \WIDTH 1
    connect \A $7\ready_o[0:0]
    connect \B 1'1
    connect \S \ready_o
    connect \Y $6\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2054
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10832
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2086_CMP $auto$opt_reduce.cc:134:opt_mux$10528 }
    connect \Y $7\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2055_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11111
    connect \Y $procmux$2055_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2056_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11110
    connect \Y $procmux$2056_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2057_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11101
    connect \Y $procmux$2057_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2058_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11100
    connect \Y $procmux$2058_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2059_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11011
    connect \Y $procmux$2059_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2060_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11010
    connect \Y $procmux$2060_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2061_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11001
    connect \Y $procmux$2061_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2062_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11000
    connect \Y $procmux$2062_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2063_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10111
    connect \Y $procmux$2063_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2064_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10110
    connect \Y $procmux$2064_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2065_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10101
    connect \Y $procmux$2065_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2066_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10100
    connect \Y $procmux$2066_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2067_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10011
    connect \Y $procmux$2067_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2068_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10010
    connect \Y $procmux$2068_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2069_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10001
    connect \Y $procmux$2069_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2070_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10000
    connect \Y $procmux$2070_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2071_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1111
    connect \Y $procmux$2071_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2072_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1110
    connect \Y $procmux$2072_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2073_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1101
    connect \Y $procmux$2073_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2074_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1100
    connect \Y $procmux$2074_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2075_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1011
    connect \Y $procmux$2075_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2076_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1010
    connect \Y $procmux$2076_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2077_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1001
    connect \Y $procmux$2077_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2078_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1000
    connect \Y $procmux$2078_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2079_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'111
    connect \Y $procmux$2079_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2080_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'110
    connect \Y $procmux$2080_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2081_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'101
    connect \Y $procmux$2081_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2082_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'100
    connect \Y $procmux$2082_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2083_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'11
    connect \Y $procmux$2083_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2084_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'10
    connect \Y $procmux$2084_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$2085_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 1'1
    connect \Y $procmux$2085_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$2086_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \Y $procmux$2086_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2102
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10834
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $ternary$cva6_processor_shim.v:96$358_Y }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10582 $procmux$2055_CMP }
    connect \Y $7\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2150
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10836
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2056_CMP $auto$opt_reduce.cc:134:opt_mux$10504 }
    connect \Y $7\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2198
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10838
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2057_CMP $auto$opt_reduce.cc:134:opt_mux$10554 }
    connect \Y $7\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2246
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10840
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2058_CMP $auto$opt_reduce.cc:134:opt_mux$10592 }
    connect \Y $7\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2294
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10842
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2059_CMP $auto$opt_reduce.cc:134:opt_mux$10482 }
    connect \Y $7\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2342
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10844
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2060_CMP $auto$opt_reduce.cc:134:opt_mux$10510 }
    connect \Y $7\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2390
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10846
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2061_CMP $auto$opt_reduce.cc:134:opt_mux$10532 }
    connect \Y $7\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2438
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10848
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2062_CMP $auto$opt_reduce.cc:134:opt_mux$10486 }
    connect \Y $7\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2486
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10850
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2063_CMP $auto$opt_reduce.cc:134:opt_mux$10522 }
    connect \Y $7\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2534
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10852
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2064_CMP $auto$opt_reduce.cc:134:opt_mux$10484 }
    connect \Y $7\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2582
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10854
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2065_CMP $auto$opt_reduce.cc:134:opt_mux$10552 }
    connect \Y $7\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2630
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10856
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2066_CMP $auto$opt_reduce.cc:134:opt_mux$10548 }
    connect \Y $7\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2678
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10858
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2067_CMP $auto$opt_reduce.cc:134:opt_mux$10632 }
    connect \Y $7\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2726
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10860
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2068_CMP $auto$opt_reduce.cc:134:opt_mux$10492 }
    connect \Y $7\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2774
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10862
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2069_CMP $auto$opt_reduce.cc:134:opt_mux$10530 }
    connect \Y $7\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2822
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10864
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2070_CMP $auto$opt_reduce.cc:134:opt_mux$10560 }
    connect \Y $7\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2870
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10866
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2071_CMP $auto$opt_reduce.cc:134:opt_mux$10570 }
    connect \Y $7\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2918
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10868
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2072_CMP $auto$opt_reduce.cc:134:opt_mux$10588 }
    connect \Y $7\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$2966
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10870
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2073_CMP $auto$opt_reduce.cc:134:opt_mux$10612 }
    connect \Y $7\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3014
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10872
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2074_CMP $auto$opt_reduce.cc:134:opt_mux$10636 }
    connect \Y $7\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3062
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10874
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2075_CMP $auto$opt_reduce.cc:134:opt_mux$10490 }
    connect \Y $7\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3110
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10876
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2076_CMP $auto$opt_reduce.cc:134:opt_mux$10512 }
    connect \Y $7\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3158
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10878
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2077_CMP $auto$opt_reduce.cc:134:opt_mux$10538 }
    connect \Y $7\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3206
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10880
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2078_CMP $auto$opt_reduce.cc:134:opt_mux$10494 }
    connect \Y $7\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3254
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10882
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2079_CMP $auto$opt_reduce.cc:134:opt_mux$10578 }
    connect \Y $7\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3302
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10884
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2080_CMP $auto$opt_reduce.cc:134:opt_mux$10542 }
    connect \Y $7\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3350
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10886
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2081_CMP $auto$opt_reduce.cc:134:opt_mux$10600 }
    connect \Y $7\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3398
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10888
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2082_CMP $auto$opt_reduce.cc:134:opt_mux$10626 }
    connect \Y $7\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3446
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10890
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2083_CMP $auto$opt_reduce.cc:134:opt_mux$10514 }
    connect \Y $7\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3494
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10892
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2084_CMP $auto$opt_reduce.cc:134:opt_mux$10478 }
    connect \Y $7\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3542
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10894
    connect \B { $ternary$cva6_processor_shim.v:96$358_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2085_CMP $auto$opt_reduce.cc:134:opt_mux$10506 }
    connect \Y $7\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3591_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11111
    connect \Y $procmux$3591_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3592_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11110
    connect \Y $procmux$3592_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3593_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11101
    connect \Y $procmux$3593_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3594_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11100
    connect \Y $procmux$3594_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3595_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11011
    connect \Y $procmux$3595_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3596_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11010
    connect \Y $procmux$3596_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3597_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11001
    connect \Y $procmux$3597_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3598_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11000
    connect \Y $procmux$3598_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3599_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10111
    connect \Y $procmux$3599_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3600_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10110
    connect \Y $procmux$3600_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3601_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10101
    connect \Y $procmux$3601_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3602_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10100
    connect \Y $procmux$3602_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3603_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10011
    connect \Y $procmux$3603_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3604_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10010
    connect \Y $procmux$3604_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3605_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10001
    connect \Y $procmux$3605_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3606_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10000
    connect \Y $procmux$3606_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3607_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1111
    connect \Y $procmux$3607_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3608_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1110
    connect \Y $procmux$3608_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3609_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1101
    connect \Y $procmux$3609_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3610_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1100
    connect \Y $procmux$3610_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3611_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1011
    connect \Y $procmux$3611_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3612_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1010
    connect \Y $procmux$3612_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3613_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1001
    connect \Y $procmux$3613_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3614_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1000
    connect \Y $procmux$3614_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3615_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'111
    connect \Y $procmux$3615_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3616_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'110
    connect \Y $procmux$3616_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3617_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'101
    connect \Y $procmux$3617_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3618_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'100
    connect \Y $procmux$3618_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3619_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'11
    connect \Y $procmux$3619_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3620_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'10
    connect \Y $procmux$3620_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3621_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 1'1
    connect \Y $procmux$3621_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$3622_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \Y $procmux$3622_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3623
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10896
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $procmux$3623_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$3626
    parameter \WIDTH 32
    connect \A $procmux$3623_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10898
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $procmux$3626_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$3629
    parameter \WIDTH 32
    connect \A $procmux$3626_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10900
    connect \S $eq$cva6_processor_shim.v:66$251_Y
    connect \Y $procmux$3629_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$3631
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10902
    connect \B $procmux$3629_Y
    connect \S \instr_valid_i
    connect \Y $procmux$3631_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$3634
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10904
    connect \B $procmux$3631_Y
    connect \S \rst_ni
    connect \Y $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3638
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $5\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3653
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3668
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3683
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3698
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3713
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3728
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3743
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3758
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3773
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3788
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3803
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3818
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3833
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3848
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3863
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3878
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3893
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3908
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3923
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3938
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3953
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3968
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3983
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$3998
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4013
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4028
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4043
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4058
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4073
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4088
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4103
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$4118
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:74$315_Y
    connect \Y $6\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4328
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10906
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2086_CMP $auto$opt_reduce.cc:134:opt_mux$10528 }
    connect \Y $5\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4373
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10908
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10582 $procmux$2055_CMP }
    connect \Y $5\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4418
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10910
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2056_CMP $auto$opt_reduce.cc:134:opt_mux$10504 }
    connect \Y $5\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4463
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10912
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2057_CMP $auto$opt_reduce.cc:134:opt_mux$10554 }
    connect \Y $5\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4508
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10914
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2058_CMP $auto$opt_reduce.cc:134:opt_mux$10592 }
    connect \Y $5\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4553
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10916
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2059_CMP $auto$opt_reduce.cc:134:opt_mux$10482 }
    connect \Y $5\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4598
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10918
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2060_CMP $auto$opt_reduce.cc:134:opt_mux$10510 }
    connect \Y $5\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4643
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10920
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2061_CMP $auto$opt_reduce.cc:134:opt_mux$10532 }
    connect \Y $5\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4688
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10922
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2062_CMP $auto$opt_reduce.cc:134:opt_mux$10486 }
    connect \Y $5\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4733
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10924
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2063_CMP $auto$opt_reduce.cc:134:opt_mux$10522 }
    connect \Y $5\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4778
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10926
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2064_CMP $auto$opt_reduce.cc:134:opt_mux$10484 }
    connect \Y $5\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4823
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10928
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2065_CMP $auto$opt_reduce.cc:134:opt_mux$10552 }
    connect \Y $5\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4868
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10930
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2066_CMP $auto$opt_reduce.cc:134:opt_mux$10548 }
    connect \Y $5\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4913
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10932
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2067_CMP $auto$opt_reduce.cc:134:opt_mux$10632 }
    connect \Y $5\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4958
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10934
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2068_CMP $auto$opt_reduce.cc:134:opt_mux$10492 }
    connect \Y $5\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5003
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10936
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2069_CMP $auto$opt_reduce.cc:134:opt_mux$10530 }
    connect \Y $5\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5048
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10938
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2070_CMP $auto$opt_reduce.cc:134:opt_mux$10560 }
    connect \Y $5\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5093
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10940
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2071_CMP $auto$opt_reduce.cc:134:opt_mux$10570 }
    connect \Y $5\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5138
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10942
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2072_CMP $auto$opt_reduce.cc:134:opt_mux$10588 }
    connect \Y $5\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5183
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10944
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2073_CMP $auto$opt_reduce.cc:134:opt_mux$10612 }
    connect \Y $5\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5228
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10946
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2074_CMP $auto$opt_reduce.cc:134:opt_mux$10636 }
    connect \Y $5\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5273
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10948
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2075_CMP $auto$opt_reduce.cc:134:opt_mux$10490 }
    connect \Y $5\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5318
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10950
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2076_CMP $auto$opt_reduce.cc:134:opt_mux$10512 }
    connect \Y $5\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5363
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10952
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2077_CMP $auto$opt_reduce.cc:134:opt_mux$10538 }
    connect \Y $5\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5408
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10954
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2078_CMP $auto$opt_reduce.cc:134:opt_mux$10494 }
    connect \Y $5\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5453
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10956
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2079_CMP $auto$opt_reduce.cc:134:opt_mux$10578 }
    connect \Y $5\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5498
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10958
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2080_CMP $auto$opt_reduce.cc:134:opt_mux$10542 }
    connect \Y $5\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5543
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10960
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2081_CMP $auto$opt_reduce.cc:134:opt_mux$10600 }
    connect \Y $5\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5588
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10962
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2082_CMP $auto$opt_reduce.cc:134:opt_mux$10626 }
    connect \Y $5\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5633
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10964
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2083_CMP $auto$opt_reduce.cc:134:opt_mux$10514 }
    connect \Y $5\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5678
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10966
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2084_CMP $auto$opt_reduce.cc:134:opt_mux$10478 }
    connect \Y $5\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5723
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10968
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$2085_CMP $auto$opt_reduce.cc:134:opt_mux$10506 }
    connect \Y $5\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5768
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10970
    connect \B { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
    connect \S { $procmux$5800_CMP $procmux$5799_CMP $procmux$5798_CMP $procmux$5797_CMP $procmux$5796_CMP $procmux$5795_CMP $procmux$5794_CMP $procmux$5793_CMP $procmux$5792_CMP $procmux$5791_CMP $procmux$5790_CMP $procmux$5789_CMP $procmux$5788_CMP $procmux$5787_CMP $procmux$5786_CMP $procmux$5785_CMP $procmux$5784_CMP $procmux$5783_CMP $procmux$5782_CMP $procmux$5781_CMP $procmux$5780_CMP $procmux$5779_CMP $procmux$5778_CMP $procmux$5777_CMP $procmux$5776_CMP $procmux$5775_CMP $procmux$5774_CMP $procmux$5773_CMP $procmux$5772_CMP $procmux$5771_CMP $procmux$5770_CMP $procmux$5769_CMP }
    connect \Y $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$141_DATA[31:0]$314
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5769_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$5769_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5770_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$5770_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5771_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$5771_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5772_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$5772_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5773_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$5773_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5774_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$5774_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5775_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$5775_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5776_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$5776_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5777_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$5777_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5778_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$5778_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5779_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$5779_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5780_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$5780_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5781_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$5781_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5782_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$5782_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5783_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$5783_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5784_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$5784_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5785_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$5785_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5786_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$5786_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5787_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$5787_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5788_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$5788_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5789_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$5789_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5790_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$5790_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5791_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$5791_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5792_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$5792_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5793_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$5793_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5794_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$5794_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5795_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$5795_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5796_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$5796_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5797_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$5797_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5798_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$5798_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5799_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$5799_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$5800_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$313_Y [6:2]
    connect \Y $procmux$5800_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5813
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10972
    connect \B { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
    connect \S { $procmux$3622_CMP $procmux$3621_CMP $procmux$3620_CMP $procmux$3619_CMP $procmux$3618_CMP $procmux$3617_CMP $procmux$3616_CMP $procmux$3615_CMP $procmux$3614_CMP $procmux$3613_CMP $procmux$3612_CMP $procmux$3611_CMP $procmux$3610_CMP $procmux$3609_CMP $procmux$3608_CMP $procmux$3607_CMP $procmux$3606_CMP $procmux$3605_CMP $procmux$3604_CMP $procmux$3603_CMP $procmux$3602_CMP $procmux$3601_CMP $procmux$3600_CMP $procmux$3599_CMP $procmux$3598_CMP $procmux$3597_CMP $procmux$3596_CMP $procmux$3595_CMP $procmux$3594_CMP $procmux$3593_CMP $procmux$3592_CMP $procmux$3591_CMP }
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5846
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10974
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $procmux$5846_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$5849
    parameter \WIDTH 32
    connect \A $procmux$5846_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$10976
    connect \S $eq$cva6_processor_shim.v:66$251_Y
    connect \Y $procmux$5849_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$5851
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10978
    connect \B $procmux$5849_Y
    connect \S \instr_valid_i
    connect \Y $procmux$5851_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$5854
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10980
    connect \B $procmux$5851_Y
    connect \S \rst_ni
    connect \Y $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$139_DATA[31:0]$312
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5858
    parameter \WIDTH 1
    connect \A $5\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5870
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5882
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5894
    parameter \WIDTH 32
    connect \A $6\regfile[31][31:0]
    connect \B $5\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5906
    parameter \WIDTH 32
    connect \A $6\regfile[30][31:0]
    connect \B $5\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5918
    parameter \WIDTH 32
    connect \A $6\regfile[29][31:0]
    connect \B $5\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5930
    parameter \WIDTH 32
    connect \A $6\regfile[28][31:0]
    connect \B $5\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5942
    parameter \WIDTH 32
    connect \A $6\regfile[27][31:0]
    connect \B $5\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5954
    parameter \WIDTH 32
    connect \A $6\regfile[26][31:0]
    connect \B $5\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5966
    parameter \WIDTH 32
    connect \A $6\regfile[25][31:0]
    connect \B $5\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5978
    parameter \WIDTH 32
    connect \A $6\regfile[24][31:0]
    connect \B $5\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5990
    parameter \WIDTH 32
    connect \A $6\regfile[23][31:0]
    connect \B $5\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6002
    parameter \WIDTH 32
    connect \A $6\regfile[22][31:0]
    connect \B $5\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6014
    parameter \WIDTH 32
    connect \A $6\regfile[21][31:0]
    connect \B $5\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6026
    parameter \WIDTH 32
    connect \A $6\regfile[20][31:0]
    connect \B $5\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6038
    parameter \WIDTH 32
    connect \A $6\regfile[19][31:0]
    connect \B $5\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6050
    parameter \WIDTH 32
    connect \A $6\regfile[18][31:0]
    connect \B $5\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6062
    parameter \WIDTH 32
    connect \A $6\regfile[17][31:0]
    connect \B $5\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6074
    parameter \WIDTH 32
    connect \A $6\regfile[16][31:0]
    connect \B $5\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6086
    parameter \WIDTH 32
    connect \A $6\regfile[15][31:0]
    connect \B $5\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6098
    parameter \WIDTH 32
    connect \A $6\regfile[14][31:0]
    connect \B $5\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6110
    parameter \WIDTH 32
    connect \A $6\regfile[13][31:0]
    connect \B $5\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6122
    parameter \WIDTH 32
    connect \A $6\regfile[12][31:0]
    connect \B $5\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6134
    parameter \WIDTH 32
    connect \A $6\regfile[11][31:0]
    connect \B $5\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6146
    parameter \WIDTH 32
    connect \A $6\regfile[10][31:0]
    connect \B $5\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6158
    parameter \WIDTH 32
    connect \A $6\regfile[9][31:0]
    connect \B $5\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6170
    parameter \WIDTH 32
    connect \A $6\regfile[8][31:0]
    connect \B $5\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6182
    parameter \WIDTH 32
    connect \A $6\regfile[7][31:0]
    connect \B $5\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6194
    parameter \WIDTH 32
    connect \A $6\regfile[6][31:0]
    connect \B $5\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6206
    parameter \WIDTH 32
    connect \A $6\regfile[5][31:0]
    connect \B $5\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6218
    parameter \WIDTH 32
    connect \A $6\regfile[4][31:0]
    connect \B $5\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6230
    parameter \WIDTH 32
    connect \A $6\regfile[3][31:0]
    connect \B $5\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6242
    parameter \WIDTH 32
    connect \A $6\regfile[2][31:0]
    connect \B $5\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6254
    parameter \WIDTH 32
    connect \A $6\regfile[1][31:0]
    connect \B $5\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6266
    parameter \WIDTH 32
    connect \A $6\regfile[0][31:0]
    connect \B $5\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$6326
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $add$cva6_processor_shim.v:233$313_Y
    connect \S $eq$cva6_processor_shim.v:70$288_Y
    connect \Y $4\loadstore_addr[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6566
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10982
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6598_CMP $auto$opt_reduce.cc:134:opt_mux$10638 }
    connect \Y $4\mem[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6567_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$6567_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6568_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$6568_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6569_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$6569_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6570_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$6570_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6571_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$6571_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6572_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$6572_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6573_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$6573_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6574_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$6574_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6575_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$6575_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6576_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$6576_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6577_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$6577_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6578_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$6578_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6579_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$6579_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6580_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$6580_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6581_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$6581_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6582_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$6582_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6583_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$6583_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6584_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$6584_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6585_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$6585_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6586_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$6586_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6587_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$6587_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6588_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$6588_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6589_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$6589_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6590_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$6590_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6591_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$6591_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6592_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$6592_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6593_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$6593_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6594_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$6594_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6595_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$6595_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6596_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$6596_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$6597_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$6597_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$6598_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$286_Y [6:2]
    connect \Y $procmux$6598_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6608
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10984
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$10596 $procmux$6567_CMP }
    connect \Y $4\mem[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6650
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10986
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6568_CMP $auto$opt_reduce.cc:134:opt_mux$10508 }
    connect \Y $4\mem[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6692
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10988
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6569_CMP $auto$opt_reduce.cc:134:opt_mux$10624 }
    connect \Y $4\mem[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6734
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10990
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6570_CMP $auto$opt_reduce.cc:134:opt_mux$10496 }
    connect \Y $4\mem[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6776
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10992
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6571_CMP $auto$opt_reduce.cc:134:opt_mux$10558 }
    connect \Y $4\mem[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6818
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10994
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6572_CMP $auto$opt_reduce.cc:134:opt_mux$10604 }
    connect \Y $4\mem[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6860
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10996
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6573_CMP $auto$opt_reduce.cc:134:opt_mux$10652 }
    connect \Y $4\mem[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6902
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$10998
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6574_CMP $auto$opt_reduce.cc:134:opt_mux$10488 }
    connect \Y $4\mem[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6944
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11000
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6575_CMP $auto$opt_reduce.cc:134:opt_mux$10518 }
    connect \Y $4\mem[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6986
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11002
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6576_CMP $auto$opt_reduce.cc:134:opt_mux$10544 }
    connect \Y $4\mem[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7028
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11004
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6577_CMP $auto$opt_reduce.cc:134:opt_mux$10566 }
    connect \Y $4\mem[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7070
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11006
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6578_CMP $auto$opt_reduce.cc:134:opt_mux$10586 }
    connect \Y $4\mem[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7112
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11008
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6579_CMP $auto$opt_reduce.cc:134:opt_mux$10606 }
    connect \Y $4\mem[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7154
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11010
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6580_CMP $auto$opt_reduce.cc:134:opt_mux$10622 }
    connect \Y $4\mem[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7196
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11012
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6581_CMP $auto$opt_reduce.cc:134:opt_mux$10646 }
    connect \Y $4\mem[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7238
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11014
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6582_CMP $auto$opt_reduce.cc:134:opt_mux$10476 }
    connect \Y $4\mem[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7280
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11016
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6583_CMP $auto$opt_reduce.cc:134:opt_mux$10500 }
    connect \Y $4\mem[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7322
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11018
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6584_CMP $auto$opt_reduce.cc:134:opt_mux$10524 }
    connect \Y $4\mem[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7364
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11020
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6585_CMP $auto$opt_reduce.cc:134:opt_mux$10546 }
    connect \Y $4\mem[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7406
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11022
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6586_CMP $auto$opt_reduce.cc:134:opt_mux$10562 }
    connect \Y $4\mem[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7448
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11024
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6587_CMP $auto$opt_reduce.cc:134:opt_mux$10574 }
    connect \Y $4\mem[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7490
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11026
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6588_CMP $auto$opt_reduce.cc:134:opt_mux$10590 }
    connect \Y $4\mem[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7532
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11028
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6589_CMP $auto$opt_reduce.cc:134:opt_mux$10602 }
    connect \Y $4\mem[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7574
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11030
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6590_CMP $auto$opt_reduce.cc:134:opt_mux$10616 }
    connect \Y $4\mem[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7616
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11032
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6591_CMP $auto$opt_reduce.cc:134:opt_mux$10634 }
    connect \Y $4\mem[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7658
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11034
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6592_CMP $auto$opt_reduce.cc:134:opt_mux$10656 }
    connect \Y $4\mem[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7700
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11036
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6593_CMP $auto$opt_reduce.cc:134:opt_mux$10480 }
    connect \Y $4\mem[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7742
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11038
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6594_CMP $auto$opt_reduce.cc:134:opt_mux$10502 }
    connect \Y $4\mem[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7784
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11040
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6595_CMP $auto$opt_reduce.cc:134:opt_mux$10520 }
    connect \Y $4\mem[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7826
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11042
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6596_CMP $auto$opt_reduce.cc:134:opt_mux$10526 }
    connect \Y $4\mem[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7868
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11044
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$6597_CMP $auto$opt_reduce.cc:134:opt_mux$10536 }
    connect \Y $4\mem[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$7985
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11046
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$138_DATA[31:0]$287
    connect \S $eq$cva6_processor_shim.v:66$251_Y
    connect \Y $procmux$7985_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$7987
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11048
    connect \B $procmux$7985_Y
    connect \S \instr_valid_i
    connect \Y $procmux$7987_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$7990
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$11050
    connect \B $procmux$7987_Y
    connect \S \rst_ni
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$136_DATA[31:0]$285
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$7994
    parameter \WIDTH 1
    connect \A $4\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$251_Y
    connect \Y $3\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8003
    parameter \WIDTH 3
    connect \A $4\loadstore_fsm[2:0]
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:66$251_Y
    connect \Y $3\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8012
    parameter \WIDTH 1
    connect \A $4\loadstore_state[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$251_Y
    connect \Y $3\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$8345
    parameter \WIDTH 32
    connect \A $4\loadstore_addr[31:0]
    connect \B $add$cva6_processor_shim.v:227$286_Y
    connect \S $eq$cva6_processor_shim.v:66$251_Y
    connect \Y $3\loadstore_addr[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9484
    parameter \WIDTH 3
    connect \A $5\loadstore_fsm[2:0]
    connect \B $3\loadstore_fsm[2:0]
    connect \S \instr_valid_i
    connect \Y $procmux$9484_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$9487
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$11052
    connect \B $procmux$9484_Y
    connect \S \rst_ni
    connect \Y $2\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9502
    parameter \WIDTH 1
    connect \A $6\ready_o[0:0]
    connect \B $3\ready_o[0:0]
    connect \S \instr_valid_i
    connect \Y $2\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9526
    parameter \WIDTH 3
    connect \A $3\store_count[2:0]
    connect \B \store_count
    connect \S \instr_valid_i
    connect \Y $procmux$9526_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$9529
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$11054
    connect \B $procmux$9526_Y
    connect \S \rst_ni
    connect \Y $2\store_count[2:0]
  end
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  cell $shl $shl$cva6_processor_shim.v:100$337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329
    connect \B \instr_i [24:20]
    connect \Y $shl$cva6_processor_shim.v:100$337_Y
  end
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  cell $shr $shr$cva6_processor_shim.v:90$330
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A { $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329 }
    connect \B \instr_i [24:20]
    connect \Y $auto$wreduce.cc:454:run$10671 [31:0]
  end
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  cell $shr $shr$cva6_processor_shim.v:97$334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329
    connect \B \instr_i [24:20]
    connect \Y $shr$cva6_processor_shim.v:97$334_Y
  end
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  cell $sub $sub$cva6_processor_shim.v:286$371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:286$371_Y [0]
  end
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  cell $sub $sub$cva6_processor_shim.v:296$374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:296$374_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  cell $sub $sub$cva6_processor_shim.v:316$381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \load_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:316$381_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  cell $mux $ternary$cva6_processor_shim.v:102$355
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:103$354_Y
    connect \B $and$cva6_processor_shim.v:102$340_Y
    connect \S $eq$cva6_processor_shim.v:102$339_Y
    connect \Y $ternary$cva6_processor_shim.v:102$355_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  cell $mux $ternary$cva6_processor_shim.v:103$354
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:104$353_Y
    connect \B $or$cva6_processor_shim.v:103$342_Y
    connect \S $eq$cva6_processor_shim.v:103$341_Y
    connect \Y $ternary$cva6_processor_shim.v:103$354_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  cell $mux $ternary$cva6_processor_shim.v:104$353
    parameter \WIDTH 32
    connect \A { 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$10673 [0] }
    connect \B $xor$cva6_processor_shim.v:104$344_Y
    connect \S $eq$cva6_processor_shim.v:104$343_Y
    connect \Y $ternary$cva6_processor_shim.v:104$353_Y
  end
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  cell $mux $ternary$cva6_processor_shim.v:105$347
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:105$346_Y
    connect \Y $auto$wreduce.cc:454:run$10672 [0]
  end
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  cell $mux $ternary$cva6_processor_shim.v:105$352
    parameter \WIDTH 1
    connect \A $ternary$cva6_processor_shim.v:106$351_Y [0]
    connect \B $auto$wreduce.cc:454:run$10672 [0]
    connect \S $eq$cva6_processor_shim.v:105$345_Y
    connect \Y $auto$wreduce.cc:454:run$10673 [0]
  end
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  cell $mux $ternary$cva6_processor_shim.v:106$350
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:106$349_Y
    connect \Y $auto$wreduce.cc:454:run$10674 [0]
  end
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  cell $mux $ternary$cva6_processor_shim.v:106$351
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$10674 [0]
    connect \S $eq$cva6_processor_shim.v:106$348_Y
    connect \Y $ternary$cva6_processor_shim.v:106$351_Y [0]
  end
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  cell $mux $ternary$cva6_processor_shim.v:96$358
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:97$357_Y
    connect \B $add$cva6_processor_shim.v:96$332_Y
    connect \S $eq$cva6_processor_shim.v:96$331_Y
    connect \Y $ternary$cva6_processor_shim.v:96$358_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  cell $mux $ternary$cva6_processor_shim.v:97$357
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:98$356_Y
    connect \B $shr$cva6_processor_shim.v:97$334_Y
    connect \S $eq$cva6_processor_shim.v:97$333_Y
    connect \Y $ternary$cva6_processor_shim.v:97$357_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  cell $mux $ternary$cva6_processor_shim.v:98$356
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:102$355_Y
    connect \B $ternary$cva6_processor_shim.v:99$338_Y
    connect \S $eq$cva6_processor_shim.v:98$335_Y
    connect \Y $ternary$cva6_processor_shim.v:98$356_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  cell $mux $ternary$cva6_processor_shim.v:99$338
    parameter \WIDTH 32
    connect \A $auto$wreduce.cc:454:run$10671 [31:0]
    connect \B $shl$cva6_processor_shim.v:100$337_Y
    connect \S $eq$cva6_processor_shim.v:99$336_Y
    connect \Y $ternary$cva6_processor_shim.v:99$338_Y
  end
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  cell $xor $xor$cva6_processor_shim.v:104$344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$142_DATA[31:0]$329
    connect \Y $xor$cva6_processor_shim.v:104$344_Y
  end
  attribute \module_not_derived 1
  attribute \src "cva6_processor_shim.v:149.20-160.6"
  cell \cva6_lsu_model \lsu_model_i
    connect \clk_i \clk_i
    connect \instr_i \tb_io_instr_i
    connect \instr_valid_i \tb_io_instr_valid_i
    connect \is_load_i \tb_io_is_load_i
    connect \load_mem_resp_i \tb_io_load_mem_resp_i
    connect \load_req_o \de_io_load_req_o
    connect \ready_o \de_io_ready_o
    connect \rst_ni \rst_ni
    connect \store_commit_i \tb_io_store_commit_i
    connect \store_mem_resp_i \tb_io_store_mem_resp_i
  end
  connect $auto$wreduce.cc:454:run$10672 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$10673 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$10674 [31:1] 31'0000000000000000000000000000000
  connect $ternary$cva6_processor_shim.v:106$351_Y [31:1] 31'0000000000000000000000000000000
  connect \de_io_instr_i \tb_io_instr_i
  connect \de_io_instr_valid_i \tb_io_instr_valid_i
  connect \de_io_is_load_i \tb_io_is_load_i
  connect \de_io_load_mem_resp_i \tb_io_load_mem_resp_i
  connect \de_io_store_commit_i \tb_io_store_commit_i
  connect \de_io_store_mem_resp_i \tb_io_store_mem_resp_i
  connect \instr_ready_o \ready_o
  connect \mem_o { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
  connect \regfile_o { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
end
