// Seed: 1985818504
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  input id_7;
  input id_6;
  inout id_5;
  inout id_4;
  input id_3;
  inout id_2;
  inout id_1;
  reg id_8;
  type_10(
      id_1, 1'd0
  );
  initial begin
    id_8 <= 1;
    #1 begin
      for (id_5 = id_7; 1'h0 !== 1 / id_2; id_4 = id_8)
      if (1) begin
        id_8 <= 1;
      end else begin
        if ((1 == id_1)) id_1 = 1;
      end
    end
  end
endmodule
