# system info final_project_soc on 2015.04.23.10:03:43
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1429801345
#
#
# Files generated for final_project_soc on 2015.04.23.10:03:43
files:
filepath,kind,attributes,module,is_top
simulation/final_project_soc.v,VERILOG,,final_project_soc,true
simulation/submodules/final_project_soc_LEDG.v,VERILOG,,final_project_soc_LEDG,false
simulation/submodules/final_project_soc_LEDR.v,VERILOG,,final_project_soc_LEDR,false
simulation/submodules/altera_up_audio_bit_counter.v,VERILOG,,final_project_soc_audio,false
simulation/submodules/altera_up_audio_in_deserializer.v,VERILOG,,final_project_soc_audio,false
simulation/submodules/altera_up_audio_out_serializer.v,VERILOG,,final_project_soc_audio,false
simulation/submodules/altera_up_clock_edge.v,VERILOG,,final_project_soc_audio,false
simulation/submodules/altera_up_sync_fifo.v,VERILOG,,final_project_soc_audio,false
simulation/submodules/final_project_soc_audio.v,VERILOG,,final_project_soc_audio,false
simulation/submodules/altera_up_av_config_serial_bus_controller.v,VERILOG,,final_project_soc_audio_config,false
simulation/submodules/altera_up_slow_clock_generator.v,VERILOG,,final_project_soc_audio_config,false
simulation/submodules/altera_up_av_config_auto_init.v,VERILOG,,final_project_soc_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_dc2.v,VERILOG,,final_project_soc_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_d5m.v,VERILOG,,final_project_soc_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_lcm.v,VERILOG,,final_project_soc_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_ltm.v,VERILOG,,final_project_soc_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_ob_de1_soc.v,VERILOG,,final_project_soc_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v,VERILOG,,final_project_soc_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_ob_audio.v,VERILOG,,final_project_soc_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v,VERILOG,,final_project_soc_audio_config,false
simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v,VERILOG,,final_project_soc_audio_config,false
simulation/submodules/final_project_soc_audio_config.v,VERILOG,,final_project_soc_audio_config,false
simulation/submodules/final_project_soc_jtag_uart_0.v,VERILOG,,final_project_soc_jtag_uart_0,false
simulation/submodules/final_project_soc_nios2_qsys_0.v,VERILOG,,final_project_soc_nios2_qsys_0,false
simulation/submodules/final_project_soc_onchip_memory2_0.hex,HEX,,final_project_soc_onchip_memory2_0,false
simulation/submodules/final_project_soc_onchip_memory2_0.v,VERILOG,,final_project_soc_onchip_memory2_0,false
simulation/submodules/final_project_soc_sdram.v,VERILOG,,final_project_soc_sdram,false
simulation/submodules/final_project_soc_sdram_test_component.v,VERILOG,,final_project_soc_sdram,false
simulation/submodules/final_project_soc_sdram_pll.vo,VERILOG,,final_project_soc_sdram_pll,false
simulation/submodules/final_project_soc_sysid_qsys_0.vo,VERILOG,,final_project_soc_sysid_qsys_0,false
simulation/submodules/final_project_soc_mm_interconnect_0.v,VERILOG,,final_project_soc_mm_interconnect_0,false
simulation/submodules/final_project_soc_irq_mapper.sv,SYSTEM_VERILOG,,final_project_soc_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/final_project_soc_nios2_qsys_0_cpu.sdc,SDC,,final_project_soc_nios2_qsys_0_cpu,false
simulation/submodules/final_project_soc_nios2_qsys_0_cpu.v,VERILOG,,final_project_soc_nios2_qsys_0_cpu,false
simulation/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_sysclk.v,VERILOG,,final_project_soc_nios2_qsys_0_cpu,false
simulation/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_tck.v,VERILOG,,final_project_soc_nios2_qsys_0_cpu,false
simulation/submodules/final_project_soc_nios2_qsys_0_cpu_debug_slave_wrapper.v,VERILOG,,final_project_soc_nios2_qsys_0_cpu,false
simulation/submodules/final_project_soc_nios2_qsys_0_cpu_nios2_waves.do,OTHER,,final_project_soc_nios2_qsys_0_cpu,false
simulation/submodules/final_project_soc_nios2_qsys_0_cpu_ociram_default_contents.dat,DAT,,final_project_soc_nios2_qsys_0_cpu,false
simulation/submodules/final_project_soc_nios2_qsys_0_cpu_ociram_default_contents.hex,HEX,,final_project_soc_nios2_qsys_0_cpu,false
simulation/submodules/final_project_soc_nios2_qsys_0_cpu_ociram_default_contents.mif,MIF,,final_project_soc_nios2_qsys_0_cpu,false
simulation/submodules/final_project_soc_nios2_qsys_0_cpu_oci_test_bench.v,VERILOG,,final_project_soc_nios2_qsys_0_cpu,false
simulation/submodules/final_project_soc_nios2_qsys_0_cpu_rf_ram_a.dat,DAT,,final_project_soc_nios2_qsys_0_cpu,false
simulation/submodules/final_project_soc_nios2_qsys_0_cpu_rf_ram_a.hex,HEX,,final_project_soc_nios2_qsys_0_cpu,false
simulation/submodules/final_project_soc_nios2_qsys_0_cpu_rf_ram_a.mif,MIF,,final_project_soc_nios2_qsys_0_cpu,false
simulation/submodules/final_project_soc_nios2_qsys_0_cpu_rf_ram_b.dat,DAT,,final_project_soc_nios2_qsys_0_cpu,false
simulation/submodules/final_project_soc_nios2_qsys_0_cpu_rf_ram_b.hex,HEX,,final_project_soc_nios2_qsys_0_cpu,false
simulation/submodules/final_project_soc_nios2_qsys_0_cpu_rf_ram_b.mif,MIF,,final_project_soc_nios2_qsys_0_cpu,false
simulation/submodules/final_project_soc_nios2_qsys_0_cpu_test_bench.v,VERILOG,,final_project_soc_nios2_qsys_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/final_project_soc_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,final_project_soc_mm_interconnect_0_router,false
simulation/submodules/final_project_soc_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,final_project_soc_mm_interconnect_0_router_001,false
simulation/submodules/final_project_soc_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,final_project_soc_mm_interconnect_0_router_002,false
simulation/submodules/final_project_soc_mm_interconnect_0_router_009.sv,SYSTEM_VERILOG,,final_project_soc_mm_interconnect_0_router_009,false
simulation/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,final_project_soc_mm_interconnect_0_cmd_demux,false
simulation/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,final_project_soc_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,final_project_soc_mm_interconnect_0_cmd_mux,false
simulation/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,final_project_soc_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,final_project_soc_mm_interconnect_0_cmd_mux_007,false
simulation/submodules/final_project_soc_mm_interconnect_0_cmd_mux_007.sv,SYSTEM_VERILOG,,final_project_soc_mm_interconnect_0_cmd_mux_007,false
simulation/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,final_project_soc_mm_interconnect_0_rsp_demux,false
simulation/submodules/final_project_soc_mm_interconnect_0_rsp_demux_007.sv,SYSTEM_VERILOG,,final_project_soc_mm_interconnect_0_rsp_demux_007,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,final_project_soc_mm_interconnect_0_rsp_mux,false
simulation/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,final_project_soc_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,final_project_soc_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,final_project_soc_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
final_project_soc.LEDG,final_project_soc_LEDG
final_project_soc.LEDR,final_project_soc_LEDR
final_project_soc.audio,final_project_soc_audio
final_project_soc.audio_config,final_project_soc_audio_config
final_project_soc.jtag_uart_0,final_project_soc_jtag_uart_0
final_project_soc.nios2_qsys_0,final_project_soc_nios2_qsys_0
final_project_soc.nios2_qsys_0.cpu,final_project_soc_nios2_qsys_0_cpu
final_project_soc.onchip_memory2_0,final_project_soc_onchip_memory2_0
final_project_soc.sdram,final_project_soc_sdram
final_project_soc.sdram_pll,final_project_soc_sdram_pll
final_project_soc.sysid_qsys_0,final_project_soc_sysid_qsys_0
final_project_soc.mm_interconnect_0,final_project_soc_mm_interconnect_0
final_project_soc.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
final_project_soc.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
final_project_soc.mm_interconnect_0.audio_avalon_audio_slave_translator,altera_merlin_slave_translator
final_project_soc.mm_interconnect_0.audio_config_avalon_av_config_slave_translator,altera_merlin_slave_translator
final_project_soc.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
final_project_soc.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
final_project_soc.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_translator,altera_merlin_slave_translator
final_project_soc.mm_interconnect_0.sdram_pll_pll_slave_translator,altera_merlin_slave_translator
final_project_soc.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
final_project_soc.mm_interconnect_0.LEDG_s1_translator,altera_merlin_slave_translator
final_project_soc.mm_interconnect_0.LEDR_s1_translator,altera_merlin_slave_translator
final_project_soc.mm_interconnect_0.sdram_s1_translator,altera_merlin_slave_translator
final_project_soc.mm_interconnect_0.nios2_qsys_0_data_master_agent,altera_merlin_master_agent
final_project_soc.mm_interconnect_0.nios2_qsys_0_instruction_master_agent,altera_merlin_master_agent
final_project_soc.mm_interconnect_0.audio_avalon_audio_slave_agent,altera_merlin_slave_agent
final_project_soc.mm_interconnect_0.audio_config_avalon_av_config_slave_agent,altera_merlin_slave_agent
final_project_soc.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
final_project_soc.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
final_project_soc.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_agent,altera_merlin_slave_agent
final_project_soc.mm_interconnect_0.sdram_pll_pll_slave_agent,altera_merlin_slave_agent
final_project_soc.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
final_project_soc.mm_interconnect_0.LEDG_s1_agent,altera_merlin_slave_agent
final_project_soc.mm_interconnect_0.LEDR_s1_agent,altera_merlin_slave_agent
final_project_soc.mm_interconnect_0.sdram_s1_agent,altera_merlin_slave_agent
final_project_soc.mm_interconnect_0.audio_avalon_audio_slave_agent_rsp_fifo,altera_avalon_sc_fifo
final_project_soc.mm_interconnect_0.audio_config_avalon_av_config_slave_agent_rsp_fifo,altera_avalon_sc_fifo
final_project_soc.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
final_project_soc.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
final_project_soc.mm_interconnect_0.nios2_qsys_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
final_project_soc.mm_interconnect_0.sdram_pll_pll_slave_agent_rsp_fifo,altera_avalon_sc_fifo
final_project_soc.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
final_project_soc.mm_interconnect_0.LEDG_s1_agent_rsp_fifo,altera_avalon_sc_fifo
final_project_soc.mm_interconnect_0.LEDR_s1_agent_rsp_fifo,altera_avalon_sc_fifo
final_project_soc.mm_interconnect_0.sdram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
final_project_soc.mm_interconnect_0.sdram_s1_agent_rdata_fifo,altera_avalon_sc_fifo
final_project_soc.mm_interconnect_0.router,final_project_soc_mm_interconnect_0_router
final_project_soc.mm_interconnect_0.router_001,final_project_soc_mm_interconnect_0_router_001
final_project_soc.mm_interconnect_0.router_002,final_project_soc_mm_interconnect_0_router_002
final_project_soc.mm_interconnect_0.router_003,final_project_soc_mm_interconnect_0_router_002
final_project_soc.mm_interconnect_0.router_004,final_project_soc_mm_interconnect_0_router_002
final_project_soc.mm_interconnect_0.router_005,final_project_soc_mm_interconnect_0_router_002
final_project_soc.mm_interconnect_0.router_006,final_project_soc_mm_interconnect_0_router_002
final_project_soc.mm_interconnect_0.router_007,final_project_soc_mm_interconnect_0_router_002
final_project_soc.mm_interconnect_0.router_008,final_project_soc_mm_interconnect_0_router_002
final_project_soc.mm_interconnect_0.router_011,final_project_soc_mm_interconnect_0_router_002
final_project_soc.mm_interconnect_0.router_009,final_project_soc_mm_interconnect_0_router_009
final_project_soc.mm_interconnect_0.router_010,final_project_soc_mm_interconnect_0_router_009
final_project_soc.mm_interconnect_0.cmd_demux,final_project_soc_mm_interconnect_0_cmd_demux
final_project_soc.mm_interconnect_0.cmd_demux_001,final_project_soc_mm_interconnect_0_cmd_demux_001
final_project_soc.mm_interconnect_0.cmd_mux,final_project_soc_mm_interconnect_0_cmd_mux
final_project_soc.mm_interconnect_0.cmd_mux_001,final_project_soc_mm_interconnect_0_cmd_mux
final_project_soc.mm_interconnect_0.cmd_mux_002,final_project_soc_mm_interconnect_0_cmd_mux
final_project_soc.mm_interconnect_0.cmd_mux_003,final_project_soc_mm_interconnect_0_cmd_mux
final_project_soc.mm_interconnect_0.cmd_mux_004,final_project_soc_mm_interconnect_0_cmd_mux
final_project_soc.mm_interconnect_0.cmd_mux_005,final_project_soc_mm_interconnect_0_cmd_mux
final_project_soc.mm_interconnect_0.cmd_mux_006,final_project_soc_mm_interconnect_0_cmd_mux
final_project_soc.mm_interconnect_0.cmd_mux_009,final_project_soc_mm_interconnect_0_cmd_mux
final_project_soc.mm_interconnect_0.cmd_mux_007,final_project_soc_mm_interconnect_0_cmd_mux_007
final_project_soc.mm_interconnect_0.cmd_mux_008,final_project_soc_mm_interconnect_0_cmd_mux_007
final_project_soc.mm_interconnect_0.rsp_demux,final_project_soc_mm_interconnect_0_rsp_demux
final_project_soc.mm_interconnect_0.rsp_demux_001,final_project_soc_mm_interconnect_0_rsp_demux
final_project_soc.mm_interconnect_0.rsp_demux_002,final_project_soc_mm_interconnect_0_rsp_demux
final_project_soc.mm_interconnect_0.rsp_demux_003,final_project_soc_mm_interconnect_0_rsp_demux
final_project_soc.mm_interconnect_0.rsp_demux_004,final_project_soc_mm_interconnect_0_rsp_demux
final_project_soc.mm_interconnect_0.rsp_demux_005,final_project_soc_mm_interconnect_0_rsp_demux
final_project_soc.mm_interconnect_0.rsp_demux_006,final_project_soc_mm_interconnect_0_rsp_demux
final_project_soc.mm_interconnect_0.rsp_demux_009,final_project_soc_mm_interconnect_0_rsp_demux
final_project_soc.mm_interconnect_0.rsp_demux_007,final_project_soc_mm_interconnect_0_rsp_demux_007
final_project_soc.mm_interconnect_0.rsp_demux_008,final_project_soc_mm_interconnect_0_rsp_demux_007
final_project_soc.mm_interconnect_0.rsp_mux,final_project_soc_mm_interconnect_0_rsp_mux
final_project_soc.mm_interconnect_0.rsp_mux_001,final_project_soc_mm_interconnect_0_rsp_mux_001
final_project_soc.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
final_project_soc.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
final_project_soc.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
final_project_soc.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
final_project_soc.irq_mapper,final_project_soc_irq_mapper
final_project_soc.rst_controller,altera_reset_controller
final_project_soc.rst_controller_001,altera_reset_controller
