# ALU-Multiplexer-Verilog
Verilog implementation of an ALU / 4:1 multiplexer with testbench verification
