# vsim -c uart_tb_top -wlf vsim.wlf -solvefaildebug -assertdebug -sva -coverage -voptargs="+acc" -l ./log/vsim.log "+UVM_VERBOSITY=UVM_MEDIUM" -sv_lib ../libs/uvm-1.1d/lib/uvm_dpiWin64 -do "coverage save -onexit -assert -code bcefs -directive -cvg ucdb/uart.ucdb; add wave -r /uart_tb_top/*; run -all; quit" 
# Start time: 17:34:23 on Jul 07,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_receiver(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_transmitter(fast)".
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.uart_tb_top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.uart_tb_top(fast)
# Loading work.uart_interface(fast)
# Loading work.uart(fast)
# Loading work.uart_transmitter(fast)
# Loading work.uart_receiver(fast)
# Loading work.uart_sva(fast)
# Loading work.uart_interface(fast)
# Loading .\../libs/uvm-1.1d/lib/uvm_dpiWin64.dll
# coverage save -onexit -assert -code bcefs -directive -cvg ucdb/uart.ucdb
#  add wave -r /uart_tb_top/*
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 59 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   base_test
#   env_config
#   uart_env
#   uart_receiver_agent
#   uart_receiver_agent_top
#   uart_receiver_config
#   uart_receiver_driver
#   uart_receiver_monitor
#   uart_receiver_sequence
#   uart_receiver_sequence_item
#   uart_receiver_sequencer
#   uart_transmitter_agent
#   uart_transmitter_agent_top
#   uart_transmitter_config
#   uart_transmitter_driver
#   uart_transmitter_monitor
#   uart_transmitter_sequence
#   uart_transmitter_sequence_item
#   uart_transmitter_sequencer
#   virtual_seqs
#   virtual_sequencer
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO @ 0: reporter [RNTST] Running test base_test...
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 base_test                   -     @451 
#   envh                       uart_env                    -     @468 
#     rtop                     uart_receiver_agent_top     -     @485 
#       ragent[0]              uart_receiver_agent         -     @621 
#         drvh                 uart_receiver_driver        -     @648 
#           rsp_port           uvm_analysis_port           -     @665 
#           seq_item_port      uvm_seq_item_pull_port      -     @656 
#         m_sequencer          uart_receiver_sequencer     -     @674 
#           rsp_export         uvm_analysis_export         -     @682 
#           seq_item_export    uvm_seq_item_pull_imp       -     @788 
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#         monh                 uart_receiver_monitor       -     @631 
#           monitor_port       uvm_analysis_port           -     @639 
#     v_seqrh                  virtual_sequencer           -     @493 
#       rsp_export             uvm_analysis_export         -     @501 
#       seq_item_export        uvm_seq_item_pull_imp       -     @607 
#       arbitration_queue      array                       0     -    
#       lock_queue             array                       0     -    
#       num_last_reqs          integral                    32    'd1  
#       num_last_rsps          integral                    32    'd1  
#     wtop                     uart_transmitter_agent_top  -     @477 
#       wagent[0]              uart_transmitter_agent      -     @815 
#         drvh                 uart_transmitter_driver     -     @842 
#           rsp_port           uvm_analysis_port           -     @859 
#           seq_item_port      uvm_seq_item_pull_port      -     @850 
#         m_sequencer          uart_transmitter_sequencer  -     @868 
#           rsp_export         uvm_analysis_export         -     @876 
#           seq_item_export    uvm_seq_item_pull_imp       -     @982 
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#         monh                 uart_transmitter_monitor    -     @825 
#           monitor_port       uvm_analysis_port           -     @833 
# --------------------------------------------------------------------
# UVM_INFO ../src/uart_transmitter_agent/uart_transmitter_monitor.sv(104) @ 58: uvm_test_top.envh.wtop.wagent[0].monh [TRANSMITTER_MONITOR] COLLECT DATA
# UVM_INFO ../src/uart_transmitter_agent/uart_transmitter_monitor.sv(118) @ 99010: uvm_test_top.envh.wtop.wagent[0].monh [TRANSMITTER_MONITOR] SEND DATA TO SVA
# UVM_INFO ../src/uart_transmitter_agent/uart_transmitter_monitor.sv(119) @ 99010: uvm_test_top.envh.wtop.wagent[0].monh [TRANSMITTER_MONITOR] frame_tx = 11001101
# UVM_INFO ../src/uart_transmitter_agent/uart_transmitter_driver.sv(136) @ 114634: uvm_test_top.envh.wtop.wagent[0].drvh [TRANSMITTER_DRIVER] SEND_ACK ACTIVE
# SVA_PASS: @    114636 DATA_IN = 11001101   TX = 11001101
# UVM_INFO ../src/uart_transmitter_agent/uart_transmitter_monitor.sv(104) @ 114644: uvm_test_top.envh.wtop.wagent[0].monh [TRANSMITTER_MONITOR] COLLECT DATA
# UVM_INFO ../src/uart_transmitter_agent/uart_transmitter_monitor.sv(118) @ 213596: uvm_test_top.envh.wtop.wagent[0].monh [TRANSMITTER_MONITOR] SEND DATA TO SVA
# UVM_INFO ../src/uart_transmitter_agent/uart_transmitter_monitor.sv(119) @ 213596: uvm_test_top.envh.wtop.wagent[0].monh [TRANSMITTER_MONITOR] frame_tx = 11000011
# UVM_INFO ../src/uart_transmitter_agent/uart_transmitter_driver.sv(136) @ 229220: uvm_test_top.envh.wtop.wagent[0].drvh [TRANSMITTER_DRIVER] SEND_ACK ACTIVE
# SVA_PASS: @    229222 DATA_IN = 11000011   TX = 11000011
# UVM_INFO ../src/uart_receiver_agent/uart_receiver_driver.sv(110) @ 229277: uvm_test_top.envh.rtop.ragent[0].drvh [RECEIVER_DRIVER] RX START
# UVM_INFO ../src/uart_receiver_agent/uart_receiver_driver.sv(120) @ 333448: uvm_test_top.envh.rtop.ragent[0].drvh [RECEIVER_DRIVER] RECEIVER ACK
# SVA_PASS: @    333448 DATA_OUT = 01010101   RX = 01010101
# UVM_INFO ../src/uart_receiver_agent/uart_receiver_driver.sv(110) @ 333503: uvm_test_top.envh.rtop.ragent[0].drvh [RECEIVER_DRIVER] RX START
# UVM_INFO ../src/uart_receiver_agent/uart_receiver_driver.sv(120) @ 437664: uvm_test_top.envh.rtop.ragent[0].drvh [RECEIVER_DRIVER] RECEIVER ACK
# SVA_PASS: @    437664 DATA_OUT = 01001001   RX = 01001001
# UVM_INFO ../libs/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 437717: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   14
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RECEIVER_DRIVER]     4
# [RNTST]     1
# [TEST_DONE]     1
# [TRANSMITTER_DRIVER]     2
# [TRANSMITTER_MONITOR]     6
# ** Note: $finish    : ../libs/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 437717 us  Iteration: 60  Instance: /uart_tb_top
# Saving coverage database on exit...
# End time: 17:34:39 on Jul 07,2023, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
