<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 16:26:18 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>AS(1) GNU Development Tools AS(1)</p>

<p style="margin-top: 1em">NAME <br>
AS - the portable GNU assembler.</p>

<p style="margin-top: 1em">SYNOPSIS <br>
as [-a[cdghlns][=file]] [--alternate] [-D] <br>
[--compress-debug-sections] [--nocompress-debug-sections]
<br>
[--debug-prefix-map old=new] <br>
[--defsym sym=val] [-f] [-g] [--gstabs] <br>
[--gstabs+] [--gdwarf-2] [--help] [-I dir] [-J] <br>
[-K] [-L] [--listing-lhs-width=NUM] <br>
[--listing-lhs-width2=NUM] [--listing-rhs-width=NUM] <br>
[--listing-cont-lines=NUM] [--keep-locals] [-o <br>
objfile] [-R] [--reduce-memory-overheads] [--statistics]
<br>
[-v] [-version] [--version] [-W] [--warn] <br>
[--fatal-warnings] [-w] [-x] [-Z] [@FILE] <br>
[--size-check=[error|warning]] <br>
[--target-help] [target-options] <br>
[--|files ...]</p>

<p style="margin-top: 1em">Target Alpha options: <br>
[-mcpu] <br>
[-mdebug | -no-mdebug] <br>
[-replace | -noreplace] <br>
[-relax] [-g] [-Gsize] <br>
[-F] [-32addr]</p>

<p style="margin-top: 1em">Target ARC options: <br>
[-marc[5|6|7|8]] <br>
[-EB|-EL]</p>

<p style="margin-top: 1em">Target ARM options: <br>
[-mcpu=processor[+extension...]] <br>
[-march=architecture[+extension...]] <br>
[-mfpu=floating-point-format] <br>
[-mfloat-abi=abi] <br>
[-meabi=ver] <br>
[-mthumb] <br>
[-EB|-EL] <br>
[-mapcs-32|-mapcs-26|-mapcs-float| <br>
-mapcs-reentrant] <br>
[-mthumb-interwork] [-k]</p>

<p style="margin-top: 1em">Target Blackfin options: <br>
[-mcpu=processor[-sirevision]] <br>
[-mfdpic] <br>
[-mno-fdpic] <br>
[-mnopic]</p>

<p style="margin-top: 1em">Target CRIS options: <br>
[--underscore | --no-underscore] <br>
[--pic] [-N] <br>
[--emulation=criself | --emulation=crisaout] <br>
[--march=v0_v10 | --march=v10 | --march=v32 |
--march=common_v10_v32]</p>

<p style="margin-top: 1em">Target D10V options: <br>
[-O]</p>

<p style="margin-top: 1em">Target D30V options: <br>
[-O|-n|-N]</p>

<p style="margin-top: 1em">Target H8/300 options: <br>
[-h-tick-hex]</p>

<p style="margin-top: 1em">Target i386 options: <br>
[--32|--64] [-n] <br>
[-march=CPU[+EXTENSION...]] [-mtune=CPU]</p>

<p style="margin-top: 1em">Target i960 options: <br>
[-ACA|-ACA_A|-ACB|-ACC|-AKA|-AKB| <br>
-AKC|-AMC] <br>
[-b] [-no-relax]</p>

<p style="margin-top: 1em">Target IA-64 options: <br>
[-mconstant-gp|-mauto-pic] <br>
[-milp32|-milp64|-mlp64|-mp64] <br>
[-mle|mbe] <br>
[-mtune=itanium1|-mtune=itanium2] <br>
[-munwind-check=warning|-munwind-check=error] <br>
[-mhint.b=ok|-mhint.b=warning|-mhint.b=error] <br>
[-x|-xexplicit] [-xauto] [-xdebug]</p>

<p style="margin-top: 1em">Target IP2K options: <br>
[-mip2022|-mip2022ext]</p>

<p style="margin-top: 1em">Target M32C options: <br>
[-m32c|-m16c] [-relax] [-h-tick-hex]</p>

<p style="margin-top: 1em">Target M32R options: <br>
[--m32rx|--[no-]warn-explicit-parallel-conflicts| <br>
--W[n]p]</p>

<p style="margin-top: 1em">Target M680X0 options: <br>
[-l] [-m68000|-m68010|-m68020|...]</p>

<p style="margin-top: 1em">Target M68HC11 options: <br>
[-m68hc11|-m68hc12|-m68hcs12] <br>
[-mshort|-mlong] <br>
[-mshort-double|-mlong-double] <br>
[--force-long-branches] [--short-branches] <br>
[--strict-direct-mode] [--print-insn-syntax] <br>
[--print-opcodes] [--generate-example]</p>

<p style="margin-top: 1em">Target MCORE options: <br>
[-jsri2bsr] [-sifilter] [-relax] <br>
[-mcpu=[210|340]] Target MICROBLAZE options:</p>

<p style="margin-top: 1em">Target MIPS options: <br>
[-nocpp] [-EL] [-EB] [-O[optimization level]] <br>
[-g[debug level]] [-G num] [-KPIC] [-call_shared] <br>
[-non_shared] [-xgot [-mvxworks-pic] <br>
[-mabi=ABI] [-32] [-n32] [-64] [-mfp32] [-mgp32] <br>
[-march=CPU] [-mtune=CPU] [-mips1] [-mips2] <br>
[-mips3] [-mips4] [-mips5] [-mips32] [-mips32r2] <br>
[-mips64] [-mips64r2] <br>
[-construct-floats] [-no-construct-floats] <br>
[-trap] [-no-break] [-break] [-no-trap] <br>
[-mips16] [-no-mips16] <br>
[-msmartmips] [-mno-smartmips] <br>
[-mips3d] [-no-mips3d] <br>
[-mdmx] [-no-mdmx] <br>
[-mdsp] [-mno-dsp] <br>
[-mdspr2] [-mno-dspr2] <br>
[-mmt] [-mno-mt] <br>
[-mfix7000] [-mno-fix7000] <br>
[-mfix-vr4120] [-mno-fix-vr4120] <br>
[-mfix-vr4130] [-mno-fix-vr4130] <br>
[-mdebug] [-no-mdebug] <br>
[-mpdr] [-mno-pdr]</p>

<p style="margin-top: 1em">Target MMIX options: <br>
[--fixed-special-register-names] [--globalize-symbols] <br>
[--gnu-syntax] [--relax] [--no-predefined-symbols] <br>
[--no-expand] [--no-merge-gregs] [-x] <br>
[--linker-allocated-gregs]</p>

<p style="margin-top: 1em">Target PDP11 options: <br>
[-mpic|-mno-pic] [-mall] [-mno-extensions] <br>
[-mextension|-mno-extension] <br>
[-mcpu] [-mmachine]</p>

<p style="margin-top: 1em">Target picoJava options: <br>
[-mb|-me]</p>

<p style="margin-top: 1em">Target PowerPC options: <br>
[-a32|-a64] <br>

[-mpwrx|-mpwr2|-mpwr|-m601|-mppc|-mppc32|-m603|-m604|-m403|-m405|
<br>

-m440|-m464|-m476|-m7400|-m7410|-m7450|-m7455|-m750cl|-mppc64|
<br>

-m620|-me500|-e500x2|-me500mc|-me500mc64|-mppc64bridge|-mbooke|
<br>
-mpower4|-mpr4|-mpower5|-mpwr5|-mpwr5x|-mpower6|-mpwr6| <br>
-mpower7|-mpw7|-ma2|-mcell|-mspe|-mtitan|-me300|-mcom] <br>
[-many] [-maltivec|-mvsx] <br>
[-mregnames|-mno-regnames] <br>
[-mrelocatable|-mrelocatable-lib|-K PIC] [-memb] <br>
[-mlittle|-mlittle-endian|-le|-mbig|-mbig-endian|-be] <br>
[-msolaris|-mno-solaris] <br>
[-nops=count]</p>

<p style="margin-top: 1em">Target RX options: <br>
[-mlittle-endian|-mbig-endian] <br>
[-m32bit-ints|-m16bit-ints] <br>
[-m32bit-doubles|-m64bit-doubles]</p>

<p style="margin-top: 1em">Target s390 options: <br>
[-m31|-m64] [-mesa|-mzarch] [-march=CPU] <br>
[-mregnames|-mno-regnames] <br>
[-mwarn-areg-zero]</p>

<p style="margin-top: 1em">Target SCORE options: <br>
[-EB][-EL][-FIXDD][-NWARN] <br>
[-SCORE5][-SCORE5U][-SCORE7][-SCORE3] <br>
[-march=score7][-march=score3] <br>
[-USE_R1][-KPIC][-O0][-G num][-V]</p>

<p style="margin-top: 1em">Target SPARC options: <br>
[-Av6|-Av7|-Av8|-Asparclet|-Asparclite <br>
-Av8plus|-Av8plusa|-Av9|-Av9a] <br>
[-xarch=v8plus|-xarch=v8plusa] [-bump] <br>
[-32|-64]</p>

<p style="margin-top: 1em">Target TIC54X options: <br>
[-mcpu=54[123589]|-mcpu=54[56]lp] [-mfar-mode|-mf] <br>
[-merrors-to-file &lt;filename&gt;|-me &lt;filename&gt;]</p>

<p style="margin-top: 1em">Target TIC6X options: <br>
[-march=arch] [-matomic|-mno-atomic] <br>
[-mbig-endian|-mlittle-endian] [-mdsbt|-mno-dsbt] <br>
[-mpid=no|-mpid=near|-mpid=far] [-mpic|-mno-pic]</p>

<p style="margin-top: 1em">Target Z80 options: <br>
[-z80] [-r800] <br>
[ -ignore-undocumented-instructions] [-Wnud] <br>
[ -ignore-unportable-instructions] [-Wnup] <br>
[ -warn-undocumented-instructions] [-Wud] <br>
[ -warn-unportable-instructions] [-Wup] <br>
[ -forbid-undocumented-instructions] [-Fud] <br>
[ -forbid-unportable-instructions] [-Fup]</p>

<p style="margin-top: 1em">Target Xtensa options: <br>
[--[no-]text-section-literals] [--[no-]absolute-literals]
<br>
[--[no-]target-align] [--[no-]longcalls] <br>
[--[no-]transform] <br>
[--rename-section oldname=newname]</p>

<p style="margin-top: 1em">DESCRIPTION <br>
GNU as is really a family of assemblers. If you use (or have
used) the GNU assembler on one architecture, you should find
a fairly similar environment when you use it on another <br>
architecture. Each version has much in common with the
others, including object file formats, most assembler
directives (often called pseudo-ops) and assembler
syntax.</p>

<p style="margin-top: 1em">as is primarily intended to
assemble the output of the GNU C compiler &quot;gcc&quot;
for use by the linker &quot;ld&quot;. Nevertheless,
we&rsquo;ve tried to make as assemble correctly everything
that <br>
other assemblers for the same machine would assemble. Any
exceptions are documented explicitly. This doesn&rsquo;t
mean as always uses the same syntax as another assembler for
the <br>
same architecture; for example, we know of several
incompatible versions of 680x0 assembly language syntax.</p>

<p style="margin-top: 1em">Each time you run as it
assembles exactly one source program. The source program is
made up of one or more files. (The standard input is also a
file.)</p>

<p style="margin-top: 1em">You give as a command line that
has zero or more input file names. The input files are read
(from left file name to right). A command line argument (in
any position) that has <br>
no special meaning is taken to be an input file name.</p>

<p style="margin-top: 1em">If you give as no file names it
attempts to read one input file from the as standard input,
which is normally your terminal. You may have to type ctl-D
to tell as there is no <br>
more program to assemble.</p>

<p style="margin-top: 1em">Use -- if you need to explicitly
name the standard input file in your command line.</p>

<p style="margin-top: 1em">If the source is empty, as
produces a small, empty object file.</p>

<p style="margin-top: 1em">as may write warnings and error
messages to the standard error file (usually your terminal).
This should not happen when a compiler runs as
automatically. Warnings report an <br>
assumption made so that as could keep assembling a flawed
program; errors report a grave problem that stops the
assembly.</p>

<p style="margin-top: 1em">If you are invoking as via the
GNU C compiler, you can use the -Wa option to pass arguments
through to the assembler. The assembler arguments must be
separated from each other <br>
(and the -Wa) by commas. For example:</p>

<p style="margin-top: 1em">gcc -c -g -O -Wa,-alh,-L
file.c</p>

<p style="margin-top: 1em">This passes two options to the
assembler: -alh (emit a listing to standard output with
high-level and assembly source) and -L (retain local symbols
in the symbol table).</p>

<p style="margin-top: 1em">Usually you do not need to use
this -Wa mechanism, since many compiler command-line options
are automatically passed to the assembler by the compiler.
(You can call the GNU <br>
compiler driver with the -v option to see precisely what
options it passes to each compilation pass, including the
assembler.)</p>

<p style="margin-top: 1em">OPTIONS <br>
@file <br>
Read command-line options from file. The options read are
inserted in place of the original @file option. If file does
not exist, or cannot be read, then the option will be <br>
treated literally, and not removed.</p>

<p style="margin-top: 1em">Options in file are separated by
whitespace. A whitespace character may be included in an
option by surrounding the entire option in either single or
double quotes. Any <br>
character (including a backslash) may be included by
prefixing the character to be included with a backslash. The
file may itself contain additional @file options; any such
<br>
options will be processed recursively.</p>

<p style="margin-top: 1em">-a[cdghlmns] <br>
Turn on listings, in any of a variety of ways:</p>

<p style="margin-top: 1em">-ac omit false conditionals</p>

<p style="margin-top: 1em">-ad omit debugging
directives</p>

<p style="margin-top: 1em">-ag include general information,
like as version and options passed</p>

<p style="margin-top: 1em">-ah include high-level
source</p>

<p style="margin-top: 1em">-al include assembly</p>

<p style="margin-top: 1em">-am include macro expansions</p>

<p style="margin-top: 1em">-an omit forms processing</p>

<p style="margin-top: 1em">-as include symbols</p>

<p style="margin-top: 1em">=file <br>
set the name of the listing file</p>

<p style="margin-top: 1em">You may combine these options;
for example, use -aln for assembly listing without forms
processing. The =file option, if used, must be the last one.
By itself, -a defaults <br>
to -ahls.</p>

<p style="margin-top: 1em">--alternate <br>
Begin in alternate macro mode.</p>

<p style="margin-top: 1em">--compress-debug-sections <br>
Compress DWARF debug sections using zlib. The debug sections
are renamed to begin with .zdebug, and the resulting object
file may not be compatible with older linkers and <br>
object file utilities.</p>

<p style="margin-top: 1em">--nocompress-debug-sections <br>
Do not compress DWARF debug sections. This is the
default.</p>

<p style="margin-top: 1em">-D Ignored. This option is
accepted for script compatibility with calls to other
assemblers.</p>

<p style="margin-top: 1em">--debug-prefix-map old=new <br>
When assembling files in directory old, record debugging
information describing them as in new instead.</p>

<p style="margin-top: 1em">--defsym sym=value <br>
Define the symbol sym to be value before assembling the
input file. value must be an integer constant. As in C, a
leading 0x indicates a hexadecimal value, and a leading 0
<br>
indicates an octal value. The value of the symbol can be
overridden inside a source file via the use of a
&quot;.set&quot; pseudo-op.</p>

<p style="margin-top: 1em">-f &quot;fast&quot;---skip
whitespace and comment preprocessing (assume source is
compiler output).</p>

<p style="margin-top: 1em">-g <br>
--gen-debug <br>
Generate debugging information for each assembler source
line using whichever debug format is preferred by the
target. This currently means either STABS, ECOFF or
DWARF2.</p>

<p style="margin-top: 1em">--gstabs <br>
Generate stabs debugging information for each assembler
line. This may help debugging assembler code, if the
debugger can handle it.</p>

<p style="margin-top: 1em">--gstabs+ <br>
Generate stabs debugging information for each assembler
line, with GNU extensions that probably only gdb can handle,
and that could make other debuggers crash or refuse to <br>
read your program. This may help debugging assembler code.
Currently the only GNU extension is the location of the
current working directory at assembling time.</p>

<p style="margin-top: 1em">--gdwarf-2 <br>
Generate DWARF2 debugging information for each assembler
line. This may help debugging assembler code, if the
debugger can handle it. Note---this option is only supported
<br>
by some targets, not all of them.</p>

<p style="margin-top: 1em">--size-check=error <br>
--size-check=warning <br>
Issue an error or warning for invalid ELF .size
directive.</p>

<p style="margin-top: 1em">--help <br>
Print a summary of the command line options and exit.</p>

<p style="margin-top: 1em">--target-help <br>
Print a summary of all target specific options and exit.</p>

<p style="margin-top: 1em">-I dir <br>
Add directory dir to the search list for
&quot;.include&quot; directives.</p>

<p style="margin-top: 1em">-J Don&rsquo;t warn about signed
overflow.</p>

<p style="margin-top: 1em">-K Issue warnings when
difference tables altered for long displacements.</p>

<p style="margin-top: 1em">-L <br>
--keep-locals <br>
Keep (in the symbol table) local symbols. These symbols
start with system-specific local label prefixes, typically
.L for ELF systems or L for traditional a.out systems.</p>

<p style="margin-top: 1em">--listing-lhs-width=number <br>
Set the maximum width, in words, of the output data column
for an assembler listing to number.</p>

<p style="margin-top: 1em">--listing-lhs-width2=number <br>
Set the maximum width, in words, of the output data column
for continuation lines in an assembler listing to
number.</p>

<p style="margin-top: 1em">--listing-rhs-width=number <br>
Set the maximum width of an input source line, as displayed
in a listing, to number bytes.</p>

<p style="margin-top: 1em">--listing-cont-lines=number <br>
Set the maximum number of lines printed in a listing for a
single line of input to number + 1.</p>

<p style="margin-top: 1em">-o objfile <br>
Name the object-file output from as objfile.</p>

<p style="margin-top: 1em">-R Fold the data section into
the text section.</p>

<p style="margin-top: 1em">Set the default size of
GAS&rsquo;s hash tables to a prime number close to number.
Increasing this value can reduce the length of time it takes
the assembler to perform its tasks, <br>
at the expense of increasing the assembler&rsquo;s memory
requirements. Similarly reducing this value can reduce the
memory requirements at the expense of speed.</p>

<p style="margin-top: 1em">--reduce-memory-overheads <br>
This option reduces GAS&rsquo;s memory requirements, at the
expense of making the assembly processes slower. Currently
this switch is a synonym for --hash-size=4051, but in the
<br>
future it may have other effects as well.</p>

<p style="margin-top: 1em">--statistics <br>
Print the maximum space (in bytes) and total time (in
seconds) used by assembly.</p>

<p style="margin-top: 1em">--strip-local-absolute <br>
Remove local absolute symbols from the outgoing symbol
table.</p>

<p style="margin-top: 1em">-v <br>
-version <br>
Print the as version.</p>

<p style="margin-top: 1em">--version <br>
Print the as version and exit.</p>

<p style="margin-top: 1em">-W <br>
--no-warn <br>
Suppress warning messages.</p>

<p style="margin-top: 1em">--fatal-warnings <br>
Treat warnings as errors.</p>

<p style="margin-top: 1em">--warn <br>
Don&rsquo;t suppress warning messages or treat them as
errors.</p>

<p style="margin-top: 1em">-w Ignored.</p>

<p style="margin-top: 1em">-x Ignored.</p>

<p style="margin-top: 1em">-Z Generate an object file even
after errors.</p>

<p style="margin-top: 1em">-- | files ... <br>
Standard input, or source files to assemble.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for an ARC processor.</p>

<p style="margin-top: 1em">-marc[5|6|7|8] <br>
This option selects the core processor variant.</p>

<p style="margin-top: 1em">-EB | -EL <br>
Select either big-endian (-EB) or little-endian (-EL)
output.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the ARM processor
family.</p>

<p style="margin-top: 1em">-mcpu=processor[+extension...]
<br>
Specify which ARM processor variant is the target.</p>


<p style="margin-top: 1em">-march=architecture[+extension...]
<br>
Specify which ARM architecture variant is used by the
target.</p>

<p style="margin-top: 1em">-mfpu=floating-point-format <br>
Select which Floating Point architecture is the target.</p>

<p style="margin-top: 1em">-mfloat-abi=abi <br>
Select which floating point ABI is in use.</p>

<p style="margin-top: 1em">-mthumb <br>
Enable Thumb only instruction decoding.</p>

<p style="margin-top: 1em">-mapcs-32 | -mapcs-26 |
-mapcs-float | -mapcs-reentrant <br>
Select which procedure calling convention is in use.</p>

<p style="margin-top: 1em">-EB | -EL <br>
Select either big-endian (-EB) or little-endian (-EL)
output.</p>

<p style="margin-top: 1em">-mthumb-interwork <br>
Specify that the code has been generated with interworking
between Thumb and ARM code in mind.</p>

<p style="margin-top: 1em">-k Specify that PIC code has
been generated.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the Blackfin processor
family.</p>

<p style="margin-top: 1em">-mcpu=processor[-sirevision]
<br>
This option specifies the target processor. The optional
sirevision is not used in assembler.</p>

<p style="margin-top: 1em">-mfdpic <br>
Assemble for the FDPIC ABI.</p>

<p style="margin-top: 1em">-mno-fdpic <br>
-mnopic <br>
Disable -mfdpic.</p>

<p style="margin-top: 1em">See the info pages for
documentation of the CRIS-specific options.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for a D10V processor.</p>

<p style="margin-top: 1em">-O Optimize output by
parallelizing instructions.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for a D30V processor.</p>

<p style="margin-top: 1em">-O Optimize output by
parallelizing instructions.</p>

<p style="margin-top: 1em">-n Warn when nops are
generated.</p>

<p style="margin-top: 1em">-N Warn when a nop after a
32-bit multiply instruction is generated.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the Intel 80960
processor.</p>

<p style="margin-top: 1em">-ACA | -ACA_A | -ACB | -ACC |
-AKA | -AKB | -AKC | -AMC <br>
Specify which variant of the 960 architecture is the
target.</p>

<p style="margin-top: 1em">-b Add code to collect
statistics about branches taken.</p>

<p style="margin-top: 1em">-no-relax <br>
Do not alter compare-and-branch instructions for long
displacements; error if necessary.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the Ubicom IP2K
series.</p>

<p style="margin-top: 1em">-mip2022ext <br>
Specifies that the extended IP2022 instructions are
allowed.</p>

<p style="margin-top: 1em">-mip2022 <br>
Restores the default behaviour, which restricts the
permitted instructions to just the basic IP2022 ones.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the Renesas M32C and
M16C processors.</p>

<p style="margin-top: 1em">-m32c <br>
Assemble M32C instructions.</p>

<p style="margin-top: 1em">-m16c <br>
Assemble M16C instructions (the default).</p>

<p style="margin-top: 1em">-relax <br>
Enable support for link-time relaxations.</p>

<p style="margin-top: 1em">-h-tick-hex <br>
Support H&rsquo;00 style hex constants in addition to 0x00
style.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the Renesas M32R
(formerly Mitsubishi M32R) series.</p>

<p style="margin-top: 1em">--m32rx <br>
Specify which processor in the M32R family is the target.
The default is normally the M32R, but this option changes it
to the M32RX.</p>


<p style="margin-top: 1em">--warn-explicit-parallel-conflicts
or --Wp <br>
Produce warning messages when questionable parallel
constructs are encountered.</p>


<p style="margin-top: 1em">--no-warn-explicit-parallel-conflicts
or --Wnp <br>
Do not produce warning messages when questionable parallel
constructs are encountered.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the Motorola 68000
series.</p>

<p style="margin-top: 1em">-l Shorten references to
undefined symbols, to one word instead of two.</p>

<p style="margin-top: 1em">-m68000 | -m68008 | -m68010 |
-m68020 | -m68030 <br>
| -m68040 | -m68060 | -m68302 | -m68331 | -m68332 <br>
| -m68333 | -m68340 | -mcpu32 | -m5200 <br>
Specify what processor in the 68000 family is the target.
The default is normally the 68020, but this can be changed
at configuration time.</p>

<p style="margin-top: 1em">-m68881 | -m68882 | -mno-68881 |
-mno-68882 <br>
The target machine does (or does not) have a floating-point
coprocessor. The default is to assume a coprocessor for
68020, 68030, and cpu32. Although the basic 68000 is not
<br>
compatible with the 68881, a combination of the two can be
specified, since it&rsquo;s possible to do emulation of the
coprocessor instructions with the main processor.</p>

<p style="margin-top: 1em">-m68851 | -mno-68851 <br>
The target machine does (or does not) have a
memory-management unit coprocessor. The default is to assume
an MMU for 68020 and up.</p>

<p style="margin-top: 1em">For details about the PDP-11
machine dependent features options, see PDP-11-Options.</p>

<p style="margin-top: 1em">-mpic | -mno-pic <br>
Generate position-independent (or position-dependent) code.
The default is -mpic.</p>

<p style="margin-top: 1em">-mall <br>
-mall-extensions <br>
Enable all instruction set extensions. This is the
default.</p>

<p style="margin-top: 1em">-mno-extensions <br>
Disable all instruction set extensions.</p>

<p style="margin-top: 1em">-mextension | -mno-extension
<br>
Enable (or disable) a particular instruction set
extension.</p>

<p style="margin-top: 1em">-mcpu <br>
Enable the instruction set extensions supported by a
particular CPU, and disable all other extensions.</p>

<p style="margin-top: 1em">-mmachine <br>
Enable the instruction set extensions supported by a
particular machine model, and disable all other
extensions.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for a picoJava
processor.</p>

<p style="margin-top: 1em">-mb Generate &quot;big
endian&quot; format output.</p>

<p style="margin-top: 1em">-ml Generate &quot;little
endian&quot; format output.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the Motorola 68HC11 or
68HC12 series.</p>

<p style="margin-top: 1em">-m68hc11 | -m68hc12 | -m68hcs12
<br>
Specify what processor is the target. The default is defined
by the configuration option when building the assembler.</p>

<p style="margin-top: 1em">-mshort <br>
Specify to use the 16-bit integer ABI.</p>

<p style="margin-top: 1em">-mlong <br>
Specify to use the 32-bit integer ABI.</p>

<p style="margin-top: 1em">-mshort-double <br>
Specify to use the 32-bit double ABI.</p>

<p style="margin-top: 1em">-mlong-double <br>
Specify to use the 64-bit double ABI.</p>

<p style="margin-top: 1em">--force-long-branches <br>
Relative branches are turned into absolute ones. This
concerns conditional branches, unconditional branches and
branches to a sub routine.</p>

<p style="margin-top: 1em">-S | --short-branches <br>
Do not turn relative branches into absolute ones when the
offset is out of range.</p>

<p style="margin-top: 1em">--strict-direct-mode <br>
Do not turn the direct addressing mode into extended
addressing mode when the instruction does not support direct
addressing mode.</p>

<p style="margin-top: 1em">--print-insn-syntax <br>
Print the syntax of instruction in case of error.</p>

<p style="margin-top: 1em">--print-opcodes <br>
print the list of instructions with syntax and then
exit.</p>

<p style="margin-top: 1em">--generate-example <br>
print an example of instruction for each possible
instruction and then exit. This option is only useful for
testing as.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the SPARC
architecture:</p>

<p style="margin-top: 1em">-Av6 | -Av7 | -Av8 | -Asparclet
| -Asparclite <br>
-Av8plus | -Av8plusa | -Av9 | -Av9a <br>
Explicitly select a variant of the SPARC architecture.</p>

<p style="margin-top: 1em">-Av8plus and -Av8plusa select a
32 bit environment. -Av9 and -Av9a select a 64 bit
environment.</p>

<p style="margin-top: 1em">-Av8plusa and -Av9a enable the
SPARC V9 instruction set with UltraSPARC extensions.</p>

<p style="margin-top: 1em">-xarch=v8plus | -xarch=v8plusa
<br>
For compatibility with the Solaris v9 assembler. These
options are equivalent to -Av8plus and -Av8plusa,
respectively.</p>

<p style="margin-top: 1em">-bump <br>
Warn when the assembler switches to another
architecture.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the &rsquo;c54x
architecture.</p>

<p style="margin-top: 1em">-mfar-mode <br>
Enable extended addressing mode. All addresses and
relocations will assume extended addressing (usually 23
bits).</p>

<p style="margin-top: 1em">-mcpu=CPU_VERSION <br>
Sets the CPU version being compiled for.</p>

<p style="margin-top: 1em">-merrors-to-file FILENAME <br>
Redirect error output to a file, for broken systems which
don&rsquo;t support such behaviour in the shell.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for a MIPS processor.</p>

<p style="margin-top: 1em">-G num <br>
This option sets the largest size of an object that can be
referenced implicitly with the &quot;gp&quot; register. It
is only accepted for targets that use ECOFF format, such as
a <br>
DECstation running Ultrix. The default value is 8.</p>

<p style="margin-top: 1em">-EB Generate &quot;big
endian&quot; format output.</p>

<p style="margin-top: 1em">-EL Generate &quot;little
endian&quot; format output.</p>

<p style="margin-top: 1em">-mips1 <br>
-mips2 <br>
-mips3 <br>
-mips4 <br>
-mips5 <br>
-mips32 <br>
-mips32r2 <br>
-mips64 <br>
-mips64r2 <br>
Generate code for a particular MIPS Instruction Set
Architecture level. -mips1 is an alias for -march=r3000,
-mips2 is an alias for -march=r6000, -mips3 is an alias for
<br>
-march=r4000 and -mips4 is an alias for -march=r8000.
-mips5, -mips32, -mips32r2, -mips64, and -mips64r2
correspond to generic MIPS V, MIPS32, MIPS32 Release 2,
MIPS64, and <br>
MIPS64 Release 2 ISA processors, respectively.</p>

<p style="margin-top: 1em">-march=CPU <br>
Generate code for a particular MIPS cpu.</p>

<p style="margin-top: 1em">-mtune=cpu <br>
Schedule and tune for a particular MIPS cpu.</p>

<p style="margin-top: 1em">-mfix7000 <br>
-mno-fix7000 <br>
Cause nops to be inserted if the read of the destination
register of an mfhi or mflo instruction occurs in the
following two instructions.</p>

<p style="margin-top: 1em">-mdebug <br>
-no-mdebug <br>
Cause stabs-style debugging output to go into an ECOFF-style
.mdebug section instead of the standard ELF .stabs
sections.</p>

<p style="margin-top: 1em">-mpdr <br>
-mno-pdr <br>
Control generation of &quot;.pdr&quot; sections.</p>

<p style="margin-top: 1em">-mgp32 <br>
-mfp32 <br>
The register sizes are normally inferred from the ISA and
ABI, but these flags force a certain group of registers to
be treated as 32 bits wide at all times. -mgp32 controls
<br>
the size of general-purpose registers and -mfp32 controls
the size of floating-point registers.</p>

<p style="margin-top: 1em">-mips16 <br>
-no-mips16 <br>
Generate code for the MIPS 16 processor. This is equivalent
to putting &quot;.set mips16&quot; at the start of the
assembly file. -no-mips16 turns off this option.</p>

<p style="margin-top: 1em">-msmartmips <br>
-mno-smartmips <br>
Enables the SmartMIPS extension to the MIPS32 instruction
set. This is equivalent to putting &quot;.set
smartmips&quot; at the start of the assembly file.
-mno-smartmips turns off <br>
this option.</p>

<p style="margin-top: 1em">-mips3d <br>
-no-mips3d <br>
Generate code for the MIPS-3D Application Specific
Extension. This tells the assembler to accept MIPS-3D
instructions. -no-mips3d turns off this option.</p>

<p style="margin-top: 1em">-mdmx <br>
-no-mdmx <br>
Generate code for the MDMX Application Specific Extension.
This tells the assembler to accept MDMX instructions.
-no-mdmx turns off this option.</p>

<p style="margin-top: 1em">-mdsp <br>
-mno-dsp <br>
Generate code for the DSP Release 1 Application Specific
Extension. This tells the assembler to accept DSP Release 1
instructions. -mno-dsp turns off this option.</p>

<p style="margin-top: 1em">-mdspr2 <br>
-mno-dspr2 <br>
Generate code for the DSP Release 2 Application Specific
Extension. This option implies -mdsp. This tells the
assembler to accept DSP Release 2 instructions. -mno-dspr2
<br>
turns off this option.</p>

<p style="margin-top: 1em">-mmt <br>
-mno-mt <br>
Generate code for the MT Application Specific Extension.
This tells the assembler to accept MT instructions. -mno-mt
turns off this option.</p>

<p style="margin-top: 1em">--construct-floats <br>
--no-construct-floats <br>
The --no-construct-floats option disables the construction
of double width floating point constants by loading the two
halves of the value into the two single width floating <br>
point registers that make up the double width register. By
default --construct-floats is selected, allowing
construction of these floating point constants.</p>

<p style="margin-top: 1em">--emulation=name <br>
This option causes as to emulate as configured for some
other target, in all respects, including output format
(choosing between ELF and ECOFF only), handling of pseudo-
<br>
opcodes which may generate debugging information or store
symbol table information, and default endianness. The
available configuration names are: mipsecoff, mipself, <br>
mipslecoff, mipsbecoff, mipslelf, mipsbelf. The first two do
not alter the default endianness from that of the primary
target for which the assembler was configured; the <br>
others change the default to little- or big-endian as
indicated by the b or l in the name. Using -EB or -EL will
override the endianness selection in any case.</p>

<p style="margin-top: 1em">This option is currently
supported only when the primary target as is configured for
is a MIPS ELF or ECOFF target. Furthermore, the primary
target or others specified with <br>
--enable-targets=... at configuration time must include
support for the other format, if both are to be available.
For example, the Irix 5 configuration includes support for
<br>
both.</p>

<p style="margin-top: 1em">Eventually, this option will
support more configurations, with more fine-grained control
over the assembler&rsquo;s behavior, and will be supported
for more processors.</p>

<p style="margin-top: 1em">-nocpp <br>
as ignores this option. It is accepted for compatibility
with the native tools.</p>

<p style="margin-top: 1em">--trap <br>
--no-trap <br>
--break <br>
--no-break <br>
Control how to deal with multiplication overflow and
division by zero. --trap or --no-break (which are synonyms)
take a trap exception (and only work for Instruction Set
<br>
Architecture level 2 and higher); --break or --no-trap (also
synonyms, and the default) take a break exception.</p>

<p style="margin-top: 1em">-n When this option is used, as
will issue a warning every time it generates a nop
instruction from a macro.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for an MCore processor.</p>

<p style="margin-top: 1em">-jsri2bsr <br>
-nojsri2bsr <br>
Enable or disable the JSRI to BSR transformation. By default
this is enabled. The command line option -nojsri2bsr can be
used to disable it.</p>

<p style="margin-top: 1em">-sifilter <br>
-nosifilter <br>
Enable or disable the silicon filter behaviour. By default
this is disabled. The default can be overridden by the
-sifilter command line option.</p>

<p style="margin-top: 1em">-relax <br>
Alter jump instructions for long displacements.</p>

<p style="margin-top: 1em">-mcpu=[210|340] <br>
Select the cpu type on the target hardware. This controls
which instructions can be assembled.</p>

<p style="margin-top: 1em">-EB Assemble for a big endian
target.</p>

<p style="margin-top: 1em">-EL Assemble for a little endian
target.</p>

<p style="margin-top: 1em">See the info pages for
documentation of the MMIX-specific options.</p>

<p style="margin-top: 1em">See the info pages for
documentation of the RX-specific options.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for the s390 processor
family.</p>

<p style="margin-top: 1em">-m31 <br>
-m64 <br>
Select the word size, either 31/32 bits or 64 bits.</p>

<p style="margin-top: 1em">-mesa <br>
-mzarch <br>
Select the architecture mode, either the Enterprise System
Architecture (esa) or the z/Architecture mode (zarch).</p>

<p style="margin-top: 1em">-march=processor <br>
Specify which s390 processor variant is the target, g6, g6,
z900, z990, z9-109, z9-ec, or z10.</p>

<p style="margin-top: 1em">-mregnames <br>
-mno-regnames <br>
Allow or disallow symbolic names for registers.</p>

<p style="margin-top: 1em">-mwarn-areg-zero <br>
Warn whenever the operand for a base or index register has
been specified but evaluates to zero.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for a TMS320C6000
processor.</p>

<p style="margin-top: 1em">-march=arch <br>
Enable (only) instructions from architecture arch. By
default, all instructions are permitted.</p>

<p style="margin-top: 1em">The following values of arch are
accepted: &quot;c62x&quot;, &quot;c64x&quot;,
&quot;c64x+&quot;, &quot;c67x&quot;, &quot;c67x+&quot;,
&quot;c674x&quot;.</p>

<p style="margin-top: 1em">-matomic <br>
-mno-atomic <br>
Enable or disable the optional C64x+ atomic operation
instructions. By default, they are enabled if no -march
option is given, or if an architecture is specified with
-march <br>
that implies these instructions are present (currently,
there are no such architectures); they are disabled if an
architecture is specified with -march on which the <br>
instructions are optional or not present. This option
overrides such a default from the architecture, independent
of the order in which the -march or -matomic or -mno-atomic
<br>
options are passed.</p>

<p style="margin-top: 1em">-mdsbt <br>
-mno-dsbt <br>
The -mdsbt option causes the assembler to generate the
&quot;Tag_ABI_DSBT&quot; attribute with a value of 1,
indicating that the code is using DSBT addressing. The
-mno-dsbt option, <br>
the default, causes the tag to have a value of 0, indicating
that the code does not use DSBT addressing. The linker will
emit a warning if objects of different type (DSBT <br>
and non-DSBT) are linked together.</p>

<p style="margin-top: 1em">-mpid=no <br>
-mpid=near <br>
-mpid=far <br>
The -mpid= option causes the assembler to generate the
&quot;Tag_ABI_PID&quot; attribute with a value indicating
the form of data addressing used by the code. -mpid=no, the
default, <br>
indicates position-dependent data addressing, -mpid=near
indicates position-independent addressing with GOT accesses
using near DP addressing, and -mpid=far indicates <br>
position-independent addressing with GOT accesses using far
DP addressing. The linker will emit a warning if objects
built with different settings of this option are linked <br>
together.</p>

<p style="margin-top: 1em">-mpic <br>
-mno-pic <br>
The -mpic option causes the assembler to generate the
&quot;Tag_ABI_PIC&quot; attribute with a value of 1,
indicating that the code is using position-independent code
addressing, The <br>
&quot;-mno-pic&quot; option, the default, causes the tag to
have a value of 0, indicating position-dependent code
addressing. The linker will emit a warning if objects of
different <br>
type (position-dependent and position-independent) are
linked together.</p>

<p style="margin-top: 1em">-mbig-endian <br>
-mlittle-endian <br>
Generate code for the specified endianness. The default is
little-endian.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for an Xtensa processor.</p>

<p style="margin-top: 1em">--text-section-literals |
--no-text-section-literals <br>
With --text-section-literals, literal pools are interspersed
in the text section. The default is
--no-text-section-literals, which places literals in a
separate section in <br>
the output file. These options only affect literals
referenced via PC-relative &quot;L32R&quot; instructions;
literals for absolute mode &quot;L32R&quot; instructions are
handled separately.</p>

<p style="margin-top: 1em">--absolute-literals |
--no-absolute-literals <br>
Indicate to the assembler whether &quot;L32R&quot;
instructions use absolute or PC-relative addressing. The
default is to assume absolute addressing if the Xtensa
processor includes <br>
the absolute &quot;L32R&quot; addressing option. Otherwise,
only the PC-relative &quot;L32R&quot; mode can be used.</p>

<p style="margin-top: 1em">--target-align |
--no-target-align <br>
Enable or disable automatic alignment to reduce branch
penalties at the expense of some code density. The default
is --target-align.</p>

<p style="margin-top: 1em">--longcalls | --no-longcalls
<br>
Enable or disable transformation of call instructions to
allow calls across a greater range of addresses. The default
is --no-longcalls.</p>

<p style="margin-top: 1em">--transform | --no-transform
<br>
Enable or disable all assembler transformations of Xtensa
instructions. The default is --transform; --no-transform
should be used only in the rare cases when the <br>
instructions must be exactly as specified in the assembly
source.</p>

<p style="margin-top: 1em">--rename-section oldname=newname
<br>
When generating output sections, rename the oldname section
to newname.</p>

<p style="margin-top: 1em">The following options are
available when as is configured for a Z80 family
processor.</p>

<p style="margin-top: 1em">-z80 <br>
Assemble for Z80 processor.</p>

<p style="margin-top: 1em">-r800 <br>
Assemble for R800 processor.</p>


<p style="margin-top: 1em">-ignore-undocumented-instructions
<br>
-Wnud <br>
Assemble undocumented Z80 instructions that also work on
R800 without warning.</p>

<p style="margin-top: 1em">-ignore-unportable-instructions
<br>
-Wnup <br>
Assemble all undocumented Z80 instructions without
warning.</p>

<p style="margin-top: 1em">-warn-undocumented-instructions
<br>
-Wud <br>
Issue a warning for undocumented Z80 instructions that also
work on R800.</p>

<p style="margin-top: 1em">-warn-unportable-instructions
<br>
-Wup <br>
Issue a warning for undocumented Z80 instructions that do
not work on R800.</p>


<p style="margin-top: 1em">-forbid-undocumented-instructions
<br>
-Fud <br>
Treat all undocumented instructions as errors.</p>

<p style="margin-top: 1em">-forbid-unportable-instructions
<br>
-Fup <br>
Treat undocumented Z80 instructions that do not work on R800
as errors.</p>

<p style="margin-top: 1em">SEE ALSO <br>
gcc(1), ld(1), and the Info entries for binutils and ld.</p>

<p style="margin-top: 1em">COPYRIGHT <br>
Copyright (c) 1991, 1992, 1993, 1994, 1995, 1996, 1997,
1998, 1999, 2000, 2001, 2002, 2006, 2007, 2008, 2009, 2010,
2011 Free Software Foundation, Inc.</p>

<p style="margin-top: 1em">Permission is granted to copy,
distribute and/or modify this document under the terms of
the GNU Free Documentation License, Version 1.3 or any later
version published by the <br>
Free Software Foundation; with no Invariant Sections, with
no Front-Cover Texts, and with no Back-Cover Texts. A copy
of the license is included in the section entitled &quot;GNU
<br>
Free Documentation License&quot;.</p>

<p style="margin-top: 1em">binutils-2.21.1 2017-01-08
AS(1)</p>
<hr>
</body>
</html>
