
---------- Begin Simulation Statistics ----------
final_tick                               493168527000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68145                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    68369                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18720.64                       # Real time elapsed on the host
host_tick_rate                               26343570                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1275713465                       # Number of instructions simulated
sim_ops                                    1279908604                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.493169                       # Number of seconds simulated
sim_ticks                                493168527000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.382651                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78130275                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90446721                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16619336                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         88032949                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           5959654                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        5983304                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           23650                       # Number of indirect misses.
system.cpu0.branchPred.lookups              108803691                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        17241                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1048883                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9585494                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  52913875                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2274836                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3147131                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      181283125                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           323161023                       # Number of instructions committed
system.cpu0.commit.committedOps             324209888                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    950714373                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.341017                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.878919                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    771549916     81.15%     81.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     93415843      9.83%     90.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     51801190      5.45%     96.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     23347575      2.46%     98.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4314924      0.45%     99.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3027779      0.32%     99.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       324509      0.03%     99.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       657801      0.07%     99.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2274836      0.24%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    950714373                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  29884497                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             8881514                       # Number of function calls committed.
system.cpu0.commit.int_insts                307406652                       # Number of committed integer instructions.
system.cpu0.commit.loads                     38126789                       # Number of loads committed
system.cpu0.commit.membars                    2097775                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2097784      0.65%      0.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       238049996     73.42%     74.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          67580      0.02%     74.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          131120      0.04%     74.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       8388608      2.59%     76.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp      12582918      3.88%     80.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       4456464      1.37%     81.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      4194304      1.29%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       38913506     12.00%     95.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      15065405      4.65%     99.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       262166      0.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        324209888                       # Class of committed instruction
system.cpu0.commit.refs                      54241106                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  323161023                       # Number of Instructions Simulated
system.cpu0.committedOps                    324209888                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.027981                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.027981                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            575362316                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7037690                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            69022658                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             548069159                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                96379169                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                286697507                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9586931                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13949848                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9277626                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  108803691                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 74833029                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    875557755                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1142232                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     613070271                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33241548                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.111191                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          85124884                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          84089929                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.626525                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         977303549                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.628381                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.105563                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               624022001     63.85%     63.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               214074544     21.90%     85.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                78066489      7.99%     93.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                30393402      3.11%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11364569      1.16%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9084631      0.93%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                10264295      1.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    4496      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   29122      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           977303549                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 67179832                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                20797113                       # number of floating regfile writes
system.cpu0.idleCycles                        1221735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10590009                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                75761216                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.471954                       # Inst execution rate
system.cpu0.iew.exec_refs                    79069304                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  21036135                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              530589895                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             60889025                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1050013                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3392048                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            25695996                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          505484825                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             58033169                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9588825                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            461819169                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1381457                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1314807                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9586931                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5232691                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        73895                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         2756086                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        24629                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3215                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1078                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22762236                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9581679                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3215                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1134954                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9455055                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                341352244                       # num instructions consuming a value
system.cpu0.iew.wb_count                    457264017                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.816265                       # average fanout of values written-back
system.cpu0.iew.wb_producers                278634051                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.467299                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     457917753                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               535645189                       # number of integer regfile reads
system.cpu0.int_regfile_writes              345661070                       # number of integer regfile writes
system.cpu0.ipc                              0.330253                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.330253                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2097934      0.45%      0.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            349465753     74.13%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               67645      0.01%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               131190      0.03%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           10138444      2.15%     76.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp           18388719      3.90%     80.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            5392744      1.14%     81.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           5067205      1.07%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     82.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            59821134     12.69%     95.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           20575015      4.36%     99.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         262175      0.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            29      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             471407995                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               39251842                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           78501166                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     39185682                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          54899009                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3398157                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007209                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3007224     88.50%     88.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1114      0.03%     88.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  13035      0.38%     88.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1253      0.04%     88.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                 1258      0.04%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    1      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     88.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                350798     10.32%     99.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                23468      0.69%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             433456376                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1846909885                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    418078335                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        631862454                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 502336921                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                471407995                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3147904                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      181274933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1893356                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           773                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     59921773                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    977303549                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.482356                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.004473                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          705087478     72.15%     72.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          161475913     16.52%     88.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           68208024      6.98%     95.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           19135640      1.96%     97.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11093609      1.14%     98.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6013027      0.62%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3144100      0.32%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2361121      0.24%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             784637      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      977303549                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.481754                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9312671                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3135007                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            60889025                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           25695996                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               59196422                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              29622302                       # number of misc regfile writes
system.cpu0.numCycles                       978525284                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7811772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              553139200                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            258572191                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11315862                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               113554198                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                774077                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                32928                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            695009188                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             529714794                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          418595884                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                276745167                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9571708                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9586931                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24255236                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               160023688                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         72950268                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       622058920                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         22817                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               579                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26909306                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           576                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1453930782                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1037581073                       # The number of ROB writes
system.cpu0.timesIdled                          31677                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  145                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.486057                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               78651129                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            90940820                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16772178                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         88826499                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           5828549                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        5848559                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           20010                       # Number of indirect misses.
system.cpu1.branchPred.lookups              109848477                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        15042                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1048693                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9782107                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  53078037                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1831445                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3146330                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      182889100                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           319263771                       # Number of instructions committed
system.cpu1.commit.committedOps             320312524                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    941901659                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.340070                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.864148                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    762869148     80.99%     80.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     93829288      9.96%     90.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     51776607      5.50%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     23557573      2.50%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4135136      0.44%     99.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3011073      0.32%     99.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       229889      0.02%     99.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       661500      0.07%     99.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1831445      0.19%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    941901659                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  29884444                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             8621963                       # Number of function calls committed.
system.cpu1.commit.int_insts                303257126                       # Number of committed integer instructions.
system.cpu1.commit.loads                     37652922                       # Number of loads committed
system.cpu1.commit.membars                    2097399                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2097399      0.65%      0.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       235474002     73.51%     74.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1261      0.00%     74.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     74.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       8388608      2.62%     76.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp      12582912      3.93%     80.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       4456448      1.39%     82.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      4194304      1.31%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       38439461     12.00%     95.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      14415927      4.50%     99.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead       262154      0.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        320312524                       # Class of committed instruction
system.cpu1.commit.refs                      53117560                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  319263771                       # Number of Instructions Simulated
system.cpu1.committedOps                    320312524                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.035934                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.035934                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            565267850                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              6993704                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            69468811                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             546310208                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                96974466                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                287594797                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9783466                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts             13907877                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9170810                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  109848477                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 75302002                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    866553426                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1228636                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     611211516                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               33547074                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.113332                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          85464425                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          84479678                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.630594                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         968791389                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.631984                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.106660                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               616307682     63.62%     63.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               213610430     22.05%     85.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                77967010      8.05%     93.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                30423809      3.14%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11254485      1.16%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 9007125      0.93%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                10185716      1.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    4190      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   30942      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           968791389                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 67202176                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                20805749                       # number of floating regfile writes
system.cpu1.idleCycles                         472362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            10787892                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                76112401                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.473255                       # Inst execution rate
system.cpu1.iew.exec_refs                    78118811                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  20520512                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              527366758                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             60841474                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1049502                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3622851                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            25300929                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          503192092                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             57598299                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          9858971                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            458708614                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                977191                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1149043                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9783466                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4462844                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        57420                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         2115523                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        27029                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3295                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          929                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     23188552                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9836291                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3295                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1260000                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9527892                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                337753185                       # num instructions consuming a value
system.cpu1.iew.wb_count                    454152362                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.816213                       # average fanout of values written-back
system.cpu1.iew.wb_producers                275678385                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.468554                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     454818874                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               530694089                       # number of integer regfile reads
system.cpu1.int_regfile_writes              342580735                       # number of integer regfile writes
system.cpu1.ipc                              0.329388                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.329388                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2097486      0.45%      0.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            347651590     74.19%     74.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1265      0.00%     74.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     74.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           10142607      2.16%     76.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp           18393809      3.93%     80.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            5395210      1.15%     81.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           5069172      1.08%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     82.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            59463080     12.69%     95.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           20091143      4.29%     99.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead         262175      0.06%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             468567585                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               39263512                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           78526503                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     39199253                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          54888430                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3340598                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007129                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2970448     88.92%     88.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     88.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     88.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                  232      0.01%     88.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                  250      0.01%     88.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                   33      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     88.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                349473     10.46%     99.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                20156      0.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             430547185                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1832595444                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    414953109                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        631184932                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 500045131                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                468567585                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3146961                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      182879567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1854790                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           631                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     60930754                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    968791389                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.483662                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.003039                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          697360543     71.98%     71.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          161504061     16.67%     88.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           67808488      7.00%     95.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           19195148      1.98%     97.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10862175      1.12%     98.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5845600      0.60%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3091503      0.32%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2355582      0.24%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             768289      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      968791389                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.483426                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9656344                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3267690                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            60841474                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           25300929                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               59218607                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              29622272                       # number of misc regfile writes
system.cpu1.numCycles                       969263751                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17070003                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              550817121                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            255030424                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12008424                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               114111347                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                819710                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                18593                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            691614924                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             527759001                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          415944645                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                277541128                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1079258                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9783466                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16528940                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               160914221                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         72959280                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       618655644                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          9387                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               318                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26790344                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           316                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1443271292                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1033297584                       # The number of ROB writes
system.cpu1.timesIdled                          23533                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.394848                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               77978155                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            90257876                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         16680153                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         88075782                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           5820581                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        5839759                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           19178                       # Number of indirect misses.
system.cpu2.branchPred.lookups              108793579                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        15740                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1048690                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9689191                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  52613185                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1832223                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3146310                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      181585596                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           317932833                       # Number of instructions committed
system.cpu2.commit.committedOps             318981589                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    938658961                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.339827                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.863989                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    760364531     81.01%     81.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     93431323      9.95%     90.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     51625108      5.50%     96.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     23410854      2.49%     98.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4109386      0.44%     99.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2999150      0.32%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       228292      0.02%     99.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       658094      0.07%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1832223      0.20%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    938658961                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  29884444                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             8619096                       # Number of function calls committed.
system.cpu2.commit.int_insts                302056073                       # Number of committed integer instructions.
system.cpu2.commit.loads                     37332660                       # Number of loads committed
system.cpu2.commit.membars                    2097410                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2097410      0.66%      0.66% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       234587678     73.54%     74.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1261      0.00%     74.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     74.20% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       8388608      2.63%     76.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp      12582912      3.94%     80.78% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       4456448      1.40%     82.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      4194304      1.31%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       38119196     11.95%     95.44% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite      14291570      4.48%     99.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead       262154      0.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        318981589                       # Class of committed instruction
system.cpu2.commit.refs                      52672938                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  317932833                       # Number of Instructions Simulated
system.cpu2.committedOps                    318981589                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.037945                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.037945                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            564691116                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              6995195                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            68849798                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             543305226                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                96297588                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                285500709                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9690557                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts             13917184                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              9157484                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  108793579                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 74665239                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    863849154                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1186803                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     608089889                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               33363038                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.112639                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          84806753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          83798736                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.629582                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         965337454                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.631011                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.107773                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               615411781     63.75%     63.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               211518330     21.91%     85.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                77605268      8.04%     93.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                30313959      3.14%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                11258948      1.17%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 9013332      0.93%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                10178279      1.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    4359      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   33198      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           965337454                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 67162484                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                20792370                       # number of floating regfile writes
system.cpu2.idleCycles                         525118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts            10682883                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                75447447                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.472674                       # Inst execution rate
system.cpu2.iew.exec_refs                    77514462                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  20334093                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              526772745                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             60248748                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1049506                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          3537020                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            25058575                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          500558158                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             57180369                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          9715669                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            456538574                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                998000                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1069161                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9690557                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4418457                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        58938                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads         2101827                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        25490                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         3297                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          967                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     22916088                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      9718297                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          3297                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      1209592                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       9473291                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                337185276                       # num instructions consuming a value
system.cpu2.iew.wb_count                    452095511                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.816207                       # average fanout of values written-back
system.cpu2.iew.wb_producers                275213103                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.468074                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     452749015                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               528160180                       # number of integer regfile reads
system.cpu2.int_regfile_writes              341369712                       # number of integer regfile writes
system.cpu2.ipc                              0.329170                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.329170                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2097480      0.45%      0.45% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            346027924     74.21%     74.66% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1264      0.00%     74.66% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     74.66% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           10135945      2.17%     76.84% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp           18383977      3.94%     80.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            5393522      1.16%     81.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           5065820      1.09%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     83.02% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            58997430     12.65%     95.68% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite           19888662      4.27%     99.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead         262171      0.06%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             466254243                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               39242327                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           78483780                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     39176057                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          54771312                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    3335869                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007155                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                2971056     89.06%     89.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     89.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     89.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  430      0.01%     89.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                  433      0.01%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    5      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     89.09% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                344544     10.33%     99.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                19395      0.58%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             428250305                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1824550927                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    412919454                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        627365132                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 497411184                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                466254243                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3146974                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      181576568                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          1852898                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           664                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     60208805                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    965337454                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.482996                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.003114                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          695563682     72.05%     72.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          160232739     16.60%     88.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           67571532      7.00%     95.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           19085002      1.98%     97.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           10851299      1.12%     98.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5843493      0.61%     99.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            3089121      0.32%     99.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            2338641      0.24%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             761945      0.08%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      965337454                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.482734                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9450556                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         3204179                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            60248748                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           25058575                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               59182025                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              29622272                       # number of misc regfile writes
system.cpu2.numCycles                       965862572                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    20472165                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              550157602                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            254287272                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              12151433                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles               113402139                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                735586                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                19338                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            688124360                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             524932311                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          414315790                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                275577041                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1115358                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9690557                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16502476                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               160028518                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         72867416                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       615256944                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7639                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               276                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 26663768                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           272                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1437393520                       # The number of ROB reads
system.cpu2.rob.rob_writes                 1027817265                       # The number of ROB writes
system.cpu2.timesIdled                          23495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.267802                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               76966509                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            89218118                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect         16512400                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         86835289                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           5818776                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        5837390                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           18614                       # Number of indirect misses.
system.cpu3.branchPred.lookups              107255614                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        15235                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1048699                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          9521991                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  51848309                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1812452                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3146332                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      179906365                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           315355838                       # Number of instructions committed
system.cpu3.commit.committedOps             316404603                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    933434967                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.338968                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.862668                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    756464913     81.04%     81.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     92777198      9.94%     90.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     51319978      5.50%     96.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     23152152      2.48%     98.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4038564      0.43%     99.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2997326      0.32%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       216197      0.02%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       656187      0.07%     99.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1812452      0.19%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    933434967                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  29884444                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             8612226                       # Number of function calls committed.
system.cpu3.commit.int_insts                299628186                       # Number of committed integer instructions.
system.cpu3.commit.loads                     36736785                       # Number of loads committed
system.cpu3.commit.membars                    2097418                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2097418      0.66%      0.66% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       232894724     73.61%     74.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1261      0.00%     74.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     74.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       8388608      2.65%     76.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp      12582912      3.98%     80.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       4456448      1.41%     82.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      4194304      1.33%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       37523330     11.86%     95.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite      14003396      4.43%     99.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead       262154      0.08%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        316404603                       # Class of committed instruction
system.cpu3.commit.refs                      51788898                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  315355838                       # Number of Instructions Simulated
system.cpu3.committedOps                    316404603                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.045101                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.045101                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            563625242                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              6993902                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            67957038                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             538464365                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                95397982                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                282200726                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               9523301                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts             13910906                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              9070051                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  107255614                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 73997590                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    859214898                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1126643                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     602783386                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles               33027420                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.111691                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          84088693                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          82785285                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.627709                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         959817302                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.629112                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.108734                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               613854847     63.96%     63.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               208526424     21.73%     85.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                76836345      8.01%     93.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                30224333      3.15%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                11195311      1.17%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 8964888      0.93%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                10181182      1.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    4047      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   29925      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           959817302                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 67183244                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                20798001                       # number of floating regfile writes
system.cpu3.idleCycles                         473219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts            10517122                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                74512456                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.471794                       # Inst execution rate
system.cpu3.iew.exec_refs                    76359672                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  19933161                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              527587124                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             59236233                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1049531                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          3371471                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            24516933                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          496301880                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             56426511                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          9497527                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            453058866                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1301155                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1085969                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               9523301                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4939618                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        58262                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads         2066744                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        23892                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         3167                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          968                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     22499448                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      9464820                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          3167                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      1130444                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       9386678                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                335726245                       # num instructions consuming a value
system.cpu3.iew.wb_count                    448644147                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.817208                       # average fanout of values written-back
system.cpu3.iew.wb_producers                274358251                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.467196                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     449288948                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               523689934                       # number of integer regfile reads
system.cpu3.int_regfile_writes              339238163                       # number of integer regfile writes
system.cpu3.ipc                              0.328396                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.328396                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2097494      0.45%      0.45% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            343554108     74.27%     74.73% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1265      0.00%     74.73% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     74.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           10138790      2.19%     76.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp           18390146      3.98%     80.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            5394193      1.17%     82.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           5067184      1.10%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     83.16% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            58185366     12.58%     95.74% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite           19465629      4.21%     99.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead         262170      0.06%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             462556393                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               39253050                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           78505552                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     39187919                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          54856654                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    3329804                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007199                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                2968542     89.15%     89.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     89.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     89.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  248      0.01%     89.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                  255      0.01%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                   40      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     89.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                340310     10.22%     99.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                20403      0.61%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             424535653                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1811586991                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    409456228                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        621344136                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 493154880                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                462556393                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3147000                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      179897276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1832651                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           668                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     59184695                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    959817302                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.481921                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.004005                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          692697071     72.17%     72.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          158388307     16.50%     88.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           66985833      6.98%     95.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18898723      1.97%     97.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           10820324      1.13%     98.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5824126      0.61%     99.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            3088225      0.32%     99.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            2348569      0.24%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             766124      0.08%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      959817302                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.481684                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9057588                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         3002336                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            59236233                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           24516933                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               59199524                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              29622272                       # number of misc regfile writes
system.cpu3.numCycles                       960290521                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    26042618                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              549759604                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            252759929                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              11485142                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles               112342312                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                690526                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                17032                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            681996954                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             520278041                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          411616311                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                272335494                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1143932                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               9523301                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             15849054                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               158856382                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         72936676                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       609060278                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          7537                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               293                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 26559505                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           290                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1427933080                       # The number of ROB reads
system.cpu3.rob.rob_writes                 1019008241                       # The number of ROB writes
system.cpu3.timesIdled                          23015                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14449653                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      28599156                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       925756                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       304577                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     16211313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     13789151                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     32776978                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       14093728                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8287082                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8689638                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5459672                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              430                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            224                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6162038                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6162019                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8287082                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            71                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     43048256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               43048256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1480879296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1480879296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              595                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14449845                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14449845    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14449845                       # Request fanout histogram
system.membus.respLayer1.occupancy        77314436000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         67497644500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 77                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           39                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    252998602.564103                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1043406787.666010                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           39    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value       261000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6364723000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             39                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   483301581500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   9866945500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     74623456                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        74623456                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     74623456                       # number of overall hits
system.cpu2.icache.overall_hits::total       74623456                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        41783                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         41783                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        41783                       # number of overall misses
system.cpu2.icache.overall_misses::total        41783                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    894480499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    894480499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    894480499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    894480499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     74665239                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     74665239                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     74665239                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     74665239                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000560                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000560                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000560                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000560                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 21407.761506                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21407.761506                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 21407.761506                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21407.761506                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          206                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    68.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        34699                       # number of writebacks
system.cpu2.icache.writebacks::total            34699                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7052                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7052                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7052                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7052                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        34731                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        34731                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        34731                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        34731                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    702641000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    702641000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    702641000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    702641000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000465                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000465                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000465                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000465                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 20230.946417                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20230.946417                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 20230.946417                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20230.946417                       # average overall mshr miss latency
system.cpu2.icache.replacements                 34699                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     74623456                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       74623456                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        41783                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        41783                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    894480499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    894480499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     74665239                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     74665239                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000560                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000560                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 21407.761506                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21407.761506                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7052                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7052                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        34731                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        34731                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    702641000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    702641000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000465                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000465                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 20230.946417                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20230.946417                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.528917                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           74447286                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            34699                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2145.516758                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        370330000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.528917                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.985279                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.985279                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        149365209                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       149365209                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     58747764                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        58747764                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     58747764                       # number of overall hits
system.cpu2.dcache.overall_hits::total       58747764                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     10328095                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10328095                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     10328095                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10328095                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 720912021726                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 720912021726                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 720912021726                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 720912021726                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     69075859                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     69075859                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     69075859                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     69075859                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.149518                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.149518                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.149518                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.149518                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 69801.064158                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 69801.064158                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 69801.064158                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 69801.064158                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4060661                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       886735                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            54867                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7396                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    74.009168                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   119.893862                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      4001935                       # number of writebacks
system.cpu2.dcache.writebacks::total          4001935                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      7299724                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7299724                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      7299724                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7299724                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      3028371                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3028371                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      3028371                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3028371                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 254384771642                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 254384771642                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 254384771642                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 254384771642                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043841                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043841                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043841                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043841                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 84000.530860                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84000.530860                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 84000.530860                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84000.530860                       # average overall mshr miss latency
system.cpu2.dcache.replacements               4001935                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     45429674                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       45429674                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      9354737                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9354737                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 614557099500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 614557099500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     54784411                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     54784411                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.170755                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.170755                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 65694.749035                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 65694.749035                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      6949243                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6949243                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2405494                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2405494                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 182965610000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 182965610000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.043908                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.043908                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 76061.553261                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76061.553261                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data     13318090                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13318090                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       973358                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       973358                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 106354922226                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 106354922226                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     14291448                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14291448                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.068108                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.068108                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 109265.986642                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 109265.986642                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       350481                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       350481                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       622877                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       622877                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  71419161642                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  71419161642                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.043584                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.043584                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 114660.136178                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 114660.136178                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          132                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          132                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           46                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       895000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       895000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.258427                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.258427                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19456.521739                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19456.521739                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           30                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           30                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           16                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       147000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       147000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.089888                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.089888                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  9187.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9187.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           70                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           64                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       582500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       582500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.477612                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.477612                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  9101.562500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9101.562500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           63                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           63                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       525500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       525500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.470149                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.470149                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8341.269841                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8341.269841                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       103500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       103500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        97500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        97500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data        15320                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total          15320                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data      1033370                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total      1033370                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data 110333163000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total 110333163000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1048690                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1048690                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.985391                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.985391                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 106770.240088                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 106770.240088                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data      1033370                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total      1033370                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data 109299793000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total 109299793000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.985391                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.985391                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 105770.240088                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 105770.240088                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.625709                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           62824662                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4061652                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.467761                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        370341500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.625709                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.988303                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988303                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        144311405                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       144311405                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 89                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    281044044.444444                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   1137376594.492382                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        30000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   6364376000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             45                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   480521545000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  12646982000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     73956709                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        73956709                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     73956709                       # number of overall hits
system.cpu3.icache.overall_hits::total       73956709                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        40881                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         40881                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        40881                       # number of overall misses
system.cpu3.icache.overall_misses::total        40881                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    822035500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    822035500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    822035500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    822035500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     73997590                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     73997590                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     73997590                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     73997590                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000552                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000552                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000552                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000552                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 20108.008610                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 20108.008610                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 20108.008610                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 20108.008610                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          132                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        34040                       # number of writebacks
system.cpu3.icache.writebacks::total            34040                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         6809                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         6809                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         6809                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         6809                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        34072                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        34072                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        34072                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        34072                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    652193000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    652193000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    652193000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    652193000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000460                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000460                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000460                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000460                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 19141.611881                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 19141.611881                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 19141.611881                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 19141.611881                       # average overall mshr miss latency
system.cpu3.icache.replacements                 34040                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     73956709                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       73956709                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        40881                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        40881                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    822035500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    822035500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     73997590                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     73997590                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000552                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000552                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 20108.008610                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 20108.008610                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         6809                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         6809                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        34072                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        34072                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    652193000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    652193000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 19141.611881                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 19141.611881                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.082761                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           73769539                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            34040                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2167.142744                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        376321000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.082761                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.971336                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.971336                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        148029252                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       148029252                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     57819343                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        57819343                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     57819343                       # number of overall hits
system.cpu3.dcache.overall_hits::total       57819343                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     10247666                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10247666                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     10247666                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10247666                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 719040493912                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 719040493912                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 719040493912                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 719040493912                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     68067009                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     68067009                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     68067009                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     68067009                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.150553                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.150553                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.150553                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.150553                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 70166.269462                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 70166.269462                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 70166.269462                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 70166.269462                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3953271                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1049297                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            52982                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           8507                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    74.615360                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   123.345128                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      3983713                       # number of writebacks
system.cpu3.dcache.writebacks::total          3983713                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      7237315                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7237315                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      7237315                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7237315                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      3010351                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3010351                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      3010351                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3010351                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 253834545314                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 253834545314                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 253834545314                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 253834545314                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044226                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044226                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044226                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044226                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 84320.580993                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84320.580993                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 84320.580993                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84320.580993                       # average overall mshr miss latency
system.cpu3.dcache.replacements               3983713                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     44774760                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       44774760                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      9288974                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9288974                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 613834243000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 613834243000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     54063734                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     54063734                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.171815                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.171815                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 66082.028327                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 66082.028327                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      6899041                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6899041                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2389933                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2389933                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 182701790000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 182701790000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044206                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044206                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 76446.406657                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 76446.406657                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data     13044583                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13044583                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       958692                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       958692                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 105206250912                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 105206250912                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     14003275                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14003275                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.068462                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.068462                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 109739.364584                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 109739.364584                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       338274                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       338274                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       620418                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       620418                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  71132755314                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  71132755314                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.044305                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.044305                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 114652.952226                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 114652.952226                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          144                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          144                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           50                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1484000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1484000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.257732                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.257732                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data        29680                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        29680                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           19                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           19                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           31                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       339000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       339000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.159794                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.159794                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 10935.483871                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10935.483871                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           74                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           56                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       331000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       331000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.430769                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.430769                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5910.714286                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5910.714286                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           54                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           54                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       285000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       285000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.415385                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.415385                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5277.777778                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5277.777778                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       124500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       124500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       116500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       116500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data        15480                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total          15480                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data      1033219                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total      1033219                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data 110317949500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total 110317949500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1048699                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1048699                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.985239                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.985239                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106771.119675                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106771.119675                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data      1033219                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total      1033219                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data 109284730500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total 109284730500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.985239                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.985239                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105771.119675                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105771.119675                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.665793                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           61878438                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          4043476                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.303278                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        376332500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.665793                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.989556                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.989556                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        142275566                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       142275566                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       390589100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1105573189.610153                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3532533500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   489262636000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3905891000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     74781632                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        74781632                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     74781632                       # number of overall hits
system.cpu0.icache.overall_hits::total       74781632                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        51397                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         51397                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        51397                       # number of overall misses
system.cpu0.icache.overall_misses::total        51397                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1460044996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1460044996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1460044996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1460044996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     74833029                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     74833029                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     74833029                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     74833029                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000687                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000687                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000687                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000687                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 28407.202677                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28407.202677                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 28407.202677                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28407.202677                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3319                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    72.152174                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        43353                       # number of writebacks
system.cpu0.icache.writebacks::total            43353                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8010                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8010                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8010                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8010                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        43387                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        43387                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        43387                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        43387                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1228245998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1228245998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1228245998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1228245998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000580                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000580                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000580                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000580                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 28309.078710                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28309.078710                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 28309.078710                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28309.078710                       # average overall mshr miss latency
system.cpu0.icache.replacements                 43353                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     74781632                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       74781632                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        51397                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        51397                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1460044996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1460044996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     74833029                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     74833029                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000687                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000687                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 28407.202677                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28407.202677                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8010                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8010                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        43387                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        43387                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1228245998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1228245998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000580                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000580                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 28309.078710                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28309.078710                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999875                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           74824918                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            43353                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1725.945563                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999875                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        149709443                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       149709443                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     59190771                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        59190771                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     59190771                       # number of overall hits
system.cpu0.dcache.overall_hits::total       59190771                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10797054                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10797054                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10797054                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10797054                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 758371874957                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 758371874957                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 758371874957                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 758371874957                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     69987825                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     69987825                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     69987825                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     69987825                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.154270                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.154270                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.154270                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.154270                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70238.777629                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70238.777629                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70238.777629                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70238.777629                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4924362                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       867137                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            70907                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6894                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    69.448179                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   125.781404                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4122384                       # number of writebacks
system.cpu0.dcache.writebacks::total          4122384                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7648652                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7648652                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7648652                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7648652                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      3148402                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3148402                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      3148402                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3148402                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 266336038616                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 266336038616                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 266336038616                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 266336038616                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044985                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044985                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044985                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044985                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84594.038060                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84594.038060                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84594.038060                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84594.038060                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4122384                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     45240726                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       45240726                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9681984                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9681984                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 642915643000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 642915643000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     54922710                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     54922710                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.176284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.176284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66403.295337                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66403.295337                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7174968                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7174968                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2507016                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2507016                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 193573968500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 193573968500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.045646                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.045646                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 77212.897126                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77212.897126                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     13950045                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13950045                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1115070                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1115070                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 115456231957                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 115456231957                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     15065115                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15065115                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.074017                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.074017                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 103541.689721                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 103541.689721                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       473684                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       473684                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       641386                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       641386                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  72762070116                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  72762070116                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.042574                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042574                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 113445.055109                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 113445.055109                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          295                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          295                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           62                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1785500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1785500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.173669                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.173669                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 28798.387097                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28798.387097                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           43                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           43                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       697500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       697500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.053221                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.053221                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 36710.526316                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36710.526316                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          244                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          244                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           72                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           72                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       480500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       480500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          316                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          316                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.227848                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.227848                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6673.611111                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6673.611111                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           71                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           71                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       410500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       410500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.224684                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.224684                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5781.690141                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5781.690141                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        15318                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          15318                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1033565                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1033565                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 110379047000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 110379047000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1048883                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1048883                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.985396                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.985396                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 106794.489945                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 106794.489945                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1033565                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1033565                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 109345482000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 109345482000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.985396                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.985396                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 105794.489945                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 105794.489945                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.773960                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           63388384                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4181796                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.158172                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.773960                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992936                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992936                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        146256589                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       146256589                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               34494                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              420070                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               32480                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              417383                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               31803                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              418603                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               31597                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              415177                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1801607                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              34494                       # number of overall hits
system.l2.overall_hits::.cpu0.data             420070                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              32480                       # number of overall hits
system.l2.overall_hits::.cpu1.data             417383                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              31803                       # number of overall hits
system.l2.overall_hits::.cpu2.data             418603                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              31597                       # number of overall hits
system.l2.overall_hits::.cpu3.data             415177                       # number of overall hits
system.l2.overall_hits::total                 1801607                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              8892                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3702008                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3596470                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2928                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           3583305                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2475                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           3568813                       # number of demand (read+write) misses
system.l2.demand_misses::total               14467344                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             8892                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3702008                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2453                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3596470                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2928                       # number of overall misses
system.l2.overall_misses::.cpu2.data          3583305                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2475                       # number of overall misses
system.l2.overall_misses::.cpu3.data          3568813                       # number of overall misses
system.l2.overall_misses::total              14467344                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    766566500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 364154851000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    238761500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 353893386999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    284075500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 352412053498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    236308000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 351911890000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1423897892997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    766566500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 364154851000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    238761500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 353893386999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    284075500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 352412053498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    236308000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 351911890000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1423897892997                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           43386                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4122078                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34933                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4013853                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           34731                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         4001908                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           34072                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         3983990                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16268951                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          43386                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4122078                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34933                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4013853                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          34731                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        4001908                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          34072                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        3983990                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16268951                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.204951                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.898093                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.070220                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.896014                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.084305                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.895399                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.072640                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.895789                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.889261                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.204951                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.898093                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.070220                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.896014                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.084305                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.895399                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.072640                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.895789                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.889261                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86208.558255                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98366.846047                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97334.488382                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98400.205479                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 97020.321038                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 98348.327451                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95477.979798                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 98607.545422                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98421.513513                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86208.558255                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98366.846047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97334.488382                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98400.205479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 97020.321038                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 98348.327451                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95477.979798                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 98607.545422                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98421.513513                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8689637                       # number of writebacks
system.l2.writebacks::total                   8689637                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           4403                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            163                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           4384                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            171                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           4420                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            155                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           4487                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               18240                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          4403                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           163                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          4384                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           171                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          4420                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           155                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          4487                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              18240                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         8835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3697605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3592086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      3578885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2320                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      3564326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          14449104                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         8835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3697605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3592086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      3578885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      3564326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14449104                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    673355000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 326920759001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    202654500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 317712175000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    243109000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 316363102498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    201945500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 316001697000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1278318797499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    673355000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 326920759001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    202654500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 317712175000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    243109000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 316363102498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    201945500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 316001697000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1278318797499                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.203637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.897025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.065554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.894922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.079382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.894295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.068091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.894662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.888140                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.203637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.897025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.065554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.894922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.079382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.894295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.068091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.894662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.888140                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76214.487832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88414.192160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88495.414847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 88447.819735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88178.817555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 88397.113206                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87045.474138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 88656.788689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88470.454465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76214.487832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88414.192160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88495.414847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 88447.819735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88178.817555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 88397.113206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87045.474138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 88656.788689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88470.454465                       # average overall mshr miss latency
system.l2.replacements                       28236300                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9614571                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9614571                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      9614572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9614572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      6032975                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6032975                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6032975                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6032975                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 50                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.904762                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.692308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.793651                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3105.263158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         1180                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       383000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       240500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       183500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       202500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1009500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.904762                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.692308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.793651                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20157.894737                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20041.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20388.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20190                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       125000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       125000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.710526                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 13888.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4629.629630                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       101500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       160000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       193000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       555000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.583333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.657895                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 27571.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        22200                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            63219                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            59775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            59716                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            59554                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                242264                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1552592                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1537583                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1536999                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data        1534846                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6162020                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 178451157500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 177149726000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 177192147000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 176899170500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  709692201000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1615811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1597358                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1596715                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1594400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6404284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.960875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.962579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.962601                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.962648                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.962172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114937.573748                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115213.114349                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 115284.490751                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 115255.322358                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115172.005446                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1552592                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1537583                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1536999                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data      1534846                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6162020                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 162925237500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 161773896000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 161822157000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 161550710500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 648072001000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.960875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.962579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.962601                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.962648                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.962172                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104937.573748                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105213.114349                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105284.490751                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 105255.322358                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105172.005446                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         34494                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         32480                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         31803                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         31597                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             130374                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         8892                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2928                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2475                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16748                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    766566500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    238761500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    284075500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    236308000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1525711500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        43386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34933                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        34731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        34072                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         147122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.204951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.070220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.084305                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.072640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.113837                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86208.558255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97334.488382                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 97020.321038                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95477.979798                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91098.131120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          163                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          171                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          155                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           546                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         8835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2290                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2757                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2320                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16202                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    673355000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    202654500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    243109000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    201945500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1321064000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.203637                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.065554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.079382                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.068091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.110126                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76214.487832                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88495.414847                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88178.817555                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87045.474138                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81537.094186                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       356851                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       357608                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       358887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       355623                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1428969                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2149416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2058887                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      2046306                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      2033967                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8288576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 185703693500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 176743660999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 175219906498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 175012719500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 712679980497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2506267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2416495                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2405193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2389590                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9717545                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.857617                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.852014                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.850787                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.851178                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.852950                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86397.278842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85844.274600                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 85627.421558                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 86045.014250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85983.404206                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         4403                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4384                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         4420                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         4487                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        17694                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2145013                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2054503                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      2041886                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      2029480                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8270882                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 163995521501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 155938279000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 154540945498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 154450986500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 628925732499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.855860                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.850200                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.848949                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.849301                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.851129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76454.325219                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75900.730736                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 75685.393552                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 76103.724353                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76040.950953                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              71                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            73                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.928571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.972603                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           71                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       510000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       366500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       216000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       296000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1388500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.928571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.972603                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19615.384615                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19289.473684                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19636.363636                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19733.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19556.338028                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999808                       # Cycle average of tags in use
system.l2.tags.total_refs                    31894127                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  28236302                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.129543                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.788506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.103981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.290552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.080277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.896781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.088165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.880566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.073310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.797670                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.559195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.113915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.107762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.107509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.106214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 283569742                       # Number of tag accesses
system.l2.tags.data_accesses                283569742                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        565376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     236646592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        146560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     229893504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        176448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     229048640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        148480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     228116864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          924742464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       565376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       146560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       176448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       148480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1036864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    556136832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       556136832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           8834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3697603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3592086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        3578885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        3564326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14449101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8689638                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8689638                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1146415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        479849340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           297180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        466156073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           357784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        464442939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           301074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        462553572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1875104378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1146415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       297180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       357784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       301074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2102454                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1127681110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1127681110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1127681110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1146415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       479849340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          297180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       466156073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          357784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       464442939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          301074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       462553572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3002785488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8675400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      8834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3478969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3352415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   3313748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   3326343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007215476750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       533860                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       533860                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            30225108                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8167668                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14449101                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8689638                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14449101                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8689638                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 961425                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14238                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            508254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            438570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            450192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1128377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            886489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            473660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            746250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            769947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1389265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1169320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1325316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           966637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1215129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           887537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           599895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           532838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            406008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            368457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            355838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            691635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            588722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            428030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            424217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            452499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            711882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            736475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           775371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           590904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           753916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           579853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           416780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           394790                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 435398607500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                67438380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            688292532500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32281.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51031.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6424298                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4735556                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14449101                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8689638                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4557591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3945895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2709058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1485823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  428763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  159427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   69672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   38773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   27937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   23691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  17721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  11047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  42366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  50087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 131162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 243149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 403182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 549476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 619538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 642800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 631551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 617856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 613572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 622055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 601293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 602511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 584346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 558905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 548667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 549543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     11003184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.911102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.530213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   189.125999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8247061     74.95%     74.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1720306     15.63%     90.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       358235      3.26%     93.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       136840      1.24%     95.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        75563      0.69%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        53653      0.49%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        42679      0.39%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34918      0.32%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       333929      3.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     11003184                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       533860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.264401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    180.649639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       533859    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        533860                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       533860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.798529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           478122     89.56%     89.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7640      1.43%     90.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            27005      5.06%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14775      2.77%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4706      0.88%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1140      0.21%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              314      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              106      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               28      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        533860                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              863211264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                61531200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               555224128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               924742464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            556136832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1750.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1125.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1875.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1127.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  493168423500                       # Total gap between requests
system.mem_ctrls.avgGap                      21313.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       565376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    222654016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       146560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    214554560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       176448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    212079872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       148480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    212885952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    555224128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1146415.411865891423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 451476531.469738304615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 297180.359200010309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 435053228.771835207939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 357784.388783593196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 430035292.986164093018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 301073.551678613061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 431669784.961764156818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1125830416.181444644928                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         8834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3697603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2290                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3592086                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2757                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      3578885                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      3564326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8689638                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    306492500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 175660018750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    105929250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 171044041750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    126549500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 170491105250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    103918500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 170454477000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12462960088750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34694.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47506.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46257.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47616.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45901.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     47638.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44792.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     47822.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1434232.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          41638123800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          22131161085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         57733590180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        25891048620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      38930068320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     222323705160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2156752320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       410804449485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        832.989996                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3647718250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16467880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 473052928750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          36924717060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          19625922195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         38568416460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        19394419320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      38930068320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     221073566340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3209500800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       377726610495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        765.917916                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6084063000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16467880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 470616584000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 89                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    181625688.888889                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   948027773.399085                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6364381500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   484995371000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8173156000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     75260141                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        75260141                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     75260141                       # number of overall hits
system.cpu1.icache.overall_hits::total       75260141                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        41861                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         41861                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        41861                       # number of overall misses
system.cpu1.icache.overall_misses::total        41861                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    826795500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    826795500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    826795500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    826795500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     75302002                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     75302002                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     75302002                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     75302002                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000556                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000556                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000556                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000556                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19750.973460                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19750.973460                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19750.973460                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19750.973460                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          366                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          183                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34901                       # number of writebacks
system.cpu1.icache.writebacks::total            34901                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6928                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6928                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6928                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6928                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34933                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34933                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34933                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34933                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    664521000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    664521000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    664521000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    664521000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000464                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000464                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000464                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000464                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19022.729225                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19022.729225                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19022.729225                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19022.729225                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34901                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     75260141                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       75260141                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        41861                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        41861                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    826795500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    826795500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     75302002                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     75302002                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000556                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000556                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19750.973460                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19750.973460                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6928                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6928                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34933                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34933                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    664521000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    664521000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000464                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000464                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19022.729225                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19022.729225                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.529280                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           75083303                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34901                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2151.322398                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        363591500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.529280                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.985290                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.985290                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        150638937                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       150638937                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     59249461                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        59249461                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     59249461                       # number of overall hits
system.cpu1.dcache.overall_hits::total       59249461                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10358991                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10358991                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10358991                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10358991                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 723030266925                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 723030266925                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 723030266925                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 723030266925                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     69608452                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     69608452                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     69608452                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     69608452                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.148818                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.148818                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.148818                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.148818                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69797.364138                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69797.364138                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69797.364138                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69797.364138                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4040134                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       831894                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            54023                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6584                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.785443                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   126.350851                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4013945                       # number of writebacks
system.cpu1.dcache.writebacks::total          4013945                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7319140                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7319140                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7319140                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7319140                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3039851                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3039851                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3039851                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3039851                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 255709939846                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 255709939846                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 255709939846                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 255709939846                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043671                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043671                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043671                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043671                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84119.234741                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84119.234741                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84119.234741                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84119.234741                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4013945                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     45800588                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       45800588                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9392070                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9392070                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 617915947500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 617915947500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     55192658                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     55192658                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.170169                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.170169                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65791.241707                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65791.241707                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6975255                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6975255                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2416815                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2416815                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 184493385500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 184493385500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.043789                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.043789                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 76337.405014                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76337.405014                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     13448873                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13448873                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       966921                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       966921                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105114319425                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105114319425                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     14415794                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     14415794                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.067074                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.067074                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108710.349062                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108710.349062                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       343885                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       343885                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       623036                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       623036                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  71216554346                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  71216554346                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.043219                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.043219                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 114305.681126                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 114305.681126                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          146                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          146                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           47                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       721500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       721500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.243523                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.243523                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 15351.063830                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15351.063830                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           29                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           29                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           18                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       127000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       127000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.093264                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.093264                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7055.555556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7055.555556                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           77                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           67                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       517500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       517500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          144                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          144                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.465278                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.465278                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7723.880597                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7723.880597                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           66                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           66                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       454500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       454500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.458333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.458333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6886.363636                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6886.363636                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        87000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        87000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        84000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        84000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        15141                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          15141                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1033552                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1033552                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 110491182500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 110491182500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1048693                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1048693                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.985562                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.985562                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 106904.328471                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 106904.328471                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1033551                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1033551                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 109457630500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 109457630500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.985561                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.985561                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 105904.430938                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 105904.430938                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.566702                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           63337929                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4073309                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.549503                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        363603000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.566702                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.986459                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986459                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        145388301                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       145388301                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 493168527000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9865650                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18304209                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6654245                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19546663                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             441                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           236                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            677                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6641727                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6641727                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        147122                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9718531                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           73                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           73                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       130124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12426542                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       104767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     12101290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       104161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     12065664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       102184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     12011357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              49046089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      5551232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    527643008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4469376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    513776512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4443520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    512243648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4359168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    509930624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2082417088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        28475323                       # Total snoops (count)
system.tol2bus.snoopTraffic                 571397376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         44744454                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.356483                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.543058                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29782540     66.56%     66.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1               14361269     32.10%     98.66% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 301399      0.67%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 210430      0.47%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  88816      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           44744454                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        32657314982                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        6097613351                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          52211736                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        6070298437                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          51213761                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6277847879                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          65134378                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        6115014994                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          52510234                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
