
****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from /mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/cas_nfs/applications/Xilinx/Vivado/2013.4/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vivado_activity_thread_ap_faddfsub_3_full_dsp'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'vivado_activity_thread_ap_faddfsub_3_full_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
generate_target: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:16 . Memory (MB): peak = 775.258 ; gain = 2.000
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vivado_activity_thread_ap_dexp_16_full_dsp'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'vivado_activity_thread_ap_dexp_16_full_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
generate_target: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:15 . Memory (MB): peak = 782.258 ; gain = 4.000
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vivado_activity_thread_ap_fptrunc_1_no_dsp'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'vivado_activity_thread_ap_fptrunc_1_no_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
generate_target: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:16 . Memory (MB): peak = 788.266 ; gain = 4.000
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vivado_activity_thread_ap_fmul_2_max_dsp'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'vivado_activity_thread_ap_fmul_2_max_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
generate_target: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:15 . Memory (MB): peak = 795.273 ; gain = 4.000
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vivado_activity_thread_ap_fpext_1_no_dsp'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'vivado_activity_thread_ap_fpext_1_no_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
generate_target: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:16 . Memory (MB): peak = 801.281 ; gain = 4.000
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vivado_activity_thread_ap_dmul_4_max_dsp'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'vivado_activity_thread_ap_dmul_4_max_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
generate_target: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:16 . Memory (MB): peak = 808.289 ; gain = 5.000
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vivado_activity_thread_ap_fcmp_1_no_dsp'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'vivado_activity_thread_ap_fcmp_1_no_dsp' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
generate_target: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:15 . Memory (MB): peak = 814.297 ; gain = 4.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 16:52:42 2014...
