// Seed: 309364863
module module_0;
  id_1(
      id_2, id_2 - -1, id_2, -1, id_2, {id_2, id_2, id_2 ^ id_2 == 1'b0}
  );
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output wire id_2,
    input tri0 id_3,
    output logic id_4,
    input wor id_5,
    input supply0 id_6
);
  initial repeat (id_5 | id_0) id_4 <= -1 == {id_3 % -1, -1 & id_5, -1, 1, -1, 1, id_6};
  module_0 modCall_1 ();
endmodule
