// Seed: 3359107111
module module_0 ();
  genvar id_1;
  assign id_1 = ~1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  module_0 modCall_1 ();
  assign id_1 = ~1;
endmodule
macromodule module_2 (
    input supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output tri id_3,
    input tri0 id_4,
    input tri id_5,
    output wor id_6,
    input tri0 id_7,
    output wor id_8,
    output tri1 id_9,
    input tri0 id_10
);
  assign id_6 = id_7;
  module_0 modCall_1 ();
  assign id_6 = id_10;
endmodule
