

================================================================
== Vitis HLS Report for 'MADCpt_2048_3_ap_int_16_s'
================================================================
* Date:           Tue Jul 25 02:51:34 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.937 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    65631|   475231|  0.656 ms|  4.752 ms|  65631|  475231|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |                                                               |                                                    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min    |    max    |  min  |   max  |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114    |MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1    |     2050|     2050|  20.500 us|  20.500 us|   2050|    2050|       no|
        |grp_sortList_fu_126                                            |sortList                                            |    14346|   116746|   0.143 ms|   1.167 ms|  14346|  116746|       no|
        |grp_computeMedian_fu_132                                       |computeMedian                                       |       15|       15|   0.150 us|   0.150 us|     15|      15|       no|
        |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137    |MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1    |     2051|     2051|  20.510 us|  20.510 us|   2051|    2051|       no|
        |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144  |MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110  |     2051|     2051|  20.510 us|  20.510 us|   2051|    2051|       no|
        |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151   |MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2   |     2050|     2050|  20.500 us|  20.500 us|   2050|    2050|       no|
        |grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159   |MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3   |     2050|     2050|  20.500 us|  20.500 us|   2050|    2050|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+-------+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%sorted_list_R_V = alloca i64 1" [../include/madCpt.hpp:93]   --->   Operation 33 'alloca' 'sorted_list_R_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%sorted_list_I_V = alloca i64 1" [../include/madCpt.hpp:94]   --->   Operation 34 'alloca' 'sorted_list_I_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%RDRi_V = alloca i64 1" [../include/madCpt.hpp:95]   --->   Operation 35 'alloca' 'RDRi_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%RDIi_V = alloca i64 1" [../include/madCpt.hpp:96]   --->   Operation 36 'alloca' 'RDIi_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%deviation_list_R_V = alloca i64 1" [../include/madCpt.hpp:110]   --->   Operation 37 'alloca' 'deviation_list_R_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%deviation_list_I_V = alloca i64 1" [../include/madCpt.hpp:112]   --->   Operation 38 'alloca' 'deviation_list_I_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%sorted_deviated_list_R_V = alloca i64 1" [../include/madCpt.hpp:116]   --->   Operation 39 'alloca' 'sorted_deviated_list_R_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%sorted_deviated_list_I_V = alloca i64 1" [../include/madCpt.hpp:118]   --->   Operation 40 'alloca' 'sorted_deviated_list_I_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%MRo_V = alloca i64 1" [../include/madCpt.hpp:125]   --->   Operation 41 'alloca' 'MRo_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%MIo_V = alloca i64 1" [../include/madCpt.hpp:126]   --->   Operation 42 'alloca' 'MIo_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 43 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_98_1, i16 %RDRi_V, i16 %RDIi_V, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_98_1, i16 %RDRi_V, i16 %RDIi_V, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_338 = wait i32 @_ssdm_op_Wait"   --->   Operation 46 'wait' 'empty_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (1.82ns)   --->   "%call_ln103 = call void @sortList, i16 %RDRi_V, i16 %sorted_list_R_V" [../include/madCpt.hpp:103]   --->   Operation 47 'call' 'call_ln103' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln103 = call void @sortList, i16 %RDRi_V, i16 %sorted_list_R_V" [../include/madCpt.hpp:103]   --->   Operation 48 'call' 'call_ln103' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 49 [2/2] (1.82ns)   --->   "%call_ln104 = call void @sortList, i16 %RDIi_V, i16 %sorted_list_I_V" [../include/madCpt.hpp:104]   --->   Operation 49 'call' 'call_ln104' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [2/2] (1.82ns)   --->   "%median_R_V = call i16 @computeMedian, i16 %sorted_list_R_V" [../include/madCpt.hpp:106]   --->   Operation 50 'call' 'median_R_V' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.86>
ST_6 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln104 = call void @sortList, i16 %RDIi_V, i16 %sorted_list_I_V" [../include/madCpt.hpp:104]   --->   Operation 51 'call' 'call_ln104' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 52 [1/2] (3.86ns)   --->   "%median_R_V = call i16 @computeMedian, i16 %sorted_list_R_V" [../include/madCpt.hpp:106]   --->   Operation 52 'call' 'median_R_V' <Predicate = true> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.82>
ST_7 : Operation 53 [2/2] (1.82ns)   --->   "%median_I_V = call i16 @computeMedian, i16 %sorted_list_I_V" [../include/madCpt.hpp:107]   --->   Operation 53 'call' 'median_I_V' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln106 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_1, i16 %sorted_list_R_V, i16 %median_R_V, i16 %deviation_list_R_V" [../include/madCpt.hpp:106]   --->   Operation 54 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.86>
ST_8 : Operation 55 [1/2] (3.86ns)   --->   "%median_I_V = call i16 @computeMedian, i16 %sorted_list_I_V" [../include/madCpt.hpp:107]   --->   Operation 55 'call' 'median_I_V' <Predicate = true> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln106 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_1, i16 %sorted_list_R_V, i16 %median_R_V, i16 %deviation_list_R_V" [../include/madCpt.hpp:106]   --->   Operation 56 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.82>
ST_9 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln107 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_110, i16 %sorted_list_I_V, i16 %median_I_V, i16 %deviation_list_I_V" [../include/madCpt.hpp:107]   --->   Operation 57 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 58 [2/2] (1.82ns)   --->   "%call_ln117 = call void @sortList, i16 %deviation_list_R_V, i16 %sorted_deviated_list_R_V" [../include/madCpt.hpp:117]   --->   Operation 58 'call' 'call_ln117' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln107 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_110, i16 %sorted_list_I_V, i16 %median_I_V, i16 %deviation_list_I_V" [../include/madCpt.hpp:107]   --->   Operation 59 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln117 = call void @sortList, i16 %deviation_list_R_V, i16 %sorted_deviated_list_R_V" [../include/madCpt.hpp:117]   --->   Operation 60 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.82>
ST_11 : Operation 61 [2/2] (1.82ns)   --->   "%call_ln119 = call void @sortList, i16 %deviation_list_I_V, i16 %sorted_deviated_list_I_V" [../include/madCpt.hpp:119]   --->   Operation 61 'call' 'call_ln119' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 62 [2/2] (1.82ns)   --->   "%op_V_i = call i16 @computeMedian, i16 %sorted_deviated_list_R_V" [../include/madCpt.hpp:122]   --->   Operation 62 'call' 'op_V_i' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.86>
ST_12 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln119 = call void @sortList, i16 %deviation_list_I_V, i16 %sorted_deviated_list_I_V" [../include/madCpt.hpp:119]   --->   Operation 63 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 64 [1/2] (3.86ns)   --->   "%op_V_i = call i16 @computeMedian, i16 %sorted_deviated_list_R_V" [../include/madCpt.hpp:122]   --->   Operation 64 'call' 'op_V_i' <Predicate = true> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.82>
ST_13 : Operation 65 [2/2] (1.82ns)   --->   "%op_V_2_i = call i16 @computeMedian, i16 %sorted_deviated_list_I_V" [../include/madCpt.hpp:123]   --->   Operation 65 'call' 'op_V_2_i' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.86>
ST_14 : Operation 66 [1/2] (3.86ns)   --->   "%op_V_2_i = call i16 @computeMedian, i16 %sorted_deviated_list_I_V" [../include/madCpt.hpp:123]   --->   Operation 66 'call' 'op_V_2_i' <Predicate = true> <Delay = 3.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.81>
ST_15 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1617 = sext i16 %op_V_i"   --->   Operation 67 'sext' 'sext_ln1617' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 68 [5/5] (8.81ns)   --->   "%conv_i_i = sitodp i32 %sext_ln1617"   --->   Operation 68 'sitodp' 'conv_i_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1617_1 = sext i16 %op_V_2_i"   --->   Operation 69 'sext' 'sext_ln1617_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 70 [5/5] (8.81ns)   --->   "%conv_i1_i = sitodp i32 %sext_ln1617_1"   --->   Operation 70 'sitodp' 'conv_i1_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.81>
ST_16 : Operation 71 [4/5] (8.81ns)   --->   "%conv_i_i = sitodp i32 %sext_ln1617"   --->   Operation 71 'sitodp' 'conv_i_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 72 [4/5] (8.81ns)   --->   "%conv_i1_i = sitodp i32 %sext_ln1617_1"   --->   Operation 72 'sitodp' 'conv_i1_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.81>
ST_17 : Operation 73 [3/5] (8.81ns)   --->   "%conv_i_i = sitodp i32 %sext_ln1617"   --->   Operation 73 'sitodp' 'conv_i_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 74 [3/5] (8.81ns)   --->   "%conv_i1_i = sitodp i32 %sext_ln1617_1"   --->   Operation 74 'sitodp' 'conv_i1_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.81>
ST_18 : Operation 75 [2/5] (8.81ns)   --->   "%conv_i_i = sitodp i32 %sext_ln1617"   --->   Operation 75 'sitodp' 'conv_i_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 76 [2/5] (8.81ns)   --->   "%conv_i1_i = sitodp i32 %sext_ln1617_1"   --->   Operation 76 'sitodp' 'conv_i1_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.81>
ST_19 : Operation 77 [1/5] (8.81ns)   --->   "%conv_i_i = sitodp i32 %sext_ln1617"   --->   Operation 77 'sitodp' 'conv_i_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 78 [1/5] (8.81ns)   --->   "%conv_i1_i = sitodp i32 %sext_ln1617_1"   --->   Operation 78 'sitodp' 'conv_i1_i' <Predicate = true> <Delay = 8.81> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 8.81> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.78>
ST_20 : Operation 79 [6/6] (7.78ns)   --->   "%val = dmul i64 %conv_i_i, i64 1.4826"   --->   Operation 79 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 80 [6/6] (7.78ns)   --->   "%val_1 = dmul i64 %conv_i1_i, i64 1.4826"   --->   Operation 80 'dmul' 'val_1' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.78>
ST_21 : Operation 81 [5/6] (7.78ns)   --->   "%val = dmul i64 %conv_i_i, i64 1.4826"   --->   Operation 81 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 82 [5/6] (7.78ns)   --->   "%val_1 = dmul i64 %conv_i1_i, i64 1.4826"   --->   Operation 82 'dmul' 'val_1' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.78>
ST_22 : Operation 83 [4/6] (7.78ns)   --->   "%val = dmul i64 %conv_i_i, i64 1.4826"   --->   Operation 83 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 84 [4/6] (7.78ns)   --->   "%val_1 = dmul i64 %conv_i1_i, i64 1.4826"   --->   Operation 84 'dmul' 'val_1' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.78>
ST_23 : Operation 85 [3/6] (7.78ns)   --->   "%val = dmul i64 %conv_i_i, i64 1.4826"   --->   Operation 85 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 86 [3/6] (7.78ns)   --->   "%val_1 = dmul i64 %conv_i1_i, i64 1.4826"   --->   Operation 86 'dmul' 'val_1' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.78>
ST_24 : Operation 87 [2/6] (7.78ns)   --->   "%val = dmul i64 %conv_i_i, i64 1.4826"   --->   Operation 87 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 88 [2/6] (7.78ns)   --->   "%val_1 = dmul i64 %conv_i1_i, i64 1.4826"   --->   Operation 88 'dmul' 'val_1' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.78>
ST_25 : Operation 89 [1/6] (7.78ns)   --->   "%val = dmul i64 %conv_i_i, i64 1.4826"   --->   Operation 89 'dmul' 'val' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 90 [1/6] (7.78ns)   --->   "%val_1 = dmul i64 %conv_i1_i, i64 1.4826"   --->   Operation 90 'dmul' 'val_1' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.68>
ST_26 : Operation 91 [1/1] (0.00ns)   --->   "%reg = bitcast i64 %val"   --->   Operation 91 'bitcast' 'reg' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln337 = trunc i64 %reg"   --->   Operation 92 'trunc' 'trunc_ln337' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg, i32 63"   --->   Operation 93 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 94 [1/1] (0.00ns)   --->   "%exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg, i32 52, i32 62"   --->   Operation 94 'partselect' 'exp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln342 = zext i11 %exp"   --->   Operation 95 'zext' 'zext_ln342' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 96 [1/1] (0.00ns)   --->   "%median_absolute_deviation_R_V = trunc i64 %reg"   --->   Operation 96 'trunc' 'median_absolute_deviation_R_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 97 [1/1] (2.78ns)   --->   "%icmp_ln354 = icmp_eq  i63 %trunc_ln337, i63 0"   --->   Operation 97 'icmp' 'icmp_ln354' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 98 [1/1] (1.54ns)   --->   "%sh_amt = sub i12 1075, i12 %zext_ln342"   --->   Operation 98 'sub' 'sh_amt' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln357 = trunc i12 %sh_amt"   --->   Operation 99 'trunc' 'trunc_ln357' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 100 [1/1] (1.88ns)   --->   "%icmp_ln358 = icmp_eq  i11 %exp, i11 1075"   --->   Operation 100 'icmp' 'icmp_ln358' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 101 [1/1] (1.99ns)   --->   "%icmp_ln360 = icmp_sgt  i12 %sh_amt, i12 0"   --->   Operation 101 'icmp' 'icmp_ln360' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 102 [1/1] (1.99ns)   --->   "%icmp_ln361 = icmp_slt  i12 %sh_amt, i12 54"   --->   Operation 102 'icmp' 'icmp_ln361' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 103 [1/1] (1.73ns)   --->   "%sh_amt_3 = sub i10 0, i10 %trunc_ln357"   --->   Operation 103 'sub' 'sh_amt_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 104 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %sh_amt_3, i32 4, i32 9"   --->   Operation 104 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 105 [1/1] (1.42ns)   --->   "%icmp_ln379 = icmp_eq  i6 %tmp, i6 0"   --->   Operation 105 'icmp' 'icmp_ln379' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 106 [1/1] (0.97ns)   --->   "%or_ln358 = or i1 %icmp_ln354, i1 %icmp_ln358"   --->   Operation 106 'or' 'or_ln358' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln360)   --->   "%xor_ln358 = xor i1 %or_ln358, i1 1"   --->   Operation 107 'xor' 'xor_ln358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln360 = and i1 %icmp_ln360, i1 %xor_ln358"   --->   Operation 108 'and' 'and_ln360' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln379)   --->   "%or_ln360 = or i1 %or_ln358, i1 %icmp_ln360"   --->   Operation 109 'or' 'or_ln360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln379)   --->   "%xor_ln360 = xor i1 %or_ln360, i1 1"   --->   Operation 110 'xor' 'xor_ln360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln379 = and i1 %icmp_ln379, i1 %xor_ln360"   --->   Operation 111 'and' 'and_ln379' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 112 [1/1] (0.00ns)   --->   "%reg_1 = bitcast i64 %val_1"   --->   Operation 112 'bitcast' 'reg_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln337_1 = trunc i64 %reg_1"   --->   Operation 113 'trunc' 'trunc_ln337_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg_1, i32 63"   --->   Operation 114 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 115 [1/1] (0.00ns)   --->   "%exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg_1, i32 52, i32 62"   --->   Operation 115 'partselect' 'exp_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln342_1 = zext i11 %exp_1"   --->   Operation 116 'zext' 'zext_ln342_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 117 [1/1] (0.00ns)   --->   "%median_absolute_deviation_I_V = trunc i64 %reg_1"   --->   Operation 117 'trunc' 'median_absolute_deviation_I_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 118 [1/1] (2.78ns)   --->   "%icmp_ln354_1 = icmp_eq  i63 %trunc_ln337_1, i63 0"   --->   Operation 118 'icmp' 'icmp_ln354_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 119 [1/1] (1.54ns)   --->   "%sh_amt_4 = sub i12 1075, i12 %zext_ln342_1"   --->   Operation 119 'sub' 'sh_amt_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln357_1 = trunc i12 %sh_amt_4"   --->   Operation 120 'trunc' 'trunc_ln357_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 121 [1/1] (1.88ns)   --->   "%icmp_ln358_1 = icmp_eq  i11 %exp_1, i11 1075"   --->   Operation 121 'icmp' 'icmp_ln358_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 122 [1/1] (1.99ns)   --->   "%icmp_ln360_1 = icmp_sgt  i12 %sh_amt_4, i12 0"   --->   Operation 122 'icmp' 'icmp_ln360_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 123 [1/1] (1.99ns)   --->   "%icmp_ln361_1 = icmp_slt  i12 %sh_amt_4, i12 54"   --->   Operation 123 'icmp' 'icmp_ln361_1' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 124 [1/1] (1.73ns)   --->   "%sh_amt_5 = sub i10 0, i10 %trunc_ln357_1"   --->   Operation 124 'sub' 'sh_amt_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %sh_amt_5, i32 4, i32 9"   --->   Operation 125 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 126 [1/1] (1.42ns)   --->   "%icmp_ln379_1 = icmp_eq  i6 %tmp_37, i6 0"   --->   Operation 126 'icmp' 'icmp_ln379_1' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 127 [1/1] (0.97ns)   --->   "%or_ln358_1 = or i1 %icmp_ln354_1, i1 %icmp_ln358_1"   --->   Operation 127 'or' 'or_ln358_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln360_1)   --->   "%xor_ln358_1 = xor i1 %or_ln358_1, i1 1"   --->   Operation 128 'xor' 'xor_ln358_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln360_1 = and i1 %icmp_ln360_1, i1 %xor_ln358_1"   --->   Operation 129 'and' 'and_ln360_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln379_1)   --->   "%or_ln360_1 = or i1 %or_ln358_1, i1 %icmp_ln360_1"   --->   Operation 130 'or' 'or_ln360_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln379_1)   --->   "%xor_ln360_1 = xor i1 %or_ln360_1, i1 1"   --->   Operation 131 'xor' 'xor_ln360_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln379_1 = and i1 %icmp_ln379_1, i1 %xor_ln360_1"   --->   Operation 132 'and' 'and_ln379_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.60>
ST_27 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_3)   --->   "%trunc_ln346 = trunc i64 %reg"   --->   Operation 133 'trunc' 'trunc_ln346' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_27 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_3)   --->   "%p_Result_16 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln346"   --->   Operation 134 'bitconcatenate' 'p_Result_16' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_27 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_3)   --->   "%zext_ln351 = zext i53 %p_Result_16"   --->   Operation 135 'zext' 'zext_ln351' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_27 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_3)   --->   "%trunc_ln363 = trunc i12 %sh_amt"   --->   Operation 136 'trunc' 'trunc_ln363' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_27 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_3)   --->   "%zext_ln363 = zext i6 %trunc_ln363"   --->   Operation 137 'zext' 'zext_ln363' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_27 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_3)   --->   "%lshr_ln363 = lshr i54 %zext_ln351, i54 %zext_ln363"   --->   Operation 138 'lshr' 'lshr_ln363' <Predicate = (!and_ln379)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_3)   --->   "%median_absolute_deviation_R_V_1 = trunc i54 %lshr_ln363"   --->   Operation 139 'trunc' 'median_absolute_deviation_R_V_1' <Predicate = (!and_ln379)> <Delay = 0.00>
ST_27 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_5)   --->   "%sh_amt_3cast = zext i10 %sh_amt_3"   --->   Operation 140 'zext' 'sh_amt_3cast' <Predicate = (and_ln379)> <Delay = 0.00>
ST_27 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_5)   --->   "%shl_ln381 = shl i16 %median_absolute_deviation_R_V, i16 %sh_amt_3cast"   --->   Operation 141 'shl' 'shl_ln381' <Predicate = (and_ln379)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_3)   --->   "%and_ln361 = and i1 %and_ln360, i1 %icmp_ln361"   --->   Operation 142 'and' 'and_ln361' <Predicate = (!and_ln379)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 143 [1/1] (4.61ns) (out node of the LUT)   --->   "%median_absolute_deviation_R_V_3 = select i1 %and_ln361, i16 %median_absolute_deviation_R_V_1, i16 0"   --->   Operation 143 'select' 'median_absolute_deviation_R_V_3' <Predicate = (!and_ln379)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_5)   --->   "%median_absolute_deviation_R_V_4 = select i1 %and_ln379, i16 %shl_ln381, i16 %median_absolute_deviation_R_V_3"   --->   Operation 144 'select' 'median_absolute_deviation_R_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln361)   --->   "%xor_ln361 = xor i1 %icmp_ln361, i1 1"   --->   Operation 145 'xor' 'xor_ln361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln361)   --->   "%and_ln361_3 = and i1 %and_ln360, i1 %xor_ln361"   --->   Operation 146 'and' 'and_ln361_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln361 = or i1 %and_ln361_3, i1 %icmp_ln354"   --->   Operation 147 'or' 'or_ln361' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 148 [1/1] (3.98ns) (out node of the LUT)   --->   "%median_absolute_deviation_R_V_5 = select i1 %or_ln361, i16 0, i16 %median_absolute_deviation_R_V_4"   --->   Operation 148 'select' 'median_absolute_deviation_R_V_5' <Predicate = true> <Delay = 3.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_3)   --->   "%trunc_ln346_1 = trunc i64 %reg_1"   --->   Operation 149 'trunc' 'trunc_ln346_1' <Predicate = (!and_ln379_1)> <Delay = 0.00>
ST_27 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_3)   --->   "%p_Result_18 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln346_1"   --->   Operation 150 'bitconcatenate' 'p_Result_18' <Predicate = (!and_ln379_1)> <Delay = 0.00>
ST_27 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_3)   --->   "%zext_ln351_1 = zext i53 %p_Result_18"   --->   Operation 151 'zext' 'zext_ln351_1' <Predicate = (!and_ln379_1)> <Delay = 0.00>
ST_27 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_3)   --->   "%trunc_ln363_1 = trunc i12 %sh_amt_4"   --->   Operation 152 'trunc' 'trunc_ln363_1' <Predicate = (!and_ln379_1)> <Delay = 0.00>
ST_27 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_3)   --->   "%zext_ln363_1 = zext i6 %trunc_ln363_1"   --->   Operation 153 'zext' 'zext_ln363_1' <Predicate = (!and_ln379_1)> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_3)   --->   "%lshr_ln363_1 = lshr i54 %zext_ln351_1, i54 %zext_ln363_1"   --->   Operation 154 'lshr' 'lshr_ln363_1' <Predicate = (!and_ln379_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_3)   --->   "%median_absolute_deviation_I_V_1 = trunc i54 %lshr_ln363_1"   --->   Operation 155 'trunc' 'median_absolute_deviation_I_V_1' <Predicate = (!and_ln379_1)> <Delay = 0.00>
ST_27 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_5)   --->   "%sh_amt_5cast = zext i10 %sh_amt_5"   --->   Operation 156 'zext' 'sh_amt_5cast' <Predicate = (and_ln379_1)> <Delay = 0.00>
ST_27 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_5)   --->   "%shl_ln381_1 = shl i16 %median_absolute_deviation_I_V, i16 %sh_amt_5cast"   --->   Operation 157 'shl' 'shl_ln381_1' <Predicate = (and_ln379_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_3)   --->   "%and_ln361_4 = and i1 %and_ln360_1, i1 %icmp_ln361_1"   --->   Operation 158 'and' 'and_ln361_4' <Predicate = (!and_ln379_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 159 [1/1] (4.61ns) (out node of the LUT)   --->   "%median_absolute_deviation_I_V_3 = select i1 %and_ln361_4, i16 %median_absolute_deviation_I_V_1, i16 0"   --->   Operation 159 'select' 'median_absolute_deviation_I_V_3' <Predicate = (!and_ln379_1)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_5)   --->   "%median_absolute_deviation_I_V_4 = select i1 %and_ln379_1, i16 %shl_ln381_1, i16 %median_absolute_deviation_I_V_3"   --->   Operation 160 'select' 'median_absolute_deviation_I_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln361_1)   --->   "%xor_ln361_1 = xor i1 %icmp_ln361_1, i1 1"   --->   Operation 161 'xor' 'xor_ln361_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln361_1)   --->   "%and_ln361_5 = and i1 %and_ln360_1, i1 %xor_ln361_1"   --->   Operation 162 'and' 'and_ln361_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 163 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln361_1 = or i1 %and_ln361_5, i1 %icmp_ln354_1"   --->   Operation 163 'or' 'or_ln361_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 164 [1/1] (3.98ns) (out node of the LUT)   --->   "%median_absolute_deviation_I_V_5 = select i1 %or_ln361_1, i16 0, i16 %median_absolute_deviation_I_V_4"   --->   Operation 164 'select' 'median_absolute_deviation_I_V_5' <Predicate = true> <Delay = 3.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.86>
ST_28 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_6)   --->   "%xor_ln354 = xor i1 %icmp_ln354, i1 1"   --->   Operation 165 'xor' 'xor_ln354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_R_V_6)   --->   "%and_ln358 = and i1 %icmp_ln358, i1 %xor_ln354"   --->   Operation 166 'and' 'and_ln358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 167 [1/1] (0.97ns) (out node of the LUT)   --->   "%median_absolute_deviation_R_V_6 = select i1 %and_ln358, i16 %median_absolute_deviation_R_V, i16 %median_absolute_deviation_R_V_5"   --->   Operation 167 'select' 'median_absolute_deviation_R_V_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 168 [1/1] (2.07ns)   --->   "%median_absolute_deviation_R_V_7 = sub i16 0, i16 %median_absolute_deviation_R_V_6"   --->   Operation 168 'sub' 'median_absolute_deviation_R_V_7' <Predicate = (p_Result_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 169 [1/1] (0.80ns)   --->   "%median_absolute_deviation_R_V_8 = select i1 %p_Result_s, i16 %median_absolute_deviation_R_V_7, i16 %median_absolute_deviation_R_V_6"   --->   Operation 169 'select' 'median_absolute_deviation_R_V_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_6)   --->   "%xor_ln354_1 = xor i1 %icmp_ln354_1, i1 1"   --->   Operation 170 'xor' 'xor_ln354_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node median_absolute_deviation_I_V_6)   --->   "%and_ln358_1 = and i1 %icmp_ln358_1, i1 %xor_ln354_1"   --->   Operation 171 'and' 'and_ln358_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 172 [1/1] (0.97ns) (out node of the LUT)   --->   "%median_absolute_deviation_I_V_6 = select i1 %and_ln358_1, i16 %median_absolute_deviation_I_V, i16 %median_absolute_deviation_I_V_5"   --->   Operation 172 'select' 'median_absolute_deviation_I_V_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 173 [1/1] (2.07ns)   --->   "%median_absolute_deviation_I_V_7 = sub i16 0, i16 %median_absolute_deviation_I_V_6"   --->   Operation 173 'sub' 'median_absolute_deviation_I_V_7' <Predicate = (p_Result_17)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 174 [1/1] (0.80ns)   --->   "%median_absolute_deviation_I_V_8 = select i1 %p_Result_17, i16 %median_absolute_deviation_I_V_7, i16 %median_absolute_deviation_I_V_6"   --->   Operation 174 'select' 'median_absolute_deviation_I_V_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.33>
ST_29 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node mul_i_i46_i)   --->   "%empty_339 = shl i16 %median_absolute_deviation_R_V_8, i16 2"   --->   Operation 175 'shl' 'empty_339' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 176 [1/1] (2.07ns) (out node of the LUT)   --->   "%mul_i_i46_i = sub i16 %empty_339, i16 %median_absolute_deviation_R_V_8"   --->   Operation 176 'sub' 'mul_i_i46_i' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node mul_i_i_i)   --->   "%empty_340 = shl i16 %median_absolute_deviation_I_V_8, i16 2"   --->   Operation 177 'shl' 'empty_340' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 178 [1/1] (2.07ns) (out node of the LUT)   --->   "%mul_i_i_i = sub i16 %empty_340, i16 %median_absolute_deviation_I_V_8"   --->   Operation 178 'sub' 'mul_i_i_i' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 179 [2/2] (3.25ns)   --->   "%call_ln390 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_128_2, i16 %MRo_V, i16 %mul_i_i46_i, i16 %MIo_V, i16 %mul_i_i_i"   --->   Operation 179 'call' 'call_ln390' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 180 [1/2] (0.00ns)   --->   "%call_ln390 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_128_2, i16 %MRo_V, i16 %mul_i_i46_i, i16 %MIo_V, i16 %mul_i_i_i"   --->   Operation 180 'call' 'call_ln390' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 181 [1/1] (0.00ns)   --->   "%empty_341 = wait i32 @_ssdm_op_Wait"   --->   Operation 181 'wait' 'empty_341' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 182 [2/2] (0.00ns)   --->   "%call_ln0 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_133_3, i16 %MRo_V, i16 %MIo_V, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in"   --->   Operation 182 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, void @empty_16, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 199 [1/2] (0.00ns)   --->   "%call_ln0 = call void @MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_133_3, i16 %MRo_V, i16 %MIo_V, i16 %stream_MAD_Computation_mad_R_o_Brd_MAD_R_in, i16 %stream_MAD_Computation_mad_I_o_Brd_MAD_I_in"   --->   Operation 199 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 200 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 200 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_MAD_Computation_mad_R_o_Brd_MAD_R_in]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_MAD_Computation_mad_I_o_Brd_MAD_I_in]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sorted_list_R_V                 (alloca        ) [ 001111111000000000000000000000000]
sorted_list_I_V                 (alloca        ) [ 001111111110000000000000000000000]
RDRi_V                          (alloca        ) [ 001110000000000000000000000000000]
RDIi_V                          (alloca        ) [ 001111100000000000000000000000000]
deviation_list_R_V              (alloca        ) [ 001111111110000000000000000000000]
deviation_list_I_V              (alloca        ) [ 001111111111100000000000000000000]
sorted_deviated_list_R_V        (alloca        ) [ 001111111111100000000000000000000]
sorted_deviated_list_I_V        (alloca        ) [ 001111111111111000000000000000000]
MRo_V                           (alloca        ) [ 001111111111111111111111111111111]
MIo_V                           (alloca        ) [ 001111111111111111111111111111111]
empty                           (wait          ) [ 000000000000000000000000000000000]
call_ln0                        (call          ) [ 000000000000000000000000000000000]
empty_338                       (wait          ) [ 000000000000000000000000000000000]
call_ln103                      (call          ) [ 000000000000000000000000000000000]
call_ln104                      (call          ) [ 000000000000000000000000000000000]
median_R_V                      (call          ) [ 000000011000000000000000000000000]
median_I_V                      (call          ) [ 000000000110000000000000000000000]
call_ln106                      (call          ) [ 000000000000000000000000000000000]
call_ln107                      (call          ) [ 000000000000000000000000000000000]
call_ln117                      (call          ) [ 000000000000000000000000000000000]
call_ln119                      (call          ) [ 000000000000000000000000000000000]
op_V_i                          (call          ) [ 000000000000011100000000000000000]
op_V_2_i                        (call          ) [ 000000000000000100000000000000000]
sext_ln1617                     (sext          ) [ 000000000000000011110000000000000]
sext_ln1617_1                   (sext          ) [ 000000000000000011110000000000000]
conv_i_i                        (sitodp        ) [ 000000000000000000001111110000000]
conv_i1_i                       (sitodp        ) [ 000000000000000000001111110000000]
val                             (dmul          ) [ 000000000000000000000000001000000]
val_1                           (dmul          ) [ 000000000000000000000000001000000]
reg                             (bitcast       ) [ 000000000000000000000000000100000]
trunc_ln337                     (trunc         ) [ 000000000000000000000000000000000]
p_Result_s                      (bitselect     ) [ 000000000000000000000000000110000]
exp                             (partselect    ) [ 000000000000000000000000000000000]
zext_ln342                      (zext          ) [ 000000000000000000000000000000000]
median_absolute_deviation_R_V   (trunc         ) [ 000000000000000000000000000110000]
icmp_ln354                      (icmp          ) [ 000000000000000000000000000110000]
sh_amt                          (sub           ) [ 000000000000000000000000000100000]
trunc_ln357                     (trunc         ) [ 000000000000000000000000000000000]
icmp_ln358                      (icmp          ) [ 000000000000000000000000000110000]
icmp_ln360                      (icmp          ) [ 000000000000000000000000000000000]
icmp_ln361                      (icmp          ) [ 000000000000000000000000000100000]
sh_amt_3                        (sub           ) [ 000000000000000000000000000100000]
tmp                             (partselect    ) [ 000000000000000000000000000000000]
icmp_ln379                      (icmp          ) [ 000000000000000000000000000000000]
or_ln358                        (or            ) [ 000000000000000000000000000000000]
xor_ln358                       (xor           ) [ 000000000000000000000000000000000]
and_ln360                       (and           ) [ 000000000000000000000000000100000]
or_ln360                        (or            ) [ 000000000000000000000000000000000]
xor_ln360                       (xor           ) [ 000000000000000000000000000000000]
and_ln379                       (and           ) [ 000000000000000000000000000100000]
reg_1                           (bitcast       ) [ 000000000000000000000000000100000]
trunc_ln337_1                   (trunc         ) [ 000000000000000000000000000000000]
p_Result_17                     (bitselect     ) [ 000000000000000000000000000110000]
exp_1                           (partselect    ) [ 000000000000000000000000000000000]
zext_ln342_1                    (zext          ) [ 000000000000000000000000000000000]
median_absolute_deviation_I_V   (trunc         ) [ 000000000000000000000000000110000]
icmp_ln354_1                    (icmp          ) [ 000000000000000000000000000110000]
sh_amt_4                        (sub           ) [ 000000000000000000000000000100000]
trunc_ln357_1                   (trunc         ) [ 000000000000000000000000000000000]
icmp_ln358_1                    (icmp          ) [ 000000000000000000000000000110000]
icmp_ln360_1                    (icmp          ) [ 000000000000000000000000000000000]
icmp_ln361_1                    (icmp          ) [ 000000000000000000000000000100000]
sh_amt_5                        (sub           ) [ 000000000000000000000000000100000]
tmp_37                          (partselect    ) [ 000000000000000000000000000000000]
icmp_ln379_1                    (icmp          ) [ 000000000000000000000000000000000]
or_ln358_1                      (or            ) [ 000000000000000000000000000000000]
xor_ln358_1                     (xor           ) [ 000000000000000000000000000000000]
and_ln360_1                     (and           ) [ 000000000000000000000000000100000]
or_ln360_1                      (or            ) [ 000000000000000000000000000000000]
xor_ln360_1                     (xor           ) [ 000000000000000000000000000000000]
and_ln379_1                     (and           ) [ 000000000000000000000000000100000]
trunc_ln346                     (trunc         ) [ 000000000000000000000000000000000]
p_Result_16                     (bitconcatenate) [ 000000000000000000000000000000000]
zext_ln351                      (zext          ) [ 000000000000000000000000000000000]
trunc_ln363                     (trunc         ) [ 000000000000000000000000000000000]
zext_ln363                      (zext          ) [ 000000000000000000000000000000000]
lshr_ln363                      (lshr          ) [ 000000000000000000000000000000000]
median_absolute_deviation_R_V_1 (trunc         ) [ 000000000000000000000000000000000]
sh_amt_3cast                    (zext          ) [ 000000000000000000000000000000000]
shl_ln381                       (shl           ) [ 000000000000000000000000000000000]
and_ln361                       (and           ) [ 000000000000000000000000000000000]
median_absolute_deviation_R_V_3 (select        ) [ 000000000000000000000000000000000]
median_absolute_deviation_R_V_4 (select        ) [ 000000000000000000000000000000000]
xor_ln361                       (xor           ) [ 000000000000000000000000000000000]
and_ln361_3                     (and           ) [ 000000000000000000000000000000000]
or_ln361                        (or            ) [ 000000000000000000000000000000000]
median_absolute_deviation_R_V_5 (select        ) [ 000000000000000000000000000010000]
trunc_ln346_1                   (trunc         ) [ 000000000000000000000000000000000]
p_Result_18                     (bitconcatenate) [ 000000000000000000000000000000000]
zext_ln351_1                    (zext          ) [ 000000000000000000000000000000000]
trunc_ln363_1                   (trunc         ) [ 000000000000000000000000000000000]
zext_ln363_1                    (zext          ) [ 000000000000000000000000000000000]
lshr_ln363_1                    (lshr          ) [ 000000000000000000000000000000000]
median_absolute_deviation_I_V_1 (trunc         ) [ 000000000000000000000000000000000]
sh_amt_5cast                    (zext          ) [ 000000000000000000000000000000000]
shl_ln381_1                     (shl           ) [ 000000000000000000000000000000000]
and_ln361_4                     (and           ) [ 000000000000000000000000000000000]
median_absolute_deviation_I_V_3 (select        ) [ 000000000000000000000000000000000]
median_absolute_deviation_I_V_4 (select        ) [ 000000000000000000000000000000000]
xor_ln361_1                     (xor           ) [ 000000000000000000000000000000000]
and_ln361_5                     (and           ) [ 000000000000000000000000000000000]
or_ln361_1                      (or            ) [ 000000000000000000000000000000000]
median_absolute_deviation_I_V_5 (select        ) [ 000000000000000000000000000010000]
xor_ln354                       (xor           ) [ 000000000000000000000000000000000]
and_ln358                       (and           ) [ 000000000000000000000000000000000]
median_absolute_deviation_R_V_6 (select        ) [ 000000000000000000000000000000000]
median_absolute_deviation_R_V_7 (sub           ) [ 000000000000000000000000000000000]
median_absolute_deviation_R_V_8 (select        ) [ 000000000000000000000000000001000]
xor_ln354_1                     (xor           ) [ 000000000000000000000000000000000]
and_ln358_1                     (and           ) [ 000000000000000000000000000000000]
median_absolute_deviation_I_V_6 (select        ) [ 000000000000000000000000000000000]
median_absolute_deviation_I_V_7 (sub           ) [ 000000000000000000000000000000000]
median_absolute_deviation_I_V_8 (select        ) [ 000000000000000000000000000001000]
empty_339                       (shl           ) [ 000000000000000000000000000000000]
mul_i_i46_i                     (sub           ) [ 000000000000000000000000000000100]
empty_340                       (shl           ) [ 000000000000000000000000000000000]
mul_i_i_i                       (sub           ) [ 000000000000000000000000000000100]
call_ln390                      (call          ) [ 000000000000000000000000000000000]
empty_341                       (wait          ) [ 000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000]
specinterface_ln0               (specinterface ) [ 000000000000000000000000000000000]
call_ln0                        (call          ) [ 000000000000000000000000000000000]
ret_ln0                         (ret           ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_MAD_Computation_mad_R_o_Brd_MAD_R_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_MAD_Computation_mad_R_o_Brd_MAD_R_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_MAD_Computation_mad_I_o_Brd_MAD_I_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_MAD_Computation_mad_I_o_Brd_MAD_I_in"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_98_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sortList"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="computeMedian"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_83_110"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_128_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MADCpt<2048, 3, ap_int<16> >_Pipeline_VITIS_LOOP_133_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="sorted_list_R_V_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sorted_list_R_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sorted_list_I_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sorted_list_I_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="RDRi_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RDRi_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="RDIi_V_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="RDIi_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="deviation_list_R_V_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deviation_list_R_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="deviation_list_I_V_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="deviation_list_I_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sorted_deviated_list_R_V_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sorted_deviated_list_R_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sorted_deviated_list_I_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sorted_deviated_list_I_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="MRo_V_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MRo_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="MIo_V_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MIo_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="0" index="2" bw="16" slack="0"/>
<pin id="118" dir="0" index="3" bw="16" slack="0"/>
<pin id="119" dir="0" index="4" bw="16" slack="0"/>
<pin id="120" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_sortList_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln103/3 call_ln104/5 call_ln117/9 call_ln119/11 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_computeMedian_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="135" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="median_R_V/5 median_I_V/7 op_V_i/11 op_V_2_i/13 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="16" slack="1"/>
<pin id="141" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln106/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="16" slack="1"/>
<pin id="148" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln107/9 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="16" slack="0"/>
<pin id="155" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="156" dir="0" index="4" bw="16" slack="0"/>
<pin id="157" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln390/29 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="3" bw="16" slack="0"/>
<pin id="164" dir="0" index="4" bw="16" slack="0"/>
<pin id="165" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/31 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="1"/>
<pin id="171" dir="0" index="1" bw="64" slack="0"/>
<pin id="172" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="val/20 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="val_1/20 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv_i_i/15 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv_i1_i/15 "/>
</bind>
</comp>

<comp id="185" class="1005" name="reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="1"/>
<pin id="187" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="median_R_V median_I_V op_V_i "/>
</bind>
</comp>

<comp id="191" class="1004" name="sext_ln1617_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="3"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1617/15 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sext_ln1617_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1617_1/15 "/>
</bind>
</comp>

<comp id="200" class="1004" name="reg_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="reg/26 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln337_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln337/26 "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_Result_s_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/26 "/>
</bind>
</comp>

<comp id="215" class="1004" name="exp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="0" index="1" bw="64" slack="0"/>
<pin id="218" dir="0" index="2" bw="7" slack="0"/>
<pin id="219" dir="0" index="3" bw="7" slack="0"/>
<pin id="220" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp/26 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln342_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln342/26 "/>
</bind>
</comp>

<comp id="229" class="1004" name="median_absolute_deviation_R_V_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="median_absolute_deviation_R_V/26 "/>
</bind>
</comp>

<comp id="233" class="1004" name="icmp_ln354_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="63" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln354/26 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sh_amt_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="12" slack="0"/>
<pin id="241" dir="0" index="1" bw="11" slack="0"/>
<pin id="242" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt/26 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln357_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="12" slack="0"/>
<pin id="247" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln357/26 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln358_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="0"/>
<pin id="251" dir="0" index="1" bw="11" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln358/26 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln360_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln360/26 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln361_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="12" slack="0"/>
<pin id="263" dir="0" index="1" bw="7" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln361/26 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sh_amt_3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="10" slack="0"/>
<pin id="270" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_3/26 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="0" index="1" bw="10" slack="0"/>
<pin id="276" dir="0" index="2" bw="4" slack="0"/>
<pin id="277" dir="0" index="3" bw="5" slack="0"/>
<pin id="278" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/26 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln379_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln379/26 "/>
</bind>
</comp>

<comp id="289" class="1004" name="or_ln358_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln358/26 "/>
</bind>
</comp>

<comp id="295" class="1004" name="xor_ln358_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln358/26 "/>
</bind>
</comp>

<comp id="301" class="1004" name="and_ln360_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln360/26 "/>
</bind>
</comp>

<comp id="307" class="1004" name="or_ln360_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln360/26 "/>
</bind>
</comp>

<comp id="313" class="1004" name="xor_ln360_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln360/26 "/>
</bind>
</comp>

<comp id="319" class="1004" name="and_ln379_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln379/26 "/>
</bind>
</comp>

<comp id="325" class="1004" name="reg_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="1"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="reg_1/26 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln337_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln337_1/26 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_Result_17_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="0"/>
<pin id="335" dir="0" index="2" bw="7" slack="0"/>
<pin id="336" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/26 "/>
</bind>
</comp>

<comp id="340" class="1004" name="exp_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="0" index="2" bw="7" slack="0"/>
<pin id="344" dir="0" index="3" bw="7" slack="0"/>
<pin id="345" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_1/26 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln342_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="0"/>
<pin id="352" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln342_1/26 "/>
</bind>
</comp>

<comp id="354" class="1004" name="median_absolute_deviation_I_V_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="median_absolute_deviation_I_V/26 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln354_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="63" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln354_1/26 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sh_amt_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="12" slack="0"/>
<pin id="366" dir="0" index="1" bw="11" slack="0"/>
<pin id="367" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_4/26 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln357_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="0"/>
<pin id="372" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln357_1/26 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln358_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="11" slack="0"/>
<pin id="376" dir="0" index="1" bw="11" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln358_1/26 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln360_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="12" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln360_1/26 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln361_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="12" slack="0"/>
<pin id="388" dir="0" index="1" bw="7" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln361_1/26 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sh_amt_5_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="10" slack="0"/>
<pin id="395" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_5/26 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_37_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="0" index="1" bw="10" slack="0"/>
<pin id="401" dir="0" index="2" bw="4" slack="0"/>
<pin id="402" dir="0" index="3" bw="5" slack="0"/>
<pin id="403" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/26 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln379_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln379_1/26 "/>
</bind>
</comp>

<comp id="414" class="1004" name="or_ln358_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln358_1/26 "/>
</bind>
</comp>

<comp id="420" class="1004" name="xor_ln358_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln358_1/26 "/>
</bind>
</comp>

<comp id="426" class="1004" name="and_ln360_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln360_1/26 "/>
</bind>
</comp>

<comp id="432" class="1004" name="or_ln360_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln360_1/26 "/>
</bind>
</comp>

<comp id="438" class="1004" name="xor_ln360_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln360_1/26 "/>
</bind>
</comp>

<comp id="444" class="1004" name="and_ln379_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln379_1/26 "/>
</bind>
</comp>

<comp id="450" class="1004" name="trunc_ln346_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="1"/>
<pin id="452" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln346/27 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_Result_16_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="53" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="52" slack="0"/>
<pin id="457" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/27 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln351_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="53" slack="0"/>
<pin id="463" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln351/27 "/>
</bind>
</comp>

<comp id="465" class="1004" name="trunc_ln363_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="12" slack="1"/>
<pin id="467" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln363/27 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln363_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln363/27 "/>
</bind>
</comp>

<comp id="472" class="1004" name="lshr_ln363_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="53" slack="0"/>
<pin id="474" dir="0" index="1" bw="6" slack="0"/>
<pin id="475" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln363/27 "/>
</bind>
</comp>

<comp id="478" class="1004" name="median_absolute_deviation_R_V_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="54" slack="0"/>
<pin id="480" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="median_absolute_deviation_R_V_1/27 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sh_amt_3cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="1"/>
<pin id="484" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_amt_3cast/27 "/>
</bind>
</comp>

<comp id="485" class="1004" name="shl_ln381_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="1"/>
<pin id="487" dir="0" index="1" bw="10" slack="0"/>
<pin id="488" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln381/27 "/>
</bind>
</comp>

<comp id="490" class="1004" name="and_ln361_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="0" index="1" bw="1" slack="1"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln361/27 "/>
</bind>
</comp>

<comp id="494" class="1004" name="median_absolute_deviation_R_V_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="16" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="median_absolute_deviation_R_V_3/27 "/>
</bind>
</comp>

<comp id="502" class="1004" name="median_absolute_deviation_R_V_4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="16" slack="0"/>
<pin id="505" dir="0" index="2" bw="16" slack="0"/>
<pin id="506" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="median_absolute_deviation_R_V_4/27 "/>
</bind>
</comp>

<comp id="509" class="1004" name="xor_ln361_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln361/27 "/>
</bind>
</comp>

<comp id="514" class="1004" name="and_ln361_3_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="1"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln361_3/27 "/>
</bind>
</comp>

<comp id="519" class="1004" name="or_ln361_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="1"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln361/27 "/>
</bind>
</comp>

<comp id="524" class="1004" name="median_absolute_deviation_R_V_5_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="16" slack="0"/>
<pin id="528" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="median_absolute_deviation_R_V_5/27 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln346_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="1"/>
<pin id="534" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln346_1/27 "/>
</bind>
</comp>

<comp id="535" class="1004" name="p_Result_18_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="53" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="52" slack="0"/>
<pin id="539" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/27 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln351_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="53" slack="0"/>
<pin id="545" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln351_1/27 "/>
</bind>
</comp>

<comp id="547" class="1004" name="trunc_ln363_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="12" slack="1"/>
<pin id="549" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln363_1/27 "/>
</bind>
</comp>

<comp id="550" class="1004" name="zext_ln363_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="6" slack="0"/>
<pin id="552" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln363_1/27 "/>
</bind>
</comp>

<comp id="554" class="1004" name="lshr_ln363_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="53" slack="0"/>
<pin id="556" dir="0" index="1" bw="6" slack="0"/>
<pin id="557" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln363_1/27 "/>
</bind>
</comp>

<comp id="560" class="1004" name="median_absolute_deviation_I_V_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="54" slack="0"/>
<pin id="562" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="median_absolute_deviation_I_V_1/27 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sh_amt_5cast_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="10" slack="1"/>
<pin id="566" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_amt_5cast/27 "/>
</bind>
</comp>

<comp id="567" class="1004" name="shl_ln381_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="1"/>
<pin id="569" dir="0" index="1" bw="10" slack="0"/>
<pin id="570" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln381_1/27 "/>
</bind>
</comp>

<comp id="572" class="1004" name="and_ln361_4_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="0" index="1" bw="1" slack="1"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln361_4/27 "/>
</bind>
</comp>

<comp id="576" class="1004" name="median_absolute_deviation_I_V_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="16" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="median_absolute_deviation_I_V_3/27 "/>
</bind>
</comp>

<comp id="584" class="1004" name="median_absolute_deviation_I_V_4_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="0" index="1" bw="16" slack="0"/>
<pin id="587" dir="0" index="2" bw="16" slack="0"/>
<pin id="588" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="median_absolute_deviation_I_V_4/27 "/>
</bind>
</comp>

<comp id="591" class="1004" name="xor_ln361_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln361_1/27 "/>
</bind>
</comp>

<comp id="596" class="1004" name="and_ln361_5_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln361_5/27 "/>
</bind>
</comp>

<comp id="601" class="1004" name="or_ln361_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="1"/>
<pin id="604" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln361_1/27 "/>
</bind>
</comp>

<comp id="606" class="1004" name="median_absolute_deviation_I_V_5_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="0" index="2" bw="16" slack="0"/>
<pin id="610" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="median_absolute_deviation_I_V_5/27 "/>
</bind>
</comp>

<comp id="614" class="1004" name="xor_ln354_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="2"/>
<pin id="616" dir="0" index="1" bw="1" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln354/28 "/>
</bind>
</comp>

<comp id="619" class="1004" name="and_ln358_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="2"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln358/28 "/>
</bind>
</comp>

<comp id="624" class="1004" name="median_absolute_deviation_R_V_6_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="16" slack="2"/>
<pin id="627" dir="0" index="2" bw="16" slack="1"/>
<pin id="628" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="median_absolute_deviation_R_V_6/28 "/>
</bind>
</comp>

<comp id="630" class="1004" name="median_absolute_deviation_R_V_7_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="16" slack="0"/>
<pin id="633" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="median_absolute_deviation_R_V_7/28 "/>
</bind>
</comp>

<comp id="636" class="1004" name="median_absolute_deviation_R_V_8_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="2"/>
<pin id="638" dir="0" index="1" bw="16" slack="0"/>
<pin id="639" dir="0" index="2" bw="16" slack="0"/>
<pin id="640" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="median_absolute_deviation_R_V_8/28 "/>
</bind>
</comp>

<comp id="643" class="1004" name="xor_ln354_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="2"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln354_1/28 "/>
</bind>
</comp>

<comp id="648" class="1004" name="and_ln358_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="2"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln358_1/28 "/>
</bind>
</comp>

<comp id="653" class="1004" name="median_absolute_deviation_I_V_6_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="16" slack="2"/>
<pin id="656" dir="0" index="2" bw="16" slack="1"/>
<pin id="657" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="median_absolute_deviation_I_V_6/28 "/>
</bind>
</comp>

<comp id="659" class="1004" name="median_absolute_deviation_I_V_7_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="16" slack="0"/>
<pin id="662" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="median_absolute_deviation_I_V_7/28 "/>
</bind>
</comp>

<comp id="665" class="1004" name="median_absolute_deviation_I_V_8_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="2"/>
<pin id="667" dir="0" index="1" bw="16" slack="0"/>
<pin id="668" dir="0" index="2" bw="16" slack="0"/>
<pin id="669" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="median_absolute_deviation_I_V_8/28 "/>
</bind>
</comp>

<comp id="672" class="1004" name="empty_339_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="1"/>
<pin id="674" dir="0" index="1" bw="3" slack="0"/>
<pin id="675" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_339/29 "/>
</bind>
</comp>

<comp id="677" class="1004" name="mul_i_i46_i_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="0"/>
<pin id="679" dir="0" index="1" bw="16" slack="1"/>
<pin id="680" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul_i_i46_i/29 "/>
</bind>
</comp>

<comp id="683" class="1004" name="empty_340_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="1"/>
<pin id="685" dir="0" index="1" bw="3" slack="0"/>
<pin id="686" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_340/29 "/>
</bind>
</comp>

<comp id="688" class="1004" name="mul_i_i_i_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="0"/>
<pin id="690" dir="0" index="1" bw="16" slack="1"/>
<pin id="691" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul_i_i_i/29 "/>
</bind>
</comp>

<comp id="694" class="1005" name="op_V_2_i_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="16" slack="1"/>
<pin id="696" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="op_V_2_i "/>
</bind>
</comp>

<comp id="699" class="1005" name="sext_ln1617_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1617 "/>
</bind>
</comp>

<comp id="704" class="1005" name="sext_ln1617_1_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1617_1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="conv_i_i_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="1"/>
<pin id="711" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i "/>
</bind>
</comp>

<comp id="714" class="1005" name="conv_i1_i_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="1"/>
<pin id="716" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i1_i "/>
</bind>
</comp>

<comp id="719" class="1005" name="val_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="64" slack="1"/>
<pin id="721" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="724" class="1005" name="val_1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="1"/>
<pin id="726" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="val_1 "/>
</bind>
</comp>

<comp id="729" class="1005" name="reg_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="64" slack="1"/>
<pin id="731" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="reg "/>
</bind>
</comp>

<comp id="734" class="1005" name="p_Result_s_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="2"/>
<pin id="736" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="739" class="1005" name="median_absolute_deviation_R_V_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="16" slack="1"/>
<pin id="741" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="median_absolute_deviation_R_V "/>
</bind>
</comp>

<comp id="745" class="1005" name="icmp_ln354_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="1"/>
<pin id="747" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln354 "/>
</bind>
</comp>

<comp id="751" class="1005" name="sh_amt_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="12" slack="1"/>
<pin id="753" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="756" class="1005" name="icmp_ln358_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="2"/>
<pin id="758" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln358 "/>
</bind>
</comp>

<comp id="761" class="1005" name="icmp_ln361_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="1"/>
<pin id="763" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln361 "/>
</bind>
</comp>

<comp id="767" class="1005" name="sh_amt_3_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="10" slack="1"/>
<pin id="769" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_3 "/>
</bind>
</comp>

<comp id="772" class="1005" name="and_ln360_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="1"/>
<pin id="774" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln360 "/>
</bind>
</comp>

<comp id="778" class="1005" name="and_ln379_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln379 "/>
</bind>
</comp>

<comp id="783" class="1005" name="reg_1_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="64" slack="1"/>
<pin id="785" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="reg_1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="p_Result_17_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="2"/>
<pin id="790" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_17 "/>
</bind>
</comp>

<comp id="793" class="1005" name="median_absolute_deviation_I_V_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="1"/>
<pin id="795" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="median_absolute_deviation_I_V "/>
</bind>
</comp>

<comp id="799" class="1005" name="icmp_ln354_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln354_1 "/>
</bind>
</comp>

<comp id="805" class="1005" name="sh_amt_4_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="12" slack="1"/>
<pin id="807" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_4 "/>
</bind>
</comp>

<comp id="810" class="1005" name="icmp_ln358_1_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="2"/>
<pin id="812" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln358_1 "/>
</bind>
</comp>

<comp id="815" class="1005" name="icmp_ln361_1_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="1"/>
<pin id="817" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln361_1 "/>
</bind>
</comp>

<comp id="821" class="1005" name="sh_amt_5_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="10" slack="1"/>
<pin id="823" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_5 "/>
</bind>
</comp>

<comp id="826" class="1005" name="and_ln360_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="1"/>
<pin id="828" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln360_1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="and_ln379_1_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="1"/>
<pin id="834" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln379_1 "/>
</bind>
</comp>

<comp id="837" class="1005" name="median_absolute_deviation_R_V_5_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="1"/>
<pin id="839" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="median_absolute_deviation_R_V_5 "/>
</bind>
</comp>

<comp id="842" class="1005" name="median_absolute_deviation_I_V_5_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="1"/>
<pin id="844" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="median_absolute_deviation_I_V_5 "/>
</bind>
</comp>

<comp id="847" class="1005" name="median_absolute_deviation_R_V_8_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="16" slack="1"/>
<pin id="849" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="median_absolute_deviation_R_V_8 "/>
</bind>
</comp>

<comp id="853" class="1005" name="median_absolute_deviation_I_V_8_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="16" slack="1"/>
<pin id="855" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="median_absolute_deviation_I_V_8 "/>
</bind>
</comp>

<comp id="859" class="1005" name="mul_i_i46_i_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="1"/>
<pin id="861" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i46_i "/>
</bind>
</comp>

<comp id="864" class="1005" name="mul_i_i_i_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="1"/>
<pin id="866" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="82" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="86" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="158"><net_src comp="62" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="64" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="159" pin=4"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="188"><net_src comp="132" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="194"><net_src comp="185" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="200" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="200" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="228"><net_src comp="215" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="200" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="203" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="225" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="215" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="38" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="239" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="239" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="245" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="267" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="287"><net_src comp="273" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="52" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="233" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="249" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="255" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="289" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="255" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="54" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="283" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="313" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="24" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="325" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="26" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="346"><net_src comp="28" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="325" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="30" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="32" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="353"><net_src comp="340" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="325" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="328" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="34" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="36" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="350" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="340" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="38" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="364" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="40" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="364" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="42" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="44" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="370" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="46" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="392" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="48" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="50" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="412"><net_src comp="398" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="52" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="358" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="374" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="54" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="380" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="414" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="380" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="54" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="408" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="458"><net_src comp="56" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="54" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="450" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="461" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="478" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="58" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="507"><net_src comp="485" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="494" pin="3"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="54" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="509" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="58" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="502" pin="3"/><net_sink comp="524" pin=2"/></net>

<net id="540"><net_src comp="56" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="54" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="532" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="546"><net_src comp="535" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="553"><net_src comp="547" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="543" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="550" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="571"><net_src comp="564" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="581"><net_src comp="572" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="560" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="58" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="589"><net_src comp="567" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="590"><net_src comp="576" pin="3"/><net_sink comp="584" pin=2"/></net>

<net id="595"><net_src comp="54" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="596" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="611"><net_src comp="601" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="58" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="584" pin="3"/><net_sink comp="606" pin=2"/></net>

<net id="618"><net_src comp="54" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="619" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="634"><net_src comp="58" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="624" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="642"><net_src comp="624" pin="3"/><net_sink comp="636" pin=2"/></net>

<net id="647"><net_src comp="54" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="643" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="648" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="663"><net_src comp="58" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="653" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="670"><net_src comp="659" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="671"><net_src comp="653" pin="3"/><net_sink comp="665" pin=2"/></net>

<net id="676"><net_src comp="60" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="672" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="677" pin="2"/><net_sink comp="151" pin=2"/></net>

<net id="687"><net_src comp="60" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="692"><net_src comp="683" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="688" pin="2"/><net_sink comp="151" pin=4"/></net>

<net id="697"><net_src comp="132" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="702"><net_src comp="191" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="707"><net_src comp="196" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="712"><net_src comp="179" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="717"><net_src comp="182" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="722"><net_src comp="169" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="727"><net_src comp="174" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="732"><net_src comp="200" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="737"><net_src comp="207" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="742"><net_src comp="229" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="748"><net_src comp="233" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="754"><net_src comp="239" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="759"><net_src comp="249" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="764"><net_src comp="261" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="770"><net_src comp="267" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="775"><net_src comp="301" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="781"><net_src comp="319" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="786"><net_src comp="325" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="791"><net_src comp="332" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="796"><net_src comp="354" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="802"><net_src comp="358" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="808"><net_src comp="364" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="813"><net_src comp="374" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="818"><net_src comp="386" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="824"><net_src comp="392" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="829"><net_src comp="426" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="835"><net_src comp="444" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="840"><net_src comp="524" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="845"><net_src comp="606" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="653" pin=2"/></net>

<net id="850"><net_src comp="636" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="856"><net_src comp="665" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="862"><net_src comp="677" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="867"><net_src comp="688" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="151" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_MAD_Computation_mad_R_o_Brd_MAD_R_in | {31 32 }
	Port: stream_MAD_Computation_mad_I_o_Brd_MAD_I_in | {31 32 }
 - Input state : 
	Port: MADCpt<2048, 3, ap_int<16> > : stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i | {1 2 }
	Port: MADCpt<2048, 3, ap_int<16> > : stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		conv_i_i : 1
		conv_i1_i : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		trunc_ln337 : 1
		p_Result_s : 1
		exp : 1
		zext_ln342 : 2
		median_absolute_deviation_R_V : 1
		icmp_ln354 : 2
		sh_amt : 3
		trunc_ln357 : 4
		icmp_ln358 : 2
		icmp_ln360 : 4
		icmp_ln361 : 4
		sh_amt_3 : 5
		tmp : 6
		icmp_ln379 : 7
		or_ln358 : 3
		xor_ln358 : 3
		and_ln360 : 3
		or_ln360 : 5
		xor_ln360 : 5
		and_ln379 : 8
		trunc_ln337_1 : 1
		p_Result_17 : 1
		exp_1 : 1
		zext_ln342_1 : 2
		median_absolute_deviation_I_V : 1
		icmp_ln354_1 : 2
		sh_amt_4 : 3
		trunc_ln357_1 : 4
		icmp_ln358_1 : 2
		icmp_ln360_1 : 4
		icmp_ln361_1 : 4
		sh_amt_5 : 5
		tmp_37 : 6
		icmp_ln379_1 : 7
		or_ln358_1 : 3
		xor_ln358_1 : 3
		and_ln360_1 : 3
		or_ln360_1 : 5
		xor_ln360_1 : 5
		and_ln379_1 : 8
	State 27
		p_Result_16 : 1
		zext_ln351 : 2
		zext_ln363 : 1
		lshr_ln363 : 3
		median_absolute_deviation_R_V_1 : 4
		shl_ln381 : 1
		median_absolute_deviation_R_V_3 : 5
		median_absolute_deviation_R_V_4 : 6
		median_absolute_deviation_R_V_5 : 7
		p_Result_18 : 1
		zext_ln351_1 : 2
		zext_ln363_1 : 1
		lshr_ln363_1 : 3
		median_absolute_deviation_I_V_1 : 4
		shl_ln381_1 : 1
		median_absolute_deviation_I_V_3 : 5
		median_absolute_deviation_I_V_4 : 6
		median_absolute_deviation_I_V_5 : 7
	State 28
		median_absolute_deviation_R_V_7 : 1
		median_absolute_deviation_R_V_8 : 2
		median_absolute_deviation_I_V_7 : 1
		median_absolute_deviation_I_V_8 : 2
	State 29
		call_ln390 : 1
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                        Functional Unit                        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_98_1_fu_114  |    0    |    0    |    0    |    24   |    24   |    0    |
|          |                      grp_sortList_fu_126                      |    2    |    0    | 11.2353 |   330   |   372   |    0    |
|          |                    grp_computeMedian_fu_132                   |    0    |    11   |  4.764  |   640   |   1047  |    0    |
|   call   |  grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_1_fu_137  |    0    |    0    |  1.588  |   121   |    95   |    0    |
|          | grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_83_110_fu_144 |    0    |    0    |  1.588  |   121   |    95   |    0    |
|          |  grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151 |    0    |    0    |    0    |    12   |    24   |    0    |
|          |  grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_133_3_fu_159 |    0    |    0    |  3.176  |    34   |    42   |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   dmul   |                           grp_fu_169                          |    0    |    11   |    0    |   317   |   578   |    0    |
|          |                           grp_fu_174                          |    0    |    11   |    0    |   317   |   578   |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   lshr   |                       lshr_ln363_fu_472                       |    0    |    0    |    0    |    0    |   159   |    0    |
|          |                      lshr_ln363_1_fu_554                      |    0    |    0    |    0    |    0    |   159   |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |             median_absolute_deviation_R_V_3_fu_494            |    0    |    0    |    0    |    0    |    16   |    0    |
|          |             median_absolute_deviation_R_V_4_fu_502            |    0    |    0    |    0    |    0    |    16   |    0    |
|          |             median_absolute_deviation_R_V_5_fu_524            |    0    |    0    |    0    |    0    |    16   |    0    |
|          |             median_absolute_deviation_I_V_3_fu_576            |    0    |    0    |    0    |    0    |    16   |    0    |
|  select  |             median_absolute_deviation_I_V_4_fu_584            |    0    |    0    |    0    |    0    |    16   |    0    |
|          |             median_absolute_deviation_I_V_5_fu_606            |    0    |    0    |    0    |    0    |    16   |    0    |
|          |             median_absolute_deviation_R_V_6_fu_624            |    0    |    0    |    0    |    0    |    16   |    0    |
|          |             median_absolute_deviation_R_V_8_fu_636            |    0    |    0    |    0    |    0    |    16   |    0    |
|          |             median_absolute_deviation_I_V_6_fu_653            |    0    |    0    |    0    |    0    |    16   |    0    |
|          |             median_absolute_deviation_I_V_8_fu_665            |    0    |    0    |    0    |    0    |    16   |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       icmp_ln354_fu_233                       |    0    |    0    |    0    |    0    |    28   |    0    |
|          |                       icmp_ln358_fu_249                       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |                       icmp_ln360_fu_255                       |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                       icmp_ln361_fu_261                       |    0    |    0    |    0    |    0    |    12   |    0    |
|   icmp   |                       icmp_ln379_fu_283                       |    0    |    0    |    0    |    0    |    10   |    0    |
|          |                      icmp_ln354_1_fu_358                      |    0    |    0    |    0    |    0    |    28   |    0    |
|          |                      icmp_ln358_1_fu_374                      |    0    |    0    |    0    |    0    |    11   |    0    |
|          |                      icmp_ln360_1_fu_380                      |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                      icmp_ln361_1_fu_386                      |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                      icmp_ln379_1_fu_408                      |    0    |    0    |    0    |    0    |    10   |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                         sh_amt_fu_239                         |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                        sh_amt_3_fu_267                        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |                        sh_amt_4_fu_364                        |    0    |    0    |    0    |    0    |    12   |    0    |
|    sub   |                        sh_amt_5_fu_392                        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |             median_absolute_deviation_R_V_7_fu_630            |    0    |    0    |    0    |    0    |    23   |    0    |
|          |             median_absolute_deviation_I_V_7_fu_659            |    0    |    0    |    0    |    0    |    23   |    0    |
|          |                       mul_i_i46_i_fu_677                      |    0    |    0    |    0    |    0    |    23   |    0    |
|          |                        mul_i_i_i_fu_688                       |    0    |    0    |    0    |    0    |    23   |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                        shl_ln381_fu_485                       |    0    |    0    |    0    |    0    |    35   |    0    |
|    shl   |                       shl_ln381_1_fu_567                      |    0    |    0    |    0    |    0    |    35   |    0    |
|          |                        empty_339_fu_672                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        empty_340_fu_683                       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                        and_ln360_fu_301                       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                        and_ln379_fu_319                       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                       and_ln360_1_fu_426                      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                       and_ln379_1_fu_444                      |    0    |    0    |    0    |    0    |    2    |    0    |
|    and   |                        and_ln361_fu_490                       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                       and_ln361_3_fu_514                      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                       and_ln361_4_fu_572                      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                       and_ln361_5_fu_596                      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                        and_ln358_fu_619                       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                       and_ln358_1_fu_648                      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                        xor_ln358_fu_295                       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                        xor_ln360_fu_313                       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                       xor_ln358_1_fu_420                      |    0    |    0    |    0    |    0    |    2    |    0    |
|    xor   |                       xor_ln360_1_fu_438                      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                        xor_ln361_fu_509                       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                       xor_ln361_1_fu_591                      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                        xor_ln354_fu_614                       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                       xor_ln354_1_fu_643                      |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                        or_ln358_fu_289                        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                        or_ln360_fu_307                        |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |                       or_ln358_1_fu_414                       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                       or_ln360_1_fu_432                       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                        or_ln361_fu_519                        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                       or_ln361_1_fu_601                       |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  sitodp  |                           grp_fu_179                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                           grp_fu_182                          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |                       sext_ln1617_fu_191                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      sext_ln1617_1_fu_196                     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       trunc_ln337_fu_203                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |              median_absolute_deviation_R_V_fu_229             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       trunc_ln357_fu_245                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      trunc_ln337_1_fu_328                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |              median_absolute_deviation_I_V_fu_354             |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                      trunc_ln357_1_fu_370                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       trunc_ln346_fu_450                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       trunc_ln363_fu_465                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             median_absolute_deviation_R_V_1_fu_478            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      trunc_ln346_1_fu_532                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      trunc_ln363_1_fu_547                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             median_absolute_deviation_I_V_1_fu_560            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|                       p_Result_s_fu_207                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       p_Result_17_fu_332                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           exp_fu_215                          |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|                           tmp_fu_273                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                          exp_1_fu_340                         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                         tmp_37_fu_398                         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       zext_ln342_fu_225                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      zext_ln342_1_fu_350                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       zext_ln351_fu_461                       |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                       zext_ln363_fu_468                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      sh_amt_3cast_fu_482                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      zext_ln351_1_fu_543                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      zext_ln363_1_fu_550                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      sh_amt_5cast_fu_564                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|                       p_Result_16_fu_453                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       p_Result_18_fu_535                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                               |    2    |    33   | 22.3513 |   1916  |   3739  |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------------------------+--------+--------+--------+--------+
|                        |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------------+--------+--------+--------+--------+
|          MIo_V         |    2   |    0   |    0   |    0   |
|          MRo_V         |    2   |    0   |    0   |    0   |
|         RDIi_V         |    2   |    0   |    0   |    0   |
|         RDRi_V         |    2   |    0   |    0   |    0   |
|   deviation_list_I_V   |    2   |    0   |    0   |    0   |
|   deviation_list_R_V   |    2   |    0   |    0   |    0   |
|sorted_deviated_list_I_V|    2   |    0   |    0   |    0   |
|sorted_deviated_list_R_V|    2   |    0   |    0   |    0   |
|     sorted_list_I_V    |    2   |    0   |    0   |    0   |
|     sorted_list_R_V    |    2   |    0   |    0   |    0   |
+------------------------+--------+--------+--------+--------+
|          Total         |   20   |    0   |    0   |    0   |
+------------------------+--------+--------+--------+--------+

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|          and_ln360_1_reg_826          |    1   |
|           and_ln360_reg_772           |    1   |
|          and_ln379_1_reg_832          |    1   |
|           and_ln379_reg_778           |    1   |
|           conv_i1_i_reg_714           |   64   |
|            conv_i_i_reg_709           |   64   |
|          icmp_ln354_1_reg_799         |    1   |
|           icmp_ln354_reg_745          |    1   |
|          icmp_ln358_1_reg_810         |    1   |
|           icmp_ln358_reg_756          |    1   |
|          icmp_ln361_1_reg_815         |    1   |
|           icmp_ln361_reg_761          |    1   |
|median_absolute_deviation_I_V_5_reg_842|   16   |
|median_absolute_deviation_I_V_8_reg_853|   16   |
| median_absolute_deviation_I_V_reg_793 |   16   |
|median_absolute_deviation_R_V_5_reg_837|   16   |
|median_absolute_deviation_R_V_8_reg_847|   16   |
| median_absolute_deviation_R_V_reg_739 |   16   |
|          mul_i_i46_i_reg_859          |   16   |
|           mul_i_i_i_reg_864           |   16   |
|            op_V_2_i_reg_694           |   16   |
|          p_Result_17_reg_788          |    1   |
|           p_Result_s_reg_734          |    1   |
|                reg_185                |   16   |
|             reg_1_reg_783             |   64   |
|              reg_reg_729              |   64   |
|         sext_ln1617_1_reg_704         |   32   |
|          sext_ln1617_reg_699          |   32   |
|            sh_amt_3_reg_767           |   10   |
|            sh_amt_4_reg_805           |   12   |
|            sh_amt_5_reg_821           |   10   |
|             sh_amt_reg_751            |   12   |
|             val_1_reg_724             |   64   |
|              val_reg_719              |   64   |
+---------------------------------------+--------+
|                 Total                 |   664  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151 |  p2  |   2  |  16  |   32   ||    9    |
| grp_MADCpt_2048_3_ap_int_16_Pipeline_VITIS_LOOP_128_2_fu_151 |  p4  |   2  |  16  |   32   ||    9    |
|                          grp_fu_179                          |  p0  |   2  |  16  |   32   ||    9    |
|                          grp_fu_182                          |  p0  |   2  |  16  |   32   ||    9    |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                            |      |      |      |   128  ||  6.352  ||    36   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    2   |   33   |   22   |  1916  |  3739  |    0   |
|   Memory  |   20   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   664  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   22   |   33   |   28   |  2580  |  3775  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
