strict digraph "" {
	node [label="\N"];
	"596:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f104a57ebd0>",
		fillcolor=springgreen,
		label="596:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"597:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57ed50>",
		fillcolor=cadetblue,
		label="597:BS
Src_MAC_ptr = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57ed50>]",
		style=filled,
		typ=BlockingSubstitution];
	"596:IF" -> "597:BS"	 [cond="['Tx_pkt_length_rmon', 'Tx_pkt_length_rmon']",
		label="((Tx_pkt_length_rmon >= 6) && (Tx_pkt_length_rmon <= 11))",
		lineno=596];
	"599:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57ec10>",
		fillcolor=cadetblue,
		label="599:BS
Src_MAC_ptr = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f104a57ec10>]",
		style=filled,
		typ=BlockingSubstitution];
	"596:IF" -> "599:BS"	 [cond="['Tx_pkt_length_rmon', 'Tx_pkt_length_rmon']",
		label="!(((Tx_pkt_length_rmon >= 6) && (Tx_pkt_length_rmon <= 11)))",
		lineno=596];
	"Leaf_595:AL"	 [def_var="['Src_MAC_ptr']",
		label="Leaf_595:AL"];
	"597:BS" -> "Leaf_595:AL"	 [cond="[]",
		lineno=None];
	"595:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f104a589110>",
		clk_sens=False,
		fillcolor=gold,
		label="595:AL",
		sens="['Tx_pkt_length_rmon']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Tx_pkt_length_rmon']"];
	"595:AL" -> "596:IF"	 [cond="[]",
		lineno=None];
	"599:BS" -> "Leaf_595:AL"	 [cond="[]",
		lineno=None];
}
