-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_24_ROM_AUzec is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_24_ROM_AUzec is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10111100010010011001110000110000", 1 => "00111010101010001001000100011110", 2 => "00111101100101001100010011000001", 3 => "00111101101111011011000101101110", 
    4 => "00111100100001001111101100110000", 5 => "00111100111001010110010011000110", 6 => "10111101000110100101000110100000", 7 => "00111100000110111101011010011101", 
    8 => "10111001111000110010001000000000", 9 => "10111101100001101011001001110110", 10 => "10111101100100001101011111010100", 11 => "00111110011100001010000011001110", 
    12 => "00111100101111001001000000100101", 13 => "00111101010111010111110100000001", 14 => "00111100010000001010111010000001", 15 => "10111110000010111010001010011101", 
    16 => "10111100001011101010111100000011", 17 => "00111100010001110010010010010111", 18 => "00111101011110011100001111001110", 19 => "00111101111100110111011101010011", 
    20 => "00111101100000010000010100100000", 21 => "10111101101011000110101001011001", 22 => "10111101000010110100011100000100", 23 => "10111101110001100100100100111100", 
    24 => "10111110000100000000100011101110", 25 => "00111101000001000110001111101011", 26 => "10111100110101001010011011110111", 27 => "00111100100001011100010101011010", 
    28 => "10111110011100100001000000110100", 29 => "10111101101011111100100001011100", 30 => "10111110001001011101101001000000", 31 => "10111101011110011101011101010011", 
    32 => "10111101110000010101010110101110", 33 => "10111100001111010000010010101111", 34 => "10111101000101000001001010111001", 35 => "00111101010100101111010100010011", 
    36 => "10111100101110110001000011000000", 37 => "00111101011000100101010000111111", 38 => "10111101001100011001001101101110", 39 => "00111100101001111011100000110010", 
    40 => "10111101010101000110010010101101", 41 => "00111101011100011011010101011111", 42 => "00111101010000010101100100001011", 43 => "10111010111111001010110111100011", 
    44 => "10111110011100111111010101010110", 45 => "10111100111000011100010101101101", 46 => "10111110000110010011011000011111", 47 => "10111001101110111101110010001001", 
    48 => "00111101000000101110000110001010", 49 => "00111101000111100000111101011011", 50 => "00111101000100111110101000000111", 51 => "10111101011000111001101010010110", 
    52 => "00111101000100101010010111110011", 53 => "00111110001110001010111010111110", 54 => "10111110000111111000011000100101", 55 => "00111100110101110111011110111111", 
    56 => "10111011100101101011101100010111", 57 => "00111101011101110010010100001010", 58 => "10111101111100110100010011011111", 59 => "00111101010011111111101001011010", 
    60 => "10111101011101010100000000010100", 61 => "10111011110101011111000101100000", 62 => "10111101111010000100010111110011", 63 => "00111101011000010001001100000011", 
    64 => "00111101111001110010010111011011", 65 => "10111101100011010011111101101010", 66 => "10111100100010111100000101101100", 67 => "00111101101001011001001000010100", 
    68 => "00111101001110111001111011110100", 69 => "10111101000100110001000001010000", 70 => "00111100101001110110110000010001", 71 => "00111101101001110110100010011101", 
    72 => "00111101001010111000010101101101", 73 => "10111101100011010110111000000100", 74 => "10111101010001101111101010001110", 75 => "10111010100100001111101010011010", 
    76 => "10111100111011000101110101010011", 77 => "10111110001111000001110010001001", 78 => "00111101101101010110001100000011", 79 => "10111100101100101000111000110100", 
    80 => "10111101101001000001001100101101", 81 => "00111101101111001111100010101010", 82 => "10111110000000010111101010000010", 83 => "00111101001111001010100100110100", 
    84 => "00111101001110000010111010011101", 85 => "10111100101011001001010000010110", 86 => "00111101110010111011010011111010", 87 => "00111100111111111110011000000100", 
    88 => "00111011010110111000101100110111", 89 => "10111100101110000010011111101101", 90 => "10111101101101001101000101010010", 91 => "10111101100001010111111100010010", 
    92 => "00111101100100101101111000001101", 93 => "10111101110000101110110111111001", 94 => "10111010001010001001000011010101", 95 => "00111010110100001001000001000100", 
    96 => "10111101100000011110100001000010", 97 => "10111101011100110010011010011111", 98 => "10111011011101011011010000000010", 99 => "10111100010000011011000001011001");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

