{
  "module_name": "head507d.c",
  "hash_id": "e08bcb0d140d577d2d6ee378bb55a81c6e1f034604c47d1c0ce4f1cae40f1b29",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/dispnv50/head507d.c",
  "human_readable_source": " \n#include \"head.h\"\n#include \"core.h\"\n\n#include <nvif/push507c.h>\n\n#include <nvhw/class/cl507d.h>\n\nint\nhead507d_procamp(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 2)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_PROCAMP(i),\n\t\t  NVDEF(NV507D, HEAD_SET_PROCAMP, COLOR_SPACE, RGB) |\n\t\t  NVDEF(NV507D, HEAD_SET_PROCAMP, CHROMA_LPF, AUTO) |\n\t\t  NVVAL(NV507D, HEAD_SET_PROCAMP, SAT_COS, asyh->procamp.sat.cos) |\n\t\t  NVVAL(NV507D, HEAD_SET_PROCAMP, SAT_SINE, asyh->procamp.sat.sin) |\n\t\t  NVDEF(NV507D, HEAD_SET_PROCAMP, TRANSITION, HARD));\n\treturn 0;\n}\n\nint\nhead507d_dither(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 2)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_DITHER_CONTROL(i),\n\t\t  NVVAL(NV507D, HEAD_SET_DITHER_CONTROL, ENABLE, asyh->dither.enable) |\n\t\t  NVVAL(NV507D, HEAD_SET_DITHER_CONTROL, BITS, asyh->dither.bits) |\n\t\t  NVVAL(NV507D, HEAD_SET_DITHER_CONTROL, MODE, asyh->dither.mode) |\n\t\t  NVVAL(NV507D, HEAD_SET_DITHER_CONTROL, PHASE, 0));\n\treturn 0;\n}\n\nint\nhead507d_ovly(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tu32 bounds = 0;\n\tint ret;\n\n\tif (asyh->ovly.cpp) {\n\t\tswitch (asyh->ovly.cpp) {\n\t\tcase 4: bounds |= NVDEF(NV507D, HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS, PIXEL_DEPTH, BPP_32); break;\n\t\tcase 2: bounds |= NVDEF(NV507D, HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS, PIXEL_DEPTH, BPP_16); break;\n\t\tdefault:\n\t\t\tWARN_ON(1);\n\t\t\tbreak;\n\t\t}\n\t\tbounds |= NVDEF(NV507D, HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS, USABLE, TRUE);\n\t} else {\n\t\tbounds |= NVDEF(NV507D, HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS, PIXEL_DEPTH, BPP_16);\n\t}\n\n\tif ((ret = PUSH_WAIT(push, 2)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS(i), bounds);\n\treturn 0;\n}\n\nint\nhead507d_base(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tu32 bounds = 0;\n\tint ret;\n\n\tif (asyh->base.cpp) {\n\t\tswitch (asyh->base.cpp) {\n\t\tcase 8: bounds |= NVDEF(NV507D, HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS, PIXEL_DEPTH, BPP_64); break;\n\t\tcase 4: bounds |= NVDEF(NV507D, HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS, PIXEL_DEPTH, BPP_32); break;\n\t\tcase 2: bounds |= NVDEF(NV507D, HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS, PIXEL_DEPTH, BPP_16); break;\n\t\tcase 1: bounds |= NVDEF(NV507D, HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS, PIXEL_DEPTH, BPP_8); break;\n\t\tdefault:\n\t\t\tWARN_ON(1);\n\t\t\tbreak;\n\t\t}\n\t\tbounds |= NVDEF(NV507D, HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS, USABLE, TRUE);\n\t}\n\n\tif ((ret = PUSH_WAIT(push, 2)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_BASE_CHANNEL_USAGE_BOUNDS(i), bounds);\n\treturn 0;\n}\n\nstatic int\nhead507d_curs_clr(struct nv50_head *head)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 2)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_CONTROL_CURSOR(i),\n\t\t  NVDEF(NV507D, HEAD_SET_CONTROL_CURSOR, ENABLE, DISABLE) |\n\t\t  NVDEF(NV507D, HEAD_SET_CONTROL_CURSOR, FORMAT, A8R8G8B8) |\n\t\t  NVDEF(NV507D, HEAD_SET_CONTROL_CURSOR, SIZE, W64_H64));\n\treturn 0;\n}\n\nstatic int\nhead507d_curs_set(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 3)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_CONTROL_CURSOR(i),\n\t\t  NVDEF(NV507D, HEAD_SET_CONTROL_CURSOR, ENABLE, ENABLE) |\n\t\t  NVVAL(NV507D, HEAD_SET_CONTROL_CURSOR, FORMAT, asyh->curs.format) |\n\t\t  NVVAL(NV507D, HEAD_SET_CONTROL_CURSOR, SIZE, asyh->curs.layout) |\n\t\t  NVVAL(NV507D, HEAD_SET_CONTROL_CURSOR, HOT_SPOT_X, 0) |\n\t\t  NVVAL(NV507D, HEAD_SET_CONTROL_CURSOR, HOT_SPOT_Y, 0) |\n\t\t  NVDEF(NV507D, HEAD_SET_CONTROL_CURSOR, COMPOSITION, ALPHA_BLEND) |\n\t\t  NVDEF(NV507D, HEAD_SET_CONTROL_CURSOR, SUB_OWNER, NONE),\n\n\t\t\t\tHEAD_SET_OFFSET_CURSOR(i), asyh->curs.offset >> 8);\n\treturn 0;\n}\n\nint\nhead507d_curs_format(struct nv50_head *head, struct nv50_wndw_atom *asyw,\n\t\t     struct nv50_head_atom *asyh)\n{\n\tswitch (asyw->image.format) {\n\tcase 0xcf: asyh->curs.format = NV507D_HEAD_SET_CONTROL_CURSOR_FORMAT_A8R8G8B8; break;\n\tdefault:\n\t\tWARN_ON(1);\n\t\treturn -EINVAL;\n\t}\n\treturn 0;\n}\n\nint\nhead507d_curs_layout(struct nv50_head *head, struct nv50_wndw_atom *asyw,\n\t\t     struct nv50_head_atom *asyh)\n{\n\tswitch (asyw->image.w) {\n\tcase 32: asyh->curs.layout = NV507D_HEAD_SET_CONTROL_CURSOR_SIZE_W32_H32; break;\n\tcase 64: asyh->curs.layout = NV507D_HEAD_SET_CONTROL_CURSOR_SIZE_W64_H64; break;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\treturn 0;\n}\n\nint\nhead507d_core_clr(struct nv50_head *head)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 2)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_CONTEXT_DMA_ISO(i), 0x00000000);\n\treturn 0;\n}\n\nstatic int\nhead507d_core_set(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 9)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_OFFSET(i, 0),\n\t\t  NVVAL(NV507D, HEAD_SET_OFFSET, ORIGIN, asyh->core.offset >> 8));\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_SIZE(i),\n\t\t  NVVAL(NV507D, HEAD_SET_SIZE, WIDTH, asyh->core.w) |\n\t\t  NVVAL(NV507D, HEAD_SET_SIZE, HEIGHT, asyh->core.h),\n\n\t\t\t\tHEAD_SET_STORAGE(i),\n\t\t  NVVAL(NV507D, HEAD_SET_STORAGE, BLOCK_HEIGHT, asyh->core.blockh) |\n\t\t  NVVAL(NV507D, HEAD_SET_STORAGE, PITCH, asyh->core.pitch >> 8) |\n\t\t  NVVAL(NV507D, HEAD_SET_STORAGE, PITCH, asyh->core.blocks) |\n\t\t  NVVAL(NV507D, HEAD_SET_STORAGE, MEMORY_LAYOUT, asyh->core.layout),\n\n\t\t\t\tHEAD_SET_PARAMS(i),\n\t\t  NVVAL(NV507D, HEAD_SET_PARAMS, FORMAT, asyh->core.format) |\n\t\t  NVVAL(NV507D, HEAD_SET_PARAMS, KIND, asyh->core.kind) |\n\t\t  NVDEF(NV507D, HEAD_SET_PARAMS, PART_STRIDE, PARTSTRIDE_256),\n\n\t\t\t\tHEAD_SET_CONTEXT_DMA_ISO(i),\n\t\t  NVVAL(NV507D, HEAD_SET_CONTEXT_DMA_ISO, HANDLE, asyh->core.handle));\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_VIEWPORT_POINT_IN(i, 0),\n\t\t  NVVAL(NV507D, HEAD_SET_VIEWPORT_POINT_IN, X, asyh->core.x) |\n\t\t  NVVAL(NV507D, HEAD_SET_VIEWPORT_POINT_IN, Y, asyh->core.y));\n\n\t \n\tasyh->set.curs = asyh->curs.visible;\n\tasyh->set.olut = asyh->olut.handle != 0;\n\treturn 0;\n}\n\nvoid\nhead507d_core_calc(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nv50_disp *disp = nv50_disp(head->base.base.dev);\n\tif ((asyh->core.visible = (asyh->base.cpp != 0))) {\n\t\tasyh->core.x = asyh->base.x;\n\t\tasyh->core.y = asyh->base.y;\n\t\tasyh->core.w = asyh->base.w;\n\t\tasyh->core.h = asyh->base.h;\n\t} else\n\tif ((asyh->core.visible = (asyh->ovly.cpp != 0)) ||\n\t    (asyh->core.visible = asyh->curs.visible)) {\n\t\t \n\t\tasyh->core.x = 0;\n\t\tasyh->core.y = 0;\n\t\tasyh->core.w = asyh->state.mode.hdisplay;\n\t\tasyh->core.h = asyh->state.mode.vdisplay;\n\t}\n\tasyh->core.handle = disp->core->chan.vram.handle;\n\tasyh->core.offset = 0;\n\tasyh->core.format = NV507D_HEAD_SET_PARAMS_FORMAT_A8R8G8B8;\n\tasyh->core.kind = NV507D_HEAD_SET_PARAMS_KIND_KIND_PITCH;\n\tasyh->core.layout = NV507D_HEAD_SET_STORAGE_MEMORY_LAYOUT_PITCH;\n\tasyh->core.blockh = NV507D_HEAD_SET_STORAGE_BLOCK_HEIGHT_ONE_GOB;\n\tasyh->core.blocks = 0;\n\tasyh->core.pitch = ALIGN(asyh->core.w, 64) * 4;\n}\n\nstatic int\nhead507d_olut_clr(struct nv50_head *head)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 2)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_BASE_LUT_LO(i),\n\t\t  NVDEF(NV507D, HEAD_SET_BASE_LUT_LO, ENABLE, DISABLE));\n\treturn 0;\n}\n\nstatic int\nhead507d_olut_set(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 3)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_BASE_LUT_LO(i),\n\t\t  NVDEF(NV507D, HEAD_SET_BASE_LUT_LO, ENABLE, ENABLE) |\n\t\t  NVVAL(NV507D, HEAD_SET_BASE_LUT_LO, MODE, asyh->olut.mode) |\n\t\t  NVVAL(NV507D, HEAD_SET_BASE_LUT_LO, ORIGIN, 0),\n\n\t\t\t\tHEAD_SET_BASE_LUT_HI(i),\n\t\t  NVVAL(NV507D, HEAD_SET_BASE_LUT_HI, ORIGIN, asyh->olut.offset >> 8));\n\treturn 0;\n}\n\nstatic void\nhead507d_olut_load(struct drm_color_lut *in, int size, void __iomem *mem)\n{\n\tfor (; size--; in++, mem += 8) {\n\t\twritew(drm_color_lut_extract(in->  red, 11) << 3, mem + 0);\n\t\twritew(drm_color_lut_extract(in->green, 11) << 3, mem + 2);\n\t\twritew(drm_color_lut_extract(in-> blue, 11) << 3, mem + 4);\n\t}\n\n\t \n\twritew(readw(mem - 8), mem + 0);\n\twritew(readw(mem - 6), mem + 2);\n\twritew(readw(mem - 4), mem + 4);\n}\n\nbool\nhead507d_olut(struct nv50_head *head, struct nv50_head_atom *asyh, int size)\n{\n\tif (size != 256)\n\t\treturn false;\n\n\tif (asyh->base.cpp == 1)\n\t\tasyh->olut.mode = NV507D_HEAD_SET_BASE_LUT_LO_MODE_LORES;\n\telse\n\t\tasyh->olut.mode = NV507D_HEAD_SET_BASE_LUT_LO_MODE_HIRES;\n\n\tasyh->olut.load = head507d_olut_load;\n\treturn true;\n}\n\nint\nhead507d_mode(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tstruct nv50_head_mode *m = &asyh->mode;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 13)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_PIXEL_CLOCK(i),\n\t\t  NVVAL(NV507D, HEAD_SET_PIXEL_CLOCK, FREQUENCY, m->clock) |\n\t\t  NVDEF(NV507D, HEAD_SET_PIXEL_CLOCK, MODE, CLK_CUSTOM) |\n\t\t  NVDEF(NV507D, HEAD_SET_PIXEL_CLOCK, ADJ1000DIV1001, FALSE) |\n\t\t  NVDEF(NV507D, HEAD_SET_PIXEL_CLOCK, NOT_DRIVER, FALSE),\n\n\t\t\t\tHEAD_SET_CONTROL(i),\n\t\t  NVVAL(NV507D, HEAD_SET_CONTROL, STRUCTURE, m->interlace));\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_OVERSCAN_COLOR(i),\n\t\t  NVVAL(NV507D, HEAD_SET_OVERSCAN_COLOR, RED, 0) |\n\t\t  NVVAL(NV507D, HEAD_SET_OVERSCAN_COLOR, GRN, 0) |\n\t\t  NVVAL(NV507D, HEAD_SET_OVERSCAN_COLOR, BLU, 0),\n\n\t\t\t\tHEAD_SET_RASTER_SIZE(i),\n\t\t  NVVAL(NV507D, HEAD_SET_RASTER_SIZE, WIDTH, m->h.active) |\n\t\t  NVVAL(NV507D, HEAD_SET_RASTER_SIZE, HEIGHT, m->v.active),\n\n\t\t\t\tHEAD_SET_RASTER_SYNC_END(i),\n\t\t  NVVAL(NV507D, HEAD_SET_RASTER_SYNC_END, X, m->h.synce) |\n\t\t  NVVAL(NV507D, HEAD_SET_RASTER_SYNC_END, Y, m->v.synce),\n\n\t\t\t\tHEAD_SET_RASTER_BLANK_END(i),\n\t\t  NVVAL(NV507D, HEAD_SET_RASTER_BLANK_END, X, m->h.blanke) |\n\t\t  NVVAL(NV507D, HEAD_SET_RASTER_BLANK_END, Y, m->v.blanke),\n\n\t\t\t\tHEAD_SET_RASTER_BLANK_START(i),\n\t\t  NVVAL(NV507D, HEAD_SET_RASTER_BLANK_START, X, m->h.blanks) |\n\t\t  NVVAL(NV507D, HEAD_SET_RASTER_BLANK_START, Y, m->v.blanks),\n\n\t\t\t\tHEAD_SET_RASTER_VERT_BLANK2(i),\n\t\t  NVVAL(NV507D, HEAD_SET_RASTER_VERT_BLANK2, YSTART, m->v.blank2s) |\n\t\t  NVVAL(NV507D, HEAD_SET_RASTER_VERT_BLANK2, YEND, m->v.blank2e),\n\n\t\t\t\tHEAD_SET_RASTER_VERT_BLANK_DMI(i),\n\t\t  NVVAL(NV507D, HEAD_SET_RASTER_VERT_BLANK_DMI, DURATION, m->v.blankus));\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_DEFAULT_BASE_COLOR(i),\n\t\t  NVVAL(NV507D, HEAD_SET_DEFAULT_BASE_COLOR, RED, 0) |\n\t\t  NVVAL(NV507D, HEAD_SET_DEFAULT_BASE_COLOR, GREEN, 0) |\n\t\t  NVVAL(NV507D, HEAD_SET_DEFAULT_BASE_COLOR, BLUE, 0));\n\treturn 0;\n}\n\nint\nhead507d_view(struct nv50_head *head, struct nv50_head_atom *asyh)\n{\n\tstruct nvif_push *push = nv50_disp(head->base.base.dev)->core->chan.push;\n\tconst int i = head->base.index;\n\tint ret;\n\n\tif ((ret = PUSH_WAIT(push, 7)))\n\t\treturn ret;\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_CONTROL_OUTPUT_SCALER(i),\n\t\t  NVDEF(NV507D, HEAD_SET_CONTROL_OUTPUT_SCALER, VERTICAL_TAPS, TAPS_1) |\n\t\t  NVDEF(NV507D, HEAD_SET_CONTROL_OUTPUT_SCALER, HORIZONTAL_TAPS, TAPS_1) |\n\t\t  NVVAL(NV507D, HEAD_SET_CONTROL_OUTPUT_SCALER, HRESPONSE_BIAS, 0) |\n\t\t  NVVAL(NV507D, HEAD_SET_CONTROL_OUTPUT_SCALER, VRESPONSE_BIAS, 0));\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_VIEWPORT_SIZE_IN(i),\n\t\t  NVVAL(NV507D, HEAD_SET_VIEWPORT_SIZE_IN, WIDTH, asyh->view.iW) |\n\t\t  NVVAL(NV507D, HEAD_SET_VIEWPORT_SIZE_IN, HEIGHT, asyh->view.iH));\n\n\tPUSH_MTHD(push, NV507D, HEAD_SET_VIEWPORT_SIZE_OUT(i),\n\t\t  NVVAL(NV507D, HEAD_SET_VIEWPORT_SIZE_OUT, WIDTH, asyh->view.oW) |\n\t\t  NVVAL(NV507D, HEAD_SET_VIEWPORT_SIZE_OUT, HEIGHT, asyh->view.oH),\n\n\t\t\t\tHEAD_SET_VIEWPORT_SIZE_OUT_MIN(i),\n\t\t  NVVAL(NV507D, HEAD_SET_VIEWPORT_SIZE_OUT_MIN, WIDTH, asyh->view.oW) |\n\t\t  NVVAL(NV507D, HEAD_SET_VIEWPORT_SIZE_OUT_MIN, HEIGHT, asyh->view.oH));\n\treturn 0;\n}\n\nconst struct nv50_head_func\nhead507d = {\n\t.view = head507d_view,\n\t.mode = head507d_mode,\n\t.olut = head507d_olut,\n\t.olut_size = 256,\n\t.olut_set = head507d_olut_set,\n\t.olut_clr = head507d_olut_clr,\n\t.core_calc = head507d_core_calc,\n\t.core_set = head507d_core_set,\n\t.core_clr = head507d_core_clr,\n\t.curs_layout = head507d_curs_layout,\n\t.curs_format = head507d_curs_format,\n\t.curs_set = head507d_curs_set,\n\t.curs_clr = head507d_curs_clr,\n\t.base = head507d_base,\n\t.ovly = head507d_ovly,\n\t.dither = head507d_dither,\n\t.procamp = head507d_procamp,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}