PPA Report for 1958. array_flattener.sv (Module: array_flattener)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 0
FF Count: 0
IO Count: 256
Cell Count: 512

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 5.181 ns
Detected Clock Signals: None

POWER METRICS:
-------------
Total Power Consumption: 58.598 W
