{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760024963975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760024963985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 09 08:49:23 2025 " "Processing started: Thu Oct 09 08:49:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760024963985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024963985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024963985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760024965262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760024965262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/vga_pll.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760024978350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024978350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/vga_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760024978377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024978377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/vga_address_translator.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760024978405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024978405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/vga_adapter.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760024978419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024978419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_X vga_x task4.sv(7) " "Verilog HDL Declaration information at task4.sv(7): object \"VGA_X\" differs only in case from object \"vga_x\" in the same scope" {  } { { "task4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/task4.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760024978433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_Y vga_y task4.sv(7) " "Verilog HDL Declaration information at task4.sv(7): object \"VGA_Y\" differs only in case from object \"vga_y\" in the same scope" {  } { { "task4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/task4.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760024978433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_COLOUR vga_colour task4.sv(8) " "Verilog HDL Declaration information at task4.sv(8): object \"VGA_COLOUR\" differs only in case from object \"vga_colour\" in the same scope" {  } { { "task4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/task4.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760024978433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_PLOT vga_plot task4.sv(8) " "Verilog HDL Declaration information at task4.sv(8): object \"VGA_PLOT\" differs only in case from object \"vga_plot\" in the same scope" {  } { { "task4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/task4.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760024978433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task4 " "Found entity 1: task4" {  } { { "task4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/task4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760024978433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024978433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reuleaux.sv(160) " "Verilog HDL warning at reuleaux.sv(160): extended using \"x\" or \"z\"" {  } { { "reuleaux.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/reuleaux.sv" 160 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1760024978464 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reuleaux.sv(161) " "Verilog HDL warning at reuleaux.sv(161): extended using \"x\" or \"z\"" {  } { { "reuleaux.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/reuleaux.sv" 161 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1760024978464 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reuleaux.sv(162) " "Verilog HDL warning at reuleaux.sv(162): extended using \"x\" or \"z\"" {  } { { "reuleaux.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/reuleaux.sv" 162 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1760024978464 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reuleaux.sv(238) " "Verilog HDL warning at reuleaux.sv(238): extended using \"x\" or \"z\"" {  } { { "reuleaux.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/reuleaux.sv" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1760024978464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reuleaux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reuleaux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reuleaux " "Found entity 1: reuleaux" {  } { { "reuleaux.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/reuleaux.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760024978465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024978465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onecolor_t4.sv 1 1 " "Found 1 design units, including 1 entities, in source file onecolor_t4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 onecolor_t4 " "Found entity 1: onecolor_t4" {  } { { "onecolor_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/onecolor_t4.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760024978490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024978490 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "circle_t4.sv(100) " "Verilog HDL warning at circle_t4.sv(100): extended using \"x\" or \"z\"" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1760024978490 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "circle_t4.sv(186) " "Verilog HDL warning at circle_t4.sv(186): extended using \"x\" or \"z\"" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 186 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1760024978490 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "circle_t4.sv(187) " "Verilog HDL warning at circle_t4.sv(187): extended using \"x\" or \"z\"" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1760024978490 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "circle_t4.sv(192) " "Verilog HDL warning at circle_t4.sv(192): extended using \"x\" or \"z\"" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 192 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1760024978490 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "circle_t4.sv(193) " "Verilog HDL warning at circle_t4.sv(193): extended using \"x\" or \"z\"" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 193 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1760024978490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circle_t4.sv 1 1 " "Found 1 design units, including 1 entities, in source file circle_t4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circle_t4 " "Found entity 1: circle_t4" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760024978490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024978490 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task4 " "Elaborating entity \"task4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760024978584 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR task4.sv(2) " "Output port \"LEDR\" at task4.sv(2) has no driver" {  } { { "task4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/task4.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1760024978590 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 task4.sv(3) " "Output port \"HEX0\" at task4.sv(3) has no driver" {  } { { "task4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/task4.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1760024978590 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 task4.sv(3) " "Output port \"HEX1\" at task4.sv(3) has no driver" {  } { { "task4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/task4.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1760024978590 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 task4.sv(3) " "Output port \"HEX2\" at task4.sv(3) has no driver" {  } { { "task4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/task4.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1760024978590 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 task4.sv(4) " "Output port \"HEX3\" at task4.sv(4) has no driver" {  } { { "task4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1760024978590 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 task4.sv(4) " "Output port \"HEX4\" at task4.sv(4) has no driver" {  } { { "task4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1760024978590 "|task4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 task4.sv(4) " "Output port \"HEX5\" at task4.sv(4) has no driver" {  } { { "task4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/task4.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1760024978590 "|task4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reuleaux reuleaux:reuleaux " "Elaborating entity \"reuleaux\" for hierarchy \"reuleaux:reuleaux\"" {  } { { "task4.sv" "reuleaux" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/task4.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760024978625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reuleaux.sv(50) " "Verilog HDL assignment warning at reuleaux.sv(50): truncated value with size 32 to match size of target (8)" {  } { { "reuleaux.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/reuleaux.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978629 "|task4|reuleaux:reuleaux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reuleaux.sv(51) " "Verilog HDL assignment warning at reuleaux.sv(51): truncated value with size 32 to match size of target (8)" {  } { { "reuleaux.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/reuleaux.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978629 "|task4|reuleaux:reuleaux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reuleaux.sv(52) " "Verilog HDL assignment warning at reuleaux.sv(52): truncated value with size 32 to match size of target (8)" {  } { { "reuleaux.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/reuleaux.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978629 "|task4|reuleaux:reuleaux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reuleaux.sv(53) " "Verilog HDL assignment warning at reuleaux.sv(53): truncated value with size 32 to match size of target (8)" {  } { { "reuleaux.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/reuleaux.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978629 "|task4|reuleaux:reuleaux"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 reuleaux.sv(55) " "Verilog HDL assignment warning at reuleaux.sv(55): truncated value with size 32 to match size of target (8)" {  } { { "reuleaux.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/reuleaux.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978631 "|task4|reuleaux:reuleaux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onecolor_t4 reuleaux:reuleaux\|onecolor_t4:clear " "Elaborating entity \"onecolor_t4\" for hierarchy \"reuleaux:reuleaux\|onecolor_t4:clear\"" {  } { { "reuleaux.sv" "clear" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/reuleaux.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760024978661 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done onecolor_t4.sv(11) " "Verilog HDL or VHDL warning at onecolor_t4.sv(11): object \"done\" assigned a value but never read" {  } { { "onecolor_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/onecolor_t4.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760024978661 "|task4|reuleaux:reuleaux|onecolor_t4:clear"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 onecolor_t4.sv(56) " "Verilog HDL assignment warning at onecolor_t4.sv(56): truncated value with size 2 to match size of target (1)" {  } { { "onecolor_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/onecolor_t4.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978663 "|task4|reuleaux:reuleaux|onecolor_t4:clear"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circle_t4 reuleaux:reuleaux\|circle_t4:circle_right " "Elaborating entity \"circle_t4\" for hierarchy \"reuleaux:reuleaux\|circle_t4:circle_right\"" {  } { { "reuleaux.sv" "circle_right" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/reuleaux.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760024978678 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done circle_t4.sv(25) " "Verilog HDL or VHDL warning at circle_t4.sv(25): object \"done\" assigned a value but never read" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1760024978679 "|task4|reuleaux:reuleaux|circle_t4:circle_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 circle_t4.sv(32) " "Verilog HDL assignment warning at circle_t4.sv(32): truncated value with size 32 to match size of target (9)" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978679 "|task4|reuleaux:reuleaux|circle_t4:circle_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 circle_t4.sv(35) " "Verilog HDL assignment warning at circle_t4.sv(35): truncated value with size 32 to match size of target (8)" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978679 "|task4|reuleaux:reuleaux|circle_t4:circle_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 circle_t4.sv(37) " "Verilog HDL assignment warning at circle_t4.sv(37): truncated value with size 32 to match size of target (9)" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978679 "|task4|reuleaux:reuleaux|circle_t4:circle_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 circle_t4.sv(40) " "Verilog HDL assignment warning at circle_t4.sv(40): truncated value with size 32 to match size of target (8)" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978679 "|task4|reuleaux:reuleaux|circle_t4:circle_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 circle_t4.sv(41) " "Verilog HDL assignment warning at circle_t4.sv(41): truncated value with size 32 to match size of target (9)" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978681 "|task4|reuleaux:reuleaux|circle_t4:circle_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 circle_t4.sv(113) " "Verilog HDL assignment warning at circle_t4.sv(113): truncated value with size 8 to match size of target (7)" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978683 "|task4|reuleaux:reuleaux|circle_t4:circle_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 circle_t4.sv(124) " "Verilog HDL assignment warning at circle_t4.sv(124): truncated value with size 8 to match size of target (7)" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978683 "|task4|reuleaux:reuleaux|circle_t4:circle_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 circle_t4.sv(133) " "Verilog HDL assignment warning at circle_t4.sv(133): truncated value with size 8 to match size of target (7)" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978683 "|task4|reuleaux:reuleaux|circle_t4:circle_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 circle_t4.sv(142) " "Verilog HDL assignment warning at circle_t4.sv(142): truncated value with size 8 to match size of target (7)" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978683 "|task4|reuleaux:reuleaux|circle_t4:circle_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 circle_t4.sv(151) " "Verilog HDL assignment warning at circle_t4.sv(151): truncated value with size 8 to match size of target (7)" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978685 "|task4|reuleaux:reuleaux|circle_t4:circle_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 circle_t4.sv(160) " "Verilog HDL assignment warning at circle_t4.sv(160): truncated value with size 8 to match size of target (7)" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978685 "|task4|reuleaux:reuleaux|circle_t4:circle_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 circle_t4.sv(169) " "Verilog HDL assignment warning at circle_t4.sv(169): truncated value with size 8 to match size of target (7)" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978685 "|task4|reuleaux:reuleaux|circle_t4:circle_right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 circle_t4.sv(178) " "Verilog HDL assignment warning at circle_t4.sv(178): truncated value with size 8 to match size of target (7)" {  } { { "circle_t4.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/circle_t4.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760024978685 "|task4|reuleaux:reuleaux|circle_t4:circle_right"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:vga_adapter " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:vga_adapter\"" {  } { { "task4.sv" "vga_adapter" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/task4.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760024978709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:vga_adapter\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:vga_adapter\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.sv" "user_input_translator" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/vga_adapter.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760024978725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:vga_adapter\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:vga_adapter\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.sv" "VideoMemory" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/vga_adapter.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760024979311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_adapter\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:vga_adapter\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/vga_adapter.sv" 221 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760024979332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_adapter\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:vga_adapter\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024979332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Parameter \"width_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024979332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024979332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024979332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024979332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024979332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024979332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024979332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024979332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024979332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024979332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024979332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024979332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024979332 ""}  } { { "vga_adapter.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/vga_adapter.sv" 221 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760024979332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g6k1 " "Found entity 1: altsyncram_g6k1" {  } { { "db/altsyncram_g6k1.tdf" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/db/altsyncram_g6k1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760024979455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024979455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g6k1 vga_adapter:vga_adapter\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated " "Elaborating entity \"altsyncram_g6k1\" for hierarchy \"vga_adapter:vga_adapter\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760024979457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760024979572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024979572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:vga_adapter\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:vga_adapter\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_g6k1.tdf" "decode2" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/db/altsyncram_g6k1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760024979575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760024979646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024979646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:vga_adapter\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:vga_adapter\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_g6k1.tdf" "rden_decode_b" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/db/altsyncram_g6k1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760024979646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760024979744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024979744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:vga_adapter\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:vga_adapter\|altsyncram:VideoMemory\|altsyncram_g6k1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_g6k1.tdf" "mux3" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/db/altsyncram_g6k1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760024979744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:vga_adapter\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:vga_adapter\|vga_pll:mypll\"" {  } { { "vga_adapter.sv" "mypll" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/vga_adapter.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760024979757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:vga_adapter\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:vga_adapter\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.sv" "altpll_component" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/vga_pll.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760024980024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:vga_adapter\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:vga_adapter\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/vga_pll.sv" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760024980046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:vga_adapter\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:vga_adapter\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024980046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024980046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024980046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024980046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024980046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024980046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024980046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024980046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024980046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024980046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760024980046 ""}  } { { "vga_pll.sv" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/vga_pll.sv" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760024980046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760024980138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024980138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:vga_adapter\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:vga_adapter\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760024980138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:vga_adapter\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:vga_adapter\|vga_controller:controller\"" {  } { { "vga_adapter.sv" "controller" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/vga_adapter.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760024980156 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "radius reuleaux " "Port \"radius\" does not exist in macrofunction \"reuleaux\"" {  } { { "task4.sv" "reuleaux" { Text "D:/Projects/Quartus/CPEN311-Lab2/task4/task4.sv" 20 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760024980221 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1760024980229 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/Quartus/CPEN311-Lab2/task4/output_files/task4.map.smsg " "Generated suppressed messages file D:/Projects/Quartus/CPEN311-Lab2/task4/output_files/task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024980317 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 30 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760024980473 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 09 08:49:40 2025 " "Processing ended: Thu Oct 09 08:49:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760024980473 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760024980473 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760024980473 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024980473 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 30 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 30 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760024981191 ""}
