read_file -format sverilog {sqrt32.sv}


##doMath.sv getCycles.sv





set current_design sqrt32
link
uniquify

create_clock -name “CLK” -period 32 -waveform {0 1} {CLK}


set_dont_touch_network [find port CLK]

set prim_inputs [remove_from_collection [all_inputs] [find port CLK]]
set_input_delay -clock CLK 0.5 $prim_inputs


set_driving_cell -lib_cell AO33D0BWP -from_pin A1 -library\
 tcbn40lpbwptc $prim_inputs


set_drive 0.1 RST

set_output_delay -clock CLK 0.5 [all_outputs]


set_load 0.1 [all_outputs]

set_wire_load_model -name TSMC32K_Lowk_Conservative \
 -library tcbn40lpbwptc

set_max_transition 0.1 [current_design]


check_design
report_area
compile -map_effort medium


report_timing -path full -delay max -nworst 1
report_timing -path full -delay min -nworst 1

## smash the hierarchy (design ware component)
ungroup –all

compile -map_effort medium

check_design

report_area



write -format verilog sqrt32 -output sqrt32.svh
