library IEEE;
use IEEE.std_logic_1164.all;

entity half adder is
	port (A, B	 : in std_logic;
	      sum, count : out std_logic);
end entity;

architecture half_adder_arch of half_adder is
	begin
		Sum <= A xor B after 1 ns;
		Count <= A and B after 1 ns;
end architecture;