//ENV
#SIM ModelSIM

//FILES 
#L work
#C vcom
#P -explicit

#VAR src_path      ../../src/vhdl
#VAR test_path     ../vhdl

${src_path}/mips_instruction_set.vhd
${src_path}/cpu_pack.vhd
${src_path}/instruction_fetch.vhd
${src_path}/instruction_decode.vhd
${src_path}/alu.vhd
${src_path}/execution.vhd
${src_path}/mem_stage.vhd
${src_path}/write_back.vhd

${src_path}/cpu_datapath.vhd

${test_path}/tb_cpu_datapath.vhd

//SIMULATOR
#S vsim
#P -t ns
#P -novopt

#T tb_cpu_datapath
#R 20 ns

//SIGNALS
#U /tb_cpu_datapath
#N 1
#Z 1 10
#R ns

clk
rst
sim_finish

#BIN test_destreg_in
#BIN test_destreg_out
#HEX test_data_out
#BIN test_mux1_control_in
#BIN test_mux2_control_in
#BIN test_shift_in
#HEX test_a_in
#HEX test_b_in
#HEX test_imm_in
#HEX test_ip_in
#HEX test_alu_result
#BIN test_alu_zero_out




//END
