
ubuntu-preinstalled/troff:     file format elf32-littlearm


Disassembly of section .init:

00012018 <.init>:
   12018:	push	{r3, lr}
   1201c:	bl	13c1c <__printf_chk@plt+0x17ec>
   12020:	pop	{r3, pc}

Disassembly of section .plt:

00012024 <sqrt@plt-0x14>:
   12024:	push	{lr}		; (str lr, [sp, #-4]!)
   12028:	ldr	lr, [pc, #4]	; 12034 <sqrt@plt-0x4>
   1202c:	add	lr, pc, lr
   12030:	ldr	pc, [lr, #8]!
   12034:			; <UNDEFINED> instruction: 0x0005bcb0

00012038 <sqrt@plt>:
   12038:	add	ip, pc, #0, 12
   1203c:	add	ip, ip, #372736	; 0x5b000
   12040:	ldr	pc, [ip, #3248]!	; 0xcb0

00012044 <popen@plt>:
   12044:	add	ip, pc, #0, 12
   12048:	add	ip, ip, #372736	; 0x5b000
   1204c:	ldr	pc, [ip, #3240]!	; 0xca8

00012050 <getpid@plt>:
   12050:	add	ip, pc, #0, 12
   12054:	add	ip, ip, #372736	; 0x5b000
   12058:	ldr	pc, [ip, #3232]!	; 0xca0

0001205c <__memcpy_chk@plt>:
   1205c:	add	ip, pc, #0, 12
   12060:	add	ip, ip, #372736	; 0x5b000
   12064:	ldr	pc, [ip, #3224]!	; 0xc98

00012068 <__aeabi_atexit@plt>:
   12068:			; <UNDEFINED> instruction: 0xe7fd4778
   1206c:	add	ip, pc, #0, 12
   12070:	add	ip, ip, #372736	; 0x5b000
   12074:	ldr	pc, [ip, #3212]!	; 0xc8c

00012078 <strcasecmp@plt>:
   12078:	add	ip, pc, #0, 12
   1207c:	add	ip, ip, #372736	; 0x5b000
   12080:	ldr	pc, [ip, #3204]!	; 0xc84

00012084 <strtol@plt>:
   12084:	add	ip, pc, #0, 12
   12088:	add	ip, ip, #372736	; 0x5b000
   1208c:	ldr	pc, [ip, #3196]!	; 0xc7c

00012090 <free@plt>:
   12090:			; <UNDEFINED> instruction: 0xe7fd4778
   12094:	add	ip, pc, #0, 12
   12098:	add	ip, ip, #372736	; 0x5b000
   1209c:	ldr	pc, [ip, #3184]!	; 0xc70

000120a0 <fseek@plt>:
   120a0:	add	ip, pc, #0, 12
   120a4:	add	ip, ip, #372736	; 0x5b000
   120a8:	ldr	pc, [ip, #3176]!	; 0xc68

000120ac <qsort@plt>:
   120ac:			; <UNDEFINED> instruction: 0xe7fd4778
   120b0:	add	ip, pc, #0, 12
   120b4:	add	ip, ip, #372736	; 0x5b000
   120b8:	ldr	pc, [ip, #3164]!	; 0xc5c

000120bc <strncmp@plt>:
   120bc:	add	ip, pc, #0, 12
   120c0:	add	ip, ip, #372736	; 0x5b000
   120c4:	ldr	pc, [ip, #3156]!	; 0xc54

000120c8 <__aeabi_uidivmod@plt>:
   120c8:	add	ip, pc, #0, 12
   120cc:	add	ip, ip, #372736	; 0x5b000
   120d0:	ldr	pc, [ip, #3148]!	; 0xc4c

000120d4 <exit@plt>:
   120d4:	add	ip, pc, #0, 12
   120d8:	add	ip, ip, #372736	; 0x5b000
   120dc:	ldr	pc, [ip, #3140]!	; 0xc44

000120e0 <strerror@plt>:
   120e0:	add	ip, pc, #0, 12
   120e4:	add	ip, ip, #372736	; 0x5b000
   120e8:	ldr	pc, [ip, #3132]!	; 0xc3c

000120ec <stpcpy@plt>:
   120ec:	add	ip, pc, #0, 12
   120f0:	add	ip, ip, #372736	; 0x5b000
   120f4:	ldr	pc, [ip, #3124]!	; 0xc34

000120f8 <_ZSt20__throw_length_errorPKc@plt>:
   120f8:	add	ip, pc, #0, 12
   120fc:	add	ip, ip, #372736	; 0x5b000
   12100:	ldr	pc, [ip, #3116]!	; 0xc2c

00012104 <strtok@plt>:
   12104:	add	ip, pc, #0, 12
   12108:	add	ip, ip, #372736	; 0x5b000
   1210c:	ldr	pc, [ip, #3108]!	; 0xc24

00012110 <gmtime@plt>:
   12110:	add	ip, pc, #0, 12
   12114:	add	ip, ip, #372736	; 0x5b000
   12118:	ldr	pc, [ip, #3100]!	; 0xc1c

0001211c <_Znaj@plt>:
   1211c:			; <UNDEFINED> instruction: 0xe7fd4778
   12120:	add	ip, pc, #0, 12
   12124:	add	ip, ip, #372736	; 0x5b000
   12128:	ldr	pc, [ip, #3088]!	; 0xc10

0001212c <clearerr@plt>:
   1212c:			; <UNDEFINED> instruction: 0xe7fd4778
   12130:	add	ip, pc, #0, 12
   12134:	add	ip, ip, #372736	; 0x5b000
   12138:	ldr	pc, [ip, #3076]!	; 0xc04

0001213c <abort@plt>:
   1213c:	add	ip, pc, #0, 12
   12140:	add	ip, ip, #372736	; 0x5b000
   12144:	ldr	pc, [ip, #3068]!	; 0xbfc

00012148 <__ctype_toupper_loc@plt>:
   12148:	add	ip, pc, #0, 12
   1214c:	add	ip, ip, #372736	; 0x5b000
   12150:	ldr	pc, [ip, #3060]!	; 0xbf4

00012154 <memmove@plt>:
   12154:	add	ip, pc, #0, 12
   12158:	add	ip, ip, #372736	; 0x5b000
   1215c:	ldr	pc, [ip, #3052]!	; 0xbec

00012160 <setbuf@plt>:
   12160:	add	ip, pc, #0, 12
   12164:	add	ip, ip, #372736	; 0x5b000
   12168:	ldr	pc, [ip, #3044]!	; 0xbe4

0001216c <wcwidth@plt>:
   1216c:	add	ip, pc, #0, 12
   12170:	add	ip, ip, #372736	; 0x5b000
   12174:	ldr	pc, [ip, #3036]!	; 0xbdc

00012178 <system@plt>:
   12178:	add	ip, pc, #0, 12
   1217c:	add	ip, ip, #372736	; 0x5b000
   12180:	ldr	pc, [ip, #3028]!	; 0xbd4

00012184 <realloc@plt>:
   12184:	add	ip, pc, #0, 12
   12188:	add	ip, ip, #372736	; 0x5b000
   1218c:	ldr	pc, [ip, #3020]!	; 0xbcc

00012190 <strcpy@plt>:
   12190:	add	ip, pc, #0, 12
   12194:	add	ip, ip, #372736	; 0x5b000
   12198:	ldr	pc, [ip, #3012]!	; 0xbc4

0001219c <ceil@plt>:
   1219c:	add	ip, pc, #0, 12
   121a0:	add	ip, ip, #372736	; 0x5b000
   121a4:	ldr	pc, [ip, #3004]!	; 0xbbc

000121a8 <strcat@plt>:
   121a8:	add	ip, pc, #0, 12
   121ac:	add	ip, ip, #372736	; 0x5b000
   121b0:	ldr	pc, [ip, #2996]!	; 0xbb4

000121b4 <rewind@plt>:
   121b4:	add	ip, pc, #0, 12
   121b8:	add	ip, ip, #372736	; 0x5b000
   121bc:	ldr	pc, [ip, #2988]!	; 0xbac

000121c0 <ungetc@plt>:
   121c0:	add	ip, pc, #0, 12
   121c4:	add	ip, ip, #372736	; 0x5b000
   121c8:	ldr	pc, [ip, #2980]!	; 0xba4

000121cc <fileno@plt>:
   121cc:	add	ip, pc, #0, 12
   121d0:	add	ip, ip, #372736	; 0x5b000
   121d4:	ldr	pc, [ip, #2972]!	; 0xb9c

000121d8 <__stack_chk_fail@plt>:
   121d8:	add	ip, pc, #0, 12
   121dc:	add	ip, ip, #372736	; 0x5b000
   121e0:	ldr	pc, [ip, #2964]!	; 0xb94

000121e4 <__cxa_end_cleanup@plt>:
   121e4:	add	ip, pc, #0, 12
   121e8:	add	ip, ip, #372736	; 0x5b000
   121ec:	ldr	pc, [ip, #2956]!	; 0xb8c

000121f0 <putc@plt>:
   121f0:			; <UNDEFINED> instruction: 0xe7fd4778
   121f4:	add	ip, pc, #0, 12
   121f8:	add	ip, ip, #372736	; 0x5b000
   121fc:	ldr	pc, [ip, #2944]!	; 0xb80

00012200 <isatty@plt>:
   12200:	add	ip, pc, #0, 12
   12204:	add	ip, ip, #372736	; 0x5b000
   12208:	ldr	pc, [ip, #2936]!	; 0xb78

0001220c <__strcpy_chk@plt>:
   1220c:	add	ip, pc, #0, 12
   12210:	add	ip, ip, #372736	; 0x5b000
   12214:	ldr	pc, [ip, #2928]!	; 0xb70

00012218 <getc@plt>:
   12218:	add	ip, pc, #0, 12
   1221c:	add	ip, ip, #372736	; 0x5b000
   12220:	ldr	pc, [ip, #2920]!	; 0xb68

00012224 <strstr@plt>:
   12224:	add	ip, pc, #0, 12
   12228:	add	ip, ip, #372736	; 0x5b000
   1222c:	ldr	pc, [ip, #2912]!	; 0xb60

00012230 <strncasecmp@plt>:
   12230:	add	ip, pc, #0, 12
   12234:	add	ip, ip, #372736	; 0x5b000
   12238:	ldr	pc, [ip, #2904]!	; 0xb58

0001223c <pclose@plt>:
   1223c:			; <UNDEFINED> instruction: 0xe7fd4778
   12240:	add	ip, pc, #0, 12
   12244:	add	ip, ip, #372736	; 0x5b000
   12248:	ldr	pc, [ip, #2892]!	; 0xb4c

0001224c <_ZdaPv@plt>:
   1224c:			; <UNDEFINED> instruction: 0xe7fd4778
   12250:	add	ip, pc, #0, 12
   12254:	add	ip, ip, #372736	; 0x5b000
   12258:	ldr	pc, [ip, #2880]!	; 0xb40

0001225c <__aeabi_idivmod@plt>:
   1225c:	add	ip, pc, #0, 12
   12260:	add	ip, ip, #372736	; 0x5b000
   12264:	ldr	pc, [ip, #2872]!	; 0xb38

00012268 <__ctype_b_loc@plt>:
   12268:	add	ip, pc, #0, 12
   1226c:	add	ip, ip, #372736	; 0x5b000
   12270:	ldr	pc, [ip, #2864]!	; 0xb30

00012274 <strncat@plt>:
   12274:	add	ip, pc, #0, 12
   12278:	add	ip, ip, #372736	; 0x5b000
   1227c:	ldr	pc, [ip, #2856]!	; 0xb28

00012280 <setlocale@plt>:
   12280:	add	ip, pc, #0, 12
   12284:	add	ip, ip, #372736	; 0x5b000
   12288:	ldr	pc, [ip, #2848]!	; 0xb20

0001228c <ferror@plt>:
   1228c:	add	ip, pc, #0, 12
   12290:	add	ip, ip, #372736	; 0x5b000
   12294:	ldr	pc, [ip, #2840]!	; 0xb18

00012298 <__aeabi_uidiv@plt>:
   12298:	add	ip, pc, #0, 12
   1229c:	add	ip, ip, #372736	; 0x5b000
   122a0:	ldr	pc, [ip, #2832]!	; 0xb10

000122a4 <fgets@plt>:
   122a4:	add	ip, pc, #0, 12
   122a8:	add	ip, ip, #372736	; 0x5b000
   122ac:	ldr	pc, [ip, #2824]!	; 0xb08

000122b0 <__aeabi_idiv@plt>:
   122b0:	add	ip, pc, #0, 12
   122b4:	add	ip, ip, #372736	; 0x5b000
   122b8:	ldr	pc, [ip, #2816]!	; 0xb00

000122bc <fputc@plt>:
   122bc:			; <UNDEFINED> instruction: 0xe7fd4778
   122c0:	add	ip, pc, #0, 12
   122c4:	add	ip, ip, #372736	; 0x5b000
   122c8:	ldr	pc, [ip, #2804]!	; 0xaf4

000122cc <fwrite@plt>:
   122cc:			; <UNDEFINED> instruction: 0xe7fd4778
   122d0:	add	ip, pc, #0, 12
   122d4:	add	ip, ip, #372736	; 0x5b000
   122d8:	ldr	pc, [ip, #2792]!	; 0xae8

000122dc <memcpy@plt>:
   122dc:	add	ip, pc, #0, 12
   122e0:	add	ip, ip, #372736	; 0x5b000
   122e4:	ldr	pc, [ip, #2784]!	; 0xae0

000122e8 <tan@plt>:
   122e8:	add	ip, pc, #0, 12
   122ec:	add	ip, ip, #372736	; 0x5b000
   122f0:	ldr	pc, [ip, #2776]!	; 0xad8

000122f4 <malloc@plt>:
   122f4:	add	ip, pc, #0, 12
   122f8:	add	ip, ip, #372736	; 0x5b000
   122fc:	ldr	pc, [ip, #2768]!	; 0xad0

00012300 <strlen@plt>:
   12300:	add	ip, pc, #0, 12
   12304:	add	ip, ip, #372736	; 0x5b000
   12308:	ldr	pc, [ip, #2760]!	; 0xac8

0001230c <__snprintf_chk@plt>:
   1230c:	add	ip, pc, #0, 12
   12310:	add	ip, ip, #372736	; 0x5b000
   12314:	ldr	pc, [ip, #2752]!	; 0xac0

00012318 <fclose@plt>:
   12318:			; <UNDEFINED> instruction: 0xe7fd4778
   1231c:	add	ip, pc, #0, 12
   12320:	add	ip, ip, #372736	; 0x5b000
   12324:	ldr	pc, [ip, #2740]!	; 0xab4

00012328 <write@plt>:
   12328:			; <UNDEFINED> instruction: 0xe7fd4778
   1232c:	add	ip, pc, #0, 12
   12330:	add	ip, ip, #372736	; 0x5b000
   12334:	ldr	pc, [ip, #2728]!	; 0xaa8

00012338 <__stpcpy_chk@plt>:
   12338:	add	ip, pc, #0, 12
   1233c:	add	ip, ip, #372736	; 0x5b000
   12340:	ldr	pc, [ip, #2720]!	; 0xaa0

00012344 <__gxx_personality_v0@plt>:
   12344:	add	ip, pc, #0, 12
   12348:	add	ip, ip, #372736	; 0x5b000
   1234c:	ldr	pc, [ip, #2712]!	; 0xa98

00012350 <_exit@plt>:
   12350:	add	ip, pc, #0, 12
   12354:	add	ip, ip, #372736	; 0x5b000
   12358:	ldr	pc, [ip, #2704]!	; 0xa90

0001235c <strcmp@plt>:
   1235c:	add	ip, pc, #0, 12
   12360:	add	ip, ip, #372736	; 0x5b000
   12364:	ldr	pc, [ip, #2696]!	; 0xa88

00012368 <time@plt>:
   12368:	add	ip, pc, #0, 12
   1236c:	add	ip, ip, #372736	; 0x5b000
   12370:	ldr	pc, [ip, #2688]!	; 0xa80

00012374 <__errno_location@plt>:
   12374:	add	ip, pc, #0, 12
   12378:	add	ip, ip, #372736	; 0x5b000
   1237c:	ldr	pc, [ip, #2680]!	; 0xa78

00012380 <putenv@plt>:
   12380:	add	ip, pc, #0, 12
   12384:	add	ip, ip, #372736	; 0x5b000
   12388:	ldr	pc, [ip, #2672]!	; 0xa70

0001238c <memchr@plt>:
   1238c:	add	ip, pc, #0, 12
   12390:	add	ip, ip, #372736	; 0x5b000
   12394:	ldr	pc, [ip, #2664]!	; 0xa68

00012398 <sscanf@plt>:
   12398:	add	ip, pc, #0, 12
   1239c:	add	ip, ip, #372736	; 0x5b000
   123a0:	ldr	pc, [ip, #2656]!	; 0xa60

000123a4 <fflush@plt>:
   123a4:			; <UNDEFINED> instruction: 0xe7fd4778
   123a8:	add	ip, pc, #0, 12
   123ac:	add	ip, ip, #372736	; 0x5b000
   123b0:	ldr	pc, [ip, #2644]!	; 0xa54

000123b4 <fopen64@plt>:
   123b4:	add	ip, pc, #0, 12
   123b8:	add	ip, ip, #372736	; 0x5b000
   123bc:	ldr	pc, [ip, #2636]!	; 0xa4c

000123c0 <memcmp@plt>:
   123c0:	add	ip, pc, #0, 12
   123c4:	add	ip, ip, #372736	; 0x5b000
   123c8:	ldr	pc, [ip, #2628]!	; 0xa44

000123cc <__sprintf_chk@plt>:
   123cc:	add	ip, pc, #0, 12
   123d0:	add	ip, ip, #372736	; 0x5b000
   123d4:	ldr	pc, [ip, #2620]!	; 0xa3c

000123d8 <__ctype_tolower_loc@plt>:
   123d8:	add	ip, pc, #0, 12
   123dc:	add	ip, ip, #372736	; 0x5b000
   123e0:	ldr	pc, [ip, #2612]!	; 0xa34

000123e4 <fputs@plt>:
   123e4:			; <UNDEFINED> instruction: 0xe7fd4778
   123e8:	add	ip, pc, #0, 12
   123ec:	add	ip, ip, #372736	; 0x5b000
   123f0:	ldr	pc, [ip, #2600]!	; 0xa28

000123f4 <getenv@plt>:
   123f4:	add	ip, pc, #0, 12
   123f8:	add	ip, ip, #372736	; 0x5b000
   123fc:	ldr	pc, [ip, #2592]!	; 0xa20

00012400 <__libc_start_main@plt>:
   12400:	add	ip, pc, #0, 12
   12404:	add	ip, ip, #372736	; 0x5b000
   12408:	ldr	pc, [ip, #2584]!	; 0xa18

0001240c <__gmon_start__@plt>:
   1240c:	add	ip, pc, #0, 12
   12410:	add	ip, ip, #372736	; 0x5b000
   12414:	ldr	pc, [ip, #2576]!	; 0xa10

00012418 <strchr@plt>:
   12418:	add	ip, pc, #0, 12
   1241c:	add	ip, ip, #372736	; 0x5b000
   12420:	ldr	pc, [ip, #2568]!	; 0xa08

00012424 <__cxa_finalize@plt>:
   12424:	add	ip, pc, #0, 12
   12428:	add	ip, ip, #372736	; 0x5b000
   1242c:	ldr	pc, [ip, #2560]!	; 0xa00

00012430 <__printf_chk@plt>:
   12430:	add	ip, pc, #0, 12
   12434:	add	ip, ip, #372736	; 0x5b000
   12438:	ldr	pc, [ip, #2552]!	; 0x9f8

Disassembly of section .text:

00012440 <_Znwj@@Base-0x31368>:
   12440:	cfstr32mi	mvfx11, [r5], {16}
   12444:			; <UNDEFINED> instruction: 0x4620447c
   12448:	stc2l	0, cr15, [sl, #-180]!	; 0xffffff4c
   1244c:	pop	{r5, r8, sl, fp, ip}
   12450:			; <UNDEFINED> instruction: 0xf02d4010
   12454:	svclt	0x0000b85b
   12458:	andeq	r1, r6, ip, asr r7
   1245c:	cfstr32mi	mvfx11, [r7], {16}
   12460:			; <UNDEFINED> instruction: 0xf104447c
   12464:			; <UNDEFINED> instruction: 0xf02d0034
   12468:			; <UNDEFINED> instruction: 0xf104fd5b
   1246c:			; <UNDEFINED> instruction: 0xf02d0038
   12470:	movwcs	pc, #2125	; 0x84d	; <UNPREDICTABLE>
   12474:	stmib	r4, {r0, r1, r5, r6, r7, sp, lr}^
   12478:	ldclt	3, cr3, [r0, #-24]	; 0xffffffe8
   1247c:	andeq	r1, r6, r8, asr #14
   12480:	cfldr32mi	mvfx11, [r2], {16}
   12484:			; <UNDEFINED> instruction: 0xf104447c
   12488:			; <UNDEFINED> instruction: 0xf02d00bc
   1248c:			; <UNDEFINED> instruction: 0xf104fd49
   12490:			; <UNDEFINED> instruction: 0xf02d00c0
   12494:	stmdbmi	lr, {r0, r1, r3, r4, r5, fp, ip, sp, lr, pc}
   12498:			; <UNDEFINED> instruction: 0xf1042200
   1249c:	ldrbtmi	r0, [r9], #-100	; 0xffffff9c
   124a0:			; <UNDEFINED> instruction: 0xf872f032
   124a4:	addseq	pc, r8, r4, lsl #2
   124a8:			; <UNDEFINED> instruction: 0xf001210a
   124ac:	stmdbmi	r9, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
   124b0:	sbceq	pc, r4, r4, lsl #2
   124b4:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   124b8:			; <UNDEFINED> instruction: 0xf866f032
   124bc:	andseq	pc, r8, r4, lsl #2
   124c0:	pop	{r0, r2, r8, sp}
   124c4:			; <UNDEFINED> instruction: 0xf0014010
   124c8:	svclt	0x0000bc21
   124cc:	andeq	r1, r6, r0, ror #14
   124d0:	ldrdeq	r5, [r3], -r2
   124d4:			; <UNDEFINED> instruction: 0x000354be
   124d8:	mvnsmi	lr, sp, lsr #18
   124dc:	mcrrmi	0, 8, fp, r7, cr2
   124e0:	cdpmi	5, 4, cr2, cr7, cr0, {0}
   124e4:	ldrbtmi	r2, [ip], #-1793	; 0xfffff8ff
   124e8:	eorvs	pc, fp, r4, lsl #10
   124ec:			; <UNDEFINED> instruction: 0xf02d447e
   124f0:			; <UNDEFINED> instruction: 0xf604fd17
   124f4:			; <UNDEFINED> instruction: 0xf02d20b4
   124f8:	stmdbmi	r2, {r0, r3, fp, ip, sp, lr, pc}^
   124fc:	ldmvc	ip, {r2, r8, sl, ip, sp, lr, pc}^
   12500:	movwcs	r4, #17970	; 0x4632
   12504:	rsbeq	pc, r8, r4, lsl #2
   12508:	ldrbtmi	r6, [r9], #-2019	; 0xfffff81d
   1250c:	strbtvs	r6, [r5], r5, lsr #13
   12510:	stc	7, cr15, [ip, #1020]!	; 0x3fc
   12514:	strtmi	r9, [fp], -r0, lsl #14
   12518:	strtmi	r4, [r9], -sl, lsr #12
   1251c:			; <UNDEFINED> instruction: 0xf8c44640
   12520:			; <UNDEFINED> instruction: 0xf8c45ab8
   12524:			; <UNDEFINED> instruction: 0xf8c450b0
   12528:	svcmi	0x00375abc
   1252c:	blx	ff2ce5f8 <_ZdlPv@@Base+0xff28ae08>
   12530:			; <UNDEFINED> instruction: 0x46324b36
   12534:			; <UNDEFINED> instruction: 0x4640447f
   12538:			; <UNDEFINED> instruction: 0xf7ff58f9
   1253c:	blmi	d4dba4 <_ZdlPv@@Base+0xd0a3b4>
   12540:			; <UNDEFINED> instruction: 0x46324934
   12544:	rscvs	r4, r5, fp, ror r4
   12548:	mvnsvc	pc, #12582912	; 0xc00000
   1254c:	adcvs	r6, r3, r5, ror #2
   12550:	andeq	pc, r8, r4, lsl #2
   12554:	ldmdapl	r9!, {r0, r2, r5, r7, r8, sp, lr}^
   12558:	stc	7, cr15, [r8, #1020]	; 0x3fc
   1255c:	subeq	pc, r0, r4, lsl #2
   12560:	mvnsne	pc, r0, asr #4
   12564:	blx	ff4ce572 <_ZdlPv@@Base+0xff48ad82>
   12568:	andvc	pc, r2, r4, lsl #10
   1256c:			; <UNDEFINED> instruction: 0xf0012111
   12570:	stmdbmi	r9!, {r0, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   12574:			; <UNDEFINED> instruction: 0xf504462a
   12578:	ldrbtmi	r6, [r9], #-44	; 0xffffffd4
   1257c:	adcpl	pc, ip, r4, asr #17
   12580:			; <UNDEFINED> instruction: 0xf802f032
   12584:	strtmi	r4, [sl], -r5, lsr #18
   12588:	sbccs	pc, r4, r4, lsl #12
   1258c:			; <UNDEFINED> instruction: 0xf0314479
   12590:	stmdbmi	r3!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   12594:			; <UNDEFINED> instruction: 0xf6044632
   12598:	ldrbtmi	r2, [r9], #-200	; 0xffffff38
   1259c:	bpl	ff2508b4 <_ZdlPv@@Base+0xff20d0c4>
   125a0:	stcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
   125a4:			; <UNDEFINED> instruction: 0xf104491f
   125a8:	ldrbtmi	r0, [r9], #-184	; 0xffffff48
   125ac:	ldc2l	0, cr15, [lr], #-180	; 0xffffff4c
   125b0:	eorvs	pc, sp, r4, lsl #10
   125b4:			; <UNDEFINED> instruction: 0xf0012114
   125b8:			; <UNDEFINED> instruction: 0xf504fba9
   125bc:	vqadd.s8	d23, d0, d0
   125c0:			; <UNDEFINED> instruction: 0xf00111f5
   125c4:			; <UNDEFINED> instruction: 0xf104fba3
   125c8:	vhadd.s8	d16, d16, d0
   125cc:			; <UNDEFINED> instruction: 0xf00111f5
   125d0:			; <UNDEFINED> instruction: 0xf504fd41
   125d4:	vqadd.s8	d23, d0, d8
   125d8:			; <UNDEFINED> instruction: 0xf00111f5
   125dc:	ldmdbmi	r2, {r0, r1, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   125e0:	sbcsvs	pc, r1, r4, lsl #10
   125e4:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   125e8:			; <UNDEFINED> instruction: 0xffcef031
   125ec:	sbcsvs	pc, r2, r4, lsl #10
   125f0:	andlt	r2, r2, fp, lsl #2
   125f4:	ldrhmi	lr, [r0, #141]!	; 0x8d
   125f8:	bllt	fe24e604 <_ZdlPv@@Base+0xfe20ae14>
   125fc:	andeq	r1, r6, r6, asr #15
   12600:	andeq	fp, r5, r4, lsl fp
   12604:	andeq	ip, r0, r7, asr pc
   12608:	andeq	fp, r5, ip, lsr #15
   1260c:	andeq	r0, r0, ip, ror r2
   12610:	andeq	r8, r5, ip, lsl sl
   12614:	andeq	r0, r0, r4, ror #4
   12618:	strdeq	r6, [r3], -r6	; <UNPREDICTABLE>
   1261c:	andeq	r4, r3, ip, ror r1
   12620:	andeq	sp, r0, r7, lsr #2
   12624:	ldrdeq	r6, [r3], -r6	; <UNPREDICTABLE>
   12628:	andeq	r6, r3, r2, lsr #1
   1262c:	svcmi	0x00f0e92d
   12630:	ldcpl	8, cr15, [ip, #-892]!	; 0xfffffc84
   12634:	blhi	14daf0 <_ZdlPv@@Base+0x10a300>
   12638:	ldcmi	8, cr15, [r8, #-892]!	; 0xfffffc84
   1263c:			; <UNDEFINED> instruction: 0xf8df447d
   12640:			; <UNDEFINED> instruction: 0xf8dfbd38
   12644:	mcr	13, 0, r2, cr8, cr8, {1}
   12648:	stmdbpl	ip!, {r4, r7, r9, fp, ip}
   1264c:	ldrbtmi	fp, [fp], #157	; 0x9d
   12650:	stccc	8, cr15, [ip, #-892]!	; 0xfffffc84
   12654:	ldrls	r6, [fp], #-2084	; 0xfffff7dc
   12658:	streq	pc, [r0], #-79	; 0xffffffb1
   1265c:			; <UNDEFINED> instruction: 0xf8df680c
   12660:	cdp	13, 0, cr1, cr8, cr4, {1}
   12664:			; <UNDEFINED> instruction: 0xf85b0a10
   12668:	ldrbtmi	r2, [r9], #-2
   1266c:	strcs	r6, [r1], #-20	; 0xffffffec
   12670:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   12674:	movwls	r6, #43032	; 0xa818
   12678:	ldcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
   1267c:	stccs	8, cr15, [r8, #-892]	; 0xfffffc84
   12680:			; <UNDEFINED> instruction: 0xf8df2300
   12684:	movwls	r1, #56584	; 0xdd08
   12688:	movwcc	lr, #59853	; 0xe9cd
   1268c:			; <UNDEFINED> instruction: 0xf85b9310
   12690:			; <UNDEFINED> instruction: 0xf8df0002
   12694:	strdvs	r2, [r3], -ip
   12698:	andcc	pc, r1, fp, asr r8	; <UNPREDICTABLE>
   1269c:	ldcleq	8, cr15, [r4], #892	; 0x37c
   126a0:	ldrbtmi	r6, [r8], #-28	; 0xffffffe4
   126a4:			; <UNDEFINED> instruction: 0xf85b9308
   126a8:	movwls	r3, #36866	; 0x9002
   126ac:			; <UNDEFINED> instruction: 0xf7ff601c
   126b0:	cmplt	r0, #2592	; 0xa20
   126b4:	stclne	8, cr15, [r0], #892	; 0x37c
   126b8:			; <UNDEFINED> instruction: 0x4605ac12
   126bc:			; <UNDEFINED> instruction: 0x46204479
   126c0:	ldc2	0, cr15, [r8], #196	; 0xc4
   126c4:	andscc	lr, r3, #3620864	; 0x374000
   126c8:	vrshr.s64	d4, d3, #64
   126cc:	bls	4b34a4 <_ZdlPv@@Base+0x46fcb4>
   126d0:	tstls	r3, r9, asr ip
   126d4:	ldrbpl	r2, [r1], #317	; 0x13d
   126d8:	blcs	3078c <__printf_chk@plt+0x1e35c>
   126dc:	msrhi	SPSR_sx, #64	; 0x40
   126e0:	andscc	lr, r3, #3620864	; 0x374000
   126e4:	vrshr.s64	d4, d3, #64
   126e8:	bls	4b3460 <_ZdlPv@@Base+0x46fc70>
   126ec:	tstls	r3, r9, asr ip
   126f0:	ldrbpl	r2, [r1], #256	; 0x100
   126f4:			; <UNDEFINED> instruction: 0xf0319812
   126f8:			; <UNDEFINED> instruction: 0xf7ffff33
   126fc:	stmdacs	r0, {r1, r6, r9, sl, fp, sp, lr, pc}
   12700:	movthi	pc, #8256	; 0x2040	; <UNPREDICTABLE>
   12704:			; <UNDEFINED> instruction: 0xf0314620
   12708:			; <UNDEFINED> instruction: 0xf8dffcdb
   1270c:	mulcs	r0, r0, ip
   12710:	stcpl	8, cr15, [ip], {223}	; 0xdf
   12714:	stcvs	8, cr15, [ip], {223}	; 0xdf
   12718:			; <UNDEFINED> instruction: 0xf8df4479
   1271c:			; <UNDEFINED> instruction: 0xf7ff7c8c
   12720:	ldrbtmi	lr, [sp], #-3504	; 0xfffff250
   12724:	stccc	8, cr15, [r4], {223}	; 0xdf
   12728:			; <UNDEFINED> instruction: 0xf505447e
   1272c:	ldrbtmi	r7, [pc], #-1327	; 12734 <__printf_chk@plt+0x304>
   12730:	andcs	r4, r0, #2063597568	; 0x7b000000
   12734:	bicsvc	pc, ip, #12582912	; 0xc00000
   12738:	movwls	r9, #29186	; 0x7202
   1273c:	stmib	sp, {r0, r2, r9, ip, pc}^
   12740:	andls	r2, r6, #805306368	; 0x30000000
   12744:	strtmi	r2, [fp], -r0, lsl #4
   12748:	ldrtmi	r9, [r2], -r0, lsl #4
   1274c:	bne	fe44dfb4 <_ZdlPv@@Base+0xfe40a7c4>
   12750:	beq	44dfb8 <_ZdlPv@@Base+0x40a7c8>
   12754:	ldc2l	0, cr15, [r0, #-192]	; 0xffffff40
   12758:			; <UNDEFINED> instruction: 0xf0001c43
   1275c:	ldmdacc	pc!, {r1, r2, r4, r6, r8, r9, pc}	; <UNPREDICTABLE>
   12760:	vadd.i8	q1, q8, <illegal reg q0.5>
   12764:	movwge	r8, #8888	; 0x22b8
   12768:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   1276c:			; <UNDEFINED> instruction: 0x47184413
   12770:	andeq	r1, r0, pc, lsr #32
   12774:	andeq	r0, r0, r7, ror #10
   12778:	andeq	r0, r0, r7, ror #10
   1277c:	andeq	r0, r0, r7, ror #10
   12780:	andeq	r0, r0, pc, lsl #6
   12784:	muleq	r0, r3, r5
   12788:	andeq	r0, r0, r7, lsl #11
   1278c:	andeq	r0, r0, r7, ror r5
   12790:	andeq	r0, r0, r7, ror #10
   12794:	andeq	r0, r0, r7, ror #10
   12798:	ldrdeq	r0, [r0], -r3
   1279c:	andeq	r0, r0, r7, ror #10
   127a0:	andeq	r0, r0, r7, ror #10
   127a4:	andeq	r0, r0, r7, ror #10
   127a8:	muleq	r0, pc, r5	; <UNPREDICTABLE>
   127ac:	andeq	r0, r0, r7, ror #10
   127b0:	andeq	r0, r0, r7, ror #10
   127b4:	andeq	r0, r0, r7, ror #10
   127b8:	andeq	r0, r0, r7, ror #10
   127bc:	andeq	r0, r0, r9, lsl #6
   127c0:	andeq	r0, r0, r7, ror #10
   127c4:	andeq	r0, r0, r5, ror #11
   127c8:	andeq	r0, r0, r9, asr r5
   127cc:	andeq	r0, r0, r7, ror #10
   127d0:	andeq	r0, r0, r5, lsl #10
   127d4:	andeq	r0, r0, r7, ror #10
   127d8:	andeq	r0, r0, r7, ror #10
   127dc:	andeq	r0, r0, r7, ror #10
   127e0:	andeq	r0, r0, r7, ror #10
   127e4:	andeq	r0, r0, r7, ror #10
   127e8:	andeq	r0, r0, r7, ror #10
   127ec:	andeq	r0, r0, r7, ror #10
   127f0:	andeq	r0, r0, r7, ror #10
   127f4:	andeq	r0, r0, r7, ror #10
   127f8:	strdeq	r0, [r0], -r7
   127fc:	andeq	r0, r0, fp, ror #9
   12800:	andeq	r0, r0, fp, lsl r3
   12804:			; <UNDEFINED> instruction: 0x000004bb
   12808:	andeq	r0, r0, r7, ror #10
   1280c:	muleq	r0, r7, r4
   12810:	andeq	r0, r0, r7, ror #10
   12814:	andeq	r0, r0, r7, ror #10
   12818:	muleq	r0, r1, r4
   1281c:	andeq	r0, r0, r7, ror #10
   12820:	andeq	r0, r0, r7, ror #10
   12824:	andeq	r0, r0, r7, ror #10
   12828:	andeq	r0, r0, fp, lsr #10
   1282c:	andeq	r0, r0, sp, ror #8
   12830:	andeq	r0, r0, r5, asr #7
   12834:	andeq	r0, r0, r7, ror #10
   12838:			; <UNDEFINED> instruction: 0xffffffd5
   1283c:	muleq	r0, r5, r3
   12840:			; <UNDEFINED> instruction: 0xffffffd5
   12844:			; <UNDEFINED> instruction: 0xffffffd5
   12848:	andeq	r0, r0, r7, ror #10
   1284c:	andeq	r0, r0, r9, ror r3
   12850:	andeq	r0, r0, r5, asr r3
   12854:	andeq	r0, r0, r7, ror #10
   12858:	andeq	r0, r0, r7, ror #10
   1285c:	andeq	r0, r0, r7, asr #6
   12860:	andeq	r0, r0, r7, ror #10
   12864:	andeq	r0, r0, r7, ror #10
   12868:	andeq	r0, r0, r7, ror #10
   1286c:	andeq	r0, r0, r7, ror #10
   12870:	andeq	r0, r0, r7, ror #10
   12874:	andeq	r0, r0, r7, ror #10
   12878:	andeq	r0, r0, r7, ror #10
   1287c:	andeq	r0, r0, r7, ror #10
   12880:	andeq	r0, r0, r7, ror #10
   12884:	andeq	r0, r0, r7, ror #10
   12888:	andeq	r0, r0, r7, ror #10
   1288c:	andeq	r0, r0, r7, ror #10
   12890:	andeq	r0, r0, r7, ror #10
   12894:	andeq	r0, r0, r7, ror #10
   12898:	andeq	r0, r0, r7, ror #10
   1289c:	andeq	r0, r0, r7, ror #10
   128a0:	andeq	r0, r0, r7, ror #10
   128a4:	andeq	r0, r0, r7, ror #10
   128a8:	andeq	r0, r0, r7, ror #10
   128ac:	andeq	r0, r0, r7, ror #10
   128b0:	andeq	r0, r0, r7, ror #10
   128b4:	andeq	r0, r0, r7, ror #10
   128b8:	andeq	r0, r0, r7, ror #10
   128bc:	andeq	r0, r0, r7, ror #10
   128c0:	andeq	r0, r0, r7, ror #10
   128c4:	andeq	r0, r0, r7, ror #10
   128c8:	andeq	r0, r0, r7, ror #10
   128cc:	andeq	r0, r0, r7, ror #10
   128d0:	andeq	r0, r0, r7, ror #10
   128d4:	andeq	r0, r0, r7, ror #10
   128d8:	andeq	r0, r0, r7, ror #10
   128dc:	andeq	r0, r0, r7, ror #10
   128e0:	andeq	r0, r0, r7, ror #10
   128e4:	andeq	r0, r0, r7, ror #10
   128e8:	andeq	r0, r0, r7, ror #10
   128ec:	andeq	r0, r0, r7, ror #10
   128f0:	andeq	r0, r0, r7, ror #10
   128f4:	andeq	r0, r0, r7, ror #10
   128f8:	andeq	r0, r0, r7, ror #10
   128fc:	andeq	r0, r0, r7, ror #10
   12900:	andeq	r0, r0, r7, ror #10
   12904:	andeq	r0, r0, r7, ror #10
   12908:	andeq	r0, r0, r7, ror #10
   1290c:	andeq	r0, r0, r7, ror #10
   12910:	andeq	r0, r0, r7, ror #10
   12914:	andeq	r0, r0, r7, ror #10
   12918:	andeq	r0, r0, r7, ror #10
   1291c:	andeq	r0, r0, r7, ror #10
   12920:	andeq	r0, r0, r7, ror #10
   12924:	andeq	r0, r0, r7, ror #10
   12928:	andeq	r0, r0, r7, ror #10
   1292c:	andeq	r0, r0, r7, ror #10
   12930:	andeq	r0, r0, r7, ror #10
   12934:	andeq	r0, r0, r7, ror #10
   12938:	andeq	r0, r0, r7, ror #10
   1293c:	andeq	r0, r0, r7, ror #10
   12940:	andeq	r0, r0, r7, ror #10
   12944:	andeq	r0, r0, r7, ror #10
   12948:	andeq	r0, r0, r7, ror #10
   1294c:	andeq	r0, r0, r7, ror #10
   12950:	andeq	r0, r0, r7, ror #10
   12954:	andeq	r0, r0, r7, ror #10
   12958:	andeq	r0, r0, r7, ror #10
   1295c:	andeq	r0, r0, r7, ror #10
   12960:	andeq	r0, r0, r7, ror #10
   12964:	andeq	r0, r0, r7, ror #10
   12968:	andeq	r0, r0, r7, ror #10
   1296c:	andeq	r0, r0, r7, ror #10
   12970:	andeq	r0, r0, r7, ror #10
   12974:	andeq	r0, r0, r7, ror #10
   12978:	andeq	r0, r0, r7, ror #10
   1297c:	andeq	r0, r0, r7, ror #10
   12980:	andeq	r0, r0, r7, ror #10
   12984:	andeq	r0, r0, r7, ror #10
   12988:	andeq	r0, r0, r7, ror #10
   1298c:	andeq	r0, r0, r7, ror #10
   12990:	andeq	r0, r0, r7, ror #10
   12994:	andeq	r0, r0, r7, ror #10
   12998:	andeq	r0, r0, r7, ror #10
   1299c:	andeq	r0, r0, r7, ror #10
   129a0:	andeq	r0, r0, r7, ror #10
   129a4:	andeq	r0, r0, r7, ror #10
   129a8:	andeq	r0, r0, r7, ror #10
   129ac:	andeq	r0, r0, r7, ror #10
   129b0:	andeq	r0, r0, r7, ror #10
   129b4:	andeq	r0, r0, r7, ror #10
   129b8:	andeq	r0, r0, r7, ror #10
   129bc:	andeq	r0, r0, r7, ror #10
   129c0:	andeq	r0, r0, r7, ror #10
   129c4:	andeq	r0, r0, r7, ror #10
   129c8:	andeq	r0, r0, r7, ror #10
   129cc:	andeq	r0, r0, r7, ror #10
   129d0:	andeq	r0, r0, r7, ror #10
   129d4:	andeq	r0, r0, r7, ror #10
   129d8:	andeq	r0, r0, r7, ror #10
   129dc:	andeq	r0, r0, r7, ror #10
   129e0:	andeq	r0, r0, r7, ror #10
   129e4:	andeq	r0, r0, r7, ror #10
   129e8:	andeq	r0, r0, r7, ror #10
   129ec:	andeq	r0, r0, r7, ror #10
   129f0:	andeq	r0, r0, r7, ror #10
   129f4:	andeq	r0, r0, r7, ror #10
   129f8:	andeq	r0, r0, r7, ror #10
   129fc:	andeq	r0, r0, r7, ror #10
   12a00:	andeq	r0, r0, r7, ror #10
   12a04:	andeq	r0, r0, r7, ror #10
   12a08:	andeq	r0, r0, r7, ror #10
   12a0c:	andeq	r0, r0, r7, ror #10
   12a10:	andeq	r0, r0, r7, ror #10
   12a14:	andeq	r0, r0, r7, ror #10
   12a18:	andeq	r0, r0, r7, ror #10
   12a1c:	andeq	r0, r0, r7, ror #10
   12a20:	andeq	r0, r0, r7, ror #10
   12a24:	andeq	r0, r0, r7, ror #10
   12a28:	andeq	r0, r0, r7, ror #10
   12a2c:	andeq	r0, r0, r7, ror #10
   12a30:	andeq	r0, r0, r7, ror #10
   12a34:	andeq	r0, r0, r7, ror #10
   12a38:	andeq	r0, r0, r7, ror #10
   12a3c:	andeq	r0, r0, r7, ror #10
   12a40:	andeq	r0, r0, r7, ror #10
   12a44:	andeq	r0, r0, r7, ror #10
   12a48:	andeq	r0, r0, r7, ror #10
   12a4c:	andeq	r0, r0, r7, ror #10
   12a50:	andeq	r0, r0, r7, ror #10
   12a54:	andeq	r0, r0, r7, ror #10
   12a58:	andeq	r0, r0, r7, ror #10
   12a5c:	andeq	r0, r0, r7, ror #10
   12a60:	andeq	r0, r0, r7, ror #10
   12a64:	andeq	r0, r0, r7, ror #10
   12a68:	andeq	r0, r0, r7, ror #10
   12a6c:	andeq	r0, r0, r7, ror #10
   12a70:	andeq	r0, r0, r7, ror #10
   12a74:	andeq	r0, r0, r7, lsr #6
   12a78:	movwls	r2, #8961	; 0x2301
   12a7c:			; <UNDEFINED> instruction: 0xf8dfe662
   12a80:	andcs	r3, r1, #48, 18	; 0xc0000
   12a84:			; <UNDEFINED> instruction: 0xf8c3447b
   12a88:			; <UNDEFINED> instruction: 0xf8df21fc
   12a8c:	andcs	r3, r0, #40, 18	; 0xa0000
   12a90:	addsvs	r4, sl, #2063597568	; 0x7b000000
   12a94:	mrc	6, 0, lr, cr8, cr6, {2}
   12a98:			; <UNDEFINED> instruction: 0xf8df2a90
   12a9c:			; <UNDEFINED> instruction: 0xf8df391c
   12aa0:			; <UNDEFINED> instruction: 0xf85b191c
   12aa4:	ldrbtmi	r3, [r9], #-3
   12aa8:	ldmdavs	r2, {r3, r4, fp, sp, lr}
   12aac:	blx	ceb7e <_ZdlPv@@Base+0x8b38e>
   12ab0:			; <UNDEFINED> instruction: 0xf7ff2000
   12ab4:			; <UNDEFINED> instruction: 0xf8dfeb10
   12ab8:	andcs	r3, r1, #8, 18	; 0x20000
   12abc:			; <UNDEFINED> instruction: 0xf8c3447b
   12ac0:	ldrt	r2, [pc], -ip, lsl #24
   12ac4:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12ac8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   12acc:			; <UNDEFINED> instruction: 0x4620681c
   12ad0:	cdp2	0, 1, cr15, cr10, cr12, {0}
   12ad4:			; <UNDEFINED> instruction: 0xf0002800
   12ad8:			; <UNDEFINED> instruction: 0xf8df8643
   12adc:	ldrbtmi	r2, [sl], #-2284	; 0xfffff714
   12ae0:	movwmi	r6, #14355	; 0x3813
   12ae4:			; <UNDEFINED> instruction: 0xe62d6013
   12ae8:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12aec:			; <UNDEFINED> instruction: 0xf8df2001
   12af0:			; <UNDEFINED> instruction: 0xf85b18e0
   12af4:	ldrbtmi	r3, [r9], #-3
   12af8:			; <UNDEFINED> instruction: 0xf7ff681a
   12afc:	mulcs	r0, sl, ip
   12b00:	b	ffa50b04 <_ZdlPv@@Base+0xffa0d314>
   12b04:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12b08:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   12b0c:	ldrdhi	pc, [r0], -r3
   12b10:	mulcc	r0, r8, r8
   12b14:			; <UNDEFINED> instruction: 0xf0402b00
   12b18:			; <UNDEFINED> instruction: 0xf8df8602
   12b1c:			; <UNDEFINED> instruction: 0x200238b8
   12b20:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12b24:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   12b28:			; <UNDEFINED> instruction: 0x461a4479
   12b2c:			; <UNDEFINED> instruction: 0xf00d9300
   12b30:			; <UNDEFINED> instruction: 0xe607fad3
   12b34:	stmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12b38:			; <UNDEFINED> instruction: 0xf8df46a9
   12b3c:			; <UNDEFINED> instruction: 0xf85b38a0
   12b40:			; <UNDEFINED> instruction: 0xf85b2002
   12b44:			; <UNDEFINED> instruction: 0xf8d2a003
   12b48:	eor	r8, r1, r0
   12b4c:	mulcc	r1, r8, r8
   12b50:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   12b54:	andcs	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
   12b58:			; <UNDEFINED> instruction: 0xf0402a00
   12b5c:			; <UNDEFINED> instruction: 0xf8df8131
   12b60:	strcs	r3, [r0], #-2176	; 0xfffff780
   12b64:	rscscc	pc, pc, #79	; 0x4f
   12b68:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   12b6c:	andcs	r6, ip, sl, lsl r0
   12b70:	mrc2	0, 0, pc, cr10, cr0, {1}
   12b74:	eorcc	pc, r8, #14090240	; 0xd70000
   12b78:	strpl	lr, [r0], #-2496	; 0xfffff640
   12b7c:			; <UNDEFINED> instruction: 0xf8c76083
   12b80:			; <UNDEFINED> instruction: 0xf8980228
   12b84:	blcs	b1eb8c <_ZdlPv@@Base+0xadb39c>
   12b88:	msrhi	CPSR_sx, r0, asr #32
   12b8c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   12b90:	mulcc	r0, r8, r8
   12b94:	svclt	0x00082b2d
   12b98:	sbcsle	r2, r7, r1, lsl #10
   12b9c:	andcs	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
   12ba0:			; <UNDEFINED> instruction: 0xf0002a00
   12ba4:	strcs	r8, [r0], #-281	; 0xfffffee7
   12ba8:	blx	5afda <_ZdlPv@@Base+0x177ea>
   12bac:			; <UNDEFINED> instruction: 0xf8183404
   12bb0:			; <UNDEFINED> instruction: 0xf81a3f01
   12bb4:	ldccc	0, cr2, [r0], #-12
   12bb8:	mvnsle	r2, r0, lsl #20
   12bbc:	strtmi	r2, [r5], -sp, lsr #22
   12bc0:	stccs	0, cr13, [r0], {196}	; 0xc4
   12bc4:			; <UNDEFINED> instruction: 0xf8dfd0cb
   12bc8:			; <UNDEFINED> instruction: 0xf85b3818
   12bcc:	ldmdavs	r3, {r0, r1, sp}
   12bd0:	svclt	0x00a82b00
   12bd4:	svclt	0x00c8429c
   12bd8:	bfi	r6, r4, #0, #9
   12bdc:	ubfxcc	pc, pc, #17, #5
   12be0:			; <UNDEFINED> instruction: 0xf8dfaa10
   12be4:			; <UNDEFINED> instruction: 0xf85b1800
   12be8:	ldrbtmi	r3, [r9], #-3
   12bec:			; <UNDEFINED> instruction: 0xf7ff6818
   12bf0:	stmdacs	r1, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   12bf4:	addshi	pc, r6, #64	; 0x40
   12bf8:	movwcc	r9, #6917	; 0x1b05
   12bfc:	str	r9, [r1, #773]!	; 0x305
   12c00:	movwls	r2, #25345	; 0x6301
   12c04:			; <UNDEFINED> instruction: 0xf8dfe59e
   12c08:			; <UNDEFINED> instruction: 0x210137bc
   12c0c:	andcs	r9, r0, #-1073741824	; 0xc0000000
   12c10:			; <UNDEFINED> instruction: 0xf85ba812
   12c14:	ldmdavs	r9, {r0, r1, ip, sp}
   12c18:	ldc2	0, cr15, [r6], #196	; 0xc4
   12c1c:			; <UNDEFINED> instruction: 0x37c8f8df
   12c20:			; <UNDEFINED> instruction: 0xf85b9a12
   12c24:	andsvs	r3, sl, r3
   12c28:			; <UNDEFINED> instruction: 0xf8dfe58c
   12c2c:			; <UNDEFINED> instruction: 0xf85b3798
   12c30:			; <UNDEFINED> instruction: 0xf8d33003
   12c34:			; <UNDEFINED> instruction: 0xf8988000
   12c38:	blcs	1ec40 <__printf_chk@plt+0xc810>
   12c3c:	strbhi	pc, [r6, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
   12c40:			; <UNDEFINED> instruction: 0x3790f8df
   12c44:			; <UNDEFINED> instruction: 0xf8df2002
   12c48:			; <UNDEFINED> instruction: 0xf85b17a4
   12c4c:	ldrbtmi	r3, [r9], #-3
   12c50:	movwls	r4, #1562	; 0x61a
   12c54:	blx	104ec90 <_ZdlPv@@Base+0x100b4a0>
   12c58:			; <UNDEFINED> instruction: 0xf8dfe574
   12c5c:	andcs	r3, r1, #148, 14	; 0x2500000
   12c60:	sbcsvs	r4, sl, #2063597568	; 0x7b000000
   12c64:			; <UNDEFINED> instruction: 0xf8dfe56e
   12c68:	andcs	r3, r1, #140, 14	; 0x2300000
   12c6c:			; <UNDEFINED> instruction: 0xf8c3447b
   12c70:	strb	r2, [r7, #-3080]!	; 0xfffff3f8
   12c74:			; <UNDEFINED> instruction: 0x374cf8df
   12c78:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   12c7c:			; <UNDEFINED> instruction: 0x4620681c
   12c80:	stc2l	0, cr15, [r2, #-48]	; 0xffffffd0
   12c84:			; <UNDEFINED> instruction: 0xf0002800
   12c88:			; <UNDEFINED> instruction: 0xf8df8559
   12c8c:	ldrbtmi	r2, [sl], #-1900	; 0xfffff894
   12c90:	b	8ecce4 <_ZdlPv@@Base+0x8a94f4>
   12c94:	andsvs	r0, r3, r0, lsl #6
   12c98:			; <UNDEFINED> instruction: 0xf8dfe554
   12c9c:	blls	35c944 <_ZdlPv@@Base+0x319154>
   12ca0:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   12ca4:	ldrdhi	pc, [r0], -r2
   12ca8:			; <UNDEFINED> instruction: 0xf0002b00
   12cac:	ldrmi	r8, [sl], -lr, lsl #11
   12cb0:	blcs	2ce24 <__printf_chk@plt+0x1a9f4>
   12cb4:	ldfned	f5, [r4, #-1004]	; 0xfffffc14
   12cb8:			; <UNDEFINED> instruction: 0xf0302008
   12cbc:	movwcs	pc, #3445	; 0xd75	; <UNPREDICTABLE>
   12cc0:	movwhi	lr, #2496	; 0x9c0
   12cc4:	ldr	r6, [sp, #-32]!	; 0xffffffe0
   12cc8:			; <UNDEFINED> instruction: 0x3730f8df
   12ccc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   12cd0:	eorscs	pc, r0, #12779520	; 0xc30000
   12cd4:			; <UNDEFINED> instruction: 0xf8dfe536
   12cd8:			; <UNDEFINED> instruction: 0xf6411728
   12cdc:	ldrbtmi	r7, [r9], #-52	; 0xffffffcc
   12ce0:	blx	fe5ced9a <_ZdlPv@@Base+0xfe58b5aa>
   12ce4:			; <UNDEFINED> instruction: 0xf8dfe52e
   12ce8:			; <UNDEFINED> instruction: 0xf85b36dc
   12cec:	ldmdavs	r8, {r0, r1, ip, sp}
   12cf0:	stc2l	0, cr15, [r2], #188	; 0xbc
   12cf4:			; <UNDEFINED> instruction: 0xf8dfe526
   12cf8:	andcs	r3, r1, #12, 14	; 0x300000
   12cfc:	addsvs	r4, sl, #2063597568	; 0x7b000000
   12d00:			; <UNDEFINED> instruction: 0xf8dfe520
   12d04:	andcs	r3, r1, #4, 14	; 0x100000
   12d08:	andsvs	r4, sl, #2063597568	; 0x7b000000
   12d0c:			; <UNDEFINED> instruction: 0xf8dfe51a
   12d10:			; <UNDEFINED> instruction: 0xf8df26b4
   12d14:			; <UNDEFINED> instruction: 0xf85b36f8
   12d18:			; <UNDEFINED> instruction: 0xf85b4002
   12d1c:	stmdavs	r1!, {r0, r1}
   12d20:			; <UNDEFINED> instruction: 0xff60f030
   12d24:	usatcc	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   12d28:			; <UNDEFINED> instruction: 0xf85b6821
   12d2c:			; <UNDEFINED> instruction: 0xf0300003
   12d30:			; <UNDEFINED> instruction: 0xf8dfff59
   12d34:	stmdavs	r1!, {r5, r6, r7, r9, sl, ip, sp}
   12d38:	andeq	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   12d3c:			; <UNDEFINED> instruction: 0xff52f030
   12d40:			; <UNDEFINED> instruction: 0xf8dfe500
   12d44:	stmdals	r7, {r7, r9, sl, ip, sp}
   12d48:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   12d4c:			; <UNDEFINED> instruction: 0xf0306819
   12d50:	ldrbt	pc, [r7], #3913	; 0xf49	; <UNPREDICTABLE>
   12d54:			; <UNDEFINED> instruction: 0x266cf8df
   12d58:	movwls	r2, #17153	; 0x4301
   12d5c:	ssatcc	pc, #25, pc, asr #17	; <UNPREDICTABLE>
   12d60:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   12d64:	ssatne	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   12d68:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   12d6c:	ldrbtmi	r6, [r9], #-2064	; 0xfffff7f0
   12d70:			; <UNDEFINED> instruction: 0xf7ff6018
   12d74:			; <UNDEFINED> instruction: 0xf8dfeaf4
   12d78:	ldrbtmi	r3, [fp], #-1704	; 0xfffff958
   12d7c:			; <UNDEFINED> instruction: 0xf080fab0
   12d80:			; <UNDEFINED> instruction: 0xf8c30940
   12d84:	ldrb	r0, [sp], #3076	; 0xc04
   12d88:			; <UNDEFINED> instruction: 0x3648f8df
   12d8c:			; <UNDEFINED> instruction: 0xf8df2003
   12d90:			; <UNDEFINED> instruction: 0xf85b1694
   12d94:	ldrbtmi	r3, [r9], #-3
   12d98:	movwls	r4, #1562	; 0x61a
   12d9c:			; <UNDEFINED> instruction: 0xf99cf00d
   12da0:			; <UNDEFINED> instruction: 0x4620e4b0
   12da4:			; <UNDEFINED> instruction: 0xf9f2f031
   12da8:	ldr	r9, [lr], #2835	; 0xb13
   12dac:	strtmi	r4, [r0], -r9, lsr #12
   12db0:			; <UNDEFINED> instruction: 0xf9fcf031
   12db4:			; <UNDEFINED> instruction: 0x4620e494
   12db8:			; <UNDEFINED> instruction: 0xf9e8f031
   12dbc:	str	r9, [r6], #2835	; 0xb13
   12dc0:	tstcs	sl, r0, lsl #8
   12dc4:	strcc	pc, [r4], #-2817	; 0xfffff4ff
   12dc8:	svccc	0x0001f818
   12dcc:	andcs	pc, r3, sl, lsl r8	; <UNPREDICTABLE>
   12dd0:	bcs	21e98 <__printf_chk@plt+0xfa68>
   12dd4:			; <UNDEFINED> instruction: 0xe6f4d1f6
   12dd8:	mulcc	r0, r8, r8
   12ddc:	blcs	24718 <__printf_chk@plt+0x122e8>
   12de0:	cfldrsge	mvf15, [r0], #252	; 0xfc
   12de4:	strbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   12de8:			; <UNDEFINED> instruction: 0xf8df2002
   12dec:			; <UNDEFINED> instruction: 0xf85b163c
   12df0:	ldrbtmi	r3, [r9], #-3
   12df4:	movwls	r4, #1562	; 0x61a
   12df8:			; <UNDEFINED> instruction: 0xf96ef00d
   12dfc:			; <UNDEFINED> instruction: 0x362cf8df
   12e00:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   12e04:	eorcs	pc, r8, #12779520	; 0xc30000
   12e08:			; <UNDEFINED> instruction: 0xf8dfe49c
   12e0c:	ldrbtmi	r3, [fp], #-1572	; 0xfffff9dc
   12e10:	eorscc	pc, r0, #13828096	; 0xd30000
   12e14:			; <UNDEFINED> instruction: 0xf0402b00
   12e18:			; <UNDEFINED> instruction: 0xf8df8191
   12e1c:	cfldr32ge	mvfx3, [r2], {252}	; 0xfc
   12e20:			; <UNDEFINED> instruction: 0x0610f8df
   12e24:	ldmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
   12e28:			; <UNDEFINED> instruction: 0x760cf8df
   12e2c:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   12e30:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   12e34:			; <UNDEFINED> instruction: 0xf8df4478
   12e38:	strcs	r6, [r0, #-1540]	; 0xfffff9fc
   12e3c:	ldrbtmi	r6, [lr], #-2073	; 0xfffff7e7
   12e40:	ldc2	0, cr15, [r4, #-56]	; 0xffffffc8
   12e44:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   12e48:	ldrbcs	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   12e4c:	strtvs	pc, [ip], r6, lsl #4
   12e50:	ldm	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
   12e54:	andsls	r0, r7, r3
   12e58:	rsbne	pc, r0, sp, lsl #17
   12e5c:	andcc	pc, r7, fp, asr r8	; <UNPREDICTABLE>
   12e60:	andvc	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   12e64:	bcc	f278 <sqrt@plt-0x2dc0>
   12e68:			; <UNDEFINED> instruction: 0xf0304628
   12e6c:	andcs	pc, ip, #14592	; 0x3900
   12e70:	strbmi	r4, [r0], -r1, lsl #12
   12e74:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12e78:	strbmi	r2, [r9], -r0, lsl #4
   12e7c:			; <UNDEFINED> instruction: 0xf0314620
   12e80:	ldmdals	r2, {r0, r1, r7, r8, r9, fp, ip, sp, lr, pc}
   12e84:			; <UNDEFINED> instruction: 0xf97ef013
   12e88:	svceq	0x0004f846
   12e8c:			; <UNDEFINED> instruction: 0xf81a7605
   12e90:	tstlt	fp, r1, lsl #30
   12e94:	strbvc	r5, [r3], #-3451	; 0xfffff285
   12e98:			; <UNDEFINED> instruction: 0xf5b53501
   12e9c:	mvnle	r7, r0, lsl #31
   12ea0:	strpl	pc, [r4, #2271]!	; 0x8df
   12ea4:	stceq	0, cr15, [r1], {79}	; 0x4f
   12ea8:	beq	14efec <_ZdlPv@@Base+0x10b7fc>
   12eac:	ldrbtmi	r2, [sp], #-1568	; 0xfffff9e0
   12eb0:	ldrne	pc, [r8, #2271]	; 0x8df
   12eb4:	strtmi	r2, [r0], -r0, lsl #4
   12eb8:			; <UNDEFINED> instruction: 0x3768f8d5
   12ebc:			; <UNDEFINED> instruction: 0xf8d54479
   12ec0:			; <UNDEFINED> instruction: 0xf8d587ac
   12ec4:			; <UNDEFINED> instruction: 0xf8c3e734
   12ec8:			; <UNDEFINED> instruction: 0xf8d5c014
   12ecc:			; <UNDEFINED> instruction: 0xf8c83764
   12ed0:			; <UNDEFINED> instruction: 0xf04fc014
   12ed4:			; <UNDEFINED> instruction: 0xf8ce0808
   12ed8:			; <UNDEFINED> instruction: 0xf8d5c014
   12edc:			; <UNDEFINED> instruction: 0xf8d5e738
   12ee0:			; <UNDEFINED> instruction: 0xf8c3c74c
   12ee4:			; <UNDEFINED> instruction: 0xf8d5a014
   12ee8:			; <UNDEFINED> instruction: 0xf8ce3754
   12eec:			; <UNDEFINED> instruction: 0xf8cc6014
   12ef0:			; <UNDEFINED> instruction: 0xf8d56014
   12ef4:	cmpvs	lr, r4, lsr #16
   12ef8:	smmlscc	r8, r5, r8, pc	; <UNPREDICTABLE>
   12efc:	andsvs	pc, r4, ip, asr #17
   12f00:			; <UNDEFINED> instruction: 0xf031615e
   12f04:	ldmdals	r2, {r0, r6, r8, r9, fp, ip, sp, lr, pc}
   12f08:			; <UNDEFINED> instruction: 0xf93cf013
   12f0c:	strbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   12f10:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   12f14:	strtmi	r6, [r0], -r6, asr #2
   12f18:	blx	dcefe6 <_ZdlPv@@Base+0xd8b7f6>
   12f1c:			; <UNDEFINED> instruction: 0xf0139812
   12f20:			; <UNDEFINED> instruction: 0xf8dff931
   12f24:	andcs	r1, r0, #48, 10	; 0xc000000
   12f28:	hvcvs	25673	; 0x6449
   12f2c:			; <UNDEFINED> instruction: 0xf0314620
   12f30:	ldmdals	r2, {r0, r1, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   12f34:			; <UNDEFINED> instruction: 0xf926f013
   12f38:	ldrne	pc, [ip, #-2271]	; 0xfffff721
   12f3c:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   12f40:	strtmi	r6, [r0], -r6, asr #2
   12f44:	blx	84f012 <_ZdlPv@@Base+0x80b822>
   12f48:			; <UNDEFINED> instruction: 0xf0139812
   12f4c:			; <UNDEFINED> instruction: 0xf8dff91b
   12f50:	andcs	r1, r0, #12, 10	; 0x3000000
   12f54:			; <UNDEFINED> instruction: 0xf8c04479
   12f58:			; <UNDEFINED> instruction: 0x4620a014
   12f5c:	blx	54f02a <_ZdlPv@@Base+0x50b83a>
   12f60:			; <UNDEFINED> instruction: 0xf0139812
   12f64:			; <UNDEFINED> instruction: 0xf8dff90f
   12f68:	andcs	r1, r0, #248, 8	; 0xf8000000
   12f6c:			; <UNDEFINED> instruction: 0xf8c04479
   12f70:			; <UNDEFINED> instruction: 0x4620a014
   12f74:	blx	24f042 <_ZdlPv@@Base+0x20b852>
   12f78:			; <UNDEFINED> instruction: 0xf0139812
   12f7c:			; <UNDEFINED> instruction: 0xf8dff903
   12f80:	andcs	r1, r0, #228, 8	; 0xe4000000
   12f84:			; <UNDEFINED> instruction: 0xf8c04479
   12f88:			; <UNDEFINED> instruction: 0x46208014
   12f8c:	blx	fff4f058 <_ZdlPv@@Base+0xfff0b868>
   12f90:			; <UNDEFINED> instruction: 0xf0139812
   12f94:			; <UNDEFINED> instruction: 0xf8dff8f7
   12f98:	andcs	r1, r0, #208, 8	; 0xd0000000
   12f9c:			; <UNDEFINED> instruction: 0xf8c04479
   12fa0:			; <UNDEFINED> instruction: 0x46208014
   12fa4:	blx	ffc4f070 <_ZdlPv@@Base+0xffc0b880>
   12fa8:			; <UNDEFINED> instruction: 0xf0139812
   12fac:			; <UNDEFINED> instruction: 0xf8dff8eb
   12fb0:	andcs	r1, r0, #188, 8	; 0xbc000000
   12fb4:			; <UNDEFINED> instruction: 0xf8c04479
   12fb8:			; <UNDEFINED> instruction: 0x46208014
   12fbc:	blx	ff94f088 <_ZdlPv@@Base+0xff90b898>
   12fc0:			; <UNDEFINED> instruction: 0xf0139812
   12fc4:			; <UNDEFINED> instruction: 0xf8dff8df
   12fc8:	andcs	r1, r0, #168, 8	; 0xa8000000
   12fcc:			; <UNDEFINED> instruction: 0xf8c04479
   12fd0:			; <UNDEFINED> instruction: 0x46208014
   12fd4:	blx	ff64f0a0 <_ZdlPv@@Base+0xff60b8b0>
   12fd8:			; <UNDEFINED> instruction: 0xf0139812
   12fdc:			; <UNDEFINED> instruction: 0xf8dff8d3
   12fe0:	andcs	r1, r0, #148, 8	; 0x94000000
   12fe4:			; <UNDEFINED> instruction: 0xf8c04479
   12fe8:			; <UNDEFINED> instruction: 0x46208014
   12fec:	blx	ff34f0b8 <_ZdlPv@@Base+0xff30b8c8>
   12ff0:			; <UNDEFINED> instruction: 0xf0139812
   12ff4:			; <UNDEFINED> instruction: 0xf8d5f8c7
   12ff8:	cdpne	7, 7, cr6, cr11, cr4, {2}
   12ffc:	rscscs	pc, r3, #5242880	; 0x500000
   13000:			; <UNDEFINED> instruction: 0x211037ff
   13004:	blvs	fff51320 <_ZdlPv@@Base+0xfff0db30>
   13008:			; <UNDEFINED> instruction: 0xf8136141
   1300c:	addsmi	r1, pc, #1, 30
   13010:	svcne	0x0001f802
   13014:			; <UNDEFINED> instruction: 0xf02ed1f9
   13018:	stmdacs	r0, {r0, r1, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   1301c:	addshi	pc, r5, r0
   13020:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   13024:			; <UNDEFINED> instruction: 0xf8df2169
   13028:	cfstrsls	mvf2, [r9, #-336]	; 0xfffffeb0
   1302c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   13030:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   13034:	strbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   13038:	mcrls	8, 0, r6, cr8, cr11, {0}
   1303c:	cdp	0, 0, cr6, cr7, cr3, {0}
   13040:			; <UNDEFINED> instruction: 0xf85b3a90
   13044:			; <UNDEFINED> instruction: 0xf8df2002
   13048:	mrc	4, 5, r3, cr8, cr12, {1}
   1304c:			; <UNDEFINED> instruction: 0xf8df7be7
   13050:	ldmdavs	r2, {r3, r4, r5, sl}
   13054:			; <UNDEFINED> instruction: 0xf85b602a
   13058:			; <UNDEFINED> instruction: 0xf8df2003
   1305c:	ldmdavs	r5, {r4, r5, sl, ip, sp}
   13060:	strtcs	pc, [ip], #-2271	; 0xfffff721
   13064:			; <UNDEFINED> instruction: 0xf85b6035
   13068:			; <UNDEFINED> instruction: 0xf85b5000
   1306c:			; <UNDEFINED> instruction: 0xf8df0003
   13070:	stmdavs	sp!, {r2, r5, sl, ip, sp}
   13074:	andvs	r4, r5, fp, ror r4
   13078:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   1307c:	blvc	3ce690 <_ZdlPv@@Base+0x38aea0>
   13080:	eorsne	pc, r0, r3, lsl #17
   13084:			; <UNDEFINED> instruction: 0xf8c36812
   13088:	blls	de0d0 <_ZdlPv@@Base+0x9a8e0>
   1308c:			; <UNDEFINED> instruction: 0xf8dfb94b
   13090:			; <UNDEFINED> instruction: 0xf85b3408
   13094:	ldmdavs	r9, {r0, r1, ip, sp}
   13098:	stmdavc	fp, {r0, r3, r4, r8, ip, sp, pc}
   1309c:			; <UNDEFINED> instruction: 0xf0402b00
   130a0:	blmi	fffb3ed0 <_ZdlPv@@Base+0xfff706e0>
   130a4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   130a8:			; <UNDEFINED> instruction: 0xf0056818
   130ac:	blmi	fff51a78 <_ZdlPv@@Base+0xfff0e288>
   130b0:	andhi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   130b4:	ldrdcc	pc, [r0], -r8
   130b8:	subsle	r2, r1, r0, lsl #22
   130bc:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
   130c0:	strcs	sp, [r4], -lr, asr #32
   130c4:	andcs	r2, r0, #4194304	; 0x400000
   130c8:			; <UNDEFINED> instruction: 0xf0314620
   130cc:	ldmdbls	r2, {r0, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}
   130d0:	strcc	r4, [r1, #-1576]	; 0xfffff9d8
   130d4:	blx	74f17c <_ZdlPv@@Base+0x70b98c>
   130d8:	ldrdcc	pc, [r0], -r8
   130dc:			; <UNDEFINED> instruction: 0x36045999
   130e0:	mvnsle	r2, r0, lsl #18
   130e4:	strcs	r4, [r4], -pc, ror #23
   130e8:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   130ec:	ldmdavs	r9, {r0, r1, r3, r4, r5, fp, sp, lr}
   130f0:	eors	fp, r7, r9, lsl #19
   130f4:	strtmi	r2, [r0], -r0, lsl #4
   130f8:	blx	11cf1c4 <_ZdlPv@@Base+0x118b9d4>
   130fc:	ldmdbls	r2, {r1, r3, r5, r6, r7, r8, r9, fp, lr}
   13100:			; <UNDEFINED> instruction: 0xf85b4628
   13104:	ldmdavs	sl, {r0, r1, ip, sp}
   13108:	cdp2	0, 6, cr15, cr0, cr7, {1}
   1310c:	strcc	r6, [r1, #-2107]	; 0xfffff7c5
   13110:			; <UNDEFINED> instruction: 0x36045999
   13114:	stmdavc	fp, {r0, r4, r5, r8, r9, ip, sp, pc}
   13118:	mvnle	r2, r0, lsr fp
   1311c:	blcs	31250 <__printf_chk@plt+0x1ee20>
   13120:			; <UNDEFINED> instruction: 0xe7e7d0f4
   13124:	andcs	r4, r2, fp, lsr #23
   13128:			; <UNDEFINED> instruction: 0xf85b49e0
   1312c:	ldrbtmi	r3, [r9], #-3
   13130:	movwls	r4, #1562	; 0x61a
   13134:			; <UNDEFINED> instruction: 0xffd0f00c
   13138:	bllt	15113c <_ZdlPv@@Base+0x10d94c>
   1313c:	blmi	ff725c10 <_ZdlPv@@Base+0xff6e2420>
   13140:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   13144:	andsvs	r4, sl, fp, ror r4
   13148:	blmi	fe8ccaec <_ZdlPv@@Base+0xfe8892fc>
   1314c:	ldmibmi	r9, {r0, r1, sp}^
   13150:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   13154:			; <UNDEFINED> instruction: 0x461a4479
   13158:			; <UNDEFINED> instruction: 0xf00c9300
   1315c:			; <UNDEFINED> instruction: 0xe75fffbd
   13160:	ldr	r2, [pc, r1, lsl #10]!
   13164:			; <UNDEFINED> instruction: 0xf0302088
   13168:			; <UNDEFINED> instruction: 0x4605fb1f
   1316c:			; <UNDEFINED> instruction: 0xf8a0f002
   13170:	blmi	ff4a5cbc <_ZdlPv@@Base+0xff4624cc>
   13174:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   13178:			; <UNDEFINED> instruction: 0xf85b6015
   1317c:	andsvs	r3, sp, r3
   13180:	blcs	39d9c <__printf_chk@plt+0x2796c>
   13184:	movwhi	pc, #24640	; 0x6040	; <UNPREDICTABLE>
   13188:	mcr2	0, 0, pc, cr6, cr1, {0}	; <UNPREDICTABLE>
   1318c:	cdp2	0, 4, cr15, cr0, cr8, {0}
   13190:			; <UNDEFINED> instruction: 0xff22f002
   13194:	blx	b4f240 <_ZdlPv@@Base+0xb0ba50>
   13198:	andcs	r4, r0, #3293184	; 0x324000
   1319c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   131a0:			; <UNDEFINED> instruction: 0xf9f2f031
   131a4:			; <UNDEFINED> instruction: 0xf030200c
   131a8:	blls	151dac <_ZdlPv@@Base+0x10e5bc>
   131ac:	blcs	249c8 <__printf_chk@plt+0x12598>
   131b0:	sbchi	pc, r1, #64	; 0x40
   131b4:	ldrbtmi	r4, [lr], #-3779	; 0xfffff13d
   131b8:			; <UNDEFINED> instruction: 0xf0004628
   131bc:	stmibmi	r2, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   131c0:	blmi	ff0a4a70 <_ZdlPv@@Base+0xff061280>
   131c4:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   131c8:	ldrbtmi	r6, [fp], #-174	; 0xffffff52
   131cc:	teqvc	r0, #12582912	; 0xc00000	; <UNPREDICTABLE>
   131d0:			; <UNDEFINED> instruction: 0xf85b602b
   131d4:	ldmdbls	r2, {r0, sp, lr}
   131d8:			; <UNDEFINED> instruction: 0xf0004630
   131dc:			; <UNDEFINED> instruction: 0xf02cff45
   131e0:	strmi	pc, [r3], -pc, lsr #29
   131e4:	tstls	r1, #64, 12	; 0x4000000
   131e8:	svc	0x0092f7fe
   131ec:	andcs	r4, r0, #184, 18	; 0x2e0000
   131f0:			; <UNDEFINED> instruction: 0x46054479
   131f4:			; <UNDEFINED> instruction: 0xf0314620
   131f8:	stmdavs	r9!, {r0, r1, r2, r6, r7, r8, fp, ip, sp, lr, pc}
   131fc:			; <UNDEFINED> instruction: 0xf02b9812
   13200:	ldmibmi	r4!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   13204:	strtmi	r2, [r0], -r0, lsl #4
   13208:			; <UNDEFINED> instruction: 0xf0314479
   1320c:	stmdavs	r9!, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
   13210:			; <UNDEFINED> instruction: 0xf02b9812
   13214:	ldmibmi	r0!, {r0, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   13218:	strtmi	r2, [r0], -r0, lsl #4
   1321c:			; <UNDEFINED> instruction: 0xf0314479
   13220:	stmiavs	r9!, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   13224:			; <UNDEFINED> instruction: 0xf02b9812
   13228:	stmibmi	ip!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1322c:	strtmi	r2, [r0], -r0, lsl #4
   13230:			; <UNDEFINED> instruction: 0xf0314479
   13234:	stmibvs	r9!, {r0, r3, r5, r7, r8, fp, ip, sp, lr, pc}
   13238:	tstcc	r1, r2, lsl r8
   1323c:			; <UNDEFINED> instruction: 0xffd0f02b
   13240:	andcs	r4, r0, #2736128	; 0x29c000
   13244:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   13248:			; <UNDEFINED> instruction: 0xf99ef031
   1324c:	ldmdals	r2, {r0, r3, r5, r6, r7, fp, sp, lr}
   13250:			; <UNDEFINED> instruction: 0xffc6f02b
   13254:	andcs	r4, r0, #2670592	; 0x28c000
   13258:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1325c:			; <UNDEFINED> instruction: 0xf994f031
   13260:	ldmdals	r2, {r0, r3, r5, r8, fp, sp, lr}
   13264:			; <UNDEFINED> instruction: 0xf02b3101
   13268:	ldmibmi	pc, {r0, r1, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1326c:	strtmi	r2, [r0], -r0, lsl #4
   13270:			; <UNDEFINED> instruction: 0xf0314479
   13274:	stmdbvs	r9!, {r0, r3, r7, r8, fp, ip, sp, lr, pc}^
   13278:	vtst.8	d9, d1, d2
   1327c:			; <UNDEFINED> instruction: 0xf02b716c
   13280:	ldmibmi	sl, {r0, r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   13284:	strtmi	r2, [r0], -r0, lsl #4
   13288:			; <UNDEFINED> instruction: 0xf0314479
   1328c:	stmdbvs	r9!, {r0, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
   13290:			; <UNDEFINED> instruction: 0xf02b9812
   13294:	ldmibmi	r6, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   13298:	strtmi	r2, [r0], -r0, lsl #4
   1329c:			; <UNDEFINED> instruction: 0xf0314479
   132a0:			; <UNDEFINED> instruction: 0xf7fef973
   132a4:			; <UNDEFINED> instruction: 0x4601eed6
   132a8:			; <UNDEFINED> instruction: 0xf02b9812
   132ac:	ldmibmi	r1, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   132b0:	strtmi	r2, [r0], -r0, lsl #4
   132b4:			; <UNDEFINED> instruction: 0xf0314479
   132b8:	andcs	pc, ip, r7, ror #18
   132bc:	blx	1d4f384 <_ZdlPv@@Base+0x1d0bb94>
   132c0:	ldrbtmi	r4, [fp], #-2957	; 0xfffff473
   132c4:	stccc	8, cr15, [r8], {211}	; 0xd3
   132c8:	blcs	24ae4 <__printf_chk@plt+0x126b4>
   132cc:	eorshi	pc, r0, #64	; 0x40
   132d0:	ldrbtmi	r4, [pc], #-3978	; 132d8 <__printf_chk@plt+0xea8>
   132d4:			; <UNDEFINED> instruction: 0xf0004628
   132d8:	blmi	fe292d84 <_ZdlPv@@Base+0xfe24f594>
   132dc:	ldmdbls	r2, {r4, r5, r9, sl, lr}
   132e0:	ldrbtmi	r4, [fp], #-1578	; 0xfffff9d6
   132e4:			; <UNDEFINED> instruction: 0xf50360af
   132e8:	eorvs	r7, fp, r0, lsr r3
   132ec:	cdp2	0, 11, cr15, cr12, cr0, {0}
   132f0:			; <UNDEFINED> instruction: 0xf80ef02c
   132f4:	blx	124f32a <_ZdlPv@@Base+0x120bb3a>
   132f8:	ldc2l	0, cr15, [r6, #24]!
   132fc:	ldrsbtge	pc, [ip], -sp	; <UNPREDICTABLE>
   13300:	svceq	0x0000f1ba
   13304:	eor	sp, lr, fp, lsl r1
   13308:			; <UNDEFINED> instruction: 0x1c781b87
   1330c:	svc	0x0008f7fe
   13310:			; <UNDEFINED> instruction: 0x463a4631
   13314:			; <UNDEFINED> instruction: 0xf7fe4606
   13318:	ldrtmi	lr, [r0], -r2, ror #31
   1331c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13320:	ldrbpl	r1, [r3, #3177]!	; 0xc69
   13324:	blx	fe8cf364 <_ZdlPv@@Base+0xfe88bb74>
   13328:			; <UNDEFINED> instruction: 0xf7fe4630
   1332c:			; <UNDEFINED> instruction: 0xf8daef92
   13330:	ldrbmi	r5, [r0], -r4
   13334:			; <UNDEFINED> instruction: 0xf030950f
   13338:			; <UNDEFINED> instruction: 0xb1a5fa5b
   1333c:			; <UNDEFINED> instruction: 0xf8da46aa
   13340:	teqcs	sp, r0
   13344:			; <UNDEFINED> instruction: 0xf7ff4630
   13348:	strmi	lr, [r5], -r8, ror #16
   1334c:	bicsle	r2, fp, r0, lsl #16
   13350:			; <UNDEFINED> instruction: 0x46484631
   13354:	blcc	913a0 <_ZdlPv@@Base+0x4dbb0>
   13358:	subspl	pc, sp, sp, lsl #17
   1335c:	subscc	pc, ip, sp, lsl #17
   13360:	blx	fe14f3a0 <_ZdlPv@@Base+0xfe10bbb0>
   13364:	stcls	7, cr14, [lr, #-908]	; 0xfffffc74
   13368:			; <UNDEFINED> instruction: 0xf0402d00
   1336c:	smlatt	pc, r9, r0, r8
   13370:	andeq	fp, r5, r4, lsr #13
   13374:	andeq	r0, r0, ip, ror r1
   13378:	muleq	r5, r2, r6
   1337c:	ldrdeq	r0, [r0], -ip
   13380:	andeq	r0, r0, r0, lsr r2
   13384:	andeq	r2, r6, sl, asr r2
   13388:	andeq	r0, r0, r8, ror r2
   1338c:	andeq	r0, r0, r4, ror r2
   13390:	muleq	r0, r0, r2
   13394:	andeq	r6, r3, lr, lsl #28
   13398:	andeq	r6, r3, r4, lsl #28
   1339c:	andeq	r5, r3, ip, ror #30
   133a0:	andeq	r8, r5, lr, lsr r8
   133a4:			; <UNDEFINED> instruction: 0x00036db0
   133a8:	andeq	r1, r6, lr, ror r5
   133ac:	andeq	r1, r6, ip, ror r5
   133b0:	andeq	r1, r6, r8, lsr #4
   133b4:	andeq	fp, r5, ip, ror r5
   133b8:	andeq	r0, r0, ip, lsr #5
   133bc:			; <UNDEFINED> instruction: 0x000357b2
   133c0:	strdeq	r1, [r6], -r0
   133c4:			; <UNDEFINED> instruction: 0x000001b0
   133c8:	andeq	fp, r5, lr, lsr #10
   133cc:	andeq	r0, r0, r8, lsl #4
   133d0:	andeq	r6, r3, sl, lsl #20
   133d4:	andeq	r0, r0, r8, asr #4
   133d8:	andeq	r6, r3, r4, ror #20
   133dc:	andeq	r0, r0, r4, asr r2
   133e0:			; <UNDEFINED> instruction: 0x000001b4
   133e4:	muleq	r3, r2, r0
   133e8:	andeq	r0, r0, r8, lsr #3
   133ec:	andeq	r6, r3, sl, lsl r9
   133f0:	andeq	r1, r6, ip, asr #32
   133f4:	andeq	r1, r6, r0, asr #32
   133f8:	andeq	fp, r5, lr, ror r3
   133fc:	ldrdeq	r0, [r6], -lr
   13400:	strdeq	r4, [r3], -sl
   13404:			; <UNDEFINED> instruction: 0x00060fb0
   13408:	andeq	r0, r6, r4, lsr #31
   1340c:	andeq	r0, r0, r8, ror #3
   13410:	andeq	r0, r0, r0, ror r1
   13414:	andeq	r0, r0, ip, lsl #6
   13418:	andeq	r0, r0, r0, ror #3
   1341c:			; <UNDEFINED> instruction: 0x000367b2
   13420:	andeq	r0, r6, r2, lsr pc
   13424:	andeq	r6, r3, r2, lsr r7
   13428:	andeq	r6, r3, lr, asr r7
   1342c:	andeq	r0, r6, sl, lsr #29
   13430:	muleq	r6, lr, lr
   13434:	andeq	r6, r3, ip, ror r7
   13438:	andeq	r0, r0, ip, asr #4
   1343c:	andeq	r0, r6, lr, ror #28
   13440:	strdeq	r4, [r3], -r0
   13444:	andeq	r0, r0, r0, lsl #3
   13448:	strdeq	r0, [r6], -lr
   1344c:	strdeq	r6, [r3], -r8
   13450:	andeq	r6, r3, r6, lsr #13
   13454:	muleq	r3, r4, r6
   13458:	andeq	r5, r3, sl, lsl #11
   1345c:	andeq	r4, r3, r0, asr #14
   13460:	andeq	r4, r3, r8, lsl #15
   13464:			; <UNDEFINED> instruction: 0x000354bc
   13468:	andeq	r6, r3, r4, lsr #12
   1346c:	andeq	r6, r3, r8, lsl r6
   13470:	andeq	r5, r3, r0, asr #13
   13474:	andeq	r6, r3, r0, asr r9
   13478:	andeq	r0, r0, r4, asr r1
   1347c:	andeq	r0, r0, r8, lsr #5
   13480:	muleq	r0, r4, r2
   13484:	andeq	r0, r0, r4, lsl #3
   13488:	strdeq	r0, [r0], -r8
   1348c:	andeq	r0, r0, r0, lsr #3
   13490:	andeq	r0, r0, ip, lsl #5
   13494:	andeq	r0, r6, r8, lsr ip
   13498:	andeq	r0, r0, r4, lsl #4
   1349c:	andeq	r0, r0, ip, ror #3
   134a0:	andeq	r0, r0, r0, lsr #4
   134a4:	andeq	r0, r0, r4, lsr #4
   134a8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   134ac:	andeq	r6, r3, r2, lsl r4
   134b0:	andeq	sl, r5, r4, lsl #30
   134b4:	andeq	r6, r3, r0, lsl #9
   134b8:	andeq	r0, r0, ip, lsl #3
   134bc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   134c0:	andeq	r6, r3, r2, lsl r4
   134c4:	andeq	r5, r3, r6, asr #6
   134c8:	andeq	r0, r0, r0, asr #3
   134cc:	andeq	r8, r5, lr, lsl #17
   134d0:	strdeq	r6, [r3], -ip
   134d4:	andeq	r6, r3, ip, ror #7
   134d8:	andeq	r6, r3, r0, ror #7
   134dc:	ldrdeq	r6, [r3], -r4
   134e0:	andeq	r6, r3, r2, asr #7
   134e4:			; <UNDEFINED> instruction: 0x000363b2
   134e8:	andeq	r6, r3, r0, lsr #7
   134ec:	muleq	r3, r0, r3
   134f0:	andeq	r6, r3, r0, lsl #7
   134f4:	andeq	r6, r3, ip, ror #6
   134f8:	andeq	r0, r6, sl, ror #19
   134fc:	andeq	r5, r3, sl, lsr #4
   13500:	andeq	r8, r5, r6, ror r7
   13504:	beq	20e38c <_ZdlPv@@Base+0x1cab9c>
   13508:	andeq	pc, r1, sl, lsl #2
   1350c:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
   13510:			; <UNDEFINED> instruction: 0x46524639
   13514:			; <UNDEFINED> instruction: 0xf7fe4607
   13518:			; <UNDEFINED> instruction: 0xf04feee2
   1351c:	ldclne	3, cr0, [r0], #-0
   13520:			; <UNDEFINED> instruction: 0xf8074641
   13524:			; <UNDEFINED> instruction: 0xf01b300a
   13528:	bllt	e51f34 <_ZdlPv@@Base+0xe0e744>
   1352c:			; <UNDEFINED> instruction: 0xf7fe4638
   13530:	stmdavs	lr!, {r4, r7, r9, sl, fp, sp, lr, pc}^
   13534:	strls	r4, [lr], -r8, lsr #12
   13538:			; <UNDEFINED> instruction: 0xf95af030
   1353c:	ldrtmi	fp, [r5], -r6, asr #6
   13540:	teqcs	sp, pc, lsr #16
   13544:			; <UNDEFINED> instruction: 0xf7fe4638
   13548:	strmi	lr, [r6], -r8, ror #30
   1354c:	bicsle	r2, r9, r0, lsl #16
   13550:			; <UNDEFINED> instruction: 0x46414638
   13554:	blcc	9159c <_ZdlPv@@Base+0x4ddac>
   13558:	subsvs	pc, sp, sp, lsl #17
   1355c:	subscc	pc, ip, sp, lsl #17
   13560:	blx	194f5d4 <_ZdlPv@@Base+0x190bde4>
   13564:	rscle	r2, r4, r0, lsl #16
   13568:	ldrtmi	r4, [r2], -r9, asr #12
   1356c:			; <UNDEFINED> instruction: 0xf0314620
   13570:	ldmib	sp, {r0, r1, r3, fp, ip, sp, lr, pc}^
   13574:			; <UNDEFINED> instruction: 0xf02b1011
   13578:			; <UNDEFINED> instruction: 0xe7dafe33
   1357c:	andcs	r4, r0, #59768832	; 0x3900000
   13580:			; <UNDEFINED> instruction: 0xf0314620
   13584:	ldmib	sp, {r0, fp, ip, sp, lr, pc}^
   13588:			; <UNDEFINED> instruction: 0xf02b1011
   1358c:	strb	pc, [sp, r9, lsr #28]	; <UNPREDICTABLE>
   13590:	svcls	0x000d9b02
   13594:			; <UNDEFINED> instruction: 0xf0002b00
   13598:	svccs	0x000080f5
   1359c:	addhi	pc, r5, r0
   135a0:	bmi	fe5e6400 <_ZdlPv@@Base+0xfe5a2c10>
   135a4:			; <UNDEFINED> instruction: 0xf8cd447b
   135a8:	ldrbtmi	fp, [sl], #-12
   135ac:	ldrmi	r3, [r2], r8, ror #6
   135b0:	bcc	44eddc <_ZdlPv@@Base+0x40b5ec>
   135b4:	ldmdbls	r1, {r2, r5, sp, lr, pc}
   135b8:	strtmi	r2, [r0], -r0, lsl #4
   135bc:			; <UNDEFINED> instruction: 0xffe4f030
   135c0:	ldreq	lr, [r1, #-2525]	; 0xfffff623
   135c4:			; <UNDEFINED> instruction: 0xf7feb108
   135c8:			; <UNDEFINED> instruction: 0xf44fee44
   135cc:			; <UNDEFINED> instruction: 0xf030700c
   135d0:	strtmi	pc, [sl], -fp, ror #17
   135d4:	movwcs	r4, #1585	; 0x631
   135d8:			; <UNDEFINED> instruction: 0xf00c4605
   135dc:	strtmi	pc, [r8], -r1, asr #21
   135e0:			; <UNDEFINED> instruction: 0xfff0f00c
   135e4:	beq	44ee50 <_ZdlPv@@Base+0x40b660>
   135e8:	blx	1bcf63c <_ZdlPv@@Base+0x1b8be4c>
   135ec:	stc2l	0, cr15, [r6, #-108]!	; 0xffffff94
   135f0:			; <UNDEFINED> instruction: 0x4638687d
   135f4:			; <UNDEFINED> instruction: 0xf030950d
   135f8:	stccs	8, cr15, [r0, #-1004]	; 0xfffffc14
   135fc:	strtmi	sp, [pc], -lr, asr #32
   13600:	ldrdlt	pc, [r0], -r7
   13604:	ldrsbls	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
   13608:	ldrbtmi	r4, [r9], #1624	; 0x658
   1360c:	mrc	7, 3, APSR_nzcv, cr8, cr14, {7}
   13610:			; <UNDEFINED> instruction: 0xf7fe3006
   13614:	ldrbmi	lr, [r9], -r6, lsl #27
   13618:			; <UNDEFINED> instruction: 0xf7fe4605
   1361c:			; <UNDEFINED> instruction: 0xf8baed68
   13620:	strtmi	r2, [r9], -r4
   13624:			; <UNDEFINED> instruction: 0xf8da4606
   13628:	adcshi	r0, r2, r0
   1362c:	eorsvs	r4, r0, r2, asr #12
   13630:	ldrdeq	pc, [r0], -r9
   13634:	blx	8cf6fe <_ZdlPv@@Base+0x88bf0e>
   13638:	strtmi	r4, [r8], -r6, lsl #12
   1363c:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
   13640:			; <UNDEFINED> instruction: 0xd1b82e00
   13644:			; <UNDEFINED> instruction: 0xf7fe4658
   13648:	andcc	lr, r6, ip, asr lr
   1364c:	stcl	7, cr15, [r8, #-1016]!	; 0xfffffc08
   13650:	ldrbmi	r4, [r9], -sp, ror #20
   13654:			; <UNDEFINED> instruction: 0x4605447a
   13658:	ldmdbvc	r2, {r4, fp, sp, lr}
   1365c:	stclne	0, cr6, [r8, #-160]!	; 0xffffff60
   13660:			; <UNDEFINED> instruction: 0xf7fe712a
   13664:			; <UNDEFINED> instruction: 0xf8d9ed96
   13668:	strbmi	r0, [r2], -r0
   1366c:			; <UNDEFINED> instruction: 0xf0304629
   13670:	strmi	pc, [r6], -r5, lsl #22
   13674:			; <UNDEFINED> instruction: 0xf7fe4628
   13678:	cdpcs	13, 0, cr14, cr0, cr12, {7}
   1367c:			; <UNDEFINED> instruction: 0x4659d19b
   13680:			; <UNDEFINED> instruction: 0xf02c4620
   13684:	stcls	12, cr15, [r3, #-940]	; 0xfffffc54
   13688:	strtmi	r4, [r2], -r0, ror #22
   1368c:	andcs	r4, r3, r0, ror #18
   13690:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   13694:			; <UNDEFINED> instruction: 0xf00c9300
   13698:	usad8	ip, pc, sp	; <UNPREDICTABLE>
   1369c:	blcc	cde18 <_ZdlPv@@Base+0x8a628>
   136a0:	ldmdami	ip, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
   136a4:			; <UNDEFINED> instruction: 0xf01c4478
   136a8:	blmi	1711bf4 <_ZdlPv@@Base+0x16ce404>
   136ac:	andvs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   136b0:	bcc	44ef18 <_ZdlPv@@Base+0x40b728>
   136b4:	adcmi	r6, r3, #52, 16	; 0x340000
   136b8:	cdp	13, 1, cr13, cr8, cr13, {0}
   136bc:	vmov	r3, s17
   136c0:	bl	ddf08 <_ZdlPv@@Base+0x9a718>
   136c4:	bl	d48dc <_ZdlPv@@Base+0x910ec>
   136c8:			; <UNDEFINED> instruction: 0xf8540582
   136cc:			; <UNDEFINED> instruction: 0xf01c0b04
   136d0:	adcmi	pc, r5, #2506752	; 0x264000
   136d4:	mrc	1, 0, sp, cr8, cr9, {7}
   136d8:	ldmdavs	r3!, {r4, r9, fp, sp}
   136dc:	ble	64130 <_ZdlPv@@Base+0x20940>
   136e0:	tstlt	fp, r6, lsl #22
   136e4:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
   136e8:			; <UNDEFINED> instruction: 0xf98cf01c
   136ec:			; <UNDEFINED> instruction: 0xf87ef01c
   136f0:	blmi	1326024 <_ZdlPv@@Base+0x12e2834>
   136f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   136f8:	blls	6ed768 <_ZdlPv@@Base+0x6a9f78>
   136fc:	qdsuble	r4, sl, sp
   13700:	andslt	r2, sp, r0
   13704:	blhi	14ea00 <_ZdlPv@@Base+0x10b210>
   13708:	svchi	0x00f0e8bd
   1370c:	blcs	3a350 <__printf_chk@plt+0x27f20>
   13710:	ldrmi	sp, [sl], -r1, rrx
   13714:	blcs	2d888 <__printf_chk@plt+0x1b458>
   13718:			; <UNDEFINED> instruction: 0xf7ffd1fb
   1371c:	blls	3c2254 <_ZdlPv@@Base+0x37ea64>
   13720:	subsle	r2, r5, r0, lsl #22
   13724:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}^
   13728:	mvnsle	r2, r0, lsl #22
   1372c:	blt	ff111730 <_ZdlPv@@Base+0xff0cdf40>
   13730:	ldrbtmi	r4, [pc], #-3901	; 13738 <__printf_chk@plt+0x1308>
   13734:	cfsub32mi	mvfx14, mvfx13, mvfx14
   13738:	ldr	r4, [sp, #-1150]!	; 0xfffffb82
   1373c:			; <UNDEFINED> instruction: 0x4621aa12
   13740:	ldrmi	r9, [r0], -fp, lsl #4
   13744:	stc2	0, cr15, [sl], {44}	; 0x2c
   13748:	ldmdbmi	r9!, {r4, r5, r8, r9, fp, lr}
   1374c:	bls	2db75c <_ZdlPv@@Base+0x297f6c>
   13750:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   13754:	movwls	r4, #1145	; 0x479
   13758:	ldc2	0, cr15, [lr], #48	; 0x30
   1375c:	svclt	0x00f2f7fe
   13760:			; <UNDEFINED> instruction: 0x4621aa12
   13764:	ldrmi	r9, [r0], -fp, lsl #4
   13768:	ldc2l	0, cr15, [r8], #-176	; 0xffffff50
   1376c:	ldmdbmi	r1!, {r0, r1, r2, r5, r8, r9, fp, lr}
   13770:	bls	2db780 <_ZdlPv@@Base+0x297f90>
   13774:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   13778:	movwls	r4, #1145	; 0x479
   1377c:	stc2	0, cr15, [ip], #48	; 0x30
   13780:	svclt	0x00e0f7fe
   13784:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
   13788:			; <UNDEFINED> instruction: 0xf8e0f01c
   1378c:			; <UNDEFINED> instruction: 0xf47f2f00
   13790:	str	sl, [r6, r7, lsl #30]
   13794:			; <UNDEFINED> instruction: 0x46289910
   13798:	blx	fe04f7aa <_ZdlPv@@Base+0xfe00bfba>
   1379c:	mrc	4, 0, lr, cr8, cr4, {7}
   137a0:	stmdbmi	r6!, {r4, r7, r9, fp, ip, sp}
   137a4:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   137a8:	ldmdavs	r8, {r1, r3, r8, r9, fp, ip, pc}
   137ac:	stc2	0, cr15, [r2], {49}	; 0x31
   137b0:			; <UNDEFINED> instruction: 0xf7fe2001
   137b4:	bls	10e9fc <_ZdlPv@@Base+0xcb20c>
   137b8:			; <UNDEFINED> instruction: 0xf0304620
   137bc:	blmi	853358 <_ZdlPv@@Base+0x80fb68>
   137c0:			; <UNDEFINED> instruction: 0xf85b9a12
   137c4:	andsvs	r3, sl, r3
   137c8:	cfstrsge	mvf14, [sp], {107}	; 0x6b
   137cc:	blt	1d517d0 <_ZdlPv@@Base+0x1d0dfe0>
   137d0:			; <UNDEFINED> instruction: 0xf7ffac0e
   137d4:			; <UNDEFINED> instruction: 0xac0fba71
   137d8:	blt	1bd17dc <_ZdlPv@@Base+0x1b8dfec>
   137dc:	ldcl	7, cr15, [ip], #1016	; 0x3f8
   137e0:			; <UNDEFINED> instruction: 0xf0304628
   137e4:			; <UNDEFINED> instruction: 0xf7fef805
   137e8:	udf	#40654	; 0x9ece
   137ec:	udf	#32376	; 0x7e78
   137f0:			; <UNDEFINED> instruction: 0xf0304620
   137f4:			; <UNDEFINED> instruction: 0xf7fefc65
   137f8:	svclt	0x0000ecf6
   137fc:	andeq	r0, r6, r8, lsl #14
   13800:	andeq	r5, r3, sl, asr #25
   13804:	andeq	sl, r5, lr, lsr sl
   13808:	andeq	r5, r3, r8, lsl ip
   1380c:	andeq	r0, r0, r8, asr #4
   13810:	andeq	r5, r3, r6, lsr #31
   13814:	andeq	r5, r3, r8, lsl #31
   13818:	andeq	r0, r0, r0, lsl r3
   1381c:			; <UNDEFINED> instruction: 0x00034fb2
   13820:	andeq	sl, r5, ip, ror #11
   13824:	andeq	r0, r0, ip, ror r1
   13828:	andeq	r5, r3, lr, asr #14
   1382c:	andeq	r5, r3, r8, asr #14
   13830:	ldrdeq	r5, [r3], -r4
   13834:			; <UNDEFINED> instruction: 0x00035db0
   13838:	muleq	r3, lr, lr
   1383c:			; <UNDEFINED> instruction: 0x00034ab4
   13840:	andeq	r0, r0, r8, lsr #3
   13844:	cfstr32mi	mvfx11, [r5], {16}
   13848:	cfstrsne	mvf4, [r0, #-496]!	; 0xfffffe10
   1384c:	blx	1a4f906 <_ZdlPv@@Base+0x1a0c116>
   13850:	andeq	pc, r8, r4, lsl #2
   13854:			; <UNDEFINED> instruction: 0x4010e8bd
   13858:	cdplt	0, 5, cr15, cr8, cr11, {1}
   1385c:	andeq	r3, r6, ip, ror r0
   13860:	cfstr32mi	mvfx11, [r2], #-64	; 0xffffffc0
   13864:			; <UNDEFINED> instruction: 0xf104447c
   13868:			; <UNDEFINED> instruction: 0xf02c00a8
   1386c:			; <UNDEFINED> instruction: 0xf104fb59
   13870:			; <UNDEFINED> instruction: 0xf02b00ac
   13874:	ldmdbmi	lr, {r0, r1, r3, r6, r9, sl, fp, ip, sp, lr, pc}
   13878:	eoreq	pc, ip, r4, lsl #2
   1387c:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   13880:	mcr2	0, 4, pc, cr2, cr0, {1}	; <UNPREDICTABLE>
   13884:			; <UNDEFINED> instruction: 0xf104491b
   13888:	andcs	r0, r0, #52	; 0x34
   1388c:			; <UNDEFINED> instruction: 0xf0304479
   13890:	ldmdbmi	r9, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   13894:	eorseq	pc, r8, r4, lsl #2
   13898:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   1389c:	mrc2	0, 3, pc, cr4, cr0, {1}
   138a0:			; <UNDEFINED> instruction: 0xf1044916
   138a4:	andcs	r0, r0, #60	; 0x3c
   138a8:			; <UNDEFINED> instruction: 0xf0304479
   138ac:	ldmdbmi	r4, {r0, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   138b0:	subeq	pc, r0, r4, lsl #2
   138b4:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   138b8:	mcr2	0, 3, pc, cr6, cr0, {1}	; <UNPREDICTABLE>
   138bc:	andcs	r4, r0, #278528	; 0x44000
   138c0:	subeq	pc, r4, r4, lsl #2
   138c4:			; <UNDEFINED> instruction: 0xf0304479
   138c8:			; <UNDEFINED> instruction: 0xf104fe5f
   138cc:	tstcs	r1, r8
   138d0:	blx	74f8d8 <_ZdlPv@@Base+0x70c0e8>
   138d4:	addeq	pc, r0, r4, lsl #2
   138d8:			; <UNDEFINED> instruction: 0xf0002132
   138dc:			; <UNDEFINED> instruction: 0xf104fa17
   138e0:	tstcs	r5, r0, rrx
   138e4:			; <UNDEFINED> instruction: 0x4010e8bd
   138e8:	blt	44f8f0 <_ZdlPv@@Base+0x40c100>
   138ec:	andeq	r3, r6, r0, ror r0
   138f0:	andeq	r3, r3, r6, lsl lr
   138f4:	andeq	r6, r3, r0, ror #31
   138f8:	andeq	r6, r3, r2, lsr #32
   138fc:	andeq	r2, r3, r8, ror #27
   13900:	andeq	r6, r3, r2, lsr r8
   13904:	andeq	r6, r3, r8, lsr #16
   13908:	cfstr32mi	mvfx11, [r7], {16}
   1390c:			; <UNDEFINED> instruction: 0xf104447c
   13910:			; <UNDEFINED> instruction: 0xf02c0008
   13914:			; <UNDEFINED> instruction: 0xf104fb05
   13918:			; <UNDEFINED> instruction: 0xf02b000c
   1391c:	movwcs	pc, #3575	; 0xdf7	; <UNPREDICTABLE>
   13920:	movwcc	lr, #18884	; 0x49c4
   13924:	svclt	0x0000bd10
   13928:	andeq	r3, r6, r8, ror r0
   1392c:	cfstr32mi	mvfx11, [r8], {16}
   13930:			; <UNDEFINED> instruction: 0xf104447c
   13934:			; <UNDEFINED> instruction: 0xf02c00b8
   13938:			; <UNDEFINED> instruction: 0xf104faf3
   1393c:			; <UNDEFINED> instruction: 0xf02b00bc
   13940:			; <UNDEFINED> instruction: 0xf104fde5
   13944:			; <UNDEFINED> instruction: 0x21650098
   13948:			; <UNDEFINED> instruction: 0x4010e8bd
   1394c:	bllt	fe0cf954 <_ZdlPv@@Base+0xfe08c164>
   13950:	andeq	r3, r6, ip, rrx
   13954:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   13958:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
   1395c:	stclt	0, cr15, [r4, #172]	; 0xac
   13960:	svclt	0x00004770
   13964:	andeq	r3, r6, r6, lsl #2
   13968:	cfstr32mi	mvfx11, [fp], {56}	; 0x38
   1396c:	ldrbtmi	r4, [ip], #-3339	; 0xfffff2f5
   13970:			; <UNDEFINED> instruction: 0x4620447d
   13974:	blx	ff54fa2c <_ZdlPv@@Base+0xff50c23c>
   13978:	tstcs	r0, r9, lsl #22
   1397c:	vstmdbne	r0!, {s8-s16}
   13980:	ldrbtmi	r5, [sl], #-2283	; 0xfffff715
   13984:	stmdbmi	r8, {r0, r5, r6, sp, lr}
   13988:	ldrbtmi	r6, [r9], #-2075	; 0xfffff7e5
   1398c:	pop	{r0, r1, r5, r6, r7, r8, sp, lr}
   13990:			; <UNDEFINED> instruction: 0xf7fe4038
   13994:	svclt	0x0000bb69
   13998:	strdeq	r3, [r6], -r2
   1399c:	andeq	sl, r5, r0, ror r3
   139a0:	andeq	r0, r0, r4, ror #3
   139a4:	andeq	sl, r5, lr, ror r6
   139a8:	andeq	fp, r2, r3, lsr #23
   139ac:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   139b0:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
   139b4:	stmdblt	sl, {r2, r3, r5, ip, sp, lr, pc}^
   139b8:	svclt	0x00004770
   139bc:	ldrdeq	r3, [r6], -r2
   139c0:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
   139c4:			; <UNDEFINED> instruction: 0xf7fe4478
   139c8:	tstlt	r0, r6, lsl sp
   139cc:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   139d0:	stclt	0, cr6, [r8, #-96]	; 0xffffffa0
   139d4:	andeq	r6, r3, r4, lsr pc
   139d8:	andeq	sl, r5, r2, lsr #13
   139dc:	andcs	r4, r0, #2048	; 0x800
   139e0:	andsvs	r4, sl, fp, ror r4
   139e4:	svclt	0x00004770
   139e8:	andeq	r3, r6, ip, lsr #27
   139ec:	cfstr32mi	mvfx11, [r5], {16}
   139f0:			; <UNDEFINED> instruction: 0x4620447c
   139f4:	blx	fe54faac <_ZdlPv@@Base+0xfe50c2bc>
   139f8:	pop	{r5, r8, sl, fp, ip}
   139fc:			; <UNDEFINED> instruction: 0xf0304010
   13a00:	svclt	0x0000b80b
   13a04:	andeq	r3, r6, ip, lsr #27
   13a08:	addlt	fp, r2, r0, lsl r5
   13a0c:	movwcs	r4, #3083	; 0xc0b
   13a10:	ldrbtmi	r4, [ip], #-2571	; 0xfffff5f5
   13a14:	movwls	r4, #2315	; 0x90b
   13a18:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   13a1c:			; <UNDEFINED> instruction: 0xf0304620
   13a20:	blmi	291b6c <_ZdlPv@@Base+0x24e37c>
   13a24:	strtmi	r4, [r0], -r9, lsl #18
   13a28:	bmi	264c1c <_ZdlPv@@Base+0x22142c>
   13a2c:	ldrbtmi	r5, [sl], #-2137	; 0xfffff7a7
   13a30:	pop	{r1, ip, sp, pc}
   13a34:			; <UNDEFINED> instruction: 0xf7fe4010
   13a38:	svclt	0x0000bb17
   13a3c:	muleq	r6, r2, sp
   13a40:			; <UNDEFINED> instruction: 0x000375b4
   13a44:	strdeq	r7, [r3], -sl
   13a48:			; <UNDEFINED> instruction: 0x0005a2b8
   13a4c:	andeq	r0, r0, ip, ror r2
   13a50:	ldrdeq	sl, [r5], -r2
   13a54:	cfstr32mi	mvfx11, [r9], {16}
   13a58:			; <UNDEFINED> instruction: 0x4620447c
   13a5c:	ldc2	0, cr15, [sl], {47}	; 0x2f
   13a60:	stmdbmi	r8, {r0, r1, r2, r9, fp, lr}
   13a64:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   13a68:			; <UNDEFINED> instruction: 0xf7fe4479
   13a6c:			; <UNDEFINED> instruction: 0xf104eb00
   13a70:	pop	{r2, r3}
   13a74:			; <UNDEFINED> instruction: 0xf02f4010
   13a78:	svclt	0x0000bd91
   13a7c:	andeq	r3, r6, r4, asr #27
   13a80:	muleq	r5, sl, r5
   13a84:	strdeq	pc, [r2], -r9
   13a88:	svcmi	0x00f0e92d
   13a8c:	cdpmi	0, 1, cr11, cr14, cr3, {4}
   13a90:	ldcmi	3, cr2, [lr, #-4]
   13a94:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   13a98:	ldrbtmi	r4, [lr], #-3869	; 0xfffff0e3
   13a9c:	movwls	r4, #1149	; 0x47d
   13aa0:			; <UNDEFINED> instruction: 0x4632447f
   13aa4:			; <UNDEFINED> instruction: 0xf8df4629
   13aa8:	ldrtmi	r8, [r8], -ip, rrx
   13aac:			; <UNDEFINED> instruction: 0xf0304c1a
   13ab0:	ldmdbmi	sl, {r0, r3, fp, ip, sp, lr, pc}
   13ab4:			; <UNDEFINED> instruction: 0xf10744f8
   13ab8:			; <UNDEFINED> instruction: 0xf1070a08
   13abc:			; <UNDEFINED> instruction: 0x46380b10
   13ac0:	andvc	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   13ac4:			; <UNDEFINED> instruction: 0x4622447c
   13ac8:			; <UNDEFINED> instruction: 0xf7fe4639
   13acc:	movwcs	lr, #6864	; 0x1ad0
   13ad0:			; <UNDEFINED> instruction: 0x46294632
   13ad4:			; <UNDEFINED> instruction: 0xf8cd4650
   13ad8:			; <UNDEFINED> instruction: 0xf02f9000
   13adc:	qsub8mi	pc, r2, r3	; <UNPREDICTABLE>
   13ae0:			; <UNDEFINED> instruction: 0x46504639
   13ae4:	b	ff0d1ae4 <_ZdlPv@@Base+0xff08e2f4>
   13ae8:			; <UNDEFINED> instruction: 0x46294632
   13aec:	ldrbmi	r4, [r8], -fp, asr #12
   13af0:	andls	pc, r0, sp, asr #17
   13af4:			; <UNDEFINED> instruction: 0xffe6f02f
   13af8:	ldrtmi	r4, [r9], -r2, lsr #12
   13afc:	andlt	r4, r3, r8, asr r6
   13b00:	svcmi	0x00f0e8bd
   13b04:	blt	fec51b04 <_ZdlPv@@Base+0xfec0e314>
   13b08:			; <UNDEFINED> instruction: 0x000389ba
   13b0c:	andeq	r8, r3, r0, lsr #20
   13b10:	ldrdeq	r3, [r6], -r4
   13b14:	andeq	sl, r5, ip, lsr #4
   13b18:	andeq	sl, r5, ip, lsr r5
   13b1c:	andeq	r0, r0, ip, ror r2
   13b20:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   13b24:	bicscc	pc, r8, #13828096	; 0xd30000
   13b28:	ldrbmi	fp, [r0, -r3, lsl #2]!
   13b2c:	cdplt	0, 12, cr15, cr14, cr15, {1}
   13b30:	andeq	r3, r6, sl, ror #26
   13b34:	andcs	r4, r0, #7168	; 0x1c00
   13b38:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
   13b3c:			; <UNDEFINED> instruction: 0xf1034c06
   13b40:	stmdbmi	r6, {r2, r3, r4}
   13b44:	stmib	r3, {r2, r3, r4, r5, r6, sl, lr}^
   13b48:	ldrbtmi	r2, [r9], #-1029	; 0xfffffbfb
   13b4c:	blmi	151cc8 <_ZdlPv@@Base+0x10e4d8>
   13b50:	stclt	0, cr15, [ip, #-192]!	; 0xffffff40
   13b54:	andeq	r4, r6, lr, lsr r1
   13b58:	andeq	r4, r3, r0, asr #22
   13b5c:			; <UNDEFINED> instruction: 0x00035bb6
   13b60:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   13b64:	ldmiblt	ip, {r2, r3, r5, ip, sp, lr, pc}^
   13b68:	andeq	r4, r6, r6, lsr r1
   13b6c:	cfstr32mi	mvfx11, [r9], {16}
   13b70:			; <UNDEFINED> instruction: 0x4620447c
   13b74:			; <UNDEFINED> instruction: 0xff2ef030
   13b78:	stmdbmi	r8, {r0, r1, r2, r9, fp, lr}
   13b7c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   13b80:			; <UNDEFINED> instruction: 0xf7fe4479
   13b84:			; <UNDEFINED> instruction: 0xf104ea74
   13b88:	pop	{r2, r3}
   13b8c:			; <UNDEFINED> instruction: 0xf0314010
   13b90:	svclt	0x0000b8a5
   13b94:	andeq	r4, r6, ip, lsr #2
   13b98:	andeq	sl, r5, r2, lsl #9
   13b9c:	andeq	r0, r3, r1, lsr #28
   13ba0:	cfstr32mi	mvfx11, [r9], {16}
   13ba4:			; <UNDEFINED> instruction: 0x4620447c
   13ba8:			; <UNDEFINED> instruction: 0xf8d8f031
   13bac:	stmdbmi	r8, {r0, r1, r2, r9, fp, lr}
   13bb0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   13bb4:			; <UNDEFINED> instruction: 0xf7fe4479
   13bb8:			; <UNDEFINED> instruction: 0xf104ea5a
   13bbc:	pop	{r2, r3}
   13bc0:			; <UNDEFINED> instruction: 0xf0314010
   13bc4:	svclt	0x0000ba4f
   13bc8:	andeq	r4, r6, r8, lsl #2
   13bcc:	andeq	sl, r5, lr, asr #8
   13bd0:	andeq	r1, r3, r5, ror r1
   13bd4:	bleq	4fd18 <_ZdlPv@@Base+0xc528>
   13bd8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   13bdc:	strbtmi	fp, [sl], -r2, lsl #24
   13be0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
   13be4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
   13be8:	ldrmi	sl, [sl], #776	; 0x308
   13bec:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
   13bf0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
   13bf4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
   13bf8:			; <UNDEFINED> instruction: 0xf85a4b06
   13bfc:	stmdami	r6, {r0, r1, ip, sp}
   13c00:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
   13c04:	bl	fff51c04 <_ZdlPv@@Base+0xfff0e414>
   13c08:	b	fe651c08 <_ZdlPv@@Base+0xfe60e418>
   13c0c:	ldrdeq	sl, [r5], -r8
   13c10:	ldrdeq	r0, [r0], -r8
   13c14:	muleq	r0, ip, r2
   13c18:	muleq	r0, r0, r1
   13c1c:	ldr	r3, [pc, #20]	; 13c38 <__printf_chk@plt+0x1808>
   13c20:	ldr	r2, [pc, #20]	; 13c3c <__printf_chk@plt+0x180c>
   13c24:	add	r3, pc, r3
   13c28:	ldr	r2, [r3, r2]
   13c2c:	cmp	r2, #0
   13c30:	bxeq	lr
   13c34:	b	1240c <__gmon_start__@plt>
   13c38:	strheq	sl, [r5], -r8
   13c3c:	andeq	r0, r0, ip, ror #5
   13c40:	blmi	1e5c60 <_ZdlPv@@Base+0x1a2470>
   13c44:	bmi	1e4e2c <_ZdlPv@@Base+0x1a163c>
   13c48:	addmi	r4, r3, #2063597568	; 0x7b000000
   13c4c:	andle	r4, r3, sl, ror r4
   13c50:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
   13c54:	ldrmi	fp, [r8, -r3, lsl #2]
   13c58:	svclt	0x00004770
   13c5c:	andeq	pc, r5, r4, asr pc	; <UNPREDICTABLE>
   13c60:	andeq	pc, r5, r0, asr pc	; <UNPREDICTABLE>
   13c64:	muleq	r5, r4, r0
   13c68:	ldrdeq	r0, [r0], -r4
   13c6c:	stmdbmi	r9, {r3, fp, lr}
   13c70:	bmi	264e58 <_ZdlPv@@Base+0x221668>
   13c74:	bne	264e60 <_ZdlPv@@Base+0x221670>
   13c78:	svceq	0x00cb447a
   13c7c:			; <UNDEFINED> instruction: 0x01a1eb03
   13c80:	andle	r1, r3, r9, asr #32
   13c84:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
   13c88:	ldrmi	fp, [r8, -r3, lsl #2]
   13c8c:	svclt	0x00004770
   13c90:	andeq	pc, r5, r8, lsr #30
   13c94:	andeq	pc, r5, r4, lsr #30
   13c98:	andeq	sl, r5, r8, rrx
   13c9c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   13ca0:	blmi	2c10c8 <_ZdlPv@@Base+0x27d8d8>
   13ca4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
   13ca8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
   13cac:	blmi	282260 <_ZdlPv@@Base+0x23ea70>
   13cb0:	ldrdlt	r5, [r3, -r3]!
   13cb4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   13cb8:			; <UNDEFINED> instruction: 0xf7fe6818
   13cbc:			; <UNDEFINED> instruction: 0xf7ffebb4
   13cc0:	blmi	1d3bc4 <_ZdlPv@@Base+0x1903d4>
   13cc4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   13cc8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
   13ccc:	strdeq	pc, [r5], -r6
   13cd0:	andeq	sl, r5, r8, lsr r0
   13cd4:	strdeq	r0, [r0], -r4
   13cd8:	andeq	sl, r5, sl, asr #6
   13cdc:	ldrdeq	pc, [r5], -r6
   13ce0:	svclt	0x0000e7c4
   13ce4:	svclt	0x00004770
   13ce8:			; <UNDEFINED> instruction: 0x4604b510
   13cec:	stc2	0, cr15, [r0, #188]	; 0xbc
   13cf0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   13cf4:	blmi	12dd04 <_ZdlPv@@Base+0xea514>
   13cf8:	ldrbtmi	r6, [fp], #-2130	; 0xfffff7ae
   13cfc:			; <UNDEFINED> instruction: 0xd101429a
   13d00:	ldcllt	0, cr15, [r6, #-188]!	; 0xffffff44
   13d04:	svclt	0x00004710
   13d08:			; <UNDEFINED> instruction: 0xffffffeb
   13d0c:	svcpl	0x0080f1b1
   13d10:	andeq	pc, r0, #79	; 0x4f
   13d14:			; <UNDEFINED> instruction: 0x4605b5f8
   13d18:			; <UNDEFINED> instruction: 0xf04f6001
   13d1c:			; <UNDEFINED> instruction: 0xf04f0300
   13d20:	subvs	r0, r3, r0, lsl #12
   13d24:	streq	pc, [r0, -pc, asr #32]
   13d28:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13d2c:	strbvc	pc, [r0, r3, asr #13]!	; <UNPREDICTABLE>
   13d30:	mvnsvc	pc, #204472320	; 0xc300000
   13d34:	strvs	lr, [r2, -r0, asr #19]
   13d38:	stmib	r0, {r2, r3, r9, sl, lr}^
   13d3c:	svclt	0x00342304
   13d40:			; <UNDEFINED> instruction: 0xf04f00c8
   13d44:			; <UNDEFINED> instruction: 0xf7fe30ff
   13d48:	vnmulne.f16	s29, s3, s25	; <UNPREDICTABLE>
   13d4c:	strmi	sp, [r3], -r8, lsl #8
   13d50:	stmdbcc	r1, {r9, sp}
   13d54:	andcs	lr, r0, #3194880	; 0x30c000
   13d58:			; <UNDEFINED> instruction: 0xf1031c4c
   13d5c:	mvnsle	r0, r8, lsl #6
   13d60:	strtmi	r6, [r8], -r8, lsr #3
   13d64:	svclt	0x0000bdf8
   13d68:	mvnsmi	lr, #737280	; 0xb4000
   13d6c:			; <UNDEFINED> instruction: 0xf8d04607
   13d70:	strmi	r9, [sp], -r0
   13d74:	ldrmi	r4, [r6], -r8, lsl #12
   13d78:			; <UNDEFINED> instruction: 0xf7fe4649
   13d7c:			; <UNDEFINED> instruction: 0xf8d7e9a6
   13d80:	bl	233de8 <_ZdlPv@@Base+0x1f05f8>
   13d84:	ldmdavs	r8, {r0, r6, r7, r8, r9}^
   13d88:	ands	fp, r1, r0, lsr r9
   13d8c:	mvnscc	pc, r9, lsl #2
   13d90:	biceq	lr, r1, #8, 22	; 0x2000
   13d94:	cmplt	r8, r8, asr r8
   13d98:	adcmi	r6, ip, #28, 16	; 0x1c0000
   13d9c:	addhi	pc, r1, r0
   13da0:	rscsle	r2, r3, r0, lsl #18
   13da4:	bl	2221b0 <_ZdlPv@@Base+0x1de9c0>
   13da8:	ldmdavs	r8, {r0, r6, r7, r8, r9}^
   13dac:	mvnsle	r2, r0, lsl #16
   13db0:	rsbsle	r2, r0, r0, lsl #28
   13db4:	mcr	8, 0, r6, cr7, cr9, {3}
   13db8:	vldr	s18, [r7, #576]	; 0x240
   13dbc:	mcrrne	11, 0, r5, sl, cr2
   13dc0:	stmib	r3, {r1, r3, r4, r5, r6, sp, lr}^
   13dc4:	cdp	6, 11, cr5, cr8, cr0, {0}
   13dc8:	vmls.f64	d6, d23, d23
   13dcc:			; <UNDEFINED> instruction: 0xeeb82a90
   13dd0:			; <UNDEFINED> instruction: 0xee877be7
   13dd4:	vmov.f64	d4, #70	; 0x3e300000  0.1718750
   13dd8:	vsqrt.f64	d20, d5
   13ddc:	ble	d2624 <_ZdlPv@@Base+0x8ee34>
   13de0:	strmi	r3, [r9, #258]	; 0x102
   13de4:	ldc	12, cr13, [r7, #348]	; 0x15c
   13de8:	vmul.f64	d7, d6, d4
   13dec:	vmov.f64	d22, #215	; 0xbeb80000 -0.3593750
   13df0:	vnmla.f64	d7, d23, d6
   13df4:	vstr	s11, [r7, #576]	; 0x240
   13df8:	vstrcs	s14, [r3, #-0]
   13dfc:	ldrbeq	lr, [r5], -pc, asr #20
   13e00:	strbeq	sp, [r8, sp, lsl #18]!
   13e04:	strcs	sp, [r2], #-1354	; 0xfffffab6
   13e08:			; <UNDEFINED> instruction: 0xf7fee003
   13e0c:	stmdbcs	r0, {r1, r2, r3, r4, r6, r8, fp, sp, lr, pc}
   13e10:	strtmi	sp, [r3], -r4, asr #32
   13e14:	addsmi	r3, lr, #16777216	; 0x1000000
   13e18:	strtmi	r4, [r1], -r8, lsr #12
   13e1c:			; <UNDEFINED> instruction: 0xf1a5d1f5
   13e20:	vst1.8	{d16-d18}, [pc], sl
   13e24:	strtmi	r7, [r9], -r0, lsl #9
   13e28:			; <UNDEFINED> instruction: 0xf7fe4620
   13e2c:	stmdbcs	sl, {r1, r2, r3, r6, r8, fp, sp, lr, pc}
   13e30:	adcsmi	sp, r1, #52, 18	; 0xd0000
   13e34:	eoreq	sp, r4, #3276800	; 0x320000
   13e38:			; <UNDEFINED> instruction: 0xf1b5d1f5
   13e3c:	svclt	0x00285f80
   13e40:	rscscc	pc, pc, pc, asr #32
   13e44:	rsceq	sp, r8, r0, lsl #4
   13e48:	stmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13e4c:	svclt	0x005c3d01
   13e50:	strmi	r2, [r3], -r0, lsl #4
   13e54:	cfstrscc	mvf13, [r1, #-24]	; 0xffffffe8
   13e58:	andcs	lr, r0, #3194880	; 0x30c000
   13e5c:			; <UNDEFINED> instruction: 0xf1031c69
   13e60:	mvnsle	r0, r8, lsl #6
   13e64:	ldrmi	r2, [r9, #768]	; 0x300
   13e68:	bl	243d90 <_ZdlPv@@Base+0x2005a0>
   13e6c:			; <UNDEFINED> instruction: 0x61b809c9
   13e70:	strbmi	fp, [r4], -r8, asr #31
   13e74:	stcle	0, cr6, [r8, #-492]	; 0xfffffe14
   13e78:	ldrtmi	r6, [r8], -r2, ror #16
   13e7c:	stmdavs	r1!, {r1, r4, r8, ip, sp, pc}
   13e80:			; <UNDEFINED> instruction: 0xff72f7ff
   13e84:	strmi	r3, [r1, #1032]!	; 0x408
   13e88:			; <UNDEFINED> instruction: 0xf1b8d1f6
   13e8c:	andle	r0, r2, r0, lsl #30
   13e90:			; <UNDEFINED> instruction: 0xf7fe4640
   13e94:	ldrdcs	lr, [r0], -lr	; <UNPREDICTABLE>
   13e98:	mvnshi	lr, #12386304	; 0xbd0000
   13e9c:	eorsvs	r3, sp, r1, lsl #10
   13ea0:	cdpcs	7, 0, cr14, cr0, cr11, {5}
   13ea4:	ldrshvs	sp, [lr], #-8
   13ea8:	mvnshi	lr, #12386304	; 0xbd0000
   13eac:	ldrdgt	pc, [r4], #-143	; 0xffffff71
   13eb0:	blmi	45c6c0 <_ZdlPv@@Base+0x418ed0>
   13eb4:	ldrlt	r4, [r0, #-1276]	; 0xfffffb04
   13eb8:			; <UNDEFINED> instruction: 0xf85cb082
   13ebc:	strmi	r3, [r4], -r3
   13ec0:	ldmdavs	fp, {r3, r5, r6, r9, sl, lr}
   13ec4:			; <UNDEFINED> instruction: 0xf04f9301
   13ec8:			; <UNDEFINED> instruction: 0xf0300300
   13ecc:	stmdals	r0, {r0, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   13ed0:	strmi	fp, [r1], -r0, lsr #2
   13ed4:	strtmi	r2, [r0], -r0, lsl #4
   13ed8:			; <UNDEFINED> instruction: 0xff46f7ff
   13edc:	blmi	1a6700 <_ZdlPv@@Base+0x162f10>
   13ee0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13ee4:	blls	6df54 <_ZdlPv@@Base+0x2a764>
   13ee8:	qaddle	r4, sl, r1
   13eec:	ldclt	0, cr11, [r0, #-8]
   13ef0:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13ef4:	andeq	r9, r5, ip, lsr #28
   13ef8:	andeq	r0, r0, ip, ror r1
   13efc:	andeq	r9, r5, r0, lsl #28
   13f00:	svcmi	0x00f0e92d
   13f04:			; <UNDEFINED> instruction: 0xf8d0b083
   13f08:	strmi	sl, [r5], -r0
   13f0c:	strmi	r9, [ip], -r1
   13f10:	ldrbmi	r4, [r1], -r8, lsl #12
   13f14:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13f18:			; <UNDEFINED> instruction: 0xb018f8d5
   13f1c:	sbceq	lr, r1, #11264	; 0x2c00
   13f20:			; <UNDEFINED> instruction: 0xf8d2460e
   13f24:			; <UNDEFINED> instruction: 0xf1b88004
   13f28:	tstle	r9, r0, lsl #30
   13f2c:			; <UNDEFINED> instruction: 0xf10ae015
   13f30:	bl	2e1b34 <_ZdlPv@@Base+0x29e344>
   13f34:			; <UNDEFINED> instruction: 0xf8d202c6
   13f38:			; <UNDEFINED> instruction: 0xf1b88004
   13f3c:	andle	r0, ip, r0, lsl #30
   13f40:	addsmi	r6, r4, #1179648	; 0x120000
   13f44:	cdpcs	0, 0, cr13, cr0, cr13, {0}
   13f48:	mcrcc	0, 0, sp, cr1, cr1, {7}
   13f4c:	sbceq	lr, r6, #11264	; 0x2c00
   13f50:	ldrdhi	pc, [r4], -r2
   13f54:	svceq	0x0000f1b8
   13f58:			; <UNDEFINED> instruction: 0x4640d1f2
   13f5c:	pop	{r0, r1, ip, sp, pc}
   13f60:	bl	2f7f28 <_ZdlPv@@Base+0x2b4738>
   13f64:	ldmdavs	sl!, {r1, r2, r6, r7, r8, r9, sl}^
   13f68:			; <UNDEFINED> instruction: 0xf04fb37a
   13f6c:	ldrtmi	r0, [r4], -r0, lsl #18
   13f70:	andls	pc, r4, r7, asr #17
   13f74:	ldrbmi	r3, [r1], -r1, lsl #24
   13f78:			; <UNDEFINED> instruction: 0xf10abf48
   13f7c:	bl	2e1380 <_ZdlPv@@Base+0x29db90>
   13f80:	stmdavs	sl!, {r2, r6, r7, r8, sl}^
   13f84:			; <UNDEFINED> instruction: 0xf85bb1c2
   13f88:			; <UNDEFINED> instruction: 0xf7fe0034
   13f8c:	addmi	lr, ip, #10354688	; 0x9e0000
   13f90:	andcs	fp, r0, #212, 30	; 0x350
   13f94:	adcsmi	r2, r1, #268435456	; 0x10000000
   13f98:			; <UNDEFINED> instruction: 0x2100bfb4
   13f9c:	b	149c3a8 <_ZdlPv@@Base+0x1458bb8>
   13fa0:	rscle	r0, r7, r1, lsl #6
   13fa4:	svclt	0x00cc42b4
   13fa8:	andcs	r2, r1, r0
   13fac:	movweq	lr, #2641	; 0xa51
   13fb0:	b	14c8338 <_ZdlPv@@Base+0x1484b48>
   13fb4:	sbcsle	r0, sp, r0, lsl #6
   13fb8:	muleq	r3, r5, r8
   13fbc:	andeq	lr, r3, r7, lsl #17
   13fc0:	tstlt	r2, sl, ror #16
   13fc4:	strtmi	r4, [pc], -r6, lsr #12
   13fc8:	bls	8df14 <_ZdlPv@@Base+0x4a724>
   13fcc:	ldmdavs	r3, {r6, r9, sl, lr}^
   13fd0:	subsvs	r3, r3, r1, lsl #22
   13fd4:	pop	{r0, r1, ip, sp, pc}
   13fd8:	svclt	0x00008ff0
   13fdc:	stmib	r0, {r9, sp}^
   13fe0:	ldrbmi	r1, [r0, -r0, lsl #4]!
   13fe4:			; <UNDEFINED> instruction: 0x4606b470
   13fe8:	movwmi	lr, #2512	; 0x9d0
   13fec:	addmi	r6, r3, #32, 16	; 0x200000
   13ff0:	stmibvs	r4!, {r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   13ff4:	strbeq	lr, [r3], #2820	; 0xb04
   13ff8:	and	sp, pc, r5, lsl #22
   13ffc:			; <UNDEFINED> instruction: 0xf1044298
   14000:	rsbsvs	r0, r3, r8, lsl #8
   14004:	stmdavs	r5!, {r1, r3, ip, lr, pc}^
   14008:	stccs	3, cr3, [r0, #-4]
   1400c:	stmdavs	r4!, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
   14010:	andvs	r2, ip, r1
   14014:	rsbsvs	r6, r3, r5, lsl r0
   14018:			; <UNDEFINED> instruction: 0x4770bc70
   1401c:	ldcllt	0, cr2, [r0], #-0
   14020:	svclt	0x00004770
   14024:	stmib	r0, {r9, sp}^
   14028:	ldrbmi	r1, [r0, -r0, lsl #4]!
   1402c:	tstcs	r0, r3, lsl #22
   14030:	movwcc	r4, #33915	; 0x847b
   14034:	smlabtcc	r0, r0, r9, lr
   14038:	svclt	0x00004770
   1403c:	andeq	r6, r5, r8, ror #27
   14040:	movwcc	r6, #6211	; 0x1843
   14044:	ldrbmi	r6, [r0, -r3, asr #32]!
   14048:	blcc	6e15c <_ZdlPv@@Base+0x2a96c>
   1404c:	stmdblt	r3, {r0, r1, r6, sp, lr}
   14050:			; <UNDEFINED> instruction: 0x4770e650
   14054:			; <UNDEFINED> instruction: 0x4604b510
   14058:	mrc2	7, 2, pc, cr8, cr15, {7}
   1405c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   14060:			; <UNDEFINED> instruction: 0xf7ff2200
   14064:	svclt	0x0000be81
   14068:	ldmdavs	r4, {r4, r8, sl, ip, sp, pc}^
   1406c:	subsvs	r3, r4, r1, lsl #8
   14070:	mrc2	7, 3, pc, cr10, cr15, {7}
   14074:	stmdavs	r2, {r4, r5, r8, ip, sp, pc}^
   14078:	subvs	r3, r2, r1, lsl #20
   1407c:	pop	{r1, r4, r8, fp, ip, sp, pc}
   14080:			; <UNDEFINED> instruction: 0xe6374010
   14084:	svclt	0x0000bd10
   14088:			; <UNDEFINED> instruction: 0x4615b538
   1408c:			; <UNDEFINED> instruction: 0xf7ff4604
   14090:	msrlt	SPSR_irq, r7
   14094:	strtmi	r4, [r9], -r2, lsl #12
   14098:			; <UNDEFINED> instruction: 0xf7ff4620
   1409c:	teqlt	r0, r5, ror #28	; <UNPREDICTABLE>
   140a0:	bcc	6e1b0 <_ZdlPv@@Base+0x2a9c0>
   140a4:	ldmdblt	r2, {r1, r6, sp, lr}
   140a8:	ldrhtmi	lr, [r8], -sp
   140ac:	ldclt	6, cr14, [r8, #-136]!	; 0xffffff78
   140b0:			; <UNDEFINED> instruction: 0xf7ffb508
   140b4:	teqlt	r0, r5, lsr #30	; <UNPREDICTABLE>
   140b8:	bcc	6e1c8 <_ZdlPv@@Base+0x2a9d8>
   140bc:	ldmdblt	r2, {r1, r6, sp, lr}
   140c0:			; <UNDEFINED> instruction: 0x4008e8bd
   140c4:	stclt	6, cr14, [r8, #-88]	; 0xffffffa8
   140c8:			; <UNDEFINED> instruction: 0x460db538
   140cc:	andcs	r4, r0, #17825792	; 0x1100000
   140d0:			; <UNDEFINED> instruction: 0xf7ff4604
   140d4:	strmi	pc, [r2], -r9, asr #28
   140d8:			; <UNDEFINED> instruction: 0xbd38b900
   140dc:	strtmi	r6, [r9], -r3, asr #16
   140e0:	movwcc	r4, #5664	; 0x1620
   140e4:			; <UNDEFINED> instruction: 0xf7ff6053
   140e8:	msrlt	R8_fiq, pc
   140ec:	bcc	6e1fc <_ZdlPv@@Base+0x2aa0c>
   140f0:	stmdblt	sl, {r1, r6, sp, lr}
   140f4:	ldc2l	7, cr15, [lr, #1020]!	; 0x3fc
   140f8:	ldclt	0, cr2, [r8, #-4]!
   140fc:	ldrlt	r4, [r0], #-2827	; 0xfffff4f5
   14100:	cfstrsmi	mvf4, [fp], {123}	; 0x7b
   14104:	ldmdbpl	fp, {r1, r6, r7, r8, fp, sp, lr}
   14108:	addsmi	r6, sl, #1769472	; 0x1b0000
   1410c:	stmdavs	fp, {r0, r1, r2, r9, fp, ip, lr, pc}
   14110:			; <UNDEFINED> instruction: 0xf85d4252
   14114:	addsmi	r4, r3, #4, 22	; 0x1000
   14118:			; <UNDEFINED> instruction: 0x600abfb8
   1411c:	stmdavs	fp, {r4, r5, r6, r8, r9, sl, lr}^
   14120:	blmi	15229c <_ZdlPv@@Base+0x10eaac>
   14124:	svclt	0x00c8429a
   14128:	ldrbmi	r6, [r0, -sl, asr #32]!
   1412c:	andeq	r9, r5, r0, ror #23
   14130:	andeq	r0, r0, r8, lsl r2
   14134:	ldrlt	r4, [r0], #-2823	; 0xfffff4f9
   14138:	cfstrsmi	mvf4, [r7], {123}	; 0x7b
   1413c:	ldmdbpl	fp, {r1, r6, r7, r8, fp, sp, lr}
   14140:	blmi	1522bc <_ZdlPv@@Base+0x10eacc>
   14144:	addsmi	r6, sl, #1769472	; 0x1b0000
   14148:	sbcvs	fp, sl, lr, lsr #31
   1414c:	addvs	r4, sl, r2, asr r2
   14150:	svclt	0x00004770
   14154:	andeq	r9, r5, r8, lsr #23
   14158:	andeq	r0, r0, r8, lsl r2
   1415c:	andsne	lr, r9, #192, 18	; 0x300000
   14160:	svclt	0x00004770
   14164:	bmi	126d78 <_ZdlPv@@Base+0xe3588>
   14168:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1416c:			; <UNDEFINED> instruction: 0x6643681b
   14170:	svclt	0x00004770
   14174:	andeq	r9, r5, r8, ror fp
   14178:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1417c:	andcs	r4, r1, r8, lsl #22
   14180:	ldrlt	r4, [r0], #-2568	; 0xfffff5f8
   14184:	cfstrsmi	mvf4, [r8], {123}	; 0x7b
   14188:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
   1418c:	svcvs	0x0012591c
   14190:			; <UNDEFINED> instruction: 0xf85d6823
   14194:	blx	e6dae <_ZdlPv@@Base+0xa35be>
   14198:	andvs	pc, fp, r2, lsl #6
   1419c:	svclt	0x00004770
   141a0:	andeq	r9, r5, ip, asr fp
   141a4:	andeq	pc, r5, r0, lsr #20
   141a8:	muleq	r0, r0, r2
   141ac:	andcs	r4, r1, r8, lsl #22
   141b0:	ldrlt	r4, [r0], #-2568	; 0xfffff5f8
   141b4:	cfstrsmi	mvf4, [r8], {123}	; 0x7b
   141b8:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
   141bc:			; <UNDEFINED> instruction: 0x6e92591c
   141c0:			; <UNDEFINED> instruction: 0xf85d6823
   141c4:	blx	e6dde <_ZdlPv@@Base+0xa35ee>
   141c8:	andvs	pc, fp, r2, lsl #6
   141cc:	svclt	0x00004770
   141d0:	andeq	r9, r5, ip, lsr #22
   141d4:	strdeq	pc, [r5], -r0
   141d8:	andeq	r0, r0, r4, ror r2
   141dc:	strmi	r4, [sl], -pc, lsl #22
   141e0:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
   141e4:	addlt	r4, r3, lr, lsl #24
   141e8:	ldrdcc	lr, [r0], -r3
   141ec:	tstls	r1, ip, ror r4
   141f0:	mulle	fp, r8, r2
   141f4:	bvs	1026628 <_ZdlPv@@Base+0xfe2e38>
   141f8:	ldmdavs	fp, {r0, r1, r5, r6, fp, ip, lr}
   141fc:	vqrdmulh.s<illegal width 8>	d15, d0, d3
   14200:	andsvs	r2, r3, r1
   14204:			; <UNDEFINED> instruction: 0xf85db003
   14208:	ldrbmi	r4, [r0, -r4, lsl #22]!
   1420c:	ldrdcc	pc, [r4], r0
   14210:	rscle	r2, pc, r0, lsl #22
   14214:	mvnscc	pc, #79	; 0x4f
   14218:	svclt	0x0000e7f2
   1421c:	andeq	pc, r5, r6, asr #19
   14220:	strdeq	r9, [r5], -r4
   14224:	andeq	r0, r0, r4, ror r2
   14228:	andcs	r4, r1, r8, lsl #22
   1422c:	ldrlt	r4, [r0], #-2568	; 0xfffff5f8
   14230:	cfstrsmi	mvf4, [r8], {123}	; 0x7b
   14234:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
   14238:	bvs	fe4aa6b0 <_ZdlPv@@Base+0xfe466ec0>
   1423c:			; <UNDEFINED> instruction: 0xf85d6823
   14240:	blx	e6e5a <_ZdlPv@@Base+0xa366a>
   14244:	andvs	pc, fp, r2, lsl #6
   14248:	svclt	0x00004770
   1424c:			; <UNDEFINED> instruction: 0x00059ab0
   14250:	andeq	pc, r5, r4, ror r9	; <UNPREDICTABLE>
   14254:	andeq	r0, r0, r4, ror r2
   14258:	ldrlt	r4, [r0, #-2826]!	; 0xfffff4f6
   1425c:	addlt	r4, r3, fp, ror r4
   14260:	ldmdavs	r8, {r2, r3, r9, sl, lr}^
   14264:	stfmid	f1, [r8, #-4]
   14268:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
   1426c:			; <UNDEFINED> instruction: 0x4798699b
   14270:	stmiapl	fp!, {r1, r2, r9, fp, lr}
   14274:			; <UNDEFINED> instruction: 0x4601681b
   14278:	blx	dc286 <_ZdlPv@@Base+0x98a96>
   1427c:	eorvs	pc, r3, r1, lsl #6
   14280:	ldclt	0, cr11, [r0, #-12]!
   14284:	andeq	pc, r5, ip, asr #18
   14288:	andeq	r9, r5, r6, ror sl
   1428c:	andeq	r0, r0, r4, ror r2
   14290:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   14294:	bvs	62e408 <_ZdlPv@@Base+0x5eac18>
   14298:	svclt	0x00004770
   1429c:	andeq	pc, r5, r6, lsl r9	; <UNPREDICTABLE>
   142a0:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   142a4:	ldrbvs	r6, [r9, #2075]	; 0x81b
   142a8:	svclt	0x00004770
   142ac:	andeq	pc, r5, r6, lsl #18
   142b0:	andcs	r4, r1, r3, lsl #22
   142b4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   142b8:	ldrdvs	r6, [fp], -fp
   142bc:	svclt	0x00004770
   142c0:	strdeq	pc, [r5], -r4
   142c4:	andcs	r4, r1, r3, lsl #22
   142c8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   142cc:	andvs	r6, fp, fp, lsl fp
   142d0:	svclt	0x00004770
   142d4:	andeq	pc, r5, r0, ror #17
   142d8:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   142dc:	blvs	6ee450 <_ZdlPv@@Base+0x6aac60>
   142e0:	stmdami	r4, {r0, r1, r4, r8, fp, ip, sp, pc}
   142e4:			; <UNDEFINED> instruction: 0x47704478
   142e8:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   142ec:	svclt	0x00004770
   142f0:	andeq	pc, r5, lr, asr #17
   142f4:	andeq	r4, r3, r8, lsl r2
   142f8:	muleq	r3, r6, fp
   142fc:	andcs	r4, r1, #3072	; 0xc00
   14300:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   14304:			; <UNDEFINED> instruction: 0xf016631a
   14308:	svclt	0x0000bc4b
   1430c:	andeq	pc, r5, r8, lsr #17
   14310:	andcs	r4, r0, #3072	; 0xc00
   14314:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   14318:			; <UNDEFINED> instruction: 0xf016631a
   1431c:	svclt	0x0000bc41
   14320:	muleq	r5, r4, r8
   14324:			; <UNDEFINED> instruction: 0xf00d6dc0
   14328:	svclt	0x0000b9f7
   1432c:			; <UNDEFINED> instruction: 0xf00d6dc0
   14330:	svclt	0x0000bae7
   14334:	svcmi	0x00f0e92d
   14338:	cdpmi	6, 5, cr4, cr8, cr5, {0}
   1433c:	ldmdami	r8, {r0, r3, r7, ip, sp, pc}^
   14340:	ldrbtmi	r4, [lr], #-1688	; 0xfffff968
   14344:	ldrsbge	pc, [ip, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   14348:			; <UNDEFINED> instruction: 0x46914c57
   1434c:	ldrbtmi	r5, [sl], #2096	; 0x830
   14350:	stmdavs	r0, {r1, r4, r9, fp, ip, pc}
   14354:			; <UNDEFINED> instruction: 0xf04f9007
   14358:	andcs	r0, r0, r0
   1435c:			; <UNDEFINED> instruction: 0xf85a6328
   14360:	cdpls	0, 1, cr0, cr3, cr4, {0}
   14364:	andshi	pc, r4, sp, asr #17
   14368:	andls	r6, r6, #196608	; 0x30000
   1436c:	movwcc	lr, #14797	; 0x39cd
   14370:	svcge	0x0003b1b9
   14374:	stmdavs	r3!, {r2, r3, r9, sl, lr}
   14378:	ldrtmi	r4, [r9], -r0, lsr #12
   1437c:	ldcvs	6, cr4, [fp], {163}	; 0xa3
   14380:	stmdavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
   14384:	stclvs	6, cr4, [r9, #128]!	; 0x80
   14388:			; <UNDEFINED> instruction: 0xf8d36864
   1438c:			; <UNDEFINED> instruction: 0x4798309c
   14390:	ldrdcc	pc, [r0], -fp
   14394:	subsle	r2, sp, r0, lsl #16
   14398:			; <UNDEFINED> instruction: 0x4658685b
   1439c:	stccs	7, cr4, [r0], {152}	; 0x98
   143a0:	blmi	10c8b4c <_ZdlPv@@Base+0x108535c>
   143a4:	stmdbmi	r2, {r2, sl, fp, ip, pc}^
   143a8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   143ac:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
   143b0:	vqdmulh.s<illegal width 8>	d15, d2, d4
   143b4:			; <UNDEFINED> instruction: 0xf1b9608a
   143b8:	tstle	r3, r0, lsl #30
   143bc:			; <UNDEFINED> instruction: 0xf8cd9b12
   143c0:	movwls	r8, #24596	; 0x6014
   143c4:			; <UNDEFINED> instruction: 0x6e2b4a3b
   143c8:	stmdbls	r5, {r1, r3, r4, r5, r6, sl, lr}
   143cc:	blls	e4e4c <_ZdlPv@@Base+0xa165c>
   143d0:	strtvs	fp, [lr], -r8, asr #31
   143d4:	strmi	r6, [fp], #-2066	; 0xfffff7ee
   143d8:	ldrtmi	r9, [r3], #-3590	; 0xfffff1fa
   143dc:			; <UNDEFINED> instruction: 0xb12a441c
   143e0:	tstlt	r8, r8, ror #28
   143e4:	bvs	1aefe94 <_ZdlPv@@Base+0x1aac6a4>
   143e8:	lfmle	f4, 4, [sp], #-616	; 0xfffffd98
   143ec:	submi	r2, r9, #32
   143f0:	smlattls	r1, pc, sp, r6
   143f4:			; <UNDEFINED> instruction: 0xf9d8f02f
   143f8:	strmi	r9, [r6], -r1, lsl #18
   143fc:			; <UNDEFINED> instruction: 0xf96ef025
   14400:			; <UNDEFINED> instruction: 0x46384631
   14404:	blx	1f50440 <_ZdlPv@@Base+0x1f0cc50>
   14408:	eorcs	r9, r0, r6, lsl #18
   1440c:	smlattls	r1, pc, sp, r6
   14410:			; <UNDEFINED> instruction: 0xf9caf02f
   14414:	strmi	r9, [r6], -r1, lsl #18
   14418:			; <UNDEFINED> instruction: 0xf960f025
   1441c:			; <UNDEFINED> instruction: 0x46384631
   14420:	blx	1bd045c <_ZdlPv@@Base+0x1b8cc6c>
   14424:	stfvse	f2, [r8, #40]!	; 0x28
   14428:			; <UNDEFINED> instruction: 0xf976f00d
   1442c:	bls	1aede0 <_ZdlPv@@Base+0x16b5f0>
   14430:	bvs	fea654c4 <_ZdlPv@@Base+0xfea21cd4>
   14434:	rsbvs	r1, fp, #630784	; 0x9a000
   14438:	svclt	0x00b84291
   1443c:	bmi	7aceec <_ZdlPv@@Base+0x7696fc>
   14440:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   14444:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14448:	subsmi	r9, sl, r7, lsl #22
   1444c:	andlt	sp, r9, sp, lsl r1
   14450:	svchi	0x00f0e8bd
   14454:	svcvs	0x001b4658
   14458:	stclvs	7, cr4, [r8, #608]!	; 0x260
   1445c:			; <UNDEFINED> instruction: 0xf00d4659
   14460:			; <UNDEFINED> instruction: 0x2c00fa4f
   14464:	ldr	sp, [ip, r7, lsl #3]
   14468:	addsmi	r4, sl, #587202560	; 0x23000000
   1446c:	ldmdbmi	r3, {r1, r2, r3, r4, r5, r7, sl, fp, ip, lr, pc}
   14470:	adcsmi	r1, r3, #634880	; 0x9b000
   14474:	svclt	0x00a84479
   14478:	bne	ffda5d4c <_ZdlPv@@Base+0xffd6255c>
   1447c:	bne	ff92c7b0 <_ZdlPv@@Base+0xff8e8fc0>
   14480:			; <UNDEFINED> instruction: 0xf00e9606
   14484:	stmdbls	r5, {r0, r3, r4, r6, fp, ip, sp, lr, pc}
   14488:			; <UNDEFINED> instruction: 0xf7fde7b0
   1448c:	ldrtmi	lr, [r0], -r6, lsr #29
   14490:			; <UNDEFINED> instruction: 0xf9aef02f
   14494:	mcr	7, 5, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
   14498:	svclt	0x0000e7f9
   1449c:	muleq	r5, lr, r9
   144a0:	andeq	r0, r0, ip, ror r1
   144a4:	muleq	r5, r2, r9
   144a8:	andeq	r0, r0, r8, lsl r2
   144ac:	andeq	r0, r0, r4, ror r2
   144b0:	strdeq	pc, [r5], -ip
   144b4:	andeq	r9, r5, ip, lsr ip
   144b8:	muleq	r5, lr, r8
   144bc:	andeq	pc, r5, r4, lsr r7	; <UNPREDICTABLE>
   144c0:			; <UNDEFINED> instruction: 0x4604b5f8
   144c4:			; <UNDEFINED> instruction: 0x460d4b19
   144c8:	ldrbtmi	r6, [fp], #-2626	; 0xfffff5be
   144cc:	ldmdavs	r8, {r0, r4, sl, lr}
   144d0:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
   144d4:	lgnvssp	f3, f0
   144d8:	mcrvs	1, 5, fp, cr6, cr0, {0}
   144dc:	lfmle	f4, 4, [r6], {150}	; 0x96
   144e0:	ldmdapl	fp, {r2, r4, fp, lr}
   144e4:	addmi	r6, fp, #1769472	; 0x1b0000
   144e8:	subsmi	fp, r5, #200, 30	; 0x320
   144ec:	stclvs	0, cr2, [r7, #128]!	; 0x80
   144f0:			; <UNDEFINED> instruction: 0xf95af02f
   144f4:	strtmi	r2, [r9], -r0, lsl #4
   144f8:			; <UNDEFINED> instruction: 0xf0254606
   144fc:			; <UNDEFINED> instruction: 0x4631fc13
   14500:			; <UNDEFINED> instruction: 0xf00d4638
   14504:	bvs	1892d00 <_ZdlPv@@Base+0x184f510>
   14508:	rsbvs	r4, r1, #687865856	; 0x29000000
   1450c:	addmi	fp, lr, #248, 26	; 0x3e00
   14510:	blmi	28b8b0 <_ZdlPv@@Base+0x2480c0>
   14514:	bne	fed5b340 <_ZdlPv@@Base+0xfed17b50>
   14518:	sbcsvs	r4, r9, fp, ror r4
   1451c:			; <UNDEFINED> instruction: 0xf80cf00e
   14520:	ldrtmi	lr, [r0], -r4, ror #15
   14524:			; <UNDEFINED> instruction: 0xf964f02f
   14528:	mrc	7, 2, APSR_nzcv, cr12, cr13, {7}
   1452c:	andeq	r9, r5, sl, lsr fp
   14530:	andeq	r9, r5, lr, lsl #16
   14534:	andeq	r0, r0, r8, lsl r2
   14538:	muleq	r5, r0, r6
   1453c:			; <UNDEFINED> instruction: 0x4603b530
   14540:	addlt	r4, r3, r5, lsl ip
   14544:	andcs	r6, r0, #14144	; 0x3740
   14548:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
   1454c:	stmiapl	r3!, {r3, r5, r6, r9, sl, lr}^
   14550:	movwls	r6, #6171	; 0x181b
   14554:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14558:			; <UNDEFINED> instruction: 0xf816f030
   1455c:			; <UNDEFINED> instruction: 0xf02f2024
   14560:	stmdbls	r0, {r0, r1, r5, r8, fp, ip, sp, lr, pc}
   14564:	strmi	r2, [r4], -r0, lsl #4
   14568:	ldc2	0, cr15, [ip], {37}	; 0x25
   1456c:	strtmi	r4, [r8], -r1, lsr #12
   14570:			; <UNDEFINED> instruction: 0xf9c6f00d
   14574:	blmi	266da4 <_ZdlPv@@Base+0x2235b4>
   14578:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1457c:	blls	6e5ec <_ZdlPv@@Base+0x2adfc>
   14580:	qaddle	r4, sl, r1
   14584:	ldclt	0, cr11, [r0, #-12]!
   14588:	mcr	7, 1, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
   1458c:			; <UNDEFINED> instruction: 0xf02f4620
   14590:			; <UNDEFINED> instruction: 0xf7fdf92f
   14594:	svclt	0x0000ee28
   14598:	muleq	r5, r6, r7
   1459c:	andeq	r0, r0, ip, ror r1
   145a0:	andeq	r9, r5, r8, ror #14
   145a4:	blmi	166dbc <_ZdlPv@@Base+0x1235cc>
   145a8:	stmdami	r5, {r1, r3, r4, r5, r6, sl, lr}
   145ac:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   145b0:			; <UNDEFINED> instruction: 0x4619461a
   145b4:	bllt	ffd50600 <_ZdlPv@@Base+0xffd0ce10>
   145b8:	andeq	r9, r5, r8, lsr r7
   145bc:	andeq	r0, r0, r8, asr #4
   145c0:	andeq	r1, r3, lr, lsl pc
   145c4:	blmi	166ddc <_ZdlPv@@Base+0x1235ec>
   145c8:	stmdami	r5, {r1, r3, r4, r5, r6, sl, lr}
   145cc:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   145d0:			; <UNDEFINED> instruction: 0x4619461a
   145d4:	bllt	ff950620 <_ZdlPv@@Base+0xff90ce30>
   145d8:	andeq	r9, r5, r8, lsl r7
   145dc:	andeq	r0, r0, r8, asr #4
   145e0:	andeq	r1, r3, lr, lsr #30
   145e4:	blmi	166dfc <_ZdlPv@@Base+0x12360c>
   145e8:	stmdami	r5, {r1, r3, r4, r5, r6, sl, lr}
   145ec:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   145f0:			; <UNDEFINED> instruction: 0x4619461a
   145f4:	bllt	ff550640 <_ZdlPv@@Base+0xff50ce50>
   145f8:	strdeq	r9, [r5], -r8
   145fc:	andeq	r0, r0, r8, asr #4
   14600:	andeq	r1, r3, lr, lsl #30
   14604:			; <UNDEFINED> instruction: 0x4604b5f8
   14608:	bmi	8e7a98 <_ZdlPv@@Base+0x8a42a8>
   1460c:	ldrbtmi	r4, [sp], #-2851	; 0xfffff4dd
   14610:	ldrbtmi	r6, [fp], #-2561	; 0xfffff5ff
   14614:	andvs	r3, r3, r8, lsl #6
   14618:	ldrtmi	r5, [r0], -lr, lsr #17
   1461c:	stc2	7, cr15, [r0, #-1020]!	; 0xfffffc04
   14620:	stmdavs	r3, {r3, r5, r6, r8, ip, sp, pc}
   14624:			; <UNDEFINED> instruction: 0x479868db
   14628:	smlalttlt	r6, r8, r2, sp
   1462c:			; <UNDEFINED> instruction: 0xf00c4611
   14630:	stclvs	15, cr15, [r0, #492]!	; 0x1ec
   14634:	stmdavs	r3, {r6, r8, ip, sp, pc}
   14638:			; <UNDEFINED> instruction: 0x4798685b
   1463c:	stclvs	0, cr14, [r2, #16]!
   14640:	ldrtmi	r6, [r0], -r1, lsr #20
   14644:	ldc2	7, cr15, [r0, #-1020]	; 0xfffffc04
   14648:	andcs	r4, r0, #21504	; 0x5400
   1464c:	strtmi	r6, [r0], -r2, ror #11
   14650:	stmiapl	fp!, {r1, r2, r5, r9, sl, fp, sp, lr}^
   14654:	ldmdbmi	r4, {r0, r1, r4, r8, r9, sl, fp, lr}
   14658:	ldrbtmi	r6, [pc], #-2074	; 14660 <__printf_chk@plt+0x2230>
   1465c:	blx	a72b2 <_ZdlPv@@Base+0x63ac2>
   14660:	bvs	19d0e80 <_ZdlPv@@Base+0x198d690>
   14664:	movwcc	r4, #33915	; 0x847b
   14668:	stmdapl	sl!, {r1, r3, r4, r5, r8, sp, lr}^
   1466c:	blx	ae6be <_ZdlPv@@Base+0x6aece>
   14670:	cmnvs	sl, r6, lsl #4	; <UNPREDICTABLE>
   14674:	blcc	125277c <_ZdlPv@@Base+0x120ef8c>
   14678:	stc2	0, cr15, [r8, #-116]	; 0xffffff8c
   1467c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   14680:	strtmi	r4, [r0], -fp, lsl #22
   14684:	movwcc	r4, #33915	; 0x847b
   14688:	blcc	1252790 <_ZdlPv@@Base+0x120efa0>
   1468c:	ldc2l	0, cr15, [lr], #116	; 0x74
   14690:	stc	7, cr15, [r8, #1012]!	; 0x3f4
   14694:	ldrdeq	r9, [r5], -r2
   14698:	andeq	r0, r0, ip, asr #3
   1469c:	andeq	r6, r5, r6, lsl r8
   146a0:	muleq	r0, r0, r2
   146a4:	andeq	pc, r5, lr, asr #10
   146a8:	andeq	r0, r0, r4, ror r2
   146ac:	andeq	r6, r5, r0, ror #26
   146b0:	andeq	r6, r5, r0, asr #26
   146b4:			; <UNDEFINED> instruction: 0x4604b510
   146b8:			; <UNDEFINED> instruction: 0xffa4f7ff
   146bc:			; <UNDEFINED> instruction: 0xf02f4620
   146c0:			; <UNDEFINED> instruction: 0x4620f897
   146c4:			; <UNDEFINED> instruction: 0x4620bd10
   146c8:			; <UNDEFINED> instruction: 0xf892f02f
   146cc:	stc	7, cr15, [sl, #1012]	; 0x3f4
   146d0:	blmi	726f44 <_ZdlPv@@Base+0x6e3754>
   146d4:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   146d8:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   146dc:	movwls	r6, #6171	; 0x181b
   146e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   146e4:	movwls	r2, #768	; 0x300
   146e8:	mrc2	0, 5, pc, cr10, cr4, {0}
   146ec:	blmi	5c2e14 <_ZdlPv@@Base+0x57f624>
   146f0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   146f4:	andls	r6, r0, #3488	; 0xda0
   146f8:			; <UNDEFINED> instruction: 0xf1036f1c
   146fc:	bls	14824 <__printf_chk@plt+0x23f4>
   14700:	stmib	r3, {r1, r8, sp}^
   14704:			; <UNDEFINED> instruction: 0xf01d421b
   14708:			; <UNDEFINED> instruction: 0xf016fcd3
   1470c:	bmi	413038 <_ZdlPv@@Base+0x3cf848>
   14710:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   14714:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14718:	subsmi	r9, sl, r1, lsl #22
   1471c:	andlt	sp, r2, sp, lsl #2
   14720:	stcmi	13, cr11, [fp], {16}
   14724:	strbtmi	r2, [r8], -sp, ror #2
   14728:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   1472c:			; <UNDEFINED> instruction: 0xf0296f1a
   14730:	stmdacs	r0, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   14734:	stmdavs	r3!, {r0, r1, r3, r4, r6, r7, ip, lr, pc}
   14738:			; <UNDEFINED> instruction: 0xf7fde7de
   1473c:	svclt	0x0000ed4e
   14740:	andeq	r9, r5, ip, lsl #12
   14744:	andeq	r0, r0, ip, ror r1
   14748:			; <UNDEFINED> instruction: 0x0005f4b8
   1474c:	andeq	r9, r5, lr, asr #11
   14750:	andeq	pc, r5, r0, lsl #9
   14754:	blmi	766fcc <_ZdlPv@@Base+0x7237dc>
   14758:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   1475c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   14760:	ldmdavs	fp, {r0, r1, r3, r4, sl, fp, lr}
   14764:			; <UNDEFINED> instruction: 0xf04f9303
   14768:	movwcs	r0, #768	; 0x300
   1476c:			; <UNDEFINED> instruction: 0xf0149301
   14770:	ldrbtmi	pc, [ip], #-3703	; 0xfffff189	; <UNPREDICTABLE>
   14774:	ldfmid	f3, [r7, #-256]	; 0xffffff00
   14778:	cmncs	r6, r1, lsl #16
   1477c:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   14780:			; <UNDEFINED> instruction: 0xf0296e9a
   14784:	stmiblt	r8, {r0, r1, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}^
   14788:	tstcs	fp, r3, lsl sl
   1478c:	stmdage	r2, {r0, r1, r4, r8, r9, fp, lr}
   14790:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
   14794:	ldmdavs	r3, {r2, r3, r4, fp, sp, lr}
   14798:			; <UNDEFINED> instruction: 0xf103fb01
   1479c:			; <UNDEFINED> instruction: 0xf80cf02a
   147a0:	strtvs	r9, [r3], r2, lsl #22
   147a4:			; <UNDEFINED> instruction: 0xf9fcf016
   147a8:	blmi	226fe4 <_ZdlPv@@Base+0x1e37f4>
   147ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   147b0:	blls	ee820 <_ZdlPv@@Base+0xab030>
   147b4:	qaddle	r4, sl, r5
   147b8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   147bc:	bls	6e870 <_ZdlPv@@Base+0x2b080>
   147c0:			; <UNDEFINED> instruction: 0xe7ef669a
   147c4:	stc	7, cr15, [r8, #-1012]	; 0xfffffc0c
   147c8:	andeq	r9, r5, r8, lsl #11
   147cc:	andeq	r0, r0, ip, ror r1
   147d0:	andeq	r9, r5, lr, ror #10
   147d4:	andeq	pc, r5, ip, lsr #8
   147d8:	andeq	r0, r0, r8, lsr #5
   147dc:	andeq	pc, r5, r6, lsl r4	; <UNPREDICTABLE>
   147e0:	andeq	r9, r5, r4, lsr r5
   147e4:	blmi	7e7064 <_ZdlPv@@Base+0x7a3874>
   147e8:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   147ec:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   147f0:	ldmdavs	fp, {sl, sp}
   147f4:			; <UNDEFINED> instruction: 0xf04f9301
   147f8:	strls	r0, [r0], #-768	; 0xfffffd00
   147fc:	mrc2	0, 1, pc, cr0, cr4, {0}
   14800:	blmi	682e28 <_ZdlPv@@Base+0x63f638>
   14804:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   14808:	bvs	6ee81c <_ZdlPv@@Base+0x6ab02c>
   1480c:			; <UNDEFINED> instruction: 0xf0164798
   14810:	bmi	5d2f34 <_ZdlPv@@Base+0x58f744>
   14814:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   14818:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1481c:	subsmi	r9, sl, r1, lsl #22
   14820:	andlt	sp, r2, fp, lsl r1
   14824:	cmncs	r6, r0, lsl sp
   14828:			; <UNDEFINED> instruction: 0xf0294668
   1482c:	stmdacs	r0, {r0, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   14830:	strtmi	sp, [r0], -r7, ror #1
   14834:			; <UNDEFINED> instruction: 0xff8cf016
   14838:	teqlt	r8, r1, lsl #12
   1483c:	bls	27474 <__printf_chk@plt+0x15044>
   14840:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   14844:	ldmibvs	fp, {r0, r1, fp, sp, lr}^
   14848:			; <UNDEFINED> instruction: 0xe7e04798
   1484c:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   14850:	stmdavs	r3, {r3, r4, r6, fp, sp, lr}
   14854:			; <UNDEFINED> instruction: 0x47986a1b
   14858:			; <UNDEFINED> instruction: 0xf7fde7d9
   1485c:	svclt	0x0000ecbe
   14860:	strdeq	r9, [r5], -r8
   14864:	andeq	r0, r0, ip, ror r1
   14868:	andeq	pc, r5, r4, lsr #7
   1486c:	andeq	r9, r5, sl, asr #9
   14870:	andeq	pc, r5, r8, ror #6
   14874:	andeq	pc, r5, sl, asr r3	; <UNPREDICTABLE>
   14878:	blmi	7a70f4 <_ZdlPv@@Base+0x763904>
   1487c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   14880:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   14884:	ldmdavs	fp, {r2, r3, r4, sl, fp, lr}
   14888:			; <UNDEFINED> instruction: 0xf04f9301
   1488c:	movwcs	r0, #768	; 0x300
   14890:			; <UNDEFINED> instruction: 0xf0149300
   14894:	ldrbtmi	pc, [ip], #-3557	; 0xfffff21b	; <UNPREDICTABLE>
   14898:	cmncs	r6, r0, lsl #6
   1489c:			; <UNDEFINED> instruction: 0xf0294668
   148a0:	bicslt	pc, r8, pc, lsr #25
   148a4:	ldrbtmi	r4, [ip], #-3093	; 0xfffff3eb
   148a8:	stmdavs	r3, {r5, r6, fp, sp, lr}
   148ac:			; <UNDEFINED> instruction: 0x4798699b
   148b0:	addmi	r9, r8, #0, 18
   148b4:	ldrdvs	fp, [r1, r8]!
   148b8:	stmdavs	r0!, {r2, r8, sl, fp, ip, lr, pc}^
   148bc:	stmdavs	r3, {r0, r9, sp}
   148c0:			; <UNDEFINED> instruction: 0x4798695b
   148c4:			; <UNDEFINED> instruction: 0xf96cf016
   148c8:	blmi	2a7104 <_ZdlPv@@Base+0x263914>
   148cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   148d0:	blls	6e940 <_ZdlPv@@Base+0x2b150>
   148d4:	qaddle	r4, sl, r8
   148d8:	ldclt	0, cr11, [r0, #-8]
   148dc:	stmiapl	r3!, {r0, r3, r8, r9, fp, lr}^
   148e0:			; <UNDEFINED> instruction: 0xf0026818
   148e4:	andls	pc, r0, sp, asr #18
   148e8:			; <UNDEFINED> instruction: 0xf7fde7dc
   148ec:	svclt	0x0000ec76
   148f0:	andeq	r9, r5, r4, ror #8
   148f4:	andeq	r0, r0, ip, ror r1
   148f8:	andeq	r9, r5, sl, asr #8
   148fc:	andeq	pc, r5, r2, lsl #6
   14900:	andeq	r9, r5, r4, lsl r4
   14904:	andeq	r0, r0, ip, ror #4
   14908:	andcs	r4, r1, r3, lsr #20
   1490c:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
   14910:	addlt	fp, r3, r0, lsr r5
   14914:	stcmi	8, cr5, [r2, #-844]!	; 0xfffffcb4
   14918:	movwls	r6, #6171	; 0x181b
   1491c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14920:			; <UNDEFINED> instruction: 0xff16f016
   14924:	rorlt	r4, sp, r4
   14928:	strmi	r2, [r4], -r0, lsl #6
   1492c:			; <UNDEFINED> instruction: 0xf0149300
   14930:	ldmiblt	r0, {r0, r1, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
   14934:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
   14938:	svcvs	0x005b681b
   1493c:	and	fp, r8, r3, lsl r9
   14940:	teqlt	r3, fp, lsl r8
   14944:	addsmi	r6, r4, #10092544	; 0x9a0000
   14948:	bmi	609138 <_ZdlPv@@Base+0x5c5948>
   1494c:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
   14950:			; <UNDEFINED> instruction: 0xf016609a
   14954:	bmi	592df0 <_ZdlPv@@Base+0x54f600>
   14958:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   1495c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14960:	subsmi	r9, sl, r1, lsl #22
   14964:	andlt	sp, r3, r6, lsl r1
   14968:	cmncs	r6, r0, lsr sp
   1496c:			; <UNDEFINED> instruction: 0xf0294668
   14970:	stmdacs	r0, {r0, r1, r2, r6, sl, fp, ip, sp, lr, pc}
   14974:	blmi	3c8cf4 <_ZdlPv@@Base+0x385504>
   14978:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1497c:	ldmdblt	fp, {r0, r1, r3, r4, r6, r8, r9, sl, fp, sp, lr}
   14980:	ldmdavs	fp, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   14984:	rscle	r2, r4, r0, lsl #22
   14988:	addsmi	r6, r4, #10092544	; 0x9a0000
   1498c:	bls	49178 <_ZdlPv@@Base+0x5988>
   14990:			; <UNDEFINED> instruction: 0xe7de605a
   14994:	stc	7, cr15, [r0], #-1012	; 0xfffffc0c
   14998:	ldrdeq	r9, [r5], -r2
   1499c:	andeq	r0, r0, ip, ror r1
   149a0:			; <UNDEFINED> instruction: 0x000593bc
   149a4:	andeq	pc, r5, r2, ror r2	; <UNPREDICTABLE>
   149a8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   149ac:	andeq	r9, r5, r6, lsl #7
   149b0:	andeq	pc, r5, r0, lsr r2	; <UNPREDICTABLE>
   149b4:	andcs	r4, r0, #1900544	; 0x1d0000
   149b8:	ldrlt	r4, [r0, #-2845]!	; 0xfffff4e3
   149bc:	addlt	r4, r3, r8, ror r4
   149c0:	stmiapl	r3, {r2, r3, r4, r8, fp, lr}^
   149c4:	ldrbtmi	r4, [r9], #-1645	; 0xfffff993
   149c8:			; <UNDEFINED> instruction: 0x46284c1b
   149cc:	movwls	r6, #6171	; 0x181b
   149d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   149d4:	ldc2l	0, cr15, [r8, #188]	; 0xbc
   149d8:	ldrbtmi	r4, [ip], #-2584	; 0xfffff5e8
   149dc:	strtmi	r9, [r3], -r0, lsl #18
   149e0:			; <UNDEFINED> instruction: 0xf7ff58a0
   149e4:	cmplt	r8, sp, lsr fp	; <UNPREDICTABLE>
   149e8:			; <UNDEFINED> instruction: 0xf8daf016
   149ec:	blmi	427244 <_ZdlPv@@Base+0x3e3a54>
   149f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   149f4:	blls	6ea64 <_ZdlPv@@Base+0x2b274>
   149f8:	tstle	r4, sl, asr r0
   149fc:	ldclt	0, cr11, [r0, #-12]!
   14a00:	stc2	0, cr15, [lr, #-80]!	; 0xffffffb0
   14a04:	rscle	r2, pc, r0, lsl #16
   14a08:	strtmi	r4, [r8], -lr, lsl #24
   14a0c:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
   14a10:			; <UNDEFINED> instruction: 0xf0296dd9
   14a14:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   14a18:	stmdavs	r3!, {r1, r2, r5, r6, r7, ip, lr, pc}
   14a1c:	bls	1ce28 <__printf_chk@plt+0xa9f8>
   14a20:	andsne	lr, lr, #3194880	; 0x30c000
   14a24:			; <UNDEFINED> instruction: 0xf7fde7e0
   14a28:	svclt	0x0000ebd8
   14a2c:	andeq	r9, r5, r4, lsr #6
   14a30:	andeq	r0, r0, ip, ror r1
   14a34:	andeq	r1, r3, sl, ror #22
   14a38:	andeq	r9, r5, r6, lsl #6
   14a3c:	andeq	r0, r0, r0, asr #3
   14a40:	strdeq	r9, [r5], -r0
   14a44:	muleq	r5, ip, r1
   14a48:	cfldr32mi	mvfx11, [r3, #-224]	; 0xffffff20
   14a4c:	ldrbtmi	r4, [sp], #-2835	; 0xfffff4ed
   14a50:	stmdbvs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}^
   14a54:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   14a58:	andle	r2, r7, sp, lsl #22
   14a5c:			; <UNDEFINED> instruction: 0xf0124620
   14a60:	stmdbvs	r3!, {r0, r1, r4, r5, fp, ip, sp, lr, pc}^
   14a64:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   14a68:	mvnsle	r2, sp, lsl #22
   14a6c:	bmi	3676a4 <_ZdlPv@@Base+0x323eb4>
   14a70:	ldrbtmi	r5, [sl], #-2285	; 0xfffff713
   14a74:	stmdavs	fp!, {r0, r4, r7, r8, fp, sp, lr}
   14a78:	sfmle	f4, 4, [r4, #-612]	; 0xfffffd9c
   14a7c:	andcs	r6, r1, #80, 16	; 0x500000
   14a80:	ldmdbvs	fp, {r0, r1, fp, sp, lr}^
   14a84:	blmi	2268ec <_ZdlPv@@Base+0x1e30fc>
   14a88:	stmdavs	sl!, {r5, r9, sl, lr}
   14a8c:	orrsvs	r4, sl, fp, ror r4
   14a90:	ldrhtmi	lr, [r8], -sp
   14a94:	ldmdalt	r8, {r1, r4, ip, sp, lr, pc}
   14a98:	muleq	r5, r2, r2
   14a9c:	andeq	r0, r0, r0, lsr #5
   14aa0:	andeq	r0, r0, r8, lsl r2
   14aa4:	andeq	pc, r5, r6, lsr r1	; <UNPREDICTABLE>
   14aa8:	andeq	pc, r5, ip, lsl r1	; <UNPREDICTABLE>
   14aac:	blmi	b67364 <_ZdlPv@@Base+0xb23b74>
   14ab0:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   14ab4:	addlt	r4, r2, ip, lsr #28
   14ab8:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
   14abc:	ldmdavs	fp, {r0, r1, r3, r5, r8, sl, fp, lr}
   14ac0:			; <UNDEFINED> instruction: 0xf04f9301
   14ac4:	ldmdavs	r3!, {r8, r9}^
   14ac8:	cfldrsvs	mvf4, [ip, #500]	; 0x1f4
   14acc:	bne	ff92f440 <_ZdlPv@@Base+0xff8ebc50>
   14ad0:	stc2l	0, cr15, [r6], {20}
   14ad4:	blmi	9c12bc <_ZdlPv@@Base+0x97dacc>
   14ad8:	bvc	eae80 <_ZdlPv@@Base+0xa7690>
   14adc:	blcs	b6efec <_ZdlPv@@Base+0xb2b7fc>
   14ae0:	bcs	c4708 <_ZdlPv@@Base+0x80f18>
   14ae4:	movwcs	fp, #7948	; 0x1f0c
   14ae8:	andle	r2, r9, r0, lsl #6
   14aec:			; <UNDEFINED> instruction: 0x46682176
   14af0:			; <UNDEFINED> instruction: 0xf0299300
   14af4:	blmi	813910 <_ZdlPv@@Base+0x7d0120>
   14af8:	stmiapl	fp!, {r4, r5, r8, r9, fp, ip, sp, pc}^
   14afc:	and	r6, sp, fp, lsl r8
   14b00:			; <UNDEFINED> instruction: 0xffe2f011
   14b04:			; <UNDEFINED> instruction: 0x46682176
   14b08:	movwls	r2, #768	; 0x300
   14b0c:	blx	1e50bba <_ZdlPv@@Base+0x1e0d3ca>
   14b10:	stflsd	f3, [r0], {8}
   14b14:	blmi	5e54ac <_ZdlPv@@Base+0x5a1cbc>
   14b18:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   14b1c:	ble	1e5594 <_ZdlPv@@Base+0x1a1da4>
   14b20:			; <UNDEFINED> instruction: 0x46214b15
   14b24:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   14b28:	stmdavs	r3, {r3, r4, r6, fp, sp, lr}
   14b2c:			; <UNDEFINED> instruction: 0x4798695b
   14b30:			; <UNDEFINED> instruction: 0xf836f016
   14b34:	blmi	2e7380 <_ZdlPv@@Base+0x2a3b90>
   14b38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14b3c:	blls	6ebac <_ZdlPv@@Base+0x2b3bc>
   14b40:	qaddle	r4, sl, fp
   14b44:	ldcllt	0, cr11, [r0, #-8]!
   14b48:	stcls	8, cr5, [r0], {235}	; 0xeb
   14b4c:	addsmi	r6, ip, #1769472	; 0x1b0000
   14b50:	ldmdavs	r2!, {r0, r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
   14b54:	bvs	14a63cc <_ZdlPv@@Base+0x1462bdc>
   14b58:	ldrb	r1, [pc, r4, lsr #21]
   14b5c:	bl	f52b58 <_ZdlPv@@Base+0xf0f368>
   14b60:	andeq	r9, r5, lr, lsr #4
   14b64:	andeq	r0, r0, ip, ror r1
   14b68:	andeq	pc, r5, lr, ror #1
   14b6c:	andeq	r9, r5, r8, lsl r2
   14b70:	andeq	r0, r0, r0, lsr #5
   14b74:	andeq	r0, r0, r8, lsl r2
   14b78:	andeq	pc, r5, r2, lsl #1
   14b7c:	andeq	r9, r5, r8, lsr #3
   14b80:	cfldr32mi	mvfx11, [r4, #-224]	; 0xffffff20
   14b84:	ldrbtmi	r4, [sp], #-2836	; 0xfffff4ec
   14b88:	stmdbvs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}^
   14b8c:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   14b90:	andle	r2, r7, sp, lsl #22
   14b94:			; <UNDEFINED> instruction: 0xf0114620
   14b98:	stmdbvs	r3!, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   14b9c:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   14ba0:	mvnsle	r2, sp, lsl #22
   14ba4:	stmiapl	fp!, {r0, r2, r3, r8, r9, fp, lr}^
   14ba8:	ldmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}^
   14bac:	stmiapl	fp!, {r2, r3, r8, r9, fp, lr}^
   14bb0:	tstlt	r0, r8, lsl r8
   14bb4:	ldmvs	fp, {r0, r1, fp, sp, lr}^
   14bb8:			; <UNDEFINED> instruction: 0x46204798
   14bbc:	ldrhtmi	lr, [r8], -sp
   14bc0:	svclt	0x0082f011
   14bc4:	tstcs	r0, r7, lsl #22
   14bc8:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   14bcc:			; <UNDEFINED> instruction: 0xf88af009
   14bd0:	svclt	0x0000e7ec
   14bd4:	andeq	r9, r5, sl, asr r1
   14bd8:	andeq	r0, r0, r0, lsr #5
   14bdc:	andeq	r0, r0, r0, asr r2
   14be0:	strdeq	r0, [r0], -ip
   14be4:	andeq	r0, r0, ip, ror #4
   14be8:	blmi	ba74a4 <_ZdlPv@@Base+0xb63cb4>
   14bec:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   14bf0:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   14bf4:	ldmdavs	fp, {r2, r3, r5, sl, fp, lr}
   14bf8:			; <UNDEFINED> instruction: 0xf04f9301
   14bfc:			; <UNDEFINED> instruction: 0xf00d0300
   14c00:	blmi	ad40dc <_ZdlPv@@Base+0xa908ec>
   14c04:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   14c08:	blcs	2ec7c <__printf_chk@plt+0x1c84c>
   14c0c:	movwcs	sp, #319	; 0x13f
   14c10:			; <UNDEFINED> instruction: 0xf0149300
   14c14:	cmnlt	r0, #9472	; 0x2500	; <UNPREDICTABLE>
   14c18:			; <UNDEFINED> instruction: 0x46682176
   14c1c:	blx	ffc50cc8 <_ZdlPv@@Base+0xffc0d4d8>
   14c20:	blmi	901948 <_ZdlPv@@Base+0x8be158>
   14c24:	stmdbvs	r3!, {r2, r5, r6, r7, fp, ip, lr}^
   14c28:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   14c2c:	andle	r2, r7, sp, lsl #22
   14c30:			; <UNDEFINED> instruction: 0xf0114620
   14c34:	stmdbvs	r3!, {r0, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   14c38:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   14c3c:	mvnsle	r2, sp, lsl #22
   14c40:	ldc2	0, cr15, [ip, #-52]	; 0xffffffcc
   14c44:	blmi	7030cc <_ZdlPv@@Base+0x6bf8dc>
   14c48:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   14c4c:	biclt	r6, sl, r2, lsl #22
   14c50:	blls	274bc <__printf_chk@plt+0x1508c>
   14c54:	ldmvs	r1, {r1, r3, r4, r5, r6, sl, lr}^
   14c58:	sbcsvs	r4, r3, fp, lsl #8
   14c5c:			; <UNDEFINED> instruction: 0xf0114620
   14c60:	bmi	5d4934 <_ZdlPv@@Base+0x591144>
   14c64:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   14c68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14c6c:	subsmi	r9, sl, r1, lsl #22
   14c70:	andlt	sp, r2, r4, lsl r1
   14c74:	blmi	4c40bc <_ZdlPv@@Base+0x4808cc>
   14c78:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   14c7c:			; <UNDEFINED> instruction: 0xff80f001
   14c80:	strb	r9, [lr, r0]
   14c84:	stmdbls	r0, {r0, r1, fp, sp, lr}
   14c88:			; <UNDEFINED> instruction: 0x4798695b
   14c8c:	blmi	34ec2c <_ZdlPv@@Base+0x30b43c>
   14c90:	stmiapl	r3!, {r8, sp}^
   14c94:			; <UNDEFINED> instruction: 0xf0096818
   14c98:	ldr	pc, [r8, r5, lsr #16]!
   14c9c:	b	fe752c98 <_ZdlPv@@Base+0xfe70f4a8>
   14ca0:	strdeq	r9, [r5], -r4
   14ca4:	andeq	r0, r0, ip, ror r1
   14ca8:	ldrdeq	r9, [r5], -ip
   14cac:	andeq	r0, r0, r0, asr r2
   14cb0:	andeq	r0, r0, r0, lsr #5
   14cb4:	andeq	lr, r5, r0, ror #30
   14cb8:	andeq	lr, r5, r4, asr pc
   14cbc:	andeq	r9, r5, sl, ror r0
   14cc0:	andeq	r0, r0, ip, ror #4
   14cc4:	andcs	fp, r0, r0, lsl r5
   14cc8:	ldrbtmi	r4, [ip], #-3092	; 0xfffff3ec
   14ccc:	stc2l	0, cr15, [r0, #-88]	; 0xffffffa8
   14cd0:	blmi	501418 <_ZdlPv@@Base+0x4bdc28>
   14cd4:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   14cd8:	addsmi	r3, sl, #0, 4
   14cdc:	blmi	488d10 <_ZdlPv@@Base+0x445520>
   14ce0:	stmiapl	r3!, {r1, r4, r6, r9, fp, sp, lr}^
   14ce4:	blx	6ed52 <_ZdlPv@@Base+0x2b562>
   14ce8:			; <UNDEFINED> instruction: 0xf02af102
   14cec:	pop	{r0, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   14cf0:			; <UNDEFINED> instruction: 0xf0154010
   14cf4:	blmi	344a50 <_ZdlPv@@Base+0x301260>
   14cf8:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
   14cfc:	blx	1c50dac <_ZdlPv@@Base+0x1c0d5bc>
   14d00:			; <UNDEFINED> instruction: 0x4010e8bd
   14d04:	svclt	0x004cf015
   14d08:	pop	{r3, r8, r9, fp, lr}
   14d0c:	ldrbtmi	r4, [fp], #-16
   14d10:	bvs	16aee84 <_ZdlPv@@Base+0x166b694>
   14d14:			; <UNDEFINED> instruction: 0xf015659a
   14d18:	svclt	0x0000bf43
   14d1c:	andeq	r9, r5, r6, lsl r0
   14d20:	ldrdeq	lr, [r5], -r4
   14d24:	andeq	r0, r0, r4, ror r2
   14d28:	andeq	r9, r5, ip, lsl #6
   14d2c:	muleq	r5, sl, lr
   14d30:	blmi	567588 <_ZdlPv@@Base+0x523d98>
   14d34:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   14d38:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   14d3c:	movwls	r6, #6171	; 0x181b
   14d40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14d44:	blx	fe350d9e <_ZdlPv@@Base+0xfe30d5ae>
   14d48:	movwcs	fp, #6528	; 0x1980
   14d4c:	ldrbtmi	r4, [sl], #-2575	; 0xfffff5f1
   14d50:			; <UNDEFINED> instruction: 0xf0156013
   14d54:	bmi	3d49f0 <_ZdlPv@@Base+0x391200>
   14d58:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   14d5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14d60:	subsmi	r9, sl, r1, lsl #22
   14d64:	andlt	sp, r3, ip, lsl #2
   14d68:	blx	152ee6 <_ZdlPv@@Base+0x10f6f6>
   14d6c:			; <UNDEFINED> instruction: 0xf0294668
   14d70:	stmdacs	r0, {r0, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   14d74:	blls	49120 <_ZdlPv@@Base+0x5930>
   14d78:	svclt	0x00183b00
   14d7c:	strb	r2, [r5, r1, lsl #6]!
   14d80:	b	ad2d7c <_ZdlPv@@Base+0xa8f58c>
   14d84:	andeq	r8, r5, ip, lsr #31
   14d88:	andeq	r0, r0, ip, ror r1
   14d8c:			; <UNDEFINED> instruction: 0x000592b6
   14d90:	andeq	r8, r5, r6, lsl #31
   14d94:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
   14d98:	cfstrsmi	mvf4, [r8], {123}	; 0x7b
   14d9c:	ldrbtmi	r6, [ip], #-2136	; 0xfffff7a8
   14da0:	ldmibvs	fp, {r0, r1, fp, sp, lr}
   14da4:	blmi	1a6c0c <_ZdlPv@@Base+0x16341c>
   14da8:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
   14dac:	ldmdavs	fp, {r4, lr}
   14db0:			; <UNDEFINED> instruction: 0xf000fb03
   14db4:	ldclt	0, cr15, [r4], {46}	; 0x2e
   14db8:	andeq	lr, r5, r0, lsl lr
   14dbc:	andeq	r8, r5, r2, asr #30
   14dc0:	andeq	r0, r0, r4, ror r2
   14dc4:	bmi	1a79e0 <_ZdlPv@@Base+0x1641f0>
   14dc8:	stmvs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
   14dcc:	stmdavs	fp, {r1, r3, r4, r7, fp, ip, lr}
   14dd0:	blx	2ee1a <__printf_chk@plt+0x1c9ea>
   14dd4:			; <UNDEFINED> instruction: 0xf02ef003
   14dd8:	svclt	0x0000bc83
   14ddc:	andeq	r8, r5, r8, lsl pc
   14de0:	andeq	r0, r0, r4, ror r2
   14de4:	stmdbmi	ip, {r0, r1, r3, r8, r9, fp, lr}
   14de8:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   14dec:	andcc	lr, r0, #3457024	; 0x34c000
   14df0:	mulle	r7, sl, r2
   14df4:	bvs	14a7a20 <_ZdlPv@@Base+0x1464230>
   14df8:	ldmdavs	r8, {r0, r1, r3, r6, r7, fp, ip, lr}
   14dfc:			; <UNDEFINED> instruction: 0xf002fb00
   14e00:	stcllt	0, cr15, [lr], #-184	; 0xffffff48
   14e04:	ldrdcc	pc, [r4], r2
   14e08:	rscsle	r2, r3, r0, lsl #22
   14e0c:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   14e10:	svclt	0x00004770
   14e14:	andeq	lr, r5, r0, asr #27
   14e18:	strdeq	r8, [r5], -r6
   14e1c:	andeq	r0, r0, r4, ror r2
   14e20:	andeq	r1, r3, sl, lsr #14
   14e24:	blmi	1e7244 <_ZdlPv@@Base+0x1a3a54>
   14e28:	ldrbtmi	r4, [r9], #-2567	; 0xfffff5f9
   14e2c:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   14e30:	ldmdavs	r0, {r0, r1, r3, r4, r6, fp, sp, lr}
   14e34:	blx	2f8aa <__printf_chk@plt+0x1d47a>
   14e38:			; <UNDEFINED> instruction: 0xf02ef003
   14e3c:	svclt	0x0000bc51
   14e40:			; <UNDEFINED> instruction: 0x00058eb6
   14e44:	andeq	lr, r5, ip, ror sp
   14e48:	andeq	r0, r0, r4, ror r2
   14e4c:	blmi	1e726c <_ZdlPv@@Base+0x1a3a7c>
   14e50:	ldrbtmi	r4, [r9], #-2567	; 0xfffff5f9
   14e54:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   14e58:	ldmdavs	r0, {r0, r1, r3, r4, fp, sp, lr}
   14e5c:	blx	30ad2 <__printf_chk@plt+0x1e6a2>
   14e60:			; <UNDEFINED> instruction: 0xf02ef003
   14e64:	svclt	0x0000bc3d
   14e68:	andeq	r8, r5, lr, lsl #29
   14e6c:	andeq	lr, r5, r4, asr sp
   14e70:	muleq	r0, r0, r2
   14e74:	blmi	1e7294 <_ZdlPv@@Base+0x1a3aa4>
   14e78:	ldrbtmi	r4, [r9], #-2567	; 0xfffff5f9
   14e7c:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   14e80:	ldmdavs	r0, {r0, r1, r3, r4, fp, sp, lr}
   14e84:	blx	308fa <__printf_chk@plt+0x1e4ca>
   14e88:			; <UNDEFINED> instruction: 0xf02ef003
   14e8c:	svclt	0x0000bc29
   14e90:	andeq	r8, r5, r6, ror #28
   14e94:	andeq	lr, r5, ip, lsr #26
   14e98:	andeq	r0, r0, r4, ror r2
   14e9c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   14ea0:			; <UNDEFINED> instruction: 0xf8d3681b
   14ea4:			; <UNDEFINED> instruction: 0xf02e0080
   14ea8:	svclt	0x0000bc1b
   14eac:	andeq	lr, r5, sl, lsl #26
   14eb0:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   14eb4:	svcvs	0x009a681b
   14eb8:	svcvs	0x00d8b112
   14ebc:	ldclt	0, cr15, [r0], {46}	; 0x2e
   14ec0:	ldrdcc	r6, [r1], -r8
   14ec4:	stclt	0, cr15, [ip], {46}	; 0x2e
   14ec8:	strdeq	lr, [r5], -r6
   14ecc:	blmi	5a7728 <_ZdlPv@@Base+0x563f38>
   14ed0:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   14ed4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   14ed8:	ldmdavs	fp, {r2, r4, r9, fp, lr}
   14edc:			; <UNDEFINED> instruction: 0xf04f9301
   14ee0:	cdpvs	3, 4, cr0, cr3, cr0, {0}
   14ee4:	orrlt	r4, r3, sl, ror r4
   14ee8:	bvs	10308fc <_ZdlPv@@Base+0xfed10c>
   14eec:	svclt	0x00c84283
   14ef0:	vstrle	s2, [sl, #-96]	; 0xffffffa0
   14ef4:	blmi	327734 <_ZdlPv@@Base+0x2e3f44>
   14ef8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14efc:	blls	6ef6c <_ZdlPv@@Base+0x2b77c>
   14f00:	qaddle	r4, sl, sp
   14f04:			; <UNDEFINED> instruction: 0xf85db003
   14f08:	blmi	2d3b20 <_ZdlPv@@Base+0x290330>
   14f0c:	tstmi	r0, pc, rrx	; <UNPREDICTABLE>
   14f10:	ldmpl	r3, {r3, r5, r6, r9, sl, lr}^
   14f14:	bne	ff26ef88 <_ZdlPv@@Base+0xff22b798>
   14f18:	mcrr2	0, 2, pc, lr, cr9	; <UNPREDICTABLE>
   14f1c:	strb	r9, [r9, r0, lsl #16]!
   14f20:	ldmdb	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14f24:	andeq	r8, r5, r0, lsl lr
   14f28:	andeq	r0, r0, ip, ror r1
   14f2c:	strdeq	r8, [r5], -ip
   14f30:	andeq	r8, r5, r8, ror #27
   14f34:	andeq	r0, r0, r4, ror r2
   14f38:			; <UNDEFINED> instruction: 0x460cb538
   14f3c:	stc2l	0, cr15, [r4], #164	; 0xa4
   14f40:	stccs	13, cr4, [r0], {8}
   14f44:	blle	26140 <__printf_chk@plt+0x13d10>
   14f48:	bmi	204430 <_ZdlPv@@Base+0x1c0c40>
   14f4c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   14f50:	ldmdavs	r2, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   14f54:	bvs	146efc8 <_ZdlPv@@Base+0x142b7d8>
   14f58:	svclt	0x00044299
   14f5c:			; <UNDEFINED> instruction: 0xf8c22302
   14f60:	ldclt	0, cr3, [r8, #-528]!	; 0xfffffdf0
   14f64:	muleq	r5, ip, sp
   14f68:	andeq	lr, r5, sl, asr ip
   14f6c:	andeq	r0, r0, r8, lsl r2
   14f70:			; <UNDEFINED> instruction: 0x4604b570
   14f74:	movwcs	r4, #3343	; 0xd0f
   14f78:	bmi	4287bc <_ZdlPv@@Base+0x3e4fcc>
   14f7c:	andvs	r4, r1, #2097152000	; 0x7d000000
   14f80:	andcc	r4, r8, #2046820352	; 0x7a000000
   14f84:	movwcs	lr, #2496	; 0x9c0
   14f88:	strtmi	r6, [sl], -r3, ror #1
   14f8c:	movwcc	lr, #22980	; 0x59c4
   14f90:	stmibpl	sp!, {r3, r6, ip, sp}
   14f94:	movwcc	lr, #47556	; 0xb9c4
   14f98:	movwcc	lr, #55748	; 0xd9c4
   14f9c:	stmib	r4, {r1, r3, r5, fp, sp, lr}^
   14fa0:	strbtvs	r3, [r3], #-783	; 0xfffffcf1
   14fa4:	andcs	lr, r9, #196, 18	; 0x310000
   14fa8:			; <UNDEFINED> instruction: 0xf86af01d
   14fac:	strtmi	r6, [r0], -fp, lsr #16
   14fb0:	cfldr64lt	mvdx6, [r0, #-652]!	; 0xfffffd74
   14fb4:	andeq	r8, r5, r4, ror #26
   14fb8:	andeq	r0, r0, r8, lsl r2
   14fbc:	andeq	r6, r5, r4, asr #8
   14fc0:	cfstrsmi	mvf11, [r5], {48}	; 0x30
   14fc4:	ldrbtmi	r4, [ip], #-3333	; 0xfffff2fb
   14fc8:	stmib	r0, {r2, r5, r6, r8, fp, ip, lr}^
   14fcc:	stmdavs	r2!, {r1, r9, ip}
   14fd0:	stmib	r0, {r4, r5, sl, fp, ip, sp, pc}^
   14fd4:	ldrbmi	r2, [r0, -r0, lsl #4]!
   14fd8:	andeq	r8, r5, sl, lsl sp
   14fdc:	andeq	r0, r0, r8, lsl r2
   14fe0:	svclt	0x00004770
   14fe4:	push	{r0, r1, fp, sp, lr}
   14fe8:			; <UNDEFINED> instruction: 0x460d41f0
   14fec:			; <UNDEFINED> instruction: 0x4604699b
   14ff0:	adcmi	r4, r8, #152, 14	; 0x2600000
   14ff4:	blmi	20b82c <_ZdlPv@@Base+0x1c803c>
   14ff8:	stmdavs	r6!, {r0, r1, r2, r6, r9, lr}
   14ffc:	ldrbtmi	r4, [fp], #-1537	; 0xfffff9ff
   15000:	andcs	r4, r1, #32, 12	; 0x2000000
   15004:	ldrsbvs	r6, [pc], #29	; <UNPREDICTABLE>
   15008:	pop	{r0, r1, r4, r5, r6, r8, fp, sp, lr}
   1500c:			; <UNDEFINED> instruction: 0x471841f0
   15010:	ldrhhi	lr, [r0, #141]!	; 0x8d
   15014:	andeq	lr, r5, sl, lsr #23
   15018:	blmi	8678a0 <_ZdlPv@@Base+0x8240b0>
   1501c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   15020:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   15024:	ldmdavs	fp, {r0, r1, r2, r3, r4, sl, fp, lr}
   15028:			; <UNDEFINED> instruction: 0xf04f9301
   1502c:	movwcs	r0, #768	; 0x300
   15030:			; <UNDEFINED> instruction: 0xf0149300
   15034:	ldrbtmi	pc, [ip], #-2581	; 0xfffff5eb	; <UNPREDICTABLE>
   15038:	cmncs	r6, r0, lsr r3
   1503c:			; <UNDEFINED> instruction: 0xf0294668
   15040:	movwlt	pc, #35039	; 0x88df	; <UNPREDICTABLE>
   15044:	stmiapl	r4!, {r3, r4, r8, r9, fp, lr}^
   15048:			; <UNDEFINED> instruction: 0xf0236963
   1504c:	blcs	355c94 <_ZdlPv@@Base+0x3124a4>
   15050:	strtmi	sp, [r0], -r7
   15054:	ldc2	0, cr15, [r8, #-68]!	; 0xffffffbc
   15058:			; <UNDEFINED> instruction: 0xf0236963
   1505c:	blcs	355ca4 <_ZdlPv@@Base+0x3124b4>
   15060:	blmi	4c9844 <_ZdlPv@@Base+0x486054>
   15064:	ldrbtmi	r9, [fp], #-2304	; 0xfffff700
   15068:			; <UNDEFINED> instruction: 0xf7ff6858
   1506c:			; <UNDEFINED> instruction: 0x4620ffbb
   15070:	stc2	0, cr15, [sl, #-68]!	; 0xffffffbc
   15074:	blmi	2a78b4 <_ZdlPv@@Base+0x2640c4>
   15078:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1507c:	blls	6f0ec <_ZdlPv@@Base+0x2b8fc>
   15080:	qaddle	r4, sl, r8
   15084:	ldclt	0, cr11, [r0, #-8]
   15088:	stmiapl	r3!, {r1, r3, r8, r9, fp, lr}^
   1508c:			; <UNDEFINED> instruction: 0xf0016818
   15090:	andls	pc, r0, r7, ror sp	; <UNPREDICTABLE>
   15094:			; <UNDEFINED> instruction: 0xf7fde7d6
   15098:	svclt	0x0000e8a0
   1509c:	andeq	r8, r5, r4, asr #25
   150a0:	andeq	r0, r0, ip, ror r1
   150a4:	andeq	r8, r5, sl, lsr #25
   150a8:	andeq	r0, r0, r0, lsr #5
   150ac:	andeq	lr, r5, r2, asr #22
   150b0:	andeq	r8, r5, r8, ror #24
   150b4:	andeq	r0, r0, ip, ror #4
   150b8:	mvnsmi	lr, sp, lsr #18
   150bc:	strmi	fp, [r4], -r2, lsl #1
   150c0:	pkhbtmi	r4, r8, r6, lsl #12
   150c4:	svcmi	0x001f9101
   150c8:			; <UNDEFINED> instruction: 0xff52f7ff
   150cc:	tstcs	r0, lr, lsl fp
   150d0:	ldrbtmi	r4, [pc], #-2590	; 150d8 <__printf_chk@plt+0x2ca8>
   150d4:	eorcs	r4, r4, fp, ror r4
   150d8:	eorvs	r3, r3, r8, lsl #6
   150dc:	stmib	r4, {r0, r1, r3, r4, r5, r7, fp, ip, lr}^
   150e0:	ldmdavs	fp, {r0, r3, r4, r8, ip}
   150e4:			; <UNDEFINED> instruction: 0xf02e6623
   150e8:	tstcs	r1, pc, asr fp	; <UNPREDICTABLE>
   150ec:			; <UNDEFINED> instruction: 0xf00c4605
   150f0:	strbvs	pc, [r5, #2515]!	; 0x9d3	; <UNPREDICTABLE>
   150f4:			; <UNDEFINED> instruction: 0x4620b91e
   150f8:	pop	{r1, ip, sp, pc}
   150fc:	blmi	5358c4 <_ZdlPv@@Base+0x4f20d4>
   15100:	ldmpl	r8!, {r0, r6, r9, sl, lr}^
   15104:			; <UNDEFINED> instruction: 0xffacf7fe
   15108:	rscsle	r2, r4, r0, lsl #16
   1510c:	ldmvs	fp, {r0, r1, fp, sp, lr}^
   15110:			; <UNDEFINED> instruction: 0x46014798
   15114:	rscle	r2, lr, r0, lsl #16
   15118:			; <UNDEFINED> instruction: 0xf00c6de0
   1511c:	strtmi	pc, [r0], -r5, lsl #20
   15120:	pop	{r1, ip, sp, pc}
   15124:	strd	r8, [r2], -r0
   15128:			; <UNDEFINED> instruction: 0xf02e4628
   1512c:	blmi	293eb8 <_ZdlPv@@Base+0x2506c8>
   15130:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   15134:			; <UNDEFINED> instruction: 0xf8403308
   15138:			; <UNDEFINED> instruction: 0xf01c3b48
   1513c:			; <UNDEFINED> instruction: 0xf7fdffa7
   15140:	svclt	0x0000e852
   15144:	andeq	r8, r5, lr, lsl #24
   15148:	andeq	r5, r5, r4, asr sp
   1514c:	andeq	r0, r0, r4, asr #3
   15150:	andeq	r0, r0, ip, asr #3
   15154:	muleq	r5, r2, r2
   15158:	mvnsmi	lr, sp, lsr #18
   1515c:	svcmi	0x00444680
   15160:	blmi	1141370 <_ZdlPv@@Base+0x10fdb80>
   15164:	ldrbtmi	r4, [pc], #-1550	; 1516c <__printf_chk@plt+0x2d3c>
   15168:			; <UNDEFINED> instruction: 0xf01458f8
   1516c:	andcs	pc, r0, fp, ror #18
   15170:	blx	ffbd11d0 <_ZdlPv@@Base+0xffb8d9e0>
   15174:			; <UNDEFINED> instruction: 0x4605b330
   15178:			; <UNDEFINED> instruction: 0xf02e206c
   1517c:			; <UNDEFINED> instruction: 0x4642fb15
   15180:	strmi	r4, [r4], -r9, lsr #12
   15184:			; <UNDEFINED> instruction: 0xff98f7ff
   15188:	andcs	r4, r0, #60416	; 0xec00
   1518c:	ldrbtmi	r4, [fp], #-2363	; 0xfffff6c5
   15190:	subsvs	r6, ip, r8, asr r8
   15194:	ldmdapl	fp!, {r5, r6, sp, lr}^
   15198:			; <UNDEFINED> instruction: 0xf8d06818
   1519c:	ldmib	r0, {r2, r4, r6, r8, ip, sp}^
   151a0:			; <UNDEFINED> instruction: 0x63a35152
   151a4:	ldrsbcc	pc, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   151a8:	smlabtpl	pc, r4, r9, lr	; <UNPREDICTABLE>
   151ac:			; <UNDEFINED> instruction: 0xf8c06463
   151b0:	stmib	r0, {r2, r4, r6, r8, sp}^
   151b4:	mcrcs	2, 0, r2, cr0, cr2, {2}
   151b8:	andlt	sp, r2, r2, lsr r1
   151bc:	ldrhmi	lr, [r0, #141]!	; 0x8d
   151c0:	stcllt	0, cr15, [lr], #84	; 0x54
   151c4:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
   151c8:	stmdavs	r2, {r3, r4, r6, fp, sp, lr}^
   151cc:	eorsle	r2, pc, r0, lsl #20
   151d0:	blvs	fe067e80 <_ZdlPv@@Base+0xfe024690>
   151d4:	ldmpl	fp!, {r2, r6, sl, fp, sp, lr}^
   151d8:	strvc	lr, [pc, #-2512]	; 14810 <__printf_chk@plt+0x23e0>
   151dc:			; <UNDEFINED> instruction: 0xf8c3681b
   151e0:	stmib	r3, {r2, r4, r6, r8, ip}^
   151e4:			; <UNDEFINED> instruction: 0xf8c37552
   151e8:	cmnlt	r6, r0, asr r1
   151ec:	ldrdmi	lr, [r2, -r0]
   151f0:	strvs	lr, [r4, #-2512]	; 0xfffff630
   151f4:	adcmi	pc, r4, r3, asr #17
   151f8:			; <UNDEFINED> instruction: 0xf8c36984
   151fc:	stmibvs	r1, {r2, r3, r5, r7, ip}^
   15200:	adcsvs	pc, r0, r3, asr #17
   15204:	strtpl	lr, [r1], #-2499	; 0xfffff63d
   15208:	blmi	7ae674 <_ZdlPv@@Base+0x76ae84>
   1520c:	ldrbtmi	r6, [fp], #-2049	; 0xfffff7ff
   15210:	stmdavs	fp, {r1, r3, r4, r6, sp, lr}^
   15214:	mullt	r2, r8, r7
   15218:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1521c:	stcllt	0, cr15, [r0], {21}
   15220:	ldrdpl	pc, [r4], r0	; <UNPREDICTABLE>
   15224:			; <UNDEFINED> instruction: 0x132be9d0
   15228:			; <UNDEFINED> instruction: 0xf8d060a5
   1522c:	rscvs	r5, r1, r4, lsl #1
   15230:	ldrdne	pc, [r8], r0
   15234:	stfvss	f6, [r3, #-140]	; 0xffffff74
   15238:	smlabtpl	r5, r4, r9, lr
   1523c:			; <UNDEFINED> instruction: 0xf8c061e3
   15240:			; <UNDEFINED> instruction: 0xf00320a4
   15244:	andlt	pc, r2, r7, lsr #29
   15248:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1524c:	stclt	0, cr15, [r8], #84	; 0x54
   15250:			; <UNDEFINED> instruction: 0xf44f4b0d
   15254:	stmdbmi	sp, {r7, ip, sp, lr}
   15258:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   1525c:	movwls	r4, #1562	; 0x61a
   15260:	ldc2l	0, cr15, [r6, #-64]!	; 0xffffffc0
   15264:	strtmi	lr, [r0], -r9, lsr #15
   15268:	blx	ff0d1328 <_ZdlPv@@Base+0xff08db38>
   1526c:	svc	0x00baf7fc
   15270:	andeq	r8, r5, sl, ror fp
   15274:	andeq	r0, r0, r0, lsr #5
   15278:	andeq	lr, r5, sl, lsl sl
   1527c:	andeq	r0, r0, ip, ror #4
   15280:	andeq	lr, r5, r2, ror #19
   15284:	muleq	r5, sl, r9
   15288:	andeq	r0, r0, r8, asr #4
   1528c:	andeq	r1, r3, r2, ror #5
   15290:	strmi	r2, [r8], -r0, lsl #2
   15294:	svclt	0x0060f7ff
   15298:	andcs	r2, r1, r0, lsl #2
   1529c:	svclt	0x005cf7ff
   152a0:	andcs	r2, r0, r1, lsl #2
   152a4:	svclt	0x0058f7ff
   152a8:	strmi	r2, [r8], -r1, lsl #2
   152ac:	svclt	0x0054f7ff
   152b0:			; <UNDEFINED> instruction: 0x4604b538
   152b4:	blmi	728728 <_ZdlPv@@Base+0x6e4f38>
   152b8:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   152bc:			; <UNDEFINED> instruction: 0xf7ff6819
   152c0:	bmi	6d4c24 <_ZdlPv@@Base+0x691434>
   152c4:	andcs	r4, r0, sl, lsl fp
   152c8:	mvnscc	pc, pc, asr #32
   152cc:	ldrbtmi	r6, [fp], #-1504	; 0xfffffa20
   152d0:	teqcc	ip, #101711872	; 0x6100000
   152d4:	eorvs	r6, r3, r0, lsr #12
   152d8:	stmiapl	sp!, {r0, r1, r3, r8, sp}
   152dc:	rsbeq	pc, r8, r4, lsl #2
   152e0:	blx	6f396 <_ZdlPv@@Base+0x2bba6>
   152e4:			; <UNDEFINED> instruction: 0xf029f103
   152e8:	stmdavs	r9!, {r0, r1, r2, r5, r6, r9, fp, ip, sp, lr, pc}
   152ec:	rsbeq	pc, ip, r4, lsl #2
   152f0:	blx	fe0d139c <_ZdlPv@@Base+0xfe08dbac>
   152f4:			; <UNDEFINED> instruction: 0xf1046829
   152f8:			; <UNDEFINED> instruction: 0xf0290070
   152fc:	movwcs	pc, #2685	; 0xa7d	; <UNPREDICTABLE>
   15300:	strtmi	r2, [r0], -r1, lsl #4
   15304:	tstcc	sp, #196, 18	; 0x310000
   15308:	eorcc	lr, r0, #196, 18	; 0x310000
   1530c:	blmi	2847f4 <_ZdlPv@@Base+0x241004>
   15310:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   15314:			; <UNDEFINED> instruction: 0xf8403308
   15318:			; <UNDEFINED> instruction: 0xf01c3b48
   1531c:			; <UNDEFINED> instruction: 0xf7fcfeb7
   15320:	svclt	0x0000ef62
   15324:	andeq	r8, r5, r8, lsr #20
   15328:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1532c:	andeq	r0, r0, r8, lsr #5
   15330:	andeq	r5, r5, sl, asr fp
   15334:	strheq	r6, [r5], -r2
   15338:	blmi	ba7bf4 <_ZdlPv@@Base+0xb64404>
   1533c:	push	{r1, r3, r4, r5, r6, sl, lr}
   15340:	strdlt	r4, [r2], r0
   15344:	ldmpl	r3, {r2, r6, r8, r9, sl, fp, sp, lr}^
   15348:	ldmdavs	fp, {r0, r1, r3, r5, r8, r9, sl, fp, lr}
   1534c:			; <UNDEFINED> instruction: 0xf04f9301
   15350:	ldrbtmi	r0, [pc], #-768	; 15358 <__printf_chk@plt+0x2f28>
   15354:	suble	r2, r6, r0, lsl #24
   15358:	strmi	r4, [r8], r6, lsl #12
   1535c:			; <UNDEFINED> instruction: 0xf04f46ea
   15360:	stmiavs	r3!, {r8, fp}
   15364:	bmi	981a38 <_ZdlPv@@Base+0x93e248>
   15368:	ldmpl	sl!, {r0, r1, r5, r6, fp, sp, lr}
   1536c:	addsmi	r6, r3, #1179648	; 0x120000
   15370:	bvs	1ccbff4 <_ZdlPv@@Base+0x1c88804>
   15374:	ble	365de4 <_ZdlPv@@Base+0x3225f4>
   15378:	addsmi	r6, sl, #2848	; 0xb20
   1537c:			; <UNDEFINED> instruction: 0xf1b9dd0a
   15380:	andle	r0, r3, r0, lsl #30
   15384:	ldrdcs	pc, [r0], -r8
   15388:	sfmle	f4, 4, [r3, #-616]	; 0xfffffd98
   1538c:	strtmi	r6, [r1], r3, ror #16
   15390:	andcc	pc, r0, r8, asr #17
   15394:	stccs	8, cr6, [r0], {36}	; 0x24
   15398:	bmi	689b2c <_ZdlPv@@Base+0x64633c>
   1539c:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   153a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   153a4:	subsmi	r9, sl, r1, lsl #22
   153a8:			; <UNDEFINED> instruction: 0x4648d11f
   153ac:	pop	{r1, ip, sp, pc}
   153b0:	mrcvs	7, 5, r8, cr5, cr0, {7}
   153b4:	ldrbmi	r2, [r0], -r0, lsl #2
   153b8:			; <UNDEFINED> instruction: 0xf029441d
   153bc:	blls	53bb8 <_ZdlPv@@Base+0x103c8>
   153c0:	ble	ff9e5e74 <_ZdlPv@@Base+0xff9a2684>
   153c4:	adcmi	r6, fp, #471040	; 0x73000
   153c8:			; <UNDEFINED> instruction: 0xf1b9dae4
   153cc:	andle	r0, r3, r0, lsl #30
   153d0:	ldrdcc	pc, [r0], -r8
   153d4:	lfmle	f4, 2, [sp, #684]	; 0x2ac
   153d8:	stmdavs	r4!, {r0, r5, r7, r9, sl, lr}
   153dc:	andpl	pc, r0, r8, asr #17
   153e0:			; <UNDEFINED> instruction: 0xd1be2c00
   153e4:	ssatmi	lr, #2, r9, asr #15
   153e8:			; <UNDEFINED> instruction: 0xf7fce7d7
   153ec:	svclt	0x0000eef6
   153f0:	andeq	r8, r5, r4, lsr #19
   153f4:	andeq	r0, r0, ip, ror r1
   153f8:	andeq	r8, r5, lr, lsl #19
   153fc:	andeq	r0, r0, r8, lsl r2
   15400:	andeq	r8, r5, r2, asr #18
   15404:	blmi	4a7c50 <_ZdlPv@@Base+0x464460>
   15408:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   1540c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   15410:	strbtmi	r4, [r9], -r4, lsl #12
   15414:	movwls	r6, #6171	; 0x181b
   15418:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1541c:	movwls	r2, #768	; 0x300
   15420:			; <UNDEFINED> instruction: 0xff8af7ff
   15424:	bvs	19019ac <_ZdlPv@@Base+0x18be1bc>
   15428:	bne	ff03b430 <_ZdlPv@@Base+0xfeff7c40>
   1542c:	blmi	227c58 <_ZdlPv@@Base+0x1e4468>
   15430:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15434:	blls	6f4a4 <_ZdlPv@@Base+0x2bcb4>
   15438:	qaddle	r4, sl, r5
   1543c:	ldclt	0, cr11, [r0, #-8]
   15440:	bvs	18f0ec8 <_ZdlPv@@Base+0x18ad6d8>
   15444:	ldrb	r1, [r1, r0, asr #21]!
   15448:	mcr	7, 6, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
   1544c:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   15450:	andeq	r0, r0, ip, ror r1
   15454:			; <UNDEFINED> instruction: 0x000588b0
   15458:			; <UNDEFINED> instruction: 0xf85db410
   1545c:	stmib	r0, {r2, r8, r9, fp, lr}^
   15460:	addvs	r3, r1, r0, lsl #4
   15464:	svclt	0x00004770
   15468:	ldrlt	r6, [r0, #-3907]	; 0xfffff0bd
   1546c:	biclt	fp, r3, r2, lsl #1
   15470:	and	r2, r5, r0, lsl #8
   15474:	addmi	r6, r2, #88, 16	; 0x580000
   15478:	ldmdavs	r8, {r4, ip, lr, pc}
   1547c:	strmi	fp, [r3], -r8, asr #2
   15480:	stmdacs	r0, {r3, r4, r7, fp, sp, lr}
   15484:	ldmdavs	r8, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   15488:	svclt	0x00082c00
   1548c:	stmdacs	r0, {r2, r3, r4, r9, sl, lr}
   15490:			; <UNDEFINED> instruction: 0xb1b4d1f5
   15494:	smlabtcs	r1, r4, r9, lr
   15498:	ldclt	0, cr11, [r0, #-8]
   1549c:	mullt	r2, r9, r0
   154a0:			; <UNDEFINED> instruction: 0xf100bd10
   154a4:	andcs	r0, ip, r4, ror r4
   154a8:	smlabtcs	r0, sp, r9, lr
   154ac:			; <UNDEFINED> instruction: 0xf97cf02e
   154b0:	stmdbls	r1, {r9, fp, ip, pc}
   154b4:	subvs	r2, r2, r0, lsl #6
   154b8:	andvs	r6, r3, r1, lsl #1
   154bc:	andlt	r6, r2, r0, lsr #32
   154c0:			; <UNDEFINED> instruction: 0x461cbd10
   154c4:	svclt	0x0000e7ef
   154c8:	cmncs	r6, pc, lsl sl
   154cc:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   154d0:	addlt	fp, r3, r0, lsr r5
   154d4:	strcs	r5, [r0], #-2259	; 0xfffff72d
   154d8:	ldcmi	6, cr4, [sp, #-416]	; 0xfffffe60
   154dc:	movwls	r6, #6171	; 0x181b
   154e0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   154e4:			; <UNDEFINED> instruction: 0xf0289400
   154e8:	ldrbtmi	pc, [sp], #-3723	; 0xfffff175	; <UNPREDICTABLE>
   154ec:			; <UNDEFINED> instruction: 0xf015b958
   154f0:	bmi	654254 <_ZdlPv@@Base+0x610a64>
   154f4:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   154f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   154fc:	subsmi	r9, sl, r1, lsl #22
   15500:	andlt	sp, r3, pc, lsl r1
   15504:			; <UNDEFINED> instruction: 0x4620bd30
   15508:			; <UNDEFINED> instruction: 0xf922f016
   1550c:	teqlt	r0, r1, lsl #12
   15510:	bls	2815c <__printf_chk@plt+0x15d2c>
   15514:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   15518:			; <UNDEFINED> instruction: 0xffa6f7ff
   1551c:	blmi	40f4c0 <_ZdlPv@@Base+0x3cbcd0>
   15520:	ldrbtmi	r9, [fp], #-2304	; 0xfffff700
   15524:	svcvs	0x005b681b
   15528:			; <UNDEFINED> instruction: 0xe7e0b91b
   1552c:	blcs	2f5a0 <__printf_chk@plt+0x1d170>
   15530:	ldmdavs	sl, {r0, r2, r3, r4, r6, r7, ip, lr, pc}^
   15534:			; <UNDEFINED> instruction: 0xd1f94291
   15538:	stmiapl	sl!, {r0, r3, r9, fp, lr}
   1553c:	addsvs	r6, sl, r2, lsl r8
   15540:			; <UNDEFINED> instruction: 0xf7fce7d5
   15544:	svclt	0x0000ee4a
   15548:	andeq	r8, r5, r2, lsl r8
   1554c:	andeq	r0, r0, ip, ror r1
   15550:	strdeq	r8, [r5], -r6
   15554:	andeq	r8, r5, sl, ror #15
   15558:	muleq	r5, r4, r6
   1555c:	andeq	lr, r5, r6, lsl #13
   15560:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   15564:	stmdami	r7, {r0, r1, r6, r8, r9, sl, fp, sp, lr}
   15568:	ldmdblt	r3, {r3, r4, r5, r6, sl, lr}
   1556c:	ldmdavs	fp, {r0, r3, sp, lr, pc}
   15570:	ldmvs	sl, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   15574:			; <UNDEFINED> instruction: 0xd1fa4291
   15578:	stmpl	r2, {r0, r1, r9, fp, lr}
   1557c:	addsvs	r6, sl, r2, lsl r8
   15580:			; <UNDEFINED> instruction: 0x47704770
   15584:	andeq	r8, r5, r8, ror r7
   15588:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1558c:	stmdami	r7, {r0, r1, r6, r8, r9, sl, fp, sp, lr}
   15590:	ldmdblt	r3, {r3, r4, r5, r6, sl, lr}
   15594:	ldmdavs	fp, {r0, r3, sp, lr, pc}
   15598:	ldmdavs	sl, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
   1559c:	mvnsle	r4, sl, lsl #5
   155a0:	stmpl	r2, {r0, r1, r9, fp, lr}
   155a4:	addsvs	r6, sl, r2, lsl r8
   155a8:			; <UNDEFINED> instruction: 0x47704770
   155ac:	andeq	r8, r5, r0, asr r7
   155b0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   155b4:	ldmdblt	r3, {r0, r1, r6, r8, r9, sl, fp, sp, lr}
   155b8:	ldmdavs	fp, {r1, r2, sp, lr, pc}
   155bc:	ldmvs	r8, {r0, r1, r5, r8, ip, sp, pc}
   155c0:	mvnsle	r4, r1, lsl #5
   155c4:			; <UNDEFINED> instruction: 0x4770605a
   155c8:	svclt	0x00004770
   155cc:	mvnsmi	lr, #737280	; 0xb4000
   155d0:			; <UNDEFINED> instruction: 0xf8df6f44
   155d4:	blmi	5f574c <_ZdlPv@@Base+0x5b1f5c>
   155d8:	tstlt	r4, #248, 8	; 0xf8000000
   155dc:			; <UNDEFINED> instruction: 0xf8df4f16
   155e0:			; <UNDEFINED> instruction: 0xf858905c
   155e4:	ldrbtmi	r6, [pc], #-3	; 155ec <__printf_chk@plt+0x31bc>
   155e8:	strd	r4, [r9], -r9
   155ec:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   155f0:	stmdavs	sp!, {r0, r1, r5, r6, fp, sp, lr}
   155f4:	vqrdmulh.s<illegal width 8>	d15, d3, d5
   155f8:	ldc2l	0, cr15, [ip, #-188]	; 0xffffff44
   155fc:	cmplt	ip, r4, lsr #16
   15600:	ldrtmi	r6, [r9], -r2, lsr #17
   15604:	ldmdavs	r0!, {r1, r2, r3, r8, r9, fp, lr}
   15608:	mvnle	r2, r0, lsl #20
   1560c:			; <UNDEFINED> instruction: 0xf02f4649
   15610:	stmdavs	r4!, {r0, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   15614:	mvnsle	r2, r0, lsl #24
   15618:	pop	{r4, r5, fp, sp, lr}
   1561c:			; <UNDEFINED> instruction: 0xf7fc43f8
   15620:			; <UNDEFINED> instruction: 0xf858bec1
   15624:	ldmdavs	r0!, {r0, r1, sp, lr}
   15628:	mvnsmi	lr, #12386304	; 0xbd0000
   1562c:	mrclt	7, 5, APSR_nzcv, cr10, cr12, {7}
   15630:	andeq	r8, r5, r8, lsl #14
   15634:	andeq	r0, r0, r0, lsr r2
   15638:	andeq	r0, r3, lr, ror pc
   1563c:	andeq	r0, r3, r0, ror pc
   15640:	andeq	r0, r0, r4, ror r2
   15644:	blmi	142a6c <_ZdlPv@@Base+0xff27c>
   15648:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1564c:			; <UNDEFINED> instruction: 0xffbef7ff
   15650:			; <UNDEFINED> instruction: 0x4008e8bd
   15654:	blt	fe9516b0 <_ZdlPv@@Base+0xfe90dec0>
   15658:	andeq	lr, r5, r0, ror #10
   1565c:	blmi	727ed0 <_ZdlPv@@Base+0x6e46e0>
   15660:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
   15664:	addlt	r4, r7, fp, lsl ip
   15668:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   1566c:	ldmdavs	fp, {r1, r3, r4, r9, fp, lr}
   15670:			; <UNDEFINED> instruction: 0xf04f9305
   15674:	ldmib	r4, {r8, r9}^
   15678:	ldrbtmi	r3, [sl], #-256	; 0xffffff00
   1567c:	mulsle	r8, r9, r2
   15680:			; <UNDEFINED> instruction: 0x466e4b16
   15684:	ldmpl	r5, {r1, r2, r4, r8, r9, sl, fp, lr}^
   15688:	bvs	26688c <_ZdlPv@@Base+0x22309c>
   1568c:			; <UNDEFINED> instruction: 0xf02a4630
   15690:	ldrtmi	pc, [r1], -r5, ror #25	; <UNPREDICTABLE>
   15694:	strtmi	r4, [sl], -fp, lsr #12
   15698:			; <UNDEFINED> instruction: 0xf0104638
   1569c:	stmdavs	r0!, {r0, r7, r8, r9, fp, ip, sp, lr, pc}^
   156a0:	andcc	lr, r0, #208, 18	; 0x340000
   156a4:	rsbvs	r6, r2, fp, asr r8
   156a8:	ldmib	r4, {r3, r4, r7, r8, r9, sl, lr}^
   156ac:	addsmi	r3, r9, #0, 2
   156b0:	bmi	349e64 <_ZdlPv@@Base+0x306674>
   156b4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   156b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   156bc:	subsmi	r9, sl, r5, lsl #22
   156c0:	andlt	sp, r7, r1, lsl #2
   156c4:			; <UNDEFINED> instruction: 0xf7fcbdf0
   156c8:	svclt	0x0000ed88
   156cc:	andeq	r8, r5, lr, ror r6
   156d0:	andeq	r0, r0, ip, ror r1
   156d4:	andeq	lr, r5, lr, lsr r5
   156d8:	andeq	r8, r5, r6, ror #12
   156dc:	andeq	r0, r0, r8, asr #4
   156e0:	andeq	r0, r3, r4, ror #29
   156e4:	andeq	r8, r5, sl, lsr #12
   156e8:			; <UNDEFINED> instruction: 0x4604b538
   156ec:	bmi	2e831c <_ZdlPv@@Base+0x2a4b2c>
   156f0:	ldmpl	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   156f4:	cmplt	r8, r8, lsr #16
   156f8:	stmdavs	r1, {r0, r3, r8, r9, fp, lr}
   156fc:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   15700:	cdpvs	8, 9, cr6, cr1, cr11, {4}
   15704:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
   15708:	stmdavs	r3, {r4, r8, ip, sp, pc}
   1570c:			; <UNDEFINED> instruction: 0x4798685b
   15710:			; <UNDEFINED> instruction: 0xf7fc4620
   15714:	svclt	0x0000ece0
   15718:	strdeq	r8, [r5], -r0
   1571c:	strdeq	r0, [r0], -ip
   15720:	andeq	lr, r5, ip, lsr #9
   15724:	blmi	14e8074 <_ZdlPv@@Base+0x14a4884>
   15728:	ldrbmi	lr, [r0, sp, lsr #18]!
   1572c:	mrcmi	4, 2, r4, cr2, cr10, {3}
   15730:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   15734:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
   15738:	ldmdavs	fp, {r4, r6, r8, sl, fp, lr}
   1573c:			; <UNDEFINED> instruction: 0xf04f9303
   15740:	strmi	r0, [pc], -r0, lsl #6
   15744:	ldrbtmi	r6, [sp], #-2611	; 0xfffff5cd
   15748:	ldmib	r0, {r0, r1, r3, r6, r7, r8, ip, sp, pc}^
   1574c:	addsmi	r2, sl, #24, 6	; 0x60000000
   15750:	bvs	1d09778 <_ZdlPv@@Base+0x1cc5f88>
   15754:	ldmib	r6, {r0, r1, r3, r4, r5, r6, r8, ip, sp, pc}^
   15758:	tstmi	r3, #671088640	; 0x28000000
   1575c:	andcs	sp, r0, pc
   15760:			; <UNDEFINED> instruction: 0xffc2f7ff
   15764:	stmiapl	fp!, {r1, r2, r6, r8, r9, fp, lr}^
   15768:			; <UNDEFINED> instruction: 0xf0036818
   1576c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   15770:	bvs	1d09f4c <_ZdlPv@@Base+0x1cc675c>
   15774:	blmi	1103be8 <_ZdlPv@@Base+0x10c03f8>
   15778:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   1577c:	blmi	10ae2ec <_ZdlPv@@Base+0x106aafc>
   15780:	blvs	6e6974 <_ZdlPv@@Base+0x6a3184>
   15784:	vstrle	d2, [r2, #-0]
   15788:	addsmi	r6, r3, #14464	; 0x3880
   1578c:	blmi	1009b30 <_ZdlPv@@Base+0xfc6340>
   15790:	andls	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   15794:	ldrdcc	pc, [r0], -r9
   15798:	subsle	r2, fp, r0, lsl #22
   1579c:	cdpvs	15, 2, cr6, cr3, cr2, {5}
   157a0:	strtvs	r3, [r3], -r1, lsl #6
   157a4:	cmple	lr, r0, lsl #20
   157a8:	ldrdcc	pc, [r4], r4
   157ac:	svclt	0x001c2b01
   157b0:	movwcc	r6, #7651	; 0x1de3
   157b4:	blmi	daef48 <_ZdlPv@@Base+0xd6b758>
   157b8:	beq	518fc <_ZdlPv@@Base+0xe10c>
   157bc:	andge	pc, r4, sp, asr #17
   157c0:			; <UNDEFINED> instruction: 0xf855a802
   157c4:			; <UNDEFINED> instruction: 0xf8d88003
   157c8:	submi	r1, r9, #0
   157cc:			; <UNDEFINED> instruction: 0xfff4f028
   157d0:	stmdbge	r1, {r1, r8, r9, fp, ip, pc}
   157d4:	rsbvs	r4, r3, #32, 12	; 0x2000000
   157d8:	stc2	7, cr15, [lr, #1020]!	; 0x3fc
   157dc:			; <UNDEFINED> instruction: 0xf8d44b2d
   157e0:	stmiapl	sp!, {r2, r7, sp}^
   157e4:			; <UNDEFINED> instruction: 0xf8c42a02
   157e8:	stmdavs	fp!, {r7, sp, pc}
   157ec:	movwcc	lr, #39364	; 0x99c4
   157f0:	andle	r4, r6, r6, lsl #12
   157f4:	ldrdeq	pc, [r0], -r9
   157f8:	stclvs	14, cr6, [r1, #648]!	; 0x288
   157fc:	ldmibvs	fp, {r0, r1, fp, sp, lr}
   15800:			; <UNDEFINED> instruction: 0xf8d84798
   15804:	cdpne	0, 3, cr0, cr3, cr0, {0}
   15808:	stmdbmi	r3!, {r1, r5, r6, r9, fp, sp, lr}
   1580c:	movwcs	fp, #7960	; 0x1f18
   15810:	vqdmulh.s<illegal width 8>	d15, d0, d2
   15814:	stmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   15818:	svclt	0x00082800
   1581c:	andcs	r2, r0, r0, lsl #6
   15820:			; <UNDEFINED> instruction: 0xf8c4604a
   15824:	orrslt	r0, fp, r4, lsl #1
   15828:	bls	6f8dc <_ZdlPv@@Base+0x2c0ec>
   1582c:	mulsle	r4, sl, r2
   15830:	blmi	4280a0 <_ZdlPv@@Base+0x3e48b0>
   15834:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15838:	blls	ef8a8 <_ZdlPv@@Base+0xac0b8>
   1583c:	tstle	r4, sl, asr r0
   15840:	pop	{r2, ip, sp, pc}
   15844:	svcvs	0x00e387f0
   15848:	strvs	r2, [r2, r0, lsl #4]!
   1584c:	ldr	r6, [r2, r3, ror #11]!
   15850:			; <UNDEFINED> instruction: 0xe7ed4618
   15854:	cdp2	0, 8, cr15, cr2, cr6, {1}
   15858:	blmi	48f6e0 <_ZdlPv@@Base+0x44bef0>
   1585c:	ldrbtmi	r6, [fp], #-2224	; 0xfffff750
   15860:			; <UNDEFINED> instruction: 0xf00c60df
   15864:	andcs	pc, r1, r9, ror #28
   15868:			; <UNDEFINED> instruction: 0xf7fce7e2
   1586c:	svclt	0x0000ecb6
   15870:			; <UNDEFINED> instruction: 0x000585b4
   15874:	andeq	r0, r0, ip, ror r1
   15878:	andeq	lr, r5, r2, ror r4
   1587c:	muleq	r5, sl, r5
   15880:	andeq	r0, r0, ip, ror #4
   15884:	andeq	lr, r5, lr, lsr #8
   15888:	andeq	lr, r5, r8, lsr #8
   1588c:	strdeq	r0, [r0], -ip
   15890:	andeq	r0, r0, r4, ror r2
   15894:	andeq	r0, r0, r8, lsl r2
   15898:	strdeq	r8, [r5], -r0
   1589c:	andeq	r8, r5, ip, lsr #9
   158a0:	andeq	lr, r5, sl, asr #6
   158a4:	svcmi	0x00f0e92d
   158a8:	ldrmi	fp, [r0], sp, lsl #1
   158ac:	movwls	r4, #23147	; 0x5a6b
   158b0:	blmi	1adf0b8 <_ZdlPv@@Base+0x1a9b8c8>
   158b4:	movwvs	r4, #25722	; 0x647a
   158b8:	stmdbge	r6, {r0, r2, r3, r9, sl, lr}
   158bc:	ldmpl	r3, {r2, r9, sl, lr}^
   158c0:	movwls	r6, #47131	; 0xb81b
   158c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   158c8:			; <UNDEFINED> instruction: 0xf7ff9606
   158cc:			; <UNDEFINED> instruction: 0xf8d4fd35
   158d0:	cdpmi	0, 6, cr3, cr4, cr4, {4}
   158d4:	sxtab16mi	r4, r1, lr, ror #8
   158d8:			; <UNDEFINED> instruction: 0xf0402b00
   158dc:	blmi	18b5aec <_ZdlPv@@Base+0x18722fc>
   158e0:	andge	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   158e4:			; <UNDEFINED> instruction: 0xf10d9a05
   158e8:			; <UNDEFINED> instruction: 0xf8da0b1c
   158ec:	strtmi	r3, [pc], -r0
   158f0:	bls	5ba11c <_ZdlPv@@Base+0x57692c>
   158f4:	movwcc	lr, #31181	; 0x79cd
   158f8:	teqlt	sp, sl, lsl #4
   158fc:			; <UNDEFINED> instruction: 0x4638683b
   15900:	ldcvs	6, cr4, [fp], {89}	; 0x59
   15904:	ldmdavs	pc!, {r3, r4, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
   15908:	mvnsle	r2, r0, lsl #30
   1590c:	blls	228270 <_ZdlPv@@Base+0x1e4a80>
   15910:			; <UNDEFINED> instruction: 0xf8564957
   15914:	ldrbtmi	fp, [r9], #-2
   15918:	ldrdcs	pc, [r0], -fp
   1591c:	vqrdmulh.s<illegal width 8>	d15, d2, d3
   15920:			; <UNDEFINED> instruction: 0xf1b8608b
   15924:	tstle	r3, r0, lsl #30
   15928:	movwls	r9, #39685	; 0x9b05
   1592c:	movwls	r9, #43798	; 0xab16
   15930:	strtmi	r6, [fp], -r2, ror #20
   15934:	stmdbmi	pc, {r0, r3, r8, r9, sl, fp, ip, pc}^	; <UNPREDICTABLE>
   15938:	ldrtmi	r9, [sl], #-2055	; 0xfffff7f9
   1593c:	strmi	r9, [r2], #-3336	; 0xfffff2f8
   15940:	ldmdapl	r1!, {r1, r5, r6, r9, sp, lr}^
   15944:	stmdavs	r8, {r0, r1, r2, sl, lr}
   15948:	stmdavs	r6, {r0, r5, r8, r9, sl, fp, sp, lr}
   1594c:	smlsdxls	r0, r6, r9, r6
   15950:	stmib	sp, {r0, r1, r2, r4, r8, r9, sl, fp, ip, pc}^
   15954:	ldrmi	r5, [r0, r1, lsl #14]!
   15958:	andcc	lr, r9, #212, 18	; 0x350000
   1595c:	strmi	r9, [fp], #-2312	; 0xfffff6f8
   15960:	addsmi	r4, sl, #1130496	; 0x114000
   15964:	ldrbtmi	r6, [r9], #-611	; 0xfffffd9d
   15968:	adcvs	fp, r3, #184, 30	; 0x2e0
   1596c:	ldmiblt	r2!, {r1, r3, fp, sp, lr}
   15970:	ldrdne	pc, [r0], -sl
   15974:	addmi	r9, sl, #40960	; 0xa000
   15978:			; <UNDEFINED> instruction: 0xf8dbdc47
   1597c:	ldmdbmi	pc!, {sp}	; <UNPREDICTABLE>
   15980:	vqrdmulh.s<illegal width 8>	d15, d2, d3
   15984:	subvs	r4, fp, r9, ror r4
   15988:	blmi	d68284 <_ZdlPv@@Base+0xd24a94>
   1598c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15990:	blls	2efa00 <_ZdlPv@@Base+0x2ac210>
   15994:	cmple	lr, sl, asr r0
   15998:	pop	{r0, r2, r3, ip, sp, pc}
   1599c:	mcrvs	15, 5, r8, cr5, cr0, {7}
   159a0:	lfmle	f4, 4, [r8, #-628]	; 0xfffffd8c
   159a4:			; <UNDEFINED> instruction: 0xf1b99a0a
   159a8:	eorsle	r0, lr, r0, lsl #30
   159ac:	addsmi	r9, lr, #6, 28	; 0x60
   159b0:			; <UNDEFINED> instruction: 0xf8dadd2e
   159b4:	addsmi	r0, r0, #0
   159b8:	ldrmi	sp, [r3], #-2783	; 0xfffff521
   159bc:	adcsmi	r6, r3, #805306374	; 0x30000006
   159c0:	addsmi	sp, sp, #237568	; 0x3a000
   159c4:			; <UNDEFINED> instruction: 0xf8dbdd07
   159c8:	bmi	b999d0 <_ZdlPv@@Base+0xb561e0>
   159cc:	vqrdmulh.s<illegal width 8>	d15, d1, d3
   159d0:	subsvs	r4, r3, sl, ror r4
   159d4:			; <UNDEFINED> instruction: 0xf8dae7d8
   159d8:	strtmi	r1, [r0], -r0
   159dc:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   159e0:	blmi	88f930 <_ZdlPv@@Base+0x84c140>
   159e4:			; <UNDEFINED> instruction: 0xf8564620
   159e8:			; <UNDEFINED> instruction: 0xf8daa003
   159ec:			; <UNDEFINED> instruction: 0xf7ff1000
   159f0:	stmdacs	r0, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   159f4:	svcge	0x0076f43f
   159f8:	stmdami	r4!, {r0, r1, r5, r8, r9, fp, lr}
   159fc:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
   15a00:			; <UNDEFINED> instruction: 0x4619461a
   15a04:			; <UNDEFINED> instruction: 0xf9daf010
   15a08:	ldrmi	lr, [r3], #-1900	; 0xfffff894
   15a0c:	ldrb	r6, [sl, r3, ror #4]
   15a10:	ldrdmi	pc, [r0], -fp
   15a14:			; <UNDEFINED> instruction: 0xf8d94d1e
   15a18:	blx	d5a42 <_ZdlPv@@Base+0x92252>
   15a1c:	ldrbtmi	pc, [sp], #-772	; 0xfffffcfc	; <UNPREDICTABLE>
   15a20:	subvs	r6, fp, sl, ror #1
   15a24:	stc2	0, cr15, [r8, #48]	; 0x30
   15a28:			; <UNDEFINED> instruction: 0xf8dae7ae
   15a2c:	addmi	r1, sl, #0
   15a30:	ldrmi	sp, [r3], #-3491	; 0xfffff25d
   15a34:	strb	r6, [r4, r3, ror #4]
   15a38:	ldrdcs	pc, [r0], -fp
   15a3c:	rsbvs	r1, r6, #158720	; 0x26c00
   15a40:	blx	a8a9a <_ZdlPv@@Base+0x652aa>
   15a44:	ldrbtmi	pc, [ip], #-1542	; 0xfffff9fa	; <UNPREDICTABLE>
   15a48:	ldrdeq	pc, [r8], -r9
   15a4c:	subvs	r6, lr, r3, ror #1
   15a50:	ldc2l	0, cr15, [r2, #-48]!	; 0xffffffd0
   15a54:			; <UNDEFINED> instruction: 0xf7fce798
   15a58:	svclt	0x0000ebc0
   15a5c:	andeq	r8, r5, ip, lsr #8
   15a60:	andeq	r0, r0, ip, ror r1
   15a64:	andeq	r8, r5, ip, lsl #8
   15a68:	andeq	r0, r0, r8, lsl r2
   15a6c:	andeq	r0, r0, r4, ror r2
   15a70:	muleq	r5, r2, r2
   15a74:	strdeq	r0, [r0], -ip
   15a78:	muleq	r5, lr, r6
   15a7c:	andeq	r8, r5, r0, lsl #13
   15a80:	andeq	r8, r5, r4, asr r3
   15a84:	andeq	r8, r5, r4, lsr r6
   15a88:	andeq	r0, r0, r8, asr #4
   15a8c:	muleq	r3, sl, fp
   15a90:	andeq	lr, r5, sl, lsl #3
   15a94:	andeq	lr, r5, r2, ror #2
   15a98:			; <UNDEFINED> instruction: 0x460cb538
   15a9c:	ldrdcc	pc, [r4], r0
   15aa0:	ldrbtmi	r4, [sp], #-3345	; 0xfffff2ef
   15aa4:	strtmi	fp, [r0], -r3, lsl #19
   15aa8:			; <UNDEFINED> instruction: 0xf8fef00d
   15aac:	strmi	r7, [r4], -r1, lsl #16
   15ab0:	blmi	3c1fdc <_ZdlPv@@Base+0x37e7ec>
   15ab4:	stmdavs	r8!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
   15ab8:	ldmdbvs	fp, {r0, r1, fp, sp, lr}
   15abc:			; <UNDEFINED> instruction: 0xf8144798
   15ac0:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   15ac4:	ldfltd	f5, [r8, #-988]!	; 0xfffffc24
   15ac8:	stmiapl	fp!, {r0, r3, r8, r9, fp, lr}^
   15acc:			; <UNDEFINED> instruction: 0xf7ff6819
   15ad0:	stmdacs	r0, {r0, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   15ad4:	blmi	209e78 <_ZdlPv@@Base+0x1c6688>
   15ad8:	stmiapl	fp!, {r0, r1, r2, fp, lr}^
   15adc:			; <UNDEFINED> instruction: 0x461a4478
   15ae0:			; <UNDEFINED> instruction: 0xf0104619
   15ae4:	ldrb	pc, [lr, fp, ror #18]	; <UNPREDICTABLE>
   15ae8:	andeq	r8, r5, lr, lsr r2
   15aec:	strdeq	r0, [r0], -ip
   15af0:	andeq	r0, r0, r8, lsl r2
   15af4:	andeq	r0, r0, r8, asr #4
   15af8:			; <UNDEFINED> instruction: 0x00030abc
   15afc:	ldrdcc	pc, [r4], r0
   15b00:			; <UNDEFINED> instruction: 0x4604b570
   15b04:	strmi	r4, [sp], -pc, lsl #28
   15b08:	ldmdblt	fp, {r1, r2, r3, r4, r5, r6, sl, lr}^
   15b0c:	strtmi	r4, [fp], -lr, lsl #16
   15b10:	svcvs	0x00216a62
   15b14:	stmdavs	r0, {r4, r5, fp, ip, lr}
   15b18:	stmibvs	r4!, {r2, fp, sp, lr}^
   15b1c:	pop	{r2, r5, r7, r9, sl, lr}
   15b20:			; <UNDEFINED> instruction: 0x47604070
   15b24:	ldmpl	r3!, {r0, r3, r8, r9, fp, lr}^
   15b28:			; <UNDEFINED> instruction: 0xf7ff6819
   15b2c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   15b30:	blmi	209ee8 <_ZdlPv@@Base+0x1c66f8>
   15b34:	ldmpl	r3!, {r0, r1, r2, fp, lr}^
   15b38:			; <UNDEFINED> instruction: 0x461a4478
   15b3c:			; <UNDEFINED> instruction: 0xf0104619
   15b40:			; <UNDEFINED> instruction: 0xe7e3f93d
   15b44:	ldrdeq	r8, [r5], -r8	; <UNPREDICTABLE>
   15b48:	strdeq	r0, [r0], -ip
   15b4c:	andeq	r0, r0, r8, lsl r2
   15b50:	andeq	r0, r0, r8, asr #4
   15b54:	andeq	r0, r3, r0, ror #20
   15b58:	svcmi	0x00f0e92d
   15b5c:	blvs	e7374 <_ZdlPv@@Base+0xa3b84>
   15b60:	stmdami	r9, {r0, r2, r3, r9, sl, lr}^
   15b64:	stmdbmi	r9, {r0, r1, r7, ip, sp, pc}^
   15b68:	mcrmi	4, 2, r4, cr9, cr8, {3}
   15b6c:	ldrbtmi	r5, [lr], #-2113	; 0xfffff7bf
   15b70:	tstls	r1, r9, lsl #16
   15b74:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   15b78:	bcs	41fec <__printf_chk@plt+0x2fbbc>
   15b7c:	movwcs	sp, #53	; 0x35
   15b80:			; <UNDEFINED> instruction: 0xf8d46323
   15b84:	blcs	21d9c <__printf_chk@plt+0xf96c>
   15b88:			; <UNDEFINED> instruction: 0x4669d15c
   15b8c:	movwls	r4, #1568	; 0x620
   15b90:	blx	ff4d3b96 <_ZdlPv@@Base+0xff4903a6>
   15b94:	bvs	19e8898 <_ZdlPv@@Base+0x19a50a8>
   15b98:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   15b9c:	strmi	r4, [r0], pc, lsr #8
   15ba0:	ldrdeq	pc, [r0], -r9
   15ba4:			; <UNDEFINED> instruction: 0xffecf000
   15ba8:			; <UNDEFINED> instruction: 0xf8564b3b
   15bac:			; <UNDEFINED> instruction: 0xf8daa003
   15bb0:	blx	9dbba <_ZdlPv@@Base+0x5a3ca>
   15bb4:	stmdacs	r0, {ip, sp, lr, pc}
   15bb8:	blmi	e4a0e4 <_ZdlPv@@Base+0xe068f4>
   15bbc:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   15bc0:			; <UNDEFINED> instruction: 0xf1b8b1f2
   15bc4:	eorle	r0, sl, r0, lsl #30
   15bc8:	addsmi	r9, r7, #0, 20
   15bcc:			; <UNDEFINED> instruction: 0xf8dadb27
   15bd0:	bne	fefd5bd8 <_ZdlPv@@Base+0xfef923e8>
   15bd4:	ldmdbmi	r2!, {r1, r5, r6, r9, sp, lr}
   15bd8:	vqdmulh.s<illegal width 8>	d15, d0, d2
   15bdc:			; <UNDEFINED> instruction: 0xf8d84479
   15be0:	sbcvs	r0, pc, r8
   15be4:			; <UNDEFINED> instruction: 0xf00c605a
   15be8:	bmi	bd4e8c <_ZdlPv@@Base+0xb9169c>
   15bec:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   15bf0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15bf4:	subsmi	r9, sl, r1, lsl #22
   15bf8:	andlt	sp, r3, r4, asr #2
   15bfc:	svchi	0x00f0e8bd
   15c00:	ldmpl	r3!, {r0, r3, r5, r8, r9, fp, lr}^
   15c04:	addsmi	r6, r7, #1703936	; 0x1a0000
   15c08:	ldmdavs	sl, {r0, r1, r4, r9, fp, ip, lr, pc}
   15c0c:	ldrdcc	pc, [r0], -sl
   15c10:	rsbvs	r4, r2, #622592	; 0x98000
   15c14:	vqrdmulh.s<illegal width 8>	d15, d2, d3
   15c18:	subvs	r4, fp, r9, ror r4
   15c1c:	blmi	8cfbb8 <_ZdlPv@@Base+0x88c3c8>
   15c20:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   15c24:	blle	ffc26688 <_ZdlPv@@Base+0xffbe2e98>
   15c28:	addsmi	r6, r5, #2576	; 0xa10
   15c2c:	addmi	fp, pc, #168, 30	; 0x2a0
   15c30:			; <UNDEFINED> instruction: 0xf8dada23
   15c34:	rsbvs	r3, r7, #0
   15c38:	blx	1e84b6 <_ZdlPv@@Base+0x1a4cc6>
   15c3c:	ldrbtmi	pc, [sl], #-1795	; 0xfffff8fd	; <UNPREDICTABLE>
   15c40:			; <UNDEFINED> instruction: 0xe7d26057
   15c44:	strtmi	r4, [r0], -r9, lsr #12
   15c48:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
   15c4c:			; <UNDEFINED> instruction: 0xf8d9e7cd
   15c50:	blx	95c5a <_ZdlPv@@Base+0x5246a>
   15c54:			; <UNDEFINED> instruction: 0xf000fb05
   15c58:			; <UNDEFINED> instruction: 0xf8daff93
   15c5c:			; <UNDEFINED> instruction: 0xf8d93000
   15c60:	strmi	r9, [r1], -r0
   15c64:	blx	e75ce <_ZdlPv@@Base+0xa3dde>
   15c68:			; <UNDEFINED> instruction: 0xf7fcf101
   15c6c:			; <UNDEFINED> instruction: 0xf8d9eb22
   15c70:	ldrmi	r3, [r8], #-328	; 0xfffffeb8
   15c74:	smlalbteq	pc, r8, r9, r8	; <UNPREDICTABLE>
   15c78:	bne	1e8fafc <_ZdlPv@@Base+0x1e4c30c>
   15c7c:			; <UNDEFINED> instruction: 0xf7ff4620
   15c80:	sbfx	pc, r1, #26, #19
   15c84:	b	fea53c7c <_ZdlPv@@Base+0xfea1048c>
   15c88:	andeq	r8, r5, r8, ror r1
   15c8c:	andeq	r0, r0, ip, ror r1
   15c90:	andeq	r8, r5, r2, ror r1
   15c94:	andeq	r0, r0, ip, ror #4
   15c98:	andeq	r0, r0, r4, ror r2
   15c9c:	andeq	r8, r5, r8, asr #8
   15ca0:	andeq	sp, r5, ip, asr #31
   15ca4:	strdeq	r8, [r5], -r2
   15ca8:	andeq	r0, r0, r8, lsl r2
   15cac:	andeq	r8, r5, ip, ror #7
   15cb0:	andeq	r8, r5, r6, asr #7
   15cb4:	blmi	14285f8 <_ZdlPv@@Base+0x13e4e08>
   15cb8:	push	{r1, r3, r4, r5, r6, sl, lr}
   15cbc:	strdlt	r4, [r2], r0
   15cc0:	mcrmi	8, 2, r5, cr14, cr3, {6}
   15cc4:	movwls	r6, #6171	; 0x181b
   15cc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15ccc:	movwls	r2, #768	; 0x300
   15cd0:	blx	ff1d1d26 <_ZdlPv@@Base+0xff18e536>
   15cd4:			; <UNDEFINED> instruction: 0x4605447e
   15cd8:	blmi	1284920 <_ZdlPv@@Base+0x1241130>
   15cdc:	stmdbvs	r3!, {r2, r4, r5, r6, r7, fp, ip, lr}^
   15ce0:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   15ce4:	andle	r2, r7, sp, lsl #22
   15ce8:			; <UNDEFINED> instruction: 0xf0104620
   15cec:	stmdbvs	r3!, {r0, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   15cf0:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   15cf4:	mvnsle	r2, sp, lsl #22
   15cf8:	ldrbtmi	r4, [pc], #-3906	; 15d00 <__printf_chk@plt+0x38d0>
   15cfc:	movweq	lr, #2519	; 0x9d7
   15d00:	andsle	r4, r8, r3, lsl #5
   15d04:			; <UNDEFINED> instruction: 0xf0104620
   15d08:	bmi	101588c <_ZdlPv@@Base+0xfd209c>
   15d0c:	ldrbtmi	r4, [sl], #-2874	; 0xfffff4c6
   15d10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15d14:	subsmi	r9, sl, r1, lsl #22
   15d18:	andlt	sp, r2, sl, ror #2
   15d1c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   15d20:			; <UNDEFINED> instruction: 0x46684b3a
   15d24:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   15d28:			; <UNDEFINED> instruction: 0xf0286dd9
   15d2c:	mcrne	12, 0, pc, cr5, cr1, {1}	; <UNPREDICTABLE>
   15d30:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   15d34:			; <UNDEFINED> instruction: 0xf8d0e7d1
   15d38:			; <UNDEFINED> instruction: 0xf1b88084
   15d3c:	eorle	r0, r3, r0, lsl #30
   15d40:	ldmpl	r2!, {r0, r1, r4, r5, r9, fp, lr}
   15d44:	ldmdblt	sl, {r1, r4, fp, sp, lr}^
   15d48:	eorle	r2, lr, r0, lsl #26
   15d4c:	andcs	r9, r1, #0, 22
   15d50:	tstcs	lr, #192, 18	; 0x300000
   15d54:	ldmpl	r3!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}^
   15d58:			; <UNDEFINED> instruction: 0xf7ff6819
   15d5c:	ldrb	pc, [r1, r3, ror #25]	; <UNPREDICTABLE>
   15d60:	bcs	309d0 <__printf_chk@plt+0x1e5a0>
   15d64:	movtlt	sp, #53297	; 0xd031
   15d68:	ldc2	0, cr15, [r8], #48	; 0x30
   15d6c:	ldmdavs	r8!, {r0, r3, r5, r8, r9, fp, lr}
   15d70:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   15d74:	ldc2l	7, cr15, [r6], {255}	; 0xff
   15d78:	andcs	r4, r1, #39936	; 0x9c00
   15d7c:	ldrbtmi	r9, [fp], #-2304	; 0xfffff700
   15d80:	stmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   15d84:	and	r2, ip, lr, lsl r1
   15d88:	stc2	0, cr15, [r8], #48	; 0x30
   15d8c:	ldmpl	r3!, {r5, r8, r9, fp, lr}^
   15d90:	bllt	cefe04 <_ZdlPv@@Base+0xcac614>
   15d94:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
   15d98:	ldmdblt	r5, {r0, r1, r3, r4, fp, sp, lr}^
   15d9c:	bcs	30a0c <__printf_chk@plt+0x1e5dc>
   15da0:	andcs	sp, r1, #176, 2	; 0x2c
   15da4:	addcs	pc, r0, r3, asr #17
   15da8:	blvs	10fc60 <_ZdlPv@@Base+0xcc470>
   15dac:	sbcsle	r2, r1, r0, lsl #22
   15db0:	bls	4fc58 <_ZdlPv@@Base+0xc468>
   15db4:	stmib	r3, {r0, r8, sp}^
   15db8:			; <UNDEFINED> instruction: 0xe7f2121e
   15dbc:			; <UNDEFINED> instruction: 0x46184a15
   15dc0:	ldmdavs	r9, {r0, r1, r4, r5, r7, fp, ip, lr}
   15dc4:	stc2	7, cr15, [lr], #1020	; 0x3fc
   15dc8:			; <UNDEFINED> instruction: 0xf00ce79c
   15dcc:	blmi	494ff0 <_ZdlPv@@Base+0x451800>
   15dd0:	ldmpl	r3!, {r3, r4, r5, fp, sp, lr}^
   15dd4:			; <UNDEFINED> instruction: 0xf7ff6819
   15dd8:	stccs	12, cr15, [r0, #-660]	; 0xfffffd6c
   15ddc:	ldmdavs	fp!, {r2, r3, r6, r7, r8, ip, lr, pc}
   15de0:	blmi	40fd64 <_ZdlPv@@Base+0x3cc574>
   15de4:	ldmpl	r3!, {r0, r6, r9, sl, lr}^
   15de8:			; <UNDEFINED> instruction: 0xf0076818
   15dec:			; <UNDEFINED> instruction: 0xe7d1ff7b
   15df0:	ldmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15df4:	andeq	r8, r5, r8, lsr #32
   15df8:	andeq	r0, r0, ip, ror r1
   15dfc:	andeq	r8, r5, ip
   15e00:	andeq	r0, r0, r0, lsr #5
   15e04:	andeq	sp, r5, lr, lsr #29
   15e08:	ldrdeq	r7, [r5], -r2
   15e0c:	andeq	sp, r5, r4, lsl #29
   15e10:	andeq	r0, r0, r0, asr r2
   15e14:	andeq	r0, r0, r8, lsl r2
   15e18:	andeq	sp, r5, sl, lsr #28
   15e1c:	andeq	sp, r5, r2, lsl lr
   15e20:	andeq	r0, r0, ip, ror #4
   15e24:	cfldr32mi	mvfx11, [r7], {16}
   15e28:	ldrbtmi	r4, [ip], #-2583	; 0xfffff5e9
   15e2c:	stmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}
   15e30:	ldrdne	pc, [r0], r3
   15e34:	stmdavs	r1!, {r0, r5, r6, r8, ip, sp, pc}^
   15e38:	andle	r4, sl, fp, lsl #5
   15e3c:	ldmdami	r4, {r0, r1, r4, r8, r9, fp, lr}
   15e40:			; <UNDEFINED> instruction: 0x4010e8bd
   15e44:	ldmpl	r3, {r3, r4, r5, r6, sl, lr}^
   15e48:			; <UNDEFINED> instruction: 0x4619461a
   15e4c:	svclt	0x00a8f00f
   15e50:	blmi	445298 <_ZdlPv@@Base+0x401aa8>
   15e54:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   15e58:	blmi	34438c <_ZdlPv@@Base+0x300b9c>
   15e5c:	pop	{r1, r2, r3, fp, lr}
   15e60:	ldrbtmi	r4, [r8], #-16
   15e64:			; <UNDEFINED> instruction: 0x461a58d3
   15e68:			; <UNDEFINED> instruction: 0xf00f4619
   15e6c:			; <UNDEFINED> instruction: 0xf00cbf99
   15e70:	stmdavs	r0!, {r0, r2, r4, r5, sl, fp, ip, sp, lr, pc}
   15e74:	pop	{r0, r9, sp}
   15e78:	stmdavs	r3, {r4, lr}
   15e7c:	ldmdbvs	fp, {r0, r7, r9, sl, fp, sp, lr}^
   15e80:	svclt	0x00004718
   15e84:	andeq	sp, r5, lr, ror sp
   15e88:			; <UNDEFINED> instruction: 0x00057eb4
   15e8c:	andeq	r0, r0, r8, asr #4
   15e90:	andeq	r0, r3, r8, lsr #15
   15e94:			; <UNDEFINED> instruction: 0x000581b0
   15e98:	andeq	r0, r3, r6, asr #15
   15e9c:	stmib	r0, {r0, r8, r9, sp}^
   15ea0:			; <UNDEFINED> instruction: 0x4770311e
   15ea4:	smlabblt	fp, r3, pc, r6	; <UNPREDICTABLE>
   15ea8:	ldrbmi	r6, [r0, -r0, asr #31]!
   15eac:	andcc	r6, r1, r0, asr #27
   15eb0:	svclt	0x00004770
   15eb4:	ldrbmi	r6, [r0, -r1, lsl #13]!
   15eb8:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
   15ebc:			; <UNDEFINED> instruction: 0x4604447b
   15ec0:			; <UNDEFINED> instruction: 0xf8403308
   15ec4:			; <UNDEFINED> instruction: 0xf01c3b48
   15ec8:	strtmi	pc, [r0], -r1, ror #17
   15ecc:	svclt	0x0000bd10
   15ed0:	andeq	r5, r5, r8, lsl #10
   15ed4:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
   15ed8:	movwcc	r4, #33915	; 0x847b
   15edc:			; <UNDEFINED> instruction: 0xf8404604
   15ee0:			; <UNDEFINED> instruction: 0xf01c3b48
   15ee4:			; <UNDEFINED> instruction: 0x4620f8d3
   15ee8:	stc2	0, cr15, [r2], {45}	; 0x2d
   15eec:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   15ef0:			; <UNDEFINED> instruction: 0xf02d4620
   15ef4:			; <UNDEFINED> instruction: 0xf7fcfc7d
   15ef8:	svclt	0x0000e976
   15efc:	andeq	r5, r5, ip, ror #9
   15f00:	tstcs	r0, r0, ror r5
   15f04:	addlt	r4, r2, r6, lsl ip
   15f08:	ldrbtmi	r4, [ip], #-2838	; 0xfffff4ea
   15f0c:	stmdavs	r8!, {r0, r2, r5, r6, r7, fp, ip, lr}
   15f10:	cdp2	0, 14, cr15, cr8, cr7, {0}
   15f14:	stmiapl	r3!, {r2, r4, r8, r9, fp, lr}^
   15f18:	stmiblt	fp!, {r0, r1, r3, r4, fp, sp, lr}^
   15f1c:	stmdavs	sl!, {r0, r1, r4, r8, r9, fp, lr}
   15f20:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
   15f24:	blvs	97a730 <_ZdlPv@@Base+0x936f40>
   15f28:	stmdals	r1, {r0, r2, r3, r6, r8, ip, sp, pc}
   15f2c:	cdp2	0, 2, cr15, cr8, cr0, {0}
   15f30:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
   15f34:	ldrmi	r6, [r0], #-2266	; 0xfffff726
   15f38:	ldrdlt	r6, [r2], -r8
   15f3c:	stmdavs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   15f40:	ldmdbvs	lr, {r4, r9, sl, lr}^
   15f44:	cdp2	0, 1, cr15, cr12, cr0, {0}
   15f48:	ldrtmi	r4, [r3], -sl, lsr #12
   15f4c:	strtmi	r4, [r0], -r1, lsl #12
   15f50:	pop	{r1, ip, sp, pc}
   15f54:			; <UNDEFINED> instruction: 0x47184070
   15f58:	movwls	r6, #6187	; 0x182b
   15f5c:	svclt	0x0000e7e5
   15f60:	ldrdeq	r7, [r5], -r6
   15f64:	andeq	r0, r0, ip, ror #4
   15f68:	andeq	r0, r0, r4, ror #2
   15f6c:	andeq	sp, r5, r8, lsl #25
   15f70:	andeq	sp, r5, r6, ror ip
   15f74:			; <UNDEFINED> instruction: 0x4604b510
   15f78:			; <UNDEFINED> instruction: 0xf8f8f029
   15f7c:	strtmi	r4, [r0], -r2, lsl #22
   15f80:	teqcc	ip, #2063597568	; 0x7b000000
   15f84:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
   15f88:	andeq	r5, r5, r4, asr #8
   15f8c:	addlt	fp, r3, r0, lsr r5
   15f90:	strmi	r4, [sp], -r4, lsl #12
   15f94:			; <UNDEFINED> instruction: 0xf7fe9001
   15f98:	blmi	1540c4 <_ZdlPv@@Base+0x1108d4>
   15f9c:	adcvs	r4, r5, r0, lsr #12
   15fa0:	cmncc	ip, #2063597568	; 0x7b000000
   15fa4:	andlt	r6, r3, r3, lsr #32
   15fa8:	svclt	0x0000bd30
   15fac:	andeq	r5, r5, r4, lsr #8
   15fb0:	ldrlt	r4, [r0, #-2311]	; 0xfffff6f9
   15fb4:	addlt	r4, r2, r9, ror r4
   15fb8:	strmi	r3, [r4], -r4, lsl #2
   15fbc:			; <UNDEFINED> instruction: 0xf0299001
   15fc0:	blmi	1543ac <_ZdlPv@@Base+0x110bbc>
   15fc4:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   15fc8:	mlavs	r3, ip, r3, r3
   15fcc:	ldclt	0, cr11, [r0, #-8]
   15fd0:	andeq	r8, r5, r0, asr r0
   15fd4:	strdeq	r5, [r5], -lr
   15fd8:	strbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   15fdc:	strbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   15fe0:			; <UNDEFINED> instruction: 0xf8df447a
   15fe4:			; <UNDEFINED> instruction: 0xf8df14c0
   15fe8:	ldrblt	r0, [r0, #-1216]!	; 0xfffffb40
   15fec:	ldmpl	r3, {r0, r3, r4, r5, r6, sl, lr}^
   15ff0:	ldrbtmi	fp, [r8], #-132	; 0xffffff7c
   15ff4:	ldmdavs	fp, {r1, r8, sl, fp, sp, pc}
   15ff8:			; <UNDEFINED> instruction: 0xf04f9303
   15ffc:			; <UNDEFINED> instruction: 0xf00e0300
   16000:			; <UNDEFINED> instruction: 0xf8dffe8d
   16004:			; <UNDEFINED> instruction: 0xf8df14a8
   16008:	ldrbtmi	r0, [r9], #-1192	; 0xfffffb58
   1600c:	strtvs	pc, [r4], #2271	; 0x8df
   16010:			; <UNDEFINED> instruction: 0xf00e4478
   16014:			; <UNDEFINED> instruction: 0xf8dffe83
   16018:			; <UNDEFINED> instruction: 0xf8df14a0
   1601c:	ldrbtmi	r0, [lr], #-1184	; 0xfffffb60
   16020:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16024:	cdp2	0, 7, cr15, cr10, cr14, {0}
   16028:	ldrne	pc, [r4], #2271	; 0x8df
   1602c:	ldreq	pc, [r4], #2271	; 0x8df
   16030:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16034:	cdp2	0, 7, cr15, cr2, cr14, {0}
   16038:	strne	pc, [ip], #2271	; 0x8df
   1603c:	streq	pc, [ip], #2271	; 0x8df
   16040:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16044:	cdp2	0, 6, cr15, cr10, cr14, {0}
   16048:	strne	pc, [r4], #2271	; 0x8df
   1604c:	streq	pc, [r4], #2271	; 0x8df
   16050:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16054:	cdp2	0, 6, cr15, cr2, cr14, {0}
   16058:	ldrbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1605c:	ldrbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   16060:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16064:	cdp2	0, 5, cr15, cr10, cr14, {0}
   16068:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1606c:	ldrbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   16070:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16074:	cdp2	0, 5, cr15, cr2, cr14, {0}
   16078:	strbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1607c:	strbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   16080:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16084:	cdp2	0, 4, cr15, cr10, cr14, {0}
   16088:	strbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1608c:	strbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   16090:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16094:	cdp2	0, 4, cr15, cr2, cr14, {0}
   16098:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1609c:	ldrbeq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   160a0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   160a4:	cdp2	0, 3, cr15, cr10, cr14, {0}
   160a8:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   160ac:	ldrbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   160b0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   160b4:	cdp2	0, 3, cr15, cr2, cr14, {0}
   160b8:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   160bc:	strbeq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   160c0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   160c4:	cdp2	0, 2, cr15, cr10, cr14, {0}
   160c8:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   160cc:	strbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   160d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   160d4:	cdp2	0, 2, cr15, cr2, cr14, {0}
   160d8:	ldrtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   160dc:	ldrteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   160e0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   160e4:	cdp2	0, 1, cr15, cr10, cr14, {0}
   160e8:	ldrtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   160ec:	ldrteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   160f0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   160f4:	cdp2	0, 1, cr15, cr2, cr14, {0}
   160f8:	strtne	pc, [ip], #-2271	; 0xfffff721
   160fc:	strteq	pc, [ip], #-2271	; 0xfffff721
   16100:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16104:	cdp2	0, 0, cr15, cr10, cr14, {0}
   16108:	strtne	pc, [r4], #-2271	; 0xfffff721
   1610c:	strteq	pc, [r4], #-2271	; 0xfffff721
   16110:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16114:	cdp2	0, 0, cr15, cr2, cr14, {0}
   16118:	ldrne	pc, [ip], #-2271	; 0xfffff721
   1611c:	ldreq	pc, [ip], #-2271	; 0xfffff721
   16120:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16124:	ldc2l	0, cr15, [sl, #56]!	; 0x38
   16128:	ldrne	pc, [r4], #-2271	; 0xfffff721
   1612c:	ldreq	pc, [r4], #-2271	; 0xfffff721
   16130:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16134:	ldc2l	0, cr15, [r2, #56]!	; 0x38
   16138:	strne	pc, [ip], #-2271	; 0xfffff721
   1613c:	streq	pc, [ip], #-2271	; 0xfffff721
   16140:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16144:	stc2l	0, cr15, [sl, #56]!	; 0x38
   16148:	strne	pc, [r4], #-2271	; 0xfffff721
   1614c:	streq	pc, [r4], #-2271	; 0xfffff721
   16150:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   16154:	stc2l	0, cr15, [r2, #56]!	; 0x38
   16158:	andcs	r4, r0, #4177920	; 0x3fc000
   1615c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   16160:	blx	4d2220 <_ZdlPv@@Base+0x48ea30>
   16164:			; <UNDEFINED> instruction: 0xf02d200c
   16168:	ldmibmi	ip!, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
   1616c:	tstcc	r8, r9, ror r4
   16170:			; <UNDEFINED> instruction: 0xf00e4604
   16174:	blmi	ffed5670 <_ZdlPv@@Base+0xffe91e80>
   16178:	stmdbls	r2, {r1, r5, r9, sl, lr}
   1617c:			; <UNDEFINED> instruction: 0x462058f4
   16180:			; <UNDEFINED> instruction: 0xff72f7fd
   16184:	andcs	r4, r0, #4046848	; 0x3dc000
   16188:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1618c:			; <UNDEFINED> instruction: 0xf9fcf02e
   16190:			; <UNDEFINED> instruction: 0xf02d2008
   16194:	strmi	pc, [r6], -r9, lsl #22
   16198:			; <UNDEFINED> instruction: 0xff48f7fd
   1619c:			; <UNDEFINED> instruction: 0x46324bf2
   161a0:	strtmi	r9, [r0], -r2, lsl #18
   161a4:	biccc	r4, ip, #2063597568	; 0x7b000000
   161a8:			; <UNDEFINED> instruction: 0xf7fd6033
   161ac:	stmibmi	pc!, {r0, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   161b0:	strtmi	r2, [r8], -r0, lsl #4
   161b4:			; <UNDEFINED> instruction: 0xf02e4479
   161b8:	andcs	pc, r8, r7, ror #19
   161bc:	blx	ffd52278 <_ZdlPv@@Base+0xffd0ea88>
   161c0:			; <UNDEFINED> instruction: 0xf7fd4606
   161c4:	blmi	ffad5e98 <_ZdlPv@@Base+0xffa926a8>
   161c8:	stmdbls	r2, {r1, r4, r5, r9, sl, lr}
   161cc:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   161d0:	ldrshtvs	r3, [r3], -ip
   161d4:			; <UNDEFINED> instruction: 0xff48f7fd
   161d8:	andcs	r4, r0, #3768320	; 0x398000
   161dc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   161e0:			; <UNDEFINED> instruction: 0xf9d2f02e
   161e4:			; <UNDEFINED> instruction: 0xf02d200c
   161e8:			; <UNDEFINED> instruction: 0x4606fadf
   161ec:			; <UNDEFINED> instruction: 0xff1ef7fd
   161f0:	ldrtmi	r4, [r2], -r1, ror #19
   161f4:	strtmi	r4, [r0], -r1, ror #23
   161f8:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
   161fc:	tstcc	ip, #108, 2
   16200:	adcsvs	r6, r3, r1, lsr r0
   16204:			; <UNDEFINED> instruction: 0xf7fd9902
   16208:	ldmibmi	sp, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   1620c:	strtmi	r2, [r8], -r0, lsl #4
   16210:			; <UNDEFINED> instruction: 0xf02e4479
   16214:			; <UNDEFINED> instruction: 0x2008f9b9
   16218:	blx	ff1d22d4 <_ZdlPv@@Base+0xff18eae4>
   1621c:			; <UNDEFINED> instruction: 0xf7fd4606
   16220:	blmi	ff655e3c <_ZdlPv@@Base+0xff61264c>
   16224:	stmdbls	r2, {r1, r4, r5, r9, sl, lr}
   16228:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1622c:	orrsvc	pc, r6, #12582912	; 0xc00000
   16230:			; <UNDEFINED> instruction: 0xf7fd6033
   16234:	ldmibmi	r4, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
   16238:	strtmi	r2, [r8], -r0, lsl #4
   1623c:			; <UNDEFINED> instruction: 0xf02e4479
   16240:	andcs	pc, r8, r3, lsr #19
   16244:	blx	fec52300 <_ZdlPv@@Base+0xfec0eb10>
   16248:			; <UNDEFINED> instruction: 0xf7fd4606
   1624c:	blmi	ff415e10 <_ZdlPv@@Base+0xff3d2620>
   16250:	stmdbls	r2, {r1, r4, r5, r9, sl, lr}
   16254:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   16258:			; <UNDEFINED> instruction: 0x73aef503
   1625c:			; <UNDEFINED> instruction: 0xf7fd6033
   16260:	stmibmi	fp, {r0, r1, r8, r9, sl, fp, ip, sp, lr, pc}^
   16264:	strtmi	r2, [r8], -r0, lsl #4
   16268:			; <UNDEFINED> instruction: 0xf02e4479
   1626c:	andcs	pc, r8, sp, lsl #19
   16270:	blx	fe6d232c <_ZdlPv@@Base+0xfe68eb3c>
   16274:			; <UNDEFINED> instruction: 0xf7fd4606
   16278:	blmi	ff1d5de4 <_ZdlPv@@Base+0xff1925f4>
   1627c:	stmdbls	r2, {r1, r4, r5, r9, sl, lr}
   16280:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   16284:	bicvc	pc, r6, #12582912	; 0xc00000
   16288:			; <UNDEFINED> instruction: 0xf7fd6033
   1628c:	stmibmi	r2, {r0, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   16290:	strtmi	r2, [r8], -r0, lsl #4
   16294:			; <UNDEFINED> instruction: 0xf02e4479
   16298:	andcs	pc, r8, r7, ror r9	; <UNPREDICTABLE>
   1629c:	blx	fe152358 <_ZdlPv@@Base+0xfe10eb68>
   162a0:			; <UNDEFINED> instruction: 0xf7fd4606
   162a4:	blmi	fef95db8 <_ZdlPv@@Base+0xfef525c8>
   162a8:	stmdbls	r2, {r1, r4, r5, r9, sl, lr}
   162ac:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   162b0:	bicsvc	pc, lr, #12582912	; 0xc00000
   162b4:			; <UNDEFINED> instruction: 0xf7fd6033
   162b8:	ldmibmi	r9!, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   162bc:	strtmi	r2, [r8], -r0, lsl #4
   162c0:			; <UNDEFINED> instruction: 0xf02e4479
   162c4:	andcs	pc, r8, r1, ror #18
   162c8:	blx	1bd2384 <_ZdlPv@@Base+0x1b8eb94>
   162cc:			; <UNDEFINED> instruction: 0xf7fd4606
   162d0:	blmi	fed55d8c <_ZdlPv@@Base+0xfed1259c>
   162d4:	stmdbls	r2, {r1, r4, r5, r9, sl, lr}
   162d8:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   162dc:	mvnsvc	pc, #12582912	; 0xc00000
   162e0:			; <UNDEFINED> instruction: 0xf7fd6033
   162e4:	ldmibmi	r0!, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   162e8:	strtmi	r2, [r8], -r0, lsl #4
   162ec:			; <UNDEFINED> instruction: 0xf02e4479
   162f0:	andcs	pc, r8, fp, asr #18
   162f4:	blx	16523b0 <_ZdlPv@@Base+0x160ebc0>
   162f8:			; <UNDEFINED> instruction: 0xf7fd4606
   162fc:	blmi	feb15d60 <_ZdlPv@@Base+0xfead2570>
   16300:	stmdbls	r2, {r1, r4, r5, r9, sl, lr}
   16304:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   16308:	movwvc	pc, #29955	; 0x7503	; <UNPREDICTABLE>
   1630c:			; <UNDEFINED> instruction: 0xf7fd6033
   16310:	stmibmi	r7!, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   16314:	strtmi	r2, [r8], -r0, lsl #4
   16318:			; <UNDEFINED> instruction: 0xf02e4479
   1631c:	andcs	pc, ip, r5, lsr r9	; <UNPREDICTABLE>
   16320:	blx	10d23dc <_ZdlPv@@Base+0x108ebec>
   16324:			; <UNDEFINED> instruction: 0xf7fd4606
   16328:	stmibmi	r2!, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
   1632c:	blmi	fe8a7bfc <_ZdlPv@@Base+0xfe86440c>
   16330:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   16334:	smccc	50251	; 0xc44b
   16338:	eorsvs	r3, r1, ip, lsl #6
   1633c:	stmdbls	r2, {r0, r1, r4, r5, r7, sp, lr}
   16340:	mrc2	7, 4, pc, cr2, cr13, {7}
   16344:	andcs	r4, r0, #2572288	; 0x274000
   16348:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1634c:			; <UNDEFINED> instruction: 0xf91cf02e
   16350:			; <UNDEFINED> instruction: 0xf02d200c
   16354:	ldmibmi	sl, {r0, r3, r5, r9, fp, ip, sp, lr, pc}
   16358:			; <UNDEFINED> instruction: 0x46064479
   1635c:	mcrr2	0, 0, pc, r8, cr14	; <UNPREDICTABLE>
   16360:	stmdbls	r2, {r1, r4, r5, r9, sl, lr}
   16364:			; <UNDEFINED> instruction: 0xf7fd4620
   16368:	ldmibmi	r6, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   1636c:	strtmi	r2, [r8], -r0, lsl #4
   16370:			; <UNDEFINED> instruction: 0xf02e4479
   16374:	andcs	pc, r8, r9, lsl #18
   16378:	blx	5d2434 <_ZdlPv@@Base+0x58ec44>
   1637c:			; <UNDEFINED> instruction: 0xf7fd4606
   16380:	blmi	fe495cdc <_ZdlPv@@Base+0xfe4524ec>
   16384:	stmdbls	r2, {r1, r4, r5, r9, sl, lr}
   16388:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1638c:	tstvc	r3, #12582912	; 0xc00000	; <UNPREDICTABLE>
   16390:			; <UNDEFINED> instruction: 0xf7fd6033
   16394:	stmibmi	sp, {r0, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   16398:	strtmi	r2, [r8], -r0, lsl #4
   1639c:			; <UNDEFINED> instruction: 0xf02e4479
   163a0:			; <UNDEFINED> instruction: 0x2018f8f3
   163a4:	blx	52460 <_ZdlPv@@Base+0xec70>
   163a8:	ldrbtmi	r4, [r9], #-2441	; 0xfffff677
   163ac:	andls	r3, r1, r0, lsl r1
   163b0:			; <UNDEFINED> instruction: 0xff00f028
   163b4:	ldrdcs	lr, [r1, -sp]
   163b8:			; <UNDEFINED> instruction: 0xf7fd4620
   163bc:	stmibmi	r5, {r0, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   163c0:	strtmi	r2, [r8], -r0, lsl #4
   163c4:			; <UNDEFINED> instruction: 0xf02e4479
   163c8:			; <UNDEFINED> instruction: 0x2018f8df
   163cc:			; <UNDEFINED> instruction: 0xf9ecf02d
   163d0:	ldrbtmi	r4, [r9], #-2433	; 0xfffff67f
   163d4:	andls	r3, r1, r4, lsl r1
   163d8:	cdp2	0, 14, cr15, cr12, cr8, {1}
   163dc:	ldrdcs	lr, [r1, -sp]
   163e0:			; <UNDEFINED> instruction: 0xf7fd4620
   163e4:	ldmdbmi	sp!, {r0, r6, r9, sl, fp, ip, sp, lr, pc}^
   163e8:	strtmi	r2, [r8], -r0, lsl #4
   163ec:			; <UNDEFINED> instruction: 0xf02e4479
   163f0:	andscs	pc, r8, fp, asr #17
   163f4:			; <UNDEFINED> instruction: 0xf9d8f02d
   163f8:	ldrbtmi	r4, [r9], #-2425	; 0xfffff687
   163fc:	strmi	r3, [r6], -r4, lsl #2
   16400:	cdp2	0, 13, cr15, cr8, cr8, {1}
   16404:			; <UNDEFINED> instruction: 0x46324b77
   16408:	strtmi	r9, [r0], -r2, lsl #18
   1640c:	orrscc	r4, ip, #2063597568	; 0x7b000000
   16410:			; <UNDEFINED> instruction: 0xf7fd6033
   16414:	ldmdbmi	r4!, {r0, r3, r5, r9, sl, fp, ip, sp, lr, pc}^
   16418:	andcs	r4, r0, #40, 12	; 0x2800000
   1641c:			; <UNDEFINED> instruction: 0xf02e4479
   16420:			; <UNDEFINED> instruction: 0x2014f8b3
   16424:			; <UNDEFINED> instruction: 0xf9c0f02d
   16428:			; <UNDEFINED> instruction: 0xf0284605
   1642c:	blmi	1c15eb0 <_ZdlPv@@Base+0x1bd26c0>
   16430:	stmdbls	r2, {r1, r3, r5, r9, sl, lr}
   16434:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   16438:	eorvs	r3, fp, ip, lsr r3
   1643c:	mrc2	7, 0, pc, cr4, cr13, {7}
   16440:	blmi	5e8df4 <_ZdlPv@@Base+0x5a5604>
   16444:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16448:	blls	f04b8 <_ZdlPv@@Base+0xaccc8>
   1644c:	qaddle	r4, sl, r1
   16450:	ldcllt	0, cr11, [r0, #-16]!
   16454:	mcr	7, 6, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
   16458:			; <UNDEFINED> instruction: 0xf02d4628
   1645c:			; <UNDEFINED> instruction: 0xf7fbf9c9
   16460:	ldrtmi	lr, [r0], -r2, asr #29
   16464:			; <UNDEFINED> instruction: 0xf9c4f02d
   16468:	mrc	7, 5, APSR_nzcv, cr12, cr11, {7}
   1646c:			; <UNDEFINED> instruction: 0xf02d9801
   16470:			; <UNDEFINED> instruction: 0xf7fbf9bf
   16474:			; <UNDEFINED> instruction: 0xe7f9eeb8
   16478:	udf	#11891	; 0x2e73
   1647c:	udf	#3697	; 0xe71
   16480:	strb	lr, [lr, pc, ror #15]!
   16484:	strb	lr, [ip, sp, ror #15]!
   16488:	strb	lr, [sl, fp, ror #15]!
   1648c:	strb	lr, [r8, r9, ror #15]!
   16490:			; <UNDEFINED> instruction: 0xf02d4620
   16494:			; <UNDEFINED> instruction: 0xf7fbf9ad
   16498:	svclt	0x0000eea6
   1649c:	andeq	r7, r5, r0, lsl #26
   164a0:	andeq	r0, r0, ip, ror r1
   164a4:			; <UNDEFINED> instruction: 0xfffff2b1
   164a8:	andeq	r0, r3, lr, ror r6
   164ac:			; <UNDEFINED> instruction: 0xfffff29b
   164b0:	andeq	r0, r3, r4, ror #12
   164b4:	andeq	r7, r5, r2, asr #25
   164b8:			; <UNDEFINED> instruction: 0xfffffc91
   164bc:	andeq	r0, r3, sl, asr r6
   164c0:			; <UNDEFINED> instruction: 0xffffe8d5
   164c4:	andeq	r0, r3, lr, asr #12
   164c8:			; <UNDEFINED> instruction: 0xfffff255
   164cc:	andeq	r0, r3, r2, asr #12
   164d0:			; <UNDEFINED> instruction: 0xfffff23d
   164d4:	andeq	r0, r3, r6, lsr r6
   164d8:			; <UNDEFINED> instruction: 0xffffe781
   164dc:	andeq	r0, r3, sl, lsr #12
   164e0:			; <UNDEFINED> instruction: 0xffffeb0d
   164e4:	andeq	r0, r3, lr, lsl r6
   164e8:			; <UNDEFINED> instruction: 0xffffec41
   164ec:	andeq	r0, r3, r2, lsl r6
   164f0:			; <UNDEFINED> instruction: 0xffffef85
   164f4:	muleq	r3, r2, r7
   164f8:			; <UNDEFINED> instruction: 0xffffe259
   164fc:	strdeq	r0, [r3], -r6
   16500:			; <UNDEFINED> instruction: 0xffffe995
   16504:	andeq	r0, r3, sl, ror #11
   16508:			; <UNDEFINED> instruction: 0xffffe691
   1650c:	ldrdeq	r0, [r3], -lr
   16510:			; <UNDEFINED> instruction: 0xffffe8e1
   16514:	ldrdeq	r0, [r3], -r2
   16518:			; <UNDEFINED> instruction: 0xffffe5ed
   1651c:	andeq	r3, r3, r6, lsl r8
   16520:			; <UNDEFINED> instruction: 0xfffff551
   16524:			; <UNDEFINED> instruction: 0x000305b6
   16528:			; <UNDEFINED> instruction: 0xffffe20d
   1652c:	andeq	r0, r3, sl, lsr #11
   16530:			; <UNDEFINED> instruction: 0xffffe999
   16534:	muleq	r3, lr, r5
   16538:			; <UNDEFINED> instruction: 0xffffeac5
   1653c:			; <UNDEFINED> instruction: 0x000337b2
   16540:			; <UNDEFINED> instruction: 0xffffe745
   16544:	andeq	r0, r3, r2, lsl #11
   16548:			; <UNDEFINED> instruction: 0xffffebed
   1654c:	andeq	r0, r3, r6, ror r5
   16550:			; <UNDEFINED> instruction: 0xfffff375
   16554:	andeq	r0, r3, sl, ror #10
   16558:	andeq	r0, r3, r2, ror #10
   1655c:	andeq	sp, r5, ip, lsr sl
   16560:	andeq	r0, r0, r0, asr #3
   16564:	andeq	r0, r3, sl, lsr r5
   16568:	andeq	r5, r5, r0, lsr #4
   1656c:	andeq	r0, r3, r4, lsl r5
   16570:	strdeq	r5, [r5], -r6
   16574:	andeq	r0, r3, lr, ror #9
   16578:	andeq	r5, r5, ip, asr #3
   1657c:	andeq	sp, r5, lr, lsr #19
   16580:	andeq	r0, r3, r0, asr #9
   16584:	muleq	r5, sl, r1
   16588:	muleq	r3, r8, r4
   1658c:	andeq	r5, r5, lr, ror #2
   16590:	andeq	r0, r3, r0, ror r4
   16594:	andeq	r5, r5, r2, asr #2
   16598:	andeq	r0, r3, r8, asr #8
   1659c:	andeq	r5, r5, r6, lsl r1
   165a0:	andeq	r0, r3, r0, lsr #8
   165a4:	andeq	r5, r5, sl, ror #1
   165a8:	strdeq	r0, [r3], -r8
   165ac:	strheq	r5, [r5], -lr
   165b0:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   165b4:	muleq	r5, r2, r0
   165b8:	andeq	sp, r5, r4, ror r8
   165bc:	andeq	r0, r3, r6, lsr #7
   165c0:	andeq	r7, r5, ip, lsr #25
   165c4:	andeq	r0, r3, r8, lsl #7
   165c8:	andeq	r5, r5, sl, lsr r0
   165cc:	andeq	r0, r3, r0, ror #6
   165d0:	strdeq	sp, [r5], -lr
   165d4:	andeq	r0, r3, ip, lsr r3
   165d8:	ldrdeq	sp, [r5], -r6
   165dc:	andeq	r0, r3, r8, lsl r3
   165e0:	andeq	r7, r5, sl, lsl #24
   165e4:			; <UNDEFINED> instruction: 0x00054fb8
   165e8:	andeq	r0, r3, ip, ror #5
   165ec:	andeq	r4, r5, lr, lsl #31
   165f0:	muleq	r5, ip, r8
   165f4:	ldrbmi	r2, [r0, -r1]!
   165f8:	ldrbmi	r2, [r0, -r0]!
   165fc:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
   16600:			; <UNDEFINED> instruction: 0x4604447b
   16604:			; <UNDEFINED> instruction: 0xf8403308
   16608:			; <UNDEFINED> instruction: 0xf01b3b48
   1660c:			; <UNDEFINED> instruction: 0x4620fd3f
   16610:	svclt	0x0000bd10
   16614:	andeq	r4, r5, r4, asr #27
   16618:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
   1661c:	movwcc	r4, #33915	; 0x847b
   16620:			; <UNDEFINED> instruction: 0xf8404604
   16624:			; <UNDEFINED> instruction: 0xf01b3b48
   16628:			; <UNDEFINED> instruction: 0x4620fd31
   1662c:			; <UNDEFINED> instruction: 0xf8e0f02d
   16630:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   16634:			; <UNDEFINED> instruction: 0xf02d4620
   16638:			; <UNDEFINED> instruction: 0xf7fbf8db
   1663c:	svclt	0x0000edd4
   16640:	andeq	r4, r5, r8, lsr #27
   16644:	bmi	1a9260 <_ZdlPv@@Base+0x165a70>
   16648:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1664c:	ldmpl	fp, {r2, r9, sl, lr}
   16650:	andvs	r3, r3, r8, lsl #6
   16654:	blx	11d4652 <_ZdlPv@@Base+0x1190e62>
   16658:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1665c:	muleq	r5, r8, r6
   16660:	andeq	r0, r0, r4, lsr #3
   16664:	bmi	2a9290 <_ZdlPv@@Base+0x265aa0>
   16668:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1666c:	ldmpl	fp, {r2, r9, sl, lr}
   16670:	andvs	r3, r3, r8, lsl #6
   16674:	blx	dd4672 <_ZdlPv@@Base+0xd90e82>
   16678:			; <UNDEFINED> instruction: 0xf02d4620
   1667c:			; <UNDEFINED> instruction: 0x4620f8b9
   16680:			; <UNDEFINED> instruction: 0x4620bd10
   16684:			; <UNDEFINED> instruction: 0xf8b4f02d
   16688:	stc	7, cr15, [ip, #1004]!	; 0x3ec
   1668c:	andeq	r7, r5, r8, ror r6
   16690:	andeq	r0, r0, r4, lsr #3
   16694:	bmi	1a92b0 <_ZdlPv@@Base+0x165ac0>
   16698:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1669c:	ldmpl	fp, {r2, r9, sl, lr}
   166a0:	andvs	r3, r3, r8, lsl #6
   166a4:	blx	7d46a2 <_ZdlPv@@Base+0x790eb2>
   166a8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   166ac:	andeq	r7, r5, r8, asr #12
   166b0:	andeq	r0, r0, r4, lsr #3
   166b4:	bmi	2a92e0 <_ZdlPv@@Base+0x265af0>
   166b8:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   166bc:	ldmpl	fp, {r2, r9, sl, lr}
   166c0:	andvs	r3, r3, r8, lsl #6
   166c4:	blx	3d46c2 <_ZdlPv@@Base+0x390ed2>
   166c8:			; <UNDEFINED> instruction: 0xf02d4620
   166cc:			; <UNDEFINED> instruction: 0x4620f891
   166d0:			; <UNDEFINED> instruction: 0x4620bd10
   166d4:			; <UNDEFINED> instruction: 0xf88cf02d
   166d8:	stc	7, cr15, [r4, #1004]	; 0x3ec
   166dc:	andeq	r7, r5, r8, lsr #12
   166e0:	andeq	r0, r0, r4, lsr #3
   166e4:	bmi	1a9300 <_ZdlPv@@Base+0x165b10>
   166e8:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   166ec:	ldmpl	fp, {r2, r9, sl, lr}
   166f0:	andvs	r3, r3, r8, lsl #6
   166f4:	blx	ffdd46f0 <_ZdlPv@@Base+0xffd90f00>
   166f8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   166fc:	strdeq	r7, [r5], -r8
   16700:	andeq	r0, r0, r4, lsr #3
   16704:	bmi	2a9330 <_ZdlPv@@Base+0x265b40>
   16708:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1670c:	ldmpl	fp, {r2, r9, sl, lr}
   16710:	andvs	r3, r3, r8, lsl #6
   16714:	blx	ff9d4710 <_ZdlPv@@Base+0xff990f20>
   16718:			; <UNDEFINED> instruction: 0xf02d4620
   1671c:	strtmi	pc, [r0], -r9, ror #16
   16720:			; <UNDEFINED> instruction: 0x4620bd10
   16724:			; <UNDEFINED> instruction: 0xf864f02d
   16728:	ldcl	7, cr15, [ip, #-1004]	; 0xfffffc14
   1672c:	ldrdeq	r7, [r5], -r8
   16730:	andeq	r0, r0, r4, lsr #3
   16734:	bmi	1a9350 <_ZdlPv@@Base+0x165b60>
   16738:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1673c:	ldmpl	fp, {r2, r9, sl, lr}
   16740:	andvs	r3, r3, r8, lsl #6
   16744:	blx	ff3d4740 <_ZdlPv@@Base+0xff390f50>
   16748:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1674c:	andeq	r7, r5, r8, lsr #11
   16750:	andeq	r0, r0, r4, lsr #3
   16754:	bmi	2a9380 <_ZdlPv@@Base+0x265b90>
   16758:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1675c:	ldmpl	fp, {r2, r9, sl, lr}
   16760:	andvs	r3, r3, r8, lsl #6
   16764:	blx	fefd4760 <_ZdlPv@@Base+0xfef90f70>
   16768:			; <UNDEFINED> instruction: 0xf02d4620
   1676c:	strtmi	pc, [r0], -r1, asr #16
   16770:			; <UNDEFINED> instruction: 0x4620bd10
   16774:			; <UNDEFINED> instruction: 0xf83cf02d
   16778:	ldc	7, cr15, [r4, #-1004]!	; 0xfffffc14
   1677c:	andeq	r7, r5, r8, lsl #11
   16780:	andeq	r0, r0, r4, lsr #3
   16784:	bmi	1a93a0 <_ZdlPv@@Base+0x165bb0>
   16788:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1678c:	ldmpl	fp, {r2, r9, sl, lr}
   16790:	andvs	r3, r3, r8, lsl #6
   16794:	blx	fe9d4790 <_ZdlPv@@Base+0xfe990fa0>
   16798:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1679c:	andeq	r7, r5, r8, asr r5
   167a0:	andeq	r0, r0, r4, lsr #3
   167a4:	bmi	2a93d0 <_ZdlPv@@Base+0x265be0>
   167a8:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   167ac:	ldmpl	fp, {r2, r9, sl, lr}
   167b0:	andvs	r3, r3, r8, lsl #6
   167b4:	blx	fe5d47b0 <_ZdlPv@@Base+0xfe590fc0>
   167b8:			; <UNDEFINED> instruction: 0xf02d4620
   167bc:			; <UNDEFINED> instruction: 0x4620f819
   167c0:			; <UNDEFINED> instruction: 0x4620bd10
   167c4:			; <UNDEFINED> instruction: 0xf814f02d
   167c8:	stc	7, cr15, [ip, #-1004]	; 0xfffffc14
   167cc:	andeq	r7, r5, r8, lsr r5
   167d0:	andeq	r0, r0, r4, lsr #3
   167d4:	bmi	1a93f0 <_ZdlPv@@Base+0x165c00>
   167d8:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   167dc:	ldmpl	fp, {r2, r9, sl, lr}
   167e0:	andvs	r3, r3, r8, lsl #6
   167e4:	blx	1fd47e0 <_ZdlPv@@Base+0x1f90ff0>
   167e8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   167ec:	andeq	r7, r5, r8, lsl #10
   167f0:	andeq	r0, r0, r4, lsr #3
   167f4:	bmi	2a9420 <_ZdlPv@@Base+0x265c30>
   167f8:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   167fc:	ldmpl	fp, {r2, r9, sl, lr}
   16800:	andvs	r3, r3, r8, lsl #6
   16804:	blx	1bd4800 <_ZdlPv@@Base+0x1b91010>
   16808:			; <UNDEFINED> instruction: 0xf02c4620
   1680c:	qsub8mi	pc, r0, r1	; <UNPREDICTABLE>
   16810:			; <UNDEFINED> instruction: 0x4620bd10
   16814:			; <UNDEFINED> instruction: 0xffecf02c
   16818:	stcl	7, cr15, [r4], #1004	; 0x3ec
   1681c:	andeq	r7, r5, r8, ror #9
   16820:	andeq	r0, r0, r4, lsr #3
   16824:	bmi	1a9440 <_ZdlPv@@Base+0x165c50>
   16828:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1682c:	ldmpl	fp, {r2, r9, sl, lr}
   16830:	andvs	r3, r3, r8, lsl #6
   16834:	blx	15d4830 <_ZdlPv@@Base+0x1591040>
   16838:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1683c:			; <UNDEFINED> instruction: 0x000574b8
   16840:	andeq	r0, r0, r4, lsr #3
   16844:	bmi	2a9470 <_ZdlPv@@Base+0x265c80>
   16848:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1684c:	ldmpl	fp, {r2, r9, sl, lr}
   16850:	andvs	r3, r3, r8, lsl #6
   16854:	blx	11d4850 <_ZdlPv@@Base+0x1191060>
   16858:			; <UNDEFINED> instruction: 0xf02c4620
   1685c:	strtmi	pc, [r0], -r9, asr #31
   16860:			; <UNDEFINED> instruction: 0x4620bd10
   16864:			; <UNDEFINED> instruction: 0xffc4f02c
   16868:	ldc	7, cr15, [ip], #1004	; 0x3ec
   1686c:	muleq	r5, r8, r4
   16870:	andeq	r0, r0, r4, lsr #3
   16874:	bmi	1a9490 <_ZdlPv@@Base+0x165ca0>
   16878:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1687c:	ldmpl	fp, {r2, r9, sl, lr}
   16880:	andvs	r3, r3, r8, lsl #6
   16884:	blx	bd4880 <_ZdlPv@@Base+0xb91090>
   16888:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1688c:	andeq	r7, r5, r8, ror #8
   16890:	andeq	r0, r0, r4, lsr #3
   16894:	bmi	2a94c0 <_ZdlPv@@Base+0x265cd0>
   16898:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1689c:	ldmpl	fp, {r2, r9, sl, lr}
   168a0:	andvs	r3, r3, r8, lsl #6
   168a4:	blx	7d48a0 <_ZdlPv@@Base+0x7910b0>
   168a8:			; <UNDEFINED> instruction: 0xf02c4620
   168ac:	strtmi	pc, [r0], -r1, lsr #31
   168b0:			; <UNDEFINED> instruction: 0x4620bd10
   168b4:			; <UNDEFINED> instruction: 0xff9cf02c
   168b8:	ldc	7, cr15, [r4], {251}	; 0xfb
   168bc:	andeq	r7, r5, r8, asr #8
   168c0:	andeq	r0, r0, r4, lsr #3
   168c4:	bmi	1a94e0 <_ZdlPv@@Base+0x165cf0>
   168c8:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   168cc:	ldmpl	fp, {r2, r9, sl, lr}
   168d0:	andvs	r3, r3, r8, lsl #6
   168d4:	blx	1d48d0 <_ZdlPv@@Base+0x1910e0>
   168d8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   168dc:	andeq	r7, r5, r8, lsl r4
   168e0:	andeq	r0, r0, r4, lsr #3
   168e4:	bmi	2a9510 <_ZdlPv@@Base+0x265d20>
   168e8:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   168ec:	ldmpl	fp, {r2, r9, sl, lr}
   168f0:	andvs	r3, r3, r8, lsl #6
   168f4:			; <UNDEFINED> instruction: 0xf9f6f7fd
   168f8:			; <UNDEFINED> instruction: 0xf02c4620
   168fc:	qsub16mi	pc, r0, r9	; <UNPREDICTABLE>
   16900:			; <UNDEFINED> instruction: 0x4620bd10
   16904:			; <UNDEFINED> instruction: 0xff74f02c
   16908:	stcl	7, cr15, [ip], #-1004	; 0xfffffc14
   1690c:	strdeq	r7, [r5], -r8
   16910:	andeq	r0, r0, r4, lsr #3
   16914:	bmi	1a9530 <_ZdlPv@@Base+0x165d40>
   16918:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1691c:	ldmpl	fp, {r2, r9, sl, lr}
   16920:	andvs	r3, r3, r8, lsl #6
   16924:			; <UNDEFINED> instruction: 0xf9def7fd
   16928:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1692c:	andeq	r7, r5, r8, asr #7
   16930:	andeq	r0, r0, r4, lsr #3
   16934:	bmi	2a9560 <_ZdlPv@@Base+0x265d70>
   16938:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1693c:	ldmpl	fp, {r2, r9, sl, lr}
   16940:	andvs	r3, r3, r8, lsl #6
   16944:			; <UNDEFINED> instruction: 0xf9cef7fd
   16948:			; <UNDEFINED> instruction: 0xf02c4620
   1694c:	qsaxmi	pc, r0, r1	; <UNPREDICTABLE>
   16950:			; <UNDEFINED> instruction: 0x4620bd10
   16954:			; <UNDEFINED> instruction: 0xff4cf02c
   16958:	mcrr	7, 15, pc, r4, cr11	; <UNPREDICTABLE>
   1695c:	andeq	r7, r5, r8, lsr #7
   16960:	andeq	r0, r0, r4, lsr #3
   16964:	bmi	1a9580 <_ZdlPv@@Base+0x165d90>
   16968:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1696c:	ldmpl	fp, {r2, r9, sl, lr}
   16970:	andvs	r3, r3, r8, lsl #6
   16974:			; <UNDEFINED> instruction: 0xf9b6f7fd
   16978:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1697c:	andeq	r7, r5, r8, ror r3
   16980:	andeq	r0, r0, r4, lsr #3
   16984:	bmi	2a95b0 <_ZdlPv@@Base+0x265dc0>
   16988:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1698c:	ldmpl	fp, {r2, r9, sl, lr}
   16990:	andvs	r3, r3, r8, lsl #6
   16994:			; <UNDEFINED> instruction: 0xf9a6f7fd
   16998:			; <UNDEFINED> instruction: 0xf02c4620
   1699c:	strtmi	pc, [r0], -r9, lsr #30
   169a0:			; <UNDEFINED> instruction: 0x4620bd10
   169a4:			; <UNDEFINED> instruction: 0xff24f02c
   169a8:	ldc	7, cr15, [ip], {251}	; 0xfb
   169ac:	andeq	r7, r5, r8, asr r3
   169b0:	andeq	r0, r0, r4, lsr #3
   169b4:	bmi	1a95d0 <_ZdlPv@@Base+0x165de0>
   169b8:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   169bc:	ldmpl	fp, {r2, r9, sl, lr}
   169c0:	andvs	r3, r3, r8, lsl #6
   169c4:			; <UNDEFINED> instruction: 0xf98ef7fd
   169c8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   169cc:	andeq	r7, r5, r8, lsr #6
   169d0:	andeq	r0, r0, r4, lsr #3
   169d4:	bmi	2a9600 <_ZdlPv@@Base+0x265e10>
   169d8:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   169dc:	ldmpl	fp, {r2, r9, sl, lr}
   169e0:	andvs	r3, r3, r8, lsl #6
   169e4:			; <UNDEFINED> instruction: 0xf97ef7fd
   169e8:			; <UNDEFINED> instruction: 0xf02c4620
   169ec:	strtmi	pc, [r0], -r1, lsl #30
   169f0:			; <UNDEFINED> instruction: 0x4620bd10
   169f4:	cdp2	0, 15, cr15, cr12, cr12, {1}
   169f8:	bl	ffd549ec <_ZdlPv@@Base+0xffd111fc>
   169fc:	andeq	r7, r5, r8, lsl #6
   16a00:	andeq	r0, r0, r4, lsr #3
   16a04:			; <UNDEFINED> instruction: 0x4604b538
   16a08:	bmi	3e9648 <_ZdlPv@@Base+0x3a5e58>
   16a0c:	stmiavs	r5, {r0, r1, r3, r4, r5, r6, sl, lr}^
   16a10:	movwcc	r5, #34971	; 0x889b
   16a14:			; <UNDEFINED> instruction: 0xb12d6003
   16a18:			; <UNDEFINED> instruction: 0xf01a4628
   16a1c:	strtmi	pc, [r8], -r3, lsr #25
   16a20:	cdp2	0, 14, cr15, cr6, cr12, {1}
   16a24:			; <UNDEFINED> instruction: 0xb12d6925
   16a28:			; <UNDEFINED> instruction: 0xf01a4628
   16a2c:			; <UNDEFINED> instruction: 0x4628fc9b
   16a30:	cdp2	0, 13, cr15, cr14, cr12, {1}
   16a34:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   16a38:			; <UNDEFINED> instruction: 0xf02c4628
   16a3c:			; <UNDEFINED> instruction: 0xf7fbfed9
   16a40:	ubfx	lr, r2, #23, #26
   16a44:	ldrdeq	r7, [r5], -r4
   16a48:	andeq	r0, r0, r8, asr r2
   16a4c:			; <UNDEFINED> instruction: 0x4604b538
   16a50:	bmi	3e9690 <_ZdlPv@@Base+0x3a5ea0>
   16a54:	stmiavs	r5, {r0, r1, r3, r4, r5, r6, sl, lr}^
   16a58:	movwcc	r5, #34971	; 0x889b
   16a5c:			; <UNDEFINED> instruction: 0xb12d6003
   16a60:			; <UNDEFINED> instruction: 0xf01a4628
   16a64:			; <UNDEFINED> instruction: 0x4628fc7f
   16a68:	cdp2	0, 12, cr15, cr2, cr12, {1}
   16a6c:			; <UNDEFINED> instruction: 0xb12d6925
   16a70:			; <UNDEFINED> instruction: 0xf01a4628
   16a74:			; <UNDEFINED> instruction: 0x4628fc77
   16a78:	cdp2	0, 11, cr15, cr10, cr12, {1}
   16a7c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   16a80:			; <UNDEFINED> instruction: 0xf02c4628
   16a84:			; <UNDEFINED> instruction: 0xf7fbfeb5
   16a88:	ldrb	lr, [r9, lr, lsr #23]!
   16a8c:	andeq	r7, r5, ip, lsl #5
   16a90:	andeq	r0, r0, r8, asr r2
   16a94:			; <UNDEFINED> instruction: 0x4604b538
   16a98:	bmi	4a96e4 <_ZdlPv@@Base+0x465ef4>
   16a9c:	stmiavs	r5, {r0, r1, r3, r4, r5, r6, sl, lr}^
   16aa0:	movwcc	r5, #34971	; 0x889b
   16aa4:			; <UNDEFINED> instruction: 0xb12d6003
   16aa8:			; <UNDEFINED> instruction: 0xf01a4628
   16aac:			; <UNDEFINED> instruction: 0x4628fc5b
   16ab0:	cdp2	0, 9, cr15, cr14, cr12, {1}
   16ab4:			; <UNDEFINED> instruction: 0xb12d6925
   16ab8:			; <UNDEFINED> instruction: 0xf01a4628
   16abc:			; <UNDEFINED> instruction: 0x4628fc53
   16ac0:	cdp2	0, 9, cr15, cr6, cr12, {1}
   16ac4:			; <UNDEFINED> instruction: 0xf02c4620
   16ac8:			; <UNDEFINED> instruction: 0x4620fe93
   16acc:			; <UNDEFINED> instruction: 0x4628bd38
   16ad0:	cdp2	0, 8, cr15, cr14, cr12, {1}
   16ad4:			; <UNDEFINED> instruction: 0xf02c4620
   16ad8:			; <UNDEFINED> instruction: 0xf7fbfe8b
   16adc:	ldrb	lr, [r6, r4, lsl #23]!
   16ae0:	andeq	r7, r5, r4, asr #4
   16ae4:	andeq	r0, r0, r8, asr r2
   16ae8:			; <UNDEFINED> instruction: 0x4604b538
   16aec:	bmi	4a9738 <_ZdlPv@@Base+0x465f48>
   16af0:	stmiavs	r5, {r0, r1, r3, r4, r5, r6, sl, lr}^
   16af4:	movwcc	r5, #34971	; 0x889b
   16af8:			; <UNDEFINED> instruction: 0xb12d6003
   16afc:			; <UNDEFINED> instruction: 0xf01a4628
   16b00:			; <UNDEFINED> instruction: 0x4628fc31
   16b04:	cdp2	0, 7, cr15, cr4, cr12, {1}
   16b08:			; <UNDEFINED> instruction: 0xb12d6925
   16b0c:			; <UNDEFINED> instruction: 0xf01a4628
   16b10:	strtmi	pc, [r8], -r9, lsr #24
   16b14:	cdp2	0, 6, cr15, cr12, cr12, {1}
   16b18:			; <UNDEFINED> instruction: 0xf02c4620
   16b1c:	strtmi	pc, [r0], -r9, ror #28
   16b20:			; <UNDEFINED> instruction: 0x4628bd38
   16b24:	cdp2	0, 6, cr15, cr4, cr12, {1}
   16b28:			; <UNDEFINED> instruction: 0xf02c4620
   16b2c:			; <UNDEFINED> instruction: 0xf7fbfe61
   16b30:	ubfx	lr, sl, #22, #23
   16b34:	strdeq	r7, [r5], -r0
   16b38:	andeq	r0, r0, r8, asr r2
   16b3c:	andeq	r0, r0, r0
   16b40:	stmdavs	fp, {fp, sp, lr}
   16b44:	ldrbmi	r1, [r0, -r0, asr #21]!
   16b48:			; <UNDEFINED> instruction: 0x011cf8d0
   16b4c:	svclt	0x00004770
   16b50:	ldrdeq	pc, [r4, -r0]!
   16b54:	svclt	0x00004770
   16b58:	ldrdeq	pc, [r0, -r0]!
   16b5c:	svclt	0x00004770
   16b60:	ldrbmi	r6, [r0, -r0, asr #26]!
   16b64:	ldrbmi	r6, [r0, -r0, lsl #27]!
   16b68:	ldrbmi	r6, [r0, -r0, lsl #17]!
   16b6c:	ldrdcc	pc, [r4], r0	; <UNPREDICTABLE>
   16b70:	ldmib	r0, {r0, r1, r3, r4, r8, ip, sp, pc}^
   16b74:	ldrmi	r3, [r8], #-33	; 0xffffffdf
   16b78:	stmvs	r0, {r4, r5, r6, r8, r9, sl, lr}
   16b7c:	svclt	0x00004770
   16b80:	ldrbmi	r6, [r0, -r0, lsl #28]!
   16b84:	ldrbmi	r6, [r0, -r0, lsl #29]!
   16b88:	ldrbmi	r6, [r0, -r0, lsl #30]!
   16b8c:	ldrbmi	r6, [r0, -r0, asr #24]!
   16b90:	ldrbmi	r6, [r0, -r0, lsl #25]!
   16b94:	ldrbmi	r6, [r0, -r0, lsl #31]!
   16b98:	ldrbmi	r6, [r0, -r0, lsl #18]!
   16b9c:	ldrdcc	pc, [r8], #128	; 0x80
   16ba0:	cfstr32mi	mvfx11, [sp, #-448]	; 0xfffffe40
   16ba4:	orrslt	r4, fp, sp, ror r4
   16ba8:	ldrsbtmi	pc, [r8], r0	; <UNPREDICTABLE>
   16bac:	stmdavs	r3!, {r2, r3, r4, r5, r8, ip, sp, pc}
   16bb0:	blvs	ff6e8438 <_ZdlPv@@Base+0xff6a4c48>
   16bb4:	ldmdblt	r0!, {r3, r4, r7, r8, r9, sl, lr}
   16bb8:	stccs	8, cr6, [r0], {100}	; 0x64
   16bbc:	blmi	20b3a0 <_ZdlPv@@Base+0x1c7bb0>
   16bc0:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   16bc4:	stmdavs	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   16bc8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   16bcc:			; <UNDEFINED> instruction: 0x471869db
   16bd0:	ldrdmi	pc, [r4], r0	; <UNPREDICTABLE>
   16bd4:	svclt	0x0000e7ea
   16bd8:	andeq	r7, r5, ip, lsr r1
   16bdc:	andeq	r0, r0, r4, asr #3
   16be0:	ldrdcc	pc, [r8], #128	; 0x80
   16be4:	cfstr32mi	mvfx11, [sp, #-448]	; 0xfffffe40
   16be8:	orrslt	r4, fp, sp, ror r4
   16bec:	ldrsbtmi	pc, [r8], r0	; <UNPREDICTABLE>
   16bf0:	stmdavs	r3!, {r2, r3, r4, r5, r8, ip, sp, pc}
   16bf4:	blvs	ff6e847c <_ZdlPv@@Base+0xff6a4c8c>
   16bf8:	ldmdblt	r0!, {r3, r4, r7, r8, r9, sl, lr}
   16bfc:	stccs	8, cr6, [r0], {100}	; 0x64
   16c00:	blmi	20b3e4 <_ZdlPv@@Base+0x1c7bf4>
   16c04:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   16c08:	stmdavs	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   16c0c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   16c10:			; <UNDEFINED> instruction: 0x47186adb
   16c14:	ldrdmi	pc, [r4], r0	; <UNPREDICTABLE>
   16c18:	svclt	0x0000e7ea
   16c1c:	strdeq	r7, [r5], -r8
   16c20:	andeq	r0, r0, r4, asr #3
   16c24:	blmi	729498 <_ZdlPv@@Base+0x6e5ca8>
   16c28:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   16c2c:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   16c30:	ldmdavs	fp, {r1, r3, r4, r8, sl, fp, lr}
   16c34:			; <UNDEFINED> instruction: 0xf04f9303
   16c38:			; <UNDEFINED> instruction: 0xf8d00300
   16c3c:	ldrbtmi	r3, [sp], #-200	; 0xffffff38
   16c40:			; <UNDEFINED> instruction: 0xf8d0b313
   16c44:	ldrhlt	r4, [ip, -r8]!
   16c48:	strtmi	r6, [r0], -r3, lsr #16
   16c4c:			; <UNDEFINED> instruction: 0x47986bdb
   16c50:	stmdavs	r4!, {r4, r5, r8, fp, ip, sp, pc}^
   16c54:	mvnsle	r2, r0, lsl #24
   16c58:	stmiapl	fp!, {r0, r4, r8, r9, fp, lr}^
   16c5c:	and	r6, r9, r8, lsl r8
   16c60:	movwcs	r6, #2052	; 0x804
   16c64:	stmib	sp, {r1, r9, fp, sp, pc}^
   16c68:	stmdbge	r1, {r0, r8, r9, ip, sp}
   16c6c:	ldrmi	r6, [r8, r3, lsr #24]
   16c70:	submi	r9, r0, #65536	; 0x10000
   16c74:	blmi	2294a8 <_ZdlPv@@Base+0x1e5cb8>
   16c78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16c7c:	blls	f0cec <_ZdlPv@@Base+0xad4fc>
   16c80:	qaddle	r4, sl, r4
   16c84:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   16c88:	ldrdmi	pc, [r4], r0	; <UNPREDICTABLE>
   16c8c:			; <UNDEFINED> instruction: 0xf7fbe7db
   16c90:	svclt	0x0000eaa4
   16c94:	strheq	r7, [r5], -r8
   16c98:	andeq	r0, r0, ip, ror r1
   16c9c:	andeq	r7, r5, r2, lsr #1
   16ca0:	andeq	r0, r0, r8, lsl r2
   16ca4:	andeq	r7, r5, r8, rrx
   16ca8:	blmi	6e9518 <_ZdlPv@@Base+0x6a5d28>
   16cac:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   16cb0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   16cb4:	ldmdavs	fp, {r0, r3, r4, r8, sl, fp, lr}
   16cb8:			; <UNDEFINED> instruction: 0xf04f9303
   16cbc:			; <UNDEFINED> instruction: 0xf8d00300
   16cc0:	ldrbtmi	r3, [sp], #-200	; 0xffffff38
   16cc4:			; <UNDEFINED> instruction: 0xf8d0b30b
   16cc8:	ldrhlt	r4, [ip, -r8]!
   16ccc:	strtmi	r6, [r0], -r3, lsr #16
   16cd0:			; <UNDEFINED> instruction: 0x47986bdb
   16cd4:	stmdavs	r4!, {r4, r5, r8, fp, ip, sp, pc}^
   16cd8:	mvnsle	r2, r0, lsl #24
   16cdc:	stmiapl	fp!, {r4, r8, r9, fp, lr}^
   16ce0:	and	r6, r8, r8, lsl r8
   16ce4:	movwcs	r6, #2052	; 0x804
   16ce8:	stmib	sp, {r1, r9, fp, sp, pc}^
   16cec:	stmdbge	r1, {r0, r8, r9, ip, sp}
   16cf0:	ldrmi	r6, [r8, r3, lsr #24]
   16cf4:	bmi	2fcd04 <_ZdlPv@@Base+0x2b9514>
   16cf8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   16cfc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16d00:	subsmi	r9, sl, r3, lsl #22
   16d04:	andlt	sp, r5, r4, lsl #2
   16d08:			; <UNDEFINED> instruction: 0xf8d0bd30
   16d0c:	ldrb	r4, [ip, r4, lsr #1]
   16d10:	b	18d4d04 <_ZdlPv@@Base+0x1891514>
   16d14:	andeq	r7, r5, r4, lsr r0
   16d18:	andeq	r0, r0, ip, ror r1
   16d1c:	andeq	r7, r5, lr, lsl r0
   16d20:	andeq	r0, r0, r8, lsl r2
   16d24:	andeq	r6, r5, r6, ror #31
   16d28:	ldrdcs	pc, [r4], r0	; <UNPREDICTABLE>
   16d2c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   16d30:			; <UNDEFINED> instruction: 0xf8d0b14a
   16d34:			; <UNDEFINED> instruction: 0xf8d030ac
   16d38:	tstlt	r2, r8, asr #1
   16d3c:	ldrsbtcs	pc, [ip], r0	; <UNPREDICTABLE>
   16d40:			; <UNDEFINED> instruction: 0x46184413
   16d44:	bmi	e8b0c <_ZdlPv@@Base+0xa531c>
   16d48:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   16d4c:	svclt	0x0000e7f3
   16d50:			; <UNDEFINED> instruction: 0x00056fb2
   16d54:	andeq	r0, r0, r4, asr #3
   16d58:	ldrdeq	pc, [r8], r0	; <UNPREDICTABLE>
   16d5c:	svclt	0x00004770
   16d60:	ldrdeq	pc, [r8, -r0]!
   16d64:	svclt	0x00004770
   16d68:	ldrdeq	pc, [ip, -r0]!
   16d6c:	svclt	0x00004770
   16d70:	ldrdeq	pc, [r4], #128	; 0x80
   16d74:	svclt	0x00004770
   16d78:			; <UNDEFINED> instruction: 0x460cb538
   16d7c:	stmiavs	r2, {r3, r8, r9, fp, lr}^
   16d80:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   16d84:			; <UNDEFINED> instruction: 0x07d21051
   16d88:	bl	170f9c <_ZdlPv@@Base+0x12d7ac>
   16d8c:	svclt	0x00440001
   16d90:	ldmpl	r3, {r1, r3, r5, r6, fp, ip, lr}^
   16d94:			; <UNDEFINED> instruction: 0x46034798
   16d98:	eorvs	r2, r3, r1
   16d9c:	svclt	0x0000bd38
   16da0:	andeq	ip, r5, r4, ror #28
   16da4:	ldrblt	r4, [r0, #-2829]!	; 0xfffff4f3
   16da8:	stmiavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
   16dac:	ldmdavs	lr, {r2, r3, r9, sl, lr}
   16db0:	subsne	r6, r1, r3, lsl #17
   16db4:	bl	198d04 <_ZdlPv@@Base+0x155514>
   16db8:	stcmi	0, cr0, [r9, #-4]
   16dbc:	ldmdapl	r2!, {r3, r6, r8, r9, sl, fp, ip, sp, pc}^
   16dc0:	svclt	0x0048447d
   16dc4:			; <UNDEFINED> instruction: 0x479858d3
   16dc8:	stmiapl	sl!, {r1, r2, r9, fp, lr}
   16dcc:			; <UNDEFINED> instruction: 0x46036812
   16dd0:	blx	9edde <_ZdlPv@@Base+0x5b5ee>
   16dd4:	eorvs	pc, r3, r3, lsl #6
   16dd8:	svclt	0x0000bd70
   16ddc:	andeq	ip, r5, ip, lsr lr
   16de0:	andeq	r6, r5, r0, lsr #30
   16de4:	andeq	r0, r0, r4, ror r2
   16de8:	ldrblt	r4, [r0, #-2829]!	; 0xfffff4f3
   16dec:	stmiavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
   16df0:	ldmdavs	lr, {r2, r3, r9, sl, lr}
   16df4:	subsne	r6, r1, r3, lsl #17
   16df8:	bl	198d48 <_ZdlPv@@Base+0x155558>
   16dfc:	stcmi	0, cr0, [r9, #-4]
   16e00:	ldmdapl	r2!, {r3, r6, r8, r9, sl, fp, ip, sp, pc}^
   16e04:	svclt	0x0048447d
   16e08:			; <UNDEFINED> instruction: 0x479858d3
   16e0c:	stmiapl	sl!, {r1, r2, r9, fp, lr}
   16e10:			; <UNDEFINED> instruction: 0x46036812
   16e14:	blx	9ee22 <_ZdlPv@@Base+0x5b632>
   16e18:	eorvs	pc, r3, r3, lsl #6
   16e1c:	svclt	0x0000bd70
   16e20:	strdeq	ip, [r5], -r8
   16e24:	ldrdeq	r6, [r5], -ip
   16e28:	muleq	r0, r0, r2
   16e2c:	ldrlt	r4, [r0], #-2824	; 0xfffff4f8
   16e30:	stmiavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
   16e34:	stmvs	r3, {r2, r3, r4, fp, sp, lr}
   16e38:			; <UNDEFINED> instruction: 0x07d21051
   16e3c:	andeq	lr, r1, r4, lsl #22
   16e40:	stmdapl	r2!, {r3, r6, r8, r9, sl, fp, ip, sp, pc}^
   16e44:	blmi	154fc0 <_ZdlPv@@Base+0x1117d0>
   16e48:	ldmpl	r3, {r3, r6, r8, r9, sl, fp, ip, sp, pc}^
   16e4c:	svclt	0x00004718
   16e50:			; <UNDEFINED> instruction: 0x0005cdb4
   16e54:	ldrlt	r4, [r0], #-2831	; 0xfffff4f1
   16e58:	cfstrsmi	mvf4, [pc], {123}	; 0x7b
   16e5c:	ldrbtmi	r6, [ip], #-2074	; 0xfffff7e6
   16e60:	ldrdeq	pc, [r4], r2	; <UNPREDICTABLE>
   16e64:	ldrsbtcc	pc, [r4], r2	; <UNPREDICTABLE>
   16e68:			; <UNDEFINED> instruction: 0xf8d2b190
   16e6c:	bne	ff0d7124 <_ZdlPv@@Base+0xff093934>
   16e70:	ldrdeq	pc, [r8], #130	; 0x82
   16e74:			; <UNDEFINED> instruction: 0xf8d2b110
   16e78:	ldrmi	r2, [r3], #-188	; 0xffffff44
   16e7c:	andcs	r4, r1, r7, lsl #20
   16e80:			; <UNDEFINED> instruction: 0xf85d58a2
   16e84:	ldmdavs	r2, {r2, r8, r9, fp, lr}
   16e88:	vqrdmulh.s<illegal width 8>	d15, d2, d3
   16e8c:	ldrbmi	r6, [r0, -fp]!
   16e90:	ubfx	r4, fp, #4, #14
   16e94:	andeq	ip, r5, ip, lsl #27
   16e98:	andeq	r6, r5, r2, lsl #29
   16e9c:	muleq	r0, r0, r2
   16ea0:	ldmvs	r8, {r0, r1, r7, r8, r9, fp, sp, lr}
   16ea4:	svclt	0x00004770
   16ea8:	teqcc	r8, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
   16eac:			; <UNDEFINED> instruction: 0x47706998
   16eb0:	ldrdcc	pc, [r0, #-128]	; 0xffffff80
   16eb4:			; <UNDEFINED> instruction: 0x47706998
   16eb8:	ldrdeq	pc, [r0, #-128]!	; 0xffffff80
   16ebc:	svclt	0x00004770
   16ec0:	ldrtlt	fp, [r0], #-402	; 0xfffffe6e
   16ec4:			; <UNDEFINED> instruction: 0xf9b26884
   16ec8:			; <UNDEFINED> instruction: 0xf9b23004
   16ecc:	bne	ff2eaeec <_ZdlPv@@Base+0xff2a76fc>
   16ed0:			; <UNDEFINED> instruction: 0xf8546812
   16ed4:	adcmi	r0, r8, #35	; 0x23
   16ed8:			; <UNDEFINED> instruction: 0x4628bfb8
   16edc:	eoreq	pc, r3, r4, asr #16
   16ee0:	mvnsle	r2, r0, lsl #20
   16ee4:			; <UNDEFINED> instruction: 0x4770bc30
   16ee8:	svclt	0x00004770
   16eec:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   16ef0:	tstlt	fp, fp, asr r8
   16ef4:			; <UNDEFINED> instruction: 0x47706818
   16ef8:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   16efc:	svclt	0x00004770
   16f00:	strdeq	ip, [r5], -r6
   16f04:	andeq	r1, r3, sl, lsl #15
   16f08:	ldrlt	fp, [r0, #-321]	; 0xfffffebf
   16f0c:	strtmi	r4, [r0], -ip, lsl #12
   16f10:			; <UNDEFINED> instruction: 0xf02c6824
   16f14:	stccs	12, cr15, [r0], {109}	; 0x6d
   16f18:	ldfltd	f5, [r0, #-996]	; 0xfffffc1c
   16f1c:	svclt	0x00004770
   16f20:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
   16f24:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   16f28:	blx	9d2f8c <_ZdlPv@@Base+0x98f79c>
   16f2c:	sbcseq	pc, r0, r4, asr #17
   16f30:			; <UNDEFINED> instruction: 0x4010e8bd
   16f34:	mrclt	0, 1, APSR_nzcv, cr4, cr3, {0}
   16f38:	andeq	ip, r5, r0, asr #25
   16f3c:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
   16f40:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   16f44:	blx	652fa8 <_ZdlPv@@Base+0x60f7b8>
   16f48:	sbcseq	pc, r4, r4, asr #17
   16f4c:			; <UNDEFINED> instruction: 0x4010e8bd
   16f50:	mcrlt	0, 1, pc, cr6, cr3, {0}	; <UNPREDICTABLE>
   16f54:	andeq	ip, r5, r4, lsr #25
   16f58:	andcs	r4, r0, #3072	; 0xc00
   16f5c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   16f60:	tstcs	ip, r3, asr #17	; <UNPREDICTABLE>
   16f64:	mrclt	0, 0, APSR_nzcv, cr12, cr3, {0}
   16f68:	andeq	ip, r5, r8, lsl #25
   16f6c:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
   16f70:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   16f74:	blx	52fd8 <_ZdlPv@@Base+0xf7e8>
   16f78:	msreq	SPSR_f, r4, asr #17
   16f7c:			; <UNDEFINED> instruction: 0x4010e8bd
   16f80:	mcrlt	0, 0, pc, cr14, cr3, {0}	; <UNPREDICTABLE>
   16f84:	andeq	ip, r5, r4, ror ip
   16f88:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   16f8c:	mrrcvs	8, 1, r6, r3, cr10
   16f90:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
   16f94:			; <UNDEFINED> instruction: 0xf0136453
   16f98:	svclt	0x0000be03
   16f9c:	andeq	ip, r5, sl, asr ip
   16fa0:			; <UNDEFINED> instruction: 0xf017b510
   16fa4:			; <UNDEFINED> instruction: 0x4c08f9e9
   16fa8:	adcvs	r4, r0, ip, ror r4
   16fac:			; <UNDEFINED> instruction: 0xf017b130
   16fb0:	rscvs	pc, r0, r3, ror #19
   16fb4:			; <UNDEFINED> instruction: 0x4010e8bd
   16fb8:	ldcllt	0, cr15, [r2, #76]!	; 0x4c
   16fbc:	pop	{r5, r6, r7, sp, lr}
   16fc0:			; <UNDEFINED> instruction: 0xf0134010
   16fc4:	svclt	0x0000bded
   16fc8:	andeq	ip, r5, ip, lsr ip
   16fcc:			; <UNDEFINED> instruction: 0xf0246b00
   16fd0:	svclt	0x0000bf2b
   16fd4:	eorcs	fp, lr, #56, 10	; 0xe000000
   16fd8:	ldcmi	13, cr4, [r3], {18}
   16fdc:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
   16fe0:			; <UNDEFINED> instruction: 0xf883682b
   16fe4:			; <UNDEFINED> instruction: 0xf0122164
   16fe8:	orrslt	pc, r8, fp, lsr sl	; <UNPREDICTABLE>
   16fec:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   16ff0:	ldmdbvs	r9, {r1, r3, r4, r9, fp, ip, sp, lr}^
   16ff4:			; <UNDEFINED> instruction: 0xf382fab2
   16ff8:	stmdbcs	r2, {r0, r1, r3, r4, r6, r8, fp}
   16ffc:			; <UNDEFINED> instruction: 0xf043bf18
   17000:	cmplt	fp, r1, lsl #6
   17004:	stmdami	fp, {r1, r3, r8, r9, fp, lr}
   17008:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   1700c:			; <UNDEFINED> instruction: 0x4619461a
   17010:	cdp2	0, 12, cr15, cr6, cr14, {0}
   17014:	ldrhtmi	lr, [r8], -sp
   17018:	stcllt	0, cr15, [r2, #76]	; 0x4c
   1701c:			; <UNDEFINED> instruction: 0xf883682b
   17020:	ldrb	r2, [r7, r4, ror #2]!
   17024:	andeq	ip, r5, r8, lsl #24
   17028:	andeq	r6, r5, r2, lsl #26
   1702c:	andeq	r0, r0, r0, lsr #5
   17030:	andeq	r0, r0, r8, asr #4
   17034:	andeq	pc, r2, r6, ror #16
   17038:	eorcs	fp, r7, #56, 10	; 0xe000000
   1703c:	ldcmi	13, cr4, [r3], {18}
   17040:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
   17044:			; <UNDEFINED> instruction: 0xf883682b
   17048:			; <UNDEFINED> instruction: 0xf0122165
   1704c:	orrslt	pc, r8, r9, lsl #20
   17050:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   17054:	ldmdbvs	r9, {r1, r3, r4, r9, fp, ip, sp, lr}^
   17058:			; <UNDEFINED> instruction: 0xf382fab2
   1705c:	stmdbcs	r2, {r0, r1, r3, r4, r6, r8, fp}
   17060:			; <UNDEFINED> instruction: 0xf043bf18
   17064:	cmplt	fp, r1, lsl #6
   17068:	stmdami	fp, {r1, r3, r8, r9, fp, lr}
   1706c:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   17070:			; <UNDEFINED> instruction: 0x4619461a
   17074:	cdp2	0, 9, cr15, cr4, cr14, {0}
   17078:	ldrhtmi	lr, [r8], -sp
   1707c:	ldclt	0, cr15, [r0, #76]	; 0x4c
   17080:			; <UNDEFINED> instruction: 0xf883682b
   17084:	ldrb	r2, [r7, r5, ror #2]!
   17088:	andeq	ip, r5, r4, lsr #23
   1708c:	muleq	r5, lr, ip
   17090:	andeq	r0, r0, r0, lsr #5
   17094:	andeq	r0, r0, r8, asr #4
   17098:	andeq	pc, r2, r2, lsl #16
   1709c:	blmi	6a9908 <_ZdlPv@@Base+0x666118>
   170a0:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   170a4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   170a8:	strtmi	r4, [r0], -ip, ror #12
   170ac:	movwls	r6, #6171	; 0x181b
   170b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   170b4:			; <UNDEFINED> instruction: 0xf946f027
   170b8:			; <UNDEFINED> instruction: 0xf013b958
   170bc:	bmi	516688 <_ZdlPv@@Base+0x4d2e98>
   170c0:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   170c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   170c8:	subsmi	r9, sl, r1, lsl #22
   170cc:	andlt	sp, r3, r8, lsl r1
   170d0:	stcmi	13, cr11, [pc, #-192]	; 17018 <__printf_chk@plt+0x4be8>
   170d4:	ldrbtmi	r9, [sp], #-2560	; 0xfffff600
   170d8:	bicsvs	r6, sl, #2818048	; 0x2b0000
   170dc:			; <UNDEFINED> instruction: 0xf9c0f012
   170e0:	blmi	345588 <_ZdlPv@@Base+0x301d98>
   170e4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   170e8:	ldrvs	r6, [sl], #-3034	; 0xfffff426
   170ec:	strtmi	lr, [r0], -r5, ror #15
   170f0:			; <UNDEFINED> instruction: 0xf928f027
   170f4:	rscsle	r2, r4, r0, lsl #16
   170f8:	bls	311ac <__printf_chk@plt+0x1ed7c>
   170fc:	bfi	r6, sl, #8, #21
   17100:	stmda	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17104:	andeq	r6, r5, lr, lsr ip
   17108:	andeq	r0, r0, ip, ror r1
   1710c:	andeq	r6, r5, lr, lsl ip
   17110:	andeq	ip, r5, lr, lsl #22
   17114:	andeq	ip, r5, r0, lsl #22
   17118:	blmi	62997c <_ZdlPv@@Base+0x5e618c>
   1711c:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   17120:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   17124:	movwls	r6, #6171	; 0x181b
   17128:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1712c:			; <UNDEFINED> instruction: 0xf998f012
   17130:	blmi	505778 <_ZdlPv@@Base+0x4c1f88>
   17134:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   17138:			; <UNDEFINED> instruction: 0xf8c3681b
   1713c:			; <UNDEFINED> instruction: 0xf0132118
   17140:	bmi	456604 <_ZdlPv@@Base+0x412e14>
   17144:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   17148:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1714c:	subsmi	r9, sl, r1, lsl #22
   17150:	andlt	sp, r3, r0, lsl r1
   17154:	blx	1552d2 <_ZdlPv@@Base+0x111ae2>
   17158:			; <UNDEFINED> instruction: 0xf0274668
   1715c:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   17160:	bmi	28b504 <_ZdlPv@@Base+0x247d14>
   17164:	ldrbtmi	r9, [sl], #-2816	; 0xfffff500
   17168:	b	8f11b8 <_ZdlPv@@Base+0x8ad9c8>
   1716c:			; <UNDEFINED> instruction: 0xf8c273e3
   17170:			; <UNDEFINED> instruction: 0xe7e43118
   17174:	ldmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17178:	andeq	r6, r5, r4, asr #23
   1717c:	andeq	r0, r0, ip, ror r1
   17180:	andeq	ip, r5, lr, lsr #21
   17184:	muleq	r5, sl, fp
   17188:	andeq	ip, r5, lr, ror sl
   1718c:	blmi	6299f0 <_ZdlPv@@Base+0x5e6200>
   17190:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   17194:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   17198:	movwls	r6, #6171	; 0x181b
   1719c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   171a0:			; <UNDEFINED> instruction: 0xf95ef012
   171a4:	blmi	50580c <_ZdlPv@@Base+0x4c201c>
   171a8:	rscscc	pc, pc, #79	; 0x4f
   171ac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   171b0:	smlawtcs	r4, r3, r8, pc	; <UNPREDICTABLE>
   171b4:	ldc2l	0, cr15, [r4], #76	; 0x4c
   171b8:	blmi	3699fc <_ZdlPv@@Base+0x32620c>
   171bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   171c0:	blls	71230 <_ZdlPv@@Base+0x2da40>
   171c4:	qaddle	r4, sl, lr
   171c8:			; <UNDEFINED> instruction: 0xf85db003
   171cc:	strbtmi	pc, [r8], -r4, lsl #22	; <UNPREDICTABLE>
   171d0:			; <UNDEFINED> instruction: 0xf8b8f027
   171d4:	rscle	r2, r6, r0, lsl #16
   171d8:	bls	29e00 <__printf_chk@plt+0x179d0>
   171dc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   171e0:	smlawtcs	r4, r3, r8, pc	; <UNPREDICTABLE>
   171e4:			; <UNDEFINED> instruction: 0xf7fae7e6
   171e8:	svclt	0x0000eff8
   171ec:	andeq	r6, r5, r0, asr fp
   171f0:	andeq	r0, r0, ip, ror r1
   171f4:	andeq	ip, r5, r8, lsr sl
   171f8:	andeq	r6, r5, r4, lsr #22
   171fc:	andeq	ip, r5, r8, lsl #20
   17200:	blmi	669a68 <_ZdlPv@@Base+0x626278>
   17204:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   17208:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   1720c:	movwls	r6, #6171	; 0x181b
   17210:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17214:			; <UNDEFINED> instruction: 0xf924f012
   17218:	blmi	545860 <_ZdlPv@@Base+0x502070>
   1721c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   17220:			; <UNDEFINED> instruction: 0xf8c3681b
   17224:			; <UNDEFINED> instruction: 0xf01320c4
   17228:	bmi	49651c <_ZdlPv@@Base+0x452d2c>
   1722c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   17230:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17234:	subsmi	r9, sl, r1, lsl #22
   17238:	andlt	sp, r3, r1, lsl r1
   1723c:	blx	1553ba <_ZdlPv@@Base+0x111bca>
   17240:			; <UNDEFINED> instruction: 0xf0274668
   17244:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   17248:	bmi	2cb5ec <_ZdlPv@@Base+0x287dfc>
   1724c:	ldrbtmi	r9, [sl], #-2816	; 0xfffff500
   17250:	ldmdavs	r2, {r8, r9, fp, ip, sp}
   17254:	movwcs	fp, #7960	; 0x1f18
   17258:	sbccc	pc, r4, r2, asr #17
   1725c:			; <UNDEFINED> instruction: 0xf7fae7e3
   17260:	svclt	0x0000efbc
   17264:	ldrdeq	r6, [r5], -ip
   17268:	andeq	r0, r0, ip, ror r1
   1726c:	andeq	ip, r5, r6, asr #19
   17270:			; <UNDEFINED> instruction: 0x00056ab2
   17274:	muleq	r5, r6, r9
   17278:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
   1727c:	stmiavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
   17280:	stmvs	r3, {r2, r3, r4, fp, sp, lr}
   17284:			; <UNDEFINED> instruction: 0x07d21051
   17288:	andeq	lr, r1, r4, lsl #22
   1728c:	stmdapl	r2!, {r2, r6, r8, r9, sl, fp, ip, sp, pc}^
   17290:			; <UNDEFINED> instruction: 0x479858d3
   17294:			; <UNDEFINED> instruction: 0x4010e8bd
   17298:	blt	8d3350 <_ZdlPv@@Base+0x88fb60>
   1729c:	andeq	ip, r5, r8, ror #18
   172a0:	blmi	344788 <_ZdlPv@@Base+0x300f98>
   172a4:	ldrbtmi	r6, [fp], #-2242	; 0xfffff73e
   172a8:	ldmdavs	sp, {r0, r1, r3, sl, fp, lr}
   172ac:			; <UNDEFINED> instruction: 0x07d21051
   172b0:	bl	1714c4 <_ZdlPv@@Base+0x12dcd4>
   172b4:	ldrbtmi	r0, [ip], #-1
   172b8:	stmdapl	sl!, {r2, r6, r8, r9, sl, fp, ip, sp, pc}^
   172bc:			; <UNDEFINED> instruction: 0x479858d3
   172c0:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
   172c4:	blx	f133a <_ZdlPv@@Base+0xadb4a>
   172c8:	pop	{ip, sp, lr, pc}
   172cc:			; <UNDEFINED> instruction: 0xf02c4038
   172d0:	svclt	0x0000ba07
   172d4:	andeq	ip, r5, lr, lsr r9
   172d8:	andeq	r6, r5, sl, lsr #20
   172dc:	andeq	r0, r0, r4, ror r2
   172e0:	blmi	3447c8 <_ZdlPv@@Base+0x300fd8>
   172e4:	ldrbtmi	r6, [fp], #-2242	; 0xfffff73e
   172e8:	ldmdavs	sp, {r0, r1, r3, sl, fp, lr}
   172ec:			; <UNDEFINED> instruction: 0x07d21051
   172f0:	bl	171504 <_ZdlPv@@Base+0x12dd14>
   172f4:	ldrbtmi	r0, [ip], #-1
   172f8:	stmdapl	sl!, {r2, r6, r8, r9, sl, fp, ip, sp, pc}^
   172fc:			; <UNDEFINED> instruction: 0x479858d3
   17300:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
   17304:	blx	f137a <_ZdlPv@@Base+0xadb8a>
   17308:	pop	{ip, sp, lr, pc}
   1730c:			; <UNDEFINED> instruction: 0xf02c4038
   17310:	svclt	0x0000b9e7
   17314:	strdeq	ip, [r5], -lr
   17318:	andeq	r6, r5, sl, ror #19
   1731c:	muleq	r0, r0, r2
   17320:	blmi	8e9bb0 <_ZdlPv@@Base+0x8a63c0>
   17324:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   17328:	ldmpl	r3, {r2, r3, r7, ip, sp, pc}^
   1732c:	ldmdavs	fp, {r0, r5, sl, fp, lr}
   17330:			; <UNDEFINED> instruction: 0xf04f930b
   17334:			; <UNDEFINED> instruction: 0xf0120300
   17338:	ldrbtmi	pc, [ip], #-2195	; 0xfffff76d	; <UNPREDICTABLE>
   1733c:	blmi	7c59a4 <_ZdlPv@@Base+0x7821b4>
   17340:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   17344:	ldrdls	r6, [r5, -r9]
   17348:	stmib	r3, {r1, r3, r4, r8, r9, sl, fp, sp, lr}^
   1734c:			; <UNDEFINED> instruction: 0xf013211b
   17350:	bmi	6d63f4 <_ZdlPv@@Base+0x692c04>
   17354:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   17358:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1735c:	subsmi	r9, sl, fp, lsl #22
   17360:	andlt	sp, ip, r1, lsr #2
   17364:	stmdage	r5, {r4, r8, sl, fp, ip, sp, pc}
   17368:			; <UNDEFINED> instruction: 0xffecf026
   1736c:	rscle	r2, r6, r0, lsl #16
   17370:	stmdbcs	r0, {r0, r2, r8, fp, ip, pc}
   17374:	blmi	4ce788 <_ZdlPv@@Base+0x48af98>
   17378:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1737c:	bge	1d1314 <_ZdlPv@@Base+0x18db24>
   17380:	ldrmi	r9, [r0], -r3, lsl #4
   17384:	cdp2	0, 7, cr15, cr10, cr8, {1}
   17388:	stmdbmi	pc, {r1, r2, r3, r8, r9, fp, lr}	; <UNPREDICTABLE>
   1738c:	bls	df494 <_ZdlPv@@Base+0x9bca4>
   17390:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   17394:			; <UNDEFINED> instruction: 0xf00e9300
   17398:	blmi	35670c <_ZdlPv@@Base+0x312f1c>
   1739c:	tstls	r5, r1, lsl #2
   173a0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   173a4:			; <UNDEFINED> instruction: 0xf7fae7d0
   173a8:	svclt	0x0000ef18
   173ac:			; <UNDEFINED> instruction: 0x000569bc
   173b0:	andeq	r0, r0, ip, ror r1
   173b4:	andeq	r6, r5, r6, lsr #19
   173b8:	andeq	ip, r5, r4, lsr #17
   173bc:	andeq	r6, r5, sl, lsl #19
   173c0:	andeq	ip, r5, ip, ror #16
   173c4:	andeq	r0, r0, r8, asr #4
   173c8:	strdeq	pc, [r2], -r6
   173cc:	andeq	ip, r5, r4, asr #16
   173d0:	blmi	ee9cc0 <_ZdlPv@@Base+0xea64d0>
   173d4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   173d8:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
   173dc:	ldmdavs	fp, {r0, r3, r4, r5, sl, fp, lr}
   173e0:			; <UNDEFINED> instruction: 0xf04f930f
   173e4:			; <UNDEFINED> instruction: 0xf0120300
   173e8:	ldrbtmi	pc, [ip], #-2107	; 0xfffff7c5	; <UNPREDICTABLE>
   173ec:	blmi	dc5a14 <_ZdlPv@@Base+0xd82224>
   173f0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   173f4:			; <UNDEFINED> instruction: 0xf8c3681b
   173f8:			; <UNDEFINED> instruction: 0xf013211c
   173fc:	bmi	d16348 <_ZdlPv@@Base+0xcd2b58>
   17400:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   17404:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17408:	subsmi	r9, sl, pc, lsl #22
   1740c:	andslt	sp, r1, r3, asr r1
   17410:	stmdage	r5, {r4, r5, r8, sl, fp, ip, sp, pc}
   17414:			; <UNDEFINED> instruction: 0xff96f026
   17418:	rscle	r2, r8, r0, lsl #16
   1741c:	stmdbcs	r0, {r0, r2, r8, fp, ip, pc}
   17420:	ldmdbcs	pc!, {r0, r1, r5, r8, r9, fp, ip, lr, pc}	; <UNPREDICTABLE>
   17424:			; <UNDEFINED> instruction: 0x07cbdc30
   17428:			; <UNDEFINED> instruction: 0xf031d511
   1742c:	andle	r0, lr, r1, lsl #6
   17430:	andls	sl, r2, #40960	; 0xa000
   17434:			; <UNDEFINED> instruction: 0xf0284610
   17438:	blmi	996cc4 <_ZdlPv@@Base+0x9534d4>
   1743c:	addcs	r4, r0, r5, lsr #18
   17440:	stmiapl	r3!, {r1, r9, fp, ip, pc}^
   17444:	movwls	r4, #1145	; 0x479
   17448:	stc2	0, cr15, [r2], {14}
   1744c:			; <UNDEFINED> instruction: 0xf001e7d5
   17450:	blcs	a180f8 <_ZdlPv@@Base+0x9d4908>
   17454:			; <UNDEFINED> instruction: 0xf001d0ec
   17458:	blcs	5180b0 <_ZdlPv@@Base+0x4d48c0>
   1745c:	blmi	7cb804 <_ZdlPv@@Base+0x788014>
   17460:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   17464:	tstne	ip, r3, asr #17	; <UNPREDICTABLE>
   17468:	bge	2d138c <_ZdlPv@@Base+0x28db9c>
   1746c:	ldrmi	r9, [r0], -r2, lsl #4
   17470:	cdp2	0, 0, cr15, cr4, cr8, {1}
   17474:	ldmdbmi	r9, {r1, r2, r4, r8, r9, fp, lr}
   17478:	bls	9f580 <_ZdlPv@@Base+0x5bd90>
   1747c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   17480:			; <UNDEFINED> instruction: 0xf00e9300
   17484:	ldr	pc, [r8, r5, ror #24]!
   17488:	teqcs	pc, r6, lsl #20
   1748c:	ldrmi	r9, [r0], -r3, lsl #4
   17490:			; <UNDEFINED> instruction: 0xf0284d0f
   17494:	blge	2d6c68 <_ZdlPv@@Base+0x293478>
   17498:	ldrmi	r9, [r8], -r5, lsl #18
   1749c:			; <UNDEFINED> instruction: 0xf0289302
   174a0:	stmdbpl	r4!, {r0, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   174a4:	subcs	r4, r0, lr, lsl #18
   174a8:	andcc	lr, r2, #3620864	; 0x374000
   174ac:	strls	r4, [r0], #-1145	; 0xfffffb87
   174b0:	mcrr2	0, 0, pc, lr, cr14	; <UNPREDICTABLE>
   174b4:			; <UNDEFINED> instruction: 0xf7fae7a1
   174b8:	svclt	0x0000ee90
   174bc:	andeq	r6, r5, ip, lsl #18
   174c0:	andeq	r0, r0, ip, ror r1
   174c4:	strdeq	r6, [r5], -r6	; <UNPREDICTABLE>
   174c8:	strdeq	ip, [r5], -r2
   174cc:	ldrdeq	r6, [r5], -lr
   174d0:	andeq	r0, r0, r8, asr #4
   174d4:	andeq	pc, r2, r8, asr #9
   174d8:	andeq	ip, r5, r4, lsl #15
   174dc:	andeq	pc, r2, r2, lsr r4	; <UNPREDICTABLE>
   174e0:	andeq	pc, r2, ip, lsr #8
   174e4:	blmi	a69d8c <_ZdlPv@@Base+0xa2659c>
   174e8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   174ec:	ldmpl	r3, {r2, r3, r7, ip, sp, pc}^
   174f0:	ldmdavs	fp, {r0, r1, r2, r5, sl, fp, lr}
   174f4:			; <UNDEFINED> instruction: 0xf04f930b
   174f8:	movwcs	r0, #768	; 0x300
   174fc:			; <UNDEFINED> instruction: 0xf0119305
   17500:	ldrbtmi	pc, [ip], #-4015	; 0xfffff051	; <UNPREDICTABLE>
   17504:	blmi	905b8c <_ZdlPv@@Base+0x8c239c>
   17508:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1750c:	andls	r6, r5, #14286848	; 0xda0000
   17510:	bls	17197c <_ZdlPv@@Base+0x12e18c>
   17514:	andne	lr, r3, #3194880	; 0x30c000
   17518:	blx	10d356e <_ZdlPv@@Base+0x108fd7e>
   1751c:	blmi	6e9d9c <_ZdlPv@@Base+0x6a65ac>
   17520:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17524:	blls	2f1594 <_ZdlPv@@Base+0x2adda4>
   17528:	qsuble	r4, sl, sl
   1752c:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
   17530:	stmdage	r5, {r1, r3, r4, r8, sl, fp, lr}
   17534:	ldrbtmi	r2, [sp], #-365	; 0xfffffe93
   17538:	ldmdbvs	sl, {r0, r1, r3, r5, fp, sp, lr}
   1753c:			; <UNDEFINED> instruction: 0xf86cf027
   17540:	rscle	r2, r0, r0, lsl #16
   17544:	stmdbls	r5, {r1, r2, r4, r8, r9, fp, lr}
   17548:	ldmdavs	r3!, {r1, r2, r5, r6, r7, fp, ip, lr}
   1754c:	blle	67fb8 <_ZdlPv@@Base+0x247c8>
   17550:	ldrb	r6, [sp, fp, lsr #16]
   17554:	bge	1aa1a8 <_ZdlPv@@Base+0x1669b8>
   17558:	ldrmi	r9, [r0], -r3, lsl #4
   1755c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   17560:			; <UNDEFINED> instruction: 0xf101fb03
   17564:	stc2	0, cr15, [sl, #160]	; 0xa0
   17568:	ldmdbmi	r0, {r0, r1, r2, r3, r8, r9, fp, lr}
   1756c:	bls	df674 <_ZdlPv@@Base+0x9be84>
   17570:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   17574:			; <UNDEFINED> instruction: 0xf00e9300
   17578:	ldmdavs	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1757c:	andls	r6, r5, #2818048	; 0x2b0000
   17580:			; <UNDEFINED> instruction: 0xf7fae7c6
   17584:	svclt	0x0000ee2a
   17588:	strdeq	r6, [r5], -r8
   1758c:	andeq	r0, r0, ip, ror r1
   17590:	ldrdeq	r6, [r5], -lr
   17594:	ldrdeq	ip, [r5], -ip	; <UNPREDICTABLE>
   17598:	andeq	r6, r5, r0, asr #15
   1759c:	andeq	ip, r5, lr, lsr #13
   175a0:	andeq	r0, r0, r4, asr #3
   175a4:	muleq	r0, r0, r2
   175a8:	andeq	r0, r0, r8, asr #4
   175ac:	andeq	pc, r2, r6, asr #7
   175b0:	bmi	12e9ae0 <_ZdlPv@@Base+0x12a62f0>
   175b4:	blmi	12e87a0 <_ZdlPv@@Base+0x12a4fb0>
   175b8:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   175bc:	addlt	r5, ip, sl, lsl #17
   175c0:	ldmdavs	r2, {r0, r3, r6, sl, fp, lr}
   175c4:			; <UNDEFINED> instruction: 0xf04f920b
   175c8:	ldmdavs	sl, {r9}
   175cc:	cfldrdvs	mvd4, [r3], {124}	; 0x7c
   175d0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   175d4:			; <UNDEFINED> instruction: 0xf0116453
   175d8:	orrslt	pc, r0, r3, asr #30
   175dc:	stmiapl	r3!, {r0, r1, r6, r8, r9, fp, lr}^
   175e0:	bcs	b1b50 <_ZdlPv@@Base+0x6e360>
   175e4:	stmdage	r5, {r0, r3, r4, ip, lr, pc}
   175e8:	cdp2	0, 10, cr15, cr12, cr6, {1}
   175ec:	stmdbls	r5, {r3, r6, r8, ip, sp, pc}
   175f0:	blle	19a19f8 <_ZdlPv@@Base+0x195e208>
   175f4:	stmdbcs	r5, {r1, r2, r3, r4, r5, r8, r9, fp, lr}
   175f8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   175fc:	ldrbvs	fp, [r9], #-4056	; 0xfffff028
   17600:			; <UNDEFINED> instruction: 0xf013dc36
   17604:	bmi	f16140 <_ZdlPv@@Base+0xed2950>
   17608:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
   1760c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17610:	subsmi	r9, sl, fp, lsl #22
   17614:	andlt	sp, ip, pc, asr r1
   17618:	bvc	706a60 <_ZdlPv@@Base+0x6c3270>
   1761c:	blcs	4263ac <_ZdlPv@@Base+0x3e2bbc>
   17620:	andge	sp, r2, #14745600	; 0xe10000
   17624:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   17628:			; <UNDEFINED> instruction: 0x4710441a
   1762c:	andeq	r0, r0, r7, rrx
   17630:	andeq	r0, r0, r3, ror r0
   17634:			; <UNDEFINED> instruction: 0xffffffbb
   17638:			; <UNDEFINED> instruction: 0xffffffbb
   1763c:			; <UNDEFINED> instruction: 0xffffffbb
   17640:			; <UNDEFINED> instruction: 0xffffffbb
   17644:			; <UNDEFINED> instruction: 0xffffffbb
   17648:			; <UNDEFINED> instruction: 0xffffffbb
   1764c:			; <UNDEFINED> instruction: 0xffffffbb
   17650:			; <UNDEFINED> instruction: 0xffffffbb
   17654:	andeq	r0, r0, fp, lsl #1
   17658:			; <UNDEFINED> instruction: 0xffffffbb
   1765c:	andeq	r0, r0, r7, rrx
   17660:			; <UNDEFINED> instruction: 0xffffffbb
   17664:			; <UNDEFINED> instruction: 0xffffffbb
   17668:			; <UNDEFINED> instruction: 0xffffffbb
   1766c:	andeq	r0, r0, pc, ror r0
   17670:	ldrbvs	r2, [sl], #-517	; 0xfffffdfb
   17674:	andls	sl, r3, #24576	; 0x6000
   17678:			; <UNDEFINED> instruction: 0xf0284610
   1767c:	blmi	7d6a80 <_ZdlPv@@Base+0x793290>
   17680:	subcs	r4, r0, lr, lsl r9
   17684:	stmiapl	r3!, {r0, r1, r9, fp, ip, pc}^
   17688:	movwls	r4, #1145	; 0x479
   1768c:	blx	18536ce <_ZdlPv@@Base+0x180fede>
   17690:	blmi	711574 <_ZdlPv@@Base+0x6cdd84>
   17694:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   17698:	ldrbvs	r6, [sl], #-2075	; 0xfffff7e5
   1769c:	blmi	691568 <_ZdlPv@@Base+0x64dd78>
   176a0:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
   176a4:	ldrbvs	r6, [sl], #-2075	; 0xfffff7e5
   176a8:	blmi	61155c <_ZdlPv@@Base+0x5cdd6c>
   176ac:	ldrbtmi	r2, [fp], #-517	; 0xfffffdfb
   176b0:	ldrbvs	r6, [sl], #-2075	; 0xfffff7e5
   176b4:	blmi	591550 <_ZdlPv@@Base+0x54dd60>
   176b8:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   176bc:	ldrbvs	r6, [sl], #-2075	; 0xfffff7e5
   176c0:	blmi	391544 <_ZdlPv@@Base+0x34dd54>
   176c4:	ldmdbmi	r2, {r6, sp}
   176c8:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   176cc:	movwls	r4, #1562	; 0x61a
   176d0:	blx	fd3712 <_ZdlPv@@Base+0xf8ff22>
   176d4:			; <UNDEFINED> instruction: 0xf7fae795
   176d8:	svclt	0x0000ed80
   176dc:	andeq	r6, r5, ip, lsr #14
   176e0:	andeq	r0, r0, ip, ror r1
   176e4:	andeq	ip, r5, sl, lsr #12
   176e8:	andeq	r6, r5, r4, lsl r7
   176ec:	andeq	r0, r0, r0, lsr #5
   176f0:	andeq	ip, r5, ip, ror #11
   176f4:	ldrdeq	r6, [r5], -r6	; <UNPREDICTABLE>
   176f8:	andeq	r0, r0, r8, asr #4
   176fc:	andeq	pc, r2, r4, ror #5
   17700:	andeq	ip, r5, lr, asr #10
   17704:	andeq	ip, r5, r2, asr #10
   17708:	andeq	ip, r5, r6, lsr r5
   1770c:	andeq	ip, r5, sl, lsr #10
   17710:	andeq	pc, r2, r6, lsl #5
   17714:	blmi	b29fc8 <_ZdlPv@@Base+0xae67d8>
   17718:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   1771c:	ldmpl	r3, {r2, r3, r7, ip, sp, pc}^
   17720:	ldmdavs	fp, {r1, r3, r5, sl, fp, lr}
   17724:			; <UNDEFINED> instruction: 0xf04f930b
   17728:	movwcs	r0, #768	; 0x300
   1772c:			; <UNDEFINED> instruction: 0xf0119305
   17730:	ldrbtmi	pc, [ip], #-3735	; 0xfffff169	; <UNPREDICTABLE>
   17734:	blmi	9c5e9c <_ZdlPv@@Base+0x9826ac>
   17738:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1773c:	andls	r6, r5, #5898240	; 0x5a0000
   17740:	tstcs	r1, r4, lsr #20
   17744:	stmdals	r5, {r0, r2, r3, r4, r7, fp, sp, lr}
   17748:	andpl	lr, r1, r3, asr #19
   1774c:	ldmdavs	r8, {r0, r1, r5, r7, fp, ip, lr}
   17750:			; <UNDEFINED> instruction: 0xf01a3048
   17754:			; <UNDEFINED> instruction: 0xf013fcad
   17758:	bmi	815fec <_ZdlPv@@Base+0x7d27fc>
   1775c:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   17760:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17764:	subsmi	r9, sl, fp, lsl #22
   17768:	andlt	sp, ip, sl, lsr #2
   1776c:	ldcmi	13, cr11, [fp, #-448]	; 0xfffffe40
   17770:	cmncs	sp, r5, lsl #16
   17774:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   17778:			; <UNDEFINED> instruction: 0xf026689a
   1777c:	stmdacs	r0, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   17780:	blmi	60baec <_ZdlPv@@Base+0x5c82fc>
   17784:	stmiapl	r6!, {r0, r2, r8, fp, ip, pc}^
   17788:	addsmi	r6, r9, #3342336	; 0x330000
   1778c:	stmdavs	fp!, {r0, r8, r9, fp, ip, lr, pc}
   17790:	blmi	5516f0 <_ZdlPv@@Base+0x50df00>
   17794:	andls	sl, r3, #24576	; 0x6000
   17798:	stmiapl	r3!, {r4, r9, sl, lr}^
   1779c:	blx	f1812 <_ZdlPv@@Base+0xae022>
   177a0:			; <UNDEFINED> instruction: 0xf028f101
   177a4:	blmi	456958 <_ZdlPv@@Base+0x413168>
   177a8:	subcs	r4, r0, r0, lsl r9
   177ac:	stmiapl	r3!, {r0, r1, r9, fp, ip, pc}^
   177b0:	movwls	r4, #1145	; 0x479
   177b4:	blx	ff3537f4 <_ZdlPv@@Base+0xff310004>
   177b8:	stmdavs	fp!, {r1, r4, r5, fp, sp, lr}
   177bc:	ldr	r9, [pc, r5, lsl #4]!
   177c0:	stc	7, cr15, [sl, #-1000]	; 0xfffffc18
   177c4:	andeq	r6, r5, r8, asr #11
   177c8:	andeq	r0, r0, ip, ror r1
   177cc:	andeq	r6, r5, lr, lsr #11
   177d0:	andeq	ip, r5, ip, lsr #9
   177d4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   177d8:	andeq	r6, r5, r2, lsl #11
   177dc:	andeq	ip, r5, r0, ror r4
   177e0:	andeq	r0, r0, r4, asr #3
   177e4:	muleq	r0, r0, r2
   177e8:	andeq	r0, r0, r8, asr #4
   177ec:	andeq	pc, r2, r0, ror #3
   177f0:	blmi	9ea090 <_ZdlPv@@Base+0x9a68a0>
   177f4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   177f8:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   177fc:	ldmdavs	fp, {r0, r2, r5, sl, fp, lr}
   17800:			; <UNDEFINED> instruction: 0xf04f9305
   17804:	movwcs	r0, #768	; 0x300
   17808:			; <UNDEFINED> instruction: 0xf0119303
   1780c:	ldrbtmi	pc, [ip], #-3625	; 0xfffff1d7	; <UNPREDICTABLE>
   17810:	blmi	885e98 <_ZdlPv@@Base+0x8426a8>
   17814:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   17818:	andls	r6, r3, #13952	; 0x3680
   1781c:	bls	f3088 <_ZdlPv@@Base+0xaf898>
   17820:	andsne	lr, r7, #3194880	; 0x30c000
   17824:			; <UNDEFINED> instruction: 0xf9bcf013
   17828:	blmi	66a0a0 <_ZdlPv@@Base+0x6268b0>
   1782c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17830:	blls	1718a0 <_ZdlPv@@Base+0x12e0b0>
   17834:	qsuble	r4, sl, r6
   17838:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   1783c:	stmdage	r3, {r3, r4, r8, sl, fp, lr}
   17840:	ldrbtmi	r2, [sp], #-368	; 0xfffffe90
   17844:	cdpvs	8, 1, cr6, cr10, cr11, {1}
   17848:	ldc2l	0, cr15, [r4, #152]	; 0x98
   1784c:	rscle	r2, r0, r0, lsl #16
   17850:	bls	ea4a8 <_ZdlPv@@Base+0xa6cb8>
   17854:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   17858:	blle	682c8 <_ZdlPv@@Base+0x24ad8>
   1785c:	ldrb	r6, [sp, fp, lsr #16]
   17860:	subcs	r4, r0, r1, lsl fp
   17864:	stmiapl	r3!, {r0, r4, r8, fp, lr}^
   17868:			; <UNDEFINED> instruction: 0x461a4479
   1786c:			; <UNDEFINED> instruction: 0xf00e9300
   17870:	blmi	416234 <_ZdlPv@@Base+0x3d2a44>
   17874:	stmiapl	r3!, {r2, fp, sp, pc}^
   17878:			; <UNDEFINED> instruction: 0xf0266819
   1787c:	bls	1576f8 <_ZdlPv@@Base+0x113f08>
   17880:	andls	r6, r3, #2818048	; 0x2b0000
   17884:			; <UNDEFINED> instruction: 0xf7fae7ca
   17888:	svclt	0x0000eca8
   1788c:	andeq	r6, r5, ip, ror #9
   17890:	andeq	r0, r0, ip, ror r1
   17894:	ldrdeq	r6, [r5], -r2
   17898:	ldrdeq	ip, [r5], -r0
   1789c:			; <UNDEFINED> instruction: 0x000564b4
   178a0:	andeq	ip, r5, r2, lsr #7
   178a4:	andeq	r0, r0, r8, lsl r2
   178a8:	andeq	r0, r0, r8, asr #4
   178ac:	andeq	pc, r2, ip, lsr r1	; <UNPREDICTABLE>
   178b0:	andeq	r0, r0, r4, ror r2
   178b4:	blmi	92a148 <_ZdlPv@@Base+0x8e6958>
   178b8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   178bc:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   178c0:	ldmdavs	fp, {r1, r5, sl, fp, lr}
   178c4:			; <UNDEFINED> instruction: 0xf04f9303
   178c8:	movwcs	r0, #768	; 0x300
   178cc:			; <UNDEFINED> instruction: 0xf0119302
   178d0:	ldrbtmi	pc, [ip], #-3527	; 0xfffff239	; <UNPREDICTABLE>
   178d4:	blmi	7c5f5c <_ZdlPv@@Base+0x78276c>
   178d8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   178dc:	andls	r6, r2, #1440	; 0x5a0
   178e0:	bls	b334c <_ZdlPv@@Base+0x6fb5c>
   178e4:	andsne	lr, r9, #3194880	; 0x30c000
   178e8:			; <UNDEFINED> instruction: 0xf95af013
   178ec:	blmi	5aa158 <_ZdlPv@@Base+0x566968>
   178f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   178f4:	blls	f1964 <_ZdlPv@@Base+0xae174>
   178f8:	qsuble	r4, sl, r0
   178fc:	ldcllt	0, cr11, [r0, #-16]!
   17900:	stmdage	r2, {r0, r2, r4, r8, sl, fp, lr}
   17904:	ldrbtmi	r2, [sp], #-368	; 0xfffffe90
   17908:	cdpvs	8, 9, cr6, cr10, cr11, {1}
   1790c:	ldc2l	0, cr15, [r2, #-152]!	; 0xffffff68
   17910:	rscle	r2, r0, r0, lsl #16
   17914:	bls	aa560 <_ZdlPv@@Base+0x66d70>
   17918:	ldmdavs	r3!, {r1, r2, r5, r6, r7, fp, ip, lr}
   1791c:	blle	6838c <_ZdlPv@@Base+0x24b9c>
   17920:	ldrb	r6, [sp, fp, lsr #16]
   17924:	subcs	r4, r0, lr, lsl #22
   17928:	stmiapl	r3!, {r1, r2, r3, r8, fp, lr}^
   1792c:			; <UNDEFINED> instruction: 0x461a4479
   17930:			; <UNDEFINED> instruction: 0xf00e9300
   17934:	ldmdavs	r2!, {r0, r2, r3, r9, fp, ip, sp, lr, pc}
   17938:	andls	r6, r2, #2818048	; 0x2b0000
   1793c:			; <UNDEFINED> instruction: 0xf7fae7d0
   17940:	svclt	0x0000ec4c
   17944:	andeq	r6, r5, r8, lsr #8
   17948:	andeq	r0, r0, ip, ror r1
   1794c:	andeq	r6, r5, lr, lsl #8
   17950:	andeq	ip, r5, ip, lsl #6
   17954:	strdeq	r6, [r5], -r0
   17958:	ldrdeq	ip, [r5], -lr
   1795c:	andeq	r0, r0, r8, lsl r2
   17960:	andeq	r0, r0, r8, asr #4
   17964:	andeq	pc, r2, r0, lsr #1
   17968:	blmi	1369ea0 <_ZdlPv@@Base+0x13266b0>
   1796c:	ldrbtmi	r4, [r9], #-2637	; 0xfffff5b3
   17970:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
   17974:			; <UNDEFINED> instruction: 0xf5ad4ff0
   17978:	stmpl	sl, {r0, r1, r2, r8, sl, fp, ip, sp, lr}
   1797c:	ldmdavs	r2, {r0, r1, r3, r4, r6, fp, sp, lr}
   17980:			; <UNDEFINED> instruction: 0xf04f9285
   17984:	bmi	121818c <_ZdlPv@@Base+0x11d499c>
   17988:	blcs	28b78 <__printf_chk@plt+0x16748>
   1798c:	blmi	120bb74 <_ZdlPv@@Base+0x11c8384>
   17990:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   17994:			; <UNDEFINED> instruction: 0xa118f8df
   17998:	andlt	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   1799c:			; <UNDEFINED> instruction: 0x465844fa
   179a0:	ldc2l	0, cr15, [r0, #-68]	; 0xffffffbc
   179a4:			; <UNDEFINED> instruction: 0x3014f8db
   179a8:	andseq	pc, r0, #35	; 0x23
   179ac:	subsle	r2, r9, sp, lsl #20
   179b0:	svcge	0x00032600
   179b4:	stmvc	r8, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   179b8:	and	r4, fp, r5, lsr r6
   179bc:	blcs	36b50 <__printf_chk@plt+0x24720>
   179c0:	ldrbpl	sp, [fp, #-77]!	; 0xffffffb3
   179c4:			; <UNDEFINED> instruction: 0xf5b53501
   179c8:	eorle	r7, r4, r0, lsl #31
   179cc:			; <UNDEFINED> instruction: 0x3014f8db
   179d0:	andseq	pc, r0, #35	; 0x23
   179d4:	svclt	0x00182a0d
   179d8:	suble	r2, r0, r3, lsl fp
   179dc:	ldrbmi	r2, [r8], -r1, lsl #2
   179e0:	stc2l	0, cr15, [r2], {14}
   179e4:	stmdacs	r0, {r2, r9, sl, lr}
   179e8:			; <UNDEFINED> instruction: 0x4658d03c
   179ec:			; <UNDEFINED> instruction: 0xf86cf00f
   179f0:	blcs	b77284 <_ZdlPv@@Base+0xb33a94>
   179f4:	stfcsd	f5, [r0, #-904]	; 0xfffffc78
   179f8:			; <UNDEFINED> instruction: 0xb12ed0e8
   179fc:	movweq	lr, #27400	; 0x6b08
   17a00:	stccc	8, cr15, [r1], {19}
   17a04:	sbcsle	r4, lr, fp, lsr #5
   17a08:	svcvc	0x0080f5b5
   17a0c:	andpl	pc, r6, r8, lsl #16
   17a10:	streq	pc, [r1], -r6, lsl #2
   17a14:	ldfnep	f5, [r2], #-872	; 0xfffffc98
   17a18:	svcge	0x0044ac03
   17a1c:	ldrmi	r9, [r0], -r1, lsl #4
   17a20:	andls	pc, r5, r4, lsl #16
   17a24:	andls	pc, r6, r7, lsl #16
   17a28:	bl	1ed5a18 <_ZdlPv@@Base+0x1e92228>
   17a2c:	ldrtmi	r9, [r9], -r1, lsl #20
   17a30:			; <UNDEFINED> instruction: 0xf7fa4606
   17a34:			; <UNDEFINED> instruction: 0xf8daec54
   17a38:	strtmi	r3, [r1], -r4
   17a3c:	andcs	sl, r0, #512	; 0x200
   17a40:	streq	pc, [r8, #-259]	; 0xfffffefd
   17a44:			; <UNDEFINED> instruction: 0xf02c4620
   17a48:	stmdavs	r1!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   17a4c:			; <UNDEFINED> instruction: 0x46284632
   17a50:			; <UNDEFINED> instruction: 0xf98af7fc
   17a54:	adcle	r2, r2, r0, lsl #16
   17a58:	bl	ffed5a48 <_ZdlPv@@Base+0xffe92258>
   17a5c:	stccs	7, cr14, [r0, #-636]	; 0xfffffd84
   17a60:	bfi	sp, sp, #1, #24
   17a64:			; <UNDEFINED> instruction: 0xf89cf013
   17a68:	blmi	3aa2b8 <_ZdlPv@@Base+0x366ac8>
   17a6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17a70:	blls	fe171ae0 <_ZdlPv@@Base+0xfe12e2f0>
   17a74:	qaddle	r4, sl, lr
   17a78:	cfstr32vc	mvfx15, [r7, #-52]	; 0xffffffcc
   17a7c:	svchi	0x00f0e8bd
   17a80:	stmdami	lr, {r0, r2, r3, r8, r9, fp, lr}
   17a84:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   17a88:			; <UNDEFINED> instruction: 0x4619461a
   17a8c:			; <UNDEFINED> instruction: 0xf988f00e
   17a90:			; <UNDEFINED> instruction: 0xf886f013
   17a94:			; <UNDEFINED> instruction: 0xf7fae7e8
   17a98:	svclt	0x0000eba0
   17a9c:	andeq	r6, r5, r2, ror r3
   17aa0:	andeq	ip, r5, r4, ror r2
   17aa4:	andeq	r0, r0, ip, ror r1
   17aa8:	andeq	r6, r5, r8, asr r3
   17aac:	andeq	r0, r0, r0, lsr #5
   17ab0:	andeq	ip, r5, r8, asr #4
   17ab4:	andeq	r6, r5, r4, ror r2
   17ab8:	andeq	r0, r0, r8, asr #4
   17abc:	andeq	lr, r2, r2, lsl #31
   17ac0:	cmncs	sp, ip, lsl sl
   17ac4:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
   17ac8:	addlt	fp, r4, r0, lsl r5
   17acc:	stmdage	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
   17ad0:	movwls	r6, #14363	; 0x381b
   17ad4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17ad8:	movwls	r2, #8960	; 0x2300
   17adc:	cdp2	0, 2, cr15, cr6, cr6, {1}
   17ae0:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
   17ae4:	bmi	5c404c <_ZdlPv@@Base+0x58085c>
   17ae8:	ldmpl	ip, {r1, r8, fp, ip, pc}
   17aec:	addsmi	r6, r1, #2228224	; 0x220000
   17af0:	blmi	54e73c <_ZdlPv@@Base+0x50af4c>
   17af4:	ldrbtmi	r9, [fp], #-2562	; 0xfffff5fe
   17af8:			; <UNDEFINED> instruction: 0xf8c3681b
   17afc:			; <UNDEFINED> instruction: 0xf0132128
   17b00:	bmi	495c44 <_ZdlPv@@Base+0x452454>
   17b04:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   17b08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17b0c:	subsmi	r9, sl, r3, lsl #22
   17b10:	andlt	sp, r4, sp, lsl #2
   17b14:	bmi	386f5c <_ZdlPv@@Base+0x34376c>
   17b18:	stmdbmi	sp, {r6, sp}
   17b1c:	ldrbtmi	r5, [r9], #-2203	; 0xfffff765
   17b20:	movwls	r4, #1562	; 0x61a
   17b24:			; <UNDEFINED> instruction: 0xf914f00e
   17b28:	movwls	r6, #10275	; 0x2823
   17b2c:			; <UNDEFINED> instruction: 0xf7fae7e1
   17b30:	svclt	0x0000eb54
   17b34:	andeq	r6, r5, sl, lsl r2
   17b38:	andeq	r0, r0, ip, ror r1
   17b3c:	strdeq	r6, [r5], -lr
   17b40:	andeq	r0, r0, r4, asr #3
   17b44:	andeq	ip, r5, lr, ror #1
   17b48:	ldrdeq	r6, [r5], -sl
   17b4c:	andeq	r0, r0, r8, asr #4
   17b50:	andeq	lr, r2, sl, lsl #30
   17b54:	cmncs	sp, ip, lsl sl
   17b58:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
   17b5c:	addlt	fp, r4, r0, lsl r5
   17b60:	stmdage	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
   17b64:	movwls	r6, #14363	; 0x381b
   17b68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17b6c:	movwls	r2, #8960	; 0x2300
   17b70:	ldc2l	0, cr15, [ip, #152]	; 0x98
   17b74:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
   17b78:	bmi	5c40e0 <_ZdlPv@@Base+0x5808f0>
   17b7c:	ldmpl	ip, {r1, r8, fp, ip, pc}
   17b80:	addsmi	r6, r1, #2228224	; 0x220000
   17b84:	blmi	54e7d0 <_ZdlPv@@Base+0x50afe0>
   17b88:	ldrbtmi	r9, [fp], #-2562	; 0xfffff5fe
   17b8c:			; <UNDEFINED> instruction: 0xf8c3681b
   17b90:			; <UNDEFINED> instruction: 0xf013212c
   17b94:	bmi	495bb0 <_ZdlPv@@Base+0x4523c0>
   17b98:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   17b9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   17ba0:	subsmi	r9, sl, r3, lsl #22
   17ba4:	andlt	sp, r4, sp, lsl #2
   17ba8:	bmi	386ff0 <_ZdlPv@@Base+0x343800>
   17bac:	stmdbmi	sp, {r6, sp}
   17bb0:	ldrbtmi	r5, [r9], #-2203	; 0xfffff765
   17bb4:	movwls	r4, #1562	; 0x61a
   17bb8:			; <UNDEFINED> instruction: 0xf8caf00e
   17bbc:	movwls	r6, #10275	; 0x2823
   17bc0:			; <UNDEFINED> instruction: 0xf7fae7e1
   17bc4:	svclt	0x0000eb0a
   17bc8:	andeq	r6, r5, r6, lsl #3
   17bcc:	andeq	r0, r0, ip, ror r1
   17bd0:	andeq	r6, r5, sl, ror #2
   17bd4:	andeq	r0, r0, r4, asr #3
   17bd8:	andeq	ip, r5, sl, asr r0
   17bdc:	andeq	r6, r5, r6, asr #2
   17be0:	andeq	r0, r0, r8, asr #4
   17be4:	muleq	r2, lr, lr
   17be8:	bmi	daa0c4 <_ZdlPv@@Base+0xd668d4>
   17bec:	blmi	da8dd8 <_ZdlPv@@Base+0xd655e8>
   17bf0:	addlt	fp, r2, r0, ror r5
   17bf4:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   17bf8:	andls	r6, r1, #1179648	; 0x120000
   17bfc:	andeq	pc, r0, #79	; 0x4f
   17c00:	ldmpl	ip, {r1, r4, r5, r9, fp, lr}
   17c04:	blcs	4f2198 <_ZdlPv@@Base+0x4ae9a8>
   17c08:	strtmi	sp, [r0], -r5, lsl #2
   17c0c:			; <UNDEFINED> instruction: 0xff5cf00e
   17c10:	blcs	4f21a4 <_ZdlPv@@Base+0x4ae9b4>
   17c14:	strdcs	sp, [r0, -r9]
   17c18:			; <UNDEFINED> instruction: 0xf00e4620
   17c1c:	teqlt	r8, #168960	; 0x29400	; <UNPREDICTABLE>
   17c20:	ldrbtmi	r4, [lr], #-3627	; 0xfffff1d5
   17c24:			; <UNDEFINED> instruction: 0xf0246831
   17c28:	strmi	pc, [r5], -sp, lsl #19
   17c2c:			; <UNDEFINED> instruction: 0xf00e4620
   17c30:	orrlt	pc, sp, fp, asr #30
   17c34:			; <UNDEFINED> instruction: 0xf8d36833
   17c38:	ldrshlt	r0, [r8, -ip]
   17c3c:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   17c40:	ldmdavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
   17c44:			; <UNDEFINED> instruction: 0xf8c32203
   17c48:			; <UNDEFINED> instruction: 0xf8c350fc
   17c4c:	movwcs	r2, #248	; 0xf8
   17c50:			; <UNDEFINED> instruction: 0xf0119300
   17c54:	bllt	656c70 <_ZdlPv@@Base+0x613480>
   17c58:			; <UNDEFINED> instruction: 0xffa2f012
   17c5c:	blmi	66a4d8 <_ZdlPv@@Base+0x626ce8>
   17c60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17c64:	blls	71cd4 <_ZdlPv@@Base+0x2e4e4>
   17c68:	qsuble	r4, sl, r6
   17c6c:	ldcllt	0, cr11, [r0, #-8]!
   17c70:			; <UNDEFINED> instruction: 0xf00c4c19
   17c74:	ldrbtmi	pc, [ip], #-3923	; 0xfffff0ad	; <UNPREDICTABLE>
   17c78:			; <UNDEFINED> instruction: 0xf8d26822
   17c7c:			; <UNDEFINED> instruction: 0xf02330f8
   17c80:			; <UNDEFINED> instruction: 0xf8c20301
   17c84:	blcs	2406c <__printf_chk@plt+0x11c3c>
   17c88:			; <UNDEFINED> instruction: 0xf8d2d1e6
   17c8c:	ldrshlt	r0, [r8, -ip]
   17c90:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   17c94:	stmdavs	r2!, {r3, r4, r7, r8, r9, sl, lr}
   17c98:			; <UNDEFINED> instruction: 0xf8c22300
   17c9c:			; <UNDEFINED> instruction: 0xe7db30fc
   17ca0:	strbtmi	r2, [r8], -sp, ror #2
   17ca4:	stc2l	0, cr15, [r2, #-152]	; 0xffffff68
   17ca8:	sbcsle	r2, r5, r0, lsl #16
   17cac:	bls	2a8e0 <__printf_chk@plt+0x184b0>
   17cb0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   17cb4:	smlabtcs	r0, r3, r8, pc	; <UNPREDICTABLE>
   17cb8:			; <UNDEFINED> instruction: 0xf7fae7ce
   17cbc:	svclt	0x0000ea8e
   17cc0:	strdeq	r6, [r5], -r4
   17cc4:	andeq	r0, r0, ip, ror r1
   17cc8:	andeq	r6, r5, sl, ror #1
   17ccc:	andeq	r0, r0, r0, lsr #5
   17cd0:	andeq	fp, r5, r2, asr #31
   17cd4:	andeq	r6, r5, r0, lsl #1
   17cd8:	andeq	fp, r5, lr, ror #30
   17cdc:	andeq	fp, r5, r4, lsr pc
   17ce0:	blmi	19aa67c <_ZdlPv@@Base+0x1966e8c>
   17ce4:	mvnsmi	lr, sp, lsr #18
   17ce8:	cfstrdmi	mvd4, [r5, #-488]!	; 0xfffffe18
   17cec:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   17cf0:	ldrbtmi	r2, [sp], #-1024	; 0xfffffc00
   17cf4:	ldmdavs	fp, {r0, r1, r5, r6, r8, r9, sl, fp, lr}
   17cf8:			; <UNDEFINED> instruction: 0xf04f9303
   17cfc:	stmdavs	fp!, {r8, r9}
   17d00:			; <UNDEFINED> instruction: 0xf8d3447f
   17d04:			; <UNDEFINED> instruction: 0xf0210104
   17d08:	stmdavs	fp!, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   17d0c:	smlabtmi	r4, r3, r8, pc	; <UNPREDICTABLE>
   17d10:	blx	fe9d3d5e <_ZdlPv@@Base+0xfe99056e>
   17d14:	blmi	1744adc <_ZdlPv@@Base+0x17012ec>
   17d18:	ldmpl	fp!, {r5, r9, sl, lr}^
   17d1c:	strbteq	pc, [r4], #259	; 0x103	; <UNPREDICTABLE>
   17d20:	ldmeq	ip!, {r0, r1, r8, ip, sp, lr, pc}
   17d24:	stmdavs	r9!, {r1, r2, r9, sl, lr}
   17d28:	stmdbeq	r4, {r2, r4, r6, fp, ip, sp, lr, pc}
   17d2c:			; <UNDEFINED> instruction: 0xf90af024
   17d30:	strmi	fp, [r0, #768]!	; 0x300
   17d34:	mvnsle	r6, r6, asr #32
   17d38:			; <UNDEFINED> instruction: 0xf8c4682c
   17d3c:	strtmi	r0, [r0], -r4, lsl #2
   17d40:			; <UNDEFINED> instruction: 0xf894f024
   17d44:	tstcs	r0, r1, asr fp
   17d48:	smlabteq	r8, r4, r8, pc	; <UNPREDICTABLE>
   17d4c:			; <UNDEFINED> instruction: 0x462058fc
   17d50:			; <UNDEFINED> instruction: 0xf8ccf009
   17d54:	ldmdblt	r8, {r1, r2, r9, sl, lr}
   17d58:			; <UNDEFINED> instruction: 0x4620e053
   17d5c:	cdp2	0, 11, cr15, cr4, cr14, {0}
   17d60:			; <UNDEFINED> instruction: 0xf0236963
   17d64:	bcs	3585ac <_ZdlPv@@Base+0x314dbc>
   17d68:	blcs	5079d0 <_ZdlPv@@Base+0x4c41e0>
   17d6c:			; <UNDEFINED> instruction: 0xf011d1f5
   17d70:	stmdblt	r0!, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   17d74:			; <UNDEFINED> instruction: 0xff14f012
   17d78:	blmi	102a694 <_ZdlPv@@Base+0xfe6ea4>
   17d7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17d80:	blls	f1df0 <_ZdlPv@@Base+0xae600>
   17d84:	cmnle	r5, sl, asr r0
   17d88:	pop	{r2, ip, sp, pc}
   17d8c:	strdcs	r8, [r0, -r0]
   17d90:			; <UNDEFINED> instruction: 0xf0094620
   17d94:	ldmdblt	r8, {r0, r1, r3, r5, r7, fp, ip, sp, lr, pc}
   17d98:	strtmi	lr, [r0], -r8, asr #32
   17d9c:	cdp2	0, 9, cr15, cr4, cr14, {0}
   17da0:			; <UNDEFINED> instruction: 0xf0236963
   17da4:	bcs	3585ec <_ZdlPv@@Base+0x314dfc>
   17da8:	blcs	507a10 <_ZdlPv@@Base+0x4c4220>
   17dac:			; <UNDEFINED> instruction: 0xf011d1f5
   17db0:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   17db4:	ldrdcs	sp, [r0, -lr]
   17db8:			; <UNDEFINED> instruction: 0xf0094620
   17dbc:	ldmdblt	r8, {r0, r1, r2, r4, r7, fp, ip, sp, lr, pc}
   17dc0:	strtmi	lr, [r0], -r2, asr #32
   17dc4:	cdp2	0, 8, cr15, cr0, cr14, {0}
   17dc8:			; <UNDEFINED> instruction: 0xf0236963
   17dcc:	bcs	358614 <_ZdlPv@@Base+0x314e24>
   17dd0:	blcs	507a38 <_ZdlPv@@Base+0x4c4248>
   17dd4:			; <UNDEFINED> instruction: 0xf011d1f5
   17dd8:	stmdacs	r0, {r0, r1, r6, r8, r9, fp, ip, sp, lr, pc}
   17ddc:	strtmi	sp, [r0], -sl, asr #1
   17de0:			; <UNDEFINED> instruction: 0xf0092100
   17de4:	stmdacs	r0, {r0, r1, r7, fp, ip, sp, lr, pc}
   17de8:	stmdage	r2, {r2, r6, r7, r8, ip, lr, pc}
   17dec:	blx	fead3e8c <_ZdlPv@@Base+0xfea9069c>
   17df0:	adcsle	r2, pc, r0, lsl #16
   17df4:	bls	aaa98 <_ZdlPv@@Base+0x672a8>
   17df8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   17dfc:	tstcs	r0, r3, asr #17	; <UNPREDICTABLE>
   17e00:	stmdbvs	r9!, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   17e04:			; <UNDEFINED> instruction: 0xf026a802
   17e08:	stmdacs	r0, {r0, r1, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   17e0c:	blls	cc0d0 <_ZdlPv@@Base+0x888e0>
   17e10:			; <UNDEFINED> instruction: 0x612b2b00
   17e14:	blmi	84e8c8 <_ZdlPv@@Base+0x80b0d8>
   17e18:	stmdbmi	r0!, {r6, sp}
   17e1c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   17e20:	movwls	r4, #1562	; 0x61a
   17e24:			; <UNDEFINED> instruction: 0xff94f00d
   17e28:	str	r6, [r0, lr, lsr #2]!
   17e2c:			; <UNDEFINED> instruction: 0xf026a802
   17e30:	stmdacs	r0, {r0, r3, r7, r9, fp, ip, sp, lr, pc}
   17e34:	blls	cc128 <_ZdlPv@@Base+0x88938>
   17e38:	vldrle	d2, [r1, #-0]
   17e3c:	ldrbtmi	r4, [sl], #-2584	; 0xfffff5e8
   17e40:			; <UNDEFINED> instruction: 0xf8c26812
   17e44:			; <UNDEFINED> instruction: 0xe7b23114
   17e48:			; <UNDEFINED> instruction: 0xf026a802
   17e4c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   17e50:	blmi	54c15c <_ZdlPv@@Base+0x50896c>
   17e54:	ldrbtmi	r9, [fp], #-2562	; 0xfffff5fe
   17e58:			; <UNDEFINED> instruction: 0xf8c3681b
   17e5c:	ldr	r2, [sl, ip, lsl #2]!
   17e60:	subcs	r4, r0, sp, lsl #22
   17e64:	ldmpl	fp!, {r4, r8, fp, lr}^
   17e68:			; <UNDEFINED> instruction: 0x461a4479
   17e6c:			; <UNDEFINED> instruction: 0xf00d9300
   17e70:	ldr	pc, [ip, pc, ror #30]
   17e74:	ldmib	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17e78:	strdeq	r5, [r5], -r8
   17e7c:	andeq	r0, r0, ip, ror r1
   17e80:	strdeq	fp, [r5], -r2
   17e84:	andeq	r5, r5, r0, ror #31
   17e88:	andeq	r0, r0, r0, ror #4
   17e8c:	andeq	r0, r0, r0, lsr #5
   17e90:	andeq	r5, r5, r4, ror #30
   17e94:	andeq	fp, r5, ip, ror #27
   17e98:	andeq	r0, r0, r8, asr #4
   17e9c:	andeq	lr, r2, sl, asr ip
   17ea0:	andeq	fp, r5, r6, lsr #27
   17ea4:	andeq	fp, r5, lr, lsl #27
   17ea8:	andeq	lr, r2, r8, lsr #24
   17eac:	mvnsmi	lr, #737280	; 0xb4000
   17eb0:	ldclmi	6, cr4, [r1], #-124	; 0xffffff84
   17eb4:	ldclmi	0, cr11, [r1, #-572]!	; 0xfffffdc4
   17eb8:	ldrbtmi	r4, [ip], #-2929	; 0xfffff48f
   17ebc:	tstls	r5, sp, ror r4
   17ec0:	stmiapl	fp!, {r2, r5, r6, r8, fp, sp, lr}^
   17ec4:	ldmdavs	fp, {r0, r1, r2, r3, r5, r6, r9, sl, fp, lr}
   17ec8:			; <UNDEFINED> instruction: 0xf04f930d
   17ecc:	b	15d8ad4 <_ZdlPv@@Base+0x15952e4>
   17ed0:	ldrbtmi	r0, [lr], #-772	; 0xfffffcfc
   17ed4:	teqle	r4, r4, lsl #4
   17ed8:	stmdbcs	r0, {r0, r2, r8, fp, ip, pc}
   17edc:	blmi	1acf494 <_ZdlPv@@Base+0x1a8bca4>
   17ee0:	ldmpl	r5!, {r2, r9, sl, lr}^
   17ee4:	blvc	53540 <_ZdlPv@@Base+0xfd50>
   17ee8:	blvc	ff0539c4 <_ZdlPv@@Base+0xff0101d4>
   17eec:	blx	453ab8 <_ZdlPv@@Base+0x4102c8>
   17ef0:	bmi	19ceb1c <_ZdlPv@@Base+0x198b32c>
   17ef4:			; <UNDEFINED> instruction: 0xf8569904
   17ef8:			; <UNDEFINED> instruction: 0xf8d88002
   17efc:	blx	e3f06 <_ZdlPv@@Base+0xa0716>
   17f00:	blcs	54b0c <_ZdlPv@@Base+0x1131c>
   17f04:	stccs	12, cr13, [r0], {93}	; 0x5d
   17f08:	adchi	pc, r5, r0
   17f0c:			; <UNDEFINED> instruction: 0xf10d4625
   17f10:			; <UNDEFINED> instruction: 0xf10d0910
   17f14:	stmdavs	r6!, {r2, r4, fp}
   17f18:	strbmi	r4, [sl], -r0, lsr #12
   17f1c:	cdpvs	6, 15, cr4, cr6, cr1, {2}
   17f20:	stmdavs	r4!, {r4, r5, r7, r8, r9, sl, lr}^
   17f24:	mvnsle	r2, r0, lsl #24
   17f28:	blmi	1686c0c <_ZdlPv@@Base+0x164341c>
   17f2c:	ldrbtmi	r9, [fp], #-2309	; 0xfffff6fb
   17f30:	bllt	2f24a4 <_ZdlPv@@Base+0x2aecb4>
   17f34:	blx	fecea898 <_ZdlPv@@Base+0xfeca70a8>
   17f38:	ldrbtmi	pc, [sl], #-899	; 0xfffffc7d	; <UNPREDICTABLE>
   17f3c:	cmpvs	r3, fp, asr r9
   17f40:	stmdacs	r0, {r0, r5, sp, lr, pc}
   17f44:	addhi	pc, r4, r0
   17f48:	strmi	r2, [r4], -r0, lsl #10
   17f4c:	rsbvs	r6, r5, r0, asr #16
   17f50:	stmdacs	r0, {r0, r2, r5, r9, sl, lr}
   17f54:	svccs	0x0000d1f9
   17f58:	stmdbls	r5, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
   17f5c:	vldrle.16	s5, [r6]	; <UNPREDICTABLE>
   17f60:	ldmpl	r5!, {r0, r3, r6, r8, r9, fp, lr}^
   17f64:	blvc	535c0 <_ZdlPv@@Base+0xfdd0>
   17f68:	blvc	ff053a44 <_ZdlPv@@Base+0xff010254>
   17f6c:	blx	453b38 <_ZdlPv@@Base+0x410348>
   17f70:			; <UNDEFINED> instruction: 0x4625dabf
   17f74:	ldrmi	lr, [r5], -fp, asr #15
   17f78:	rsbvs	r6, ip, sl, ror #16
   17f7c:	bcs	29834 <__printf_chk@plt+0x17404>
   17f80:	strdlt	sp, [r7, r9]!
   17f84:	blls	13e3a0 <_ZdlPv@@Base+0xfabb0>
   17f88:	andle	r4, r5, fp, lsl #6
   17f8c:			; <UNDEFINED> instruction: 0xf6404942
   17f90:	ldrbtmi	r0, [r9], #-47	; 0xffffffd1
   17f94:	blx	f54038 <_ZdlPv@@Base+0xf10848>
   17f98:	blmi	e6a8a0 <_ZdlPv@@Base+0xe270b0>
   17f9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17fa0:	blls	372010 <_ZdlPv@@Base+0x32e820>
   17fa4:	qdsuble	r4, sl, r4
   17fa8:	pop	{r0, r1, r2, r3, ip, sp, pc}
   17fac:	blmi	f38f74 <_ZdlPv@@Base+0xef5784>
   17fb0:	ldrbtmi	r9, [fp], #-2309	; 0xfffff6fb
   17fb4:	sbfx	r6, fp, #18, #30
   17fb8:	stmdacs	r0, {r2, r9, sl, lr}
   17fbc:	strtmi	sp, [r5], -lr, asr #32
   17fc0:	ldmdami	r8!, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
   17fc4:	blmi	e208ec <_ZdlPv@@Base+0xddd0fc>
   17fc8:	ldmdapl	r0!, {r3, r4, r5, r8, fp, lr}
   17fcc:	andls	r4, r3, fp, ror r4
   17fd0:	blls	f2038 <_ZdlPv@@Base+0xae848>
   17fd4:	stmibvs	r0, {r0, r4, r5, r6, fp, ip, lr}
   17fd8:	stmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
   17fdc:	vqdmulh.s<illegal width 8>	d15, d3, d2
   17fe0:			; <UNDEFINED> instruction: 0xf9d8f025
   17fe4:	stmdage	r7, {r0, r9, sl, lr}
   17fe8:	stc2	0, cr15, [r6], {38}	; 0x26
   17fec:	ldrdcs	lr, [r4, -sp]
   17ff0:	ldrdcc	pc, [r0], -r8
   17ff4:	cdp	8, 0, cr9, cr7, cr7, {0}
   17ff8:	blx	9ea42 <_ZdlPv@@Base+0x5b252>
   17ffc:	cdp	2, 11, cr15, cr8, cr3, {0}
   18000:	vmls.f64	d6, d23, d23
   18004:			; <UNDEFINED> instruction: 0xeeb82a90
   18008:			; <UNDEFINED> instruction: 0xee877be7
   1800c:	bllt	122ec2c <_ZdlPv@@Base+0x11eb43c>
   18010:	bcc	fe453834 <_ZdlPv@@Base+0xfe410044>
   18014:	blvc	ffa13afc <_ZdlPv@@Base+0xff9d030c>
   18018:	blvs	53674 <_ZdlPv@@Base+0xfe84>
   1801c:	bleq	213a38 <_ZdlPv@@Base+0x1d0248>
   18020:	blvs	ff053af8 <_ZdlPv@@Base+0xff010308>
   18024:	blx	453bf0 <_ZdlPv@@Base+0x410400>
   18028:	svcge	0x006df57f
   1802c:	andls	sl, r3, #8, 20	; 0x8000
   18030:			; <UNDEFINED> instruction: 0xf0284610
   18034:	blmi	7d60f8 <_ZdlPv@@Base+0x792908>
   18038:	andcs	r4, r4, lr, lsl r9
   1803c:	ldmpl	r3!, {r0, r1, r9, fp, ip, pc}^
   18040:	movwls	r4, #1145	; 0x479
   18044:	cdp2	0, 9, cr15, cr8, cr13, {0}
   18048:			; <UNDEFINED> instruction: 0xf47f2c00
   1804c:	and	sl, r2, pc, asr pc
   18050:	orrsle	r2, r8, r0, lsl #30
   18054:	stmdbls	r5, {r6, r8, r9, sl, sp, lr, pc}
   18058:	orrsle	r2, r3, r0, lsl #30
   1805c:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
   18060:			; <UNDEFINED> instruction: 0xe767695b
   18064:	vqrdmulh.s<illegal width 8>	d15, d0, d3
   18068:	bcc	fe45388c <_ZdlPv@@Base+0xfe41009c>
   1806c:	blvc	ffa13b54 <_ZdlPv@@Base+0xff9d0364>
   18070:			; <UNDEFINED> instruction: 0xf7fae7d2
   18074:	svclt	0x0000e8b2
   18078:	andeq	fp, r5, sl, lsr #26
   1807c:	andeq	r5, r5, r4, lsr #28
   18080:	andeq	r0, r0, ip, ror r1
   18084:	andeq	r5, r5, lr, lsl #28
   18088:	andeq	r0, r0, ip, lsr #4
   1808c:	muleq	r0, r0, r2
   18090:			; <UNDEFINED> instruction: 0x0005bcb6
   18094:	andeq	fp, r5, sl, lsr #25
   18098:	andeq	lr, r2, lr, lsr fp
   1809c:	andeq	r5, r5, r4, asr #26
   180a0:	andeq	fp, r5, r2, lsr ip
   180a4:	andeq	r0, r0, r0, lsr #3
   180a8:	andeq	fp, r5, r8, lsl ip
   180ac:	andeq	r0, r0, r8, lsr #5
   180b0:	andeq	r0, r0, r8, asr #4
   180b4:	andeq	lr, r2, r8, ror sl
   180b8:	andeq	fp, r5, r6, lsl #23
   180bc:	svclt	0x0092f022
   180c0:	blvs	298cc <__printf_chk@plt+0x1749c>
   180c4:			; <UNDEFINED> instruction: 0xf01eb508
   180c8:	vstrlt.16	s30, [r8, #-166]	; 0xffffff5a	; <UNPREDICTABLE>
   180cc:	blvs	454f4 <_ZdlPv@@Base+0x1d04>
   180d0:			; <UNDEFINED> instruction: 0xf95ef01e
   180d4:	svclt	0x0000bd08
   180d8:	andcs	fp, r1, r8, lsr r5
   180dc:	blx	e54132 <_ZdlPv@@Base+0xe10942>
   180e0:	ldfmid	f3, [r8, #-320]	; 0xfffffec0
   180e4:	strmi	r4, [r4], -r1, lsl #12
   180e8:	ldrbtmi	r2, [sp], #-512	; 0xfffffe00
   180ec:	andseq	pc, r8, r5, lsl #2
   180f0:	mrc2	7, 1, pc, cr10, cr11, {7}
   180f4:	tstlt	r8, r8, rrx
   180f8:	ldrhtmi	lr, [r8], -sp
   180fc:	ldcllt	0, cr15, [r0, #-72]	; 0xffffffb8
   18100:			; <UNDEFINED> instruction: 0xf02b2038
   18104:	vpadd.i8	<illegal reg q15.5>, q0, <illegal reg q0.5>
   18108:			; <UNDEFINED> instruction: 0x460511f5
   1810c:	blmi	256214 <_ZdlPv@@Base+0x212a24>
   18110:	ldc2l	7, cr15, [ip, #1004]!	; 0x3ec
   18114:	strtmi	r4, [r1], -ip, lsl #16
   18118:	strtmi	r4, [sl], -ip, lsl #22
   1811c:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
   18120:	movwcc	r4, #34308	; 0x8604
   18124:	adcvs	r3, fp, #24
   18128:	rscvs	r2, fp, #0, 6
   1812c:			; <UNDEFINED> instruction: 0xf7fb6065
   18130:	pop	{r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   18134:			; <UNDEFINED> instruction: 0xf0124038
   18138:			; <UNDEFINED> instruction: 0x4628bd33
   1813c:	blx	16541f2 <_ZdlPv@@Base+0x1610a02>
   18140:	ldmda	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18144:	strdeq	fp, [r5], -sl
   18148:	andeq	fp, r5, r8, asr #21
   1814c:	andeq	r2, r5, r2, ror sp
   18150:	ldrdcs	pc, [r4], r0	; <UNPREDICTABLE>
   18154:	andls	fp, r1, r2, lsl #1
   18158:			; <UNDEFINED> instruction: 0xf8d0b11a
   1815c:	andlt	r0, r2, r4, lsl #1
   18160:			; <UNDEFINED> instruction: 0xf8d04770
   18164:	tstlt	r2, r0, lsl #1
   18168:	andlt	r6, r2, r0, asr #31
   1816c:	svcvs	0x00804770
   18170:	ldrbmi	fp, [r0, -r2]!
   18174:	andcs	fp, r0, r8, lsl #10
   18178:	blx	ffad41cc <_ZdlPv@@Base+0xffa909dc>
   1817c:			; <UNDEFINED> instruction: 0xf008b128
   18180:	pop	{r0, r2, r5, r7, sl, fp, ip, sp, lr, pc}
   18184:			; <UNDEFINED> instruction: 0xf0124008
   18188:	blmi	2075bc <_ZdlPv@@Base+0x1c3dcc>
   1818c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   18190:	bcs	33500 <__printf_chk@plt+0x210d0>
   18194:	ldmib	r3, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   18198:	stmib	r3, {r1, r2, r3, r6, r8, sp}^
   1819c:	pop	{r1, r2, r3, r6, r9, ip}
   181a0:			; <UNDEFINED> instruction: 0xf0124008
   181a4:	svclt	0x0000bcfd
   181a8:	andeq	fp, r5, r8, asr sl
   181ac:	andcs	fp, r0, r8, lsl #10
   181b0:	blx	ff3d4204 <_ZdlPv@@Base+0xff390a14>
   181b4:			; <UNDEFINED> instruction: 0xf008b128
   181b8:	pop	{r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   181bc:			; <UNDEFINED> instruction: 0xf0124008
   181c0:	blmi	207584 <_ZdlPv@@Base+0x1c3d94>
   181c4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   181c8:	bcs	33538 <__printf_chk@plt+0x21108>
   181cc:	ldmib	r3, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   181d0:	stmib	r3, {r4, r6, r8, sp}^
   181d4:	pop	{r4, r6, r9, ip}
   181d8:			; <UNDEFINED> instruction: 0xf0124008
   181dc:	svclt	0x0000bce1
   181e0:	andeq	fp, r5, r0, lsr #20
   181e4:	mvnsmi	lr, sp, lsr #18
   181e8:	ldrbtmi	r4, [sp], #-3366	; 0xfffff2da
   181ec:	eorsle	r2, r7, r0, lsl #18
   181f0:	ldrmi	r4, [r0], r7, lsl #12
   181f4:			; <UNDEFINED> instruction: 0x460c461e
   181f8:	stmdavs	r4!, {r1, sp, lr, pc}^
   181fc:	eorle	r2, pc, r0, lsl #24
   18200:	stmdacs	r0, {r5, r6, r7, fp, sp, lr}
   18204:			; <UNDEFINED> instruction: 0xf8d7d0f9
   18208:	bcs	20730 <__printf_chk@plt+0xe300>
   1820c:			; <UNDEFINED> instruction: 0xf8d7d130
   18210:	teqlt	fp, ip, asr #2
   18214:	blmi	76aa8c <_ZdlPv@@Base+0x72729c>
   18218:	stmiapl	fp!, {r1, r3, r5, r7, fp, ip, lr}^
   1821c:	ldmdavs	fp, {r1, r4, fp, sp, lr}
   18220:	mlale	sl, sl, r2, r4
   18224:	stmib	r7, {r8, r9, sp}^
   18228:			; <UNDEFINED> instruction: 0xf1b83352
   1822c:	tstle	r9, r0, lsl #30
   18230:	tstcs	r2, r2, asr #12
   18234:			; <UNDEFINED> instruction: 0xf9d8f019
   18238:	ldrtmi	r6, [r2], -r0, ror #17
   1823c:			; <UNDEFINED> instruction: 0xf0192100
   18240:	stmdavs	r4!, {r0, r1, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   18244:	stmiavs	r0!, {r2, r5, r6, r8, ip, sp, pc}^
   18248:	rscsle	r2, sl, r0, lsl #16
   1824c:			; <UNDEFINED> instruction: 0xf9d4f019
   18250:	ldrtmi	r6, [r2], -r0, ror #17
   18254:			; <UNDEFINED> instruction: 0xf0192100
   18258:	stmdavs	r4!, {r0, r1, r2, r6, r7, r8, fp, ip, sp, lr, pc}^
   1825c:	mvnsle	r2, r0, lsl #24
   18260:	ldrhhi	lr, [r0, #141]!	; 0x8d
   18264:	tstcs	r2, sl, ror sp
   18268:			; <UNDEFINED> instruction: 0xf0193201
   1826c:	strb	pc, [r3, r9, ror #18]!	; <UNPREDICTABLE>
   18270:			; <UNDEFINED> instruction: 0xf0192103
   18274:	stmiavs	r0!, {r0, r2, r5, r6, r8, fp, ip, sp, lr, pc}^
   18278:	smlabtcs	r0, r9, r7, lr
   1827c:			; <UNDEFINED> instruction: 0xf97af019
   18280:	strb	r6, [pc, r0, ror #17]
   18284:	strdeq	r5, [r5], -r6
   18288:	andeq	r0, r0, ip, lsl #3
   1828c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   18290:			; <UNDEFINED> instruction: 0x4604b5f0
   18294:	addlt	r4, r3, r1, lsl lr
   18298:	ldrbtmi	r4, [lr], #-3345	; 0xfffff2ef
   1829c:	stmdavs	r2, {r0, fp, sp, lr}^
   182a0:	ldmdavs	fp, {r0, r1, r4, r5, r6, r8, fp, ip, lr}
   182a4:	stmdami	pc, {r0, r1, r4, r6, r8, ip, sp, pc}	; <UNPREDICTABLE>
   182a8:			; <UNDEFINED> instruction: 0xf382fab2
   182ac:	ldrbtmi	r6, [r8], #-2210	; 0xfffff75e
   182b0:	stmdavs	r0, {r0, r1, r3, r4, r6, r8, fp}
   182b4:			; <UNDEFINED> instruction: 0xff96f7ff
   182b8:	andne	lr, r0, #212, 18	; 0x350000
   182bc:	ldmib	r4, {r1, r3, fp, lr}^
   182c0:	stmiavs	r3!, {r2, r8, sl, ip, sp, lr}^
   182c4:	stmdavs	r0, {r4, r5, fp, ip, lr}
   182c8:	stmib	sp, {r1, r2, fp, sp, lr}^
   182cc:	ldmvs	r5!, {r8, sl, ip, sp, lr}
   182d0:	movwcs	r4, #1960	; 0x7a8
   182d4:	eorvs	r2, r3, r1
   182d8:	ldcllt	0, cr11, [r0, #12]!
   182dc:	andeq	r5, r5, r6, asr #20
   182e0:	andeq	r0, r0, r8, lsl #5
   182e4:	andeq	fp, r5, r6, lsr r9
   182e8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   182ec:	mrcmi	5, 0, fp, cr3, cr0, {3}
   182f0:	biclt	r4, r1, lr, ror r4
   182f4:	strmi	r4, [ip], -r5, lsl #12
   182f8:	stmdavs	r4!, {r0, sp, lr, pc}^
   182fc:	stmiavs	r0!, {r2, r3, r4, r7, r8, ip, sp, pc}^
   18300:	rscsle	r2, sl, r0, lsl #16
   18304:	ldrdcs	pc, [r8, #-133]	; 0xffffff7b
   18308:			; <UNDEFINED> instruction: 0xf8d5b972
   1830c:	teqlt	fp, ip, asr #2
   18310:	blmi	32ab44 <_ZdlPv@@Base+0x2e7354>
   18314:	ldmpl	r3!, {r1, r4, r5, r7, fp, ip, lr}^
   18318:	ldmdavs	fp, {r1, r4, fp, sp, lr}
   1831c:	mulle	r7, sl, r2
   18320:	stmib	r5, {r8, r9, sp}^
   18324:	ldcllt	3, cr3, [r0, #-328]!	; 0xfffffeb8
   18328:			; <UNDEFINED> instruction: 0xf0192103
   1832c:	strb	pc, [ip, r9, lsl #18]!	; <UNPREDICTABLE>
   18330:	smlattcs	r0, r0, r8, r6
   18334:			; <UNDEFINED> instruction: 0xf91ef019
   18338:	svclt	0x0000e7f2
   1833c:	strdeq	r5, [r5], -r0
   18340:	andeq	r0, r0, ip, lsl #3
   18344:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   18348:			; <UNDEFINED> instruction: 0x4605b570
   1834c:	svc	0x0064f7f9
   18350:	ldrbtmi	r4, [lr], #-3616	; 0xfffff1e0
   18354:	svclt	0x0018285e
   18358:	andle	r4, r9, r4, lsl #12
   1835c:	ldmdami	pc, {r1, r2, r3, r4, r8, r9, fp, lr}	; <UNPREDICTABLE>
   18360:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
   18364:			; <UNDEFINED> instruction: 0x4619461a
   18368:	ldc2	0, cr15, [sl, #-52]	; 0xffffffcc
   1836c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   18370:			; <UNDEFINED> instruction: 0xf7f94628
   18374:			; <UNDEFINED> instruction: 0x4604ef52
   18378:			; <UNDEFINED> instruction: 0xf7f94628
   1837c:			; <UNDEFINED> instruction: 0xf1a4ef4e
   18380:			; <UNDEFINED> instruction: 0xf1a40330
   18384:	blcs	258d10 <_ZdlPv@@Base+0x215520>
   18388:	bcs	1881b0 <_ZdlPv@@Base+0x1449c0>
   1838c:			; <UNDEFINED> instruction: 0xf1a0d813
   18390:			; <UNDEFINED> instruction: 0xf1a00230
   18394:	bcs	258920 <_ZdlPv@@Base+0x215130>
   18398:	stmdbcs	r5, {r3, r7, r8, r9, sl, fp, ip, sp, pc}
   1839c:	blcs	28e3d0 <_ZdlPv@@Base+0x24abe0>
   183a0:			; <UNDEFINED> instruction: 0xf1a4bf88
   183a4:	bcs	259108 <_ZdlPv@@Base+0x215918>
   183a8:			; <UNDEFINED> instruction: 0xf1a0bf88
   183ac:	bl	98d10 <_ZdlPv@@Base+0x55520>
   183b0:	strtmi	r1, [r0], -r3, lsl #8
   183b4:			; <UNDEFINED> instruction: 0x4629bd70
   183b8:	svc	0x0002f7f9
   183bc:	svclt	0x00982c3f
   183c0:	ldmible	r3, {r6, sl, ip, sp}^
   183c4:	movteq	pc, #420	; 0x1a4	; <UNPREDICTABLE>
   183c8:	svclt	0x00982b3f
   183cc:	stmible	sp, {r2, r3, r4, r9, sl, lr}^
   183d0:	svclt	0x0000e7c4
   183d4:	andeq	r5, r5, lr, lsl #19
   183d8:	andeq	r0, r0, r8, asr #4
   183dc:	andeq	lr, r2, lr, lsl #15
   183e0:	mcrls	4, 0, fp, cr6, cr0, {7}
   183e4:	svcls	0x00059d04
   183e8:	andne	lr, r0, #192, 18	; 0x300000
   183ec:	stmib	r0, {r0, r1, r2, r9, fp, ip, pc}^
   183f0:	stmib	r0, {r1, r8, r9, sp, lr}^
   183f4:	orrvs	r5, r2, r4, lsl #14
   183f8:			; <UNDEFINED> instruction: 0x4770bcf0
   183fc:			; <UNDEFINED> instruction: 0x4604b510
   18400:			; <UNDEFINED> instruction: 0xf0206800
   18404:	qsub16mi	pc, r0, r1	; <UNPREDICTABLE>
   18408:	svclt	0x0000bd10
   1840c:	bmi	16b024 <_ZdlPv@@Base+0x127834>
   18410:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   18414:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}
   18418:	andcs	lr, r0, sl, lsr r7
   1841c:	svclt	0x00004770
   18420:	ldrdeq	r5, [r5], -r0
   18424:	andeq	r0, r0, r4, ror #2
   18428:	ldrbmi	lr, [r0, sp, lsr #18]!
   1842c:	ldcmi	6, cr4, [r3, #-24]	; 0xffffffe8
   18430:	ldrbtmi	r4, [sp], #-3091	; 0xfffff3ed
   18434:	stmdbge	r8, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   18438:	stmdavs	r0, {r3, r5, r8, fp, ip, lr}
   1843c:	ldmdami	r1, {r6, r8, fp, ip, sp, pc}
   18440:	stmdavs	r0, {r3, r5, fp, ip, lr}
   18444:	stmiavs	r4!, {r2, fp, sp, lr}
   18448:	pop	{r2, r5, r7, r9, sl, lr}
   1844c:			; <UNDEFINED> instruction: 0x476047f0
   18450:			; <UNDEFINED> instruction: 0x4617201c
   18454:	pkhbtmi	r4, r8, ip, lsl #12
   18458:			; <UNDEFINED> instruction: 0xf9a6f02b
   1845c:	teqcc	r4, r6	; <illegal shifter operand>	; <UNPREDICTABLE>
   18460:			; <UNDEFINED> instruction: 0xf8c02200
   18464:	subvs	r8, r7, r0
   18468:	bmi	112b70 <_ZdlPv@@Base+0xcf380>
   1846c:	andsls	pc, r4, r0, asr #17
   18470:	orrvs	r6, r3, r2, lsl #1
   18474:	teqeq	r4, r6, asr #17	; <UNPREDICTABLE>
   18478:			; <UNDEFINED> instruction: 0x87f0e8bd
   1847c:	andeq	r5, r5, lr, lsr #17
   18480:	andeq	r0, r0, r4, ror #2
   18484:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   18488:			; <UNDEFINED> instruction: 0x4604b570
   1848c:	teqeq	r4, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
   18490:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
   18494:	bmi	404b3c <_ZdlPv@@Base+0x3c134c>
   18498:	ldmdavs	r3!, {r1, r2, r3, r4, r7, fp, ip, lr}
   1849c:			; <UNDEFINED> instruction: 0xf7ffb98b
   184a0:	ldrshlt	pc, [r0, #-231]!	; 0xffffff19	; <UNPREDICTABLE>
   184a4:	teqpl	r4, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   184a8:	stmdavs	r8!, {r0, r1, r3, r5, r7, r8, fp, sp, lr}
   184ac:	teqcc	r4, r4, asr #17	; <UNPREDICTABLE>
   184b0:			; <UNDEFINED> instruction: 0xff1af020
   184b4:			; <UNDEFINED> instruction: 0xf02b4628
   184b8:			; <UNDEFINED> instruction: 0xf8d4f99b
   184bc:	stmdacs	r0, {r2, r4, r5, r8}
   184c0:	ldfltp	f5, [r0, #-940]!	; 0xfffffc54
   184c4:			; <UNDEFINED> instruction: 0xf02b4628
   184c8:			; <UNDEFINED> instruction: 0xf7f9f993
   184cc:	svclt	0x0000ee8c
   184d0:	andeq	r5, r5, lr, asr #16
   184d4:	andeq	r0, r0, r4, ror #2
   184d8:	svcmi	0x00f0e92d
   184dc:	ldrmi	fp, [pc], -r3, lsl #1
   184e0:			; <UNDEFINED> instruction: 0xb098f8df
   184e4:	ldrmi	r9, [r5], -lr, lsl #22
   184e8:	ldmib	sp, {r1, r7, r9, sl, lr}^
   184ec:	strmi	r9, [lr], -ip, lsl #16
   184f0:	movwls	r4, #5371	; 0x14fb
   184f4:			; <UNDEFINED> instruction: 0xffc8f7ff
   184f8:			; <UNDEFINED> instruction: 0xf8da4a21
   184fc:			; <UNDEFINED> instruction: 0xf85b4134
   18500:	ldmdavs	r2, {r1, sp}
   18504:	ldrhlt	fp, [r4, #146]	; 0x92
   18508:	stmibvs	r4!, {r0, r1, r5, r9, sl, lr}
   1850c:	mvnsle	r2, r0, lsl #24
   18510:	ldreq	pc, [r8], #-259	; 0xfffffefd
   18514:			; <UNDEFINED> instruction: 0xf02b201c
   18518:	bls	96a3c <_ZdlPv@@Base+0x5324c>
   1851c:	stmib	r0, {r8, r9, sp}^
   18520:	stmib	r0, {r8, sl, sp, lr}^
   18524:	stmib	r0, {r1, r8, r9, sl, sp}^
   18528:	orrvs	r9, r3, r4, lsl #16
   1852c:	andlt	r6, r3, r0, lsr #32
   18530:	svchi	0x00f0e8bd
   18534:	mvnle	r2, r0, lsl #24
   18538:	ldrvc	pc, [sl], #1290	; 0x50a
   1853c:	blmi	4924ec <_ZdlPv@@Base+0x44ecfc>
   18540:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   18544:	cmplt	fp, fp, lsl r8
   18548:	blx	fed6a58c <_ZdlPv@@Base+0xfed26d9c>
   1854c:	bls	95368 <_ZdlPv@@Base+0x51b78>
   18550:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   18554:	stmdavs	r0, {r0, r1, r3, r4, r6, r8, fp}
   18558:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   1855c:	ldrtmi	r4, [fp], -fp, lsl #16
   18560:	ldrtmi	r4, [r1], -sl, lsr #12
   18564:	andeq	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   18568:	stmdavs	r4, {fp, sp, lr}
   1856c:	stmdals	ip, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   18570:	strtmi	r6, [r4], r4, lsr #17
   18574:	pop	{r0, r1, ip, sp, pc}
   18578:			; <UNDEFINED> instruction: 0x47604ff0
   1857c:	strdeq	r5, [r5], -r0
   18580:	andeq	r0, r0, r4, ror #2
   18584:	andeq	r0, r0, r8, lsl #5
   18588:	muleq	r5, r2, r6
   1858c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   18590:	mvnsmi	lr, sp, lsr #18
   18594:	ldcmi	3, cr2, [lr], {-0}
   18598:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
   1859c:	stmdavs	r3, {r0, r1, r5, r7, r8, r9, sp, lr}
   185a0:			; <UNDEFINED> instruction: 0xf1a0b37b
   185a4:	strtmi	r0, [r1], -r8, lsl #12
   185a8:	orrvs	r2, fp, #67108864	; 0x4000000
   185ac:	movwcc	r4, #5656	; 0x1618
   185b0:	eorscs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   185b4:	mvnsle	r2, r0, lsl #20
   185b8:	svcpl	0x0080f1b0
   185bc:	sbceq	fp, r0, r4, lsr pc
   185c0:	rscscc	pc, pc, pc, asr #32
   185c4:	stc	7, cr15, [ip, #996]!	; 0x3e4
   185c8:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   185cc:	stmdbcs	r0, {r0, r3, r4, r7, r8, r9, fp, sp, lr}
   185d0:	stcne	15, cr11, [lr, #-800]!	; 0xfffffce0
   185d4:	svclt	0x00c463d8
   185d8:	movwcs	r1, #3335	; 0xd07
   185dc:			; <UNDEFINED> instruction: 0xf855dd0a
   185e0:			; <UNDEFINED> instruction: 0xf8564033
   185e4:			; <UNDEFINED> instruction: 0xf8402033
   185e8:			; <UNDEFINED> instruction: 0xf8474033
   185ec:	movwcc	r2, #4147	; 0x1033
   185f0:	mvnsle	r4, fp, lsl #5
   185f4:	andcs	r4, r8, #8, 22	; 0x2000
   185f8:	ldrhmi	lr, [r0, #141]!	; 0x8d
   185fc:			; <UNDEFINED> instruction: 0xf7f9447b
   18600:	stmdbmi	r6, {r0, r2, r4, r6, r8, sl, fp, ip, sp, pc}
   18604:	ldrbtmi	r2, [r9], #-231	; 0xffffff19
   18608:			; <UNDEFINED> instruction: 0xff02f026
   1860c:	ldrb	r6, [r3, r0, lsr #23]
   18610:	andeq	fp, r5, sl, asr #12
   18614:	andeq	fp, r5, sl, lsl r6
   18618:			; <UNDEFINED> instruction: 0xffffe541
   1861c:	andeq	lr, r2, sl, asr #9
   18620:	subcs	r4, r0, r7, asr #20
   18624:	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
   18628:	svcmi	0x00f0e92d
   1862c:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
   18630:	movwls	r6, #47131	; 0xb81b
   18634:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18638:	ldcl	7, cr15, [r2, #-996]!	; 0xfffffc1c
   1863c:			; <UNDEFINED> instruction: 0xf0154605
   18640:	blmi	109817c <_ZdlPv@@Base+0x105498c>
   18644:	movwls	r4, #9339	; 0x247b
   18648:	subsle	r2, r8, r0, lsl #16
   1864c:	ldrbtmi	r4, [r9], #-2367	; 0xfffff6c1
   18650:	ldcl	7, cr15, [r8, #-996]	; 0xfffffc1c
   18654:	stmdacs	r0, {r2, r9, sl, lr}
   18658:			; <UNDEFINED> instruction: 0xf8dfd04e
   1865c:			; <UNDEFINED> instruction: 0xf10da0f4
   18660:			; <UNDEFINED> instruction: 0xf8df0914
   18664:			; <UNDEFINED> instruction: 0xf10db0f0
   18668:	ldrbtmi	r0, [sl], #2064	; 0x810
   1866c:	ldrbtmi	r2, [fp], #1536	; 0x600
   18670:			; <UNDEFINED> instruction: 0x464b2710
   18674:	ldrbmi	r4, [r1], -r2, asr #12
   18678:			; <UNDEFINED> instruction: 0xf7f94620
   1867c:	stmdacs	r1, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}
   18680:	stmdacs	r2, {r0, r3, r4, r6, ip, lr, pc}
   18684:	ldmib	sp, {r1, r2, r6, r8, ip, lr, pc}^
   18688:	addsmi	r3, r8, #4
   1868c:			; <UNDEFINED> instruction: 0x2000bfb4
   18690:	blcs	2069c <__printf_chk@plt+0xe26c>
   18694:			; <UNDEFINED> instruction: 0x2000bfb4
   18698:	andeq	pc, r1, r0
   1869c:	eorsle	r2, r9, r0, lsl #16
   186a0:	addsmi	r1, r7, #29184	; 0x7200
   186a4:			; <UNDEFINED> instruction: 0xf06fdc19
   186a8:	bl	feca9030 <_ZdlPv@@Base+0xfec65840>
   186ac:	svclt	0x00c80f47
   186b0:	b	13d8a98 <_ZdlPv@@Base+0x13952a8>
   186b4:	svclt	0x00d80347
   186b8:	rscscc	pc, pc, pc, asr #32
   186bc:			; <UNDEFINED> instruction: 0xf7f99303
   186c0:	adcseq	lr, sl, r0, lsr sp
   186c4:	strmi	r4, [r4], -r9, lsr #12
   186c8:	mcr	7, 0, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
   186cc:	strtmi	r9, [r8], -r3, lsl #22
   186d0:	ldrmi	r4, [pc], -r5, lsr #12
   186d4:	ldc	7, cr15, [ip, #996]!	; 0x3e4
   186d8:	adcseq	r9, r2, r4, lsl #22
   186dc:	eorcc	pc, r6, r5, asr #16
   186e0:	blls	184c34 <_ZdlPv@@Base+0x141444>
   186e4:	ldrbmi	r4, [r9], -sl, lsr #8
   186e8:	strcc	r2, [r2], -r0
   186ec:			; <UNDEFINED> instruction: 0xf7f96053
   186f0:	strmi	lr, [r4], -sl, lsl #26
   186f4:			; <UNDEFINED> instruction: 0xd1bc2800
   186f8:			; <UNDEFINED> instruction: 0xf7ff4628
   186fc:	bmi	5d8428 <_ZdlPv@@Base+0x594c38>
   18700:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   18704:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18708:	subsmi	r9, sl, fp, lsl #22
   1870c:	andlt	sp, sp, r6, lsl r1
   18710:	svchi	0x00f0e8bd
   18714:	strtmi	sl, [r1], -r6, lsl #20
   18718:	ldrmi	r9, [r0], -r3, lsl #4
   1871c:	ldc2	0, cr15, [lr], {39}	; 0x27
   18720:	blmi	3bf730 <_ZdlPv@@Base+0x37bf40>
   18724:	stmdbmi	lr, {r6, sp}
   18728:	stmiapl	r3!, {r0, r1, r9, fp, ip, pc}^
   1872c:	movwls	r4, #1145	; 0x479
   18730:	blx	3d476e <_ZdlPv@@Base+0x390f7e>
   18734:	blls	1526c8 <_ZdlPv@@Base+0x10eed8>
   18738:	str	r9, [sl, r5, lsl #6]!
   1873c:	stcl	7, cr15, [ip, #-996]	; 0xfffffc1c
   18740:			; <UNDEFINED> instruction: 0x000556ba
   18744:	andeq	r0, r0, ip, ror r1
   18748:	muleq	r5, ip, r6
   1874c:	andeq	lr, r2, r2, ror #9
   18750:	andeq	lr, r2, sl, asr #9
   18754:	andeq	lr, r2, r2, asr #9
   18758:	ldrdeq	r5, [r5], -lr
   1875c:	andeq	r0, r0, r8, asr #4
   18760:	andeq	lr, r2, r0, lsl r4
   18764:	ldrbtlt	r4, [r0], #-2837	; 0xfffff4eb
   18768:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1876c:	cfstrscs	mvf5, [r0, #-56]	; 0xffffffc8
   18770:	stcne	13, cr13, [r6, #-68]!	; 0xffffffbc
   18774:	and	r2, r6, r0, lsl #6
   18778:	eorscs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   1877c:	addmi	r3, sl, #67108864	; 0x4000000
   18780:	addsmi	sp, sp, #16, 20	; 0x10000
   18784:			; <UNDEFINED> instruction: 0xf854d007
   18788:	addmi	r2, sl, #51	; 0x33
   1878c:	stmdblt	r3!, {r2, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}^
   18790:	andvs	fp, r2, r0, ror ip
   18794:	bl	12a55c <_ZdlPv@@Base+0xe6d6c>
   18798:			; <UNDEFINED> instruction: 0xf85404c5
   1879c:	ldcllt	12, cr3, [r0], #-16
   187a0:	ldrbmi	r6, [r0, -r3]!
   187a4:	andvs	fp, r1, r0, ror ip
   187a8:	bl	12a570 <_ZdlPv@@Base+0xe6d80>
   187ac:	bne	15196c0 <_ZdlPv@@Base+0x14d5ed0>
   187b0:	stccc	8, cr15, [r4], {83}	; 0x53
   187b4:	addmi	r1, ip, #823296	; 0xc9000
   187b8:	ldrb	sp, [r0, sl, ror #23]!
   187bc:	andeq	fp, r5, ip, ror r4
   187c0:	subcs	r4, r8, #8, 22	; 0x2000
   187c4:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
   187c8:	stmdbmi	r8, {r0, r1, r2, sl, fp, lr}
   187cc:	ldmdbpl	ip, {fp, sp, lr}
   187d0:	stmdavs	r3!, {r0, r3, r4, r6, fp, ip, lr}
   187d4:			; <UNDEFINED> instruction: 0xf85d6809
   187d8:	blx	ab3f2 <_ZdlPv@@Base+0x67c02>
   187dc:			; <UNDEFINED> instruction: 0xf024f203
   187e0:	svclt	0x0000bdd9
   187e4:	andeq	r5, r5, sl, lsl r5
   187e8:	andeq	r0, r0, r0, lsr #3
   187ec:	andeq	r0, r0, r8, lsr #5
   187f0:	strmi	r4, [r8], -r3, lsl #12
   187f4:			; <UNDEFINED> instruction: 0xf0234619
   187f8:	svclt	0x0000bba5
   187fc:	ldrdcc	pc, [r8], #128	; 0x80
   18800:			; <UNDEFINED> instruction: 0x4604b510
   18804:			; <UNDEFINED> instruction: 0xf8d0b14b
   18808:	strhlt	r0, [r8, -r8]!
   1880c:			; <UNDEFINED> instruction: 0x01bcf104
   18810:	stc2l	0, cr15, [r4, #128]	; 0x80
   18814:	adcseq	pc, r8, r4, asr #17
   18818:			; <UNDEFINED> instruction: 0xf8d0bd10
   1881c:	stmdacs	r0, {r2, r5, r7}
   18820:			; <UNDEFINED> instruction: 0xf104d0fa
   18824:			; <UNDEFINED> instruction: 0xf02001ac
   18828:			; <UNDEFINED> instruction: 0xf8c4fdb9
   1882c:	ldclt	0, cr0, [r0, #-656]	; 0xfffffd70
   18830:	ldrblt	r6, [r0, #-3267]!	; 0xfffff33d
   18834:	cdpmi	0, 0, cr11, cr14, cr2, {4}
   18838:	tstlt	fp, lr, ror r4
   1883c:	ldcllt	0, cr11, [r0, #-8]!
   18840:	strmi	r4, [r8], -r4, lsl #12
   18844:			; <UNDEFINED> instruction: 0xf023460d
   18848:	ldrdlt	pc, [r0, -sp]!
   1884c:	stmib	r4, {r0, r1, r5, r8, r9, fp, sp, lr}^
   18850:	andlt	r3, r2, fp, lsl #10
   18854:	blmi	207e1c <_ZdlPv@@Base+0x1c462c>
   18858:	andcc	pc, r0, pc, asr #8
   1885c:	ldmpl	r3!, {r1, r2, r8, fp, lr}^
   18860:			; <UNDEFINED> instruction: 0x461a4479
   18864:			; <UNDEFINED> instruction: 0xf00d9300
   18868:	andlt	pc, r2, r3, ror sl	; <UNPREDICTABLE>
   1886c:	svclt	0x0000bd70
   18870:	andeq	r5, r5, r8, lsr #9
   18874:	andeq	r0, r0, r8, asr #4
   18878:	strdeq	lr, [r2], -r0
   1887c:	cfstr64vs	mvdx11, [r3], {56}	; 0x38
   18880:	strmi	fp, [r4], -fp, ror #18
   18884:	stmdavc	fp, {r0, r3, r8, ip, sp, pc}
   18888:	ldmib	r4, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   1888c:			; <UNDEFINED> instruction: 0xf022100c
   18890:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   18894:	ldmib	r4, {r0, r1, r8, r9, fp, ip, lr, pc}^
   18898:	stmib	r4, {r0, r2, r3, r9, ip, sp}^
   1889c:	ldclt	3, cr2, [r8, #-52]!	; 0xffffffcc
   188a0:			; <UNDEFINED> instruction: 0xf0224608
   188a4:	blvs	896d90 <_ZdlPv@@Base+0x8535a0>
   188a8:			; <UNDEFINED> instruction: 0xf0224605
   188ac:	stmdacs	r0, {r0, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   188b0:	blvs	fe90f88c <_ZdlPv@@Base+0xfe8cc09c>
   188b4:	strcc	lr, [sp, #-2500]	; 0xfffff63c
   188b8:	svclt	0x0000bd38
   188bc:	andcs	fp, r0, r8, lsl #10
   188c0:			; <UNDEFINED> instruction: 0xff46f012
   188c4:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   188c8:	ldmdavs	r8, {r0, r9, sl, lr}
   188cc:			; <UNDEFINED> instruction: 0xffd6f7ff
   188d0:			; <UNDEFINED> instruction: 0x4008e8bd
   188d4:	stmdblt	r4!, {r1, r4, ip, sp, lr, pc}^
   188d8:	andeq	fp, r5, lr, lsl r3
   188dc:	blmi	5eb13c <_ZdlPv@@Base+0x5a794c>
   188e0:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   188e4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   188e8:	movwls	r6, #6171	; 0x181b
   188ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   188f0:	ldmdblt	r3, {r0, r1, r6, r7, sl, fp, sp, lr}^
   188f4:	strmi	r4, [sp], -r4, lsl #12
   188f8:	ldmib	r0, {r0, r3, r7, r8, fp, ip, sp, pc}^
   188fc:	ldmib	r4, {r0, r2, r8}^
   18900:	stmib	r4, {r0, r1, r2, r9, ip, sp}^
   18904:	stmib	r4, {r0, r2, ip}^
   18908:	bmi	36152c <_ZdlPv@@Base+0x31dd3c>
   1890c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   18910:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18914:	subsmi	r9, sl, r1, lsl #22
   18918:	andlt	sp, r3, ip, lsl #2
   1891c:	stmibvs	r3, {r4, r5, r8, sl, fp, ip, sp, pc}
   18920:	cmnvs	r3, r8, ror #12
   18924:			; <UNDEFINED> instruction: 0xff1ef7ff
   18928:	bls	330bc <__printf_chk@plt+0x20c8c>
   1892c:	stmib	r4, {r0, r1, r5, r9, sp, lr}^
   18930:	strb	r2, [sl, r6, lsl #10]!
   18934:	mrrc	7, 15, pc, r0, cr9	; <UNPREDICTABLE>
   18938:	andeq	r5, r5, r0, lsl #8
   1893c:	andeq	r0, r0, ip, ror r1
   18940:	ldrdeq	r5, [r5], -r2
   18944:	blmi	7eb1c4 <_ZdlPv@@Base+0x7a79d4>
   18948:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   1894c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   18950:	movwls	r6, #6171	; 0x181b
   18954:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18958:	stc2	0, cr15, [r2, #64]	; 0x40
   1895c:	blmi	6c7064 <_ZdlPv@@Base+0x683874>
   18960:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   18964:	ldmdblt	sl!, {r1, r3, r4, r6, r7, sl, fp, sp, lr}
   18968:	ldrdmi	lr, [r5], -r3
   1896c:	ldrdcs	lr, [r7, -r3]
   18970:	streq	lr, [r5], #-2499	; 0xfffff63d
   18974:	andne	lr, r7, #3194880	; 0x30c000
   18978:			; <UNDEFINED> instruction: 0xf912f012
   1897c:	blmi	46b1d0 <_ZdlPv@@Base+0x4279e0>
   18980:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18984:	blls	729f4 <_ZdlPv@@Base+0x2f204>
   18988:	tstle	r6, sl, asr r0
   1898c:	ldclt	0, cr11, [r0, #-8]
   18990:	cmncs	sl, pc, lsl #22
   18994:	ldrbtmi	r4, [fp], #-1640	; 0xfffff998
   18998:	ldmibvs	sl, {r0, r1, r3, r4, fp, sp, lr}^
   1899c:	ldc2	0, cr15, [r4, #148]!	; 0x94
   189a0:	sbcsle	r2, ip, r0, lsl #16
   189a4:	stmdbcs	r0, {r8, fp, ip, pc}
   189a8:	tstcs	r1, r1, lsl #24
   189ac:	blmi	27cdb4 <_ZdlPv@@Base+0x2395c4>
   189b0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   189b4:			; <UNDEFINED> instruction: 0xff92f7ff
   189b8:			; <UNDEFINED> instruction: 0xf7f9e7de
   189bc:	svclt	0x0000ec0e
   189c0:	muleq	r5, r8, r3
   189c4:	andeq	r0, r0, ip, ror r1
   189c8:	andeq	fp, r5, r4, lsl #5
   189cc:	andeq	r5, r5, r0, ror #6
   189d0:	andeq	fp, r5, lr, asr #4
   189d4:	andeq	fp, r5, r4, lsr r2
   189d8:	ldmdblt	r3!, {r0, r1, r6, r7, sl, fp, sp, lr}
   189dc:	addmi	r6, sl, #3178496	; 0x308000
   189e0:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   189e4:			; <UNDEFINED> instruction: 0x4619bfd8
   189e8:	ldrbmi	r6, [r0, -r1, asr #4]!
   189ec:	stmdblt	r3, {r0, r1, r6, r7, sl, fp, sp, lr}
   189f0:	ldrbmi	r6, [r0, -r1, lsl #5]!
   189f4:	teqeq	ip, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
   189f8:	svclt	0x00004770
   189fc:	teqeq	r8, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
   18a00:	svclt	0x00004770
   18a04:	ldrdeq	pc, [r4, #-128]	; 0xffffff80
   18a08:	svclt	0x00004770
   18a0c:	ldrdeq	pc, [r0, #-128]	; 0xffffff80
   18a10:	svclt	0x00004770
   18a14:	ldmdblt	r3!, {r0, r1, r6, r7, sl, fp, sp, lr}
   18a18:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   18a1c:			; <UNDEFINED> instruction: 0xf8d3681b
   18a20:	stmib	r3, {r3, r4, r5, r8, sp}^
   18a24:	ldrbmi	r1, [r0, -lr, asr #4]!
   18a28:	andeq	fp, r5, sl, asr #3
   18a2c:	ldmdblt	r3!, {r0, r1, r6, r7, sl, fp, sp, lr}
   18a30:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   18a34:			; <UNDEFINED> instruction: 0xf8d3681b
   18a38:	stmib	r3, {r6, r8, sp}^
   18a3c:			; <UNDEFINED> instruction: 0x47701250
   18a40:			; <UNDEFINED> instruction: 0x0005b1b2
   18a44:	ldrdcs	pc, [r4], r0	; <UNPREDICTABLE>
   18a48:	ldrsbtcc	pc, [r4], r0	; <UNPREDICTABLE>
   18a4c:			; <UNDEFINED> instruction: 0xf8d0b152
   18a50:	bne	ff4e0d08 <_ZdlPv@@Base+0xff49d518>
   18a54:	ldrdcs	pc, [r8], #128	; 0x80
   18a58:			; <UNDEFINED> instruction: 0xf8d0b112
   18a5c:	ldrmi	r2, [r3], #-188	; 0xffffff44
   18a60:			; <UNDEFINED> instruction: 0x47704618
   18a64:	ubfx	r4, fp, #4, #22
   18a68:	ldrdcc	pc, [r4], r0	; <UNPREDICTABLE>
   18a6c:			; <UNDEFINED> instruction: 0xf8d0b16b
   18a70:	bne	1664d28 <_ZdlPv@@Base+0x1621538>
   18a74:	ldrdcc	pc, [r8], #128	; 0x80
   18a78:	adcsne	pc, r4, r0, asr #17
   18a7c:			; <UNDEFINED> instruction: 0xf8d0b123
   18a80:	ldrmi	r3, [r9], #-188	; 0xffffff44
   18a84:	adcsne	pc, r4, r0, asr #17
   18a88:	submi	r4, r9, #112, 14	; 0x1c00000
   18a8c:	svclt	0x0000e7f2
   18a90:	addlt	fp, r2, r0, lsl r5
   18a94:			; <UNDEFINED> instruction: 0x4c0f4b0e
   18a98:	bmi	3ea440 <_ZdlPv@@Base+0x3a6c50>
   18a9c:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
   18aa0:	ldmdavs	ip, {r1, r5, r7, fp, ip, lr}
   18aa4:	andls	r6, r1, #1179648	; 0x120000
   18aa8:	andeq	pc, r0, #79	; 0x4f
   18aac:	cdp2	0, 10, cr15, cr4, cr5, {1}
   18ab0:	strtmi	r9, [r0], -r0, lsl #18
   18ab4:			; <UNDEFINED> instruction: 0xffd8f7ff
   18ab8:	blmi	1eb2e0 <_ZdlPv@@Base+0x1a7af0>
   18abc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   18ac0:	blls	72b30 <_ZdlPv@@Base+0x2f340>
   18ac4:	qaddle	r4, sl, r1
   18ac8:	ldclt	0, cr11, [r0, #-8]
   18acc:	bl	fe156ab8 <_ZdlPv@@Base+0xfe1132c8>
   18ad0:	andeq	fp, r5, r8, asr #2
   18ad4:	andeq	r5, r5, r2, asr #4
   18ad8:	andeq	r0, r0, ip, ror r1
   18adc:	andeq	r5, r5, r4, lsr #4
   18ae0:	cdpvs	15, 8, cr6, cr2, cr3, {0}
   18ae4:	svclt	0x00c22b01
   18ae8:	mvnscc	pc, #-1073741824	; 0xc0000000
   18aec:	blx	742fa <_ZdlPv@@Base+0x30b0a>
   18af0:	ldrmi	r2, [r0], -r3, lsl #4
   18af4:	svclt	0x00004770
   18af8:	ldmiblt	r8!, {r0, r1, r5, ip, sp, lr, pc}
   18afc:	ldrbmi	r6, [r0, -r0, asr #31]!
   18b00:	ldrdcc	pc, [r8], #128	; 0x80
   18b04:	cmnlt	r3, r0, lsl r5
   18b08:	ldrsbtmi	pc, [r8], r0	; <UNPREDICTABLE>
   18b0c:	stmdavs	r3!, {r2, r3, r4, r5, r8, ip, sp, pc}
   18b10:	blvs	ff6ea398 <_ZdlPv@@Base+0xff6a6ba8>
   18b14:	ldmdblt	r8, {r3, r4, r7, r8, r9, sl, lr}
   18b18:	stccs	8, cr6, [r0], {100}	; 0x64
   18b1c:	strdcs	sp, [r0], -r7
   18b20:			; <UNDEFINED> instruction: 0xf8d0bd10
   18b24:	ldrb	r4, [r1, r4, lsr #1]!
   18b28:	svcmi	0x00f0e92d
   18b2c:	stfs	f2, [sp, #-0]
   18b30:	strmi	r8, [r3], r2, lsl #22
   18b34:	blmi	176b4ac <_ZdlPv@@Base+0x1727cbc>
   18b38:			; <UNDEFINED> instruction: 0xf8df447a
   18b3c:	addlt	sl, r7, r4, ror r1
   18b40:	ldrbtmi	r5, [sl], #2259	; 0x8d3
   18b44:	ldmdavs	fp, {r3, r5, r6, r9, sl, lr}
   18b48:			; <UNDEFINED> instruction: 0xf04f9305
   18b4c:			; <UNDEFINED> instruction: 0xf0250300
   18b50:	tstcs	r0, r3, lsr lr	; <UNPREDICTABLE>
   18b54:			; <UNDEFINED> instruction: 0xf025a801
   18b58:	stmdage	r2, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   18b5c:			; <UNDEFINED> instruction: 0xf0252100
   18b60:			; <UNDEFINED> instruction: 0xf8dbfe2b
   18b64:	blcs	24dfc <__printf_chk@plt+0x129cc>
   18b68:	addshi	pc, r1, r0
   18b6c:			; <UNDEFINED> instruction: 0x4618681a
   18b70:			; <UNDEFINED> instruction: 0x47986a13
   18b74:	bmi	142b8b8 <_ZdlPv@@Base+0x13e80c8>
   18b78:	andmi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   18b7c:			; <UNDEFINED> instruction: 0xf8db447a
   18b80:	stmdavs	r1!, {r2, r5, r7, ip, sp}
   18b84:			; <UNDEFINED> instruction: 0xf001fb00
   18b88:	blcs	31bd0 <__printf_chk@plt+0x1f7a0>
   18b8c:	addhi	pc, r7, r0
   18b90:			; <UNDEFINED> instruction: 0x4618681a
   18b94:			; <UNDEFINED> instruction: 0x47986ad3
   18b98:			; <UNDEFINED> instruction: 0xf8db6821
   18b9c:	blx	64e36 <_ZdlPv@@Base+0x21646>
   18ba0:	bmi	11d4fa8 <_ZdlPv@@Base+0x11917b8>
   18ba4:			; <UNDEFINED> instruction: 0x26004618
   18ba8:	ldrbvs	r4, [r1], #-1146	; 0xfffffb86
   18bac:	stc2l	0, cr15, [r8, #-132]	; 0xffffff7c
   18bb0:			; <UNDEFINED> instruction: 0xf8cb4b43
   18bb4:	strmi	r0, [r0], r4, lsr #1
   18bb8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   18bbc:	strvs	lr, [r3], -sp, asr #19
   18bc0:	stmdacs	r0, {r2, r3, r4, fp, sp, lr}
   18bc4:	blge	14cd6c <_ZdlPv@@Base+0x10957c>
   18bc8:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   18bcc:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx5
   18bd0:			; <UNDEFINED> instruction: 0xf8d83a10
   18bd4:	strbmi	r3, [r9], -r0
   18bd8:	bcs	454440 <_ZdlPv@@Base+0x410c50>
   18bdc:	ldcvs	6, cr4, [fp], {64}	; 0x40
   18be0:	bls	aaa48 <_ZdlPv@@Base+0x67258>
   18be4:	strbmi	r9, [r0], -r3, lsl #22
   18be8:	ldrmi	r9, [r3], #-3844	; 0xfffff0fc
   18bec:	ldrdne	pc, [r0], -r8
   18bf0:	ldrtmi	r4, [sl], #-668	; 0xfffffd64
   18bf4:	svclt	0x00a89303
   18bf8:	addsmi	r4, r5, #28, 12	; 0x1c00000
   18bfc:	blvs	fe27d414 <_ZdlPv@@Base+0xfe239c24>
   18c00:			; <UNDEFINED> instruction: 0x4615bfb8
   18c04:	bls	aaa2c <_ZdlPv@@Base+0x6723c>
   18c08:	ldrmi	r9, [r0], #-2816	; 0xfffff500
   18c0c:	addmi	r9, r3, #2
   18c10:	andls	fp, r0, r8, asr #31
   18c14:	blls	8fc28 <_ZdlPv@@Base+0x4c438>
   18c18:	svclt	0x00b84283
   18c1c:			; <UNDEFINED> instruction: 0xf8d89001
   18c20:	strbmi	r3, [r0], -r0
   18c24:			; <UNDEFINED> instruction: 0x47986c5b
   18c28:	ldrdhi	pc, [r4], -r8
   18c2c:			; <UNDEFINED> instruction: 0xf1b84306
   18c30:	bicle	r0, lr, r0, lsl #30
   18c34:	ldrdhi	pc, [r4], fp	; <UNPREDICTABLE>
   18c38:			; <UNDEFINED> instruction: 0xf0214640
   18c3c:	blmi	898048 <_ZdlPv@@Base+0x854858>
   18c40:	stmdbmi	r1!, {r9, fp, ip, pc}
   18c44:			; <UNDEFINED> instruction: 0xf8cb4479
   18c48:			; <UNDEFINED> instruction: 0xf85a00a4
   18c4c:	blls	58c60 <_ZdlPv@@Base+0x15470>
   18c50:	stmdavs	r0, {r1, r2, r3, r7, r8, sl, sp, lr}
   18c54:	vqdmulh.s<illegal width 8>	d15, d0, d2
   18c58:	vqrdmulh.s<illegal width 8>	d15, d0, d3
   18c5c:	strvs	r4, [sl], #594	; 0x252
   18c60:			; <UNDEFINED> instruction: 0xf400fb04
   18c64:	blx	16b4d2 <_ZdlPv@@Base+0x127ce2>
   18c68:	subsmi	pc, fp, #0, 10
   18c6c:	ldrbtmi	r6, [sl], #-1227	; 0xfffffb35
   18c70:	rsbmi	r4, r4, #14336	; 0x3800
   18c74:	strvs	r4, [ip, #-621]	; 0xfffffd93
   18c78:	ldmpl	r3, {r0, r2, r3, r6, r8, sl, sp, lr}^
   18c7c:	blls	172cec <_ZdlPv@@Base+0x12f4fc>
   18c80:	qaddle	r4, sl, lr
   18c84:	ldc	0, cr11, [sp], #28
   18c88:	pop	{r1, r8, r9, fp, pc}
   18c8c:	bmi	43cc54 <_ZdlPv@@Base+0x3f9464>
   18c90:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
   18c94:	usada8	r4, r3, r4, r6
   18c98:	strmi	r4, [r6], -r5, lsr #12
   18c9c:	ldrmi	lr, [r9], -ip, asr #15
   18ca0:			; <UNDEFINED> instruction: 0xf7f9e77f
   18ca4:	svclt	0x0000ea9a
   18ca8:	andeq	r5, r5, r8, lsr #3
   18cac:	andeq	r0, r0, ip, ror r1
   18cb0:	muleq	r5, lr, r1
   18cb4:	muleq	r0, r0, r2
   18cb8:	andeq	fp, r5, r8, rrx
   18cbc:	andeq	fp, r5, ip, lsr r0
   18cc0:	andeq	r0, r0, r8, lsl r2
   18cc4:	andeq	r0, r0, r4, ror r2
   18cc8:	andeq	sl, r5, r0, lsr #31
   18ccc:	andeq	r5, r5, r2, ror r0
   18cd0:	andeq	sl, r5, r2, asr pc
   18cd4:	svcmi	0x00f0e92d
   18cd8:			; <UNDEFINED> instruction: 0xf8c04616
   18cdc:	ldrmi	r2, [r8], r8, lsr #1
   18ce0:	addslt	r4, r3, r4, lsr #21
   18ce4:	strmi	r4, [r5], -r4, lsr #23
   18ce8:			; <UNDEFINED> instruction: 0xf8d0447a
   18cec:			; <UNDEFINED> instruction: 0xf8df70f8
   18cf0:	strmi	r9, [ip], -ip, lsl #5
   18cf4:			; <UNDEFINED> instruction: 0xf8d058d3
   18cf8:	ldrbtmi	sl, [r9], #132	; 0x84
   18cfc:	tstls	r1, #1769472	; 0x1b0000
   18d00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18d04:			; <UNDEFINED> instruction: 0xf0402f00
   18d08:	ldrsblt	r8, [r9, -r8]!	; <UNPREDICTABLE>
   18d0c:	and	r2, r0, r0, lsl #2
   18d10:	stmdavs	r3!, {r2, r3, r4, r9, sl, lr}^
   18d14:	strtmi	r6, [r1], -r1, rrx
   18d18:	mvnsle	r2, r0, lsl #22
   18d1c:	svceq	0x0000f1ba
   18d20:	adcshi	pc, r2, r0, asr #32
   18d24:			; <UNDEFINED> instruction: 0x3118f8d5
   18d28:	blcs	29e88 <__printf_chk@plt+0x17a58>
   18d2c:			; <UNDEFINED> instruction: 0xf103bfc4
   18d30:			; <UNDEFINED> instruction: 0xf8c533ff
   18d34:	stfles	f3, [r2, #-96]!	; 0xffffffa0
   18d38:	cdpvs	15, 10, cr6, cr8, cr11, {1}
   18d3c:	fstmiaxvs	sl!, {d2-d1}	;@ Deprecated
   18d40:			; <UNDEFINED> instruction: 0xf103bfc4
   18d44:	mcrvs	3, 1, r3, cr9, cr15, {7}
   18d48:			; <UNDEFINED> instruction: 0xf282fab2
   18d4c:	stmdavs	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   18d50:	subsne	lr, r2, #323584	; 0x4f000
   18d54:	blx	88c7e <_ZdlPv@@Base+0x4548e>
   18d58:	strtmi	r0, [r1], -r3
   18d5c:	strtmi	r9, [r8], -r0
   18d60:			; <UNDEFINED> instruction: 0xf7ff6e2b
   18d64:	bmi	fe1d7c50 <_ZdlPv@@Base+0xfe194460>
   18d68:	ldrbtmi	r4, [sl], #-2947	; 0xfffff47d
   18d6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   18d70:	subsmi	r9, sl, r1, lsl fp
   18d74:	rscshi	pc, fp, r0, asr #32
   18d78:	pop	{r0, r1, r4, ip, sp, pc}
   18d7c:			; <UNDEFINED> instruction: 0xf8d58ff0
   18d80:	blcs	25198 <__printf_chk@plt+0x12d68>
   18d84:	ldmib	r5, {r3, r4, r6, r7, ip, lr, pc}^
   18d88:			; <UNDEFINED> instruction: 0xf8d52343
   18d8c:			; <UNDEFINED> instruction: 0xf1037108
   18d90:			; <UNDEFINED> instruction: 0xf8df0a03
   18d94:	ldrmi	fp, [r2], #496	; 0x1f0
   18d98:			; <UNDEFINED> instruction: 0x1114f8d5
   18d9c:	andls	r4, r6, #-83886080	; 0xfb000000
   18da0:	vqrdmulh.s<illegal width 8>	d15, d10, d7
   18da4:			; <UNDEFINED> instruction: 0x0010f8db
   18da8:			; <UNDEFINED> instruction: 0xf7f99305
   18dac:			; <UNDEFINED> instruction: 0xf8d5ea58
   18db0:	bls	1c12b8 <_ZdlPv@@Base+0x17dac8>
   18db4:			; <UNDEFINED> instruction: 0xf0402900
   18db8:	smlatbls	r6, r5, r0, r8
   18dbc:	blx	1e0e66 <_ZdlPv@@Base+0x19d676>
   18dc0:	tstls	r7, r2, lsl #2	; <UNPREDICTABLE>
   18dc4:	ldc2l	0, cr15, [r0], #168	; 0xa8
   18dc8:	andscs	r9, lr, #6144	; 0x1800
   18dcc:			; <UNDEFINED> instruction: 0xc1b8f8df
   18dd0:			; <UNDEFINED> instruction: 0xe010f8db
   18dd4:	bleq	955210 <_ZdlPv@@Base+0x911a20>
   18dd8:	stmib	r0, {r0, r1, r2, r8, fp, ip, pc}^
   18ddc:	strmi	r3, [r7], -r2, lsl #6
   18de0:	movwcc	lr, #18880	; 0x49c0
   18de4:	subvs	r6, r4, r3, lsl #3
   18de8:			; <UNDEFINED> instruction: 0xf8594658
   18dec:			; <UNDEFINED> instruction: 0xf8d5400c
   18df0:			; <UNDEFINED> instruction: 0xf8d5c10c
   18df4:	ldrthi	r9, [fp], #-264	; 0xfffffef8
   18df8:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
   18dfc:	eorsvs	r9, fp, r6, lsl #8
   18e00:	blmi	18bfe1c <_ZdlPv@@Base+0x187c62c>
   18e04:	strdcs	r6, [r1, -r9]
   18e08:			; <UNDEFINED> instruction: 0xf8c7447b
   18e0c:			; <UNDEFINED> instruction: 0xf8cda024
   18e10:	blx	290e1a <_ZdlPv@@Base+0x24d62a>
   18e14:			; <UNDEFINED> instruction: 0xf7f9491c
   18e18:			; <UNDEFINED> instruction: 0x4658eada
   18e1c:	b	1c56e08 <_ZdlPv@@Base+0x1c13618>
   18e20:	bl	6e6e2c <_ZdlPv@@Base+0x6a363c>
   18e24:	andsle	r0, r9, #0, 8
   18e28:	stmdbcc	r1, {r2, r4, fp, ip, sp, lr, pc}
   18e2c:	andsle	r2, r5, r0, lsr #22
   18e30:			; <UNDEFINED> instruction: 0xf8d53b30
   18e34:	blcs	1924c <__printf_chk@plt+0x6e1c>
   18e38:	blcc	90248 <_ZdlPv@@Base+0x4ca58>
   18e3c:	mvnsle	r6, r0, asr #16
   18e40:	ldmvs	fp, {r0, r1, fp, sp, lr}
   18e44:	stmdavs	r2, {r3, r4, r7, r8, r9, sl, lr}
   18e48:	ldmibvs	r2, {r1, r7, r9, sl, lr}^
   18e4c:	strmi	r4, [r3, #1936]!	; 0x790
   18e50:	andvc	pc, r4, sl, asr #17
   18e54:	bl	fea6a7b8 <_ZdlPv@@Base+0xfea26fc8>
   18e58:	stmible	r5!, {r8, fp}^
   18e5c:			; <UNDEFINED> instruction: 0xf8d52028
   18e60:			; <UNDEFINED> instruction: 0xf02ab140
   18e64:	bls	1d80f0 <_ZdlPv@@Base+0x194900>
   18e68:	andcc	r2, r8, #0, 6
   18e6c:			; <UNDEFINED> instruction: 0xf8c04604
   18e70:	subvs	fp, r7, r4, lsr #32
   18e74:	andsls	pc, ip, r0, asr #17
   18e78:	stmib	r0, {r1, sp, lr}^
   18e7c:	stmib	r0, {r1, r8, r9, ip, sp}^
   18e80:	orrvs	r3, r3, r4, lsl #6
   18e84:	subs	r8, r2, r3, lsl #8
   18e88:			; <UNDEFINED> instruction: 0xf8d52028
   18e8c:			; <UNDEFINED> instruction: 0xf02a7140
   18e90:	blmi	f980c4 <_ZdlPv@@Base+0xf548d4>
   18e94:	subvs	r2, r4, r0, lsl #4
   18e98:	addvs	r4, r2, r4, lsl #12
   18e9c:	andcs	lr, r3, #192, 18	; 0x300000
   18ea0:	andcs	lr, r5, #192, 18	; 0x300000
   18ea4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   18ea8:	andsge	pc, ip, r0, asr #17
   18eac:			; <UNDEFINED> instruction: 0xf8d53308
   18eb0:	strhi	sl, [r2], #-132	; 0xffffff7c
   18eb4:	subvs	r6, r7, #3
   18eb8:	stmvs	r7, {r2, r4, r5, r8, r9, sl, sp, lr, pc}
   18ebc:			; <UNDEFINED> instruction: 0xf8d02100
   18ec0:	stmdage	r8, {r8, ip, sp}
   18ec4:	bl	fe8e9fb8 <_ZdlPv@@Base+0xfe8a67c8>
   18ec8:			; <UNDEFINED> instruction: 0xf0250a0a
   18ecc:	blls	258128 <_ZdlPv@@Base+0x214938>
   18ed0:	streq	lr, [r6, -sl, lsr #23]
   18ed4:	lfmle	f4, 4, [r2], #-636	; 0xfffffd84
   18ed8:	ldrsbtcc	lr, [lr], -r5
   18edc:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
   18ee0:	rscscc	pc, r8, r5, asr #17
   18ee4:	cmplt	r3, r2, lsl #16
   18ee8:			; <UNDEFINED> instruction: 0x47986893
   18eec:	subvs	r6, r4, r2, lsl #16
   18ef0:	ldmibvs	r3, {r2, r9, sl, lr}^
   18ef4:			; <UNDEFINED> instruction: 0xf8d54798
   18ef8:	strmi	sl, [r6], #-132	; 0xffffff7c
   18efc:			; <UNDEFINED> instruction: 0xf8c5e706
   18f00:	udf	#17164	; 0x430c
   18f04:			; <UNDEFINED> instruction: 0xf02a2028
   18f08:	bmi	81804c <_ZdlPv@@Base+0x7d485c>
   18f0c:	movwcs	r9, #2309	; 0x905
   18f10:	strmi	r6, [r4], -r4, asr #32
   18f14:	stmib	r0, {r0, r1, r7, sp, lr}^
   18f18:	stmib	r0, {r0, r1, r8, r9, ip, sp}^
   18f1c:			; <UNDEFINED> instruction: 0xf8593305
   18f20:	bicvs	r2, r1, r2
   18f24:	strhi	r3, [r3], #-520	; 0xfffffdf8
   18f28:			; <UNDEFINED> instruction: 0xf8c06002
   18f2c:	bmi	640fc4 <_ZdlPv@@Base+0x5fd7d4>
   18f30:	ldrbtmi	r9, [sl], #-2821	; 0xfffff4fb
   18f34:	ldmdbvs	r3, {r1, r2, r3, r4, sl, lr}
   18f38:	tstvs	r3, r1, lsl #6
   18f3c:	strdcs	lr, [r8], -ip	; <UNPREDICTABLE>
   18f40:	ldrdlt	pc, [r0, #-133]	; 0xffffff7b
   18f44:	ldc2	0, cr15, [r0], #-168	; 0xffffff58
   18f48:	andcs	r4, r0, #15360	; 0x3c00
   18f4c:	subvs	r4, r4, r6, asr r6
   18f50:	addvs	r4, r2, r4, lsl #12
   18f54:	stmib	r0, {r1, r6, r7, sp, lr}^
   18f58:	orrvs	r2, r2, r4, lsl #4
   18f5c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   18f60:	movwcc	r6, #33223	; 0x81c7
   18f64:	andvs	r8, r3, r2, lsl #8
   18f68:	eorlt	pc, r4, r0, asr #17
   18f6c:			; <UNDEFINED> instruction: 0xf7f9e7b4
   18f70:	svclt	0x0000e934
   18f74:	strdeq	r4, [r5], -r8
   18f78:	andeq	r0, r0, ip, ror r1
   18f7c:	andeq	r4, r5, r6, ror #31
   18f80:	andeq	r4, r5, r6, ror pc
   18f84:	andeq	sl, r5, r8, asr #28
   18f88:	andeq	r0, r0, ip, asr #5
   18f8c:	andeq	sp, r2, r8, asr sp
   18f90:			; <UNDEFINED> instruction: 0x0005acb2
   18f94:	ldrdcc	pc, [r4], r0	; <UNPREDICTABLE>
   18f98:			; <UNDEFINED> instruction: 0x4604b570
   18f9c:	ldrbtmi	r4, [lr], #-3610	; 0xfffff1e6
   18fa0:	strcs	fp, [r0, #-2899]	; 0xfffff4ad
   18fa4:			; <UNDEFINED> instruction: 0xf8c4201c
   18fa8:			; <UNDEFINED> instruction: 0xf02a50f0
   18fac:	blmi	617fa8 <_ZdlPv@@Base+0x5d47b8>
   18fb0:	ldrdcs	pc, [r0], r4
   18fb4:	strpl	lr, [r1, #-2496]	; 0xfffff640
   18fb8:	strpl	lr, [r3, #-2496]	; 0xfffff640
   18fbc:	strpl	lr, [r5, #-2496]	; 0xfffff640
   18fc0:			; <UNDEFINED> instruction: 0xf8c458f3
   18fc4:	movwcc	r0, #32932	; 0x80a4
   18fc8:	orrlt	r6, sl, r3
   18fcc:	stmib	r4, {r0, r1, r5, r6, r7, r8, r9, sl, fp, sp, lr}^
   18fd0:	blmi	3edc58 <_ZdlPv@@Base+0x3aa468>
   18fd4:	stmiavs	r2!, {r8, sp}
   18fd8:	ldrdeq	pc, [r4], r4
   18fdc:			; <UNDEFINED> instruction: 0xf8c41a12
   18fe0:	ldmpl	r3!, {r3, r7, sp}^
   18fe4:	adcsne	pc, r0, r4, asr #17
   18fe8:			; <UNDEFINED> instruction: 0xf8c4681b
   18fec:	ldcllt	0, cr3, [r0, #-688]!	; 0xfffffd50
   18ff0:			; <UNDEFINED> instruction: 0xf8c46fa3
   18ff4:	strb	r3, [ip, r4, lsl #1]!
   18ff8:	vmla.i8	d20, d0, d6
   18ffc:	ldrbtmi	r7, [r9], #-61	; 0xffffffc3
   19000:	blx	1d50a0 <_ZdlPv@@Base+0x1918b0>
   19004:	svclt	0x0000e7cd
   19008:	andeq	r4, r5, r2, asr #26
   1900c:	andeq	r0, r0, ip, lsl #4
   19010:	andeq	r0, r0, r4, asr #3
   19014:	ldrdeq	sp, [r2], -r2
   19018:	ldrdcc	pc, [r8], #128	; 0x80
   1901c:			; <UNDEFINED> instruction: 0x6cc3b953
   19020:			; <UNDEFINED> instruction: 0x4604b510
   19024:			; <UNDEFINED> instruction: 0xf8d0b92b
   19028:	ldmdblt	r3, {r3, r4, r6, r7, ip, sp}
   1902c:	ldrdcc	pc, [r8, #-128]!	; 0xffffff80
   19030:	ldfltd	f3, [r0, #-44]	; 0xffffffd4
   19034:			; <UNDEFINED> instruction: 0xf8d04770
   19038:	teqlt	r3, r4, lsr #1
   1903c:			; <UNDEFINED> instruction: 0x4618681a
   19040:			; <UNDEFINED> instruction: 0x47986d53
   19044:	adceq	pc, r4, r4, asr #17
   19048:			; <UNDEFINED> instruction: 0xf7ffbd10
   1904c:			; <UNDEFINED> instruction: 0xf8d4ffa3
   19050:	ldrb	r3, [r3, r4, lsr #1]!
   19054:	blmi	1faba50 <_ZdlPv@@Base+0x1f68260>
   19058:	push	{r1, r3, r4, r5, r6, sl, lr}
   1905c:	strdlt	r4, [r7], r0
   19060:			; <UNDEFINED> instruction: 0x260058d3
   19064:	ldrdhi	pc, [ip, #143]!	; 0x8f
   19068:	ldmdavs	fp, {r0, r2, r4, r5, r9, sl, lr}
   1906c:			; <UNDEFINED> instruction: 0xf04f9305
   19070:			; <UNDEFINED> instruction: 0xf8d00300
   19074:			; <UNDEFINED> instruction: 0xf8d030ac
   19078:	ldrbtmi	r9, [r8], #164	; 0xa4
   1907c:	ldrsbtlt	pc, [r0], r0	; <UNPREDICTABLE>
   19080:	movwls	r4, #13954	; 0x3682
   19084:	svceq	0x0000f1b9
   19088:	sbcshi	pc, ip, r0
   1908c:	ldrdcc	pc, [r0], -r9
   19090:	ldmibvs	fp, {r3, r6, r9, sl, lr}^
   19094:	stmdbls	r3, {r3, r4, r7, r8, r9, sl, lr}
   19098:	ldrdcc	pc, [r0], -r9
   1909c:			; <UNDEFINED> instruction: 0x46026b1b
   190a0:	strbmi	r1, [r8], -sl, lsl #21
   190a4:	ldrmi	r9, [r4], -r3, lsl #4
   190a8:			; <UNDEFINED> instruction: 0xf8d94798
   190ac:	strtmi	r7, [r1], -r0
   190b0:	ldrbmi	r2, [r4], -r0, lsl #6
   190b4:	movwls	r6, #4031	; 0xfbf
   190b8:	bleq	53f6c <_ZdlPv@@Base+0x1077c>
   190bc:	ldrbmi	r4, [sl], -r8, asr #12
   190c0:			; <UNDEFINED> instruction: 0x460747b8
   190c4:	ldmdavs	sl!, {r3, r4, r6, r8, r9, ip, sp, pc}^
   190c8:	ldrdcc	pc, [r8], r4
   190cc:	sfmle	f4, 2, [r6], {154}	; 0x9a
   190d0:	blcs	385c4 <__printf_chk@plt+0x26194>
   190d4:	bmi	184d270 <_ZdlPv@@Base+0x1809a80>
   190d8:			; <UNDEFINED> instruction: 0xf8586c63
   190dc:	blcs	610ec <_ZdlPv@@Base+0x1d8fc>
   190e0:	svclt	0x000c6811
   190e4:	ldrdcs	pc, [r8, -r4]!
   190e8:	ldrdcs	pc, [ip, -r4]!
   190ec:	blx	fec9fa3c <_ZdlPv@@Base+0xfec5c24c>
   190f0:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   190f4:			; <UNDEFINED> instruction: 0xf8d4b13a
   190f8:	bcs	21590 <__printf_chk@plt+0xf160>
   190fc:			; <UNDEFINED> instruction: 0xf8d4db41
   19100:	addsmi	r3, sl, #32, 2
   19104:	mcrcs	12, 0, sp, cr0, cr13, {1}
   19108:	tstlt	r5, r2, lsr r1
   1910c:			; <UNDEFINED> instruction: 0xf02a4628
   19110:	ldrtmi	pc, [sp], -pc, ror #22	; <UNPREDICTABLE>
   19114:			; <UNDEFINED> instruction: 0x2601683f
   19118:	bicsle	r2, r4, r0, lsl #30
   1911c:			; <UNDEFINED> instruction: 0xf8d946a2
   19120:			; <UNDEFINED> instruction: 0xf1b99004
   19124:			; <UNDEFINED> instruction: 0xd1b10f00
   19128:			; <UNDEFINED> instruction: 0xf0002d00
   1912c:	strtmi	r8, [pc], -fp, lsl #1
   19130:	blmi	12c7670 <_ZdlPv@@Base+0x1283e80>
   19134:	stmdbmi	sl, {r2, sp}^
   19138:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1913c:			; <UNDEFINED> instruction: 0x461a4479
   19140:			; <UNDEFINED> instruction: 0xf00c9300
   19144:	bmi	12189b0 <_ZdlPv@@Base+0x11d51c0>
   19148:	ldrbtmi	r4, [sl], #-2881	; 0xfffff4bf
   1914c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19150:	subsmi	r9, sl, r5, lsl #22
   19154:			; <UNDEFINED> instruction: 0x4638d178
   19158:	pop	{r0, r1, r2, ip, sp, pc}
   1915c:			; <UNDEFINED> instruction: 0xb1158ff0
   19160:			; <UNDEFINED> instruction: 0xf02a4628
   19164:	ldrtmi	pc, [sp], -r5, asr #22	; <UNPREDICTABLE>
   19168:	svccs	0x0000683f
   1916c:	ldrb	sp, [r5, fp, lsr #3]
   19170:	ldrdge	pc, [r0], -r7
   19174:			; <UNDEFINED> instruction: 0xf02a4638
   19178:			; <UNDEFINED> instruction: 0x4657fb3b
   1917c:			; <UNDEFINED> instruction: 0xd1a22f00
   19180:	tstlt	r5, ip, asr #15
   19184:			; <UNDEFINED> instruction: 0xf02a4628
   19188:	ldmdavs	ip!, {r0, r1, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   1918c:	eorsvs	r2, fp, r0, lsl #6
   19190:	sbcsle	r2, r8, r0, lsl #24
   19194:	stmdavs	r4!, {r5, r9, sl, lr}
   19198:	blx	ad524a <_ZdlPv@@Base+0xa91a5a>
   1919c:	mvnsle	r2, r0, lsl #24
   191a0:			; <UNDEFINED> instruction: 0xf8d7e7d1
   191a4:	eorsvs	r9, fp, r0
   191a8:	svceq	0x0000f1b9
   191ac:	strtmi	sp, [r3], -r9
   191b0:	ldrmi	r4, [r9], ip, asr #12
   191b4:	stmdavs	r4!, {r5, r9, sl, lr}
   191b8:	blx	6d526a <_ZdlPv@@Base+0x691a7a>
   191bc:	mvnsle	r2, r0, lsl #24
   191c0:			; <UNDEFINED> instruction: 0xb1ae464c
   191c4:	ldrdcc	pc, [r4, -r4]!
   191c8:	blle	e3dd0 <_ZdlPv@@Base+0xa05e0>
   191cc:	ldrdcs	pc, [r0, -r4]!
   191d0:	sfmle	f4, 4, [sp, #-588]	; 0xfffffdb4
   191d4:	blcs	74368 <_ZdlPv@@Base+0x30b78>
   191d8:			; <UNDEFINED> instruction: 0xf8d4d010
   191dc:	ldmdavs	sl!, {r3, r7, ip, sp}^
   191e0:	ldrdeq	pc, [ip, -r4]!
   191e4:	addsmi	r1, r8, #634880	; 0x9b000
   191e8:			; <UNDEFINED> instruction: 0x2000bfb4
   191ec:	cmplt	r0, r1
   191f0:	adcle	r2, r8, r0, lsl #26
   191f4:			; <UNDEFINED> instruction: 0xf02a4628
   191f8:			; <UNDEFINED> instruction: 0xe7a4fafb
   191fc:	blcs	334f0 <__printf_chk@plt+0x210c0>
   19200:	ldrtmi	sp, [r8], -r4, lsl #24
   19204:			; <UNDEFINED> instruction: 0xf02a462f
   19208:			; <UNDEFINED> instruction: 0xe79cfaf3
   1920c:	blcc	6b66c <_ZdlPv@@Base+0x27e7c>
   19210:	ldrdcs	pc, [r8], r4
   19214:	ldmdavs	lr!, {r2, fp, sp, pc}^
   19218:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   1921c:	stmdavs	r9, {r1, r2, r4, r7, r8, r9, fp, ip}
   19220:			; <UNDEFINED> instruction: 0xf103fb01
   19224:	blx	ffa552c0 <_ZdlPv@@Base+0xffa11ad0>
   19228:	ldmvs	r9!, {r2, fp, ip, pc}
   1922c:			; <UNDEFINED> instruction: 0xf7f94430
   19230:			; <UNDEFINED> instruction: 0xf8d4e840
   19234:	addmi	r3, r3, #40, 2
   19238:			; <UNDEFINED> instruction: 0x2000bfb4
   1923c:	stmdacs	r0, {r0, sp}
   19240:			; <UNDEFINED> instruction: 0xe7ded1d6
   19244:	ldrb	r2, [lr, -r0, lsl #14]!
   19248:	svc	0x00c6f7f8
   1924c:	andeq	r4, r5, r8, lsl #25
   19250:	andeq	r0, r0, ip, ror r1
   19254:	andeq	r4, r5, r6, ror #24
   19258:	andeq	r0, r0, r4, asr #3
   1925c:	andeq	r0, r0, r8, asr #4
   19260:	andeq	sp, r2, r8, lsr #20
   19264:	muleq	r5, r6, fp
   19268:	muleq	r0, r0, r2
   1926c:	mcrmi	5, 1, fp, cr14, cr8, {7}
   19270:	bmi	bec730 <_ZdlPv@@Base+0xba8f40>
   19274:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
   19278:	stmdavs	r9!, {r1, r2, r3, r5, r8, r9, fp, lr}
   1927c:	ldmpl	r4!, {r0, r1, r2, r4, r5, r7, fp, ip, lr}^
   19280:	ldmdavs	sl!, {r0, r1, r3, r7, r8, r9, sl, fp, sp, lr}
   19284:	stmdavs	r0!, {r2, r3, r5, r8, fp, lr}
   19288:	vqdmulh.s<illegal width 8>	d15, d3, d2
   1928c:			; <UNDEFINED> instruction: 0xf02b4479
   19290:	stmdavs	fp!, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   19294:	ldrdcs	pc, [r0], r3
   19298:	teqle	r9, r0, lsl #20
   1929c:	stmdbmi	r8!, {r0, r1, r2, r5, r8, sl, fp, lr}
   192a0:	cfldrdvs	mvd4, [sl, #-500]	; 0xfffffe0c
   192a4:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   192a8:			; <UNDEFINED> instruction: 0xff04f02b
   192ac:	ldmdavs	sl!, {r0, r1, r3, r5, fp, sp, lr}
   192b0:	ldmvs	fp, {r2, r5, r8, fp, lr}
   192b4:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   192b8:	vqdmulh.s<illegal width 8>	d15, d3, d2
   192bc:	cdp2	0, 15, cr15, cr10, cr11, {1}
   192c0:	stmdbmi	r1!, {r0, r1, r3, r5, fp, sp, lr}
   192c4:	ldcvs	8, cr6, [sl], {32}
   192c8:			; <UNDEFINED> instruction: 0xf02b4479
   192cc:	blmi	818ea0 <_ZdlPv@@Base+0x7d56b0>
   192d0:	ldmdbmi	pc, {r1, r3, r4, r5, fp, sp, lr}	; <UNPREDICTABLE>
   192d4:	stmdavs	r0!, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   192d8:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   192dc:	blx	b4f52 <_ZdlPv@@Base+0x71762>
   192e0:			; <UNDEFINED> instruction: 0xf02bf203
   192e4:	stmdavs	fp!, {r0, r1, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   192e8:	stmdavs	r0!, {r1, r3, r4, r8, fp, lr}
   192ec:	ldrsbcs	pc, [r4, #-131]	; 0xffffff7d	; <UNPREDICTABLE>
   192f0:			; <UNDEFINED> instruction: 0xf02b4479
   192f4:	stmdavs	fp!, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   192f8:	stmdavs	r0!, {r0, r1, r2, r4, r8, fp, lr}
   192fc:	ldrdcs	pc, [r8, #-131]	; 0xffffff7d
   19300:			; <UNDEFINED> instruction: 0xf02b4479
   19304:	stmdavs	r0!, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   19308:	ldrhtmi	lr, [r8], #141	; 0x8d
   1930c:	stmdalt	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19310:	ldmdavs	sl!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr}
   19314:	stmdavs	r0!, {r0, r4, r8, fp, lr}
   19318:	vqdmulh.s<illegal width 8>	d15, d3, d2
   1931c:			; <UNDEFINED> instruction: 0xf02b4479
   19320:	stmdavs	fp!, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   19324:	svclt	0x0000e7ba
   19328:	andeq	r4, r5, ip, ror #20
   1932c:	andeq	sl, r5, lr, ror #18
   19330:	muleq	r0, r0, r2
   19334:	andeq	r0, r0, r0, lsr r2
   19338:	andeq	sp, r2, ip, ror #17
   1933c:	andeq	sl, r5, r4, asr #18
   19340:	andeq	sp, r2, r2, asr r9
   19344:	andeq	sp, r2, sl, lsl #19
   19348:			; <UNDEFINED> instruction: 0x0002d9b8
   1934c:	andeq	r0, r0, ip, lsl #3
   19350:	andeq	sp, r2, ip, ror #19
   19354:	andeq	sp, r2, r8, lsl sl
   19358:	andeq	sp, r2, r8, asr #20
   1935c:	muleq	r2, ip, r8
   19360:	blmi	106bc68 <_ZdlPv@@Base+0x1028478>
   19364:	ldrblt	r4, [r0, #1146]!	; 0x47a
   19368:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   1936c:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r9, sl, fp, lr}
   19370:			; <UNDEFINED> instruction: 0xf04f9301
   19374:	blmi	f99f7c <_ZdlPv@@Base+0xf5678c>
   19378:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   1937c:	cmnlt	r4, ip, lsl r8
   19380:	rsbcs	r4, r4, r5, lsl #12
   19384:			; <UNDEFINED> instruction: 0xf02a460f
   19388:	strmi	pc, [r4], -pc, lsl #20
   1938c:			; <UNDEFINED> instruction: 0xff62f017
   19390:			; <UNDEFINED> instruction: 0xf8d5b1d7
   19394:	stmdblt	fp!, {r2, r3, r6, r8, ip, sp}^
   19398:			; <UNDEFINED> instruction: 0xf8c52300
   1939c:	bmi	d658d4 <_ZdlPv@@Base+0xd220e4>
   193a0:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
   193a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   193a8:	subsmi	r9, sl, r1, lsl #22
   193ac:			; <UNDEFINED> instruction: 0x4620d152
   193b0:	ldcllt	0, cr11, [r0, #12]!
   193b4:	tstcs	r0, r0, lsr #12
   193b8:			; <UNDEFINED> instruction: 0xf8dcf018
   193bc:	tstcs	r2, sl, ror #26
   193c0:			; <UNDEFINED> instruction: 0xf0184620
   193c4:			; <UNDEFINED> instruction: 0xe7e7f8bd
   193c8:	ldrtmi	r6, [r9], -sl, lsr #31
   193cc:			; <UNDEFINED> instruction: 0xf0184620
   193d0:	stmiavs	sl!, {r0, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   193d4:	strtmi	r2, [r0], -r1, lsl #2
   193d8:			; <UNDEFINED> instruction: 0xf8b8f018
   193dc:	blmi	9ebc7c <_ZdlPv@@Base+0x9a848c>
   193e0:	ldmpl	r1!, {r3, r5, r6, r9, sl, lr}
   193e4:	stmdavs	fp, {r1, r4, r5, r6, r7, fp, ip, lr}
   193e8:	svcvs	0x001b6811
   193ec:			; <UNDEFINED> instruction: 0xf103fb01
   193f0:	blx	d548c <_ZdlPv@@Base+0x91c9c>
   193f4:	tstcs	r2, r0, lsl #20
   193f8:			; <UNDEFINED> instruction: 0xf0184620
   193fc:	stcvs	8, cr15, [sl, #668]!	; 0x29c
   19400:	strtmi	r2, [r0], -r1, lsl #2
   19404:			; <UNDEFINED> instruction: 0xf89cf018
   19408:	ldrdcc	pc, [r0], r5
   1940c:			; <UNDEFINED> instruction: 0x4620b993
   19410:			; <UNDEFINED> instruction: 0xf8f6f018
   19414:	ldrsbcc	pc, [r4, #-133]	; 0xffffff7b	; <UNPREDICTABLE>
   19418:			; <UNDEFINED> instruction: 0xf8d5b9bb
   1941c:	ldmdblt	sl!, {r3, r6, r8, sp}^
   19420:			; <UNDEFINED> instruction: 0xf8c52300
   19424:			; <UNDEFINED> instruction: 0xf8c53154
   19428:			; <UNDEFINED> instruction: 0xf8d53148
   1942c:	blcs	25964 <__printf_chk@plt+0x13534>
   19430:			; <UNDEFINED> instruction: 0xe7bfd0b2
   19434:	smlattcs	r3, sl, pc, r6	; <UNPREDICTABLE>
   19438:			; <UNDEFINED> instruction: 0xf0184620
   1943c:	strb	pc, [r6, r7, lsl #17]!	; <UNPREDICTABLE>
   19440:	strtmi	r2, [r0], -r3, lsl #2
   19444:			; <UNDEFINED> instruction: 0xf87cf018
   19448:	smlattcs	r1, sl, r7, lr
   1944c:			; <UNDEFINED> instruction: 0xf0184620
   19450:			; <UNDEFINED> instruction: 0xe7e2f891
   19454:	mcr	7, 6, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
   19458:			; <UNDEFINED> instruction: 0xf02a4620
   1945c:			; <UNDEFINED> instruction: 0xf7f8f9c9
   19460:	svclt	0x0000eec2
   19464:	andeq	r4, r5, ip, ror r9
   19468:	andeq	r0, r0, ip, ror r1
   1946c:	andeq	r4, r5, r8, ror #18
   19470:	andeq	r0, r0, r8, lsl #5
   19474:	andeq	r4, r5, lr, lsr r9
   19478:	andeq	r0, r0, ip, lsl #3
   1947c:	muleq	r0, r0, r2
   19480:	mrcmi	5, 1, fp, cr8, cr0, {3}
   19484:	stmdbcs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
   19488:	blmi	e0d55c <_ZdlPv@@Base+0xdc9d6c>
   1948c:	strmi	r4, [r5], -ip, lsl #12
   19490:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   19494:	stmibvs	fp, {r0, r1, r3, r4, r5, r8, fp, ip, sp, pc}
   19498:	stmiavs	r9, {r0, r1, r4, r8, ip, sp, pc}^
   1949c:	subsle	r2, ip, r0, lsl #18
   194a0:	ldc2	0, cr15, [r8, #-24]	; 0xffffffe8
   194a4:			; <UNDEFINED> instruction: 0xf8d56120
   194a8:	ldmdblt	r3, {r3, r6, r7, ip, sp}^
   194ac:	ldrsbcc	pc, [r8], #133	; 0x85	; <UNPREDICTABLE>
   194b0:			; <UNDEFINED> instruction: 0x6cebb93b
   194b4:	stmdavs	r3!, {r0, r1, r4, r5, r6, r7, r8, ip, sp, pc}
   194b8:	pop	{r5, r9, sl, lr}
   194bc:	ldmdavs	fp, {r4, r5, r6, lr}^
   194c0:	stmdavs	r3!, {r3, r4, r8, r9, sl, lr}
   194c4:	svcvs	0x001b4620
   194c8:	stclvs	7, cr4, [fp], #608	; 0x260
   194cc:	mvnsle	r2, r0, lsl #22
   194d0:	ldrdcc	pc, [r8], #133	; 0x85
   194d4:			; <UNDEFINED> instruction: 0xf8d5b173
   194d8:			; <UNDEFINED> instruction: 0x462020b8
   194dc:	rsbvs	r6, r2, r3, lsr #16
   194e0:			; <UNDEFINED> instruction: 0xf8c569db
   194e4:			; <UNDEFINED> instruction: 0x479840b8
   194e8:	ldrsbtcc	pc, [ip], r5	; <UNPREDICTABLE>
   194ec:			; <UNDEFINED> instruction: 0xf8c54418
   194f0:	ldcllt	0, cr0, [r0, #-752]!	; 0xfffffd10
   194f4:	ldrdcc	pc, [r4], r5	; <UNPREDICTABLE>
   194f8:	stmdavs	r3!, {r0, r1, r4, r8, r9, ip, sp, pc}
   194fc:	ldmibvs	fp, {r5, r9, sl, lr}^
   19500:	stmdavs	r2!, {r3, r4, r7, r8, r9, sl, lr}
   19504:	ldrdcc	pc, [ip], r5	; <UNPREDICTABLE>
   19508:			; <UNDEFINED> instruction: 0x46016b12
   1950c:	strmi	r4, [fp], #-1568	; 0xfffff9e0
   19510:	adccc	pc, ip, r5, asr #17
   19514:			; <UNDEFINED> instruction: 0xf8d54790
   19518:	blmi	51d7b0 <_ZdlPv@@Base+0x4d9fc0>
   1951c:	ldrsbtcs	pc, [r0], r5	; <UNPREDICTABLE>
   19520:			; <UNDEFINED> instruction: 0xf8c54410
   19524:	strhtvs	r0, [r1], #-0
   19528:	adcmi	pc, r4, r5, asr #17
   1952c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   19530:	sbcsle	r2, lr, r0, lsl #22
   19534:	strtmi	r4, [r8], -r1, lsr #12
   19538:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1953c:	mrclt	7, 6, APSR_nzcv, cr6, cr14, {7}
   19540:	ldrsbtcc	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
   19544:	stmdavs	r3!, {r0, r1, r3, r5, r8, ip, sp, pc}
   19548:	cdpvs	6, 9, cr4, cr11, cr0, {1}
   1954c:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   19550:			; <UNDEFINED> instruction: 0x4628d1b1
   19554:	ldc2	7, cr15, [lr, #-1020]	; 0xfffffc04
   19558:			; <UNDEFINED> instruction: 0xf7ffe7cf
   1955c:	rscvs	pc, r0, r1, lsl #30
   19560:	svclt	0x0000e79e
   19564:	andeq	r4, r5, ip, asr r8
   19568:	andeq	r0, r0, ip, lsl r2
   1956c:	andeq	r0, r0, r8, lsl #5
   19570:	stmdavs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}
   19574:	ldrbtmi	r4, [lr], #-3596	; 0xfffff1f4
   19578:	ldfltp	f3, [r0, #-20]!	; 0xffffffec
   1957c:	andscs	r4, ip, r4, lsl #12
   19580:			; <UNDEFINED> instruction: 0xf912f02a
   19584:	stmib	r0, {r0, r3, r8, r9, fp, lr}^
   19588:	strmi	r5, [r1], -r1, lsl #10
   1958c:	strpl	lr, [r3, #-2496]	; 0xfffff640
   19590:	strpl	lr, [r5, #-2496]	; 0xfffff640
   19594:	ldmpl	r3!, {r5, r9, sl, lr}^
   19598:	andvs	r3, fp, r8, lsl #6
   1959c:			; <UNDEFINED> instruction: 0xff70f7ff
   195a0:	strbtvs	r2, [r3], #769	; 0x301
   195a4:	svclt	0x0000bd70
   195a8:	andeq	r4, r5, sl, ror #14
   195ac:	andeq	r0, r0, r8, lsl #3
   195b0:	cfstrsmi	mvf11, [r5], {48}	; 0x30
   195b4:	ldrbtmi	r4, [ip], #-3333	; 0xfffff2fb
   195b8:	stmdavs	r4!, {r2, r5, r6, r8, fp, ip, lr}
   195bc:	ldfltd	f3, [r0], #-80	; 0xffffffb0
   195c0:	mrclt	7, 0, APSR_nzcv, cr0, cr14, {7}
   195c4:			; <UNDEFINED> instruction: 0x4770bc30
   195c8:	andeq	r4, r5, sl, lsr #14
   195cc:	andeq	r0, r0, r8, lsl #5
   195d0:	bmi	16c1e8 <_ZdlPv@@Base+0x1289f8>
   195d4:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   195d8:	tstlt	fp, fp, lsl r8
   195dc:	mcrlt	7, 4, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   195e0:	svclt	0x00004770
   195e4:	andeq	r4, r5, ip, lsl #14
   195e8:	andeq	r0, r0, r8, lsl #5
   195ec:	ldrdcc	pc, [r8], #128	; 0x80
   195f0:			; <UNDEFINED> instruction: 0xf8d0b913
   195f4:	smlatblt	sl, r4, r0, r2
   195f8:	ldrbmi	r2, [r0, -r0]!
   195fc:	teqeq	r4, r0	; <illegal shifter operand>	; <UNPREDICTABLE>
   19600:			; <UNDEFINED> instruction: 0xf080fab0
   19604:	ldrbmi	r0, [r0, -r0, asr #18]!
   19608:	andcs	r4, r0, #32, 18	; 0x80000
   1960c:	bne	fe02c294 <_ZdlPv@@Base+0xfdfe8aa4>
   19610:	ldrbtmi	fp, [r9], #-1328	; 0xfffffad0
   19614:	addlt	r4, r5, pc, lsl ip
   19618:	svclt	0x001858cb
   1961c:	ldrbtmi	r2, [ip], #-1
   19620:	ldmdavs	fp, {r0, r2, r3, r4, r8, sl, fp, lr}
   19624:			; <UNDEFINED> instruction: 0xf04f9303
   19628:	stmdavs	r3!, {r8, r9}
   1962c:	stmib	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
   19630:			; <UNDEFINED> instruction: 0xf00f2027
   19634:	ldmdblt	r8, {r0, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
   19638:	blx	fecd5684 <_ZdlPv@@Base+0xfec91e94>
   1963c:	blmi	52bea0 <_ZdlPv@@Base+0x4e86b0>
   19640:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   19644:	blls	f36b4 <_ZdlPv@@Base+0xafec4>
   19648:	tstle	sp, sl, asr r0
   1964c:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   19650:			; <UNDEFINED> instruction: 0xf024a802
   19654:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   19658:	blls	cda18 <_ZdlPv@@Base+0x8a228>
   1965c:	vstrle	d2, [r9, #-0]
   19660:			; <UNDEFINED> instruction: 0xf0122001
   19664:	stmdacs	r0, {r0, r2, r4, r5, r6, fp, ip, sp, lr, pc}
   19668:	stmdavs	r3!, {r1, r2, r5, r6, r7, ip, lr, pc}
   1966c:	stmib	r3, {r1, r9, fp, ip, pc}^
   19670:	strb	r0, [r1, r6, lsr #4]!
   19674:	subcs	r4, r0, sl, lsl #22
   19678:	stmiapl	fp!, {r1, r3, r8, fp, lr}^
   1967c:			; <UNDEFINED> instruction: 0x461a4479
   19680:			; <UNDEFINED> instruction: 0xf00c9300
   19684:	ldrb	pc, [r7, r5, ror #22]	; <UNPREDICTABLE>
   19688:	stc	7, cr15, [r6, #992]!	; 0x3e0
   1968c:	andeq	r4, r5, lr, asr #13
   19690:	andeq	r0, r0, ip, ror r1
   19694:	andeq	sl, r5, r6, asr #11
   19698:			; <UNDEFINED> instruction: 0x000546b4
   1969c:	andeq	r4, r5, r0, lsr #13
   196a0:	andeq	r0, r0, r8, asr #4
   196a4:	andeq	sp, r2, ip, lsl #14
   196a8:			; <UNDEFINED> instruction: 0xf7ff2000
   196ac:	svclt	0x0000bfad
   196b0:			; <UNDEFINED> instruction: 0xf7ff2001
   196b4:	svclt	0x0000bfa9
   196b8:	tstcs	r0, r1, asr #32
   196bc:	andvs	r6, r1, r2, lsl #1
   196c0:	svclt	0x00004770
   196c4:			; <UNDEFINED> instruction: 0x4604b5f8
   196c8:	andcs	r2, ip, r0, lsl #14
   196cc:	strmi	r6, [lr], -r7, lsr #32
   196d0:			; <UNDEFINED> instruction: 0xf02a4615
   196d4:	strmi	pc, [r3], -r9, ror #16
   196d8:	rsbvs	r4, r3, r0, lsr #12
   196dc:	strvc	lr, [r0], -r3, asr #19
   196e0:	ldcllt	0, cr6, [r8, #628]!	; 0x274
   196e4:	svcmi	0x00f0e92d
   196e8:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
   196ec:	ldrmi	r8, [r9], r2, lsl #22
   196f0:	strmi	r4, [r7], -pc, lsr #20
   196f4:	strmi	r4, [ip], -pc, lsr #22
   196f8:	tstcs	r0, sl, ror r4
   196fc:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   19700:	ldmdavs	fp, {r0, fp, sp, pc}
   19704:			; <UNDEFINED> instruction: 0xf04f9303
   19708:			; <UNDEFINED> instruction: 0xf0250300
   1970c:	ldmdavs	fp!, {r0, r2, r4, r5, r6, fp, ip, sp, lr, pc}
   19710:	ands	fp, r9, fp, lsl r9
   19714:	tstls	r1, fp, lsl r8
   19718:	ldmdavs	r9, {r0, r1, r4, r5, r7, r8, ip, sp, pc}^
   1971c:	ble	ffe6a154 <_ZdlPv@@Base+0xffe26964>
   19720:			; <UNDEFINED> instruction: 0xf8c81b09
   19724:	ldmib	r3, {ip}^
   19728:			; <UNDEFINED> instruction: 0xf8c92001
   1972c:	bmi	8a1734 <_ZdlPv@@Base+0x85df44>
   19730:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   19734:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19738:	subsmi	r9, sl, r3, lsl #22
   1973c:	andlt	sp, r5, r5, lsr r1
   19740:	blhi	d4a3c <_ZdlPv@@Base+0x9124c>
   19744:	svchi	0x00f0e8bd
   19748:	stmdacs	r0, {r3, r4, r5, r6, fp, sp, lr}
   1974c:	blmi	70db10 <_ZdlPv@@Base+0x6ca320>
   19750:	beq	255b8c <_ZdlPv@@Base+0x21239c>
   19754:	ldrdlt	pc, [r4], -sp
   19758:	mcr	4, 0, r4, cr8, cr11, {3}
   1975c:	ldmdblt	r8, {r4, r9, fp, ip, sp}
   19760:	stmdavs	r0, {r4, sp, lr, pc}
   19764:	cmnlt	r8, r1, lsl #10
   19768:	bl	2f3884 <_ZdlPv@@Base+0x2b0094>
   1976c:	adcsmi	r0, r4, #5242880	; 0x500000
   19770:	blne	d50354 <_ZdlPv@@Base+0xd0cb64>
   19774:	andmi	pc, r0, r8, asr #17
   19778:	ldrdcc	lr, [r1], -r0
   1977c:			; <UNDEFINED> instruction: 0xf8c9445b
   19780:	ldrb	r3, [r4, r0]
   19784:	ldrbmi	r2, [r0], -r0, lsl #2
   19788:			; <UNDEFINED> instruction: 0xf836f025
   1978c:	ldrdne	lr, [r1], -sp
   19790:	sfmle	f4, 4, [r2, #-516]	; 0xfffffdfc
   19794:	strmi	r6, [fp], #2168	; 0x878
   19798:	cdp	7, 1, cr14, cr8, cr1, {7}
   1979c:			; <UNDEFINED> instruction: 0xf6401a10
   197a0:			; <UNDEFINED> instruction: 0xf025203d
   197a4:	stmdbls	r1, {r0, r2, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   197a8:			; <UNDEFINED> instruction: 0xf7f8e7f4
   197ac:	svclt	0x0000ed16
   197b0:	andeq	r4, r5, r8, ror #11
   197b4:	andeq	r0, r0, ip, ror r1
   197b8:	andeq	r4, r5, lr, lsr #11
   197bc:	andeq	sp, r2, r8, ror r3
   197c0:	ldrsbtgt	pc, [r8], -pc	; <UNPREDICTABLE>
   197c4:	ldrbtmi	fp, [ip], #1296	; 0x510
   197c8:	addlt	r4, r2, sp, lsl #24
   197cc:			; <UNDEFINED> instruction: 0xf85c466b
   197d0:	stmdavs	r4!, {r2, lr}
   197d4:			; <UNDEFINED> instruction: 0xf04f9401
   197d8:	strcs	r0, [r0], #-1024	; 0xfffffc00
   197dc:			; <UNDEFINED> instruction: 0xf7ff9400
   197e0:	bmi	2595ec <_ZdlPv@@Base+0x215dfc>
   197e4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   197e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   197ec:	subsmi	r9, sl, r1, lsl #22
   197f0:	andlt	sp, r2, r1, lsl #2
   197f4:			; <UNDEFINED> instruction: 0xf7f8bd10
   197f8:	svclt	0x0000ecf0
   197fc:	andeq	r4, r5, sl, lsl r5
   19800:	andeq	r0, r0, ip, ror r1
   19804:	strdeq	r4, [r5], -sl
   19808:	svcmi	0x00f8e92d
   1980c:			; <UNDEFINED> instruction: 0xf8df4680
   19810:			; <UNDEFINED> instruction: 0xf8d09178
   19814:	ldrbtmi	fp, [r9], #0
   19818:	svceq	0x0000f1bb
   1981c:	adcshi	pc, r2, r0
   19820:	movwcs	r4, #1626	; 0x65a
   19824:	movwcc	r6, #6162	; 0x1812
   19828:	mvnsle	r2, r0, lsl #20
   1982c:	ldrdcs	pc, [r4], -r8
   19830:	ldmdavs	r2, {r1, r3, r4, r8, ip, sp, pc}
   19834:	bcs	26440 <__printf_chk@plt+0x14010>
   19838:	bmi	154e02c <_ZdlPv@@Base+0x150a83c>
   1983c:	blx	122876 <_ZdlPv@@Base+0xdf086>
   19840:	ldrbtmi	pc, [sl], #-771	; 0xfffffcfd	; <UNPREDICTABLE>
   19844:	ldrsbge	pc, [ip], #-130	; 0xffffff7e	; <UNPREDICTABLE>
   19848:			; <UNDEFINED> instruction: 0xf1ba1cdc
   1984c:			; <UNDEFINED> instruction: 0xf0000f00
   19850:	cdpvs	0, 1, cr8, cr3, cr14, {4}
   19854:	vsubl.s8	q10, d16, d19
   19858:			; <UNDEFINED> instruction: 0xf1bb8087
   1985c:	eorsle	r0, r2, r0, lsl #30
   19860:	ldrbcs	r4, [r5, -fp, asr #22]!
   19864:	strcs	r4, [r0, #-3659]	; 0xfffff1b5
   19868:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1986c:	and	r4, r8, lr, ror r4
   19870:	andle	r2, r1, r1, lsl #20
   19874:	stc2l	0, cr15, [ip, #148]	; 0x94
   19878:	ldrdlt	pc, [r0], -fp
   1987c:	svceq	0x0000f1bb
   19880:			; <UNDEFINED> instruction: 0xf8dbd021
   19884:	stmdavs	r0!, {r2, ip, sp}
   19888:			; <UNDEFINED> instruction: 0xf003fb00
   1988c:			; <UNDEFINED> instruction: 0xff28f029
   19890:	ldrbmi	r4, [r0], -r1, lsl #12
   19894:	stc	7, cr15, [sl], #-992	; 0xfffffc20
   19898:	strmi	r4, [r3], -r2, lsl #13
   1989c:	blvc	978cc <_ZdlPv@@Base+0x540dc>
   198a0:			; <UNDEFINED> instruction: 0xf8db7045
   198a4:	bcs	a18cc <_ZdlPv@@Base+0x5e0dc>
   198a8:	bcs	10da00 <_ZdlPv@@Base+0xca210>
   198ac:			; <UNDEFINED> instruction: 0xf6404631
   198b0:	bicsle	r2, sp, r7, rrx
   198b4:	subsvc	r2, sl, r2, asr r2
   198b8:	ldrdlt	pc, [r0], -fp
   198bc:	beq	d5cd0 <_ZdlPv@@Base+0x924e0>
   198c0:	svceq	0x0000f1bb
   198c4:			; <UNDEFINED> instruction: 0xf8d8d1dd
   198c8:	blcs	258e0 <__printf_chk@plt+0x134b0>
   198cc:	cmpcs	r4, #58	; 0x3a
   198d0:	blcc	97900 <_ZdlPv@@Base+0x54110>
   198d4:	ldrdhi	pc, [r4], -r8
   198d8:	svceq	0x0000f1b8
   198dc:	blmi	b4d9ac <_ZdlPv@@Base+0xb0a1bc>
   198e0:	mcrmi	7, 1, r2, cr13, cr5, {3}
   198e4:			; <UNDEFINED> instruction: 0xf8592500
   198e8:	ldrbtmi	r4, [lr], #-3
   198ec:	bcs	91914 <_ZdlPv@@Base+0x4e124>
   198f0:			; <UNDEFINED> instruction: 0xf025d001
   198f4:			; <UNDEFINED> instruction: 0xf8d8fd8d
   198f8:			; <UNDEFINED> instruction: 0xf1b88000
   198fc:	eorle	r0, r1, r0, lsl #30
   19900:	ldrdcc	pc, [r4], -r8
   19904:	blx	3398e <__printf_chk@plt+0x2155e>
   19908:			; <UNDEFINED> instruction: 0xf029f003
   1990c:	strmi	pc, [r1], -r9, ror #29
   19910:			; <UNDEFINED> instruction: 0xf7f84650
   19914:	strmi	lr, [r2], ip, ror #23
   19918:			; <UNDEFINED> instruction: 0xf80a4603
   1991c:	subvc	r7, r5, r1, lsl #22
   19920:	ldrdcs	pc, [r8], -r8
   19924:	andsle	r2, sl, r2, lsl #20
   19928:	ldrtmi	r2, [r1], -r3, lsl #20
   1992c:	rsbscs	pc, ip, r0, asr #12
   19930:	subscs	sp, r2, #1073741879	; 0x40000037
   19934:			; <UNDEFINED> instruction: 0xf8d8705a
   19938:			; <UNDEFINED> instruction: 0xf1038000
   1993c:			; <UNDEFINED> instruction: 0xf1b80a02
   19940:	bicsle	r0, sp, r0, lsl #30
   19944:	andcs	r4, r0, #21504	; 0x5400
   19948:	andcs	pc, r0, sl, lsl #17
   1994c:	cfldrdvs	mvd4, [r8, #492]	; 0x1ec
   19950:	svchi	0x00f8e8bd
   19954:			; <UNDEFINED> instruction: 0xf1002243
   19958:	subvc	r0, r2, r2, lsl #20
   1995c:	subcs	lr, r3, #140, 14	; 0x2300000
   19960:	beq	d5d68 <_ZdlPv@@Base+0x92578>
   19964:	strb	r7, [r6, r2, asr #32]
   19968:			; <UNDEFINED> instruction: 0xf7f84650
   1996c:	stcmi	12, cr14, [ip, #-456]	; 0xfffffe38
   19970:	ldrbtmi	r4, [sp], #-1568	; 0xfffff9e0
   19974:			; <UNDEFINED> instruction: 0xf7f8662c
   19978:			; <UNDEFINED> instruction: 0xf8d8ebd4
   1997c:	strmi	fp, [r2], r0
   19980:	strb	r6, [sl, -r8, ror #11]!
   19984:			; <UNDEFINED> instruction: 0xe751465b
   19988:	andeq	r4, r5, sl, asr #9
   1998c:	andeq	sl, r5, r2, lsr #7
   19990:	muleq	r0, r0, r2
   19994:	andeq	sp, r2, r4, ror #4
   19998:	andeq	sp, r2, r6, ror #3
   1999c:	muleq	r5, r8, r2
   199a0:	andeq	sl, r5, r2, ror r2
   199a4:	adcvc	pc, ip, r0, lsl #10
   199a8:	svclt	0x002ef7ff
   199ac:	stmib	r0, {r9, sp}^
   199b0:	ldrbmi	r2, [r0, -r0, lsl #4]!
   199b4:	mvnsmi	lr, #737280	; 0xb4000
   199b8:	stmdavs	ip, {r8, r9, sl, sp}
   199bc:	strmi	r4, [r6], -r8, lsl #13
   199c0:	strvc	lr, [r0, -r0, asr #19]
   199c4:			; <UNDEFINED> instruction: 0x4605b174
   199c8:			; <UNDEFINED> instruction: 0xf8d4200c
   199cc:			; <UNDEFINED> instruction: 0xf0299004
   199d0:	stmiavs	r3!, {r0, r1, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   199d4:	stmdbvc	r0, {r6, r7, r8, fp, sp, lr, pc}
   199d8:	eorvs	r6, r8, r3, lsl #1
   199dc:	stmdavs	r4!, {r0, r2, r9, sl, lr}
   199e0:	mvnsle	r2, r0, lsl #24
   199e4:	ldrdmi	pc, [r4], -r8
   199e8:	cmnlt	r4, r5, lsr sp
   199ec:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   199f0:	stmdavs	r7!, {r2, r3, sp}^
   199f4:	cdp2	0, 13, cr15, cr8, cr9, {1}
   199f8:	stmib	r0, {r0, r1, r5, r7, fp, sp, lr}^
   199fc:	addvs	r8, r3, r0, lsl #14
   19a00:	strmi	r6, [r5], -r8, lsr #32
   19a04:	stccs	8, cr6, [r0], {36}	; 0x24
   19a08:			; <UNDEFINED> instruction: 0x4630d1f2
   19a0c:	mvnshi	lr, #12386304	; 0xbd0000
   19a10:			; <UNDEFINED> instruction: 0x4604b5f8
   19a14:	stmdavs	r8, {r0, r2, r3, r9, sl, lr}^
   19a18:	movwcs	r6, #6378	; 0x18ea
   19a1c:	strcs	r6, [r0], -r9, lsl #17
   19a20:	stmdbvs	fp!, {r0, r1, r5, sp, lr}
   19a24:	adcvs	r6, r1, r0, rrx
   19a28:	stmibvs	r9!, {r3, r5, r6, r8, fp, sp, lr}
   19a2c:			; <UNDEFINED> instruction: 0x612360e2
   19a30:	bvs	af41e0 <_ZdlPv@@Base+0xab09f0>
   19a34:			; <UNDEFINED> instruction: 0x61a16160
   19a38:	bvs	fea743e0 <_ZdlPv@@Base+0xfea30bf0>
   19a3c:	eorvs	r6, r3, #-2147483592	; 0x80000038
   19a40:	blvs	af45f0 <_ZdlPv@@Base+0xab0e00>
   19a44:	adcvs	r6, r1, #96, 4
   19a48:	blvs	fea747f0 <_ZdlPv@@Base+0xfea31000>
   19a4c:			; <UNDEFINED> instruction: 0x632362e2
   19a50:			; <UNDEFINED> instruction: 0x6c2b6bea
   19a54:	smlabteq	sp, r4, r9, lr
   19a58:	mvnvs	r4, #51380224	; 0x3100000
   19a5c:	rsbseq	pc, ip, r4, lsl #2
   19a60:	ldmib	r5, {r0, r1, r5, sl, sp, lr}^
   19a64:	stclvs	3, cr7, [sl, #68]!	; 0x44
   19a68:	stmib	r4, {r1, r2, r5, r6, r7, sl, sp, lr}^
   19a6c:	mcrvs	3, 1, r7, cr11, cr1, {0}
   19a70:	cdpvs	5, 6, cr6, cr10, cr2, {7}
   19a74:	cdpvs	6, 10, cr6, cr11, cr3, {1}
   19a78:	cdpvs	6, 14, cr6, cr10, cr2, {3}
   19a7c:	svcvs	0x002b66a3
   19a80:	svcvs	0x006a66e2
   19a84:	svcvs	0x00ab6723
   19a88:	stmib	r4, {r1, r5, r6, r8, r9, sl, sp, lr}^
   19a8c:			; <UNDEFINED> instruction: 0x67a36614
   19a90:			; <UNDEFINED> instruction: 0xf02465a6
   19a94:	stmib	r4, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   19a98:			; <UNDEFINED> instruction: 0xf8d56621
   19a9c:	ldrtmi	r3, [r1], -r8, lsr #1
   19aa0:	addvs	pc, r0, r4, asr #17
   19aa4:	adceq	pc, ip, r4, lsl #2
   19aa8:	strtvs	lr, [r4], -r4, asr #19
   19aac:	adccc	pc, r8, r4, asr #17
   19ab0:	strtvs	lr, [r6], -r4, asr #19
   19ab4:	strtvs	lr, [r8], -r4, asr #19
   19ab8:	cdp2	0, 9, cr15, cr14, cr4, {1}
   19abc:			; <UNDEFINED> instruction: 0xf8c44631
   19ac0:			; <UNDEFINED> instruction: 0xf10460b0
   19ac4:			; <UNDEFINED> instruction: 0xf02400b4
   19ac8:	ldmib	r5, {r0, r1, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   19acc:			; <UNDEFINED> instruction: 0xf8d52334
   19ad0:			; <UNDEFINED> instruction: 0xf50570c4
   19ad4:	stmib	r4, {r2, r3, r5, r7, r8, ip, sp, lr}^
   19ad8:			; <UNDEFINED> instruction: 0xf504662f
   19adc:			; <UNDEFINED> instruction: 0xf8c470ac
   19ae0:			; <UNDEFINED> instruction: 0xf8c420d0
   19ae4:			; <UNDEFINED> instruction: 0xf8d530d4
   19ae8:			; <UNDEFINED> instruction: 0xf8d520f8
   19aec:	stmib	r4, {r2, r3, r4, r5, r6, r7, ip, sp}^
   19af0:			; <UNDEFINED> instruction: 0xf8c46637
   19af4:			; <UNDEFINED> instruction: 0xf8c420f8
   19af8:			; <UNDEFINED> instruction: 0xf8d530fc
   19afc:			; <UNDEFINED> instruction: 0xf8d52100
   19b00:	stmib	r4, {r2, r3, r8, ip, sp}^
   19b04:			; <UNDEFINED> instruction: 0xf8c46632
   19b08:			; <UNDEFINED> instruction: 0xf8d52100
   19b0c:	stmib	r4, {r4, r8, sp}^
   19b10:			; <UNDEFINED> instruction: 0xf8d56342
   19b14:			; <UNDEFINED> instruction: 0xf8c43114
   19b18:			; <UNDEFINED> instruction: 0xf8d52110
   19b1c:			; <UNDEFINED> instruction: 0xf8c42118
   19b20:			; <UNDEFINED> instruction: 0xf8d53114
   19b24:			; <UNDEFINED> instruction: 0xf8c4311c
   19b28:	stmib	r4, {r3, r4, r6, r7, sp, lr}^
   19b2c:			; <UNDEFINED> instruction: 0xf8c4663c
   19b30:			; <UNDEFINED> instruction: 0xf8c46104
   19b34:	stmib	r4, {r2, r6, r7, ip, sp, lr}^
   19b38:	ldmib	r5, {r1, r2, r6, r8, r9, sp}^
   19b3c:			; <UNDEFINED> instruction: 0xf8c42349
   19b40:	stmib	r4, {r5, r8, sp, lr}^
   19b44:			; <UNDEFINED> instruction: 0xf8c4664c
   19b48:			; <UNDEFINED> instruction: 0xf8c42124
   19b4c:			; <UNDEFINED> instruction: 0xf8d53128
   19b50:			; <UNDEFINED> instruction: 0xf8d52138
   19b54:			; <UNDEFINED> instruction: 0xf8d5313c
   19b58:			; <UNDEFINED> instruction: 0xf8c46140
   19b5c:			; <UNDEFINED> instruction: 0xf8c42138
   19b60:			; <UNDEFINED> instruction: 0xf8d5313c
   19b64:			; <UNDEFINED> instruction: 0xf8d52144
   19b68:			; <UNDEFINED> instruction: 0xf8d53148
   19b6c:			; <UNDEFINED> instruction: 0xf8c4712c
   19b70:			; <UNDEFINED> instruction: 0xf8c46140
   19b74:			; <UNDEFINED> instruction: 0xf8d52144
   19b78:			; <UNDEFINED> instruction: 0xf8d5614c
   19b7c:			; <UNDEFINED> instruction: 0xf8c42150
   19b80:			; <UNDEFINED> instruction: 0xf8d53148
   19b84:	stmib	r4, {r2, r4, r6, r8, ip, sp}^
   19b88:			; <UNDEFINED> instruction: 0xf8c46253
   19b8c:			; <UNDEFINED> instruction: 0xf8c4712c
   19b90:			; <UNDEFINED> instruction: 0xf7ff3154
   19b94:			; <UNDEFINED> instruction: 0xf8d5ff0f
   19b98:			; <UNDEFINED> instruction: 0xf8b51160
   19b9c:	strtmi	r2, [r0], -r4, ror #2
   19ba0:	ldrdcc	pc, [r8, #-133]!	; 0xffffff7b
   19ba4:	msrne	SPSR_, r4, asr #17
   19ba8:	msrcs	SPSR_s, r4, lsr #17
   19bac:	msrcc	SPSR_f, r4, asr #17
   19bb0:	svclt	0x0000bdf8
   19bb4:			; <UNDEFINED> instruction: 0x4604b510
   19bb8:	cmnlt	r0, r0, lsl #16
   19bbc:	eorvs	r6, r3, r3, lsl #16
   19bc0:	cdp2	0, 1, cr15, cr6, cr9, {1}
   19bc4:	stmdacs	r0, {r5, fp, sp, lr}
   19bc8:	stmdavs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   19bcc:	stmdavs	r3, {r4, r5, r8, ip, sp, pc}
   19bd0:			; <UNDEFINED> instruction: 0xf0296063
   19bd4:	stmdavs	r0!, {r0, r2, r3, r9, sl, fp, ip, sp, lr, pc}^
   19bd8:	mvnsle	r2, r0, lsl #16
   19bdc:	svclt	0x0000bd10
   19be0:			; <UNDEFINED> instruction: 0x4604b510
   19be4:			; <UNDEFINED> instruction: 0xffe6f7ff
   19be8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   19bec:	svcmi	0x00f0e92d
   19bf0:	stc	6, cr4, [sp, #-16]!
   19bf4:	strcs	r8, [sp], -r2, lsl #22
   19bf8:	strcs	r4, [r1, -sp, lsr #27]
   19bfc:			; <UNDEFINED> instruction: 0xf04f4aad
   19c00:	ldrbtmi	r0, [sp], #-2828	; 0xfffff4f4
   19c04:	adcsls	pc, r0, #14614528	; 0xdf0000
   19c08:	blmi	feb45e34 <_ZdlPv@@Base+0xfeb02644>
   19c0c:	ldrbtmi	r5, [r9], #2218	; 0x8aa
   19c10:			; <UNDEFINED> instruction: 0xf04f2500
   19c14:	ldmdavs	r2, {r1, r3, r9, fp}
   19c18:			; <UNDEFINED> instruction: 0xf04f9207
   19c1c:			; <UNDEFINED> instruction: 0xf8400200
   19c20:			; <UNDEFINED> instruction: 0xf8595b04
   19c24:	blge	b9c38 <_ZdlPv@@Base+0x76448>
   19c28:	mvfe	f1, f1
   19c2c:			; <UNDEFINED> instruction: 0xf8d83a10
   19c30:	blx	19dc3a <_ZdlPv@@Base+0x15a44a>
   19c34:	bl	96040 <_ZdlPv@@Base+0x52850>
   19c38:	teqmi	r9, r1	; <illegal shifter operand>
   19c3c:	ldc2l	0, cr15, [ip, #144]	; 0x90
   19c40:	ldrdne	pc, [r0], -r8
   19c44:	andeq	pc, r8, r4, lsl #2
   19c48:			; <UNDEFINED> instruction: 0xf101fb06
   19c4c:	bicsvc	lr, r1, r1, lsl #22
   19c50:			; <UNDEFINED> instruction: 0xf0244139
   19c54:			; <UNDEFINED> instruction: 0xf8d8fdd1
   19c58:	bl	11dc60 <_ZdlPv@@Base+0xda470>
   19c5c:	blx	199c92 <_ZdlPv@@Base+0x1564a2>
   19c60:	bl	9606c <_ZdlPv@@Base+0x5287c>
   19c64:	teqmi	r9, r1	; <illegal shifter operand>
   19c68:	stc2l	0, cr15, [r6, #144]	; 0x90
   19c6c:	ldrdne	pc, [r0], -r8
   19c70:	andseq	pc, r0, r4, lsl #2
   19c74:			; <UNDEFINED> instruction: 0xf601fb06
   19c78:	ldrbvc	lr, [r6], r6, lsl #22
   19c7c:			; <UNDEFINED> instruction: 0xf107fa46
   19c80:	ldc2	0, cr15, [sl, #144]!	; 0x90
   19c84:			; <UNDEFINED> instruction: 0xf1044a8e
   19c88:			; <UNDEFINED> instruction: 0xf8590014
   19c8c:	ldmdavs	r1!, {r1, sp, lr}
   19c90:			; <UNDEFINED> instruction: 0xf101fb0a
   19c94:	stc2l	7, cr15, [r6, #-1016]!	; 0xfffffc08
   19c98:			; <UNDEFINED> instruction: 0xf1046831
   19c9c:	blx	299d06 <_ZdlPv@@Base+0x256516>
   19ca0:			; <UNDEFINED> instruction: 0xf7fef101
   19ca4:	ldmdavs	r1!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   19ca8:	ldrbmi	r2, [r8], -r8, asr #4
   19cac:	blx	2b264a <_ZdlPv@@Base+0x26ee5a>
   19cb0:	adcvs	pc, r5, #1073741824	; 0x40000000
   19cb4:	ldrpl	lr, [r3, #-2500]	; 0xfffff63c
   19cb8:	ldrpl	lr, [r5, #-2500]	; 0xfffff63c
   19cbc:	eorslt	pc, ip, r4, asr #17
   19cc0:	ldrlt	lr, [r0, -r4, asr #19]
   19cc4:	smlabtne	r7, r4, r9, lr
   19cc8:			; <UNDEFINED> instruction: 0xf8d864a7
   19ccc:			; <UNDEFINED> instruction: 0xf0231000
   19cd0:	strmi	pc, [r1], -r1, ror #22
   19cd4:	subseq	pc, ip, r4, lsl #2
   19cd8:	stc2l	0, cr15, [lr, #-144]!	; 0xffffff70
   19cdc:			; <UNDEFINED> instruction: 0xf8d82248
   19ce0:	ldrbmi	r1, [r8], -r0
   19ce4:	blx	15d5d7a <_ZdlPv@@Base+0x159258a>
   19ce8:			; <UNDEFINED> instruction: 0xf1044601
   19cec:			; <UNDEFINED> instruction: 0xf0240060
   19cf0:	strtmi	pc, [r9], -r3, ror #26
   19cf4:	rsbeq	pc, r4, r4, lsl #2
   19cf8:	ldc2l	0, cr15, [lr, #-144]	; 0xffffff70
   19cfc:			; <UNDEFINED> instruction: 0xf1044629
   19d00:			; <UNDEFINED> instruction: 0xf0240068
   19d04:			; <UNDEFINED> instruction: 0x4629fd59
   19d08:	rsbseq	pc, r4, r4, lsl #2
   19d0c:	ldrvc	lr, [fp, -r4, asr #19]
   19d10:	ldc2l	0, cr15, [r2, #-144]!	; 0xffffff70
   19d14:			; <UNDEFINED> instruction: 0xf1044629
   19d18:			; <UNDEFINED> instruction: 0xf0240078
   19d1c:	strtmi	pc, [r9], -sp, ror #26
   19d20:	rsbseq	pc, ip, r4, lsl #2
   19d24:	stc2l	0, cr15, [r8, #-144]!	; 0xffffff70
   19d28:			; <UNDEFINED> instruction: 0xf1044629
   19d2c:	stmib	r4, {r3, r5, r7}^
   19d30:			; <UNDEFINED> instruction: 0xf8c45520
   19d34:	stmib	r4, {r3, r7, ip, lr}^
   19d38:	stmib	r4, {r2, r5, r8, sl, ip, lr}^
   19d3c:	stmib	r4, {r1, r2, r5, r8, sl, ip, lr}^
   19d40:			; <UNDEFINED> instruction: 0xf0245528
   19d44:			; <UNDEFINED> instruction: 0x4629fd59
   19d48:	adceq	pc, ip, r4, lsl #2
   19d4c:	ldc2l	0, cr15, [r4, #-144]	; 0xffffff70
   19d50:			; <UNDEFINED> instruction: 0xf1044629
   19d54:			; <UNDEFINED> instruction: 0xf8c400b4
   19d58:			; <UNDEFINED> instruction: 0xf02450b0
   19d5c:	ldmdbmi	r9, {r0, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
   19d60:	ldrpl	lr, [r3, #-2500]!	; 0xfffff63c
   19d64:			; <UNDEFINED> instruction: 0xf8c42248
   19d68:			; <UNDEFINED> instruction: 0x465050bc
   19d6c:	sbcpl	pc, r0, r4, asr #17
   19d70:	ldrpl	lr, [r1, #-2500]!	; 0xfffff63c
   19d74:	andvs	pc, r1, r9, asr r8	; <UNPREDICTABLE>
   19d78:	ldrdne	pc, [r0], -r8
   19d7c:	ldrsbtvs	pc, [r8], r6	; <UNPREDICTABLE>
   19d80:	ldrpl	lr, [r6, #-2500]!	; 0xfffff63c
   19d84:	rscpl	pc, r0, r4, asr #17
   19d88:	sbcsvs	pc, r4, r4, asr #17
   19d8c:	ldrpl	lr, [ip, #-2500]!	; 0xfffff63c
   19d90:	ldrpl	lr, [lr, #-2500]!	; 0xfffff63c
   19d94:	blx	fffd5e28 <_ZdlPv@@Base+0xfff92638>
   19d98:			; <UNDEFINED> instruction: 0xf5044601
   19d9c:			; <UNDEFINED> instruction: 0xf0247080
   19da0:	bmi	1299254 <_ZdlPv@@Base+0x1255a64>
   19da4:	smlabtpl	r4, r4, r8, pc	; <UNPREDICTABLE>
   19da8:	mvnscc	pc, pc, asr #32
   19dac:	smlabtpl	r8, r4, r8, pc	; <UNPREDICTABLE>
   19db0:	smlawtne	r4, r4, r8, pc	; <UNPREDICTABLE>
   19db4:	strbvc	lr, [r3, #-2500]	; 0xfffff63c
   19db8:	strbvc	lr, [r5, #-2500]	; 0xfffff63c
   19dbc:	strbvc	lr, [r7, #-2500]	; 0xfffff63c
   19dc0:	andvs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   19dc4:			; <UNDEFINED> instruction: 0xf8d84a41
   19dc8:	ldmdavs	r6!, {ip}
   19dcc:	strbpl	lr, [ip, #-2500]	; 0xfffff63c
   19dd0:	bicsvc	lr, r1, r1, lsl #22
   19dd4:	beq	45563c <_ZdlPv@@Base+0x411e4c>
   19dd8:	strbvs	lr, [sl], -r4, asr #19
   19ddc:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   19de0:	stmib	r4, {r0, r3, r4, r5, r8, lr}^
   19de4:	stmib	r4, {r1, r4, r6, r8, sl, ip, lr}^
   19de8:	stmib	r4, {r2, r4, r6, r8, sl, ip, lr}^
   19dec:	stmib	r4, {r1, r2, r3, r6, r9, sp}^
   19df0:			; <UNDEFINED> instruction: 0xf0242250
   19df4:	ldrbmi	pc, [r8], -r1, lsl #26	; <UNPREDICTABLE>
   19df8:	cmppl	r8, r4, asr #17	; <UNPREDICTABLE>
   19dfc:			; <UNDEFINED> instruction: 0xf0299e02
   19e00:	bmi	d19154 <_ZdlPv@@Base+0xcd5964>
   19e04:	ldrbtmi	r9, [sl], #-2305	; 0xfffff6ff
   19e08:	msrpl	SPSR_f, r4, asr #17
   19e0c:	msrne	SPSR_, r4, asr #17
   19e10:	msrvc	LR_fiq, r2
   19e14:	msrne	SPSR_s, r4, lsr #17
   19e18:			; <UNDEFINED> instruction: 0xf8c44603
   19e1c:	stmib	r3, {r2, r3, r4, r6, r8}^
   19e20:	cdpvs	6, 5, cr5, cr0, cr0, {0}
   19e24:			; <UNDEFINED> instruction: 0xf020609f
   19e28:			; <UNDEFINED> instruction: 0x4603fe77
   19e2c:			; <UNDEFINED> instruction: 0x632763a0
   19e30:	cmnvs	r3, #56, 12	; 0x3800000
   19e34:			; <UNDEFINED> instruction: 0xf02162e7
   19e38:	stmdblt	r0, {r0, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   19e3c:	stmdami	r6!, {r0, r2, r5, r8, r9, fp, lr}
   19e40:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   19e44:			; <UNDEFINED> instruction: 0x461a4478
   19e48:			; <UNDEFINED> instruction: 0xf00b4619
   19e4c:	blvs	fe859d30 <_ZdlPv@@Base+0xfe816540>
   19e50:			; <UNDEFINED> instruction: 0xf0212101
   19e54:	stmdacs	r0, {r0, r2, r3, r4, fp, ip, sp, lr, pc}
   19e58:	blvs	910a9c <_ZdlPv@@Base+0x8cd2ac>
   19e5c:	rscvs	r4, r3, #126976	; 0x1f000
   19e60:	blmi	52b050 <_ZdlPv@@Base+0x4e7860>
   19e64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19e68:	subsmi	r9, sl, r7, lsl #22
   19e6c:			; <UNDEFINED> instruction: 0x4620d117
   19e70:	ldc	0, cr11, [sp], #36	; 0x24
   19e74:	pop	{r1, r8, r9, fp, pc}
   19e78:	blmi	67de40 <_ZdlPv@@Base+0x63a650>
   19e7c:	beq	4556e4 <_ZdlPv@@Base+0x411ef4>
   19e80:	mrcvs	4, 2, r4, cr9, cr11, {3}
   19e84:			; <UNDEFINED> instruction: 0xf8eaf026
   19e88:	ldmdami	r6, {r1, r4, r8, r9, fp, lr}
   19e8c:	bne	4556f4 <_ZdlPv@@Base+0x411f04>
   19e90:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   19e94:			; <UNDEFINED> instruction: 0x461a4478
   19e98:			; <UNDEFINED> instruction: 0xff90f00b
   19e9c:			; <UNDEFINED> instruction: 0xf7f8e7dd
   19ea0:			; <UNDEFINED> instruction: 0xf504e99c
   19ea4:			; <UNDEFINED> instruction: 0xf7ff70ac
   19ea8:			; <UNDEFINED> instruction: 0xf7f8fe85
   19eac:	svclt	0x0000e99c
   19eb0:	ldrdeq	r4, [r5], -lr
   19eb4:	andeq	r0, r0, ip, ror r1
   19eb8:	ldrdeq	r4, [r5], -r2
   19ebc:	andeq	r0, r0, r8, lsr #5
   19ec0:	andeq	r0, r0, r0, lsr #3
   19ec4:	andeq	r0, r0, r0, ror #4
   19ec8:	andeq	r0, r0, r4, asr #3
   19ecc:	andeq	r0, r0, r0, ror #2
   19ed0:	ldrdeq	r9, [r5], -lr
   19ed4:	andeq	r0, r0, r8, asr #4
   19ed8:	andeq	ip, r2, r0, lsl #31
   19edc:	andeq	r3, r5, r0, lsl #29
   19ee0:	andeq	r9, r5, r4, ror #26
   19ee4:	andeq	ip, r2, r0, asr pc
   19ee8:	addlt	fp, r2, r0, lsl r5
   19eec:	andcs	r4, r0, #5376	; 0x1500
   19ef0:			; <UNDEFINED> instruction: 0x46684b15
   19ef4:	ldmdbmi	r5, {r2, r3, r4, r5, r6, sl, lr}
   19ef8:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   19efc:	movwls	r6, #6171	; 0x181b
   19f00:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   19f04:	blx	1055fb6 <_ZdlPv@@Base+0x10127c6>
   19f08:	adcsvc	pc, r6, pc, asr #8
   19f0c:	mcrr2	0, 2, pc, ip, cr9	; <UNPREDICTABLE>
   19f10:	strmi	r9, [r4], -r0, lsl #18
   19f14:	mcr2	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   19f18:	bmi	3acb54 <_ZdlPv@@Base+0x369364>
   19f1c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   19f20:			; <UNDEFINED> instruction: 0x669c601c
   19f24:	ldmpl	r3, {r3, r8, r9, fp, lr}^
   19f28:	blls	73f98 <_ZdlPv@@Base+0x307a8>
   19f2c:	qaddle	r4, sl, r1
   19f30:	ldclt	0, cr11, [r0, #-8]
   19f34:	ldmdb	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19f38:			; <UNDEFINED> instruction: 0xf0294620
   19f3c:			; <UNDEFINED> instruction: 0xf7f8fc59
   19f40:	svclt	0x0000e952
   19f44:	andeq	r3, r5, ip, ror #27
   19f48:	andeq	r0, r0, ip, ror r1
   19f4c:	andeq	lr, r2, r2, lsl #12
   19f50:	andeq	r9, r5, r8, asr #25
   19f54:	andeq	r3, r5, r2, asr #27
   19f58:	blmi	196c8f0 <_ZdlPv@@Base+0x1929100>
   19f5c:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   19f60:	addlt	r4, r4, r4, ror #26
   19f64:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
   19f68:	ldmdavs	fp, {r0, r1, r5, r6, sl, fp, lr}
   19f6c:			; <UNDEFINED> instruction: 0xf04f9303
   19f70:	stmdavs	fp!, {r8, r9}
   19f74:	ldmdavs	lr, {r2, r3, r4, r5, r6, sl, lr}
   19f78:	blmi	1846618 <_ZdlPv@@Base+0x1802e28>
   19f7c:	stmiapl	r3!, {r5, r6, fp, lr}^
   19f80:			; <UNDEFINED> instruction: 0x461a4478
   19f84:			; <UNDEFINED> instruction: 0xf00b4619
   19f88:			; <UNDEFINED> instruction: 0xf010ff0b
   19f8c:	bmi	17997b8 <_ZdlPv@@Base+0x1755fc8>
   19f90:	ldrbtmi	r4, [sl], #-2903	; 0xfffff4a9
   19f94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   19f98:	subsmi	r9, sl, r3, lsl #22
   19f9c:	addshi	pc, sp, r0, asr #32
   19fa0:	ldcllt	0, cr11, [r0, #-16]!
   19fa4:	blx	1755fe8 <_ZdlPv@@Base+0x17127f8>
   19fa8:			; <UNDEFINED> instruction: 0xf8d5b9b0
   19fac:	stmdacs	r0, {r4, r7}
   19fb0:	blmi	158e118 <_ZdlPv@@Base+0x154a928>
   19fb4:	strcs	lr, [r0], #-2512	; 0xfffff630
   19fb8:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   19fbc:	addsmi	pc, r0, r3, asr #17
   19fc0:	ldmib	r1, {r1, r3, r4, sp, lr}^
   19fc4:			; <UNDEFINED> instruction: 0xf8d15452
   19fc8:	stmib	r2, {r4, r6, r8, ip, sp}^
   19fcc:			; <UNDEFINED> instruction: 0xf8c25452
   19fd0:			; <UNDEFINED> instruction: 0xf0293150
   19fd4:	ldrb	pc, [r8, sp, lsl #24]	; <UNPREDICTABLE>
   19fd8:	ldrtmi	r4, [r1], -ip, asr #22
   19fdc:			; <UNDEFINED> instruction: 0xf00658e0
   19fe0:	strmi	pc, [r4], -r5, lsl #31
   19fe4:	stmdage	r1, {r3, r8, r9, fp, ip, sp, pc}
   19fe8:			; <UNDEFINED> instruction: 0xf9acf024
   19fec:	stmdals	r1, {r4, r5, r7, r8, ip, sp, pc}
   19ff0:	ldmdale	r0, {r0, r3, fp, sp}^
   19ff4:			; <UNDEFINED> instruction: 0xf0292008
   19ff8:	blls	98f5c <_ZdlPv@@Base+0x5576c>
   19ffc:			; <UNDEFINED> instruction: 0xf8d5682c
   1a000:	bl	162248 <_ZdlPv@@Base+0x11ea58>
   1a004:	andvs	r0, r4, r3, lsl #3
   1a008:			; <UNDEFINED> instruction: 0xf8c56e8c
   1a00c:	umaalvs	r0, r2, r0, r0
   1a010:	suble	r2, fp, r0, lsl #24
   1a014:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
   1a018:			; <UNDEFINED> instruction: 0xe7b6601c
   1a01c:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
   1a020:			; <UNDEFINED> instruction: 0x0090f8d3
   1a024:	bicle	r2, r4, r0, lsl #16
   1a028:	andcs	lr, r1, pc, lsr #15
   1a02c:	blx	1bd6072 <_ZdlPv@@Base+0x1b92882>
   1a030:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1a034:	ldmdami	r8!, {r1, r4, r5, r6, r7, ip, lr, pc}
   1a038:	strtmi	r2, [r9], -r0, lsl #4
   1a03c:	addscc	r4, r8, r8, ror r4
   1a040:	mrc2	7, 4, pc, cr2, cr9, {7}
   1a044:	lslslt	r4, r4, #12
   1a048:			; <UNDEFINED> instruction: 0xf0292008
   1a04c:	blmi	d18f08 <_ZdlPv@@Base+0xcd5718>
   1a050:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   1a054:			; <UNDEFINED> instruction: 0x2090f8d3
   1a058:	stmib	r0, {r2, r3, r4, sp, lr}^
   1a05c:			; <UNDEFINED> instruction: 0xf8c31200
   1a060:			; <UNDEFINED> instruction: 0xe7920090
   1a064:	stmdami	lr!, {r0, r2, r5, r8, r9, fp, lr}
   1a068:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
   1a06c:			; <UNDEFINED> instruction: 0x4619461a
   1a070:	cdp2	0, 9, cr15, cr6, cr11, {0}
   1a074:	vst1.32	{d30}, [pc], r9
   1a078:			; <UNDEFINED> instruction: 0xf02970b6
   1a07c:			; <UNDEFINED> instruction: 0x4629fb95
   1a080:			; <UNDEFINED> instruction: 0xf7ff4604
   1a084:	stmdami	r7!, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   1a088:	strtmi	r4, [r2], -r9, lsr #12
   1a08c:	addscc	r4, r8, r8, ror r4
   1a090:	mcr2	7, 3, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
   1a094:			; <UNDEFINED> instruction: 0xf029e7d8
   1a098:	strtmi	pc, [r2], -r3, lsr #22
   1a09c:	stmdage	r2, {r0, r9, sl, lr}
   1a0a0:	blx	1cd6150 <_ZdlPv@@Base+0x1c92960>
   1a0a4:	stccs	13, cr9, [r0, #-8]
   1a0a8:	strb	sp, [lr, -r5, asr #3]!
   1a0ac:			; <UNDEFINED> instruction: 0xf0294618
   1a0b0:			; <UNDEFINED> instruction: 0x4622fb17
   1a0b4:	stmdage	r2, {r0, r9, sl, lr}
   1a0b8:	blx	19d6168 <_ZdlPv@@Base+0x1992978>
   1a0bc:	adcsvc	pc, r6, pc, asr #8
   1a0c0:	blx	1cd616e <_ZdlPv@@Base+0x1c9297e>
   1a0c4:	strmi	r9, [r4], -r2, lsl #18
   1a0c8:	ldc2	7, cr15, [r0, #1020]	; 0x3fc
   1a0cc:	blmi	5c08d8 <_ZdlPv@@Base+0x57d0e8>
   1a0d0:	bl	eb2c4 <_ZdlPv@@Base+0xa7ad4>
   1a0d4:	ldrvs	r0, [ip], r2, lsl #7
   1a0d8:			; <UNDEFINED> instruction: 0xf7f8e79c
   1a0dc:			; <UNDEFINED> instruction: 0x4620e87e
   1a0e0:	blx	fe1d618e <_ZdlPv@@Base+0xfe19299e>
   1a0e4:	ldmda	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a0e8:	svclt	0x0000e7f9
   1a0ec:	andeq	r3, r5, r2, lsl #27
   1a0f0:	andeq	r0, r0, ip, ror r1
   1a0f4:	andeq	r9, r5, lr, ror ip
   1a0f8:	andeq	r3, r5, ip, ror #26
   1a0fc:	andeq	r0, r0, r8, asr #4
   1a100:	andeq	ip, r2, r0, lsl #29
   1a104:	andeq	r3, r5, lr, asr #26
   1a108:	andeq	r9, r5, ip, lsr #24
   1a10c:	andeq	r0, r0, r0, lsr #5
   1a110:	andeq	r9, r5, lr, asr #23
   1a114:	andeq	r9, r5, r6, asr #23
   1a118:	andeq	r9, r5, r8, lsr #23
   1a11c:	muleq	r5, r4, fp
   1a120:	ldrdeq	ip, [r2], -r2
   1a124:	andeq	r9, r5, r8, asr fp
   1a128:	andeq	r9, r5, r4, lsl fp
   1a12c:			; <UNDEFINED> instruction: 0x4604b510
   1a130:	ldrdeq	pc, [ip], #128	; 0x80
   1a134:	stmdavs	r3, {r4, r8, ip, sp, pc}
   1a138:			; <UNDEFINED> instruction: 0x4798685b
   1a13c:	ldrdeq	pc, [r4], r4	; <UNPREDICTABLE>
   1a140:			; <UNDEFINED> instruction: 0xf8d2f01f
   1a144:	ldrdeq	pc, [r4, -r4]
   1a148:			; <UNDEFINED> instruction: 0xf8cef01f
   1a14c:	adcvc	pc, ip, r4, lsl #10
   1a150:	ldc2	7, cr15, [r0, #-1020]!	; 0xfffffc04
   1a154:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1a158:	adcvc	pc, ip, r4, lsl #10
   1a15c:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
   1a160:	stmda	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1a164:	blmi	1dacb40 <_ZdlPv@@Base+0x1d69350>
   1a168:	push	{r1, r3, r4, r5, r6, sl, lr}
   1a16c:	strdlt	r4, [r5], #240	; 0xf0	; <UNPREDICTABLE>
   1a170:	svcmi	0x007458d3
   1a174:	cmnls	r3, #1769472	; 0x1b0000
   1a178:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1a17c:	blmi	1cecb4c <_ZdlPv@@Base+0x1ca935c>
   1a180:	ldmpl	sl!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   1a184:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   1a188:	addsmi	r6, r3, #1769472	; 0x1b0000
   1a18c:	sbchi	pc, r0, r0
   1a190:	stcge	12, cr4, [r2, #-444]	; 0xfffffe44
   1a194:	cmnls	r0, #0, 6
   1a198:			; <UNDEFINED> instruction: 0x4628447c
   1a19c:	stmdavs	r1!, {r0, r5, r6, r8, r9, ip, pc}
   1a1a0:	stmib	sp, {r1, r5, r6, r8, r9, ip, pc}^
   1a1a4:	cmpls	sp, #2013265921	; 0x78000001
   1a1a8:	ldc2	7, cr15, [r2], #-1020	; 0xfffffc04
   1a1ac:	ldmdage	sp, {r5, r6, r8, fp, sp, pc}^
   1a1b0:	eorvs	r6, r5, r6, lsr #16
   1a1b4:	stc2	0, cr15, [r0], #84	; 0x54
   1a1b8:	bvs	aacf58 <_ZdlPv@@Base+0xa69768>
   1a1bc:	ldmib	r5, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1a1c0:	stmibvs	ip!, {r0, r2, ip}^
   1a1c4:	bvs	1af2244 <_ZdlPv@@Base+0x1aaea54>
   1a1c8:	ldrhvs	r6, [r1, #-16]!
   1a1cc:	bvs	fea74e74 <_ZdlPv@@Base+0xfea31684>
   1a1d0:	bvs	ffab2aa0 <_ZdlPv@@Base+0xffa6f2b0>
   1a1d4:			; <UNDEFINED> instruction: 0xf8d56273
   1a1d8:	mvnsvs	r3, r8, lsr r1
   1a1dc:			; <UNDEFINED> instruction: 0xf8d562b1
   1a1e0:			; <UNDEFINED> instruction: 0xf8d54140
   1a1e4:	rscsvs	r1, r2, #60, 2
   1a1e8:	ldrdcs	pc, [r4, #-133]	; 0xffffff7b
   1a1ec:	teqcc	r8, r6, asr #17	; <UNPREDICTABLE>
   1a1f0:	teqvs	r0, #97280	; 0x17c00
   1a1f4:	strbne	lr, [pc], #-2502	; 1a1fc <__printf_chk@plt+0x7dcc>
   1a1f8:	smlalbtcs	pc, r4, r6, r8	; <UNPREDICTABLE>
   1a1fc:			; <UNDEFINED> instruction: 0xf0002b00
   1a200:	andcs	r8, r0, #143	; 0x8f
   1a204:	ldmdavs	fp, {r3, r4, r7, r9, sl, lr}^
   1a208:	andcs	pc, r4, r8, asr #17
   1a20c:	blcs	2bb1c <__printf_chk@plt+0x196ec>
   1a210:			; <UNDEFINED> instruction: 0xf8d6d1f8
   1a214:	eorcs	sl, r8, r0, lsl r0
   1a218:	cmnvs	r1, #3620864	; 0x374000
   1a21c:	streq	lr, [r6], -sl, lsr #23
   1a220:	ldmibvc	r6, {r1, r2, r8, r9, fp, sp, lr, pc}^
   1a224:	stmdbeq	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   1a228:	bleq	1150d4 <_ZdlPv@@Base+0xd18e4>
   1a22c:	blx	fef562d8 <_ZdlPv@@Base+0xfef12ae8>
   1a230:	tstcs	r0, r9, asr #20
   1a234:	andhi	pc, r4, r0, asr #17
   1a238:	blls	17b2844 <_ZdlPv@@Base+0x176f054>
   1a23c:	smlabtne	r2, r0, r9, lr
   1a240:	smlabtne	r4, r0, r9, lr
   1a244:	andhi	pc, r2, r7, asr r8	; <UNPREDICTABLE>
   1a248:	strhi	r4, [r1], #-1538	; 0xfffff9fe
   1a24c:	andslt	pc, ip, r0, asr #17
   1a250:	tsteq	r8, r8, lsl #2	; <UNPREDICTABLE>
   1a254:	andvs	r6, r1, r4, asr #4
   1a258:	rsble	r2, r3, r0, lsl #22
   1a25c:	ldmdavs	fp, {r2, r3, r4, r9, sl, lr}^
   1a260:	strtmi	r6, [r2], -r2, rrx
   1a264:	mvnsle	r2, r0, lsl #22
   1a268:	bl	fe9acf60 <_ZdlPv@@Base+0xfe969770>
   1a26c:	bls	181ba98 <_ZdlPv@@Base+0x17d82a8>
   1a270:	ldrbtmi	r2, [fp], #-40	; 0xffffffd8
   1a274:	ldmdavs	fp, {r1, r2, r4, r5, r7, r9, fp, ip}
   1a278:	ldrdls	pc, [r0, #-131]	; 0xffffff7d
   1a27c:	blx	fe556328 <_ZdlPv@@Base+0xfe512b38>
   1a280:	tstcs	r0, sp, asr fp
   1a284:	stmdaeq	r8, {r3, r8, ip, sp, lr, pc}
   1a288:	subvs	r4, r4, r2, lsl #12
   1a28c:			; <UNDEFINED> instruction: 0xf8c061c6
   1a290:			; <UNDEFINED> instruction: 0xf8c09024
   1a294:	stmib	r0, {pc}^
   1a298:	stmib	r0, {r1, r8, ip}^
   1a29c:	orrvs	r1, r1, r4, lsl #2
   1a2a0:	blcs	3b2ac <__printf_chk@plt+0x28e7c>
   1a2a4:	ldrmi	sp, [r9], -r0, asr #32
   1a2a8:	subvs	r6, sl, fp, asr r8
   1a2ac:	blcs	2badc <__printf_chk@plt+0x196ac>
   1a2b0:	blmi	b0ea9c <_ZdlPv@@Base+0xacb2ac>
   1a2b4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1a2b8:	cdpvs	15, 8, cr6, cr6, cr3, {0}
   1a2bc:	fstmiaxvs	r2, {d2-d1}	;@ Deprecated
   1a2c0:			; <UNDEFINED> instruction: 0xf103bfc4
   1a2c4:	mcrvs	3, 0, r3, cr4, cr15, {7}
   1a2c8:			; <UNDEFINED> instruction: 0xf282fab2
   1a2cc:	subsne	lr, r2, #323584	; 0x4f000
   1a2d0:	blx	14a1fa <_ZdlPv@@Base+0x106a0a>
   1a2d4:	cfmadd32vs	mvax0, mvfx6, mvfx3, mvfx3
   1a2d8:	bvs	54a14 <_ZdlPv@@Base+0x11224>
   1a2dc:			; <UNDEFINED> instruction: 0xf8a4f7fe
   1a2e0:	tstcs	r0, r0, lsr #20
   1a2e4:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   1a2e8:			; <UNDEFINED> instruction: 0xf8c26812
   1a2ec:	ldmpl	r8!, {r5, r8, ip}^
   1a2f0:	blx	ffad632a <_ZdlPv@@Base+0xffa92b3a>
   1a2f4:			; <UNDEFINED> instruction: 0xf7ff4628
   1a2f8:	bmi	759f64 <_ZdlPv@@Base+0x716774>
   1a2fc:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   1a300:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a304:	subsmi	r9, sl, r3, ror #22
   1a308:	rsblt	sp, r5, r0, lsl r1
   1a30c:	svchi	0x00f0e8bd
   1a310:	ldrdcc	pc, [r4], r3
   1a314:			; <UNDEFINED> instruction: 0xf43f2b00
   1a318:			; <UNDEFINED> instruction: 0xf012af3b
   1a31c:			; <UNDEFINED> instruction: 0xe7ecfd13
   1a320:			; <UNDEFINED> instruction: 0xe7764698
   1a324:	ldr	r4, [pc, r4, lsl #12]
   1a328:	strb	r4, [r2, r1, lsl #12]
   1a32c:	svc	0x0054f7f7
   1a330:			; <UNDEFINED> instruction: 0xf7ff4628
   1a334:			; <UNDEFINED> instruction: 0xf7f7fefb
   1a338:	svclt	0x0000ef56
   1a33c:	andeq	r3, r5, r8, ror fp
   1a340:	andeq	r0, r0, ip, ror r1
   1a344:	andeq	r3, r5, r0, ror #22
   1a348:	andeq	r0, r0, ip, lsl #3
   1a34c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1a350:	andeq	r9, r5, ip, asr #20
   1a354:	andeq	r9, r5, r8, lsr #20
   1a358:	andeq	r0, r0, ip, asr #5
   1a35c:	andeq	r9, r5, r2, ror r9
   1a360:	andeq	r9, r5, r0, lsr r9
   1a364:	strdeq	r9, [r5], -lr
   1a368:	andeq	r0, r0, r0, lsr #5
   1a36c:	andeq	r3, r5, r2, ror #19
   1a370:			; <UNDEFINED> instruction: 0x460eb570
   1a374:			; <UNDEFINED> instruction: 0x46044615
   1a378:	stfned	f3, [r4, #-12]
   1a37c:			; <UNDEFINED> instruction: 0xb1236823
   1a380:	ldmdavs	fp, {r3, r4, r9, sl, lr}
   1a384:	mvnsle	r2, r0, lsl #22
   1a388:	andcs	r4, ip, r4, lsl #12
   1a38c:	blx	356438 <_ZdlPv@@Base+0x312c48>
   1a390:	stmib	r0, {r8, r9, sp}^
   1a394:	andvs	r6, r3, r1, lsl #10
   1a398:	ldcllt	0, cr6, [r0, #-128]!	; 0xffffff80
   1a39c:	mvnsmi	lr, #737280	; 0xb4000
   1a3a0:	strmi	r4, [r1], r8, lsl #13
   1a3a4:	stc2	7, cr15, [r6], {255}	; 0xff
   1a3a8:	ldrdmi	pc, [r0], -r8
   1a3ac:			; <UNDEFINED> instruction: 0x464eb174
   1a3b0:	andcs	r2, ip, r0, lsl #14
   1a3b4:			; <UNDEFINED> instruction: 0xf0296865
   1a3b8:	stmiavs	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   1a3bc:	strvc	lr, [r0, #-2496]	; 0xfffff640
   1a3c0:	eorsvs	r6, r0, r3, lsl #1
   1a3c4:	stmdavs	r4!, {r1, r2, r9, sl, lr}
   1a3c8:	mvnsle	r2, r0, lsl #24
   1a3cc:	ldrdmi	pc, [r4], -r8
   1a3d0:	streq	pc, [r4, #-265]	; 0xfffffef7
   1a3d4:	strcs	fp, [r0, -ip, ror #2]
   1a3d8:	stmdavs	r6!, {r2, r3, sp}^
   1a3dc:			; <UNDEFINED> instruction: 0xf9e4f029
   1a3e0:	stmib	r0, {r0, r1, r5, r7, fp, sp, lr}^
   1a3e4:	addvs	r7, r3, r0, lsl #12
   1a3e8:	strmi	r6, [r5], -r8, lsr #32
   1a3ec:	stccs	8, cr6, [r0], {36}	; 0x24
   1a3f0:	pop	{r1, r4, r5, r6, r7, r8, ip, lr, pc}
   1a3f4:	svclt	0x000083f8
   1a3f8:			; <UNDEFINED> instruction: 0x460db5f0
   1a3fc:	addlt	r6, r3, sl, asr #16
   1a400:	strmi	r4, [r4], -r9, ror #18
   1a404:	strcs	r4, [r0], -r9, ror #22
   1a408:			; <UNDEFINED> instruction: 0x466f4479
   1a40c:	ldmib	r5, {r0, r1, r3, r6, r7, fp, ip, lr}^
   1a410:	ldmdavs	fp, {r0, r1, r8}
   1a414:			; <UNDEFINED> instruction: 0xf04f9301
   1a418:	stmiavs	fp!, {r8, r9}
   1a41c:	stmdbvs	sl!, {r1, r5, r6, sp, lr}^
   1a420:	stmibvs	fp!, {r0, r1, r5, r7, sp, lr}
   1a424:	bvs	a327ac <_ZdlPv@@Base+0x9eefbc>
   1a428:	stmibvs	r9!, {r0, r5, r8, sp, lr}^
   1a42c:	bvs	1ab29bc <_ZdlPv@@Base+0x1a6f1cc>
   1a430:	bvs	feaf2ac4 <_ZdlPv@@Base+0xfeaaf2d4>
   1a434:	blvs	ffa32cbc <_ZdlPv@@Base+0xff9ef4cc>
   1a438:	stfvss	f6, [r9], #-900	; 0xfffffc7c
   1a43c:	sfmvs	f6, 2, [sl], #-392	; 0xfffffe78
   1a440:	sfmvs	f6, 4, [fp], #652	; 0x28c
   1a444:	smlabteq	pc, r4, r9, lr	; <UNPREDICTABLE>
   1a448:	strbtvs	r4, [r2], #-1585	; 0xfffff9cf
   1a44c:	stmib	r4, {r3, r4, r5, r9, sl, lr}^
   1a450:	ldmib	r5, {r1, r4, r9, sl, ip, sp}^
   1a454:	mcrvs	3, 3, ip, cr10, cr7, {0}
   1a458:	ldrvs	lr, [r4], -r4, asr #19
   1a45c:	cdpvs	6, 10, cr6, cr11, cr3, {1}
   1a460:	cdpvs	6, 14, cr6, cr10, cr2, {3}
   1a464:	svcvs	0x002b66a3
   1a468:	svcvs	0x006a66e2
   1a46c:	svcvs	0x00ab6723
   1a470:			; <UNDEFINED> instruction: 0x6c16e9c4
   1a474:	strvs	r6, [r3, r2, ror #14]!
   1a478:	addvs	pc, r0, r4, asr #17
   1a47c:			; <UNDEFINED> instruction: 0xf9bcf024
   1a480:	ldrdcc	pc, [r8], r5	; <UNPREDICTABLE>
   1a484:	ldrtmi	r9, [r1], -r0, lsl #20
   1a488:	stmib	r4, {r3, r4, r5, r9, sl, lr}^
   1a48c:			; <UNDEFINED> instruction: 0xf8c46624
   1a490:	strbvs	r3, [r2, r8, lsr #1]!
   1a494:	strtvs	lr, [r7], -r4, asr #19
   1a498:			; <UNDEFINED> instruction: 0xf9aef024
   1a49c:	ldrtmi	r9, [r1], -r0, lsl #22
   1a4a0:			; <UNDEFINED> instruction: 0xf8c44638
   1a4a4:			; <UNDEFINED> instruction: 0xf8c460b0
   1a4a8:			; <UNDEFINED> instruction: 0xf02430ac
   1a4ac:	blls	58b48 <_ZdlPv@@Base+0x15358>
   1a4b0:	adcvc	pc, ip, r4, lsl #10
   1a4b4:			; <UNDEFINED> instruction: 0x71acf505
   1a4b8:	adcscc	pc, r4, r4, asr #17
   1a4bc:	msrcc	SPSR_s, r5	; <illegal shifter operand>
   1a4c0:	msrcc	SPSR_s, r4, lsl #17
   1a4c4:	msrcc	SPSR_sc, r5	; <illegal shifter operand>
   1a4c8:	msrcc	SPSR_sc, r4, lsl #17
   1a4cc:	ldrdcc	pc, [r8, #-133]!	; 0xffffff7b
   1a4d0:	rscsvs	pc, r4, r4, asr #17
   1a4d4:	adcvs	pc, r4, r4, asr #17
   1a4d8:	msrcc	SPSR_f, r4, asr #17
   1a4dc:	teqvs	r4, r4, asr #17	; <UNPREDICTABLE>
   1a4e0:	rscsvs	pc, r0, r4, asr #17
   1a4e4:			; <UNDEFINED> instruction: 0xff5af7ff
   1a4e8:	ldrdcs	pc, [r4], #133	; 0x85
   1a4ec:	ldrsbtcc	lr, [lr], -r5
   1a4f0:	sbcsvs	pc, r8, r4, asr #17
   1a4f4:	ldrtcs	lr, [r1], -r4, asr #19
   1a4f8:	rscscc	pc, r8, r4, asr #17
   1a4fc:	stmdavs	r3, {r5, r8, ip, sp, pc}
   1a500:			; <UNDEFINED> instruction: 0x4798689b
   1a504:	rscseq	pc, ip, r4, asr #17
   1a508:	subvs	lr, r4, #3489792	; 0x354000
   1a50c:			; <UNDEFINED> instruction: 0xf8d52300
   1a510:			; <UNDEFINED> instruction: 0xf8d50100
   1a514:			; <UNDEFINED> instruction: 0xf8c4110c
   1a518:			; <UNDEFINED> instruction: 0xf8d50100
   1a51c:			; <UNDEFINED> instruction: 0xf8c40118
   1a520:			; <UNDEFINED> instruction: 0xf8d5110c
   1a524:			; <UNDEFINED> instruction: 0xf8c410d0
   1a528:			; <UNDEFINED> instruction: 0xf8d52114
   1a52c:			; <UNDEFINED> instruction: 0xf8c420d4
   1a530:			; <UNDEFINED> instruction: 0xf8d56110
   1a534:			; <UNDEFINED> instruction: 0xf8c4611c
   1a538:	blvs	a1a9a0 <_ZdlPv@@Base+0x9d71b0>
   1a53c:	sbcsne	pc, r0, r4, asr #17
   1a540:			; <UNDEFINED> instruction: 0xf8c46ae9
   1a544:	stmdavs	sl!, {r2, r4, r6, r7, sp}
   1a548:	tstvs	ip, r4, asr #17	; <UNPREDICTABLE>
   1a54c:			; <UNDEFINED> instruction: 0x63206bae
   1a550:	rscvs	r6, r1, #104, 22	; 0x1a000
   1a554:	ldrdne	pc, [r4, -r5]!
   1a558:			; <UNDEFINED> instruction: 0xf8d56022
   1a55c:	stmib	r4, {r3, r5, r8, sp}^
   1a560:			; <UNDEFINED> instruction: 0xf8c4060d
   1a564:			; <UNDEFINED> instruction: 0xf8c41124
   1a568:			; <UNDEFINED> instruction: 0xf8c43104
   1a56c:			; <UNDEFINED> instruction: 0xf8c430cc
   1a570:			; <UNDEFINED> instruction: 0xf8c43120
   1a574:	ldmib	r5, {r3, r5, r8, sp}^
   1a578:			; <UNDEFINED> instruction: 0xf8d51250
   1a57c:	ldmib	r5, {r2, r3, r5, r8, ip, sp, lr}^
   1a580:	stmib	r4, {r1, r2, r3, r6, sp, lr}^
   1a584:	bmi	29eecc <_ZdlPv@@Base+0x25b6dc>
   1a588:	movtvc	lr, #47556	; 0xb9c4
   1a58c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1a590:	subvs	lr, lr, r4, asr #19
   1a594:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a598:	subsmi	r9, sl, r1, lsl #22
   1a59c:	andlt	sp, r3, r1, lsl #2
   1a5a0:			; <UNDEFINED> instruction: 0xf7f7bdf0
   1a5a4:	svclt	0x0000ee1a
   1a5a8:	ldrdeq	r3, [r5], -r8
   1a5ac:	andeq	r0, r0, ip, ror r1
   1a5b0:	andeq	r3, r5, r2, asr r7
   1a5b4:	blmi	b6ce6c <_ZdlPv@@Base+0xb2967c>
   1a5b8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   1a5bc:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   1a5c0:	ldmdavs	fp, {r0, r1, r3, r5, r8, sl, fp, lr}
   1a5c4:			; <UNDEFINED> instruction: 0xf04f9303
   1a5c8:	blmi	a9b1d0 <_ZdlPv@@Base+0xa579e0>
   1a5cc:	stmiapl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   1a5d0:			; <UNDEFINED> instruction: 0xf00e4620
   1a5d4:	qasxmi	pc, r0, r7	; <UNPREDICTABLE>
   1a5d8:			; <UNDEFINED> instruction: 0xf0062100
   1a5dc:	ldmiblt	r0!, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}
   1a5e0:	stmdage	r1, {r2, r9, sl, lr}
   1a5e4:	cdp2	0, 10, cr15, cr14, cr3, {1}
   1a5e8:	stmdals	r1, {r6, r8, ip, sp, pc}
   1a5ec:	stmdale	lr!, {r0, r3, fp, sp}
   1a5f0:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
   1a5f4:	addeq	lr, r0, r3, lsl #22
   1a5f8:	ldmiblt	r9!, {r0, r7, r9, sl, fp, sp, lr}
   1a5fc:	stmdami	r0!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}
   1a600:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
   1a604:			; <UNDEFINED> instruction: 0x4619461a
   1a608:	blx	ff2d663e <_ZdlPv@@Base+0xff292e4e>
   1a60c:	andcs	lr, r1, r5, lsl r0
   1a610:			; <UNDEFINED> instruction: 0xf87cf00f
   1a614:	stmdacs	r0, {r0, r9, sl, lr}
   1a618:	ldmdami	sl, {r4, r5, r6, r7, ip, lr, pc}
   1a61c:	ldrbtmi	r2, [r8], #-512	; 0xfffffe00
   1a620:			; <UNDEFINED> instruction: 0xf7f93098
   1a624:	strmi	pc, [r1], -r1, lsr #23
   1a628:	rscle	r2, r7, r0, lsl #16
   1a62c:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
   1a630:			; <UNDEFINED> instruction: 0xf7ff6818
   1a634:			; <UNDEFINED> instruction: 0xf010fee1
   1a638:	bmi	55910c <_ZdlPv@@Base+0x51591c>
   1a63c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   1a640:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a644:	subsmi	r9, sl, r3, lsl #22
   1a648:	andlt	sp, r5, ip, lsl #2
   1a64c:			; <UNDEFINED> instruction: 0xf029bd30
   1a650:	strtmi	pc, [r2], -r7, asr #16
   1a654:	stmdage	r2, {r0, r9, sl, lr}
   1a658:			; <UNDEFINED> instruction: 0xff96f029
   1a65c:	stmdbcs	r0, {r1, r8, fp, ip, pc}
   1a660:			; <UNDEFINED> instruction: 0xe7cbd1db
   1a664:	ldc	7, cr15, [r8, #988]!	; 0x3dc
   1a668:	andeq	r3, r5, r8, lsr #14
   1a66c:	andeq	r0, r0, ip, ror r1
   1a670:	andeq	r3, r5, r4, lsl r7
   1a674:	andeq	r0, r0, r0, lsr #5
   1a678:	strdeq	r9, [r5], -r2
   1a67c:	andeq	r0, r0, r8, asr #4
   1a680:	andeq	ip, r2, r6, asr r8
   1a684:	andeq	r9, r5, r6, asr #11
   1a688:			; <UNDEFINED> instruction: 0x000595b6
   1a68c:	andeq	r3, r5, r2, lsr #13
   1a690:	blmi	14ecfe0 <_ZdlPv@@Base+0x14a97f0>
   1a694:	svcmi	0x00f0e92d
   1a698:			; <UNDEFINED> instruction: 0xf8df447a
   1a69c:	addlt	fp, fp, r8, asr #2
   1a6a0:	ldmpl	r3, {r8, sl, sp}^
   1a6a4:			; <UNDEFINED> instruction: 0xf10d4f50
   1a6a8:	ldrbtmi	r0, [fp], #2588	; 0xa1c
   1a6ac:	strtmi	sl, [r9], -r5, lsl #16
   1a6b0:	strtmi	r4, [r9], r8, lsr #13
   1a6b4:	ldmdavs	fp, {r0, sl, sp}
   1a6b8:			; <UNDEFINED> instruction: 0xf04f9309
   1a6bc:	ldrbtmi	r0, [pc], #-768	; 1a6c4 <__printf_chk@plt+0x8294>
   1a6c0:			; <UNDEFINED> instruction: 0xf0249504
   1a6c4:	blge	1d8930 <_ZdlPv@@Base+0x195140>
   1a6c8:	strls	r9, [r8, #-1287]	; 0xfffffaf9
   1a6cc:			; <UNDEFINED> instruction: 0xf00e9303
   1a6d0:	stmdacs	r0, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1a6d4:	blmi	118e7f4 <_ZdlPv@@Base+0x114b004>
   1a6d8:	ldmdbvs	r2!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}^
   1a6dc:	bcs	b8fb0 <_ZdlPv@@Base+0x757c0>
   1a6e0:	blcs	154a308 <_ZdlPv@@Base+0x1506b18>
   1a6e4:	bls	18e860 <_ZdlPv@@Base+0x14b070>
   1a6e8:	cmncs	sp, r4, lsl #16
   1a6ec:			; <UNDEFINED> instruction: 0xff94f023
   1a6f0:	eorsle	r2, r7, r0, lsl #16
   1a6f4:	vstrcs.16	s12, [r2, #-234]	; 0xffffff16	; <UNPREDICTABLE>
   1a6f8:	strcs	sp, [r1, #-41]	; 0xffffffd7
   1a6fc:			; <UNDEFINED> instruction: 0xf0849e04
   1a700:	blls	15b70c <_ZdlPv@@Base+0x117f1c>
   1a704:	svclt	0x00cc429e
   1a708:			; <UNDEFINED> instruction: 0xf0042400
   1a70c:	stmiblt	ip!, {r0, sl}
   1a710:			; <UNDEFINED> instruction: 0xf1b84654
   1a714:	andle	r0, r0, r0, lsl #30
   1a718:	stmdavs	r3!, {r3, sl, fp, sp, pc}
   1a71c:			; <UNDEFINED> instruction: 0x461cb11b
   1a720:	blcs	34794 <__printf_chk@plt+0x22364>
   1a724:	strdcs	sp, [ip], -fp
   1a728:			; <UNDEFINED> instruction: 0xf83ef029
   1a72c:	stmib	r0, {r2, r8, r9, fp, ip, pc}^
   1a730:	addvs	r9, r5, r0, lsl #12
   1a734:	movwls	r6, #20512	; 0x5020
   1a738:	strb	r2, [r8, r0, lsl #8]
   1a73c:	ldrbmi	r4, [r9], -ip, lsr #22
   1a740:	ldmpl	fp!, {r6, sp}^
   1a744:	movwls	r4, #1562	; 0x61a
   1a748:	blx	d677e <_ZdlPv@@Base+0x92f8e>
   1a74c:	bvc	d14724 <_ZdlPv@@Base+0xcd0f34>
   1a750:	eorsle	r2, r2, r3, asr #22
   1a754:	eorsle	r2, r4, r2, asr fp
   1a758:	bicle	r2, lr, ip, asr #22
   1a75c:			; <UNDEFINED> instruction: 0xf00c4630
   1a760:			; <UNDEFINED> instruction: 0xe7caf9b3
   1a764:	ldrbmi	r4, [r1], -r3, lsr #22
   1a768:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1a76c:	adcvc	pc, ip, r0, lsl #10
   1a770:	mrc2	7, 0, pc, cr4, cr15, {7}
   1a774:	tstcs	r0, r0, lsr #22
   1a778:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   1a77c:			; <UNDEFINED> instruction: 0xf0173048
   1a780:			; <UNDEFINED> instruction: 0xf010fc9f
   1a784:	ldrbmi	pc, [r0], -sp, lsl #20	; <UNPREDICTABLE>
   1a788:	blx	55878c <_ZdlPv@@Base+0x514f9c>
   1a78c:	blmi	52d000 <_ZdlPv@@Base+0x4e9810>
   1a790:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1a794:	blls	274804 <_ZdlPv@@Base+0x231014>
   1a798:	tstle	r7, sl, asr r0
   1a79c:	pop	{r0, r1, r3, ip, sp, pc}
   1a7a0:	shsub8mi	r8, r0, r0
   1a7a4:			; <UNDEFINED> instruction: 0xf990f00c
   1a7a8:	tstcs	r0, r3, lsl #16
   1a7ac:			; <UNDEFINED> instruction: 0xf824f024
   1a7b0:			; <UNDEFINED> instruction: 0xf04f9b06
   1a7b4:	movwls	r0, #22529	; 0x5801
   1a7b8:			; <UNDEFINED> instruction: 0x4630e795
   1a7bc:			; <UNDEFINED> instruction: 0xf984f00c
   1a7c0:			; <UNDEFINED> instruction: 0x4630e79c
   1a7c4:			; <UNDEFINED> instruction: 0xf980f00c
   1a7c8:	ldr	r2, [r7, r3, lsl #10]
   1a7cc:	stc	7, cr15, [r4, #-988]	; 0xfffffc24
   1a7d0:			; <UNDEFINED> instruction: 0xf7ff4650
   1a7d4:			; <UNDEFINED> instruction: 0xf7f7f9ef
   1a7d8:	svclt	0x0000ed06
   1a7dc:	andeq	r3, r5, r8, asr #12
   1a7e0:	andeq	r0, r0, ip, ror r1
   1a7e4:	andeq	ip, r2, sl, asr #15
   1a7e8:	andeq	r3, r5, r2, lsr #12
   1a7ec:	andeq	r0, r0, r0, lsr #5
   1a7f0:	andeq	r0, r0, r8, asr #4
   1a7f4:	andeq	r9, r5, ip, ror r4
   1a7f8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1a7fc:	andeq	r3, r5, r0, asr r5
   1a800:			; <UNDEFINED> instruction: 0x4603b570
   1a804:			; <UNDEFINED> instruction: 0x460a4c1e
   1a808:	ldrdvs	pc, [r4], #128	; 0x80
   1a80c:	ldrbtmi	fp, [ip], #-130	; 0xffffff7e
   1a810:			; <UNDEFINED> instruction: 0xf8d3491c
   1a814:	stmdavs	r0!, {r2, r5, r7, ip, lr}
   1a818:			; <UNDEFINED> instruction: 0xf5004c1b
   1a81c:	ldrbtmi	r7, [ip], #-172	; 0xffffff54
   1a820:	ldcmi	8, cr5, [sl], {97}	; 0x61
   1a824:	tstls	r1, r9, lsl #16
   1a828:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1a82c:	tstlt	lr, ip, ror r4
   1a830:			; <UNDEFINED> instruction: 0xf8d3b1fd
   1a834:	and	r1, r5, ip, lsr #1
   1a838:	ldrsbtne	pc, [r4], r3	; <UNPREDICTABLE>
   1a83c:			; <UNDEFINED> instruction: 0xf8d3b1bd
   1a840:	bne	186aaf8 <_ZdlPv@@Base+0x1827308>
   1a844:	ldrdmi	pc, [r8], #131	; 0x83
   1a848:			; <UNDEFINED> instruction: 0xf8d3b114
   1a84c:	ldrmi	r3, [r9], #-188	; 0xffffff44
   1a850:	strcs	r4, [r0], #-1643	; 0xfffff995
   1a854:			; <UNDEFINED> instruction: 0xf7fe9400
   1a858:	bmi	39a574 <_ZdlPv@@Base+0x356d84>
   1a85c:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   1a860:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a864:	subsmi	r9, sl, r1, lsl #22
   1a868:	andlt	sp, r2, r7, lsl #2
   1a86c:	submi	fp, r9, #112, 26	; 0x1c00
   1a870:	stmdbmi	r8, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1a874:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   1a878:			; <UNDEFINED> instruction: 0xf7f7e7e4
   1a87c:	svclt	0x0000ecae
   1a880:	ldrdeq	r9, [r5], -r6
   1a884:	andeq	r0, r0, ip, ror r1
   1a888:	andeq	r3, r5, r2, asr #9
   1a88c:			; <UNDEFINED> instruction: 0x000534b4
   1a890:	andeq	r3, r5, r2, lsl #9
   1a894:	andeq	r0, r0, r4, asr #3
   1a898:			; <UNDEFINED> instruction: 0x4604b4f0
   1a89c:			; <UNDEFINED> instruction: 0x46134d13
   1a8a0:	ldrdvs	pc, [r4], #128	; 0x80
   1a8a4:			; <UNDEFINED> instruction: 0xf8d4447d
   1a8a8:	stmdavs	r8!, {r2, r5, r7, ip, sp, lr}
   1a8ac:			; <UNDEFINED> instruction: 0xf5004d10
   1a8b0:	ldrbtmi	r7, [sp], #-172	; 0xffffff54
   1a8b4:			; <UNDEFINED> instruction: 0xb1afb11e
   1a8b8:	ldrdpl	pc, [ip], r4	; <UNPREDICTABLE>
   1a8bc:			; <UNDEFINED> instruction: 0xf8d4e005
   1a8c0:	strhlt	r5, [pc, #-4]	; 1a8c4 <__printf_chk@plt+0x8494>
   1a8c4:	ldrdcs	pc, [ip], r4	; <UNPREDICTABLE>
   1a8c8:			; <UNDEFINED> instruction: 0xf8d41b55
   1a8cc:	tstlt	r2, r8, asr #1
   1a8d0:	ldrsbtcs	pc, [ip], r4	; <UNPREDICTABLE>
   1a8d4:			; <UNDEFINED> instruction: 0x460a4415
   1a8d8:	ldcllt	6, cr4, [r0], #164	; 0xa4
   1a8dc:	svclt	0x0002f7fe
   1a8e0:	ldrb	r4, [r2, sp, ror #4]!
   1a8e4:	stmiapl	sl!, {r0, r1, r9, fp, lr}
   1a8e8:			; <UNDEFINED> instruction: 0xe7ee6815
   1a8ec:	andeq	r9, r5, r0, asr #6
   1a8f0:	andeq	r3, r5, lr, lsr #8
   1a8f4:	andeq	r0, r0, r4, asr #3
   1a8f8:	mvnsmi	lr, sp, lsr #18
   1a8fc:	ldmdbmi	r2!, {r1, r2, r3, r9, sl, lr}
   1a900:	bmi	cac164 <_ZdlPv@@Base+0xc68974>
   1a904:	ldrbtmi	fp, [r9], #-130	; 0xffffff7e
   1a908:	ldrdcc	pc, [ip], #128	; 0x80
   1a90c:	ldrdhi	pc, [r0], #143	; 0x8f
   1a910:	stmpl	sl, {r0, r2, r9, sl, lr}
   1a914:	ldmdavs	r2, {r3, r4, r5, r6, r7, sl, lr}
   1a918:			; <UNDEFINED> instruction: 0xf04f9201
   1a91c:			; <UNDEFINED> instruction: 0xb3a30200
   1a920:	strbtmi	r2, [r8], -r0, lsl #2
   1a924:			; <UNDEFINED> instruction: 0xff68f023
   1a928:	adcsmi	r9, r3, #0, 22
   1a92c:			; <UNDEFINED> instruction: 0xf8d5dc1b
   1a930:	cmplt	r3, #204	; 0xcc
   1a934:			; <UNDEFINED> instruction: 0xf0282024
   1a938:			; <UNDEFINED> instruction: 0xf8d5ff37
   1a93c:	ldrtmi	r2, [fp], -ip, asr #1
   1a940:			; <UNDEFINED> instruction: 0x46044631
   1a944:			; <UNDEFINED> instruction: 0xff20f01e
   1a948:			; <UNDEFINED> instruction: 0xf8c52300
   1a94c:	bmi	866c84 <_ZdlPv@@Base+0x823494>
   1a950:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   1a954:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1a958:	subsmi	r9, sl, r1, lsl #22
   1a95c:	strtmi	sp, [r0], -ip, lsr #2
   1a960:	pop	{r1, ip, sp, pc}
   1a964:	blmi	73b12c <_ZdlPv@@Base+0x6f793c>
   1a968:			; <UNDEFINED> instruction: 0xf858481c
   1a96c:	ldrbtmi	r3, [r8], #-3
   1a970:			; <UNDEFINED> instruction: 0x4619461a
   1a974:	blx	5569a8 <_ZdlPv@@Base+0x5131b8>
   1a978:	ldrdeq	pc, [ip], #133	; 0x85
   1a97c:	stmdavs	r3, {r4, r8, ip, sp, pc}
   1a980:			; <UNDEFINED> instruction: 0x4798685b
   1a984:			; <UNDEFINED> instruction: 0xf8c52300
   1a988:	eorcs	r3, r8, ip, asr #1
   1a98c:	ldrdpl	pc, [r0, #-133]	; 0xffffff7b
   1a990:			; <UNDEFINED> instruction: 0xff0af028
   1a994:	movwcs	r4, #2578	; 0xa12
   1a998:	subvs	r2, r7, r1, lsl #2
   1a99c:	stmib	r0, {r2, r9, sl, lr}^
   1a9a0:	stmib	r0, {r1, r8, r9, ip, sp}^
   1a9a4:	orrvs	r3, r3, r4, lsl #6
   1a9a8:	andcc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   1a9ac:	movwcc	r6, #33349	; 0x8245
   1a9b0:	andvs	r6, r3, r6, asr #3
   1a9b4:	strb	r8, [sl, r1, lsl #8]
   1a9b8:	stc	7, cr15, [lr], {247}	; 0xf7
   1a9bc:			; <UNDEFINED> instruction: 0xf0284620
   1a9c0:			; <UNDEFINED> instruction: 0xf7f7ff17
   1a9c4:	svclt	0x0000ec10
   1a9c8:	ldrdeq	r3, [r5], -sl
   1a9cc:	andeq	r0, r0, ip, ror r1
   1a9d0:	andeq	r3, r5, ip, asr #7
   1a9d4:	andeq	r3, r5, lr, lsl #7
   1a9d8:	andeq	r0, r0, r8, asr #4
   1a9dc:	andeq	ip, r2, sl, lsr r5
   1a9e0:	andeq	r0, r0, ip, asr #5
   1a9e4:	ldrdcc	pc, [r4], r0	; <UNPREDICTABLE>
   1a9e8:			; <UNDEFINED> instruction: 0x4604b570
   1a9ec:	ldrbtmi	r4, [lr], #-3638	; 0xfffff1ca
   1a9f0:	rsble	r2, r5, r0, lsl #22
   1a9f4:	ldrdcc	pc, [r8], #132	; 0x84
   1a9f8:	suble	r2, r8, r2, lsl #22
   1a9fc:	cmple	r7, r3, lsl #22
   1aa00:	ldrsbtne	pc, [ip], r4	; <UNPREDICTABLE>
   1aa04:			; <UNDEFINED> instruction: 0xf8d44620
   1aa08:			; <UNDEFINED> instruction: 0xf8d450c0
   1aa0c:	bne	1b62ca4 <_ZdlPv@@Base+0x1b1f4b4>
   1aa10:			; <UNDEFINED> instruction: 0xf7ff4629
   1aa14:			; <UNDEFINED> instruction: 0xf8c4ff71
   1aa18:			; <UNDEFINED> instruction: 0xf8d400a4
   1aa1c:			; <UNDEFINED> instruction: 0xf8d430ac
   1aa20:			; <UNDEFINED> instruction: 0xf8d420d8
   1aa24:	strtmi	r1, [fp], #-188	; 0xffffff44
   1aa28:			; <UNDEFINED> instruction: 0xf8c4440b
   1aa2c:			; <UNDEFINED> instruction: 0xb1a230ac
   1aa30:	ldrdcc	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
   1aa34:			; <UNDEFINED> instruction: 0xf8d4b13b
   1aa38:	andcs	r3, r0, #224	; 0xe0
   1aa3c:	rsccs	pc, ip, r4, asr #17
   1aa40:			; <UNDEFINED> instruction: 0xf8c4442b
   1aa44:			; <UNDEFINED> instruction: 0xf8d430e0
   1aa48:	ldmib	r4, {r2, r3, r4, r6, r7, ip}^
   1aa4c:	blne	1267338 <_ZdlPv@@Base+0x1223b48>
   1aa50:	sbcsne	pc, ip, r4, asr #17
   1aa54:			; <UNDEFINED> instruction: 0xf8c44413
   1aa58:			; <UNDEFINED> instruction: 0xf8d430e4
   1aa5c:	strhlt	r1, [r9, #-8]
   1aa60:	ldrmi	r4, [sl], -fp, lsl #12
   1aa64:	blcs	34bd8 <__printf_chk@plt+0x227a8>
   1aa68:			; <UNDEFINED> instruction: 0xf8d4d1fb
   1aa6c:	subsvs	r3, r3, r4, lsr #1
   1aa70:	adcne	pc, r4, r4, asr #17
   1aa74:	movwcs	r4, #2581	; 0xa15
   1aa78:	rsccc	pc, r8, r4, asr #17
   1aa7c:	adcscc	pc, r8, r4, asr #17
   1aa80:			; <UNDEFINED> instruction: 0xf8c458b2
   1aa84:	ldmdavs	r3, {r3, r6, r7, ip, sp}
   1aa88:			; <UNDEFINED> instruction: 0x332fe9c4
   1aa8c:			; <UNDEFINED> instruction: 0xf8d4bd70
   1aa90:			; <UNDEFINED> instruction: 0x462010bc
   1aa94:	ldrdpl	pc, [r0], #132	; 0x84
   1aa98:	ldrdcs	pc, [r4], r4	; <UNPREDICTABLE>
   1aa9c:	bicsvc	lr, r1, r1, lsl #22
   1aaa0:	strbeq	lr, [r1, #-2981]!	; 0xfffff45b
   1aaa4:			; <UNDEFINED> instruction: 0xf7ff4629
   1aaa8:			; <UNDEFINED> instruction: 0xf8c4ff27
   1aaac:	ldr	r0, [r4, r4, lsr #1]!
   1aab0:			; <UNDEFINED> instruction: 0xf6404907
   1aab4:	strcs	r3, [r0, #-45]	; 0xffffffd3
   1aab8:			; <UNDEFINED> instruction: 0xf0244479
   1aabc:	str	pc, [ip, r9, lsr #25]!
   1aac0:	blx	1a58ac0 <_ZdlPv@@Base+0x1a152d0>
   1aac4:	svclt	0x0000e796
   1aac8:	strdeq	r3, [r5], -r2
   1aacc:	andeq	r0, r0, r4, asr #3
   1aad0:	andeq	ip, r2, r8, lsl r0
   1aad4:	ldrdcc	pc, [r8], #128	; 0x80
   1aad8:	str	fp, [r3, r3, lsl #2]
   1aadc:	svclt	0x00004770
   1aae0:	ldrdcc	pc, [r8], #128	; 0x80
   1aae4:			; <UNDEFINED> instruction: 0x4604b510
   1aae8:			; <UNDEFINED> instruction: 0xf8d4b92b
   1aaec:	movwcs	r0, #164	; 0xa4
   1aaf0:	adccc	pc, r4, r4, asr #17
   1aaf4:			; <UNDEFINED> instruction: 0xf7ffbd10
   1aaf8:			; <UNDEFINED> instruction: 0xf8d4ff75
   1aafc:	movwcs	r0, #164	; 0xa4
   1ab00:	adccc	pc, r4, r4, asr #17
   1ab04:	svclt	0x0000bd10
   1ab08:	blmi	112d41c <_ZdlPv@@Base+0x10e9c2c>
   1ab0c:	ldrblt	r4, [r0, #1146]!	; 0x47a
   1ab10:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   1ab14:	svcmi	0x00424605
   1ab18:	movwls	r6, #6171	; 0x181b
   1ab1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ab20:	ldrsbcc	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
   1ab24:	blcs	2bd28 <__printf_chk@plt+0x198f8>
   1ab28:	strbtmi	sp, [r9], -sp, asr #2
   1ab2c:	strcs	r4, [r0], -r8, lsr #12
   1ab30:			; <UNDEFINED> instruction: 0xf7ff9600
   1ab34:	stmdacs	r0, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   1ab38:			; <UNDEFINED> instruction: 0xf8d5d04c
   1ab3c:			; <UNDEFINED> instruction: 0xf8d540a4
   1ab40:	stccs	0, cr3, [r0], {200}	; 0xc8
   1ab44:			; <UNDEFINED> instruction: 0xf8d5d02d
   1ab48:	blcs	22e00 <__printf_chk@plt+0x109d0>
   1ab4c:	stmdals	r0, {r0, r1, r3, r6, r8, ip, lr, pc}
   1ab50:	stmib	r5, {r0, r8, sp}^
   1ab54:			; <UNDEFINED> instruction: 0xf8c52338
   1ab58:	stmib	r5, {r3, r5, r6, r7, ip, sp}^
   1ab5c:	stmdavs	r3!, {r1, r2, r4, r5, ip}
   1ab60:	blvs	6ec3e8 <_ZdlPv@@Base+0x6a8bf8>
   1ab64:			; <UNDEFINED> instruction: 0xb1404798
   1ab68:	strtmi	r6, [r0], -r3, lsr #16
   1ab6c:			; <UNDEFINED> instruction: 0x47986f1b
   1ab70:	ldrsbtcc	pc, [r0], r5	; <UNPREDICTABLE>
   1ab74:			; <UNDEFINED> instruction: 0xf8c53b01
   1ab78:	stmdavs	r4!, {r4, r5, r7, ip, sp}^
   1ab7c:	mvnle	r2, r0, lsl #24
   1ab80:	ldrdcc	pc, [r8], #133	; 0x85
   1ab84:	svclt	0x00183b00
   1ab88:			; <UNDEFINED> instruction: 0xf8c52301
   1ab8c:	bmi	966f44 <_ZdlPv@@Base+0x923754>
   1ab90:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
   1ab94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ab98:	subsmi	r9, sl, r1, lsl #22
   1ab9c:	andlt	sp, r3, sl, lsr r1
   1aba0:	bmi	88a368 <_ZdlPv@@Base+0x846b78>
   1aba4:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
   1aba8:	mcrls	3, 0, fp, cr0, cr11, {2}
   1abac:			; <UNDEFINED> instruction: 0xf8d52001
   1abb0:	stmib	r5, {r2, r3, r4, r5, r7, ip}^
   1abb4:	strmi	r4, [sl], #-1081	; 0xfffffbc7
   1abb8:	sbcsvs	pc, ip, r5, asr #17
   1abbc:	sbcseq	pc, r8, r5, asr #17
   1abc0:	rsccs	pc, r0, r5, asr #17
   1abc4:	ldmdbmi	r9, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1abc8:	rsbscc	pc, r8, r0, asr #12
   1abcc:			; <UNDEFINED> instruction: 0xf0244479
   1abd0:			; <UNDEFINED> instruction: 0xe7aafc1f
   1abd4:	ldmdami	r7, {r1, r2, r4, r8, r9, fp, lr}
   1abd8:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
   1abdc:			; <UNDEFINED> instruction: 0x4619461a
   1abe0:			; <UNDEFINED> instruction: 0xf8def00b
   1abe4:	stmdals	r0, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1abe8:			; <UNDEFINED> instruction: 0xf8d52101
   1abec:	stmib	r5, {r2, r3, r4, r5, r7, ip, sp}^
   1abf0:	ldrmi	r6, [sl], #-1593	; 0xfffff9c7
   1abf4:	sbcseq	pc, ip, r5, asr #17
   1abf8:	sbcsne	pc, r8, r5, asr #17
   1abfc:	rsccs	pc, r0, r5, asr #17
   1ac00:	stmdals	r0, {r0, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   1ac04:	stmib	r5, {r0, r8, sp}^
   1ac08:			; <UNDEFINED> instruction: 0xf8c52338
   1ac0c:	stmib	r5, {r3, r5, r6, r7, ip, sp}^
   1ac10:			; <UNDEFINED> instruction: 0xe7b71036
   1ac14:	b	ff858bf8 <_ZdlPv@@Base+0xff815408>
   1ac18:	ldrdeq	r3, [r5], -r4
   1ac1c:	andeq	r0, r0, ip, ror r1
   1ac20:			; <UNDEFINED> instruction: 0x000531bc
   1ac24:	andeq	r3, r5, lr, asr #2
   1ac28:	andeq	r0, r0, r4, asr #3
   1ac2c:	andeq	fp, r2, r4, lsl #30
   1ac30:	andeq	r0, r0, r8, asr #4
   1ac34:	strdeq	ip, [r2], -lr
   1ac38:	ldrdcc	pc, [r8], #128	; 0x80
   1ac3c:			; <UNDEFINED> instruction: 0x4604b530
   1ac40:	addlt	r4, r3, r2, lsr #26
   1ac44:	stmiblt	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   1ac48:	ldrdcc	pc, [r4], r0	; <UNPREDICTABLE>
   1ac4c:	eorsle	r2, r3, r0, lsl #22
   1ac50:	ldrdcs	pc, [r0, #-132]	; 0xffffff7c
   1ac54:	blmi	7a2cfc <_ZdlPv@@Base+0x75f50c>
   1ac58:	stmiapl	fp!, {r0, r9, ip, pc}^
   1ac5c:	tstls	r0, r9, lsl r8
   1ac60:	stc2	0, cr15, [r2, #160]!	; 0xa0
   1ac64:			; <UNDEFINED> instruction: 0xf8d49a01
   1ac68:	stmdbls	r0, {r2, r5, r7, ip, sp}
   1ac6c:			; <UNDEFINED> instruction: 0xf01e4605
   1ac70:			; <UNDEFINED> instruction: 0xf8d4ffe5
   1ac74:			; <UNDEFINED> instruction: 0xf8c430e4
   1ac78:	movwcc	r5, #4260	; 0x10a4
   1ac7c:	rsccc	pc, r4, r4, asr #17
   1ac80:	ldclt	0, cr11, [r0, #-12]!
   1ac84:	ldrdcs	pc, [r0, #-132]	; 0xffffff7c
   1ac88:	blmi	462d30 <_ZdlPv@@Base+0x41f540>
   1ac8c:	stmiapl	fp!, {r0, r9, ip, pc}^
   1ac90:	tstls	r0, r9, lsl r8
   1ac94:	stc2	0, cr15, [r8, #160]	; 0xa0
   1ac98:			; <UNDEFINED> instruction: 0xf8d49a01
   1ac9c:	stmdbls	r0, {r3, r4, r5, r7, ip, sp}
   1aca0:			; <UNDEFINED> instruction: 0xf01e4605
   1aca4:			; <UNDEFINED> instruction: 0xf8d4ffcb
   1aca8:			; <UNDEFINED> instruction: 0xf8c430e8
   1acac:	movwcc	r5, #4280	; 0x10b8
   1acb0:	rsccc	pc, r8, r4, asr #17
   1acb4:	ldclt	0, cr11, [r0, #-12]!
   1acb8:			; <UNDEFINED> instruction: 0xf96cf7fe
   1acbc:	strtmi	lr, [r8], -r8, asr #15
   1acc0:	ldc2	0, cr15, [r6, #160]	; 0xa0
   1acc4:	b	fe3d8ca8 <_ZdlPv@@Base+0xfe3954b8>
   1acc8:	svclt	0x0000e7f9
   1accc:	muleq	r5, ip, r0
   1acd0:	andeq	r0, r0, r4, asr #3
   1acd4:	blmi	17ed654 <_ZdlPv@@Base+0x17a9e64>
   1acd8:			; <UNDEFINED> instruction: 0xf8d0447a
   1acdc:	ldrblt	r1, [r0, #228]!	; 0xe4
   1ace0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   1ace4:			; <UNDEFINED> instruction: 0xf8d04604
   1ace8:	svcmi	0x005b60c8
   1acec:	movwls	r6, #6171	; 0x181b
   1acf0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1acf4:	movweq	lr, #6742	; 0x1a56
   1acf8:			; <UNDEFINED> instruction: 0xf000447f
   1acfc:			; <UNDEFINED> instruction: 0xf8d4808b
   1ad00:	blcs	26f98 <__printf_chk@plt+0x14b68>
   1ad04:			; <UNDEFINED> instruction: 0xf8d4d068
   1ad08:	ldmib	r4, {r2, r3, r5, r7, ip, sp}^
   1ad0c:			; <UNDEFINED> instruction: 0xb1be5237
   1ad10:	ldrsbtvs	pc, [ip], r4	; <UNPREDICTABLE>
   1ad14:	ldrdeq	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
   1ad18:	bne	fe6ebdec <_ZdlPv@@Base+0xfe6a85fc>
   1ad1c:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r9, fp, ip}
   1ad20:	stmiblt	r9, {r1, r2, r3, r4, r6, r8, ip, lr, pc}
   1ad24:	movwcs	r4, #2637	; 0xa4d
   1ad28:	sbcscc	pc, r8, r4, asr #17
   1ad2c:	ldrbtmi	r4, [sl], #-2889	; 0xfffff4b7
   1ad30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ad34:	subsmi	r9, sl, r1, lsl #22
   1ad38:	addhi	pc, r8, r0, asr #32
   1ad3c:	ldcllt	0, cr11, [r0, #12]!
   1ad40:	bne	ffb617b4 <_ZdlPv@@Base+0xffb1dfc4>
   1ad44:	rscle	r2, sp, r0, lsl #18
   1ad48:	strtmi	r2, [sl], -r1, lsl #6
   1ad4c:	ldrdeq	pc, [r4], r4	; <UNPREDICTABLE>
   1ad50:			; <UNDEFINED> instruction: 0xf8acf7fd
   1ad54:	ldrdcc	pc, [r8], #132	; 0x84
   1ad58:	ldrdcs	pc, [ip], r4	; <UNPREDICTABLE>
   1ad5c:			; <UNDEFINED> instruction: 0xf8c4442a
   1ad60:	blcs	23018 <__printf_chk@plt+0x10be8>
   1ad64:	ldmdbmi	lr!, {r1, r2, r3, r4, r6, r7, ip, lr, pc}
   1ad68:	ldrdcc	pc, [r0], #132	; 0x84
   1ad6c:			; <UNDEFINED> instruction: 0xf8c41b5b
   1ad70:	ldmdapl	sp!, {r6, r7, ip, sp}^
   1ad74:	addsmi	r6, r9, #2686976	; 0x290000
   1ad78:			; <UNDEFINED> instruction: 0xf8d4dbd4
   1ad7c:			; <UNDEFINED> instruction: 0xf50430a4
   1ad80:			; <UNDEFINED> instruction: 0xf8d470ac
   1ad84:	blcs	1f05c <__printf_chk@plt+0xcc2c>
   1ad88:	bne	148eebc <_ZdlPv@@Base+0x144b6cc>
   1ad8c:	sbceq	pc, r0, #4, 2
   1ad90:	strcs	r4, [r0], -fp, ror #12
   1ad94:			; <UNDEFINED> instruction: 0xf7fe9600
   1ad98:	stmdacs	r1, {r0, r2, r5, r7, sl, fp, ip, sp, lr, pc}
   1ad9c:	sbceq	pc, r8, r4, asr #17
   1ada0:			; <UNDEFINED> instruction: 0xf8d4d8c0
   1ada4:			; <UNDEFINED> instruction: 0xf8d430ac
   1ada8:	ldrmi	r2, [r3], #-188	; 0xffffff44
   1adac:	adccc	pc, ip, r4, asr #17
   1adb0:			; <UNDEFINED> instruction: 0xf8d4d039
   1adb4:	ldrhlt	r1, [r9, #-8]
   1adb8:	ldrmi	r4, [sl], -fp, lsl #12
   1adbc:	blcs	34f30 <__printf_chk@plt+0x22b00>
   1adc0:			; <UNDEFINED> instruction: 0xf8d4d1fb
   1adc4:	subsvs	r0, r0, r4, lsr #1
   1adc8:	adcne	pc, r4, r4, asr #17
   1adcc:	adcscc	pc, r8, r4, asr #17
   1add0:	stmib	r4, {r0, r1, r3, r5, fp, sp, lr}^
   1add4:	str	r3, [r5, pc, lsr #6]!
   1add8:	ldmpl	fp!, {r0, r5, r8, r9, fp, lr}^
   1addc:			; <UNDEFINED> instruction: 0xe794681b
   1ade0:	strmi	r1, [r1], -r2, asr #16
   1ade4:			; <UNDEFINED> instruction: 0xf0224628
   1ade8:			; <UNDEFINED> instruction: 0xf8d4fad5
   1adec:	movwcs	r1, #4328	; 0x10e8
   1adf0:	strmi	r4, [r2], -r6, lsl #12
   1adf4:	ldrsbteq	pc, [r8], r4	; <UNPREDICTABLE>
   1adf8:			; <UNDEFINED> instruction: 0xf7fd1bad
   1adfc:			; <UNDEFINED> instruction: 0xf8d4f857
   1ae00:	movwcs	r2, #188	; 0xbc
   1ae04:	ldrdne	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   1ae08:			; <UNDEFINED> instruction: 0xf8c44432
   1ae0c:			; <UNDEFINED> instruction: 0xf8c430e8
   1ae10:			; <UNDEFINED> instruction: 0xe78620bc
   1ae14:			; <UNDEFINED> instruction: 0xff10f7ff
   1ae18:	ldrdne	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   1ae1c:	ldrdvs	pc, [r8], #132	; 0x84
   1ae20:	submi	lr, r9, #28573696	; 0x1b40000
   1ae24:			; <UNDEFINED> instruction: 0xf8d4e7b2
   1ae28:	strtmi	r2, [r0], -r4, lsr #1
   1ae2c:	ldrdne	pc, [r0], #132	; 0x84
   1ae30:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
   1ae34:	ldrdcc	pc, [ip], r4	; <UNPREDICTABLE>
   1ae38:	ldrdcs	pc, [r0], #132	; 0x84
   1ae3c:	sbcvs	pc, r8, r4, asr #17
   1ae40:			; <UNDEFINED> instruction: 0xf8c44413
   1ae44:			; <UNDEFINED> instruction: 0xf8c430ac
   1ae48:	ldr	r0, [r2, r4, lsr #1]!
   1ae4c:	stmib	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ae50:	andeq	r3, r5, r8
   1ae54:	andeq	r0, r0, ip, ror r1
   1ae58:	andeq	r2, r5, r8, ror #31
   1ae5c:			; <UNDEFINED> instruction: 0x00052fb2
   1ae60:	andeq	r0, r0, r4, asr #3
   1ae64:	addlt	fp, r9, r0, lsr r5
   1ae68:	bmi	15ae3c4 <_ZdlPv@@Base+0x156abd4>
   1ae6c:	cfstrdvs	mvd4, [r3], {125}	; 0x7d
   1ae70:	ldclmi	8, cr5, [r5, #-680]	; 0xfffffd58
   1ae74:	andls	r6, r7, #1179648	; 0x120000
   1ae78:	andeq	pc, r0, #79	; 0x4f
   1ae7c:	ldrbtmi	r2, [sp], #-512	; 0xfffffe00
   1ae80:	blcs	3f6a0 <__printf_chk@plt+0x2d270>
   1ae84:	blmi	148f35c <_ZdlPv@@Base+0x144bb6c>
   1ae88:			; <UNDEFINED> instruction: 0xf8d04604
   1ae8c:	ldrbtmi	r2, [fp], #-216	; 0xffffff28
   1ae90:	addmi	r6, fp, #10158080	; 0x9b0000
   1ae94:			; <UNDEFINED> instruction: 0xb122d04a
   1ae98:	ldrbtmi	r4, [fp], #-2893	; 0xfffff4b3
   1ae9c:	addmi	r6, fp, #14352384	; 0xdb0000
   1aea0:			; <UNDEFINED> instruction: 0xf8d4d063
   1aea4:	blcs	271cc <__printf_chk@plt+0x14d9c>
   1aea8:			; <UNDEFINED> instruction: 0xf8d4d12c
   1aeac:	stmdacs	r0, {r2, r5, r7}
   1aeb0:			; <UNDEFINED> instruction: 0xf8d4d069
   1aeb4:	addmi	r3, fp, #104, 2
   1aeb8:			; <UNDEFINED> instruction: 0xf104d03f
   1aebc:	blge	19b984 <_ZdlPv@@Base+0x158194>
   1aec0:	strtmi	r9, [r2], -r0, lsl #4
   1aec4:			; <UNDEFINED> instruction: 0xf1049301
   1aec8:			; <UNDEFINED> instruction: 0xf02103ac
   1aecc:			; <UNDEFINED> instruction: 0xf8c4f8b9
   1aed0:	blmi	101b168 <_ZdlPv@@Base+0xfd7978>
   1aed4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1aed8:	vstrls.16	s22, [r6, #-166]	; 0xffffff5a	; <UNPREDICTABLE>
   1aedc:	stmiavs	r9!, {r0, r2, r6, r8, ip, sp, pc}^
   1aee0:	eorsle	r2, r6, r0, lsl #18
   1aee4:	ldrdpl	pc, [r4], r4	; <UNPREDICTABLE>
   1aee8:	stmiavs	r9!, {r0, r2, r4, r8, ip, sp, pc}^
   1aeec:	suble	r2, r0, r0, lsl #18
   1aef0:	blmi	d2d7dc <_ZdlPv@@Base+0xce9fec>
   1aef4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1aef8:	blls	1f4f68 <_ZdlPv@@Base+0x1b1778>
   1aefc:	cmple	sp, sl, asr r0
   1af00:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   1af04:	ldrsbteq	pc, [r8], r4	; <UNPREDICTABLE>
   1af08:	suble	r2, r4, r0, lsl #16
   1af0c:	ldrdcc	pc, [r8, #-132]!	; 0xffffff7c
   1af10:	andsle	r4, r8, fp, lsl #5
   1af14:	bge	185b34 <_ZdlPv@@Base+0x142344>
   1af18:			; <UNDEFINED> instruction: 0xf1049301
   1af1c:	andls	r0, r0, #188, 6	; 0xf0000002
   1af20:			; <UNDEFINED> instruction: 0xf0214622
   1af24:			; <UNDEFINED> instruction: 0xf8c4f88d
   1af28:			; <UNDEFINED> instruction: 0xe7d200b8
   1af2c:	blcs	34f40 <__printf_chk@plt+0x22b10>
   1af30:			; <UNDEFINED> instruction: 0xb1bad1b1
   1af34:	mcr2	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   1af38:	stmdavs	r3, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1af3c:			; <UNDEFINED> instruction: 0x47986d5b
   1af40:	adceq	pc, r4, r4, asr #17
   1af44:	stmdavs	r3, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   1af48:			; <UNDEFINED> instruction: 0x47986d5b
   1af4c:	adcseq	pc, r8, r4, asr #17
   1af50:			; <UNDEFINED> instruction: 0x4620e7bf
   1af54:	blx	158f54 <_ZdlPv@@Base+0x115764>
   1af58:	rscvs	r9, r8, r6, lsl #24
   1af5c:			; <UNDEFINED> instruction: 0xffbaf004
   1af60:	strb	r6, [r5, r0, lsr #2]
   1af64:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
   1af68:			; <UNDEFINED> instruction: 0x4620e7b3
   1af6c:	mcr2	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   1af70:	strtmi	lr, [r0], -pc, lsr #15
   1af74:			; <UNDEFINED> instruction: 0xf9f4f7fe
   1af78:	ldrdmi	pc, [r4], r4	; <UNPREDICTABLE>
   1af7c:			; <UNDEFINED> instruction: 0xf00460e8
   1af80:	msrvs	LR_irq, r9
   1af84:			; <UNDEFINED> instruction: 0x4620e7b4
   1af88:			; <UNDEFINED> instruction: 0xf7fe9103
   1af8c:			; <UNDEFINED> instruction: 0xf8d4f803
   1af90:	stmdbls	r3, {r2, r5, r7}
   1af94:	andscs	lr, ip, sp, lsl #15
   1af98:			; <UNDEFINED> instruction: 0xf0289103
   1af9c:	bmi	419fb8 <_ZdlPv@@Base+0x3d67c8>
   1afa0:	stmdbls	r3, {r8, r9, sp}
   1afa4:	movwcc	lr, #6592	; 0x19c0
   1afa8:	movwcc	lr, #14784	; 0x39c0
   1afac:	movwcc	lr, #22976	; 0x59c0
   1afb0:			; <UNDEFINED> instruction: 0xf8c458ab
   1afb4:	movwcc	r0, #32952	; 0x80b8
   1afb8:	str	r6, [r7, r3]!
   1afbc:	stmdb	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1afc0:	andeq	r2, r5, r4, ror lr
   1afc4:	andeq	r0, r0, ip, ror r1
   1afc8:	andeq	r2, r5, r2, ror #28
   1afcc:	andeq	r8, r5, r6, asr sp
   1afd0:	andeq	r8, r5, sl, asr #26
   1afd4:	andeq	r0, r0, ip, lsl r2
   1afd8:	andeq	r2, r5, ip, ror #27
   1afdc:	andeq	r0, r0, ip, lsl #4
   1afe0:	addlt	fp, r3, r0, lsr r5
   1afe4:	strbtmi	r4, [ip], -r5, lsl #12
   1afe8:	andeq	lr, r6, r4, lsl #17
   1afec:			; <UNDEFINED> instruction: 0xf81ef7f9
   1aff0:	muleq	r3, r4, r8
   1aff4:	bmi	16c8a8 <_ZdlPv@@Base+0x1290b8>
   1aff8:	andcc	r4, r8, #2046820352	; 0x7a000000
   1affc:	blcs	259110 <_ZdlPv@@Base+0x215920>
   1b000:	andeq	lr, r3, r3, lsl #17
   1b004:	andlt	r4, r3, r8, lsr #12
   1b008:	svclt	0x0000bd30
   1b00c:	andeq	r0, r5, r8, lsr #17
   1b010:	addlt	fp, r5, r0, lsr r5
   1b014:	strmi	sl, [r5], -r2, lsl #24
   1b018:	stm	r4, {r0, ip, pc}
   1b01c:			; <UNDEFINED> instruction: 0xf7f90006
   1b020:	ldm	r4, {r0, r2, fp, ip, sp, lr, pc}
   1b024:	strtmi	r0, [fp], -r3
   1b028:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
   1b02c:			; <UNDEFINED> instruction: 0xf8433238
   1b030:	stm	r3, {r3, r8, r9, fp, sp}
   1b034:	strtmi	r0, [r8], -r3
   1b038:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   1b03c:	andeq	r0, r5, r6, ror r8
   1b040:	addlt	fp, r3, r0, lsr r5
   1b044:	strbtmi	r4, [ip], -r5, lsl #12
   1b048:	andeq	lr, r6, r4, lsl #17
   1b04c:			; <UNDEFINED> instruction: 0xffeef7f8
   1b050:	muleq	r3, r4, r8
   1b054:	bmi	16c908 <_ZdlPv@@Base+0x129118>
   1b058:	rsbcc	r4, r8, #2046820352	; 0x7a000000
   1b05c:	blcs	259170 <_ZdlPv@@Base+0x215980>
   1b060:	andeq	lr, r3, r3, lsl #17
   1b064:	andlt	r4, r3, r8, lsr #12
   1b068:	svclt	0x0000bd30
   1b06c:	andeq	r0, r5, r8, asr #16
   1b070:	addlt	fp, r3, r0, lsr r5
   1b074:	strbtmi	r4, [ip], -r5, lsl #12
   1b078:	andeq	lr, r6, r4, lsl #17
   1b07c:			; <UNDEFINED> instruction: 0xffd6f7f8
   1b080:	muleq	r3, r4, r8
   1b084:	bmi	16c938 <_ZdlPv@@Base+0x129148>
   1b088:	addscc	r4, r8, #2046820352	; 0x7a000000
   1b08c:	blcs	2591a0 <_ZdlPv@@Base+0x2159b0>
   1b090:	andeq	lr, r3, r3, lsl #17
   1b094:	andlt	r4, r3, r8, lsr #12
   1b098:	svclt	0x0000bd30
   1b09c:	andeq	r0, r5, r8, lsl r8
   1b0a0:			; <UNDEFINED> instruction: 0x4604b510
   1b0a4:			; <UNDEFINED> instruction: 0xf862f024
   1b0a8:	strtmi	r4, [r0], -r2, lsl #22
   1b0ac:	biccc	r4, r8, #2063597568	; 0x7b000000
   1b0b0:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
   1b0b4:	strdeq	r0, [r5], -r4
   1b0b8:	mcrne	5, 0, fp, cr5, cr8, {7}
   1b0bc:	stc	12, cr4, [sp, #-416]!	; 0xfffffe60
   1b0c0:	ldrbtmi	r8, [ip], #-2826	; 0xfffff4f6
   1b0c4:	blmi	1a126bc <_ZdlPv@@Base+0x19ceecc>
   1b0c8:	stmdavs	r6!, {r2, r5, r6, r7, fp, ip, lr}
   1b0cc:	stclle	14, cr2, [r7, #-0]
   1b0d0:	rsble	r2, lr, r1, lsl #28
   1b0d4:			; <UNDEFINED> instruction: 0x46284631
   1b0d8:	stmia	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b0dc:	rsbsle	r2, r6, r0, lsl #18
   1b0e0:	movweq	pc, #4118	; 0x1016	; <UNPREDICTABLE>
   1b0e4:			; <UNDEFINED> instruction: 0x461ad179
   1b0e8:	rsbne	r4, r4, r4, lsr r6
   1b0ec:	strbeq	r3, [r0, r1, lsl #4]!
   1b0f0:			; <UNDEFINED> instruction: 0xf64cd5fb
   1b0f4:			; <UNDEFINED> instruction: 0xf64941cd
   1b0f8:			; <UNDEFINED> instruction: 0xf6cc1099
   1b0fc:			; <UNDEFINED> instruction: 0xf6c141cc
   1b100:	blx	5f36e <_ZdlPv@@Base+0x1bb7e>
   1b104:			; <UNDEFINED> instruction: 0xf1b10104
   1b108:	andsle	r3, r7, #51, 30	; 0xcc
   1b10c:	sfmvs	f7, 3, [r7], #-280	; 0xfffffee8
   1b110:	strbmi	pc, [sp, ip, asr #12]	; <UNPREDICTABLE>
   1b114:	addsne	pc, r9, r9, asr #12
   1b118:	sfmvs	f7, 3, [r6], #-792	; 0xfffffce8
   1b11c:	strbmi	pc, [ip, ip, asr #13]	; <UNPREDICTABLE>
   1b120:	addsne	pc, r9, r1, asr #13
   1b124:	blx	fe323d2e <_ZdlPv@@Base+0xfe2e053e>
   1b128:	strbne	lr, [r4, r4, lsl #2]!
   1b12c:	bl	ff127d38 <_ZdlPv@@Base+0xff0e4548>
   1b130:	blx	1dc2be <_ZdlPv@@Base+0x198ace>
   1b134:			; <UNDEFINED> instruction: 0xf1b10104
   1b138:	mvnsle	r3, #51, 30	; 0xcc
   1b13c:	subsle	r2, fp, r1, lsl #24
   1b140:	bpl	fe456964 <_ZdlPv@@Base+0xfe413174>
   1b144:	cdp	4, 11, cr2, cr2, cr0, {0}
   1b148:	vldr	d12, [pc, #16]	; 1b160 <__printf_chk@plt+0x8d30>
   1b14c:	vcvt.f64.u32	d9, s6
   1b150:	vmls.f64	d6, d23, d23
   1b154:			; <UNDEFINED> instruction: 0xeeb86a90
   1b158:			; <UNDEFINED> instruction: 0xee867be7
   1b15c:	vmov.f64	d8, #7	; 0x40380000  2.875
   1b160:	vmov.f64	d10, d12
   1b164:	vnmul.f64	d7, d12, d8
   1b168:	vmov.f64	d0, #8	; 0x40400000  3.0
   1b16c:			; <UNDEFINED> instruction: 0xf7f7bb47
   1b170:	mrc	8, 5, lr, cr4, cr6, {0}
   1b174:	vabs.f64	d0, d9
   1b178:	vneg.f64	d23, d0
   1b17c:			; <UNDEFINED> instruction: 0xdc63fa10
   1b180:	cfstrscs	mvf3, [sl], {1}
   1b184:	blgt	2d6a3c <_ZdlPv@@Base+0x29324c>
   1b188:	ldfd	f5, [sp], #948	; 0x3b4
   1b18c:	strtmi	r8, [r1], -sl, lsl #22
   1b190:	ldrhtmi	lr, [r8], #141	; 0x8d
   1b194:	blvc	ff216d90 <_ZdlPv@@Base+0xff1d35a0>
   1b198:	beq	fe4569fc <_ZdlPv@@Base+0xfe41320c>
   1b19c:	blt	9d7244 <_ZdlPv@@Base+0x993a54>
   1b1a0:			; <UNDEFINED> instruction: 0xf6404931
   1b1a4:	ldrbtmi	r4, [r9], #-101	; 0xffffff9b
   1b1a8:			; <UNDEFINED> instruction: 0xf932f024
   1b1ac:	cdpcs	8, 0, cr6, cr1, cr6, {1}
   1b1b0:	ldfd	f5, [sp], #576	; 0x240
   1b1b4:	strtmi	r8, [r8], -sl, lsl #22
   1b1b8:	ldrhtmi	lr, [r8], #141	; 0x8d
   1b1bc:	blt	fe457264 <_ZdlPv@@Base+0xfe413a74>
   1b1c0:			; <UNDEFINED> instruction: 0xf640492a
   1b1c4:	ldrbtmi	r4, [r9], #-100	; 0xffffff9c
   1b1c8:			; <UNDEFINED> instruction: 0xf922f024
   1b1cc:	ldc	7, cr14, [sp], #492	; 0x1ec
   1b1d0:	pop	{r1, r3, r8, r9, fp, pc}
   1b1d4:			; <UNDEFINED> instruction: 0xf02840f8
   1b1d8:	vpmax.s8	d27, d22, d3
   1b1dc:	vqdmlal.s<illegal width 8>	q11, d6, d3[5]
   1b1e0:	ldrbne	r6, [r2, r6, ror #6]!
   1b1e4:	movwne	pc, #27523	; 0x6b83	; <UNPREDICTABLE>
   1b1e8:	rsbeq	lr, r3, #198656	; 0x30800
   1b1ec:	addeq	lr, r2, #2048	; 0x800
   1b1f0:			; <UNDEFINED> instruction: 0xd1a51ab2
   1b1f4:			; <UNDEFINED> instruction: 0xe7894634
   1b1f8:			; <UNDEFINED> instruction: 0x461f4293
   1b1fc:			; <UNDEFINED> instruction: 0x4617bfb8
   1b200:	ldcle	15, cr2, [sp], {10}
   1b204:	bne	ffee1cf4 <_ZdlPv@@Base+0xffe9e504>
   1b208:			; <UNDEFINED> instruction: 0xf1033a01
   1b20c:	ldrle	r3, [lr], #-1023	; 0xfffffc01
   1b210:	rsbeq	r3, r4, r1, lsl #20
   1b214:	mvnsle	r1, r1, asr ip
   1b218:	blle	125e20 <_ZdlPv@@Base+0xe2630>
   1b21c:	bl	129e28 <_ZdlPv@@Base+0xe6638>
   1b220:	cfldrdne	mvd0, [sl], {132}	; 0x84
   1b224:			; <UNDEFINED> instruction: 0x4621d1fa
   1b228:	andmi	pc, r0, pc, rrx
   1b22c:	stmda	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b230:	blle	fe16bcd8 <_ZdlPv@@Base+0xfe1284e8>
   1b234:			; <UNDEFINED> instruction: 0xf505fb04
   1b238:	ldc	6, cr4, [sp], #228	; 0xe4
   1b23c:	strtmi	r8, [r8], -sl, lsl #22
   1b240:	ldrhtmi	lr, [r8], #141	; 0x8d
   1b244:	ldmiblt	r2, {r3, r5, ip, sp, lr, pc}^
   1b248:	blvc	1316d10 <_ZdlPv@@Base+0x12d3520>
   1b24c:	blcs	550c8 <_ZdlPv@@Base+0x118d8>
   1b250:	ldrb	sp, [r1, r4, ror #21]!
   1b254:	andhi	pc, r0, pc, lsr #7
   1b258:			; <UNDEFINED> instruction: 0xffc00000
   1b25c:	ldrshmi	pc, [pc, #255]	; 1b363 <__printf_chk@plt+0x8f33>	; <UNPREDICTABLE>
   1b260:	andeq	r2, r5, lr, lsl ip
   1b264:	andeq	r0, r0, r0, lsr #3
   1b268:	andeq	fp, r2, sl, lsr #18
   1b26c:	andeq	fp, r2, sl, lsl #18
   1b270:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   1b274:	ldmibvs	r8, {r0, r1, r3, r4, fp, sp, lr}
   1b278:	svclt	0x001ef7ff
   1b27c:	andeq	r8, r5, r2, ror r9
   1b280:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   1b284:	ldmibvs	r8, {r0, r1, r3, r4, fp, sp, lr}^
   1b288:	svclt	0x0016f7ff
   1b28c:	andeq	r8, r5, r2, ror #18
   1b290:	stmdacs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b294:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b298:	push	{r1, r3, r4, r5, r6, sl, lr}
   1b29c:	strdlt	r4, [sl], r0
   1b2a0:	stcge	8, cr5, [r4], {211}	; 0xd3
   1b2a4:	stmdals	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b2a8:	ldmdavs	fp, {r1, r2, r9, sl, lr}
   1b2ac:			; <UNDEFINED> instruction: 0xf04f9309
   1b2b0:			; <UNDEFINED> instruction: 0xf8df0300
   1b2b4:	ldrbtmi	r3, [r9], #2136	; 0x858
   1b2b8:	strtmi	r6, [r0], -r2, asr #16
   1b2bc:			; <UNDEFINED> instruction: 0xf85946e8
   1b2c0:	ldmdavs	r9!, {r0, r1, ip, sp, lr}
   1b2c4:			; <UNDEFINED> instruction: 0xf101fb02
   1b2c8:	cdp2	0, 13, cr15, cr8, cr4, {1}
   1b2cc:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b2d0:	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b2d4:			; <UNDEFINED> instruction: 0xf8594621
   1b2d8:	ldrbtmi	r5, [r8], #-3
   1b2dc:	strtmi	r4, [fp], -sl, lsr #12
   1b2e0:			; <UNDEFINED> instruction: 0xff20f024
   1b2e4:	ldmvs	r1!, {r0, r1, r3, r4, r5, fp, sp, lr}
   1b2e8:	blx	6cb72 <_ZdlPv@@Base+0x29382>
   1b2ec:			; <UNDEFINED> instruction: 0xf024f103
   1b2f0:			; <UNDEFINED> instruction: 0xf8dffec5
   1b2f4:	strtmi	r0, [sl], -r4, lsr #16
   1b2f8:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   1b2fc:			; <UNDEFINED> instruction: 0xf0244621
   1b300:	ldmdavs	fp!, {r0, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   1b304:			; <UNDEFINED> instruction: 0x462068f1
   1b308:			; <UNDEFINED> instruction: 0xf103fb01
   1b30c:	cdp2	0, 11, cr15, cr6, cr4, {1}
   1b310:	stmdaeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1b314:	strtmi	r4, [fp], -sl, lsr #12
   1b318:			; <UNDEFINED> instruction: 0x46214478
   1b31c:			; <UNDEFINED> instruction: 0xff02f024
   1b320:	ldmdbvs	r1!, {r0, r1, r3, r4, r5, fp, sp, lr}
   1b324:	blx	6cbae <_ZdlPv@@Base+0x293be>
   1b328:			; <UNDEFINED> instruction: 0xf024f103
   1b32c:			; <UNDEFINED> instruction: 0xf8dffea7
   1b330:			; <UNDEFINED> instruction: 0x462a07f0
   1b334:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   1b338:			; <UNDEFINED> instruction: 0xf0244621
   1b33c:			; <UNDEFINED> instruction: 0xf8dffef3
   1b340:	ldmdbvs	r0!, {r2, r5, r6, r7, r8, r9, sl, ip, sp}^
   1b344:	andge	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1b348:	ldrdne	pc, [r0], -sl
   1b34c:	svc	0x00b0f7f6
   1b350:	strbmi	r4, [r0], -r1, lsl #12
   1b354:	cdp2	0, 9, cr15, cr2, cr4, {1}
   1b358:			; <UNDEFINED> instruction: 0x46206971
   1b35c:	cdp2	0, 8, cr15, cr14, cr4, {1}
   1b360:			; <UNDEFINED> instruction: 0x07c4f8df
   1b364:	strtmi	r4, [r2], -fp, lsr #12
   1b368:			; <UNDEFINED> instruction: 0x46414478
   1b36c:	cdp2	0, 13, cr15, cr10, cr4, {1}
   1b370:	ldrdne	pc, [r0], -sl
   1b374:			; <UNDEFINED> instruction: 0xf7f669b0
   1b378:			; <UNDEFINED> instruction: 0x4601ef9c
   1b37c:			; <UNDEFINED> instruction: 0xf0244640
   1b380:	ldmibvs	r1!, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   1b384:			; <UNDEFINED> instruction: 0xf0244620
   1b388:			; <UNDEFINED> instruction: 0xf8dffe79
   1b38c:	strtmi	r0, [fp], -r0, lsr #15
   1b390:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
   1b394:			; <UNDEFINED> instruction: 0xf0244641
   1b398:	bvs	c9aeb4 <_ZdlPv@@Base+0xc576c4>
   1b39c:			; <UNDEFINED> instruction: 0xf0244620
   1b3a0:			; <UNDEFINED> instruction: 0xf8dffe6d
   1b3a4:	strtmi	r0, [fp], -ip, lsl #15
   1b3a8:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   1b3ac:			; <UNDEFINED> instruction: 0xf0244621
   1b3b0:	ldmibvs	r1!, {r0, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   1b3b4:			; <UNDEFINED> instruction: 0xf0244620
   1b3b8:			; <UNDEFINED> instruction: 0xf8dffe61
   1b3bc:			; <UNDEFINED> instruction: 0x462b0778
   1b3c0:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   1b3c4:			; <UNDEFINED> instruction: 0xf0244621
   1b3c8:	bvs	ffc9ae84 <_ZdlPv@@Base+0xffc57694>
   1b3cc:			; <UNDEFINED> instruction: 0xf0244620
   1b3d0:			; <UNDEFINED> instruction: 0xf8dffe55
   1b3d4:	strtmi	r0, [fp], -r4, ror #14
   1b3d8:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   1b3dc:			; <UNDEFINED> instruction: 0xf0244621
   1b3e0:	blvs	c9ae6c <_ZdlPv@@Base+0xc5767c>
   1b3e4:			; <UNDEFINED> instruction: 0xf0244620
   1b3e8:			; <UNDEFINED> instruction: 0xf8dffe49
   1b3ec:			; <UNDEFINED> instruction: 0x462a0750
   1b3f0:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   1b3f4:			; <UNDEFINED> instruction: 0xf0244621
   1b3f8:	blvs	1d1ae54 <_ZdlPv@@Base+0x1cd7664>
   1b3fc:	ldmvs	r9, {r5, r9, sl, lr}
   1b400:	cdp2	0, 2, cr15, cr12, cr4, {1}
   1b404:			; <UNDEFINED> instruction: 0x0738f8df
   1b408:	strtmi	r4, [fp], -sl, lsr #12
   1b40c:			; <UNDEFINED> instruction: 0x46214478
   1b410:	cdp2	0, 8, cr15, cr8, cr4, {1}
   1b414:			; <UNDEFINED> instruction: 0x46206bb3
   1b418:			; <UNDEFINED> instruction: 0xf0246899
   1b41c:			; <UNDEFINED> instruction: 0xf8dffe1f
   1b420:	strtmi	r0, [fp], -r4, lsr #14
   1b424:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   1b428:			; <UNDEFINED> instruction: 0xf0244621
   1b42c:	blvs	ffc9ae20 <_ZdlPv@@Base+0xffc57630>
   1b430:			; <UNDEFINED> instruction: 0xf0244620
   1b434:			; <UNDEFINED> instruction: 0xf8dffe23
   1b438:			; <UNDEFINED> instruction: 0x462b0710
   1b43c:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   1b440:			; <UNDEFINED> instruction: 0xf0244621
   1b444:	ldcvs	14, cr15, [r1], #-444	; 0xfffffe44
   1b448:			; <UNDEFINED> instruction: 0xf0244620
   1b44c:			; <UNDEFINED> instruction: 0xf8dffe17
   1b450:			; <UNDEFINED> instruction: 0x462b06fc
   1b454:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   1b458:			; <UNDEFINED> instruction: 0xf0244621
   1b45c:	ldcvs	14, cr15, [r3, #-396]!	; 0xfffffe74
   1b460:			; <UNDEFINED> instruction: 0xf8dfbb5b
   1b464:	ldrbtmi	r1, [r9], #-1772	; 0xfffff914
   1b468:			; <UNDEFINED> instruction: 0xf0244620
   1b46c:			; <UNDEFINED> instruction: 0xf8dffdf7
   1b470:	strtmi	r0, [fp], -r4, ror #13
   1b474:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   1b478:			; <UNDEFINED> instruction: 0xf0244621
   1b47c:	ldcvs	14, cr15, [r3], #332	; 0x14c
   1b480:			; <UNDEFINED> instruction: 0xf0402b00
   1b484:			; <UNDEFINED> instruction: 0xf8df82d1
   1b488:	ldrbtmi	r1, [r9], #-1744	; 0xfffff930
   1b48c:			; <UNDEFINED> instruction: 0xf0244620
   1b490:			; <UNDEFINED> instruction: 0xf8dffde5
   1b494:	strtmi	r0, [fp], -r8, asr #13
   1b498:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   1b49c:			; <UNDEFINED> instruction: 0xf0244621
   1b4a0:	ldclvs	14, cr15, [r3], #-260	; 0xfffffefc
   1b4a4:	blcs	87a58 <_ZdlPv@@Base+0x44268>
   1b4a8:	tsthi	r4, #0	; <UNPREDICTABLE>
   1b4ac:			; <UNDEFINED> instruction: 0xf0002b03
   1b4b0:			; <UNDEFINED> instruction: 0xf8df831a
   1b4b4:	ldrbtmi	r1, [r9], #-1708	; 0xfffff954
   1b4b8:			; <UNDEFINED> instruction: 0xf8dfe006
   1b4bc:	ldrbtmi	r1, [r9], #-1704	; 0xfffff958
   1b4c0:			; <UNDEFINED> instruction: 0xf8dfe7d2
   1b4c4:	ldrbtmi	r1, [r9], #-1700	; 0xfffff95c
   1b4c8:			; <UNDEFINED> instruction: 0xf0244620
   1b4cc:			; <UNDEFINED> instruction: 0xf8dffdc7
   1b4d0:			; <UNDEFINED> instruction: 0x4621069c
   1b4d4:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   1b4d8:			; <UNDEFINED> instruction: 0xf024462a
   1b4dc:	ldclvs	14, cr15, [r1, #-140]!	; 0xffffff74
   1b4e0:			; <UNDEFINED> instruction: 0xf0402900
   1b4e4:	lfmvs	f0, 1, [r1, #736]!	; 0x2e0
   1b4e8:			; <UNDEFINED> instruction: 0xf0402900
   1b4ec:			; <UNDEFINED> instruction: 0xf8df82c2
   1b4f0:	strtmi	r3, [r0], -r0, lsl #13
   1b4f4:			; <UNDEFINED> instruction: 0xf8596df2
   1b4f8:			; <UNDEFINED> instruction: 0xf8d99003
   1b4fc:	blx	9f506 <_ZdlPv@@Base+0x5bd16>
   1b500:			; <UNDEFINED> instruction: 0xf024f101
   1b504:			; <UNDEFINED> instruction: 0xf8dffdbb
   1b508:	strtmi	r0, [sl], -ip, ror #12
   1b50c:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   1b510:			; <UNDEFINED> instruction: 0xf0244621
   1b514:			; <UNDEFINED> instruction: 0xf8d9fe07
   1b518:	cdpvs	0, 3, cr3, cr1, cr0, {0}
   1b51c:	blx	6cda6 <_ZdlPv@@Base+0x295b6>
   1b520:			; <UNDEFINED> instruction: 0xf024f103
   1b524:			; <UNDEFINED> instruction: 0xf8dffdab
   1b528:			; <UNDEFINED> instruction: 0x462a0650
   1b52c:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   1b530:			; <UNDEFINED> instruction: 0xf0244621
   1b534:	mrcvs	13, 3, APSR_nzcv, cr3, cr7, {7}
   1b538:	ldrdne	pc, [r0], -r9
   1b53c:	blx	6cdc6 <_ZdlPv@@Base+0x295d6>
   1b540:			; <UNDEFINED> instruction: 0xf024f103
   1b544:			; <UNDEFINED> instruction: 0xf8dffd9b
   1b548:			; <UNDEFINED> instruction: 0x462a0634
   1b54c:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   1b550:			; <UNDEFINED> instruction: 0xf0244621
   1b554:	cdpvs	13, 11, cr15, cr3, cr7, {7}
   1b558:	ldrdne	pc, [r0], -r9
   1b55c:	blx	6cde6 <_ZdlPv@@Base+0x295f6>
   1b560:			; <UNDEFINED> instruction: 0xf024f103
   1b564:			; <UNDEFINED> instruction: 0xf8dffd8b
   1b568:			; <UNDEFINED> instruction: 0x462b0618
   1b56c:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   1b570:			; <UNDEFINED> instruction: 0xf0244621
   1b574:	mrcvs	13, 7, APSR_nzcv, cr1, cr7, {6}
   1b578:			; <UNDEFINED> instruction: 0xf0244620
   1b57c:			; <UNDEFINED> instruction: 0xf8dffd7f
   1b580:	strtmi	r0, [fp], -r4, lsl #12
   1b584:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   1b588:			; <UNDEFINED> instruction: 0xf0244621
   1b58c:	svcvs	0x0031fdcb
   1b590:			; <UNDEFINED> instruction: 0xf0244620
   1b594:			; <UNDEFINED> instruction: 0xf8dffd73
   1b598:			; <UNDEFINED> instruction: 0x462a05f0
   1b59c:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   1b5a0:			; <UNDEFINED> instruction: 0xf0244621
   1b5a4:	svcvs	0x0073fdbf
   1b5a8:			; <UNDEFINED> instruction: 0x46206839
   1b5ac:			; <UNDEFINED> instruction: 0xf103fb01
   1b5b0:	stc2l	0, cr15, [r4, #-144]!	; 0xffffff70
   1b5b4:	ldrbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   1b5b8:	strtmi	r4, [fp], -sl, lsr #12
   1b5bc:			; <UNDEFINED> instruction: 0x46214478
   1b5c0:	ldc2	0, cr15, [r0, #144]!	; 0x90
   1b5c4:	ldmdavs	r9!, {r0, r1, r4, r5, r7, r8, r9, sl, fp, sp, lr}
   1b5c8:	blx	6ce52 <_ZdlPv@@Base+0x29662>
   1b5cc:			; <UNDEFINED> instruction: 0xf024f103
   1b5d0:			; <UNDEFINED> instruction: 0xf8dffd55
   1b5d4:			; <UNDEFINED> instruction: 0x462a05bc
   1b5d8:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   1b5dc:			; <UNDEFINED> instruction: 0xf0244621
   1b5e0:	svcvs	0x00f3fda1
   1b5e4:			; <UNDEFINED> instruction: 0x46206839
   1b5e8:			; <UNDEFINED> instruction: 0xf103fb01
   1b5ec:	stc2l	0, cr15, [r6, #-144]	; 0xffffff70
   1b5f0:	streq	pc, [r0, #2271]!	; 0x8df
   1b5f4:	strtmi	r4, [sl], -fp, lsr #12
   1b5f8:			; <UNDEFINED> instruction: 0x46214478
   1b5fc:	ldc2	0, cr15, [r2, #144]	; 0x90
   1b600:	ldrdcc	pc, [r0], r6
   1b604:			; <UNDEFINED> instruction: 0xf0402b00
   1b608:			; <UNDEFINED> instruction: 0xf8df820c
   1b60c:	ldrbtmi	r1, [r9], #-1420	; 0xfffffa74
   1b610:			; <UNDEFINED> instruction: 0xf0244620
   1b614:			; <UNDEFINED> instruction: 0xf8dffd23
   1b618:	strtmi	r0, [sl], -r4, lsl #11
   1b61c:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   1b620:			; <UNDEFINED> instruction: 0xf0244621
   1b624:			; <UNDEFINED> instruction: 0xf8d6fd7f
   1b628:	ldmdavs	r9!, {r2, r7, ip, sp}
   1b62c:	blx	6ceb6 <_ZdlPv@@Base+0x296c6>
   1b630:			; <UNDEFINED> instruction: 0xf024f103
   1b634:			; <UNDEFINED> instruction: 0xf8dffd23
   1b638:	strtmi	r0, [sl], -r8, ror #10
   1b63c:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   1b640:			; <UNDEFINED> instruction: 0xf0244621
   1b644:			; <UNDEFINED> instruction: 0xf8d6fd6f
   1b648:	ldmdavs	r9!, {r3, r7, ip, sp}
   1b64c:	blx	6ced6 <_ZdlPv@@Base+0x296e6>
   1b650:			; <UNDEFINED> instruction: 0xf024f103
   1b654:			; <UNDEFINED> instruction: 0xf8dffd13
   1b658:	strtmi	r0, [r1], -ip, asr #10
   1b65c:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   1b660:			; <UNDEFINED> instruction: 0xf024462a
   1b664:			; <UNDEFINED> instruction: 0xf8d6fd5f
   1b668:	stmdbcs	r0, {r4, r7, ip}
   1b66c:	andhi	pc, ip, #64	; 0x40
   1b670:			; <UNDEFINED> instruction: 0x1098f8d6
   1b674:			; <UNDEFINED> instruction: 0x4620b351
   1b678:	ldc2l	0, cr15, [r0], #144	; 0x90
   1b67c:	streq	pc, [r8, #-2271]!	; 0xfffff721
   1b680:	strtmi	r4, [sl], -fp, lsr #12
   1b684:			; <UNDEFINED> instruction: 0x46214478
   1b688:	stc2l	0, cr15, [ip, #-144]	; 0xffffff70
   1b68c:			; <UNDEFINED> instruction: 0x109cf8d6
   1b690:			; <UNDEFINED> instruction: 0xf0244620
   1b694:			; <UNDEFINED> instruction: 0xf8dffcf3
   1b698:			; <UNDEFINED> instruction: 0x462b0514
   1b69c:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   1b6a0:			; <UNDEFINED> instruction: 0xf0244621
   1b6a4:			; <UNDEFINED> instruction: 0xf8d6fd3f
   1b6a8:	blcs	27930 <__printf_chk@plt+0x15500>
   1b6ac:			; <UNDEFINED> instruction: 0x81bff040
   1b6b0:	ldrbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1b6b4:			; <UNDEFINED> instruction: 0x46204479
   1b6b8:	ldc2l	0, cr15, [r0], {36}	; 0x24
   1b6bc:	ldrbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   1b6c0:	strtmi	r4, [sl], -fp, lsr #12
   1b6c4:			; <UNDEFINED> instruction: 0x46214478
   1b6c8:	stc2	0, cr15, [ip, #-144]!	; 0xffffff70
   1b6cc:	ldrdcc	pc, [r8], r6	; <UNPREDICTABLE>
   1b6d0:	ldmdavs	r9!, {r5, r9, sl, lr}
   1b6d4:			; <UNDEFINED> instruction: 0xf103fb01
   1b6d8:	ldc2l	0, cr15, [r0], {36}	; 0x24
   1b6dc:	ldrbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1b6e0:	strtmi	r4, [fp], -sl, lsr #12
   1b6e4:			; <UNDEFINED> instruction: 0x46214478
   1b6e8:	ldc2	0, cr15, [ip, #-144]	; 0xffffff70
   1b6ec:	ldrdcc	pc, [ip], r6	; <UNPREDICTABLE>
   1b6f0:			; <UNDEFINED> instruction: 0x46206839
   1b6f4:			; <UNDEFINED> instruction: 0xf103fb01
   1b6f8:	stc2l	0, cr15, [r0], {36}	; 0x24
   1b6fc:	ldrteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1b700:	strtmi	r4, [sl], -fp, lsr #12
   1b704:			; <UNDEFINED> instruction: 0x46214478
   1b708:	stc2	0, cr15, [ip, #-144]	; 0xffffff70
   1b70c:	ldrsbtne	pc, [r0], r6	; <UNPREDICTABLE>
   1b710:			; <UNDEFINED> instruction: 0xf0244620
   1b714:			; <UNDEFINED> instruction: 0xf8dffcb3
   1b718:	strtmi	r0, [sl], -r8, lsr #9
   1b71c:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   1b720:			; <UNDEFINED> instruction: 0xf0244621
   1b724:			; <UNDEFINED> instruction: 0xf8d6fcff
   1b728:	ldmdavs	r9!, {r2, r4, r5, r7, ip, sp}
   1b72c:	blx	6cfb6 <_ZdlPv@@Base+0x297c6>
   1b730:			; <UNDEFINED> instruction: 0xf024f103
   1b734:			; <UNDEFINED> instruction: 0xf8dffca3
   1b738:	strtmi	r0, [fp], -ip, lsl #9
   1b73c:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   1b740:			; <UNDEFINED> instruction: 0xf0244621
   1b744:			; <UNDEFINED> instruction: 0xf8d6fcef
   1b748:	blcs	27a60 <__printf_chk@plt+0x15630>
   1b74c:	msrhi	SPSR_sx, r0, asr #32
   1b750:	ldrbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b754:			; <UNDEFINED> instruction: 0x46204479
   1b758:	stc2	0, cr15, [r0], {36}	; 0x24
   1b75c:	strbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b760:	strtmi	r4, [sl], -fp, lsr #12
   1b764:			; <UNDEFINED> instruction: 0x46214478
   1b768:	ldc2l	0, cr15, [ip], {36}	; 0x24
   1b76c:	ldrsbtcc	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
   1b770:			; <UNDEFINED> instruction: 0xf0402b00
   1b774:			; <UNDEFINED> instruction: 0xf8df8150
   1b778:	ldrbtmi	r1, [r9], #-1112	; 0xfffffba8
   1b77c:			; <UNDEFINED> instruction: 0xf0244620
   1b780:			; <UNDEFINED> instruction: 0xf8dffc6d
   1b784:			; <UNDEFINED> instruction: 0x462b0450
   1b788:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   1b78c:			; <UNDEFINED> instruction: 0xf0244621
   1b790:			; <UNDEFINED> instruction: 0xf8d6fcc9
   1b794:	blcs	27b6c <__printf_chk@plt+0x1573c>
   1b798:	rscshi	pc, ip, r0, asr #32
   1b79c:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b7a0:			; <UNDEFINED> instruction: 0x46204479
   1b7a4:	mrrc2	0, 2, pc, sl, cr4	; <UNPREDICTABLE>
   1b7a8:	ldrteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1b7ac:	strtmi	r4, [sl], -fp, lsr #12
   1b7b0:			; <UNDEFINED> instruction: 0x46214478
   1b7b4:	ldc2	0, cr15, [r6], #144	; 0x90
   1b7b8:	ldrsbtcc	pc, [ip], #134	; 0x86	; <UNPREDICTABLE>
   1b7bc:			; <UNDEFINED> instruction: 0xf8d6b33b
   1b7c0:	blcs	67ba8 <_ZdlPv@@Base+0x243b8>
   1b7c4:	teqhi	r6, r0	; <UNPREDICTABLE>
   1b7c8:			; <UNDEFINED> instruction: 0xf0002b02
   1b7cc:	blcs	fbdf8 <_ZdlPv@@Base+0xb8608>
   1b7d0:	orrhi	pc, ip, r0
   1b7d4:	strne	pc, [r8], #-2271	; 0xfffff721
   1b7d8:			; <UNDEFINED> instruction: 0x46204479
   1b7dc:	ldc2	0, cr15, [lr], #-144	; 0xffffff70
   1b7e0:	streq	pc, [r0], #-2271	; 0xfffff721
   1b7e4:	strtmi	r4, [fp], -sl, lsr #12
   1b7e8:			; <UNDEFINED> instruction: 0x46214478
   1b7ec:	ldc2	0, cr15, [sl], {36}	; 0x24
   1b7f0:	ldrdcc	pc, [r0, -r6]
   1b7f4:			; <UNDEFINED> instruction: 0x46206839
   1b7f8:			; <UNDEFINED> instruction: 0xf103fb01
   1b7fc:	ldc2	0, cr15, [lr], #-144	; 0xffffff70
   1b800:			; <UNDEFINED> instruction: 0x462b48f9
   1b804:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   1b808:			; <UNDEFINED> instruction: 0xf0244621
   1b80c:			; <UNDEFINED> instruction: 0xf8d6fc8b
   1b810:	blcs	27c28 <__printf_chk@plt+0x157f8>
   1b814:			; <UNDEFINED> instruction: 0xf8d6d04d
   1b818:	strtmi	r3, [r0], -r8, lsl #2
   1b81c:	blx	7590a <_ZdlPv@@Base+0x3211a>
   1b820:			; <UNDEFINED> instruction: 0xf024f103
   1b824:	ldmmi	r1!, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}^
   1b828:	strtmi	r4, [sl], -fp, lsr #12
   1b82c:			; <UNDEFINED> instruction: 0x46214478
   1b830:	ldc2l	0, cr15, [r8], #-144	; 0xffffff70
   1b834:	ldrdne	pc, [ip, -r6]
   1b838:			; <UNDEFINED> instruction: 0xf0244620
   1b83c:	stmiami	ip!, {r0, r1, r2, r3, r4, sl, fp, ip, sp, lr, pc}^
   1b840:	strtmi	r4, [sl], -fp, lsr #12
   1b844:			; <UNDEFINED> instruction: 0x46214478
   1b848:	stc2l	0, cr15, [ip], #-144	; 0xffffff70
   1b84c:			; <UNDEFINED> instruction: 0x1110f8d6
   1b850:			; <UNDEFINED> instruction: 0xf0244620
   1b854:	stmiami	r7!, {r0, r1, r4, sl, fp, ip, sp, lr, pc}^
   1b858:	strtmi	r4, [sl], -fp, lsr #12
   1b85c:			; <UNDEFINED> instruction: 0x46214478
   1b860:	stc2l	0, cr15, [r0], #-144	; 0xffffff70
   1b864:			; <UNDEFINED> instruction: 0x0114f8d6
   1b868:	vsub.i8	d2, d0, d1
   1b86c:	stmibmi	r2!, {r1, r2, r5, r6, r7, pc}^
   1b870:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   1b874:	blx	ffcd790e <_ZdlPv@@Base+0xffc9411e>
   1b878:			; <UNDEFINED> instruction: 0x3114f8d6
   1b87c:	vqrdmulh.s<illegal width 8>	d18, d0, d1
   1b880:	ldmibmi	lr, {r0, r1, r2, r5, r6, r7, pc}^
   1b884:			; <UNDEFINED> instruction: 0x46204479
   1b888:	blx	ffa57922 <_ZdlPv@@Base+0xffa14132>
   1b88c:			; <UNDEFINED> instruction: 0x462b48dc
   1b890:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
   1b894:			; <UNDEFINED> instruction: 0xf0244641
   1b898:			; <UNDEFINED> instruction: 0xf8d6fc45
   1b89c:			; <UNDEFINED> instruction: 0x46201118
   1b8a0:	blx	ffb5793a <_ZdlPv@@Base+0xffb1414a>
   1b8a4:			; <UNDEFINED> instruction: 0x462b48d7
   1b8a8:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   1b8ac:			; <UNDEFINED> instruction: 0xf0244621
   1b8b0:			; <UNDEFINED> instruction: 0xf8d6fc39
   1b8b4:	blcs	27d2c <__printf_chk@plt+0x158fc>
   1b8b8:	ldmibmi	r3, {r0, r1, r2, r3, r5, r6, r8, ip, lr, pc}^
   1b8bc:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   1b8c0:	blx	fee5796a <_ZdlPv@@Base+0xfee1417a>
   1b8c4:			; <UNDEFINED> instruction: 0x311cf8d6
   1b8c8:	strbtle	r0, [pc], #-1946	; 1b8d0 <__printf_chk@plt+0x94a0>
   1b8cc:	ldrbtle	r0, [r6], #-1752	; 0xfffff928
   1b8d0:	ldrbtle	r0, [sp], #-1881	; 0xfffff8a7
   1b8d4:			; <UNDEFINED> instruction: 0xf100069a
   1b8d8:	ldreq	r8, [fp, -r5, lsl #1]
   1b8dc:	addhi	pc, ip, r0, lsl #2
   1b8e0:	andcc	lr, r1, #3620864	; 0x374000
   1b8e4:	vrshr.s64	d4, d3, #64
   1b8e8:	bls	3bb34 <__printf_chk@plt+0x29704>
   1b8ec:	tstls	r1, r9, asr ip
   1b8f0:	strtmi	r2, [r0], -r0, lsl #2
   1b8f4:	stmdbls	r0, {r0, r4, r6, r7, sl, ip, lr}
   1b8f8:	blx	fec57992 <_ZdlPv@@Base+0xfec141a2>
   1b8fc:	strtmi	r4, [fp], -r3, asr #17
   1b900:	strtmi	r4, [r1], -sl, lsr #12
   1b904:			; <UNDEFINED> instruction: 0xf0244478
   1b908:			; <UNDEFINED> instruction: 0xf8d6fc0d
   1b90c:	strtmi	r1, [r0], -r0, lsr #2
   1b910:	blx	fed579aa <_ZdlPv@@Base+0xfed141ba>
   1b914:			; <UNDEFINED> instruction: 0x462b48be
   1b918:	strtmi	r4, [r1], -sl, lsr #12
   1b91c:			; <UNDEFINED> instruction: 0xf0244478
   1b920:			; <UNDEFINED> instruction: 0xf8d6fc01
   1b924:	strtmi	r1, [r0], -r4, lsr #2
   1b928:	blx	fea579c2 <_ZdlPv@@Base+0xfea141d2>
   1b92c:			; <UNDEFINED> instruction: 0x462b48b9
   1b930:	strtmi	r4, [r1], -sl, lsr #12
   1b934:			; <UNDEFINED> instruction: 0xf0244478
   1b938:			; <UNDEFINED> instruction: 0xf8d6fbf5
   1b93c:	strtmi	r3, [r0], -r8, lsr #2
   1b940:	blx	75a2e <_ZdlPv@@Base+0x3223e>
   1b944:			; <UNDEFINED> instruction: 0xf024f103
   1b948:	ldmmi	r3!, {r0, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   1b94c:	strtmi	r4, [sl], -fp, lsr #12
   1b950:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1b954:	blx	ff9d79ee <_ZdlPv@@Base+0xff9941fe>
   1b958:	ldrdcc	pc, [ip, -r6]!
   1b95c:	ldmdavs	r9!, {r5, r9, sl, lr}
   1b960:			; <UNDEFINED> instruction: 0xf103fb01
   1b964:	blx	fe2d79fe <_ZdlPv@@Base+0xfe29420e>
   1b968:	strtmi	r4, [fp], -ip, lsr #17
   1b96c:	strtmi	r4, [r1], -sl, lsr #12
   1b970:			; <UNDEFINED> instruction: 0xf0244478
   1b974:			; <UNDEFINED> instruction: 0x4640fbd7
   1b978:	blx	fe8d7a22 <_ZdlPv@@Base+0xfe894232>
   1b97c:	blmi	186e424 <_ZdlPv@@Base+0x182ac34>
   1b980:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b984:	blls	2759f4 <_ZdlPv@@Base+0x232204>
   1b988:			; <UNDEFINED> instruction: 0xf040405a
   1b98c:	strhlt	r8, [sl], -r2
   1b990:			; <UNDEFINED> instruction: 0x87f0e8bd
   1b994:	ldrbtmi	r4, [r9], #-2467	; 0xfffff65d
   1b998:	stmibmi	r3!, {r0, r1, r8, r9, sl, sp, lr, pc}
   1b99c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   1b9a0:	blx	1257a4a <_ZdlPv@@Base+0x121425a>
   1b9a4:			; <UNDEFINED> instruction: 0x311cf8d6
   1b9a8:	strle	r0, [pc, #1946]	; 1c14a <__printf_chk@plt+0x9d1a>
   1b9ac:			; <UNDEFINED> instruction: 0x4640499f
   1b9b0:			; <UNDEFINED> instruction: 0xf0284479
   1b9b4:			; <UNDEFINED> instruction: 0xf8d6fbfb
   1b9b8:			; <UNDEFINED> instruction: 0x06d8311c
   1b9bc:	ldmibmi	ip, {r3, r7, r8, sl, ip, lr, pc}
   1b9c0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   1b9c4:	blx	ffcd7a6e <_ZdlPv@@Base+0xffc9427e>
   1b9c8:			; <UNDEFINED> instruction: 0x311cf8d6
   1b9cc:	strle	r0, [r1, #1881]	; 0x759
   1b9d0:			; <UNDEFINED> instruction: 0x46404998
   1b9d4:			; <UNDEFINED> instruction: 0xf0284479
   1b9d8:			; <UNDEFINED> instruction: 0xf8d6fbe9
   1b9dc:			; <UNDEFINED> instruction: 0x069a311c
   1b9e0:	svcge	0x007bf57f
   1b9e4:			; <UNDEFINED> instruction: 0x46404994
   1b9e8:			; <UNDEFINED> instruction: 0xf0284479
   1b9ec:			; <UNDEFINED> instruction: 0xf8d6fbdf
   1b9f0:			; <UNDEFINED> instruction: 0x071b311c
   1b9f4:	svcge	0x0074f57f
   1b9f8:			; <UNDEFINED> instruction: 0x46404990
   1b9fc:			; <UNDEFINED> instruction: 0xf0284479
   1ba00:	ldmib	sp, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   1ba04:	addsmi	r3, r3, #268435456	; 0x10000000
   1ba08:	svcge	0x006ff6ff
   1ba0c:			; <UNDEFINED> instruction: 0xf0284640
   1ba10:	blls	9a90c <_ZdlPv@@Base+0x5711c>
   1ba14:	stmibmi	sl, {r0, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   1ba18:	sxtb	r4, r9, ror #8
   1ba1c:	ldrbtmi	r4, [r9], #-2441	; 0xfffff677
   1ba20:	stmibmi	r9, {r0, r3, r4, r7, r9, sl, sp, lr, pc}
   1ba24:	ldrb	r4, [r3, #1145]!	; 0x479
   1ba28:	ldrbtmi	r4, [r9], #-2440	; 0xfffff678
   1ba2c:	stmibmi	r8, {r1, r2, r3, r5, r8, sl, sp, lr, pc}
   1ba30:			; <UNDEFINED> instruction: 0xe6404479
   1ba34:	ldrbtmi	r4, [r9], #-2439	; 0xfffff679
   1ba38:			; <UNDEFINED> instruction: 0xf027e6cf
   1ba3c:			; <UNDEFINED> instruction: 0x4601fe51
   1ba40:			; <UNDEFINED> instruction: 0xf0244640
   1ba44:			; <UNDEFINED> instruction: 0xf8d6fb0b
   1ba48:	blcs	67ea0 <_ZdlPv@@Base+0x246b0>
   1ba4c:	svcge	0x0019f73f
   1ba50:	ldrbtmi	r4, [r9], #-2433	; 0xfffff67f
   1ba54:			; <UNDEFINED> instruction: 0x4620e717
   1ba58:	blx	457af2 <_ZdlPv@@Base+0x414302>
   1ba5c:			; <UNDEFINED> instruction: 0x4621487f
   1ba60:	ldrbtmi	r4, [r8], #-1579	; 0xfffff9d5
   1ba64:			; <UNDEFINED> instruction: 0xf024462a
   1ba68:			; <UNDEFINED> instruction: 0x6db1fb5d
   1ba6c:			; <UNDEFINED> instruction: 0xf43f2900
   1ba70:			; <UNDEFINED> instruction: 0x4620ad3e
   1ba74:	blx	d7b0e <_ZdlPv@@Base+0x9431e>
   1ba78:			; <UNDEFINED> instruction: 0x462b4879
   1ba7c:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   1ba80:			; <UNDEFINED> instruction: 0xf0244621
   1ba84:	ldr	pc, [r2, #-2895]!	; 0xfffff4b1
   1ba88:			; <UNDEFINED> instruction: 0xf0244620
   1ba8c:	ldmdami	r5!, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   1ba90:	strtmi	r4, [sl], -fp, lsr #12
   1ba94:			; <UNDEFINED> instruction: 0x46214478
   1ba98:	blx	1157b32 <_ZdlPv@@Base+0x1114342>
   1ba9c:	ldrdne	pc, [ip], r6
   1baa0:			; <UNDEFINED> instruction: 0xf0244620
   1baa4:	ldmdami	r0!, {r0, r1, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   1baa8:	strtmi	r4, [sl], -fp, lsr #12
   1baac:			; <UNDEFINED> instruction: 0x46214478
   1bab0:	blx	e57b4a <_ZdlPv@@Base+0xe1435a>
   1bab4:			; <UNDEFINED> instruction: 0x3094f8d6
   1bab8:	stmdbmi	ip!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   1babc:			; <UNDEFINED> instruction: 0x46204479
   1bac0:	blx	ff357b58 <_ZdlPv@@Base+0xff314368>
   1bac4:	strtmi	r4, [fp], -sl, ror #16
   1bac8:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   1bacc:			; <UNDEFINED> instruction: 0xf0244621
   1bad0:	strb	pc, [sp, #2857]	; 0xb29	; <UNPREDICTABLE>
   1bad4:	ldrbtmi	r4, [r9], #-2407	; 0xfffff699
   1bad8:	stmdbmi	r7!, {r1, r2, r4, r5, r6, r7, sl, sp, lr, pc}^
   1badc:			; <UNDEFINED> instruction: 0xe7ee4479
   1bae0:	ldrbtmi	r4, [r9], #-2406	; 0xfffff69a
   1bae4:	stmdbmi	r6!, {r0, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
   1bae8:	strbt	r4, [sp], #1145	; 0x479
   1baec:	ldrbtmi	r4, [r9], #-2405	; 0xfffff69b
   1baf0:			; <UNDEFINED> instruction: 0xf7f6e673
   1baf4:			; <UNDEFINED> instruction: 0x4640eb72
   1baf8:	blx	ff8d7ba0 <_ZdlPv@@Base+0xff8943b0>
   1bafc:	bl	1cd9adc <_ZdlPv@@Base+0x1c962ec>
   1bb00:	andeq	r2, r5, r8, asr #20
   1bb04:	andeq	r0, r0, ip, ror r1
   1bb08:	andeq	r2, r5, sl, lsr #20
   1bb0c:	muleq	r0, r0, r2
   1bb10:	andeq	r0, r0, r8, asr #4
   1bb14:	andeq	fp, r2, r2, asr ip
   1bb18:	andeq	fp, r2, r2, asr ip
   1bb1c:	andeq	fp, r2, r8, asr #24
   1bb20:	andeq	fp, r2, sl, asr #24
   1bb24:	andeq	r0, r0, r0, lsr #3
   1bb28:	andeq	fp, r2, r0, lsr ip
   1bb2c:	andeq	fp, r2, r2, lsr #24
   1bb30:	andeq	fp, r2, lr, lsl ip
   1bb34:	andeq	fp, r2, r6, lsr #24
   1bb38:	andeq	fp, r2, r6, lsr #24
   1bb3c:	andeq	fp, r2, sl, lsr #24
   1bb40:	andeq	fp, r2, r4, lsr #24
   1bb44:	andeq	fp, r2, r6, lsr #24
   1bb48:	andeq	fp, r2, lr, lsl ip
   1bb4c:	andeq	fp, r2, lr, lsl ip
   1bb50:	andeq	fp, r2, sl, lsl #21
   1bb54:	andeq	fp, r2, r2, lsr #24
   1bb58:	andeq	fp, r2, sl, ror #20
   1bb5c:	andeq	fp, r2, r2, lsr #24
   1bb60:	andeq	fp, r2, sl, asr sl
   1bb64:	andeq	fp, r2, lr, lsr #20
   1bb68:	andeq	fp, r2, r2, lsr sl
   1bb6c:	strdeq	fp, [r2], -sl
   1bb70:	andeq	r0, r0, r4, ror r2
   1bb74:	andeq	fp, r2, lr, lsl #24
   1bb78:	andeq	fp, r2, r2, lsl ip
   1bb7c:	andeq	fp, r2, lr, lsl #24
   1bb80:	andeq	fp, r2, r6, lsl ip
   1bb84:	andeq	fp, r2, lr, lsl ip
   1bb88:	andeq	fp, r2, r6, lsr #24
   1bb8c:	andeq	fp, r2, ip, lsl ip
   1bb90:	andeq	fp, r2, lr, lsl ip
   1bb94:	andeq	fp, r2, r4, lsl ip
   1bb98:	andeq	fp, r2, r2, ror #17
   1bb9c:	andeq	fp, r2, lr, lsl #24
   1bba0:	andeq	fp, r2, r2, lsl ip
   1bba4:	andeq	fp, r2, r6, lsl ip
   1bba8:	andeq	fp, r2, r8, ror #24
   1bbac:	andeq	fp, r2, sl, ror #24
   1bbb0:	andeq	fp, r2, ip, lsr r8
   1bbb4:	andeq	fp, r2, r4, ror #24
   1bbb8:	andeq	fp, r2, r0, ror #24
   1bbbc:	andeq	fp, r2, r0, ror #24
   1bbc0:	andeq	fp, r2, sl, asr ip
   1bbc4:	andeq	fp, r2, sl, asr ip
   1bbc8:	muleq	r2, ip, r7
   1bbcc:	andeq	fp, r2, r0, asr ip
   1bbd0:	andeq	fp, r2, r6, ror r7
   1bbd4:	andeq	fp, r2, lr, lsr ip
   1bbd8:	andeq	fp, r2, r0, asr r7
   1bbdc:	andeq	fp, r2, ip, lsr #24
   1bbe0:	andeq	fp, r2, ip, asr #14
   1bbe4:	andeq	fp, r2, ip, lsl #24
   1bbe8:	andeq	fp, r2, lr, lsl #24
   1bbec:	andeq	fp, r2, ip, lsl #24
   1bbf0:	andeq	fp, r2, r4, lsl ip
   1bbf4:	andeq	fp, r2, r4, lsr ip
   1bbf8:	andeq	ip, r2, r2, lsl lr
   1bbfc:	andeq	fp, r2, r8, asr pc
   1bc00:	andeq	fp, r2, sl, lsr #24
   1bc04:	andeq	fp, r2, sl, lsr ip
   1bc08:	andeq	fp, r2, r6, lsr r6
   1bc0c:	andeq	fp, r2, ip, asr ip
   1bc10:	andeq	fp, r2, r0, ror #24
   1bc14:	andeq	fp, r2, r8, ror ip
   1bc18:	muleq	r2, r2, ip
   1bc1c:	muleq	r2, r0, ip
   1bc20:	andeq	r2, r5, r0, ror #6
   1bc24:	andeq	fp, r2, r6, asr r5
   1bc28:	andeq	sl, r2, lr, lsl #23
   1bc2c:	andeq	fp, r2, r4, asr fp
   1bc30:	andeq	fp, r2, r2, asr fp
   1bc34:	andeq	fp, r2, ip, asr #22
   1bc38:	andeq	fp, r2, r0, asr fp
   1bc3c:	andeq	fp, r2, ip, asr #22
   1bc40:	ldrdeq	fp, [r2], -r4
   1bc44:	andeq	fp, r2, lr, asr #9
   1bc48:	andeq	fp, r2, r8, asr #9
   1bc4c:	andeq	sl, r2, r2, lsl #22
   1bc50:			; <UNDEFINED> instruction: 0x0002b4bc
   1bc54:	strdeq	sl, [r2], -r6
   1bc58:	andeq	ip, r2, r2, lsr ip
   1bc5c:	andeq	fp, r2, r2, lsl #13
   1bc60:	andeq	fp, r2, lr, ror r6
   1bc64:	strdeq	fp, [r2], -ip
   1bc68:	andeq	fp, r2, r0, lsl #16
   1bc6c:	andeq	fp, r2, r4, lsr r4
   1bc70:	andeq	fp, r2, sl, lsl #16
   1bc74:	andeq	fp, r2, sl, lsr #8
   1bc78:	andeq	fp, r2, r0, lsl r4
   1bc7c:	andeq	fp, r2, sl, lsr r4
   1bc80:	andeq	fp, r2, r0, lsr #8
   1bc84:	andeq	fp, r2, sl, lsr #8
   1bc88:	blmi	14ae1d4 <_ZdlPv@@Base+0x146a9e4>
   1bc8c:	svcmi	0x00f0e92d
   1bc90:	addlt	r4, sp, r9, ror r4
   1bc94:			; <UNDEFINED> instruction: 0x4e514a50
   1bc98:	ldrbtmi	r2, [sl], #-1280	; 0xfffffb00
   1bc9c:	stmiapl	fp, {r0, r9, ip, pc}^
   1bca0:	stmdami	pc, {r1, r2, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
   1bca4:	movwls	r6, #47131	; 0xb81b
   1bca8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1bcac:	ldrbtmi	r4, [r8], #-2893	; 0xfffff4b3
   1bcb0:	teqls	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   1bcb4:	teqhi	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   1bcb8:	ldrbtmi	r5, [r9], #2260	; 0x8d4
   1bcbc:	teqge	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   1bcc0:			; <UNDEFINED> instruction: 0x462344f8
   1bcc4:	strtmi	r4, [r1], -r2, lsr #12
   1bcc8:			; <UNDEFINED> instruction: 0xf02444fa
   1bccc:			; <UNDEFINED> instruction: 0xf856fa2b
   1bcd0:			; <UNDEFINED> instruction: 0xf7ff0b64
   1bcd4:	ldrd	pc, [r4], -sp
   1bcd8:	blx	ff6d9cdc <_ZdlPv@@Base+0xff6964ec>
   1bcdc:	cfstr32cs	mvfx3, [sl, #-4]
   1bce0:			; <UNDEFINED> instruction: 0xf856d01c
   1bce4:	blcs	2b8fc <__printf_chk@plt+0x194cc>
   1bce8:	svcge	0x0006d0f8
   1bcec:	ldrtmi	r4, [r8], -r9, lsr #12
   1bcf0:			; <UNDEFINED> instruction: 0xf9c4f024
   1bcf4:	strbmi	r4, [r8], -r3, lsr #12
   1bcf8:	ldrtmi	r4, [r9], -r2, lsr #12
   1bcfc:	blx	4d7d94 <_ZdlPv@@Base+0x4945a4>
   1bd00:			; <UNDEFINED> instruction: 0xf8d86830
   1bd04:	addsmi	r3, r8, #0
   1bd08:	strcc	sp, [r1, #-486]	; 0xfffffe1a
   1bd0c:	strtmi	r4, [r2], -r3, lsr #12
   1bd10:	ldrbmi	r4, [r0], -r1, lsr #12
   1bd14:	blx	1d7dac <_ZdlPv@@Base+0x1945bc>
   1bd18:	mvnle	r2, sl, lsl #26
   1bd1c:			; <UNDEFINED> instruction: 0xae044935
   1bd20:	ldrsblt	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   1bd24:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   1bd28:	ldrsbge	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   1bd2c:			; <UNDEFINED> instruction: 0xf8df4479
   1bd30:	ldrbtmi	r9, [fp], #208	; 0xd0
   1bd34:	svcge	0x000244fa
   1bd38:			; <UNDEFINED> instruction: 0x319844f9
   1bd3c:			; <UNDEFINED> instruction: 0xf7f84630
   1bd40:	movwcs	pc, #2381	; 0x94d	; <UNPREDICTABLE>
   1bd44:	strbmi	r9, [r2], -r2, lsl #6
   1bd48:			; <UNDEFINED> instruction: 0x46304639
   1bd4c:			; <UNDEFINED> instruction: 0xf94af7f8
   1bd50:	stmdbls	r2, {r3, r6, r7, r8, ip, sp, pc}
   1bd54:	stcge	3, cr11, [r6, #-324]	; 0xfffffebc
   1bd58:			; <UNDEFINED> instruction: 0xf0244628
   1bd5c:			; <UNDEFINED> instruction: 0x4623f97f
   1bd60:			; <UNDEFINED> instruction: 0x46224650
   1bd64:			; <UNDEFINED> instruction: 0xf0244629
   1bd68:	stmdals	r3, {r0, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   1bd6c:	ldrdcc	pc, [r0], -r9
   1bd70:	mlale	r2, r8, r2, r4
   1bd74:	blx	fe359d78 <_ZdlPv@@Base+0xfe316588>
   1bd78:	ldrtmi	r4, [r9], -r2, asr #12
   1bd7c:			; <UNDEFINED> instruction: 0xf7f84630
   1bd80:	stmdacs	r0, {r0, r4, r5, r8, fp, ip, sp, lr, pc}
   1bd84:	bls	90520 <_ZdlPv@@Base+0x4cd30>
   1bd88:	ldmpl	r3, {r1, r2, r3, r4, r8, r9, fp, lr}^
   1bd8c:			; <UNDEFINED> instruction: 0xf7f66818
   1bd90:			; <UNDEFINED> instruction: 0xf00eeb0c
   1bd94:	bmi	75b9b0 <_ZdlPv@@Base+0x7181c0>
   1bd98:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   1bd9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1bda0:	subsmi	r9, sl, fp, lsl #22
   1bda4:	andlt	sp, sp, r1, lsl r1
   1bda8:	svchi	0x00f0e8bd
   1bdac:			; <UNDEFINED> instruction: 0xf6404659
   1bdb0:			; <UNDEFINED> instruction: 0xf023502b
   1bdb4:	stmdbls	r2, {r0, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   1bdb8:	ldmdami	r4, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   1bdbc:	strtmi	r4, [r2], -r3, lsr #12
   1bdc0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   1bdc4:			; <UNDEFINED> instruction: 0xf9aef024
   1bdc8:			; <UNDEFINED> instruction: 0xf7f6e7bd
   1bdcc:	svclt	0x0000ea06
   1bdd0:	andeq	r2, r5, r0, asr r0
   1bdd4:	andeq	r0, r0, ip, ror r1
   1bdd8:	andeq	r2, r5, r6, asr #32
   1bddc:	andeq	r7, r5, r4, asr #30
   1bde0:	andeq	fp, r2, lr, ror #18
   1bde4:	andeq	r0, r0, r8, asr #4
   1bde8:	andeq	fp, r2, sl, ror r9
   1bdec:	andeq	r7, r5, r4, lsr #30
   1bdf0:	andeq	fp, r2, r0, lsl #19
   1bdf4:			; <UNDEFINED> instruction: 0x00057eb8
   1bdf8:	muleq	r2, lr, sp
   1bdfc:	andeq	fp, r2, r0, lsl #18
   1be00:	andeq	r7, r5, ip, lsr #29
   1be04:	andeq	r0, r0, r0, lsr r2
   1be08:	andeq	r1, r5, r6, asr #30
   1be0c:	andeq	fp, r2, r6, lsl #17
   1be10:	mcrcs	8, 5, pc, cr0, cr15, {6}	; <UNPREDICTABLE>
   1be14:	mcrcc	8, 5, pc, cr0, cr15, {6}	; <UNPREDICTABLE>
   1be18:			; <UNDEFINED> instruction: 0xf8df447a
   1be1c:			; <UNDEFINED> instruction: 0xf8df1ea0
   1be20:	push	{r5, r7, r9, sl, fp}
   1be24:	ldrbtmi	r4, [r9], #-496	; 0xfffffe10
   1be28:	ldrdlt	r5, [r2], r3
   1be2c:			; <UNDEFINED> instruction: 0xf8df4478
   1be30:	ldmdavs	fp, {r2, r4, r7, r9, sl, fp, sp, lr}
   1be34:			; <UNDEFINED> instruction: 0xf04f9301
   1be38:			; <UNDEFINED> instruction: 0xf0080300
   1be3c:			; <UNDEFINED> instruction: 0xf8dfff6f
   1be40:	strbtmi	r1, [sp], -r8, lsl #29
   1be44:	mcreq	8, 4, pc, cr4, cr15, {6}	; <UNPREDICTABLE>
   1be48:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   1be4c:			; <UNDEFINED> instruction: 0xf0084478
   1be50:			; <UNDEFINED> instruction: 0xf8dfff65
   1be54:			; <UNDEFINED> instruction: 0xf8df1e7c
   1be58:	ldrbtmi	r0, [r9], #-3708	; 0xfffff184
   1be5c:			; <UNDEFINED> instruction: 0xf0084478
   1be60:			; <UNDEFINED> instruction: 0xf8dfff5d
   1be64:			; <UNDEFINED> instruction: 0xf8df1e74
   1be68:	ldrbtmi	r0, [r9], #-3700	; 0xfffff18c
   1be6c:			; <UNDEFINED> instruction: 0xf0084478
   1be70:			; <UNDEFINED> instruction: 0xf8dfff55
   1be74:			; <UNDEFINED> instruction: 0xf8df1e6c
   1be78:	ldrbtmi	r0, [r9], #-3692	; 0xfffff194
   1be7c:			; <UNDEFINED> instruction: 0xf0084478
   1be80:			; <UNDEFINED> instruction: 0xf8dfff4d
   1be84:			; <UNDEFINED> instruction: 0xf8df1e64
   1be88:	ldrbtmi	r0, [r9], #-3684	; 0xfffff19c
   1be8c:			; <UNDEFINED> instruction: 0xf0084478
   1be90:			; <UNDEFINED> instruction: 0xf8dfff45
   1be94:			; <UNDEFINED> instruction: 0xf8df1e5c
   1be98:	ldrbtmi	r0, [r9], #-3676	; 0xfffff1a4
   1be9c:			; <UNDEFINED> instruction: 0xf0084478
   1bea0:			; <UNDEFINED> instruction: 0xf8dfff3d
   1bea4:			; <UNDEFINED> instruction: 0xf8df1e54
   1bea8:	ldrbtmi	r0, [r9], #-3668	; 0xfffff1ac
   1beac:			; <UNDEFINED> instruction: 0xf0084478
   1beb0:			; <UNDEFINED> instruction: 0xf8dfff35
   1beb4:			; <UNDEFINED> instruction: 0xf8df1e4c
   1beb8:	ldrbtmi	r0, [r9], #-3660	; 0xfffff1b4
   1bebc:			; <UNDEFINED> instruction: 0xf0084478
   1bec0:			; <UNDEFINED> instruction: 0xf8dfff2d
   1bec4:			; <UNDEFINED> instruction: 0xf8df1e44
   1bec8:	ldrbtmi	r0, [r9], #-3652	; 0xfffff1bc
   1becc:			; <UNDEFINED> instruction: 0xf0084478
   1bed0:			; <UNDEFINED> instruction: 0xf8dfff25
   1bed4:			; <UNDEFINED> instruction: 0xf8df1e3c
   1bed8:	ldrbtmi	r0, [r9], #-3644	; 0xfffff1c4
   1bedc:			; <UNDEFINED> instruction: 0xf0084478
   1bee0:			; <UNDEFINED> instruction: 0xf8dfff1d
   1bee4:			; <UNDEFINED> instruction: 0xf8df1e34
   1bee8:	ldrbtmi	r0, [r9], #-3636	; 0xfffff1cc
   1beec:			; <UNDEFINED> instruction: 0xf0084478
   1bef0:			; <UNDEFINED> instruction: 0xf8dfff15
   1bef4:			; <UNDEFINED> instruction: 0xf8df1e2c
   1bef8:	ldrbtmi	r0, [r9], #-3628	; 0xfffff1d4
   1befc:			; <UNDEFINED> instruction: 0xf0084478
   1bf00:			; <UNDEFINED> instruction: 0xf8dfff0d
   1bf04:			; <UNDEFINED> instruction: 0xf8df1e24
   1bf08:	ldrbtmi	r0, [r9], #-3620	; 0xfffff1dc
   1bf0c:			; <UNDEFINED> instruction: 0xf0084478
   1bf10:			; <UNDEFINED> instruction: 0xf8dfff05
   1bf14:			; <UNDEFINED> instruction: 0xf8df1e1c
   1bf18:	ldrbtmi	r0, [r9], #-3612	; 0xfffff1e4
   1bf1c:			; <UNDEFINED> instruction: 0xf0084478
   1bf20:			; <UNDEFINED> instruction: 0xf8dffefd
   1bf24:			; <UNDEFINED> instruction: 0xf8df1e14
   1bf28:	ldrbtmi	r0, [r9], #-3604	; 0xfffff1ec
   1bf2c:			; <UNDEFINED> instruction: 0xf0084478
   1bf30:			; <UNDEFINED> instruction: 0xf8dffef5
   1bf34:			; <UNDEFINED> instruction: 0xf8df1e0c
   1bf38:	ldrbtmi	r0, [r9], #-3596	; 0xfffff1f4
   1bf3c:			; <UNDEFINED> instruction: 0xf0084478
   1bf40:			; <UNDEFINED> instruction: 0xf8dffeed
   1bf44:			; <UNDEFINED> instruction: 0xf8df1e04
   1bf48:	ldrbtmi	r0, [r9], #-3588	; 0xfffff1fc
   1bf4c:			; <UNDEFINED> instruction: 0xf0084478
   1bf50:			; <UNDEFINED> instruction: 0xf8dffee5
   1bf54:			; <UNDEFINED> instruction: 0xf8df1dfc
   1bf58:	ldrbtmi	r0, [r9], #-3580	; 0xfffff204
   1bf5c:			; <UNDEFINED> instruction: 0xf0084478
   1bf60:			; <UNDEFINED> instruction: 0xf8dffedd
   1bf64:			; <UNDEFINED> instruction: 0xf8df1df4
   1bf68:	ldrbtmi	r0, [r9], #-3572	; 0xfffff20c
   1bf6c:			; <UNDEFINED> instruction: 0xf0084478
   1bf70:			; <UNDEFINED> instruction: 0xf8dffed5
   1bf74:			; <UNDEFINED> instruction: 0xf8df1dec
   1bf78:	ldrbtmi	r0, [r9], #-3564	; 0xfffff214
   1bf7c:			; <UNDEFINED> instruction: 0xf0084478
   1bf80:			; <UNDEFINED> instruction: 0xf8dffecd
   1bf84:			; <UNDEFINED> instruction: 0xf8df1de4
   1bf88:	ldrbtmi	r0, [r9], #-3556	; 0xfffff21c
   1bf8c:			; <UNDEFINED> instruction: 0xf0084478
   1bf90:			; <UNDEFINED> instruction: 0xf8dffec5
   1bf94:			; <UNDEFINED> instruction: 0xf8df1ddc
   1bf98:	ldrbtmi	r0, [r9], #-3548	; 0xfffff224
   1bf9c:			; <UNDEFINED> instruction: 0xf0084478
   1bfa0:			; <UNDEFINED> instruction: 0xf8dffebd
   1bfa4:			; <UNDEFINED> instruction: 0xf8df1dd4
   1bfa8:	ldrbtmi	r0, [r9], #-3540	; 0xfffff22c
   1bfac:			; <UNDEFINED> instruction: 0xf0084478
   1bfb0:			; <UNDEFINED> instruction: 0xf8dffeb5
   1bfb4:			; <UNDEFINED> instruction: 0xf8df1dcc
   1bfb8:	ldrbtmi	r0, [r9], #-3532	; 0xfffff234
   1bfbc:			; <UNDEFINED> instruction: 0xf0084478
   1bfc0:			; <UNDEFINED> instruction: 0xf8dffead
   1bfc4:			; <UNDEFINED> instruction: 0xf8df1dc4
   1bfc8:	ldrbtmi	r0, [r9], #-3524	; 0xfffff23c
   1bfcc:			; <UNDEFINED> instruction: 0xf0084478
   1bfd0:			; <UNDEFINED> instruction: 0xf8dffea5
   1bfd4:			; <UNDEFINED> instruction: 0xf8df1dbc
   1bfd8:	ldrbtmi	r0, [r9], #-3516	; 0xfffff244
   1bfdc:			; <UNDEFINED> instruction: 0xf0084478
   1bfe0:			; <UNDEFINED> instruction: 0xf8dffe9d
   1bfe4:			; <UNDEFINED> instruction: 0xf8df1db4
   1bfe8:	ldrbtmi	r0, [r9], #-3508	; 0xfffff24c
   1bfec:			; <UNDEFINED> instruction: 0xf0084478
   1bff0:			; <UNDEFINED> instruction: 0xf8dffe95
   1bff4:			; <UNDEFINED> instruction: 0xf8df1dac
   1bff8:	ldrbtmi	r0, [r9], #-3500	; 0xfffff254
   1bffc:			; <UNDEFINED> instruction: 0xf0084478
   1c000:			; <UNDEFINED> instruction: 0xf8dffe8d
   1c004:			; <UNDEFINED> instruction: 0xf8df1da4
   1c008:	ldrbtmi	r0, [r9], #-3492	; 0xfffff25c
   1c00c:			; <UNDEFINED> instruction: 0xf0084478
   1c010:			; <UNDEFINED> instruction: 0xf8dffe85
   1c014:			; <UNDEFINED> instruction: 0xf8df1d9c
   1c018:	ldrbtmi	r0, [r9], #-3484	; 0xfffff264
   1c01c:			; <UNDEFINED> instruction: 0xf0084478
   1c020:			; <UNDEFINED> instruction: 0xf8dffe7d
   1c024:			; <UNDEFINED> instruction: 0xf8df1d94
   1c028:	ldrbtmi	r0, [r9], #-3476	; 0xfffff26c
   1c02c:			; <UNDEFINED> instruction: 0xf0084478
   1c030:			; <UNDEFINED> instruction: 0xf8dffe75
   1c034:			; <UNDEFINED> instruction: 0xf8df1d8c
   1c038:	ldrbtmi	r0, [r9], #-3468	; 0xfffff274
   1c03c:			; <UNDEFINED> instruction: 0xf0084478
   1c040:			; <UNDEFINED> instruction: 0xf8dffe6d
   1c044:			; <UNDEFINED> instruction: 0xf8df1d84
   1c048:	ldrbtmi	r0, [r9], #-3460	; 0xfffff27c
   1c04c:			; <UNDEFINED> instruction: 0xf0084478
   1c050:			; <UNDEFINED> instruction: 0xf8dffe65
   1c054:			; <UNDEFINED> instruction: 0xf8df1d7c
   1c058:	ldrbtmi	r0, [r9], #-3452	; 0xfffff284
   1c05c:			; <UNDEFINED> instruction: 0xf0084478
   1c060:			; <UNDEFINED> instruction: 0xf8dffe5d
   1c064:			; <UNDEFINED> instruction: 0xf8df1d74
   1c068:	ldrbtmi	r0, [r9], #-3444	; 0xfffff28c
   1c06c:			; <UNDEFINED> instruction: 0xf0084478
   1c070:			; <UNDEFINED> instruction: 0xf8dffe55
   1c074:			; <UNDEFINED> instruction: 0xf8df1d6c
   1c078:	ldrbtmi	r0, [r9], #-3436	; 0xfffff294
   1c07c:			; <UNDEFINED> instruction: 0xf0084478
   1c080:			; <UNDEFINED> instruction: 0xf8dffe4d
   1c084:			; <UNDEFINED> instruction: 0xf8df1d64
   1c088:	ldrbtmi	r0, [r9], #-3428	; 0xfffff29c
   1c08c:			; <UNDEFINED> instruction: 0xf0084478
   1c090:			; <UNDEFINED> instruction: 0xf8dffe45
   1c094:			; <UNDEFINED> instruction: 0xf8df1d5c
   1c098:	ldrbtmi	r0, [r9], #-3420	; 0xfffff2a4
   1c09c:			; <UNDEFINED> instruction: 0xf0084478
   1c0a0:			; <UNDEFINED> instruction: 0xf8dffe3d
   1c0a4:			; <UNDEFINED> instruction: 0xf8df1d54
   1c0a8:	ldrbtmi	r0, [r9], #-3412	; 0xfffff2ac
   1c0ac:			; <UNDEFINED> instruction: 0xf0084478
   1c0b0:			; <UNDEFINED> instruction: 0xf8dffe35
   1c0b4:			; <UNDEFINED> instruction: 0xf8df1d4c
   1c0b8:	ldrbtmi	r0, [r9], #-3404	; 0xfffff2b4
   1c0bc:			; <UNDEFINED> instruction: 0xf0084478
   1c0c0:			; <UNDEFINED> instruction: 0xf8dffe2d
   1c0c4:			; <UNDEFINED> instruction: 0xf8df1d44
   1c0c8:	ldrbtmi	r0, [r9], #-3396	; 0xfffff2bc
   1c0cc:			; <UNDEFINED> instruction: 0xf0084478
   1c0d0:			; <UNDEFINED> instruction: 0xf8dffe25
   1c0d4:			; <UNDEFINED> instruction: 0xf8df1d3c
   1c0d8:	ldrbtmi	r0, [r9], #-3388	; 0xfffff2c4
   1c0dc:			; <UNDEFINED> instruction: 0xf0084478
   1c0e0:			; <UNDEFINED> instruction: 0xf8dffe1d
   1c0e4:			; <UNDEFINED> instruction: 0xf8df1d34
   1c0e8:	ldrbtmi	r0, [r9], #-3380	; 0xfffff2cc
   1c0ec:			; <UNDEFINED> instruction: 0xf0084478
   1c0f0:			; <UNDEFINED> instruction: 0xf8dffe15
   1c0f4:			; <UNDEFINED> instruction: 0xf8df1d2c
   1c0f8:	ldrbtmi	r0, [r9], #-3372	; 0xfffff2d4
   1c0fc:			; <UNDEFINED> instruction: 0xf0084478
   1c100:			; <UNDEFINED> instruction: 0xf8dffe0d
   1c104:			; <UNDEFINED> instruction: 0xf8df1d24
   1c108:	ldrbtmi	r0, [r9], #-3364	; 0xfffff2dc
   1c10c:			; <UNDEFINED> instruction: 0xf0084478
   1c110:			; <UNDEFINED> instruction: 0xf8dffe05
   1c114:	andcs	r1, r0, #28, 26	; 0x700
   1c118:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c11c:	blx	d581c4 <_ZdlPv@@Base+0xd149d4>
   1c120:			; <UNDEFINED> instruction: 0xf0272010
   1c124:	strmi	pc, [r4], -r1, asr #22
   1c128:			; <UNDEFINED> instruction: 0xff80f7f7
   1c12c:	stcne	8, cr15, [r4, #-892]	; 0xfffffc84
   1c130:			; <UNDEFINED> instruction: 0xf8df2700
   1c134:	strtmi	r3, [r2], -r4, lsl #26
   1c138:	stceq	8, cr15, [r0, #-892]	; 0xfffffc84
   1c13c:	rscvs	r4, r7, fp, ror r4
   1c140:	ldrbtmi	r3, [r8], #-776	; 0xfffffcf8
   1c144:	adcvs	r6, r0, r3, lsr #32
   1c148:	stmdbls	r0, {r2, r4, r5, r6, fp, ip, lr}
   1c14c:			; <UNDEFINED> instruction: 0xf7f74620
   1c150:			; <UNDEFINED> instruction: 0xf8dfff8b
   1c154:	ldrtmi	r1, [sl], -ip, ror #25
   1c158:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c15c:	blx	558204 <_ZdlPv@@Base+0x514a14>
   1c160:			; <UNDEFINED> instruction: 0xf0272010
   1c164:	strmi	pc, [r7], -r1, lsr #22
   1c168:			; <UNDEFINED> instruction: 0xff60f7f7
   1c16c:	ldclcc	8, cr15, [r4], {223}	; 0xdf
   1c170:			; <UNDEFINED> instruction: 0xf8df463a
   1c174:			; <UNDEFINED> instruction: 0xf04f1cd4
   1c178:	ldrbtmi	r0, [fp], #-2048	; 0xfffff800
   1c17c:	teqcc	r8, #32, 12	; 0x2000000
   1c180:	eorsvs	r4, fp, r9, ror r4
   1c184:			; <UNDEFINED> instruction: 0xf8c760b9
   1c188:	stmdbls	r0, {r2, r3, pc}
   1c18c:			; <UNDEFINED> instruction: 0xff6cf7f7
   1c190:	ldcne	8, cr15, [r8], #892	; 0x37c
   1c194:	strtmi	r4, [r8], -r2, asr #12
   1c198:			; <UNDEFINED> instruction: 0xf0284479
   1c19c:			; <UNDEFINED> instruction: 0x2010f9f5
   1c1a0:	blx	d8246 <_ZdlPv@@Base+0x94a56>
   1c1a4:			; <UNDEFINED> instruction: 0xf7f74607
   1c1a8:			; <UNDEFINED> instruction: 0xf8dfff41
   1c1ac:	ldrtmi	r3, [sl], -r4, lsr #25
   1c1b0:	stcne	8, cr15, [r0], #892	; 0x37c
   1c1b4:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c1b8:	andhi	pc, ip, r7, asr #17
   1c1bc:	ldrbtmi	r3, [r9], #-776	; 0xfffffcf8
   1c1c0:	adcsvs	r6, r9, fp, lsr r0
   1c1c4:			; <UNDEFINED> instruction: 0xf7f79900
   1c1c8:			; <UNDEFINED> instruction: 0xf8dfff4f
   1c1cc:	strbmi	r1, [r2], -ip, lsl #25
   1c1d0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c1d4:			; <UNDEFINED> instruction: 0xf9d8f028
   1c1d8:			; <UNDEFINED> instruction: 0xf0272010
   1c1dc:	strmi	pc, [r7], -r5, ror #21
   1c1e0:			; <UNDEFINED> instruction: 0xff24f7f7
   1c1e4:	ldclcc	8, cr15, [r4], #-892	; 0xfffffc84
   1c1e8:			; <UNDEFINED> instruction: 0xf8df463a
   1c1ec:			; <UNDEFINED> instruction: 0x46201c74
   1c1f0:			; <UNDEFINED> instruction: 0xf8c7447b
   1c1f4:	teqcc	r8, #12
   1c1f8:	eorsvs	r4, fp, r9, ror r4
   1c1fc:	stmdbls	r0, {r0, r3, r4, r5, r7, sp, lr}
   1c200:			; <UNDEFINED> instruction: 0xff32f7f7
   1c204:	mrrcne	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
   1c208:	strtmi	r4, [r8], -r2, asr #12
   1c20c:			; <UNDEFINED> instruction: 0xf0284479
   1c210:			; <UNDEFINED> instruction: 0x2010f9bb
   1c214:	blx	ff2582b8 <_ZdlPv@@Base+0xff214ac8>
   1c218:			; <UNDEFINED> instruction: 0xf7f74607
   1c21c:			; <UNDEFINED> instruction: 0xf8dfff07
   1c220:	ldrtmi	r3, [sl], -r8, asr #24
   1c224:	mcrrne	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
   1c228:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c22c:	andhi	pc, ip, r7, asr #17
   1c230:	ldrbtmi	r3, [r9], #-872	; 0xfffffc98
   1c234:	adcsvs	r6, r9, fp, lsr r0
   1c238:			; <UNDEFINED> instruction: 0xf7f79900
   1c23c:			; <UNDEFINED> instruction: 0xf8dfff15
   1c240:			; <UNDEFINED> instruction: 0x46421c30
   1c244:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c248:			; <UNDEFINED> instruction: 0xf99ef028
   1c24c:			; <UNDEFINED> instruction: 0xf0272010
   1c250:	strmi	pc, [r7], -fp, lsr #21
   1c254:	mcr2	7, 7, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
   1c258:	ldccc	8, cr15, [r8], {223}	; 0xdf
   1c25c:			; <UNDEFINED> instruction: 0xf8df463a
   1c260:			; <UNDEFINED> instruction: 0x46201c18
   1c264:			; <UNDEFINED> instruction: 0xf8c7447b
   1c268:	orrscc	r8, r8, #12
   1c26c:	eorsvs	r4, fp, r9, ror r4
   1c270:	stmdbls	r0, {r0, r3, r4, r5, r7, sp, lr}
   1c274:	mrc2	7, 7, pc, cr8, cr7, {7}
   1c278:	stcne	8, cr15, [r0], {223}	; 0xdf
   1c27c:	strtmi	r4, [r8], -r2, asr #12
   1c280:			; <UNDEFINED> instruction: 0xf0284479
   1c284:	andscs	pc, r0, r1, lsl #19
   1c288:	blx	fe3d832c <_ZdlPv@@Base+0xfe394b3c>
   1c28c:			; <UNDEFINED> instruction: 0xf7f74607
   1c290:			; <UNDEFINED> instruction: 0xf8dffecd
   1c294:	ldrtmi	r1, [sl], -ip, ror #23
   1c298:	blcc	ffa5a61c <_ZdlPv@@Base+0xffa16e2c>
   1c29c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c2a0:	eorsvs	r3, fp, r8, lsl #6
   1c2a4:	stmdbls	r0, {r0, r1, r4, r5, r6, fp, ip, lr}
   1c2a8:	andhi	pc, ip, r7, asr #17
   1c2ac:			; <UNDEFINED> instruction: 0xf7f760bb
   1c2b0:			; <UNDEFINED> instruction: 0xf8dffedb
   1c2b4:			; <UNDEFINED> instruction: 0x46421bd4
   1c2b8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c2bc:			; <UNDEFINED> instruction: 0xf964f028
   1c2c0:			; <UNDEFINED> instruction: 0xf0272010
   1c2c4:			; <UNDEFINED> instruction: 0x4607fa71
   1c2c8:	mrc2	7, 5, pc, cr0, cr7, {7}
   1c2cc:	blcc	fef5a650 <_ZdlPv@@Base+0xfef16e60>
   1c2d0:			; <UNDEFINED> instruction: 0xf8df463a
   1c2d4:			; <UNDEFINED> instruction: 0x46201bbc
   1c2d8:			; <UNDEFINED> instruction: 0xf8c7447b
   1c2dc:	orrscc	r8, r8, #12
   1c2e0:	eorsvs	r4, fp, r9, ror r4
   1c2e4:	stmdbls	r0, {r0, r3, r4, r5, r7, sp, lr}
   1c2e8:	mrc2	7, 5, pc, cr14, cr7, {7}
   1c2ec:	blne	fe95a670 <_ZdlPv@@Base+0xfe916e80>
   1c2f0:	strtmi	r4, [r8], -r2, asr #12
   1c2f4:			; <UNDEFINED> instruction: 0xf0284479
   1c2f8:	andscs	pc, r0, r7, asr #18
   1c2fc:	blx	15583a0 <_ZdlPv@@Base+0x1514bb0>
   1c300:			; <UNDEFINED> instruction: 0xf7f74607
   1c304:			; <UNDEFINED> instruction: 0xf8dffe93
   1c308:			; <UNDEFINED> instruction: 0x463a3b90
   1c30c:	blne	fe35a690 <_ZdlPv@@Base+0xfe316ea0>
   1c310:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c314:	andhi	pc, ip, r7, asr #17
   1c318:	ldrbtmi	r3, [r9], #-920	; 0xfffffc68
   1c31c:	adcsvs	r6, r9, fp, lsr r0
   1c320:			; <UNDEFINED> instruction: 0xf7f79900
   1c324:			; <UNDEFINED> instruction: 0xf8dffea1
   1c328:			; <UNDEFINED> instruction: 0x46421b78
   1c32c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c330:			; <UNDEFINED> instruction: 0xf92af028
   1c334:			; <UNDEFINED> instruction: 0xf0272010
   1c338:			; <UNDEFINED> instruction: 0x4607fa37
   1c33c:	mrc2	7, 3, pc, cr6, cr7, {7}
   1c340:	blne	185a6c4 <_ZdlPv@@Base+0x1816ed4>
   1c344:			; <UNDEFINED> instruction: 0xf8df463a
   1c348:	strtmi	r3, [r0], -r0, ror #22
   1c34c:	movwcc	r4, #33915	; 0x847b
   1c350:	ldmdapl	r3!, {r0, r1, r3, r4, r5, sp, lr}^
   1c354:			; <UNDEFINED> instruction: 0xf8c79900
   1c358:	adcsvs	r8, fp, ip
   1c35c:	mcr2	7, 4, pc, cr4, cr7, {7}	; <UNPREDICTABLE>
   1c360:	blne	125a6e4 <_ZdlPv@@Base+0x1216ef4>
   1c364:	strtmi	r4, [r8], -r2, asr #12
   1c368:			; <UNDEFINED> instruction: 0xf0284479
   1c36c:	andscs	pc, r0, sp, lsl #18
   1c370:	blx	6d8414 <_ZdlPv@@Base+0x694c24>
   1c374:			; <UNDEFINED> instruction: 0xf7f74607
   1c378:			; <UNDEFINED> instruction: 0xf8dffe59
   1c37c:			; <UNDEFINED> instruction: 0x463a3b34
   1c380:	blne	c5a704 <_ZdlPv@@Base+0xc16f14>
   1c384:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c388:	andhi	pc, ip, r7, asr #17
   1c38c:	ldrbtmi	r3, [r9], #-776	; 0xfffffcf8
   1c390:	adcsvs	r6, r9, fp, lsr r0
   1c394:			; <UNDEFINED> instruction: 0xf7f79900
   1c398:			; <UNDEFINED> instruction: 0xf8dffe67
   1c39c:			; <UNDEFINED> instruction: 0x46421b1c
   1c3a0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c3a4:			; <UNDEFINED> instruction: 0xf8f0f028
   1c3a8:			; <UNDEFINED> instruction: 0xf0272010
   1c3ac:			; <UNDEFINED> instruction: 0x4607f9fd
   1c3b0:	mrc2	7, 1, pc, cr12, cr7, {7}
   1c3b4:	blcc	15a738 <_ZdlPv@@Base+0x116f48>
   1c3b8:			; <UNDEFINED> instruction: 0xf8df463a
   1c3bc:	strtmi	r1, [r0], -r4, lsl #22
   1c3c0:			; <UNDEFINED> instruction: 0xf8c7447b
   1c3c4:	movwcc	r8, #32780	; 0x800c
   1c3c8:	eorsvs	r4, fp, r9, ror r4
   1c3cc:	stmdbls	r0, {r0, r3, r4, r5, r7, sp, lr}
   1c3d0:	mcr2	7, 2, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
   1c3d4:	bne	ffb5a758 <_ZdlPv@@Base+0xffb16f68>
   1c3d8:	strtmi	r4, [r8], -r2, asr #12
   1c3dc:			; <UNDEFINED> instruction: 0xf0284479
   1c3e0:			; <UNDEFINED> instruction: 0x2010f8d3
   1c3e4:			; <UNDEFINED> instruction: 0xf9e0f027
   1c3e8:			; <UNDEFINED> instruction: 0xf7f74607
   1c3ec:			; <UNDEFINED> instruction: 0xf8dffe1f
   1c3f0:			; <UNDEFINED> instruction: 0x463a3ad8
   1c3f4:	bne	ff55a778 <_ZdlPv@@Base+0xff516f88>
   1c3f8:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c3fc:	andhi	pc, ip, r7, asr #17
   1c400:	ldrbtmi	r3, [r9], #-776	; 0xfffffcf8
   1c404:	adcsvs	r6, r9, fp, lsr r0
   1c408:			; <UNDEFINED> instruction: 0xf7f79900
   1c40c:			; <UNDEFINED> instruction: 0xf8dffe2d
   1c410:	strbmi	r1, [r2], -r0, asr #21
   1c414:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c418:			; <UNDEFINED> instruction: 0xf8b6f028
   1c41c:			; <UNDEFINED> instruction: 0xf0272010
   1c420:	strmi	pc, [r7], -r3, asr #19
   1c424:	mcr2	7, 0, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
   1c428:	bcc	fea5a7ac <_ZdlPv@@Base+0xfea16fbc>
   1c42c:			; <UNDEFINED> instruction: 0xf8df463a
   1c430:	strtmi	r1, [r0], -r8, lsr #21
   1c434:			; <UNDEFINED> instruction: 0xf8c7447b
   1c438:	cmncc	r8, #12
   1c43c:	eorsvs	r4, fp, r9, ror r4
   1c440:	stmdbls	r0, {r0, r3, r4, r5, r7, sp, lr}
   1c444:	mrc2	7, 0, pc, cr0, cr7, {7}
   1c448:	bne	fe45a7cc <_ZdlPv@@Base+0xfe416fdc>
   1c44c:	strtmi	r4, [r8], -r2, asr #12
   1c450:			; <UNDEFINED> instruction: 0xf0284479
   1c454:	mulscs	r0, r9, r8
   1c458:			; <UNDEFINED> instruction: 0xf9a6f027
   1c45c:			; <UNDEFINED> instruction: 0xf7f74607
   1c460:			; <UNDEFINED> instruction: 0xf8dffde5
   1c464:			; <UNDEFINED> instruction: 0x463a3a7c
   1c468:	bne	1e5a7ec <_ZdlPv@@Base+0x1e16ffc>
   1c46c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c470:	andhi	pc, ip, r7, asr #17
   1c474:	ldrbtmi	r3, [r9], #-872	; 0xfffffc98
   1c478:	adcsvs	r6, r9, fp, lsr r0
   1c47c:			; <UNDEFINED> instruction: 0xf7f79900
   1c480:			; <UNDEFINED> instruction: 0xf8dffdf3
   1c484:	strbmi	r1, [r2], -r4, ror #20
   1c488:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c48c:			; <UNDEFINED> instruction: 0xf87cf028
   1c490:			; <UNDEFINED> instruction: 0xf0272010
   1c494:	strmi	pc, [r7], -r9, lsl #19
   1c498:	stc2l	7, cr15, [r8, #988]	; 0x3dc
   1c49c:	bcc	135a820 <_ZdlPv@@Base+0x1317030>
   1c4a0:			; <UNDEFINED> instruction: 0xf8df463a
   1c4a4:	strtmi	r1, [r0], -ip, asr #20
   1c4a8:			; <UNDEFINED> instruction: 0xf8c7447b
   1c4ac:	cmncc	r8, #12
   1c4b0:	eorsvs	r4, fp, r9, ror r4
   1c4b4:	stmdbls	r0, {r0, r3, r4, r5, r7, sp, lr}
   1c4b8:	ldc2l	7, cr15, [r6, #988]	; 0x3dc
   1c4bc:	bne	d5a840 <_ZdlPv@@Base+0xd17050>
   1c4c0:	strtmi	r4, [r8], -r2, asr #12
   1c4c4:			; <UNDEFINED> instruction: 0xf0284479
   1c4c8:	andscs	pc, r0, pc, asr r8	; <UNPREDICTABLE>
   1c4cc:			; <UNDEFINED> instruction: 0xf96cf027
   1c4d0:			; <UNDEFINED> instruction: 0xf7f74607
   1c4d4:			; <UNDEFINED> instruction: 0xf8dffdab
   1c4d8:	ldrtmi	r3, [sl], -r0, lsr #20
   1c4dc:	bne	75a860 <_ZdlPv@@Base+0x717070>
   1c4e0:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c4e4:	andhi	pc, ip, r7, asr #17
   1c4e8:	ldrbtmi	r3, [r9], #-872	; 0xfffffc98
   1c4ec:	adcsvs	r6, r9, fp, lsr r0
   1c4f0:			; <UNDEFINED> instruction: 0xf7f79900
   1c4f4:			; <UNDEFINED> instruction: 0xf8dffdb9
   1c4f8:	strbmi	r1, [r2], -r8, lsl #20
   1c4fc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c500:			; <UNDEFINED> instruction: 0xf842f028
   1c504:			; <UNDEFINED> instruction: 0xf0272010
   1c508:	strmi	pc, [r7], -pc, asr #18
   1c50c:	stc2	7, cr15, [lr, #988]	; 0x3dc
   1c510:	ldmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1c514:			; <UNDEFINED> instruction: 0xf8df463a
   1c518:			; <UNDEFINED> instruction: 0x462039f0
   1c51c:	movwcc	r4, #33915	; 0x847b
   1c520:	ldmdapl	r3!, {r0, r1, r3, r4, r5, sp, lr}^
   1c524:			; <UNDEFINED> instruction: 0xf8c79900
   1c528:	adcsvs	r8, fp, ip
   1c52c:	ldc2	7, cr15, [ip, #988]	; 0x3dc
   1c530:	ldmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1c534:	strtmi	r4, [r8], -r2, asr #12
   1c538:			; <UNDEFINED> instruction: 0xf0284479
   1c53c:	andscs	pc, r0, r5, lsr #16
   1c540:			; <UNDEFINED> instruction: 0xf932f027
   1c544:			; <UNDEFINED> instruction: 0xf7f74607
   1c548:			; <UNDEFINED> instruction: 0xf8dffd71
   1c54c:	ldrtmi	r3, [sl], -r4, asr #19
   1c550:	stmibne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1c554:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c558:	andhi	pc, ip, r7, asr #17
   1c55c:	ldrbtmi	r3, [r9], #-776	; 0xfffffcf8
   1c560:	adcsvs	r6, r9, fp, lsr r0
   1c564:			; <UNDEFINED> instruction: 0xf7f79900
   1c568:			; <UNDEFINED> instruction: 0xf8dffd7f
   1c56c:	strbmi	r1, [r2], -ip, lsr #19
   1c570:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c574:			; <UNDEFINED> instruction: 0xf808f028
   1c578:			; <UNDEFINED> instruction: 0xf0272010
   1c57c:			; <UNDEFINED> instruction: 0x4607f915
   1c580:	ldc2l	7, cr15, [r4, #-988]	; 0xfffffc24
   1c584:	ldmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1c588:			; <UNDEFINED> instruction: 0xf8df463a
   1c58c:			; <UNDEFINED> instruction: 0x46201994
   1c590:			; <UNDEFINED> instruction: 0xf8c7447b
   1c594:	cmncc	r8, #12
   1c598:	eorsvs	r4, fp, r9, ror r4
   1c59c:	stmdbls	r0, {r0, r3, r4, r5, r7, sp, lr}
   1c5a0:	stc2l	7, cr15, [r2, #-988]!	; 0xfffffc24
   1c5a4:	ldmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1c5a8:	strtmi	r4, [r8], -r2, asr #12
   1c5ac:			; <UNDEFINED> instruction: 0xf0274479
   1c5b0:	andscs	pc, r0, fp, ror #31
   1c5b4:			; <UNDEFINED> instruction: 0xf8f8f027
   1c5b8:			; <UNDEFINED> instruction: 0xf7f74607
   1c5bc:			; <UNDEFINED> instruction: 0xf8dffd37
   1c5c0:	ldrtmi	r3, [sl], -r8, ror #18
   1c5c4:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1c5c8:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c5cc:	andhi	pc, ip, r7, asr #17
   1c5d0:	ldrbtmi	r3, [r9], #-776	; 0xfffffcf8
   1c5d4:	adcsvs	r6, r9, fp, lsr r0
   1c5d8:			; <UNDEFINED> instruction: 0xf7f79900
   1c5dc:			; <UNDEFINED> instruction: 0xf8dffd45
   1c5e0:			; <UNDEFINED> instruction: 0x46421950
   1c5e4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c5e8:			; <UNDEFINED> instruction: 0xffcef027
   1c5ec:			; <UNDEFINED> instruction: 0xf0272010
   1c5f0:			; <UNDEFINED> instruction: 0x4607f8db
   1c5f4:	ldc2	7, cr15, [sl, #-988]	; 0xfffffc24
   1c5f8:	ldmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1c5fc:			; <UNDEFINED> instruction: 0xf8df463a
   1c600:			; <UNDEFINED> instruction: 0x46201938
   1c604:			; <UNDEFINED> instruction: 0xf8c7447b
   1c608:	cmncc	r8, #12
   1c60c:	eorsvs	r4, fp, r9, ror r4
   1c610:	stmdbls	r0, {r0, r3, r4, r5, r7, sp, lr}
   1c614:	stc2	7, cr15, [r8, #-988]!	; 0xfffffc24
   1c618:	stmdbne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1c61c:	strtmi	r4, [r8], -r2, asr #12
   1c620:			; <UNDEFINED> instruction: 0xf0274479
   1c624:			; <UNDEFINED> instruction: 0x2010ffb1
   1c628:			; <UNDEFINED> instruction: 0xf8bef027
   1c62c:			; <UNDEFINED> instruction: 0xf7f74607
   1c630:			; <UNDEFINED> instruction: 0xf8dffcfd
   1c634:	ldrtmi	r3, [sl], -ip, lsl #18
   1c638:	stmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1c63c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c640:	andhi	pc, ip, r7, asr #17
   1c644:	ldrbtmi	r3, [r9], #-776	; 0xfffffcf8
   1c648:	adcsvs	r6, r9, fp, lsr r0
   1c64c:			; <UNDEFINED> instruction: 0xf7f79900
   1c650:			; <UNDEFINED> instruction: 0xf8dffd0b
   1c654:			; <UNDEFINED> instruction: 0x464218f4
   1c658:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c65c:			; <UNDEFINED> instruction: 0xff94f027
   1c660:			; <UNDEFINED> instruction: 0xf0272010
   1c664:	strmi	pc, [r7], -r1, lsr #17
   1c668:	stc2l	7, cr15, [r0], #988	; 0x3dc
   1c66c:	ldmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1c670:			; <UNDEFINED> instruction: 0xf8df463a
   1c674:			; <UNDEFINED> instruction: 0x462018dc
   1c678:			; <UNDEFINED> instruction: 0xf8c7447b
   1c67c:	cmncc	r8, #12
   1c680:	eorsvs	r4, fp, r9, ror r4
   1c684:	stmdbls	r0, {r0, r3, r4, r5, r7, sp, lr}
   1c688:	stc2l	7, cr15, [lr], #988	; 0x3dc
   1c68c:	stmiane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1c690:	strtmi	r4, [r8], -r2, asr #12
   1c694:			; <UNDEFINED> instruction: 0xf0274479
   1c698:	andscs	pc, r0, r7, ror pc	; <UNPREDICTABLE>
   1c69c:			; <UNDEFINED> instruction: 0xf884f027
   1c6a0:			; <UNDEFINED> instruction: 0xf7f74607
   1c6a4:			; <UNDEFINED> instruction: 0xf8dffcc3
   1c6a8:			; <UNDEFINED> instruction: 0x463a38b0
   1c6ac:	stmiane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1c6b0:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c6b4:	andhi	pc, ip, r7, asr #17
   1c6b8:	ldrbtmi	r3, [r9], #-872	; 0xfffffc98
   1c6bc:	adcsvs	r6, r9, fp, lsr r0
   1c6c0:			; <UNDEFINED> instruction: 0xf7f79900
   1c6c4:			; <UNDEFINED> instruction: 0xf8dffcd1
   1c6c8:			; <UNDEFINED> instruction: 0x46421898
   1c6cc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c6d0:			; <UNDEFINED> instruction: 0xff5af027
   1c6d4:			; <UNDEFINED> instruction: 0xf0272010
   1c6d8:	strmi	pc, [r7], -r7, ror #16
   1c6dc:	stc2	7, cr15, [r6], #988	; 0x3dc
   1c6e0:	stmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1c6e4:			; <UNDEFINED> instruction: 0xf8df463a
   1c6e8:	strtmi	r1, [r0], -r0, lsl #17
   1c6ec:			; <UNDEFINED> instruction: 0xf8c7447b
   1c6f0:	orrscc	r8, r8, #12
   1c6f4:	eorsvs	r4, fp, r9, ror r4
   1c6f8:	stmdbls	r0, {r0, r3, r4, r5, r7, sp, lr}
   1c6fc:	ldc2	7, cr15, [r4], #988	; 0x3dc
   1c700:	stmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1c704:	strtmi	r4, [r8], -r2, asr #12
   1c708:			; <UNDEFINED> instruction: 0xf0274479
   1c70c:	andscs	pc, r0, sp, lsr pc	; <UNPREDICTABLE>
   1c710:			; <UNDEFINED> instruction: 0xf84af027
   1c714:			; <UNDEFINED> instruction: 0xf7f74607
   1c718:			; <UNDEFINED> instruction: 0xf8dffc89
   1c71c:			; <UNDEFINED> instruction: 0x463a3854
   1c720:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1c724:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c728:	andhi	pc, ip, r7, asr #17
   1c72c:	ldrbtmi	r3, [r9], #-920	; 0xfffffc68
   1c730:	adcsvs	r6, r9, fp, lsr r0
   1c734:			; <UNDEFINED> instruction: 0xf7f79900
   1c738:			; <UNDEFINED> instruction: 0xf8dffc97
   1c73c:			; <UNDEFINED> instruction: 0x4642183c
   1c740:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c744:			; <UNDEFINED> instruction: 0xff20f027
   1c748:			; <UNDEFINED> instruction: 0xf0272010
   1c74c:	strmi	pc, [r7], -sp, lsr #16
   1c750:	stc2l	7, cr15, [ip], #-988	; 0xfffffc24
   1c754:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1c758:			; <UNDEFINED> instruction: 0xf8df463a
   1c75c:	strtmi	r1, [r0], -r4, lsr #16
   1c760:			; <UNDEFINED> instruction: 0xf8c7447b
   1c764:	cmncc	r8, #12
   1c768:	eorsvs	r4, fp, r9, ror r4
   1c76c:	stmdbls	r0, {r0, r3, r4, r5, r7, sp, lr}
   1c770:	ldc2l	7, cr15, [sl], #-988	; 0xfffffc24
   1c774:	stmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1c778:	strtmi	r4, [r8], -r2, asr #12
   1c77c:			; <UNDEFINED> instruction: 0xf0274479
   1c780:	andscs	pc, r0, r3, lsl #30
   1c784:			; <UNDEFINED> instruction: 0xf810f027
   1c788:			; <UNDEFINED> instruction: 0xf7f74607
   1c78c:			; <UNDEFINED> instruction: 0xf8dffc4f
   1c790:			; <UNDEFINED> instruction: 0x463a17f8
   1c794:	ubfxcc	pc, pc, #17, #21
   1c798:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c79c:	eorsvs	r3, fp, r8, lsl #6
   1c7a0:	stmdbls	r0, {r0, r1, r4, r5, r6, fp, ip, lr}
   1c7a4:	andhi	pc, ip, r7, asr #17
   1c7a8:			; <UNDEFINED> instruction: 0xf7f760bb
   1c7ac:			; <UNDEFINED> instruction: 0xf8dffc5d
   1c7b0:	strbmi	r1, [r2], -r0, ror #15
   1c7b4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c7b8:	cdp2	0, 14, cr15, cr6, cr7, {1}
   1c7bc:			; <UNDEFINED> instruction: 0xf0262010
   1c7c0:			; <UNDEFINED> instruction: 0x4607fff3
   1c7c4:	ldc2	7, cr15, [r2], #-988	; 0xfffffc24
   1c7c8:			; <UNDEFINED> instruction: 0x17c8f8df
   1c7cc:			; <UNDEFINED> instruction: 0xf8df463a
   1c7d0:	strtmi	r3, [r0], -r8, asr #15
   1c7d4:	movwcc	r4, #33915	; 0x847b
   1c7d8:	ldmdapl	r3!, {r0, r1, r3, r4, r5, sp, lr}^
   1c7dc:			; <UNDEFINED> instruction: 0xf8c79900
   1c7e0:	adcsvs	r8, fp, ip
   1c7e4:	mcrr2	7, 15, pc, r0, cr7	; <UNPREDICTABLE>
   1c7e8:	sbfxne	pc, pc, #17, #17
   1c7ec:	strtmi	r4, [r8], -r2, asr #12
   1c7f0:			; <UNDEFINED> instruction: 0xf0274479
   1c7f4:	andscs	pc, r0, r9, asr #29
   1c7f8:			; <UNDEFINED> instruction: 0xffd6f026
   1c7fc:			; <UNDEFINED> instruction: 0xf7f74607
   1c800:			; <UNDEFINED> instruction: 0xf8dffc15
   1c804:			; <UNDEFINED> instruction: 0x463a379c
   1c808:			; <UNDEFINED> instruction: 0x1798f8df
   1c80c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c810:	andhi	pc, ip, r7, asr #17
   1c814:	ldrbtmi	r3, [r9], #-824	; 0xfffffcc8
   1c818:	adcsvs	r6, r9, fp, lsr r0
   1c81c:			; <UNDEFINED> instruction: 0xf7f79900
   1c820:			; <UNDEFINED> instruction: 0xf8dffc23
   1c824:	strbmi	r1, [r2], -r4, lsl #15
   1c828:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c82c:	cdp2	0, 10, cr15, cr12, cr7, {1}
   1c830:			; <UNDEFINED> instruction: 0xf0262010
   1c834:			; <UNDEFINED> instruction: 0x4607ffb9
   1c838:	blx	ffe5a81e <_ZdlPv@@Base+0xffe1702e>
   1c83c:			; <UNDEFINED> instruction: 0x376cf8df
   1c840:			; <UNDEFINED> instruction: 0xf8df463a
   1c844:	strtmi	r1, [r0], -ip, ror #14
   1c848:			; <UNDEFINED> instruction: 0xf8c7447b
   1c84c:	movwcc	r8, #32780	; 0x800c
   1c850:	eorsvs	r4, fp, r9, ror r4
   1c854:	stmdbls	r0, {r0, r3, r4, r5, r7, sp, lr}
   1c858:	stc2	7, cr15, [r6], {247}	; 0xf7
   1c85c:	smmlsne	r4, pc, r8, pc	; <UNPREDICTABLE>
   1c860:	strtmi	r4, [r8], -r2, asr #12
   1c864:			; <UNDEFINED> instruction: 0xf0274479
   1c868:	andscs	pc, r0, pc, lsl #29
   1c86c:			; <UNDEFINED> instruction: 0xff9cf026
   1c870:			; <UNDEFINED> instruction: 0xf7f74607
   1c874:			; <UNDEFINED> instruction: 0xf8dffbdb
   1c878:	ldrtmi	r3, [sl], -r0, asr #14
   1c87c:			; <UNDEFINED> instruction: 0x173cf8df
   1c880:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c884:	andhi	pc, ip, r7, asr #17
   1c888:	ldrbtmi	r3, [r9], #-920	; 0xfffffc68
   1c88c:	adcsvs	r6, r9, fp, lsr r0
   1c890:			; <UNDEFINED> instruction: 0xf7f79900
   1c894:			; <UNDEFINED> instruction: 0xf8dffbe9
   1c898:	strbmi	r1, [r2], -r8, lsr #14
   1c89c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c8a0:	cdp2	0, 7, cr15, cr2, cr7, {1}
   1c8a4:			; <UNDEFINED> instruction: 0xf0262010
   1c8a8:			; <UNDEFINED> instruction: 0x4607ff7f
   1c8ac:	blx	fefda892 <_ZdlPv@@Base+0xfef970a2>
   1c8b0:			; <UNDEFINED> instruction: 0x1710f8df
   1c8b4:			; <UNDEFINED> instruction: 0xf8df463a
   1c8b8:			; <UNDEFINED> instruction: 0x46203710
   1c8bc:	movwcc	r4, #33915	; 0x847b
   1c8c0:	ldmdapl	r3!, {r0, r1, r3, r4, r5, sp, lr}^
   1c8c4:			; <UNDEFINED> instruction: 0xf8c79900
   1c8c8:	adcsvs	r8, fp, ip
   1c8cc:	blx	ff35a8b2 <_ZdlPv@@Base+0xff3170c2>
   1c8d0:	usatne	pc, #24, pc, asr #17	; <UNPREDICTABLE>
   1c8d4:	strtmi	r4, [r8], -r2, asr #12
   1c8d8:			; <UNDEFINED> instruction: 0xf0274479
   1c8dc:	andscs	pc, r0, r5, asr lr	; <UNPREDICTABLE>
   1c8e0:			; <UNDEFINED> instruction: 0xff62f026
   1c8e4:			; <UNDEFINED> instruction: 0xf7f74607
   1c8e8:			; <UNDEFINED> instruction: 0xf8dffba1
   1c8ec:	ldrtmi	r1, [sl], -r4, ror #13
   1c8f0:	usatcc	pc, #0, pc, asr #17	; <UNPREDICTABLE>
   1c8f4:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c8f8:	eorsvs	r3, fp, r8, lsl #6
   1c8fc:	stmdbls	r0, {r0, r1, r4, r5, r6, fp, ip, lr}
   1c900:	andhi	pc, ip, r7, asr #17
   1c904:			; <UNDEFINED> instruction: 0xf7f760bb
   1c908:			; <UNDEFINED> instruction: 0xf8dffbaf
   1c90c:	strbmi	r1, [r2], -ip, asr #13
   1c910:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c914:	cdp2	0, 3, cr15, cr8, cr7, {1}
   1c918:			; <UNDEFINED> instruction: 0xf0262010
   1c91c:	strmi	pc, [r7], -r5, asr #30
   1c920:	blx	fe15a906 <_ZdlPv@@Base+0xfe117116>
   1c924:	ssatne	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   1c928:			; <UNDEFINED> instruction: 0xf8df463a
   1c92c:			; <UNDEFINED> instruction: 0x462036b4
   1c930:	movwcc	r4, #33915	; 0x847b
   1c934:	ldmdapl	r3!, {r0, r1, r3, r4, r5, sp, lr}^
   1c938:			; <UNDEFINED> instruction: 0xf8c79900
   1c93c:	adcsvs	r8, fp, ip
   1c940:	blx	fe4da926 <_ZdlPv@@Base+0xfe497136>
   1c944:			; <UNDEFINED> instruction: 0x169cf8df
   1c948:	strtmi	r4, [r8], -r2, asr #12
   1c94c:			; <UNDEFINED> instruction: 0xf0274479
   1c950:	andscs	pc, r0, fp, lsl lr	; <UNPREDICTABLE>
   1c954:			; <UNDEFINED> instruction: 0xff28f026
   1c958:			; <UNDEFINED> instruction: 0xf7f74606
   1c95c:			; <UNDEFINED> instruction: 0xf8dffb67
   1c960:	ldrtmi	r3, [r2], -r8, lsl #13
   1c964:	pkhtbne	pc, r4, pc, asr #17	; <UNPREDICTABLE>
   1c968:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c96c:	andhi	pc, ip, r6, asr #17
   1c970:	ldrbtmi	r3, [r9], #-920	; 0xfffffc68
   1c974:	adcsvs	r6, r1, r3, lsr r0
   1c978:			; <UNDEFINED> instruction: 0xf7f79900
   1c97c:			; <UNDEFINED> instruction: 0xf8dffb75
   1c980:			; <UNDEFINED> instruction: 0x46421670
   1c984:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c988:	ldc2l	0, cr15, [lr, #156]!	; 0x9c
   1c98c:			; <UNDEFINED> instruction: 0xf0262010
   1c990:	strmi	pc, [r6], -fp, lsl #30
   1c994:	blx	12da97a <_ZdlPv@@Base+0x129718a>
   1c998:			; <UNDEFINED> instruction: 0x3658f8df
   1c99c:			; <UNDEFINED> instruction: 0xf8df4632
   1c9a0:			; <UNDEFINED> instruction: 0x46201658
   1c9a4:			; <UNDEFINED> instruction: 0xf8c6447b
   1c9a8:	orrscc	r8, r8, #12
   1c9ac:	eorsvs	r4, r3, r9, ror r4
   1c9b0:	stmdbls	r0, {r0, r4, r5, r7, sp, lr}
   1c9b4:	blx	165a99a <_ZdlPv@@Base+0x16171aa>
   1c9b8:			; <UNDEFINED> instruction: 0x1640f8df
   1c9bc:	strtmi	r4, [r8], -r2, asr #12
   1c9c0:			; <UNDEFINED> instruction: 0xf0274479
   1c9c4:	andscs	pc, r0, r1, ror #27
   1c9c8:	cdp2	0, 14, cr15, cr14, cr6, {1}
   1c9cc:			; <UNDEFINED> instruction: 0xf7f74606
   1c9d0:			; <UNDEFINED> instruction: 0xf8dffb2d
   1c9d4:	ldrtmi	r3, [r2], -ip, lsr #12
   1c9d8:			; <UNDEFINED> instruction: 0x1628f8df
   1c9dc:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1c9e0:	andhi	pc, ip, r6, asr #17
   1c9e4:	ldrbtmi	r3, [r9], #-920	; 0xfffffc68
   1c9e8:	adcsvs	r6, r1, r3, lsr r0
   1c9ec:			; <UNDEFINED> instruction: 0xf7f79900
   1c9f0:			; <UNDEFINED> instruction: 0xf8dffb3b
   1c9f4:			; <UNDEFINED> instruction: 0x46421614
   1c9f8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1c9fc:	stc2l	0, cr15, [r4, #156]	; 0x9c
   1ca00:			; <UNDEFINED> instruction: 0xf0262010
   1ca04:			; <UNDEFINED> instruction: 0x4606fed1
   1ca08:	blx	45a9ee <_ZdlPv@@Base+0x4171fe>
   1ca0c:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1ca10:			; <UNDEFINED> instruction: 0xf8df4632
   1ca14:			; <UNDEFINED> instruction: 0x462015fc
   1ca18:			; <UNDEFINED> instruction: 0xf8c6447b
   1ca1c:	movwcc	r8, #32780	; 0x800c
   1ca20:	eorsvs	r4, r3, r9, ror r4
   1ca24:	stmdbls	r0, {r0, r4, r5, r7, sp, lr}
   1ca28:	blx	7daa0e <_ZdlPv@@Base+0x79721e>
   1ca2c:	strbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1ca30:	strtmi	r4, [r8], -r2, asr #12
   1ca34:			; <UNDEFINED> instruction: 0xf0274479
   1ca38:	andscs	pc, r0, r7, lsr #27
   1ca3c:	cdp2	0, 11, cr15, cr4, cr6, {1}
   1ca40:			; <UNDEFINED> instruction: 0xf7f74606
   1ca44:			; <UNDEFINED> instruction: 0xf8dffaf3
   1ca48:			; <UNDEFINED> instruction: 0x463235d0
   1ca4c:	strbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   1ca50:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1ca54:	andhi	pc, ip, r6, asr #17
   1ca58:	ldrbtmi	r3, [r9], #-824	; 0xfffffcc8
   1ca5c:	adcsvs	r6, r1, r3, lsr r0
   1ca60:			; <UNDEFINED> instruction: 0xf7f79900
   1ca64:			; <UNDEFINED> instruction: 0xf8dffb01
   1ca68:			; <UNDEFINED> instruction: 0x464215b8
   1ca6c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1ca70:	stc2	0, cr15, [sl, #156]	; 0x9c
   1ca74:			; <UNDEFINED> instruction: 0xf0262010
   1ca78:			; <UNDEFINED> instruction: 0x4606fe97
   1ca7c:	blx	ff5daa60 <_ZdlPv@@Base+0xff597270>
   1ca80:	strcc	pc, [r0, #2271]!	; 0x8df
   1ca84:			; <UNDEFINED> instruction: 0xf8df4632
   1ca88:	strtmi	r1, [r0], -r0, lsr #11
   1ca8c:			; <UNDEFINED> instruction: 0xf8c6447b
   1ca90:	cmncc	r8, #12
   1ca94:	eorsvs	r4, r3, r9, ror r4
   1ca98:	stmdbls	r0, {r0, r4, r5, r7, sp, lr}
   1ca9c:	blx	ff95aa80 <_ZdlPv@@Base+0xff917290>
   1caa0:	strne	pc, [r8, #2271]	; 0x8df
   1caa4:	strtmi	r4, [r8], -r2, asr #12
   1caa8:			; <UNDEFINED> instruction: 0xf0274479
   1caac:	andscs	pc, r0, sp, ror #26
   1cab0:	cdp2	0, 7, cr15, cr10, cr6, {1}
   1cab4:			; <UNDEFINED> instruction: 0xf7f74606
   1cab8:			; <UNDEFINED> instruction: 0xf8dffab9
   1cabc:			; <UNDEFINED> instruction: 0x46323574
   1cac0:	ldrbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1cac4:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1cac8:	andhi	pc, ip, r6, asr #17
   1cacc:	ldrbtmi	r3, [r9], #-776	; 0xfffffcf8
   1cad0:	adcsvs	r6, r1, r3, lsr r0
   1cad4:			; <UNDEFINED> instruction: 0xf7f79900
   1cad8:			; <UNDEFINED> instruction: 0xf8dffac7
   1cadc:			; <UNDEFINED> instruction: 0x4642155c
   1cae0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1cae4:	ldc2l	0, cr15, [r0, #-156]	; 0xffffff64
   1cae8:			; <UNDEFINED> instruction: 0xf0262018
   1caec:			; <UNDEFINED> instruction: 0xf8dffe5d
   1caf0:	ldrbtmi	r1, [r9], #-1356	; 0xfffffab4
   1caf4:			; <UNDEFINED> instruction: 0x46063158
   1caf8:	blx	1758b8a <_ZdlPv@@Base+0x171539a>
   1cafc:	stmdbls	r0, {r1, r4, r5, r9, sl, lr}
   1cb00:			; <UNDEFINED> instruction: 0xf7f74620
   1cb04:			; <UNDEFINED> instruction: 0xf8dffab1
   1cb08:			; <UNDEFINED> instruction: 0x46421538
   1cb0c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1cb10:	ldc2	0, cr15, [sl, #-156]!	; 0xffffff64
   1cb14:			; <UNDEFINED> instruction: 0xf0262014
   1cb18:	strmi	pc, [r6], -r7, asr #28
   1cb1c:	blx	9d8bae <_ZdlPv@@Base+0x9953be>
   1cb20:	strcc	pc, [r0, #-2271]!	; 0xfffff721
   1cb24:	stmdbls	r0, {r1, r4, r5, r9, sl, lr}
   1cb28:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   1cb2c:	eorsvs	r3, r3, r8, asr #7
   1cb30:	blx	fe6dab14 <_ZdlPv@@Base+0xfe697324>
   1cb34:	ldrne	pc, [r0, #-2271]	; 0xfffff721
   1cb38:	strtmi	r4, [r8], -r2, asr #12
   1cb3c:			; <UNDEFINED> instruction: 0xf0274479
   1cb40:	andscs	pc, r8, r3, lsr #26
   1cb44:	cdp2	0, 3, cr15, cr0, cr6, {1}
   1cb48:	strne	pc, [r0, #-2271]	; 0xfffff721
   1cb4c:	tstcc	r0, r9, ror r4
   1cb50:			; <UNDEFINED> instruction: 0xf0224606
   1cb54:	ldrtmi	pc, [r2], -pc, lsr #22	; <UNPREDICTABLE>
   1cb58:	strtmi	r9, [r0], -r0, lsl #18
   1cb5c:	blx	fe15ab40 <_ZdlPv@@Base+0xfe117350>
   1cb60:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1cb64:	strtmi	r4, [r8], -r2, asr #12
   1cb68:			; <UNDEFINED> instruction: 0xf0274479
   1cb6c:	andscs	pc, r8, sp, lsl #26
   1cb70:	cdp2	0, 1, cr15, cr10, cr6, {1}
   1cb74:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1cb78:	cmpcc	r4, r9, ror r4
   1cb7c:			; <UNDEFINED> instruction: 0xf0224606
   1cb80:			; <UNDEFINED> instruction: 0x4632fb19
   1cb84:	strtmi	r9, [r0], -r0, lsl #18
   1cb88:	blx	1bdab6c <_ZdlPv@@Base+0x1b9737c>
   1cb8c:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1cb90:	strtmi	r4, [r8], -r2, asr #12
   1cb94:			; <UNDEFINED> instruction: 0xf0274479
   1cb98:			; <UNDEFINED> instruction: 0x2018fcf7
   1cb9c:	cdp2	0, 0, cr15, cr4, cr6, {1}
   1cba0:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1cba4:	cmpcc	r0, r9, ror r4
   1cba8:			; <UNDEFINED> instruction: 0xf0224606
   1cbac:	ldrtmi	pc, [r2], -r3, lsl #22	; <UNPREDICTABLE>
   1cbb0:	strtmi	r9, [r0], -r0, lsl #18
   1cbb4:	blx	165ab98 <_ZdlPv@@Base+0x16173a8>
   1cbb8:	strtne	pc, [r4], #2271	; 0x8df
   1cbbc:	strtmi	r4, [r8], -r2, asr #12
   1cbc0:			; <UNDEFINED> instruction: 0xf0274479
   1cbc4:	andscs	pc, r8, r1, ror #25
   1cbc8:	stc2l	0, cr15, [lr, #152]!	; 0x98
   1cbcc:	ldrne	pc, [r4], #2271	; 0x8df
   1cbd0:	hvccc	50249	; 0xc449
   1cbd4:			; <UNDEFINED> instruction: 0xf0224606
   1cbd8:	ldrtmi	pc, [r2], -sp, ror #21	; <UNPREDICTABLE>
   1cbdc:	strtmi	r9, [r0], -r0, lsl #18
   1cbe0:	blx	10dabc4 <_ZdlPv@@Base+0x10973d4>
   1cbe4:	strne	pc, [r0], #2271	; 0x8df
   1cbe8:	strtmi	r4, [r8], -r2, asr #12
   1cbec:			; <UNDEFINED> instruction: 0xf0274479
   1cbf0:	andscs	pc, r8, fp, asr #25
   1cbf4:	ldc2l	0, cr15, [r8, #152]	; 0x98
   1cbf8:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1cbfc:	hvccc	17481	; 0x4449
   1cc00:			; <UNDEFINED> instruction: 0xf0224606
   1cc04:			; <UNDEFINED> instruction: 0x4632fad7
   1cc08:	strtmi	r9, [r0], -r0, lsl #18
   1cc0c:	blx	b5abf0 <_ZdlPv@@Base+0xb17400>
   1cc10:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1cc14:	strtmi	r4, [r8], -r2, asr #12
   1cc18:			; <UNDEFINED> instruction: 0xf0274479
   1cc1c:			; <UNDEFINED> instruction: 0x2018fcb5
   1cc20:	stc2l	0, cr15, [r2, #152]	; 0x98
   1cc24:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1cc28:	hvccc	1097	; 0x449
   1cc2c:			; <UNDEFINED> instruction: 0xf0224606
   1cc30:	stmdbls	r0, {r0, r6, r7, r9, fp, ip, sp, lr, pc}
   1cc34:			; <UNDEFINED> instruction: 0x46204632
   1cc38:	blx	5dac1c <_ZdlPv@@Base+0x59742c>
   1cc3c:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1cc40:	strbmi	r4, [r2], -r8, lsr #12
   1cc44:			; <UNDEFINED> instruction: 0xf0274479
   1cc48:	mulscs	r8, pc, ip	; <UNPREDICTABLE>
   1cc4c:	stc2	0, cr15, [ip, #152]!	; 0x98
   1cc50:	strtne	pc, [r8], #-2271	; 0xfffff721
   1cc54:	hvccc	33865	; 0x8449
   1cc58:			; <UNDEFINED> instruction: 0xf0224605
   1cc5c:	strtmi	pc, [sl], -fp, lsr #21
   1cc60:	strtmi	r9, [r0], -r0, lsl #18
   1cc64:	blx	5ac48 <_ZdlPv@@Base+0x17458>
   1cc68:	ldrcs	pc, [r4], #-2271	; 0xfffff721
   1cc6c:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   1cc70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1cc74:	subsmi	r9, sl, r1, lsl #22
   1cc78:	andlt	sp, r2, r2, lsl #2
   1cc7c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1cc80:	b	feadac5c <_ZdlPv@@Base+0xfea9746c>
   1cc84:			; <UNDEFINED> instruction: 0xf0264628
   1cc88:			; <UNDEFINED> instruction: 0xf7f5fdb3
   1cc8c:	ldrtmi	lr, [r0], -ip, lsr #21
   1cc90:	stc2	0, cr15, [lr, #152]!	; 0x98
   1cc94:	b	fe9dac70 <_ZdlPv@@Base+0xfe997480>
   1cc98:	udf	#36473	; 0x8e79
   1cc9c:	udf	#28279	; 0x6e77
   1cca0:	udf	#20085	; 0x4e75
   1cca4:	udf	#11891	; 0x2e73
   1cca8:	udf	#3697	; 0xe71
   1ccac:	strb	lr, [lr, pc, ror #15]!
   1ccb0:	strb	lr, [ip, sp, ror #15]!
   1ccb4:	andeq	r1, r5, r8, asr #29
   1ccb8:	andeq	r0, r0, ip, ror r1
   1ccbc:			; <UNDEFINED> instruction: 0xffffb787
   1ccc0:	andeq	fp, r2, r8, lsr #16
   1ccc4:	muleq	r5, r8, lr
   1ccc8:	andeq	r2, r0, fp, asr r5
   1cccc:	andeq	sp, r2, r8, ror #21
   1ccd0:	andeq	r2, r0, r3, asr r5
   1ccd4:	strdeq	fp, [r2], -ip
   1ccd8:			; <UNDEFINED> instruction: 0xffffb1cb
   1ccdc:	strdeq	fp, [r2], -r0
   1cce0:			; <UNDEFINED> instruction: 0xffffb157
   1cce4:	andeq	fp, r2, r4, ror #15
   1cce8:	ldrdeq	r2, [r0], -fp
   1ccec:	muleq	r2, r0, sl
   1ccf0:	andeq	r2, r0, r3, lsl #29
   1ccf4:	andeq	fp, r2, r8, asr #15
   1ccf8:			; <UNDEFINED> instruction: 0xffffe0ab
   1ccfc:			; <UNDEFINED> instruction: 0x0002b7bc
   1cd00:			; <UNDEFINED> instruction: 0xffffe6f7
   1cd04:			; <UNDEFINED> instruction: 0x0002b7b0
   1cd08:			; <UNDEFINED> instruction: 0xffffc9ef
   1cd0c:	andeq	fp, r2, r4, lsr #15
   1cd10:			; <UNDEFINED> instruction: 0xffffb0c3
   1cd14:	muleq	r2, r8, r7
   1cd18:			; <UNDEFINED> instruction: 0x00001fbb
   1cd1c:	ldrdeq	sp, [r2], -r0
   1cd20:			; <UNDEFINED> instruction: 0xffffc2af
   1cd24:	andeq	fp, r2, ip, ror r7
   1cd28:	andeq	r2, r0, fp, asr #25
   1cd2c:	andeq	fp, r2, r4, ror r7
   1cd30:			; <UNDEFINED> instruction: 0xffffc257
   1cd34:	andeq	fp, r2, r8, ror #14
   1cd38:			; <UNDEFINED> instruction: 0xffffb03f
   1cd3c:	andeq	fp, r2, r0, ror #14
   1cd40:			; <UNDEFINED> instruction: 0xffffb24f
   1cd44:	andeq	fp, r2, r4, asr r7
   1cd48:			; <UNDEFINED> instruction: 0xffffb483
   1cd4c:	andeq	fp, r2, r8, asr #14
   1cd50:			; <UNDEFINED> instruction: 0xffffbbf7
   1cd54:	andeq	fp, r2, ip, lsr r7
   1cd58:			; <UNDEFINED> instruction: 0xffffbb53
   1cd5c:	andeq	fp, r2, r0, lsr r7
   1cd60:	andeq	r2, r0, r3, ror r1
   1cd64:	andeq	sp, r2, r4, ror #18
   1cd68:			; <UNDEFINED> instruction: 0xffffd71b
   1cd6c:	andeq	ip, r2, r8, asr #11
   1cd70:			; <UNDEFINED> instruction: 0xffffd713
   1cd74:	andeq	fp, r2, r4, lsl #14
   1cd78:			; <UNDEFINED> instruction: 0xffffaf8f
   1cd7c:	strdeq	fp, [r2], -r8
   1cd80:			; <UNDEFINED> instruction: 0xffffb243
   1cd84:	andeq	fp, r2, ip, ror #13
   1cd88:			; <UNDEFINED> instruction: 0xffffb747
   1cd8c:	andeq	sp, r2, r0, lsr #18
   1cd90:			; <UNDEFINED> instruction: 0xffffb343
   1cd94:	ldrdeq	fp, [r2], -r8
   1cd98:			; <UNDEFINED> instruction: 0xffffb4f7
   1cd9c:	andeq	fp, r2, ip, asr #13
   1cda0:			; <UNDEFINED> instruction: 0xffffbbeb
   1cda4:	andeq	fp, r2, r0, asr #13
   1cda8:			; <UNDEFINED> instruction: 0xffffaf7b
   1cdac:			; <UNDEFINED> instruction: 0x0002b6b4
   1cdb0:	andeq	r1, r0, r7, ror #29
   1cdb4:	andeq	fp, r2, r8, lsr #13
   1cdb8:			; <UNDEFINED> instruction: 0xffffaf2b
   1cdbc:	muleq	r2, ip, r6
   1cdc0:			; <UNDEFINED> instruction: 0xffffbca3
   1cdc4:	muleq	r2, r0, r6
   1cdc8:			; <UNDEFINED> instruction: 0xffffb0cb
   1cdcc:	andeq	fp, r2, r4, lsl #13
   1cdd0:			; <UNDEFINED> instruction: 0xfffffc2b
   1cdd4:	andeq	fp, r2, r8, ror r6
   1cdd8:			; <UNDEFINED> instruction: 0xffffc8d7
   1cddc:	andeq	fp, r2, ip, ror #12
   1cde0:			; <UNDEFINED> instruction: 0xffffb837
   1cde4:	andeq	fp, r2, r0, ror #12
   1cde8:	muleq	r0, pc, pc	; <UNPREDICTABLE>
   1cdec:	andeq	sp, r2, ip, lsr r8
   1cdf0:			; <UNDEFINED> instruction: 0xffffc583
   1cdf4:	andeq	fp, r2, r4, asr #12
   1cdf8:			; <UNDEFINED> instruction: 0xffffafef
   1cdfc:	andeq	fp, r2, ip, lsr r6
   1ce00:			; <UNDEFINED> instruction: 0xffffe5d3
   1ce04:	andeq	sp, r2, r8, asr #16
   1ce08:	andeq	r2, r0, pc, lsr #2
   1ce0c:	andeq	sp, r2, r4, asr #16
   1ce10:			; <UNDEFINED> instruction: 0xffffae43
   1ce14:	andeq	fp, r2, r0, lsl r6
   1ce18:			; <UNDEFINED> instruction: 0xffffe077
   1ce1c:	andeq	fp, r2, r4, lsl #12
   1ce20:	andeq	r2, r0, fp, lsr #24
   1ce24:	strdeq	fp, [r2], -r8
   1ce28:			; <UNDEFINED> instruction: 0xffffb6e3
   1ce2c:	andeq	fp, r2, ip, ror #11
   1ce30:	andeq	fp, r2, r2, ror #11
   1ce34:	andeq	r0, r0, r0, asr #3
   1ce38:	andeq	pc, r4, r4, ror #14
   1ce3c:			; <UNDEFINED> instruction: 0xffffae87
   1ce40:	andeq	fp, r2, r6, lsr #11
   1ce44:	andeq	pc, r4, r6, lsr #14
   1ce48:			; <UNDEFINED> instruction: 0xffffab25
   1ce4c:	andeq	fp, r2, r0, ror r5
   1ce50:	andeq	pc, r4, sl, ror #13
   1ce54:			; <UNDEFINED> instruction: 0xffffa99f
   1ce58:	andeq	fp, r2, sl, lsr r5
   1ce5c:			; <UNDEFINED> instruction: 0x0004f6b0
   1ce60:			; <UNDEFINED> instruction: 0xffffaa29
   1ce64:	andeq	fp, r2, r8, lsl #10
   1ce68:	andeq	pc, r4, r6, ror r6	; <UNPREDICTABLE>
   1ce6c:			; <UNDEFINED> instruction: 0xffffa9ab
   1ce70:	ldrdeq	fp, [r2], -r6
   1ce74:	andeq	pc, r4, ip, lsr r6	; <UNPREDICTABLE>
   1ce78:			; <UNDEFINED> instruction: 0xffffac49
   1ce7c:	andeq	fp, r2, r0, lsr #9
   1ce80:	andeq	r0, r0, ip, lsr r2
   1ce84:	andeq	pc, r4, r2, lsl #12
   1ce88:	andeq	fp, r2, sl, ror #8
   1ce8c:	andeq	pc, r4, r8, asr #11
   1ce90:			; <UNDEFINED> instruction: 0xffffabbd
   1ce94:	andeq	fp, r2, r8, lsr r4
   1ce98:	andeq	pc, r4, lr, lsl #11
   1ce9c:			; <UNDEFINED> instruction: 0xffffbda3
   1cea0:	andeq	fp, r2, r2, lsl #8
   1cea4:			; <UNDEFINED> instruction: 0x000001b8
   1cea8:	andeq	pc, r4, r4, asr r5	; <UNPREDICTABLE>
   1ceac:	ldrdeq	fp, [r2], -r0
   1ceb0:	andeq	pc, r4, sl, lsl r5	; <UNPREDICTABLE>
   1ceb4:			; <UNDEFINED> instruction: 0xffffa7c7
   1ceb8:	muleq	r2, lr, r3
   1cebc:	andeq	pc, r4, r0, ror #9
   1cec0:			; <UNDEFINED> instruction: 0xffffa785
   1cec4:	andeq	fp, r2, ip, ror #6
   1cec8:	andeq	pc, r4, r6, lsr #9
   1cecc:			; <UNDEFINED> instruction: 0xffffa743
   1ced0:	andeq	fp, r2, r6, lsr r3
   1ced4:	andeq	pc, r4, ip, ror #8
   1ced8:			; <UNDEFINED> instruction: 0xffffa929
   1cedc:	andeq	fp, r2, r4, lsl #6
   1cee0:	andeq	pc, r4, r2, lsr r4	; <UNPREDICTABLE>
   1cee4:			; <UNDEFINED> instruction: 0xffffa8e7
   1cee8:	ldrdeq	fp, [r2], -r2
   1ceec:	strdeq	pc, [r4], -r8
   1cef0:			; <UNDEFINED> instruction: 0xffffa6e1
   1cef4:	muleq	r2, ip, r2
   1cef8:			; <UNDEFINED> instruction: 0x0004f3be
   1cefc:			; <UNDEFINED> instruction: 0xffffbc63
   1cf00:	andeq	fp, r2, r6, ror #4
   1cf04:	andeq	r0, r0, r4, lsl r2
   1cf08:	andeq	pc, r4, r4, lsl #7
   1cf0c:	andeq	fp, r2, r4, lsr r2
   1cf10:	andeq	pc, r4, sl, asr #6
   1cf14:			; <UNDEFINED> instruction: 0xffffa80f
   1cf18:	andeq	fp, r2, r6, lsl #4
   1cf1c:	andeq	pc, r4, r0, lsl r3	; <UNPREDICTABLE>
   1cf20:			; <UNDEFINED> instruction: 0xffffa5fd
   1cf24:	ldrdeq	fp, [r2], -r0
   1cf28:	ldrdeq	pc, [r4], -r6
   1cf2c:			; <UNDEFINED> instruction: 0xffffa5b7
   1cf30:	muleq	r2, sl, r1
   1cf34:	muleq	r4, ip, r2
   1cf38:			; <UNDEFINED> instruction: 0xffffa719
   1cf3c:	andeq	fp, r2, r4, ror #2
   1cf40:	andeq	pc, r4, r2, ror #4
   1cf44:			; <UNDEFINED> instruction: 0xffffa53f
   1cf48:	andeq	fp, r2, lr, lsr #2
   1cf4c:	andeq	pc, r4, r8, lsr #4
   1cf50:			; <UNDEFINED> instruction: 0xffffa4e5
   1cf54:	strdeq	fp, [r2], -r8
   1cf58:	andeq	pc, r4, lr, ror #3
   1cf5c:			; <UNDEFINED> instruction: 0xffffa4af
   1cf60:	andeq	fp, r2, r2, asr #1
   1cf64:			; <UNDEFINED> instruction: 0x0004f1b4
   1cf68:			; <UNDEFINED> instruction: 0xffffa7b9
   1cf6c:	andeq	fp, r2, ip, lsl #1
   1cf70:	andeq	pc, r4, sl, ror r1	; <UNPREDICTABLE>
   1cf74:			; <UNDEFINED> instruction: 0xffffa777
   1cf78:	andeq	fp, r2, r6, asr r0
   1cf7c:	andeq	pc, r4, r0, asr #2
   1cf80:			; <UNDEFINED> instruction: 0xffffa5ed
   1cf84:	andeq	fp, r2, r0, lsr #32
   1cf88:			; <UNDEFINED> instruction: 0x000002b8
   1cf8c:	andeq	pc, r4, r6, lsl #2
   1cf90:	andeq	sl, r2, sl, ror #31
   1cf94:	andeq	r0, r0, r8, lsr #4
   1cf98:	andeq	pc, r4, ip, asr #1
   1cf9c:			; <UNDEFINED> instruction: 0x0002afb8
   1cfa0:	muleq	r4, r2, r0
   1cfa4:			; <UNDEFINED> instruction: 0xffffa36b
   1cfa8:	andeq	sl, r2, r6, lsl #31
   1cfac:	andeq	pc, r4, r8, asr r0	; <UNPREDICTABLE>
   1cfb0:			; <UNDEFINED> instruction: 0xffffa311
   1cfb4:	andeq	sl, r2, r0, asr pc
   1cfb8:	andeq	pc, r4, lr, lsl r0	; <UNPREDICTABLE>
   1cfbc:			; <UNDEFINED> instruction: 0xffffe9e3
   1cfc0:	andeq	sl, r2, sl, lsl pc
   1cfc4:	andeq	r0, r0, r8, asr #3
   1cfc8:	andeq	lr, r4, r4, ror #31
   1cfcc:	andeq	sl, r2, r8, ror #29
   1cfd0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1cfd4:	andeq	lr, r4, sl, lsr #31
   1cfd8:			; <UNDEFINED> instruction: 0x0002aeb2
   1cfdc:	andeq	r0, r0, r4, asr #4
   1cfe0:	andeq	lr, r4, r0, ror pc
   1cfe4:	andeq	sl, r2, r0, lsl #29
   1cfe8:	andeq	lr, r4, r6, lsr pc
   1cfec:			; <UNDEFINED> instruction: 0xffffe90b
   1cff0:	andeq	sl, r2, sl, asr #28
   1cff4:	strdeq	lr, [r4], -ip
   1cff8:			; <UNDEFINED> instruction: 0xffffb71d
   1cffc:	andeq	sl, r2, r8, lsl lr
   1d000:	andeq	lr, r4, r2, asr #29
   1d004:			; <UNDEFINED> instruction: 0xffffcfbb
   1d008:	andeq	sl, r2, r6, ror #27
   1d00c:	andeq	lr, r4, r8, lsl #29
   1d010:			; <UNDEFINED> instruction: 0xffffa16d
   1d014:			; <UNDEFINED> instruction: 0x0002adb0
   1d018:	andeq	lr, r4, lr, asr #28
   1d01c:			; <UNDEFINED> instruction: 0xffffa123
   1d020:	andeq	sl, r2, sl, ror sp
   1d024:	andeq	lr, r4, r4, lsl lr
   1d028:			; <UNDEFINED> instruction: 0xffffa105
   1d02c:	andeq	sl, r2, r4, asr #26
   1d030:	ldrdeq	lr, [r4], -sl
   1d034:			; <UNDEFINED> instruction: 0xffffb5eb
   1d038:	andeq	sl, r2, r2, lsl sp
   1d03c:	strdeq	r7, [r5], -r2
   1d040:	andeq	sl, r2, sl, ror #25
   1d044:	andeq	lr, r4, r6, ror sp
   1d048:	andeq	sl, r2, r0, asr #25
   1d04c:	muleq	r5, r8, r0
   1d050:	muleq	r2, r8, ip
   1d054:	andeq	r7, r5, ip, rrx
   1d058:	andeq	sl, r2, r0, ror ip
   1d05c:	andeq	r7, r5, r0, asr #32
   1d060:	andeq	sl, r2, r8, asr #24
   1d064:	andeq	r7, r5, r4, lsl r0
   1d068:	andeq	sl, r2, r0, lsr #24
   1d06c:	andeq	r6, r5, r8, ror #31
   1d070:	strdeq	sl, [r2], -r8
   1d074:			; <UNDEFINED> instruction: 0x00056fbc
   1d078:	ldrdeq	ip, [r2], -r0
   1d07c:	muleq	r5, r0, pc	; <UNPREDICTABLE>
   1d080:	andeq	r1, r5, r2, ror r0
   1d084:			; <UNDEFINED> instruction: 0xf0264638
   1d088:			; <UNDEFINED> instruction: 0xf7f5fbb3
   1d08c:	ldrb	lr, [r9, ip, lsr #17]!
   1d090:	udf	#32376	; 0x7e78
   1d094:	udf	#24182	; 0x5e76
   1d098:	udf	#15988	; 0x3e74
   1d09c:	udf	#7794	; 0x1e72
   1d0a0:			; <UNDEFINED> instruction: 0xe7efe7f0
   1d0a4:	strb	lr, [sp, lr, ror #15]!
   1d0a8:	strb	lr, [fp, ip, ror #15]!
   1d0ac:	strb	lr, [r9, sl, ror #15]!
   1d0b0:	strb	lr, [r7, r8, ror #15]!
   1d0b4:	strb	lr, [r5, r6, ror #15]!
   1d0b8:	strb	lr, [r3, r4, ror #15]!
   1d0bc:	strb	lr, [r1, r2, ror #15]!
   1d0c0:	ldrb	lr, [pc, r0, ror #15]
   1d0c4:			; <UNDEFINED> instruction: 0xe7dde7de
   1d0c8:			; <UNDEFINED> instruction: 0xe7dbe7dc
   1d0cc:			; <UNDEFINED> instruction: 0xe7d9e7da
   1d0d0:			; <UNDEFINED> instruction: 0x4620e7d8
   1d0d4:	blx	fe359176 <_ZdlPv@@Base+0xfe315986>
   1d0d8:	stm	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d0dc:	tstcs	r0, r1
   1d0e0:	andne	lr, r1, #192, 18	; 0x300000
   1d0e4:	ldrbmi	r6, [r0, -r1, asr #1]!
   1d0e8:	and	fp, r1, r1, lsl #2
   1d0ec:	svclt	0x00004770
   1d0f0:			; <UNDEFINED> instruction: 0x460cb538
   1d0f4:	stmdavs	r9, {r0, r2, r9, sl, lr}^
   1d0f8:			; <UNDEFINED> instruction: 0xfff6f7ff
   1d0fc:	strtmi	r6, [r8], -r1, lsr #17
   1d100:			; <UNDEFINED> instruction: 0xfff2f7ff
   1d104:	tstlt	r9, r1, ror #17
   1d108:	strtmi	r6, [r8], -fp, lsr #16
   1d10c:			; <UNDEFINED> instruction: 0x4798685b
   1d110:	pop	{r5, r9, sl, lr}
   1d114:			; <UNDEFINED> instruction: 0xf0264038
   1d118:	svclt	0x0000bb6b
   1d11c:	ldrlt	r6, [r0, #-2113]	; 0xfffff7bf
   1d120:	tstlt	r9, r4, lsl #12
   1d124:			; <UNDEFINED> instruction: 0xffe4f7ff
   1d128:	rsbvs	r2, r3, r0, lsl #6
   1d12c:	svclt	0x0000bd10
   1d130:	stmdavs	r1, {r0, r2, r8, r9, fp, lr}^
   1d134:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1d138:			; <UNDEFINED> instruction: 0x460433f8
   1d13c:	tstlt	r9, r3
   1d140:			; <UNDEFINED> instruction: 0xffd6f7ff
   1d144:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1d148:	andeq	lr, r4, ip, ror #14
   1d14c:	stmdavs	r1, {r0, r3, r8, r9, fp, lr}^
   1d150:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1d154:			; <UNDEFINED> instruction: 0x460433f8
   1d158:	tstlt	r9, r3
   1d15c:			; <UNDEFINED> instruction: 0xffc8f7ff
   1d160:			; <UNDEFINED> instruction: 0xf0264620
   1d164:	strtmi	pc, [r0], -r5, asr #22
   1d168:			; <UNDEFINED> instruction: 0x4620bd10
   1d16c:	blx	105920e <_ZdlPv@@Base+0x1015a1e>
   1d170:	ldmda	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d174:	andeq	lr, r4, r0, asr r7
   1d178:	mvnsmi	lr, #737280	; 0xb4000
   1d17c:			; <UNDEFINED> instruction: 0xf1001e17
   1d180:	ldrmi	r0, [r8], r4, lsl #10
   1d184:	andcs	fp, r1, #204, 30	; 0x330
   1d188:	stmdbcs	r0, {r9, sp}
   1d18c:	andcs	fp, r0, #8, 30
   1d190:	movwlt	r4, #42510	; 0xa60e
   1d194:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1d198:	andscs	r6, r0, ip, lsr #16
   1d19c:	stmdavc	r1!, {r2, r3, r4, r5, r8, ip, sp, pc}
   1d1a0:	addsmi	r7, r1, #3276800	; 0x320000
   1d1a4:			; <UNDEFINED> instruction: 0xf104bf38
   1d1a8:	mvnsle	r0, #8, 10	; 0x2000000
   1d1ac:			; <UNDEFINED> instruction: 0xf026d00a
   1d1b0:	stmdavs	sl!, {r0, r1, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   1d1b4:			; <UNDEFINED> instruction: 0x46047833
   1d1b8:	andls	lr, r1, #192, 18	; 0x300000
   1d1bc:	andls	pc, ip, r0, asr #17
   1d1c0:	eorvs	r7, r8, r3
   1d1c4:			; <UNDEFINED> instruction: 0xf1063f01
   1d1c8:			; <UNDEFINED> instruction: 0xf1040601
   1d1cc:	mvnle	r0, r4, lsl #10
   1d1d0:	andhi	pc, ip, r4, asr #17
   1d1d4:	mvnshi	lr, #12386304	; 0xbd0000
   1d1d8:			; <UNDEFINED> instruction: 0xf6404903
   1d1dc:	ldrbtmi	r6, [r9], #-60	; 0xffffffc4
   1d1e0:			; <UNDEFINED> instruction: 0xf916f022
   1d1e4:	svclt	0x0000e7d6
   1d1e8:	strdeq	r9, [r2], -r2
   1d1ec:	mvnsmi	lr, #737280	; 0xb4000
   1d1f0:	stccs	8, cr6, [r0], {68}	; 0x44
   1d1f4:	bcs	4ce5c <_ZdlPv@@Base+0x966c>
   1d1f8:			; <UNDEFINED> instruction: 0x2601bfd4
   1d1fc:	stcle	6, cr2, [sl, #-0]
   1d200:	strmi	r1, [r1], pc, asr #28
   1d204:			; <UNDEFINED> instruction: 0xf8174690
   1d208:	stmdavc	r3!, {r0, r8, r9, sl, fp, ip, lr}
   1d20c:	andle	r4, r4, #-1342177270	; 0xb000000a
   1d210:	stccs	8, cr6, [r0], {164}	; 0xa4
   1d214:	pop	{r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1d218:	ldrshle	r8, [ip, #56]!	; 0x38
   1d21c:	strcc	r6, [r1], -r2, ror #17
   1d220:			; <UNDEFINED> instruction: 0xf8d9b12a
   1d224:	ldrtmi	r3, [r1], -r0
   1d228:	ldmdavs	fp, {r3, r6, r9, sl, lr}
   1d22c:	stmdavs	r4!, {r3, r4, r7, r8, r9, sl, lr}^
   1d230:	svclt	0x00182c00
   1d234:	cfstr64le	mvdx4, [r6], #704	; 0x2c0
   1d238:	mvnshi	lr, #12386304	; 0xbd0000
   1d23c:			; <UNDEFINED> instruction: 0xf85db410
   1d240:	addhi	r4, r2, r4, lsl #22
   1d244:	sbchi	r6, r1, r3
   1d248:	svclt	0x00004770
   1d24c:	svcmi	0x00f0e92d
   1d250:	beq	59920 <_ZdlPv@@Base+0x16130>
   1d254:	strmi	fp, [r0], r1, lsl #1
   1d258:	blle	8eec84 <_ZdlPv@@Base+0x8ab494>
   1d25c:	svcne	0x001d2400
   1d260:	streq	pc, [r1, -sl, lsl #2]
   1d264:	and	r4, r2, r3, lsr #13
   1d268:	adcsmi	r3, ip, #16777216	; 0x1000000
   1d26c:			; <UNDEFINED> instruction: 0xf855d011
   1d270:	cdpcs	15, 0, cr6, cr0, cr4, {0}
   1d274:	strdcs	sp, [r8], -r8
   1d278:	blx	fe5d9318 <_ZdlPv@@Base+0xfe595b28>
   1d27c:	movweq	lr, #19370	; 0x4baa
   1d280:	strcc	r6, [r1], #-2094	; 0xfffff7d2
   1d284:			; <UNDEFINED> instruction: 0xf8c042bc
   1d288:	strmi	fp, [r3], r0
   1d28c:	sbchi	r8, r6, r3, lsl #1
   1d290:	ldrbmi	sp, [fp], -sp, ror #3
   1d294:			; <UNDEFINED> instruction: 0x46494652
   1d298:	andlt	r4, r1, r0, asr #12
   1d29c:	svcmi	0x00f0e8bd
   1d2a0:	svclt	0x006af7ff
   1d2a4:	bleq	593e8 <_ZdlPv@@Base+0x15bf8>
   1d2a8:	svclt	0x0000e7f3
   1d2ac:	blcs	2f388 <__printf_chk@plt+0x1cf58>
   1d2b0:	mvnsmi	lr, sp, lsr #18
   1d2b4:	ldmdbmi	r4!, {r0, r1, r2, r3, r9, sl, lr}
   1d2b8:			; <UNDEFINED> instruction: 0xf8df4478
   1d2bc:			; <UNDEFINED> instruction: 0xf5adc0d0
   1d2c0:	stmdapl	r1, {r1, r2, r8, sl, fp, ip, sp, lr}^
   1d2c4:	stmdavs	r9, {r2, r3, r4, r5, r6, r7, sl, lr}
   1d2c8:			; <UNDEFINED> instruction: 0xf04f9185
   1d2cc:	stfles	f0, [sl, #-0]
   1d2d0:			; <UNDEFINED> instruction: 0xf04f3a01
   1d2d4:	ldmne	r0, {r9, sl, fp}^
   1d2d8:			; <UNDEFINED> instruction: 0xf50dae03
   1d2dc:	ldrbtmi	r7, [r1], -r8, lsl #17
   1d2e0:	blcs	855314 <_ZdlPv@@Base+0x811b24>
   1d2e4:	streq	pc, [r1], #-257	; 0xfffffeff
   1d2e8:	stcmi	0, cr13, [r9, #-12]!
   1d2ec:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   1d2f0:	ldrbtpl	r5, [r3], #-3307	; 0xfffff315
   1d2f4:	addsmi	r4, r0, #34603008	; 0x2100000
   1d2f8:			; <UNDEFINED> instruction: 0xf812d014
   1d2fc:	blcs	b6cf08 <_ZdlPv@@Base+0xb29718>
   1d300:	stmdbcs	r0, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   1d304:			; <UNDEFINED> instruction: 0xf1bed0f7
   1d308:	andle	r0, r5, r0, lsl #30
   1d30c:	movweq	lr, #60168	; 0xeb08
   1d310:	stccc	8, cr15, [r1], {19}
   1d314:	rscle	r4, lr, fp, lsl #5
   1d318:			; <UNDEFINED> instruction: 0xf8084290
   1d31c:			; <UNDEFINED> instruction: 0xf10e100e
   1d320:	mvnle	r0, r1, lsl #28
   1d324:	bmi	70b890 <_ZdlPv@@Base+0x6c80a0>
   1d328:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   1d32c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d330:	subsmi	r9, sl, r5, lsl #23
   1d334:			; <UNDEFINED> instruction: 0xf50dd124
   1d338:	pop	{r1, r2, r8, sl, fp, ip, sp, lr}
   1d33c:			; <UNDEFINED> instruction: 0xf10e81f0
   1d340:	sfmge	f0, 4, [r3], {1}
   1d344:	strcs	sl, [r0], -r4, asr #26
   1d348:	strbtpl	r4, [r6], #-1552	; 0xfffff9f0
   1d34c:	andvs	pc, lr, r5, lsl #16
   1d350:			; <UNDEFINED> instruction: 0xf7f49201
   1d354:	strtmi	lr, [r9], -r6, ror #29
   1d358:	strmi	r9, [r5], -r1, lsl #20
   1d35c:	svc	0x00bef7f4
   1d360:	stcge	6, cr4, [r2], {33}	; 0x21
   1d364:			; <UNDEFINED> instruction: 0x46204632
   1d368:			; <UNDEFINED> instruction: 0xf90ef027
   1d36c:	strtmi	r6, [sl], -r1, lsr #16
   1d370:			; <UNDEFINED> instruction: 0xf7f64638
   1d374:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   1d378:			; <UNDEFINED> instruction: 0xf7f4d0d5
   1d37c:	ldrb	lr, [r2, sl, ror #30]
   1d380:	svc	0x002af7f4
   1d384:	andeq	r0, r5, r8, lsr #20
   1d388:	andeq	r0, r0, ip, ror r1
   1d38c:	andeq	r0, r5, ip, lsl sl
   1d390:	andeq	r0, r0, r0, asr #4
   1d394:			; <UNDEFINED> instruction: 0x000509b6
   1d398:	mrcne	5, 0, fp, cr4, cr8, {7}
   1d39c:	svclt	0x00a24606
   1d3a0:	bl	e5010 <_ZdlPv@@Base+0xa1820>
   1d3a4:	andcs	r0, r0, r4, lsl #11
   1d3a8:			; <UNDEFINED> instruction: 0xf842db03
   1d3ac:	adcmi	r0, sl, #4, 30
   1d3b0:	stfcsd	f5, [r1], {251}	; 0xfb
   1d3b4:	stmdbne	pc, {r2, r6, r7, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   1d3b8:	stcle	6, cr4, [r9, #-116]	; 0xffffff8c
   1d3bc:			; <UNDEFINED> instruction: 0x46221b39
   1d3c0:	stccc	0, cr6, [r1], {181}	; 0xb5
   1d3c4:	strcc	r4, [r4, #-1584]	; 0xfffff9d0
   1d3c8:			; <UNDEFINED> instruction: 0xff10f7ff
   1d3cc:	mvnsle	r2, r1, lsl #24
   1d3d0:	svclt	0x0000bdf8
   1d3d4:	blmi	1cefda4 <_ZdlPv@@Base+0x1cac5b4>
   1d3d8:	svcmi	0x00f0e92d
   1d3dc:			; <UNDEFINED> instruction: 0xf2ad447a
   1d3e0:	tstls	r1, r4, lsr #26
   1d3e4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d3e8:	ldrcc	pc, [ip, #-2253]	; 0xfffff733
   1d3ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d3f0:			; <UNDEFINED> instruction: 0xf8dfb178
   1d3f4:			; <UNDEFINED> instruction: 0x4604b1b4
   1d3f8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1d3fc:	stmiavc	r3!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   1d400:	stmibvs	r3, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
   1d404:	strcs	r4, [r0, #-1574]	; 0xfffff9da
   1d408:	stmiblt	r3, {r1, r3, r6, r9, sl, lr}
   1d40c:	stccs	8, cr6, [r0], {100}	; 0x64
   1d410:	bmi	19d1bec <_ZdlPv@@Base+0x198e3fc>
   1d414:	ldrbtmi	r4, [sl], #-2915	; 0xfffff49d
   1d418:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d41c:	ldrcc	pc, [ip, #-2269]	; 0xfffff723
   1d420:			; <UNDEFINED> instruction: 0xf040405a
   1d424:	vqadd.s8	d8, d29, d27
   1d428:	pop	{r2, r5, r8, sl, fp, ip, lr}
   1d42c:	qsub8mi	r8, pc, r0	; <UNPREDICTABLE>
   1d430:			; <UNDEFINED> instruction: 0xf8023501
   1d434:	ldclcs	15, cr3, [pc, #4]!	; 1d440 <__printf_chk@plt+0xb010>
   1d438:	svclt	0x00d46876
   1d43c:	movwcs	r2, #4864	; 0x1300
   1d440:	svclt	0x00082e00
   1d444:	ldmdblt	r3!, {r0, r8, r9, sp}
   1d448:	blcs	3b71c <__printf_chk@plt+0x292ec>
   1d44c:	stfcsd	f5, [r1, #-956]	; 0xfffffc44
   1d450:	ldrtmi	sp, [r4], -r3, lsl #2
   1d454:	stccs	7, cr14, [r1, #-844]	; 0xfffffcb4
   1d458:	vqadd.s8	d13, d13, d10
   1d45c:			; <UNDEFINED> instruction: 0xf8db4119
   1d460:	andcs	r0, r0, #4
   1d464:	strbpl	r9, [sl, #-256]	; 0xffffff00
   1d468:			; <UNDEFINED> instruction: 0xf7f63008
   1d46c:	stmdbls	r0, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   1d470:	orrlt	r4, r8, r2, lsl #13
   1d474:	movwcs	r2, #4608	; 0x1200
   1d478:	andne	pc, r2, sl, lsl r8	; <UNPREDICTABLE>
   1d47c:	svclt	0x00084299
   1d480:	andhi	pc, r0, r4, lsl #17
   1d484:	svclt	0x00086864
   1d488:	movwcc	r3, #4609	; 0x1201
   1d48c:	mvnsle	r2, r0, lsl #24
   1d490:	adcsle	r2, lr, r0, lsl #28
   1d494:			; <UNDEFINED> instruction: 0xe7b24634
   1d498:			; <UNDEFINED> instruction: 0xf8db2320
   1d49c:	strbpl	r0, [fp, #-4]
   1d4a0:	tstmi	fp, #-805306368	; 0xd0000000	; <UNPREDICTABLE>
   1d4a4:			; <UNDEFINED> instruction: 0xf8033008
   1d4a8:			; <UNDEFINED> instruction: 0xf7f6a007
   1d4ac:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   1d4b0:	stmdavc	r3, {r0, r3, r4, r5, ip, lr, pc}
   1d4b4:	tstle	sl, r1, lsl #22
   1d4b8:	ldreq	r9, [r2], r1, lsl #20
   1d4bc:	eorvc	fp, r3, sp, asr #30
   1d4c0:			; <UNDEFINED> instruction: 0xf04f7843
   1d4c4:	stmdavc	r3, {r0, r9, fp}^
   1d4c8:			; <UNDEFINED> instruction: 0xf04fbf48
   1d4cc:	blcs	9fcd8 <_ZdlPv@@Base+0x5c4e8>
   1d4d0:	tstle	r6, r2, ror #16
   1d4d4:			; <UNDEFINED> instruction: 0xf10a9b01
   1d4d8:	ldreq	r0, [ip, -r1, lsl #20]
   1d4dc:			; <UNDEFINED> instruction: 0xf882bf58
   1d4e0:	blls	7d4e8 <_ZdlPv@@Base+0x39cf8>
   1d4e4:			; <UNDEFINED> instruction: 0xf0136852
   1d4e8:	svclt	0x00180f10
   1d4ec:	ldrbeq	r4, [r9, -pc, lsr #12]
   1d4f0:			; <UNDEFINED> instruction: 0xf107bf48
   1d4f4:	bcs	2b4f8 <__printf_chk@plt+0x190c8>
   1d4f8:	svccs	0x0003bf18
   1d4fc:	movwcs	sp, #15816	; 0x3dc8
   1d500:	andne	pc, sl, r0, lsl r8	; <UNPREDICTABLE>
   1d504:	svclt	0x00084299
   1d508:	andhi	pc, r0, r2, lsl #17
   1d50c:			; <UNDEFINED> instruction: 0xf1036852
   1d510:	svclt	0x00080301
   1d514:	beq	99944 <_ZdlPv@@Base+0x56154>
   1d518:	svclt	0x00182a00
   1d51c:	sfmle	f4, 2, [pc], #636	; 1d7a0 <__printf_chk@plt+0xb370>
   1d520:			; <UNDEFINED> instruction: 0xd1b72e00
   1d524:			; <UNDEFINED> instruction: 0xf8dbe775
   1d528:			; <UNDEFINED> instruction: 0xf1070004
   1d52c:	blge	dfd3c <_ZdlPv@@Base+0x9c54c>
   1d530:	eorcc	r2, r8, lr, lsr #4
   1d534:	andcs	pc, sl, r9, lsl #16
   1d538:			; <UNDEFINED> instruction: 0xf8894649
   1d53c:	ldclne	0, cr2, [sl]
   1d540:			; <UNDEFINED> instruction: 0xf7ff9300
   1d544:	blls	9d1f0 <_ZdlPv@@Base+0x59a00>
   1d548:	eoreq	pc, r0, #19
   1d54c:	svclt	0x00089b00
   1d550:	bls	757c0 <_ZdlPv@@Base+0x31fd0>
   1d554:	svclt	0x00440712
   1d558:	sbcsvs	r2, sl, r0, lsl #4
   1d55c:			; <UNDEFINED> instruction: 0xf0029a01
   1d560:	blcs	1e178 <__printf_chk@plt+0xbd48>
   1d564:	strtmi	fp, [pc], -r8, lsl #30
   1d568:	ldrle	r0, [r2], #-1744	; 0xfffff930
   1d56c:	stcle	15, cr2, [pc, #8]	; 1d57c <__printf_chk@plt+0xb14c>
   1d570:	movwcs	sl, #10757	; 0x2a05
   1d574:	blne	15b6c4 <_ZdlPv@@Base+0x117ed4>
   1d578:	strbeq	r3, [r9, r1, lsl #6]
   1d57c:			; <UNDEFINED> instruction: 0xf884bf48
   1d580:	stmdavs	r4!, {pc}^
   1d584:	svclt	0x00182c00
   1d588:	blle	ffcee07c <_ZdlPv@@Base+0xffcaa88c>
   1d58c:	orrle	r2, r1, r0, lsl #28
   1d590:			; <UNDEFINED> instruction: 0x4657e73f
   1d594:	rscle	r2, fp, r0, lsl #22
   1d598:	strb	r4, [r7, pc, lsr #12]!
   1d59c:	mrc	7, 0, APSR_nzcv, cr12, cr4, {7}
   1d5a0:	andeq	r0, r5, r4, lsl #18
   1d5a4:	andeq	r0, r0, ip, ror r1
   1d5a8:	andeq	r6, r5, r8, ror #15
   1d5ac:	andeq	r0, r5, sl, asr #17
   1d5b0:	blmi	1ceff80 <_ZdlPv@@Base+0x1cac790>
   1d5b4:	push	{r1, r3, r4, r5, r6, sl, lr}
   1d5b8:			; <UNDEFINED> instruction: 0x46814ff0
   1d5bc:	ldrdeq	pc, [r4], r0	; <UNPREDICTABLE>
   1d5c0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   1d5c4:			; <UNDEFINED> instruction: 0xf8df460c
   1d5c8:	ldmdavs	fp, {r2, r3, r4, r5, r7, r8, sp, pc}
   1d5cc:			; <UNDEFINED> instruction: 0xf04f9303
   1d5d0:	ldrbtmi	r0, [sl], #768	; 0x300
   1d5d4:			; <UNDEFINED> instruction: 0xf0002800
   1d5d8:	stmdavs	r3, {r1, r2, r6, r7, pc}
   1d5dc:	streq	pc, [r4, r9, lsl #2]!
   1d5e0:	ldrdcc	pc, [r4], r3
   1d5e4:			; <UNDEFINED> instruction: 0x46034798
   1d5e8:			; <UNDEFINED> instruction: 0xf8d9b9fc
   1d5ec:	ldcne	0, cr2, [r7, #-656]	; 0xfffffd70
   1d5f0:	stmiblt	r0, {r4, r6, fp, sp, lr}
   1d5f4:	blmi	18aff8c <_ZdlPv@@Base+0x186c79c>
   1d5f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d5fc:	blls	f766c <_ZdlPv@@Base+0xb3e7c>
   1d600:			; <UNDEFINED> instruction: 0xf040405a
   1d604:	strhlt	r8, [r5], -r9
   1d608:	svchi	0x00f0e8bd
   1d60c:	ldcne	8, cr6, [r7, #-232]	; 0xffffff18
   1d610:	stmdacs	r0, {r4, r6, fp, sp, lr}
   1d614:	stmdavs	r2, {r1, r2, r3, r5, r6, r7, ip, lr, pc}
   1d618:			; <UNDEFINED> instruction: 0xf8d2461c
   1d61c:	ldrmi	r3, [r8, r4, lsl #1]
   1d620:	svclt	0x00082c01
   1d624:	strmi	r2, [r3], -r0, lsl #16
   1d628:	ldmdavs	ip!, {r4, r5, r6, r7, r8, ip, lr, pc}
   1d62c:			; <UNDEFINED> instruction: 0xe7e1b934
   1d630:	strtmi	r6, [r0], -r3, lsr #16
   1d634:	ldrdcc	pc, [r4], r3
   1d638:	stmdblt	r8, {r3, r4, r7, r8, r9, sl, lr}^
   1d63c:	stccs	8, cr6, [r0], {100}	; 0x64
   1d640:	ldmdavs	sp!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1d644:	strmi	lr, [r1], #-2509	; 0xfffff633
   1d648:	suble	r2, r2, r0, lsl #26
   1d64c:	ands	r4, r0, r0, lsr #13
   1d650:	strtmi	r6, [r0], -r3, lsr #16
   1d654:	ldrdcc	pc, [r4], r3
   1d658:	ldmdavs	sp!, {r3, r4, r7, r8, r9, sl, lr}
   1d65c:	stmib	sp, {r8, r9, sp}^
   1d660:	adcmi	r3, ip, #67108864	; 0x4000000
   1d664:	stmdaeq	r2, {r5, r7, r8, ip, sp, lr, pc}
   1d668:			; <UNDEFINED> instruction: 0xf888fab8
   1d66c:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   1d670:	andcs	sp, r0, ip, lsr #32
   1d674:	bleq	259ab0 <_ZdlPv@@Base+0x2162c0>
   1d678:	and	r4, r0, r6, lsl #12
   1d67c:	stmdavs	fp!, {r0, r2, r3, r4, r9, sl, lr}
   1d680:	ldrbmi	r4, [sl], -r1, lsl #12
   1d684:	ldclvs	6, cr4, [fp, #160]	; 0xa0
   1d688:	stmdavs	fp!, {r3, r4, r7, r8, r9, sl, lr}^
   1d68c:	strtmi	r6, [lr], -lr, rrx
   1d690:	andls	r4, r1, r3, lsr #5
   1d694:			; <UNDEFINED> instruction: 0xf1b8d1f2
   1d698:	cmple	lr, r0, lsl #30
   1d69c:	stmvc	r3, {r3, r6, r7, r8, ip, sp, pc}
   1d6a0:	strcs	r4, [r1], -r2, asr #12
   1d6a4:	cmplt	sl, r9, lsl r6
   1d6a8:	bcs	377b8 <__printf_chk@plt+0x25388>
   1d6ac:	ldmvc	r3, {r0, r3, r4, r6, ip, lr, pc}
   1d6b0:	subsle	r2, r3, r0, lsl #22
   1d6b4:	ldrmi	r7, [r0], -r6, asr #32
   1d6b8:	ldrmi	r4, [r9], -sl, lsl #12
   1d6bc:	mvnsle	r2, r0, lsl #20
   1d6c0:	stmdavs	r0, {r1, r6, ip, sp, lr}^
   1d6c4:	stmvc	r3, {r3, r5, r8, ip, sp, pc}
   1d6c8:	ldrb	r4, [r6, sl, lsl #12]!
   1d6cc:	suble	r2, r3, r2, lsl #16
   1d6d0:			; <UNDEFINED> instruction: 0xf8d9461d
   1d6d4:	orrlt	r1, r1, #28, 2
   1d6d8:	ldrle	r0, [r7, #-1931]	; 0xfffff875
   1d6dc:			; <UNDEFINED> instruction: 0xf85a4b2b
   1d6e0:	ldmdavs	r8, {r0, r1, ip, sp}
   1d6e4:	ldmibvs	fp, {r0, r1, fp, sp, lr}
   1d6e8:			; <UNDEFINED> instruction: 0xf8d94798
   1d6ec:			; <UNDEFINED> instruction: 0xf8d92070
   1d6f0:	bcs	69898 <_ZdlPv@@Base+0x260a8>
   1d6f4:	ldrdne	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
   1d6f8:			; <UNDEFINED> instruction: 0xf102bfc4
   1d6fc:	blx	6a302 <_ZdlPv@@Base+0x26b12>
   1d700:	strmi	r3, [fp], #-770	; 0xfffffcfe
   1d704:	lfmle	f4, 4, [r8, #-608]	; 0xfffffda0
   1d708:			; <UNDEFINED> instruction: 0x111cf8d9
   1d70c:	strbne	pc, [r0], -r1, asr #7	; <UNPREDICTABLE>
   1d710:	andne	pc, r0, r1, asr #7
   1d714:	streq	pc, [r4], -r6, asr #3
   1d718:	sbceq	pc, r0, #67108867	; 0x4000003
   1d71c:	vmvn.i16	d17, #36864	; 0x9000
   1d720:	strmi	r0, [r2], #-896	; 0xfffffc80
   1d724:	ldrmi	r9, [r3], #-2050	; 0xfffff7fe
   1d728:	sfmle	f4, 4, [r6], {131}	; 0x83
   1d72c:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
   1d730:	tstlt	r3, fp, asr r8
   1d734:			; <UNDEFINED> instruction: 0xf7ff9801
   1d738:	msrlt	(UNDEF: 109), sp
   1d73c:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   1d740:	strtmi	r2, [r8], -r0, lsl #12
   1d744:	stmdavs	r3, {r0, r5, r9, sl, lr}
   1d748:	stmdavs	sp!, {r1, r6, r9, sl, lr}^
   1d74c:	ldcvs	0, cr6, [fp, #280]	; 0x118
   1d750:			; <UNDEFINED> instruction: 0x46044798
   1d754:	mvnsle	r2, r0, lsl #26
   1d758:	smlaldx	r6, fp, ip, r0
   1d75c:	ldrmi	r7, [r0], -r3, asr #32
   1d760:	strhvc	lr, [r2], #-113	; 0xffffff8f
   1d764:	stmdbmi	fp, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   1d768:	sbcsvc	pc, r1, r0, asr #4
   1d76c:			; <UNDEFINED> instruction: 0xf0214479
   1d770:			; <UNDEFINED> instruction: 0xf8d9fe4f
   1d774:	ldr	r0, [r0, -r4, lsr #1]!
   1d778:	stc	7, cr15, [lr, #-976]!	; 0xfffffc30
   1d77c:	andeq	r0, r5, ip, lsr #14
   1d780:	andeq	r0, r0, ip, ror r1
   1d784:	andeq	r0, r5, lr, lsl #14
   1d788:	andeq	r0, r5, r8, ror #13
   1d78c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1d790:			; <UNDEFINED> instruction: 0x000564b6
   1d794:	andeq	r9, r2, r4, ror #6
   1d798:	svcmi	0x00f0e92d
   1d79c:	strmi	fp, [pc], -sp, lsl #1
   1d7a0:	andls	r4, r2, #2719744	; 0x298000
   1d7a4:	ldrbtmi	r4, [r9], #-2726	; 0xfffff55a
   1d7a8:			; <UNDEFINED> instruction: 0xf8df6c83
   1d7ac:	stmpl	sl, {r3, r4, r7, r9, pc}
   1d7b0:	ldmdavs	r2, {r3, r4, r5, r6, r7, sl, lr}
   1d7b4:			; <UNDEFINED> instruction: 0xf04f920b
   1d7b8:	blcs	1dfc0 <__printf_chk@plt+0xbb90>
   1d7bc:	sbcshi	pc, lr, r0
   1d7c0:	ldrdcc	pc, [r8], #128	; 0x80
   1d7c4:	blcs	2efe0 <__printf_chk@plt+0x1cbb0>
   1d7c8:	sbcshi	pc, r8, r0, asr #32
   1d7cc:	ldrsbcc	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
   1d7d0:			; <UNDEFINED> instruction: 0xf0402b00
   1d7d4:	stmdavs	r3, {r0, r1, r4, r6, r7, pc}
   1d7d8:			; <UNDEFINED> instruction: 0xf0402b00
   1d7dc:			; <UNDEFINED> instruction: 0xf8d080cf
   1d7e0:	stmdacs	r0, {r2, r5, r7}
   1d7e4:	sbchi	pc, sl, r0
   1d7e8:			; <UNDEFINED> instruction: 0xf1056d6b
   1d7ec:			; <UNDEFINED> instruction: 0xf10d02a4
   1d7f0:	andls	r0, r4, #32, 20	; 0x20000
   1d7f4:	bmi	fe5283fc <_ZdlPv@@Base+0xfe4e4c0c>
   1d7f8:			; <UNDEFINED> instruction: 0xf04fbfd4
   1d7fc:			; <UNDEFINED> instruction: 0xf04f0900
   1d800:	ldrbtmi	r0, [sl], #-2305	; 0xfffff6ff
   1d804:	blls	c2020 <_ZdlPv@@Base+0x7e830>
   1d808:	stmdavs	r3, {r0, r1, r4, r6, r8, fp, ip, sp, pc}
   1d80c:			; <UNDEFINED> instruction: 0x479869db
   1d810:	ldrdcc	pc, [ip], r5	; <UNPREDICTABLE>
   1d814:	ldrdcs	pc, [r8], r5
   1d818:	addmi	r1, r2, #24, 20	; 0x18000
   1d81c:	adchi	pc, lr, r0, lsl #5
   1d820:			; <UNDEFINED> instruction: 0x46284639
   1d824:	mcr2	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   1d828:			; <UNDEFINED> instruction: 0xf7fb4628
   1d82c:			; <UNDEFINED> instruction: 0x4606fc13
   1d830:			; <UNDEFINED> instruction: 0xf0002800
   1d834:			; <UNDEFINED> instruction: 0xf8d580a3
   1d838:	stmiavs	r0, {r2, r5, r7, ip, sp}^
   1d83c:			; <UNDEFINED> instruction: 0xf0004283
   1d840:			; <UNDEFINED> instruction: 0x461c80d8
   1d844:	addmi	r6, r3, #5963776	; 0x5b0000
   1d848:	strcc	sp, [r4], #-507	; 0xfffffe05
   1d84c:	ldrdgt	pc, [r0], -r0
   1d850:	ldmdbvs	r1!, {r0, r1, r2, r9, fp, sp, pc}
   1d854:			; <UNDEFINED> instruction: 0xf8dc4653
   1d858:	ldrbmi	fp, [r8, r0, lsl #1]
   1d85c:	bmi	1f03c84 <_ZdlPv@@Base+0x1ec0494>
   1d860:	eorvs	r6, r1, fp, ror #24
   1d864:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   1d868:			; <UNDEFINED> instruction: 0xf8d22b03
   1d86c:			; <UNDEFINED> instruction: 0xf000b000
   1d870:	blcs	17db34 <_ZdlPv@@Base+0x13a344>
   1d874:	adchi	pc, r0, r0
   1d878:	ldmvs	r1!, {r0, r8, r9, fp, sp}
   1d87c:	stcge	15, cr11, [sl], {24}
   1d880:	addshi	pc, r2, r0
   1d884:	movwcs	r4, #1626	; 0x65a
   1d888:			; <UNDEFINED> instruction: 0xf7fa9807
   1d88c:	ldmdavs	r2!, {r0, r1, r2, r3, r8, r9, fp, ip, sp, lr, pc}^
   1d890:	ldrsbtcc	pc, [r4], r5	; <UNPREDICTABLE>
   1d894:	bl	fe8eeae8 <_ZdlPv@@Base+0xfe8ab2f8>
   1d898:			; <UNDEFINED> instruction: 0xf8c5030b
   1d89c:	ldcvc	0, cr3, [r3, #-720]!	; 0xfffffd30
   1d8a0:			; <UNDEFINED> instruction: 0xf8d5b113
   1d8a4:	movwcc	r3, #4384	; 0x1120
   1d8a8:			; <UNDEFINED> instruction: 0xf8c54630
   1d8ac:	strcs	r3, [r0], -r0, lsr #2
   1d8b0:			; <UNDEFINED> instruction: 0xff9ef025
   1d8b4:	ldrtmi	r4, [r1], -r0, lsr #12
   1d8b8:	adcsvs	pc, r0, r5, asr #17
   1d8bc:			; <UNDEFINED> instruction: 0xff9cf020
   1d8c0:			; <UNDEFINED> instruction: 0xf8d59b0a
   1d8c4:			; <UNDEFINED> instruction: 0xf8c540a4
   1d8c8:	stccs	0, cr3, [r0], {172}	; 0xac
   1d8cc:	stmdavs	r3!, {r0, r5, r6, ip, lr, pc}
   1d8d0:	cdpvs	6, 9, cr4, cr11, cr0, {1}
   1d8d4:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   1d8d8:	strtmi	fp, [r6], -r8, lsl #30
   1d8dc:	stccs	8, cr6, [r0], {100}	; 0x64
   1d8e0:			; <UNDEFINED> instruction: 0xf8d5d1f5
   1d8e4:	cdpcs	0, 0, cr4, cr0, cr4, {5}
   1d8e8:	ldmdavs	r3!, {r0, r1, r4, r6, ip, lr, pc}^
   1d8ec:	movwcs	r9, #771	; 0x303
   1d8f0:			; <UNDEFINED> instruction: 0xb1ac6073
   1d8f4:	strtmi	r6, [r0], -r3, lsr #16
   1d8f8:			; <UNDEFINED> instruction: 0x479869db
   1d8fc:			; <UNDEFINED> instruction: 0xf8d56822
   1d900:	blvs	4a9bb8 <_ZdlPv@@Base+0x4663c8>
   1d904:	strtmi	r4, [r0], -r1, lsl #12
   1d908:			; <UNDEFINED> instruction: 0xf8c5440b
   1d90c:	ldrmi	r3, [r0, ip, lsr #1]
   1d910:			; <UNDEFINED> instruction: 0xf8d56864
   1d914:	ldrmi	r3, [r8], #-176	; 0xffffff50
   1d918:	adcseq	pc, r0, r5, asr #17
   1d91c:	mvnle	r2, r0, lsl #24
   1d920:	movwcs	r9, #3075	; 0xc03
   1d924:	rscscc	pc, r0, r5, asr #17
   1d928:	ldrbmi	r9, [sl], -r7, lsl #18
   1d92c:	strtmi	r4, [r8], -fp, asr #12
   1d930:			; <UNDEFINED> instruction: 0xf9d0f7fb
   1d934:	strtmi	fp, [r6], -ip, lsl #3
   1d938:	ldmdavs	r3!, {r2, r5, r6, fp, sp, lr}
   1d93c:	ldmibvs	fp, {r4, r5, r9, sl, lr}^
   1d940:	ldmdavs	r2!, {r3, r4, r7, r8, r9, sl, lr}
   1d944:	ldrsbtcc	pc, [r4], r5	; <UNPREDICTABLE>
   1d948:			; <UNDEFINED> instruction: 0x46016852
   1d94c:	bne	16ef214 <_ZdlPv@@Base+0x16aba24>
   1d950:	adcscc	pc, r4, r5, asr #17
   1d954:	stccs	7, cr4, [r0], {144}	; 0x90
   1d958:			; <UNDEFINED> instruction: 0xf8d5d1ed
   1d95c:	smultblt	r8, r4, r0
   1d960:	ldrdcc	pc, [r0], r5
   1d964:	svcvs	0x00ebb1e3
   1d968:	stmib	r5, {r9, sp}^
   1d96c:	stmiavs	fp!, {r5, r8, r9, sp}
   1d970:	ldrdcs	pc, [r4], r5
   1d974:			; <UNDEFINED> instruction: 0xf8c51a9b
   1d978:	strb	r3, [r4, -r8, lsl #1]
   1d97c:	blmi	c30254 <_ZdlPv@@Base+0xbeca64>
   1d980:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1d984:	blls	2f79f4 <_ZdlPv@@Base+0x2b4204>
   1d988:	cmple	r5, sl, asr r0
   1d98c:	pop	{r0, r2, r3, ip, sp, pc}
   1d990:	movwcs	r8, #8176	; 0x1ff0
   1d994:	rscscc	pc, r0, r5, asr #17
   1d998:			; <UNDEFINED> instruction: 0xf8c52300
   1d99c:	strb	r3, [r3, r4, lsr #1]
   1d9a0:			; <UNDEFINED> instruction: 0xf8c56fab
   1d9a4:	strb	r3, [r2, r4, lsl #1]!
   1d9a8:			; <UNDEFINED> instruction: 0xf8d5b329
   1d9ac:	stcge	0, cr2, [sl], {136}	; 0x88
   1d9b0:	bl	fe8b7b84 <_ZdlPv@@Base+0xfe874394>
   1d9b4:	strb	r0, [r5, -r3, lsl #22]!
   1d9b8:	ldrdcc	pc, [r8], r5
   1d9bc:	ldmib	r6, {r1, r3, sl, fp, sp, pc}^
   1d9c0:	bne	fe6a5dcc <_ZdlPv@@Base+0xfe6625dc>
   1d9c4:	ldrdcc	pc, [r4], r5
   1d9c8:			; <UNDEFINED> instruction: 0xf8c54413
   1d9cc:	ldrb	r3, [r9, -r4, lsl #1]
   1d9d0:	stcge	8, cr6, [sl], {114}	; 0x72
   1d9d4:	ldrdcc	pc, [r8], r5
   1d9d8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1d9dc:	bne	fe6f7ca8 <_ZdlPv@@Base+0xfe6b44b8>
   1d9e0:	ldrdcs	pc, [r4], r5
   1d9e4:	bicsvc	lr, r3, #3072	; 0xc00
   1d9e8:	cmneq	r3, #2048	; 0x800
   1d9ec:	addcc	pc, r4, r5, asr #17
   1d9f0:	stcls	7, cr14, [r4], {72}	; 0x48
   1d9f4:	stmdage	r9, {r1, r3, r5, r8, r9, sl, sp, lr, pc}
   1d9f8:			; <UNDEFINED> instruction: 0xf0209103
   1d9fc:	ldmdavs	r2!, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   1da00:			; <UNDEFINED> instruction: 0xac0a9b09
   1da04:	addsmi	r9, sl, #49152	; 0xc000
   1da08:	ldmvs	r1!, {r0, sl, fp, ip, lr, pc}
   1da0c:			; <UNDEFINED> instruction: 0x4620e73a
   1da10:	cdp2	0, 15, cr15, cr2, cr0, {1}
   1da14:	ldrdcc	pc, [r8], r5
   1da18:	addsmi	r9, r3, #40960	; 0xa000
   1da1c:	ldmdavs	r2!, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}^
   1da20:	lfmle	f4, 2, [r2, #588]!	; 0x24c
   1da24:	andcs	r4, r4, fp, lsl #22
   1da28:			; <UNDEFINED> instruction: 0xf8589905
   1da2c:	ldrmi	r3, [sl], -r3
   1da30:			; <UNDEFINED> instruction: 0xf0089300
   1da34:	strb	pc, [r8, r1, lsr #19]!	; <UNPREDICTABLE>
   1da38:	bl	ff3dba10 <_ZdlPv@@Base+0xff398220>
   1da3c:	andeq	r0, r5, sl, lsr r5
   1da40:	andeq	r0, r0, ip, ror r1
   1da44:	andeq	r0, r5, r0, lsr r5
   1da48:	andeq	sl, r2, r2, lsl r0
   1da4c:	andeq	r0, r0, r4, asr #3
   1da50:	andeq	r0, r5, r0, ror #6
   1da54:	andeq	r0, r0, r8, asr #4
   1da58:	ldrdcc	pc, [r8], #128	; 0x80
   1da5c:	mvnsmi	lr, #737280	; 0xb4000
   1da60:	stclmi	6, cr4, [r4, #-16]
   1da64:	ldrbtmi	fp, [sp], #-133	; 0xffffff7b
   1da68:			; <UNDEFINED> instruction: 0xf8d0b93b
   1da6c:	stmdblt	r3!, {r3, r4, r6, r7, ip, sp}
   1da70:	cmplt	fp, r3, ror #25
   1da74:	pop	{r0, r2, ip, sp, pc}
   1da78:	ldmdbmi	pc!, {r4, r5, r6, r7, r8, r9, pc}	; <UNPREDICTABLE>
   1da7c:	adcne	pc, fp, r0, asr #4
   1da80:			; <UNDEFINED> instruction: 0xf0214479
   1da84:	stclvs	12, cr15, [r3], #788	; 0x314
   1da88:	mvnsle	r2, r0, lsl #22
   1da8c:			; <UNDEFINED> instruction: 0x46204b3b
   1da90:	ldmdavs	pc, {r0, r1, r3, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   1da94:	blx	359b14 <_ZdlPv@@Base+0x316324>
   1da98:	strtmi	r4, [r0], -r5, lsl #12
   1da9c:	mcrr2	0, 1, pc, ip, cr14	; <UNPREDICTABLE>
   1daa0:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
   1daa4:	ldrsbtcc	pc, [r8], r3	; <UNPREDICTABLE>
   1daa8:			; <UNDEFINED> instruction: 0xb3bb4606
   1daac:			; <UNDEFINED> instruction: 0xf025200c
   1dab0:			; <UNDEFINED> instruction: 0x4632fe7b
   1dab4:	strmi	r4, [r0], r9, lsr #12
   1dab8:	stc2l	0, cr15, [ip, #112]	; 0x70
   1dabc:	ldrdeq	pc, [r4], r4	; <UNPREDICTABLE>
   1dac0:			; <UNDEFINED> instruction: 0xf984f01c
   1dac4:	eorsle	r2, sl, r1, lsl #16
   1dac8:	ldrdeq	pc, [r4], r4	; <UNPREDICTABLE>
   1dacc:			; <UNDEFINED> instruction: 0xf8d0b140
   1dad0:	strtmi	ip, [sl], -r0
   1dad4:			; <UNDEFINED> instruction: 0x46394633
   1dad8:	ldrsbtpl	pc, [r4], -ip	; <UNPREDICTABLE>
   1dadc:	bllt	c2f984 <_ZdlPv@@Base+0xbec194>
   1dae0:	ldrdcs	pc, [r0, #-132]	; 0xffffff7c
   1dae4:	strcs	r2, [r0, #-48]	; 0xffffffd0
   1dae8:			; <UNDEFINED> instruction: 0xf0259203
   1daec:	strls	pc, [r0, #-3677]	; 0xfffff1a3
   1daf0:	bls	ef404 <_ZdlPv@@Base+0xabc14>
   1daf4:			; <UNDEFINED> instruction: 0x46054639
   1daf8:	ldc2	0, cr15, [ip, #112]!	; 0x70
   1dafc:	strtmi	r4, [r0], -r9, lsr #12
   1db00:	ldc2	7, cr15, [lr], #1004	; 0x3ec
   1db04:	ldrsbtcs	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   1db08:	strtmi	r2, [r0], -r0, lsl #2
   1db0c:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   1db10:			; <UNDEFINED> instruction: 0xf8c42300
   1db14:	strdlt	r3, [r5], -r4
   1db18:	mvnshi	lr, #12386304	; 0xbd0000
   1db1c:	ldrdeq	pc, [r4], r4	; <UNPREDICTABLE>
   1db20:			; <UNDEFINED> instruction: 0xf01c462f
   1db24:	stmdacs	r1, {r0, r1, r4, r6, r8, fp, ip, sp, lr, pc}
   1db28:	stmibne	pc!, {r3, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   1db2c:			; <UNDEFINED> instruction: 0xf8d4e7be
   1db30:	ldrmi	r3, [pc], #-172	; 1db38 <__printf_chk@plt+0xb708>
   1db34:	adcvc	pc, ip, r4, asr #17
   1db38:	pop	{r0, r2, ip, sp, pc}
   1db3c:	strdcs	r8, [ip], -r0
   1db40:	cdp2	0, 3, cr15, cr2, cr5, {1}
   1db44:			; <UNDEFINED> instruction: 0x46294632
   1db48:			; <UNDEFINED> instruction: 0xf01c4681
   1db4c:			; <UNDEFINED> instruction: 0xf8c8fd83
   1db50:	ldr	r9, [r9, r8]!
   1db54:			; <UNDEFINED> instruction: 0xf0254648
   1db58:			; <UNDEFINED> instruction: 0xf7f4fe4b
   1db5c:	strbmi	lr, [r0], -r4, asr #22
   1db60:	cdp2	0, 4, cr15, cr6, cr5, {1}
   1db64:	bl	fdbb3c <_ZdlPv@@Base+0xf9834c>
   1db68:			; <UNDEFINED> instruction: 0xf0254628
   1db6c:			; <UNDEFINED> instruction: 0xf7f4fe41
   1db70:	svclt	0x0000eb3a
   1db74:	andeq	r0, r5, sl, ror r2
   1db78:	andeq	r9, r2, r0, asr r0
   1db7c:	andeq	r0, r0, r4, asr #3
   1db80:	andeq	r6, r5, r2, asr #2
   1db84:	svcmi	0x00f0e92d
   1db88:	stclvs	0, cr11, [r6], {131}	; 0x83
   1db8c:	ldrbtmi	r4, [pc], #-3911	; 1db94 <__printf_chk@plt+0xb764>
   1db90:	cmple	ip, r0, lsl #28
   1db94:	ldrsbcc	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
   1db98:	strmi	r4, [sp], -r4, lsl #12
   1db9c:			; <UNDEFINED> instruction: 0xb1234690
   1dba0:	ldrbtmi	r4, [fp], #-2883	; 0xfffff4bd
   1dba4:	blcs	37f18 <__printf_chk@plt+0x25ae8>
   1dba8:	blmi	10d1d84 <_ZdlPv@@Base+0x108e594>
   1dbac:	ldrbtmi	r4, [fp], #-1705	; 0xfffff957
   1dbb0:	ldrsbtcc	pc, [r8], r3	; <UNPREDICTABLE>
   1dbb4:	blmi	104a028 <_ZdlPv@@Base+0x1006838>
   1dbb8:			; <UNDEFINED> instruction: 0xf8d358fb
   1dbbc:			; <UNDEFINED> instruction: 0xf8d49000
   1dbc0:			; <UNDEFINED> instruction: 0xb3bb30c8
   1dbc4:	ldrsbtvs	pc, [r8], r4	; <UNPREDICTABLE>
   1dbc8:	beq	fef59fe0 <_ZdlPv@@Base+0xfef167f0>
   1dbcc:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r8, ip, sp, pc}
   1dbd0:	blvs	6ef498 <_ZdlPv@@Base+0x6abca8>
   1dbd4:	stmdacs	r1, {r3, r4, r7, r8, r9, sl, lr}
   1dbd8:	ldmdavs	r7!, {r0, r3, r4, r5, ip, lr, pc}
   1dbdc:			; <UNDEFINED> instruction: 0x46434630
   1dbe0:	strbmi	r4, [r9], -sl, lsr #12
   1dbe4:			; <UNDEFINED> instruction: 0x47b06b7e
   1dbe8:	andcs	fp, ip, r8, asr #22
   1dbec:	ldrdvs	pc, [r0, #-132]	; 0xffffff7c
   1dbf0:	ldc2l	0, cr15, [sl, #148]	; 0x94
   1dbf4:	strbmi	r4, [r2], -r9, lsr #12
   1dbf8:			; <UNDEFINED> instruction: 0xf01c4605
   1dbfc:	eorscs	pc, r0, fp, lsr #26
   1dc00:	ldc2l	0, cr15, [r2, #148]	; 0x94
   1dc04:	ldrtmi	r4, [r2], -fp, lsr #12
   1dc08:	strbmi	r2, [r9], -r0, lsl #10
   1dc0c:	strmi	r9, [r5], -r0, lsl #10
   1dc10:	ldc2	0, cr15, [r0, #-112]!	; 0xffffff90
   1dc14:	strtmi	r4, [r0], -r9, lsr #12
   1dc18:	ldc2	7, cr15, [r2], #-1004	; 0xfffffc14
   1dc1c:	ldrsbtcs	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   1dc20:	strtmi	r2, [r0], -r0, lsl #2
   1dc24:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
   1dc28:			; <UNDEFINED> instruction: 0xf8c42300
   1dc2c:	strdlt	r3, [r3], -r4
   1dc30:	svchi	0x00f0e8bd
   1dc34:	ldrdvs	pc, [r4], r4	; <UNPREDICTABLE>
   1dc38:	beq	feb5a050 <_ZdlPv@@Base+0xfeb16860>
   1dc3c:			; <UNDEFINED> instruction: 0xf8dae7c6
   1dc40:	strbmi	r3, [fp], #-0
   1dc44:	andcc	pc, r0, sl, asr #17
   1dc48:	pop	{r0, r1, ip, sp, pc}
   1dc4c:	ldmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dc50:	ldmibvs	fp, {r4, r5, r9, sl, lr}^
   1dc54:	strmi	r4, [r1, #1944]	; 0x798
   1dc58:	ldmdavs	r0!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
   1dc5c:			; <UNDEFINED> instruction: 0xf8b6f01c
   1dc60:			; <UNDEFINED> instruction: 0xd1ba2801
   1dc64:			; <UNDEFINED> instruction: 0x46c34b15
   1dc68:			; <UNDEFINED> instruction: 0xf8d3447b
   1dc6c:	ldrhlt	r3, [fp, -r8]
   1dc70:	ldmpl	fp!, {r0, r4, r8, r9, fp, lr}^
   1dc74:	ldrdlt	pc, [r0], -r3
   1dc78:			; <UNDEFINED> instruction: 0x46436837
   1dc7c:	ldrbmi	r4, [r9], -sl, lsr #12
   1dc80:	blvs	1fef548 <_ZdlPv@@Base+0x1fabd58>
   1dc84:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
   1dc88:			; <UNDEFINED> instruction: 0xf8dad0a7
   1dc8c:	ldrbmi	r3, [fp], #-0
   1dc90:	andcc	pc, r0, sl, asr #17
   1dc94:	andlt	lr, r3, fp, asr #15
   1dc98:	svcmi	0x00f0e8bd
   1dc9c:	svclt	0x00ccf7fc
   1dca0:			; <UNDEFINED> instruction: 0xf0254628
   1dca4:			; <UNDEFINED> instruction: 0xf7f4fda5
   1dca8:			; <UNDEFINED> instruction: 0xe7f9ea9e
   1dcac:	andeq	r0, r5, r2, asr r1
   1dcb0:	andeq	r6, r5, r2, asr #32
   1dcb4:	andeq	r6, r5, r6, lsr r0
   1dcb8:	andeq	r0, r0, r4, asr #3
   1dcbc:	andeq	r5, r5, ip, ror pc
   1dcc0:	addlt	fp, r2, r0, lsl r5
   1dcc4:			; <UNDEFINED> instruction: 0xf01e4604
   1dcc8:			; <UNDEFINED> instruction: 0x4601f8f3
   1dccc:	tstls	r1, r0, lsr #12
   1dcd0:	blx	cd9d52 <_ZdlPv@@Base+0xc96562>
   1dcd4:	strmi	r9, [r2], -r1, lsl #18
   1dcd8:	andlt	r4, r2, r0, lsr #12
   1dcdc:			; <UNDEFINED> instruction: 0x4010e8bd
   1dce0:	svclt	0x0050f7ff
   1dce4:	ldrbmi	lr, [r0, sp, lsr #18]!
   1dce8:	stclmi	6, cr4, [r9, #-16]!
   1dcec:	blmi	1a89efc <_ZdlPv@@Base+0x1a4670c>
   1dcf0:	cdpmi	6, 6, cr4, cr9, cr8, {4}
   1dcf4:			; <UNDEFINED> instruction: 0xf855447d
   1dcf8:	stmibpl	sl!, {r0, r1, sp, pc}
   1dcfc:	ldrdeq	pc, [r0], -sl
   1dd00:	addsmi	r6, r8, #1245184	; 0x130000
   1dd04:	addshi	pc, r7, r0
   1dd08:	ldrdcc	pc, [r8], #132	; 0x84
   1dd0c:	cmnle	r6, r0, lsl #22
   1dd10:	ldrdeq	pc, [r4], r4	; <UNPREDICTABLE>
   1dd14:	rsbsle	r2, r9, r0, lsl #16
   1dd18:	blvs	6f7d2c <_ZdlPv@@Base+0x6b453c>
   1dd1c:	blmi	17efb84 <_ZdlPv@@Base+0x17ac394>
   1dd20:	subsle	r2, r4, r0, lsl #16
   1dd24:	strtmi	r5, [r0], -pc, ror #17
   1dd28:	tstcs	r0, r2, asr #12
   1dd2c:	ldc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
   1dd30:	ldrdeq	pc, [r4], r4	; <UNPREDICTABLE>
   1dd34:	rsb	fp, fp, r0, lsl fp
   1dd38:	ldrdeq	pc, [r4], r4	; <UNPREDICTABLE>
   1dd3c:	ldmibvs	fp, {r0, r1, fp, sp, lr}^
   1dd40:			; <UNDEFINED> instruction: 0xf8d44798
   1dd44:			; <UNDEFINED> instruction: 0xf8d420a4
   1dd48:	ldmdavs	r1, {r2, r3, r5, r7, ip, sp}
   1dd4c:			; <UNDEFINED> instruction: 0x46101a1b
   1dd50:	adccc	pc, ip, r4, asr #17
   1dd54:	ldrmi	r6, [r8, fp, lsl #22]
   1dd58:	ldrdcs	pc, [r4], r4	; <UNPREDICTABLE>
   1dd5c:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
   1dd60:	ldmdavs	r6, {r0, r4, fp, sp, lr}^
   1dd64:	adcvs	pc, r4, r4, asr #17
   1dd68:			; <UNDEFINED> instruction: 0x46101a1b
   1dd6c:	adcscc	pc, r0, r4, asr #17
   1dd70:	ldrmi	r6, [r8, fp, asr #16]
   1dd74:	ldrdeq	pc, [r4], r4	; <UNPREDICTABLE>
   1dd78:	suble	r2, r9, r0, lsl #16
   1dd7c:	cdpvs	8, 9, cr6, cr11, cr3, {0}
   1dd80:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   1dd84:	ldmdavs	fp!, {r3, r4, r6, r7, r8, ip, lr, pc}
   1dd88:	ldrdne	pc, [r4], r4	; <UNPREDICTABLE>
   1dd8c:	rscseq	pc, r0, r4, asr #17
   1dd90:	adcscc	pc, r4, r4, asr #17
   1dd94:	stfvsd	f3, [r3], #580	; 0x244
   1dd98:	stfvsp	f3, [r3], #-204	; 0xffffff34
   1dd9c:	rsble	r2, r3, r3, lsl #22
   1dda0:	svclt	0x00182b05
   1dda4:	subsle	r4, r3, r3, lsl #12
   1dda8:			; <UNDEFINED> instruction: 0xf8d42700
   1ddac:	strtmi	r2, [r0], -ip, lsr #1
   1ddb0:	adcvc	pc, r4, r4, asr #17
   1ddb4:			; <UNDEFINED> instruction: 0xff8ef7fa
   1ddb8:	smlawtvc	r0, r4, r8, pc	; <UNPREDICTABLE>
   1ddbc:	andcs	r4, r0, #56, 22	; 0xe000
   1ddc0:	stmiapl	fp!, {r1, r5, r8, sl, sp, lr}^
   1ddc4:	cmplt	r3, #1769472	; 0x1b0000
   1ddc8:	pop	{r1, ip, sp, pc}
   1ddcc:			; <UNDEFINED> instruction: 0xf8d487f0
   1ddd0:	eorcs	r2, r8, r0, asr #2
   1ddd4:	stmiapl	pc!, {r0, r9, ip, pc}^	; <UNPREDICTABLE>
   1ddd8:	tstls	r0, r9, lsr r8
   1dddc:	stc2l	0, cr15, [r4], #148	; 0x94
   1dde0:			; <UNDEFINED> instruction: 0xf8d49a01
   1dde4:	stmdbls	r0, {r2, r5, r7, ip, sp}
   1dde8:			; <UNDEFINED> instruction: 0xf01b4681
   1ddec:			; <UNDEFINED> instruction: 0xf8d4ff27
   1ddf0:			; <UNDEFINED> instruction: 0xf8c430b0
   1ddf4:	movwcc	r9, #4260	; 0x10a4
   1ddf8:	adcscc	pc, r0, r4, asr #17
   1ddfc:			; <UNDEFINED> instruction: 0x4620e793
   1de00:	ldc2l	7, cr15, [r0, #1008]!	; 0x3f0
   1de04:	ldrdeq	pc, [r4], r4	; <UNPREDICTABLE>
   1de08:	orrle	r2, r5, r0, lsl #16
   1de0c:	stmiapl	pc!, {r0, r1, r5, r8, r9, fp, lr}^	; <UNPREDICTABLE>
   1de10:	andcs	r6, r0, #3866624	; 0x3b0000
   1de14:	rscscs	pc, r0, r4, asr #17
   1de18:	adcscc	pc, r4, r4, asr #17
   1de1c:			; <UNDEFINED> instruction: 0xf8dae7ce
   1de20:	mrscs	r0, (UNDEF: 1)
   1de24:			; <UNDEFINED> instruction: 0xf0143048
   1de28:	movwcs	pc, #6451	; 0x1933	; <UNPREDICTABLE>
   1de2c:	cmpcc	r4, r4, asr #17	; <UNPREDICTABLE>
   1de30:	pop	{r1, ip, sp, pc}
   1de34:			; <UNDEFINED> instruction: 0xf8d087f0
   1de38:	blcs	2a050 <__printf_chk@plt+0x17c20>
   1de3c:	svcge	0x0064f43f
   1de40:	stmiapl	fp!, {r3, r4, r8, r9, fp, lr}^
   1de44:	andlt	r6, r2, r9, lsl r8
   1de48:			; <UNDEFINED> instruction: 0x47f0e8bd
   1de4c:	stcllt	7, cr15, [sl], #-988	; 0xfffffc24
   1de50:	ldrdvc	pc, [r8], r4
   1de54:			; <UNDEFINED> instruction: 0xf8d44603
   1de58:			; <UNDEFINED> instruction: 0xf8d400ac
   1de5c:	bne	fe6074 <_ZdlPv@@Base+0xfa2884>
   1de60:			; <UNDEFINED> instruction: 0xf8c4443a
   1de64:	ldr	r2, [pc, r4, lsl #1]
   1de68:	ldrdeq	pc, [ip], r4	; <UNPREDICTABLE>
   1de6c:			; <UNDEFINED> instruction: 0xf8d42301
   1de70:	bne	4a6098 <_ZdlPv@@Base+0x4628a8>
   1de74:	ldrdeq	pc, [r4], r4
   1de78:	sbcsvc	lr, r2, #2048	; 0x800
   1de7c:	rsbeq	lr, r2, #0, 22
   1de80:	addcs	pc, r4, r4, asr #17
   1de84:			; <UNDEFINED> instruction: 0x4648e790
   1de88:	ldc2	0, cr15, [r2], #148	; 0x94
   1de8c:	stmib	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1de90:	andeq	pc, r4, ip, ror #31
   1de94:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1de98:	andeq	r0, r0, ip, lsl #3
   1de9c:	andeq	r0, r0, r4, asr #3
   1dea0:	andeq	r0, r0, r0, lsl #4
   1dea4:	andeq	r0, r0, r8, lsl r2
   1dea8:	cfldr32mi	mvfx11, [r2, #-448]	; 0xfffffe40
   1deac:	ldrbtmi	r4, [sp], #-2834	; 0xfffff4ee
   1deb0:	stmdbvs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}^
   1deb4:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   1deb8:	andle	r2, r7, sp, lsl #22
   1debc:			; <UNDEFINED> instruction: 0xf0084620
   1dec0:	stmdbvs	r3!, {r0, r1, r9, sl, fp, ip, sp, lr, pc}^
   1dec4:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   1dec8:	mvnsle	r2, sp, lsl #22
   1decc:	vmlami.f64	d4, d12, d11
   1ded0:	ldrbtmi	r5, [lr], #-2282	; 0xfffff716
   1ded4:	ldmdavs	r2, {r0, r1, r4, r5, fp, sp, lr}
   1ded8:			; <UNDEFINED> instruction: 0x4620b932
   1dedc:	pop	{r0, r9, sp}
   1dee0:	ldrvs	r4, [sl], #112	; 0x70
   1dee4:	ldcllt	0, cr15, [r0, #32]!
   1dee8:	tstcs	r0, r8, lsl r6
   1deec:	mrc2	7, 7, pc, cr10, cr15, {7}
   1def0:			; <UNDEFINED> instruction: 0xe7f26833
   1def4:	andeq	pc, r4, r2, lsr lr	; <UNPREDICTABLE>
   1def8:	andeq	r0, r0, r0, lsr #5
   1defc:	andeq	r0, r0, r0, asr r2
   1df00:	andeq	r5, r5, r2, lsl sp
   1df04:	cfldr32mi	mvfx11, [r4, #-448]	; 0xfffffe40
   1df08:	ldrbtmi	r4, [sp], #-2836	; 0xfffff4ec
   1df0c:	stmdbvs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}^
   1df10:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   1df14:	andle	r2, r7, sp, lsl #22
   1df18:			; <UNDEFINED> instruction: 0xf0084620
   1df1c:	stmdbvs	r3!, {r0, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   1df20:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   1df24:	mvnsle	r2, sp, lsl #22
   1df28:	vmlami.f64	d4, d14, d13
   1df2c:	ldrbtmi	r5, [lr], #-2282	; 0xfffff716
   1df30:	ldmdavs	r2, {r0, r1, r4, r5, fp, sp, lr}
   1df34:	strtmi	fp, [r0], -sl, asr #18
   1df38:	andcs	r2, r1, #0, 2
   1df3c:	pop	{r0, r3, r4, r7, sl, sp, lr}
   1df40:			; <UNDEFINED> instruction: 0xf8c34070
   1df44:			; <UNDEFINED> instruction: 0xf0082150
   1df48:			; <UNDEFINED> instruction: 0x4618bdbf
   1df4c:			; <UNDEFINED> instruction: 0xf7ff2100
   1df50:	ldmdavs	r3!, {r0, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   1df54:	svclt	0x0000e7ef
   1df58:	ldrdeq	pc, [r4], -r6
   1df5c:	andeq	r0, r0, r0, lsr #5
   1df60:	andeq	r0, r0, r0, asr r2
   1df64:			; <UNDEFINED> instruction: 0x00055cb6
   1df68:	blmi	a70810 <_ZdlPv@@Base+0xa2d020>
   1df6c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   1df70:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   1df74:	ldmdavs	fp, {r0, r1, r2, r5, r8, sl, fp, lr}
   1df78:			; <UNDEFINED> instruction: 0xf04f9301
   1df7c:			; <UNDEFINED> instruction: 0xf00b0300
   1df80:	ldrbtmi	pc, [sp], #-2671	; 0xfffff591	; <UNPREDICTABLE>
   1df84:			; <UNDEFINED> instruction: 0xd12f2800
   1df88:	movwls	r2, #769	; 0x301
   1df8c:	stmiapl	ip!, {r1, r5, r8, r9, fp, lr}^
   1df90:			; <UNDEFINED> instruction: 0xf0236963
   1df94:	blcs	35ebdc <_ZdlPv@@Base+0x31b3ec>
   1df98:	strtmi	sp, [r0], -r7
   1df9c:	ldc2	0, cr15, [r4, #32]
   1dfa0:			; <UNDEFINED> instruction: 0xf0236963
   1dfa4:	blcs	35ebec <_ZdlPv@@Base+0x31b3fc>
   1dfa8:	blmi	75278c <_ZdlPv@@Base+0x70ef9c>
   1dfac:	stmiapl	fp!, {r2, r3, r4, r9, sl, fp, lr}^
   1dfb0:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
   1dfb4:	bllt	4f8028 <_ZdlPv@@Base+0x4b4838>
   1dfb8:	tstcs	r0, r0, lsl #20
   1dfbc:	strvs	r4, [r1, #2841]	; 0xb19
   1dfc0:	strbvs	r2, [r2, #-258]	; 0xfffffefe
   1dfc4:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1dfc8:			; <UNDEFINED> instruction: 0xf0143048
   1dfcc:	strtmi	pc, [r0], -r9, ror #16
   1dfd0:	ldc2l	0, cr15, [sl, #-32]!	; 0xffffffe0
   1dfd4:	blmi	3b082c <_ZdlPv@@Base+0x36d03c>
   1dfd8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1dfdc:	blls	7804c <_ZdlPv@@Base+0x3485c>
   1dfe0:	tstle	r1, sl, asr r0
   1dfe4:	ldcllt	0, cr11, [r0, #-8]!
   1dfe8:			; <UNDEFINED> instruction: 0xf0204668
   1dfec:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, fp, ip, sp, lr, pc}
   1dff0:	blls	52320 <_ZdlPv@@Base+0xeb30>
   1dff4:	svclt	0x00bc2b00
   1dff8:	movwls	r2, #768	; 0x300
   1dffc:	smlabtcs	r0, r6, r7, lr
   1e000:	mrc2	7, 3, pc, cr0, cr15, {7}
   1e004:			; <UNDEFINED> instruction: 0xe7d76830
   1e008:	stmia	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e00c:	andeq	pc, r4, r4, ror sp	; <UNPREDICTABLE>
   1e010:	andeq	r0, r0, ip, ror r1
   1e014:	andeq	pc, r4, lr, asr sp	; <UNPREDICTABLE>
   1e018:	andeq	r0, r0, r0, lsr #5
   1e01c:	andeq	r0, r0, r0, asr r2
   1e020:	andeq	r5, r5, r4, lsr ip
   1e024:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1e028:	andeq	pc, r4, r8, lsl #26
   1e02c:	blmi	a708d4 <_ZdlPv@@Base+0xa2d0e4>
   1e030:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   1e034:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   1e038:	ldmdavs	fp, {r0, r1, r2, r5, r8, sl, fp, lr}
   1e03c:			; <UNDEFINED> instruction: 0xf04f9301
   1e040:			; <UNDEFINED> instruction: 0xf00b0300
   1e044:	ldrbtmi	pc, [sp], #-2573	; 0xfffff5f3	; <UNPREDICTABLE>
   1e048:			; <UNDEFINED> instruction: 0xd12f2800
   1e04c:	movwls	r2, #769	; 0x301
   1e050:	stmiapl	ip!, {r1, r5, r8, r9, fp, lr}^
   1e054:			; <UNDEFINED> instruction: 0xf0236963
   1e058:	blcs	35eca0 <_ZdlPv@@Base+0x31b4b0>
   1e05c:	strtmi	sp, [r0], -r7
   1e060:	ldc2	0, cr15, [r2, #-32]!	; 0xffffffe0
   1e064:			; <UNDEFINED> instruction: 0xf0236963
   1e068:	blcs	35ecb0 <_ZdlPv@@Base+0x31b4c0>
   1e06c:	blmi	752850 <_ZdlPv@@Base+0x70f060>
   1e070:	stmiapl	fp!, {r2, r3, r4, r9, sl, fp, lr}^
   1e074:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
   1e078:	bllt	4f80ec <_ZdlPv@@Base+0x4b48fc>
   1e07c:	tstcs	r0, r0, lsl #20
   1e080:	strbvs	r4, [r1, #-2841]	; 0xfffff4e7
   1e084:	strvs	r2, [r2, #257]	; 0x101
   1e088:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1e08c:			; <UNDEFINED> instruction: 0xf0143048
   1e090:	strtmi	pc, [r0], -r7, lsl #16
   1e094:	ldc2	0, cr15, [r8, #-32]	; 0xffffffe0
   1e098:	blmi	3b08f0 <_ZdlPv@@Base+0x36d100>
   1e09c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e0a0:	blls	78110 <_ZdlPv@@Base+0x34920>
   1e0a4:	tstle	r1, sl, asr r0
   1e0a8:	ldcllt	0, cr11, [r0, #-8]!
   1e0ac:			; <UNDEFINED> instruction: 0xf0204668
   1e0b0:	stmdacs	r0, {r0, r3, r6, r8, fp, ip, sp, lr, pc}
   1e0b4:	blls	523e4 <_ZdlPv@@Base+0xebf4>
   1e0b8:	svclt	0x00bc2b00
   1e0bc:	movwls	r2, #768	; 0x300
   1e0c0:	smlabtcs	r0, r6, r7, lr
   1e0c4:	mcr2	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   1e0c8:			; <UNDEFINED> instruction: 0xe7d76830
   1e0cc:	stm	r4, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e0d0:			; <UNDEFINED> instruction: 0x0004fcb0
   1e0d4:	andeq	r0, r0, ip, ror r1
   1e0d8:	muleq	r4, sl, ip
   1e0dc:	andeq	r0, r0, r0, lsr #5
   1e0e0:	andeq	r0, r0, r0, asr r2
   1e0e4:	andeq	r5, r5, r0, ror fp
   1e0e8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1e0ec:	andeq	pc, r4, r4, asr #24
   1e0f0:	blmi	db09cc <_ZdlPv@@Base+0xd6d1dc>
   1e0f4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   1e0f8:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   1e0fc:	ldmdavs	fp, {r2, r4, r5, r8, sl, fp, lr}
   1e100:			; <UNDEFINED> instruction: 0xf04f9303
   1e104:	movwcs	r0, #768	; 0x300
   1e108:			; <UNDEFINED> instruction: 0xf00b9302
   1e10c:	ldrbtmi	pc, [sp], #-2473	; 0xfffff657	; <UNPREDICTABLE>
   1e110:	teqle	r5, r0, lsl #16
   1e114:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
   1e118:	svcvs	0x005b681b
   1e11c:	blmi	bc2d2c <_ZdlPv@@Base+0xb7f53c>
   1e120:	stmdbvs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}^
   1e124:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   1e128:	andle	r2, r7, sp, lsl #22
   1e12c:			; <UNDEFINED> instruction: 0xf0084620
   1e130:	stmdbvs	r3!, {r0, r1, r3, r6, r7, sl, fp, ip, sp, lr, pc}^
   1e134:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   1e138:	mvnsle	r2, sp, lsl #22
   1e13c:	vmulmi.f64	d4, d8, d23
   1e140:	ldrbtmi	r5, [lr], #-2283	; 0xfffff715
   1e144:	ldmdavs	fp, {r4, r5, fp, sp, lr}
   1e148:	teqle	r5, r0, lsl #22
   1e14c:	tstcs	r0, r2, lsl #20
   1e150:	blmi	939f70 <_ZdlPv@@Base+0x8f6780>
   1e154:	addne	pc, r0, r0, asr #17
   1e158:	andsvs	lr, sp, #192, 18	; 0x300000
   1e15c:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1e160:			; <UNDEFINED> instruction: 0xf0133048
   1e164:	strtmi	pc, [r0], -r5, lsr #31
   1e168:	stc2	0, cr15, [lr], #32
   1e16c:	blmi	5f09ec <_ZdlPv@@Base+0x5ad1fc>
   1e170:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e174:	blls	f81e4 <_ZdlPv@@Base+0xb49f4>
   1e178:	qsuble	r4, sl, r2
   1e17c:	ldcllt	0, cr11, [r0, #-16]!
   1e180:	stmdage	r2, {r1, r3, r4, r8, r9, fp, lr}
   1e184:	ldrbtmi	r2, [fp], #-365	; 0xfffffe93
   1e188:	svcvs	0x009a681b
   1e18c:	blx	115a214 <_ZdlPv@@Base+0x1116a24>
   1e190:	adcsle	r2, pc, r0, lsl #16
   1e194:	bls	b0df4 <_ZdlPv@@Base+0x6d604>
   1e198:	stmdavs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}
   1e19c:	ble	fefaec0c <_ZdlPv@@Base+0xfef6b41c>
   1e1a0:	subcs	r4, r0, r4, lsl fp
   1e1a4:	stmiapl	fp!, {r2, r4, r8, fp, lr}^
   1e1a8:			; <UNDEFINED> instruction: 0x461a4479
   1e1ac:			; <UNDEFINED> instruction: 0xf0079300
   1e1b0:	stmdavs	r3!, {r0, r1, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1e1b4:	ldr	r9, [r2, r2, lsl #6]!
   1e1b8:			; <UNDEFINED> instruction: 0xf7ff2100
   1e1bc:	ldmdavs	r0!, {r0, r1, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   1e1c0:			; <UNDEFINED> instruction: 0xf7f4e7c4
   1e1c4:	svclt	0x0000e80a
   1e1c8:	andeq	pc, r4, ip, ror #23
   1e1cc:	andeq	r0, r0, ip, ror r1
   1e1d0:	ldrdeq	pc, [r4], -r2
   1e1d4:	andeq	r5, r5, lr, asr #21
   1e1d8:	andeq	r0, r0, r0, lsr #5
   1e1dc:	andeq	r0, r0, r0, asr r2
   1e1e0:	andeq	r5, r5, r2, lsr #21
   1e1e4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1e1e8:	andeq	pc, r4, r0, ror fp	; <UNPREDICTABLE>
   1e1ec:	andeq	r5, r5, lr, asr sl
   1e1f0:	andeq	r0, r0, r4, asr #3
   1e1f4:	andeq	r0, r0, r8, asr #4
   1e1f8:	andeq	r9, r2, r0, lsl #13
   1e1fc:	cmncs	sp, r1, lsr fp
   1e200:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
   1e204:	addlt	r4, r5, r0, lsr ip
   1e208:	stmdage	r2, {r4, r5, r9, fp, lr}
   1e20c:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
   1e210:	stmiapl	r2!, {r0, r1, r2, r3, r5, r8, sl, fp, lr}
   1e214:	ldmdavs	r2, {r0, r2, r3, r4, r5, r6, sl, lr}
   1e218:			; <UNDEFINED> instruction: 0xf04f9203
   1e21c:	andcs	r0, r0, #0, 4
   1e220:	svcvs	0x009a9202
   1e224:			; <UNDEFINED> instruction: 0xf9f8f020
   1e228:	stmiapl	ip!, {r1, r3, r5, r8, r9, fp, lr}^
   1e22c:			; <UNDEFINED> instruction: 0xf0236963
   1e230:	blcs	35ee78 <_ZdlPv@@Base+0x31b688>
   1e234:	andle	r4, r7, r6, lsl #12
   1e238:			; <UNDEFINED> instruction: 0xf0084620
   1e23c:	stmdbvs	r3!, {r0, r2, r6, sl, fp, ip, sp, lr, pc}^
   1e240:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   1e244:	mvnsle	r2, sp, lsl #22
   1e248:	stmiapl	fp!, {r0, r1, r5, r8, r9, fp, lr}^
   1e24c:	blcs	382c0 <__printf_chk@plt+0x25e90>
   1e250:	blmi	8d2714 <_ZdlPv@@Base+0x88ef24>
   1e254:	stmiapl	pc!, {r1, r9, fp, ip, pc}^	; <UNPREDICTABLE>
   1e258:	addsmi	r6, sl, #3866624	; 0x3b0000
   1e25c:	stmiblt	lr, {r0, r2, r3, r8, r9, fp, ip, lr, pc}^
   1e260:			; <UNDEFINED> instruction: 0xf0084620
   1e264:	bmi	7dd330 <_ZdlPv@@Base+0x799b40>
   1e268:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   1e26c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e270:	subsmi	r9, sl, r3, lsl #22
   1e274:	andlt	sp, r5, r4, lsr #2
   1e278:	blmi	6cda40 <_ZdlPv@@Base+0x68a250>
   1e27c:	ldmdbmi	sl, {r6, sp}
   1e280:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   1e284:	movwls	r4, #1562	; 0x61a
   1e288:	stc2l	0, cr15, [r2, #-28]!	; 0xffffffe4
   1e28c:	movwls	r6, #10299	; 0x283b
   1e290:	rscle	r2, r5, r0, lsl #28
   1e294:			; <UNDEFINED> instruction: 0x26014a15
   1e298:	tstcs	r3, r2, lsl #16
   1e29c:	blmi	52f48c <_ZdlPv@@Base+0x4ebc9c>
   1e2a0:	stmib	r2, {r1, r4, fp, sp, lr}^
   1e2a4:	stmiapl	fp!, {r0, r1, r2, r3, r4, r9, sl}^
   1e2a8:	subcc	r6, r8, r8, lsl r8
   1e2ac:			; <UNDEFINED> instruction: 0xff00f013
   1e2b0:	blmi	458210 <_ZdlPv@@Base+0x414a20>
   1e2b4:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   1e2b8:			; <UNDEFINED> instruction: 0xf7ff6818
   1e2bc:	bfi	pc, r3, (invalid: 26:8)	; <UNPREDICTABLE>
   1e2c0:	svc	0x008af7f3
   1e2c4:	andeq	r5, r5, r2, ror #19
   1e2c8:	ldrdeq	pc, [r4], -r4
   1e2cc:	andeq	r0, r0, ip, ror r1
   1e2d0:	andeq	pc, r4, ip, asr #21
   1e2d4:	andeq	r0, r0, r0, lsr #5
   1e2d8:	andeq	r0, r0, r0, asr r2
   1e2dc:	andeq	r0, r0, r4, asr #3
   1e2e0:	andeq	pc, r4, r6, ror sl	; <UNPREDICTABLE>
   1e2e4:	andeq	r0, r0, r8, asr #4
   1e2e8:	andeq	r9, r2, r2, asr #11
   1e2ec:	andeq	r5, r5, r8, asr #18
   1e2f0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1e2f4:	andeq	r5, r5, lr, lsr #18
   1e2f8:	cfstr32vs	mvfx11, [r3, #-224]	; 0xffffff20
   1e2fc:	blcs	b1744 <_ZdlPv@@Base+0x6df54>
   1e300:	andle	r4, r4, sp, ror r4
   1e304:	ldrhtmi	lr, [r8], -sp
   1e308:			; <UNDEFINED> instruction: 0xf7ff2100
   1e30c:	smlattcs	r0, fp, ip, fp
   1e310:			; <UNDEFINED> instruction: 0xf7ff4604
   1e314:	andscs	pc, ip, r7, ror #25
   1e318:	blx	11da3b4 <_ZdlPv@@Base+0x1196bc4>
   1e31c:	movwcs	r4, #2569	; 0xa09
   1e320:	stmib	r0, {r0, r9, sl, lr}^
   1e324:	stmib	r1, {r0, r8, r9, ip, sp}^
   1e328:	strtmi	r3, [r0], -r3, lsl #6
   1e32c:	movwcc	lr, #22977	; 0x59c1
   1e330:	movwcc	r5, #34987	; 0x88ab
   1e334:	pop	{r0, r1, r3, sp, lr}
   1e338:			; <UNDEFINED> instruction: 0xf7fb4038
   1e33c:	svclt	0x0000b8a1
   1e340:	andeq	pc, r4, r0, ror #19
   1e344:	andeq	r0, r0, r8, lsl #3
   1e348:			; <UNDEFINED> instruction: 0x4606b570
   1e34c:	blmi	4f179c <_ZdlPv@@Base+0x4adfac>
   1e350:	stmiapl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   1e354:			; <UNDEFINED> instruction: 0xf0236963
   1e358:	blcs	35efa0 <_ZdlPv@@Base+0x31b7b0>
   1e35c:	strtmi	sp, [r0], -r7
   1e360:	blx	fecda38a <_ZdlPv@@Base+0xfec96b9a>
   1e364:			; <UNDEFINED> instruction: 0xf0236963
   1e368:	blcs	35efb0 <_ZdlPv@@Base+0x31b7c0>
   1e36c:	blmi	352b50 <_ZdlPv@@Base+0x30f360>
   1e370:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1e374:	strtmi	fp, [r0], -r3, lsr #18
   1e378:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1e37c:	bllt	fe95a3a4 <_ZdlPv@@Base+0xfe916bb4>
   1e380:	ldrtmi	r4, [r1], -r8, lsl #22
   1e384:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1e388:	stc2	7, cr15, [ip], #1020	; 0x3fc
   1e38c:	pop	{r5, r9, sl, lr}
   1e390:			; <UNDEFINED> instruction: 0xf0084070
   1e394:	svclt	0x0000bb99
   1e398:	muleq	r4, r0, r9
   1e39c:	andeq	r0, r0, r0, lsr #5
   1e3a0:	andeq	r0, r0, r0, asr r2
   1e3a4:	andeq	r5, r5, r0, ror #16
   1e3a8:			; <UNDEFINED> instruction: 0xf7ff2000
   1e3ac:	svclt	0x0000bfcd
   1e3b0:			; <UNDEFINED> instruction: 0xf7ff2001
   1e3b4:	svclt	0x0000bfc9
   1e3b8:			; <UNDEFINED> instruction: 0x4608b510
   1e3bc:			; <UNDEFINED> instruction: 0xf7f3460c
   1e3c0:	ldmdacs	lr, {r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}^
   1e3c4:	ldclt	0, cr13, [r0, #-0]
   1e3c8:	pop	{r5, r9, sl, lr}
   1e3cc:			; <UNDEFINED> instruction: 0xf7f94010
   1e3d0:	svclt	0x0000bfbb
   1e3d4:	svcmi	0x00f0e92d
   1e3d8:	lfmpl	f7, 3, [ip, #-692]	; 0xfffffd4c
   1e3dc:			; <UNDEFINED> instruction: 0xf8df460c
   1e3e0:	movwls	r1, #42192	; 0xa4d0
   1e3e4:	strbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1e3e8:			; <UNDEFINED> instruction: 0xf8df4479
   1e3ec:	stmiapl	fp, {r2, r3, r6, r7, sl, sp, pc}^
   1e3f0:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
   1e3f4:	ldrbcc	pc, [r4, #-2253]	; 0xfffff733	; <UNPREDICTABLE>
   1e3f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e3fc:	ldmdblt	r2!, {r1, r2, ip, pc}
   1e400:	tstlt	r9, r1, asr #16
   1e404:	mrc2	7, 3, pc, cr4, cr14, {7}
   1e408:	movwcs	r9, #2566	; 0xa06
   1e40c:			; <UNDEFINED> instruction: 0xf50d6053
   1e410:			; <UNDEFINED> instruction: 0xf50d6b8a
   1e414:	strcs	r6, [r0, #-682]	; 0xfffffd56
   1e418:	movtmi	pc, #61965	; 0xf20d	; <UNPREDICTABLE>
   1e41c:			; <UNDEFINED> instruction: 0xf8039309
   1e420:	addsmi	r5, sl, #1, 30
   1e424:			; <UNDEFINED> instruction: 0xf7f3d1fb
   1e428:			; <UNDEFINED> instruction: 0xf8dfefa6
   1e42c:	bge	36b674 <_ZdlPv@@Base+0x327e84>
   1e430:	strtmi	r9, [r1], -r7, lsl #4
   1e434:	andsvs	r6, r5, r5
   1e438:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1e43c:			; <UNDEFINED> instruction: 0xf0256818
   1e440:			; <UNDEFINED> instruction: 0x4606fc1d
   1e444:			; <UNDEFINED> instruction: 0xf0002800
   1e448:			; <UNDEFINED> instruction: 0xf7f381a9
   1e44c:	ldmdacs	lr, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
   1e450:			; <UNDEFINED> instruction: 0xf0004604
   1e454:			; <UNDEFINED> instruction: 0xf8df8172
   1e458:			; <UNDEFINED> instruction: 0xf04f3468
   1e45c:	stmib	sp, {fp}^
   1e460:	ldrbtmi	r8, [fp], #-2052	; 0xfffff7fc
   1e464:	stmdahi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   1e468:			; <UNDEFINED> instruction: 0xf8cd9308
   1e46c:	stccs	0, cr8, [r5], #-16
   1e470:	stclne	0, cr13, [r1], #-228	; 0xffffff1c
   1e474:			; <UNDEFINED> instruction: 0xf8dfd042
   1e478:	rsclt	r2, r3, #76, 8	; 0x4c000000
   1e47c:	andvc	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   1e480:	stccs	12, cr5, [r0, #-1012]	; 0xfffffc0c
   1e484:			; <UNDEFINED> instruction: 0xf1a4d155
   1e488:			; <UNDEFINED> instruction: 0xf10d027b
   1e48c:			; <UNDEFINED> instruction: 0xf032094c
   1e490:			; <UNDEFINED> instruction: 0xf8c90202
   1e494:	cmnle	ip, r0
   1e498:	svceq	0x0000f1b8
   1e49c:			; <UNDEFINED> instruction: 0x4630d054
   1e4a0:			; <UNDEFINED> instruction: 0xf7f3920b
   1e4a4:	bls	319f94 <_ZdlPv@@Base+0x2d67a4>
   1e4a8:			; <UNDEFINED> instruction: 0x4604285e
   1e4ac:	ldrmi	fp, [r5], -r8, lsl #30
   1e4b0:			; <UNDEFINED> instruction: 0x4630d1dd
   1e4b4:			; <UNDEFINED> instruction: 0xff48f7f9
   1e4b8:	stccs	6, cr4, [r0, #-16]
   1e4bc:	blls	112820 <_ZdlPv@@Base+0xcf030>
   1e4c0:	tstmi	r3, #4096	; 0x1000
   1e4c4:	movweq	lr, #35411	; 0x8a53
   1e4c8:	msrhi	CPSR_, r0, asr #32
   1e4cc:	bls	1850dc <_ZdlPv@@Base+0x1418ec>
   1e4d0:	movwls	r4, #4883	; 0x1313
   1e4d4:	adchi	pc, r5, r0, asr #32
   1e4d8:			; <UNDEFINED> instruction: 0x2c259b01
   1e4dc:	movwls	r4, #22168	; 0x5698
   1e4e0:	movwcc	lr, #10701	; 0x29cd
   1e4e4:	ldrtmi	sp, [r0], -r5, asr #3
   1e4e8:	mrc	7, 4, APSR_nzcv, cr6, cr3, {7}
   1e4ec:	svclt	0x0018280a
   1e4f0:	svccc	0x00fff1b0
   1e4f4:			; <UNDEFINED> instruction: 0x4604d1f7
   1e4f8:			; <UNDEFINED> instruction: 0xd1bc1c61
   1e4fc:	b	1505114 <_ZdlPv@@Base+0x14c1924>
   1e500:	movwls	r0, #17160	; 0x4308
   1e504:	teqhi	r6, r0	; <UNPREDICTABLE>
   1e508:			; <UNDEFINED> instruction: 0xf7f34630
   1e50c:	blls	21a134 <_ZdlPv@@Base+0x1d6944>
   1e510:			; <UNDEFINED> instruction: 0xf7f36818
   1e514:	bmi	ffb59c1c <_ZdlPv@@Base+0xffb1642c>
   1e518:	ldrbtmi	r4, [sl], #-3046	; 0xfffff41a
   1e51c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e520:	ldrbcc	pc, [r4, #-2269]	; 0xfffff723	; <UNPREDICTABLE>
   1e524:			; <UNDEFINED> instruction: 0xf040405a
   1e528:	vrhadd.s8	q4, <illegal reg q14.5>, <illegal reg q0.5>
   1e52c:	pop	{r2, r3, r4, r6, r8, sl, fp, ip, lr}
   1e530:	shsub8mi	r8, r0, r0
   1e534:	mrc	7, 3, APSR_nzcv, cr0, cr3, {7}
   1e538:			; <UNDEFINED> instruction: 0x4604285e
   1e53c:			; <UNDEFINED> instruction: 0x4630d197
   1e540:			; <UNDEFINED> instruction: 0xff02f7f9
   1e544:	ldr	r4, [r2, r4, lsl #12]
   1e548:	stmdbls	r8, {r0, r2, r6, r9, sl, lr}
   1e54c:			; <UNDEFINED> instruction: 0xf7f34658
   1e550:	strmi	lr, [r7], -sl, ror #28
   1e554:			; <UNDEFINED> instruction: 0xf0402800
   1e558:	ldfcsp	f0, [sp], #-480	; 0xfffffe20
   1e55c:	ldclcs	0, cr13, [fp], #-304	; 0xfffffed0
   1e560:	ldmib	sp, {r0, r1, r3, r5, r7, r8, ip, lr, pc}^
   1e564:	b	14ea970 <_ZdlPv@@Base+0x14a7180>
   1e568:	rsbsle	r0, r6, r1, lsl #4
   1e56c:			; <UNDEFINED> instruction: 0xf0402b00
   1e570:	ldmibmi	r6, {r0, r1, r2, r3, r4, r6, r8, pc}^
   1e574:	cfstrsge	mvf4, [lr], {121}	; 0x79
   1e578:			; <UNDEFINED> instruction: 0xf0214620
   1e57c:	blmi	ff55db40 <_ZdlPv@@Base+0xff51a350>
   1e580:			; <UNDEFINED> instruction: 0x462148d4
   1e584:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1e588:			; <UNDEFINED> instruction: 0x461a4478
   1e58c:	stc2	0, cr15, [r8], {7}
   1e590:	bmi	ff496724 <_ZdlPv@@Base+0xff452f34>
   1e594:			; <UNDEFINED> instruction: 0xf85a4620
   1e598:	ldrmi	r2, [r4], -r2
   1e59c:	ldmdacc	r0!, {r1, r3, r4, sp, lr, pc}
   1e5a0:	eoreq	pc, r5, r9, asr #16
   1e5a4:			; <UNDEFINED> instruction: 0xf7f34630
   1e5a8:	ldmdacs	lr, {r3, r4, r5, r9, sl, fp, sp, lr, pc}^
   1e5ac:	ldclcs	0, cr13, [pc, #128]!	; 1e634 <__printf_chk@plt+0xc204>
   1e5b0:	movwcs	fp, #4044	; 0xfcc
   1e5b4:	mcrrne	3, 0, r2, r2, cr1
   1e5b8:	movwcs	fp, #3848	; 0xf08
   1e5bc:	suble	r2, r2, r0, lsl #22
   1e5c0:	lfmpl	f3, 3, [sl], #780	; 0x30c
   1e5c4:	teqle	lr, r0, lsl #20
   1e5c8:	svclt	0x00182825
   1e5cc:	eorsle	r2, sl, fp, ror r8
   1e5d0:	suble	r2, sl, sp, ror r8
   1e5d4:	blcs	35968 <__printf_chk@plt+0x23538>
   1e5d8:	stfnep	f5, [sl], #-900	; 0xfffffc7c
   1e5dc:	andeq	pc, r5, fp, lsl #16
   1e5e0:			; <UNDEFINED> instruction: 0x46154630
   1e5e4:	eorcc	pc, r2, r9, asr #16
   1e5e8:	mrc	7, 0, APSR_nzcv, cr6, cr3, {7}
   1e5ec:	bicsle	r2, lr, lr, asr r8
   1e5f0:			; <UNDEFINED> instruction: 0xf7f94630
   1e5f4:	ldrb	pc, [sl, r9, lsr #29]	; <UNPREDICTABLE>
   1e5f8:	blcs	45204 <_ZdlPv@@Base+0x1a14>
   1e5fc:	adchi	pc, r2, r0, asr #32
   1e600:	ldrtmi	r9, [r0], -r2, lsl #22
   1e604:	svclt	0x00182d00
   1e608:			; <UNDEFINED> instruction: 0xf0002b00
   1e60c:			; <UNDEFINED> instruction: 0xf7f38135
   1e610:	ldmdacs	lr, {r2, r9, sl, fp, sp, lr, pc}^
   1e614:			; <UNDEFINED> instruction: 0xf0004604
   1e618:	blls	fe8a8 <_ZdlPv@@Base+0xbb0b8>
   1e61c:	blcs	4322c <__printf_chk@plt+0x30dfc>
   1e620:	eorcs	sp, r0, r0, ror r1
   1e624:			; <UNDEFINED> instruction: 0xf80b990a
   1e628:	stclne	0, cr0, [fp], #-20	; 0xffffffec
   1e62c:	ldrbmi	r9, [sl], -r6, lsl #16
   1e630:	mrc2	7, 1, pc, cr12, cr14, {7}
   1e634:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1e638:	andshi	pc, r4, sp, asr #17
   1e63c:	andhi	pc, ip, sp, asr #17
   1e640:	andhi	pc, r4, sp, asr #17
   1e644:			; <UNDEFINED> instruction: 0x4604e713
   1e648:	svceq	0x0000f1b8
   1e64c:			; <UNDEFINED> instruction: 0xf1a0d011
   1e650:			; <UNDEFINED> instruction: 0xf033037b
   1e654:			; <UNDEFINED> instruction: 0xf47f0302
   1e658:	shasxmi	sl, r0, r0
   1e65c:	ldcl	7, cr15, [ip, #972]	; 0x3cc
   1e660:			; <UNDEFINED> instruction: 0x4604285e
   1e664:	svcge	0x0029f47f
   1e668:	strmi	lr, [r4], -r3, lsr #14
   1e66c:	svceq	0x0000f1b8
   1e670:	stfcsd	f5, [r8, #-972]	; 0xfffffc34
   1e674:	svcge	0x0069f77f
   1e678:			; <UNDEFINED> instruction: 0xf1a54998
   1e67c:	ldrbmi	r0, [r8], #-9
   1e680:	ldrbtmi	r2, [r9], #-521	; 0xfffffdf7
   1e684:	ldc	7, cr15, [sl, #-972]	; 0xfffffc34
   1e688:			; <UNDEFINED> instruction: 0xf0002800
   1e68c:	stccs	0, cr8, [fp, #-600]	; 0xfffffda8
   1e690:	svcge	0x005bf77f
   1e694:			; <UNDEFINED> instruction: 0xf1a54992
   1e698:	ldrbmi	r0, [r8], #-12
   1e69c:	ldrbtmi	r2, [r9], #-524	; 0xfffffdf4
   1e6a0:	stc	7, cr15, [ip, #-972]	; 0xfffffc34
   1e6a4:			; <UNDEFINED> instruction: 0xf47f2800
   1e6a8:	qsaxmi	sl, r0, r0
   1e6ac:	lfmpl	f3, 3, [fp], #780	; 0x30c
   1e6b0:			; <UNDEFINED> instruction: 0x4630b15b
   1e6b4:	ldc	7, cr15, [r0, #972]!	; 0x3cc
   1e6b8:	mvnsle	r2, lr, asr r8
   1e6bc:			; <UNDEFINED> instruction: 0xf7f94630
   1e6c0:	sbclt	pc, r3, #1072	; 0x430
   1e6c4:	blcs	35ab8 <__printf_chk@plt+0x23688>
   1e6c8:	ldmdacs	fp!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
   1e6cc:			; <UNDEFINED> instruction: 0xf47f4604
   1e6d0:	ldmib	sp, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, pc}^
   1e6d4:	b	14eaae0 <_ZdlPv@@Base+0x14a72f0>
   1e6d8:			; <UNDEFINED> instruction: 0xf0000201
   1e6dc:	blcs	3ea70 <__printf_chk@plt+0x2c640>
   1e6e0:	sbcshi	pc, sp, r0, asr #32
   1e6e4:	ldrbtmi	r4, [r9], #-2431	; 0xfffff681
   1e6e8:	strtmi	sl, [r0], -lr, lsl #24
   1e6ec:	ldc2	0, cr15, [r6], #132	; 0x84
   1e6f0:	ldmdami	sp!, {r0, r1, r2, r4, r5, r6, r8, r9, fp, lr}^
   1e6f4:			; <UNDEFINED> instruction: 0xf85a4621
   1e6f8:	ldrbtmi	r3, [r8], #-3
   1e6fc:			; <UNDEFINED> instruction: 0xf007461a
   1e700:	add	pc, r4, pc, asr #22
   1e704:	movwls	r9, #23298	; 0x5b02
   1e708:	movwls	r9, #11009	; 0x2b01
   1e70c:	bls	2714f0 <_ZdlPv@@Base+0x22dd00>
   1e710:	andeq	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1e714:			; <UNDEFINED> instruction: 0xf8124613
   1e718:	movwcc	r1, #12033	; 0x2f01
   1e71c:	movweq	lr, #48035	; 0xbba3
   1e720:	adcmi	r5, fp, #16640	; 0x4100
   1e724:	blle	ffd7a770 <_ZdlPv@@Base+0xffd36f80>
   1e728:	stmdals	r6, {r0, r1, r3, r6, r9, sl, lr}
   1e72c:	ldrbmi	r4, [r9], -sl, lsr #12
   1e730:	stc2	7, cr15, [ip, #1016]	; 0x3f8
   1e734:	movwls	r2, #13056	; 0x3300
   1e738:			; <UNDEFINED> instruction: 0x4630e699
   1e73c:	mcr2	7, 0, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
   1e740:	str	r4, [r8], r4, lsl #12
   1e744:	rsbsle	r2, r6, r0, lsl #26
   1e748:			; <UNDEFINED> instruction: 0xf7f34630
   1e74c:	ldmdacs	lr, {r1, r2, r5, r6, r8, sl, fp, sp, lr, pc}^
   1e750:	svclt	0x00044604
   1e754:	movwls	r9, #15105	; 0x3b01
   1e758:	strls	sp, [r1, -r5]
   1e75c:	blls	986bc <_ZdlPv@@Base+0x54ecc>
   1e760:	movwcs	r9, #4866	; 0x1302
   1e764:	ldrtmi	r9, [r0], -r5, lsl #6
   1e768:	movwls	r2, #4864	; 0x1300
   1e76c:	stc2l	7, cr15, [ip, #996]!	; 0x3e4
   1e770:	strt	r4, [r2], r4, lsl #12
   1e774:			; <UNDEFINED> instruction: 0xf7f34630
   1e778:			; <UNDEFINED> instruction: 0x4630ed1e
   1e77c:	stcl	7, cr15, [ip, #-972]	; 0xfffffc34
   1e780:			; <UNDEFINED> instruction: 0x4604285e
   1e784:			; <UNDEFINED> instruction: 0xf04fbf18
   1e788:			; <UNDEFINED> instruction: 0xf47f0801
   1e78c:			; <UNDEFINED> instruction: 0x4630ae70
   1e790:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1e794:	ldc2l	7, cr15, [r8, #996]	; 0x3e4
   1e798:	strbt	r4, [r8], -r4, lsl #12
   1e79c:	stcge	6, cr4, [lr], {33}	; 0x21
   1e7a0:			; <UNDEFINED> instruction: 0xf0214620
   1e7a4:	blmi	12dd918 <_ZdlPv@@Base+0x129a128>
   1e7a8:			; <UNDEFINED> instruction: 0x46214851
   1e7ac:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1e7b0:			; <UNDEFINED> instruction: 0x461a4478
   1e7b4:	blx	ffd5a7d8 <_ZdlPv@@Base+0xffd16fe8>
   1e7b8:	strtmi	lr, [r0], -sp, lsr #13
   1e7bc:	lfmpl	f3, 3, [fp], #780	; 0x30c
   1e7c0:			; <UNDEFINED> instruction: 0x4630b15b
   1e7c4:	stc	7, cr15, [r8, #-972]!	; 0xfffffc34
   1e7c8:	mvnsle	r2, lr, asr r8
   1e7cc:			; <UNDEFINED> instruction: 0xf7f94630
   1e7d0:	sbclt	pc, r3, #11968	; 0x2ec0
   1e7d4:	blcs	35bc8 <__printf_chk@plt+0x23798>
   1e7d8:	ldmdacs	fp!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
   1e7dc:			; <UNDEFINED> instruction: 0xf47f4604
   1e7e0:	ldmib	sp, {r1, r2, r3, r5, r6, r9, sl, fp, sp, pc}^
   1e7e4:	b	14eabf0 <_ZdlPv@@Base+0x14a7400>
   1e7e8:	subsle	r0, r1, r1, lsl #4
   1e7ec:	cmple	ip, r0, lsl #22
   1e7f0:	ldrbtmi	r4, [r9], #-2368	; 0xfffff6c0
   1e7f4:	strtmi	sl, [r0], -lr, lsl #24
   1e7f8:	ldc2	0, cr15, [r0], #-132	; 0xffffff7c
   1e7fc:	ldmdami	lr!, {r2, r4, r5, r8, r9, fp, lr}
   1e800:			; <UNDEFINED> instruction: 0xf85a4621
   1e804:	ldrbtmi	r3, [r8], #-3
   1e808:			; <UNDEFINED> instruction: 0xf007461a
   1e80c:	ldrtmi	pc, [r0], -r9, asr #21	; <UNPREDICTABLE>
   1e810:	stc	7, cr15, [r2, #-972]	; 0xfffffc34
   1e814:			; <UNDEFINED> instruction: 0x4604285e
   1e818:			; <UNDEFINED> instruction: 0xf04fbf18
   1e81c:			; <UNDEFINED> instruction: 0xf47f0800
   1e820:	ldrtmi	sl, [r0], -r6, lsr #28
   1e824:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1e828:	stc2	7, cr15, [lr, #996]	; 0x3e4
   1e82c:	ldr	r4, [lr], -r4, lsl #12
   1e830:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
   1e834:			; <UNDEFINED> instruction: 0x4630e69f
   1e838:	stcl	7, cr15, [lr], #972	; 0x3cc
   1e83c:			; <UNDEFINED> instruction: 0x4604285e
   1e840:	strls	fp, [r1, #-3864]	; 0xfffff0e8
   1e844:	mrcge	4, 0, APSR_nzcv, cr3, cr15, {3}
   1e848:	ldmib	sp, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
   1e84c:	b	14eac58 <_ZdlPv@@Base+0x14a7468>
   1e850:			; <UNDEFINED> instruction: 0xf43f0201
   1e854:	ldmiblt	fp!, {r0, r3, r4, r6, r9, sl, fp, sp, pc}^
   1e858:	ldrbtmi	r4, [r9], #-2345	; 0xfffff6d7
   1e85c:	strtmi	sl, [r0], -lr, lsl #24
   1e860:	blx	fff5a8ee <_ZdlPv@@Base+0xfff170fe>
   1e864:	stmdami	r7!, {r1, r3, r4, r8, r9, fp, lr}
   1e868:			; <UNDEFINED> instruction: 0xf85a4621
   1e86c:	ldrbtmi	r3, [r8], #-3
   1e870:			; <UNDEFINED> instruction: 0xf007461a
   1e874:			; <UNDEFINED> instruction: 0xe647fa95
   1e878:	stcl	7, cr15, [lr], {243}	; 0xf3
   1e87c:	movwls	r9, #11009	; 0x2b01
   1e880:			; <UNDEFINED> instruction: 0x4604285e
   1e884:	mrcge	4, 0, APSR_nzcv, cr9, cr15, {3}
   1e888:	ldmdbmi	pc, {r0, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   1e88c:			; <UNDEFINED> instruction: 0xe7b14479
   1e890:	movwls	r2, #17153	; 0x4301
   1e894:	ldr	r9, [sl, r1, lsl #6]!
   1e898:	ldrbtmi	r4, [r9], #-2332	; 0xfffff6e4
   1e89c:	ldmdbmi	ip, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1e8a0:			; <UNDEFINED> instruction: 0xe7214479
   1e8a4:	movwls	r2, #17153	; 0x4301
   1e8a8:	ldr	r9, [r0, r2, lsl #6]!
   1e8ac:	ldc	7, cr15, [r4], {243}	; 0xf3
   1e8b0:	strdeq	pc, [r4], -r8
   1e8b4:	andeq	r0, r0, ip, ror r1
   1e8b8:	strdeq	pc, [r4], -r0
   1e8bc:	muleq	r0, r4, r1
   1e8c0:	andeq	r9, r2, r2, lsr #9
   1e8c4:	andeq	r0, r0, r4, lsr r2
   1e8c8:	andeq	pc, r4, r6, asr #15
   1e8cc:	strdeq	r9, [r2], -ip
   1e8d0:	andeq	r0, r0, r8, asr #4
   1e8d4:	andeq	r9, r2, ip, lsr #7
   1e8d8:	andeq	r0, r0, r4, asr r2
   1e8dc:	andeq	r9, r2, r2, ror #3
   1e8e0:	ldrdeq	r9, [r2], -r2
   1e8e4:	andeq	r9, r2, sl, lsl #3
   1e8e8:	ldrdeq	r9, [r2], -lr
   1e8ec:	andeq	r0, r0, r0, asr #4
   1e8f0:	ldrdeq	r9, [r2], -r0
   1e8f4:	andeq	r9, r2, lr, ror r0
   1e8f8:	andeq	r9, r2, r6, lsr #1
   1e8fc:	andeq	r9, r2, r2, lsr r0
   1e900:	andeq	r9, r2, r6, lsl r0
   1e904:	andeq	r9, r2, r2, lsr #1
   1e908:	ldrdeq	r8, [r2], -r8	; <UNPREDICTABLE>
   1e90c:	andeq	r8, r2, sl, asr #31
   1e910:	andeq	r8, r2, r4, asr #31
   1e914:			; <UNDEFINED> instruction: 0x4604b510
   1e918:			; <UNDEFINED> instruction: 0xf00a2001
   1e91c:	blmi	41e500 <_ZdlPv@@Base+0x3dad10>
   1e920:	cmplt	r0, fp, ror r4
   1e924:	strmi	r4, [r1], -lr, lsl #20
   1e928:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}^
   1e92c:			; <UNDEFINED> instruction: 0xf100b148
   1e930:	strtmi	r0, [r2], -r8, lsl #6
   1e934:			; <UNDEFINED> instruction: 0xf7ff3028
   1e938:	pop	{r0, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
   1e93c:			; <UNDEFINED> instruction: 0xf00c4010
   1e940:	bmi	24ce04 <_ZdlPv@@Base+0x209614>
   1e944:	ldmpl	fp, {r3, fp, lr}
   1e948:			; <UNDEFINED> instruction: 0x461a4478
   1e94c:			; <UNDEFINED> instruction: 0xf0074619
   1e950:	pop	{r0, r1, r2, r5, r9, fp, ip, sp, lr, pc}
   1e954:			; <UNDEFINED> instruction: 0xf00c4010
   1e958:	svclt	0x0000b923
   1e95c:	andeq	pc, r4, r0, asr #7
   1e960:			; <UNDEFINED> instruction: 0x000552bc
   1e964:	andeq	r0, r0, r8, asr #4
   1e968:	andeq	r8, r2, r0, asr #1
   1e96c:	ldrb	r2, [r1, r1]
   1e970:	strb	r2, [pc, r0]
   1e974:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   1e978:	tstlt	fp, fp, asr r8
   1e97c:	stclt	7, cr15, [sl, #-1016]!	; 0xfffffc08
   1e980:	svclt	0x00004770
   1e984:	andeq	r5, r5, lr, ror #4
   1e988:	blmi	9b1224 <_ZdlPv@@Base+0x96da34>
   1e98c:	stmdbmi	r6!, {r1, r3, r4, r5, r6, sl, lr}
   1e990:	ldrlt	r4, [r0, #-2086]!	; 0xfffff7da
   1e994:	ldmpl	r3, {r0, r3, r4, r5, r6, sl, lr}^
   1e998:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
   1e99c:	ldmdavs	fp, {r2, r5, r8, sl, fp, lr}
   1e9a0:			; <UNDEFINED> instruction: 0xf04f9301
   1e9a4:			; <UNDEFINED> instruction: 0xf0060300
   1e9a8:	stmdbmi	r2!, {r0, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   1e9ac:	stmdami	r2!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1e9b0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1e9b4:			; <UNDEFINED> instruction: 0xf9b2f006
   1e9b8:	stmdami	r1!, {r5, r8, fp, lr}
   1e9bc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1e9c0:			; <UNDEFINED> instruction: 0xf9acf006
   1e9c4:	stmdami	r0!, {r0, r1, r2, r3, r4, r8, fp, lr}
   1e9c8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   1e9cc:			; <UNDEFINED> instruction: 0xf9a6f006
   1e9d0:	andcs	r4, r0, #491520	; 0x78000
   1e9d4:	ldrbtmi	r4, [r9], #-1640	; 0xfffff998
   1e9d8:	ldc2l	0, cr15, [r6, #148]	; 0x94
   1e9dc:			; <UNDEFINED> instruction: 0xf0242008
   1e9e0:	strmi	pc, [r4], -r3, ror #29
   1e9e4:	blx	8dc9c2 <_ZdlPv@@Base+0x8991d2>
   1e9e8:			; <UNDEFINED> instruction: 0x46224819
   1e9ec:	stmdbls	r0, {r0, r3, r4, r8, r9, fp, lr}
   1e9f0:			; <UNDEFINED> instruction: 0xf503447b
   1e9f4:	eorvs	r7, r3, r8, lsl #7
   1e9f8:			; <UNDEFINED> instruction: 0xf7f55828
   1e9fc:	bmi	5dd6d8 <_ZdlPv@@Base+0x599ee8>
   1ea00:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   1ea04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ea08:	subsmi	r9, sl, r1, lsl #22
   1ea0c:	andlt	sp, r3, r1, lsl #2
   1ea10:			; <UNDEFINED> instruction: 0xf7f3bd30
   1ea14:	strtmi	lr, [r0], -r2, ror #23
   1ea18:	cdp2	0, 14, cr15, cr10, cr4, {1}
   1ea1c:	bl	ff8dc9f0 <_ZdlPv@@Base+0xff899200>
   1ea20:	andeq	pc, r4, r4, asr r3	; <UNPREDICTABLE>
   1ea24:	andeq	r0, r0, ip, ror r1
   1ea28:			; <UNDEFINED> instruction: 0xffff8fd1
   1ea2c:			; <UNDEFINED> instruction: 0x00028fba
   1ea30:	andeq	pc, r4, r4, lsr r3	; <UNPREDICTABLE>
   1ea34:			; <UNDEFINED> instruction: 0xffff9725
   1ea38:	andeq	r8, r2, r6, lsr #31
   1ea3c:			; <UNDEFINED> instruction: 0xffffffb1
   1ea40:	muleq	r2, lr, pc	; <UNPREDICTABLE>
   1ea44:			; <UNDEFINED> instruction: 0xffffffa1
   1ea48:	muleq	r2, r6, pc	; <UNPREDICTABLE>
   1ea4c:	muleq	r2, r2, pc	; <UNPREDICTABLE>
   1ea50:	andeq	r0, r0, r0, asr #3
   1ea54:			; <UNDEFINED> instruction: 0x0004ceb0
   1ea58:	ldrdeq	pc, [r4], -lr
   1ea5c:	blmi	7b12d8 <_ZdlPv@@Base+0x76dae8>
   1ea60:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   1ea64:	strmi	fp, [r5], -fp, lsl #1
   1ea68:			; <UNDEFINED> instruction: 0x466c58d3
   1ea6c:	ldmdavs	fp, {r5, r9, sl, lr}
   1ea70:			; <UNDEFINED> instruction: 0xf04f9309
   1ea74:			; <UNDEFINED> instruction: 0xf0020300
   1ea78:	ldmdbmi	r8, {r0, r1, r3, r6, sl, fp, ip, sp, lr, pc}
   1ea7c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1ea80:	cdp2	0, 11, cr15, cr0, cr2, {0}
   1ea84:	teqeq	r0, r5, lsl #2	; <UNPREDICTABLE>
   1ea88:	sbclt	r4, r9, #32, 12	; 0x2000000
   1ea8c:	cdp2	0, 4, cr15, cr4, cr2, {0}
   1ea90:			; <UNDEFINED> instruction: 0xf0242050
   1ea94:	andcs	pc, r1, #2192	; 0x890
   1ea98:	strmi	r4, [r5], -r1, lsr #12
   1ea9c:	mrc2	0, 6, pc, cr6, cr13, {0}
   1eaa0:			; <UNDEFINED> instruction: 0xf0004620
   1eaa4:	bmi	3de900 <_ZdlPv@@Base+0x39b110>
   1eaa8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   1eaac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1eab0:	subsmi	r9, sl, r9, lsl #22
   1eab4:	strtmi	sp, [r8], -r2, lsl #2
   1eab8:	ldclt	0, cr11, [r0, #-44]!	; 0xffffffd4
   1eabc:	bl	fe35ca90 <_ZdlPv@@Base+0xfe3192a0>
   1eac0:			; <UNDEFINED> instruction: 0xf0244628
   1eac4:			; <UNDEFINED> instruction: 0x4620fe95
   1eac8:			; <UNDEFINED> instruction: 0xff82f000
   1eacc:	bl	fe2dcaa0 <_ZdlPv@@Base+0xfe2992b0>
   1ead0:	svclt	0x0000e7f9
   1ead4:	andeq	pc, r4, lr, ror r2	; <UNPREDICTABLE>
   1ead8:	andeq	r0, r0, ip, ror r1
   1eadc:	strdeq	r8, [r2], -sl
   1eae0:	andeq	pc, r4, r6, lsr r2	; <UNPREDICTABLE>
   1eae4:			; <UNDEFINED> instruction: 0x460db5f0
   1eae8:	addlt	r4, r3, r5, lsr r9
   1eaec:	ldrbtmi	r4, [r9], #-2869	; 0xfffff4cb
   1eaf0:	cdpmi	12, 3, cr6, cr5, cr2, {6}
   1eaf4:	ldrbtmi	r5, [lr], #-2251	; 0xfffff735
   1eaf8:	movwls	r6, #6171	; 0x181b
   1eafc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1eb00:	bmi	ccb030 <_ZdlPv@@Base+0xc87840>
   1eb04:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   1eb08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1eb0c:	subsmi	r9, sl, r1, lsl #22
   1eb10:	andlt	sp, r3, r3, asr r1
   1eb14:	stmdbmi	lr!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   1eb18:	strbtmi	r4, [r8], -r4, lsl #12
   1eb1c:			; <UNDEFINED> instruction: 0xf0254479
   1eb20:	blls	5dff4 <_ZdlPv@@Base+0x1a804>
   1eb24:	mulle	r2, sp, r2
   1eb28:	stmdavc	fp!, {r0, r2, r5, r8, r9, ip, sp, pc}
   1eb2c:	bvs	ff88d780 <_ZdlPv@@Base+0xff849f90>
   1eb30:			; <UNDEFINED> instruction: 0xf01c6ba0
   1eb34:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}
   1eb38:	ldmib	r4, {r0, r1, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
   1eb3c:	stmib	r4, {r0, r1, r3, r9, ip, sp}^
   1eb40:			; <UNDEFINED> instruction: 0xf8d4230b
   1eb44:	blcs	2ad9c <__printf_chk@plt+0x1896c>
   1eb48:	ldmib	r4, {r0, r1, r3, r4, r6, r7, ip, lr, pc}^
   1eb4c:	addsmi	r3, sp, #46137344	; 0x2c00000
   1eb50:			; <UNDEFINED> instruction: 0xf01cd0d7
   1eb54:	addmi	pc, r5, #8640	; 0x21c0
   1eb58:	bvs	ff992bfc <_ZdlPv@@Base+0xff94f40c>
   1eb5c:	stc2	0, cr15, [r2, #112]	; 0x70
   1eb60:	bicle	r4, lr, r5, lsl #5
   1eb64:			; <UNDEFINED> instruction: 0xf7ff2000
   1eb68:			; <UNDEFINED> instruction: 0x4601ff79
   1eb6c:			; <UNDEFINED> instruction: 0xf7fa4620
   1eb70:	strb	pc, [r6, r7, lsl #25]	; <UNPREDICTABLE>
   1eb74:	strtmi	r6, [r8], -r3, lsr #22
   1eb78:			; <UNDEFINED> instruction: 0xf01c62e3
   1eb7c:	cdpne	13, 0, cr15, cr7, cr15, {4}
   1eb80:	blvs	fe8557a4 <_ZdlPv@@Base+0xfe811fb4>
   1eb84:			; <UNDEFINED> instruction: 0xf01c4639
   1eb88:	stmdacs	r0, {r0, r1, r7, r8, fp, ip, sp, lr, pc}
   1eb8c:			; <UNDEFINED> instruction: 0x6327dbb9
   1eb90:			; <UNDEFINED> instruction: 0xf01ce7d7
   1eb94:	blmi	41e150 <_ZdlPv@@Base+0x3da960>
   1eb98:	ldmpl	r3!, {r0, r3, r5, r9, sl, lr}^
   1eb9c:			; <UNDEFINED> instruction: 0x4607681a
   1eba0:			; <UNDEFINED> instruction: 0xf914f01c
   1eba4:	mvnle	r2, r0, lsl #16
   1eba8:	andcs	lr, r1, fp, lsr #15
   1ebac:			; <UNDEFINED> instruction: 0xff56f7ff
   1ebb0:	strtmi	r4, [r0], -r1, lsl #12
   1ebb4:	stc2l	7, cr15, [r4], #-1000	; 0xfffffc18
   1ebb8:			; <UNDEFINED> instruction: 0xf7f3e7cf
   1ebbc:	svclt	0x0000eb0e
   1ebc0:	strdeq	pc, [r4], -r2
   1ebc4:	andeq	r0, r0, ip, ror r1
   1ebc8:	andeq	pc, r4, sl, ror #3
   1ebcc:	ldrdeq	pc, [r4], -sl
   1ebd0:	andeq	r8, r2, r8, asr lr
   1ebd4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1ebd8:	andcs	fp, r0, r0, lsl r5
   1ebdc:	ldrbtmi	r4, [ip], #-3097	; 0xfffff3e7
   1ebe0:	ldc2	0, cr15, [r6, #48]!	; 0x30
   1ebe4:	blmi	64b90c <_ZdlPv@@Base+0x60811c>
   1ebe8:			; <UNDEFINED> instruction: 0xf8d3447b
   1ebec:	addmi	r3, r3, #196	; 0xc4
   1ebf0:			; <UNDEFINED> instruction: 0xf100bf18
   1ebf4:	strdle	r3, [sp, -pc]
   1ebf8:			; <UNDEFINED> instruction: 0x46014b14
   1ebfc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1ec00:			; <UNDEFINED> instruction: 0xff70f7ff
   1ec04:			; <UNDEFINED> instruction: 0x4010e8bd
   1ec08:	svclt	0x00caf00b
   1ec0c:	mrrcpl	8, 10, r5, r2, cr2
   1ec10:	rscsle	r2, r1, r0, lsl #20
   1ec14:	svcne	0x0001f813
   1ec18:	stmdbcs	r0, {r0, r2, r3, r9, fp, lr}
   1ec1c:	blmi	3933fc <_ZdlPv@@Base+0x34fc0c>
   1ec20:	ldrbtmi	r2, [fp], #-522	; 0xfffffdf6
   1ec24:			; <UNDEFINED> instruction: 0xf7f3681c
   1ec28:	strmi	lr, [r1], -lr, lsr #20
   1ec2c:			; <UNDEFINED> instruction: 0xf7f94620
   1ec30:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1ec34:			; <UNDEFINED> instruction: 0xf00b4010
   1ec38:	blmi	20eb0c <_ZdlPv@@Base+0x1cb31c>
   1ec3c:			; <UNDEFINED> instruction: 0xf8d3447b
   1ec40:	ldrb	r0, [r9, r4, asr #1]
   1ec44:	andeq	pc, r4, r2, lsl #2
   1ec48:	strdeq	r4, [r5], -ip
   1ec4c:	andeq	r4, r5, r8, ror #31
   1ec50:	andeq	r0, r0, r4, asr r2
   1ec54:	andeq	r4, r5, r2, asr #31
   1ec58:	andeq	r4, r5, r8, lsr #31
   1ec5c:	blmi	b31510 <_ZdlPv@@Base+0xaedd20>
   1ec60:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   1ec64:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   1ec68:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   1ec6c:			; <UNDEFINED> instruction: 0xf04f9301
   1ec70:			; <UNDEFINED> instruction: 0xf00a0300
   1ec74:	ldmiblt	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1ec78:	movwls	r2, #769	; 0x301
   1ec7c:	ldrbtmi	r4, [lr], #-3621	; 0xfffff1db
   1ec80:	blvs	8b8d58 <_ZdlPv@@Base+0x875568>
   1ec84:			; <UNDEFINED> instruction: 0x2323e9c4
   1ec88:	stc2l	0, cr15, [ip], #112	; 0x70
   1ec8c:	bllt	977914 <_ZdlPv@@Base+0x934124>
   1ec90:			; <UNDEFINED> instruction: 0xff86f00b
   1ec94:	blmi	7b151c <_ZdlPv@@Base+0x76dd2c>
   1ec98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ec9c:	blls	78d0c <_ZdlPv@@Base+0x3551c>
   1eca0:	teqle	r0, sl, asr r0
   1eca4:	ldcllt	0, cr11, [r0, #-8]!
   1eca8:			; <UNDEFINED> instruction: 0xf01f4668
   1ecac:	stmdacs	r0, {r0, r1, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   1ecb0:	cdpmi	0, 1, cr13, cr10, cr2, {7}
   1ecb4:	ldrbtmi	r9, [lr], #-2816	; 0xfffff500
   1ecb8:	ldmdavs	r4!, {r8, r9, fp, sp}
   1ecbc:			; <UNDEFINED> instruction: 0xf8d4dcde
   1ecc0:	blcs	2af08 <__printf_chk@plt+0x18ad8>
   1ecc4:	blvs	8d60e0 <_ZdlPv@@Base+0x8928f0>
   1ecc8:	ldrdcc	pc, [ip], r4
   1eccc:	movwcs	lr, #47556	; 0xb9c4
   1ecd0:	movwcs	fp, #2421	; 0x975
   1ecd4:	addscc	pc, r0, r4, asr #17
   1ecd8:	ldmdavs	r4!, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   1ecdc:			; <UNDEFINED> instruction: 0xf8c42001
   1ece0:			; <UNDEFINED> instruction: 0xf7ff0094
   1ece4:			; <UNDEFINED> instruction: 0x4601febb
   1ece8:			; <UNDEFINED> instruction: 0xf7fa4620
   1ecec:	strb	pc, [pc, r9, asr #23]	; <UNPREDICTABLE>
   1ecf0:			; <UNDEFINED> instruction: 0xf8c42000
   1ecf4:			; <UNDEFINED> instruction: 0xf7ff0094
   1ecf8:			; <UNDEFINED> instruction: 0x4601feb1
   1ecfc:			; <UNDEFINED> instruction: 0xf7fa4620
   1ed00:	ldmdavs	r4!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   1ed04:			; <UNDEFINED> instruction: 0xf7f3e7e5
   1ed08:	svclt	0x0000ea68
   1ed0c:	andeq	pc, r4, r0, lsl #1
   1ed10:	andeq	r0, r0, ip, ror r1
   1ed14:	andeq	r4, r5, r6, ror #30
   1ed18:	andeq	pc, r4, r8, asr #32
   1ed1c:	andeq	r4, r5, lr, lsr #30
   1ed20:			; <UNDEFINED> instruction: 0xf7ff2001
   1ed24:	svclt	0x0000bf9b
   1ed28:			; <UNDEFINED> instruction: 0xf7ff2000
   1ed2c:	svclt	0x0000bf97
   1ed30:			; <UNDEFINED> instruction: 0x4604b5f0
   1ed34:			; <UNDEFINED> instruction: 0x0090f8d0
   1ed38:	stcmi	0, cr11, [r1, #524]	; 0x20c
   1ed3c:	ldrbtmi	r2, [sp], #-2048	; 0xfffff800
   1ed40:	stmdacc	r1, {r0, r2, r8, sl, fp, ip, lr, pc}
   1ed44:	addseq	pc, r0, r4, asr #17
   1ed48:			; <UNDEFINED> instruction: 0xf0002800
   1ed4c:			; <UNDEFINED> instruction: 0xf8d4808c
   1ed50:	blcs	2b0b8 <__printf_chk@plt+0x18c88>
   1ed54:	adchi	pc, r1, r0, asr #32
   1ed58:	ldrdcc	pc, [r8], #132	; 0x84
   1ed5c:	adc	fp, r4, r3, lsl r3
   1ed60:	cdpvs	8, 9, cr6, cr11, cr3, {0}
   1ed64:	movwlt	r4, #34712	; 0x8798
   1ed68:	ldrdeq	pc, [r4], r4	; <UNPREDICTABLE>
   1ed6c:	ldmibvs	fp, {r0, r1, fp, sp, lr}^
   1ed70:			; <UNDEFINED> instruction: 0xf8d44798
   1ed74:			; <UNDEFINED> instruction: 0xf8d420a4
   1ed78:	ldmdavs	r1, {r2, r3, r5, r7, ip, sp}
   1ed7c:			; <UNDEFINED> instruction: 0x46101a1b
   1ed80:	adccc	pc, ip, r4, asr #17
   1ed84:	ldrmi	r6, [r8, fp, lsl #22]
   1ed88:	ldrdcs	pc, [r4], r4	; <UNPREDICTABLE>
   1ed8c:	ldrsbtcc	pc, [r0], r4	; <UNPREDICTABLE>
   1ed90:	ldmdavs	r6, {r0, r4, fp, sp, lr}^
   1ed94:	adcvs	pc, r4, r4, asr #17
   1ed98:			; <UNDEFINED> instruction: 0x46101a1b
   1ed9c:	adcscc	pc, r0, r4, asr #17
   1eda0:	ldrmi	r6, [r8, fp, asr #16]
   1eda4:	ldrdeq	pc, [r4], r4	; <UNPREDICTABLE>
   1eda8:	bicsle	r2, r9, r0, lsl #16
   1edac:	movwcs	r6, #2082	; 0x822
   1edb0:	bcs	38244 <__printf_chk@plt+0x25e14>
   1edb4:	stfvsp	f5, [r3], #436	; 0x1b4
   1edb8:	blmi	18cb9ec <_ZdlPv@@Base+0x18881fc>
   1edbc:	stmiapl	fp!, {r1, r5, r6, r7, sl, sp, lr}^
   1edc0:	blcs	38e34 <__printf_chk@plt+0x26a04>
   1edc4:	movwcs	fp, #12052	; 0x2f14
   1edc8:	strvs	r2, [r3, #-769]!	; 0xfffffcff
   1edcc:	ldrdcc	pc, [r4], r4	; <UNPREDICTABLE>
   1edd0:			; <UNDEFINED> instruction: 0xf0002b00
   1edd4:			; <UNDEFINED> instruction: 0xf8d480af
   1edd8:			; <UNDEFINED> instruction: 0xf8c430ac
   1eddc:			; <UNDEFINED> instruction: 0xf8d430b4
   1ede0:	blcs	2b058 <__printf_chk@plt+0x18c28>
   1ede4:			; <UNDEFINED> instruction: 0xf8d4dd09
   1ede8:	smlatblt	sl, r0, r0, r2
   1edec:	stmdblt	r2!, {r1, r5, r8, sl, fp, sp, lr}
   1edf0:			; <UNDEFINED> instruction: 0xf8c43b01
   1edf4:	blcs	2b06c <__printf_chk@plt+0x18c3c>
   1edf8:	andlt	sp, r3, fp, asr r0
   1edfc:	stclvs	13, cr11, [r2, #-960]!	; 0xfffffc40
   1ee00:	vldrle	s5, [sp, #-0]
   1ee04:	bcc	7134c <_ZdlPv@@Base+0x2db5c>
   1ee08:			; <UNDEFINED> instruction: 0xf8d46562
   1ee0c:	stmdapl	r9!, {r2, r3, r5, r7}^
   1ee10:	ldrdcc	pc, [r8], r4
   1ee14:	ldrdvs	pc, [r4], r4	; <UNPREDICTABLE>
   1ee18:	bne	6f8e48 <_ZdlPv@@Base+0x6b5658>
   1ee1c:			; <UNDEFINED> instruction: 0xf8c42000
   1ee20:	addsmi	r0, sl, #164	; 0xa4
   1ee24:	bl	10ed24 <_ZdlPv@@Base+0xcb534>
   1ee28:			; <UNDEFINED> instruction: 0xf8d473d3
   1ee2c:	bl	a7044 <_ZdlPv@@Base+0x63854>
   1ee30:			; <UNDEFINED> instruction: 0xf8d40363
   1ee34:	svclt	0x00b820ac
   1ee38:	addcc	pc, r4, r4, asr #17
   1ee3c:	stmdavs	r9, {r0, r8, r9, sp}
   1ee40:	adcsne	pc, r4, r4, asr #17
   1ee44:	sbcle	r2, sl, r0, lsl #28
   1ee48:	stmdapl	r9!, {r6, r8, fp, lr}^
   1ee4c:	tstlt	r1, r9, lsl #16
   1ee50:	svccs	0x00006ca7
   1ee54:			; <UNDEFINED> instruction: 0x4631d050
   1ee58:			; <UNDEFINED> instruction: 0xf7f94620
   1ee5c:	movwcs	pc, #3899	; 0xf3b	; <UNPREDICTABLE>
   1ee60:	smlawtcc	r0, r4, r8, pc	; <UNPREDICTABLE>
   1ee64:	blvs	898d58 <_ZdlPv@@Base+0x855568>
   1ee68:	ldrdcs	pc, [ip], r4
   1ee6c:			; <UNDEFINED> instruction: 0x3094f8d4
   1ee70:	andne	lr, fp, #196, 18	; 0x310000
   1ee74:			; <UNDEFINED> instruction: 0xf43f2b00
   1ee78:			; <UNDEFINED> instruction: 0xf8c4af6a
   1ee7c:			; <UNDEFINED> instruction: 0xf7ff0094
   1ee80:	strmi	pc, [r1], -sp, ror #27
   1ee84:			; <UNDEFINED> instruction: 0xf7fa4620
   1ee88:			; <UNDEFINED> instruction: 0xe760fafb
   1ee8c:	blcs	3a120 <__printf_chk@plt+0x27cf0>
   1ee90:	strtmi	sp, [r0], -r7, asr #32
   1ee94:	stc2l	7, cr15, [r0, #1016]!	; 0x3f8
   1ee98:			; <UNDEFINED> instruction: 0x4620e798
   1ee9c:			; <UNDEFINED> instruction: 0xff1af7fb
   1eea0:	ldrdcc	pc, [r8], #132	; 0x84
   1eea4:			; <UNDEFINED> instruction: 0xf43f2b00
   1eea8:	qsub16mi	sl, r0, sp
   1eeac:	ldc2	7, cr15, [sl, #1004]	; 0x3ec
   1eeb0:			; <UNDEFINED> instruction: 0xf8d4e778
   1eeb4:	mullt	r3, r8, r0
   1eeb8:	ldrhtmi	lr, [r0], #141	; 0x8d
   1eebc:	bllt	f5aed0 <_ZdlPv@@Base+0xf176e0>
   1eec0:	bcs	3a550 <__printf_chk@plt+0x28120>
   1eec4:	stmdbmi	r0!, {r1, r5, r6, r7, r8, sl, fp, ip, lr, pc}
   1eec8:	strvs	r3, [r2, #2561]!	; 0xa01
   1eecc:	ldrdvs	pc, [ip], r4	; <UNPREDICTABLE>
   1eed0:			; <UNDEFINED> instruction: 0xf8d45869
   1eed4:	stmdavs	r8, {r3, r7, sp}
   1eed8:			; <UNDEFINED> instruction: 0xf8d41b92
   1eedc:	addsmi	r6, r0, #164	; 0xa4
   1eee0:			; <UNDEFINED> instruction: 0xf8d4bfbe
   1eee4:	ldmdane	r2, {r2, r7}
   1eee8:	addcs	pc, r4, r4, asr #17
   1eeec:			; <UNDEFINED> instruction: 0xf8c42200
   1eef0:			; <UNDEFINED> instruction: 0xf8d420a4
   1eef4:	str	r2, [r2, ip, lsr #1]!
   1eef8:			; <UNDEFINED> instruction: 0x46394815
   1eefc:	andcc	lr, r0, #3358720	; 0x334000
   1ef00:	stmdavs	r0, {r3, r5, fp, ip, lr}
   1ef04:			; <UNDEFINED> instruction: 0xf0133048
   1ef08:			; <UNDEFINED> instruction: 0xf8d4f8c3
   1ef0c:	ldmib	sp, {r4, r6, r8, ip}^
   1ef10:	tstlt	r1, r0, lsl #4
   1ef14:	cmpvc	r0, r4, asr #17	; <UNPREDICTABLE>
   1ef18:			; <UNDEFINED> instruction: 0x2101e79d
   1ef1c:	smlalbtne	pc, ip, r4, r8	; <UNPREDICTABLE>
   1ef20:	stmdbmi	r9, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   1ef24:	ldrdvs	pc, [r4], r4	; <UNPREDICTABLE>
   1ef28:	ldrdcs	pc, [ip], r4	; <UNPREDICTABLE>
   1ef2c:	adccc	pc, r4, r4, asr #17
   1ef30:	str	r5, [r4, r9, ror #16]
   1ef34:	stmiapl	fp!, {r2, r8, r9, fp, lr}^
   1ef38:			; <UNDEFINED> instruction: 0xf8c4681b
   1ef3c:			; <UNDEFINED> instruction: 0xe74e30b4
   1ef40:	andeq	lr, r4, r2, lsr #31
   1ef44:	andeq	r0, r0, r8, ror #4
   1ef48:	andeq	r0, r0, r4, asr #3
   1ef4c:	andeq	r0, r0, r8, lsl #5
   1ef50:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1ef54:	blmi	cf1024 <_ZdlPv@@Base+0xcad834>
   1ef58:	ldrblt	r4, [r0, #1144]!	; 0x478
   1ef5c:	stmiapl	r3, {r0, r1, r3, r7, ip, sp, pc}^
   1ef60:	ldmdavs	fp, {r0, r4, r5, r9, sl, fp, lr}
   1ef64:			; <UNDEFINED> instruction: 0xf04f9309
   1ef68:	blmi	c1fb70 <_ZdlPv@@Base+0xbdc380>
   1ef6c:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   1ef70:	stmdacs	r0, {r3, r4, fp, sp, lr}
   1ef74:	blmi	bd3098 <_ZdlPv@@Base+0xb8f8a8>
   1ef78:	bmi	bb07dc <_ZdlPv@@Base+0xb6cfec>
   1ef7c:	ldmpl	r1!, {r2, r3, r9, sl, lr}
   1ef80:	stmdavs	fp, {r1, r4, r5, r6, r7, fp, ip, lr}
   1ef84:	addsmi	r6, r8, #16, 16	; 0x100000
   1ef88:			; <UNDEFINED> instruction: 0x466dd033
   1ef8c:			; <UNDEFINED> instruction: 0xf0024628
   1ef90:	stmdbmi	r9!, {r0, r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   1ef94:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1ef98:	stc2	0, cr15, [r4], #-8
   1ef9c:	cmplt	r1, r1, lsr #16
   1efa0:	ldmpl	r6!, {r1, r2, r5, r8, r9, fp, lr}^
   1efa4:	ldmdblt	r3, {r0, r1, r4, r5, r6, sl, fp, ip, lr}
   1efa8:			; <UNDEFINED> instruction: 0xf0024628
   1efac:			; <UNDEFINED> instruction: 0xf814fbb5
   1efb0:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   1efb4:	strdcs	sp, [r0, -r6]!
   1efb8:			; <UNDEFINED> instruction: 0xf0024628
   1efbc:	ldrtmi	pc, [r9], -sp, lsr #23	; <UNPREDICTABLE>
   1efc0:			; <UNDEFINED> instruction: 0xf0024628
   1efc4:	subscs	pc, r0, pc, lsr ip	; <UNPREDICTABLE>
   1efc8:	blx	ffbdb062 <_ZdlPv@@Base+0xffb97872>
   1efcc:	strtmi	r2, [r9], -r0, lsl #4
   1efd0:			; <UNDEFINED> instruction: 0xf01d4604
   1efd4:			; <UNDEFINED> instruction: 0x4628fc3b
   1efd8:	ldc2l	0, cr15, [sl]
   1efdc:	blmi	471844 <_ZdlPv@@Base+0x42e054>
   1efe0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1efe4:	blls	279054 <_ZdlPv@@Base+0x235864>
   1efe8:	qaddle	r4, sl, lr
   1efec:	andlt	r4, fp, r0, lsr #12
   1eff0:			; <UNDEFINED> instruction: 0xf8d0bdf0
   1eff4:	blcs	2b20c <__printf_chk@plt+0x18ddc>
   1eff8:	blmi	4d331c <_ZdlPv@@Base+0x48fb2c>
   1effc:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1f000:	blx	fe45cfe2 <_ZdlPv@@Base+0xfe4197f2>
   1f004:	strmi	lr, [r4], -r1, asr #15
   1f008:			; <UNDEFINED> instruction: 0xf7f3e7e8
   1f00c:	strtmi	lr, [r0], -r6, ror #17
   1f010:	blx	ffbdb0aa <_ZdlPv@@Base+0xffb978ba>
   1f014:			; <UNDEFINED> instruction: 0xf0004628
   1f018:			; <UNDEFINED> instruction: 0xf7f3fcdb
   1f01c:	ldrb	lr, [r9, r4, ror #17]!
   1f020:	andeq	lr, r4, r8, lsl #27
   1f024:	andeq	r0, r0, ip, ror r1
   1f028:	andeq	lr, r4, r4, ror sp
   1f02c:	andeq	r0, r0, r8, lsl #5
   1f030:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1f034:	andeq	r0, r0, ip, lsl #3
   1f038:	andeq	r8, r2, sl, ror #19
   1f03c:	andeq	r0, r0, r4, lsl #6
   1f040:	andeq	lr, r4, r0, lsl #26
   1f044:	andeq	r0, r0, r8, lsl r2
   1f048:			; <UNDEFINED> instruction: 0x460eb5f0
   1f04c:	addlt	r4, r5, r2, asr #18
   1f050:	strmi	r4, [r4], -r2, asr #22
   1f054:			; <UNDEFINED> instruction: 0xf8d04479
   1f058:	svcmi	0x004120c8
   1f05c:	ldrbtmi	r5, [pc], #-2251	; 1f064 <__printf_chk@plt+0xcc34>
   1f060:	movwls	r6, #14363	; 0x381b
   1f064:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f068:	stmib	sp, {r8, r9, sp}^
   1f06c:	bcs	2bc74 <__printf_chk@plt+0x19844>
   1f070:	ldmib	r4, {r1, r2, r6, r8, ip, lr, pc}^
   1f074:			; <UNDEFINED> instruction: 0xf8d40333
   1f078:	mcrcs	0, 0, r5, cr0, cr4, {6}
   1f07c:	ldrmi	fp, [sp], -r8, lsl #30
   1f080:	stmdavs	r3, {r4, r8, ip, sp, pc}
   1f084:			; <UNDEFINED> instruction: 0x4798685b
   1f088:	strtmi	fp, [r8], -r5, lsr #2
   1f08c:			; <UNDEFINED> instruction: 0xf01c4621
   1f090:			; <UNDEFINED> instruction: 0x4605ff59
   1f094:	sbcpl	pc, ip, r4, asr #17
   1f098:	strbtmi	sl, [r9], -r1, lsl #20
   1f09c:			; <UNDEFINED> instruction: 0xf7fb4620
   1f0a0:			; <UNDEFINED> instruction: 0x4605fbfb
   1f0a4:	ldmdale	r0, {r0, r1, fp, sp}^
   1f0a8:			; <UNDEFINED> instruction: 0xf000e8df
   1f0ac:	subeq	r2, r6, #32, 26	; 0x800
   1f0b0:	strtmi	r4, [r0], -ip, lsr #22
   1f0b4:	bls	7156c <_ZdlPv@@Base+0x2dd7c>
   1f0b8:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   1f0bc:	blx	f9132 <_ZdlPv@@Base+0xb5942>
   1f0c0:			; <UNDEFINED> instruction: 0xf7fff202
   1f0c4:	strmi	pc, [r1], -r7, asr #30
   1f0c8:			; <UNDEFINED> instruction: 0xf7fa4620
   1f0cc:	ldrdcs	pc, [r0, -r9]
   1f0d0:			; <UNDEFINED> instruction: 0xf01fa802
   1f0d4:	stmdbls	r2, {r0, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   1f0d8:	movwcs	r9, #2560	; 0xa00
   1f0dc:	sbcpl	pc, r8, r4, asr #17
   1f0e0:	adcscc	pc, r8, r4, asr #17
   1f0e4:	eorne	lr, pc, #196, 18	; 0x310000
   1f0e8:	rsccc	pc, r8, r4, asr #17
   1f0ec:	blmi	6f1970 <_ZdlPv@@Base+0x6ae180>
   1f0f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f0f4:	blls	f9164 <_ZdlPv@@Base+0xb5974>
   1f0f8:	qsuble	r4, sl, r4
   1f0fc:	ldcllt	0, cr11, [r0, #20]!
   1f100:	ldc2l	7, cr15, [r0], #-1004	; 0xfffffc14
   1f104:	blmi	618fe0 <_ZdlPv@@Base+0x5d57f0>
   1f108:	bls	70990 <_ZdlPv@@Base+0x2d1a0>
   1f10c:	ldmpl	fp!, {r3, r4, r8, fp, lr}^
   1f110:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   1f114:	vqdmulh.s<illegal width 8>	d15, d2, d3
   1f118:			; <UNDEFINED> instruction: 0xff1cf7ff
   1f11c:	strtmi	r4, [r0], -r1, lsl #12
   1f120:			; <UNDEFINED> instruction: 0xf9aef7fa
   1f124:	andcs	r9, r0, #0, 18
   1f128:			; <UNDEFINED> instruction: 0xf7fb4620
   1f12c:	strmi	pc, [r1], -r5, ror #23
   1f130:			; <UNDEFINED> instruction: 0xf7fa4620
   1f134:	ldrb	pc, [r9, r5, lsr #19]	; <UNPREDICTABLE>
   1f138:	strtmi	r4, [r0], -sl, lsl #22
   1f13c:	bls	71578 <_ZdlPv@@Base+0x2dd88>
   1f140:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   1f144:			; <UNDEFINED> instruction: 0xf7f3e7ba
   1f148:	stmdbmi	fp, {r3, r6, fp, sp, lr, pc}
   1f14c:	rsbcc	pc, sp, r0, asr #12
   1f150:			; <UNDEFINED> instruction: 0xf0204479
   1f154:	sbfx	pc, sp, #18, #27
   1f158:	andeq	lr, r4, ip, lsl #25
   1f15c:	andeq	r0, r0, ip, ror r1
   1f160:	andeq	lr, r4, r2, lsl #25
   1f164:	muleq	r0, r0, r2
   1f168:	ldrdeq	r8, [r2], -r6
   1f16c:	strdeq	lr, [r4], -r0
   1f170:	andeq	r8, r2, r8, ror r8
   1f174:	andeq	r8, r2, r6, asr r8
   1f178:	andeq	r7, r2, r0, lsl #19
   1f17c:	ldrbmi	r6, [r0, -r0, lsl #19]!
   1f180:	ldrbmi	r6, [r0, -r0, asr #19]!
   1f184:	ldrbmi	r6, [r0, -r0, asr #20]!
   1f188:	ldrbmi	r6, [r0, -r0, lsl #21]!
   1f18c:	ldrbmi	r6, [r0, -r0, lsl #22]!
   1f190:	ldrbmi	r6, [r0, -r0, asr #23]!
   1f194:	ldrbmi	r6, [r0, -r0, lsl #24]!
   1f198:	ldrbmi	r6, [r0, -r0, lsl #26]!
   1f19c:	bmi	1b1db8 <_ZdlPv@@Base+0x16e5c8>
   1f1a0:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1f1a4:	ldmpl	fp, {r2, r9, sl, lr}
   1f1a8:	andvs	r3, r3, r8, lsl #6
   1f1ac:	ldc2	7, cr15, [sl, #976]	; 0x3d0
   1f1b0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1f1b4:	andeq	lr, r4, r0, asr #22
   1f1b8:	andeq	r0, r0, r4, lsr #3
   1f1bc:	bmi	2b1de8 <_ZdlPv@@Base+0x26e5f8>
   1f1c0:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1f1c4:	ldmpl	fp, {r2, r9, sl, lr}
   1f1c8:	andvs	r3, r3, r8, lsl #6
   1f1cc:	stc2	7, cr15, [sl, #976]	; 0x3d0
   1f1d0:			; <UNDEFINED> instruction: 0xf0244620
   1f1d4:	strtmi	pc, [r0], -sp, lsl #22
   1f1d8:			; <UNDEFINED> instruction: 0x4620bd10
   1f1dc:	blx	25b276 <_ZdlPv@@Base+0x217a86>
   1f1e0:	stmda	r0, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f1e4:	andeq	lr, r4, r0, lsr #22
   1f1e8:	andeq	r0, r0, r4, lsr #3
   1f1ec:	bmi	1b1e08 <_ZdlPv@@Base+0x16e618>
   1f1f0:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1f1f4:	ldmpl	fp, {r2, r9, sl, lr}
   1f1f8:	andvs	r3, r3, r8, lsl #6
   1f1fc:	ldc2l	7, cr15, [r2, #-976]!	; 0xfffffc30
   1f200:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1f204:	strdeq	lr, [r4], -r0
   1f208:	andeq	r0, r0, r4, lsr #3
   1f20c:	bmi	2b1e38 <_ZdlPv@@Base+0x26e648>
   1f210:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1f214:	ldmpl	fp, {r2, r9, sl, lr}
   1f218:	andvs	r3, r3, r8, lsl #6
   1f21c:	stc2l	7, cr15, [r2, #-976]!	; 0xfffffc30
   1f220:			; <UNDEFINED> instruction: 0xf0244620
   1f224:	strtmi	pc, [r0], -r5, ror #21
   1f228:			; <UNDEFINED> instruction: 0x4620bd10
   1f22c:	blx	ff85b2c4 <_ZdlPv@@Base+0xff817ad4>
   1f230:	svc	0x00d8f7f2
   1f234:	ldrdeq	lr, [r4], -r0
   1f238:	andeq	r0, r0, r4, lsr #3
   1f23c:	bmi	1b1e58 <_ZdlPv@@Base+0x16e668>
   1f240:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1f244:	ldmpl	fp, {r2, r9, sl, lr}
   1f248:	andvs	r3, r3, r8, lsl #6
   1f24c:	stc2l	7, cr15, [sl, #-976]	; 0xfffffc30
   1f250:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1f254:	andeq	lr, r4, r0, lsr #21
   1f258:	andeq	r0, r0, r4, lsr #3
   1f25c:	bmi	2b1e88 <_ZdlPv@@Base+0x26e698>
   1f260:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1f264:	ldmpl	fp, {r2, r9, sl, lr}
   1f268:	andvs	r3, r3, r8, lsl #6
   1f26c:	ldc2	7, cr15, [sl, #-976]!	; 0xfffffc30
   1f270:			; <UNDEFINED> instruction: 0xf0244620
   1f274:			; <UNDEFINED> instruction: 0x4620fabd
   1f278:			; <UNDEFINED> instruction: 0x4620bd10
   1f27c:	blx	fee5b314 <_ZdlPv@@Base+0xfee17b24>
   1f280:	svc	0x00b0f7f2
   1f284:	andeq	lr, r4, r0, lsl #21
   1f288:	andeq	r0, r0, r4, lsr #3
   1f28c:	bmi	1b1ea8 <_ZdlPv@@Base+0x16e6b8>
   1f290:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1f294:	ldmpl	fp, {r2, r9, sl, lr}
   1f298:	andvs	r3, r3, r8, lsl #6
   1f29c:	stc2	7, cr15, [r2, #-976]!	; 0xfffffc30
   1f2a0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1f2a4:	andeq	lr, r4, r0, asr sl
   1f2a8:	andeq	r0, r0, r4, lsr #3
   1f2ac:	bmi	2b1ed8 <_ZdlPv@@Base+0x26e6e8>
   1f2b0:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1f2b4:	ldmpl	fp, {r2, r9, sl, lr}
   1f2b8:	andvs	r3, r3, r8, lsl #6
   1f2bc:	ldc2	7, cr15, [r2, #-976]	; 0xfffffc30
   1f2c0:			; <UNDEFINED> instruction: 0xf0244620
   1f2c4:			; <UNDEFINED> instruction: 0x4620fa95
   1f2c8:			; <UNDEFINED> instruction: 0x4620bd10
   1f2cc:	blx	fe45b364 <_ZdlPv@@Base+0xfe417b74>
   1f2d0:	svc	0x0088f7f2
   1f2d4:	andeq	lr, r4, r0, lsr sl
   1f2d8:	andeq	r0, r0, r4, lsr #3
   1f2dc:	bmi	1b1ef8 <_ZdlPv@@Base+0x16e708>
   1f2e0:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1f2e4:	ldmpl	fp, {r2, r9, sl, lr}
   1f2e8:	andvs	r3, r3, r8, lsl #6
   1f2ec:	ldc2l	7, cr15, [sl], #976	; 0x3d0
   1f2f0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1f2f4:	andeq	lr, r4, r0, lsl #20
   1f2f8:	andeq	r0, r0, r4, lsr #3
   1f2fc:	bmi	2b1f28 <_ZdlPv@@Base+0x26e738>
   1f300:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1f304:	ldmpl	fp, {r2, r9, sl, lr}
   1f308:	andvs	r3, r3, r8, lsl #6
   1f30c:	stc2l	7, cr15, [sl], #976	; 0x3d0
   1f310:			; <UNDEFINED> instruction: 0xf0244620
   1f314:	strtmi	pc, [r0], -sp, ror #20
   1f318:			; <UNDEFINED> instruction: 0x4620bd10
   1f31c:	blx	1a5b3b4 <_ZdlPv@@Base+0x1a17bc4>
   1f320:	svc	0x0060f7f2
   1f324:	andeq	lr, r4, r0, ror #19
   1f328:	andeq	r0, r0, r4, lsr #3
   1f32c:	bmi	1b1f48 <_ZdlPv@@Base+0x16e758>
   1f330:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1f334:	ldmpl	fp, {r2, r9, sl, lr}
   1f338:	andvs	r3, r3, r8, lsl #6
   1f33c:	ldc2l	7, cr15, [r2], {244}	; 0xf4
   1f340:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1f344:			; <UNDEFINED> instruction: 0x0004e9b0
   1f348:	andeq	r0, r0, r4, lsr #3
   1f34c:	bmi	2b1f78 <_ZdlPv@@Base+0x26e788>
   1f350:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1f354:	ldmpl	fp, {r2, r9, sl, lr}
   1f358:	andvs	r3, r3, r8, lsl #6
   1f35c:	stc2l	7, cr15, [r2], {244}	; 0xf4
   1f360:			; <UNDEFINED> instruction: 0xf0244620
   1f364:	strtmi	pc, [r0], -r5, asr #20
   1f368:			; <UNDEFINED> instruction: 0x4620bd10
   1f36c:	blx	105b404 <_ZdlPv@@Base+0x1017c14>
   1f370:	svc	0x0038f7f2
   1f374:	muleq	r4, r0, r9
   1f378:	andeq	r0, r0, r4, lsr #3
   1f37c:	stmdavs	r1, {r0, r1, r2, r8, r9, fp, lr}^
   1f380:	addlt	fp, r2, r0, lsl r5
   1f384:			; <UNDEFINED> instruction: 0x4604447b
   1f388:	strdls	r3, [r1], -r8
   1f38c:	tstlt	r9, r3
   1f390:	mcr2	7, 5, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
   1f394:	andlt	r4, r2, r0, lsr #12
   1f398:	svclt	0x0000bd10
   1f39c:	andeq	ip, r4, ip, lsl r5
   1f3a0:	stmdavs	r1, {r0, r3, r8, r9, fp, lr}^
   1f3a4:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1f3a8:			; <UNDEFINED> instruction: 0x460433f8
   1f3ac:	tstlt	r9, r3
   1f3b0:	mrc2	7, 4, pc, cr14, cr13, {7}
   1f3b4:			; <UNDEFINED> instruction: 0xf0244620
   1f3b8:			; <UNDEFINED> instruction: 0x4620fa1b
   1f3bc:			; <UNDEFINED> instruction: 0x4620bd10
   1f3c0:	blx	5db458 <_ZdlPv@@Base+0x597c68>
   1f3c4:	svc	0x000ef7f2
   1f3c8:	strdeq	ip, [r4], -ip	; <UNPREDICTABLE>
   1f3cc:	andeq	r0, r0, r0
   1f3d0:	rscscc	pc, pc, pc, asr #32
   1f3d4:	svclt	0x00004770
   1f3d8:	rscscc	pc, pc, pc, asr #32
   1f3dc:	svclt	0x00004770
   1f3e0:	ldrbmi	r2, [r0, -r1]!
   1f3e4:	svcvc	0x000b7f00
   1f3e8:	blx	fec25ef0 <_ZdlPv@@Base+0xfebe2700>
   1f3ec:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1f3f0:	svclt	0x00004770
   1f3f4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   1f3f8:	svclt	0x00004770
   1f3fc:	andeq	r8, r2, r2, asr #12
   1f400:	ldrbmi	r2, [r0, -r0]!
   1f404:	ldrbmi	r2, [r0, -r0]!
   1f408:	svclt	0x00004770
   1f40c:	blvs	2ba020 <_ZdlPv@@Base+0x276830>
   1f410:			; <UNDEFINED> instruction: 0xd1074293
   1f414:	andsle	r2, r7, pc, lsl #22
   1f418:	andle	r2, r5, r4, lsl fp
   1f41c:	andle	r2, sl, r2, lsl #22
   1f420:	ldrbmi	r2, [r0, -r1]!
   1f424:	ldrbmi	r2, [r0, -r0]!
   1f428:	stmibvs	fp, {r6, r7, r8, fp, sp, lr}^
   1f42c:	blx	fec25f34 <_ZdlPv@@Base+0xfebe2744>
   1f430:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1f434:			; <UNDEFINED> instruction: 0xf8904770
   1f438:			; <UNDEFINED> instruction: 0xf8910024
   1f43c:	bne	ff02b4d4 <_ZdlPv@@Base+0xfefe7ce4>
   1f440:			; <UNDEFINED> instruction: 0xf080fab0
   1f444:	ldrbmi	r0, [r0, -r0, asr #18]!
   1f448:	bvs	fe2f9e50 <_ZdlPv@@Base+0xfe2b6660>
   1f44c:	blx	fec25f54 <_ZdlPv@@Base+0xfebe2764>
   1f450:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1f454:	svclt	0x00004770
   1f458:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   1f45c:	svclt	0x00004770
   1f460:	strdeq	r8, [r2], -sl
   1f464:			; <UNDEFINED> instruction: 0x4604b510
   1f468:	tstlt	r0, r0, asr #16
   1f46c:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   1f470:			; <UNDEFINED> instruction: 0x46204798
   1f474:	svclt	0x0000bd10
   1f478:	ldrbmi	r2, [r0, -r0]!
   1f47c:	ldrbmi	r2, [r0, -r0]!
   1f480:	ldrmi	r6, [r8, -r3, lsl #17]
   1f484:			; <UNDEFINED> instruction: 0x4604b5f8
   1f488:	strmi	r6, [pc], -r3, lsl #24
   1f48c:	stfvsp	f3, [r3], {19}
   1f490:	strbvs	r3, [r3], #-769	; 0xfffffcff
   1f494:	movwcs	r6, #3302	; 0xce6
   1f498:	addsmi	r6, lr, #587202560	; 0x23000000
   1f49c:	stcvs	13, cr13, [r3], #308	; 0x134
   1f4a0:			; <UNDEFINED> instruction: 0xf1036925
   1f4a4:	addsmi	r0, r5, #128, 4
   1f4a8:			; <UNDEFINED> instruction: 0xf8d3bf22
   1f4ac:	ldrmi	r3, [sp], -r0, lsl #1
   1f4b0:	stmdavc	fp!, {r0, r1, r5, r7, sl, sp, lr}
   1f4b4:	stcvs	3, cr11, [r0], #108	; 0x6c
   1f4b8:	addcc	r6, r0, r5, ror #1
   1f4bc:	addsmi	r1, lr, #68608	; 0x10c00
   1f4c0:	stmibne	r8!, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   1f4c4:	eorsle	r4, r6, #1342177288	; 0x50000008
   1f4c8:	and	r4, r3, sl, lsr #12
   1f4cc:	addsmi	fp, r0, #1073741864	; 0x40000028
   1f4d0:	andsle	r4, r1, r3, lsl r6
   1f4d4:			; <UNDEFINED> instruction: 0x46137811
   1f4d8:	ldmdbcs	r1, {r0, r9, ip, sp}
   1f4dc:	stmdbcs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   1f4e0:			; <UNDEFINED> instruction: 0x4613d1f4
   1f4e4:	bne	feda6234 <_ZdlPv@@Base+0xfed62a44>
   1f4e8:	strtvs	r2, [r2], #-513	; 0xfffffdff
   1f4ec:	stfnee	f6, [fp], #-140	; 0xffffff74
   1f4f0:	rscvs	r6, r3, r6, ror #9
   1f4f4:	ldcllt	8, cr7, [r8, #160]!	; 0xa0
   1f4f8:	bne	feda6268 <_ZdlPv@@Base+0xfed62a78>
   1f4fc:	stcvs	7, cr14, [r0, #-984]!	; 0xfffffc28
   1f500:	stmdavs	r3, {r0, r1, r2, r5, r6, r8, ip, sp, pc}
   1f504:			; <UNDEFINED> instruction: 0x4798689b
   1f508:	strmi	r6, [r3], -r2, lsr #22
   1f50c:	cmnlt	r2, r8, lsr r0
   1f510:	ldmib	r4, {r0, r1, r3, r9, fp, lr}^
   1f514:	ldrbtmi	r6, [sl], #-19	; 0xffffffed
   1f518:	cmpvs	sl, r2, lsl r8
   1f51c:	strcc	r6, [r1, #-2115]	; 0xfffff7bd
   1f520:	andcs	r3, r0, r1, lsl #28
   1f524:	strpl	lr, [r3, #-2500]	; 0xfffff63c
   1f528:	tstvs	r3, #196, 18	; 0x310000
   1f52c:	ldmib	r4, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   1f530:	cmpvs	sl, r3, lsl r0
   1f534:			; <UNDEFINED> instruction: 0x462be7f2
   1f538:			; <UNDEFINED> instruction: 0xf04fe7d8
   1f53c:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
   1f540:	muleq	r5, r6, r7
   1f544:	blcs	3a858 <__printf_chk@plt+0x28428>
   1f548:	stcvs	13, cr13, [r2], {9}
   1f54c:			; <UNDEFINED> instruction: 0xf1026903
   1f550:	addmi	r0, fp, #128, 2
   1f554:			; <UNDEFINED> instruction: 0xf8d2bf28
   1f558:	ldmdavc	r8, {r7, ip, sp}
   1f55c:			; <UNDEFINED> instruction: 0xf04f4770
   1f560:			; <UNDEFINED> instruction: 0x477030ff
   1f564:	ldrbmi	r6, [r0, -r0, lsl #28]!
   1f568:	ldrbmi	r6, [r0, -r0, asr #27]!
   1f56c:	svclt	0x00004770
   1f570:	ldrbmi	r2, [r0, -r2]!
   1f574:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   1f578:	svclt	0x00004770
   1f57c:	andeq	r8, r2, sl, ror #9
   1f580:	push	{r3, r4, r8, r9, fp, lr}
   1f584:			; <UNDEFINED> instruction: 0x468841f0
   1f588:	ldrbtmi	r4, [fp], #-2327	; 0xfffff6e9
   1f58c:	addlt	r4, r4, r7, lsl sl
   1f590:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
   1f594:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   1f598:			; <UNDEFINED> instruction: 0xf04f9203
   1f59c:	mvnlt	r0, r0, lsl #4
   1f5a0:	cdpge	15, 0, cr10, cr2, cr1, {0}
   1f5a4:	stmdbvs	r4!, {r0, sp, lr, pc}^
   1f5a8:	stmdavs	r5!, {r2, r3, r4, r5, r7, r8, ip, sp, pc}
   1f5ac:			; <UNDEFINED> instruction: 0x4632463b
   1f5b0:	strtmi	r2, [r0], -r0, lsl #2
   1f5b4:	strmi	r6, [r8, sp, ror #21]!
   1f5b8:	rscsle	r2, r4, r0, lsl #16
   1f5bc:	andcs	r9, r1, r1, lsl #22
   1f5c0:	andcc	pc, r0, r8, asr #17
   1f5c4:	blmi	271df4 <_ZdlPv@@Base+0x22e604>
   1f5c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f5cc:	blls	f963c <_ZdlPv@@Base+0xb5e4c>
   1f5d0:	qaddle	r4, sl, r4
   1f5d4:	pop	{r2, ip, sp, pc}
   1f5d8:	strdcs	r8, [r0], -r0
   1f5dc:			; <UNDEFINED> instruction: 0xf7f2e7f2
   1f5e0:	svclt	0x0000edfc
   1f5e4:	andeq	lr, r4, r2, asr #21
   1f5e8:	andeq	lr, r4, r0, asr r7
   1f5ec:	andeq	r0, r0, ip, ror r1
   1f5f0:	andeq	lr, r4, r8, lsl r7
   1f5f4:	blmi	24cadc <_ZdlPv@@Base+0x2092ec>
   1f5f8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   1f5fc:			; <UNDEFINED> instruction: 0x460db15c
   1f600:	stmdbvs	r4!, {r0, sp, lr, pc}^
   1f604:	stmdavs	r3!, {r2, r3, r4, r5, r8, ip, sp, pc}
   1f608:	tstcs	r0, sl, lsr #12
   1f60c:	blvs	16f0e94 <_ZdlPv@@Base+0x16ad6a4>
   1f610:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   1f614:	ldclt	0, cr13, [r8, #-980]!	; 0xfffffc2c
   1f618:	andeq	lr, r4, r4, asr sl
   1f61c:	ldmdbmi	r6, {r0, r2, r4, r8, r9, fp, lr}
   1f620:	ldrbtmi	r4, [fp], #-2582	; 0xfffff5ea
   1f624:	ldrblt	r4, [r0, #-1145]!	; 0xfffffb87
   1f628:	ldmdavs	ip, {r1, r2, r7, ip, sp, pc}
   1f62c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   1f630:			; <UNDEFINED> instruction: 0xf04f9205
   1f634:	biclt	r0, ip, r0, lsl #4
   1f638:	vmlage.f64	d10, d4, d3
   1f63c:	and	r9, r1, r1, lsl #6
   1f640:	orrslt	r6, ip, r4, ror #18
   1f644:	ldrtmi	r6, [r2], -r5, lsr #16
   1f648:	tstcs	r0, r1, lsl #22
   1f64c:	bvs	ffb70ed4 <_ZdlPv@@Base+0xffb2d6e4>
   1f650:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, lr}
   1f654:	stmdals	r4, {r2, r4, r5, r6, r7, ip, lr, pc}
   1f658:	blmi	231e84 <_ZdlPv@@Base+0x1ee694>
   1f65c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f660:	blls	1796d0 <_ZdlPv@@Base+0x135ee0>
   1f664:	qaddle	r4, sl, r3
   1f668:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   1f66c:	ldrb	r2, [r3, r0]!
   1f670:	ldc	7, cr15, [r2, #968]!	; 0x3c8
   1f674:	andeq	lr, r4, sl, lsr #20
   1f678:			; <UNDEFINED> instruction: 0x0004e6bc
   1f67c:	andeq	r0, r0, ip, ror r1
   1f680:	andeq	lr, r4, r4, lsl #13
   1f684:	ldrbmi	r6, [r0, -r0, lsl #17]!
   1f688:			; <UNDEFINED> instruction: 0x4615b570
   1f68c:	addlt	r4, r2, fp, lsl #20
   1f690:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
   1f694:	blmi	2cbba0 <_ZdlPv@@Base+0x2883b0>
   1f698:	ldmpl	r6, {r0, r9, sp, lr}^
   1f69c:	teqlt	r8, r0, lsr r8
   1f6a0:	andcs	r6, r0, #196608	; 0x30000
   1f6a4:			; <UNDEFINED> instruction: 0x47986a5b
   1f6a8:	mvnvs	r2, r1
   1f6ac:	ldcllt	0, cr11, [r0, #-8]!
   1f6b0:			; <UNDEFINED> instruction: 0xf01c9101
   1f6b4:	ldmdavs	r0!, {r0, r1, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1f6b8:	ldrb	r9, [r1, r1, lsl #18]!
   1f6bc:	andeq	lr, r4, lr, asr #12
   1f6c0:	strdeq	r0, [r0], -ip
   1f6c4:			; <UNDEFINED> instruction: 0x4604b510
   1f6c8:	teqlt	r0, r0, lsl #16
   1f6cc:	eorvs	r6, r3, r3, asr #16
   1f6d0:			; <UNDEFINED> instruction: 0xf88ef024
   1f6d4:	stmdacs	r0, {r5, fp, sp, lr}
   1f6d8:			; <UNDEFINED> instruction: 0x4620d1f8
   1f6dc:	svclt	0x0000bd10
   1f6e0:	ldmib	r0, {r4, sl, ip, sp, pc}^
   1f6e4:	andsvs	r4, ip, r7, lsl #2
   1f6e8:	stmdavc	fp, {r0, r4, r5, r8, ip, sp, pc}
   1f6ec:	tstle	r3, sp, lsr #22
   1f6f0:	stmdblt	fp, {r0, r1, r3, r6, fp, ip, sp, lr}
   1f6f4:	ldrbtmi	r4, [r9], #-2307	; 0xfffff6fd
   1f6f8:			; <UNDEFINED> instruction: 0xf85d2001
   1f6fc:	andsvs	r4, r1, r4, lsl #22
   1f700:	svclt	0x00004770
   1f704:	andeq	r8, r2, r2, lsl #7
   1f708:			; <UNDEFINED> instruction: 0x4605b570
   1f70c:	strcs	r4, [r0], #-2315	; 0xfffff6f5
   1f710:	ldrbtmi	r4, [r9], #-3595	; 0xfffff1f5
   1f714:	and	r4, r4, lr, ror r4
   1f718:	cfldrscs	mvf3, [r8], {1}
   1f71c:			; <UNDEFINED> instruction: 0xf856d00c
   1f720:			; <UNDEFINED> instruction: 0x46281034
   1f724:	mrc	7, 0, APSR_nzcv, cr10, cr2, {7}
   1f728:	mvnsle	r2, r0, lsl #16
   1f72c:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
   1f730:	strbeq	lr, [r4], #2819	; 0xb03
   1f734:	ldcllt	8, cr6, [r0, #-384]!	; 0xfffffe80
   1f738:	ldcllt	0, cr2, [r0, #-0]
   1f73c:	andeq	r7, r2, lr, lsr #28
   1f740:	andeq	fp, r4, ip, asr #16
   1f744:	andeq	fp, r4, r2, lsr r8
   1f748:	blmi	6b1fb4 <_ZdlPv@@Base+0x66e7c4>
   1f74c:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   1f750:	bvs	8b998 <_ZdlPv@@Base+0x481a8>
   1f754:	ldmpl	r3, {r1, r8, sl, fp, sp, pc}^
   1f758:	strmi	sl, [r4], -r6, lsl #28
   1f75c:	ldmdavs	fp, {r3, r5, r9, sl, lr}
   1f760:			; <UNDEFINED> instruction: 0xf04f930f
   1f764:			; <UNDEFINED> instruction: 0xf0200300
   1f768:	stmibvs	r1!, {r0, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}^
   1f76c:			; <UNDEFINED> instruction: 0xf0204630
   1f770:	bvs	191e98c <_ZdlPv@@Base+0x18db19c>
   1f774:	ldmdbmi	r0, {r0, r1, r3, r4, r5, r7, r8, fp, ip, sp, pc}
   1f778:	blge	2b0964 <_ZdlPv@@Base+0x26d174>
   1f77c:	ldrmi	r9, [r8], -r1, lsl #6
   1f780:	stc2l	0, cr15, [ip], #-128	; 0xffffff80
   1f784:	blls	717c0 <_ZdlPv@@Base+0x2dfd0>
   1f788:	ldrbtmi	r4, [r8], #-1586	; 0xfffff9ce
   1f78c:			; <UNDEFINED> instruction: 0xf0204629
   1f790:	bmi	31eabc <_ZdlPv@@Base+0x2db2cc>
   1f794:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1f798:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f79c:	subsmi	r9, sl, pc, lsl #22
   1f7a0:	andslt	sp, r0, r4, lsl #2
   1f7a4:	stmdbmi	r7, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   1f7a8:			; <UNDEFINED> instruction: 0xe7e64479
   1f7ac:	ldc	7, cr15, [r4, #-968]	; 0xfffffc38
   1f7b0:	muleq	r4, r2, r5
   1f7b4:	andeq	r0, r0, ip, ror r1
   1f7b8:	andeq	r8, r2, ip, lsl r3
   1f7bc:	andeq	r8, r2, r2, lsl r3
   1f7c0:	andeq	lr, r4, sl, asr #10
   1f7c4:	andeq	r8, r2, r4, ror #5
   1f7c8:	blmi	af2078 <_ZdlPv@@Base+0xaae888>
   1f7cc:	bvs	709bc <_ZdlPv@@Base+0x2d1cc>
   1f7d0:	strdlt	fp, [fp], r0
   1f7d4:	stcmi	8, cr5, [r9, #-844]!	; 0xfffffcb4
   1f7d8:	movwls	r6, #38939	; 0x981b
   1f7dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f7e0:	teqlt	r9, #2097152000	; 0x7d000000
   1f7e4:	strmi	r4, [r4], -pc, ror #12
   1f7e8:	mcrge	6, 0, r4, cr4, cr8, {1}
   1f7ec:	ldc2	0, cr15, [r6], #-128	; 0xffffff80
   1f7f0:	bvs	187a984 <_ZdlPv@@Base+0x1837194>
   1f7f4:	ldrmi	r4, [r9], #-1584	; 0xfffff9d0
   1f7f8:			; <UNDEFINED> instruction: 0xf0203901
   1f7fc:	blmi	85e900 <_ZdlPv@@Base+0x81b110>
   1f800:	ldrtmi	r4, [r9], -r0, lsr #16
   1f804:	stmiapl	sp!, {r1, r4, r5, r9, sl, lr}^
   1f808:			; <UNDEFINED> instruction: 0x462b4478
   1f80c:	stc2	0, cr15, [sl], {32}
   1f810:	biclt	r6, r9, r1, ror #23
   1f814:	mvnslt	r6, r3, ror #27
   1f818:			; <UNDEFINED> instruction: 0xf0204638
   1f81c:	stclvs	12, cr15, [r1, #124]!	; 0x7c
   1f820:			; <UNDEFINED> instruction: 0xf0204630
   1f824:	ldmdami	r8, {r0, r1, r3, r4, sl, fp, ip, sp, lr, pc}
   1f828:	ldrtmi	r4, [r2], -fp, lsr #12
   1f82c:			; <UNDEFINED> instruction: 0x46394478
   1f830:	ldc2l	0, cr15, [r8], #-128	; 0xffffff80
   1f834:	blmi	432090 <_ZdlPv@@Base+0x3ee8a0>
   1f838:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f83c:	blls	2798ac <_ZdlPv@@Base+0x2360bc>
   1f840:	tstle	r4, sl, asr r0
   1f844:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
   1f848:			; <UNDEFINED> instruction: 0x462b4811
   1f84c:	strtmi	r4, [r9], -sl, lsr #12
   1f850:			; <UNDEFINED> instruction: 0xf0204478
   1f854:	strb	pc, [sp, r7, ror #24]!	; <UNPREDICTABLE>
   1f858:			; <UNDEFINED> instruction: 0xf0204630
   1f85c:	stmdami	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   1f860:	strtmi	r4, [sl], -fp, lsr #12
   1f864:			; <UNDEFINED> instruction: 0x46314478
   1f868:	mrrc2	0, 2, pc, ip, cr0	; <UNPREDICTABLE>
   1f86c:			; <UNDEFINED> instruction: 0xf7f2e7e2
   1f870:	svclt	0x0000ecb4
   1f874:	andeq	lr, r4, r4, lsl r5
   1f878:	andeq	r0, r0, ip, ror r1
   1f87c:	andeq	lr, r4, r0, lsl #10
   1f880:	andeq	r0, r0, r8, asr #4
   1f884:			; <UNDEFINED> instruction: 0x000282b0
   1f888:	andeq	r8, r2, r0, lsr #5
   1f88c:	andeq	lr, r4, r8, lsr #9
   1f890:			; <UNDEFINED> instruction: 0x00027ab4
   1f894:	andeq	r7, r2, r0, asr #20
   1f898:			; <UNDEFINED> instruction: 0x4604b510
   1f89c:	stmibvs	r0, {r2, r8, r9, fp, lr}
   1f8a0:	biccc	r4, r8, #2063597568	; 0x7b000000
   1f8a4:	tstlt	r8, r3, lsr #32
   1f8a8:	ldcl	7, cr15, [r2], {242}	; 0xf2
   1f8ac:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1f8b0:	andeq	fp, r4, r0, asr #13
   1f8b4:			; <UNDEFINED> instruction: 0x4604b510
   1f8b8:	stmibvs	r0, {r1, r2, r8, r9, fp, lr}
   1f8bc:	biccc	r4, r8, #2063597568	; 0x7b000000
   1f8c0:	tstlt	r8, r3, lsr #32
   1f8c4:	stcl	7, cr15, [r4], {242}	; 0xf2
   1f8c8:			; <UNDEFINED> instruction: 0xf0234620
   1f8cc:	qadd8mi	pc, r0, r1	; <UNPREDICTABLE>
   1f8d0:	svclt	0x0000bd10
   1f8d4:	andeq	fp, r4, r4, lsr #13
   1f8d8:	ldmdavs	r8, {r0, r1, r7, fp, sp, lr}
   1f8dc:	svclt	0x0000f023
   1f8e0:	blmi	18cd08 <_ZdlPv@@Base+0x149518>
   1f8e4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1f8e8:	bvs	fe6f98fc <_ZdlPv@@Base+0xfe6b610c>
   1f8ec:	pop	{r3, r4, r7, r8, r9, sl, lr}
   1f8f0:			; <UNDEFINED> instruction: 0xf0234008
   1f8f4:	svclt	0x0000bef5
   1f8f8:	andeq	lr, r4, r8, ror #14
   1f8fc:	ldmdbmi	r7, {r1, r2, r4, r8, r9, fp, lr}
   1f900:	ldrbtmi	r4, [fp], #-2583	; 0xfffff5e9
   1f904:	ldrblt	r4, [r0, #1145]!	; 0x479
   1f908:	ldmdavs	ip, {r0, r2, r7, ip, sp, pc}
   1f90c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   1f910:			; <UNDEFINED> instruction: 0xf04f9203
   1f914:	cmnlt	ip, r0, lsl #4
   1f918:	cdpge	15, 0, cr10, cr2, cr1, {0}
   1f91c:	stmdbvs	r4!, {r0, sp, lr, pc}^
   1f920:	stmdavs	r5!, {r2, r4, r6, r8, ip, sp, pc}
   1f924:			; <UNDEFINED> instruction: 0x4632463b
   1f928:	strtmi	r2, [r0], -r0, lsl #2
   1f92c:	strmi	r6, [r8, sp, ror #21]!
   1f930:	rscsle	r2, r4, r0, lsl #16
   1f934:	and	r9, r1, r1, lsl #16
   1f938:	andls	r2, r1, r0
   1f93c:	cdp2	0, 13, cr15, cr0, cr3, {1}
   1f940:	blmi	1f2168 <_ZdlPv@@Base+0x1ae978>
   1f944:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1f948:	blls	f99b8 <_ZdlPv@@Base+0xb61c8>
   1f94c:	qaddle	r4, sl, r1
   1f950:	ldcllt	0, cr11, [r0, #20]!
   1f954:	mcrr	7, 15, pc, r0, cr2	; <UNPREDICTABLE>
   1f958:	andeq	lr, r4, sl, asr #14
   1f95c:	ldrdeq	lr, [r4], -ip
   1f960:	andeq	r0, r0, ip, ror r1
   1f964:	muleq	r4, ip, r3
   1f968:	ldrtlt	fp, [r0], #-361	; 0xfffffe97
   1f96c:	bvs	171184 <_ZdlPv@@Base+0x12d994>
   1f970:	teqlt	r5, r8, lsr #12
   1f974:	andcs	r6, r1, r1, ror #20
   1f978:	andsvs	r6, r5, r4, ror #24
   1f97c:	bcc	65dac <_ZdlPv@@Base+0x225bc>
   1f980:	ldclt	0, cr6, [r0], #-104	; 0xffffff98
   1f984:			; <UNDEFINED> instruction: 0x46084770
   1f988:	svclt	0x00004770
   1f98c:	mcrne	5, 0, fp, cr14, cr8, {7}
   1f990:	mcrvs	13, 2, sp, cr3, cr9, {0}
   1f994:	blle	5b0468 <_ZdlPv@@Base+0x56cc78>
   1f998:	cdpvs	14, 0, cr2, cr4, cr1, {0}
   1f99c:	svcmi	0x000bdd11
   1f9a0:	ldrbtmi	r2, [pc], #-1281	; 1f9a8 <__printf_chk@plt+0xd578>
   1f9a4:	adcmi	lr, lr, #2
   1f9a8:	andle	r6, sl, r4, lsr #21
   1f9ac:	cfstr32cs	mvfx3, [r0], {1}
   1f9b0:			; <UNDEFINED> instruction: 0x4639d1f9
   1f9b4:	rsbsvs	pc, fp, r0, asr #12
   1f9b8:	stc2	0, cr15, [sl, #-124]!	; 0xffffff84
   1f9bc:	bvs	fe93047c <_ZdlPv@@Base+0xfe8ecc8c>
   1f9c0:	bvs	1854198 <_ZdlPv@@Base+0x18109a8>
   1f9c4:	strdcs	fp, [r0], -r8
   1f9c8:	svclt	0x0000bdf8
   1f9cc:	andeq	r8, r2, r6, lsr r1
   1f9d0:			; <UNDEFINED> instruction: 0x4604b538
   1f9d4:	bvs	17264c <_ZdlPv@@Base+0x12ee5c>
   1f9d8:			; <UNDEFINED> instruction: 0xf503447b
   1f9dc:	mulvs	r3, r2, r3
   1f9e0:	stmdavs	fp!, {r0, r2, r5, r8, ip, sp, pc}
   1f9e4:	eorvs	r3, fp, r1, lsl #22
   1f9e8:	vstrle	d2, [r8, #-0]
   1f9ec:			; <UNDEFINED> instruction: 0x46204b17
   1f9f0:	movwcc	r4, #33915	; 0x847b
   1f9f4:			; <UNDEFINED> instruction: 0xf7f46023
   1f9f8:			; <UNDEFINED> instruction: 0x4620f975
   1f9fc:	stmdbvs	r8!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   1fa00:	ldc2l	0, cr15, [r2], #-100	; 0xffffff9c
   1fa04:			; <UNDEFINED> instruction: 0xf8d0e004
   1fa08:	rscvs	r3, fp, r0, lsl #1
   1fa0c:	cdp2	0, 15, cr15, cr0, cr3, {1}
   1fa10:	stmdacs	r0, {r3, r5, r6, r7, fp, sp, lr}
   1fa14:			; <UNDEFINED> instruction: 0x4628d1f7
   1fa18:	cdp2	0, 14, cr15, cr10, cr3, {1}
   1fa1c:	stmiavs	r8!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   1fa20:			; <UNDEFINED> instruction: 0x4628b958
   1fa24:	cdp2	0, 14, cr15, cr4, cr3, {1}
   1fa28:	strtmi	r4, [r0], -r9, lsl #22
   1fa2c:	movwcc	r4, #33915	; 0x847b
   1fa30:			; <UNDEFINED> instruction: 0xf7f46023
   1fa34:			; <UNDEFINED> instruction: 0xf7f2f957
   1fa38:			; <UNDEFINED> instruction: 0xf8d0ebd6
   1fa3c:	rscvs	r3, fp, r0, lsl #1
   1fa40:	cdp2	0, 13, cr15, cr6, cr3, {1}
   1fa44:	svclt	0x0000e7eb
   1fa48:	andeq	fp, r4, r8, lsl #11
   1fa4c:	andeq	ip, r4, r8, rrx
   1fa50:	andeq	ip, r4, ip, lsr #32
   1fa54:			; <UNDEFINED> instruction: 0x4604b510
   1fa58:			; <UNDEFINED> instruction: 0xffbaf7ff
   1fa5c:			; <UNDEFINED> instruction: 0xf0234620
   1fa60:	strtmi	pc, [r0], -r7, asr #29
   1fa64:			; <UNDEFINED> instruction: 0x4620bd10
   1fa68:	cdp2	0, 12, cr15, cr2, cr3, {1}
   1fa6c:	bl	feedda3c <_ZdlPv@@Base+0xfee9a24c>
   1fa70:	cfrshl64ne	mvdx14, mvdx0, fp
   1fa74:	mcrvs	13, 2, sp, cr3, cr3, {0}
   1fa78:	and	r4, lr, r4, lsl #12
   1fa7c:	bvs	feafb318 <_ZdlPv@@Base+0xfeab7b28>
   1fa80:	strtvs	r4, [r3], -r8, lsr #12
   1fa84:			; <UNDEFINED> instruction: 0xffa4f7ff
   1fa88:			; <UNDEFINED> instruction: 0xf0234628
   1fa8c:	mcrvs	14, 3, pc, cr3, cr1, {5}	; <UNPREDICTABLE>
   1fa90:			; <UNDEFINED> instruction: 0xf1033e01
   1fa94:			; <UNDEFINED> instruction: 0x666333ff
   1fa98:	blcs	53aa4 <_ZdlPv@@Base+0x102b4>
   1fa9c:	ldcllt	12, cr13, [r0, #-952]!	; 0xfffffc48
   1faa0:			; <UNDEFINED> instruction: 0xf0234628
   1faa4:			; <UNDEFINED> instruction: 0xf7f2fea5
   1faa8:	svclt	0x0000eb9e
   1faac:			; <UNDEFINED> instruction: 0x4605b538
   1fab0:	vmovvs.32	d4[0], r4
   1fab4:			; <UNDEFINED> instruction: 0xf503447b
   1fab8:	andvs	r7, r3, ip, asr #7
   1fabc:	bvs	fe90c014 <_ZdlPv@@Base+0xfe8c8824>
   1fac0:	strtvs	r4, [fp], -r0, lsr #12
   1fac4:			; <UNDEFINED> instruction: 0xff84f7ff
   1fac8:			; <UNDEFINED> instruction: 0xf0234620
   1facc:	mcrvs	14, 1, pc, cr12, cr1, {4}	; <UNPREDICTABLE>
   1fad0:	mvnsle	r2, r0, lsl #24
   1fad4:	strtmi	r4, [r8], -sp, lsl #22
   1fad8:			; <UNDEFINED> instruction: 0xf503447b
   1fadc:			; <UNDEFINED> instruction: 0xf840739e
   1fae0:			; <UNDEFINED> instruction: 0xf7ff3b18
   1fae4:	qsub16mi	pc, r8, r5	; <UNPREDICTABLE>
   1fae8:			; <UNDEFINED> instruction: 0x4620bd38
   1faec:	cdp2	0, 8, cr15, cr0, cr3, {1}
   1faf0:	strtmi	r4, [r8], -r7, lsl #22
   1faf4:			; <UNDEFINED> instruction: 0xf503447b
   1faf8:			; <UNDEFINED> instruction: 0xf840739e
   1fafc:			; <UNDEFINED> instruction: 0xf7ff3b18
   1fb00:			; <UNDEFINED> instruction: 0xf7f2ff67
   1fb04:	svclt	0x0000eb70
   1fb08:	andeq	fp, r4, ip, lsr #9
   1fb0c:	andeq	fp, r4, r8, lsl #9
   1fb10:	andeq	fp, r4, ip, ror #8
   1fb14:			; <UNDEFINED> instruction: 0x4604b510
   1fb18:			; <UNDEFINED> instruction: 0xffc8f7ff
   1fb1c:			; <UNDEFINED> instruction: 0xf0234620
   1fb20:	strtmi	pc, [r0], -r7, ror #28
   1fb24:			; <UNDEFINED> instruction: 0x4620bd10
   1fb28:	cdp2	0, 6, cr15, cr2, cr3, {1}
   1fb2c:	bl	16ddafc <_ZdlPv@@Base+0x169a30c>
   1fb30:	tstcs	r0, r4, lsl #20
   1fb34:	smlabtne	r3, r0, r9, lr
   1fb38:			; <UNDEFINED> instruction: 0xf502447a
   1fb3c:	stmib	r0, {r1, r3, r4, r5, r6, r7, r9, ip, sp, lr}^
   1fb40:	ldrbmi	r2, [r0, -r0, lsl #2]!
   1fb44:	andeq	fp, r4, r8, lsr #8
   1fb48:	ldrbtmi	r4, [sl], #-2564	; 0xfffff5fc
   1fb4c:	rscsvc	pc, sl, #8388608	; 0x800000
   1fb50:	smlabtcs	r0, r0, r9, lr
   1fb54:	stmib	r0, {r9, sp}^
   1fb58:	ldrbmi	r2, [r0, -r3, lsl #4]!
   1fb5c:	andeq	fp, r4, r6, lsl r4
   1fb60:			; <UNDEFINED> instruction: 0x4604b5f0
   1fb64:	sadd16mi	r4, r5, r7
   1fb68:	addlt	r4, r3, r7, lsl r8
   1fb6c:	ldrbtmi	r4, [pc], #-3607	; 1fb74 <__printf_chk@plt+0xd744>
   1fb70:	stmib	r4, {r3, r4, r5, r6, sl, lr}^
   1fb74:			; <UNDEFINED> instruction: 0x61a12308
   1fb78:	tstcs	r0, r1, lsl #4
   1fb7c:	andsvc	pc, r4, r0, lsl #10
   1fb80:	eorvs	r6, r0, r2, ror #3
   1fb84:	stmib	r4, {r0, r5, r6, sp, lr}^
   1fb88:	stmib	r4, {r0, r1, r8, ip}^
   1fb8c:	ldmibpl	sl!, {r1, r3, r8, ip}
   1fb90:	addmi	r6, sl, #1179648	; 0x120000
   1fb94:	addmi	fp, sp, #24, 30	; 0x60
   1fb98:	strtmi	sp, [r0], -r2, lsl #2
   1fb9c:	ldcllt	0, cr11, [r0, #12]!
   1fba0:	ldmpl	lr!, {r0, r1, r3, r9, fp, lr}
   1fba4:	teqlt	r8, r0, lsr r8
   1fba8:	ldrmi	r6, [sl], -r6, lsl #16
   1fbac:	bvs	1cf1458 <_ZdlPv@@Base+0x1cadc68>
   1fbb0:			; <UNDEFINED> instruction: 0x46204798
   1fbb4:	ldcllt	0, cr11, [r0, #12]!
   1fbb8:			; <UNDEFINED> instruction: 0xf01c9301
   1fbbc:	ldmdavs	r0!, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   1fbc0:	ldrb	r9, [r1, r1, lsl #22]!
   1fbc4:	andeq	lr, r4, r2, ror r1
   1fbc8:	strdeq	fp, [r4], -r0
   1fbcc:	andeq	r0, r0, r0, ror r2
   1fbd0:	strdeq	r0, [r0], -ip
   1fbd4:	bmi	2727fc <_ZdlPv@@Base+0x22f00c>
   1fbd8:	stmibvs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
   1fbdc:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   1fbe0:	mulle	r6, r9, r2
   1fbe4:	strmi	r6, [r8], -r3, asr #20
   1fbe8:			; <UNDEFINED> instruction: 0xf7f2b10b
   1fbec:			; <UNDEFINED> instruction: 0xf7f2bb27
   1fbf0:			; <UNDEFINED> instruction: 0x4608bb93
   1fbf4:	blt	fe6ddbc4 <_ZdlPv@@Base+0xfe69a3d4>
   1fbf8:	andeq	lr, r4, r8, lsl #2
   1fbfc:	andeq	r0, r0, r0, asr r1
   1fc00:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
   1fc04:			; <UNDEFINED> instruction: 0xf503447b
   1fc08:			; <UNDEFINED> instruction: 0x46047314
   1fc0c:			; <UNDEFINED> instruction: 0xf7ff6003
   1fc10:	strtmi	pc, [r0], -r1, ror #31
   1fc14:	svclt	0x0000bd10
   1fc18:	andeq	fp, r4, ip, asr r3
   1fc1c:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
   1fc20:			; <UNDEFINED> instruction: 0xf503447b
   1fc24:	andvs	r7, r3, r4, lsl r3
   1fc28:			; <UNDEFINED> instruction: 0xf7ff4604
   1fc2c:			; <UNDEFINED> instruction: 0x4620ffd3
   1fc30:	ldc2l	0, cr15, [lr, #140]	; 0x8c
   1fc34:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1fc38:			; <UNDEFINED> instruction: 0xf0234620
   1fc3c:			; <UNDEFINED> instruction: 0xf7f2fdd9
   1fc40:	svclt	0x0000ead2
   1fc44:	andeq	fp, r4, r0, asr #6
   1fc48:			; <UNDEFINED> instruction: 0x4604b570
   1fc4c:	ldrmi	r4, [r6], -sp, lsl #12
   1fc50:			; <UNDEFINED> instruction: 0xffc0f7ff
   1fc54:	andcs	r2, r1, r0, lsl #6
   1fc58:			; <UNDEFINED> instruction: 0x61a56226
   1fc5c:	stmib	r4, {r5, r6, r7, r8, sp, lr}^
   1fc60:	rsbvs	r3, r3, #671088640	; 0x28000000
   1fc64:	movwcc	lr, #14788	; 0x39c4
   1fc68:	svclt	0x0000bd70
   1fc6c:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}^
   1fc70:	blmi	34c2a4 <_ZdlPv@@Base+0x308ab4>
   1fc74:	ldrbtmi	r4, [fp], #-1540	; 0xfffff9fc
   1fc78:	strcs	lr, [r0, #-2515]	; 0xfffff62d
   1fc7c:	andsvs	r3, sl, r1, lsl #20
   1fc80:	strtmi	fp, [r8], -sp, lsr #2
   1fc84:	blx	1bdbcd2 <_ZdlPv@@Base+0x1b984e2>
   1fc88:			; <UNDEFINED> instruction: 0xf0234628
   1fc8c:	blmi	1df358 <_ZdlPv@@Base+0x19bb68>
   1fc90:	ldrbtmi	r6, [fp], #-2210	; 0xfffff75e
   1fc94:	ldclt	0, cr6, [r8, #-360]!	; 0xfffffe98
   1fc98:			; <UNDEFINED> instruction: 0xf0234628
   1fc9c:			; <UNDEFINED> instruction: 0xf7f2fda9
   1fca0:	svclt	0x0000eaa2
   1fca4:	andeq	r4, r5, r6, lsr r0
   1fca8:	andeq	r4, r5, sl, lsl r0
   1fcac:	push	{r0, r4, r5, r8, r9, fp, lr}
   1fcb0:	ldrbtmi	r4, [fp], #-2032	; 0xfffff810
   1fcb4:			; <UNDEFINED> instruction: 0x46804f30
   1fcb8:			; <UNDEFINED> instruction: 0xf8df4e30
   1fcbc:	ldrbtmi	sl, [pc], #-196	; 1fcc4 <__printf_chk@plt+0xd894>
   1fcc0:	ldrbtmi	r6, [lr], #-2072	; 0xfffff7e8
   1fcc4:	stmdbeq	r8, {r0, r1, r2, r8, ip, sp, lr, pc}
   1fcc8:			; <UNDEFINED> instruction: 0xe01744fa
   1fccc:	blcs	39e60 <__printf_chk@plt+0x27a30>
   1fcd0:	bmi	b541c4 <_ZdlPv@@Base+0xb109d4>
   1fcd4:	ldrbtmi	r4, [sl], #-2092	; 0xfffff7d4
   1fcd8:	ldmdavs	r1, {r3, r4, r5, r6, sl, lr}
   1fcdc:	stmdbvs	r9, {r0, r1, r6, r9, fp, sp, lr}^
   1fce0:	subvs	r3, r3, #1024	; 0x400
   1fce4:	stmdavs	r3!, {r0, r4, sp, lr}
   1fce8:	ldmdavs	fp, {r5, r9, sl, lr}^
   1fcec:	blmi	9f1b54 <_ZdlPv@@Base+0x9ae364>
   1fcf0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1fcf4:	andcc	lr, r3, #208, 18	; 0x340000
   1fcf8:			; <UNDEFINED> instruction: 0xd3204293
   1fcfc:	strbmi	r6, [r1], -r3, lsl #16
   1fd00:			; <UNDEFINED> instruction: 0x4798689b
   1fd04:	strmi	r1, [r5], -r3, asr #24
   1fd08:	ldmdavs	r0!, {r2, r3, r4, r8, ip, lr, pc}
   1fd0c:	ldcvs	8, cr6, [fp], {3}
   1fd10:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
   1fd14:	strbmi	r6, [ip, #-2100]	; 0xfffff7cc
   1fd18:	eorle	r4, r0, r0, lsr #12
   1fd1c:			; <UNDEFINED> instruction: 0xffa6f7ff
   1fd20:	blcs	3a614 <__printf_chk@plt+0x281e4>
   1fd24:	ldmdavs	r2!, {r1, r4, r6, r7, r8, ip, lr, pc}
   1fd28:	ldmdbvs	r0, {r0, r1, r3, r4, r5, r6, r9, fp, sp, lr}^
   1fd2c:	rsbsvs	r3, fp, #1024	; 0x400
   1fd30:	stccs	0, cr6, [r0], {48}	; 0x30
   1fd34:	ldmib	r0, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}^
   1fd38:	addsmi	r3, r3, #805306368	; 0x30000000
   1fd3c:	lfmne	f5, 3, [sl], {222}	; 0xde
   1fd40:	ldmdavc	sp, {r1, r6, r7, sp, lr}
   1fd44:	pop	{r3, r5, r9, sl, lr}
   1fd48:	blmi	481d10 <_ZdlPv@@Base+0x43e520>
   1fd4c:	ldmdavs	sl!, {r0, r4, r8, fp, lr}
   1fd50:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   1fd54:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   1fd58:			; <UNDEFINED> instruction: 0xf9acf025
   1fd5c:	bvs	1f19c48 <_ZdlPv@@Base+0x1ed6458>
   1fd60:	rscle	r2, pc, r0, lsl #22
   1fd64:	vst2.8	{d20,d22}, [pc], ip
   1fd68:	ldrbtmi	r7, [r9], #-3
   1fd6c:	blx	145bdf2 <_ZdlPv@@Base+0x1418602>
   1fd70:	svclt	0x0000e7e8
   1fd74:	muleq	r4, sl, r3
   1fd78:	andeq	r3, r5, lr, ror #31
   1fd7c:	andeq	lr, r4, sl, lsl #7
   1fd80:	andeq	lr, r4, r8, lsl r0
   1fd84:	andeq	lr, r4, r6, ror r3
   1fd88:	ldrdeq	r3, [r5], -r4
   1fd8c:	andeq	lr, r4, ip, asr r3
   1fd90:	andeq	r0, r0, r0, lsr r2
   1fd94:	andeq	r7, r2, r4, lsr #27
   1fd98:	andeq	r7, r2, lr, ror #26
   1fd9c:	push	{r0, r1, r2, r3, r4, r8, r9, fp, lr}
   1fda0:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   1fda4:	ldcmi	15, cr4, [pc, #-120]	; 1fd34 <__printf_chk@plt+0xd904>
   1fda8:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   1fdac:			; <UNDEFINED> instruction: 0xf107447d
   1fdb0:	ands	r0, sl, r8, lsl #16
   1fdb4:	stmdavs	r3, {r3, r5, fp, sp, lr}
   1fdb8:			; <UNDEFINED> instruction: 0x47986c1b
   1fdbc:	stmdavs	ip!, {r5, r6, r7, r8, fp, ip, sp, pc}
   1fdc0:	strtmi	r4, [r0], -r4, asr #10
   1fdc4:			; <UNDEFINED> instruction: 0xf7ffd01b
   1fdc8:	stmdavs	fp!, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1fdcc:			; <UNDEFINED> instruction: 0x46206a7a
   1fdd0:	bcc	7a344 <_ZdlPv@@Base+0x36b54>
   1fdd4:	eorvs	r6, fp, sl, ror r2
   1fdd8:	stmdavs	r3!, {r2, r3, r4, r8, ip, sp, pc}
   1fddc:			; <UNDEFINED> instruction: 0x4798685b
   1fde0:	ldmib	r3, {r0, r1, r3, r5, fp, sp, lr}^
   1fde4:	addmi	r2, sl, #-1073741824	; 0xc0000000
   1fde8:	ldmdavs	sl, {r0, r1, r4, r8, r9, ip, lr, pc}
   1fdec:	ldmvs	r3, {r3, r4, r9, sl, lr}^
   1fdf0:	mcrrne	7, 9, r4, r3, cr8
   1fdf4:	sbcsle	r4, sp, r6, lsl #12
   1fdf8:	pop	{r4, r5, r9, sl, lr}
   1fdfc:	bvs	1f005c4 <_ZdlPv@@Base+0x1ebcdd4>
   1fe00:	rscsle	r2, r9, r0, lsl #22
   1fe04:	vmla.i8	d20, d0, d8
   1fe08:	ldrbtmi	r2, [r9], #-47	; 0xffffffd1
   1fe0c:	blx	5be92 <_ZdlPv@@Base+0x186a2>
   1fe10:	ldmdavc	r6, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1fe14:	pop	{r4, r5, r9, sl, lr}
   1fe18:	svclt	0x000081f0
   1fe1c:	andeq	lr, r4, sl, lsr #5
   1fe20:	andeq	r3, r5, r4, lsl #30
   1fe24:	andeq	lr, r4, r0, lsr #5
   1fe28:	andeq	r7, r2, lr, asr #25
   1fe2c:	blmi	1cd254 <_ZdlPv@@Base+0x189a64>
   1fe30:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1fe34:	ldcvs	8, cr6, [fp], {3}
   1fe38:			; <UNDEFINED> instruction: 0xf1a04798
   1fe3c:	blx	fec1fe4c <_ZdlPv@@Base+0xfebdc65c>
   1fe40:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   1fe44:	svclt	0x0000bd08
   1fe48:	andeq	lr, r4, ip, lsl r2
   1fe4c:	blmi	48d334 <_ZdlPv@@Base+0x449b44>
   1fe50:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1fe54:	ldcvs	8, cr6, [fp], {3}
   1fe58:			; <UNDEFINED> instruction: 0xb1984798
   1fe5c:	ldrbtmi	r4, [ip], #-3086	; 0xfffff3f2
   1fe60:	stmdbvs	r5, {r5, fp, sp, lr}^
   1fe64:			; <UNDEFINED> instruction: 0xff02f7ff
   1fe68:	tstlt	r0, r0, lsr #16
   1fe6c:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   1fe70:	stmdbmi	sl, {r3, r4, r7, r8, r9, sl, lr}
   1fe74:	ldrbtmi	r4, [r9], #-2570	; 0xfffff5f6
   1fe78:	bvs	12f1068 <_ZdlPv@@Base+0x12ad878>
   1fe7c:	blcc	77ed8 <_ZdlPv@@Base+0x346e8>
   1fe80:	lfmlt	f6, 4, [r8, #-300]!	; 0xfffffed4
   1fe84:	vst2.8	{d20,d22}, [pc], r7
   1fe88:	ldrbtmi	r7, [r9], #-17	; 0xffffffef
   1fe8c:	blx	ff05bf10 <_ZdlPv@@Base+0xff018720>
   1fe90:	svclt	0x0000e7e4
   1fe94:	strdeq	lr, [r4], -ip
   1fe98:	andeq	lr, r4, lr, ror #3
   1fe9c:	andeq	r3, r5, r6, lsr lr
   1fea0:	ldrdeq	lr, [r4], -r4
   1fea4:	andeq	r7, r2, lr, asr #24
   1fea8:	cfstr32mi	mvfx11, [r9, #-224]	; 0xffffff20
   1feac:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   1feb0:	rsbcs	fp, r4, r4, lsr r1
   1feb4:	ldc2l	0, cr15, [r8], #-140	; 0xffffff74
   1feb8:	strmi	r6, [r4], -r9, ror #16
   1febc:			; <UNDEFINED> instruction: 0xf9f4f011
   1fec0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   1fec4:			; <UNDEFINED> instruction: 0xf0234620
   1fec8:			; <UNDEFINED> instruction: 0xf7f2fc93
   1fecc:	svclt	0x0000e98c
   1fed0:	andeq	r3, r5, r0, lsl #28
   1fed4:	svclt	0x00e8f7ff
   1fed8:	ldrblt	r4, [r0, #-2827]!	; 0xfffff4f5
   1fedc:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   1fee0:	strmi	fp, [r5], -r4, lsl #3
   1fee4:	stmdbvs	r4!, {r0, sp, lr, pc}^
   1fee8:	stmdavs	r3!, {r2, r5, r6, r8, ip, sp, pc}
   1feec:	ldmdbvs	fp, {r5, r9, sl, lr}
   1fef0:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   1fef4:	stmdavs	r3!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
   1fef8:	strtmi	r4, [r0], -r9, lsr #12
   1fefc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1ff00:			; <UNDEFINED> instruction: 0x4718699b
   1ff04:	ldcllt	0, cr2, [r0, #-0]
   1ff08:	andeq	lr, r4, r0, ror r1
   1ff0c:	ldrlt	r4, [r0, #-2826]	; 0xfffff4f6
   1ff10:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   1ff14:	and	fp, sp, r4, lsl r9
   1ff18:	cmplt	ip, r4, ror #18
   1ff1c:	strtmi	r6, [r0], -r3, lsr #16
   1ff20:			; <UNDEFINED> instruction: 0x4798691b
   1ff24:	rscsle	r2, r7, r0, lsl #16
   1ff28:	strtmi	r6, [r0], -r3, lsr #16
   1ff2c:			; <UNDEFINED> instruction: 0x4010e8bd
   1ff30:			; <UNDEFINED> instruction: 0x471869db
   1ff34:	ldclt	0, cr2, [r0, #-0]
   1ff38:	andeq	lr, r4, ip, lsr r1
   1ff3c:	ldrblt	r4, [r0, #-2828]!	; 0xfffff4f4
   1ff40:	cfstrsmi	mvf4, [ip, #-492]	; 0xfffffe14
   1ff44:	ldrbtmi	r6, [sp], #-2076	; 0xfffff7e4
   1ff48:	and	fp, sp, r4, lsl r9
   1ff4c:	cmplt	ip, r4, ror #18
   1ff50:	strtmi	r6, [r0], -r3, lsr #16
   1ff54:			; <UNDEFINED> instruction: 0x4798691b
   1ff58:	rscsle	r2, r7, r0, lsl #16
   1ff5c:	strtmi	r6, [r0], -r3, lsr #16
   1ff60:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1ff64:			; <UNDEFINED> instruction: 0x47186a1b
   1ff68:	stmiapl	fp!, {r0, r1, r8, r9, fp, lr}^
   1ff6c:	ldcllt	8, cr6, [r0, #-96]!	; 0xffffffa0
   1ff70:	andeq	lr, r4, ip, lsl #2
   1ff74:	muleq	r4, sl, sp
   1ff78:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1ff7c:	ldrblt	r4, [r0, #-2827]!	; 0xfffff4f5
   1ff80:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   1ff84:	strmi	fp, [r5], -r4, lsl #3
   1ff88:	stmdbvs	r4!, {r0, sp, lr, pc}^
   1ff8c:	stmdavs	r3!, {r2, r5, r6, r8, ip, sp, pc}
   1ff90:	ldmdbvs	fp, {r5, r9, sl, lr}
   1ff94:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   1ff98:	stmdavs	r3!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
   1ff9c:	strtmi	r4, [r0], -r9, lsr #12
   1ffa0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1ffa4:			; <UNDEFINED> instruction: 0x47186a5b
   1ffa8:	ldcllt	0, cr2, [r0, #-0]
   1ffac:	andeq	lr, r4, ip, asr #1
   1ffb0:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   1ffb4:	stmdavs	r3, {r3, r4, fp, sp, lr}
   1ffb8:			; <UNDEFINED> instruction: 0x47186a9b
   1ffbc:	muleq	r4, sl, r0
   1ffc0:	ldrblt	r4, [r0, #-2827]!	; 0xfffff4f5
   1ffc4:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   1ffc8:	strmi	fp, [r5], -r4, lsl #3
   1ffcc:	stmdbvs	r4!, {r0, sp, lr, pc}^
   1ffd0:	stmdavs	r3!, {r2, r5, r6, r8, ip, sp, pc}
   1ffd4:	ldmdbvs	fp, {r5, r9, sl, lr}
   1ffd8:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   1ffdc:	stmdavs	r3!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
   1ffe0:	strtmi	r4, [r0], -r9, lsr #12
   1ffe4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1ffe8:			; <UNDEFINED> instruction: 0x47186bdb
   1ffec:	svclt	0x0000bd70
   1fff0:	andeq	lr, r4, r8, lsl #1
   1fff4:	ldrlt	r4, [r0, #-2826]	; 0xfffff4f6
   1fff8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   1fffc:	and	fp, sp, r4, lsl r9
   20000:	cmplt	ip, r4, ror #18
   20004:	strtmi	r6, [r0], -r3, lsr #16
   20008:			; <UNDEFINED> instruction: 0x4798691b
   2000c:	rscsle	r2, r7, r0, lsl #16
   20010:	strtmi	r6, [r0], -r3, lsr #16
   20014:			; <UNDEFINED> instruction: 0x4010e8bd
   20018:			; <UNDEFINED> instruction: 0x4718695b
   2001c:	ldclt	0, cr2, [r0, #-0]
   20020:	andeq	lr, r4, r4, asr r0
   20024:			; <UNDEFINED> instruction: 0xf7ffb508
   20028:	pop	{r0, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2002c:			; <UNDEFINED> instruction: 0xf0234008
   20030:	svclt	0x0000bb57
   20034:	push	{r0, r2, r3, r8, r9, fp, lr}
   20038:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   2003c:	orrlt	r6, ip, ip, lsl r8
   20040:	strmi	r4, [pc], -r0, lsl #13
   20044:	and	r4, r1, r6, lsl r6
   20048:	cmplt	ip, r4, ror #18
   2004c:	ldrtmi	r6, [r3], -r5, lsr #16
   20050:			; <UNDEFINED> instruction: 0x4641463a
   20054:	bvs	ffb718dc <_ZdlPv@@Base+0xffb2e0ec>
   20058:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, lr}
   2005c:	strdcs	sp, [r1], -r4
   20060:	ldrhhi	lr, [r0, #141]!	; 0x8d
   20064:	ldmfd	sp!, {sp}
   20068:	svclt	0x000081f0
   2006c:	andeq	lr, r4, r2, lsl r0
   20070:	ldmdbmi	r6, {r0, r2, r4, r8, r9, fp, lr}
   20074:	ldrbtmi	r4, [fp], #-2582	; 0xfffff5ea
   20078:	ldrblt	r4, [r0, #1145]!	; 0x479
   2007c:	ldmdavs	ip, {r0, r2, r7, ip, sp, pc}
   20080:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   20084:			; <UNDEFINED> instruction: 0xf04f9203
   20088:	orrlt	r0, ip, r0, lsl #4
   2008c:	cdpge	15, 0, cr10, cr1, cr2, {0}
   20090:	stmdavs	r3!, {r0, r2, sp, lr, pc}
   20094:	blvs	6f191c <_ZdlPv@@Base+0x6ae12c>
   20098:	stmdbvs	r4!, {r3, r4, r7, r8, r9, sl, lr}^
   2009c:	stmdavs	r5!, {r2, r6, r8, ip, sp, pc}
   200a0:			; <UNDEFINED> instruction: 0x4632463b
   200a4:	strtmi	r2, [r0], -r0, lsl #2
   200a8:	strmi	r6, [r8, sp, ror #21]!
   200ac:	rscsle	r2, r0, r0, lsl #16
   200b0:	blmi	1f28d8 <_ZdlPv@@Base+0x1af0e8>
   200b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   200b8:	blls	fa128 <_ZdlPv@@Base+0xb6938>
   200bc:	qaddle	r4, sl, r1
   200c0:	ldcllt	0, cr11, [r0, #20]!
   200c4:	stm	r8, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   200c8:	ldrdeq	sp, [r4], -r6
   200cc:	andeq	sp, r4, r8, ror #24
   200d0:	andeq	r0, r0, ip, ror r1
   200d4:	andeq	sp, r4, ip, lsr #24
   200d8:	svcmi	0x00f0e92d
   200dc:	stcmi	0, cr11, [r6], {155}	; 0x9b
   200e0:	stmib	sp, {r3, r4, r7, r9, sl, lr}^
   200e4:	strmi	r1, [r2], r5, lsl #4
   200e8:	ldrbtmi	r4, [ip], #-2692	; 0xfffff57c
   200ec:	ldrbtmi	r4, [sl], #-2948	; 0xfffff47c
   200f0:	vstrmi	s12, [r4, #640]	; 0x280
   200f4:	stmdacs	r0, {r0, r1, r4, r6, r7, fp, ip, lr}
   200f8:			; <UNDEFINED> instruction: 0xf1babf18
   200fc:	ldrbtmi	r0, [sp], #-3843	; 0xfffff0fd
   20100:	tstls	r9, #1769472	; 0x1b0000
   20104:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20108:	movwls	r9, #31524	; 0x7b24
   2010c:	bvs	ff914658 <_ZdlPv@@Base+0xff8d0e68>
   20110:			; <UNDEFINED> instruction: 0xf0402b00
   20114:	blmi	1f403ec <_ZdlPv@@Base+0x1efcbfc>
   20118:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   2011c:	subsle	r2, r4, r0, lsl #30
   20120:			; <UNDEFINED> instruction: 0xf10dae0b
   20124:	and	r0, r2, r8, lsr #18
   20128:	svccs	0x0000697f
   2012c:	ldmdavs	ip!, {r0, r2, r3, r6, ip, lr, pc}
   20130:			; <UNDEFINED> instruction: 0x464a4633
   20134:	ldrtmi	r2, [r8], -r0, lsl #2
   20138:	strmi	r6, [r0, r4, ror #21]!
   2013c:	rscsle	r2, r3, r0, lsl #16
   20140:	bls	2b2f10 <_ZdlPv@@Base+0x26f720>
   20144:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   20148:	suble	r2, r2, r0, lsl #20
   2014c:			; <UNDEFINED> instruction: 0xf0002900
   20150:	stcge	0, cr8, [ip], {185}	; 0xb9
   20154:			; <UNDEFINED> instruction: 0xf01f4620
   20158:	bge	45ff64 <_ZdlPv@@Base+0x41c774>
   2015c:	ldrmi	r9, [r0], -sl, lsl #18
   20160:			; <UNDEFINED> instruction: 0xf01f9209
   20164:	blge	55ff58 <_ZdlPv@@Base+0x51c768>
   20168:	ldrmi	r9, [r8], -fp, lsl #18
   2016c:			; <UNDEFINED> instruction: 0xf01f9308
   20170:	stmdami	r7!, {r0, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   20174:	andcc	lr, r8, #3620864	; 0x374000
   20178:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   2017c:			; <UNDEFINED> instruction: 0xffd2f01f
   20180:	stmiapl	ip!, {r2, r5, r6, r8, r9, fp, lr}^
   20184:	svceq	0x0001f1ba
   20188:			; <UNDEFINED> instruction: 0xf1bad031
   2018c:			; <UNDEFINED> instruction: 0xf0000f03
   20190:			; <UNDEFINED> instruction: 0xf1ba8081
   20194:	rsbsle	r0, r5, r0, lsl #30
   20198:	ldrdeq	lr, [r5, -sp]
   2019c:	blls	1f1aac <_ZdlPv@@Base+0x1ae2bc>
   201a0:			; <UNDEFINED> instruction: 0xffc0f01f
   201a4:	andcs	r6, sl, r1, lsr #16
   201a8:	stm	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   201ac:			; <UNDEFINED> instruction: 0xf7f26820
   201b0:	bmi	169a5a8 <_ZdlPv@@Base+0x1656db8>
   201b4:	ldrbtmi	r4, [sl], #-2898	; 0xfffff4ae
   201b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   201bc:	subsmi	r9, sl, r9, lsl fp
   201c0:	addshi	pc, r8, r0, asr #32
   201c4:	pop	{r0, r1, r3, r4, ip, sp, pc}
   201c8:	blmi	1444190 <_ZdlPv@@Base+0x14009a0>
   201cc:	andls	r2, sl, #0, 4
   201d0:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   201d4:	bcs	32f18 <__printf_chk@plt+0x20ae8>
   201d8:	addhi	pc, sl, r0
   201dc:	stmdbmi	pc, {r2, r3, r5, r6, r7, fp, ip, lr}^	; <UNPREDICTABLE>
   201e0:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   201e4:			; <UNDEFINED> instruction: 0xff66f024
   201e8:	svceq	0x0001f1ba
   201ec:	bmi	1354928 <_ZdlPv@@Base+0x1311138>
   201f0:	teqge	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   201f4:			; <UNDEFINED> instruction: 0xf8554b4c
   201f8:	ldrbtmi	fp, [sl], #2
   201fc:			; <UNDEFINED> instruction: 0xf89a6820
   20200:			; <UNDEFINED> instruction: 0xf8dbe030
   20204:	ldc	0, cr12, [sl]
   20208:	stmdbmi	r8, {r1, r2, r3, r8, r9, fp, ip, lr}^
   2020c:	ldrsbcs	pc, [ip], #-140	; 0xffffff74	; <UNPREDICTABLE>
   20210:	and	pc, r8, sp, asr #17
   20214:	stmiapl	pc!, {r0, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
   20218:	ldrdcc	pc, [r4], -ip	; <UNPREDICTABLE>
   2021c:	blx	1ba31e <_ZdlPv@@Base+0x176b2e>
   20220:	cdp	3, 0, cr15, cr7, cr3, {0}
   20224:			; <UNDEFINED> instruction: 0xeeb83a90
   20228:			; <UNDEFINED> instruction: 0xee877be7
   2022c:	vstr	d6, [sp, #20]
   20230:			; <UNDEFINED> instruction: 0xf0246b00
   20234:	blmi	fdff38 <_ZdlPv@@Base+0xf9c748>
   20238:	ldrdcs	pc, [r0], -fp
   2023c:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   20240:	andsle	r4, r6, sl, lsl #5
   20244:	mlaspl	r0, sl, r8, pc	; <UNPREDICTABLE>
   20248:	bvs	2ba33c <_ZdlPv@@Base+0x276b4c>
   2024c:	strls	r6, [r2, #-2080]	; 0xfffff7e0
   20250:	vldr	s12, [sl, #308]	; 0x134
   20254:	ldmdbmi	r7!, {r1, r2, r3, r8, r9, fp, ip, lr}
   20258:	vqrdmulh.s<illegal width 8>	d15, d5, d3
   2025c:	mcr	4, 0, r4, cr7, cr9, {3}
   20260:			; <UNDEFINED> instruction: 0xeeb83a90
   20264:			; <UNDEFINED> instruction: 0xee877be7
   20268:	vstr	d6, [sp, #20]
   2026c:			; <UNDEFINED> instruction: 0xf0246b00
   20270:	ldmdbmi	r1!, {r0, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   20274:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   20278:			; <UNDEFINED> instruction: 0xff1cf024
   2027c:			; <UNDEFINED> instruction: 0xf7ffe78c
   20280:			; <UNDEFINED> instruction: 0xe748fef7
   20284:	andcs	r4, r9, #2949120	; 0x2d0000
   20288:	tstcs	r1, r3, lsr #16
   2028c:			; <UNDEFINED> instruction: 0xf7f24478
   20290:	str	lr, [r1, r0, lsr #16]
   20294:	andcs	r4, sp, #2752512	; 0x2a0000
   20298:	tstcs	r1, r3, lsr #16
   2029c:			; <UNDEFINED> instruction: 0xf7f24478
   202a0:	blls	21a308 <_ZdlPv@@Base+0x1d6b18>
   202a4:	ldrdeq	lr, [r5, -sp]
   202a8:			; <UNDEFINED> instruction: 0xf01f4642
   202ac:	stmdavs	r1!, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   202b0:			; <UNDEFINED> instruction: 0xf7f2200a
   202b4:	stmdavs	r0!, {r1, r2, fp, sp, lr, pc}
   202b8:	ldmda	r6!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   202bc:			; <UNDEFINED> instruction: 0xf7f52001
   202c0:			; <UNDEFINED> instruction: 0xe776fa13
   202c4:			; <UNDEFINED> instruction: 0x4611ac10
   202c8:			; <UNDEFINED> instruction: 0xf01f4620
   202cc:	bge	55fdf0 <_ZdlPv@@Base+0x51c600>
   202d0:	ldrmi	r9, [r0], -fp, lsl #18
   202d4:			; <UNDEFINED> instruction: 0xf01f9208
   202d8:	blmi	6dfe24 <_ZdlPv@@Base+0x69c634>
   202dc:			; <UNDEFINED> instruction: 0x4621481a
   202e0:	stmiapl	fp!, {r3, r9, fp, ip, pc}^
   202e4:			; <UNDEFINED> instruction: 0xf01f4478
   202e8:	blmi	2dff64 <_ZdlPv@@Base+0x29c774>
   202ec:	strb	r5, [r9, -ip, ror #17]
   202f0:	strb	r5, [r7, -ip, ror #17]
   202f4:	svc	0x0070f7f1
   202f8:	andeq	r3, r5, r2, asr #23
   202fc:	strdeq	sp, [r4], -r2
   20300:	andeq	r0, r0, ip, ror r1
   20304:	andeq	sp, r4, r2, ror #23
   20308:	andeq	sp, r4, r4, lsr pc
   2030c:	ldrdeq	r0, [r0], -ip
   20310:	muleq	r2, sl, r9
   20314:	andeq	r0, r0, r0, lsr r2
   20318:	andeq	sp, r4, sl, lsr #22
   2031c:	andeq	r7, r2, r6, asr #18
   20320:	andeq	r0, r0, ip, lsl #3
   20324:			; <UNDEFINED> instruction: 0x00053ab2
   20328:	andeq	r0, r0, r4, ror r2
   2032c:	andeq	r7, r2, r8, lsr r9
   20330:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   20334:	andeq	r7, r2, r8, lsl #18
   20338:	andeq	r7, r2, r2, lsl #18
   2033c:			; <UNDEFINED> instruction: 0x000278b4
   20340:	muleq	r2, r4, r8
   20344:	andeq	r0, r0, r8, asr #4
   20348:	andeq	r7, r2, ip, lsr r8
   2034c:	blmi	df2c2c <_ZdlPv@@Base+0xdaf43c>
   20350:	push	{r1, r3, r4, r5, r6, sl, lr}
   20354:	strdlt	r4, [r9], r0
   20358:			; <UNDEFINED> instruction: 0x460558d3
   2035c:	ldmdavs	fp, {r2, r4, r5, r8, r9, sl, fp, lr}
   20360:			; <UNDEFINED> instruction: 0xf04f9307
   20364:	bvs	fe0e0f6c <_ZdlPv@@Base+0xfe09d77c>
   20368:	tstlt	r3, pc, ror r4
   2036c:	movwcc	r6, #6595	; 0x19c3
   20370:			; <UNDEFINED> instruction: 0xf10561c3
   20374:			; <UNDEFINED> instruction: 0xf8df0930
   20378:			; <UNDEFINED> instruction: 0xf8dfa0bc
   2037c:	movwcs	fp, #188	; 0xbc
   20380:	strvc	pc, [ip], -r5, lsl #10
   20384:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   20388:	ldrbtmi	r4, [fp], #1274	; 0x4fa
   2038c:			; <UNDEFINED> instruction: 0xf8c5464c
   20390:	adcvs	r9, fp, #12
   20394:	blmi	a983d0 <_ZdlPv@@Base+0xa54be0>
   20398:	ldcpl	8, cr5, [fp], {251}	; 0xfb
   2039c:	strmi	fp, [r1], -r3, lsl #3
   203a0:			; <UNDEFINED> instruction: 0xf01f4640
   203a4:			; <UNDEFINED> instruction: 0xf8dafe6b
   203a8:	ldrbeq	r3, [fp], #-0
   203ac:	adcmi	sp, r6, #44, 8	; 0x2c000000
   203b0:	stmibvs	r8!, {r0, r1, r4, r8, fp, ip, lr, pc}
   203b4:	svc	0x0030f7f1
   203b8:	andle	r1, lr, r2, asr #24
   203bc:	ble	ffaaa3c4 <_ZdlPv@@Base+0xffa66bd4>
   203c0:			; <UNDEFINED> instruction: 0xf804280a
   203c4:	eorle	r0, r8, r1, lsl #22
   203c8:	subseq	pc, ip, r0, lsr #3
   203cc:	blx	fec30e6c <_ZdlPv@@Base+0xfebed67c>
   203d0:	b	141c5d8 <_ZdlPv@@Base+0x13d8de8>
   203d4:	rscvs	r1, r8, #80	; 0x50
   203d8:	strbmi	sp, [ip, #-2283]	; 0xfffff715
   203dc:	smlawbvs	ip, fp, pc, fp	; <UNPREDICTABLE>
   203e0:	stmiavs	fp!, {r2, r3, r5, r8, sp, lr}^
   203e4:	rscscc	pc, pc, pc, asr #32
   203e8:	mrrcne	15, 8, fp, sl, cr4
   203ec:	bmi	53879c <_ZdlPv@@Base+0x4f4fac>
   203f0:	ldmdavc	r8, {r3, r7, r8, r9, sl, fp, ip, sp, pc}
   203f4:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   203f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   203fc:	subsmi	r9, sl, r7, lsl #22
   20400:	andlt	sp, r9, r0, lsl r1
   20404:	svchi	0x00f0e8bd
   20408:	strbmi	r4, [r2], -lr, lsl #22
   2040c:	andcs	r4, r0, r9, asr r6
   20410:	movwls	r5, #2299	; 0x8fb
   20414:	mcr2	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   20418:	movwcs	lr, #6089	; 0x17c9
   2041c:	stmib	r5, {r9, sp}^
   20420:	ldrb	r3, [sl, sl, lsl #4]
   20424:	mrc	7, 6, APSR_nzcv, cr8, cr1, {7}
   20428:	muleq	r4, r0, r9
   2042c:	andeq	r0, r0, ip, ror r1
   20430:	andeq	sp, r4, r8, ror r9
   20434:	andeq	sp, r4, r4, lsl #25
   20438:	strdeq	r7, [r2], -r2
   2043c:	andeq	r0, r0, r4, lsl #6
   20440:	andeq	sp, r4, sl, ror #17
   20444:	andeq	r0, r0, r8, asr #4
   20448:	blmi	9b2ce4 <_ZdlPv@@Base+0x96f4f4>
   2044c:	push	{r1, r3, r4, r5, r6, sl, lr}
   20450:			; <UNDEFINED> instruction: 0x460547f0
   20454:	ldrdlt	r5, [r8], r3
   20458:	ldmdavs	fp, {r7, r8, fp, sp, lr}
   2045c:			; <UNDEFINED> instruction: 0xf04f9307
   20460:			; <UNDEFINED> instruction: 0xf7f10300
   20464:	mcrmi	14, 1, lr, cr0, cr10, {6}
   20468:	mcrne	4, 0, r4, cr4, cr14, {3}
   2046c:	blmi	8170d8 <_ZdlPv@@Base+0x7d38e8>
   20470:			; <UNDEFINED> instruction: 0xf8dfaf02
   20474:			; <UNDEFINED> instruction: 0xf8df807c
   20478:			; <UNDEFINED> instruction: 0xf856907c
   2047c:	ldrbtmi	sl, [r8], #3
   20480:			; <UNDEFINED> instruction: 0xf81a44f9
   20484:	bicslt	r3, r3, r4
   20488:	ldrtmi	r4, [r8], -r1, lsr #12
   2048c:	ldc2l	0, cr15, [r6, #124]!	; 0x7c
   20490:	ldrdcc	pc, [r0], -r8
   20494:	ldrle	r0, [r7], #-1114	; 0xfffffba6
   20498:			; <UNDEFINED> instruction: 0xf7f169a8
   2049c:	mcrne	14, 0, lr, cr4, cr14, {5}
   204a0:			; <UNDEFINED> instruction: 0x1c63daef
   204a4:	bmi	5548d8 <_ZdlPv@@Base+0x5110e8>
   204a8:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   204ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   204b0:	subsmi	r9, sl, r7, lsl #22
   204b4:			; <UNDEFINED> instruction: 0x4620d111
   204b8:	pop	{r3, ip, sp, pc}
   204bc:	stmibvs	r9!, {r4, r5, r6, r7, r8, r9, sl, pc}
   204c0:			; <UNDEFINED> instruction: 0xf7f14620
   204c4:			; <UNDEFINED> instruction: 0xe7eeee7e
   204c8:	ldrtmi	r4, [sl], -ip, lsl #22
   204cc:	andcs	r4, r0, r9, asr #12
   204d0:	movwls	r5, #2291	; 0x8f3
   204d4:	mcr2	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   204d8:			; <UNDEFINED> instruction: 0xf7f1e7de
   204dc:	svclt	0x0000ee7e
   204e0:	muleq	r4, r4, r8
   204e4:	andeq	r0, r0, ip, ror r1
   204e8:	andeq	sp, r4, r8, ror r8
   204ec:	andeq	r0, r0, r4, lsl #6
   204f0:	andeq	sp, r4, lr, lsl #23
   204f4:	strdeq	r7, [r2], -ip
   204f8:	andeq	sp, r4, r6, lsr r8
   204fc:	andeq	r0, r0, r8, asr #4
   20500:	blmi	9b2d9c <_ZdlPv@@Base+0x96f5ac>
   20504:	ldrblt	r4, [r0, #1146]!	; 0x47a
   20508:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   2050c:	cfmadda32mi	mvax0, mvax4, mvfx4, mvfx4
   20510:	movwls	r6, #30747	; 0x781b
   20514:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20518:	biclt	r4, r0, lr, ror r4
   2051c:	ldmpl	r3!, {r0, r5, r8, r9, fp, lr}^
   20520:	adcmi	r6, r3, #1769472	; 0x1b0000
   20524:	stmdami	r0!, {r1, r2, r3, r4, ip, lr, pc}
   20528:	strtmi	r2, [r1], -r0, lsl #4
   2052c:	subcc	r4, r0, r8, ror r4
   20530:	ldc2	7, cr15, [sl], {243}	; 0xf3
   20534:	biclt	r4, r0, r5, lsl #12
   20538:	blmi	632db0 <_ZdlPv@@Base+0x5ef5c0>
   2053c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20540:	blls	1fa5b0 <_ZdlPv@@Base+0x1b6dc0>
   20544:	qsuble	r4, sl, r4
   20548:	andlt	r4, r9, r8, lsr #12
   2054c:	ldmdbmi	r8, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   20550:	addsvs	pc, r8, pc, asr #8
   20554:			; <UNDEFINED> instruction: 0xf01e4479
   20558:	blmi	4e02cc <_ZdlPv@@Base+0x49cadc>
   2055c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   20560:	mvnle	r4, r3, lsr #5
   20564:	ldmpl	r5!, {r0, r1, r4, r8, r9, fp, lr}^
   20568:	svcge	0x0002e7e6
   2056c:	ldrtmi	r4, [r8], -r1, lsr #12
   20570:	ldc2l	0, cr15, [r4, #-124]!	; 0xffffff84
   20574:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   20578:	tsteq	fp, #1769472	; 0x1b0000
   2057c:	blmi	415cf4 <_ZdlPv@@Base+0x3d2504>
   20580:	stmdbmi	pc, {r1, r3, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
   20584:	ldmpl	r3!, {r3, r5, r9, sl, lr}^
   20588:	movwls	r4, #1145	; 0x479
   2058c:	stc2	7, cr15, [r4, #1020]!	; 0x3fc
   20590:			; <UNDEFINED> instruction: 0xf7f1e7d2
   20594:	svclt	0x0000ee22
   20598:	ldrdeq	sp, [r4], -ip
   2059c:	andeq	r0, r0, ip, ror r1
   205a0:	andeq	sp, r4, r8, asr #15
   205a4:	andeq	r0, r0, r4, ror #3
   205a8:	andeq	r3, r5, r0, lsl #15
   205ac:	andeq	sp, r4, r4, lsr #15
   205b0:	andeq	r7, r2, r4, lsl #11
   205b4:	andeq	r0, r0, r0, ror #2
   205b8:	muleq	r4, r6, sl
   205bc:	andeq	r0, r0, r8, asr #4
   205c0:	andeq	r7, r2, r4, lsl r6
   205c4:	strdlt	fp, [r3], r0
   205c8:	ldrbtmi	r4, [lr], #-3623	; 0xfffff1d9
   205cc:	stmdbmi	r7!, {r3, r4, r7, r8, ip, sp, pc}
   205d0:	bmi	9f1de8 <_ZdlPv@@Base+0x9ae5f8>
   205d4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   205d8:	ldmdavs	r2, {r0, r1, r3, r6, r9, fp, sp, lr}^
   205dc:	subvs	r3, fp, #67108864	; 0x4000000
   205e0:	svclt	0x00c82a00
   205e4:	lfmle	f4, 4, [r4], #-588	; 0xfffffdb4
   205e8:	stmdavs	r3!, {r1, r5, r8, sl, fp, lr}^
   205ec:	stmdavs	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}
   205f0:	cmnvs	r2, ip, lsr #32
   205f4:	andlt	fp, r3, fp, lsl #18
   205f8:	svcmi	0x001fbdf0
   205fc:	blmi	7e8a04 <_ZdlPv@@Base+0x7a5214>
   20600:	ldmib	r7, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   20604:	andcc	r2, r1, #0
   20608:	adcvs	r6, r0, sl, lsr r0
   2060c:	stmdavs	r0!, {r2, r4, r5, r6, r7, fp, ip, lr}
   20610:	mcr2	7, 5, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
   20614:	rsbsvs	r6, r8, fp, lsr sl
   20618:	rscle	r2, ip, r0, lsl #22
   2061c:			; <UNDEFINED> instruction: 0xf7f86820
   20620:	blmi	61febc <_ZdlPv@@Base+0x5dc6cc>
   20624:	stmdavs	r0!, {r2, r4, r5, r6, r7, fp, ip, lr}
   20628:	mrc	7, 5, APSR_nzcv, cr14, cr1, {7}
   2062c:	blcs	3af20 <__printf_chk@plt+0x28af0>
   20630:	stmdavs	fp!, {r0, r5, r6, r7, ip, lr, pc}
   20634:	blcs	3a7a8 <__printf_chk@plt+0x28378>
   20638:	ldmdbmi	r2, {r0, r2, r3, r4, r6, r7, ip, lr, pc}
   2063c:	stmdavs	r0!, {r1, r3, r4, r5, fp, sp, lr}
   20640:			; <UNDEFINED> instruction: 0xf0244479
   20644:	stmdavs	r0!, {r0, r1, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   20648:	pop	{r0, r1, ip, sp, pc}
   2064c:			; <UNDEFINED> instruction: 0xf7f140f0
   20650:	blmi	3900fc <_ZdlPv@@Base+0x34c90c>
   20654:	stmdbmi	sp, {r0, r1, sp}
   20658:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   2065c:	movwls	r4, #1562	; 0x61a
   20660:	ldc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
   20664:	svclt	0x0000e7c0
   20668:	andeq	sp, r4, r6, lsl r7
   2066c:	ldrdeq	r3, [r5], -r8
   20670:	andeq	sp, r4, r6, lsr sl
   20674:	andeq	sp, r4, r0, ror #20
   20678:	andeq	r3, r5, ip, lsr #13
   2067c:	andeq	r0, r0, ip, ror #4
   20680:	andeq	r0, r0, r0, lsr r2
   20684:			; <UNDEFINED> instruction: 0x000274b8
   20688:	andeq	r0, r0, r8, asr #4
   2068c:	andeq	r7, r2, sl, asr r5
   20690:	andscs	fp, r8, r8, lsr r5
   20694:			; <UNDEFINED> instruction: 0xf888f023
   20698:	stmdbmi	r8, {r0, r1, r2, sl, fp, lr}
   2069c:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
   206a0:	subvs	r4, r5, r2, lsr #12
   206a4:	smlabtvs	r5, r5, r0, r6
   206a8:	pop	{r1, r5, r6, fp, ip, lr}
   206ac:	andcc	r4, r8, #56	; 0x38
   206b0:			; <UNDEFINED> instruction: 0xf7ff6002
   206b4:	svclt	0x0000bf87
   206b8:	andeq	sp, r4, r2, asr #12
   206bc:	muleq	r0, r8, r2
   206c0:	andscs	fp, r8, r8, lsr r5
   206c4:			; <UNDEFINED> instruction: 0xf870f023
   206c8:	stmdbmi	r8, {r0, r1, r2, sl, fp, lr}
   206cc:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
   206d0:	subvs	r4, r5, r2, lsr #12
   206d4:	smlabtvs	r5, r5, r0, r6
   206d8:	pop	{r1, r5, r6, fp, ip, lr}
   206dc:	andcc	r4, r8, #56	; 0x38
   206e0:			; <UNDEFINED> instruction: 0xf7ff6002
   206e4:	svclt	0x0000bf6f
   206e8:	andeq	sp, r4, r2, lsl r6
   206ec:			; <UNDEFINED> instruction: 0x000002b0
   206f0:			; <UNDEFINED> instruction: 0x46014a16
   206f4:	ldrlt	r4, [r0, #-2838]!	; 0xfffff4ea
   206f8:	addlt	r4, fp, sl, ror r4
   206fc:	stcge	12, cr4, [r4, #-84]	; 0xffffffac
   20700:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   20704:	ldmdavs	fp, {r3, r5, r9, sl, lr}
   20708:			; <UNDEFINED> instruction: 0xf04f9309
   2070c:			; <UNDEFINED> instruction: 0xf01f0300
   20710:	blmi	49f9ec <_ZdlPv@@Base+0x45c1fc>
   20714:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   20718:	strle	r0, [sl], #-1563	; 0xfffff9e5
   2071c:	blmi	332f60 <_ZdlPv@@Base+0x2ef770>
   20720:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20724:	blls	27a794 <_ZdlPv@@Base+0x236fa4>
   20728:	qaddle	r4, sl, sp
   2072c:	andlt	r2, fp, r0
   20730:	blmi	30fbf8 <_ZdlPv@@Base+0x2cc408>
   20734:	stmdbmi	fp, {r1, r3, r5, r9, sl, lr}
   20738:	stmiapl	r3!, {sp}^
   2073c:	movwls	r4, #1145	; 0x479
   20740:			; <UNDEFINED> instruction: 0xf7ff9303
   20744:	strb	pc, [r9, r9, asr #25]!	; <UNPREDICTABLE>
   20748:	stcl	7, cr15, [r6, #-964]	; 0xfffffc3c
   2074c:	andeq	sp, r4, r8, ror #11
   20750:	andeq	r0, r0, ip, ror r1
   20754:	ldrdeq	sp, [r4], -lr
   20758:	strdeq	sp, [r4], -r8
   2075c:	andeq	sp, r4, r0, asr #11
   20760:	andeq	r0, r0, r8, asr #4
   20764:	andeq	r7, r2, ip, lsr #9
   20768:	push	{r1, r5, r8, r9, fp, lr}
   2076c:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
   20770:	ldrdhi	pc, [r4], pc	; <UNPREDICTABLE>
   20774:	cdpvs	0, 1, cr11, cr11, cr2, {4}
   20778:	strmi	r4, [r5], -pc, lsl #12
   2077c:	ldrshlt	r4, [r3, #72]!	; 0x48
   20780:	ldc	7, cr15, [lr, #964]!	; 0x3c4
   20784:	ldrbtmi	r4, [lr], #-3613	; 0xfffff1e3
   20788:			; <UNDEFINED> instruction: 0xf7f13014
   2078c:	strmi	lr, [r4], -sl, asr #25
   20790:	eorvs	ip, r0, pc, lsl #28
   20794:	rsbvs	r6, r1, r0, lsr r8
   20798:	rscvs	r4, r3, r9, lsr #12
   2079c:			; <UNDEFINED> instruction: 0xf1046120
   207a0:	adcvs	r0, r2, r3, lsl r0
   207a4:	ldcl	7, cr15, [r4], #964	; 0x3c4
   207a8:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
   207ac:	cmpeq	fp, #1769472	; 0x1b0000
   207b0:			; <UNDEFINED> instruction: 0x4620d411
   207b4:	pop	{r1, ip, sp, pc}
   207b8:			; <UNDEFINED> instruction: 0xf7f141f0
   207bc:	blmi	48fce0 <_ZdlPv@@Base+0x44c4f0>
   207c0:	strmi	r4, [r1], -sl, lsl #12
   207c4:			; <UNDEFINED> instruction: 0xf8582002
   207c8:	movwls	r3, #3
   207cc:	stc2	7, cr15, [r4], {255}	; 0xff
   207d0:	pop	{r1, ip, sp, pc}
   207d4:	blmi	300f9c <_ZdlPv@@Base+0x2bd7ac>
   207d8:			; <UNDEFINED> instruction: 0x4621463a
   207dc:			; <UNDEFINED> instruction: 0xf8582000
   207e0:	movwls	r3, #3
   207e4:	ldc2l	7, cr15, [r8], #-1020	; 0xfffffc04
   207e8:	andlt	r4, r2, r0, lsr #12
   207ec:	ldrhmi	lr, [r0, #141]!	; 0x8d
   207f0:	stclt	7, cr15, [ip, #-964]!	; 0xfffffc3c
   207f4:	andeq	r3, r5, lr, lsr r5
   207f8:	andeq	sp, r4, r4, ror #10
   207fc:	andeq	r7, r2, r2, lsr #9
   20800:	andeq	sp, r4, r2, ror #16
   20804:	andeq	r0, r0, r8, asr #4
   20808:	ldrlt	r4, [r0, #-2822]	; 0xfffff4fa
   2080c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   20810:	stmdavs	r3!, {r2, r4, r5, r8, ip, sp, pc}
   20814:	blvs	6f209c <_ZdlPv@@Base+0x6ae8ac>
   20818:	stmdbvs	r4!, {r3, r4, r7, r8, r9, sl, lr}^
   2081c:	mvnsle	r2, r0, lsl #24
   20820:	svclt	0x0000bd10
   20824:	andeq	sp, r4, r0, asr #16
   20828:	ldrblt	r4, [r0, #-2826]!	; 0xfffff4f6
   2082c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   20830:			; <UNDEFINED> instruction: 0x4606b174
   20834:	and	r4, r1, sp, lsl #12
   20838:	cmplt	ip, r4, ror #18
   2083c:	strtmi	r6, [sl], -r3, lsr #16
   20840:			; <UNDEFINED> instruction: 0x46204631
   20844:			; <UNDEFINED> instruction: 0x47986b5b
   20848:	rscsle	r2, r5, r0, lsl #16
   2084c:	ldcllt	0, cr2, [r0, #-4]!
   20850:	ldcllt	0, cr2, [r0, #-0]
   20854:	andeq	sp, r4, r0, lsr #16
   20858:	mvnsmi	lr, sp, lsr #18
   2085c:	stcmi	6, cr4, [r7], #-24	; 0xffffffe8
   20860:	blmi	a0ca70 <_ZdlPv@@Base+0x9c9280>
   20864:	ldrbtmi	r4, [ip], #-1551	; 0xfffff9f1
   20868:			; <UNDEFINED> instruction: 0x8098f8df
   2086c:	stmdavs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
   20870:	ldrbtmi	r3, [r8], #776	; 0x308
   20874:	mulsle	r3, r8, r2
   20878:	ldrbtmi	r4, [sp], #-3363	; 0xfffff2dd
   2087c:	and	r3, r5, r8, lsl #10
   20880:			; <UNDEFINED> instruction: 0xf1036823
   20884:	ldmdbvs	r8, {r2, r4, sl}^
   20888:	andle	r4, r9, r8, lsr #5
   2088c:	ldrtmi	r6, [sl], -r3, lsl #16
   20890:	blvs	fe6f215c <_ZdlPv@@Base+0xfe6ae96c>
   20894:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   20898:	strdlt	sp, [r2], -r2
   2089c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   208a0:	bmi	6f2d10 <_ZdlPv@@Base+0x6af520>
   208a4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   208a8:	ldmdavs	r2, {r0, r1, r3, r6, r9, fp, sp, lr}^
   208ac:	subvs	r3, fp, #67108864	; 0x4000000
   208b0:	svclt	0x00c82a00
   208b4:	lfmle	f4, 4, [r1], {147}	; 0x93
   208b8:	andvc	pc, ip, pc, asr #8
   208bc:			; <UNDEFINED> instruction: 0xff74f022
   208c0:			; <UNDEFINED> instruction: 0x4631463a
   208c4:	strmi	r2, [r5], -r0, lsl #6
   208c8:			; <UNDEFINED> instruction: 0xf94af7ff
   208cc:	eorvs	r4, r5, r1, lsl fp
   208d0:	movwcc	r4, #33915	; 0x847b
   208d4:	andlt	r6, r2, fp, ror #2
   208d8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   208dc:	andcs	r4, r3, lr, lsl #22
   208e0:			; <UNDEFINED> instruction: 0xf858490e
   208e4:	ldrbtmi	r3, [r9], #-3
   208e8:	movwls	r4, #1562	; 0x61a
   208ec:	blx	ffd5e8f2 <_ZdlPv@@Base+0xffd1b102>
   208f0:	strtmi	lr, [r8], -r2, ror #15
   208f4:			; <UNDEFINED> instruction: 0xff7cf022
   208f8:	ldcl	7, cr15, [r4], #-964	; 0xfffffc3c
   208fc:	andeq	sp, r4, r6, ror #15
   20900:	andeq	r3, r5, r0, asr #8
   20904:	andeq	sp, r4, lr, ror #8
   20908:	andeq	r3, r5, r2, lsr r4
   2090c:	andeq	r3, r5, r8, lsl #8
   20910:	andeq	sp, r4, r6, ror #14
   20914:	ldrdeq	r3, [r5], -ip
   20918:	andeq	r0, r0, r8, asr #4
   2091c:	andeq	r7, r2, r6, asr r3
   20920:	cfldr32mi	mvfx11, [r4], {56}	; 0x38
   20924:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
   20928:	stmdavs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
   2092c:	addsmi	r3, r8, #8, 6	; 0x20000000
   20930:	ldcmi	0, cr13, [r2, #-124]	; 0xffffff84
   20934:	strcc	r4, [r8, #-1149]	; 0xfffffb83
   20938:	stmdavs	r3!, {r0, r2, sp, lr, pc}
   2093c:	ldreq	pc, [r4], #-259	; 0xfffffefd
   20940:	adcmi	r6, r8, #88, 18	; 0x160000
   20944:	stmdavs	r3, {r0, r2, r4, ip, lr, pc}
   20948:			; <UNDEFINED> instruction: 0x47986c5b
   2094c:	rscsle	r2, r4, r0, lsl #16
   20950:	strtmi	r6, [r8], -r5, lsr #16
   20954:			; <UNDEFINED> instruction: 0xf98af7ff
   20958:	ldmdbvs	fp, {r0, r1, r5, fp, sp, lr}^
   2095c:	tstlt	sp, r3, lsr #32
   20960:	strtmi	r6, [r8], -fp, lsr #16
   20964:			; <UNDEFINED> instruction: 0x4798685b
   20968:	ldrbtmi	r4, [sl], #-2565	; 0xfffff5fb
   2096c:	blcc	7b2c0 <_ZdlPv@@Base+0x37ad0>
   20970:	lfmlt	f6, 4, [r8, #-332]!	; 0xfffffeb4
   20974:	andeq	sp, r4, r6, lsr #14
   20978:	andeq	r3, r5, r4, lsl #7
   2097c:	andeq	r3, r5, r8, ror r3
   20980:	andeq	r3, r5, r2, asr #6
   20984:	mvnsmi	lr, sp, lsr #18
   20988:	svcmi	0x00154e14
   2098c:	ldrbtmi	r4, [pc], #-1150	; 20994 <__printf_chk@plt+0xe564>
   20990:			; <UNDEFINED> instruction: 0xf1076833
   20994:	strbmi	r0, [r3, #-2056]	; 0xfffff7f8
   20998:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
   2099c:	ldmdavs	sl, {r2, r3, r4, ip, lr, pc}
   209a0:	ldcvs	6, cr4, [r3], {24}
   209a4:	ldmdavs	r4!, {r3, r4, r7, r8, r9, sl, lr}
   209a8:	strcc	fp, [r1, #-256]	; 0xffffff00
   209ac:			; <UNDEFINED> instruction: 0xf7ff4620
   209b0:	ldmdavs	r3!, {r0, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
   209b4:			; <UNDEFINED> instruction: 0x46206a7a
   209b8:	bcc	7af2c <_ZdlPv@@Base+0x3773c>
   209bc:	eorsvs	r6, r3, sl, ror r2
   209c0:	stmdavs	r3!, {r2, r3, r4, r8, ip, sp, pc}
   209c4:			; <UNDEFINED> instruction: 0x4798685b
   209c8:	strbmi	r6, [r3, #-2099]	; 0xfffff7cd
   209cc:	tstlt	sp, r7, ror #3
   209d0:	mrc2	7, 3, pc, cr6, cr15, {7}
   209d4:	mvnsle	r3, r1, lsl #26
   209d8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   209dc:	andeq	sp, r4, r0, asr #13
   209e0:	andeq	r3, r5, lr, lsl r3
   209e4:	mvnsmi	lr, #737280	; 0xb4000
   209e8:			; <UNDEFINED> instruction: 0xf8df2700
   209ec:			; <UNDEFINED> instruction: 0xf8df8068
   209f0:	ldcmi	0, cr9, [sl, #-416]	; 0xfffffe60
   209f4:	ldrbtmi	r4, [r9], #1272	; 0x4f8
   209f8:	stmdaeq	r8, {r3, r8, ip, sp, lr, pc}
   209fc:			; <UNDEFINED> instruction: 0xf8d9447d
   20a00:	ldmdbvs	sl, {ip, sp}^
   20a04:	strbmi	r4, [r2, #-1560]	; 0xfffff9e8
   20a08:	ldmdavs	fp, {r2, r3, r4, ip, lr, pc}
   20a0c:			; <UNDEFINED> instruction: 0x47986c1b
   20a10:	strcc	fp, [r1, -r0, lsl #2]
   20a14:	stmdavs	r3, {r3, r5, fp, sp, lr}
   20a18:			; <UNDEFINED> instruction: 0x47986c9b
   20a1c:	strmi	r6, [r6], -ip, lsr #16
   20a20:			; <UNDEFINED> instruction: 0xf7ff4620
   20a24:	stmdavs	fp!, {r0, r1, r5, r8, fp, ip, sp, lr, pc}
   20a28:	strtmi	r4, [r0], -sp, lsl #20
   20a2c:	ldmdbvs	r9, {r1, r3, r4, r5, r6, sl, lr}^
   20a30:	eorvs	r6, r9, r3, asr sl
   20a34:	subsvs	r3, r3, #1024	; 0x400
   20a38:	stmdavs	r3!, {r2, r4, r8, ip, sp, pc}
   20a3c:			; <UNDEFINED> instruction: 0x4798685b
   20a40:	sbcsle	r2, ip, r0, lsl #28
   20a44:			; <UNDEFINED> instruction: 0xf7ffb11f
   20a48:	svccc	0x0001fe3b
   20a4c:	pop	{r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   20a50:	svclt	0x000083f8
   20a54:			; <UNDEFINED> instruction: 0x000532b8
   20a58:	andeq	sp, r4, r6, asr r6
   20a5c:	andeq	sp, r4, r0, asr r6
   20a60:	andeq	r3, r5, r0, lsl #5
   20a64:	movwcs	r4, #2575	; 0xa0f
   20a68:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
   20a6c:	rscvc	pc, r0, #8388608	; 0x800000
   20a70:	strvc	r4, [r1, -r4, lsl #12]
   20a74:	movwcs	lr, #2496	; 0x9c0
   20a78:	movwcc	lr, #10688	; 0x29c0
   20a7c:	movwcc	lr, #18880	; 0x49c0
   20a80:	smlabblt	r9, r3, r1, r6
   20a84:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   20a88:	vst2.8	{d20,d22}, [pc], r7
   20a8c:	ldrbtmi	r6, [r9], #-149	; 0xffffff6b
   20a90:	ldc2	0, cr15, [lr], #120	; 0x78
   20a94:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   20a98:			; <UNDEFINED> instruction: 0xf0104620
   20a9c:			; <UNDEFINED> instruction: 0xf7f1f81b
   20aa0:	svclt	0x0000eba2
   20aa4:	andeq	sl, r4, lr, ror #31
   20aa8:	andeq	r7, r2, sl, asr #32
   20aac:			; <UNDEFINED> instruction: 0x4604b510
   20ab0:			; <UNDEFINED> instruction: 0xf0222020
   20ab4:	svcvc	0x0021fe79
   20ab8:			; <UNDEFINED> instruction: 0xf7ff4604
   20abc:			; <UNDEFINED> instruction: 0x4620ffd3
   20ac0:			; <UNDEFINED> instruction: 0x4620bd10
   20ac4:	cdp2	0, 9, cr15, cr4, cr2, {1}
   20ac8:	bl	fe35ea94 <_ZdlPv@@Base+0xfe31b2a4>
   20acc:	cfldr32mi	mvfx11, [r7, #-448]	; 0xfffffe40
   20ad0:	bicslt	r4, r0, sp, ror r4
   20ad4:	strmi	r7, [r4], -r3, lsl #16
   20ad8:			; <UNDEFINED> instruction: 0xf7ffb15b
   20adc:			; <UNDEFINED> instruction: 0x4606fd11
   20ae0:	blmi	50d168 <_ZdlPv@@Base+0x4c9978>
   20ae4:	stmiapl	fp!, {r0, r9, sl, lr}^
   20ae8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   20aec:			; <UNDEFINED> instruction: 0xf7f76818
   20af0:	blmi	41093c <_ZdlPv@@Base+0x3cd14c>
   20af4:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   20af8:			; <UNDEFINED> instruction: 0xf7f74620
   20afc:			; <UNDEFINED> instruction: 0x4601ff7b
   20b00:	pop	{r5, r9, sl, lr}
   20b04:			; <UNDEFINED> instruction: 0xf7f74070
   20b08:	ldcllt	15, cr11, [r0, #-532]!	; 0xfffffdec
   20b0c:			; <UNDEFINED> instruction: 0xf022201c
   20b10:	blmi	260444 <_ZdlPv@@Base+0x21cc54>
   20b14:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
   20b18:			; <UNDEFINED> instruction: 0xf1034602
   20b1c:	andsvs	r0, r6, r0, asr #32
   20b20:	pop	{r2, r4, r7, r8, sp, lr}
   20b24:			; <UNDEFINED> instruction: 0xf7f34070
   20b28:	svclt	0x0000b91f
   20b2c:	andeq	sp, r4, r0, lsl r2
   20b30:	andeq	r0, r0, ip, ror #4
   20b34:	muleq	r5, r6, r1
   20b38:	cfldr32mi	mvfx11, [r7, #-448]	; 0xfffffe40
   20b3c:	bicslt	r4, r0, sp, ror r4
   20b40:	strmi	r7, [r4], -r3, lsl #16
   20b44:			; <UNDEFINED> instruction: 0xf7ffb15b
   20b48:			; <UNDEFINED> instruction: 0x4606fcdb
   20b4c:	blmi	50d1d4 <_ZdlPv@@Base+0x4c99e4>
   20b50:	stmiapl	fp!, {r0, r9, sl, lr}^
   20b54:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   20b58:			; <UNDEFINED> instruction: 0xf7f76818
   20b5c:	blmi	410900 <_ZdlPv@@Base+0x3cd110>
   20b60:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   20b64:			; <UNDEFINED> instruction: 0xf7f74620
   20b68:	strmi	pc, [r1], -sp, asr #30
   20b6c:	pop	{r5, r9, sl, lr}
   20b70:			; <UNDEFINED> instruction: 0xf7f74070
   20b74:	ldcllt	15, cr11, [r0, #-364]!	; 0xfffffe94
   20b78:			; <UNDEFINED> instruction: 0xf022201c
   20b7c:	blmi	2603d8 <_ZdlPv@@Base+0x21cbe8>
   20b80:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
   20b84:			; <UNDEFINED> instruction: 0xf1034602
   20b88:	andsvs	r0, r6, r0, asr #32
   20b8c:	pop	{r2, r4, r7, r8, sp, lr}
   20b90:			; <UNDEFINED> instruction: 0xf7f34070
   20b94:	svclt	0x0000b8e9
   20b98:	andeq	sp, r4, r4, lsr #3
   20b9c:	andeq	r0, r0, ip, ror #4
   20ba0:	andeq	r3, r5, sl, lsr #2
   20ba4:	ldrblt	r4, [r8, #2578]!	; 0xa12
   20ba8:	stmdavs	pc, {r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
   20bac:	movwcs	r4, #1540	; 0x604
   20bb0:	stmib	r0, {r5, r9, ip, sp}^
   20bb4:	stmib	r0, {r1, r8, r9, ip, sp}^
   20bb8:	stmib	r0, {r8, r9, sp}^
   20bbc:	orrvs	r3, r3, r4, lsl #6
   20bc0:	ldmib	r1, {r0, r2, r3, r6, r7, fp, sp, lr}^
   20bc4:	bvc	3a97dc <_ZdlPv@@Base+0x365fec>
   20bc8:	mvnvs	r6, r8, asr #16
   20bcc:	eorvs	pc, r4, r4, lsl #17
   20bd0:	andpl	lr, sl, #196, 18	; 0x310000
   20bd4:	tstlt	r0, r3, lsr #6
   20bd8:	ldmvs	fp, {r0, r1, fp, sp, lr}
   20bdc:	eorvs	r4, r0, #152, 14	; 0x2600000
   20be0:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   20be4:			; <UNDEFINED> instruction: 0xf00f4620
   20be8:			; <UNDEFINED> instruction: 0xf7f1ff75
   20bec:	svclt	0x0000eafc
   20bf0:			; <UNDEFINED> instruction: 0x0004aeb0
   20bf4:			; <UNDEFINED> instruction: 0x4604b510
   20bf8:			; <UNDEFINED> instruction: 0xf0222034
   20bfc:			; <UNDEFINED> instruction: 0xf104fdd5
   20c00:			; <UNDEFINED> instruction: 0x4604011c
   20c04:			; <UNDEFINED> instruction: 0xffcef7ff
   20c08:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   20c0c:			; <UNDEFINED> instruction: 0xf0224620
   20c10:			; <UNDEFINED> instruction: 0xf7f1fdef
   20c14:	svclt	0x0000eae8
   20c18:	andcs	r2, r0, #4, 2
   20c1c:	stmib	r0, {r0, r6, r8, sp, lr}^
   20c20:	ldrbmi	r2, [r0, -r0, lsl #4]!
   20c24:			; <UNDEFINED> instruction: 0x4604b5f8
   20c28:	bvc	3bac6c <_ZdlPv@@Base+0x37747c>
   20c2c:	andpl	lr, r3, #3424256	; 0x344000
   20c30:	stmdavs	r8, {r0, r1, r3, r6, r8, fp, sp, lr}^
   20c34:	eorvc	r6, r6, #39	; 0x27
   20c38:	andpl	lr, r3, #196, 18	; 0x310000
   20c3c:	tstlt	r0, r3, ror #2
   20c40:	ldmvs	fp, {r0, r1, fp, sp, lr}
   20c44:	mlsvs	r0, r8, r7, r4
   20c48:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   20c4c:			; <UNDEFINED> instruction: 0x4604b538
   20c50:	strmi	r6, [sp], -r0, asr #16
   20c54:	stmdavs	r3, {r4, r8, ip, sp, pc}
   20c58:			; <UNDEFINED> instruction: 0x4798685b
   20c5c:	ldrdcc	lr, [r0], -r5
   20c60:	tstlt	r0, r3, lsr #32
   20c64:	ldmvs	fp, {r0, r1, fp, sp, lr}
   20c68:	mlsvs	r0, r8, r7, r4
   20c6c:	eorvc	r7, r3, #176128	; 0x2b000
   20c70:	andne	lr, r3, #3489792	; 0x354000
   20c74:	stmib	r4, {r0, r1, r3, r5, r6, r8, fp, sp, lr}^
   20c78:	cmnvs	r3, r3, lsl #4
   20c7c:	svclt	0x0000bd38
   20c80:	cmpvs	r3, r3, lsl r3
   20c84:	svclt	0x00004770
   20c88:	cmpvs	r3, sp, lsl #6
   20c8c:	svclt	0x00004770
   20c90:	stmdbvs	sl, {r0, r1, r6, r8, fp, sp, lr}^
   20c94:			; <UNDEFINED> instruction: 0xd1074293
   20c98:	andsle	r2, r5, pc, lsl #22
   20c9c:	andle	r2, r5, r4, lsl fp
   20ca0:	andle	r2, sl, r2, lsl #22
   20ca4:	ldrbmi	r2, [r0, -r1]!
   20ca8:	ldrbmi	r2, [r0, -r0]!
   20cac:	stmdavs	r0, {r0, r1, r3, fp, sp, lr}
   20cb0:	blx	fec27518 <_ZdlPv@@Base+0xfebe3d28>
   20cb4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   20cb8:	bvc	32a80 <__printf_chk@plt+0x20650>
   20cbc:	bne	ff03f4f0 <_ZdlPv@@Base+0xfeffbd00>
   20cc0:			; <UNDEFINED> instruction: 0xf080fab0
   20cc4:	ldrbmi	r0, [r0, -r0, asr #18]!
   20cc8:	stmiavs	fp, {r6, r7, fp, sp, lr}^
   20ccc:	blx	fec277d4 <_ZdlPv@@Base+0xfebe3fe4>
   20cd0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   20cd4:	svclt	0x00004770
   20cd8:	stmdbvs	sl, {r0, r1, r6, r8, fp, sp, lr}^
   20cdc:			; <UNDEFINED> instruction: 0xd1074293
   20ce0:	andsle	r2, r3, pc, lsl #22
   20ce4:	andle	r2, r5, r4, lsl fp
   20ce8:	andle	r2, r9, r2, lsl #22
   20cec:	ldrbmi	r2, [r0, -r0]!
   20cf0:	ldrbmi	r2, [r0, -r1]!
   20cf4:	stmdavs	fp, {fp, sp, lr}
   20cf8:	svclt	0x00181ac0
   20cfc:	ldrbmi	r2, [r0, -r1]!
   20d00:	bvc	2ff508 <_ZdlPv@@Base+0x2bbd18>
   20d04:	svclt	0x00181ac0
   20d08:	ldrbmi	r2, [r0, -r1]!
   20d0c:	stmiavs	fp, {r6, r7, fp, sp, lr}^
   20d10:	svclt	0x00181ac0
   20d14:	ldrbmi	r2, [r0, -r1]!
   20d18:	blcs	77b22c <_ZdlPv@@Base+0x737a3c>
   20d1c:	ldm	pc, {r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   20d20:	svceq	0x0061f003
   20d24:	svceq	0x000f6454
   20d28:	stmdami	fp, {r0, r4, r6, r9, sl, fp, lr}^
   20d2c:	lfmcc	f4, 4, [pc], #-276	; 20c20 <__printf_chk@plt+0xe7f0>
   20d30:	svceq	0x000f3639
   20d34:	bcs	b6ce08 <_ZdlPv@@Base+0xb29618>
   20d38:	cdpne	4, 2, cr2, cr1, cr7, {1}
   20d3c:	andsne	r1, r5, #1769472	; 0x1b0000
   20d40:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   20d44:	stmdami	fp!, {r4, r5, r6, r8, r9, sl, lr}
   20d48:			; <UNDEFINED> instruction: 0x47704478
   20d4c:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
   20d50:	stmdami	sl!, {r4, r5, r6, r8, r9, sl, lr}
   20d54:			; <UNDEFINED> instruction: 0x47704478
   20d58:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
   20d5c:	stmdami	r9!, {r4, r5, r6, r8, r9, sl, lr}
   20d60:			; <UNDEFINED> instruction: 0x47704478
   20d64:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
   20d68:	stmdami	r8!, {r4, r5, r6, r8, r9, sl, lr}
   20d6c:			; <UNDEFINED> instruction: 0x47704478
   20d70:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   20d74:	stmdami	r7!, {r4, r5, r6, r8, r9, sl, lr}
   20d78:			; <UNDEFINED> instruction: 0x47704478
   20d7c:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
   20d80:	stmdami	r6!, {r4, r5, r6, r8, r9, sl, lr}
   20d84:			; <UNDEFINED> instruction: 0x47704478
   20d88:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
   20d8c:	stmdami	r5!, {r4, r5, r6, r8, r9, sl, lr}
   20d90:			; <UNDEFINED> instruction: 0x47704478
   20d94:	ldrbtmi	r4, [r8], #-2084	; 0xfffff7dc
   20d98:	stmdami	r4!, {r4, r5, r6, r8, r9, sl, lr}
   20d9c:			; <UNDEFINED> instruction: 0x47704478
   20da0:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
   20da4:	stmdami	r3!, {r4, r5, r6, r8, r9, sl, lr}
   20da8:			; <UNDEFINED> instruction: 0x47704478
   20dac:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
   20db0:	stmdami	r2!, {r4, r5, r6, r8, r9, sl, lr}
   20db4:			; <UNDEFINED> instruction: 0x47704478
   20db8:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   20dbc:	stmdami	r1!, {r4, r5, r6, r8, r9, sl, lr}
   20dc0:			; <UNDEFINED> instruction: 0x47704478
   20dc4:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
   20dc8:	blmi	832b90 <_ZdlPv@@Base+0x7ef3a0>
   20dcc:	bvc	69670 <_ZdlPv@@Base+0x25e80>
   20dd0:			; <UNDEFINED> instruction: 0xf103447b
   20dd4:			; <UNDEFINED> instruction: 0xf8830064
   20dd8:			; <UNDEFINED> instruction: 0xf8831065
   20ddc:			; <UNDEFINED> instruction: 0xf8a32064
   20de0:	ldrbmi	r2, [r0, -r6, rrx]!
   20de4:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   20de8:	ldmdami	sl, {r4, r5, r6, r8, r9, sl, lr}
   20dec:			; <UNDEFINED> instruction: 0x47704478
   20df0:	andeq	r6, r2, r6, lsl pc
   20df4:	andeq	r7, r2, r4
   20df8:	strdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   20dfc:	andeq	r6, r2, r8, ror #31
   20e00:	ldrdeq	r6, [r2], -sl
   20e04:	andeq	r6, r2, r4, asr #31
   20e08:	andeq	r6, r2, sl, lsr #31
   20e0c:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   20e10:	andeq	r6, r2, lr, lsl #31
   20e14:	andeq	r6, r2, r0, lsl #31
   20e18:	andeq	r6, r2, r6, ror #30
   20e1c:	andeq	r6, r2, r8, asr pc
   20e20:	andeq	r6, r2, sl, asr #30
   20e24:	andeq	r6, r2, ip, lsr pc
   20e28:	andeq	r6, r2, lr, lsr #30
   20e2c:	andeq	r8, r2, r0, lsl r9
   20e30:	andeq	r6, r2, sl, lsl pc
   20e34:	andeq	r6, r2, ip, lsl #30
   20e38:	strdeq	r6, [r2], -r2
   20e3c:	andeq	r6, r2, r4, ror #29
   20e40:	ldrdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   20e44:	andeq	r6, r2, r8, asr #29
   20e48:			; <UNDEFINED> instruction: 0x00026eba
   20e4c:	ldrdeq	r2, [r5], -ip
   20e50:	andeq	r6, r2, r2, lsl #29
   20e54:	andeq	r6, r2, r0, ror pc
   20e58:	bmi	7732d0 <_ZdlPv@@Base+0x72fae0>
   20e5c:	blmi	772048 <_ZdlPv@@Base+0x72e858>
   20e60:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   20e64:	addlt	r5, sl, sl, lsl #17
   20e68:	ldmdavs	r2, {r0, r1, r3, r4, sl, fp, lr}
   20e6c:			; <UNDEFINED> instruction: 0xf04f9209
   20e70:	svcvs	0x00da0200
   20e74:	bcs	77206c <_ZdlPv@@Base+0x72e87c>
   20e78:	ldmdami	r8, {r0, r2, r3, r4, r8, fp, ip, lr, pc}
   20e7c:	rsbcc	r4, r8, r8, ror r4
   20e80:			; <UNDEFINED> instruction: 0xff4af7ff
   20e84:	andls	sl, r3, #4, 20	; 0x4000
   20e88:	ldrmi	r4, [r0], -r1, lsl #12
   20e8c:			; <UNDEFINED> instruction: 0xf8e6f01f
   20e90:	ldmdbmi	r4, {r0, r1, r4, r8, r9, fp, lr}
   20e94:	bls	e8ea4 <_ZdlPv@@Base+0xa56b4>
   20e98:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   20e9c:			; <UNDEFINED> instruction: 0xf7ff9300
   20ea0:	bmi	49f314 <_ZdlPv@@Base+0x45bb24>
   20ea4:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   20ea8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20eac:	subsmi	r9, sl, r9, lsl #22
   20eb0:	andlt	sp, sl, r9, lsl #2
   20eb4:			; <UNDEFINED> instruction: 0xf44fbd10
   20eb8:	vsubw.s8	<illegal reg q10.5>, q1, d16
   20ebc:	sbcsmi	r2, r3, ip, lsl #6
   20ec0:	strbtle	r0, [lr], #2011	; 0x7db
   20ec4:			; <UNDEFINED> instruction: 0xf7f1e7d9
   20ec8:	svclt	0x0000e988
   20ecc:	andeq	ip, r4, r4, lsl #29
   20ed0:	andeq	r0, r0, ip, ror r1
   20ed4:	andeq	r2, r5, sl, asr #28
   20ed8:	andeq	ip, r4, ip, ror #28
   20edc:	andeq	r2, r5, r0, lsr lr
   20ee0:	andeq	r0, r0, r8, asr #4
   20ee4:	andeq	r6, r2, sl, asr #29
   20ee8:	andeq	ip, r4, sl, lsr lr
   20eec:	addlt	fp, sl, r0, lsl r5
   20ef0:	bmi	1374028 <_ZdlPv@@Base+0x1330838>
   20ef4:	stmdbvs	r3, {r2, r3, r4, r5, r6, sl, lr}^
   20ef8:	blcc	b7188 <_ZdlPv@@Base+0x73998>
   20efc:	ldmdavs	r2, {r0, r1, r3, r6, sl, fp, lr}
   20f00:			; <UNDEFINED> instruction: 0xf04f9209
   20f04:	ldrbtmi	r0, [ip], #-512	; 0xfffffe00
   20f08:	stmdale	sp, {r0, r1, r2, r4, r8, r9, fp, sp}
   20f0c:			; <UNDEFINED> instruction: 0xf003e8df
   20f10:	stceq	12, cr0, [ip], {27}
   20f14:	stceq	12, cr0, [ip], {12}
   20f18:	strne	r0, [ip, -ip, lsl #24]
   20f1c:	stceq	12, cr0, [ip], {90}	; 0x5a
   20f20:	stceq	7, cr1, [ip], {12}
   20f24:			; <UNDEFINED> instruction: 0x17171717
   20f28:	bmi	1068f34 <_ZdlPv@@Base+0x1025744>
   20f2c:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
   20f30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20f34:	subsmi	r9, sl, r9, lsl #22
   20f38:	andlt	sp, sl, r1, ror r1
   20f3c:	stmdbcs	r0, {r4, r8, sl, fp, ip, sp, pc}
   20f40:			; <UNDEFINED> instruction: 0x4608d15a
   20f44:	bvc	daf10 <_ZdlPv@@Base+0x97720>
   20f48:	msreq	CPSR_sc, #-2147483608	; 0x80000028
   20f4c:	stmiale	fp!, {r0, r3, r4, r8, r9, fp, sp}^
   20f50:			; <UNDEFINED> instruction: 0xf850a002
   20f54:	ldrmi	r3, [r8], #-35	; 0xffffffdd
   20f58:	svclt	0x00004700
   20f5c:	andeq	r0, r0, r3, lsl #1
   20f60:	andeq	r0, r0, r3, lsl #1
   20f64:			; <UNDEFINED> instruction: 0xffffffcd
   20f68:	andeq	r0, r0, r3, lsl #1
   20f6c:	andeq	r0, r0, r3, lsl #1
   20f70:	andeq	r0, r0, r3, lsl #1
   20f74:	andeq	r0, r0, r3, lsl #1
   20f78:			; <UNDEFINED> instruction: 0xffffffcd
   20f7c:	andeq	r0, r0, r3, lsl #1
   20f80:	andeq	r0, r0, r3, lsl #1
   20f84:	andeq	r0, r0, r3, lsl #1
   20f88:	andeq	r0, r0, r3, lsl #1
   20f8c:	andeq	r0, r0, r3, lsl #1
   20f90:	andeq	r0, r0, r3, lsl #1
   20f94:	andeq	r0, r0, r3, lsl #1
   20f98:	andeq	r0, r0, r3, lsl #1
   20f9c:	andeq	r0, r0, r3, lsl #1
   20fa0:	andeq	r0, r0, r3, lsl #1
   20fa4:	andeq	r0, r0, r3, lsl #1
   20fa8:	andeq	r0, r0, r3, lsl #1
   20fac:	andeq	r0, r0, r3, lsl #1
   20fb0:	andeq	r0, r0, r3, lsl #1
   20fb4:			; <UNDEFINED> instruction: 0xffffffcd
   20fb8:	andeq	r0, r0, r3, lsl #1
   20fbc:	andeq	r0, r0, r3, lsl #1
   20fc0:	andeq	r0, r0, r3, lsl #1
   20fc4:	adcsle	r2, ip, r0, lsl #18
   20fc8:	andcs	r4, r2, sl, lsl fp
   20fcc:	stmiapl	r3!, {r1, r3, r4, r8, fp, lr}^
   20fd0:			; <UNDEFINED> instruction: 0x461a4479
   20fd4:			; <UNDEFINED> instruction: 0xf7ff9300
   20fd8:	andcs	pc, r0, pc, ror r8	; <UNPREDICTABLE>
   20fdc:	stmdbcs	r0, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
   20fe0:	ldrmi	sp, [r1], -pc, lsr #1
   20fe4:	andls	sl, r3, #4, 20	; 0x4000
   20fe8:			; <UNDEFINED> instruction: 0xf01f4610
   20fec:	ldmdbmi	r3, {r0, r1, r2, r3, r6, fp, ip, sp, lr, pc}
   20ff0:	bls	f3c38 <_ZdlPv@@Base+0xb0448>
   20ff4:	and	r4, fp, r9, ror r4
   20ff8:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   20ffc:	andls	sl, r3, #4, 20	; 0x4000
   21000:	ldrmi	r4, [r0], -r1, lsl #12
   21004:			; <UNDEFINED> instruction: 0xf82af01f
   21008:	blmi	2b3444 <_ZdlPv@@Base+0x26fc54>
   2100c:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   21010:	andcs	r5, r2, r3, ror #17
   21014:			; <UNDEFINED> instruction: 0xf7ff9300
   21018:	andcs	pc, r0, pc, asr r8	; <UNPREDICTABLE>
   2101c:			; <UNDEFINED> instruction: 0xf7f1e785
   21020:	svclt	0x0000e8dc
   21024:	andeq	ip, r4, ip, ror #27
   21028:	andeq	r0, r0, ip, ror r1
   2102c:	ldrdeq	ip, [r4], -sl
   21030:			; <UNDEFINED> instruction: 0x0004cdb2
   21034:	andeq	r0, r0, r8, asr #4
   21038:	andeq	r6, r2, r4, ror #27
   2103c:	andeq	r6, r2, ip, lsl #27
   21040:	ldrdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   21044:	andvs	r2, r2, r0, lsl #4
   21048:	svclt	0x00004770
   2104c:	blx	fec3b054 <_ZdlPv@@Base+0xfebf7864>
   21050:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   21054:	svclt	0x00004770
   21058:			; <UNDEFINED> instruction: 0x4604b538
   2105c:	strmi	r2, [sp], -r8
   21060:	blx	fe8dd0f2 <_ZdlPv@@Base+0xfe899902>
   21064:	eorvs	r6, r0, r3, lsr #16
   21068:	movwpl	lr, #2496	; 0x9c0
   2106c:	svclt	0x0000bd38
   21070:			; <UNDEFINED> instruction: 0x4604b538
   21074:	teqlt	r0, r0, lsl #16
   21078:	movwpl	lr, #2512	; 0x9d0
   2107c:			; <UNDEFINED> instruction: 0xf0226023
   21080:			; <UNDEFINED> instruction: 0x4628fbb7
   21084:	stmdbmi	r7, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   21088:	adcscs	pc, r9, r0, asr #12
   2108c:			; <UNDEFINED> instruction: 0xf01e4479
   21090:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   21094:	movwpl	lr, #2512	; 0x9d0
   21098:			; <UNDEFINED> instruction: 0xf0226023
   2109c:	strtmi	pc, [r8], -r9, lsr #23
   210a0:	svclt	0x0000bd38
   210a4:	andeq	r6, r2, ip, asr #20
   210a8:	bmi	1f3cc8 <_ZdlPv@@Base+0x1b04d8>
   210ac:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   210b0:	ldmpl	fp, {r2, r3, r9, sl, lr}
   210b4:	ldmdavs	r8, {r0, r6, r7, r8, fp, sp, lr}
   210b8:	bvs	16fb0cc <_ZdlPv@@Base+0x16b78dc>
   210bc:	mulcs	r1, r8, r7
   210c0:	ldclt	0, cr6, [r0, #-128]	; 0xffffff80
   210c4:	andeq	ip, r4, r4, lsr ip
   210c8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   210cc:			; <UNDEFINED> instruction: 0x4605b570
   210d0:	mlaeq	ip, r0, r8, pc	; <UNPREDICTABLE>
   210d4:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   210d8:			; <UNDEFINED> instruction: 0xbd70b900
   210dc:	smlaltblt	r6, ip, ip, sl
   210e0:	ldmpl	lr, {r3, r9, fp, lr}
   210e4:	andne	lr, r0, #212, 18	; 0x350000
   210e8:			; <UNDEFINED> instruction: 0xf7fc6830
   210ec:	stmiavs	r4!, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}
   210f0:	mvnsle	r2, r0, lsl #24
   210f4:	andcs	r2, r1, r0, lsl #6
   210f8:	eorcc	pc, ip, r5, lsl #17
   210fc:	svclt	0x0000bd70
   21100:	andeq	ip, r4, sl, lsl #24
   21104:	andeq	r0, r0, ip, ror #4
   21108:			; <UNDEFINED> instruction: 0x4604b510
   2110c:	mlaeq	r1, r0, r8, pc	; <UNPREDICTABLE>
   21110:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
   21114:			; <UNDEFINED> instruction: 0xf894b110
   21118:	stmdblt	r0, {r5}
   2111c:	blmi	1d0564 <_ZdlPv@@Base+0x18cd74>
   21120:	ldmpl	r3, {r8, sp}^
   21124:			; <UNDEFINED> instruction: 0xf7fd6818
   21128:	movwcs	pc, #3983	; 0xf8f	; <UNPREDICTABLE>
   2112c:			; <UNDEFINED> instruction: 0xf8842001
   21130:	ldclt	0, cr3, [r0, #-132]	; 0xffffff7c
   21134:	andeq	ip, r4, lr, asr #23
   21138:	andeq	r0, r0, ip, ror #4
   2113c:			; <UNDEFINED> instruction: 0x4604b510
   21140:			; <UNDEFINED> instruction: 0xff74f7f2
   21144:	strtmi	r4, [r0], -r2, lsl #22
   21148:	movwcc	r4, #33915	; 0x847b
   2114c:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
   21150:	andeq	sl, r4, r0, lsl r9
   21154:			; <UNDEFINED> instruction: 0x4604b538
   21158:			; <UNDEFINED> instruction: 0xf7f2460d
   2115c:	blmi	160f00 <_ZdlPv@@Base+0x11d710>
   21160:	adcvs	r4, r5, r0, lsr #12
   21164:			; <UNDEFINED> instruction: 0xf503447b
   21168:	eorvs	r7, r3, fp, lsr #6
   2116c:	svclt	0x0000bd38
   21170:	strdeq	r9, [r4], -ip
   21174:			; <UNDEFINED> instruction: 0xf8c02200
   21178:	ldrbmi	r2, [r0, -r0, lsl #1]!
   2117c:	stmib	r0, {r9, sp}^
   21180:	stmib	r0, {r9, sp}^
   21184:	ldrbmi	r2, [r0, -r2, lsl #4]!
   21188:			; <UNDEFINED> instruction: 0x4604b510
   2118c:	teqlt	r8, r0, lsl #17
   21190:	ldrdcc	pc, [r0], r0
   21194:			; <UNDEFINED> instruction: 0xf02260a3
   21198:	stmiavs	r0!, {r0, r1, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   2119c:	mvnsle	r2, r0, lsl #16
   211a0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   211a4:	ldrbmi	r6, [r0, -r0, asr #16]!
   211a8:			; <UNDEFINED> instruction: 0x4604b570
   211ac:	strmi	r6, [lr], -r5, asr #17
   211b0:	stmdavs	r3, {r0, r2, r3, r6, r7, r8, ip, sp, pc}
   211b4:	adcmi	r3, fp, #128, 10	; 0x20000000
   211b8:	lfmne	f5, 3, [sl], {6}
   211bc:	andsvc	r6, lr, r2, lsr #32
   211c0:	movwcc	r6, #6243	; 0x1863
   211c4:	ldcllt	0, cr6, [r0, #-396]!	; 0xfffffe74
   211c8:			; <UNDEFINED> instruction: 0xf0222084
   211cc:	stmiavs	r3!, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   211d0:			; <UNDEFINED> instruction: 0xf8c02200
   211d4:			; <UNDEFINED> instruction: 0xf8c32080
   211d8:	stmiavs	r3!, {r7}^
   211dc:	ldrdcs	pc, [r0], r3
   211e0:	rscvs	r4, r2, r3, lsl r6
   211e4:	addcs	lr, r4, r9, ror #15
   211e8:	blx	ff7dd278 <_ZdlPv@@Base+0xff799a88>
   211ec:	rscvs	r4, r0, r3, lsl #12
   211f0:	addpl	pc, r0, r0, asr #17
   211f4:	strb	r6, [r0, r0, lsr #1]!
   211f8:	ldrblt	r6, [r0, #-2115]!	; 0xfffff7bd
   211fc:			; <UNDEFINED> instruction: 0x46054293
   21200:	ldrmi	r4, [r4], -lr, lsl #12
   21204:	subsmi	sp, r9, #32, 26	; 0x800
   21208:	rsbseq	pc, pc, #3
   2120c:	cmneq	pc, r1	; <UNPREDICTABLE>
   21210:	submi	fp, sl, #88, 30	; 0x160
   21214:	addsmi	r1, ip, #634880	; 0x9b000
   21218:	stmiavs	sl!, {r0, r1, r8, r9, fp, ip, lr, pc}^
   2121c:	ldrbpl	r1, [r6], #2787	; 0xae3
   21220:	ldclcs	13, cr11, [pc], #-448	; 21068 <__printf_chk@plt+0xec38>
   21224:	svclt	0x00c868a8
   21228:	stcle	3, cr2, [r4, #-512]	; 0xfffffe00
   2122c:			; <UNDEFINED> instruction: 0xf8d03380
   21230:	addsmi	r0, ip, #128	; 0x80
   21234:	rsbmi	sp, r3, #1024000	; 0xfa000
   21238:	ldrbteq	pc, [pc], #-4	; 21240 <__printf_chk@plt+0xee10>	; <UNPREDICTABLE>
   2123c:	cmneq	pc, #3	; <UNPREDICTABLE>
   21240:	subsmi	fp, ip, #88, 30	; 0x160
   21244:	cfldr64lt	mvdx5, [r0, #-24]!	; 0xffffffe8
   21248:			; <UNDEFINED> instruction: 0xf6404903
   2124c:	ldrbtmi	r4, [r9], #-76	; 0xffffffb4
   21250:			; <UNDEFINED> instruction: 0xf8def01e
   21254:	ldrb	r6, [r6, fp, ror #16]
   21258:	andeq	r6, r2, sl, lsl #17
   2125c:			; <UNDEFINED> instruction: 0x4605b538
   21260:	strmi	r6, [ip], -r3, asr #16
   21264:	sfmle	f4, 4, [r0, #-556]!	; 0xfffffdd4
   21268:			; <UNDEFINED> instruction: 0xf0034259
   2126c:			; <UNDEFINED> instruction: 0xf001027f
   21270:	svclt	0x0058017f
   21274:	bne	fe6f1ba4 <_ZdlPv@@Base+0xfe6ae3b4>
   21278:	blle	f1cf0 <_ZdlPv@@Base+0xae500>
   2127c:	bne	ff8fb62c <_ZdlPv@@Base+0xff8b7e3c>
   21280:	ldclt	12, cr5, [r8, #-832]!	; 0xfffffcc0
   21284:	stmiavs	sl!, {r0, r1, r2, r3, r4, r5, r6, sl, fp, sp}
   21288:	orrcs	fp, r0, #200, 30	; 0x320
   2128c:	orrcc	sp, r0, #4, 26	; 0x100
   21290:	ldrdcs	pc, [r0], r2
   21294:	ble	ffeb1d0c <_ZdlPv@@Base+0xffe6e51c>
   21298:			; <UNDEFINED> instruction: 0xf0044263
   2129c:			; <UNDEFINED> instruction: 0xf003047f
   212a0:	svclt	0x0058037f
   212a4:	lfmpl	f4, 4, [r0, #-368]	; 0xfffffe90
   212a8:	stmdbmi	r4, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   212ac:	rsbmi	pc, r1, r0, asr #12
   212b0:			; <UNDEFINED> instruction: 0xf01e4479
   212b4:	stmdavs	fp!, {r0, r2, r3, r5, r7, fp, ip, sp, lr, pc}^
   212b8:	svclt	0x0000e7d6
   212bc:	andeq	r6, r2, r8, lsr #16
   212c0:			; <UNDEFINED> instruction: 0xb12b6803
   212c4:	andcs	r6, r0, #4390912	; 0x430000
   212c8:	subsvs	r6, r9, sl, asr #32
   212cc:	ldrbmi	r6, [r0, -r1, asr #32]!
   212d0:	stmib	r0, {r0, r1, r3, r6, sp, lr}^
   212d4:	ldrbmi	r1, [r0, -r0, lsl #2]!
   212d8:			; <UNDEFINED> instruction: 0xb12b6803
   212dc:	ldmdavs	fp, {sp}^
   212e0:	blcs	2d2ec <__printf_chk@plt+0x1aebc>
   212e4:			; <UNDEFINED> instruction: 0x4770d1fb
   212e8:			; <UNDEFINED> instruction: 0x47704618
   212ec:	stmib	r0, {r9, sp}^
   212f0:	ldrbmi	r2, [r0, -r0, lsl #4]!
   212f4:	andcs	r4, r0, #3145728	; 0x300000
   212f8:	stmib	r3, {fp, sp, lr}^
   212fc:	ldrbmi	r2, [r0, -r0, lsl #4]!
   21300:			; <UNDEFINED> instruction: 0x4604b510
   21304:			; <UNDEFINED> instruction: 0xf0176800
   21308:	strtmi	pc, [r0], -pc, ror #31
   2130c:	svclt	0x0000bd10
   21310:	mvnsmi	lr, sp, lsr #18
   21314:			; <UNDEFINED> instruction: 0xf7f24606
   21318:	bmi	6a0d44 <_ZdlPv@@Base+0x65d554>
   2131c:	blmi	669324 <_ZdlPv@@Base+0x625b34>
   21320:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   21324:	ldrbtmi	r6, [fp], #-432	; 0xfffffe50
   21328:	ldmdavs	r4, {r0, r4, r5, r6, r7, r8, sp, lr}
   2132c:	orrsvc	pc, r2, #12582912	; 0xc00000
   21330:			; <UNDEFINED> instruction: 0xb1bc6033
   21334:	stmdaeq	r8, {r1, r2, r8, ip, sp, lr, pc}
   21338:	streq	pc, [ip, -r6, lsl #2]
   2133c:	stmdbvs	r4!, {r0, sp, lr, pc}^
   21340:	stmdavs	r5!, {r2, r7, r8, ip, sp, pc}
   21344:			; <UNDEFINED> instruction: 0x4642463b
   21348:	strtmi	r2, [r0], -r1, lsl #2
   2134c:	strmi	r6, [r8, sp, ror #21]!
   21350:	rscsle	r2, r4, r0, lsl #16
   21354:	andcs	r2, r1, #0, 6
   21358:	teqvs	r3, r0, lsr r6
   2135c:	cmnvs	r2, r3, lsr r2
   21360:	ldrhhi	lr, [r0, #141]!	; 0x8d
   21364:	stmib	r6, {r8, r9, sp}^
   21368:	ldrb	r3, [r3, r2, lsl #6]!
   2136c:	ldrtmi	r4, [r0], -r6, lsl #22
   21370:	movwcc	r4, #33915	; 0x847b
   21374:			; <UNDEFINED> instruction: 0xf7f26033
   21378:			; <UNDEFINED> instruction: 0xf7f0fcb5
   2137c:	svclt	0x0000ef34
   21380:	andeq	ip, r4, sl, lsr #26
   21384:	andeq	r9, r4, sl, lsr ip
   21388:	andeq	sl, r4, r8, ror #13
   2138c:	blmi	a73c34 <_ZdlPv@@Base+0xa30444>
   21390:	ldrblt	r4, [r0, #1146]!	; 0x47a
   21394:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   21398:	svcmi	0x00274606
   2139c:	movwls	r6, #30747	; 0x781b
   213a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   213a4:	orrslt	r4, r8, pc, ror r4
   213a8:	ldrtmi	r4, [r1], -r4, lsr #22
   213ac:			; <UNDEFINED> instruction: 0xf103447b
   213b0:			; <UNDEFINED> instruction: 0xf7f20080
   213b4:			; <UNDEFINED> instruction: 0x4604fe55
   213b8:	bmi	88d9e0 <_ZdlPv@@Base+0x84a1f0>
   213bc:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   213c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   213c4:	subsmi	r9, sl, r7, lsl #22
   213c8:	strtmi	sp, [r0], -fp, lsr #2
   213cc:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   213d0:	vmul.i8	d20, d2, d12
   213d4:	ldrbtmi	r0, [r9], #-94	; 0xffffffa2
   213d8:			; <UNDEFINED> instruction: 0xf81af01e
   213dc:	stcge	7, cr14, [r2, #-912]	; 0xfffffc70
   213e0:			; <UNDEFINED> instruction: 0x46284631
   213e4:	mrc2	0, 1, pc, cr10, cr14, {0}
   213e8:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
   213ec:	ldreq	r6, [fp, #2075]	; 0x81b
   213f0:	eorcs	sp, r4, sp, lsl #8
   213f4:			; <UNDEFINED> instruction: 0xf9d8f022
   213f8:			; <UNDEFINED> instruction: 0xf7ff4604
   213fc:	ldmdami	r3, {r0, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   21400:			; <UNDEFINED> instruction: 0x46224631
   21404:	addcc	r4, r0, r8, ror r4
   21408:	mcr2	7, 1, pc, cr14, cr2, {7}	; <UNPREDICTABLE>
   2140c:	blmi	45b368 <_ZdlPv@@Base+0x417b78>
   21410:	ldmdbmi	r0, {r1, r3, r5, r9, sl, lr}
   21414:	ldmpl	fp!, {r5, r9, sl, lr}^
   21418:	movwls	r4, #1145	; 0x479
   2141c:	mrc2	7, 2, pc, cr12, cr14, {7}
   21420:			; <UNDEFINED> instruction: 0xf7f0e7e7
   21424:			; <UNDEFINED> instruction: 0x4620eeda
   21428:			; <UNDEFINED> instruction: 0xf9e2f022
   2142c:	mrc	7, 6, APSR_nzcv, cr10, cr0, {7}
   21430:	andeq	ip, r4, r0, asr r9
   21434:	andeq	r0, r0, ip, ror r1
   21438:	andeq	ip, r4, ip, lsr r9
   2143c:	andeq	r2, r5, r0, lsl #18
   21440:	andeq	ip, r4, r2, lsr #18
   21444:	andeq	r6, r2, r2, lsl #14
   21448:	andeq	ip, r4, r2, lsr #24
   2144c:	andeq	r2, r5, r8, lsr #17
   21450:	andeq	r0, r0, r8, asr #4
   21454:	strdeq	r6, [r2], -r4
   21458:			; <UNDEFINED> instruction: 0x460db5f8
   2145c:			; <UNDEFINED> instruction: 0xf7f24604
   21460:	ldmib	r5, {r0, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   21464:	blmi	2eb074 <_ZdlPv@@Base+0x2a7884>
   21468:	ldrbtmi	r6, [fp], #-2350	; 0xfffff6d2
   2146c:			; <UNDEFINED> instruction: 0xf5036968
   21470:	stmibvs	r9!, {r1, r4, r7, r8, r9, ip, sp, lr}
   21474:	eorvs	r6, r3, r2, lsr #1
   21478:	movwcs	lr, #31189	; 0x79d5
   2147c:	strvc	lr, [r3], -r4, asr #19
   21480:	smlabteq	r5, r4, r9, lr
   21484:	movwcs	lr, #31172	; 0x79c4
   21488:	ldmdavs	sl, {r0, r1, r4, r8, ip, sp, pc}
   2148c:	andsvs	r3, sl, r1, lsl #4
   21490:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   21494:	strdeq	r9, [r4], -r6
   21498:	mvnsmi	lr, sp, lsr #18
   2149c:	strmi	fp, [ip], -r2, lsl #1
   214a0:	andls	r4, r1, r6, lsl #12
   214a4:	stc2l	7, cr15, [r2, #968]	; 0x3c8
   214a8:	blmi	673d10 <_ZdlPv@@Base+0x630520>
   214ac:			; <UNDEFINED> instruction: 0x61b4447a
   214b0:	ldmdavs	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
   214b4:	orrsvc	pc, r2, #12582912	; 0xc00000
   214b8:	biclt	r6, ip, r3, lsr r0
   214bc:	stmdaeq	r8, {r1, r2, r8, ip, sp, lr, pc}
   214c0:	streq	pc, [ip, -r6, lsl #2]
   214c4:	stmdbvs	r4!, {r0, sp, lr, pc}^
   214c8:	stmdavs	r5!, {r2, r4, r7, r8, ip, sp, pc}
   214cc:			; <UNDEFINED> instruction: 0x4642463b
   214d0:	strtmi	r2, [r0], -r1, lsl #2
   214d4:	strmi	r6, [r8, sp, ror #21]!
   214d8:	rscsle	r2, r4, r0, lsl #16
   214dc:	movwcs	r2, #4608	; 0x1200
   214e0:	teqvs	r2, r0, lsr r6
   214e4:	cmnvs	r3, r2, lsr r2
   214e8:	strdlt	r6, [r2], -r3
   214ec:	ldrhhi	lr, [r0, #141]!	; 0x8d
   214f0:	stmib	r6, {r8, r9, sp}^
   214f4:	ldrb	r3, [r1, r2, lsl #6]!
   214f8:	ldrtmi	r4, [r0], -r6, lsl #22
   214fc:	movwcc	r4, #33915	; 0x847b
   21500:			; <UNDEFINED> instruction: 0xf7f26033
   21504:			; <UNDEFINED> instruction: 0xf7f0fbef
   21508:	svclt	0x0000ee6e
   2150c:	andeq	ip, r4, r0, lsr #23
   21510:			; <UNDEFINED> instruction: 0x00049ab0
   21514:	andeq	sl, r4, ip, asr r5
   21518:	ldrbmi	r6, [r0, -r0, lsl #19]!
   2151c:	ldrbmi	r6, [r0, -r0, asr #19]!
   21520:	bicvs	r2, r3, r0, lsl #6
   21524:	svclt	0x00004770
   21528:			; <UNDEFINED> instruction: 0x460db5f8
   2152c:	strmi	r6, [r4], -fp, lsl #20
   21530:	ldmdavs	sl, {r0, r1, r4, r8, ip, sp, pc}
   21534:	andsvs	r3, sl, r1, lsl #4
   21538:			; <UNDEFINED> instruction: 0xb1266a26
   2153c:	bcc	7b60c <_ZdlPv@@Base+0x37e1c>
   21540:	bcs	39610 <__printf_chk@plt+0x271e0>
   21544:	stmiavs	sl!, {r1, r2, r3, r8, sl, fp, ip, lr, pc}
   21548:	ldmib	r5, {r5, r9, sl, lr}^
   2154c:	stmdbvs	r9!, {r0, r1, r9, sl, ip, sp, lr}^
   21550:	adcvs	r6, r2, r3, lsr #4
   21554:	movwcs	lr, #27093	; 0x69d5
   21558:	strvc	lr, [r3], -r4, asr #19
   2155c:	andne	lr, r5, #196, 18	; 0x310000
   21560:	ldflte	f6, [r8, #908]!	; 0x38c
   21564:			; <UNDEFINED> instruction: 0xf0176970
   21568:	ldmvs	r0!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   2156c:			; <UNDEFINED> instruction: 0xf8d0b138
   21570:	rscsvs	r3, r3, r0, lsl #1
   21574:			; <UNDEFINED> instruction: 0xf93cf022
   21578:	stmdacs	r0, {r4, r5, r6, r7, fp, sp, lr}
   2157c:			; <UNDEFINED> instruction: 0x4630d1f7
   21580:			; <UNDEFINED> instruction: 0xf936f022
   21584:	ldrb	r6, [lr, fp, lsr #20]
   21588:	stmdblt	r0!, {r4, r5, r6, r7, fp, sp, lr}
   2158c:			; <UNDEFINED> instruction: 0xf0224630
   21590:			; <UNDEFINED> instruction: 0xf7f0f92f
   21594:			; <UNDEFINED> instruction: 0xf8d0ee28
   21598:	rscsvs	r3, r3, r0, lsl #1
   2159c:			; <UNDEFINED> instruction: 0xf928f022
   215a0:	svclt	0x0000e7f2
   215a4:	ldrlt	r6, [r0, #-2563]!	; 0xfffff5fd
   215a8:	addlt	r4, r3, r5, lsl #12
   215ac:	cmplt	r3, ip, lsl #12
   215b0:	bvs	a4dbe8 <_ZdlPv@@Base+0xa0a3f8>
   215b4:	andcc	r4, r4, r1, lsr #12
   215b8:	pop	{r0, r1, ip, sp, pc}
   215bc:			; <UNDEFINED> instruction: 0xf7ff4030
   215c0:	stmdbmi	r9, {r0, r1, r3, r4, r9, sl, fp, ip, sp, pc}
   215c4:	andpl	pc, r7, r0, asr #12
   215c8:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
   215cc:			; <UNDEFINED> instruction: 0xff20f01d
   215d0:			; <UNDEFINED> instruction: 0x2c009a01
   215d4:	stmdbmi	r5, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   215d8:	andpl	pc, r8, r0, asr #12
   215dc:	ldrbtmi	r9, [r9], #-513	; 0xfffffdff
   215e0:			; <UNDEFINED> instruction: 0xff16f01d
   215e4:	strb	r9, [r4, r1, lsl #20]!
   215e8:	andeq	r6, r2, lr, lsl #10
   215ec:	strdeq	r6, [r2], -sl
   215f0:			; <UNDEFINED> instruction: 0x4604b538
   215f4:	strmi	r6, [sp], -r0, lsl #20
   215f8:	strtmi	fp, [r9], -r8, lsr #2
   215fc:	pop	{r2, ip, sp}
   21600:			; <UNDEFINED> instruction: 0xf7ff4038
   21604:	stmdbmi	r6, {r0, r1, r3, r5, r9, sl, fp, ip, sp, pc}
   21608:	andpl	pc, lr, r0, asr #12
   2160c:			; <UNDEFINED> instruction: 0xf01d4479
   21610:	bvs	861214 <_ZdlPv@@Base+0x81da24>
   21614:	andcc	r4, r4, r9, lsr #12
   21618:	ldrhtmi	lr, [r8], -sp
   2161c:	mrclt	7, 0, APSR_nzcv, cr14, cr15, {7}
   21620:	andeq	r6, r2, ip, asr #9
   21624:	ldrbmi	r6, [r0, -r0, lsl #18]!
   21628:	blmi	4f3e78 <_ZdlPv@@Base+0x4b0688>
   2162c:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   21630:	stmdbvs	r1, {r0, r1, r2, r7, ip, sp, pc}
   21634:			; <UNDEFINED> instruction: 0x466d58d3
   21638:			; <UNDEFINED> instruction: 0x46284c10
   2163c:	movwls	r6, #22555	; 0x581b
   21640:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21644:	ldc2	0, cr15, [sl, #-120]	; 0xffffff88
   21648:	ldrbtmi	r4, [ip], #-2573	; 0xfffff5f3
   2164c:	strtmi	r4, [r9], -sp, lsl #16
   21650:	stmiapl	r3!, {r0, r1, r5, r9, sl, lr}
   21654:			; <UNDEFINED> instruction: 0x461a4478
   21658:	stc2l	0, cr15, [r4, #-120]!	; 0xffffff88
   2165c:	blmi	1b3e8c <_ZdlPv@@Base+0x17069c>
   21660:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21664:	blls	17b6d4 <_ZdlPv@@Base+0x137ee4>
   21668:	qaddle	r4, sl, r1
   2166c:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   21670:	ldc	7, cr15, [r2, #960]!	; 0x3c0
   21674:			; <UNDEFINED> instruction: 0x0004c6b2
   21678:	andeq	r0, r0, ip, ror r1
   2167c:	muleq	r4, r6, r6
   21680:	andeq	r0, r0, r8, asr #4
   21684:	andeq	r5, r2, r0, lsl #5
   21688:	andeq	ip, r4, r0, lsl #13
   2168c:	ldrbmi	lr, [r0, sp, lsr #18]!
   21690:	andscs	r4, ip, r4, lsl #12
   21694:			; <UNDEFINED> instruction: 0xf022460d
   21698:	stccc	8, cr15, [r1, #-540]	; 0xfffffde4
   2169c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   216a0:	andeq	pc, r1, #79	; 0x4f
   216a4:	ldrdhi	pc, [ip], -r4
   216a8:			; <UNDEFINED> instruction: 0xa014f8d4
   216ac:	stmib	r0, {r0, r1, r2, r9, sl, lr}^
   216b0:	stmib	r0, {r8, r9, sp}^
   216b4:	tstvs	r3, r2, lsl #6
   216b8:	movwcc	lr, #22976	; 0x59c0
   216bc:			; <UNDEFINED> instruction: 0xf100d428
   216c0:	strbmi	r0, [r4], -r4, lsl #18
   216c4:	ldmibvs	fp!, {r0, r1, r2, sp, lr, pc}
   216c8:	subsvs	r6, r8, r6, asr #32
   216cc:			; <UNDEFINED> instruction: 0xf8da61b8
   216d0:	stccc	0, cr10, [r1, #-16]
   216d4:			; <UNDEFINED> instruction: 0xf108d31c
   216d8:	strtmi	r0, [r2], -r0, lsl #7
   216dc:			; <UNDEFINED> instruction: 0x4648429c
   216e0:			; <UNDEFINED> instruction: 0xf8d8bf24
   216e4:	strbmi	r8, [r2], -r0, lsl #1
   216e8:			; <UNDEFINED> instruction: 0xf8144614
   216ec:	ldrtmi	r6, [r1], -r1, lsl #22
   216f0:	ldc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
   216f4:	mcrcs	6, 0, r4, cr0, cr0, {2}
   216f8:			; <UNDEFINED> instruction: 0xf8dad1eb
   216fc:	ldmvs	fp, {ip, sp}
   21700:	ldmdbvs	fp!, {r3, r4, r7, r8, r9, sl, lr}^
   21704:	bicsle	r2, lr, r0, lsl #22
   21708:	stmib	r7, {r0, r1, r6, sp, lr}^
   2170c:	ldrb	r0, [lr, r5]
   21710:	pop	{r3, r4, r5, r9, sl, lr}
   21714:	svclt	0x000087f0
   21718:			; <UNDEFINED> instruction: 0x4605b5f8
   2171c:	mvnslt	r4, ip, lsl #12
   21720:	teqlt	r7, #192512	; 0x2f000
   21724:	stmdbvs	r9!, {r0, r1, r3, r4, r5, r7, fp, sp, lr}
   21728:	mulle	sl, r9, r2
   2172c:			; <UNDEFINED> instruction: 0xf7ff4638
   21730:	bvs	be15ec <_ZdlPv@@Base+0xb9ddfc>
   21734:	blcc	7b808 <_ZdlPv@@Base+0x38018>
   21738:	blcs	3980c <__printf_chk@plt+0x273dc>
   2173c:	stcle	6, cr4, [r8, #-28]!	; 0xffffffe4
   21740:	strtmi	r6, [r1], -pc, lsr #4
   21744:	cfldrsne	mvf3, [r8, #-476]!	; 0xfffffe24
   21748:			; <UNDEFINED> instruction: 0xf7ffb2e4
   2174c:	stmdbvs	fp!, {r0, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   21750:			; <UNDEFINED> instruction: 0xf1032c02
   21754:			; <UNDEFINED> instruction: 0x612b0301
   21758:	movwcs	fp, #3972	; 0xf84
   2175c:	ldflte	f6, [r8, #428]!	; 0x1ac
   21760:			; <UNDEFINED> instruction: 0xf640491b
   21764:	ldrbtmi	r4, [r9], #-246	; 0xffffff0a
   21768:	mrc2	0, 2, pc, cr2, cr13, {0}
   2176c:	svccs	0x00006a2f
   21770:			; <UNDEFINED> instruction: 0x201cd1d8
   21774:			; <UNDEFINED> instruction: 0xf818f022
   21778:	mrscs	r2, R9_usr
   2177c:			; <UNDEFINED> instruction: 0x46074613
   21780:	stmib	r0, {r3, r5, r9, sp, lr}^
   21784:	stmib	r0, {r9, ip}^
   21788:	tstvs	r2, r2, lsl #4
   2178c:	andcs	lr, r5, #192, 18	; 0x300000
   21790:	ldmdbvs	r0!, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   21794:	stc2	0, cr15, [r8, #92]!	; 0x5c
   21798:	teqlt	r8, r0	; <illegal shifter operand>
   2179c:	ldrdcc	pc, [r0], r0
   217a0:			; <UNDEFINED> instruction: 0xf02260f3
   217a4:	ldmvs	r0!, {r0, r2, r5, fp, ip, sp, lr, pc}^
   217a8:	mvnsle	r2, r0, lsl #16
   217ac:			; <UNDEFINED> instruction: 0xf0224630
   217b0:	bfc	pc, (invalid: 16:5)	; <UNPREDICTABLE>
   217b4:	stmdblt	r0!, {r4, r5, r6, r7, fp, sp, lr}
   217b8:			; <UNDEFINED> instruction: 0xf0224630
   217bc:			; <UNDEFINED> instruction: 0xf7f0f819
   217c0:			; <UNDEFINED> instruction: 0xf8d0ed12
   217c4:	rscsvs	r3, r3, r0, lsl #1
   217c8:			; <UNDEFINED> instruction: 0xf812f022
   217cc:	svclt	0x0000e7f2
   217d0:	andeq	r6, r2, r2, ror r3
   217d4:	strmi	fp, [r3], -r8, lsl #10
   217d8:	svcvc	0x00194608
   217dc:			; <UNDEFINED> instruction: 0xff9cf7ff
   217e0:	stclt	0, cr2, [r8, #-4]
   217e4:	ldrlt	fp, [r8, #-353]!	; 0xfffffe9f
   217e8:	stmdavc	r9, {r2, r3, r9, sl, lr}
   217ec:	teqlt	r1, r5, lsl #12
   217f0:			; <UNDEFINED> instruction: 0xf7ff4628
   217f4:			; <UNDEFINED> instruction: 0xf814ff91
   217f8:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   217fc:	ldfltd	f5, [r8, #-992]!	; 0xfffffc20
   21800:	svclt	0x00004770
   21804:	ldrlt	r2, [r8, #-2313]!	; 0xfffff6f7
   21808:	strmi	r4, [r5], -ip, lsl #12
   2180c:			; <UNDEFINED> instruction: 0xf64cd810
   21810:			; <UNDEFINED> instruction: 0xf6cc43cd
   21814:	smlabtcs	sl, ip, r3, r4
   21818:	blx	fe8f30c2 <_ZdlPv@@Base+0xfe8af8d2>
   2181c:	ldmeq	fp, {r2, r8, r9, sp}^
   21820:	tstmi	r3, r1, lsl #22	; <UNPREDICTABLE>
   21824:	ldrhtmi	lr, [r8], -sp
   21828:	sbclt	r3, r9, #48, 2
   2182c:	svclt	0x0074f7ff
   21830:	bicmi	pc, sp, ip, asr #12
   21834:	bicmi	pc, ip, ip, asr #13
   21838:	smlatbcc	r4, r1, fp, pc	; <UNPREDICTABLE>
   2183c:			; <UNDEFINED> instruction: 0xf7ff08c9
   21840:	strb	pc, [r4, r1, ror #31]!	; <UNPREDICTABLE>
   21844:	mcrne	5, 0, fp, cr12, cr8, {1}
   21848:	blle	173064 <_ZdlPv@@Base+0x12f874>
   2184c:	strtmi	r4, [r8], -r1, lsr #12
   21850:	ldrhtmi	lr, [r8], -sp
   21854:	svclt	0x00d6f7ff
   21858:			; <UNDEFINED> instruction: 0x212d4264
   2185c:			; <UNDEFINED> instruction: 0xff5cf7ff
   21860:	strtmi	r4, [r1], -r8, lsr #12
   21864:	ldrhtmi	lr, [r8], -sp
   21868:	svclt	0x00ccf7ff
   2186c:	blmi	7f40ec <_ZdlPv@@Base+0x7b08fc>
   21870:	ldrblt	r4, [r0, #1146]!	; 0x47a
   21874:	ldmpl	r3, {r0, r1, r2, r9, sl, lr}^
   21878:	eorcs	fp, r4, r3, lsl #1
   2187c:	ldmdavs	fp, {r2, r3, r9, sl, lr}
   21880:			; <UNDEFINED> instruction: 0xf04f9301
   21884:			; <UNDEFINED> instruction: 0xf0210300
   21888:	ldcmi	15, cr15, [r9, #-572]	; 0xfffffdc4
   2188c:			; <UNDEFINED> instruction: 0x4606447d
   21890:	ldc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
   21894:	cmplt	r1, r1, lsr #16
   21898:	stmiapl	sp!, {r1, r2, r4, r8, r9, fp, lr}^
   2189c:	ldmdblt	r3, {r0, r1, r3, r5, r6, sl, fp, ip, lr}
   218a0:			; <UNDEFINED> instruction: 0xf7ff4630
   218a4:			; <UNDEFINED> instruction: 0xf814ff39
   218a8:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   218ac:			; <UNDEFINED> instruction: 0x4639d1f6
   218b0:	strbtmi	r2, [r8], -r0, lsl #4
   218b4:	cdp2	0, 6, cr15, cr8, cr2, {1}
   218b8:	ldrtmi	r4, [r2], -pc, lsl #16
   218bc:	ldrbtmi	r9, [r8], #-2304	; 0xfffff700
   218c0:			; <UNDEFINED> instruction: 0xf7f23080
   218c4:	bmi	3a0810 <_ZdlPv@@Base+0x35d020>
   218c8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   218cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   218d0:	subsmi	r9, sl, r1, lsl #22
   218d4:	andlt	sp, r3, r1, lsl #2
   218d8:			; <UNDEFINED> instruction: 0xf7f0bdf0
   218dc:			; <UNDEFINED> instruction: 0x4630ec7e
   218e0:			; <UNDEFINED> instruction: 0xff86f021
   218e4:	ldcl	7, cr15, [lr], #-960	; 0xfffffc40
   218e8:	andeq	ip, r4, r0, ror r4
   218ec:	andeq	r0, r0, ip, ror r1
   218f0:	andeq	ip, r4, r4, asr r4
   218f4:	andeq	r0, r0, r4, lsl #6
   218f8:	andeq	r2, r5, lr, ror #7
   218fc:	andeq	ip, r4, r6, lsl r4
   21900:			; <UNDEFINED> instruction: 0x4604b5f8
   21904:	tstlt	r1, #14680064	; 0xe00000
   21908:	movtlt	r6, #55845	; 0xda25
   2190c:	stmdbvs	r1!, {r0, r1, r3, r5, r7, fp, sp, lr}
   21910:	mulle	sl, r9, r2
   21914:			; <UNDEFINED> instruction: 0xf7ff4628
   21918:	bvs	a21404 <_ZdlPv@@Base+0x9ddc14>
   2191c:	blcc	7ba10 <_ZdlPv@@Base+0x38220>
   21920:	blcs	39a14 <__printf_chk@plt+0x275e4>
   21924:	stcle	6, cr4, [pc, #-20]!	; 21918 <__printf_chk@plt+0xf4e8>
   21928:	sfmne	f6, 4, [r8, #-148]!	; 0xffffff6c
   2192c:			; <UNDEFINED> instruction: 0xf7ff2100
   21930:	bvs	920a24 <_ZdlPv@@Base+0x8dd234>
   21934:	tstlt	sl, #1474560	; 0x168000
   21938:			; <UNDEFINED> instruction: 0x2100699a
   2193c:	subsvs	r6, r6, r1, ror r0
   21940:	stmdbvs	r3!, {r1, r2, r3, r4, r7, r8, sp, lr}
   21944:	cmnvs	r2, r0, lsl #4
   21948:			; <UNDEFINED> instruction: 0x61233301
   2194c:	ldmdbmi	sp, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   21950:	eorpl	pc, r5, r0, asr #12
   21954:			; <UNDEFINED> instruction: 0xf01d4479
   21958:	bvs	9a0ecc <_ZdlPv@@Base+0x95d6dc>
   2195c:	bicsle	r2, r5, r0, lsl #26
   21960:			; <UNDEFINED> instruction: 0xf021201c
   21964:	andcs	pc, r0, #33, 30	; 0x84
   21968:	ldrmi	r2, [r3], -r1, lsl #2
   2196c:	eorvs	r4, r0, #5242880	; 0x500000
   21970:	andne	lr, r0, #192, 18	; 0x300000
   21974:	andcs	lr, r2, #192, 18	; 0x300000
   21978:	stmib	r0, {r1, r8, sp, lr}^
   2197c:	strb	r2, [r6, r5, lsl #4]
   21980:	stmib	r3, {r1, r4, r5, r6, sp, lr}^
   21984:	ldrb	r6, [ip, r5, lsl #12]
   21988:			; <UNDEFINED> instruction: 0xf0176978
   2198c:	ldmvs	r8!, {r0, r2, r3, r5, r7, sl, fp, ip, sp, lr, pc}^
   21990:			; <UNDEFINED> instruction: 0xf8d0b138
   21994:	rscsvs	r3, fp, r0, lsl #1
   21998:			; <UNDEFINED> instruction: 0xff2af021
   2199c:	stmdacs	r0, {r3, r4, r5, r6, r7, fp, sp, lr}
   219a0:			; <UNDEFINED> instruction: 0x4638d1f7
   219a4:			; <UNDEFINED> instruction: 0xff24f021
   219a8:	ldmvs	r8!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   219ac:	ldrtmi	fp, [r8], -r0, lsr #18
   219b0:			; <UNDEFINED> instruction: 0xff1ef021
   219b4:	ldc	7, cr15, [r6], {240}	; 0xf0
   219b8:	ldrdcc	pc, [r0], r0
   219bc:			; <UNDEFINED> instruction: 0xf02160fb
   219c0:			; <UNDEFINED> instruction: 0xe7f2ff17
   219c4:	andeq	r6, r2, r4, lsl #3
   219c8:	mvnsmi	lr, sp, lsr #18
   219cc:	stmibvs	lr, {r2, r9, sl, lr}
   219d0:	ldmdami	r9, {r0, r2, r5, r9, sl, lr}
   219d4:	stmib	r4, {r8, r9, sl, sp}^
   219d8:	ldrmi	r7, [r0], r3, lsl #14
   219dc:	rsbvs	r4, r6, r8, ror r4
   219e0:	addsvc	pc, lr, r0, lsl #10
   219e4:	bleq	65fb00 <_ZdlPv@@Base+0x61c310>
   219e8:	ldrmi	r4, [lr], -r8, lsr #12
   219ec:	ldc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
   219f0:	movwcs	r6, #6817	; 0x1aa1
   219f4:	strhi	lr, [pc, -r4, asr #19]
   219f8:	strbtvs	r6, [r3], #-1510	; 0xfffffa1a
   219fc:	orrlt	r6, r1, r1, ror #9
   21a00:	ldmvs	r3, {r1, r5, r7, r8, r9, fp, sp, lr}^
   21a04:	strtvs	r6, [r3], #2386	; 0x952
   21a08:	stmib	r4, {r1, r5, r8, sl, sp, lr}^
   21a0c:	blmi	2ee620 <_ZdlPv@@Base+0x2aae30>
   21a10:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   21a14:	bvs	fe6fba28 <_ZdlPv@@Base+0xfe6b8238>
   21a18:	strvs	r4, [r0, #1944]!	; 0x798
   21a1c:	pop	{r5, r9, sl, lr}
   21a20:	strtvs	r8, [r1], #496	; 0x1f0
   21a24:	stmib	r4, {r0, r5, r8, sl, sp, lr}^
   21a28:	ldrb	r1, [r0, r3, lsl #2]!
   21a2c:			; <UNDEFINED> instruction: 0xf7fd4628
   21a30:			; <UNDEFINED> instruction: 0xf7f0ffcf
   21a34:	svclt	0x0000ebd8
   21a38:	andeq	r9, r4, r4, lsl #11
   21a3c:	andeq	ip, r4, ip, lsr r6
   21a40:			; <UNDEFINED> instruction: 0xb09db5f0
   21a44:	stcge	12, cr4, [r3, #-164]	; 0xffffff5c
   21a48:	vmlage.f32	s8, s4, s19
   21a4c:	blmi	a72c44 <_ZdlPv@@Base+0xa2f454>
   21a50:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
   21a54:	strtmi	r4, [r8], -r4, lsl #12
   21a58:	andsls	r6, fp, #1179648	; 0x120000
   21a5c:	andeq	pc, r0, #79	; 0x4f
   21a60:	tstls	r1, r5, lsr #20
   21a64:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
   21a68:	ldmpl	pc, {r0, sl, fp, ip, pc}	; <UNPREDICTABLE>
   21a6c:	ldmdavs	fp!, {r9, sp}
   21a70:			; <UNDEFINED> instruction: 0xffaaf7ff
   21a74:	movwls	r2, #8960	; 0x2300
   21a78:	andcc	lr, r6, #3620864	; 0x374000
   21a7c:	andle	r4, fp, #805306377	; 0x30000009
   21a80:	andls	r1, r6, #23040	; 0x5a00
   21a84:	bllt	3faec <__printf_chk@plt+0x2d6bc>
   21a88:	strtmi	r9, [r0], -r2, lsl #18
   21a8c:			; <UNDEFINED> instruction: 0xff38f7ff
   21a90:	andcc	lr, r6, #3620864	; 0x374000
   21a94:	mvnsle	r4, #805306377	; 0x30000009
   21a98:			; <UNDEFINED> instruction: 0x46284631
   21a9c:	ldc2l	7, cr15, [r2], #1012	; 0x3f4
   21aa0:	mvnsle	r1, r3, asr #24
   21aa4:	stmdage	r9, {r0, r2, r4, r8, r9, fp, lr}
   21aa8:			; <UNDEFINED> instruction: 0xf503447b
   21aac:	movwls	r7, #13214	; 0x339e
   21ab0:			; <UNDEFINED> instruction: 0xff8ef7fd
   21ab4:	blmi	3b4304 <_ZdlPv@@Base+0x370b14>
   21ab8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21abc:	blls	6fbb2c <_ZdlPv@@Base+0x6b833c>
   21ac0:	qaddle	r4, sl, r7
   21ac4:	andslt	r2, sp, r1
   21ac8:	sbclt	fp, r1, #240, 26	; 0x3c00
   21acc:			; <UNDEFINED> instruction: 0xf7ff4620
   21ad0:	ldrb	pc, [r1, r3, lsr #28]	; <UNPREDICTABLE>
   21ad4:	bl	fe05fa9c <_ZdlPv@@Base+0xfe01c2ac>
   21ad8:	stmdage	r9, {r1, r3, r8, r9, fp, lr}
   21adc:			; <UNDEFINED> instruction: 0xf503447b
   21ae0:	movwls	r7, #13214	; 0x339e
   21ae4:			; <UNDEFINED> instruction: 0xff74f7fd
   21ae8:	bl	1f5fab0 <_ZdlPv@@Base+0x1f1c2c0>
   21aec:	muleq	r4, r4, r2
   21af0:	andeq	r0, r0, ip, ror r1
   21af4:	andeq	ip, r4, lr, lsl #5
   21af8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   21afc:			; <UNDEFINED> instruction: 0x000494b8
   21b00:	andeq	ip, r4, r8, lsr #4
   21b04:	andeq	r9, r4, r4, lsl #9
   21b08:	blmi	8f4398 <_ZdlPv@@Base+0x8b0ba8>
   21b0c:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   21b10:	cdpmi	0, 2, cr11, cr2, cr10, {4}
   21b14:			; <UNDEFINED> instruction: 0x466c58d3
   21b18:			; <UNDEFINED> instruction: 0x4620447e
   21b1c:	movwls	r6, #38939	; 0x981b
   21b20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   21b24:	blx	ffd5fb2a <_ZdlPv@@Base+0xffd1c33a>
   21b28:			; <UNDEFINED> instruction: 0xf0212034
   21b2c:	ldmdbmi	ip, {r0, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   21b30:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
   21b34:			; <UNDEFINED> instruction: 0xf7ff3168
   21b38:			; <UNDEFINED> instruction: 0x4629f835
   21b3c:			; <UNDEFINED> instruction: 0xf7ff4620
   21b40:	blmi	6616c4 <_ZdlPv@@Base+0x61ded4>
   21b44:	ldmpl	r3!, {r5, r6, sp}^
   21b48:			; <UNDEFINED> instruction: 0xf021681d
   21b4c:	strtmi	pc, [fp], -sp, lsr #28
   21b50:	strtmi	r2, [r1], -r0, lsl #4
   21b54:			; <UNDEFINED> instruction: 0xf7ff4605
   21b58:	qasxmi	pc, r8, r7	; <UNPREDICTABLE>
   21b5c:	ldc2	7, cr15, [r2, #-1016]!	; 0xfffffc08
   21b60:			; <UNDEFINED> instruction: 0xf7fd4620
   21b64:	bmi	461840 <_ZdlPv@@Base+0x41e050>
   21b68:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   21b6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   21b70:	subsmi	r9, sl, r9, lsl #22
   21b74:	andlt	sp, sl, r1, lsl #2
   21b78:			; <UNDEFINED> instruction: 0xf7f0bd70
   21b7c:	strtmi	lr, [r8], -lr, lsr #22
   21b80:	cdp2	0, 3, cr15, cr6, cr1, {1}
   21b84:			; <UNDEFINED> instruction: 0xf7fd4620
   21b88:			; <UNDEFINED> instruction: 0xf7f0ff23
   21b8c:	ldrb	lr, [r6, ip, lsr #22]!
   21b90:	svclt	0x0000e7f8
   21b94:	ldrdeq	ip, [r4], -r2
   21b98:	andeq	r0, r0, ip, ror r1
   21b9c:	andeq	ip, r4, r8, asr #3
   21ba0:	andeq	r2, r5, sl, ror r1
   21ba4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   21ba8:	andeq	ip, r4, r6, ror r1
   21bac:	ldrblt	r4, [r0, #-2835]!	; 0xfffff4ed
   21bb0:			; <UNDEFINED> instruction: 0x4606447b
   21bb4:	strmi	r2, [r4], -r0, lsl #10
   21bb8:	orrsvc	pc, lr, #12582912	; 0xc00000
   21bbc:	sbcvs	r6, r5, r5, asr #32
   21bc0:			; <UNDEFINED> instruction: 0xf8466105
   21bc4:			; <UNDEFINED> instruction: 0x46303b18
   21bc8:	blx	fe8dfbce <_ZdlPv@@Base+0xfe89c3de>
   21bcc:	andcs	r4, r1, #12, 22	; 0x3000
   21bd0:	ldrbtmi	r6, [fp], #-1509	; 0xfffffa1b
   21bd4:	strvs	r6, [r5, #-1189]!	; 0xfffffb5b
   21bd8:			; <UNDEFINED> instruction: 0x61256818
   21bdc:	rscvs	r6, r5, r3, lsl #16
   21be0:	strpl	lr, [pc, #-2500]	; 21224 <__printf_chk@plt+0xedf4>
   21be4:	strbtvs	r6, [r5], #2715	; 0xa9b
   21be8:	ldrmi	r6, [r8, r2, ror #8]
   21bec:	strtmi	r6, [r0], -r0, lsr #11
   21bf0:			; <UNDEFINED> instruction: 0x4630bd70
   21bf4:	mcr2	7, 7, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
   21bf8:	b	ffd5fbc0 <_ZdlPv@@Base+0xffd1c3d0>
   21bfc:			; <UNDEFINED> instruction: 0x000493b0
   21c00:	andeq	ip, r4, sl, ror r4
   21c04:	ldrbmi	r6, [r0, -r0, lsl #22]!
   21c08:			; <UNDEFINED> instruction: 0x4606b5f8
   21c0c:			; <UNDEFINED> instruction: 0xf7f0b1f0
   21c10:			; <UNDEFINED> instruction: 0x4605eb78
   21c14:			; <UNDEFINED> instruction: 0xf021201c
   21c18:	blmi	6a133c <_ZdlPv@@Base+0x65db4c>
   21c1c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   21c20:	strmi	r3, [r4], -r8, asr #7
   21c24:	sbcvs	r6, r2, r2, asr #32
   21c28:	strtmi	r6, [r8], -r3
   21c2c:			; <UNDEFINED> instruction: 0xf7f06122
   21c30:			; <UNDEFINED> instruction: 0x4607ea78
   21c34:	stmdblt	r5!, {r5, r7, r8, sp, lr}
   21c38:			; <UNDEFINED> instruction: 0x4620443d
   21c3c:	strvc	lr, [r3, #-2500]	; 0xfffff63c
   21c40:			; <UNDEFINED> instruction: 0x4631bdf8
   21c44:			; <UNDEFINED> instruction: 0xf7f0462a
   21c48:	ldrb	lr, [r5, sl, asr #22]!
   21c4c:			; <UNDEFINED> instruction: 0xf021201c
   21c50:	blmi	361304 <_ZdlPv@@Base+0x31db14>
   21c54:	biccc	r4, r8, #2063597568	; 0x7b000000
   21c58:	subvs	r4, r6, r4, lsl #12
   21c5c:	rscvs	r4, r6, r0, lsr r6
   21c60:	eorvs	r6, r3, r6, lsr #2
   21c64:	b	175fc2c <_ZdlPv@@Base+0x171c43c>
   21c68:	stmib	r4, {r5, r7, r8, sp, lr}^
   21c6c:	strtmi	r0, [r0], -r3
   21c70:			; <UNDEFINED> instruction: 0x4620bdf8
   21c74:	ldc2	0, cr15, [ip, #132]!	; 0x84
   21c78:	b	fed5fc40 <_ZdlPv@@Base+0xfed1c450>
   21c7c:	svclt	0x0000e7f9
   21c80:	andeq	r9, r4, r2, asr #6
   21c84:	andeq	r9, r4, ip, lsl #6
   21c88:	mvnsmi	lr, sp, lsr #18
   21c8c:	svcmi	0x001d1e0e
   21c90:	ldrbtmi	fp, [pc], #-130	; 21c98 <__printf_chk@plt+0xf868>
   21c94:	stcle	0, cr13, [fp, #-152]!	; 0xffffff68
   21c98:	adcsmi	r6, r3, #1072	; 0x430
   21c9c:	vmlacs.f64	d13, d1, d24
   21ca0:	stcle	14, cr6, [r8, #-16]
   21ca4:	ldrdhi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   21ca8:	ldrbtmi	r2, [r8], #1281	; 0x501
   21cac:	strcc	fp, [r1, #-420]	; 0xfffffe5c
   21cb0:	adcmi	r6, lr, #164, 20	; 0xa4000
   21cb4:	blmi	5964a4 <_ZdlPv@@Base+0x552cb4>
   21cb8:	ldmpl	fp!, {r5, r6, sp}^
   21cbc:	movwls	r6, #6171	; 0x181b
   21cc0:	ldc2l	0, cr15, [r2, #-132]!	; 0xffffff7c
   21cc4:	blls	73550 <_ZdlPv@@Base+0x2fd60>
   21cc8:	strmi	r2, [r4], -r0, lsl #4
   21ccc:	mrc2	7, 3, pc, cr12, cr15, {7}
   21cd0:	andlt	r4, r2, r0, lsr #12
   21cd4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   21cd8:			; <UNDEFINED> instruction: 0xf6404641
   21cdc:			; <UNDEFINED> instruction: 0xf01d6063
   21ce0:			; <UNDEFINED> instruction: 0xe7e4fb97
   21ce4:	andlt	r6, r2, r0, asr #27
   21ce8:	ldrhmi	lr, [r0, #141]!	; 0x8d
   21cec:	svclt	0x008cf7ff
   21cf0:	strtmi	r2, [r0], -r0, lsl #8
   21cf4:	pop	{r1, ip, sp, pc}
   21cf8:			; <UNDEFINED> instruction: 0x462081f0
   21cfc:	ldc2l	0, cr15, [r8, #-132]!	; 0xffffff7c
   21d00:	b	1c5fcc8 <_ZdlPv@@Base+0x1c1c4d8>
   21d04:	andeq	ip, r4, lr, asr #32
   21d08:	andeq	r5, r2, lr, lsr #28
   21d0c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   21d10:	blmi	ff9348a4 <_ZdlPv@@Base+0xff8f10b4>
   21d14:	push	{r1, r3, r4, r5, r6, sl, lr}
   21d18:	strdlt	r4, [r6], r0
   21d1c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   21d20:			; <UNDEFINED> instruction: 0xf04f9305
   21d24:	blmi	ff82292c <_ZdlPv@@Base+0xff7df13c>
   21d28:	tstlt	r8, fp, ror r4
   21d2c:	stmiblt	r9, {r0, fp, ip, sp, lr}
   21d30:	ldmmi	pc, {r1, r2, r3, r4, r6, r7, r9, fp, lr}^	; <UNPREDICTABLE>
   21d34:	ldrbtmi	r5, [r8], #-2201	; 0xfffff767
   21d38:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
   21d3c:	blmi	ff6748b8 <_ZdlPv@@Base+0xff6310c8>
   21d40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   21d44:	blls	17bdb4 <_ZdlPv@@Base+0x1385c4>
   21d48:			; <UNDEFINED> instruction: 0xf040405a
   21d4c:	mullt	r6, r8, r1
   21d50:			; <UNDEFINED> instruction: 0x87f0e8bd
   21d54:			; <UNDEFINED> instruction: 0xb1aa7842
   21d58:	ldmpl	ip, {r0, r1, r2, r4, r6, r7, r9, fp, lr}
   21d5c:	and	r4, r3, r3, lsl #12
   21d60:	svcne	0x0001f813
   21d64:	rsbsle	r2, fp, r0, lsl #18
   21d68:	bcs	38ef8 <__printf_chk@plt+0x26ac8>
   21d6c:			; <UNDEFINED> instruction: 0x466cd1f8
   21d70:	strtmi	r4, [r0], -r1, lsl #12
   21d74:			; <UNDEFINED> instruction: 0xf972f01e
   21d78:			; <UNDEFINED> instruction: 0x462148d0
   21d7c:			; <UNDEFINED> instruction: 0xf7fe4478
   21d80:			; <UNDEFINED> instruction: 0xe7dbfcf3
   21d84:	ldmpl	ip, {r2, r3, r6, r7, r9, fp, lr}
   21d88:	blcs	38f1c <__printf_chk@plt+0x26aec>
   21d8c:	stmdbcs	sl!, {r0, r5, r6, r8, ip, lr, pc}
   21d90:	stmdbcs	r0, {r3, r4, r5, r6, ip, lr, pc}^
   21d94:	sbchi	pc, lr, r0
   21d98:	bicsle	r2, pc, lr, asr r9	; <UNPREDICTABLE>
   21d9c:			; <UNDEFINED> instruction: 0xf92af7fe
   21da0:	strmi	r4, [r0], lr, ror #12
   21da4:			; <UNDEFINED> instruction: 0xf0224630
   21da8:	blmi	ff1a0234 <_ZdlPv@@Base+0xff15ca44>
   21dac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   21db0:	movwcs	lr, #14803	; 0x39d3
   21db4:			; <UNDEFINED> instruction: 0xf080429a
   21db8:			; <UNDEFINED> instruction: 0xf1b88150
   21dbc:	stclle	15, cr0, [r4, #-0]
   21dc0:			; <UNDEFINED> instruction: 0xf04f2701
   21dc4:	ldrtmi	r0, [r8], -r0, lsr #18
   21dc8:			; <UNDEFINED> instruction: 0xf886f7fe
   21dcc:	and	r4, lr, r5, lsl #12
   21dd0:	rscvs	r1, sl, sl, asr ip
   21dd4:	stmcs	lr, {r3, r4, fp, ip, sp, lr}
   21dd8:	andcc	lr, r1, #3620864	; 0x374000
   21ddc:	eorcs	fp, r2, r8, lsl #30
   21de0:	sbclt	r4, r4, #805306377	; 0x30000009
   21de4:	bls	586fc <_ZdlPv@@Base+0x14f0c>
   21de8:	tstls	r1, r9, asr ip
   21dec:	ldmib	r5, {r2, r4, r6, r7, sl, ip, lr}^
   21df0:	addsmi	r3, r3, #805306368	; 0x30000000
   21df4:	stmdavs	fp!, {r2, r3, r5, r6, r7, r8, r9, ip, lr, pc}
   21df8:	strtmi	r2, [r8], -r0, lsl #2
   21dfc:			; <UNDEFINED> instruction: 0x4798689b
   21e00:	mvnle	r1, r3, asr #24
   21e04:			; <UNDEFINED> instruction: 0xf7fe4638
   21e08:	strhlt	pc, [r0, #-137]	; 0xffffff77	; <UNPREDICTABLE>
   21e0c:	andcc	lr, r1, #3620864	; 0x374000
   21e10:	ble	cb2864 <_ZdlPv@@Base+0xc6f074>
   21e14:	mrrcne	10, 0, r9, r9, cr0	; <UNPREDICTABLE>
   21e18:			; <UNDEFINED> instruction: 0xf8029101
   21e1c:	stmdavs	fp!, {r0, r1, ip, pc}
   21e20:	ldmdavs	fp, {r3, r5, r9, sl, lr}^
   21e24:			; <UNDEFINED> instruction: 0x37014798
   21e28:	ble	ff333510 <_ZdlPv@@Base+0xff2efd20>
   21e2c:	andcc	lr, r1, #3620864	; 0x374000
   21e30:	vrshr.s64	d4, d3, #64
   21e34:	bls	422b8 <__printf_chk@plt+0x2fe88>
   21e38:	tstcs	r0, r8, asr ip
   21e3c:	ldrbpl	r9, [r1], #1
   21e40:			; <UNDEFINED> instruction: 0xf7ff9800
   21e44:			; <UNDEFINED> instruction: 0xf7fefee1
   21e48:			; <UNDEFINED> instruction: 0x4630fbbd
   21e4c:			; <UNDEFINED> instruction: 0xf938f022
   21e50:			; <UNDEFINED> instruction: 0xf1a1e774
   21e54:			; <UNDEFINED> instruction: 0xf7fe0030
   21e58:			; <UNDEFINED> instruction: 0xf7fef83f
   21e5c:			; <UNDEFINED> instruction: 0xe76dfbb3
   21e60:			; <UNDEFINED> instruction: 0xf7f0220a
   21e64:			; <UNDEFINED> instruction: 0xf7fee910
   21e68:			; <UNDEFINED> instruction: 0xf7fef837
   21e6c:	strb	pc, [r5, -fp, lsr #23]!	; <UNPREDICTABLE>
   21e70:			; <UNDEFINED> instruction: 0xf0224630
   21e74:	blls	a04a8 <_ZdlPv@@Base+0x5ccb8>
   21e78:			; <UNDEFINED> instruction: 0x4630e7b5
   21e7c:			; <UNDEFINED> instruction: 0xf986f022
   21e80:	strb	r9, [r7, r1, lsl #22]
   21e84:			; <UNDEFINED> instruction: 0xf8b6f7fe
   21e88:	strmi	r4, [r0], lr, ror #12
   21e8c:			; <UNDEFINED> instruction: 0xf0224630
   21e90:			; <UNDEFINED> instruction: 0xf1b8f8ad
   21e94:	ldclle	15, cr0, [r8]
   21e98:			; <UNDEFINED> instruction: 0xf04f2701
   21e9c:	ldrtmi	r0, [r8], -r0, lsr #18
   21ea0:			; <UNDEFINED> instruction: 0xf81af7fe
   21ea4:	and	r4, r4, r4, lsl #12
   21ea8:	rscvs	r1, r2, sl, asr ip
   21eac:	stmcs	lr, {r3, r4, fp, ip, sp, lr}
   21eb0:	ldmib	r4, {r2, r3, r5, r8, ip, lr, pc}^
   21eb4:	addsmi	r3, r3, #805306368	; 0x30000000
   21eb8:	stmdavs	r3!, {r1, r2, r4, r5, r6, r7, r8, r9, ip, lr, pc}
   21ebc:	strtmi	r2, [r0], -r0, lsl #2
   21ec0:			; <UNDEFINED> instruction: 0x4798689b
   21ec4:	mvnsle	r1, r1, asr #24
   21ec8:			; <UNDEFINED> instruction: 0xd00845b8
   21ecc:	andcc	lr, r1, #3620864	; 0x374000
   21ed0:	ble	ab2924 <_ZdlPv@@Base+0xa6f134>
   21ed4:	mrrcne	10, 0, r9, r9, cr0	; <UNPREDICTABLE>
   21ed8:			; <UNDEFINED> instruction: 0xf8029101
   21edc:	stmdavs	r3!, {r0, r1, ip, pc}
   21ee0:	ldmdavs	fp, {r5, r9, sl, lr}^
   21ee4:			; <UNDEFINED> instruction: 0x37014798
   21ee8:	ble	ff6335d0 <_ZdlPv@@Base+0xff5efde0>
   21eec:	andcc	lr, r1, #3620864	; 0x374000
   21ef0:	vrshr.s64	d4, d3, #64
   21ef4:	bls	421d0 <__printf_chk@plt+0x2fda0>
   21ef8:	tstcs	r0, r8, asr ip
   21efc:	ldrbpl	r9, [r1], #1
   21f00:			; <UNDEFINED> instruction: 0xf7ff9800
   21f04:			; <UNDEFINED> instruction: 0xf7fefe81
   21f08:			; <UNDEFINED> instruction: 0xe79efb5d
   21f0c:	sbclt	r9, r5, #1024	; 0x400
   21f10:	addsmi	r9, r3, #8192	; 0x2000
   21f14:	bls	5872c <_ZdlPv@@Base+0x14f3c>
   21f18:	tstls	r1, r9, asr ip
   21f1c:			; <UNDEFINED> instruction: 0xe7c854d5
   21f20:			; <UNDEFINED> instruction: 0xf0224630
   21f24:	blls	a03f8 <_ZdlPv@@Base+0x5cc08>
   21f28:			; <UNDEFINED> instruction: 0x4630e7f5
   21f2c:			; <UNDEFINED> instruction: 0xf92ef022
   21f30:	strb	r9, [pc, r1, lsl #22]
   21f34:			; <UNDEFINED> instruction: 0xf85ef7fe
   21f38:	strmi	r4, [r7], -lr, ror #12
   21f3c:			; <UNDEFINED> instruction: 0xf0224630
   21f40:	svccs	0x0000f855
   21f44:	strcs	sp, [r1, #-3457]	; 0xfffff27f
   21f48:	stmdaeq	r2!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   21f4c:	stmibeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   21f50:	andcc	lr, r1, #3620864	; 0x374000
   21f54:	ble	1c729a8 <_ZdlPv@@Base+0x1c2f1b8>
   21f58:	mrrcne	10, 0, r9, r9, cr0	; <UNPREDICTABLE>
   21f5c:			; <UNDEFINED> instruction: 0xf8029101
   21f60:	ldmib	sp, {r0, r1, pc}^
   21f64:	addsmi	r3, r3, #268435456	; 0x10000000
   21f68:	bls	588fc <_ZdlPv@@Base+0x1510c>
   21f6c:			; <UNDEFINED> instruction: 0x46281c59
   21f70:			; <UNDEFINED> instruction: 0xf8029101
   21f74:			; <UNDEFINED> instruction: 0xf7fd9003
   21f78:	strmi	pc, [r4], -pc, lsr #31
   21f7c:	mrrcne	0, 0, lr, sl, cr4
   21f80:	ldmdavc	r8, {r1, r5, r6, r7, sp, lr}
   21f84:	teqle	lr, lr, lsl #17
   21f88:	andcc	lr, r3, #212, 18	; 0x350000
   21f8c:	mvnsle	r4, #805306377	; 0x30000009
   21f90:	tstcs	r0, r3, lsr #16
   21f94:	ldmvs	fp, {r5, r9, sl, lr}
   21f98:	mcrrne	7, 9, r4, r2, cr8
   21f9c:	ldmib	sp, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
   21fa0:	addsmi	r3, r3, #268435456	; 0x10000000
   21fa4:	bls	588ac <_ZdlPv@@Base+0x150bc>
   21fa8:	tstls	r1, r9, asr ip
   21fac:	ldrbpl	r2, [r1], #397	; 0x18d
   21fb0:	andcc	lr, r1, #3620864	; 0x374000
   21fb4:	ble	cb2a08 <_ZdlPv@@Base+0xc6f218>
   21fb8:	adcmi	r9, pc, #0, 20
   21fbc:	tsteq	r1, r3, lsl #2	; <UNPREDICTABLE>
   21fc0:			; <UNDEFINED> instruction: 0xf8029101
   21fc4:	andle	r8, r8, r3
   21fc8:	andcc	lr, r1, #3620864	; 0x374000
   21fcc:	ble	ff2a20 <_ZdlPv@@Base+0xfaf230>
   21fd0:	mrrcne	10, 0, r9, r9, cr0	; <UNPREDICTABLE>
   21fd4:			; <UNDEFINED> instruction: 0x21209101
   21fd8:	stmdavs	r3!, {r0, r4, r6, r7, sl, ip, lr}
   21fdc:	ldmdavs	fp, {r5, r9, sl, lr}^
   21fe0:	strcc	r4, [r1, #-1944]	; 0xfffff868
   21fe4:	ble	fecf2aa8 <_ZdlPv@@Base+0xfecaf2b8>
   21fe8:	andcc	lr, r1, #3620864	; 0x374000
   21fec:	ble	f32a40 <_ZdlPv@@Base+0xeef250>
   21ff0:	mrrcne	10, 0, r9, r8, cr0
   21ff4:	andls	r2, r1, r0, lsl #2
   21ff8:	stmdals	r0, {r0, r4, r6, r7, sl, ip, lr}
   21ffc:	mcr2	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   22000:	blx	ff860000 <_ZdlPv@@Base+0xff81c810>
   22004:	blls	9bc90 <_ZdlPv@@Base+0x584a0>
   22008:	blx	fe06098c <_ZdlPv@@Base+0xfe01d19c>
   2200c:	addsmi	r9, r3, #8192	; 0x2000
   22010:	bls	5887c <_ZdlPv@@Base+0x1508c>
   22014:	tstls	r1, r9, asr ip
   22018:	andge	pc, r3, r2, lsl #16
   2201c:			; <UNDEFINED> instruction: 0x4630e7b4
   22020:			; <UNDEFINED> instruction: 0xf8b4f022
   22024:	strb	r9, [r7, r1, lsl #22]
   22028:			; <UNDEFINED> instruction: 0xf0224630
   2202c:	blls	a02f0 <_ZdlPv@@Base+0x5cb00>
   22030:			; <UNDEFINED> instruction: 0x4630e7b9
   22034:			; <UNDEFINED> instruction: 0xf8aaf022
   22038:	ldr	r9, [r6, r1, lsl #22]
   2203c:			; <UNDEFINED> instruction: 0xf0224630
   22040:	blls	a02dc <_ZdlPv@@Base+0x5caec>
   22044:	ldrtmi	lr, [r0], -r8, lsl #15
   22048:			; <UNDEFINED> instruction: 0xf8a0f022
   2204c:	strb	r9, [r0, r1, lsl #22]!
   22050:			; <UNDEFINED> instruction: 0xf0224630
   22054:	blls	a02c8 <_ZdlPv@@Base+0x5cad8>
   22058:			; <UNDEFINED> instruction: 0xf7fde7ba
   2205c:	ssat	pc, #13, pc, lsl #29	; <UNPREDICTABLE>
   22060:			; <UNDEFINED> instruction: 0xf0224630
   22064:	blls	a02b8 <_ZdlPv@@Base+0x5cac8>
   22068:	ldrtmi	lr, [r0], -r5, asr #14
   2206c:			; <UNDEFINED> instruction: 0xf88ef022
   22070:	ldr	r9, [sp, r1, lsl #22]!
   22074:			; <UNDEFINED> instruction: 0xf0224630
   22078:	blls	a02a4 <_ZdlPv@@Base+0x5cab4>
   2207c:			; <UNDEFINED> instruction: 0xf7f0e6db
   22080:	ldrtmi	lr, [r0], -ip, lsr #17
   22084:			; <UNDEFINED> instruction: 0xf81cf022
   22088:	stmia	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2208c:			; <UNDEFINED> instruction: 0xf0224630
   22090:			; <UNDEFINED> instruction: 0xf7f0f817
   22094:	ldrtmi	lr, [r0], -r8, lsr #17
   22098:			; <UNDEFINED> instruction: 0xf812f022
   2209c:	stmia	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   220a0:	andeq	fp, r4, ip, asr #31
   220a4:	andeq	r0, r0, ip, ror r1
   220a8:			; <UNDEFINED> instruction: 0x0004bfb8
   220ac:	andeq	r0, r0, r8, asr #4
   220b0:	andeq	r6, r2, lr, ror #1
   220b4:	andeq	fp, r4, r0, lsr #31
   220b8:	andeq	r0, r0, r4, asr r2
   220bc:	andeq	r6, r2, r0, asr #1
   220c0:	andeq	ip, r4, r0, lsr #5
   220c4:	strmi	fp, [r1], -r8, lsl #10
   220c8:	bmi	274cf0 <_ZdlPv@@Base+0x231500>
   220cc:	ldmpl	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   220d0:			; <UNDEFINED> instruction: 0xffc6f7f1
   220d4:	stmdavs	r3, {r6, r8, ip, sp, pc}
   220d8:			; <UNDEFINED> instruction: 0x47986a1b
   220dc:	ldc2	7, cr15, [r4, #1020]	; 0x3fc
   220e0:			; <UNDEFINED> instruction: 0x4008e8bd
   220e4:	blt	1be00e4 <_ZdlPv@@Base+0x1b9c8f4>
   220e8:	svclt	0x0000bd08
   220ec:	andeq	fp, r4, r4, lsl ip
   220f0:	andeq	r0, r0, r0, asr #3
   220f4:			; <UNDEFINED> instruction: 0xf7f0b508
   220f8:	tstlt	r8, lr, ror r9
   220fc:	stmdblt	r3, {r0, r1, fp, ip, sp, lr}
   22100:			; <UNDEFINED> instruction: 0xf7ffbd08
   22104:	pop	{r0, r7, r8, sl, fp, ip, sp, lr, pc}
   22108:			; <UNDEFINED> instruction: 0xf7fe4008
   2210c:	svclt	0x0000ba5b
   22110:			; <UNDEFINED> instruction: 0x4604b538
   22114:			; <UNDEFINED> instruction: 0xf7ff4615
   22118:	movwcs	pc, #2463	; 0x99f	; <UNPREDICTABLE>
   2211c:	rsbvs	r4, r5, #32, 12	; 0x2000000
   22120:	lfmlt	f6, 4, [r8, #-652]!	; 0xfffffd74
   22124:	mvnsmi	lr, #737280	; 0xb4000
   22128:	strmi	r4, [ip], -r1, lsl #13
   2212c:			; <UNDEFINED> instruction: 0xf8f0f7ff
   22130:	strtmi	r2, [r1], -r0, lsl #6
   22134:			; <UNDEFINED> instruction: 0xf8c94648
   22138:			; <UNDEFINED> instruction: 0xf7ff3028
   2213c:	bvs	1920918 <_ZdlPv@@Base+0x18dd128>
   22140:	strteq	pc, [r8], -r9, lsl #2
   22144:			; <UNDEFINED> instruction: 0xf8c96aa5
   22148:	orrlt	r3, sp, r4, lsr #32
   2214c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   22150:			; <UNDEFINED> instruction: 0xf021202c
   22154:	strtmi	pc, [r9], -r9, lsr #22
   22158:	strmi	r6, [r4], -pc, ror #20
   2215c:			; <UNDEFINED> instruction: 0xf97cf7ff
   22160:	stmdavc	r9, {r2, r6, r7, r8, fp, sp, lr, pc}
   22164:			; <UNDEFINED> instruction: 0xf1046034
   22168:	bvs	feb63a10 <_ZdlPv@@Base+0xfeb20220>
   2216c:	mvnle	r2, r0, lsl #26
   22170:	pop	{r3, r6, r9, sl, lr}
   22174:	strd	r8, [r2], -r8	; <UNPREDICTABLE>
   22178:			; <UNDEFINED> instruction: 0xf0214620
   2217c:			; <UNDEFINED> instruction: 0x4648fb39
   22180:	stc2	7, cr15, [r6], #-1012	; 0xfffffc0c
   22184:	stmda	lr!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22188:			; <UNDEFINED> instruction: 0x4604b510
   2218c:	stc2	7, cr15, [r0], #-1012	; 0xfffffc0c
   22190:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   22194:	ldrblt	r6, [r0, #3587]!	; 0xe03
   22198:	addlt	r4, r3, r5, lsl #12
   2219c:			; <UNDEFINED> instruction: 0xb1ab4617
   221a0:	bvs	fe6f3a18 <_ZdlPv@@Base+0xfe6b0228>
   221a4:	mvnsle	r2, r0, lsl #22
   221a8:	eorcs	r3, ip, r8, lsr #8
   221ac:			; <UNDEFINED> instruction: 0xf0219101
   221b0:	stmdbls	r1, {r0, r1, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   221b4:			; <UNDEFINED> instruction: 0xf7ff4606
   221b8:	vnmulvs.f16	s31, s22, s30	; <UNPREDICTABLE>
   221bc:	stmib	r6, {r9, sp}^
   221c0:	movwcc	r7, #4617	; 0x1209
   221c4:	strbtvs	r6, [fp], -r6, lsr #32
   221c8:	ldcllt	0, cr11, [r0, #12]!
   221cc:	strbteq	pc, [r0], #-256	; 0xffffff00	; <UNPREDICTABLE>
   221d0:	ldrtmi	lr, [r0], -fp, ror #15
   221d4:	blx	35e262 <_ZdlPv@@Base+0x31aa72>
   221d8:	stmda	r4, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   221dc:	blmi	1c74ba4 <_ZdlPv@@Base+0x1c313b4>
   221e0:	push	{r1, r3, r4, r5, r6, sl, lr}
   221e4:			; <UNDEFINED> instruction: 0x460d4ff0
   221e8:	ldrsbtlt	r5, [r5], r3
   221ec:	stmdbvs	sl!, {r0, r8, fp, sp, lr}
   221f0:	teqls	r3, #1769472	; 0x1b0000
   221f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   221f8:	addsmi	r4, r1, #109568	; 0x1ac00
   221fc:	svclt	0x0018447b
   22200:	andle	r2, ip, r0, lsl #8
   22204:	blmi	19f4bb0 <_ZdlPv@@Base+0x19b13c0>
   22208:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2220c:	blls	cfc27c <_ZdlPv@@Base+0xcb8a8c>
   22210:			; <UNDEFINED> instruction: 0xf040405a
   22214:	strtmi	r8, [r0], -pc, lsr #1
   22218:	pop	{r0, r2, r4, r5, ip, sp, pc}
   2221c:	mcrmi	15, 3, r8, cr4, cr0, {7}
   22220:			; <UNDEFINED> instruction: 0xf10daf03
   22224:	strmi	r0, [r1], -ip, ror #16
   22228:	strmi	r2, [r4], -r0, lsl #4
   2222c:			; <UNDEFINED> instruction: 0x4638599e
   22230:			; <UNDEFINED> instruction: 0xf7ff6833
   22234:	ldmdavs	r3!, {r0, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   22238:	strbmi	r4, [r0], -r9, lsr #12
   2223c:			; <UNDEFINED> instruction: 0xf7ff2200
   22240:	stmdbvs	r6!, {r0, r1, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   22244:	strble	r3, [r2], #-3585	; 0xfffff1ff
   22248:	ldrdls	pc, [r8, #-143]!	; 0xffffff71
   2224c:	ldrdge	pc, [r8, #-143]!	; 0xffffff71
   22250:	ldrdlt	pc, [r8, #-143]!	; 0xffffff71
   22254:	ldrbtmi	r4, [sl], #1273	; 0x4f9
   22258:	blls	1b364c <_ZdlPv@@Base+0x16fe5c>
   2225c:	bls	1ea664 <_ZdlPv@@Base+0x1a6e74>
   22260:	addsmi	r9, r3, #1073741824	; 0x40000000
   22264:	lfmne	f5, 3, [sl], {102}	; 0x66
   22268:	ldmdavc	ip, {r1, r2, r9, ip, pc}
   2226c:	tstcs	r0, lr, lsl fp
   22270:	tstls	r2, pc, lsl sl
   22274:	suble	r4, r7, #805306377	; 0x30000009
   22278:	andsls	r1, lr, #23040	; 0x5a00
   2227c:	adcmi	r7, ip, #1900544	; 0x1d0000
   22280:	bllt	5567c8 <_ZdlPv@@Base+0x512fd8>
   22284:	blcs	48e90 <_ZdlPv@@Base+0x56a0>
   22288:	blls	d642c <_ZdlPv@@Base+0x92c3c>
   2228c:	subsle	r2, lr, r0, lsl #22
   22290:	stmdavs	r3, {r0, fp, ip, pc}
   22294:	ldrsbtcc	pc, [ip], r3	; <UNPREDICTABLE>
   22298:	blls	b4100 <_ZdlPv@@Base+0x70910>
   2229c:	ldmdavs	sl, {r2, r9, sl, lr}
   222a0:			; <UNDEFINED> instruction: 0xf8d24618
   222a4:			; <UNDEFINED> instruction: 0x479830bc
   222a8:	blls	72cc0 <_ZdlPv@@Base+0x2f4d0>
   222ac:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   222b0:	tstlt	fp, pc, lsl r0
   222b4:			; <UNDEFINED> instruction: 0x4618681a
   222b8:			; <UNDEFINED> instruction: 0x47986853
   222bc:	tstlt	r0, r2, lsl #16
   222c0:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   222c4:	stccs	7, cr4, [r0], {152}	; 0x98
   222c8:	mcrcc	0, 0, sp, cr1, cr2, {1}
   222cc:	strcs	sp, [r1], #-709	; 0xfffffd3b
   222d0:	stmdage	r1!, {r0, r1, r3, r4, r5, r8, r9, fp, lr}
   222d4:			; <UNDEFINED> instruction: 0xf503447b
   222d8:	tstls	fp, #2013265922	; 0x78000002
   222dc:	blx	1e602da <_ZdlPv@@Base+0x1e1caea>
   222e0:	stmdage	r9, {r3, r4, r5, r8, r9, fp, lr}
   222e4:			; <UNDEFINED> instruction: 0xf503447b
   222e8:	movwls	r7, #13214	; 0x339e
   222ec:	blx	1c602ea <_ZdlPv@@Base+0x1c1cafa>
   222f0:	ldmdavs	sl, {r3, r7, r8, r9, sl, sp, lr, pc}
   222f4:	stmdbls	r2, {r3, r4, r9, sl, lr}
   222f8:	ldrsbtcc	pc, [r8], r2	; <UNPREDICTABLE>
   222fc:	mcrne	7, 0, r4, cr4, cr8, {4}
   22300:	svclt	0x00189b01
   22304:	ldrb	r2, [r4, r1, lsl #8]
   22308:	strbmi	sl, [r0], -r2, lsl #18
   2230c:			; <UNDEFINED> instruction: 0xf8baf7fd
   22310:	strmi	r1, [r5], -r3, asr #24
   22314:			; <UNDEFINED> instruction: 0x4651d1b3
   22318:	adcvs	pc, r7, r0, asr #12
   2231c:			; <UNDEFINED> instruction: 0xf878f01d
   22320:	adcle	r4, lr, ip, lsr #5
   22324:	stmdals	r1, {r2, r8, r9, fp, ip, sp, pc}
   22328:	stmdavs	r3, {r4, r8, ip, sp, pc}
   2232c:			; <UNDEFINED> instruction: 0x4798685b
   22330:	strb	r2, [sp, r0, lsl #8]
   22334:	ldrtmi	sl, [r8], -r1, lsl #18
   22338:			; <UNDEFINED> instruction: 0xf8a4f7fd
   2233c:	strmi	r1, [r4], -r2, asr #24
   22340:			; <UNDEFINED> instruction: 0x4649d194
   22344:	adcvs	pc, r4, r0, asr #12
   22348:			; <UNDEFINED> instruction: 0xf862f01d
   2234c:	ldrbmi	lr, [r9], -lr, lsl #15
   22350:	adcsvs	pc, r1, r0, asr #12
   22354:			; <UNDEFINED> instruction: 0xf85cf01d
   22358:	ldmdbmi	fp, {r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   2235c:	rsbvs	pc, fp, pc, asr #8
   22360:			; <UNDEFINED> instruction: 0xf01d4479
   22364:			; <UNDEFINED> instruction: 0xe790f855
   22368:	mvnle	r2, r0, lsl #26
   2236c:	stmdacs	r0, {r1, fp, ip, pc}
   22370:			; <UNDEFINED> instruction: 0xe7ddd1db
   22374:	svc	0x0030f7ef
   22378:	blmi	55a39c <_ZdlPv@@Base+0x516bac>
   2237c:	ldrbtmi	sl, [fp], #-2081	; 0xfffff7df
   22380:	orrsvc	pc, lr, #12582912	; 0xc00000
   22384:			; <UNDEFINED> instruction: 0xf7fd931b
   22388:	blmi	4a101c <_ZdlPv@@Base+0x45d82c>
   2238c:	ldrbtmi	sl, [fp], #-2057	; 0xfffff7f7
   22390:	orrsvc	pc, lr, #12582912	; 0xc00000
   22394:			; <UNDEFINED> instruction: 0xf7fd9303
   22398:			; <UNDEFINED> instruction: 0xf7effb1b
   2239c:	svclt	0x0000ef24
   223a0:	andeq	fp, r4, r0, lsl #22
   223a4:	andeq	r0, r0, ip, ror r1
   223a8:	andeq	fp, r4, r4, ror #21
   223ac:	ldrdeq	fp, [r4], -r8
   223b0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   223b4:	andeq	r5, r2, r4, lsl #17
   223b8:	andeq	r5, r2, r2, lsl #17
   223bc:	andeq	r5, r2, r0, lsl #17
   223c0:	andeq	r8, r4, ip, lsl #25
   223c4:	andeq	r8, r4, ip, ror ip
   223c8:	andeq	r5, r2, r8, ror r7
   223cc:	andeq	r8, r4, r2, ror #23
   223d0:	ldrdeq	r8, [r4], -r2
   223d4:	tstcc	ip, ip, lsl r0
   223d8:	svclt	0x0000f7ff
   223dc:			; <UNDEFINED> instruction: 0xf1a06940
   223e0:	blx	fec223ec <_ZdlPv@@Base+0xfebdebfc>
   223e4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   223e8:	svclt	0x00004770
   223ec:			; <UNDEFINED> instruction: 0x460cb538
   223f0:			; <UNDEFINED> instruction: 0x461a4611
   223f4:	stcls	6, cr4, [r4, #-140]	; 0xffffff74
   223f8:			; <UNDEFINED> instruction: 0xf7ff4604
   223fc:	bmi	660f98 <_ZdlPv@@Base+0x61d7a8>
   22400:	blmi	62a808 <_ZdlPv@@Base+0x5e7018>
   22404:			; <UNDEFINED> instruction: 0x6621447a
   22408:			; <UNDEFINED> instruction: 0x6661447b
   2240c:	ldrdcs	pc, [r0], r2	; <UNPREDICTABLE>
   22410:	bicvc	pc, ip, #12582912	; 0xc00000
   22414:	strtvs	r6, [r2], r3, lsr #32
   22418:	strtmi	fp, [r0], -sp, lsl #18
   2241c:			; <UNDEFINED> instruction: 0xf7fdbd38
   22420:			; <UNDEFINED> instruction: 0x4605fd75
   22424:	rscsle	r2, r8, r0, lsl #16
   22428:			; <UNDEFINED> instruction: 0xf021202c
   2242c:			; <UNDEFINED> instruction: 0x4629f9bd
   22430:			; <UNDEFINED> instruction: 0xf7ff4605
   22434:			; <UNDEFINED> instruction: 0x6625fe77
   22438:	ldc2l	7, cr15, [ip, #1012]	; 0x3f4
   2243c:	strtmi	r6, [r0], -r0, ror #12
   22440:			; <UNDEFINED> instruction: 0x4628bd38
   22444:			; <UNDEFINED> instruction: 0xf9d4f021
   22448:	strtmi	r4, [r0], -r7, lsl #22
   2244c:			; <UNDEFINED> instruction: 0xf503447b
   22450:			; <UNDEFINED> instruction: 0xf840739e
   22454:			; <UNDEFINED> instruction: 0xf7fd3b18
   22458:			; <UNDEFINED> instruction: 0xf7effabb
   2245c:	ldrb	lr, [r3, r4, asr #29]!
   22460:	andeq	r1, r5, r8, lsr #17
   22464:	andeq	r8, r4, r8, asr fp
   22468:	andeq	r8, r4, r4, lsl fp
   2246c:	addlt	fp, r4, r0, ror r5
   22470:			; <UNDEFINED> instruction: 0xf7fe4606
   22474:	ldcmi	15, cr15, [pc, #-556]	; 22250 <__printf_chk@plt+0xfe20>
   22478:	stmdavs	r3, {r0, r2, r3, r4, r5, r6, sl, lr}
   2247c:			; <UNDEFINED> instruction: 0x479868db
   22480:	stmibvs	r3, {r3, r4, r5, r8, r9, ip, sp, pc}^
   22484:	stmiblt	r3!, {r2, r9, sl, lr}
   22488:	ldc2l	7, cr15, [r8, #-1012]	; 0xfffffc0c
   2248c:	rsbcs	r9, ip, r3
   22490:			; <UNDEFINED> instruction: 0xf98af021
   22494:	movwls	r2, #769	; 0x301
   22498:	blmi	5f3d28 <_ZdlPv@@Base+0x5b0538>
   2249c:	ldrbtmi	r9, [fp], #-2307	; 0xfffff6fd
   224a0:			; <UNDEFINED> instruction: 0xf7ff4604
   224a4:	strtmi	pc, [r0], -r3, lsr #31
   224a8:	pop	{r2, ip, sp, pc}
   224ac:			; <UNDEFINED> instruction: 0xf7fe4070
   224b0:	rsbcs	fp, r0, r9, lsl #17
   224b4:			; <UNDEFINED> instruction: 0xf978f021
   224b8:			; <UNDEFINED> instruction: 0x46214a10
   224bc:	ldrbtmi	r4, [sl], #-1587	; 0xfffff9cd
   224c0:			; <UNDEFINED> instruction: 0xf7ff4604
   224c4:	strtmi	pc, [r0], -r1, lsl #21
   224c8:	pop	{r2, ip, sp, pc}
   224cc:			; <UNDEFINED> instruction: 0xf7fe4070
   224d0:	blmi	3106bc <_ZdlPv@@Base+0x2ccecc>
   224d4:	stmdbmi	fp, {r1, sp}
   224d8:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   224dc:	movwls	r4, #1562	; 0x61a
   224e0:	ldc2l	7, cr15, [sl, #1012]!	; 0x3f4
   224e4:	ldcllt	0, cr11, [r0, #-16]!
   224e8:			; <UNDEFINED> instruction: 0xf0214620
   224ec:			; <UNDEFINED> instruction: 0xf7eff981
   224f0:			; <UNDEFINED> instruction: 0xe7f9ee7a
   224f4:	andeq	fp, r4, r8, ror #16
   224f8:	andeq	r5, r2, r6, ror #19
   224fc:	andeq	r5, r2, r6, asr #19
   22500:	andeq	r0, r0, r8, asr #4
   22504:	andeq	r5, r2, sl, ror r9
   22508:			; <UNDEFINED> instruction: 0x4604b510
   2250c:	blx	13e0512 <_ZdlPv@@Base+0x139cd22>
   22510:	tstcs	r0, r7, lsl #20
   22514:	strtmi	r4, [r0], -r7, lsl #22
   22518:			; <UNDEFINED> instruction: 0x6621447a
   2251c:			; <UNDEFINED> instruction: 0x6661447b
   22520:	ldrdcs	pc, [r0], r2	; <UNPREDICTABLE>
   22524:	bicvc	pc, ip, #12582912	; 0xc00000
   22528:	strtvs	r6, [r2], r3, lsr #32
   2252c:	svclt	0x0000bd10
   22530:	muleq	r5, r4, r7
   22534:	andeq	r8, r4, r4, asr #20
   22538:			; <UNDEFINED> instruction: 0x4604b5f0
   2253c:	addlt	r4, r3, r6, lsr #30
   22540:	orrslt	r4, r0, #2130706432	; 0x7f000000
   22544:	andcs	r4, r1, #37888	; 0x9400
   22548:			; <UNDEFINED> instruction: 0xf8d3447b
   2254c:			; <UNDEFINED> instruction: 0xf8c350a8
   22550:	tstlt	sp, r4, lsr #1
   22554:	adcmi	pc, ip, r3, asr #17
   22558:	ldcllt	0, cr11, [r0, #12]!
   2255c:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
   22560:			; <UNDEFINED> instruction: 0xf7ff3008
   22564:			; <UNDEFINED> instruction: 0xf7fefb51
   22568:	strtmi	pc, [r0], -sp, lsr #16
   2256c:			; <UNDEFINED> instruction: 0xff0ef7fe
   22570:	ldmvs	fp, {r0, r1, fp, sp, lr}^
   22574:			; <UNDEFINED> instruction: 0x46064798
   22578:	strdcs	fp, [ip], #-16	; <UNPREDICTABLE>
   2257c:			; <UNDEFINED> instruction: 0xf914f021
   22580:			; <UNDEFINED> instruction: 0x46214b18
   22584:	ldrbtmi	r4, [fp], #-1586	; 0xfffff9ce
   22588:	strmi	r9, [r4], -r0, lsl #10
   2258c:			; <UNDEFINED> instruction: 0xff2ef7ff
   22590:			; <UNDEFINED> instruction: 0xf7fe4620
   22594:	ldmdami	r4, {r0, r1, r2, r4, fp, ip, sp, lr, pc}
   22598:	andcc	r4, ip, r8, ror r4
   2259c:	blx	d605a2 <_ZdlPv@@Base+0xd1cdb2>
   225a0:	pop	{r0, r1, ip, sp, pc}
   225a4:			; <UNDEFINED> instruction: 0xf7fe40f0
   225a8:	ldmdbmi	r0, {r0, r2, r3, fp, ip, sp, pc}
   225ac:	sbcsvc	pc, fp, r0, asr #12
   225b0:			; <UNDEFINED> instruction: 0xf01c4479
   225b4:	strb	pc, [r5, sp, lsr #30]	; <UNPREDICTABLE>
   225b8:	andcs	r4, r2, sp, lsl #22
   225bc:	ldmpl	fp!, {r0, r2, r3, r8, fp, lr}^
   225c0:			; <UNDEFINED> instruction: 0x461a4479
   225c4:			; <UNDEFINED> instruction: 0xf7fd9300
   225c8:	strb	pc, [r4, r7, lsl #27]!	; <UNPREDICTABLE>
   225cc:			; <UNDEFINED> instruction: 0xf0214620
   225d0:			; <UNDEFINED> instruction: 0xf7eff90f
   225d4:	svclt	0x0000ee08
   225d8:	andeq	fp, r4, r0, lsr #15
   225dc:	andeq	r1, r5, r4, ror #14
   225e0:	andeq	fp, r4, lr, lsr #21
   225e4:	andeq	r5, r2, r6, lsl #18
   225e8:	andeq	fp, r4, r4, ror sl
   225ec:	andeq	r5, r2, r8, lsr #10
   225f0:	andeq	r0, r0, r8, asr #4
   225f4:	andeq	r5, r2, r0, ror #17
   225f8:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   225fc:	ldrsbteq	pc, [r0], r3	; <UNPREDICTABLE>
   22600:			; <UNDEFINED> instruction: 0xf7ffb108
   22604:			; <UNDEFINED> instruction: 0xf7f3bf99
   22608:	svclt	0x0000bc7b
   2260c:			; <UNDEFINED> instruction: 0x000516b2
   22610:	strcs	fp, [r1], #-1392	; 0xfffffa90
   22614:			; <UNDEFINED> instruction: 0x46064a10
   22618:	blmi	475a60 <_ZdlPv@@Base+0x432270>
   2261c:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
   22620:	adcsmi	pc, r4, r2, asr #17
   22624:	stmiapl	fp!, {r2, r3, r9, sl, lr}^
   22628:			; <UNDEFINED> instruction: 0xf7f46818
   2262c:	ldmdblt	r8!, {r0, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
   22630:	strmi	r4, [r2], -ip, lsl #22
   22634:	stmiapl	fp!, {r0, r4, r5, r6, r7, r8, fp, sp, lr}^
   22638:	stmdavs	r3, {r3, r4, fp, sp, lr}
   2263c:			; <UNDEFINED> instruction: 0x4798695b
   22640:	andcs	r4, r1, r9, lsl #22
   22644:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   22648:	adcscs	pc, r4, r3, asr #17
   2264c:	ldcllt	0, cr6, [r0, #-128]!	; 0xffffff80
   22650:			; <UNDEFINED> instruction: 0xffd2f7ff
   22654:	svclt	0x0000e7f4
   22658:	muleq	r5, r0, r6
   2265c:	andeq	fp, r4, r2, asr #13
   22660:	andeq	r0, r0, ip, ror #4
   22664:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   22668:	andeq	r1, r5, r6, ror #12
   2266c:	andcs	r4, r1, #2048	; 0x800
   22670:			; <UNDEFINED> instruction: 0xf8c3447b
   22674:	ldrbmi	r2, [r0, -r8, lsr #1]!
   22678:	andeq	r1, r5, ip, lsr r6
   2267c:	movwcs	fp, #1336	; 0x538
   22680:	stcmi	12, cr4, [r9, #-32]	; 0xffffffe0
   22684:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
   22688:	ldrdeq	pc, [ip], r4	; <UNPREDICTABLE>
   2268c:	adccc	pc, r8, r4, asr #17
   22690:			; <UNDEFINED> instruction: 0xf7ffb138
   22694:	blmi	1a23e0 <_ZdlPv@@Base+0x15ebf0>
   22698:	stmiapl	fp!, {r0, sp}^
   2269c:			; <UNDEFINED> instruction: 0xf8c4681b
   226a0:	ldclt	0, cr3, [r8, #-688]!	; 0xfffffd50
   226a4:	andeq	r1, r5, r8, lsr #12
   226a8:	andeq	fp, r4, sl, asr r6
   226ac:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   226b0:			; <UNDEFINED> instruction: 0xf7ffb508
   226b4:	blmi	1e0f60 <_ZdlPv@@Base+0x19d770>
   226b8:	bmi	1f4ad8 <_ZdlPv@@Base+0x1b12e8>
   226bc:	ldmdapl	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
   226c0:	stmdavs	r9, {r0, r1, r3, r4, r7, fp, ip, lr}
   226c4:	pop	{r3, r4, fp, sp, lr}
   226c8:			; <UNDEFINED> instruction: 0xf7f34008
   226cc:	svclt	0x0000b82b
   226d0:	andeq	fp, r4, r4, lsr #12
   226d4:	andeq	r0, r0, r8, lsl r2
   226d8:	andeq	r0, r0, ip, lsl #3
   226dc:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
   226e0:	andscc	r4, r0, r8, ror r4
   226e4:	blx	fe4606e8 <_ZdlPv@@Base+0xfe41cef8>
   226e8:			; <UNDEFINED> instruction: 0x4008e8bd
   226ec:	svclt	0x006af7fd
   226f0:	andeq	fp, r4, ip, lsr #18
   226f4:			; <UNDEFINED> instruction: 0x460db538
   226f8:	stc2	0, cr15, [r8, #112]!	; 0x70
   226fc:	stmdavs	r3, {r8, sl, fp, sp}
   22700:	blle	333f18 <_ZdlPv@@Base+0x2f0728>
   22704:	ldmdbvs	fp, {r1, ip, lr, pc}
   22708:	stmdavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
   2270c:			; <UNDEFINED> instruction: 0x4620689b
   22710:			; <UNDEFINED> instruction: 0xf7ff4798
   22714:	pop	{r0, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   22718:			; <UNDEFINED> instruction: 0xf7fd4038
   2271c:	ldmdbvs	fp, {r0, r1, r4, r6, r8, r9, sl, fp, ip, sp, pc}^
   22720:	stmdavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
   22724:	svclt	0x0000e7f2
   22728:	movwcs	r4, #2571	; 0xa0b
   2272c:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
   22730:			; <UNDEFINED> instruction: 0x460432f0
   22734:	movwcc	lr, #6592	; 0x19c0
   22738:	movwcc	lr, #14784	; 0x39c0
   2273c:	movwcc	lr, #22976	; 0x59c0
   22740:	blcs	760848 <_ZdlPv@@Base+0x71d058>
   22744:	mcr2	7, 4, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
   22748:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   2274c:			; <UNDEFINED> instruction: 0xf00e4620
   22750:			; <UNDEFINED> instruction: 0xf7eff9c1
   22754:	svclt	0x0000ed48
   22758:	andeq	r9, r4, sl, lsr #6
   2275c:			; <UNDEFINED> instruction: 0x4604b510
   22760:			; <UNDEFINED> instruction: 0xf0212040
   22764:			; <UNDEFINED> instruction: 0xf104f821
   22768:			; <UNDEFINED> instruction: 0x4604011c
   2276c:			; <UNDEFINED> instruction: 0xffdcf7ff
   22770:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   22774:			; <UNDEFINED> instruction: 0xf0214620
   22778:			; <UNDEFINED> instruction: 0xf7eff83b
   2277c:	svclt	0x0000ed34
   22780:	blmi	30ff68 <_ZdlPv@@Base+0x2cc778>
   22784:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   22788:			; <UNDEFINED> instruction: 0x4607b17c
   2278c:	and	r4, r1, lr, lsl #12
   22790:	cmplt	r4, r4, ror #18
   22794:	ldrtmi	r6, [r3], -r5, lsr #16
   22798:	tstcs	r0, sl, lsr r6
   2279c:	bvs	ffb74024 <_ZdlPv@@Base+0xffb30834>
   227a0:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, lr}
   227a4:	strdcs	sp, [r1], -r4
   227a8:	strdcs	fp, [r0], -r8
   227ac:	svclt	0x0000bdf8
   227b0:	andeq	fp, r4, r8, asr #17
   227b4:	addlt	fp, sp, r0, lsr r5
   227b8:	ldrsb	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   227bc:			; <UNDEFINED> instruction: 0xf8df4605
   227c0:			; <UNDEFINED> instruction: 0x4608c0dc
   227c4:			; <UNDEFINED> instruction: 0x460c44fe
   227c8:			; <UNDEFINED> instruction: 0xf5054935
   227cc:			; <UNDEFINED> instruction: 0xf505728c
   227d0:	stmib	sp, {r1, r3, r7, r8, r9, ip, sp, lr}^
   227d4:			; <UNDEFINED> instruction: 0xf85e3200
   227d8:			; <UNDEFINED> instruction: 0xf505c00c
   227dc:			; <UNDEFINED> instruction: 0xf5057388
   227e0:	ldrbtmi	r7, [r9], #-646	; 0xfffffd7a
   227e4:	ldrdgt	pc, [r0], -ip
   227e8:	eorgt	pc, ip, sp, asr #17
   227ec:	stceq	0, cr15, [r0], {79}	; 0x4f
   227f0:	ldcl	7, cr15, [r2, #956]	; 0x3bc
   227f4:	svclt	0x00082804
   227f8:	tstle	r9, r1
   227fc:	blmi	9f50a8 <_ZdlPv@@Base+0x9b18b8>
   22800:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   22804:	blls	2fc874 <_ZdlPv@@Base+0x2b9084>
   22808:	qdaddle	r4, sl, r3
   2280c:	ldclt	0, cr11, [r0, #-52]!	; 0xffffffcc
   22810:	blge	234cac <_ZdlPv@@Base+0x1f14bc>
   22814:	movwls	sl, #6662	; 0x1a06
   22818:	blge	147020 <_ZdlPv@@Base+0x103830>
   2281c:	ldrbtmi	sl, [r9], #-2562	; 0xfffff5fe
   22820:			; <UNDEFINED> instruction: 0xf7ef4620
   22824:	stmdacs	r4, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   22828:	stmdavc	r3!, {r0, r1, r4, ip, lr, pc}
   2282c:	svclt	0x00182b20
   22830:	tstle	r5, r9, lsl #22
   22834:	svccc	0x0001f814
   22838:	svclt	0x00182b20
   2283c:	rscsle	r2, r9, r9, lsl #22
   22840:			; <UNDEFINED> instruction: 0x4621481a
   22844:	ldrbtmi	r2, [r8], #-519	; 0xfffffdf9
   22848:	ldc	7, cr15, [r8], #-956	; 0xfffffc44
   2284c:	ldrdcs	fp, [r2], -r8
   22850:	ldc	7, cr14, [sp, #848]	; 0x350
   22854:	andcs	r4, r1, r2, lsl #22
   22858:	blpl	15ded4 <_ZdlPv@@Base+0x11a6e4>
   2285c:	blvs	1dded8 <_ZdlPv@@Base+0x19a6e8>
   22860:	blvc	25dedc <_ZdlPv@@Base+0x21a6ec>
   22864:	blmi	ff15e360 <_ZdlPv@@Base+0xff11ab70>
   22868:	blpl	ff19e364 <_ZdlPv@@Base+0xff15ab74>
   2286c:	bmi	111de88 <_ZdlPv@@Base+0x10da698>
   22870:	blvs	ff1de36c <_ZdlPv@@Base+0xff19ab7c>
   22874:	bpl	115de90 <_ZdlPv@@Base+0x111a6a0>
   22878:	blvc	ff21e374 <_ZdlPv@@Base+0xff1dab84>
   2287c:	bvs	119de98 <_ZdlPv@@Base+0x115a6a8>
   22880:	bvc	11dde9c <_ZdlPv@@Base+0x119a6ac>
   22884:	movwcs	lr, #1978	; 0x7ba
   22888:	movtcc	lr, #22981	; 0x59c5
   2288c:	stmib	r5, {r3, r4, r9, sl, lr}^
   22890:	ldr	r3, [r3, r3, asr #6]!
   22894:	stc	7, cr15, [r0], #956	; 0x3bc
   22898:	andeq	fp, r4, ip, lsl r5
   2289c:	andeq	r0, r0, ip, ror r1
   228a0:	andeq	r5, r2, r6, ror #13
   228a4:	andeq	fp, r4, r0, ror #9
   228a8:			; <UNDEFINED> instruction: 0x000256b6
   228ac:	muleq	r2, lr, r6
   228b0:	blmi	11b51cc <_ZdlPv@@Base+0x11719dc>
   228b4:	push	{r1, r3, r4, r5, r6, sl, lr}
   228b8:	strdlt	r4, [pc], r0
   228bc:			; <UNDEFINED> instruction: 0x9110f8df
   228c0:			; <UNDEFINED> instruction: 0xf8df4604
   228c4:	pkhbtmi	fp, r8, r0, lsl #2
   228c8:	ldrdge	pc, [ip, -pc]
   228cc:	ldmpl	r3, {r0, r3, r4, r5, r6, r7, sl, lr}^
   228d0:	mcrmi	4, 2, r4, cr2, cr11, {7}
   228d4:	strcs	r4, [r0, #-1274]	; 0xfffffb06
   228d8:	movwls	r6, #55323	; 0xd81b
   228dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   228e0:	stmdavs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
   228e4:	ldc	7, cr15, [r8], {239}	; 0xef
   228e8:	eorle	r2, fp, sl, lsl #16
   228ec:	svclt	0x00181c43
   228f0:	stmdacs	sp, {r0, r8, r9, sp}
   228f4:			; <UNDEFINED> instruction: 0xf1b0bf18
   228f8:	strdle	r3, [sl], -pc	; <UNPREDICTABLE>
   228fc:			; <UNDEFINED> instruction: 0xf8c4281a
   22900:	ldfles	f0, [pc], #-112	; 22898 <__printf_chk@plt+0x10468>
   22904:	vmov.i16	<illegal reg q7.5>, #35328	; 0x8a00
   22908:	umlalscc	pc, r8, r3, r8	; <UNPREDICTABLE>
   2290c:	teqle	fp, r0, lsl #22
   22910:	strmi	sl, [r1], -r4, lsl #20
   22914:	ldrmi	r9, [r0], -r3, lsl #4
   22918:			; <UNDEFINED> instruction: 0xf01d4f31
   2291c:	blge	2617e0 <_ZdlPv@@Base+0x21dff0>
   22920:	ldrmi	r6, [r8], -r1, ror #16
   22924:			; <UNDEFINED> instruction: 0xf01d9302
   22928:	ldmibpl	r7!, {r0, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
   2292c:	andcc	lr, r2, #3620864	; 0x374000
   22930:	andcs	r4, r2, r9, asr #12
   22934:			; <UNDEFINED> instruction: 0xf7fd9700
   22938:	stmdavs	r0!, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   2293c:	stcl	7, cr15, [ip], #-956	; 0xfffffc44
   22940:	bicsle	r2, r3, sl, lsl #16
   22944:			; <UNDEFINED> instruction: 0x311cf8d4
   22948:	teqle	r9, sp, lsl #22
   2294c:	tsteq	ip, r4, asr #17	; <UNPREDICTABLE>
   22950:	stccs	7, cr14, [r0, #-796]	; 0xfffffce4
   22954:	movwcs	fp, #7960	; 0x1f18
   22958:	tsteq	ip, r4, asr #17	; <UNPREDICTABLE>
   2295c:	tstlt	fp, r8, lsl r6
   22960:			; <UNDEFINED> instruction: 0x1c681963
   22964:	andsvc	r2, sl, #-1610612736	; 0xa0000000
   22968:	bmi	7b3980 <_ZdlPv@@Base+0x770190>
   2296c:	eorvc	r2, r3, #0, 6
   22970:	blmi	5b3b60 <_ZdlPv@@Base+0x570370>
   22974:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22978:	subsmi	r9, sl, sp, lsl #22
   2297c:	andlt	sp, pc, lr, lsl r1	; <UNPREDICTABLE>
   22980:	svchi	0x00f0e8bd
   22984:	sbcle	r2, r3, pc, ror r8
   22988:	stcle	13, cr2, [r3], {254}	; 0xfe
   2298c:	strcc	r1, [r1, #-2403]	; 0xfffff69d
   22990:			; <UNDEFINED> instruction: 0xe7a67218
   22994:	svceq	0x0000f1b8
   22998:	bge	25702c <_ZdlPv@@Base+0x21383c>
   2299c:	andls	r6, r2, #6356992	; 0x610000
   229a0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   229a4:			; <UNDEFINED> instruction: 0xf01d4610
   229a8:	blmi	3a1714 <_ZdlPv@@Base+0x35df24>
   229ac:	ldrbmi	r9, [r9], -r2, lsl #20
   229b0:	ldmpl	r3!, {r1, sp}^
   229b4:			; <UNDEFINED> instruction: 0xf7fd9300
   229b8:	ldr	pc, [r2, pc, lsl #23]
   229bc:	stc	7, cr15, [ip], {239}	; 0xef
   229c0:	tsteq	ip, r4, asr #17	; <UNPREDICTABLE>
   229c4:	svclt	0x0000e7cc
   229c8:	andeq	fp, r4, ip, lsr #8
   229cc:	andeq	r0, r0, ip, ror r1
   229d0:	andeq	r5, r2, r0, lsr #12
   229d4:	andeq	r5, r2, r4, asr #12
   229d8:	ldrdeq	r1, [r5], -r8
   229dc:	andeq	fp, r4, r0, lsl #8
   229e0:	andeq	r0, r0, r8, asr #4
   229e4:	andeq	fp, r4, r0, ror r3
   229e8:	push	{r0, r1, r3, r4, r7, r8, r9, fp, lr}
   229ec:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   229f0:	blhi	ddeac <_ZdlPv@@Base+0x9a6bc>
   229f4:	cdpmi	6, 9, cr4, cr9, cr4, {0}
   229f8:	rscscc	pc, pc, pc, asr #32
   229fc:	tsteq	ip, r4, asr #17	; <UNPREDICTABLE>
   22a00:	sbcsvc	pc, ip, r3, lsl #10
   22a04:	ldrbtmi	r4, [lr], #-2966	; 0xfffff46a
   22a08:	rsbvs	r2, r1, r0, lsl #10
   22a0c:	smlabtpl	ip, r4, r8, pc	; <UNPREDICTABLE>
   22a10:	ldmpl	r3!, {r0, r1, r2, r3, r7, ip, sp, pc}^
   22a14:	svcmi	0x0093462a
   22a18:	movwls	r6, #55323	; 0xd81b
   22a1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22a20:	stmib	r4, {r0, r4, r7, r8, r9, fp, lr}^
   22a24:	ldrbtmi	r5, [pc], #-1348	; 22a2c <__printf_chk@plt+0x105fc>
   22a28:			; <UNDEFINED> instruction: 0xf8c4447b
   22a2c:			; <UNDEFINED> instruction: 0xf0215118
   22a30:	strhtvs	pc, [r0], -fp	; <UNPREDICTABLE>
   22a34:			; <UNDEFINED> instruction: 0xf0002800
   22a38:			; <UNDEFINED> instruction: 0x46298091
   22a3c:			; <UNDEFINED> instruction: 0xf7ff4620
   22a40:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   22a44:	stmmi	r9, {r1, r2, r6, ip, lr, pc}
   22a48:	streq	pc, [r8], -r4, lsl #2
   22a4c:	ldrbtmi	r2, [r8], #-523	; 0xfffffdf5
   22a50:			; <UNDEFINED> instruction: 0xf7ef4631
   22a54:	stmdacs	r0, {r2, r4, r5, r8, r9, fp, sp, lr, pc}
   22a58:	addshi	pc, ip, r0, asr #32
   22a5c:	andsls	pc, r0, #14614528	; 0xdf0000
   22a60:	andsge	pc, r0, #14614528	; 0xdf0000
   22a64:	andshi	pc, r0, #14614528	; 0xdf0000
   22a68:	ldrbtmi	r4, [sl], #1273	; 0x4f9
   22a6c:	cfstrsmi	mvf4, [r3, #992]	; 0x3e0
   22a70:	tstcs	r0, sp, ror r4
   22a74:			; <UNDEFINED> instruction: 0xf7ff4620
   22a78:	stmdacs	r0, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   22a7c:	bge	256f6c <_ZdlPv@@Base+0x21377c>
   22a80:	andls	r6, r2, #6356992	; 0x610000
   22a84:			; <UNDEFINED> instruction: 0xf01d4610
   22a88:	blmi	1fa1634 <_ZdlPv@@Base+0x1f5de44>
   22a8c:	andcs	r4, r2, sp, ror r9
   22a90:	ldmpl	fp!, {r1, r9, fp, ip, pc}^
   22a94:	movwls	r4, #1145	; 0x479
   22a98:	blx	7e0a96 <_ZdlPv@@Base+0x79d2a6>
   22a9c:			; <UNDEFINED> instruction: 0xf7ef6820
   22aa0:	blmi	1e9dba0 <_ZdlPv@@Base+0x1e5a3b0>
   22aa4:	subne	lr, r5, #212, 18	; 0x350000
   22aa8:	ldmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
   22aac:	stmib	r3, {r0, r1, r6, ip, lr}^
   22ab0:	bmi	1da7480 <_ZdlPv@@Base+0x1d63c90>
   22ab4:	rsbspl	lr, r0, r3, asr #19
   22ab8:	ldrbtmi	r4, [sl], #-2921	; 0xfffff497
   22abc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22ac0:	subsmi	r9, sl, sp, lsl #22
   22ac4:	sbchi	pc, r6, r0, asr #32
   22ac8:	andlt	r4, pc, r0, lsr #12
   22acc:	blhi	dddc8 <_ZdlPv@@Base+0x9a5d8>
   22ad0:	svchi	0x00f0e8bd
   22ad4:	stmdavs	r1!, {r3, r9, fp, sp, pc}^
   22ad8:	ldrmi	r9, [r0], -r2, lsl #4
   22adc:	blx	fefdeb58 <_ZdlPv@@Base+0xfef9b368>
   22ae0:	stmdbmi	fp!, {r0, r1, r2, r5, r6, r8, r9, fp, lr}^
   22ae4:	bls	aaaf4 <_ZdlPv@@Base+0x67304>
   22ae8:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   22aec:			; <UNDEFINED> instruction: 0xf7fd9300
   22af0:			; <UNDEFINED> instruction: 0xe7d3faf3
   22af4:	blcs	981388 <_ZdlPv@@Base+0x93db98>
   22af8:	bvc	1917204 <_ZdlPv@@Base+0x18d3a14>
   22afc:			; <UNDEFINED> instruction: 0xf893444b
   22b00:	blcs	2ede8 <__printf_chk@plt+0x1c9b8>
   22b04:	andcs	sp, sp, #-1073741778	; 0xc000002e
   22b08:			; <UNDEFINED> instruction: 0x46504631
   22b0c:	b	ff5e0ad0 <_ZdlPv@@Base+0xff59d2e0>
   22b10:	adcsle	r2, r4, r0, lsl #16
   22b14:	ldrtmi	r2, [r1], -lr, lsl #4
   22b18:			; <UNDEFINED> instruction: 0xf7ef4628
   22b1c:	stmdacs	r0, {r4, r6, r7, r9, fp, sp, lr, pc}
   22b20:			; <UNDEFINED> instruction: 0xf104d1a7
   22b24:			; <UNDEFINED> instruction: 0x46200316
   22b28:	mcr	6, 0, r4, cr8, cr9, {0}
   22b2c:			; <UNDEFINED> instruction: 0xf7ff3a10
   22b30:	stmdacs	r2, {r0, r6, r9, sl, fp, ip, sp, lr, pc}
   22b34:	eorsle	r4, sp, r5, lsl #12
   22b38:			; <UNDEFINED> instruction: 0xd1af2d00
   22b3c:	stmdavs	r1!, {r3, r9, fp, sp, pc}^
   22b40:	ldrmi	r9, [r0], -r2, lsl #4
   22b44:	blx	fe2debc0 <_ZdlPv@@Base+0xfe29b3d0>
   22b48:	ldmdbmi	r2, {r0, r2, r3, r6, r8, r9, fp, lr}^
   22b4c:	bls	aab5c <_ZdlPv@@Base+0x6736c>
   22b50:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   22b54:			; <UNDEFINED> instruction: 0xf7fd9300
   22b58:			; <UNDEFINED> instruction: 0xe79ffabf
   22b5c:	stmdavs	r1!, {r2, r9, fp, sp, pc}^
   22b60:	ldrmi	r9, [r0], -r3, lsl #4
   22b64:			; <UNDEFINED> instruction: 0xf01d4d46
   22b68:			; <UNDEFINED> instruction: 0xf7effa79
   22b6c:	stmdavs	r0, {r2, sl, fp, sp, lr, pc}
   22b70:	b	fede0b34 <_ZdlPv@@Base+0xfed9d344>
   22b74:	movwls	sl, #11016	; 0x2b08
   22b78:	ldrmi	r4, [r8], -r1, lsl #12
   22b7c:	blx	1bdebf8 <_ZdlPv@@Base+0x1b9b408>
   22b80:	stmdbmi	r5, {r0, r2, r3, r4, r5, r6, r8, fp, ip, lr}^
   22b84:	ldmib	sp, {r1, sp}^
   22b88:	ldrbtmi	r3, [r9], #-514	; 0xfffffdfe
   22b8c:			; <UNDEFINED> instruction: 0xf7fd9500
   22b90:	str	pc, [r6, r3, lsr #21]
   22b94:	stmdavs	r1!, {r3, r9, fp, sp, pc}^
   22b98:	ldrmi	r9, [r0], -r2, lsl #4
   22b9c:	blx	17dec18 <_ZdlPv@@Base+0x179b428>
   22ba0:	ldmdbmi	lr!, {r0, r1, r2, r4, r5, r8, r9, fp, lr}
   22ba4:	bls	aabb4 <_ZdlPv@@Base+0x673c4>
   22ba8:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   22bac:			; <UNDEFINED> instruction: 0xf7fd9300
   22bb0:			; <UNDEFINED> instruction: 0xe773fa93
   22bb4:	strvc	pc, [r0, #-1103]	; 0xfffffbb1
   22bb8:	rsbeq	lr, sp, r2
   22bbc:	svcge	0x0057f43f
   22bc0:	svcmi	0x0000f5b5
   22bc4:	stcle	8, cr6, [r5], {32}
   22bc8:	andcs	r4, r2, #-1879048186	; 0x90000006
   22bcc:	b	1a60b90 <_ZdlPv@@Base+0x1a1d3a0>
   22bd0:	stmdavs	r0!, {r6, r8, ip, sp, pc}
   22bd4:	ldrmi	r2, [r1], -r0, lsl #4
   22bd8:	b	18e0b9c <_ZdlPv@@Base+0x189d3ac>
   22bdc:	stmdacs	r0, {r0, r2, r9, sl, lr}
   22be0:	svcge	0x0045f47f
   22be4:	strtmi	r2, [r0], -r0, lsl #2
   22be8:	mcr2	7, 3, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   22bec:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   22bf0:	andcs	sp, r9, #227	; 0xe3
   22bf4:			; <UNDEFINED> instruction: 0x46404631
   22bf8:	b	1860bbc <_ZdlPv@@Base+0x181d3cc>
   22bfc:	mvnsle	r2, r0, lsl #16
   22c00:	svceq	0x0000f1bb
   22c04:	stcmi	13, cr13, [r6, #-868]!	; 0xfffffc9c
   22c08:	andcs	r4, lr, #2097152000	; 0x7d000000
   22c0c:			; <UNDEFINED> instruction: 0x46284631
   22c10:	b	1560bd4 <_ZdlPv@@Base+0x151d3e4>
   22c14:			; <UNDEFINED> instruction: 0xee18b9b8
   22c18:			; <UNDEFINED> instruction: 0x46201a10
   22c1c:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
   22c20:	strmi	r2, [r5], -r2, lsl #16
   22c24:	bge	25724c <_ZdlPv@@Base+0x213a5c>
   22c28:	andls	r6, r2, #6356992	; 0x610000
   22c2c:			; <UNDEFINED> instruction: 0xf01d4610
   22c30:	blmi	52148c <_ZdlPv@@Base+0x4ddc9c>
   22c34:			; <UNDEFINED> instruction: 0x4628491b
   22c38:	ldmpl	fp!, {r1, r9, fp, ip, pc}^
   22c3c:	movwls	r4, #1145	; 0x479
   22c40:	blx	12e0c3c <_ZdlPv@@Base+0x129d44c>
   22c44:	tstcs	r0, sl, lsr #14
   22c48:			; <UNDEFINED> instruction: 0xf7ff4620
   22c4c:	stmdacs	r0, {r0, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   22c50:			; <UNDEFINED> instruction: 0xe70cdcdb
   22c54:	b	ff060c18 <_ZdlPv@@Base+0xff01d428>
   22c58:			; <UNDEFINED> instruction: 0x000512be
   22c5c:	ldrdeq	fp, [r4], -sl
   22c60:	andeq	r0, r0, ip, ror r1
   22c64:			; <UNDEFINED> instruction: 0x0004b2ba
   22c68:	andeq	r5, r2, r4, ror r9
   22c6c:	andeq	r5, r2, r2, lsr #10
   22c70:	andeq	r1, r5, r4, asr #4
   22c74:	andeq	r5, r2, r2, lsl r5
   22c78:	andeq	r5, r2, r0, lsr #10
   22c7c:	andeq	r5, r2, r8, lsr #10
   22c80:	andeq	r0, r0, r8, asr #4
   22c84:	ldrdeq	r5, [r2], -r4
   22c88:	andeq	r1, r5, r4, lsl #4
   22c8c:	andeq	fp, r4, r6, lsr #4
   22c90:	andeq	r5, r2, r6, ror r4
   22c94:	andeq	r5, r2, r2, lsl #9
   22c98:	andeq	r5, r2, sl, asr #9
   22c9c:	andeq	r5, r2, sl, ror #8
   22ca0:	muleq	r2, r0, r3
   22ca4:	andeq	r5, r2, ip, ror #6
   22ca8:			; <UNDEFINED> instruction: 0xf1a04a74
   22cac:	blmi	1d230e8 <_ZdlPv@@Base+0x1cdf8f8>
   22cb0:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   22cb4:	ldrlt	r6, [r0], #-2386	; 0xfffff6ae
   22cb8:	adcmi	r2, r2, #0, 8
   22cbc:	bicsmi	pc, r2, r3, lsl #17
   22cc0:	bicsmi	pc, r1, r3, lsl #17
   22cc4:	svclt	0x00084c6f
   22cc8:			; <UNDEFINED> instruction: 0xf883225c
   22ccc:	ldrbtmi	r2, [ip], #-464	; 0xfffffe30
   22cd0:	stmdale	r1, {r1, r2, r3, r4, r5, r6, r8, fp, sp}^
   22cd4:			; <UNDEFINED> instruction: 0xf001e8df
   22cd8:	strhmi	r4, [r0], #-5
   22cdc:			; <UNDEFINED> instruction: 0xa3a9af40
   22ce0:	cmnvc	r9, #532	; 0x214
   22ce4:	blpl	187caa0 <_ZdlPv@@Base+0x18392b0>
   22ce8:	umullsmi	r9, r1, sp, r7
   22cec:	submi	r4, r0, r0, asr #32
   22cf0:	submi	r4, r0, r0, asr #32
   22cf4:	submi	r4, r0, r0, asr #32
   22cf8:	submi	r4, r0, r0, asr #32
   22cfc:	submi	r4, r0, r0, asr #32
   22d00:	submi	r4, r0, r0, asr #32
   22d04:	submi	r4, r0, r0, asr #32
   22d08:	submi	r4, r0, r0, asr #32
   22d0c:	submi	r4, r0, r0, asr #32
   22d10:	submi	r4, r0, r0, asr #32
   22d14:	submi	r4, r0, r0, asr #32
   22d18:	submi	r4, r0, r0, asr #32
   22d1c:	submi	r4, r0, r0, asr #32
   22d20:	submi	r4, r0, r0, asr #32
   22d24:	submi	r4, r0, r0, asr #32
   22d28:	submi	r4, r0, r0, asr #32
   22d2c:	submi	r4, r0, r0, asr #32
   22d30:	submi	r4, r0, r0, asr #32
   22d34:	submi	r4, r0, r0, asr #32
   22d38:	submi	r4, r0, r0, asr #32
   22d3c:	submi	r4, r0, r0, asr #32
   22d40:	submi	r4, r0, r0, asr #32
   22d44:	submi	r4, r0, r0, asr #32
   22d48:	submi	r4, r0, r0, asr #32
   22d4c:	blhi	1032e54 <_ZdlPv@@Base+0xfef664>
   22d50:	ldrgt	ip, [fp, r0, asr #2]!
   22d54:	subseq	r5, r5, r5, asr r5
   22d58:	vmlal.s8	q9, d0, d0
   22d5c:	blmi	12c2f8c <_ZdlPv@@Base+0x127f79c>
   22d60:	ldcpl	8, cr5, [fp], {227}	; 0xe3
   22d64:			; <UNDEFINED> instruction: 0xf0002b00
   22d68:	blmi	1242f80 <_ZdlPv@@Base+0x11ff790>
   22d6c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   22d70:	bicscs	pc, r0, r3, lsl #17
   22d74:			; <UNDEFINED> instruction: 0xf85d4846
   22d78:	ldrbtmi	r4, [r8], #-2820	; 0xfffff4fc
   22d7c:	rscvc	pc, r8, r0, lsl #10
   22d80:	blmi	1134b48 <_ZdlPv@@Base+0x10f1358>
   22d84:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   22d88:	bicscs	pc, r0, r3, lsl #17
   22d8c:	blmi	10dcd5c <_ZdlPv@@Base+0x109956c>
   22d90:	ldrbtmi	r2, [fp], #-611	; 0xfffffd9d
   22d94:	bicscs	pc, r1, r3, lsl #17
   22d98:	blmi	105cd50 <_ZdlPv@@Base+0x1019560>
   22d9c:	ldrbtmi	r2, [fp], #-545	; 0xfffffddf
   22da0:	bicscs	pc, r1, r3, lsl #17
   22da4:	blmi	fdcd44 <_ZdlPv@@Base+0xf99554>
   22da8:	ldrbtmi	r2, [fp], #-557	; 0xfffffdd3
   22dac:	bicscs	pc, r1, r3, lsl #17
   22db0:	blmi	f5cd38 <_ZdlPv@@Base+0xf19548>
   22db4:	ldrbtmi	r2, [fp], #-551	; 0xfffffdd9
   22db8:	bicscs	pc, r1, r3, lsl #17
   22dbc:	blmi	edcd2c <_ZdlPv@@Base+0xe9953c>
   22dc0:	ldrbtmi	r2, [fp], #-608	; 0xfffffda0
   22dc4:	bicscs	pc, r1, r3, lsl #17
   22dc8:	blmi	e5cd20 <_ZdlPv@@Base+0xe19530>
   22dcc:	ldrbtmi	r2, [fp], #-637	; 0xfffffd83
   22dd0:	bicscs	pc, r1, r3, lsl #17
   22dd4:	blmi	ddcd14 <_ZdlPv@@Base+0xd99524>
   22dd8:	ldrbtmi	r2, [fp], #-635	; 0xfffffd85
   22ddc:	bicscs	pc, r1, r3, lsl #17
   22de0:	blmi	d5cd08 <_ZdlPv@@Base+0xd19518>
   22de4:	ldrbtmi	r2, [fp], #-606	; 0xfffffda2
   22de8:	bicscs	pc, r1, r3, lsl #17
   22dec:	blmi	cdccfc <_ZdlPv@@Base+0xc9950c>
   22df0:	ldrbtmi	r2, [fp], #-581	; 0xfffffdbb
   22df4:	bicscs	pc, r1, r3, lsl #17
   22df8:	blmi	c5ccf0 <_ZdlPv@@Base+0xc19500>
   22dfc:	ldrbtmi	r2, [fp], #-544	; 0xfffffde0
   22e00:	bicscs	pc, r1, r3, lsl #17
   22e04:	blmi	bdcce4 <_ZdlPv@@Base+0xb994f4>
   22e08:	ldrbtmi	r2, [fp], #-549	; 0xfffffddb
   22e0c:	bicscs	pc, r1, r3, lsl #17
   22e10:	blmi	b5ccd8 <_ZdlPv@@Base+0xb194e8>
   22e14:	ldrbtmi	r2, [fp], #-613	; 0xfffffd9b
   22e18:	bicscs	pc, r1, r3, lsl #17
   22e1c:	blmi	adcccc <_ZdlPv@@Base+0xa994dc>
   22e20:	ldrbtmi	r2, [fp], #-636	; 0xfffffd84
   22e24:	bicscs	pc, r1, r3, lsl #17
   22e28:	blmi	a5ccc0 <_ZdlPv@@Base+0xa194d0>
   22e2c:	ldrbtmi	r2, [fp], #-607	; 0xfffffda1
   22e30:	bicscs	pc, r1, r3, lsl #17
   22e34:	blmi	9dccb4 <_ZdlPv@@Base+0x9994c4>
   22e38:	ldrbtmi	r2, [fp], #-550	; 0xfffffdda
   22e3c:	bicscs	pc, r1, r3, lsl #17
   22e40:	blmi	95cca8 <_ZdlPv@@Base+0x9194b8>
   22e44:	ldrbtmi	r2, [fp], #-575	; 0xfffffdc1
   22e48:	bicscs	pc, r1, r3, lsl #17
   22e4c:	blmi	8dcc9c <_ZdlPv@@Base+0x8994ac>
   22e50:	ldrbtmi	r2, [fp], #-638	; 0xfffffd82
   22e54:	bicscs	pc, r1, r3, lsl #17
   22e58:	blmi	85cc90 <_ZdlPv@@Base+0x8194a0>
   22e5c:	ldrbtmi	r2, [fp], #-553	; 0xfffffdd7
   22e60:	bicscs	pc, r1, r3, lsl #17
   22e64:	blmi	7dcc84 <_ZdlPv@@Base+0x799494>
   22e68:	ldrbtmi	r2, [fp], #-570	; 0xfffffdc6
   22e6c:	bicscs	pc, r1, r3, lsl #17
   22e70:	blmi	75cc78 <_ZdlPv@@Base+0x719488>
   22e74:			; <UNDEFINED> instruction: 0xf883447b
   22e78:			; <UNDEFINED> instruction: 0xe77b01d0
   22e7c:	andeq	fp, r4, ip, asr r3
   22e80:	strdeq	r0, [r5], -sl
   22e84:	andeq	fp, r4, r2, lsl r0
   22e88:	andeq	r0, r0, r4, lsl #6
   22e8c:	andeq	r0, r5, lr, lsr pc
   22e90:	andeq	r0, r5, r2, lsr pc
   22e94:	andeq	r0, r5, r6, lsr #30
   22e98:	andeq	r0, r5, sl, lsl pc
   22e9c:	andeq	r0, r5, lr, lsl #30
   22ea0:	andeq	r0, r5, r2, lsl #30
   22ea4:	strdeq	r0, [r5], -r6
   22ea8:	andeq	r0, r5, sl, ror #29
   22eac:	ldrdeq	r0, [r5], -lr
   22eb0:	ldrdeq	r0, [r5], -r2
   22eb4:	andeq	r0, r5, r6, asr #29
   22eb8:			; <UNDEFINED> instruction: 0x00050eba
   22ebc:	andeq	r0, r5, lr, lsr #29
   22ec0:	andeq	r0, r5, r2, lsr #29
   22ec4:	muleq	r5, r6, lr
   22ec8:	andeq	r0, r5, sl, lsl #29
   22ecc:	andeq	r0, r5, lr, ror lr
   22ed0:	andeq	r0, r5, r2, ror lr
   22ed4:	andeq	r0, r5, r6, ror #28
   22ed8:	andeq	r0, r5, sl, asr lr
   22edc:	andeq	r0, r5, lr, asr #28
   22ee0:	andeq	r0, r5, r2, asr #28
   22ee4:	andeq	r0, r5, r8, lsr lr
   22ee8:	blmi	bb57a4 <_ZdlPv@@Base+0xb71fb4>
   22eec:	ldrblt	r4, [r0, #1146]!	; 0x47a
   22ef0:	ldmpl	r3, {r0, r1, r3, r4, r7, ip, sp, pc}^
   22ef4:	stcmi	6, cr4, [ip], #-20	; 0xffffffec
   22ef8:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
   22efc:			; <UNDEFINED> instruction: 0xf04f9319
   22f00:			; <UNDEFINED> instruction: 0xf0170300
   22f04:	stmdami	r9!, {r0, r3, r5, fp, ip, sp, lr, pc}
   22f08:	svcge	0x0001447c
   22f0c:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
   22f10:	andcs	r4, r0, #36700160	; 0x2300000
   22f14:	ldrtmi	r5, [r8], -r3, lsr #16
   22f18:			; <UNDEFINED> instruction: 0xf7fe681b
   22f1c:	ldmib	sp, {r0, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
   22f20:	addsmi	r3, r3, #4, 4	; 0x40000000
   22f24:	lfmne	f5, 3, [sl], {20}
   22f28:	ldmdavc	r8, {r2, r9, ip, pc}
   22f2c:	mrc2	7, 5, pc, cr12, cr15, {7}
   22f30:	strmi	r7, [r4], -r2, lsl #16
   22f34:	rscsle	r2, r2, r0, lsl #20
   22f38:			; <UNDEFINED> instruction: 0x46284631
   22f3c:			; <UNDEFINED> instruction: 0xf81af017
   22f40:	svccs	0x0001f814
   22f44:	mvnsle	r2, r0, lsl #20
   22f48:	andcc	lr, r4, #3620864	; 0x374000
   22f4c:	mvnle	r4, #805306377	; 0x30000009
   22f50:	ldrtmi	r2, [r8], -r0, lsl #2
   22f54:	blx	fe5e0f4c <_ZdlPv@@Base+0xfe59d75c>
   22f58:	mvnle	r1, r3, asr #24
   22f5c:			; <UNDEFINED> instruction: 0x46284631
   22f60:			; <UNDEFINED> instruction: 0xf80cf017
   22f64:	stmdage	r7, {r1, r4, r8, r9, fp, lr}
   22f68:			; <UNDEFINED> instruction: 0xf503447b
   22f6c:	movwls	r7, #5022	; 0x139e
   22f70:	stc2	7, cr15, [lr, #-1008]!	; 0xfffffc10
   22f74:	blmi	2f57b8 <_ZdlPv@@Base+0x2b1fc8>
   22f78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   22f7c:	blls	67cfec <_ZdlPv@@Base+0x6397fc>
   22f80:	qaddle	r4, sl, r1
   22f84:	ldcllt	0, cr11, [r0, #108]!	; 0x6c
   22f88:	stmdb	r6!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22f8c:	stmdage	r7, {r1, r3, r8, r9, fp, lr}
   22f90:			; <UNDEFINED> instruction: 0xf503447b
   22f94:	movwls	r7, #5022	; 0x139e
   22f98:	ldc2	7, cr15, [sl, #-1008]	; 0xfffffc10
   22f9c:	stmdb	r2!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22fa0:	strdeq	sl, [r4], -r4
   22fa4:	andeq	r0, r0, ip, ror r1
   22fa8:	ldrdeq	sl, [r4], -r8
   22fac:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   22fb0:	strdeq	r7, [r4], -r8
   22fb4:	andeq	sl, r4, r8, ror #26
   22fb8:	ldrdeq	r7, [r4], -r0
   22fbc:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
   22fc0:	ldmdale	r2, {r5, fp, sp}
   22fc4:			; <UNDEFINED> instruction: 0xf000e8df
   22fc8:	tstne	r1, sp, lsr #12
   22fcc:	tstne	r1, r1, lsl r1
   22fd0:	teqne	r9, ip, lsr r0
   22fd4:	tstne	r1, r1, lsl r1
   22fd8:	tstne	r1, r1, lsl r1
   22fdc:	tstne	r1, r1, lsl r1
   22fe0:	tstne	r1, r1, lsl r1
   22fe4:	tstne	r1, r1, lsl r1
   22fe8:	stmdacs	r0, {r0, r1, r4, r5}
   22fec:			; <UNDEFINED> instruction: 0x4604b530
   22ff0:	blle	10f204 <_ZdlPv@@Base+0xcba14>
   22ff4:	ldmpl	sl, {r4, r5, r9, fp, lr}
   22ff8:	bllt	8ba048 <_ZdlPv@@Base+0x876858>
   22ffc:	rsclt	r4, r1, #192512	; 0x2f000
   23000:	mrrcpl	8, 9, r5, fp, cr11
   23004:	eorsle	r2, r9, r0, lsl #22
   23008:	eorcs	r4, r7, #46080	; 0xb400
   2300c:			; <UNDEFINED> instruction: 0xf503447b
   23010:			; <UNDEFINED> instruction: 0xf88370ea
   23014:			; <UNDEFINED> instruction: 0xf88341d5
   23018:			; <UNDEFINED> instruction: 0xf88321d4
   2301c:	ldrdlt	r2, [r3], -r6
   23020:	stmdami	r8!, {r4, r5, r8, sl, fp, ip, sp, pc}
   23024:			; <UNDEFINED> instruction: 0x47704478
   23028:	ldrbtmi	r4, [r8], #-2087	; 0xfffff7d9
   2302c:	stmdami	r7!, {r4, r5, r6, r8, r9, sl, lr}
   23030:			; <UNDEFINED> instruction: 0x47704478
   23034:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
   23038:	stmdami	r6!, {r4, r5, r6, r8, r9, sl, lr}
   2303c:			; <UNDEFINED> instruction: 0x47704478
   23040:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
   23044:			; <UNDEFINED> instruction: 0xf7ff4770
   23048:	stmdavc	r3, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   2304c:	stcmi	3, cr11, [r3, #-140]!	; 0xffffff74
   23050:	eorcs	r4, r0, #1048576	; 0x100000
   23054:	ldrbtmi	r2, [sp], #-807	; 0xfffffcd9
   23058:	sbcsne	pc, r5, r5, lsl #4
   2305c:	strbtvc	pc, [sl], #1285	; 0x505	; <UNPREDICTABLE>
   23060:	bicscc	pc, r4, r5, lsl #17
   23064:	stmdb	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23068:	vmul.i8	d4, d5, d13
   2306c:	andcs	r1, r2, #1027604480	; 0x3d400000
   23070:	bne	af425c <_ZdlPv@@Base+0xab0a6c>
   23074:	svc	0x00f2f7ee
   23078:	ldrb	r4, [r0, r0, lsr #12]
   2307c:	eorcs	r4, r1, #1638400	; 0x190000
   23080:	tstcs	r1, r0, lsl #8
   23084:	blmi	63426c <_ZdlPv@@Base+0x5f0a7c>
   23088:	strbtvc	pc, [sl], #1280	; 0x500	; <UNPREDICTABLE>
   2308c:			; <UNDEFINED> instruction: 0x4620447b
   23090:	ldmib	ip, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23094:	strb	r4, [r2, r0, lsr #12]
   23098:	eorcs	r4, r1, #20, 16	; 0x140000
   2309c:	tstcs	r1, r0, lsl #8
   230a0:	blmi	4f4288 <_ZdlPv@@Base+0x4b0a98>
   230a4:	strbtvc	pc, [sl], #1280	; 0x500	; <UNPREDICTABLE>
   230a8:			; <UNDEFINED> instruction: 0x4620447b
   230ac:	stmib	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   230b0:	ldr	r4, [r4, r0, lsr #12]!
   230b4:	andeq	sl, r4, r2, lsr #26
   230b8:	andeq	r0, r0, r4, lsl #6
   230bc:	andeq	r0, r0, r4, lsl r3
   230c0:	andeq	r0, r5, r0, lsr #25
   230c4:	andeq	r4, r2, r0, lsr #25
   230c8:	strdeq	r4, [r2], -sl
   230cc:	andeq	r5, r2, r8, ror r0
   230d0:	andeq	r4, r2, sl, ror #24
   230d4:	andeq	r5, r2, r8, asr r0
   230d8:	andeq	r4, r2, r6, lsr #24
   230dc:	andeq	r0, r5, r6, asr ip
   230e0:	andeq	r7, r2, r0, lsl r9
   230e4:	andeq	r0, r5, r8, lsr #24
   230e8:	andeq	r5, r2, r8, asr #32
   230ec:	andeq	r0, r5, ip, lsl #24
   230f0:	andeq	r5, r2, r4, lsl r0
   230f4:	tstcs	r0, r0, lsr r5
   230f8:	addlt	r4, r7, lr, lsr #24
   230fc:	strmi	r4, [r5], -lr, lsr #22
   23100:	andcs	r4, r1, #124, 8	; 0x7c000000
   23104:	stmiapl	r3!, {r3, r9, sl, lr}^
   23108:	movwls	r6, #22555	; 0x581b
   2310c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23110:			; <UNDEFINED> instruction: 0xf9fcf000
   23114:	ldrbtmi	r4, [sl], #-2601	; 0xfffff5d7
   23118:	strmi	r1, [r4], -r3, asr #24
   2311c:	ldmdale	r0!, {r0, r5, r8, r9, fp, sp}
   23120:			; <UNDEFINED> instruction: 0xf003e8df
   23124:	svccs	0x00172f3e
   23128:	svccs	0x002f2f2f
   2312c:	tstne	r7, pc, lsr #14
   23130:	svccs	0x002f2f2f
   23134:	svccs	0x002f2f2f
   23138:	svccs	0x002f2f2f
   2313c:	svccs	0x002f2f2f
   23140:	svccs	0x002f2f2f
   23144:	ldmdami	lr, {r0, r1, r2, r3, r5, r8, sl, ip, sp}
   23148:			; <UNDEFINED> instruction: 0xf7fe4478
   2314c:			; <UNDEFINED> instruction: 0xf7fdfd5d
   23150:			; <UNDEFINED> instruction: 0x4620fa39
   23154:			; <UNDEFINED> instruction: 0xf7ff466c
   23158:			; <UNDEFINED> instruction: 0x4601ff31
   2315c:			; <UNDEFINED> instruction: 0xf01c4620
   23160:	ldmdami	r8, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   23164:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   23168:	blx	fffe1164 <_ZdlPv@@Base+0xfff9d974>
   2316c:	bmi	5ab174 <_ZdlPv@@Base+0x567984>
   23170:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   23174:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23178:	subsmi	r9, sl, r5, lsl #22
   2317c:	andlt	sp, r7, r8, lsl r1
   23180:	stmdacs	r0, {r4, r5, r8, sl, fp, ip, sp, pc}
   23184:	blmi	499db4 <_ZdlPv@@Base+0x4565c4>
   23188:	ldcpl	8, cr5, [fp], {211}	; 0xd3
   2318c:	stfcsd	f3, [r0], #-204	; 0xffffff34
   23190:	strcs	fp, [r0, #-3860]	; 0xfffff0ec
   23194:	streq	pc, [r1, #-5]
   23198:	sbcsle	r2, sl, r0, lsl #26
   2319c:	strb	fp, [r6, r0, ror #5]!
   231a0:	stmdami	ip, {r0, r1, r3, r8, r9, fp, lr}
   231a4:	ldrbtmi	r5, [r8], #-2257	; 0xfffff72f
   231a8:	blx	ff7e11a4 <_ZdlPv@@Base+0xff79d9b4>
   231ac:	ldrb	r2, [lr, r0]
   231b0:	ldmda	r2, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   231b4:	andeq	sl, r4, r0, ror #23
   231b8:	andeq	r0, r0, ip, ror r1
   231bc:	andeq	sl, r4, sl, asr #23
   231c0:			; <UNDEFINED> instruction: 0x000241bc
   231c4:	muleq	r2, lr, pc	; <UNPREDICTABLE>
   231c8:	andeq	sl, r4, lr, ror #22
   231cc:	andeq	r0, r0, r4, lsl #6
   231d0:	andeq	r0, r0, r8, asr #4
   231d4:	andeq	r4, r2, r2, asr #30
   231d8:	andcs	r4, r0, r7, lsl sl
   231dc:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   231e0:	addlt	fp, r5, r0, lsl #10
   231e4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   231e8:			; <UNDEFINED> instruction: 0xf04f9303
   231ec:			; <UNDEFINED> instruction: 0xf7ff0300
   231f0:			; <UNDEFINED> instruction: 0xf88dff81
   231f4:	stmiblt	r0, {r3}
   231f8:	stmdbge	r2, {r9, sp}
   231fc:			; <UNDEFINED> instruction: 0xf021a801
   23200:	bmi	421914 <_ZdlPv@@Base+0x3de124>
   23204:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   23208:	ldmpl	r3, {r0, fp, ip, pc}^
   2320c:	blls	fd27c <_ZdlPv@@Base+0xb9a8c>
   23210:	qaddle	r4, sl, pc	; <UNPREDICTABLE>
   23214:			; <UNDEFINED> instruction: 0xf85db005
   23218:	andcs	pc, r0, r4, lsl #22
   2321c:			; <UNDEFINED> instruction: 0xff6af7ff
   23220:	andeq	pc, r9, sp, lsl #17
   23224:			; <UNDEFINED> instruction: 0xf88db910
   23228:	strb	r0, [r5, r8]!
   2322c:			; <UNDEFINED> instruction: 0xf88d2300
   23230:	strb	r3, [r1, sl]!
   23234:	svc	0x00d0f7ee
   23238:	andeq	sl, r4, r2, lsl #22
   2323c:	andeq	r0, r0, ip, ror r1
   23240:	ldrdeq	sl, [r4], -sl	; <UNPREDICTABLE>
   23244:			; <UNDEFINED> instruction: 0x46024b52
   23248:	svcmi	0x00f0e92d
   2324c:	addlt	r4, fp, fp, ror r4
   23250:	stmdbeq	r1, {r1, r5, r7, r8, ip, sp, lr, pc}
   23254:			; <UNDEFINED> instruction: 0xf10d6a5b
   23258:	bmi	13a5ab0 <_ZdlPv@@Base+0x13622c0>
   2325c:			; <UNDEFINED> instruction: 0xf989fab9
   23260:	andcs	r9, r0, r3
   23264:	ldrbtmi	r9, [sl], #-769	; 0xfffffcff
   23268:	b	13f5f9c <_ZdlPv@@Base+0x13b27ac>
   2326c:			; <UNDEFINED> instruction: 0xf8df1959
   23270:	ldrbmi	fp, [r5], -ip, lsr #2
   23274:			; <UNDEFINED> instruction: 0xf04f4606
   23278:	ldmpl	r3, {r4, fp}^
   2327c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   23280:			; <UNDEFINED> instruction: 0xf04f9309
   23284:	blmi	11a3e8c <_ZdlPv@@Base+0x116069c>
   23288:	movwls	r4, #9339	; 0x247b
   2328c:	strpl	lr, [ip, #2]!
   23290:	ldrtmi	r2, [lr], -r1
   23294:	andeq	lr, r0, r9, lsl #20
   23298:			; <UNDEFINED> instruction: 0xff2cf7ff
   2329c:	stmdacs	r0, {r2, r9, sl, lr}
   232a0:	stmdacs	r0!, {r1, r2, r3, r4, r5, ip, lr, pc}
   232a4:	movwcs	fp, #3860	; 0xf14
   232a8:	movweq	pc, #4105	; 0x1009	; <UNPREDICTABLE>
   232ac:	cmple	r5, r0, lsl #22
   232b0:	strbmi	r1, [r7, #-3191]	; 0xfffff389
   232b4:	ldrbmi	sp, [r5, #-2834]	; 0xfffff4ee
   232b8:			; <UNDEFINED> instruction: 0xf8cdd026
   232bc:	b	14032c4 <_ZdlPv@@Base+0x13bfad4>
   232c0:	strbmi	r0, [r0], -r8, asr #16
   232c4:	svc	0x002cf7ee
   232c8:	strtmi	r9, [r9], -r0, lsl #20
   232cc:			; <UNDEFINED> instruction: 0xf7ef9000
   232d0:	blls	5d2f0 <_ZdlPv@@Base+0x19b00>
   232d4:	ldrmi	r4, [sp], -r8, lsr #12
   232d8:	svc	0x00baf7ee
   232dc:	bicsle	r2, r6, sp, asr ip
   232e0:	ldrdcc	pc, [r4], -fp	; <UNPREDICTABLE>
   232e4:	addsmi	r9, sl, #4096	; 0x1000
   232e8:	movwcs	sp, #465	; 0x1d1
   232ec:	ldrbmi	r5, [r5, #-1451]	; 0xfffffa55
   232f0:	stmdage	r4, {r2, r3, r5, ip, lr, pc}
   232f4:	strtmi	r2, [r9], -r0, lsl #4
   232f8:			; <UNDEFINED> instruction: 0xf946f021
   232fc:			; <UNDEFINED> instruction: 0x4628b115
   23300:	svc	0x00a6f7ee
   23304:	ands	r9, r6, r4, lsl #16
   23308:			; <UNDEFINED> instruction: 0xf7ee2020
   2330c:	strbmi	lr, [r2], -sl, lsl #30
   23310:	ldrbmi	r2, [r1], -r0, lsr #6
   23314:	stmdaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   23318:			; <UNDEFINED> instruction: 0xf7ee4605
   2331c:	ldrb	lr, [sp, r0, lsr #29]
   23320:	svclt	0x00182d00
   23324:	andle	r4, r2, r5, asr r5
   23328:			; <UNDEFINED> instruction: 0xf7ee4628
   2332c:	blmi	79f17c <_ZdlPv@@Base+0x75b98c>
   23330:	ldmpl	r3, {r1, r9, fp, ip, pc}^
   23334:	bmi	73d39c <_ZdlPv@@Base+0x6f9bac>
   23338:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   2333c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23340:	subsmi	r9, sl, r9, lsl #22
   23344:	andlt	sp, fp, r1, lsr #2
   23348:	svchi	0x00f0e8bd
   2334c:	blls	11192c <_ZdlPv@@Base+0xce13c>
   23350:	blmi	5d19c4 <_ZdlPv@@Base+0x58e1d4>
   23354:	ldmpl	r3, {r1, r9, fp, ip, pc}^
   23358:			; <UNDEFINED> instruction: 0xe7ec6818
   2335c:	andcs	r4, r1, #20, 22	; 0x5000
   23360:	strpl	r2, [r9, #256]!	; 0x100
   23364:			; <UNDEFINED> instruction: 0xf8c3447b
   23368:			; <UNDEFINED> instruction: 0xe7c021f8
   2336c:	strtmi	sl, [r9], -r4, lsl #16
   23370:			; <UNDEFINED> instruction: 0xf0212200
   23374:	stmdals	r4, {r0, r3, r8, fp, ip, sp, lr, pc}
   23378:	blmi	3dd2f4 <_ZdlPv@@Base+0x399b04>
   2337c:	stmdami	lr, {r1, r9, fp, ip, pc}
   23380:	ldrbtmi	r5, [r8], #-2257	; 0xfffff72f
   23384:			; <UNDEFINED> instruction: 0xf9f0f7fd
   23388:			; <UNDEFINED> instruction: 0xf7eee7e3
   2338c:	svclt	0x0000ef26
   23390:	andeq	r0, r5, r0, ror #20
   23394:	andeq	sl, r4, sl, ror sl
   23398:	andeq	r0, r0, ip, ror r1
   2339c:	andeq	r0, r5, r0, lsr sl
   233a0:	andeq	sl, r4, r8, asr sl
   233a4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   233a8:	andeq	sl, r4, r6, lsr #19
   233ac:	andeq	r0, r0, r4, asr #5
   233b0:	andeq	r0, r5, r8, asr #18
   233b4:	andeq	r0, r0, r8, asr #4
   233b8:	andeq	r4, r2, r6, lsr #27
   233bc:	blmi	7b5c38 <_ZdlPv@@Base+0x772448>
   233c0:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   233c4:	ldmpl	r3, {r2, r9, sl, lr}^
   233c8:	andcs	fp, r0, r4, lsl #1
   233cc:	movwls	r6, #14363	; 0x381b
   233d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   233d4:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   233d8:	ldrbtmi	r4, [sl], #-2584	; 0xfffff5e8
   233dc:	blmi	651964 <_ZdlPv@@Base+0x60e174>
   233e0:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   233e4:	blmi	535c48 <_ZdlPv@@Base+0x4f2458>
   233e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   233ec:	blls	fd45c <_ZdlPv@@Base+0xb9c6c>
   233f0:	tstle	sp, sl, asr r0
   233f4:	ldclt	0, cr11, [r0, #-16]
   233f8:	strmi	r2, [r3], -r8, lsr #16
   233fc:	ldmdacs	fp, {r0, r4, ip, lr, pc}^
   23400:	bmi	497818 <_ZdlPv@@Base+0x454028>
   23404:			; <UNDEFINED> instruction: 0xf8d2447a
   23408:	strdlt	r2, [sl, #-28]!	; 0xffffffe4
   2340c:	stmdbge	r2, {r9, sp}
   23410:			; <UNDEFINED> instruction: 0xf88da801
   23414:			; <UNDEFINED> instruction: 0xf88d3008
   23418:			; <UNDEFINED> instruction: 0xf0212009
   2341c:	stmdals	r1, {r0, r2, r4, r5, r7, fp, ip, sp, lr, pc}
   23420:			; <UNDEFINED> instruction: 0xf7ffe7e0
   23424:			; <UNDEFINED> instruction: 0xe7ddfed9
   23428:			; <UNDEFINED> instruction: 0xf7ff4620
   2342c:	ldrb	pc, [r9, fp, lsl #30]	; <UNPREDICTABLE>
   23430:	cdp	7, 13, cr15, cr2, cr14, {7}
   23434:	andeq	sl, r4, r0, lsr #18
   23438:	andeq	r0, r0, ip, ror r1
   2343c:	andeq	sl, r4, r6, lsl #18
   23440:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   23444:	strdeq	sl, [r4], -r8
   23448:	andeq	r0, r5, r8, lsr #17
   2344c:	blmi	ab5cf8 <_ZdlPv@@Base+0xa72508>
   23450:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   23454:	ldmpl	r3, {r2, r9, sl, lr}^
   23458:	andcs	fp, r0, r4, lsl #1
   2345c:	movwls	r6, #14363	; 0x381b
   23460:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23464:	mcr2	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   23468:	ldrbtmi	r4, [sl], #-2596	; 0xfffff5dc
   2346c:	eorle	r2, ip, fp, lsr #16
   23470:	ldmdble	r4, {r0, r1, r9, sl, lr}
   23474:	eorsle	r2, r3, sp, lsr #16
   23478:	tstle	r4, fp, asr r8
   2347c:	ldrbtmi	r4, [sl], #-2592	; 0xfffff5e0
   23480:	ldrsbcs	pc, [ip, #130]!	; 0x82	; <UNPREDICTABLE>
   23484:	andcs	fp, r0, #-2147483592	; 0x80000038
   23488:	stmdage	r1, {r1, r8, fp, sp, pc}
   2348c:			; <UNDEFINED> instruction: 0xf88d6022
   23490:			; <UNDEFINED> instruction: 0xf88d3008
   23494:			; <UNDEFINED> instruction: 0xf0212009
   23498:	stmdals	r1, {r0, r1, r2, r4, r5, r6, fp, ip, sp, lr, pc}
   2349c:	bicslt	lr, r0, r6
   234a0:	mvnsle	r2, r8, lsr #16
   234a4:	eorvs	r2, r3, r0, lsl #6
   234a8:	mrc2	7, 4, pc, cr6, cr15, {7}
   234ac:	blmi	4b5d08 <_ZdlPv@@Base+0x472518>
   234b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   234b4:	blls	fd524 <_ZdlPv@@Base+0xb9d34>
   234b8:	tstle	r8, sl, asr r0
   234bc:	ldclt	0, cr11, [r0, #-16]
   234c0:	andcs	r6, r2, r2, lsr #32
   234c4:	mrc2	7, 5, pc, cr14, cr15, {7}
   234c8:	movwcs	lr, #6128	; 0x17f0
   234cc:	eorvs	r2, r3, r2
   234d0:			; <UNDEFINED> instruction: 0xff74f7ff
   234d4:	stmdbmi	ip, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   234d8:	ldmdapl	r3, {r5, sp, lr}^
   234dc:			; <UNDEFINED> instruction: 0xe7e56818
   234e0:	mvnscc	pc, #79	; 0x4f
   234e4:	eorvs	r2, r3, r2
   234e8:			; <UNDEFINED> instruction: 0xff68f7ff
   234ec:			; <UNDEFINED> instruction: 0xf7eee7de
   234f0:	svclt	0x0000ee74
   234f4:	muleq	r4, r0, r8
   234f8:	andeq	r0, r0, ip, ror r1
   234fc:	andeq	sl, r4, r6, ror r8
   23500:	andeq	r0, r5, lr, lsr #16
   23504:	andeq	sl, r4, r0, lsr r8
   23508:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2350c:	mrrccc	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
   23510:	svcmi	0x00f0e92d
   23514:			; <UNDEFINED> instruction: 0xf8df460f
   23518:			; <UNDEFINED> instruction: 0x46161c54
   2351c:			; <UNDEFINED> instruction: 0xf8df447b
   23520:	ldrbtmi	r2, [r9], #-3152	; 0xfffff3b0
   23524:	ldmdavs	fp, {r0, r2, r7, ip, sp, pc}
   23528:	stmpl	sl, {r2, r9, sl, lr}
   2352c:	beq	9f54c <_ZdlPv@@Base+0x5bd5c>
   23530:	mcrrhi	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
   23534:	mcrrls	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
   23538:	andls	r6, r3, #1179648	; 0x120000
   2353c:	andeq	pc, r0, #79	; 0x4f
   23540:	ldceq	8, cr15, [r8], #-892	; 0xfffffc84
   23544:	ldmib	r3, {r3, r4, r5, r6, r7, sl, lr}^
   23548:	ldrbtmi	r2, [r9], #259	; 0x103
   2354c:	andls	r4, r0, r8, ror r4
   23550:	stceq	8, cr15, [ip], #-892	; 0xfffffc84
   23554:	andls	r4, r1, r8, ror r4
   23558:	eorle	r4, r1, #-1610612728	; 0xa0000008
   2355c:	sbcsvs	r1, r9, r1, asr ip
   23560:	stmdacs	sl, {r4, fp, ip, sp, lr}
   23564:	stmcs	r9, {r0, r5, ip, lr, pc}
   23568:	sbchi	pc, r0, r0
   2356c:			; <UNDEFINED> instruction: 0xf000288a
   23570:	stmcs	fp, {r1, r4, r6, r7, pc}
   23574:	rschi	pc, r4, r0
   23578:			; <UNDEFINED> instruction: 0xf000288c
   2357c:	stmcs	sp, {r3, r5, r8, pc}
   23580:	rschi	pc, lr, r0, asr #32
   23584:	blcc	fff61908 <_ZdlPv@@Base+0xfff1e118>
   23588:	blne	fff6190c <_ZdlPv@@Base+0xfff1e11c>
   2358c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   23590:	bvs	12bd604 <_ZdlPv@@Base+0x1279e14>
   23594:	subvs	r3, sl, #4096	; 0x1000
   23598:	ldrdcs	lr, [r3, -r3]
   2359c:	bicsle	r4, sp, #-1610612728	; 0xa0000008
   235a0:			; <UNDEFINED> instruction: 0xf7fc4620
   235a4:	stmdacs	sl, {r0, r1, r7, r8, r9, fp, ip, sp, lr, pc}
   235a8:			; <UNDEFINED> instruction: 0xf8dfd1dd
   235ac:	andcs	r3, r0, #224, 22	; 0x38000
   235b0:			; <UNDEFINED> instruction: 0xf8d3447b
   235b4:	stmib	r3, {r2, r9, ip}^
   235b8:			; <UNDEFINED> instruction: 0xf8d81280
   235bc:	bcs	2b614 <__printf_chk@plt+0x191e4>
   235c0:	movwcs	fp, #4044	; 0xfcc
   235c4:	addmi	r2, r2, #67108864	; 0x4000000
   235c8:			; <UNDEFINED> instruction: 0xf043bf18
   235cc:	blcs	241d8 <__printf_chk@plt+0x11da8>
   235d0:	ldrbhi	pc, [r1], #64	; 0x40	; <UNPREDICTABLE>
   235d4:	ldrdcc	pc, [r0], -r9
   235d8:	movwcs	lr, #14803	; 0x39d3
   235dc:			; <UNDEFINED> instruction: 0xf080429a
   235e0:	ldmdavc	r0, {r0, r1, r8, pc}
   235e4:	vtst.8	q1, q0, q15
   235e8:	ldm	pc, {r1, r8, pc}^	; <UNPREDICTABLE>
   235ec:	strbeq	pc, [ip], #-16	; <UNPREDICTABLE>
   235f0:	mrseq	r0, (UNDEF: 16)
   235f4:	mrseq	r0, (UNDEF: 16)
   235f8:	mrseq	r0, (UNDEF: 16)
   235fc:	mrseq	r0, (UNDEF: 16)
   23600:	teqeq	r3, r0, lsl #2
   23604:	mrseq	r0, (UNDEF: 16)
   23608:	mrseq	r0, (UNDEF: 16)
   2360c:	mrseq	r0, (UNDEF: 16)
   23610:	mrseq	r0, (UNDEF: 16)
   23614:	mrseq	r0, (UNDEF: 16)
   23618:	mrseq	r0, (UNDEF: 16)
   2361c:	mrseq	r0, (UNDEF: 16)
   23620:	mrseq	r0, (UNDEF: 16)
   23624:	mrseq	r0, (UNDEF: 16)
   23628:	mrseq	r0, (UNDEF: 16)
   2362c:	cmpeq	sl, #0, 2
   23630:	mvnseq	r0, r8, asr #5
   23634:	orrseq	r0, fp, r2, asr #3
   23638:	smulbbeq	r6, r0, r1
   2363c:	tsteq	r0, ip, asr #2
   23640:	orrseq	r0, r0, #822083584	; 0x31000000
   23644:	mrseq	r0, (UNDEF: 16)
   23648:	addseq	r0, r4, #-1207959549	; 0xb8000003
   2364c:	mrseq	r0, (UNDEF: 16)
   23650:	mrseq	r0, (UNDEF: 16)
   23654:	mrseq	r0, (UNDEF: 16)
   23658:	mrseq	r0, (UNDEF: 16)
   2365c:	mrseq	r0, (UNDEF: 16)
   23660:			; <UNDEFINED> instruction: 0x03240100
   23664:	mrseq	r0, (UNDEF: 16)
   23668:	mrseq	r0, (UNDEF: 16)
   2366c:	tsteq	r0, r9, lsl #6
   23670:	mrseq	r0, (UNDEF: 16)
   23674:	mrseq	r0, (UNDEF: 16)
   23678:	tsteq	r0, ip, asr #4
   2367c:	mrseq	r0, (UNDEF: 16)
   23680:	mrseq	r0, (UNDEF: 16)
   23684:	mrseq	r0, (UNDEF: 16)
   23688:	mrseq	r0, (UNDEF: 16)
   2368c:	mrseq	r0, (UNDEF: 16)
   23690:	mrseq	r0, (UNDEF: 16)
   23694:	mrseq	r0, (UNDEF: 16)
   23698:	eoreq	r0, r5, #0, 2
   2369c:	mrseq	r0, (UNDEF: 16)
   236a0:	mrseq	r0, (UNDEF: 16)
   236a4:	mrseq	r0, (UNDEF: 16)
   236a8:	bicseq	r0, r3, #0, 2
   236ac:	strbteq	r0, [ip], #-952	; 0xfffffc48
   236b0:	smlatbeq	r0, sp, r2, r0
   236b4:	smlabbeq	r0, r5, r4, r0
   236b8:	tsteq	r0, pc, lsr r3
   236bc:	tsteq	r0, r9, lsl #8
   236c0:	mrseq	r0, (UNDEF: 16)
   236c4:	mrseq	r0, (UNDEF: 16)
   236c8:	rsceq	r0, r3, #0, 2
   236cc:	mrseq	r0, (UNDEF: 16)
   236d0:	mrseq	r0, (UNDEF: 16)
   236d4:	rsbseq	r0, r9, #0, 2
   236d8:	mrseq	r0, (UNDEF: 16)
   236dc:	mrseq	r0, (UNDEF: 16)
   236e0:	mrseq	r0, (UNDEF: 16)
   236e4:	ldrbeq	r0, [r1], #-606	; 0xfffffda2
   236e8:	tsteq	r9, r5, ror r3
   236ec:	blt	fe861a70 <_ZdlPv@@Base+0xfe81e280>
   236f0:	bpl	fe861a74 <_ZdlPv@@Base+0xfe81e284>
   236f4:	ldrbtmi	r4, [sp], #-1275	; 0xfffffb05
   236f8:	ldrdeq	pc, [r0], -fp
   236fc:	ldrsbne	pc, [ip, #133]!	; 0x85	; <UNPREDICTABLE>
   23700:	ldclvs	8, cr6, [fp], {3}
   23704:			; <UNDEFINED> instruction: 0xf8db4798
   23708:	andcs	r3, r0, #0
   2370c:	mvnscs	pc, r5, asr #17
   23710:	ldrdcs	lr, [r3, -r3]
   23714:			; <UNDEFINED> instruction: 0xf8dfe720
   23718:			; <UNDEFINED> instruction: 0xf8dfba80
   2371c:	ldrbtmi	r5, [fp], #2688	; 0xa80
   23720:			; <UNDEFINED> instruction: 0xf8db447d
   23724:			; <UNDEFINED> instruction: 0xf8d50000
   23728:	stmdavs	r3, {r2, r3, r4, r5, r6, r7, r8, ip}
   2372c:			; <UNDEFINED> instruction: 0x47986cdb
   23730:	ldrdcc	pc, [r0], -fp
   23734:			; <UNDEFINED> instruction: 0xf8c52201
   23738:	ldmib	r3, {r2, r3, r4, r5, r6, r7, r8, sp}^
   2373c:	str	r2, [fp, -r3, lsl #2]
   23740:	bpl	1761ac4 <_ZdlPv@@Base+0x171e2d4>
   23744:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
   23748:	ldcvs	8, cr6, [fp, #-12]
   2374c:			; <UNDEFINED> instruction: 0xf8df4798
   23750:	stmdavs	fp!, {r2, r4, r6, r9, fp, ip}
   23754:	ldmvs	sl, {r0, r3, r4, r5, r6, sl, lr}^
   23758:	mvnseq	pc, r1, asr #17
   2375c:	usat	r6, #27, r9, lsl #18
   23760:	smlabble	r6, lr, r8, r2
   23764:	bcc	1061ae8 <_ZdlPv@@Base+0x101e2f8>
   23768:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2376c:	ldrdcs	lr, [r3, -r3]
   23770:	stmcs	r4, {r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   23774:	movwcs	fp, #3860	; 0xf14
   23778:	movweq	pc, #4106	; 0x100a	; <UNPREDICTABLE>
   2377c:			; <UNDEFINED> instruction: 0xf8dfb11b
   23780:	ldrbtmi	r3, [fp], #-2604	; 0xfffff5d4
   23784:	ldmdacs	r1, {r3, r4, r6, r8, fp, sp, lr}
   23788:	svcge	0x0017f47f
   2378c:			; <UNDEFINED> instruction: 0xf0402f00
   23790:			; <UNDEFINED> instruction: 0xf8df84c3
   23794:	ldrbtmi	r5, [sp], #-2588	; 0xfffff5e4
   23798:	ldmdacs	r1, {r1, sp, lr, pc}
   2379c:	svcge	0x000df47f
   237a0:	ldmib	r3, {r0, r1, r3, r5, fp, sp, lr}^
   237a4:	addmi	r2, sl, #-1073741824	; 0xc0000000
   237a8:	lfmne	f5, 3, [r1], {13}
   237ac:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   237b0:	mvnsle	r2, sl, lsl #16
   237b4:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   237b8:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   237bc:	andcs	pc, r4, #13828096	; 0xd30000
   237c0:	orrcs	lr, r0, r3, asr #19
   237c4:			; <UNDEFINED> instruction: 0x4620e6f9
   237c8:	blx	1c617c0 <_ZdlPv@@Base+0x1c1dfd0>
   237cc:			; <UNDEFINED> instruction: 0xf8dfe7f0
   237d0:			; <UNDEFINED> instruction: 0xf8df39e8
   237d4:	ldrbtmi	r1, [fp], #-2536	; 0xfffff618
   237d8:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   237dc:	andcc	r6, r1, #303104	; 0x4a000
   237e0:	ldmib	r3, {r1, r3, r6, r9, sp, lr}^
   237e4:	ldrt	r2, [r7], r3, lsl #2
   237e8:	blx	ff6617e0 <_ZdlPv@@Base+0xff61dff0>
   237ec:			; <UNDEFINED> instruction: 0xf8dfe6fa
   237f0:			; <UNDEFINED> instruction: 0x460539d0
   237f4:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   237f8:	svclt	0x00184283
   237fc:			; <UNDEFINED> instruction: 0xf000461d
   23800:			; <UNDEFINED> instruction: 0xf8df848e
   23804:			; <UNDEFINED> instruction: 0xf8df29c0
   23808:	ldrbtmi	r3, [sl], #-2408	; 0xfffff698
   2380c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23810:	subsmi	r9, sl, r3, lsl #22
   23814:	strthi	pc, [r6], #64	; 0x40
   23818:	andlt	r4, r5, r8, lsr #12
   2381c:	svchi	0x00f0e8bd
   23820:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   23824:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23828:	ldrdcs	lr, [r3, -r3]
   2382c:			; <UNDEFINED> instruction: 0xf080428a
   23830:	cfldrdne	mvd8, [r1], {5}
   23834:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   23838:	svclt	0x0018280a
   2383c:	mvnle	r2, r7, lsl #11
   23840:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   23844:	strcs	r2, [r7, #256]	; 0x100
   23848:			; <UNDEFINED> instruction: 0xf8d3447b
   2384c:	stmib	r3, {r2, r9, sp}^
   23850:	ldrb	r2, [r6, r0, lsl #3]
   23854:	ldmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   23858:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2385c:	ldrdcs	lr, [r3, -r3]
   23860:			; <UNDEFINED> instruction: 0xf080428a
   23864:	cfldrdne	mvd8, [r1], {-0}
   23868:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   2386c:			; <UNDEFINED> instruction: 0xf000280a
   23870:	svccs	0x00008362
   23874:	ldrbhi	pc, [r0], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   23878:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2387c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23880:	ldrdcs	lr, [r3, -r3]
   23884:			; <UNDEFINED> instruction: 0xf8dfe668
   23888:	ldrbtmi	r3, [fp], #-2384	; 0xfffff6b0
   2388c:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   23890:	addmi	r2, sl, #-1073741824	; 0xc0000000
   23894:	mvnshi	pc, #128	; 0x80
   23898:	sbcsvs	r1, r9, r1, asr ip
   2389c:	stmdacs	sl, {r4, fp, ip, sp, lr}
   238a0:	ldrcs	fp, [r9, #-3864]	; 0xfffff0e8
   238a4:			; <UNDEFINED> instruction: 0xf8dfd1ad
   238a8:	tstcs	r0, r4, lsr r9
   238ac:	ldrbtmi	r2, [fp], #-1305	; 0xfffffae7
   238b0:	andcs	pc, r4, #13828096	; 0xd30000
   238b4:	orrcs	lr, r0, r3, asr #19
   238b8:			; <UNDEFINED> instruction: 0xf8dfe7a3
   238bc:	ldrbtmi	r3, [fp], #-2340	; 0xfffff6dc
   238c0:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   238c4:	addmi	r2, sl, #-1073741824	; 0xc0000000
   238c8:	mvnhi	pc, #128	; 0x80
   238cc:	sbcsvs	r1, r9, r1, asr ip
   238d0:	stmdacs	sl, {r4, fp, ip, sp, lr}
   238d4:	ldrcs	fp, [r2, #-3864]	; 0xfffff0e8
   238d8:			; <UNDEFINED> instruction: 0xf8dfd193
   238dc:	tstcs	r0, r8, lsl #18
   238e0:	ldrbtmi	r2, [fp], #-1298	; 0xfffffaee
   238e4:	andcs	pc, r4, #13828096	; 0xd30000
   238e8:	orrcs	lr, r0, r3, asr #19
   238ec:			; <UNDEFINED> instruction: 0xf8dfe789
   238f0:	ldrbtmi	r3, [fp], #-2296	; 0xfffff708
   238f4:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   238f8:	addmi	r2, sl, #-1073741824	; 0xc0000000
   238fc:	bicshi	pc, r4, #128	; 0x80
   23900:	sbcsvs	r1, r9, r1, asr ip
   23904:	stmdacs	sl, {r4, fp, ip, sp, lr}
   23908:	ldrcs	fp, [lr, #-3864]	; 0xfffff0e8
   2390c:	svcge	0x0079f47f
   23910:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   23914:	ldrcs	r2, [lr, #-256]	; 0xffffff00
   23918:			; <UNDEFINED> instruction: 0xf8d3447b
   2391c:	stmib	r3, {r2, r9, sp}^
   23920:	strb	r2, [lr, -r0, lsl #3]!
   23924:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   23928:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2392c:	ldrdcs	lr, [r3, -r3]
   23930:			; <UNDEFINED> instruction: 0xf080428a
   23934:	mrrcne	3, 10, r8, r1, cr12
   23938:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   2393c:	tstle	r7, sl, lsl #16
   23940:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   23944:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   23948:	andcs	pc, r4, #13828096	; 0xd30000
   2394c:	orrcs	lr, r0, r3, asr #19
   23950:			; <UNDEFINED> instruction: 0xf7ff2002
   23954:	stmdacs	r0, {r0, r1, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   23958:	bicshi	pc, r0, #0
   2395c:	blcs	41970 <__printf_chk@plt+0x2f540>
   23960:	msrhi	CPSR_fx, #64	; 0x40
   23964:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   23968:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2396c:	ldrdcs	lr, [r3, -r3]
   23970:			; <UNDEFINED> instruction: 0xf8dfe5f2
   23974:	ldrbtmi	r5, [sp], #-2184	; 0xfffff778
   23978:	ldmib	r3, {r0, r1, r3, r5, fp, sp, lr}^
   2397c:	addmi	r2, sl, #-1073741824	; 0xc0000000
   23980:	cmnhi	sp, #128	; 0x80	; <UNPREDICTABLE>
   23984:	sbcsvs	r1, r8, r0, asr ip
   23988:	bcs	2c19d8 <_ZdlPv@@Base+0x27e1e8>
   2398c:			; <UNDEFINED> instruction: 0xf8dfd108
   23990:			; <UNDEFINED> instruction: 0xf04f5870
   23994:	ldrbtmi	r0, [sp], #-3072	; 0xfffff400
   23998:	andcs	pc, r4, #13959168	; 0xd50000
   2399c:			; <UNDEFINED> instruction: 0x2c80e9c5
   239a0:	stmdapl	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   239a4:	addmi	r4, r1, #2097152000	; 0x7d000000
   239a8:	mcrrne	9, 0, sp, r2, cr8	; <UNPREDICTABLE>
   239ac:	stmdavc	r0, {r1, r3, r4, r6, r7, sp, lr}
   239b0:			; <UNDEFINED> instruction: 0xf000280a
   239b4:			; <UNDEFINED> instruction: 0x461082d6
   239b8:	ldmle	r6!, {r0, r7, r9, lr}^
   239bc:			; <UNDEFINED> instruction: 0xf7fc2000
   239c0:	stmdacs	sl, {r0, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   239c4:	sbchi	pc, r8, #0
   239c8:			; <UNDEFINED> instruction: 0xf0003001
   239cc:	stmdavs	fp!, {r1, r2, r4, r6, r7, r9, pc}
   239d0:	ldrdeq	lr, [r3, -r3]
   239d4:			; <UNDEFINED> instruction: 0xf8dfe7e7
   239d8:	ldrbtmi	r5, [sp], #-2096	; 0xfffff7d0
   239dc:	ldmib	r2, {r1, r3, r5, fp, sp, lr}^
   239e0:	adcmi	r1, r1, #50331648	; 0x3000000
   239e4:	movthi	pc, #16512	; 0x4080	; <UNPREDICTABLE>
   239e8:	sbcsvs	r1, r3, fp, asr #24
   239ec:	stmdacs	sl, {r3, fp, ip, sp, lr}
   239f0:			; <UNDEFINED> instruction: 0xf8dfd107
   239f4:	strcs	r1, [r0, #-2072]	; 0xfffff7e8
   239f8:			; <UNDEFINED> instruction: 0xf8d14479
   239fc:	stmib	r1, {r2, r9}^
   23a00:			; <UNDEFINED> instruction: 0xf8df0580
   23a04:	ldrbtmi	r5, [sp], #-2060	; 0xfffff7f4
   23a08:	stmdble	r8, {r2, r3, r4, r7, r9, lr}
   23a0c:	sbcsvs	r1, r1, r9, asr ip
   23a10:	blcs	2c1a84 <_ZdlPv@@Base+0x27e294>
   23a14:	addshi	pc, r7, #0
   23a18:	addsmi	r4, ip, #11534336	; 0xb00000
   23a1c:	strdcs	sp, [r0], -r6
   23a20:			; <UNDEFINED> instruction: 0xf944f7fc
   23a24:			; <UNDEFINED> instruction: 0xf000280a
   23a28:	andcc	r8, r1, lr, lsl #5
   23a2c:	adchi	pc, r5, #0
   23a30:	ldmib	r2, {r1, r3, r5, fp, sp, lr}^
   23a34:	strb	r3, [r7, r3, lsl #8]!
   23a38:			; <UNDEFINED> instruction: 0x37d8f8df
   23a3c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23a40:	ldrdcs	lr, [r3, -r3]
   23a44:			; <UNDEFINED> instruction: 0xf080428a
   23a48:	mrrcne	3, 4, r8, r1, cr7
   23a4c:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   23a50:	tstle	r7, sl, lsl #16
   23a54:			; <UNDEFINED> instruction: 0x37c0f8df
   23a58:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   23a5c:	andcs	pc, r4, #13828096	; 0xd30000
   23a60:	orrcs	lr, r0, r3, asr #19
   23a64:			; <UNDEFINED> instruction: 0xf7ff2002
   23a68:	stmdacs	r0, {r0, r3, r5, r7, sl, fp, ip, sp, lr, pc}
   23a6c:	teqhi	pc, #0	; <UNPREDICTABLE>
   23a70:	blcs	41a84 <__printf_chk@plt+0x2f654>
   23a74:	addshi	pc, r7, #64	; 0x40
   23a78:	sbfxcc	pc, pc, #17, #1
   23a7c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23a80:	ldrdcs	lr, [r3, -r3]
   23a84:	blls	5d02c <_ZdlPv@@Base+0x1983c>
   23a88:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   23a8c:	addmi	r2, sl, #-1073741824	; 0xc0000000
   23a90:	tsthi	lr, #128	; 0x80	; <UNPREDICTABLE>
   23a94:	sbcsvs	r1, r9, r1, asr ip
   23a98:	stmdacs	sl, {r4, fp, ip, sp, lr}
   23a9c:	subhi	pc, r4, #0
   23aa0:			; <UNDEFINED> instruction: 0xf47f2e00
   23aa4:	strcs	sl, [r4, #3479]	; 0xd97
   23aa8:			; <UNDEFINED> instruction: 0xf8dfe6ab
   23aac:	ldrbtmi	r3, [fp], #-1908	; 0xfffff88c
   23ab0:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   23ab4:	addmi	r2, sl, #-1073741824	; 0xc0000000
   23ab8:	adchi	pc, r0, #128	; 0x80
   23abc:	sbcsvs	r1, r9, r1, asr ip
   23ac0:	stmdacs	sl, {r4, fp, ip, sp, lr}
   23ac4:	ldrcs	fp, [r6, #-3864]	; 0xfffff0e8
   23ac8:	mrcge	4, 4, APSR_nzcv, cr11, cr15, {3}
   23acc:	smmlscc	r4, pc, r8, pc	; <UNPREDICTABLE>
   23ad0:	ldrcs	r2, [r6, #-256]	; 0xffffff00
   23ad4:			; <UNDEFINED> instruction: 0xf8d3447b
   23ad8:	stmib	r3, {r2, r9, sp}^
   23adc:	ldr	r2, [r0], r0, lsl #3
   23ae0:			; <UNDEFINED> instruction: 0x3744f8df
   23ae4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23ae8:	ldrdcs	lr, [r3, -r3]
   23aec:			; <UNDEFINED> instruction: 0xf080428a
   23af0:	lfmne	f0, 3, [r1], {141}	; 0x8d
   23af4:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   23af8:	svclt	0x0018280a
   23afc:			; <UNDEFINED> instruction: 0xf47f2509
   23b00:			; <UNDEFINED> instruction: 0xf8dfae80
   23b04:	tstcs	r0, r8, lsr #14
   23b08:	ldrbtmi	r2, [fp], #-1289	; 0xfffffaf7
   23b0c:	andcs	pc, r4, #13828096	; 0xd30000
   23b10:	orrcs	lr, r0, r3, asr #19
   23b14:			; <UNDEFINED> instruction: 0xf8dfe675
   23b18:			; <UNDEFINED> instruction: 0x46053718
   23b1c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23b20:	ldrdcs	lr, [r3, -r3]
   23b24:			; <UNDEFINED> instruction: 0xf080428a
   23b28:	lfmne	f0, 3, [r1], {129}	; 0x81
   23b2c:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   23b30:			; <UNDEFINED> instruction: 0xf47f280a
   23b34:			; <UNDEFINED> instruction: 0xf8dfae66
   23b38:	strdcs	r3, [r0, -ip]
   23b3c:			; <UNDEFINED> instruction: 0xf8d3447b
   23b40:	stmib	r3, {r2, r9, sp}^
   23b44:	ldrb	r2, [ip], -r0, lsl #3
   23b48:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   23b4c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23b50:	ldrdcs	lr, [r3, -r3]
   23b54:			; <UNDEFINED> instruction: 0xf080428a
   23b58:	lfmne	f0, 3, [r1], {65}	; 0x41
   23b5c:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   23b60:	svclt	0x0018280a
   23b64:			; <UNDEFINED> instruction: 0xf47f2501
   23b68:			; <UNDEFINED> instruction: 0xf8dfae4c
   23b6c:	ldrdcs	r3, [r0, -r0]
   23b70:	ldrbtmi	r2, [fp], #-1281	; 0xfffffaff
   23b74:	andcs	pc, r4, #13828096	; 0xd30000
   23b78:	orrcs	lr, r0, r3, asr #19
   23b7c:			; <UNDEFINED> instruction: 0xf8dfe641
   23b80:	ldrbtmi	r3, [fp], #-1728	; 0xfffff940
   23b84:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   23b88:	addmi	r2, sl, #-1073741824	; 0xc0000000
   23b8c:	eorhi	pc, lr, #128	; 0x80
   23b90:	sbcsvs	r1, r9, r1, asr ip
   23b94:	stmdacs	sl, {r4, fp, ip, sp, lr}
   23b98:	ldrcs	fp, [fp, #-3864]	; 0xfffff0e8
   23b9c:	mrcge	4, 1, APSR_nzcv, cr1, cr15, {3}
   23ba0:	ssatcc	pc, #1, pc, asr #17	; <UNPREDICTABLE>
   23ba4:	ldrcs	r2, [fp, #-256]	; 0xffffff00
   23ba8:			; <UNDEFINED> instruction: 0xf8d3447b
   23bac:	stmib	r3, {r2, r9, sp}^
   23bb0:	strt	r2, [r6], -r0, lsl #3
   23bb4:			; <UNDEFINED> instruction: 0x3690f8df
   23bb8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23bbc:	ldrdcs	lr, [r3, -r3]
   23bc0:			; <UNDEFINED> instruction: 0xf080428a
   23bc4:	lfmne	f0, 3, [r1], {43}	; 0x2b
   23bc8:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   23bcc:	tstle	r7, sl, lsl #16
   23bd0:			; <UNDEFINED> instruction: 0x3678f8df
   23bd4:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   23bd8:	andcs	pc, r4, #13828096	; 0xd30000
   23bdc:	orrcs	lr, r0, r3, asr #19
   23be0:			; <UNDEFINED> instruction: 0xf7ffa802
   23be4:	msrlt	CPSR_, r3, lsr ip
   23be8:	tstlt	r3, r3, lsl #16
   23bec:			; <UNDEFINED> instruction: 0xf7fe9902
   23bf0:			; <UNDEFINED> instruction: 0xf8dffd81
   23bf4:	ldrbtmi	r3, [fp], #-1628	; 0xfffff9a4
   23bf8:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   23bfc:	strt	r2, [fp], #259	; 0x103
   23c00:			; <UNDEFINED> instruction: 0x3650f8df
   23c04:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23c08:	ldrdcs	lr, [r3, -r3]
   23c0c:			; <UNDEFINED> instruction: 0xf080428a
   23c10:	lfmne	f0, 3, [r1], {9}
   23c14:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   23c18:	svclt	0x0018280a
   23c1c:			; <UNDEFINED> instruction: 0xf47f250d
   23c20:			; <UNDEFINED> instruction: 0xf8dfadf0
   23c24:	tstcs	r0, r4, lsr r6
   23c28:	ldrbtmi	r2, [fp], #-1293	; 0xfffffaf3
   23c2c:	andcs	pc, r4, #13828096	; 0xd30000
   23c30:	orrcs	lr, r0, r3, asr #19
   23c34:			; <UNDEFINED> instruction: 0xf8dfe5e5
   23c38:	ldrbtmi	r3, [fp], #-1572	; 0xfffff9dc
   23c3c:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   23c40:	addmi	r2, sl, #-1073741824	; 0xc0000000
   23c44:	andhi	pc, r3, #128	; 0x80
   23c48:	sbcsvs	r1, r9, r1, asr ip
   23c4c:	stmdacs	sl, {r4, fp, ip, sp, lr}
   23c50:	strcs	fp, [r8, #3864]	; 0xf18
   23c54:	cfldrdge	mvd15, [r5, #508]	; 0x1fc
   23c58:			; <UNDEFINED> instruction: 0x3604f8df
   23c5c:	strcs	r2, [r8, #256]	; 0x100
   23c60:			; <UNDEFINED> instruction: 0xf8d3447b
   23c64:	stmib	r3, {r2, r9, sp}^
   23c68:	strb	r2, [sl, #384]	; 0x180
   23c6c:	ldrbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   23c70:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23c74:	ldrdcs	lr, [r3, -r3]
   23c78:			; <UNDEFINED> instruction: 0xf080428a
   23c7c:	ldfnep	f0, [r1], {179}	; 0xb3
   23c80:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   23c84:	svclt	0x0018280a
   23c88:			; <UNDEFINED> instruction: 0xf47f251d
   23c8c:			; <UNDEFINED> instruction: 0xf8dfadba
   23c90:	ldrdcs	r3, [r0, -r8]
   23c94:	ldrbtmi	r2, [fp], #-1309	; 0xfffffae3
   23c98:	andcs	pc, r4, #13828096	; 0xd30000
   23c9c:	orrcs	lr, r0, r3, asr #19
   23ca0:			; <UNDEFINED> instruction: 0xf8dfe5af
   23ca4:	ldrbtmi	r3, [fp], #-1480	; 0xfffffa38
   23ca8:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   23cac:	addmi	r2, sl, #-1073741824	; 0xc0000000
   23cb0:	bicshi	pc, r5, r0, lsl #1
   23cb4:	sbcsvs	r1, r9, r1, asr ip
   23cb8:	stmdacs	sl, {r4, fp, ip, sp, lr}
   23cbc:	ldrcs	fp, [pc, #-3864]	; 22dac <__printf_chk@plt+0x1097c>
   23cc0:	cfldrsge	mvf15, [pc, #508]	; 23ec4 <__printf_chk@plt+0x11a94>
   23cc4:	strcc	pc, [r8, #2271]!	; 0x8df
   23cc8:	ldrcs	r2, [pc, #-256]	; 23bd0 <__printf_chk@plt+0x117a0>
   23ccc:			; <UNDEFINED> instruction: 0xf8d3447b
   23cd0:	stmib	r3, {r2, r9, sp}^
   23cd4:	ldr	r2, [r4, #384]	; 0x180
   23cd8:	ldrcc	pc, [r8, #2271]	; 0x8df
   23cdc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23ce0:	ldrdcs	lr, [r3, -r3]
   23ce4:			; <UNDEFINED> instruction: 0xf080428a
   23ce8:	ldfnep	f0, [r1], {239}	; 0xef
   23cec:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   23cf0:	svclt	0x0018280a
   23cf4:			; <UNDEFINED> instruction: 0xf47f2517
   23cf8:			; <UNDEFINED> instruction: 0xf8dfad84
   23cfc:	tstcs	r0, ip, ror r5
   23d00:	ldrbtmi	r2, [fp], #-1303	; 0xfffffae9
   23d04:	andcs	pc, r4, #13828096	; 0xd30000
   23d08:	orrcs	lr, r0, r3, asr #19
   23d0c:			; <UNDEFINED> instruction: 0xf8dfe579
   23d10:	ldrbtmi	r3, [fp], #-1388	; 0xfffffa94
   23d14:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   23d18:	addmi	r2, sl, #-1073741824	; 0xc0000000
   23d1c:	bichi	pc, r8, r0, lsl #1
   23d20:	sbcsvs	r1, r9, r1, asr ip
   23d24:	stmdacs	sl, {r4, fp, ip, sp, lr}
   23d28:			; <UNDEFINED> instruction: 0xf8dfd107
   23d2c:	tstcs	r0, r4, asr r5
   23d30:			; <UNDEFINED> instruction: 0xf8d3447b
   23d34:	stmib	r3, {r2, r9, sp}^
   23d38:	andcs	r2, r1, r0, lsl #3
   23d3c:	blx	fe1d42 <_ZdlPv@@Base+0xf9e552>
   23d40:			; <UNDEFINED> instruction: 0xf0002800
   23d44:	stmdavc	r3, {r0, r2, r3, r6, r7, r8, pc}
   23d48:			; <UNDEFINED> instruction: 0xf0402b00
   23d4c:			; <UNDEFINED> instruction: 0xf8df8119
   23d50:	ldrbtmi	r3, [fp], #-1332	; 0xfffffacc
   23d54:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   23d58:			; <UNDEFINED> instruction: 0xf7ff2103
   23d5c:			; <UNDEFINED> instruction: 0xf8dfbbfd
   23d60:	ldrbtmi	r3, [fp], #-1320	; 0xfffffad8
   23d64:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   23d68:	addmi	r2, sl, #-1073741824	; 0xc0000000
   23d6c:			; <UNDEFINED> instruction: 0x81a4f080
   23d70:	sbcsvs	r1, r9, r1, asr ip
   23d74:	stmdacs	sl, {r4, fp, ip, sp, lr}
   23d78:	ldrcs	fp, [r3, #-3864]	; 0xfffff0e8
   23d7c:	cfstrdge	mvd15, [r1, #-508]	; 0xfffffe04
   23d80:	strcc	pc, [r8, #-2271]	; 0xfffff721
   23d84:	ldrcs	r2, [r3, #-256]	; 0xffffff00
   23d88:			; <UNDEFINED> instruction: 0xf8d3447b
   23d8c:	stmib	r3, {r2, r9, sp}^
   23d90:	ldr	r2, [r6, #-384]!	; 0xfffffe80
   23d94:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   23d98:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23d9c:	ldrdcs	lr, [r3, -r3]
   23da0:			; <UNDEFINED> instruction: 0xf080428a
   23da4:	ldfnep	f0, [r1], {55}	; 0x37
   23da8:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   23dac:	svclt	0x0018280a
   23db0:			; <UNDEFINED> instruction: 0xf47f2515
   23db4:			; <UNDEFINED> instruction: 0xf8dfad26
   23db8:	ldrdcs	r3, [r0, -ip]
   23dbc:	ldrbtmi	r2, [fp], #-1301	; 0xfffffaeb
   23dc0:	andcs	pc, r4, #13828096	; 0xd30000
   23dc4:	orrcs	lr, r0, r3, asr #19
   23dc8:			; <UNDEFINED> instruction: 0xf8dfe51b
   23dcc:	ldrbtmi	r3, [fp], #-1228	; 0xfffffb34
   23dd0:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   23dd4:	addmi	r2, sl, #-1073741824	; 0xc0000000
   23dd8:	smlabbhi	ip, r0, r0, pc	; <UNPREDICTABLE>
   23ddc:	sbcsvs	r1, r9, r1, asr ip
   23de0:	stmdacs	sl, {r4, fp, ip, sp, lr}
   23de4:	ldrcs	fp, [sl, #-3864]	; 0xfffff0e8
   23de8:	cfstrsge	mvf15, [fp, #-508]	; 0xfffffe04
   23dec:	strtcc	pc, [ip], #2271	; 0x8df
   23df0:	ldrcs	r2, [sl, #-256]	; 0xffffff00
   23df4:			; <UNDEFINED> instruction: 0xf8d3447b
   23df8:	stmib	r3, {r2, r9, sp}^
   23dfc:	str	r2, [r0, #-384]	; 0xfffffe80
   23e00:	ldrcc	pc, [ip], #2271	; 0x8df
   23e04:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23e08:	ldrdcs	lr, [r3, -r3]
   23e0c:			; <UNDEFINED> instruction: 0xf080428a
   23e10:	ldfnep	f0, [r1], {87}	; 0x57
   23e14:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   23e18:	tstle	r7, sl, lsl #16
   23e1c:	strcc	pc, [r4], #2271	; 0x8df
   23e20:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   23e24:	andcs	pc, r4, #13828096	; 0xd30000
   23e28:	orrcs	lr, r0, r3, asr #19
   23e2c:			; <UNDEFINED> instruction: 0xf7ff2002
   23e30:	stmdacs	r0, {r0, r2, r6, r7, r9, fp, ip, sp, lr, pc}
   23e34:	msrhi	SPSR_fc, r0
   23e38:	blcs	41e4c <__printf_chk@plt+0x2fa1c>
   23e3c:	sbchi	pc, r5, r0, asr #32
   23e40:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   23e44:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23e48:	ldrdcs	lr, [r3, -r3]
   23e4c:	bllt	fe161e50 <_ZdlPv@@Base+0xfe11e660>
   23e50:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   23e54:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23e58:	ldrdcs	lr, [r3, -r3]
   23e5c:			; <UNDEFINED> instruction: 0xf080428a
   23e60:	mrrcne	0, 15, r8, r1, cr2
   23e64:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   23e68:	svclt	0x0018280a
   23e6c:			; <UNDEFINED> instruction: 0xf47f2586
   23e70:			; <UNDEFINED> instruction: 0xf8dfacc8
   23e74:	tstcs	r0, ip, lsr r4
   23e78:	ldrbtmi	r2, [fp], #-1414	; 0xfffffa7a
   23e7c:	andcs	pc, r4, #13828096	; 0xd30000
   23e80:	orrcs	lr, r0, r3, asr #19
   23e84:			; <UNDEFINED> instruction: 0xf8dfe4bd
   23e88:	ldrbtmi	r3, [fp], #-1068	; 0xfffffbd4
   23e8c:	ldrt	r6, [r8], #2397	; 0x95d
   23e90:	strtcc	pc, [r4], #-2271	; 0xfffff721
   23e94:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23e98:	ldrdcs	lr, [r3, -r3]
   23e9c:			; <UNDEFINED> instruction: 0xf080428a
   23ea0:	mrrcne	0, 12, r8, r1, cr9
   23ea4:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   23ea8:	svclt	0x0018280a
   23eac:			; <UNDEFINED> instruction: 0xf47f2514
   23eb0:			; <UNDEFINED> instruction: 0xf8dfaca8
   23eb4:	tstcs	r0, r8, lsl #8
   23eb8:	ldrbtmi	r2, [fp], #-1300	; 0xfffffaec
   23ebc:	andcs	pc, r4, #13828096	; 0xd30000
   23ec0:	orrcs	lr, r0, r3, asr #19
   23ec4:	blmi	fffdd140 <_ZdlPv@@Base+0xfff99950>
   23ec8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23ecc:	ldrdcs	lr, [r3, -r3]
   23ed0:			; <UNDEFINED> instruction: 0xf080428a
   23ed4:	mrrcne	0, 12, r8, r1, cr0
   23ed8:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   23edc:	svclt	0x0018280a
   23ee0:			; <UNDEFINED> instruction: 0xf47f2518
   23ee4:	blmi	ffe0f124 <_ZdlPv@@Base+0xffdcb934>
   23ee8:	ldrcs	r2, [r8, #-256]	; 0xffffff00
   23eec:			; <UNDEFINED> instruction: 0xf8d3447b
   23ef0:	stmib	r3, {r2, r9, sp}^
   23ef4:	str	r2, [r4], #384	; 0x180
   23ef8:	ldrbtmi	r4, [fp], #-3059	; 0xfffff40d
   23efc:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   23f00:	addmi	r2, sl, #-1073741824	; 0xc0000000
   23f04:	lfmne	f5, 3, [r1], {126}	; 0x7e
   23f08:	ldmdavc	r0, {r0, r3, r4, r6, r7, sp, lr}
   23f0c:	svclt	0x0018280a
   23f10:			; <UNDEFINED> instruction: 0xf47f251c
   23f14:	blmi	ffb8f0f4 <_ZdlPv@@Base+0xffb4b904>
   23f18:	ldrcs	r2, [ip, #-256]	; 0xffffff00
   23f1c:			; <UNDEFINED> instruction: 0xf8d3447b
   23f20:	stmib	r3, {r2, r9, sp}^
   23f24:	strbt	r2, [ip], #-384	; 0xfffffe80
   23f28:	andcs	r9, r0, #16384	; 0x4000
   23f2c:	andcc	pc, r4, #13697024	; 0xd10000
   23f30:	addcc	lr, r0, #3162112	; 0x304000
   23f34:	blmi	ff9dd60c <_ZdlPv@@Base+0xff999e1c>
   23f38:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   23f3c:	andcs	pc, r4, #13828096	; 0xd30000
   23f40:	orrcs	lr, r0, r3, asr #19
   23f44:	blmi	ff91d1a0 <_ZdlPv@@Base+0xff8d99b0>
   23f48:	strcs	r2, [sl, #-256]	; 0xffffff00
   23f4c:			; <UNDEFINED> instruction: 0xf8d3447b
   23f50:	stmib	r3, {r2, r9, sp}^
   23f54:	ldrb	r2, [r4], #-384	; 0xfffffe80
   23f58:	ldrbtmi	r4, [fp], #-3039	; 0xfffff421
   23f5c:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   23f60:	ldfmie	f2, [lr, #12]
   23f64:	stceq	0, cr15, [r0], {79}	; 0x4f
   23f68:			; <UNDEFINED> instruction: 0xf8d5447d
   23f6c:	stmib	r5, {r2, r9}^
   23f70:			; <UNDEFINED> instruction: 0xf7ff0c80
   23f74:			; <UNDEFINED> instruction: 0x4605baf1
   23f78:			; <UNDEFINED> instruction: 0xf04fe443
   23f7c:	strb	r3, [r0], #-1535	; 0xfffffa01
   23f80:	ldrbtmi	r4, [fp], #-3031	; 0xfffff429
   23f84:	ldrsbcs	pc, [r8, #131]!	; 0x83	; <UNPREDICTABLE>
   23f88:			; <UNDEFINED> instruction: 0xf0002a00
   23f8c:	andcs	r8, r0, #222	; 0xde
   23f90:	mvnscs	pc, r3, asr #17
   23f94:	blx	ffadff9c <_ZdlPv@@Base+0xffa9c7ac>
   23f98:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
   23f9c:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   23fa0:			; <UNDEFINED> instruction: 0xf7ff2103
   23fa4:			; <UNDEFINED> instruction: 0xf7febad9
   23fa8:	blmi	ff422244 <_ZdlPv@@Base+0xff3dea54>
   23fac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23fb0:	ldrdcs	lr, [r3, -r3]
   23fb4:	blt	ff461fb8 <_ZdlPv@@Base+0xff41e7c8>
   23fb8:	mcr2	7, 5, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
   23fbc:	ldrbtmi	r4, [fp], #-3019	; 0xfffff435
   23fc0:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   23fc4:			; <UNDEFINED> instruction: 0xf7ff2103
   23fc8:			; <UNDEFINED> instruction: 0xf7febac7
   23fcc:	blmi	ff2621c0 <_ZdlPv@@Base+0xff21e9d0>
   23fd0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   23fd4:	ldrdcs	lr, [r3, -r3]
   23fd8:	blt	fefe1fdc <_ZdlPv@@Base+0xfef9e7ec>
   23fdc:			; <UNDEFINED> instruction: 0xf7fb2000
   23fe0:	ldr	pc, [sp, #3685]!	; 0xe65
   23fe4:			; <UNDEFINED> instruction: 0xf7fb2000
   23fe8:	strb	pc, [fp], -r1, ror #28	; <UNPREDICTABLE>
   23fec:			; <UNDEFINED> instruction: 0xf7fb2000
   23ff0:	ldrb	pc, [r0, #3677]	; 0xe5d	; <UNPREDICTABLE>
   23ff4:			; <UNDEFINED> instruction: 0xf7fb2000
   23ff8:	usat	pc, #18, r9, asr #28	; <UNPREDICTABLE>
   23ffc:			; <UNDEFINED> instruction: 0xf7fb2000
   24000:	ldrb	pc, [lr, #-3669]	; 0xfffff1ab	; <UNPREDICTABLE>
   24004:			; <UNDEFINED> instruction: 0xf7fb2000
   24008:			; <UNDEFINED> instruction: 0xe77ffe51
   2400c:			; <UNDEFINED> instruction: 0xf7fb2000
   24010:	ldrb	pc, [r1, #-3661]!	; 0xfffff1b3	; <UNPREDICTABLE>
   24014:			; <UNDEFINED> instruction: 0xf7fb2000
   24018:	strb	pc, [r7], r9, asr #28	; <UNPREDICTABLE>
   2401c:			; <UNDEFINED> instruction: 0xf7fb2000
   24020:	ldrb	pc, [r3, #3653]	; 0xe45	; <UNPREDICTABLE>
   24024:			; <UNDEFINED> instruction: 0xf7fb2000
   24028:	ldrb	pc, [r5, #3649]!	; 0xe41	; <UNPREDICTABLE>
   2402c:			; <UNDEFINED> instruction: 0xf7fb2000
   24030:	ldrb	pc, [sp, #-3645]!	; 0xfffff1c3	; <UNPREDICTABLE>
   24034:			; <UNDEFINED> instruction: 0xf7fb2000
   24038:			; <UNDEFINED> instruction: 0xe735fe39
   2403c:			; <UNDEFINED> instruction: 0xf7fb2000
   24040:			; <UNDEFINED> instruction: 0xf7fffe35
   24044:	strdcs	fp, [r0], -r9
   24048:	mrc2	7, 1, pc, cr0, cr11, {7}
   2404c:	andcs	lr, r0, ip, lsl #14
   24050:	mcr2	7, 1, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
   24054:	strdcs	lr, [r0], -fp
   24058:	mcr2	7, 1, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
   2405c:	andcs	lr, r0, lr, lsr r7
   24060:	mcr2	7, 1, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
   24064:	andcs	lr, r0, r9, lsr #12
   24068:	mcr2	7, 1, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
   2406c:	bllt	fffe2070 <_ZdlPv@@Base+0xfff9e880>
   24070:			; <UNDEFINED> instruction: 0xf7fb2000
   24074:	stmdavs	sl!, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   24078:	strcc	lr, [r3], #-2514	; 0xfffff62e
   2407c:			; <UNDEFINED> instruction: 0x2000e4b7
   24080:	mrc2	7, 0, pc, cr4, cr11, {7}
   24084:	strmi	r6, [r2], -fp, lsr #16
   24088:	ldrdeq	lr, [r3, -r3]
   2408c:	andcs	lr, r0, sp, ror r4
   24090:	mcr2	7, 0, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
   24094:	andcs	lr, r0, r2, asr r4
   24098:	mcr2	7, 0, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
   2409c:	bllt	220a0 <__printf_chk@plt+0xfc70>
   240a0:			; <UNDEFINED> instruction: 0xf7fb2000
   240a4:	ldr	pc, [r4], #-3587	; 0xfffff1fd
   240a8:			; <UNDEFINED> instruction: 0xf7fb2000
   240ac:	strt	pc, [sl], #-3583	; 0xfffff201
   240b0:			; <UNDEFINED> instruction: 0xf7fb2000
   240b4:			; <UNDEFINED> instruction: 0xe636fdfb
   240b8:			; <UNDEFINED> instruction: 0xf7fb2000
   240bc:			; <UNDEFINED> instruction: 0xe65afdf7
   240c0:			; <UNDEFINED> instruction: 0xf7fb2000
   240c4:			; <UNDEFINED> instruction: 0xe6a7fdf3
   240c8:			; <UNDEFINED> instruction: 0xf7fb2000
   240cc:	str	pc, [pc], -pc, ror #27
   240d0:			; <UNDEFINED> instruction: 0xf7fb2000
   240d4:	strbt	pc, [r0], #3563	; 0xdeb	; <UNPREDICTABLE>
   240d8:			; <UNDEFINED> instruction: 0xf7fb2000
   240dc:	ldrt	pc, [r7], #3559	; 0xde7	; <UNPREDICTABLE>
   240e0:	ldrbtmi	r4, [fp], #-2948	; 0xfffff47c
   240e4:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   240e8:			; <UNDEFINED> instruction: 0xf7ff2103
   240ec:	blmi	fe0d29c8 <_ZdlPv@@Base+0xfe08f1d8>
   240f0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   240f4:	ldrdcs	lr, [r3, -r3]
   240f8:	blt	be20fc <_ZdlPv@@Base+0xb9e90c>
   240fc:	ldrbtmi	r4, [fp], #-2943	; 0xfffff481
   24100:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   24104:			; <UNDEFINED> instruction: 0xf7ff2103
   24108:	blmi	1f929ac <_ZdlPv@@Base+0x1f4f1bc>
   2410c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   24110:	ldrdcs	lr, [r3, -r3]
   24114:	blt	862118 <_ZdlPv@@Base+0x81e928>
   24118:			; <UNDEFINED> instruction: 0xf7ff2511
   2411c:	blmi	1e92eec <_ZdlPv@@Base+0x1e4f6fc>
   24120:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   24124:	ldrdcc	lr, [r3, -r2]
   24128:	andsle	r4, r7, #-1342177272	; 0xb0000008
   2412c:	sbcsvs	r1, r1, r9, asr ip
   24130:	stmdacs	sl, {r3, r4, fp, ip, sp, lr}
   24134:	blge	19a1338 <_ZdlPv@@Base+0x195db48>
   24138:	tstcs	r0, r3, ror fp
   2413c:			; <UNDEFINED> instruction: 0xf8d3447b
   24140:	stmib	r3, {r2, r9, sp}^
   24144:			; <UNDEFINED> instruction: 0xf7ff2180
   24148:			; <UNDEFINED> instruction: 0xf7febb5c
   2414c:	blmi	1c22790 <_ZdlPv@@Base+0x1bdefa0>
   24150:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   24154:	ldrdcs	lr, [r3, -r3]
   24158:	ldmiblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2415c:			; <UNDEFINED> instruction: 0xf7fb2000
   24160:	strb	pc, [r6, r5, lsr #27]!	; <UNPREDICTABLE>
   24164:	ldmda	r8!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24168:	andeq	sl, r4, r0, lsr fp
   2416c:			; <UNDEFINED> instruction: 0x0004a7be
   24170:	andeq	r0, r0, ip, ror r1
   24174:	andeq	sl, r4, r8, asr #21
   24178:	andeq	sl, r4, r2, lsl #22
   2417c:	andeq	sl, r4, r0, lsl #22
   24180:	andeq	r0, r5, r8, asr r7
   24184:	andeq	sl, r4, r0, asr #21
   24188:	andeq	r0, r5, lr, lsl r7
   2418c:	strdeq	r0, [r5], -ip
   24190:	andeq	sl, r4, r8, asr r9
   24194:			; <UNDEFINED> instruction: 0x000505b6
   24198:	andeq	sl, r4, lr, lsr #18
   2419c:	andeq	r0, r5, ip, lsl #11
   241a0:	andeq	sl, r4, r8, lsl #18
   241a4:	andeq	r0, r5, r8, asr r5
   241a8:	andeq	sl, r4, r4, ror #17
   241ac:	andeq	sl, r4, sl, lsl #17
   241b0:			; <UNDEFINED> instruction: 0x0004a8b6
   241b4:	strdeq	r0, [r5], -r2
   241b8:	andeq	sl, r4, r6, ror r8
   241bc:	ldrdeq	r0, [r5], -r4
   241c0:	andeq	sl, r4, r8, lsl r8
   241c4:	ldrdeq	sl, [r4], -r6
   241c8:	andeq	sl, r4, r8, lsr #16
   241cc:	andeq	r0, r5, r4, ror #8
   241d0:	strdeq	sl, [r4], -r4
   241d4:	ldrdeq	sl, [r4], -r0
   241d8:	andeq	sl, r4, r2, asr #15
   241dc:	strdeq	r0, [r5], -lr
   241e0:	andeq	sl, r4, lr, lsl #15
   241e4:	andeq	r0, r5, sl, asr #7
   241e8:	andeq	sl, r4, sl, asr r7
   241ec:	muleq	r5, r4, r3
   241f0:	andeq	sl, r4, r4, lsr #14
   241f4:	andeq	r0, r5, r6, ror #6
   241f8:	andeq	sl, r4, r4, ror #13
   241fc:	ldrdeq	sl, [r4], -r6
   24200:	andeq	r0, r5, r6, lsl r3
   24204:	andeq	sl, r4, r8, lsr #13
   24208:	andeq	sl, r4, r2, ror r6
   2420c:			; <UNDEFINED> instruction: 0x000502b4
   24210:	andeq	sl, r4, r6, asr #12
   24214:	andeq	sl, r4, r0, lsl r6
   24218:	andeq	r0, r5, r2, asr r2
   2421c:	ldrdeq	sl, [r4], -r0
   24220:	muleq	r4, lr, r5
   24224:	ldrdeq	r0, [r5], -r8
   24228:	andeq	sl, r4, r8, ror #10
   2422c:	andeq	r0, r5, r2, lsr #3
   24230:	andeq	sl, r4, r0, lsr r5
   24234:	andeq	r0, r5, r0, ror r1
   24238:	andeq	sl, r4, r0, lsl #10
   2423c:	andeq	r0, r5, sl, lsr r1
   24240:	andeq	sl, r4, sl, asr #9
   24244:	andeq	r0, r5, r4, lsl #2
   24248:	muleq	r4, r4, r4
   2424c:	ldrdeq	r0, [r5], -r6
   24250:	andeq	sl, r4, r6, asr r4
   24254:	andeq	sl, r4, r8, asr #8
   24258:	andeq	r0, r5, r2, lsl #1
   2425c:	andeq	sl, r4, r2, lsl r4
   24260:	andeq	r0, r5, ip, asr #32
   24264:	ldrdeq	sl, [r4], -ip
   24268:	andeq	r0, r5, r6, lsl r0
   2426c:	andeq	sl, r4, r6, lsr #7
   24270:	andeq	pc, r4, r0, ror #31
   24274:	andeq	sl, r4, r0, ror r3
   24278:	andeq	pc, r4, sl, lsr #31
   2427c:	andeq	sl, r4, sl, lsr r3
   24280:	andeq	pc, r4, ip, ror pc	; <UNPREDICTABLE>
   24284:	strdeq	sl, [r4], -sl	; <UNPREDICTABLE>
   24288:	andeq	sl, r4, sl, ror #5
   2428c:	andeq	pc, r4, r4, lsr #30
   24290:			; <UNDEFINED> instruction: 0x0004a2b4
   24294:	andeq	pc, r4, lr, ror #29
   24298:	andeq	sl, r4, lr, ror r2
   2429c:			; <UNDEFINED> instruction: 0x0004feb8
   242a0:	andeq	sl, r4, r8, asr #4
   242a4:	andeq	pc, r4, sl, lsl #29
   242a8:	andeq	sl, r4, r8, lsl #4
   242ac:	strdeq	sl, [r4], -r8
   242b0:	andeq	pc, r4, r2, lsr lr	; <UNPREDICTABLE>
   242b4:	andeq	sl, r4, r2, lsl #3
   242b8:			; <UNDEFINED> instruction: 0x0004a1b8
   242bc:	strdeq	pc, [r4], -r2
   242c0:	andeq	sl, r4, r4, lsl #3
   242c4:	andeq	pc, r4, r0, asr #27
   242c8:	andeq	sl, r4, r2, asr r1
   242cc:	muleq	r4, r0, sp
   242d0:	andeq	pc, r4, r2, ror sp	; <UNPREDICTABLE>
   242d4:	andeq	pc, r4, r0, ror #26
   242d8:	strdeq	sl, [r4], -r2
   242dc:	andeq	pc, r4, r4, asr #26
   242e0:	andeq	pc, r4, sl, lsr #26
   242e4:	strheq	sl, [r4], -r2
   242e8:	andeq	sl, r4, r0, lsr #1
   242ec:	andeq	sl, r4, lr, lsl #1
   242f0:	andeq	sl, r4, ip, ror r0
   242f4:	andeq	r9, r4, sl, ror #30
   242f8:	andeq	r9, r4, ip, asr pc
   242fc:	andeq	r9, r4, lr, asr #30
   24300:	andeq	r9, r4, r0, asr #30
   24304:	andeq	r9, r4, ip, lsr #30
   24308:	andeq	pc, r4, r0, ror fp	; <UNPREDICTABLE>
   2430c:	strdeq	r9, [r4], -ip
   24310:	svcmi	0x00f0e92d
   24314:	stc	6, cr4, [sp, #-12]!
   24318:	andcs	r8, r0, #2048	; 0x800
   2431c:	ldrmi	r4, [r1], -r9, lsl #25
   24320:	eorlt	pc, r4, #14614528	; 0xdf0000
   24324:	mcr	4, 0, r4, cr8, cr12, {3}
   24328:	addslt	r3, r3, r0, lsl sl
   2432c:	svcge	0x00074b87
   24330:	strls	r4, [r3], #-1275	; 0xfffffb05
   24334:	ldrtmi	r4, [r8], -r6, lsl #25
   24338:	mcr	4, 0, r4, cr8, cr12, {3}
   2433c:	vstmiami	r5, {s8-s151}
   24340:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   24344:	tstls	r1, #1769472	; 0x1b0000
   24348:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2434c:	ldrbtmi	r4, [fp], #-2946	; 0xfffff47e
   24350:			; <UNDEFINED> instruction: 0xf7ff9305
   24354:	blmi	fe0a26c8 <_ZdlPv@@Base+0xfe05eed8>
   24358:	movwls	r4, #17531	; 0x447b
   2435c:	stccs	6, cr4, [r0], #-16
   24360:	addhi	pc, sl, r0
   24364:	svccc	0x00fff1b4
   24368:	stccs	15, cr11, [sl], {24}
   2436c:			; <UNDEFINED> instruction: 0xf04fbf0c
   24370:			; <UNDEFINED> instruction: 0xf04f0a01
   24374:			; <UNDEFINED> instruction: 0xf0000a00
   24378:	mrrccs	0, 13, r8, sp, cr2
   2437c:	sbchi	pc, r2, r0
   24380:	ldrtmi	sl, [r0], -r8, lsl #28
   24384:			; <UNDEFINED> instruction: 0xffc4f7fc
   24388:	svclt	0x00182c22
   2438c:	rsbsle	r2, pc, r1, lsl #10
   24390:	svceq	0x0000f1ba
   24394:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24398:			; <UNDEFINED> instruction: 0xf04fbfd4
   2439c:			; <UNDEFINED> instruction: 0xf04f0800
   243a0:	eor	r0, r3, r1, lsl #16
   243a4:	ldrdcc	pc, [r4], -fp	; <UNPREDICTABLE>
   243a8:	eorsle	r4, sp, r3, asr r5
   243ac:	ldrtmi	fp, [r0], -r1, ror #5
   243b0:			; <UNDEFINED> instruction: 0xf9b2f7fd
   243b4:	ldrtmi	r2, [r8], -r0, lsl #4
   243b8:			; <UNDEFINED> instruction: 0xf7ff4611
   243bc:	strmi	pc, [r4], -r7, lsr #17
   243c0:	svclt	0x00182c0a
   243c4:	svccc	0x00fff1b4
   243c8:	andcs	fp, r1, #12, 30	; 0x30
   243cc:	suble	r2, r3, r0, lsl #4
   243d0:	svclt	0x00142c5d
   243d4:			; <UNDEFINED> instruction: 0xf0052300
   243d8:	blcs	24fe4 <__printf_chk@plt+0x12bb4>
   243dc:	stfcsd	f5, [r0], #-332	; 0xfffffeb4
   243e0:	movwcs	fp, #3860	; 0xf14
   243e4:	movweq	pc, #4101	; 0x1005	; <UNPREDICTABLE>
   243e8:	cmple	lr, r0, lsl #22
   243ec:	svclt	0x00142c22
   243f0:			; <UNDEFINED> instruction: 0xf0082300
   243f4:	blcs	25000 <__printf_chk@plt+0x12bd0>
   243f8:	ldrdlt	sp, [r4, r4]
   243fc:	svclt	0x00142c09
   24400:			; <UNDEFINED> instruction: 0xf0052300
   24404:	blcs	25010 <__printf_chk@plt+0x12be0>
   24408:			; <UNDEFINED> instruction: 0xf1b9d0d0
   2440c:	tstle	r3, r0, lsl #30
   24410:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
   24414:	ldrle	r0, [r4], #-1307	; 0xfffffae5
   24418:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2441c:	stmdbls	r7, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   24420:			; <UNDEFINED> instruction: 0xf7fd4630
   24424:	strb	pc, [r5, sp, ror #20]	; <UNPREDICTABLE>
   24428:	ldrtmi	r2, [r8], -r0, lsl #4
   2442c:			; <UNDEFINED> instruction: 0xf7ff4611
   24430:	stmdacs	r2!, {r0, r2, r3, r5, r6, fp, ip, sp, lr, pc}
   24434:	tstle	pc, r4, lsl #12
   24438:	ldrtmi	r4, [r0], -r1, lsl #12
   2443c:			; <UNDEFINED> instruction: 0xf96cf7fd
   24440:	bls	15e328 <_ZdlPv@@Base+0x11ab38>
   24444:	blmi	11b5d6c <_ZdlPv@@Base+0x117257c>
   24448:	bne	fe45fcb0 <_ZdlPv@@Base+0xfe41c4c0>
   2444c:			; <UNDEFINED> instruction: 0x461a58d3
   24450:			; <UNDEFINED> instruction: 0xf7fb9300
   24454:	ldrb	pc, [pc, r1, asr #28]	; <UNPREDICTABLE>
   24458:	eoreq	pc, r0, #164, 2	; 0x29
   2445c:			; <UNDEFINED> instruction: 0xf282fab2
   24460:			; <UNDEFINED> instruction: 0xee180952
   24464:			; <UNDEFINED> instruction: 0x46310a10
   24468:	mrc2	7, 4, pc, cr4, cr13, {7}
   2446c:			; <UNDEFINED> instruction: 0xf7fb4630
   24470:			; <UNDEFINED> instruction: 0x2c20faaf
   24474:	svcge	0x0076f47f
   24478:	ldrtmi	r2, [r8], -r0, lsl #4
   2447c:			; <UNDEFINED> instruction: 0xf7ff4611
   24480:	strmi	pc, [r4], -r5, asr #16
   24484:	ldrbcs	lr, [sp], #-1899	; 0xfffff895
   24488:	andcs	lr, r1, #61603840	; 0x3ac0000
   2448c:	strb	r2, [r8, r0, lsr #8]!
   24490:	ldrbmi	r9, [r2], -r5, lsl #22
   24494:			; <UNDEFINED> instruction: 0x46384651
   24498:	ldrdge	pc, [r4], -r3	; <UNPREDICTABLE>
   2449c:			; <UNDEFINED> instruction: 0xf836f7ff
   244a0:	svclt	0x0018280a
   244a4:	svccc	0x00fff1b0
   244a8:	svclt	0x000c4604
   244ac:	andcs	r2, r0, #268435456	; 0x10000000
   244b0:	blx	feed8800 <_ZdlPv@@Base+0xfee95010>
   244b4:	ldmdacs	sp, {r1, r3, r7, r8, sl, ip, sp, lr, pc}^
   244b8:			; <UNDEFINED> instruction: 0xf1babf08
   244bc:	b	13e80c4 <_ZdlPv@@Base+0x13a48d4>
   244c0:	andsle	r1, r7, r5, asr r5
   244c4:	svclt	0x00142820
   244c8:			; <UNDEFINED> instruction: 0xf0052300
   244cc:	blcs	250d8 <__printf_chk@plt+0x12ca8>
   244d0:	svcge	0x005ef43f
   244d4:	beq	45fd3c <_ZdlPv@@Base+0x41c54c>
   244d8:	ldrtmi	r2, [r1], -r1, lsl #4
   244dc:	mrc2	7, 2, pc, cr10, cr13, {7}
   244e0:			; <UNDEFINED> instruction: 0xf7fb4630
   244e4:	andcs	pc, r0, #479232	; 0x75000
   244e8:			; <UNDEFINED> instruction: 0x46114638
   244ec:			; <UNDEFINED> instruction: 0xf80ef7ff
   244f0:	ldr	r4, [r4, -r4, lsl #12]!
   244f4:	beq	45fd5c <_ZdlPv@@Base+0x41c56c>
   244f8:			; <UNDEFINED> instruction: 0xf7fd4631
   244fc:	ldrtmi	pc, [r0], -fp, asr #28	; <UNPREDICTABLE>
   24500:	blx	19e24f4 <_ZdlPv@@Base+0x199ed04>
   24504:	blmi	476d68 <_ZdlPv@@Base+0x433578>
   24508:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2450c:	blls	47e57c <_ZdlPv@@Base+0x43ad8c>
   24510:	qaddle	r4, sl, pc	; <UNPREDICTABLE>
   24514:	ldc	0, cr11, [sp], #76	; 0x4c
   24518:	pop	{r1, r8, r9, fp, pc}
   2451c:	bls	1484e4 <_ZdlPv@@Base+0x104cf4>
   24520:	blmi	3ec530 <_ZdlPv@@Base+0x3a8d40>
   24524:	ldmpl	r3, {r4, r8, fp, lr}^
   24528:			; <UNDEFINED> instruction: 0x461a4479
   2452c:			; <UNDEFINED> instruction: 0xf7fb9300
   24530:	ubfx	pc, r3, #27, #8
   24534:	cdp	7, 5, cr15, cr0, cr13, {7}
   24538:			; <UNDEFINED> instruction: 0xf7fb4630
   2453c:			; <UNDEFINED> instruction: 0xf7edfa49
   24540:	svclt	0x0000ee52
   24544:	andeq	r9, r4, r8, ror #25
   24548:	andeq	pc, r4, ip, ror r9	; <UNPREDICTABLE>
   2454c:	andeq	r0, r0, ip, ror r1
   24550:	andeq	r3, r2, r0, lsl lr
   24554:	andeq	r9, r4, r0, lsr #19
   24558:	andeq	pc, r4, lr, asr r9	; <UNPREDICTABLE>
   2455c:	andeq	r9, r4, r8, lsl #19
   24560:	andeq	r0, r0, r8, asr #4
   24564:	ldrdeq	r9, [r4], -r8
   24568:	andeq	r3, r2, r4, lsl ip
   2456c:	addlt	fp, r2, r0, ror r5
   24570:			; <UNDEFINED> instruction: 0xf7fc4605
   24574:	cdpmi	15, 1, cr15, cr6, cr11, {0}
   24578:	stmdavs	r3, {r1, r2, r3, r4, r5, r6, sl, lr}
   2457c:			; <UNDEFINED> instruction: 0x479868db
   24580:	strmi	fp, [r4], -r8, lsr #3
   24584:			; <UNDEFINED> instruction: 0xf01f206c
   24588:	movwcs	pc, #2319	; 0x90f	; <UNPREDICTABLE>
   2458c:	strtmi	r9, [r2], -r0, lsl #6
   24590:			; <UNDEFINED> instruction: 0x46294b10
   24594:			; <UNDEFINED> instruction: 0x4604447b
   24598:			; <UNDEFINED> instruction: 0xff28f7fd
   2459c:			; <UNDEFINED> instruction: 0xf7ff4620
   245a0:			; <UNDEFINED> instruction: 0x4620feb7
   245a4:	pop	{r1, ip, sp, pc}
   245a8:			; <UNDEFINED> instruction: 0xf7fc4070
   245ac:	blmi	2d25e0 <_ZdlPv@@Base+0x28edf0>
   245b0:	stmdbmi	sl, {r1, sp}
   245b4:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   245b8:	movwls	r4, #1562	; 0x61a
   245bc:	stc2	7, cr15, [ip, #1004]	; 0x3ec
   245c0:	ldcllt	0, cr11, [r0, #-8]!
   245c4:			; <UNDEFINED> instruction: 0xf01f4620
   245c8:			; <UNDEFINED> instruction: 0xf7edf913
   245cc:	svclt	0x0000ee0c
   245d0:	andeq	r9, r4, r8, ror #14
   245d4:	andeq	r3, r2, r0, ror #23
   245d8:	andeq	r0, r0, r8, asr #4
   245dc:	muleq	r2, lr, r8
   245e0:	blmi	fe737054 <_ZdlPv@@Base+0xfe6f3864>
   245e4:	push	{r1, r3, r4, r5, r6, sl, lr}
   245e8:			; <UNDEFINED> instruction: 0x46054ff0
   245ec:			; <UNDEFINED> instruction: 0xb09358d3
   245f0:	ldmdavs	fp, {r2, r3, r5, r6, sp}
   245f4:			; <UNDEFINED> instruction: 0xf04f9311
   245f8:			; <UNDEFINED> instruction: 0xf01f0300
   245fc:	blmi	fe5e2958 <_ZdlPv@@Base+0xfe59f168>
   24600:	movwls	r4, #9339	; 0x247b
   24604:			; <UNDEFINED> instruction: 0xf7fd4604
   24608:	bmi	fe563154 <_ZdlPv@@Base+0xfe51f964>
   2460c:	blmi	fe52ca14 <_ZdlPv@@Base+0xfe4e9224>
   24610:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   24614:	ldrbtmi	r6, [fp], #-1569	; 0xfffff9df
   24618:			; <UNDEFINED> instruction: 0xf8d26661
   2461c:			; <UNDEFINED> instruction: 0xf50320a0
   24620:	eorvs	r7, r3, ip, asr #7
   24624:			; <UNDEFINED> instruction: 0xf7ff66a2
   24628:			; <UNDEFINED> instruction: 0x4620fe73
   2462c:			; <UNDEFINED> instruction: 0xffcaf7fb
   24630:			; <UNDEFINED> instruction: 0xf01e4628
   24634:	strmi	pc, [r4], -pc, asr #31
   24638:			; <UNDEFINED> instruction: 0xf0002800
   2463c:	strtmi	r8, [r0], -r2, asr #1
   24640:	stc2	0, cr15, [ip, #-128]!	; 0xffffff80
   24644:	stfnep	f3, [r4], {-0}
   24648:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   2464c:	strtmi	sl, [r1], -r9, lsl #30
   24650:			; <UNDEFINED> instruction: 0xf01f4640
   24654:	ldrtmi	pc, [r8], -pc, ror #25	; <UNPREDICTABLE>
   24658:	stc2l	0, cr15, [r8], {31}
   2465c:	stc2l	7, cr15, [sl], {251}	; 0xfb
   24660:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
   24664:			; <UNDEFINED> instruction: 0xf8dfdd50
   24668:			; <UNDEFINED> instruction: 0x2601a1fc
   2466c:	bleq	18207b0 <_ZdlPv@@Base+0x17dcfc0>
   24670:			; <UNDEFINED> instruction: 0xf50a44fa
   24674:	ldmib	sp, {r1, r9, fp, ip, sp, lr}^
   24678:	addsmi	r3, sl, #1879048192	; 0x70000000
   2467c:	bls	1dbc68 <_ZdlPv@@Base+0x198478>
   24680:			; <UNDEFINED> instruction: 0x46301c59
   24684:			; <UNDEFINED> instruction: 0xf8029107
   24688:			; <UNDEFINED> instruction: 0xf7fbb003
   2468c:	strmi	pc, [r4], -r5, lsr #24
   24690:			; <UNDEFINED> instruction: 0xf01f4638
   24694:			; <UNDEFINED> instruction: 0xe004febf
   24698:	rscvs	r1, r2, sl, asr ip
   2469c:	stmcs	lr, {r3, r4, fp, ip, sp, lr}
   246a0:	ldmib	r4, {r3, r4, r6, r8, ip, lr, pc}^
   246a4:	addsmi	r3, r3, #805306368	; 0x30000000
   246a8:	stmdavs	r3!, {r1, r2, r4, r5, r6, r7, r8, r9, ip, lr, pc}
   246ac:	strtmi	r2, [r0], -r0, lsl #2
   246b0:			; <UNDEFINED> instruction: 0x4798689b
   246b4:	mvnsle	r1, r3, asr #24
   246b8:	andcc	lr, sl, #3620864	; 0x374000
   246bc:	ble	14f5110 <_ZdlPv@@Base+0x14b1920>
   246c0:	mrrcne	10, 0, r9, r8, cr9
   246c4:	andls	r2, sl, r0, lsl #2
   246c8:	stmdals	r9, {r0, r4, r6, r7, sl, ip, lr}
   246cc:			; <UNDEFINED> instruction: 0xff82f01e
   246d0:	stmdacs	r0, {r2, r9, sl, lr}
   246d4:			; <UNDEFINED> instruction: 0x4620d057
   246d8:	stc2l	0, cr15, [r0], #128	; 0x80
   246dc:	stfnep	f3, [r4], {-0}
   246e0:	andcs	sl, r0, #12, 16	; 0xc0000
   246e4:			; <UNDEFINED> instruction: 0xf01f4621
   246e8:	stmdbls	ip, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   246ec:	ldrbmi	r2, [r0], -r0, lsl #4
   246f0:	blx	ee26b6 <_ZdlPv@@Base+0xe9eec6>
   246f4:	strbmi	r4, [r0], -r1, lsl #12
   246f8:	svclt	0x00082900
   246fc:			; <UNDEFINED> instruction: 0xf01f4621
   24700:			; <UNDEFINED> instruction: 0x3601fd55
   24704:	ble	fedb5dd0 <_ZdlPv@@Base+0xfed725e0>
   24708:	andcc	lr, r7, #3620864	; 0x374000
   2470c:	ble	14f5160 <_ZdlPv@@Base+0x14b1970>
   24710:	mrrcne	10, 0, r9, r9, cr6	; <UNPREDICTABLE>
   24714:	tstcs	r0, r7, lsl #2
   24718:	stmdals	r6, {r0, r4, r6, r7, sl, ip, lr}
   2471c:	blx	ffee07a4 <_ZdlPv@@Base+0xffe9cfb4>
   24720:	stmdacs	r0, {r0, r9, sl, lr}
   24724:	stmdage	r5, {r3, r5, r6, ip, lr, pc}
   24728:			; <UNDEFINED> instruction: 0xf01f2200
   2472c:	stcls	15, cr15, [r5], {45}	; 0x2d
   24730:			; <UNDEFINED> instruction: 0xf01f4638
   24734:	strbmi	pc, [r0], -r5, asr #25	; <UNPREDICTABLE>
   24738:	stc2l	0, cr15, [r2], {31}
   2473c:	blmi	117706c <_ZdlPv@@Base+0x113387c>
   24740:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24744:	blls	47e7b4 <_ZdlPv@@Base+0x43afc4>
   24748:	cmnle	r1, sl, asr r0
   2474c:	andslt	r4, r3, r0, lsr #12
   24750:	svchi	0x00f0e8bd
   24754:	sbclt	r9, r5, #10240	; 0x2800
   24758:	addsmi	r9, r3, #45056	; 0xb000
   2475c:	bls	29af9c <_ZdlPv@@Base+0x2577ac>
   24760:	tstls	sl, r9, asr ip
   24764:			; <UNDEFINED> instruction: 0xe79c54d5
   24768:			; <UNDEFINED> instruction: 0xf01f4638
   2476c:	blls	2e3bb0 <_ZdlPv@@Base+0x2a03c0>
   24770:	strbmi	lr, [r0], -r6, lsr #15
   24774:	stc2	0, cr15, [sl, #-124]	; 0xffffff84
   24778:	str	r9, [r0, r7, lsl #22]
   2477c:			; <UNDEFINED> instruction: 0xf01f4638
   24780:	blls	2e3b9c <_ZdlPv@@Base+0x2a03ac>
   24784:	stmdals	r9, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   24788:			; <UNDEFINED> instruction: 0xf8b8f020
   2478c:	stmdacs	r0, {r2, r9, sl, lr}
   24790:	stfged	f5, [ip], {161}	; 0xa1
   24794:	strtmi	r9, [r0], -r9, lsl #18
   24798:	stc2l	0, cr15, [r0], #-108	; 0xffffff94
   2479c:			; <UNDEFINED> instruction: 0x46224b33
   247a0:	andcs	r9, r2, r2, lsl #24
   247a4:	stmiapl	r3!, {r1, r4, r5, r8, fp, lr}^
   247a8:	movwls	r4, #1145	; 0x479
   247ac:	ldc2	7, cr15, [r4], {251}	; 0xfb
   247b0:	stmiapl	r3!, {r4, r5, r8, r9, fp, lr}^
   247b4:			; <UNDEFINED> instruction: 0xe7bb681c
   247b8:			; <UNDEFINED> instruction: 0xf01f4640
   247bc:	blls	223b60 <_ZdlPv@@Base+0x1e0370>
   247c0:	strtmi	lr, [r8], -r6, lsr #15
   247c4:			; <UNDEFINED> instruction: 0xf89af020
   247c8:	stmdacs	r0, {r2, r9, sl, lr}
   247cc:	svcge	0x0037f47f
   247d0:	strtmi	sl, [r9], -ip, lsl #20
   247d4:	ldrmi	r9, [r0], -r3, lsl #4
   247d8:	mcrr2	0, 1, pc, r0, cr11	; <UNPREDICTABLE>
   247dc:	blmi	90b7ec <_ZdlPv@@Base+0x8c7ffc>
   247e0:	stmdbmi	r5!, {r1, sp}
   247e4:	stmiapl	r3!, {r0, r1, r9, fp, ip, pc}^
   247e8:	movwls	r4, #1145	; 0x479
   247ec:	ldc2l	7, cr15, [r4], #-1004	; 0xfffffc14
   247f0:	stmiapl	r3!, {r5, r8, r9, fp, lr}^
   247f4:			; <UNDEFINED> instruction: 0xe7a1681c
   247f8:			; <UNDEFINED> instruction: 0xf01f4638
   247fc:	ldmib	sp, {r0, r1, r3, r9, sl, fp, ip, sp, lr, pc}^
   24800:	addsmi	r3, r3, #-1610612736	; 0xa0000000
   24804:	bls	29b048 <_ZdlPv@@Base+0x257858>
   24808:	rsbscs	r1, r5, r9, asr ip
   2480c:	strbmi	r9, [r1], -sl, lsl #2
   24810:			; <UNDEFINED> instruction: 0x463854d0
   24814:	ldc2l	0, cr15, [r0], #124	; 0x7c
   24818:	stmdage	ip, {r0, r3, r8, fp, ip, pc}
   2481c:			; <UNDEFINED> instruction: 0xf01f2200
   24820:	stcls	14, cr15, [ip], {179}	; 0xb3
   24824:	ldrtmi	lr, [r8], -r4, lsl #15
   24828:	ldc2	0, cr15, [r0], #124	; 0x7c
   2482c:	strb	r9, [sl, sl, lsl #22]!
   24830:	ldcl	7, cr15, [r2], {237}	; 0xed
   24834:			; <UNDEFINED> instruction: 0xf01f4638
   24838:	strbmi	pc, [r0], -r3, asr #24	; <UNPREDICTABLE>
   2483c:	mcrr2	0, 1, pc, r0, cr15	; <UNPREDICTABLE>
   24840:	ldcl	7, cr15, [r0], {237}	; 0xed
   24844:			; <UNDEFINED> instruction: 0xf01e4620
   24848:			; <UNDEFINED> instruction: 0xf7edffd3
   2484c:	ldrb	lr, [r4, ip, asr #25]!
   24850:	strdeq	r9, [r4], -ip
   24854:	andeq	r0, r0, ip, ror r1
   24858:	andeq	r9, r4, r0, ror #13
   2485c:	muleq	r4, sl, r6
   24860:	andeq	r6, r4, sl, asr #18
   24864:	andeq	pc, r4, ip, lsr r6	; <UNPREDICTABLE>
   24868:	andeq	r9, r4, r0, lsr #11
   2486c:	andeq	r0, r0, r8, asr #4
   24870:	andeq	r3, r2, r4, lsl #20
   24874:	andeq	r0, r0, r4, asr #5
   24878:	muleq	r2, r4, r9
   2487c:	push	{r0, r1, r3, r4, r5, r6, r8, r9, fp, lr}
   24880:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   24884:	blhi	dfd40 <_ZdlPv@@Base+0x9c550>
   24888:	bmi	1eb6e74 <_ZdlPv@@Base+0x1e73684>
   2488c:	svcvs	0x00db4479
   24890:	stmpl	sl, {r0, r1, r4, r7, ip, sp, pc}
   24894:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   24898:	ldmdavs	r2, {r0, r2, r3, r8, r9, fp, sp}
   2489c:			; <UNDEFINED> instruction: 0xf04f9211
   248a0:	bmi	1d650a8 <_ZdlPv@@Base+0x1d218b8>
   248a4:	andls	r4, r5, #2046820352	; 0x7a000000
   248a8:	bmi	1d58ce4 <_ZdlPv@@Base+0x1d154f4>
   248ac:	ldrbtmi	r4, [sl], #-2929	; 0xfffff48f
   248b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   248b4:	subsmi	r9, sl, r1, lsl fp
   248b8:	sbcshi	pc, r1, r0, asr #32
   248bc:	ldc	0, cr11, [sp], #76	; 0x4c
   248c0:	pop	{r1, r8, r9, fp, pc}
   248c4:	blmi	1bc888c <_ZdlPv@@Base+0x1b8509c>
   248c8:	andcs	sl, r0, #7, 30
   248cc:	beq	4600f4 <_ZdlPv@@Base+0x41c904>
   248d0:	movwls	r4, #17531	; 0x447b
   248d4:	ldrmi	r4, [r1], -fp, ror #22
   248d8:			; <UNDEFINED> instruction: 0xf8df4638
   248dc:	ldrbtmi	r9, [fp], #-428	; 0xfffffe54
   248e0:	blmi	1ac94f4 <_ZdlPv@@Base+0x1a85d04>
   248e4:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
   248e8:	bcc	fe460110 <_ZdlPv@@Base+0xfe41c920>
   248ec:	mcr2	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   248f0:	stccs	6, cr4, [r0], #-16
   248f4:	adchi	pc, r1, r0
   248f8:	svccc	0x00fff1b4
   248fc:	stccs	15, cr11, [sl], {24}
   24900:	stcge	0, cr13, [r8, #-844]	; 0xfffffcb4
   24904:			; <UNDEFINED> instruction: 0xf7fc4628
   24908:	blls	163d1c <_ZdlPv@@Base+0x12052c>
   2490c:			; <UNDEFINED> instruction: 0xf8d34628
   24910:	blcs	31108 <__printf_chk@plt+0x1ecd8>
   24914:	orrcs	fp, sl, r4, lsl pc
   24918:			; <UNDEFINED> instruction: 0xf7fc2189
   2491c:	stccs	14, cr15, [r2], #-1012	; 0xfffffc0c
   24920:			; <UNDEFINED> instruction: 0x2601bf1c
   24924:	bleq	60a68 <_ZdlPv@@Base+0x1d278>
   24928:			; <UNDEFINED> instruction: 0xf1bbd056
   2492c:			; <UNDEFINED> instruction: 0xf04f0f00
   24930:	svclt	0x00d40a00
   24934:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   24938:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2493c:			; <UNDEFINED> instruction: 0xf8d9e01d
   24940:	blcs	31138 <__printf_chk@plt+0x1ed08>
   24944:			; <UNDEFINED> instruction: 0xf8d9d132
   24948:	ldrbmi	r3, [fp, #-36]	; 0xffffffdc
   2494c:	rsclt	sp, r1, #46	; 0x2e
   24950:			; <UNDEFINED> instruction: 0xf7fc4628
   24954:	andcs	pc, r0, #3600	; 0xe10
   24958:			; <UNDEFINED> instruction: 0x46114638
   2495c:	ldc2l	7, cr15, [r6, #1016]	; 0x3f8
   24960:	stccs	6, cr4, [sl], {4}
   24964:			; <UNDEFINED> instruction: 0xf1b4bf18
   24968:	ldrshle	r3, [r2], #-255	; 0xffffff01
   2496c:	svclt	0x00142c20
   24970:			; <UNDEFINED> instruction: 0xf0062300
   24974:	blcs	25580 <__printf_chk@plt+0x13150>
   24978:	stfcsd	f5, [r2], #-296	; 0xfffffed8
   2497c:	movwcs	fp, #3860	; 0xf14
   24980:	movweq	pc, #4104	; 0x1008	; <UNPREDICTABLE>
   24984:	bicsle	r2, sl, r0, lsl #22
   24988:	stccs	3, cr11, [r9], {12}
   2498c:	movwcs	fp, #3860	; 0xf14
   24990:	movweq	pc, #4102	; 0x1006	; <UNPREDICTABLE>
   24994:	sbcsle	r2, sl, r0, lsl #22
   24998:	svceq	0x0000f1ba
   2499c:	blls	118db0 <_ZdlPv@@Base+0xd55c0>
   249a0:	ldreq	r6, [fp, #-2075]	; 0xfffff7e5
   249a4:			; <UNDEFINED> instruction: 0xf04fd450
   249a8:	ldrb	r0, [r0, r1, lsl #20]
   249ac:	strtmi	r2, [r8], -lr, lsl #3
   249b0:	mrc2	7, 5, pc, cr2, cr12, {7}
   249b4:	ldrtmi	r2, [r8], -r0, lsl #4
   249b8:			; <UNDEFINED> instruction: 0xf7fe4611
   249bc:	stmdacs	r2!, {r0, r1, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   249c0:			; <UNDEFINED> instruction: 0xd1264604
   249c4:	strtmi	r4, [r8], -r1, lsl #12
   249c8:	mcr2	7, 5, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
   249cc:	stmdbls	r7, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
   249d0:			; <UNDEFINED> instruction: 0xf7fc4628
   249d4:			; <UNDEFINED> instruction: 0xe7beff95
   249d8:	strtmi	r2, [r8], -lr, lsl #3
   249dc:	mrc2	7, 4, pc, cr12, cr12, {7}
   249e0:	andcs	r4, r0, #44032	; 0xac00
   249e4:			; <UNDEFINED> instruction: 0x46384611
   249e8:			; <UNDEFINED> instruction: 0xf8d3447b
   249ec:			; <UNDEFINED> instruction: 0xf7feb024
   249f0:	stmdacs	sl, {r0, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   249f4:			; <UNDEFINED> instruction: 0xf1b0bf18
   249f8:			; <UNDEFINED> instruction: 0x46043fff
   249fc:	blx	fef18a28 <_ZdlPv@@Base+0xfeed5238>
   24a00:	stmdacs	r0!, {r0, r1, r3, r7, r9, sl, ip, sp, lr, pc}
   24a04:			; <UNDEFINED> instruction: 0xf1bbbf08
   24a08:	b	13e8610 <_ZdlPv@@Base+0x13a4e20>
   24a0c:	orrle	r1, ip, r6, asr r6
   24a10:	orrcs	r2, fp, r0, lsr #8
   24a14:			; <UNDEFINED> instruction: 0xf7fc4628
   24a18:			; <UNDEFINED> instruction: 0xf1a4fe7f
   24a1c:	cdp	2, 1, cr0, cr8, cr0, {1}
   24a20:	blx	feca7268 <_ZdlPv@@Base+0xfec63a78>
   24a24:	strtmi	pc, [r9], -r2, lsl #5
   24a28:			; <UNDEFINED> instruction: 0xf7fd0952
   24a2c:			; <UNDEFINED> instruction: 0x4628fbb3
   24a30:			; <UNDEFINED> instruction: 0xffcef7fa
   24a34:			; <UNDEFINED> instruction: 0xf47f2c20
   24a38:	andcs	sl, r0, #380	; 0x17c
   24a3c:			; <UNDEFINED> instruction: 0x46114638
   24a40:	stc2l	7, cr15, [r4, #-1016]!	; 0xfffffc08
   24a44:	ldrb	r4, [r4, -r4, lsl #12]
   24a48:	ldrbmi	r9, [r0], -r5, lsl #20
   24a4c:	vmov.32	r4, d8[0]
   24a50:	ldmpl	r3, {r4, r7, r9, fp, ip}^
   24a54:	movwls	r4, #1562	; 0x61a
   24a58:	blx	fe2a4e <_ZdlPv@@Base+0xf9f25e>
   24a5c:			; <UNDEFINED> instruction: 0xf7ede7a3
   24a60:			; <UNDEFINED> instruction: 0x4628ebbc
   24a64:			; <UNDEFINED> instruction: 0xffb4f7fa
   24a68:	bl	fef62a24 <_ZdlPv@@Base+0xfef1f234>
   24a6c:	andeq	pc, r4, sl, lsr #8
   24a70:	andeq	r9, r4, r4, asr r4
   24a74:	andeq	r0, r0, ip, ror r1
   24a78:	andeq	r9, r4, ip, lsr r4
   24a7c:	andeq	r9, r4, r2, lsr r4
   24a80:	ldrdeq	pc, [r4], -ip
   24a84:	andeq	r9, r4, lr, lsr #14
   24a88:	andeq	pc, r4, r8, asr #7
   24a8c:	strdeq	r3, [r2], -r6
   24a90:	andeq	pc, r4, r4, asr #5
   24a94:	andeq	r0, r0, r8, asr #4
   24a98:	ldrlt	r4, [r0, #-2844]	; 0xfffff4e4
   24a9c:	cfldrsmi	mvf4, [ip], {123}	; 0x7b
   24aa0:	ldrbtmi	r6, [ip], #-4059	; 0xfffff025
   24aa4:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   24aa8:	tstle	r1, sp, lsl #22
   24aac:	andcs	r4, fp, #25600	; 0x6400
   24ab0:	tstcs	r1, r9, lsl r8
   24ab4:	ldrbtmi	r5, [r8], #-2276	; 0xfffff71c
   24ab8:			; <UNDEFINED> instruction: 0xf7ed6823
   24abc:	stmdavs	r1!, {r1, r3, sl, fp, sp, lr, pc}
   24ac0:			; <UNDEFINED> instruction: 0xf7ed200a
   24ac4:	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   24ac8:	andcs	r4, r1, r0, lsl r0
   24acc:	mcrlt	7, 0, pc, cr12, cr0, {7}	; <UNPREDICTABLE>
   24ad0:	ldrmi	r2, [r1], -r0, lsl #4
   24ad4:			; <UNDEFINED> instruction: 0xf7fe4610
   24ad8:	stmdacs	r0!, {r0, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   24adc:	stmdacs	sl, {r3, r4, r5, r6, r7, ip, lr, pc}
   24ae0:			; <UNDEFINED> instruction: 0xf1b0bf18
   24ae4:	strdle	r3, [r1], #255	; 0xff	; <UNPREDICTABLE>
   24ae8:	stmiapl	r4!, {r1, r3, r8, r9, fp, lr}^
   24aec:			; <UNDEFINED> instruction: 0xf8dcf7fe
   24af0:			; <UNDEFINED> instruction: 0xf7ed6821
   24af4:	andcs	lr, r0, #31232	; 0x7a00
   24af8:			; <UNDEFINED> instruction: 0x46104611
   24afc:	stc2	7, cr15, [r6, #-1016]	; 0xfffffc08
   24b00:	svccc	0x00fff1b0
   24b04:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   24b08:			; <UNDEFINED> instruction: 0xe7d8d1f0
   24b0c:	andeq	pc, r4, r0, lsl r2	; <UNPREDICTABLE>
   24b10:	andeq	r9, r4, lr, lsr r2
   24b14:	andeq	r0, r0, r0, lsr r2
   24b18:	andeq	r3, r2, r2, asr r7
   24b1c:	bmi	776f94 <_ZdlPv@@Base+0x7337a4>
   24b20:	blmi	775d0c <_ZdlPv@@Base+0x73251c>
   24b24:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   24b28:	addlt	r5, sl, sl, lsl #17
   24b2c:	ldmdavs	r2, {r0, r1, r3, r4, sl, fp, lr}
   24b30:			; <UNDEFINED> instruction: 0xf04f9209
   24b34:	svcvs	0x00da0200
   24b38:	bcs	775d30 <_ZdlPv@@Base+0x732540>
   24b3c:	ldmdami	r8, {r0, r2, r3, r4, r8, fp, ip, lr, pc}
   24b40:	rsbcc	r4, r8, r8, ror r4
   24b44:			; <UNDEFINED> instruction: 0xf8e8f7fc
   24b48:	andls	sl, r3, #4, 20	; 0x4000
   24b4c:	ldrmi	r4, [r0], -r1, lsl #12
   24b50:	blx	fe160bc4 <_ZdlPv@@Base+0xfe11d3d4>
   24b54:	ldmdbmi	r4, {r0, r1, r4, r8, r9, fp, lr}
   24b58:	bls	ecb68 <_ZdlPv@@Base+0xa9378>
   24b5c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   24b60:			; <UNDEFINED> instruction: 0xf7fb9300
   24b64:	bmi	4a3650 <_ZdlPv@@Base+0x45fe60>
   24b68:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   24b6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24b70:	subsmi	r9, sl, r9, lsl #22
   24b74:	andlt	sp, sl, r9, lsl #2
   24b78:			; <UNDEFINED> instruction: 0xf44fbd10
   24b7c:	vsubw.s8	<illegal reg q10.5>, q1, d0
   24b80:	sbcsmi	r2, r3, r4, lsl #6
   24b84:	strbtle	r0, [lr], #2011	; 0x7db
   24b88:			; <UNDEFINED> instruction: 0xf7ede7d9
   24b8c:	svclt	0x0000eb26
   24b90:	andeq	r9, r4, r0, asr #3
   24b94:	andeq	r0, r0, ip, ror r1
   24b98:	andeq	pc, r4, r6, lsl #3
   24b9c:	andeq	r9, r4, r8, lsr #3
   24ba0:	andeq	pc, r4, ip, ror #2
   24ba4:	andeq	r0, r0, r8, asr #4
   24ba8:			; <UNDEFINED> instruction: 0x000236b6
   24bac:	andeq	r9, r4, r6, ror r1
   24bb0:			; <UNDEFINED> instruction: 0x4604b510
   24bb4:	blx	ff6e0c24 <_ZdlPv@@Base+0xff69d434>
   24bb8:	strtmi	r4, [r0], -r3, lsl #22
   24bbc:			; <UNDEFINED> instruction: 0xf503447b
   24bc0:	eorvs	r7, r3, r4, lsr #6
   24bc4:	svclt	0x0000bd10
   24bc8:	muleq	r4, ip, lr
   24bcc:	addlt	fp, r3, r0, lsr r5
   24bd0:	strmi	r4, [sp], -r4, lsl #12
   24bd4:			; <UNDEFINED> instruction: 0xf7ef9001
   24bd8:	blmi	163484 <_ZdlPv@@Base+0x11fc94>
   24bdc:	adcvs	r4, r5, r0, lsr #12
   24be0:			; <UNDEFINED> instruction: 0xf503447b
   24be4:	eorvs	r7, r3, r0, lsr r3
   24be8:	ldclt	0, cr11, [r0, #-12]!
   24bec:	andeq	r6, r4, r8, ror lr
   24bf0:			; <UNDEFINED> instruction: 0x4604b538
   24bf4:			; <UNDEFINED> instruction: 0xf7ef460d
   24bf8:	blmi	163464 <_ZdlPv@@Base+0x11fc74>
   24bfc:	adcvs	r4, r5, r0, lsr #12
   24c00:			; <UNDEFINED> instruction: 0xf503447b
   24c04:	eorvs	r7, r3, ip, lsr r3
   24c08:	svclt	0x0000bd38
   24c0c:	andeq	r6, r4, r8, asr lr
   24c10:			; <UNDEFINED> instruction: 0xf85db410
   24c14:	stmib	r0, {r2, r8, r9, fp, lr}^
   24c18:	addvs	r1, r3, r0, lsl #4
   24c1c:	svclt	0x00004770
   24c20:	addmi	r6, fp, #196608	; 0x30000
   24c24:	stmdavs	r3, {r0, r3, sl, fp, ip, lr, pc}^
   24c28:	svclt	0x00cc2b00
   24c2c:	andcs	r2, r1, r0
   24c30:	svclt	0x00a8428b
   24c34:	andeq	pc, r1, r0, asr #32
   24c38:	andcs	r4, r0, r0, ror r7
   24c3c:	svclt	0x00004770
   24c40:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   24c44:	eorcc	pc, r8, #13828096	; 0xd30000
   24c48:	ldmdavs	sl, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
   24c4c:	blle	1b5694 <_ZdlPv@@Base+0x171ea4>
   24c50:	bcs	3edc0 <__printf_chk@plt+0x2c990>
   24c54:	addsmi	fp, r0, #200, 30	; 0x320
   24c58:	andcs	sp, r1, r1, lsl #24
   24c5c:	ldmvs	fp, {r4, r5, r6, r8, r9, sl, lr}
   24c60:	mvnsle	r2, r0, lsl #22
   24c64:			; <UNDEFINED> instruction: 0x47704618
   24c68:	andeq	pc, r4, sl, rrx
   24c6c:	stmdbmi	r2, {r1, r3, r9, sl, lr}
   24c70:			; <UNDEFINED> instruction: 0xf0204479
   24c74:	svclt	0x0000ba1f
   24c78:	andeq	r3, r2, r8, ror #11
   24c7c:	cfldrsmi	mvf11, [r5], {16}
   24c80:	stmibvs	r2!, {r2, r3, r4, r5, r6, sl, lr}
   24c84:	svclt	0x00d44282
   24c88:	movwcs	r2, #4864	; 0x1300
   24c8c:	svccc	0x00fff1b2
   24c90:			; <UNDEFINED> instruction: 0xf043bf08
   24c94:	tstlt	r3, r1, lsl #6
   24c98:	blmi	3fd320 <_ZdlPv@@Base+0x3b9b30>
   24c9c:	ldmibvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   24ca0:	svclt	0x00b84282
   24ca4:	stmdami	sp, {r3, r4, r6, r7, r8, sp, lr}
   24ca8:	bvs	b5e90 <_ZdlPv@@Base+0x726a0>
   24cac:	mvnscc	pc, #-2147483608	; 0x80000028
   24cb0:			; <UNDEFINED> instruction: 0xf383fab3
   24cb4:	addmi	r0, sl, #1490944	; 0x16c000
   24cb8:			; <UNDEFINED> instruction: 0xf043bfc8
   24cbc:	tstlt	r3, r1, lsl #6
   24cc0:	blmi	1fd4cc <_ZdlPv@@Base+0x1b9cdc>
   24cc4:	blmi	162e40 <_ZdlPv@@Base+0x11f650>
   24cc8:	bvs	16b5ebc <_ZdlPv@@Base+0x16726cc>
   24ccc:	svclt	0x00b8428a
   24cd0:			; <UNDEFINED> instruction: 0x47706259
   24cd4:	andeq	r9, r4, ip, lsl #7
   24cd8:	andeq	r9, r4, r0, ror r3
   24cdc:	andeq	r9, r4, r4, ror #6
   24ce0:	andeq	r9, r4, r4, asr #6
   24ce4:			; <UNDEFINED> instruction: 0xf04f4b04
   24ce8:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   24cec:	stmib	r3, {r1, r3, r4, r7, r8, sp, lr}^
   24cf0:	subsvs	r2, sl, #1879048192	; 0x70000000
   24cf4:	svclt	0x00004770
   24cf8:	andeq	r9, r4, r2, lsr #6
   24cfc:	cfstrsmi	mvf11, [r6], {48}	; 0x30
   24d00:	stmibvs	r5!, {r2, r3, r4, r5, r6, sl, lr}
   24d04:	bvs	83cd20 <_ZdlPv@@Base+0x7f9530>
   24d08:	stmibvs	r1!, {r3, sp, lr}^
   24d0c:	bvs	18bcd58 <_ZdlPv@@Base+0x1879568>
   24d10:	andsvs	fp, sl, r0, lsr ip
   24d14:	svclt	0x00004770
   24d18:	andeq	r9, r4, ip, lsl #6
   24d1c:	addlt	fp, r3, r0, lsr r5
   24d20:	andcs	r4, r0, #24, 24	; 0x1800
   24d24:			; <UNDEFINED> instruction: 0x460d4b18
   24d28:			; <UNDEFINED> instruction: 0x4601447c
   24d2c:	stmiapl	r3!, {r3, r5, r6, r9, sl, lr}^
   24d30:	movwls	r6, #6171	; 0x181b
   24d34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   24d38:	stc2	0, cr15, [r6], #-124	; 0xffffff84
   24d3c:			; <UNDEFINED> instruction: 0xf01e200c
   24d40:			; <UNDEFINED> instruction: 0x4604fd33
   24d44:			; <UNDEFINED> instruction: 0xf972f7ef
   24d48:			; <UNDEFINED> instruction: 0x46224810
   24d4c:	ldrbtmi	r4, [r8], #-2832	; 0xfffff4f0
   24d50:	ldrbtmi	r9, [fp], #-2304	; 0xfffff700
   24d54:			; <UNDEFINED> instruction: 0xf5033080
   24d58:	adcvs	r7, r5, fp, lsr #6
   24d5c:			; <UNDEFINED> instruction: 0xf7ef6023
   24d60:	bmi	363374 <_ZdlPv@@Base+0x31fb84>
   24d64:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   24d68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   24d6c:	subsmi	r9, sl, r1, lsl #22
   24d70:	andlt	sp, r3, r1, lsl #2
   24d74:			; <UNDEFINED> instruction: 0xf7edbd30
   24d78:			; <UNDEFINED> instruction: 0x4620ea30
   24d7c:	ldc2	0, cr15, [r8, #-120]!	; 0xffffff88
   24d80:	b	c62d3c <_ZdlPv@@Base+0xc1f54c>
   24d84:			; <UNDEFINED> instruction: 0x00048fb8
   24d88:	andeq	r0, r0, ip, ror r1
   24d8c:	andeq	lr, r4, lr, asr pc
   24d90:	andeq	r6, r4, lr, lsl #4
   24d94:	andeq	r8, r4, sl, ror pc
   24d98:	blcs	ff46311c <_ZdlPv@@Base+0xff41f92c>
   24d9c:	blcc	ff463120 <_ZdlPv@@Base+0xff41f930>
   24da0:			; <UNDEFINED> instruction: 0xf8df447a
   24da4:			; <UNDEFINED> instruction: 0xf8df1bd0
   24da8:	push	{r4, r6, r7, r8, r9, fp}
   24dac:	ldrbtmi	r4, [r9], #-496	; 0xfffffe10
   24db0:	ldrdlt	r5, [r2], r3
   24db4:			; <UNDEFINED> instruction: 0xf8df4478
   24db8:	ldmdavs	fp, {r2, r6, r7, r8, r9, fp, sp, lr}
   24dbc:			; <UNDEFINED> instruction: 0xf04f9301
   24dc0:			; <UNDEFINED> instruction: 0xf7ff0300
   24dc4:			; <UNDEFINED> instruction: 0xf8dfffab
   24dc8:			; <UNDEFINED> instruction: 0x466d1bb8
   24dcc:	bleq	fed63150 <_ZdlPv@@Base+0xfed1f960>
   24dd0:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
   24dd4:			; <UNDEFINED> instruction: 0xf7ff4478
   24dd8:			; <UNDEFINED> instruction: 0xf8dfffa1
   24ddc:			; <UNDEFINED> instruction: 0xf8df1bac
   24de0:	ldrbtmi	r0, [r9], #-2988	; 0xfffff454
   24de4:			; <UNDEFINED> instruction: 0xf7ff4478
   24de8:			; <UNDEFINED> instruction: 0xf8dfff99
   24dec:			; <UNDEFINED> instruction: 0xf8df1ba4
   24df0:	ldrbtmi	r0, [r9], #-2980	; 0xfffff45c
   24df4:			; <UNDEFINED> instruction: 0xf7ff4478
   24df8:			; <UNDEFINED> instruction: 0xf8dfff91
   24dfc:			; <UNDEFINED> instruction: 0xf8df1b9c
   24e00:	ldrbtmi	r0, [r9], #-2972	; 0xfffff464
   24e04:			; <UNDEFINED> instruction: 0xf7ff4478
   24e08:			; <UNDEFINED> instruction: 0xf8dfff89
   24e0c:			; <UNDEFINED> instruction: 0xf8df1b94
   24e10:	ldrbtmi	r0, [r9], #-2964	; 0xfffff46c
   24e14:			; <UNDEFINED> instruction: 0xf7ff4478
   24e18:			; <UNDEFINED> instruction: 0xf8dfff81
   24e1c:			; <UNDEFINED> instruction: 0xf8df1b8c
   24e20:	ldrbtmi	r0, [r9], #-2956	; 0xfffff474
   24e24:			; <UNDEFINED> instruction: 0xf7ff4478
   24e28:			; <UNDEFINED> instruction: 0xf8dfff79
   24e2c:			; <UNDEFINED> instruction: 0xf8df1b84
   24e30:	ldrbtmi	r0, [r9], #-2948	; 0xfffff47c
   24e34:			; <UNDEFINED> instruction: 0xf7ff4478
   24e38:			; <UNDEFINED> instruction: 0xf8dfff71
   24e3c:			; <UNDEFINED> instruction: 0xf8df1b7c
   24e40:	ldrbtmi	r0, [r9], #-2940	; 0xfffff484
   24e44:			; <UNDEFINED> instruction: 0xf7ff4478
   24e48:			; <UNDEFINED> instruction: 0xf8dfff69
   24e4c:			; <UNDEFINED> instruction: 0xf8df1b74
   24e50:	ldrbtmi	r0, [r9], #-2932	; 0xfffff48c
   24e54:			; <UNDEFINED> instruction: 0xf7ff4478
   24e58:			; <UNDEFINED> instruction: 0xf8dfff61
   24e5c:			; <UNDEFINED> instruction: 0xf8df1b6c
   24e60:	ldrbtmi	r0, [r9], #-2924	; 0xfffff494
   24e64:			; <UNDEFINED> instruction: 0xf7ff4478
   24e68:			; <UNDEFINED> instruction: 0xf8dfff59
   24e6c:			; <UNDEFINED> instruction: 0xf8df1b64
   24e70:	ldrbtmi	r0, [r9], #-2916	; 0xfffff49c
   24e74:			; <UNDEFINED> instruction: 0xf7ff4478
   24e78:			; <UNDEFINED> instruction: 0xf8dfff51
   24e7c:			; <UNDEFINED> instruction: 0xf8df1b5c
   24e80:	ldrbtmi	r0, [r9], #-2908	; 0xfffff4a4
   24e84:			; <UNDEFINED> instruction: 0xf7ff4478
   24e88:			; <UNDEFINED> instruction: 0xf8dfff49
   24e8c:			; <UNDEFINED> instruction: 0xf8df1b54
   24e90:	ldrbtmi	r0, [r9], #-2900	; 0xfffff4ac
   24e94:			; <UNDEFINED> instruction: 0xf7ff4478
   24e98:			; <UNDEFINED> instruction: 0xf8dfff41
   24e9c:			; <UNDEFINED> instruction: 0xf8df1b4c
   24ea0:	ldrbtmi	r0, [r9], #-2892	; 0xfffff4b4
   24ea4:			; <UNDEFINED> instruction: 0xf7ff4478
   24ea8:			; <UNDEFINED> instruction: 0xf8dfff39
   24eac:			; <UNDEFINED> instruction: 0xf8df1b44
   24eb0:	ldrbtmi	r0, [r9], #-2884	; 0xfffff4bc
   24eb4:			; <UNDEFINED> instruction: 0xf7ff4478
   24eb8:			; <UNDEFINED> instruction: 0xf8dfff31
   24ebc:			; <UNDEFINED> instruction: 0xf8df1b3c
   24ec0:	ldrbtmi	r0, [r9], #-2876	; 0xfffff4c4
   24ec4:			; <UNDEFINED> instruction: 0xf7ff4478
   24ec8:			; <UNDEFINED> instruction: 0xf8dfff29
   24ecc:			; <UNDEFINED> instruction: 0xf8df1b34
   24ed0:	ldrbtmi	r0, [r9], #-2868	; 0xfffff4cc
   24ed4:			; <UNDEFINED> instruction: 0xf7ff4478
   24ed8:			; <UNDEFINED> instruction: 0xf8dfff21
   24edc:			; <UNDEFINED> instruction: 0xf8df1b2c
   24ee0:	ldrbtmi	r0, [r9], #-2860	; 0xfffff4d4
   24ee4:			; <UNDEFINED> instruction: 0xf7ff4478
   24ee8:			; <UNDEFINED> instruction: 0xf8dfff19
   24eec:			; <UNDEFINED> instruction: 0xf8df1b24
   24ef0:	ldrbtmi	r0, [r9], #-2852	; 0xfffff4dc
   24ef4:			; <UNDEFINED> instruction: 0xf7ff4478
   24ef8:			; <UNDEFINED> instruction: 0xf8dfff11
   24efc:			; <UNDEFINED> instruction: 0xf8df1b1c
   24f00:	ldrbtmi	r0, [r9], #-2844	; 0xfffff4e4
   24f04:			; <UNDEFINED> instruction: 0xf7ff4478
   24f08:			; <UNDEFINED> instruction: 0xf8dfff09
   24f0c:			; <UNDEFINED> instruction: 0xf8df1b14
   24f10:	ldrbtmi	r0, [r9], #-2836	; 0xfffff4ec
   24f14:			; <UNDEFINED> instruction: 0xf7ff4478
   24f18:			; <UNDEFINED> instruction: 0xf8dfff01
   24f1c:			; <UNDEFINED> instruction: 0xf8df1b0c
   24f20:	ldrbtmi	r0, [r9], #-2828	; 0xfffff4f4
   24f24:			; <UNDEFINED> instruction: 0xf7ff4478
   24f28:			; <UNDEFINED> instruction: 0xf8dffef9
   24f2c:			; <UNDEFINED> instruction: 0xf8df1b04
   24f30:	ldrbtmi	r0, [r9], #-2820	; 0xfffff4fc
   24f34:			; <UNDEFINED> instruction: 0xf7ff4478
   24f38:			; <UNDEFINED> instruction: 0xf8dffef1
   24f3c:			; <UNDEFINED> instruction: 0xf8df1afc
   24f40:	ldrbtmi	r0, [r9], #-2812	; 0xfffff504
   24f44:			; <UNDEFINED> instruction: 0xf7ff4478
   24f48:			; <UNDEFINED> instruction: 0xf8dffee9
   24f4c:			; <UNDEFINED> instruction: 0xf8df1af4
   24f50:	ldrbtmi	r0, [r9], #-2804	; 0xfffff50c
   24f54:			; <UNDEFINED> instruction: 0xf7ff4478
   24f58:			; <UNDEFINED> instruction: 0xf8dffee1
   24f5c:			; <UNDEFINED> instruction: 0xf8df1aec
   24f60:	ldrbtmi	r0, [r9], #-2796	; 0xfffff514
   24f64:			; <UNDEFINED> instruction: 0xf7ff4478
   24f68:			; <UNDEFINED> instruction: 0xf8dffed9
   24f6c:			; <UNDEFINED> instruction: 0xf8df1ae4
   24f70:	ldrbtmi	r0, [r9], #-2788	; 0xfffff51c
   24f74:			; <UNDEFINED> instruction: 0xf7ff4478
   24f78:			; <UNDEFINED> instruction: 0xf8dffed1
   24f7c:			; <UNDEFINED> instruction: 0xf8df1adc
   24f80:	ldrbtmi	r0, [r9], #-2780	; 0xfffff524
   24f84:			; <UNDEFINED> instruction: 0xf7ff4478
   24f88:			; <UNDEFINED> instruction: 0xf8dffec9
   24f8c:			; <UNDEFINED> instruction: 0xf8df1ad4
   24f90:	ldrbtmi	r0, [r9], #-2772	; 0xfffff52c
   24f94:			; <UNDEFINED> instruction: 0xf7ff4478
   24f98:			; <UNDEFINED> instruction: 0xf8dffec1
   24f9c:			; <UNDEFINED> instruction: 0xf8df1acc
   24fa0:	ldrbtmi	r0, [r9], #-2764	; 0xfffff534
   24fa4:			; <UNDEFINED> instruction: 0xf7ff4478
   24fa8:			; <UNDEFINED> instruction: 0xf8dffeb9
   24fac:			; <UNDEFINED> instruction: 0xf8df1ac4
   24fb0:	ldrbtmi	r0, [r9], #-2756	; 0xfffff53c
   24fb4:			; <UNDEFINED> instruction: 0xf7ff4478
   24fb8:			; <UNDEFINED> instruction: 0xf8dffeb1
   24fbc:			; <UNDEFINED> instruction: 0xf8df1abc
   24fc0:	ldrbtmi	r0, [r9], #-2748	; 0xfffff544
   24fc4:			; <UNDEFINED> instruction: 0xf7ff4478
   24fc8:			; <UNDEFINED> instruction: 0xf8dffea9
   24fcc:			; <UNDEFINED> instruction: 0xf8df1ab4
   24fd0:	ldrbtmi	r0, [r9], #-2740	; 0xfffff54c
   24fd4:			; <UNDEFINED> instruction: 0xf7ff4478
   24fd8:			; <UNDEFINED> instruction: 0xf8dffea1
   24fdc:			; <UNDEFINED> instruction: 0xf8df1aac
   24fe0:	ldrbtmi	r0, [r9], #-2732	; 0xfffff554
   24fe4:			; <UNDEFINED> instruction: 0xf7ff4478
   24fe8:			; <UNDEFINED> instruction: 0xf8dffe99
   24fec:			; <UNDEFINED> instruction: 0xf8df1aa4
   24ff0:	ldrbtmi	r0, [r9], #-2724	; 0xfffff55c
   24ff4:			; <UNDEFINED> instruction: 0xf7ff4478
   24ff8:			; <UNDEFINED> instruction: 0xf8dffe91
   24ffc:			; <UNDEFINED> instruction: 0xf8df1a9c
   25000:	ldrbtmi	r0, [r9], #-2716	; 0xfffff564
   25004:			; <UNDEFINED> instruction: 0xf7ff4478
   25008:			; <UNDEFINED> instruction: 0xf8dffe89
   2500c:			; <UNDEFINED> instruction: 0xf8df1a94
   25010:	ldrbtmi	r0, [r9], #-2708	; 0xfffff56c
   25014:			; <UNDEFINED> instruction: 0xf7ff4478
   25018:			; <UNDEFINED> instruction: 0xf8dffe81
   2501c:			; <UNDEFINED> instruction: 0xf8df1a8c
   25020:	ldrbtmi	r0, [r9], #-2700	; 0xfffff574
   25024:			; <UNDEFINED> instruction: 0xf7ff4478
   25028:			; <UNDEFINED> instruction: 0xf8dffe79
   2502c:			; <UNDEFINED> instruction: 0xf8df1a84
   25030:	ldrbtmi	r0, [r9], #-2692	; 0xfffff57c
   25034:			; <UNDEFINED> instruction: 0xf7ff4478
   25038:			; <UNDEFINED> instruction: 0xf8dffe71
   2503c:			; <UNDEFINED> instruction: 0xf8df1a7c
   25040:	ldrbtmi	r0, [r9], #-2684	; 0xfffff584
   25044:			; <UNDEFINED> instruction: 0xf7ff4478
   25048:			; <UNDEFINED> instruction: 0xf8dffe69
   2504c:			; <UNDEFINED> instruction: 0xf8df1a74
   25050:	ldrbtmi	r0, [r9], #-2676	; 0xfffff58c
   25054:			; <UNDEFINED> instruction: 0xf7ff4478
   25058:			; <UNDEFINED> instruction: 0xf8dffe61
   2505c:			; <UNDEFINED> instruction: 0xf8df1a6c
   25060:	ldrbtmi	r0, [r9], #-2668	; 0xfffff594
   25064:			; <UNDEFINED> instruction: 0xf7ff4478
   25068:			; <UNDEFINED> instruction: 0xf8dffe59
   2506c:			; <UNDEFINED> instruction: 0xf8df1a64
   25070:	ldrbtmi	r0, [r9], #-2660	; 0xfffff59c
   25074:			; <UNDEFINED> instruction: 0xf7ff4478
   25078:			; <UNDEFINED> instruction: 0xf8dffe51
   2507c:			; <UNDEFINED> instruction: 0xf8df1a5c
   25080:	ldrbtmi	r0, [r9], #-2652	; 0xfffff5a4
   25084:			; <UNDEFINED> instruction: 0xf7ff4478
   25088:			; <UNDEFINED> instruction: 0xf8dffe49
   2508c:			; <UNDEFINED> instruction: 0xf8df1a54
   25090:	ldrbtmi	r0, [r9], #-2644	; 0xfffff5ac
   25094:			; <UNDEFINED> instruction: 0xf7ff4478
   25098:			; <UNDEFINED> instruction: 0xf8dffe41
   2509c:			; <UNDEFINED> instruction: 0xf8df1a4c
   250a0:	ldrbtmi	r0, [r9], #-2636	; 0xfffff5b4
   250a4:			; <UNDEFINED> instruction: 0xf7ff4478
   250a8:			; <UNDEFINED> instruction: 0xf8dffe39
   250ac:			; <UNDEFINED> instruction: 0xf8df1a44
   250b0:	ldrbtmi	r0, [r9], #-2628	; 0xfffff5bc
   250b4:			; <UNDEFINED> instruction: 0xf7ff4478
   250b8:			; <UNDEFINED> instruction: 0xf8dffe31
   250bc:			; <UNDEFINED> instruction: 0xf8df1a3c
   250c0:	ldrbtmi	r0, [r9], #-2620	; 0xfffff5c4
   250c4:			; <UNDEFINED> instruction: 0xf7ff4478
   250c8:			; <UNDEFINED> instruction: 0xf8dffe29
   250cc:			; <UNDEFINED> instruction: 0xf8df1a34
   250d0:	ldrbtmi	r0, [r9], #-2612	; 0xfffff5cc
   250d4:			; <UNDEFINED> instruction: 0xf7ff4478
   250d8:			; <UNDEFINED> instruction: 0xf8dffe21
   250dc:			; <UNDEFINED> instruction: 0xf8df1a2c
   250e0:	ldrbtmi	r0, [r9], #-2604	; 0xfffff5d4
   250e4:			; <UNDEFINED> instruction: 0xf7ff4478
   250e8:			; <UNDEFINED> instruction: 0xf8dffe19
   250ec:			; <UNDEFINED> instruction: 0xf8df1a24
   250f0:	ldrbtmi	r0, [r9], #-2596	; 0xfffff5dc
   250f4:			; <UNDEFINED> instruction: 0xf7ff4478
   250f8:			; <UNDEFINED> instruction: 0xf8dffe11
   250fc:			; <UNDEFINED> instruction: 0xf8df1a1c
   25100:	ldrbtmi	r0, [r9], #-2588	; 0xfffff5e4
   25104:			; <UNDEFINED> instruction: 0xf7ff4478
   25108:			; <UNDEFINED> instruction: 0xf8dffe09
   2510c:			; <UNDEFINED> instruction: 0xf8df1a14
   25110:	ldrbtmi	r0, [r9], #-2580	; 0xfffff5ec
   25114:			; <UNDEFINED> instruction: 0xf7ff4478
   25118:			; <UNDEFINED> instruction: 0xf8dffe01
   2511c:			; <UNDEFINED> instruction: 0xf8df1a0c
   25120:	ldrbtmi	r0, [r9], #-2572	; 0xfffff5f4
   25124:			; <UNDEFINED> instruction: 0xf7ff4478
   25128:			; <UNDEFINED> instruction: 0xf8dffdf9
   2512c:			; <UNDEFINED> instruction: 0xf8df1a04
   25130:	ldrbtmi	r0, [r9], #-2564	; 0xfffff5fc
   25134:			; <UNDEFINED> instruction: 0xf7ff4478
   25138:			; <UNDEFINED> instruction: 0xf8dffdf1
   2513c:			; <UNDEFINED> instruction: 0xf8df19fc
   25140:	ldrbtmi	r0, [r9], #-2556	; 0xfffff604
   25144:			; <UNDEFINED> instruction: 0xf7ff4478
   25148:			; <UNDEFINED> instruction: 0xf8dffde9
   2514c:			; <UNDEFINED> instruction: 0xf8df19f4
   25150:	ldrbtmi	r0, [r9], #-2548	; 0xfffff60c
   25154:			; <UNDEFINED> instruction: 0xf7ff4478
   25158:			; <UNDEFINED> instruction: 0xf8dffde1
   2515c:			; <UNDEFINED> instruction: 0xf8df19ec
   25160:	ldrbtmi	r0, [r9], #-2540	; 0xfffff614
   25164:			; <UNDEFINED> instruction: 0xf7ff4478
   25168:			; <UNDEFINED> instruction: 0xf8dffdd9
   2516c:			; <UNDEFINED> instruction: 0xf8df19e4
   25170:	ldrbtmi	r0, [r9], #-2532	; 0xfffff61c
   25174:			; <UNDEFINED> instruction: 0xf7ff4478
   25178:			; <UNDEFINED> instruction: 0xf8dffdd1
   2517c:			; <UNDEFINED> instruction: 0xf8df19dc
   25180:	ldrbtmi	r0, [r9], #-2524	; 0xfffff624
   25184:			; <UNDEFINED> instruction: 0xf7ff4478
   25188:			; <UNDEFINED> instruction: 0xf8dffdc9
   2518c:			; <UNDEFINED> instruction: 0xf8df19d4
   25190:	ldrbtmi	r0, [r9], #-2516	; 0xfffff62c
   25194:			; <UNDEFINED> instruction: 0xf7ff4478
   25198:			; <UNDEFINED> instruction: 0xf8dffdc1
   2519c:			; <UNDEFINED> instruction: 0xf8df19cc
   251a0:	ldrbtmi	r0, [r9], #-2508	; 0xfffff634
   251a4:			; <UNDEFINED> instruction: 0xf7ff4478
   251a8:			; <UNDEFINED> instruction: 0xf8dffdb9
   251ac:			; <UNDEFINED> instruction: 0xf8df19c4
   251b0:	ldrbtmi	r0, [r9], #-2500	; 0xfffff63c
   251b4:			; <UNDEFINED> instruction: 0xf7ff4478
   251b8:			; <UNDEFINED> instruction: 0xf8dffdb1
   251bc:			; <UNDEFINED> instruction: 0xf8df19bc
   251c0:	ldrbtmi	r0, [r9], #-2492	; 0xfffff644
   251c4:			; <UNDEFINED> instruction: 0xf7ff4478
   251c8:			; <UNDEFINED> instruction: 0xf8dffda9
   251cc:			; <UNDEFINED> instruction: 0xf8df19b4
   251d0:	ldrbtmi	r0, [r9], #-2484	; 0xfffff64c
   251d4:			; <UNDEFINED> instruction: 0xf7ff4478
   251d8:			; <UNDEFINED> instruction: 0xf8dffda1
   251dc:			; <UNDEFINED> instruction: 0xf8df19ac
   251e0:	ldrbtmi	r0, [r9], #-2476	; 0xfffff654
   251e4:			; <UNDEFINED> instruction: 0xf7ff4478
   251e8:			; <UNDEFINED> instruction: 0xf8dffd99
   251ec:			; <UNDEFINED> instruction: 0xf8df19a4
   251f0:	ldrbtmi	r0, [r9], #-2468	; 0xfffff65c
   251f4:			; <UNDEFINED> instruction: 0xf7ff4478
   251f8:			; <UNDEFINED> instruction: 0xf8dffd91
   251fc:			; <UNDEFINED> instruction: 0xf8df199c
   25200:	ldrbtmi	r0, [r9], #-2460	; 0xfffff664
   25204:			; <UNDEFINED> instruction: 0xf7ff4478
   25208:			; <UNDEFINED> instruction: 0xf8dffd89
   2520c:			; <UNDEFINED> instruction: 0xf8df1994
   25210:	ldrbtmi	r0, [r9], #-2452	; 0xfffff66c
   25214:			; <UNDEFINED> instruction: 0xf7ff4478
   25218:			; <UNDEFINED> instruction: 0xf8dffd81
   2521c:			; <UNDEFINED> instruction: 0xf8df198c
   25220:	ldrbtmi	r0, [r9], #-2444	; 0xfffff674
   25224:			; <UNDEFINED> instruction: 0xf7ff4478
   25228:			; <UNDEFINED> instruction: 0xf8dffd79
   2522c:			; <UNDEFINED> instruction: 0xf8df1984
   25230:	ldrbtmi	r0, [r9], #-2436	; 0xfffff67c
   25234:			; <UNDEFINED> instruction: 0xf7ff4478
   25238:			; <UNDEFINED> instruction: 0xf8dffd71
   2523c:			; <UNDEFINED> instruction: 0xf8df197c
   25240:	ldrbtmi	r0, [r9], #-2428	; 0xfffff684
   25244:			; <UNDEFINED> instruction: 0xf7ff4478
   25248:			; <UNDEFINED> instruction: 0xf8dffd69
   2524c:			; <UNDEFINED> instruction: 0xf8df1974
   25250:	ldrbtmi	r0, [r9], #-2420	; 0xfffff68c
   25254:			; <UNDEFINED> instruction: 0xf7ff4478
   25258:			; <UNDEFINED> instruction: 0xf8dffd61
   2525c:			; <UNDEFINED> instruction: 0xf8df196c
   25260:	ldrbtmi	r0, [r9], #-2412	; 0xfffff694
   25264:			; <UNDEFINED> instruction: 0xf7ff4478
   25268:			; <UNDEFINED> instruction: 0xf8dffd59
   2526c:			; <UNDEFINED> instruction: 0xf8df1964
   25270:	ldrbtmi	r0, [r9], #-2404	; 0xfffff69c
   25274:			; <UNDEFINED> instruction: 0xf7ff4478
   25278:			; <UNDEFINED> instruction: 0xf8dffd51
   2527c:			; <UNDEFINED> instruction: 0xf8df195c
   25280:	ldrbtmi	r0, [r9], #-2396	; 0xfffff6a4
   25284:			; <UNDEFINED> instruction: 0xf7ff4478
   25288:			; <UNDEFINED> instruction: 0xf8dffd49
   2528c:			; <UNDEFINED> instruction: 0xf8df1954
   25290:	ldrbtmi	r0, [r9], #-2388	; 0xfffff6ac
   25294:			; <UNDEFINED> instruction: 0xf7ff4478
   25298:			; <UNDEFINED> instruction: 0xf8dffd41
   2529c:			; <UNDEFINED> instruction: 0xf8df194c
   252a0:	ldrbtmi	r0, [r9], #-2380	; 0xfffff6b4
   252a4:			; <UNDEFINED> instruction: 0xf7ff4478
   252a8:			; <UNDEFINED> instruction: 0xf8dffd39
   252ac:			; <UNDEFINED> instruction: 0xf8df1944
   252b0:	ldrbtmi	r0, [r9], #-2372	; 0xfffff6bc
   252b4:			; <UNDEFINED> instruction: 0xf7ff4478
   252b8:			; <UNDEFINED> instruction: 0xf8dffd31
   252bc:			; <UNDEFINED> instruction: 0xf8df193c
   252c0:	ldrbtmi	r0, [r9], #-2364	; 0xfffff6c4
   252c4:			; <UNDEFINED> instruction: 0xf7ff4478
   252c8:			; <UNDEFINED> instruction: 0xf8dffd29
   252cc:			; <UNDEFINED> instruction: 0xf8df1934
   252d0:	ldrbtmi	r0, [r9], #-2356	; 0xfffff6cc
   252d4:			; <UNDEFINED> instruction: 0xf7ff4478
   252d8:			; <UNDEFINED> instruction: 0xf8dffd21
   252dc:			; <UNDEFINED> instruction: 0xf8df192c
   252e0:	ldrbtmi	r0, [r9], #-2348	; 0xfffff6d4
   252e4:			; <UNDEFINED> instruction: 0xf7ff4478
   252e8:			; <UNDEFINED> instruction: 0xf8dffd19
   252ec:			; <UNDEFINED> instruction: 0xf8df1924
   252f0:	ldrbtmi	r0, [r9], #-2340	; 0xfffff6dc
   252f4:			; <UNDEFINED> instruction: 0xf7ff4478
   252f8:			; <UNDEFINED> instruction: 0xf8dffd11
   252fc:			; <UNDEFINED> instruction: 0xf8df191c
   25300:	ldrbtmi	r0, [r9], #-2332	; 0xfffff6e4
   25304:			; <UNDEFINED> instruction: 0xf7ff4478
   25308:			; <UNDEFINED> instruction: 0xf8dffd09
   2530c:			; <UNDEFINED> instruction: 0xf8df1914
   25310:	ldrbtmi	r0, [r9], #-2324	; 0xfffff6ec
   25314:			; <UNDEFINED> instruction: 0xf7ff4478
   25318:			; <UNDEFINED> instruction: 0xf8dffd01
   2531c:			; <UNDEFINED> instruction: 0xf8df190c
   25320:	ldrbtmi	r0, [r9], #-2316	; 0xfffff6f4
   25324:			; <UNDEFINED> instruction: 0xf7ff4478
   25328:			; <UNDEFINED> instruction: 0xf8dffcf9
   2532c:			; <UNDEFINED> instruction: 0xf8df1904
   25330:	ldrbtmi	r0, [r9], #-2308	; 0xfffff6fc
   25334:			; <UNDEFINED> instruction: 0xf7ff4478
   25338:			; <UNDEFINED> instruction: 0xf8dffcf1
   2533c:	andcs	r1, r0, #252, 16	; 0xfc0000
   25340:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   25344:			; <UNDEFINED> instruction: 0xf920f01f
   25348:			; <UNDEFINED> instruction: 0xf01e2008
   2534c:	strmi	pc, [r4], -sp, lsr #20
   25350:	cdp2	7, 6, cr15, cr12, cr14, {7}
   25354:	stmiaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   25358:			; <UNDEFINED> instruction: 0xf8df4622
   2535c:	stmdbls	r0, {r2, r5, r6, r7, fp, ip, sp}
   25360:			; <UNDEFINED> instruction: 0xf503447b
   25364:	eorvs	r7, r3, r8, asr #6
   25368:			; <UNDEFINED> instruction: 0x46205834
   2536c:	cdp2	7, 7, cr15, cr12, cr14, {7}
   25370:	ldmne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   25374:	strtmi	r2, [r8], -r0, lsl #4
   25378:			; <UNDEFINED> instruction: 0xf01f4479
   2537c:	andcs	pc, r8, r5, lsl #18
   25380:	blx	4e1400 <_ZdlPv@@Base+0x49dc10>
   25384:			; <UNDEFINED> instruction: 0xf7ee4607
   25388:			; <UNDEFINED> instruction: 0xf8dffe51
   2538c:			; <UNDEFINED> instruction: 0x463a38bc
   25390:	strtmi	r9, [r0], -r0, lsl #18
   25394:			; <UNDEFINED> instruction: 0xf503447b
   25398:	eorsvs	r7, fp, r4, asr r3
   2539c:	cdp2	7, 6, cr15, cr4, cr14, {7}
   253a0:	stmiane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   253a4:	strtmi	r2, [r8], -r0, lsl #4
   253a8:			; <UNDEFINED> instruction: 0xf01f4479
   253ac:	andcs	pc, ip, sp, ror #17
   253b0:			; <UNDEFINED> instruction: 0xf9faf01e
   253b4:			; <UNDEFINED> instruction: 0xf7ee4607
   253b8:			; <UNDEFINED> instruction: 0xf8dffe39
   253bc:			; <UNDEFINED> instruction: 0x463a3894
   253c0:	ldmhi	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   253c4:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   253c8:	ldrbtmi	r9, [r8], #2304	; 0x900
   253cc:	teqvc	ip, #12582912	; 0xc00000	; <UNPREDICTABLE>
   253d0:			; <UNDEFINED> instruction: 0xf508603b
   253d4:	ldrshtvs	r7, [fp], lr
   253d8:	cdp2	7, 4, cr15, cr6, cr14, {7}
   253dc:	ldmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   253e0:	strtmi	r2, [r8], -r0, lsl #4
   253e4:			; <UNDEFINED> instruction: 0xf01f4479
   253e8:	andscs	pc, r8, pc, asr #17
   253ec:			; <UNDEFINED> instruction: 0xf9dcf01e
   253f0:	tstvc	fp, r8, lsl #10	; <UNPREDICTABLE>
   253f4:			; <UNDEFINED> instruction: 0xf0194607
   253f8:			; <UNDEFINED> instruction: 0x463afedd
   253fc:	strtmi	r9, [r0], -r0, lsl #18
   25400:	cdp2	7, 3, cr15, cr2, cr14, {7}
   25404:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   25408:	strtmi	r2, [r8], -r0, lsl #4
   2540c:			; <UNDEFINED> instruction: 0xf01f4479
   25410:			; <UNDEFINED> instruction: 0x2008f8bb
   25414:			; <UNDEFINED> instruction: 0xf9c8f01e
   25418:			; <UNDEFINED> instruction: 0xf7ee4607
   2541c:			; <UNDEFINED> instruction: 0xf8dffe07
   25420:	ldrtmi	r3, [sl], -r0, asr #16
   25424:	strtmi	r9, [r0], -r0, lsl #18
   25428:			; <UNDEFINED> instruction: 0xf503447b
   2542c:	eorsvs	r7, fp, r0, ror #6
   25430:	cdp2	7, 1, cr15, cr10, cr14, {7}
   25434:	stmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   25438:	strtmi	r2, [r8], -r0, lsl #4
   2543c:			; <UNDEFINED> instruction: 0xf01f4479
   25440:	andcs	pc, ip, r3, lsr #17
   25444:			; <UNDEFINED> instruction: 0xf9b0f01e
   25448:			; <UNDEFINED> instruction: 0xf7ee4607
   2544c:			; <UNDEFINED> instruction: 0xf8dffdef
   25450:			; <UNDEFINED> instruction: 0x463a1818
   25454:	ldmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   25458:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2545c:			; <UNDEFINED> instruction: 0xf501447b
   25460:			; <UNDEFINED> instruction: 0x3328713c
   25464:	adcsvs	r6, fp, r9, lsr r0
   25468:			; <UNDEFINED> instruction: 0xf7ee9900
   2546c:			; <UNDEFINED> instruction: 0xf8dffdfd
   25470:	andcs	r1, r0, #0, 16
   25474:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   25478:			; <UNDEFINED> instruction: 0xf886f01f
   2547c:			; <UNDEFINED> instruction: 0xf01e2008
   25480:			; <UNDEFINED> instruction: 0x4607f993
   25484:	ldc2l	7, cr15, [r2, #952]	; 0x3b8
   25488:	ubfxcc	pc, pc, #17, #9
   2548c:	stmdbls	r0, {r1, r3, r4, r5, r9, sl, lr}
   25490:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   25494:	msrvc	SPSR_fs, #12582912	; 0xc00000
   25498:			; <UNDEFINED> instruction: 0xf7ee603b
   2549c:			; <UNDEFINED> instruction: 0xf8dffde5
   254a0:	andcs	r1, r0, #216, 14	; 0x3600000
   254a4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   254a8:			; <UNDEFINED> instruction: 0xf86ef01f
   254ac:			; <UNDEFINED> instruction: 0xf01e200c
   254b0:			; <UNDEFINED> instruction: 0x4607f97b
   254b4:	ldc2	7, cr15, [sl, #952]!	; 0x3b8
   254b8:			; <UNDEFINED> instruction: 0x37c0f8df
   254bc:			; <UNDEFINED> instruction: 0xf8df463a
   254c0:	strtmi	r1, [r0], -r0, asr #15
   254c4:			; <UNDEFINED> instruction: 0xf503447b
   254c8:	ldrbtmi	r7, [r9], #-816	; 0xfffffcd0
   254cc:	adcsvs	r6, r9, fp, lsr r0
   254d0:			; <UNDEFINED> instruction: 0xf7ee9900
   254d4:			; <UNDEFINED> instruction: 0xf8dffdc9
   254d8:	andcs	r1, r0, #172, 14	; 0x2b00000
   254dc:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   254e0:			; <UNDEFINED> instruction: 0xf852f01f
   254e4:			; <UNDEFINED> instruction: 0xf01e200c
   254e8:			; <UNDEFINED> instruction: 0x4607f95f
   254ec:	ldc2	7, cr15, [lr, #952]	; 0x3b8
   254f0:			; <UNDEFINED> instruction: 0x1794f8df
   254f4:			; <UNDEFINED> instruction: 0xf8df463a
   254f8:			; <UNDEFINED> instruction: 0x46203794
   254fc:			; <UNDEFINED> instruction: 0xf503447b
   25500:	eorsvs	r7, fp, ip, lsr r3
   25504:	stmdbls	r0, {r0, r1, r4, r5, r6, fp, ip, lr}
   25508:			; <UNDEFINED> instruction: 0xf7ee60bb
   2550c:			; <UNDEFINED> instruction: 0xf8dffdad
   25510:	andcs	r1, r0, #128, 14	; 0x2000000
   25514:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   25518:			; <UNDEFINED> instruction: 0xf836f01f
   2551c:			; <UNDEFINED> instruction: 0xf01e200c
   25520:	strmi	pc, [r7], -r3, asr #18
   25524:	stc2	7, cr15, [r2, #952]	; 0x3b8
   25528:			; <UNDEFINED> instruction: 0x3768f8df
   2552c:			; <UNDEFINED> instruction: 0xf8df463a
   25530:	strtmi	r1, [r0], -r8, ror #14
   25534:			; <UNDEFINED> instruction: 0xf503447b
   25538:	ldrbtmi	r7, [r9], #-816	; 0xfffffcd0
   2553c:	adcsvs	r6, r9, fp, lsr r0
   25540:			; <UNDEFINED> instruction: 0xf7ee9900
   25544:			; <UNDEFINED> instruction: 0xf8dffd91
   25548:	andcs	r1, r0, #84, 14	; 0x1500000
   2554c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   25550:			; <UNDEFINED> instruction: 0xf81af01f
   25554:			; <UNDEFINED> instruction: 0xf01e200c
   25558:	strmi	pc, [r7], -r7, lsr #18
   2555c:	stc2l	7, cr15, [r6, #-952]!	; 0xfffffc48
   25560:			; <UNDEFINED> instruction: 0x173cf8df
   25564:			; <UNDEFINED> instruction: 0xf8df463a
   25568:			; <UNDEFINED> instruction: 0x4620373c
   2556c:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
   25570:	teqvc	ip, r1, lsl #10	; <UNPREDICTABLE>
   25574:	movwvc	pc, #50435	; 0xc503	; <UNPREDICTABLE>
   25578:	adcsvs	r6, fp, r9, lsr r0
   2557c:			; <UNDEFINED> instruction: 0xf7ee9900
   25580:			; <UNDEFINED> instruction: 0xf8dffd73
   25584:	andcs	r1, r0, #36, 14	; 0x900000
   25588:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2558c:			; <UNDEFINED> instruction: 0xfffcf01e
   25590:			; <UNDEFINED> instruction: 0xf01e200c
   25594:	strmi	pc, [r7], -r9, lsl #18
   25598:	stc2l	7, cr15, [r8, #-952]	; 0xfffffc48
   2559c:			; <UNDEFINED> instruction: 0x170cf8df
   255a0:			; <UNDEFINED> instruction: 0xf8df463a
   255a4:	strtmi	r3, [r0], -ip, lsl #14
   255a8:			; <UNDEFINED> instruction: 0xf503447b
   255ac:	eorsvs	r7, fp, ip, lsr r3
   255b0:	stmdbls	r0, {r0, r1, r4, r5, r6, fp, ip, lr}
   255b4:			; <UNDEFINED> instruction: 0xf7ee60bb
   255b8:			; <UNDEFINED> instruction: 0xf8dffd57
   255bc:	andcs	r1, r0, #248, 12	; 0xf800000
   255c0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   255c4:			; <UNDEFINED> instruction: 0xffe0f01e
   255c8:			; <UNDEFINED> instruction: 0xf01e200c
   255cc:	strmi	pc, [r7], -sp, ror #17
   255d0:	stc2	7, cr15, [ip, #-952]!	; 0xfffffc48
   255d4:	usatcc	pc, #0, pc, asr #17	; <UNPREDICTABLE>
   255d8:			; <UNDEFINED> instruction: 0xf8df463a
   255dc:	strtmi	r1, [r0], -r0, ror #13
   255e0:			; <UNDEFINED> instruction: 0xf503447b
   255e4:	ldrbtmi	r7, [r9], #-828	; 0xfffffcc4
   255e8:	adcsvs	r6, r9, fp, lsr r0
   255ec:			; <UNDEFINED> instruction: 0xf7ee9900
   255f0:			; <UNDEFINED> instruction: 0xf8dffd3b
   255f4:	andcs	r1, r0, #204, 12	; 0xcc00000
   255f8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   255fc:			; <UNDEFINED> instruction: 0xffc4f01e
   25600:			; <UNDEFINED> instruction: 0xf01e200c
   25604:			; <UNDEFINED> instruction: 0xf8dff8d1
   25608:	ldmpl	r3!, {r2, r3, r4, r5, r7, r9, sl, ip, sp}^
   2560c:	ldrdhi	pc, [r0], -r3
   25610:			; <UNDEFINED> instruction: 0xf7ee4607
   25614:			; <UNDEFINED> instruction: 0xf8dffd0b
   25618:			; <UNDEFINED> instruction: 0x463a36b0
   2561c:	andhi	pc, r8, r7, asr #17
   25620:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   25624:			; <UNDEFINED> instruction: 0xf5039900
   25628:	eorsvs	r7, fp, r0, lsr r3
   2562c:	ldc2	7, cr15, [ip, #-952]	; 0xfffffc48
   25630:			; <UNDEFINED> instruction: 0x1698f8df
   25634:	strtmi	r2, [r8], -r0, lsl #4
   25638:			; <UNDEFINED> instruction: 0xf01e4479
   2563c:	andcs	pc, ip, r5, lsr #31
   25640:			; <UNDEFINED> instruction: 0xf8b2f01e
   25644:	pkhtbcc	pc, r8, pc, asr #17	; <UNPREDICTABLE>
   25648:			; <UNDEFINED> instruction: 0xf8d358f3
   2564c:	strmi	r8, [r7], -r0
   25650:	stc2l	7, cr15, [ip], #952	; 0x3b8
   25654:			; <UNDEFINED> instruction: 0x367cf8df
   25658:	stmdbls	r0, {r1, r3, r4, r5, r9, sl, lr}
   2565c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   25660:	andhi	pc, r8, r7, asr #17
   25664:	teqvc	r0, #12582912	; 0xc00000	; <UNPREDICTABLE>
   25668:			; <UNDEFINED> instruction: 0xf7ee603b
   2566c:			; <UNDEFINED> instruction: 0xf8dffcfd
   25670:	andcs	r1, r0, #104, 12	; 0x6800000
   25674:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   25678:			; <UNDEFINED> instruction: 0xff86f01e
   2567c:			; <UNDEFINED> instruction: 0xf01e200c
   25680:			; <UNDEFINED> instruction: 0xf8dff893
   25684:	ldmpl	r3!, {r3, r4, r6, r9, sl, ip, sp}^
   25688:			; <UNDEFINED> instruction: 0x4607681e
   2568c:	stc2l	7, cr15, [lr], {238}	; 0xee
   25690:			; <UNDEFINED> instruction: 0x364cf8df
   25694:	stmdbls	r0, {r1, r3, r4, r5, r9, sl, lr}
   25698:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   2569c:			; <UNDEFINED> instruction: 0xf50360be
   256a0:	eorsvs	r7, fp, r0, lsr r3
   256a4:	stc2l	7, cr15, [r0], #952	; 0x3b8
   256a8:			; <UNDEFINED> instruction: 0x1638f8df
   256ac:	strtmi	r2, [r8], -r0, lsl #4
   256b0:			; <UNDEFINED> instruction: 0xf01e4479
   256b4:	andscs	pc, r4, r9, ror #30
   256b8:			; <UNDEFINED> instruction: 0xf876f01e
   256bc:			; <UNDEFINED> instruction: 0xf0194606
   256c0:			; <UNDEFINED> instruction: 0xf8dffd55
   256c4:	ldrtmi	r3, [r2], -r4, lsr #12
   256c8:	strtmi	r9, [r0], -r0, lsl #18
   256cc:			; <UNDEFINED> instruction: 0xf503447b
   256d0:	eorsvs	r7, r3, r4, lsr #6
   256d4:	stc2l	7, cr15, [r8], {238}	; 0xee
   256d8:			; <UNDEFINED> instruction: 0x1610f8df
   256dc:	strtmi	r2, [r8], -r0, lsl #4
   256e0:			; <UNDEFINED> instruction: 0xf01e4479
   256e4:	andscs	pc, r8, r1, asr pc	; <UNPREDICTABLE>
   256e8:			; <UNDEFINED> instruction: 0xf85ef01e
   256ec:			; <UNDEFINED> instruction: 0x1600f8df
   256f0:			; <UNDEFINED> instruction: 0xf5014479
   256f4:	strmi	r7, [r6], -r0, ror #3
   256f8:	ldc2l	0, cr15, [ip, #-100]	; 0xffffff9c
   256fc:	stmdbls	r0, {r1, r4, r5, r9, sl, lr}
   25700:			; <UNDEFINED> instruction: 0xf7ee4620
   25704:			; <UNDEFINED> instruction: 0xf8dffcb1
   25708:	andcs	r1, r0, #236, 10	; 0x3b000000
   2570c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   25710:			; <UNDEFINED> instruction: 0xff3af01e
   25714:			; <UNDEFINED> instruction: 0xf01e2018
   25718:			; <UNDEFINED> instruction: 0xf8dff847
   2571c:	ldrbtmi	r1, [r9], #-1500	; 0xfffffa24
   25720:	mvnvc	pc, r1, lsl #10
   25724:			; <UNDEFINED> instruction: 0xf0194606
   25728:	ldrtmi	pc, [r2], -r5, asr #26	; <UNPREDICTABLE>
   2572c:	strtmi	r9, [r0], -r0, lsl #18
   25730:	ldc2	7, cr15, [sl], {238}	; 0xee
   25734:	strbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   25738:	strtmi	r2, [r8], -r0, lsl #4
   2573c:			; <UNDEFINED> instruction: 0xf01e4479
   25740:	andscs	pc, r8, r3, lsr #30
   25744:			; <UNDEFINED> instruction: 0xf830f01e
   25748:	ldrne	pc, [r4, #2271]!	; 0x8df
   2574c:			; <UNDEFINED> instruction: 0xf5014479
   25750:	strmi	r7, [r6], -sp, lsl #2
   25754:	stc2	0, cr15, [lr, #-100]!	; 0xffffff9c
   25758:	stmdbls	r0, {r1, r4, r5, r9, sl, lr}
   2575c:			; <UNDEFINED> instruction: 0xf7ee4620
   25760:			; <UNDEFINED> instruction: 0xf8dffc83
   25764:	andcs	r1, r0, #160, 10	; 0x28000000
   25768:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2576c:			; <UNDEFINED> instruction: 0xff0cf01e
   25770:			; <UNDEFINED> instruction: 0xf01e2018
   25774:			; <UNDEFINED> instruction: 0xf8dff819
   25778:	ldrbtmi	r1, [r9], #-1424	; 0xfffffa70
   2577c:	tstvc	lr, r1, lsl #10	; <UNPREDICTABLE>
   25780:			; <UNDEFINED> instruction: 0xf0194606
   25784:			; <UNDEFINED> instruction: 0x4632fd17
   25788:	strtmi	r9, [r0], -r0, lsl #18
   2578c:	stc2l	7, cr15, [ip], #-952	; 0xfffffc48
   25790:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   25794:	strtmi	r2, [r8], -r0, lsl #4
   25798:			; <UNDEFINED> instruction: 0xf01e4479
   2579c:			; <UNDEFINED> instruction: 0x2018fef5
   257a0:			; <UNDEFINED> instruction: 0xf802f01e
   257a4:	strbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   257a8:	tstcc	ip, r9, ror r4
   257ac:			; <UNDEFINED> instruction: 0xf0194606
   257b0:	ldrtmi	pc, [r2], -r1, lsl #26	; <UNPREDICTABLE>
   257b4:	strtmi	r9, [r0], -r0, lsl #18
   257b8:	mrrc2	7, 14, pc, r6, cr14	; <UNPREDICTABLE>
   257bc:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   257c0:	strtmi	r2, [r8], -r0, lsl #4
   257c4:			; <UNDEFINED> instruction: 0xf01e4479
   257c8:			; <UNDEFINED> instruction: 0x2018fedf
   257cc:			; <UNDEFINED> instruction: 0xffecf01d
   257d0:	strbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   257d4:			; <UNDEFINED> instruction: 0x31244479
   257d8:			; <UNDEFINED> instruction: 0xf0194606
   257dc:	ldrtmi	pc, [r2], -fp, ror #25	; <UNPREDICTABLE>
   257e0:	strtmi	r9, [r0], -r0, lsl #18
   257e4:	mcrr2	7, 14, pc, r0, cr14	; <UNPREDICTABLE>
   257e8:	ldrne	pc, [r0, #-2271]!	; 0xfffff721
   257ec:	strtmi	r2, [r8], -r0, lsl #4
   257f0:			; <UNDEFINED> instruction: 0xf01e4479
   257f4:	andscs	pc, r8, r9, asr #29
   257f8:			; <UNDEFINED> instruction: 0xffd6f01d
   257fc:	strne	pc, [r0, #-2271]!	; 0xfffff721
   25800:	tstcc	r8, r9, ror r4
   25804:			; <UNDEFINED> instruction: 0xf0194606
   25808:			; <UNDEFINED> instruction: 0x4632fcd5
   2580c:	strtmi	r9, [r0], -r0, lsl #18
   25810:	stc2	7, cr15, [sl], #-952	; 0xfffffc48
   25814:	strne	pc, [ip, #-2271]	; 0xfffff721
   25818:	strtmi	r2, [r8], -r0, lsl #4
   2581c:			; <UNDEFINED> instruction: 0xf01e4479
   25820:			; <UNDEFINED> instruction: 0x2018feb3
   25824:			; <UNDEFINED> instruction: 0xffc0f01d
   25828:	ldrbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   2582c:			; <UNDEFINED> instruction: 0x31204479
   25830:			; <UNDEFINED> instruction: 0xf0194606
   25834:			; <UNDEFINED> instruction: 0x4632fcbf
   25838:	strtmi	r9, [r0], -r0, lsl #18
   2583c:	ldc2	7, cr15, [r4], {238}	; 0xee
   25840:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   25844:	strtmi	r2, [r8], -r0, lsl #4
   25848:			; <UNDEFINED> instruction: 0xf01e4479
   2584c:	mulscs	r8, sp, lr
   25850:			; <UNDEFINED> instruction: 0xffaaf01d
   25854:	ldrbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   25858:	tstcc	r4, r9, ror r4
   2585c:			; <UNDEFINED> instruction: 0xf0194606
   25860:	ldrtmi	pc, [r2], -r9, lsr #25	; <UNPREDICTABLE>
   25864:	strtmi	r9, [r0], -r0, lsl #18
   25868:	blx	fffe382a <_ZdlPv@@Base+0xfffa003a>
   2586c:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   25870:	strtmi	r2, [r8], -r0, lsl #4
   25874:			; <UNDEFINED> instruction: 0xf01e4479
   25878:	andscs	pc, r8, r7, lsl #29
   2587c:			; <UNDEFINED> instruction: 0xff94f01d
   25880:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   25884:			; <UNDEFINED> instruction: 0xf5014479
   25888:	strmi	r7, [r6], -pc, lsl #2
   2588c:	ldc2	0, cr15, [r2], {25}
   25890:	stmdbls	r0, {r1, r4, r5, r9, sl, lr}
   25894:			; <UNDEFINED> instruction: 0xf7ee4620
   25898:			; <UNDEFINED> instruction: 0xf8dffbe7
   2589c:	andcs	r1, r0, #160, 8	; 0xa0000000
   258a0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   258a4:	mrc2	0, 3, pc, cr0, cr14, {0}
   258a8:			; <UNDEFINED> instruction: 0xf01d2018
   258ac:			; <UNDEFINED> instruction: 0xf8dfff7d
   258b0:	ldrbtmi	r1, [r9], #-1168	; 0xfffffb70
   258b4:	mvnvc	pc, r1, lsl #10
   258b8:			; <UNDEFINED> instruction: 0xf0194606
   258bc:	stmdbls	r0, {r0, r1, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   258c0:			; <UNDEFINED> instruction: 0x46204632
   258c4:	blx	ff463886 <_ZdlPv@@Base+0xff420096>
   258c8:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   258cc:	andcs	r4, r0, #40, 12	; 0x2800000
   258d0:			; <UNDEFINED> instruction: 0xf01e4479
   258d4:	andscs	pc, r8, r9, asr lr	; <UNPREDICTABLE>
   258d8:			; <UNDEFINED> instruction: 0xff66f01d
   258dc:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   258e0:			; <UNDEFINED> instruction: 0xf5014479
   258e4:	strmi	r7, [r5], -r6, ror #3
   258e8:	stc2l	0, cr15, [r4], #-100	; 0xffffff9c
   258ec:	stmdbls	r0, {r1, r3, r5, r9, sl, lr}
   258f0:			; <UNDEFINED> instruction: 0xf7ee4620
   258f4:			; <UNDEFINED> instruction: 0xf8dffbb9
   258f8:	blmi	76ea50 <_ZdlPv@@Base+0x72b260>
   258fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   25900:	blls	7f970 <_ZdlPv@@Base+0x3c180>
   25904:	qaddle	r4, sl, r2
   25908:	pop	{r1, ip, sp, pc}
   2590c:			; <UNDEFINED> instruction: 0xf7ec81f0
   25910:	strtmi	lr, [r8], -r4, ror #24
   25914:			; <UNDEFINED> instruction: 0xff6cf01d
   25918:	stcl	7, cr15, [r4], #-944	; 0xfffffc50
   2591c:			; <UNDEFINED> instruction: 0xf01d4630
   25920:			; <UNDEFINED> instruction: 0xf7ecff67
   25924:	ldrb	lr, [r9, r0, ror #24]!
   25928:	udf	#32376	; 0x7e78
   2592c:	udf	#24182	; 0x5e76
   25930:	udf	#15988	; 0x3e74
   25934:	udf	#7794	; 0x1e72
   25938:			; <UNDEFINED> instruction: 0xe7efe7f0
   2593c:			; <UNDEFINED> instruction: 0xf01d4638
   25940:			; <UNDEFINED> instruction: 0xf7ecff57
   25944:	ubfx	lr, r0, #24, #26
   25948:	udf	#32376	; 0x7e78
   2594c:	udf	#24182	; 0x5e76
   25950:	udf	#15988	; 0x3e74
   25954:	udf	#7794	; 0x1e72
   25958:			; <UNDEFINED> instruction: 0xe7efe7f0
   2595c:	strb	lr, [sp, lr, ror #15]!
   25960:	strtmi	lr, [r0], -ip, ror #15
   25964:			; <UNDEFINED> instruction: 0xff44f01d
   25968:	ldc	7, cr15, [ip], #-944	; 0xfffffc50
   2596c:	andeq	r8, r4, r0, asr #30
   25970:	andeq	r0, r0, ip, ror r1
   25974:			; <UNDEFINED> instruction: 0xfffffce7
   25978:	andeq	r3, r2, r8, lsl r5
   2597c:	andeq	r8, r4, r0, lsl pc
   25980:	andeq	r6, r0, fp, asr #24
   25984:	strdeq	r3, [r2], -ip
   25988:	andeq	r8, r0, fp, lsr #8
   2598c:	strdeq	r3, [r2], -r0
   25990:	andeq	r8, r0, r7, lsr r4
   25994:	andeq	r3, r2, r4, ror #9
   25998:	andeq	r8, r0, r3, lsr r4
   2599c:	ldrdeq	r3, [r2], -r8
   259a0:	andeq	r8, r0, pc, lsr r4
   259a4:	andeq	r3, r2, ip, asr #9
   259a8:	andeq	r7, r0, r7, lsr #24
   259ac:	andeq	r3, r2, r4, asr #9
   259b0:	andeq	r7, r0, r3, lsr ip
   259b4:			; <UNDEFINED> instruction: 0x000234b8
   259b8:	andeq	r6, r0, r7, asr #26
   259bc:	andeq	r3, r2, ip, lsr #9
   259c0:			; <UNDEFINED> instruction: 0x00005dbf
   259c4:	andeq	r3, r2, r4, lsr #9
   259c8:	andeq	r6, r0, r3, ror #19
   259cc:	andeq	r3, r2, r0, lsr #9
   259d0:			; <UNDEFINED> instruction: 0x000088bf
   259d4:	muleq	r2, r4, r4
   259d8:	andeq	r9, r0, fp, ror #14
   259dc:	andeq	r3, r2, ip, lsl #9
   259e0:	andeq	r9, r0, r7, lsl r3
   259e4:	andeq	r3, r2, r0, lsl #9
   259e8:	andeq	r7, r0, fp, lsr #27
   259ec:	muleq	r2, ip, r6
   259f0:	andeq	r6, r0, pc, lsl #24
   259f4:	andeq	r3, r2, r8, ror #8
   259f8:	andeq	r9, r0, fp, ror ip
   259fc:	andeq	r3, r2, r0, ror #8
   25a00:	andeq	r7, r0, r3, lsr #2
   25a04:	andeq	r3, r2, r8, asr r4
   25a08:	andeq	r6, r0, fp, ror #15
   25a0c:	andeq	r3, r2, r8, asr ip
   25a10:	andeq	r6, r0, fp, lsl #19
   25a14:	andeq	r3, r2, r0, asr #8
   25a18:	andeq	r8, r0, pc, asr #17
   25a1c:	andeq	r3, r2, ip, lsr r4
   25a20:	andeq	r6, r0, fp, lsr r2
   25a24:	andeq	r3, r2, r8, lsr r4
   25a28:	muleq	r0, fp, r2
   25a2c:	andeq	r3, r2, ip, lsr sp
   25a30:	andeq	r8, r0, r7, lsr #5
   25a34:	andeq	r3, r2, ip, lsl r4
   25a38:	andeq	r5, r0, r7, ror pc
   25a3c:	andeq	r3, r2, r0, lsl r4
   25a40:	muleq	r0, r3, r2
   25a44:	andeq	r3, r2, ip, lsl #8
   25a48:	muleq	r0, pc, r2	; <UNPREDICTABLE>
   25a4c:	andeq	r3, r2, r0, lsl #8
   25a50:	andeq	r8, r0, pc, lsl r4
   25a54:	strdeq	r3, [r2], -r8
   25a58:	andeq	r6, r0, r7, asr lr
   25a5c:	strdeq	r3, [r2], -r0
   25a60:	andeq	r7, r0, r3, lsl r6
   25a64:	andeq	r3, r2, r8, ror #7
   25a68:	andeq	r7, r0, r3, lsl #21
   25a6c:	ldrdeq	r3, [r2], -ip
   25a70:	andeq	r7, r0, pc, lsl #21
   25a74:	ldrdeq	r3, [r2], -r0
   25a78:	andeq	r6, r0, r3, ror r0
   25a7c:	strdeq	r3, [r2], -ip
   25a80:	andeq	r5, r0, pc, lsr #24
   25a84:			; <UNDEFINED> instruction: 0x000233b4
   25a88:	andeq	r5, r0, pc, lsl #24
   25a8c:	andeq	r3, r2, r8, lsr #7
   25a90:	andeq	r8, r0, fp, asr #13
   25a94:	muleq	r2, ip, r3
   25a98:	andeq	r6, r0, r7, lsr #16
   25a9c:	andeq	r3, r2, r4, asr #9
   25aa0:	andeq	r5, r0, pc, asr #23
   25aa4:	andeq	r3, r2, r0, lsl #7
   25aa8:	strdeq	sl, [r0], -r3
   25aac:	andeq	r7, r2, r0, lsr #5
   25ab0:	andeq	r7, r0, r3, lsr #24
   25ab4:	andeq	r3, r2, r4, ror #6
   25ab8:	andeq	r9, r0, pc, lsl #4
   25abc:	andeq	r3, r2, ip, asr r3
   25ac0:	andeq	r6, r0, r3, asr r4
   25ac4:	andeq	r3, r2, r4, asr r3
   25ac8:	ldrdeq	fp, [r0], -r3
   25acc:	andeq	r3, r2, ip, asr #6
   25ad0:	andeq	fp, r0, r7, ror #3
   25ad4:	andeq	r3, r2, r0, asr #6
   25ad8:	ldrdeq	r8, [r0], -fp
   25adc:	andeq	r3, r2, r4, lsr r3
   25ae0:	andeq	r8, r0, fp, ror #3
   25ae4:	andeq	r3, r2, r8, lsr #6
   25ae8:	andeq	r6, r0, fp, lsr #2
   25aec:	andeq	r3, r2, r0, lsr #6
   25af0:	andeq	r6, r0, pc, lsr #15
   25af4:	andeq	r3, r2, r4, lsl r3
   25af8:	muleq	r0, fp, r7
   25afc:	andeq	r3, r2, r8, lsl #6
   25b00:	andeq	r8, r0, r7, lsr #8
   25b04:	strdeq	r3, [r2], -ip
   25b08:	andeq	r5, r0, r3, asr #27
   25b0c:	strdeq	r3, [r2], -r0
   25b10:	andeq	r4, r0, fp, lsl r6
   25b14:	andeq	r3, r2, r0, asr r4
   25b18:	andeq	r6, r0, fp, ror #28
   25b1c:	ldrdeq	r3, [r2], -r8
   25b20:	muleq	r0, pc, lr	; <UNPREDICTABLE>
   25b24:	ldrdeq	r3, [r2], -r0
   25b28:	andeq	r8, r0, fp, asr #6
   25b2c:	andeq	r3, r2, r8, asr #5
   25b30:	andeq	r9, r0, fp, lsl #5
   25b34:	andeq	r3, r2, r0, asr #5
   25b38:	andeq	r9, r0, r3, ror #6
   25b3c:			; <UNDEFINED> instruction: 0x000232b4
   25b40:	andeq	r5, r0, pc, asr #24
   25b44:	andeq	r3, r2, r8, lsr #5
   25b48:	ldrdeq	r8, [r0], -pc	; <UNPREDICTABLE>
   25b4c:	muleq	r2, ip, r2
   25b50:	andeq	r8, r0, r7, lsl #16
   25b54:	muleq	r2, r4, r2
   25b58:	andeq	r9, r0, pc, lsr r9
   25b5c:	andeq	r3, r2, r8, lsl #5
   25b60:			; <UNDEFINED> instruction: 0x000074bb
   25b64:	andeq	r3, r2, r0, lsl #5
   25b68:	andeq	r7, r0, r7, lsr #7
   25b6c:	andeq	r3, r2, r4, ror r2
   25b70:	andeq	r6, r0, r3, lsl r8
   25b74:	andeq	r3, r2, ip, ror #4
   25b78:	andeq	r6, r0, fp, lsr #16
   25b7c:	andeq	r3, r2, ip, ror r2
   25b80:	andeq	r7, r0, fp, lsl #21
   25b84:	andeq	r3, r2, r0, asr r2
   25b88:	strdeq	r5, [r0], -r7
   25b8c:	andeq	r3, r2, r8, asr #4
   25b90:	andeq	r8, r0, fp, ror r6
   25b94:	andeq	r3, r2, r0, asr #4
   25b98:	muleq	r0, r7, r1
   25b9c:	andeq	r3, r2, r4, lsr r2
   25ba0:	andeq	r6, r0, r3, lsr #31
   25ba4:	andeq	r3, r2, r0, lsr r2
   25ba8:	andeq	r9, r0, r3, asr r3
   25bac:	andeq	r3, r2, ip, lsr #4
   25bb0:	muleq	r0, pc, r9	; <UNPREDICTABLE>
   25bb4:	andeq	r3, r2, r0, lsr #4
   25bb8:	andeq	r8, r0, fp, asr #21
   25bbc:	andeq	r3, r2, r4, lsl r2
   25bc0:	andeq	r8, r0, fp, lsr #25
   25bc4:	andeq	r3, r2, ip, lsl #4
   25bc8:	andeq	r8, r0, r3, lsr #25
   25bcc:	andeq	r3, r2, r0, lsl #4
   25bd0:	muleq	r0, fp, ip
   25bd4:	strdeq	r3, [r2], -r4
   25bd8:	andeq	r8, r0, pc, lsl #30
   25bdc:	andeq	r3, r2, r8, ror #3
   25be0:	andeq	r9, r0, r7, lsl #8
   25be4:	ldrdeq	r3, [r2], -ip
   25be8:	strdeq	r8, [r0], -pc	; <UNPREDICTABLE>
   25bec:	ldrdeq	r3, [r2], -r0
   25bf0:	andeq	r8, r0, r7, ror #29
   25bf4:	andeq	r3, r2, r8, asr #3
   25bf8:	andeq	r5, r0, pc, asr #23
   25bfc:	andeq	r3, r2, r0, asr #3
   25c00:	ldrdeq	r6, [r0], -r7
   25c04:			; <UNDEFINED> instruction: 0x000231b8
   25c08:	andeq	r6, r0, pc, lsl #6
   25c0c:			; <UNDEFINED> instruction: 0x000231b4
   25c10:	andeq	r5, r0, fp, ror pc
   25c14:	andeq	r3, r2, ip, lsr #3
   25c18:	andeq	sl, r0, fp, asr pc
   25c1c:	andeq	r3, r2, r8, lsr #3
   25c20:	andeq	r8, r0, r7, ror #25
   25c24:	andeq	r3, r2, r0, lsr #3
   25c28:	ldrdeq	r8, [r0], -pc	; <UNPREDICTABLE>
   25c2c:	muleq	r2, r8, r1
   25c30:	andeq	r6, r0, r3, asr sp
   25c34:	muleq	r2, r0, r1
   25c38:	andeq	r3, r2, sl, lsl #3
   25c3c:	andeq	r0, r0, r0, asr #3
   25c40:	strdeq	r6, [r4], -r8
   25c44:	andeq	r3, r2, r8, asr r1
   25c48:	andeq	r6, r4, r4, asr #13
   25c4c:	andeq	r3, r2, ip, lsr #2
   25c50:	muleq	r4, r2, r6
   25c54:	andeq	lr, r4, r2, ror #17
   25c58:	strdeq	r3, [r2], -r4
   25c5c:	ldrdeq	r3, [r2], -r0
   25c60:	andeq	r6, r4, r0, lsr r6
   25c64:	andeq	r3, r2, r4, lsr #1
   25c68:	strdeq	r6, [r4], -lr
   25c6c:			; <UNDEFINED> instruction: 0x00048bb0
   25c70:	andeq	r3, r2, r2, ror r0
   25c74:	andeq	r6, r4, r6, asr #11
   25c78:	andeq	r3, r2, r6, asr #32
   25c7c:	muleq	r4, r4, r5
   25c80:			; <UNDEFINED> instruction: 0x000239b6
   25c84:	andeq	r3, r2, r2, lsl r0
   25c88:	muleq	r0, r0, r2
   25c8c:	andeq	r6, r4, ip, asr r5
   25c90:	ldrdeq	r2, [r2], -lr
   25c94:	andeq	r6, r4, r4, lsr #10
   25c98:			; <UNDEFINED> instruction: 0x00022fbe
   25c9c:			; <UNDEFINED> instruction: 0x00022fb2
   25ca0:	andeq	r6, r4, ip, ror #9
   25ca4:	andeq	lr, r4, lr, lsr r7
   25ca8:	andeq	r2, r2, sl, ror pc
   25cac:	andeq	r0, r0, r4, ror r2
   25cb0:			; <UNDEFINED> instruction: 0x000464b0
   25cb4:	andeq	r2, r2, r6, asr #30
   25cb8:	andeq	r6, r4, r8, ror r4
   25cbc:	andeq	r8, r4, r6, lsr #20
   25cc0:	andeq	r2, r2, r6, lsl pc
   25cc4:	andeq	r0, r0, ip, lsr #3
   25cc8:	andeq	r6, r4, r6, lsr r4
   25ccc:	ldrdeq	r2, [r2], -ip
   25cd0:	strdeq	r0, [r0], -r8
   25cd4:	strdeq	r6, [r4], -sl
   25cd8:	andeq	r2, r2, r2, lsr #29
   25cdc:	strdeq	r0, [r0], -ip
   25ce0:			; <UNDEFINED> instruction: 0x000463be
   25ce4:	andeq	r2, r2, ip, ror #28
   25ce8:	andeq	r6, r4, ip, lsl #7
   25cec:	andeq	r2, r2, r0, asr #28
   25cf0:			; <UNDEFINED> instruction: 0x0004e5bc
   25cf4:	andeq	r2, r2, r6, lsl lr
   25cf8:	andeq	lr, r4, lr, lsl #11
   25cfc:	andeq	r2, r2, ip, ror #27
   25d00:	andeq	lr, r4, r0, ror #10
   25d04:	andeq	r2, r2, r2, asr #27
   25d08:	andeq	lr, r4, r2, lsr r5
   25d0c:	muleq	r2, r8, sp
   25d10:	andeq	r8, r4, r4, ror #16
   25d14:	andeq	r2, r2, r4, ror sp
   25d18:	andeq	r8, r4, r8, lsr r8
   25d1c:	andeq	r2, r2, r0, asr sp
   25d20:	andeq	r8, r4, ip, lsl #16
   25d24:	andeq	r2, r2, ip, lsr #26
   25d28:	andeq	r8, r4, r0, ror #15
   25d2c:	andeq	r2, r2, r8, lsl #26
   25d30:			; <UNDEFINED> instruction: 0x000487b4
   25d34:	andeq	r2, r2, r4, ror #25
   25d38:	andeq	lr, r4, r8, lsr #8
   25d3c:			; <UNDEFINED> instruction: 0x00022cbe
   25d40:	strdeq	lr, [r4], -sl
   25d44:	muleq	r2, r4, ip
   25d48:	andeq	lr, r4, ip, asr #7
   25d4c:	andeq	r8, r4, r4, ror #7
   25d50:	addlt	fp, r2, r0, lsl r5
   25d54:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
   25d58:	eormi	r6, r0, r4, lsr #16
   25d5c:	andlt	sp, r2, r1, lsl #2
   25d60:	stmdals	r4, {r4, r8, sl, fp, ip, sp, pc}
   25d64:	andcs	r9, r0, r0
   25d68:			; <UNDEFINED> instruction: 0xf9b6f7fa
   25d6c:	andlt	r2, r2, r1
   25d70:	svclt	0x0000bd10
   25d74:			; <UNDEFINED> instruction: 0x000482b6
   25d78:	addlt	fp, r2, r0, lsl r5
   25d7c:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
   25d80:	eormi	r6, r0, r4, lsr #16
   25d84:	andlt	sp, r2, r1, lsl #2
   25d88:	stmdals	r4, {r4, r8, sl, fp, ip, sp, pc}
   25d8c:	andcs	r9, r1, r0
   25d90:			; <UNDEFINED> instruction: 0xf9a2f7fa
   25d94:	andlt	r2, r2, r1
   25d98:	svclt	0x0000bd10
   25d9c:	andeq	r8, r4, lr, lsl #5
   25da0:	addlt	fp, r3, r0, lsr r5
   25da4:	ldrmi	r4, [r4], -sp, lsl #12
   25da8:	movwls	r4, #1537	; 0x601
   25dac:	andcs	r4, r2, sl, lsr #12
   25db0:			; <UNDEFINED> instruction: 0xf7fa4623
   25db4:	mullt	r3, r1, r9
   25db8:	svclt	0x0000bd30
   25dbc:	addlt	fp, r3, r0, lsr r5
   25dc0:	ldrmi	r4, [r4], -sp, lsl #12
   25dc4:	movwls	r4, #1537	; 0x601
   25dc8:	andcs	r4, r3, sl, lsr #12
   25dcc:			; <UNDEFINED> instruction: 0xf7fa4623
   25dd0:	andlt	pc, r3, r3, lsl #19
   25dd4:	svclt	0x0000bd30
   25dd8:	mvnsmi	lr, sp, lsr #18
   25ddc:	ldcmi	6, cr4, [r0], {21}
   25de0:	cfmsub32mi	mvax0, mvfx4, mvfx0, mvfx2
   25de4:	ldmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
   25de8:	strtmi	r7, [r0], -r6, lsl #16
   25dec:	ldrmi	r5, [lr], -r4, lsr #19
   25df0:	stmdbmi	sp, {r0, r1, r3, r9, sl, lr}
   25df4:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   25df8:			; <UNDEFINED> instruction: 0xf95cf01f
   25dfc:	ldrtmi	r4, [sl], -r3, asr #12
   25e00:			; <UNDEFINED> instruction: 0x46284631
   25e04:			; <UNDEFINED> instruction: 0xf98ef01a
   25e08:	andcs	r6, sl, r1, lsr #16
   25e0c:	b	1663dc4 <_ZdlPv@@Base+0x16205d4>
   25e10:			; <UNDEFINED> instruction: 0xf7ec6820
   25e14:	pop	{r1, r3, r6, r7, r9, fp, sp, lr, pc}
   25e18:	strdcs	r4, [r1], -r0
   25e1c:	stcllt	7, cr15, [r4], #-956	; 0xfffffc44
   25e20:	strdeq	r7, [r4], -ip
   25e24:	andeq	r0, r0, r0, lsr r2
   25e28:	andeq	r2, r2, r2, ror r7
   25e2c:	mvnsmi	lr, sp, lsr #18
   25e30:	stcmi	6, cr4, [pc], {21}
   25e34:	cfmadd32mi	mvax0, mvfx4, mvfx15, mvfx2
   25e38:	ldmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
   25e3c:	strtmi	r7, [r0], -r6, lsl #16
   25e40:	ldrmi	r5, [lr], -r4, lsr #19
   25e44:	stmdbmi	ip, {r0, r1, r3, r9, sl, lr}
   25e48:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   25e4c:			; <UNDEFINED> instruction: 0xf932f01f
   25e50:	ldrtmi	r4, [sl], -r3, asr #12
   25e54:			; <UNDEFINED> instruction: 0x46284631
   25e58:			; <UNDEFINED> instruction: 0xf964f01a
   25e5c:	andcs	r6, sl, r1, lsr #16
   25e60:	b	be3e18 <_ZdlPv@@Base+0xba0628>
   25e64:	pop	{r5, fp, sp, lr}
   25e68:			; <UNDEFINED> instruction: 0xf7ec41f0
   25e6c:	svclt	0x0000ba9b
   25e70:	andeq	r7, r4, r8, lsr #29
   25e74:	andeq	r0, r0, r0, lsr r2
   25e78:	andeq	r2, r2, r6, lsr r7
   25e7c:	tstlt	fp, r3, lsl #28
   25e80:			; <UNDEFINED> instruction: 0x47704618
   25e84:	bllt	ff861ef4 <_ZdlPv@@Base+0xff81e704>
   25e88:	ldrbmi	r7, [r0, -r1, asr #8]!
   25e8c:	svclt	0x00182900
   25e90:	addvs	r2, r1, r0, lsl #22
   25e94:	mcrrvc	0, 0, sp, r3, cr7
   25e98:	strbvc	fp, [fp], #-259	; 0xfffffefd
   25e9c:	teqlt	r3, r3, asr #28
   25ea0:	movwcs	r7, #5707	; 0x164b
   25ea4:	movwcs	r7, #1803	; 0x70b
   25ea8:	strvc	r7, [r3], #-1730	; 0xfffff93e
   25eac:	mcrvc	7, 0, r4, cr3, cr0, {3}
   25eb0:	rscsle	r2, r6, r0, lsl #22
   25eb4:	svclt	0x0000e7f4
   25eb8:	strvc	r2, [r1], #-768	; 0xfffffd00
   25ebc:	addvs	r7, r3, r2, asr #13
   25ec0:	svclt	0x00004770
   25ec4:	ldrbmi	r7, [r0, -r1, lsl #12]!
   25ec8:	ldrbmi	r7, [r0, -r1, asr #12]!
   25ecc:	stmiavs	r0, {r0, r1, r9, sl, lr}^
   25ed0:			; <UNDEFINED> instruction: 0x477060d9
   25ed4:	stmiavs	r0, {r0, r1, r9, sl, lr}^
   25ed8:	sbcsvs	r6, r9, sl, lsl r2
   25edc:	svclt	0x00004770
   25ee0:	mcrne	5, 0, fp, cr12, cr8, {1}
   25ee4:	blle	77700 <_ZdlPv@@Base+0x33f10>
   25ee8:	ldclt	0, cr6, [r8, #-432]!	; 0xfffffe50
   25eec:	vmla.i8	d20, d2, d3
   25ef0:	ldrbtmi	r2, [r9], #-103	; 0xffffff99
   25ef4:	blx	fe361f60 <_ZdlPv@@Base+0xfe31e770>
   25ef8:	ldclt	0, cr6, [r8, #-432]!	; 0xfffffe50
   25efc:	andeq	r1, r2, r6, ror #23
   25f00:			; <UNDEFINED> instruction: 0x4604b510
   25f04:	stmdacs	r0, {r6, fp, sp, lr}
   25f08:	vldrlt	d13, [r0, #-0]
   25f0c:	vmla.i8	d20, d2, d3
   25f10:	ldrbtmi	r2, [r9], #-109	; 0xffffff93
   25f14:	blx	1f61f80 <_ZdlPv@@Base+0x1f1e790>
   25f18:	ldclt	8, cr6, [r0, #-384]	; 0xfffffe80
   25f1c:	andeq	r1, r2, r6, asr #23
   25f20:			; <UNDEFINED> instruction: 0x4606b570
   25f24:			; <UNDEFINED> instruction: 0x460c481c
   25f28:	bllt	1eb7110 <_ZdlPv@@Base+0x1e73920>
   25f2c:	strcc	lr, [r9, #-2518]	; 0xfffff62a
   25f30:	andle	r4, sp, fp, lsr #5
   25f34:			; <UNDEFINED> instruction: 0xf8533308
   25f38:			; <UNDEFINED> instruction: 0xf1032c08
   25f3c:	adcmi	r0, r2, #8, 2
   25f40:			; <UNDEFINED> instruction: 0xf853dc03
   25f44:	adcmi	r2, r2, #4, 24	; 0x400
   25f48:	addsmi	sp, sp, #73728	; 0x12000
   25f4c:	mvnsle	r4, fp, lsl #12
   25f50:	movwpl	lr, #51670	; 0xc9d6
   25f54:	mulle	r9, sp, r2
   25f58:	bleq	1640b4 <_ZdlPv@@Base+0x1208c4>
   25f5c:	strtmi	r2, [r1], -r1, lsl #4
   25f60:			; <UNDEFINED> instruction: 0xffdef7ff
   25f64:	blvs	1d1456c <_ZdlPv@@Base+0x1cd0d7c>
   25f68:	mvnsle	r4, fp, lsr #5
   25f6c:	ldcllt	0, cr2, [r0, #-0]
   25f70:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   25f74:	teqlt	fp, fp, lsl sl
   25f78:	strtmi	r4, [r2], -r9, lsl #22
   25f7c:	stmiapl	r3, {r0, r3, r8, fp, lr}^
   25f80:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   25f84:			; <UNDEFINED> instruction: 0xf896f01f
   25f88:	ldcllt	0, cr2, [r0, #-4]!
   25f8c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   25f90:			; <UNDEFINED> instruction: 0xf7fa4608
   25f94:	svclt	0x0000bbad
   25f98:			; <UNDEFINED> instruction: 0x00047db8
   25f9c:	andeq	sp, r4, sl, lsr sp
   25fa0:	andeq	r0, r0, r0, lsr r2
   25fa4:	andeq	r2, r2, r0, lsl r6
   25fa8:	blmi	cf8878 <_ZdlPv@@Base+0xcb5088>
   25fac:	svcmi	0x00f0e92d
   25fb0:	addlt	r4, r9, sl, ror r4
   25fb4:	vstrge.16	s8, [r5, #-98]	; 0xffffff9e	; <UNPREDICTABLE>
   25fb8:			; <UNDEFINED> instruction: 0xf8df58d3
   25fbc:	ldrbtmi	r8, [r9], #-196	; 0xffffff3c
   25fc0:	ldrdge	pc, [r0], #143	; 0x8f
   25fc4:	tstvc	r0, r1, lsl #10	; <UNPREDICTABLE>
   25fc8:	ldrsbtls	pc, [ip], pc	; <UNPREDICTABLE>
   25fcc:	strtmi	r4, [r8], -r4, lsl #12
   25fd0:	movwls	r6, #30747	; 0x781b
   25fd4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25fd8:			; <UNDEFINED> instruction: 0xf7ed44f9
   25fdc:	ldrbtmi	pc, [r8], #4095	; 0xfff	; <UNPREDICTABLE>
   25fe0:	svcge	0x00032300
   25fe4:	mcrge	4, 0, r4, cr4, cr10, {7}
   25fe8:	and	r9, ip, r4, lsl #6
   25fec:			; <UNDEFINED> instruction: 0xf8dd7e21
   25ff0:	ldmdblt	r9, {r2, r3, ip, sp, pc}
   25ff4:			; <UNDEFINED> instruction: 0xf01a4620
   25ff8:	strmi	pc, [r1], -r7, lsr #22
   25ffc:	andcs	r4, r0, #88, 12	; 0x5800000
   26000:			; <UNDEFINED> instruction: 0xff8ef7ff
   26004:	ldrtmi	fp, [sl], -r8, asr #19
   26008:			; <UNDEFINED> instruction: 0x46284631
   2600c:			; <UNDEFINED> instruction: 0xffeaf7ed
   26010:	blls	152518 <_ZdlPv@@Base+0x10ed28>
   26014:	mvnle	r2, r0, lsl #22
   26018:	vmax.s8	q10, q1, <illegal reg q0.5>
   2601c:			; <UNDEFINED> instruction: 0xf0192039
   26020:			; <UNDEFINED> instruction: 0xe7e3f9f7
   26024:	blmi	538890 <_ZdlPv@@Base+0x4f50a0>
   26028:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2602c:	blls	20009c <_ZdlPv@@Base+0x1bc8ac>
   26030:	tstle	ip, sl, asr r0
   26034:	pop	{r0, r3, ip, sp, pc}
   26038:	bls	10a000 <_ZdlPv@@Base+0xc6810>
   2603c:	ldrdcc	pc, [r0], -sl	; <UNPREDICTABLE>
   26040:			; <UNDEFINED> instruction: 0xc014f8d2
   26044:	stmdbvs	r3!, {r0, r1, r5, r8, fp, ip, sp, pc}^
   26048:	movweq	lr, #51779	; 0xca43
   2604c:	ldrb	r6, [sl, r3, ror #2]
   26050:	ldmdbmi	r0, {r0, r1, r2, r3, fp, lr}
   26054:			; <UNDEFINED> instruction: 0xf8596bd3
   26058:	ldrbtmi	r0, [r9], #-0
   2605c:	andgt	pc, r0, sp, asr #17
   26060:			; <UNDEFINED> instruction: 0xf01f6800
   26064:	blls	124108 <_ZdlPv@@Base+0xe0918>
   26068:			; <UNDEFINED> instruction: 0xc014f8d3
   2606c:			; <UNDEFINED> instruction: 0xf7ece7eb
   26070:	svclt	0x0000e8b4
   26074:	andeq	r7, r4, r0, lsr sp
   26078:	andeq	r0, r0, ip, ror r1
   2607c:	andeq	sp, r4, lr, ror #25
   26080:	strdeq	r1, [r2], -sl
   26084:	andeq	sp, r4, r8, asr #25
   26088:	andeq	r7, r4, r8, lsl #26
   2608c:			; <UNDEFINED> instruction: 0x00047cb8
   26090:	andeq	r0, r0, r0, lsr r2
   26094:	andeq	r2, r2, lr, asr #10
   26098:	blmi	7b8914 <_ZdlPv@@Base+0x775124>
   2609c:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
   260a0:	ldmdbmi	sp, {r0, r1, r2, r7, ip, sp, pc}
   260a4:	ldmpl	r3, {r0, r1, sl, fp, sp, pc}^
   260a8:	ldrbtmi	r4, [r9], #-3868	; 0xfffff0e4
   260ac:	tstvc	r8, r1, lsl #10	; <UNPREDICTABLE>
   260b0:	ldmdavs	fp, {r5, r9, sl, lr}
   260b4:			; <UNDEFINED> instruction: 0xf04f9305
   260b8:	ldrbtmi	r0, [pc], #-768	; 260c0 <__printf_chk@plt+0x13c90>
   260bc:			; <UNDEFINED> instruction: 0xff8ef7ed
   260c0:	movwcs	sl, #3585	; 0xe01
   260c4:	movwls	sl, #11522	; 0x2d02
   260c8:	stmdals	r1, {r1, sp, lr, pc}
   260cc:			; <UNDEFINED> instruction: 0xff6cf7ff
   260d0:			; <UNDEFINED> instruction: 0x46294632
   260d4:			; <UNDEFINED> instruction: 0xf7ed4620
   260d8:	smlalbblt	pc, r0, r5, pc	; <UNPREDICTABLE>
   260dc:	blcs	4ccec <_ZdlPv@@Base+0x94fc>
   260e0:			; <UNDEFINED> instruction: 0x4639d1f3
   260e4:	eorcs	pc, ip, r2, asr #4
   260e8:			; <UNDEFINED> instruction: 0xf992f019
   260ec:	blmi	3600a8 <_ZdlPv@@Base+0x31c8b8>
   260f0:	ldrbtmi	r4, [fp], #-2572	; 0xfffff5f4
   260f4:			; <UNDEFINED> instruction: 0xf8c3447a
   260f8:	blmi	1a6b00 <_ZdlPv@@Base+0x163310>
   260fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26100:	subsmi	r9, sl, r5, lsl #22
   26104:	andlt	sp, r7, r1, lsl #2
   26108:			; <UNDEFINED> instruction: 0xf7ecbdf0
   2610c:	svclt	0x0000e866
   26110:	andeq	r7, r4, r2, asr #24
   26114:	andeq	r0, r0, ip, ror r1
   26118:	andeq	sp, r4, r2, lsl #24
   2611c:	andeq	r1, r2, lr, lsl sl
   26120:			; <UNDEFINED> instruction: 0x0004dbba
   26124:	andeq	r7, r4, ip, ror #23
   26128:	ldrlt	r4, [r8, #-2581]!	; 0xfffff5eb
   2612c:	bicvs	r4, r1, #2046820352	; 0x7a000000
   26130:	orrvc	pc, r0, #79	; 0x4f
   26134:	addne	pc, r4, #13762560	; 0xd20000
   26138:	ldrbcc	pc, [pc, #79]!	; 2618f <__printf_chk@plt+0x13d5f>	; <UNPREDICTABLE>
   2613c:	movwcs	r6, #387	; 0x183
   26140:	strmi	r6, [r4], -r5, asr #32
   26144:	mcrrne	0, 0, r6, sp, cr1
   26148:	strvc	r6, [r3, -r3, asr #2]
   2614c:	movwcc	lr, #35264	; 0x89c0
   26150:	movwcc	lr, #43456	; 0xa9c0
   26154:	movwcc	lr, #51648	; 0xc9c0
   26158:	stmib	r0, {r0, r1, r7, r8, r9, sp, lr}^
   2615c:	andhi	r3, r3, #134217728	; 0x8000000
   26160:	addpl	pc, r4, #12713984	; 0xc20000
   26164:			; <UNDEFINED> instruction: 0xff20f7ff
   26168:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   2616c:	tstlt	r8, r0, lsr #22
   26170:	blx	fe21ee <_ZdlPv@@Base+0xf9e9fe>
   26174:	tstlt	r8, r0, ror #20
   26178:	blx	ee21f6 <_ZdlPv@@Base+0xe9ea06>
   2617c:	ldmda	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26180:	andeq	sp, r4, r0, lsl #23
   26184:			; <UNDEFINED> instruction: 0x4601b538
   26188:			; <UNDEFINED> instruction: 0x46054b10
   2618c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   26190:	andsvc	pc, r8, r3, lsl #10
   26194:	stc2l	7, cr15, [r8, #948]!	; 0x3b4
   26198:	tstlt	r8, r4, lsl #12
   2619c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   261a0:			; <UNDEFINED> instruction: 0xf01d2040
   261a4:	strtmi	pc, [r9], -r1, lsl #22
   261a8:			; <UNDEFINED> instruction: 0xf7ff4604
   261ac:	stmdami	r8, {r0, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   261b0:	strtmi	r4, [r2], -r9, lsr #12
   261b4:			; <UNDEFINED> instruction: 0xf5004478
   261b8:			; <UNDEFINED> instruction: 0xf7ed7018
   261bc:			; <UNDEFINED> instruction: 0x4620fdd5
   261c0:			; <UNDEFINED> instruction: 0x4620bd38
   261c4:	blx	562242 <_ZdlPv@@Base+0x51ea52>
   261c8:	stmda	ip, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   261cc:	andeq	sp, r4, lr, lsl fp
   261d0:	strdeq	sp, [r4], -r8
   261d4:	blmi	87825c <_ZdlPv@@Base+0x834a6c>
   261d8:	ldrlt	r4, [r0, #-1144]!	; 0xfffffb88
   261dc:	stmiapl	r3, {r0, r3, r7, ip, sp, pc}^
   261e0:	ldmdavs	fp, {r0, r1, r2, r3, r4, r8, sl, fp, lr}
   261e4:			; <UNDEFINED> instruction: 0xf04f9307
   261e8:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
   261ec:	strmi	fp, [r8], -r2, lsr #19
   261f0:			; <UNDEFINED> instruction: 0xf01d4614
   261f4:	strmi	pc, [r5], -pc, ror #19
   261f8:	cmpcs	pc, r8, lsl r1	; <UNPREDICTABLE>
   261fc:	stmdb	ip, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26200:	bmi	6528a8 <_ZdlPv@@Base+0x60f0b8>
   26204:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   26208:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2620c:	subsmi	r9, sl, r7, lsl #22
   26210:	strtmi	sp, [r0], -r0, lsr #2
   26214:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   26218:	strtmi	sl, [r0], -r2, lsl #24
   2621c:			; <UNDEFINED> instruction: 0xff1ef019
   26220:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
   26224:			; <UNDEFINED> instruction: 0x061b681b
   26228:	strcs	sp, [r0], #-1034	; 0xfffffbf6
   2622c:	stmdbge	r2, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   26230:			; <UNDEFINED> instruction: 0x46282210
   26234:	svc	0x0026f7eb
   26238:	blx	16e4228 <_ZdlPv@@Base+0x16a0a38>
   2623c:	strb	r4, [r0, r4, lsl #12]!
   26240:	strtmi	r4, [r2], -sl, lsl #22
   26244:	andcs	r4, r0, sl, lsl #18
   26248:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   2624c:			; <UNDEFINED> instruction: 0xf7f99300
   26250:	strb	pc, [sl, r3, asr #30]!	; <UNPREDICTABLE>
   26254:	svc	0x00c0f7eb
   26258:	andeq	r7, r4, r8, lsl #22
   2625c:	andeq	r0, r0, ip, ror r1
   26260:	strdeq	r7, [r4], -r6
   26264:	ldrdeq	r7, [r4], -sl
   26268:	andeq	r7, r4, sl, ror #27
   2626c:	andeq	r0, r0, r8, asr #4
   26270:	andeq	r2, r2, lr, ror r3
   26274:	ldrbmi	r2, [r0, -r0]!
   26278:	ldmcs	pc!, {r0, r1, r4, r5, r9, fp, lr}^	; <UNPREDICTABLE>
   2627c:	ldrbtmi	r4, [sl], #-2867	; 0xfffff4cd
   26280:	addlt	fp, r4, r0, ror r5
   26284:			; <UNDEFINED> instruction: 0x460458d3
   26288:	movwls	r6, #14363	; 0x381b
   2628c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26290:	blmi	c1c2e0 <_ZdlPv@@Base+0xbd8af0>
   26294:	ldrbtmi	r0, [fp], #-134	; 0xffffff7a
   26298:			; <UNDEFINED> instruction: 0xf8d2199a
   2629c:	sfmcs	f5, 4, [r0, #-544]	; 0xfffffde0
   262a0:	bmi	b5a370 <_ZdlPv@@Base+0xb16b80>
   262a4:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
   262a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   262ac:	subsmi	r9, sl, r3, lsl #22
   262b0:	strtmi	sp, [r8], -r2, asr #2
   262b4:	ldcllt	0, cr11, [r0, #-16]!
   262b8:	blx	4e2334 <_ZdlPv@@Base+0x49eb44>
   262bc:	andcs	r4, r0, #608	; 0x260
   262c0:			; <UNDEFINED> instruction: 0x4601447e
   262c4:			; <UNDEFINED> instruction: 0xf01ea802
   262c8:	stmdbls	r2, {r0, r1, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
   262cc:	sbcsvs	pc, r2, r6, lsl #10
   262d0:			; <UNDEFINED> instruction: 0xf7ed2200
   262d4:	strmi	pc, [r5], -r9, asr #26
   262d8:	mvnle	r2, r0, lsl #16
   262dc:	pkhtbne	pc, r8, r6, asr #17	; <UNPREDICTABLE>
   262e0:	tstls	r1, r0, asr #32
   262e4:	blx	1862360 <_ZdlPv@@Base+0x181eb70>
   262e8:	strmi	r9, [r5], -r1, lsl #18
   262ec:			; <UNDEFINED> instruction: 0xff1cf7ff
   262f0:	blle	6b12f8 <_ZdlPv@@Base+0x66db08>
   262f4:			; <UNDEFINED> instruction: 0x462a4819
   262f8:	ldrbtmi	r9, [r8], #-2306	; 0xfffff6fe
   262fc:			; <UNDEFINED> instruction: 0xf500606c
   26300:			; <UNDEFINED> instruction: 0xf7ed60d2
   26304:			; <UNDEFINED> instruction: 0xe7ccfd31
   26308:	pkhtbne	pc, r8, r3, asr #17	; <UNPREDICTABLE>
   2630c:	tstls	r1, r0, asr #32
   26310:	blx	12e238c <_ZdlPv@@Base+0x129eb9c>
   26314:	strmi	r9, [r5], -r1, lsl #18
   26318:			; <UNDEFINED> instruction: 0xff06f7ff
   2631c:	rsbvs	r4, ip, r0, lsl fp
   26320:	ldrmi	r4, [lr], #-1147	; 0xfffffb85
   26324:	addpl	pc, r8, #12976128	; 0xc60000
   26328:	stmdbmi	lr, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2632c:	rsbcs	pc, r7, r2, asr #4
   26330:			; <UNDEFINED> instruction: 0xf0194479
   26334:	ldrb	pc, [sp, sp, ror #16]	; <UNPREDICTABLE>
   26338:	svc	0x004ef7eb
   2633c:			; <UNDEFINED> instruction: 0xf01d4628
   26340:			; <UNDEFINED> instruction: 0xf7ebfa57
   26344:	ubfx	lr, r0, #30, #26
   26348:	andeq	r7, r4, r2, ror #20
   2634c:	andeq	r0, r0, ip, ror r1
   26350:	andeq	sp, r4, r6, lsl sl
   26354:	andeq	r7, r4, sl, lsr sl
   26358:	andeq	sp, r4, ip, ror #19
   2635c:			; <UNDEFINED> instruction: 0x0004d9b2
   26360:	andeq	sp, r4, ip, lsl #19
   26364:	andeq	r1, r2, r8, lsr #15
   26368:	addlt	fp, fp, r0, lsr r5
   2636c:	ldcmi	13, cr4, [r8], #-220	; 0xffffff24
   26370:	stmdbvs	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
   26374:	blcs	bc82c <_ZdlPv@@Base+0x7903c>
   26378:	stmdavs	r4!, {r1, r2, r4, r5, r8, sl, fp, lr}
   2637c:			; <UNDEFINED> instruction: 0xf04f9409
   26380:	ldrbtmi	r0, [sp], #-1024	; 0xfffffc00
   26384:	blcs	55a3fc <_ZdlPv@@Base+0x516c0c>
   26388:	blcs	41a468 <_ZdlPv@@Base+0x3d6c78>
   2638c:	blcs	1da474 <_ZdlPv@@Base+0x196c84>
   26390:	stmdbcs	r0, {r0, r1, r2, r5, ip, lr, pc}
   26394:			; <UNDEFINED> instruction: 0xf023d038
   26398:	blcs	366fe0 <_ZdlPv@@Base+0x3237f0>
   2639c:	blmi	bda87c <_ZdlPv@@Base+0xb9708c>
   263a0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   263a4:	andpl	pc, r0, r0, lsl r4	; <UNPREDICTABLE>
   263a8:	blmi	b5a3f4 <_ZdlPv@@Base+0xb16c04>
   263ac:	stmdbmi	ip!, {sp}
   263b0:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   263b4:	movwls	r4, #1562	; 0x61a
   263b8:	mcr2	7, 4, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
   263bc:	and	r2, r6, r0
   263c0:	blmi	a44bd0 <_ZdlPv@@Base+0xa013e0>
   263c4:	bl	f75b8 <_ZdlPv@@Base+0xb3dc8>
   263c8:			; <UNDEFINED> instruction: 0xf8d30382
   263cc:	bmi	9a7e94 <_ZdlPv@@Base+0x9646a4>
   263d0:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   263d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   263d8:	subsmi	r9, sl, r9, lsl #22
   263dc:	andlt	sp, fp, r4, lsr r1
   263e0:	blmi	8d58a8 <_ZdlPv@@Base+0x8920b8>
   263e4:	ldmdbvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
   263e8:	stmdami	r1!, {r2, r3, r4, r8, r9, ip, sp, pc}
   263ec:	bl	375d4 <__printf_chk@plt+0x251a4>
   263f0:			; <UNDEFINED> instruction: 0xf8d00084
   263f4:			; <UNDEFINED> instruction: 0xe7ea06b0
   263f8:			; <UNDEFINED> instruction: 0xf7ff6800
   263fc:	strb	pc, [r6, r3, asr #29]!	; <UNPREDICTABLE>
   26400:			; <UNDEFINED> instruction: 0xf7ff68c0
   26404:			; <UNDEFINED> instruction: 0xe7e2ff39
   26408:	strb	r4, [r0, r8, lsl #12]!
   2640c:	stc2	7, cr15, [r4], {250}	; 0xfa
   26410:	andls	sl, r3, #4, 20	; 0x4000
   26414:	ldrmi	r4, [r0], -r1, lsl #12
   26418:	mcr2	0, 1, pc, cr0, cr9, {0}	; <UNPREDICTABLE>
   2641c:	ldmdbmi	r5, {r0, r1, r2, r3, r8, r9, fp, lr}
   26420:	bls	ee430 <_ZdlPv@@Base+0xaac40>
   26424:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   26428:			; <UNDEFINED> instruction: 0xf7f99300
   2642c:	andcs	pc, r0, r5, asr lr	; <UNPREDICTABLE>
   26430:	blmi	2e036c <_ZdlPv@@Base+0x29cb7c>
   26434:	ldmdbmi	r0, {r1, sp}
   26438:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   2643c:	movwls	r4, #1562	; 0x61a
   26440:	mcr2	7, 2, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
   26444:	strb	r4, [r2, r0, lsr #12]
   26448:	cdp	7, 12, cr15, cr6, cr11, {7}
   2644c:	andeq	r7, r4, r0, ror r9
   26450:	andeq	r0, r0, ip, ror r1
   26454:	andeq	r7, r4, lr, asr r9
   26458:	andeq	r7, r4, ip, ror #24
   2645c:	andeq	r0, r0, r8, asr #4
   26460:	andeq	r2, r2, sl, ror r2
   26464:	andeq	sp, r4, r8, ror #17
   26468:	andeq	r7, r4, lr, lsl #18
   2646c:	andeq	r7, r4, r8, lsr #24
   26470:	andeq	sp, r4, r0, asr #17
   26474:	andeq	r2, r2, sl, lsr #4
   26478:	andeq	r2, r2, r6, asr #3
   2647c:	blmi	6f8cec <_ZdlPv@@Base+0x6b54fc>
   26480:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   26484:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   26488:	ldmdavs	fp, {r1, r6, fp, ip, sp, lr}
   2648c:			; <UNDEFINED> instruction: 0xf04f9301
   26490:	stmdavc	r3, {r8, r9}
   26494:	bmi	5d4aa4 <_ZdlPv@@Base+0x5912b4>
   26498:	bl	b7688 <_ZdlPv@@Base+0x73e98>
   2649c:			; <UNDEFINED> instruction: 0xf8d30383
   264a0:	bmi	527f68 <_ZdlPv@@Base+0x4e4778>
   264a4:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   264a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   264ac:	subsmi	r9, sl, r1, lsl #22
   264b0:	andlt	sp, r3, r7, lsl r1
   264b4:	blx	164632 <_ZdlPv@@Base+0x120e42>
   264b8:	tstle	r1, ip, asr fp
   264bc:	smlalbblt	r7, r2, r2, r8
   264c0:	andcs	r4, r0, #1048576	; 0x100000
   264c4:			; <UNDEFINED> instruction: 0xf01e4668
   264c8:	stmdals	r0, {r0, r1, r2, r3, r4, r6, fp, ip, sp, lr, pc}
   264cc:	mrc2	7, 2, pc, cr10, cr15, {7}
   264d0:	mcrrne	7, 14, lr, r1, cr7
   264d4:			; <UNDEFINED> instruction: 0xf01e4668
   264d8:	stmdals	r0, {r0, r1, r2, r4, r6, fp, ip, sp, lr, pc}
   264dc:	mrc2	7, 2, pc, cr2, cr15, {7}
   264e0:			; <UNDEFINED> instruction: 0xf7ebe7df
   264e4:	svclt	0x0000ee7a
   264e8:	andeq	r7, r4, r0, ror #16
   264ec:	andeq	r0, r0, ip, ror r1
   264f0:	andeq	sp, r4, r4, lsl r8
   264f4:	andeq	r7, r4, sl, lsr r8
   264f8:			; <UNDEFINED> instruction: 0xf7ffb508
   264fc:	stclt	14, cr15, [r8, #-756]	; 0xfffffd0c
   26500:	blvs	ff039118 <_ZdlPv@@Base+0xfeff5928>
   26504:			; <UNDEFINED> instruction: 0xf8d3447b
   26508:	addmi	r3, r3, #136, 12	; 0x8800000
   2650c:	andcs	fp, r0, r8, lsl #30
   26510:	svclt	0x00004770
   26514:	andeq	sp, r4, r8, lsr #15
   26518:	mvnsmi	lr, sp, lsr #18
   2651c:	ldmibmi	r2, {r0, r2, r3, r9, sl, lr}
   26520:	bmi	fe4d2748 <_ZdlPv@@Base+0xfe48ef58>
   26524:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   26528:	svcmi	0x00916943
   2652c:	blcc	bc75c <_ZdlPv@@Base+0x78f6c>
   26530:	ldmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   26534:			; <UNDEFINED> instruction: 0xf04f9207
   26538:	andcs	r0, r0, #0, 4
   2653c:	blcs	6cad58 <_ZdlPv@@Base+0x687568>
   26540:	ldm	pc, {r2, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   26544:	eorseq	pc, pc, r3, lsl r0	; <UNPREDICTABLE>
   26548:	andseq	r0, fp, r4, asr r0
   2654c:	rsbseq	r0, r6, fp, lsl r0
   26550:	andseq	r0, fp, r8, rrx
   26554:	andseq	r0, fp, pc, rrx
   26558:	eoreq	r0, r9, r7, lsr r0
   2655c:	eorseq	r0, r9, fp, lsl r0
   26560:	ldrheq	r0, [fp], -sp
   26564:	eorseq	r0, r7, fp, lsl r0
   26568:	ldrdeq	r0, [lr], #0	; <UNPREDICTABLE>
   2656c:	rscseq	r0, r3, fp, lsl r0
   26570:	eorseq	r0, r9, r3, lsr #1
   26574:	andseq	r0, fp, fp, lsl r0
   26578:	strheq	r0, [r8], r8
   2657c:	ldmdbmi	sp!, {r8, r9, sp}^
   26580:	ldrbtmi	r4, [r9], #-2682	; 0xfffff586
   26584:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   26588:	subsmi	r9, r1, r7, lsl #20
   2658c:	rschi	pc, r3, r0, asr #32
   26590:	andlt	r4, r8, r8, lsl r6
   26594:	ldrhhi	lr, [r0, #141]!	; 0x8d
   26598:	ldmpl	fp!, {r0, r1, r2, r4, r5, r6, r8, r9, fp, lr}^
   2659c:			; <UNDEFINED> instruction: 0xf7f26818
   265a0:	blmi	1de4eec <_ZdlPv@@Base+0x1da16fc>
   265a4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   265a8:	stmdavs	r0!, {r0, r9, sl, lr}
   265ac:			; <UNDEFINED> instruction: 0xf101fb03
   265b0:	mrc2	0, 0, pc, cr6, cr8, {0}
   265b4:	strb	r2, [r2, r1, lsl #6]!
   265b8:	movwcs	r6, #2118	; 0x846
   265bc:	bllt	bbe6d0 <_ZdlPv@@Base+0xb7aee0>
   265c0:	ldrb	r2, [ip, r1, lsl #6]
   265c4:	andcs	r4, r0, ip, ror #22
   265c8:	bmi	1b84e54 <_ZdlPv@@Base+0x1b41664>
   265cc:	blge	17c9c4 <_ZdlPv@@Base+0x1391d4>
   265d0:	bl	b77c0 <_ZdlPv@@Base+0x73fd0>
   265d4:			; <UNDEFINED> instruction: 0xf8d20281
   265d8:	stmdavs	r2!, {r4, r5, r7, r9, sl, ip}
   265dc:	stmdage	r6, {r0, ip, pc}
   265e0:	stmdavs	r8!, {ip, pc}
   265e4:	stc2	0, cr15, [ip, #-84]!	; 0xffffffac
   265e8:	eorvs	r2, r8, r1, lsl #6
   265ec:	andscs	lr, ip, r7, asr #15
   265f0:			; <UNDEFINED> instruction: 0xf8daf01d
   265f4:	movwcs	r4, #2659	; 0xa63
   265f8:	movwcc	lr, #6592	; 0x19c0
   265fc:	movwcc	lr, #14784	; 0x39c0
   26600:	stmib	r0, {r1, r2, r9, sl, lr}^
   26604:	ldmpl	fp!, {r0, r2, r8, r9, ip, sp}
   26608:	andvs	r3, r3, r8, lsl #6
   2660c:	movwcs	r6, #6186	; 0x182a
   26610:	eorvs	r6, lr, r2, ror r0
   26614:	stmdavs	r8!, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   26618:	ldclvs	8, cr6, [fp, #-12]
   2661c:	movwcs	r4, #6040	; 0x1798
   26620:	str	r6, [ip, r8, lsr #32]!
   26624:	stmdbge	r5, {r3, r5, fp, sp, lr}
   26628:	mrc2	0, 5, pc, cr8, cr2, {0}
   2662c:	eorvs	r2, r8, r1, lsl #6
   26630:	blmi	15a04cc <_ZdlPv@@Base+0x155ccdc>
   26634:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   26638:	adcsle	r2, fp, r0, lsl #22
   2663c:	strcs	r4, [r0], #-2382	; 0xfffff6b2
   26640:	ldmdapl	r8!, {r1, r4, r6, r9, fp, lr}^
   26644:	bl	b7834 <_ZdlPv@@Base+0x74044>
   26648:	blge	16705c <_ZdlPv@@Base+0x12386c>
   2664c:	ssatne	pc, #17, r2, asr #17	; <UNPREDICTABLE>
   26650:	strls	r6, [r1], #-2050	; 0xfffff7fe
   26654:	bmi	13e0568 <_ZdlPv@@Base+0x139cd78>
   26658:	ldmpl	sl!, {r0, r1, r2, r6, r8, r9, fp, lr}
   2665c:	ldmdavs	r1, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   26660:	tstls	r3, r8, lsl r8
   26664:			; <UNDEFINED> instruction: 0xf9d2f7f2
   26668:	eorcs	r9, r8, r2
   2666c:			; <UNDEFINED> instruction: 0xf89cf01d
   26670:	ldrdcs	lr, [r2, -sp]
   26674:	strmi	r2, [r6], -r0, lsl #6
   26678:	blx	ff8626cc <_ZdlPv@@Base+0xff81eedc>
   2667c:			; <UNDEFINED> instruction: 0xf00c4630
   26680:	ldmdavs	r3!, {r0, r1, r3, r4, fp, ip, sp, lr, pc}
   26684:	svcvs	0x005b4630
   26688:			; <UNDEFINED> instruction: 0xe7bf4798
   2668c:	ldmpl	ip!, {r1, r3, r4, r5, r8, r9, fp, lr}^
   26690:			; <UNDEFINED> instruction: 0xf0156820
   26694:	strmi	pc, [r1], -sp, lsl #24
   26698:	tstls	r3, r0, lsr #16
   2669c:			; <UNDEFINED> instruction: 0xf9b6f7f2
   266a0:	eorcs	r9, r8, r2
   266a4:			; <UNDEFINED> instruction: 0xf880f01d
   266a8:	ldrdcs	lr, [r2, -sp]
   266ac:	strmi	r2, [r6], -r0, lsl #6
   266b0:	blx	ff762706 <_ZdlPv@@Base+0xff71ef16>
   266b4:	andscs	lr, ip, sl, lsr #15
   266b8:			; <UNDEFINED> instruction: 0xf876f01d
   266bc:			; <UNDEFINED> instruction: 0xe79a4a35
   266c0:	stmdavs	ip!, {r6, r7, fp, sp, lr}
   266c4:	ldc2l	7, cr15, [r8, #1020]	; 0x3fc
   266c8:	strmi	r4, [r1], -fp, lsr #22
   266cc:	andcs	r4, r0, #32, 12	; 0x2000000
   266d0:	blge	17cac8 <_ZdlPv@@Base+0x1392d8>
   266d4:	bge	1caee0 <_ZdlPv@@Base+0x1876f0>
   266d8:	stmdavs	r2!, {r9, ip, pc}
   266dc:	ldc2	0, cr15, [r0], #84	; 0x54
   266e0:	eorvs	r2, r8, r1, lsl #6
   266e4:	blmi	960418 <_ZdlPv@@Base+0x91cc28>
   266e8:	stmdavs	r0!, {r2, r3, r4, r5, r6, r7, fp, ip, lr}
   266ec:	blx	ff86274a <_ZdlPv@@Base+0xff81ef5a>
   266f0:	stmdavs	r0!, {r7, r9, sl, lr}
   266f4:			; <UNDEFINED> instruction: 0xf98af7f2
   266f8:	eorcs	r4, r8, r4, lsl #12
   266fc:			; <UNDEFINED> instruction: 0xf854f01d
   26700:	movwcs	r4, #2597	; 0xa25
   26704:	movwcc	lr, #6592	; 0x19c0
   26708:	stmib	r0, {r1, r2, r9, sl, lr}^
   2670c:	stmib	r0, {r0, r1, r8, r9, ip, sp}^
   26710:	ldmpl	sl!, {r0, r2, r8, r9, ip, sp}
   26714:	andshi	pc, ip, r0, asr #17
   26718:	strhi	r3, [r3], #-520	; 0xfffffdf8
   2671c:	subvs	r6, r4, #2
   26720:	stmdavs	r0, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   26724:			; <UNDEFINED> instruction: 0xf7ff682c
   26728:	strb	pc, [sp, sp, lsr #26]	; <UNPREDICTABLE>
   2672c:	ldmpl	ip!, {r1, r4, r8, r9, fp, lr}^
   26730:			; <UNDEFINED> instruction: 0xf0156820
   26734:			; <UNDEFINED> instruction: 0x4601fbbd
   26738:	tstls	r3, r0, lsr #16
   2673c:			; <UNDEFINED> instruction: 0xf966f7f2
   26740:	eorscs	r9, r0, r2
   26744:			; <UNDEFINED> instruction: 0xf830f01d
   26748:	ldrdcs	lr, [r2, -sp]
   2674c:	strmi	r2, [r6], -r0, lsl #6
   26750:			; <UNDEFINED> instruction: 0xffe2f013
   26754:			; <UNDEFINED> instruction: 0xf7ebe75a
   26758:	ldrtmi	lr, [r0], -r0, asr #26
   2675c:			; <UNDEFINED> instruction: 0xf848f01d
   26760:	stcl	7, cr15, [r0, #-940]	; 0xfffffc54
   26764:	udf	#36473	; 0x8e79
   26768:			; <UNDEFINED> instruction: 0x000477ba
   2676c:	andeq	r0, r0, ip, ror r1
   26770:			; <UNDEFINED> instruction: 0x000477b0
   26774:	andeq	r7, r4, lr, asr r7
   26778:	andeq	r0, r0, ip, ror #4
   2677c:	muleq	r0, r0, r2
   26780:	ldrdeq	sp, [r4], -ip
   26784:	andeq	r0, r0, r8, ror #5
   26788:	ldrdeq	r7, [r4], -r8
   2678c:	andeq	sp, r4, r8, ror #12
   26790:	andeq	r0, r0, r4, asr #3
   26794:	andeq	r0, r0, r8, lsl #3
   26798:	andeq	r0, r0, ip, asr #5
   2679c:			; <UNDEFINED> instruction: 0x4605b5f0
   267a0:			; <UNDEFINED> instruction: 0xb0854cba
   267a4:	ldrbtmi	r4, [ip], #-3002	; 0xfffff446
   267a8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   267ac:	ldrdcs	pc, [r4], r3
   267b0:	bmi	fee52c40 <_ZdlPv@@Base+0xfee0f450>
   267b4:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   267b8:	mlale	r3, r3, r2, r4
   267bc:	blcs	780d70 <_ZdlPv@@Base+0x73d580>
   267c0:	cmphi	sp, r0, lsl #4	; <UNPREDICTABLE>
   267c4:			; <UNDEFINED> instruction: 0xf013e8df
   267c8:	eorseq	r0, r1, r3, ror #1
   267cc:	strhteq	r0, [r3], r8
   267d0:	mlaseq	r1, lr, r0, r0
   267d4:	ldrdeq	r0, [fp], #3
   267d8:	rsbeq	r0, r2, sl, rrx
   267dc:	eorseq	r0, r1, r9, asr r0
   267e0:	sbceq	r0, r3, r8, asr #32
   267e4:	eorseq	r0, fp, r9, lsr #32
   267e8:	eorseq	r0, r1, r1, lsr r0
   267ec:	eorseq	r0, r3, r1, lsr r0
   267f0:	cmpeq	r5, ip, asr #2
   267f4:	tsteq	r1, ip, lsr #2
   267f8:	tsteq	lr, r9, lsr #32
   267fc:	tsteq	r5, r1, lsr r0
   26800:	rsbseq	r0, r2, fp, ror r0
   26804:	stmiapl	r3!, {r2, r5, r7, r8, r9, fp, lr}^
   26808:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}
   2680c:	bicsle	r2, r5, r0, lsl #22
   26810:	pop	{r0, r2, ip, sp, pc}
   26814:			; <UNDEFINED> instruction: 0xf7fb40f0
   26818:	blmi	fe81654c <_ZdlPv@@Base+0xfe7d2d5c>
   2681c:	stmiapl	r3!, {r0, r3, r5, r6, fp, sp, lr}^
   26820:			; <UNDEFINED> instruction: 0xf7f26818
   26824:	movwcs	pc, #3629	; 0xe2d	; <UNPREDICTABLE>
   26828:	andlt	r6, r5, fp, rrx
   2682c:	blmi	fe6d5ff4 <_ZdlPv@@Base+0xfe692804>
   26830:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   26834:	pop	{r0, r2, ip, sp, pc}
   26838:			; <UNDEFINED> instruction: 0xf7f740f0
   2683c:	blmi	fe5d5148 <_ZdlPv@@Base+0xfe591958>
   26840:	stmiapl	r3!, {r3, r5, r6, r7, fp, sp, lr}^
   26844:			; <UNDEFINED> instruction: 0xf7ff681c
   26848:			; <UNDEFINED> instruction: 0x4601fd17
   2684c:	andlt	r4, r5, r0, lsr #12
   26850:	ldrhtmi	lr, [r0], #141	; 0x8d
   26854:	bllt	1e482c <_ZdlPv@@Base+0x1a103c>
   26858:	stmiapl	r3!, {r0, r1, r2, r3, r7, r8, r9, fp, lr}^
   2685c:			; <UNDEFINED> instruction: 0xf7f26818
   26860:	blmi	fe3e4c2c <_ZdlPv@@Base+0xfe3a143c>
   26864:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   26868:	stmdavs	r8!, {r1, r9, sl, lr}
   2686c:			; <UNDEFINED> instruction: 0xf102fb01
   26870:	pop	{r0, r2, ip, sp, pc}
   26874:			; <UNDEFINED> instruction: 0xf01840f0
   26878:	blmi	fe215b4c <_ZdlPv@@Base+0xfe1d235c>
   2687c:	stmiapl	r3!, {r0, r8, sp}^
   26880:	andlt	r6, r5, r8, lsl r8
   26884:	ldrhtmi	lr, [r0], #141	; 0x8d
   26888:	bllt	ff7e4870 <_ZdlPv@@Base+0xff7a1080>
   2688c:	stmiapl	r3!, {r1, r7, r8, r9, fp, lr}^
   26890:	andlt	r6, r5, r8, lsl r8
   26894:	ldrhtmi	lr, [r0], #141	; 0x8d
   26898:	svclt	0x00b0f7f1
   2689c:	stmiapl	r3!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
   268a0:	andlt	r6, r5, r8, lsl r8
   268a4:	ldrhtmi	lr, [r0], #141	; 0x8d
   268a8:	mcrlt	7, 3, pc, cr2, cr2, {7}	; <UNPREDICTABLE>
   268ac:			; <UNDEFINED> instruction: 0xf641497c
   268b0:	ldrbtmi	r4, [r9], #-47	; 0xffffffd1
   268b4:	pop	{r0, r2, ip, sp, pc}
   268b8:			; <UNDEFINED> instruction: 0xf01840f0
   268bc:	bmi	1e95f68 <_ZdlPv@@Base+0x1e52778>
   268c0:	stmiapl	r2!, {r0, r2, r4, r5, r6, r8, r9, fp, lr}
   268c4:	ldmdavs	r1, {r0, r2, r5, r6, r7, fp, ip, lr}
   268c8:	tstls	r3, r8, lsr #16
   268cc:			; <UNDEFINED> instruction: 0xf89ef7f2
   268d0:	andls	r9, r2, r1
   268d4:			; <UNDEFINED> instruction: 0xf01c2028
   268d8:	ldmib	sp, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   268dc:	movwcs	r2, #258	; 0x102
   268e0:	andls	r4, r1, r4, lsl #12
   268e4:			; <UNDEFINED> instruction: 0xf9aaf013
   268e8:			; <UNDEFINED> instruction: 0xf00b4620
   268ec:	stmdavs	r3!, {r0, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   268f0:	svcvs	0x005b4620
   268f4:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
   268f8:	andlt	r4, r5, r1, lsr #12
   268fc:	ldrhtmi	lr, [r0], #141	; 0x8d
   26900:	ldclt	7, cr15, [lr, #968]!	; 0x3c8
   26904:			; <UNDEFINED> instruction: 0xf6414968
   26908:	ldrbtmi	r4, [r9], #-44	; 0xffffffd4
   2690c:	blmi	18e085c <_ZdlPv@@Base+0x189d06c>
   26910:	stmiapl	r3!, {r2, r3, r4, sp}^
   26914:			; <UNDEFINED> instruction: 0xf01c681d
   26918:	bmi	196663c <_ZdlPv@@Base+0x1922e4c>
   2691c:	strmi	r9, [r1], -r1
   26920:	subvs	r2, r3, r0, lsl #6
   26924:	stmib	r1, {r3, r5, r9, sl, lr}^
   26928:	stmib	r1, {r1, r8, r9, ip, sp}^
   2692c:	orrvs	r3, fp, r4, lsl #6
   26930:	movwcc	r5, #34979	; 0x88a3
   26934:	strb	r6, [r0, fp]!
   26938:	bvc	a7929c <_ZdlPv@@Base+0xa35aac>
   2693c:	stmiapl	r2!, {r2, r3, r4, r6, r8, r9, fp, lr}
   26940:	bl	f7b34 <_ZdlPv@@Base+0xb4344>
   26944:	ldmdavs	r0, {r0, r7, r8, r9}
   26948:	ssatne	pc, #17, r3, asr #17	; <UNPREDICTABLE>
   2694c:	blmi	14e0750 <_ZdlPv@@Base+0x149cf60>
   26950:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   26954:	pop	{r0, r2, ip, sp, pc}
   26958:			; <UNDEFINED> instruction: 0xf7f840f0
   2695c:	blmi	13d5108 <_ZdlPv@@Base+0x1391918>
   26960:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   26964:	pop	{r0, r2, ip, sp, pc}
   26968:			; <UNDEFINED> instruction: 0xf7f240f0
   2696c:	blmi	14956c8 <_ZdlPv@@Base+0x1451ed8>
   26970:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   26974:			; <UNDEFINED> instruction: 0xf43f2b00
   26978:	stmdbmi	r7, {r3, r4, r6, r8, r9, sl, fp, sp, pc}^
   2697c:	stmdapl	r0!, {r1, r2, r3, r6, r9, fp, lr}^
   26980:	bl	b7b70 <_ZdlPv@@Base+0x74380>
   26984:	stmdavs	r0, {r0, r1, r7, r8, r9}
   26988:	ssatne	pc, #17, r3, asr #17	; <UNPREDICTABLE>
   2698c:	blmi	10e0710 <_ZdlPv@@Base+0x109cf20>
   26990:	stmdavs	pc!, {r0, r2, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   26994:			; <UNDEFINED> instruction: 0xf0154638
   26998:	strmi	pc, [r6], -fp, lsl #21
   2699c:			; <UNDEFINED> instruction: 0xf7f26828
   269a0:	rsbsmi	pc, r6, #3473408	; 0x350000
   269a4:	eorcs	r4, r8, r5, lsl #12
   269a8:	mrc2	0, 7, pc, cr14, cr12, {0}
   269ac:	movwcs	r4, #2627	; 0xa43
   269b0:	stmib	r0, {r0, r9, sl, lr}^
   269b4:	stmib	r1, {r0, r8, r9, ip, sp}^
   269b8:	ldrtmi	r3, [r8], -r3, lsl #6
   269bc:	movwcc	lr, #22977	; 0x59c1
   269c0:	bicvs	r5, lr, r2, lsr #17
   269c4:	strhi	r3, [fp], #-520	; 0xfffffdf8
   269c8:	subvs	r6, sp, #10
   269cc:	ldc2l	7, cr15, [r8, #-968]	; 0xfffffc38
   269d0:	blmi	ca0684 <_ZdlPv@@Base+0xc5ce94>
   269d4:	stmiapl	r3!, {r2, r3, r4, sp}^
   269d8:			; <UNDEFINED> instruction: 0xf01c681d
   269dc:	bmi	e66578 <_ZdlPv@@Base+0xe22d88>
   269e0:	ldr	r9, [ip, r1]
   269e4:	tstcs	r0, ip, lsr #22
   269e8:	blmi	b20714 <_ZdlPv@@Base+0xadcf24>
   269ec:	stmdavs	r5!, {r2, r5, r6, r7, fp, ip, lr}
   269f0:			; <UNDEFINED> instruction: 0xf0154628
   269f4:	andls	pc, r1, sp, asr sl	; <UNPREDICTABLE>
   269f8:	stmdavs	r0!, {r0, r8, fp, ip, pc}
   269fc:			; <UNDEFINED> instruction: 0xf7f29103
   26a00:	andls	pc, r1, r5, lsl #16
   26a04:	eorcs	r9, r8, r2
   26a08:	mcr2	0, 6, pc, cr14, cr12, {0}	; <UNPREDICTABLE>
   26a0c:	ldrdcs	lr, [r2, -sp]
   26a10:	strmi	r2, [r4], -r0, lsl #6
   26a14:			; <UNDEFINED> instruction: 0xf0139001
   26a18:	strtmi	pc, [r1], -r9, lsr #20
   26a1c:	strb	r4, [ip, -r8, lsr #12]!
   26a20:	stmiapl	r4!, {r0, r2, r3, r4, r8, r9, fp, lr}^
   26a24:	strtmi	r6, [r8], -r5, lsr #16
   26a28:	blx	10e2a84 <_ZdlPv@@Base+0x109f294>
   26a2c:	stmdbls	r1, {r0, ip, pc}
   26a30:	tstls	r3, r0, lsr #16
   26a34:			; <UNDEFINED> instruction: 0xffeaf7f1
   26a38:	andls	r9, r2, r1
   26a3c:			; <UNDEFINED> instruction: 0xf01c2030
   26a40:	ldmib	sp, {r0, r1, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   26a44:	movwcs	r2, #258	; 0x102
   26a48:	andls	r4, r1, r4, lsl #12
   26a4c:	mcr2	0, 3, pc, cr4, cr3, {0}	; <UNPREDICTABLE>
   26a50:	blmi	4a09e4 <_ZdlPv@@Base+0x45d1f4>
   26a54:	stmiapl	r3!, {r0, r9, sp}^
   26a58:			; <UNDEFINED> instruction: 0xf8c3681b
   26a5c:			; <UNDEFINED> instruction: 0xe6e420f4
   26a60:	stmdavs	r8!, {r0, r2, r3, r8, r9, fp, lr}
   26a64:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
   26a68:	blx	fe364a6e <_ZdlPv@@Base+0xfe32127e>
   26a6c:	strtmi	r4, [r0], -r1, lsl #12
   26a70:	strtmi	lr, [r0], -sp, ror #13
   26a74:	mrc2	0, 5, pc, cr12, cr12, {0}
   26a78:	bl	fed64a2c <_ZdlPv@@Base+0xfed2123c>
   26a7c:	ldmdbmi	r1, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   26a80:	rsbsmi	pc, sp, r1, asr #12
   26a84:			; <UNDEFINED> instruction: 0xe7154479
   26a88:	svclt	0x0000e7f3
   26a8c:	andeq	r7, r4, sl, lsr r5
   26a90:	andeq	r0, r0, ip, lsl #3
   26a94:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   26a98:	andeq	r0, r0, ip, ror #4
   26a9c:	muleq	r0, r0, r2
   26aa0:	andeq	r1, r2, r6, lsr #4
   26aa4:	andeq	r0, r0, r4, asr #3
   26aa8:	andeq	r1, r2, lr, asr #3
   26aac:	andeq	r0, r0, r8, ror #5
   26ab0:	andeq	sp, r4, ip, ror #6
   26ab4:	muleq	r4, ip, r6
   26ab8:	andeq	sp, r4, ip, lsr #6
   26abc:	andeq	r0, r0, ip, asr #5
   26ac0:	andeq	r0, r0, r8, lsl #3
   26ac4:	andeq	r1, r2, r4, asr r0
   26ac8:	svcmi	0x00f0e92d
   26acc:	stc	6, cr4, [sp, #-16]!
   26ad0:			; <UNDEFINED> instruction: 0xf8df8b02
   26ad4:			; <UNDEFINED> instruction: 0xf8df2c3c
   26ad8:	ldrbtmi	r3, [sl], #-3132	; 0xfffff3c4
   26adc:			; <UNDEFINED> instruction: 0xf8df6840
   26ae0:	rscslt	r5, r7, r8, lsr ip
   26ae4:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
   26ae8:	cmnls	r5, #1769472	; 0x1b0000
   26aec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26af0:	stmdavs	r3, {r5, r8, ip, sp, pc}
   26af4:			; <UNDEFINED> instruction: 0x4798685b
   26af8:	rsbvs	r2, r3, r0, lsl #6
   26afc:	ldccc	8, cr15, [ip], {223}	; 0xdf
   26b00:			; <UNDEFINED> instruction: 0xf8dfaf0b
   26b04:	ldrbtmi	fp, [fp], #-3100	; 0xfffff3e4
   26b08:	ldcvs	8, cr15, [r8], {223}	; 0xdf
   26b0c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
   26b10:			; <UNDEFINED> instruction: 0xf10b447e
   26b14:	strbtcc	r0, [r8], -r8, ror #22
   26b18:	ldrdcs	lr, [r3, -r3]
   26b1c:			; <UNDEFINED> instruction: 0xf04f428a
   26b20:	eorsvs	r0, r8, r0
   26b24:	bicshi	pc, r6, r0, lsl #1
   26b28:	sbcsvs	r1, r9, r1, asr ip
   26b2c:	mulhi	r0, r2, r8
   26b30:	blcc	ffd64eb4 <_ZdlPv@@Base+0xffd216c4>
   26b34:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   26b38:	movweq	lr, #11192	; 0x2bb8
   26b3c:	movwcs	fp, #7960	; 0x1f18
   26b40:	svclt	0x00082a00
   26b44:			; <UNDEFINED> instruction: 0xf1b82301
   26b48:			; <UNDEFINED> instruction: 0xf0000f0a
   26b4c:	blcs	46dc0 <_ZdlPv@@Base+0x35d0>
   26b50:	adchi	pc, r3, r0
   26b54:	stmdbeq	r1, {r3, r8, ip, sp, lr, pc}
   26b58:	svceq	0x008ff1b9
   26b5c:	rsbhi	pc, r5, #268435456	; 0x10000000
   26b60:			; <UNDEFINED> instruction: 0xf019e8df
   26b64:	beq	fee29530 <_ZdlPv@@Base+0xfede5d40>
   26b68:	beq	18e9640 <_ZdlPv@@Base+0x18a5e50>
   26b6c:	beq	18e9500 <_ZdlPv@@Base+0x18a5d10>
   26b70:	beq	18e9504 <_ZdlPv@@Base+0x18a5d14>
   26b74:	beq	fec29508 <_ZdlPv@@Base+0xfebe5d18>
   26b78:	beq	fe729600 <_ZdlPv@@Base+0xfe6e5e10>
   26b7c:	beq	18e9510 <_ZdlPv@@Base+0x18a5d20>
   26b80:	beq	ff3674e4 <_ZdlPv@@Base+0xff323cf4>
   26b84:	ldrsbeq	r0, [r8, #175]	; 0xaf
   26b88:	eorseq	r0, r4, #856064	; 0xd1000
   26b8c:	andeq	r0, r7, #268435464	; 0x10000008
   26b90:	rsbseq	r0, r5, #120, 4	; 0x80000007
   26b94:	addeq	r0, lr, #-2147483585	; 0x8000003f
   26b98:	subeq	r0, r7, #1879048195	; 0x70000003
   26b9c:	andeq	r0, r1, #-536870910	; 0xe0000002
   26ba0:	eorseq	r0, r1, #4, 4	; 0x40000000
   26ba4:	beq	feb27458 <_ZdlPv@@Base+0xfeae3c68>
   26ba8:	beq	18e953c <_ZdlPv@@Base+0x18a5d4c>
   26bac:	beq	18e9540 <_ZdlPv@@Base+0x18a5d50>
   26bb0:	beq	18e9544 <_ZdlPv@@Base+0x18a5d54>
   26bb4:	beq	18e9548 <_ZdlPv@@Base+0x18a5d58>
   26bb8:	beq	18e954c <_ZdlPv@@Base+0x18a5d5c>
   26bbc:	beq	18e9550 <_ZdlPv@@Base+0x18a5d60>
   26bc0:	beq	18e9554 <_ZdlPv@@Base+0x18a5d64>
   26bc4:	beq	18e9558 <_ZdlPv@@Base+0x18a5d68>
   26bc8:	beq	18e955c <_ZdlPv@@Base+0x18a5d6c>
   26bcc:	beq	18e9560 <_ZdlPv@@Base+0x18a5d70>
   26bd0:	beq	18e9564 <_ZdlPv@@Base+0x18a5d74>
   26bd4:	beq	18e9568 <_ZdlPv@@Base+0x18a5d78>
   26bd8:	beq	18e956c <_ZdlPv@@Base+0x18a5d7c>
   26bdc:	beq	18e9570 <_ZdlPv@@Base+0x18a5d80>
   26be0:	beq	18e9574 <_ZdlPv@@Base+0x18a5d84>
   26be4:	beq	18e9578 <_ZdlPv@@Base+0x18a5d88>
   26be8:	beq	18e957c <_ZdlPv@@Base+0x18a5d8c>
   26bec:	beq	18e9580 <_ZdlPv@@Base+0x18a5d90>
   26bf0:	beq	18e9584 <_ZdlPv@@Base+0x18a5d94>
   26bf4:	beq	18e9588 <_ZdlPv@@Base+0x18a5d98>
   26bf8:	beq	18e958c <_ZdlPv@@Base+0x18a5d9c>
   26bfc:	beq	18e9590 <_ZdlPv@@Base+0x18a5da0>
   26c00:	beq	18e9594 <_ZdlPv@@Base+0x18a5da4>
   26c04:	beq	18e9598 <_ZdlPv@@Base+0x18a5da8>
   26c08:	beq	18e959c <_ZdlPv@@Base+0x18a5dac>
   26c0c:	beq	18e95a0 <_ZdlPv@@Base+0x18a5db0>
   26c10:	beq	18e95a4 <_ZdlPv@@Base+0x18a5db4>
   26c14:	beq	18e95a8 <_ZdlPv@@Base+0x18a5db8>
   26c18:	beq	18e95ac <_ZdlPv@@Base+0x18a5dbc>
   26c1c:	beq	18e95b0 <_ZdlPv@@Base+0x18a5dc0>
   26c20:	beq	18e95b4 <_ZdlPv@@Base+0x18a5dc4>
   26c24:	beq	18e95b8 <_ZdlPv@@Base+0x18a5dc8>
   26c28:	beq	18e95bc <_ZdlPv@@Base+0x18a5dcc>
   26c2c:	beq	18e95c0 <_ZdlPv@@Base+0x18a5dd0>
   26c30:	beq	18e95c4 <_ZdlPv@@Base+0x18a5dd4>
   26c34:	beq	18e95c8 <_ZdlPv@@Base+0x18a5dd8>
   26c38:	beq	18e95cc <_ZdlPv@@Base+0x18a5ddc>
   26c3c:	beq	18e95d0 <_ZdlPv@@Base+0x18a5de0>
   26c40:	beq	18e95d4 <_ZdlPv@@Base+0x18a5de4>
   26c44:	beq	18e95d8 <_ZdlPv@@Base+0x18a5de8>
   26c48:	beq	18e95dc <_ZdlPv@@Base+0x18a5dec>
   26c4c:	beq	18e95e0 <_ZdlPv@@Base+0x18a5df0>
   26c50:	beq	18e95e4 <_ZdlPv@@Base+0x18a5df4>
   26c54:	beq	18e95e8 <_ZdlPv@@Base+0x18a5df8>
   26c58:	beq	18e95ec <_ZdlPv@@Base+0x18a5dfc>
   26c5c:	beq	18e95f0 <_ZdlPv@@Base+0x18a5e00>
   26c60:	beq	18e95f4 <_ZdlPv@@Base+0x18a5e04>
   26c64:	beq	1ae95f8 <_ZdlPv@@Base+0x1aa5e08>
   26c68:	beq	1ae961c <_ZdlPv@@Base+0x1aa5e2c>
   26c6c:	addseq	r0, fp, r3, ror #20
   26c70:	subeq	r0, r4, #-1073741772	; 0xc0000034
   26c74:	subseq	r0, r4, #40, 4	; 0x80000002
   26c78:	beq	1d67374 <_ZdlPv@@Base+0x1d23b84>
   26c7c:	beq	fe1a96bc <_ZdlPv@@Base+0xfe165ecc>
   26c80:	biceq	r0, ip, r4, lsr #21
   26c84:	bcs	fe965008 <_ZdlPv@@Base+0xfe921818>
   26c88:	ldrbtmi	r2, [sl], #-0
   26c8c:	andne	pc, r4, #13762560	; 0xd20000
   26c90:	addne	lr, r0, r2, asr #19
   26c94:			; <UNDEFINED> instruction: 0xf0412b00
   26c98:			; <UNDEFINED> instruction: 0xf8df8201
   26c9c:	ldrbtmi	sl, [sl], #2708	; 0xa94
   26ca0:	ldrdcc	pc, [r0], -sl
   26ca4:	andne	lr, r3, #3457024	; 0x34c000
   26ca8:			; <UNDEFINED> instruction: 0xf0804291
   26cac:	stfnep	f0, [sl], {84}	; 0x54
   26cb0:			; <UNDEFINED> instruction: 0xf89160da
   26cb4:			; <UNDEFINED> instruction: 0xf1b88000
   26cb8:			; <UNDEFINED> instruction: 0xf0000f0a
   26cbc:			; <UNDEFINED> instruction: 0xf108813d
   26cc0:			; <UNDEFINED> instruction: 0xf1b90901
   26cc4:	vrecps.f32	q0, q0, <illegal reg q15.5>
   26cc8:	movwge	r8, #9273	; 0x2439
   26ccc:	eorcs	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   26cd0:			; <UNDEFINED> instruction: 0x47184413
   26cd4:	andeq	r0, r0, r1, asr r8
   26cd8:	andeq	r0, r0, r9, ror #16
   26cdc:	andeq	r0, r0, r9, ror #16
   26ce0:	andeq	r0, r0, r9, ror #16
   26ce4:	andeq	r0, r0, r9, ror #16
   26ce8:	andeq	r0, r0, r9, ror #16
   26cec:	andeq	r0, r0, r9, ror #16
   26cf0:	andeq	r0, r0, r9, ror #16
   26cf4:	andeq	r0, r0, r9, ror #16
   26cf8:	andeq	r0, r0, r9, ror #16
   26cfc:	andeq	r0, r0, r9, ror #16
   26d00:	andeq	r0, r0, r9, ror #16
   26d04:	andeq	r0, r0, r9, ror #16
   26d08:	andeq	r0, r0, r9, ror #16
   26d0c:	andeq	r0, r0, r9, ror #16
   26d10:	andeq	r0, r0, r9, ror #16
   26d14:	andeq	r0, r0, r9, ror #16
   26d18:	andeq	r0, r0, r9, ror #16
   26d1c:	andeq	r0, r0, r9, ror #16
   26d20:	andeq	r0, r0, r9, ror #16
   26d24:	andeq	r0, r0, r9, ror #16
   26d28:	andeq	r0, r0, r9, ror #16
   26d2c:	andeq	r0, r0, r9, ror #16
   26d30:	andeq	r0, r0, r9, ror #16
   26d34:	andeq	r0, r0, r9, ror #16
   26d38:	andeq	r0, r0, r9, ror #16
   26d3c:	andeq	r0, r0, r9, ror #16
   26d40:	andeq	r0, r0, r9, ror #16
   26d44:	andeq	r0, r0, r9, ror #16
   26d48:	andeq	r0, r0, r9, ror #16
   26d4c:	andeq	r0, r0, r9, ror #16
   26d50:	andeq	r0, r0, r9, ror #16
   26d54:	andeq	r0, r0, r9, ror #16
   26d58:	andeq	r0, r0, r7, ror #5
   26d5c:	andeq	r0, r0, sp, ror #5
   26d60:	andeq	r0, r0, r3, lsl r8
   26d64:	ldrdeq	r0, [r0], -r1
   26d68:	strdeq	r0, [r0], -r1
   26d6c:	strdeq	r0, [r0], -r3
   26d70:	strdeq	r0, [r0], -r9
   26d74:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   26d78:	andeq	r0, r0, r5, ror #17
   26d7c:	andeq	r0, r0, r9, lsl r3
   26d80:	andeq	r0, r0, r3, asr #17
   26d84:	andeq	r0, r0, r9, ror #16
   26d88:	andeq	r0, r0, pc, lsr #17
   26d8c:	andeq	r0, r0, pc, lsl r3
   26d90:	andeq	r0, r0, r9, ror #16
   26d94:	andeq	r0, r0, r3, asr r9
   26d98:	andeq	r0, r0, r3, lsl r9
   26d9c:	andeq	r0, r0, r9, ror #16
   26da0:	andeq	r0, r0, r9, ror #16
   26da4:	andeq	r0, r0, r9, ror #16
   26da8:	andeq	r0, r0, r9, ror #16
   26dac:	andeq	r0, r0, r9, ror #16
   26db0:	andeq	r0, r0, r9, ror #16
   26db4:	andeq	r0, r0, r9, ror #16
   26db8:	andeq	r0, r0, r9, ror #16
   26dbc:	andeq	r0, r0, r9, ror #16
   26dc0:	andeq	r0, r0, r9, lsr r3
   26dc4:	andeq	r0, r0, r9, ror #16
   26dc8:	andeq	r0, r0, r9, ror #16
   26dcc:	andeq	r0, r0, r9, ror #16
   26dd0:	andeq	r0, r0, r9, ror #16
   26dd4:	andeq	r0, r0, pc, lsr r3
   26dd8:	andeq	r0, r0, r9, ror #16
   26ddc:	andeq	r0, r0, sp, lsr #24
   26de0:	andeq	r0, r0, r5, lsr r5
   26de4:	andeq	r1, r0, r7, lsr #2
   26de8:	ldrdeq	r0, [r0], -r9
   26dec:			; <UNDEFINED> instruction: 0xffffffcd
   26df0:	andeq	r0, r0, fp, lsl sp
   26df4:	andeq	r0, r0, r9, ror #16
   26df8:	ldrdeq	r0, [r0], -sp
   26dfc:	andeq	r0, r0, r9, ror #16
   26e00:	andeq	r0, r0, r9, ror #16
   26e04:	andeq	r0, r0, r9, ror #16
   26e08:	andeq	r0, r0, r9, lsl pc
   26e0c:	andeq	r0, r0, pc, ror #28
   26e10:	muleq	r0, r9, lr
   26e14:	andeq	r0, r0, r1, asr #13
   26e18:	andeq	r0, r0, r9, ror #16
   26e1c:	andeq	r0, r0, r9, ror #16
   26e20:	andeq	r1, r0, pc, lsr r0
   26e24:			; <UNDEFINED> instruction: 0x00000eb9
   26e28:	andeq	r0, r0, r9, ror #16
   26e2c:	andeq	r0, r0, r9, ror #16
   26e30:	strdeq	r0, [r0], -r5
   26e34:	andeq	r0, r0, r9, ror #16
   26e38:	muleq	r0, r5, r9
   26e3c:	andeq	r0, r0, r3, lsl lr
   26e40:	andeq	r0, r0, sp, asr #26
   26e44:	andeq	r0, r0, r7, lsr lr
   26e48:	andeq	r0, r0, r9, ror #16
   26e4c:	andeq	r0, r0, r9, ror #16
   26e50:	andeq	r0, r0, r1, lsl #7
   26e54:	muleq	r0, r3, r3
   26e58:	andeq	r0, r0, sp, lsr #7
   26e5c:	andeq	r0, r0, r5, lsr #9
   26e60:	andeq	r0, r0, r3, lsl #23
   26e64:	muleq	r0, r3, r2
   26e68:	andeq	r0, r0, r9, asr #22
   26e6c:	muleq	r0, r9, r2
   26e70:	andeq	r0, r0, fp, ror r9
   26e74:	andeq	r0, r0, r9, asr r9
   26e78:	muleq	r0, pc, r6	; <UNPREDICTABLE>
   26e7c:	andeq	r0, r0, r9, ror #16
   26e80:	andeq	r0, r0, r9, ror #16
   26e84:	andeq	r0, r0, r9, ror r6
   26e88:	andeq	r0, r0, r9, lsl pc
   26e8c:	andeq	r0, r0, pc, asr #12
   26e90:	andeq	r0, r0, r7, lsr #12
   26e94:	andeq	r0, r0, r5, asr #15
   26e98:	muleq	r0, r5, r7
   26e9c:	andeq	r0, r0, r9, ror #16
   26ea0:	andeq	r0, r0, r3, lsr #14
   26ea4:	andeq	r0, r0, pc, ror #13
   26ea8:	muleq	r0, fp, r7
   26eac:	andeq	r0, r0, fp, asr r7
   26eb0:	andeq	r0, r0, r5, lsl #9
   26eb4:	andeq	r0, r0, r7, asr #7
   26eb8:	andeq	r0, r0, r5, lsl r5
   26ebc:	andeq	r0, r0, r9, ror #16
   26ec0:	ldrdeq	r0, [r0], -r1
   26ec4:	andeq	r0, r0, fp, ror r3
   26ec8:	muleq	r0, pc, r2	; <UNPREDICTABLE>
   26ecc:	andeq	r0, r0, sp, lsl #5
   26ed0:	andeq	r0, r0, r1, ror #5
   26ed4:			; <UNDEFINED> instruction: 0xf7f84638
   26ed8:	strmi	pc, [r0], r9, ror #29
   26edc:			; <UNDEFINED> instruction: 0xf8dfe628
   26ee0:			; <UNDEFINED> instruction: 0xf8df3854
   26ee4:	ldrbtmi	r8, [fp], #-2132	; 0xfffff7ac
   26ee8:	ldmdavs	r8, {r3, r4, r5, r6, r7, sl, lr}
   26eec:	ldrsbne	pc, [ip, #136]!	; 0x88	; <UNPREDICTABLE>
   26ef0:	ldclvs	8, cr6, [fp], {3}
   26ef4:	movwcs	r4, #1944	; 0x798
   26ef8:	mvnscc	pc, r8, asr #17
   26efc:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   26f00:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   26f04:	ldrdcs	lr, [r3, -r3]
   26f08:			; <UNDEFINED> instruction: 0xf8dfe608
   26f0c:	andcs	r3, r1, #52, 16	; 0x340000
   26f10:	andsvs	r5, sl, fp, ror #17
   26f14:	cmnvs	r3, r0, lsl r3
   26f18:	stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   26f1c:	ubfxcc	pc, pc, #17, #21
   26f20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26f24:	blls	1d80f94 <_ZdlPv@@Base+0x1d3d7a4>
   26f28:			; <UNDEFINED> instruction: 0xf041405a
   26f2c:	rsbslt	r8, r7, ip, lsr #12
   26f30:	blhi	e222c <_ZdlPv@@Base+0x9ea3c>
   26f34:	svchi	0x00f0e8bd
   26f38:	stmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   26f3c:			; <UNDEFINED> instruction: 0xf8df2000
   26f40:	ldrbtmi	r3, [sl], #-2060	; 0xfffff7f4
   26f44:			; <UNDEFINED> instruction: 0xf8d2447b
   26f48:	ldmdavs	fp, {r2, r9, ip}
   26f4c:	addne	lr, r0, r2, asr #19
   26f50:	ldrdcs	lr, [r3, -r3]
   26f54:	ldrtmi	lr, [r8], -r2, ror #11
   26f58:	mcr2	7, 5, pc, cr8, cr8, {7}	; <UNPREDICTABLE>
   26f5c:	strt	r4, [sl], r0, lsl #13
   26f60:	cmnvs	r3, r2, lsl r3
   26f64:	movwcs	lr, #34776	; 0x87d8
   26f68:	ldrb	r6, [r5, r3, ror #2]
   26f6c:	cmnvs	r3, r6, lsl #6
   26f70:			; <UNDEFINED> instruction: 0xf8dfe7d2
   26f74:	andscs	r3, r8, #220, 14	; 0x3700000
   26f78:	stmiapl	lr!, {r1, r5, r6, r8, sp, lr}^
   26f7c:			; <UNDEFINED> instruction: 0xf0156830
   26f80:			; <UNDEFINED> instruction: 0x4607fa5d
   26f84:			; <UNDEFINED> instruction: 0xf7f16830
   26f88:	strmi	pc, [r6], -r1, asr #26
   26f8c:			; <UNDEFINED> instruction: 0xf01c2028
   26f90:			; <UNDEFINED> instruction: 0xf8dffc0b
   26f94:	andcs	r1, r0, #192, 14	; 0x3000000
   26f98:	andcs	lr, r1, #192, 18	; 0x300000
   26f9c:	andcs	lr, r3, #192, 18	; 0x300000
   26fa0:	andcs	lr, r5, #192, 18	; 0x300000
   26fa4:	bicvs	r5, r7, r9, ror #16
   26fa8:	strhi	r3, [r2], #-264	; 0xfffffef8
   26fac:	subvs	r6, r6, #1
   26fb0:	ldr	r6, [r1, r0, rrx]!
   26fb4:	cmnvs	r3, r6, lsl r3
   26fb8:	tstcs	r7, #45613056	; 0x2b80000
   26fbc:	str	r6, [fp, r3, ror #2]!
   26fc0:	cmnvs	r3, sl, lsl r3
   26fc4:	movwcs	lr, #30632	; 0x77a8
   26fc8:	str	r6, [r5, r3, ror #2]!
   26fcc:	cmnvs	r3, r3, lsl #6
   26fd0:	ldcge	7, cr14, [r6, #-648]	; 0xfffffd78
   26fd4:			; <UNDEFINED> instruction: 0x1780f8df
   26fd8:	andcs	r2, r0, #20, 6	; 0x50000000
   26fdc:	ldrbtmi	r6, [r9], #-355	; 0xfffffe9d
   26fe0:			; <UNDEFINED> instruction: 0xf01d4628
   26fe4:	stmdavs	fp!, {r0, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   26fe8:	ldr	r6, [r5, r3, lsr #32]
   26fec:	cmnvs	r3, fp, lsl r3
   26ff0:	ldcge	7, cr14, [r6, #-584]	; 0xfffffdb8
   26ff4:			; <UNDEFINED> instruction: 0x1764f8df
   26ff8:	andcs	r2, r0, #20, 6	; 0x50000000
   26ffc:	ldrbtmi	r6, [r9], #-355	; 0xfffffe9d
   27000:			; <UNDEFINED> instruction: 0xf01d4628
   27004:	stmdavs	fp!, {r0, r6, r7, r9, fp, ip, sp, lr, pc}
   27008:	str	r6, [r5, r3, lsr #32]
   2700c:	cmnvs	r3, ip, lsl r3
   27010:			; <UNDEFINED> instruction: 0xf10de782
   27014:			; <UNDEFINED> instruction: 0xf10d0a58
   27018:	ldrbmi	r0, [r0], -r0, asr #16
   2701c:			; <UNDEFINED> instruction: 0xf978f7fa
   27020:	strbmi	r2, [r0], -r0, lsl #4
   27024:			; <UNDEFINED> instruction: 0xf7fc4611
   27028:	stmdacs	sp, {r0, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   2702c:	addhi	pc, r3, r1
   27030:	svccc	0x00fff1b0
   27034:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   27038:	addhi	pc, ip, r1
   2703c:			; <UNDEFINED> instruction: 0xf0412800
   27040:			; <UNDEFINED> instruction: 0xf8d88074
   27044:	ldrbmi	r1, [r0], -r0
   27048:	mrrc2	7, 15, pc, sl, cr10	; <UNPREDICTABLE>
   2704c:	movwcs	lr, #47080	; 0xb7e8
   27050:	strb	r6, [r1, -r3, ror #2]!
   27054:	usatcc	pc, #24, pc, asr #17	; <UNPREDICTABLE>
   27058:	cmnvs	r2, r8, lsl r2
   2705c:	ldmdavs	r0!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
   27060:			; <UNDEFINED> instruction: 0xf9b4f015
   27064:	ldcge	7, cr14, [r6, #-564]	; 0xfffffdcc
   27068:	usatne	pc, #20, pc, asr #17	; <UNPREDICTABLE>
   2706c:	andcs	r2, r0, #20, 6	; 0x50000000
   27070:	ldrbtmi	r6, [r9], #-355	; 0xfffffe9d
   27074:			; <UNDEFINED> instruction: 0xf01d4628
   27078:	stmdavs	fp!, {r0, r1, r2, r7, r9, fp, ip, sp, lr, pc}
   2707c:	strb	r6, [fp, -r3, lsr #32]
   27080:			; <UNDEFINED> instruction: 0xf8dfad16
   27084:	tstcs	r4, #224, 12	; 0xe000000
   27088:	cmnvs	r3, r0, lsl #4
   2708c:			; <UNDEFINED> instruction: 0x46284479
   27090:	blx	1ee310c <_ZdlPv@@Base+0x1e9f91c>
   27094:	eorvs	r6, r3, fp, lsr #16
   27098:			; <UNDEFINED> instruction: 0xf10de73e
   2709c:	andcs	r0, r4, #64, 16	; 0x400000
   270a0:	strbmi	r2, [r0], -r0, lsl #6
   270a4:	andscs	pc, r4, r8, asr #17
   270a8:	movwcc	lr, #2504	; 0x9c8
   270ac:	stc2	7, cr15, [ip, #-1020]	; 0xfffffc04
   270b0:			; <UNDEFINED> instruction: 0x269cf8df
   270b4:	beq	16634f0 <_ZdlPv@@Base+0x161fd00>
   270b8:	ssatcc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
   270bc:	ldrbtmi	r4, [fp], #-1616	; 0xfffff9b0
   270c0:	bvs	16fd370 <_ZdlPv@@Base+0x16b9b80>
   270c4:	stmib	sp, {r0, r4, fp, sp, lr}^
   270c8:			; <UNDEFINED> instruction: 0xf7f23203
   270cc:	bls	166358 <_ZdlPv@@Base+0x122b68>
   270d0:			; <UNDEFINED> instruction: 0x3698f8df
   270d4:			; <UNDEFINED> instruction: 0x9698f8df
   270d8:	ldrbtmi	r6, [fp], #-2065	; 0xfffff7ef
   270dc:	ldrbtmi	r3, [r9], #872	; 0x368
   270e0:	stmdbeq	r8!, {r0, r3, r8, ip, sp, lr, pc}^
   270e4:	andge	pc, r0, r2, asr #17
   270e8:	bcc	462910 <_ZdlPv@@Base+0x41f120>
   270ec:	ands	r9, r3, r5, lsl #2
   270f0:			; <UNDEFINED> instruction: 0xf0012b02
   270f4:			; <UNDEFINED> instruction: 0xf8df80f6
   270f8:	ldrbtmi	r3, [fp], #-1660	; 0xfffff984
   270fc:	ldrsbcs	pc, [ip, #131]!	; 0x83	; <UNPREDICTABLE>
   27100:			; <UNDEFINED> instruction: 0xf0412a00
   27104:	bvs	1707b58 <_ZdlPv@@Base+0x16c4368>
   27108:	addsmi	r9, sl, #12288	; 0x3000
   2710c:	addhi	pc, lr, #1
   27110:	beq	462978 <_ZdlPv@@Base+0x41f188>
   27114:	blx	10e511a <_ZdlPv@@Base+0x10a192a>
   27118:			; <UNDEFINED> instruction: 0xf7ff4648
   2711c:			; <UNDEFINED> instruction: 0xf8dffcd5
   27120:	ldrbtmi	r2, [sl], #-1624	; 0xfffff9a8
   27124:	blcs	783078 <_ZdlPv@@Base+0x73f888>
   27128:			; <UNDEFINED> instruction: 0x83adf001
   2712c:			; <UNDEFINED> instruction: 0xf0012b0d
   27130:			; <UNDEFINED> instruction: 0xf8d8826f
   27134:	addmi	r1, fp, #20
   27138:	blcs	41b8e8 <_ZdlPv@@Base+0x3d80f8>
   2713c:	sbchi	pc, r5, r1
   27140:	bicsle	r2, r5, r4, lsl fp
   27144:			; <UNDEFINED> instruction: 0xf8d86e93
   27148:	bne	fe6ef150 <_ZdlPv@@Base+0xfe6ab960>
   2714c:			; <UNDEFINED> instruction: 0xf383fab3
   27150:	blcs	296c4 <__printf_chk@plt+0x17294>
   27154:			; <UNDEFINED> instruction: 0xe7ced0dc
   27158:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   2715c:			; <UNDEFINED> instruction: 0x46402176
   27160:	ldc2	0, cr15, [r2], {3}
   27164:			; <UNDEFINED> instruction: 0xf0412800
   27168:			; <UNDEFINED> instruction: 0xf8df868d
   2716c:	ldrbtmi	r3, [fp], #-1552	; 0xfffff9f0
   27170:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   27174:	ldrb	r2, [r1], #259	; 0x103
   27178:			; <UNDEFINED> instruction: 0xf01c2020
   2717c:			; <UNDEFINED> instruction: 0xf8dffb15
   27180:	andcs	r3, r1, #0, 12
   27184:			; <UNDEFINED> instruction: 0xf503447b
   27188:	strvc	r7, [r2, -r0, ror #7]
   2718c:	andvs	r2, r3, lr, lsl #4
   27190:	rsbvs	r2, r0, r0, lsl #6
   27194:	movwcc	lr, #6592	; 0x19c0
   27198:	movwcc	lr, #14784	; 0x39c0
   2719c:	movwcc	lr, #22976	; 0x59c0
   271a0:	ldrt	r6, [r9], r2, ror #2
   271a4:			; <UNDEFINED> instruction: 0xf7ff4620
   271a8:	stmdbvs	r3!, {r0, r1, r2, r3, r7, sl, fp, ip, sp, lr, pc}^
   271ac:	svclt	0x00182b18
   271b0:			; <UNDEFINED> instruction: 0xf0012b0e
   271b4:	tstcs	r1, r5, asr r6
   271b8:			; <UNDEFINED> instruction: 0xf7ff4620
   271bc:			; <UNDEFINED> instruction: 0x4601f8d5
   271c0:			; <UNDEFINED> instruction: 0xf0012800
   271c4:			; <UNDEFINED> instruction: 0xf8df8358
   271c8:	stmiapl	fp!, {r3, r7, r8, sl, ip, sp}^
   271cc:			; <UNDEFINED> instruction: 0xf7f16818
   271d0:	strmi	pc, [r0], pc, lsl #22
   271d4:			; <UNDEFINED> instruction: 0xf0412800
   271d8:			; <UNDEFINED> instruction: 0xf8df864c
   271dc:	ldrbtmi	r3, [fp], #-1448	; 0xfffffa58
   271e0:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   271e4:	ldr	r2, [r9], #259	; 0x103
   271e8:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   271ec:			; <UNDEFINED> instruction: 0x46402176
   271f0:	mcrr2	0, 0, pc, sl, cr3	; <UNPREDICTABLE>
   271f4:			; <UNDEFINED> instruction: 0xf0412800
   271f8:			; <UNDEFINED> instruction: 0xf8df8620
   271fc:	ldrbtmi	r3, [fp], #-1420	; 0xfffffa74
   27200:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   27204:	str	r2, [r9], #259	; 0x103
   27208:	beq	1663644 <_ZdlPv@@Base+0x161fe54>
   2720c:	movwcs	r2, #516	; 0x204
   27210:			; <UNDEFINED> instruction: 0xf8ca4650
   27214:	stmib	sl, {r2, r4, sp}^
   27218:			; <UNDEFINED> instruction: 0xf7ff3300
   2721c:			; <UNDEFINED> instruction: 0xf8dffc55
   27220:	tstcs	r1, ip, ror #10
   27224:	ldrbtmi	r4, [fp], #-1616	; 0xfffff9b0
   27228:	ldrdhi	pc, [r4], -r3	; <UNPREDICTABLE>
   2722c:	mrc2	7, 2, pc, cr14, cr9, {7}
   27230:	subsle	r2, r7, r0, lsl #16
   27234:	ldrbeq	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   27238:	rsbcc	r4, r8, r8, ror r4
   2723c:	mcrr2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
   27240:	ldrbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   27244:			; <UNDEFINED> instruction: 0xf8dfa810
   27248:	cmncs	r5, r0, asr r5
   2724c:	smlsdxcs	r0, sl, r4, r4
   27250:	ldmdavs	r6, {r0, r1, r3, r4, r5, r6, sl, lr}
   27254:	andcs	r6, r1, #23
   27258:	addsvs	r6, sl, #651264	; 0x9f000
   2725c:			; <UNDEFINED> instruction: 0xf816f017
   27260:	ldrcc	pc, [r8, #-2271]!	; 0xfffff721
   27264:	ldrgt	pc, [r8, #-2271]!	; 0xfffff721
   27268:			; <UNDEFINED> instruction: 0xf8da447b
   2726c:	ldrbtmi	r1, [ip], #20
   27270:	addsvs	r6, pc, #872	; 0x368
   27274:			; <UNDEFINED> instruction: 0xf8cc428a
   27278:	mrsle	r6, CPSR
   2727c:			; <UNDEFINED> instruction: 0xf0012a0f
   27280:	bcs	548914 <_ZdlPv@@Base+0x505124>
   27284:	ldrhi	pc, [r5, #1]
   27288:			; <UNDEFINED> instruction: 0xf0012a02
   2728c:			; <UNDEFINED> instruction: 0xf8df8586
   27290:	ldrbtmi	r3, [fp], #-1300	; 0xfffffaec
   27294:	ldrmi	r6, [r8, #2651]	; 0xa5b
   27298:	ldrbhi	pc, [sl, #-1]!	; <UNPREDICTABLE>
   2729c:	strvs	pc, [r8, #-2271]	; 0xfffff721
   272a0:	strvc	pc, [r8, #-2271]	; 0xfffff721
   272a4:	strls	pc, [r8, #-2271]	; 0xfffff721
   272a8:	ldrbtmi	r4, [pc], #-1150	; 272b0 <__printf_chk@plt+0x14e80>
   272ac:	ldrbtmi	r3, [r9], #1640	; 0x668
   272b0:			; <UNDEFINED> instruction: 0xf7ff4630
   272b4:	svcvs	0x00fbfc09
   272b8:	andseq	pc, r0, #35	; 0x23
   272bc:			; <UNDEFINED> instruction: 0xf0012a0d
   272c0:			; <UNDEFINED> instruction: 0xf8da8302
   272c4:	addsmi	r2, r3, #20
   272c8:	blcs	41ba98 <_ZdlPv@@Base+0x3d82a8>
   272cc:	mvnshi	pc, r1
   272d0:			; <UNDEFINED> instruction: 0xf0012b14
   272d4:	blcs	c7aec <_ZdlPv@@Base+0x842fc>
   272d8:	mvnhi	pc, r1
   272dc:	ldrdcc	pc, [r4], -r9	; <UNPREDICTABLE>
   272e0:			; <UNDEFINED> instruction: 0xd1e54598
   272e4:			; <UNDEFINED> instruction: 0xf8da2530
   272e8:	tstlt	r0, r4
   272ec:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   272f0:	movwcs	r4, #10136	; 0x2798
   272f4:	cmnvs	r3, r5, lsr #4
   272f8:			; <UNDEFINED> instruction: 0xf10de60e
   272fc:			; <UNDEFINED> instruction: 0x46400858
   27300:			; <UNDEFINED> instruction: 0xf8a4f7fc
   27304:	stmdavc	r3, {r3, r5, r8, ip, sp, pc}
   27308:			; <UNDEFINED> instruction: 0xf8d8b11b
   2730c:			; <UNDEFINED> instruction: 0xf7fb1000
   27310:			; <UNDEFINED> instruction: 0xf8dff9f1
   27314:	ldrbtmi	r3, [fp], #-1184	; 0xfffffb60
   27318:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   2731c:			; <UNDEFINED> instruction: 0xf7ff2103
   27320:	strdcs	fp, [r0], -sp
   27324:			; <UNDEFINED> instruction: 0xf84af7fc
   27328:	blx	ff465316 <_ZdlPv@@Base+0xff421b26>
   2732c:	strcs	pc, [r8], #2271	; 0x8df
   27330:			; <UNDEFINED> instruction: 0xf8d2447a
   27334:	blcs	33b2c <__printf_chk@plt+0x216fc>
   27338:	eorshi	pc, r7, #1
   2733c:	ldrbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   27340:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   27344:	ldrdcs	lr, [r3, -r3]
   27348:	bllt	ffa6534c <_ZdlPv@@Base+0xffa21b5c>
   2734c:			; <UNDEFINED> instruction: 0xf7fc2002
   27350:	eorvs	pc, r0, r5, lsr r8	; <UNPREDICTABLE>
   27354:			; <UNDEFINED> instruction: 0xf0012800
   27358:	stmdavc	r3, {r4, r5, r6, r8, r9, pc}
   2735c:			; <UNDEFINED> instruction: 0xf0412b00
   27360:			; <UNDEFINED> instruction: 0xf8df82fc
   27364:	ldrbtmi	r3, [fp], #-1116	; 0xfffffba4
   27368:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   2736c:			; <UNDEFINED> instruction: 0xf7ff2103
   27370:			; <UNDEFINED> instruction: 0xf10dbbd5
   27374:	cmncs	sp, r8, lsr #16
   27378:			; <UNDEFINED> instruction: 0xf0034640
   2737c:	stmdacs	r0, {r0, r2, r7, r8, r9, fp, ip, sp, lr, pc}
   27380:	strbhi	pc, [pc, #65]!	; 273c9 <__printf_chk@plt+0x14f99>	; <UNPREDICTABLE>
   27384:	ldrtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   27388:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2738c:	ldrdcs	lr, [r3, -r3]
   27390:	bllt	ff165394 <_ZdlPv@@Base+0xff121ba4>
   27394:			; <UNDEFINED> instruction: 0xf7fc2002
   27398:	stmdacs	r0, {r0, r4, fp, ip, sp, lr, pc}
   2739c:	eorshi	pc, r1, #1
   273a0:	stmdbcs	r0, {r0, fp, ip, sp, lr}
   273a4:	eorhi	pc, sp, #1
   273a8:	teqeq	r0, #1073741864	; 0x40000028	; <UNPREDICTABLE>
   273ac:	vqdmulh.s<illegal width 8>	d2, d1, d5
   273b0:	ldm	pc, {r3, r4, r5, r6, r9, sl, pc}^	; <UNPREDICTABLE>
   273b4:	strbeq	pc, [sp, #19]!	; <UNPREDICTABLE>
   273b8:			; <UNDEFINED> instruction: 0x061405d7
   273bc:			; <UNDEFINED> instruction: 0x062505ff
   273c0:			; <UNDEFINED> instruction: 0xf10d05b0
   273c4:	strbmi	r0, [r0], -r8, lsr #16
   273c8:			; <UNDEFINED> instruction: 0xf950f003
   273cc:			; <UNDEFINED> instruction: 0xf0412800
   273d0:	blmi	fff87f20 <_ZdlPv@@Base+0xfff44730>
   273d4:	mvnsgt	pc, #14614528	; 0xdf0000
   273d8:	ldrbtmi	r4, [ip], #1147	; 0x47b
   273dc:			; <UNDEFINED> instruction: 0xf8dc681b
   273e0:	ldmib	r3, {r2, r3, r4, r5, r6, r7, r8}^
   273e4:	stmdacs	r0, {r0, r1, r8, sp}
   273e8:	blge	fe6645ec <_ZdlPv@@Base+0xfe620dfc>
   273ec:			; <UNDEFINED> instruction: 0xf8cc2001
   273f0:			; <UNDEFINED> instruction: 0xf7ff0204
   273f4:	blmi	ff5d6248 <_ZdlPv@@Base+0xff592a58>
   273f8:	cmnvs	r2, lr, lsl #4
   273fc:	stmiapl	sp!, {r1, r2, r4, r9, sl, fp, sp, pc}^
   27400:	andscc	r6, r8, r8, lsr #16
   27404:			; <UNDEFINED> instruction: 0xf9dcf7f1
   27408:	ldrtmi	r4, [r0], -r1, lsl #12
   2740c:			; <UNDEFINED> instruction: 0xf0174249
   27410:	stmdavs	r8!, {r0, r1, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   27414:	blx	ffee53e0 <_ZdlPv@@Base+0xffea1bf0>
   27418:	eorcs	r9, r4, r3
   2741c:			; <UNDEFINED> instruction: 0xf9c4f01c
   27420:	ldmdavs	r1!, {r0, r1, r9, fp, ip, pc}
   27424:			; <UNDEFINED> instruction: 0xf0124605
   27428:	rsbvs	pc, r5, pc, ror #18
   2742c:	blmi	ff260a04 <_ZdlPv@@Base+0xff21d214>
   27430:	cmnvs	r2, lr, lsl #4
   27434:	stmiapl	sp!, {r1, r2, r4, r9, sl, fp, sp, pc}^
   27438:	andscc	r6, r8, r8, lsr #16
   2743c:			; <UNDEFINED> instruction: 0xf9c0f7f1
   27440:	bicsvc	lr, r0, r0, lsl #22
   27444:	subne	r4, r9, r0, lsr r6
   27448:			; <UNDEFINED> instruction: 0xf0174249
   2744c:	stmdavs	r8!, {r0, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   27450:	blx	ff76541c <_ZdlPv@@Base+0xff721c2c>
   27454:	eorcs	r9, r4, r3
   27458:			; <UNDEFINED> instruction: 0xf9a6f01c
   2745c:	ldmdavs	r1!, {r0, r1, r9, fp, ip, pc}
   27460:			; <UNDEFINED> instruction: 0xf0124605
   27464:	ubfx	pc, r1, #18, #1
   27468:	cmnvs	r3, r5, lsl r3
   2746c:	movwcs	lr, #58708	; 0xe554
   27470:	cmnvs	r3, r0, lsr #32
   27474:			; <UNDEFINED> instruction: 0xf998f01c
   27478:	andcs	r4, r9, #218112	; 0x35400
   2747c:			; <UNDEFINED> instruction: 0xf503447b
   27480:	rsbvs	r7, r0, r0, ror #7
   27484:	movwcs	r6, #3
   27488:	stmib	r0, {r1, r8, r9, sl, ip, sp, lr}^
   2748c:	stmib	r0, {r0, r8, r9, ip, sp}^
   27490:	stmib	r0, {r0, r1, r8, r9, ip, sp}^
   27494:	ldr	r3, [pc, #-773]!	; 27197 <__printf_chk@plt+0x14d67>
   27498:	cdp2	0, 13, cr15, cr14, cr1, {0}
   2749c:	cmnvs	r3, lr, lsl #6
   274a0:	ldr	r6, [r9, #-96]!	; 0xffffffa0
   274a4:			; <UNDEFINED> instruction: 0xf8df4bcb
   274a8:	ldrbtmi	r8, [fp], #-816	; 0xfffffcd0
   274ac:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   274b0:	ldrdeq	lr, [r3, -r3]
   274b4:	andle	r4, r8, #136, 4	; 0x80000008
   274b8:	sbcsvs	r1, sl, r2, asr #24
   274bc:	stmdacs	sl, {fp, ip, sp, lr}
   274c0:	ldrhi	pc, [fp], r0
   274c4:	addmi	r4, r8, #16, 12	; 0x1000000
   274c8:	strdcs	sp, [r0], -r6
   274cc:	blx	ffbe54b6 <_ZdlPv@@Base+0xffba1cc6>
   274d0:			; <UNDEFINED> instruction: 0xf000280a
   274d4:	andcc	r8, r1, sp, lsl #13
   274d8:	ldrhi	pc, [r5, #0]!
   274dc:	ldrdcc	pc, [r0], -r8
   274e0:	ldrdeq	lr, [r3, -r3]
   274e4:	blmi	fefa1484 <_ZdlPv@@Base+0xfef5dc94>
   274e8:	ldrbtmi	r4, [fp], #-3517	; 0xfffff243
   274ec:	ldmdavs	sl, {r0, r2, r3, r4, r5, r6, sl, lr}
   274f0:	ldrdcc	lr, [r3], -r2
   274f4:	andle	r4, r8, #805306376	; 0x30000008
   274f8:	sbcsvs	r1, r1, r9, asr ip
   274fc:	blcs	2c5570 <_ZdlPv@@Base+0x281d80>
   27500:	strhi	pc, [r6], r0
   27504:	addmi	r4, r3, #11534336	; 0xb00000
   27508:	strdcs	sp, [r0], -r6
   2750c:	blx	ff3e54f6 <_ZdlPv@@Base+0xff3a1d06>
   27510:			; <UNDEFINED> instruction: 0xf000280a
   27514:	andcc	r8, r1, sp, ror r6
   27518:	ldrhi	pc, [r5]
   2751c:	ldmib	r2, {r1, r3, r5, fp, sp, lr}^
   27520:	strb	r3, [r7, r3]!
   27524:	andscs	r4, sp, #179200	; 0x2bc00
   27528:	andcs	r6, r2, r2, ror #2
   2752c:	stmiapl	fp!, {r1, r2, r3, r5, r7, r8, fp, lr}^
   27530:			; <UNDEFINED> instruction: 0x461a4479
   27534:			; <UNDEFINED> instruction: 0xf7f89300
   27538:	strbt	pc, [sp], #3535	; 0xdcf	; <UNPREDICTABLE>
   2753c:	ldrbtmi	r4, [fp], #-2987	; 0xfffff455
   27540:	strbmi	r6, [r2, #-2394]	; 0xfffff6a6
   27544:			; <UNDEFINED> instruction: 0xf1b8bf18
   27548:			; <UNDEFINED> instruction: 0xf43f0f2e
   2754c:	strbmi	sl, [r0], -r5, lsl #22
   27550:			; <UNDEFINED> instruction: 0xf7fb9303
   27554:			; <UNDEFINED> instruction: 0xf10dfd33
   27558:			; <UNDEFINED> instruction: 0x46010a58
   2755c:			; <UNDEFINED> instruction: 0xf0184650
   27560:	blls	126b5c <_ZdlPv@@Base+0xe336c>
   27564:	ldreq	r6, [fp], #-2075	; 0xfffff7e5
   27568:	bge	ffde4b6c <_ZdlPv@@Base+0xffda137c>
   2756c:			; <UNDEFINED> instruction: 0x46524b9d
   27570:	mulcs	r0, pc, r9	; <UNPREDICTABLE>
   27574:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   27578:			; <UNDEFINED> instruction: 0xf7f89300
   2757c:			; <UNDEFINED> instruction: 0xf7fffdad
   27580:	movwcs	fp, #60139	; 0xeaeb
   27584:	cmnvs	r3, r4, lsr #32
   27588:			; <UNDEFINED> instruction: 0xf90ef01c
   2758c:	strmi	r2, [r5], -r0, lsl #2
   27590:	blx	19e35e4 <_ZdlPv@@Base+0x199fdf4>
   27594:	andcs	lr, r1, r9, asr #14
   27598:			; <UNDEFINED> instruction: 0xff10f7fb
   2759c:			; <UNDEFINED> instruction: 0xf0012800
   275a0:	stmdavc	r3, {r2, r3, r5, r6, r9, pc}
   275a4:			; <UNDEFINED> instruction: 0xf0412b00
   275a8:	blmi	fe4c7cbc <_ZdlPv@@Base+0xfe4844cc>
   275ac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   275b0:	ldrdcs	lr, [r3, -r3]
   275b4:	blt	fece55b8 <_ZdlPv@@Base+0xfeca1dc8>
   275b8:	mcr2	7, 0, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
   275bc:	cmnvs	r3, r4, lsl r3
   275c0:	strt	r6, [r9], #32
   275c4:			; <UNDEFINED> instruction: 0xf7fb2002
   275c8:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   275cc:	subhi	pc, sp, #1
   275d0:	blcs	455e4 <_ZdlPv@@Base+0x1df4>
   275d4:	bichi	pc, r5, r1, asr #32
   275d8:	ldrbtmi	r4, [fp], #-2951	; 0xfffff479
   275dc:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   275e0:			; <UNDEFINED> instruction: 0xf7ff2103
   275e4:	blmi	16d6058 <_ZdlPv@@Base+0x1692868>
   275e8:	ldmdavs	r0!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
   275ec:	blx	fe1655b8 <_ZdlPv@@Base+0xfe121dc8>
   275f0:	ldmdavs	r0!, {r0, r1, r2, r9, sl, lr}
   275f4:	blx	2e55c0 <_ZdlPv@@Base+0x2a1dd0>
   275f8:	eorcs	r4, r8, r6, lsl #12
   275fc:			; <UNDEFINED> instruction: 0xf8d4f01c
   27600:	andcs	r4, r0, #84, 18	; 0x150000
   27604:	stmib	r0, {r0, r1, r9, sl, lr}^
   27608:	stmib	r3, {r0, r9, sp}^
   2760c:	andscs	r2, r8, r3, lsl #4
   27610:	andcs	lr, r5, #3194880	; 0x30c000
   27614:	bicsvs	r5, pc, r9, ror #16
   27618:	ldrhi	r3, [sl], #-264	; 0xfffffef8
   2761c:	subsvs	r6, lr, #25
   27620:	cmnvs	r0, r3, rrx
   27624:	movwcs	lr, #38008	; 0x9478
   27628:	ldrbt	r6, [r5], #-355	; 0xfffffe9d
   2762c:			; <UNDEFINED> instruction: 0xf7fb2002
   27630:	stmdacs	r0, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   27634:	mvnshi	pc, r1
   27638:	blcs	4564c <_ZdlPv@@Base+0x1e5c>
   2763c:	bicshi	pc, r9, r1, asr #32
   27640:	ldrbtmi	r4, [fp], #-2926	; 0xfffff492
   27644:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   27648:			; <UNDEFINED> instruction: 0xf7ff2103
   2764c:	andcs	fp, r0, r7, ror #20
   27650:	mrc2	7, 5, pc, cr4, cr11, {7}
   27654:			; <UNDEFINED> instruction: 0xf0412800
   27658:	blmi	1a87a18 <_ZdlPv@@Base+0x1a44228>
   2765c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   27660:	ldrdcs	lr, [r3, -r3]
   27664:	blt	16e5668 <_ZdlPv@@Base+0x16a1e78>
   27668:	stmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   2766c:	movwcs	r2, #516	; 0x204
   27670:			; <UNDEFINED> instruction: 0xf8c84640
   27674:	stmib	r8, {r2, r4, sp}^
   27678:			; <UNDEFINED> instruction: 0xf7ff3300
   2767c:	blmi	18a5f18 <_ZdlPv@@Base+0x1862728>
   27680:	beq	1663abc <_ZdlPv@@Base+0x16202cc>
   27684:			; <UNDEFINED> instruction: 0x4650447b
   27688:	movwls	r6, #19035	; 0x4a5b
   2768c:	mcr2	7, 2, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
   27690:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
   27694:			; <UNDEFINED> instruction: 0xf7ff3068
   27698:	blmi	1765efc <_ZdlPv@@Base+0x172270c>
   2769c:	movwls	r4, #13435	; 0x347b
   276a0:	ldrbtmi	r4, [fp], #-2907	; 0xfffff4a5
   276a4:	bcc	462ecc <_ZdlPv@@Base+0x41f6dc>
   276a8:	blcs	69f6f8 <_ZdlPv@@Base+0x65bf08>
   276ac:	ldrhi	pc, [fp, #0]!
   276b0:	svclt	0x00082b0a
   276b4:	andle	r2, r3, r1, lsl #2
   276b8:	blcs	2fae0 <__printf_chk@plt+0x1d6b0>
   276bc:	strthi	pc, [r6], -r0, asr #32
   276c0:			; <UNDEFINED> instruction: 0xf7fa4650
   276c4:	ldmdami	r3, {r0, r3, r5, fp, ip, sp, lr, pc}^
   276c8:	rsbcc	r4, r8, r8, ror r4
   276cc:			; <UNDEFINED> instruction: 0xf9fcf7ff
   276d0:			; <UNDEFINED> instruction: 0xf8d89b03
   276d4:	svcvs	0x00db2014
   276d8:			; <UNDEFINED> instruction: 0xd10f4293
   276dc:			; <UNDEFINED> instruction: 0xf0002b0f
   276e0:	blcs	5490ac <_ZdlPv@@Base+0x5058bc>
   276e4:	strthi	pc, [pc], -r0
   276e8:			; <UNDEFINED> instruction: 0xf0002b02
   276ec:	bmi	12c8f10 <_ZdlPv@@Base+0x1285720>
   276f0:	ldrbtmi	r9, [sl], #-2308	; 0xfffff6fc
   276f4:	addsmi	r6, r1, #335872	; 0x52000
   276f8:	eorshi	pc, r8, r1
   276fc:			; <UNDEFINED> instruction: 0xf0012b1d
   27700:	blcs	387948 <_ZdlPv@@Base+0x344158>
   27704:	andshi	pc, sl, r1
   27708:	bicle	r2, lr, r3, lsl fp
   2770c:	ldrb	r2, [r7, r0, lsr #2]
   27710:	andeq	r7, r4, r6, lsl #4
   27714:	andeq	r0, r0, ip, ror r1
   27718:	strdeq	r7, [r4], -sl
   2771c:	andeq	r7, r4, r6, asr #10
   27720:	andeq	sp, r4, r0, lsr #3
   27724:	muleq	r4, ip, r1
   27728:	ldrdeq	r7, [r4], -r8
   2772c:	andeq	sp, r4, r2, lsr #32
   27730:	andeq	r7, r4, lr, lsr #7
   27734:	andeq	r7, r4, r6, ror #2
   27738:	andeq	ip, r4, r4, asr #27
   2773c:	andeq	r7, r4, ip, asr #2
   27740:	andeq	r0, r0, r0, lsl #6
   27744:	andeq	r6, r4, r0, asr #27
   27748:	andeq	ip, r4, sl, ror #26
   2774c:	andeq	r7, r4, r8, lsl #2
   27750:	andeq	r0, r0, ip, ror #4
   27754:	andeq	r0, r0, ip, asr #5
   27758:			; <UNDEFINED> instruction: 0x000216b6
   2775c:	muleq	r2, sl, r6
   27760:	andeq	r0, r2, r2, lsl #13
   27764:	andeq	r1, r2, r4, lsl #12
   27768:	andeq	ip, r4, lr, ror #23
   2776c:	ldrdeq	ip, [r4], -r2
   27770:	andeq	ip, r4, lr, asr #23
   27774:			; <UNDEFINED> instruction: 0x0004cbb2
   27778:	andeq	ip, r4, sl, lsl #23
   2777c:	ldrdeq	r6, [r4], -lr
   27780:	ldrdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   27784:	andeq	r6, r4, lr, ror #28
   27788:	andeq	r6, r4, lr, asr #28
   2778c:	andeq	ip, r4, r6, lsl #21
   27790:	andeq	ip, r4, r4, ror sl
   27794:	andeq	r6, r4, r0, asr #27
   27798:	andeq	ip, r4, ip, asr sl
   2779c:	andeq	ip, r4, r4, asr #20
   277a0:	muleq	r4, lr, sp
   277a4:	andeq	ip, r4, sl, lsl sl
   277a8:	andeq	ip, r4, r4, lsl #20
   277ac:	andeq	ip, r4, r2, lsl #20
   277b0:	strdeq	ip, [r4], -lr
   277b4:	andeq	r6, r4, r6, lsr sp
   277b8:	andeq	ip, r4, ip, ror r9
   277bc:	andeq	r6, r4, ip, lsl #26
   277c0:	andeq	r6, r4, r6, ror #25
   277c4:	andeq	r6, r4, r4, asr #25
   277c8:	andeq	r6, r4, r4, ror ip
   277cc:	ldrdeq	ip, [r4], -r2
   277d0:	ldrdeq	r4, [r4], -ip
   277d4:	andeq	r6, r4, r2, lsr #23
   277d8:	andeq	r6, r4, r0, lsr #23
   277dc:	andeq	r6, r4, r2, ror #22
   277e0:	andeq	r6, r4, r0, ror #22
   277e4:	andeq	r0, r0, r8, asr #4
   277e8:	andeq	r1, r2, r8, ror r1
   277ec:	andeq	r6, r4, lr, asr #21
   277f0:	andeq	r1, r2, r6, lsr r3
   277f4:	andeq	r6, r4, r0, lsr #21
   277f8:	andeq	r6, r4, r2, ror sl
   277fc:	andeq	r6, r4, sl, lsl #20
   27800:	strdeq	r6, [r4], -r0
   27804:	andeq	ip, r4, r8, lsr #12
   27808:	andeq	ip, r4, sl, lsl r6
   2780c:	andeq	ip, r4, r0, lsl r6
   27810:	andeq	r1, r2, r6, lsr #3
   27814:	andeq	ip, r4, r4, ror #11
   27818:			; <UNDEFINED> instruction: 0x0004c5ba
   2781c:	stccc	8, cr15, [r4], #892	; 0x37c
   27820:	cmnvs	r2, lr, lsl #4
   27824:	stmiapl	sp!, {r1, r2, r4, r9, sl, fp, sp, pc}^
   27828:	andscc	r6, r8, r8, lsr #16
   2782c:			; <UNDEFINED> instruction: 0xffc8f7f0
   27830:	bicsvc	lr, r0, r0, lsl #22
   27834:	subne	r4, r9, r0, lsr r6
   27838:			; <UNDEFINED> instruction: 0xffbef016
   2783c:			; <UNDEFINED> instruction: 0xf7f16828
   27840:	andls	pc, r3, r5, ror #17
   27844:			; <UNDEFINED> instruction: 0xf01b2024
   27848:	bls	12770c <_ZdlPv@@Base+0xe3f1c>
   2784c:			; <UNDEFINED> instruction: 0x46056831
   27850:			; <UNDEFINED> instruction: 0xff5af011
   27854:			; <UNDEFINED> instruction: 0xf10de5e9
   27858:	andcs	r0, r4, #88, 20	; 0x58000
   2785c:	eorcs	r2, r4, r0, lsl #6
   27860:	andscs	pc, r4, sl, asr #17
   27864:	movwcc	lr, #2506	; 0x9ca
   27868:			; <UNDEFINED> instruction: 0xff9ef01b
   2786c:	beq	463094 <_ZdlPv@@Base+0x41f8a4>
   27870:			; <UNDEFINED> instruction: 0xf982f012
   27874:			; <UNDEFINED> instruction: 0xf7ff4650
   27878:			; <UNDEFINED> instruction: 0xf8dff927
   2787c:			; <UNDEFINED> instruction: 0xf8df3c4c
   27880:	ldrbtmi	r7, [fp], #-3148	; 0xfffff3b4
   27884:	mcrrvs	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
   27888:			; <UNDEFINED> instruction: 0xf103447f
   2788c:			; <UNDEFINED> instruction: 0xf8d30868
   27890:	ldrbtmi	fp, [lr], #-36	; 0xffffffdc
   27894:			; <UNDEFINED> instruction: 0xf8df3768
   27898:	ldrbtmi	r9, [r9], #3132	; 0xc3c
   2789c:	blcs	df8f0 <_ZdlPv@@Base+0x9c100>
   278a0:	ldrbthi	pc, [r4], #0	; <UNPREDICTABLE>
   278a4:	ldrsbcc	pc, [ip, #137]!	; 0x89	; <UNPREDICTABLE>
   278a8:			; <UNDEFINED> instruction: 0xf0402b00
   278ac:			; <UNDEFINED> instruction: 0xf8d985e1
   278b0:	ldrmi	r3, [fp, #36]	; 0x24
   278b4:	ldrbhi	pc, [ip]	; <UNPREDICTABLE>
   278b8:	ldrtmi	r2, [r8], -r1, lsl #2
   278bc:	ldc2l	7, cr15, [r4, #-1016]	; 0xfffffc08
   278c0:			; <UNDEFINED> instruction: 0xf0412800
   278c4:	strbmi	r8, [r0], -r3, lsr #32
   278c8:			; <UNDEFINED> instruction: 0xf8fef7ff
   278cc:	blcs	7838a0 <_ZdlPv@@Base+0x7400b0>
   278d0:	andhi	pc, r9, r1
   278d4:			; <UNDEFINED> instruction: 0xf0002b0d
   278d8:			; <UNDEFINED> instruction: 0xf8da85bf
   278dc:	addsmi	r2, r3, #20
   278e0:	blcs	41c090 <_ZdlPv@@Base+0x3d88a0>
   278e4:	strthi	pc, [lr], #0
   278e8:	bicsle	r2, r8, r4, lsl fp
   278ec:			; <UNDEFINED> instruction: 0xf8da6eb3
   278f0:	bne	fe6ef8f8 <_ZdlPv@@Base+0xfe6ac108>
   278f4:			; <UNDEFINED> instruction: 0xf383fab3
   278f8:	blcs	29e6c <__printf_chk@plt+0x17a3c>
   278fc:			; <UNDEFINED> instruction: 0xe7d1d0dc
   27900:	beq	1663d3c <_ZdlPv@@Base+0x162054c>
   27904:	movwcs	r2, #516	; 0x204
   27908:			; <UNDEFINED> instruction: 0xf8ca4650
   2790c:	stmib	sl, {r2, r4, sp}^
   27910:			; <UNDEFINED> instruction: 0xf7ff3300
   27914:			; <UNDEFINED> instruction: 0xf8dff8d9
   27918:			; <UNDEFINED> instruction: 0xf04f3bc0
   2791c:			; <UNDEFINED> instruction: 0xf8df0900
   27920:			; <UNDEFINED> instruction: 0x464e7bbc
   27924:			; <UNDEFINED> instruction: 0xf8df447b
   27928:			; <UNDEFINED> instruction: 0xf103bbb8
   2792c:	ldrbtmi	r0, [pc], #-2152	; 27934 <__printf_chk@plt+0x15504>
   27930:	ldrbtmi	r6, [fp], #2651	; 0xa5b
   27934:	ands	r9, lr, r3, lsl #6
   27938:			; <UNDEFINED> instruction: 0xf0002a02
   2793c:			; <UNDEFINED> instruction: 0xf8db84b4
   27940:	blcs	34138 <__printf_chk@plt+0x21d08>
   27944:	strhi	pc, [ip, #64]!	; 0x40
   27948:	ldrdcc	pc, [r4], -fp	; <UNPREDICTABLE>
   2794c:	addsmi	r9, r9, #49152	; 0xc000
   27950:	strhi	pc, [r6, #0]!
   27954:	blcc	fe365cd8 <_ZdlPv@@Base+0xfe3224e8>
   27958:			; <UNDEFINED> instruction: 0xf893447b
   2795c:	blx	fecf3b24 <_ZdlPv@@Base+0xfecb0334>
   27960:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   27964:	svclt	0x00182a02
   27968:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   2796c:	svclt	0x00182b00
   27970:			; <UNDEFINED> instruction: 0xf04f2601
   27974:	strbmi	r0, [r0], -r1, lsl #18
   27978:			; <UNDEFINED> instruction: 0xf8a6f7ff
   2797c:			; <UNDEFINED> instruction: 0xf0226ffa
   27980:	blcs	3685c8 <_ZdlPv@@Base+0x324dd8>
   27984:	strhi	pc, [r0]
   27988:			; <UNDEFINED> instruction: 0x3014f8da
   2798c:			; <UNDEFINED> instruction: 0xd1e1429a
   27990:			; <UNDEFINED> instruction: 0xf0002a0f
   27994:	bcs	548be0 <_ZdlPv@@Base+0x5053f0>
   27998:	asnvs<illegal precision>m	f5, #0.5
   2799c:	ldrdne	pc, [r0], -sl
   279a0:	blx	fecee314 <_ZdlPv@@Base+0xfecaab24>
   279a4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   279a8:	bicle	r2, r8, r0, lsl #22
   279ac:	strb	r2, [r0, r1, lsl #12]!
   279b0:	blcc	d65d34 <_ZdlPv@@Base+0xd22544>
   279b4:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   279b8:	blcs	265d3c <_ZdlPv@@Base+0x22254c>
   279bc:	stmiapl	r9!, {r0, r1, r3, r4, r5, r6, sl, lr}
   279c0:	ldrsbcs	pc, [ip, #131]!	; 0x83	; <UNPREDICTABLE>
   279c4:	stmdavs	fp, {r2, r8, ip, pc}
   279c8:	bvs	1695e38 <_ZdlPv@@Base+0x1652648>
   279cc:			; <UNDEFINED> instruction: 0xf0412900
   279d0:	ldmibvs	r9, {r1, pc}^
   279d4:			; <UNDEFINED> instruction: 0xf0074640
   279d8:	stmdacs	r0, {r0, r1, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   279dc:	andhi	pc, r1, r1, asr #32
   279e0:	blcc	265d64 <_ZdlPv@@Base+0x222574>
   279e4:	blgt	265d68 <_ZdlPv@@Base+0x222578>
   279e8:	ldrbtmi	r4, [ip], #1147	; 0x47b
   279ec:	strdcs	lr, [r0], -r6
   279f0:	stc2l	7, cr15, [r4], #1004	; 0x3ec
   279f4:	cmplt	r8, r1, lsl #12
   279f8:	bcc	ff265d7c <_ZdlPv@@Base+0xff22258c>
   279fc:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   27a00:			; <UNDEFINED> instruction: 0xff3cf7f0
   27a04:	bcc	ffb65d88 <_ZdlPv@@Base+0xffb22598>
   27a08:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   27a0c:	andcs	pc, r4, #12779520	; 0xc30000
   27a10:	bcc	ff965d94 <_ZdlPv@@Base+0xff9225a4>
   27a14:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   27a18:	ldrdcs	lr, [r3, -r3]
   27a1c:	ldmdalt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27a20:			; <UNDEFINED> instruction: 0xf10d201c
   27a24:			; <UNDEFINED> instruction: 0xf01b0a58
   27a28:			; <UNDEFINED> instruction: 0xf8dffebf
   27a2c:	andcs	r1, r0, #208, 20	; 0xd0000
   27a30:	stmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   27a34:	andcs	lr, r1, #192, 18	; 0x300000
   27a38:	stmib	r0, {r0, r1, r9, sl, lr}^
   27a3c:	stmib	r0, {r0, r1, r9, sp}^
   27a40:	ldrbmi	r2, [r0], -r5, lsl #4
   27a44:			; <UNDEFINED> instruction: 0xf8c85869
   27a48:	mrscc	r3, (UNDEF: 8)
   27a4c:	andcs	pc, r0, sl, asr #17
   27a50:	movwcs	r6, #16409	; 0x4019
   27a54:	andcs	pc, r4, sl, asr #17
   27a58:	andscc	pc, r4, sl, asr #17
   27a5c:			; <UNDEFINED> instruction: 0xf834f7ff
   27a60:	bcc	fe765de4 <_ZdlPv@@Base+0xfe7225f4>
   27a64:	bvc	fe765de8 <_ZdlPv@@Base+0xfe7225f8>
   27a68:			; <UNDEFINED> instruction: 0xf8df447b
   27a6c:			; <UNDEFINED> instruction: 0xf1036a9c
   27a70:			; <UNDEFINED> instruction: 0xf8df0968
   27a74:	bvs	17164dc <_ZdlPv@@Base+0x16d2cec>
   27a78:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
   27a7c:	ldrbtmi	r3, [fp], #1896	; 0x768
   27a80:	ands	r9, r4, r3, lsl #6
   27a84:			; <UNDEFINED> instruction: 0xf0002b02
   27a88:			; <UNDEFINED> instruction: 0xf8db83f4
   27a8c:	blcs	34284 <__printf_chk@plt+0x21e54>
   27a90:	strbhi	pc, [r5], #64	; 0x40	; <UNPREDICTABLE>
   27a94:	ldrdcc	pc, [r4], -fp	; <UNPREDICTABLE>
   27a98:	addsmi	r9, sl, #12288	; 0x3000
   27a9c:	ldrthi	pc, [pc], #0	; 27aa4 <__printf_chk@plt+0x15674>	; <UNPREDICTABLE>
   27aa0:	ldrtmi	r4, [r8], -r1, asr #12
   27aa4:	ldc2	7, cr15, [r8, #-1016]!	; 0xfffffc08
   27aa8:			; <UNDEFINED> instruction: 0xf0002800
   27aac:			; <UNDEFINED> instruction: 0x464886ff
   27ab0:			; <UNDEFINED> instruction: 0xf80af7ff
   27ab4:			; <UNDEFINED> instruction: 0xf0236ff3
   27ab8:	bcs	368300 <_ZdlPv@@Base+0x324b10>
   27abc:	strthi	pc, [r3], #0
   27ac0:			; <UNDEFINED> instruction: 0x2014f8da
   27ac4:			; <UNDEFINED> instruction: 0xd1eb4293
   27ac8:			; <UNDEFINED> instruction: 0xf0002b0f
   27acc:	blcs	5489f0 <_ZdlPv@@Base+0x505200>
   27ad0:	mrcvs	1, 5, sp, cr3, cr8, {6}
   27ad4:	ldrdcs	pc, [r0], -sl
   27ad8:	blx	fecee54c <_ZdlPv@@Base+0xfecaad5c>
   27adc:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   27ae0:	sbcsle	r2, sp, r0, lsl #22
   27ae4:	ldrdcs	lr, [r2], -r1
   27ae8:	stc2l	7, cr15, [r8], #-1004	; 0xfffffc14
   27aec:			; <UNDEFINED> instruction: 0xf0002800
   27af0:	stmdavc	r3, {r2, r4, r5, r7, r8, r9, sl, pc}
   27af4:			; <UNDEFINED> instruction: 0xf0402b00
   27af8:			; <UNDEFINED> instruction: 0xf8df8752
   27afc:	ldrbtmi	r3, [fp], #-2580	; 0xfffff5ec
   27b00:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   27b04:			; <UNDEFINED> instruction: 0xf7ff2103
   27b08:			; <UNDEFINED> instruction: 0xf8dfb809
   27b0c:	ldrbtmi	r9, [r9], #2568	; 0xa08
   27b10:	ldrsbge	pc, [ip, #137]!	; 0x89	; <UNPREDICTABLE>
   27b14:	svceq	0x0000f1ba
   27b18:	ldrbhi	pc, [r2], -r0, asr #32	; <UNPREDICTABLE>
   27b1c:			; <UNDEFINED> instruction: 0xf7fb2001
   27b20:	pkhbtmi	pc, r0, r1, lsl #23	; <UNPREDICTABLE>
   27b24:			; <UNDEFINED> instruction: 0xf0012800
   27b28:	stmdavc	r3, {r0, r2, r6, pc}
   27b2c:			; <UNDEFINED> instruction: 0xf0412b00
   27b30:			; <UNDEFINED> instruction: 0xf8df8065
   27b34:	ldrbtmi	r3, [fp], #-2532	; 0xfffff61c
   27b38:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   27b3c:			; <UNDEFINED> instruction: 0xf7fe2103
   27b40:	andcs	fp, r0, sp, ror #31
   27b44:	ldc2	7, cr15, [sl], #-1004	; 0xfffffc14
   27b48:			; <UNDEFINED> instruction: 0xfff6f7f8
   27b4c:	stmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   27b50:			; <UNDEFINED> instruction: 0xf8d2447a
   27b54:	blcs	3434c <__printf_chk@plt+0x21f1c>
   27b58:	ldrthi	pc, [r5], -r0	; <UNPREDICTABLE>
   27b5c:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   27b60:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   27b64:	ldrdcs	lr, [r3, -r3]
   27b68:	svclt	0x00d8f7fe
   27b6c:	andeq	pc, ip, r4, lsl #2
   27b70:			; <UNDEFINED> instruction: 0xf0022100
   27b74:	stmdacs	r0, {r0, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   27b78:	strthi	pc, [r9], -r0, asr #32
   27b7c:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   27b80:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   27b84:	ldrdcs	lr, [r3, -r3]
   27b88:	svclt	0x00c8f7fe
   27b8c:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   27b90:	strbmi	r2, [r0], -r0, lsl #2
   27b94:			; <UNDEFINED> instruction: 0xff78f002
   27b98:			; <UNDEFINED> instruction: 0xf0402800
   27b9c:			; <UNDEFINED> instruction: 0xf8df8734
   27ba0:			; <UNDEFINED> instruction: 0xf8df3988
   27ba4:	ldrbtmi	ip, [fp], #-2440	; 0xfffff678
   27ba8:	ldr	r4, [r7], #-1276	; 0xfffffb04
   27bac:			; <UNDEFINED> instruction: 0xf984f002
   27bb0:	stmdacs	r0, {r5, r6, sp, lr}
   27bb4:	mvnhi	pc, r0, asr #32
   27bb8:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   27bbc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   27bc0:	ldrdcs	lr, [r3, -r3]
   27bc4:	svclt	0x00aaf7fe
   27bc8:			; <UNDEFINED> instruction: 0xf7fb2002
   27bcc:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   27bd0:	ldrhi	pc, [fp, -r0]!
   27bd4:	blcs	45be8 <_ZdlPv@@Base+0x23f8>
   27bd8:	ldrbhi	pc, [r7], r0, asr #32	; <UNPREDICTABLE>
   27bdc:	ldmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   27be0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   27be4:	ldrdcs	lr, [r3, -r3]
   27be8:	svclt	0x0098f7fe
   27bec:	beq	1664028 <_ZdlPv@@Base+0x1620838>
   27bf0:	svceq	0x006cf1b8
   27bf4:	svclt	0x000c4650
   27bf8:	cmncs	r6, #-1275068415	; 0xb4000001
   27bfc:	movwcs	r9, #17156	; 0x4304
   27c00:	andscc	pc, r4, sl, asr #17
   27c04:	stmib	sl, {r8, r9, sp}^
   27c08:			; <UNDEFINED> instruction: 0xf7fe3300
   27c0c:			; <UNDEFINED> instruction: 0xf8dfff5d
   27c10:	tstcs	r1, r8, lsr #18
   27c14:	ldrbtmi	r4, [fp], #-1616	; 0xfffff9b0
   27c18:	andls	r6, r3, #368640	; 0x5a000
   27c1c:			; <UNDEFINED> instruction: 0xf966f7f9
   27c20:			; <UNDEFINED> instruction: 0xf0002800
   27c24:			; <UNDEFINED> instruction: 0xf8df8533
   27c28:	ldrbtmi	r0, [r8], #-2324	; 0xfffff6ec
   27c2c:			; <UNDEFINED> instruction: 0xf7fe3068
   27c30:			; <UNDEFINED> instruction: 0xf10dff4b
   27c34:	stmdbls	r4, {r3, r5, r8, fp}
   27c38:			; <UNDEFINED> instruction: 0xf0164648
   27c3c:	stmdacs	r0, {r0, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   27c40:	strhi	pc, [r4, #-0]!
   27c44:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   27c48:	svcvs	0x00db447b
   27c4c:			; <UNDEFINED> instruction: 0xf0002b1b
   27c50:	blcs	109c48 <_ZdlPv@@Base+0xc6458>
   27c54:	ldrbhi	pc, [r9, r0]!	; <UNPREDICTABLE>
   27c58:	stmiacs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   27c5c:			; <UNDEFINED> instruction: 0x3014f8da
   27c60:	svcvs	0x00d1447a
   27c64:	smlabble	sp, fp, r2, r4
   27c68:			; <UNDEFINED> instruction: 0xf0012b0f
   27c6c:	blcs	547cc0 <_ZdlPv@@Base+0x5044d0>
   27c70:	sbcshi	pc, r2, r1
   27c74:			; <UNDEFINED> instruction: 0xf0012b02
   27c78:	bvs	1507f90 <_ZdlPv@@Base+0x14c47a0>
   27c7c:	addsmi	r9, r3, #12288	; 0x3000
   27c80:	rschi	pc, ip, r1
   27c84:	stmiaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   27c88:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   27c8c:			; <UNDEFINED> instruction: 0xf7fe3068
   27c90:			; <UNDEFINED> instruction: 0xf8dffb6b
   27c94:			; <UNDEFINED> instruction: 0x460638b8
   27c98:			; <UNDEFINED> instruction: 0xf103447b
   27c9c:			; <UNDEFINED> instruction: 0xf7fe0068
   27ca0:			; <UNDEFINED> instruction: 0xf8dfff13
   27ca4:			; <UNDEFINED> instruction: 0xf8da38ac
   27ca8:	ldrbtmi	r2, [fp], #-20	; 0xffffffec
   27cac:	addsmi	r6, sl, #876	; 0x36c
   27cb0:	andhi	pc, r2, r1
   27cb4:	ldmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   27cb8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   27cbc:			; <UNDEFINED> instruction: 0xf101071b
   27cc0:			; <UNDEFINED> instruction: 0xf8da800b
   27cc4:	tstlt	r0, r4
   27cc8:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   27ccc:	mcrcs	7, 0, r4, cr0, cr8, {4}
   27cd0:	orrhi	pc, r8, r1
   27cd4:	ubfxcc	pc, pc, #17, #13
   27cd8:	cmnvs	r2, lr, lsl #4
   27cdc:	stmiapl	fp!, {r0, r4, r5, r9, sl, lr}^
   27ce0:			; <UNDEFINED> instruction: 0xf7f06818
   27ce4:			; <UNDEFINED> instruction: 0xf1b8fd85
   27ce8:			; <UNDEFINED> instruction: 0xf8d90f6c
   27cec:	andls	r1, r3, r0
   27cf0:			; <UNDEFINED> instruction: 0xf0014650
   27cf4:			; <UNDEFINED> instruction: 0xf0168169
   27cf8:	eorcs	pc, r4, pc, asr sp	; <UNPREDICTABLE>
   27cfc:	ldc2l	0, cr15, [r4, #-108]	; 0xffffff94
   27d00:			; <UNDEFINED> instruction: 0xf8da9a03
   27d04:	movwcs	r1, #0
   27d08:			; <UNDEFINED> instruction: 0xf0114605
   27d0c:			; <UNDEFINED> instruction: 0xf7fffd7f
   27d10:			; <UNDEFINED> instruction: 0xf10dbb8c
   27d14:	andcs	r0, r4, #88, 20	; 0x58000
   27d18:	ldrbmi	r2, [r0], -r0, lsl #6
   27d1c:	andscs	pc, r4, sl, asr #17
   27d20:	movwcc	lr, #2506	; 0x9ca
   27d24:	mrc2	7, 6, pc, cr0, cr14, {7}
   27d28:	ldrbmi	r2, [r0], -r1, lsl #2
   27d2c:			; <UNDEFINED> instruction: 0xf8def7f9
   27d30:	subsle	r2, r4, r0, lsl #16
   27d34:	stmdaeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   27d38:	rsbcc	r4, r8, r8, ror r4
   27d3c:	mcr2	7, 6, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
   27d40:	andcs	r2, r1, r0, lsl #2
   27d44:	mcrr2	0, 0, pc, r4, cr1	; <UNPREDICTABLE>
   27d48:	beq	463570 <_ZdlPv@@Base+0x41fd80>
   27d4c:	suble	r2, r6, r0, lsl #16
   27d50:	stmdahi	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   27d54:			; <UNDEFINED> instruction: 0xf10844f8
   27d58:	and	r0, r2, r8, ror #18
   27d5c:			; <UNDEFINED> instruction: 0xf7fe4648
   27d60:			; <UNDEFINED> instruction: 0xf8d8feb3
   27d64:	blcs	4f3f5c <_ZdlPv@@Base+0x4b076c>
   27d68:			; <UNDEFINED> instruction: 0xf8dfd0f8
   27d6c:	mrc	7, 0, r3, cr8, cr4, {7}
   27d70:	stmiapl	r8!, {r4, r9, fp, ip}^
   27d74:			; <UNDEFINED> instruction: 0xf974f7ec
   27d78:	stmdacs	r0, {r0, r1, ip, pc}
   27d7c:	ldrbhi	pc, [sl, -r0]!	; <UNPREDICTABLE>
   27d80:			; <UNDEFINED> instruction: 0xf10d9b03
   27d84:			; <UNDEFINED> instruction: 0x46490930
   27d88:	ldmvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
   27d8c:	ldmdblt	r0, {r3, r4, r7, r8, r9, sl, lr}
   27d90:			; <UNDEFINED> instruction: 0xf8c92300
   27d94:			; <UNDEFINED> instruction: 0xf10d3000
   27d98:			; <UNDEFINED> instruction: 0xf8d90840
   27d9c:	cmncs	r5, r0
   27da0:			; <UNDEFINED> instruction: 0xf0164640
   27da4:	ldrhlt	pc, [r0, #177]	; 0xb1	; <UNPREDICTABLE>
   27da8:	sbfxcc	pc, pc, #17, #25
   27dac:			; <UNDEFINED> instruction: 0x2014f8da
   27db0:	svcvs	0x00d9447b
   27db4:			; <UNDEFINED> instruction: 0xf040428a
   27db8:	bcs	4097e4 <_ZdlPv@@Base+0x3c5ff4>
   27dbc:	ldrbthi	pc, [sp], -r0	; <UNPREDICTABLE>
   27dc0:			; <UNDEFINED> instruction: 0xf0002a14
   27dc4:	bcs	c9d00 <_ZdlPv@@Base+0x86510>
   27dc8:	ldrhi	pc, [fp, r0]!
   27dcc:			; <UNDEFINED> instruction: 0xf8d89803
   27dd0:	stmdacs	r0, {ip}
   27dd4:	andhi	pc, sl, r1
   27dd8:	bvs	1701dec <_ZdlPv@@Base+0x16be5fc>
   27ddc:			; <UNDEFINED> instruction: 0xf8da4798
   27de0:	tstlt	r0, r4
   27de4:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   27de8:			; <UNDEFINED> instruction: 0xf8df4798
   27dec:			; <UNDEFINED> instruction: 0xf8df377c
   27df0:	ldrbtmi	ip, [fp], #-1916	; 0xfffff884
   27df4:			; <UNDEFINED> instruction: 0xf7ff44fc
   27df8:			; <UNDEFINED> instruction: 0xf10dbaf1
   27dfc:	andcs	r0, r4, #88, 20	; 0x58000
   27e00:	ldrbmi	r2, [r0], -r0, lsl #6
   27e04:	andscs	pc, r4, sl, asr #17
   27e08:	movwcc	lr, #2506	; 0x9ca
   27e0c:	mrc2	7, 2, pc, cr12, cr14, {7}
   27e10:			; <UNDEFINED> instruction: 0x3014f8da
   27e14:			; <UNDEFINED> instruction: 0xf0002b1d
   27e18:	blcs	38982c <_ZdlPv@@Base+0x34603c>
   27e1c:	ldrhi	pc, [r9], r0
   27e20:			; <UNDEFINED> instruction: 0x374cf8df
   27e24:	tstls	r3, r0, lsl r1
   27e28:	ldrbtmi	sl, [fp], #-2673	; 0xfffff58f
   27e2c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   27e30:	msreq	SPSR_f, r3, lsl #2
   27e34:	bvs	16f9880 <_ZdlPv@@Base+0x16b6090>
   27e38:	bne	463660 <_ZdlPv@@Base+0x41fe70>
   27e3c:	movwls	r9, #37381	; 0x9205
   27e40:			; <UNDEFINED> instruction: 0x3730f8df
   27e44:	movwls	r4, #17531	; 0x447b
   27e48:			; <UNDEFINED> instruction: 0x372cf8df
   27e4c:	movwls	r4, #33915	; 0x847b
   27e50:	beq	4636b8 <_ZdlPv@@Base+0x41fec8>
   27e54:	mrc2	7, 1, pc, cr8, cr14, {7}
   27e58:	bl	28ea70 <_ZdlPv@@Base+0x24b280>
   27e5c:			; <UNDEFINED> instruction: 0xf8da0108
   27e60:	svcvs	0x00db2014
   27e64:			; <UNDEFINED> instruction: 0xd1154293
   27e68:			; <UNDEFINED> instruction: 0xf0002b0f
   27e6c:	blcs	548974 <_ZdlPv@@Base+0x505184>
   27e70:	adcshi	pc, r1, #0
   27e74:			; <UNDEFINED> instruction: 0xf0002b02
   27e78:			; <UNDEFINED> instruction: 0xf8df8193
   27e7c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
   27e80:	ldrsbeq	pc, [ip, #130]!	; 0x82	; <UNPREDICTABLE>
   27e84:			; <UNDEFINED> instruction: 0xf0402800
   27e88:	bvs	14c9764 <_ZdlPv@@Base+0x1485f74>
   27e8c:	addsmi	r9, r0, #589824	; 0x90000
   27e90:	ldrthi	pc, [r0], -r0	; <UNPREDICTABLE>
   27e94:	blcs	ce6bc <_ZdlPv@@Base+0x8aecc>
   27e98:			; <UNDEFINED> instruction: 0x2070f892
   27e9c:	orrhi	pc, r8, r0
   27ea0:	andvc	r2, fp, r0, lsl #6
   27ea4:			; <UNDEFINED> instruction: 0x06d8f8df
   27ea8:	stmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   27eac:	rsbcc	r4, r8, r8, ror r4
   27eb0:			; <UNDEFINED> instruction: 0xff32f7f8
   27eb4:	strbmi	r4, [r0], -r1, lsl #12
   27eb8:			; <UNDEFINED> instruction: 0xf8d0f018
   27ebc:			; <UNDEFINED> instruction: 0x36c4f8df
   27ec0:			; <UNDEFINED> instruction: 0xf8df4642
   27ec4:	andcs	r1, r2, r4, asr #13
   27ec8:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   27ecc:			; <UNDEFINED> instruction: 0xf7f89300
   27ed0:			; <UNDEFINED> instruction: 0xf1b9f903
   27ed4:	andle	r0, r5, r0, lsl #30
   27ed8:	ldrmi	r9, [r9, #2821]	; 0xb05
   27edc:	strbmi	sp, [r8], -r2
   27ee0:	ldmib	r6!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27ee4:	ssatcc	pc, #5, pc, asr #17	; <UNPREDICTABLE>
   27ee8:			; <UNDEFINED> instruction: 0xf8d358eb
   27eec:			; <UNDEFINED> instruction: 0xf8da8000
   27ef0:	tstlt	r0, r4
   27ef4:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   27ef8:			; <UNDEFINED> instruction: 0xf8c44798
   27efc:			; <UNDEFINED> instruction: 0xf1b88000
   27f00:			; <UNDEFINED> instruction: 0xf0400f00
   27f04:			; <UNDEFINED> instruction: 0xf8df8677
   27f08:	ldrbtmi	r3, [fp], #-1672	; 0xfffff978
   27f0c:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   27f10:			; <UNDEFINED> instruction: 0xf7fe2103
   27f14:			; <UNDEFINED> instruction: 0xf890be03
   27f18:			; <UNDEFINED> instruction: 0xf1b88001
   27f1c:			; <UNDEFINED> instruction: 0xf0010f00
   27f20:			; <UNDEFINED> instruction: 0xf1a8800e
   27f24:	sbcslt	r0, sl, #-1946157055	; 0x8c000001
   27f28:	vpmax.s8	d18, d0, d15
   27f2c:	bge	5c9e40 <_ZdlPv@@Base+0x586650>
   27f30:	andls	r4, r3, #68157440	; 0x4100000
   27f34:			; <UNDEFINED> instruction: 0xf0184610
   27f38:			; <UNDEFINED> instruction: 0xf8dff8a9
   27f3c:			; <UNDEFINED> instruction: 0xf8df3648
   27f40:	andcs	r1, r2, r4, asr r6
   27f44:	stmiapl	fp!, {r0, r1, r9, fp, ip, pc}^
   27f48:	movwls	r4, #1145	; 0x479
   27f4c:			; <UNDEFINED> instruction: 0xf8c4f7f8
   27f50:			; <UNDEFINED> instruction: 0x3644f8df
   27f54:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   27f58:	rsbvs	r2, r2, r0, lsl #4
   27f5c:	ldrdcs	lr, [r3, -r3]
   27f60:	ldcllt	7, cr15, [ip, #1016]	; 0x3f8
   27f64:			; <UNDEFINED> instruction: 0x3634f8df
   27f68:			; <UNDEFINED> instruction: 0xf8d3447b
   27f6c:			; <UNDEFINED> instruction: 0xf1b8822c
   27f70:			; <UNDEFINED> instruction: 0xf0400f00
   27f74:	eorscs	r8, r0, r1, asr #14
   27f78:	ldc2	0, cr15, [r6], {27}
   27f7c:	tstcs	r1, r2, asr #12
   27f80:			; <UNDEFINED> instruction: 0xf0114605
   27f84:	strdvs	pc, [r5], #-255	; 0xffffff01	; <UNPREDICTABLE>
   27f88:	cmnvs	r3, lr, lsl #6
   27f8c:	svclt	0x00c4f7fe
   27f90:			; <UNDEFINED> instruction: 0x360cf8df
   27f94:			; <UNDEFINED> instruction: 0xf8d3447b
   27f98:			; <UNDEFINED> instruction: 0xf1b8822c
   27f9c:			; <UNDEFINED> instruction: 0xf0400f00
   27fa0:	eorscs	r8, r0, sp, ror #13
   27fa4:	stc2	0, cr15, [r0], {27}
   27fa8:	strbmi	r4, [r1], -r2, asr #12
   27fac:			; <UNDEFINED> instruction: 0xf0114605
   27fb0:	strb	pc, [r8, r9, ror #31]!	; <UNPREDICTABLE>
   27fb4:	strbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   27fb8:			; <UNDEFINED> instruction: 0xf8df2200
   27fbc:	andcs	r1, r1, ip, ror #11
   27fc0:	rsbvs	r4, r2, fp, ror r4
   27fc4:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   27fc8:	eorcs	pc, ip, #13697024	; 0xd10000
   27fcc:	andeq	pc, r4, #12648448	; 0xc10000
   27fd0:	ldmvs	sl, {r4, fp, ip}^
   27fd4:	eoreq	pc, ip, #12648448	; 0xc10000
   27fd8:			; <UNDEFINED> instruction: 0xf7fe6919
   27fdc:			; <UNDEFINED> instruction: 0xf8dfbd9f
   27fe0:	ldrbtmi	r3, [fp], #-1484	; 0xfffffa34
   27fe4:	eorcc	pc, ip, #13828096	; 0xd30000
   27fe8:			; <UNDEFINED> instruction: 0xf0402b00
   27fec:	eorscs	r8, r0, ip, asr #13
   27ff0:	blx	ff6e4066 <_ZdlPv@@Base+0xff6a0876>
   27ff4:	ldrmi	r2, [r1], -r1, lsl #4
   27ff8:			; <UNDEFINED> instruction: 0xf0114605
   27ffc:	strb	pc, [r2, r3, asr #31]	; <UNPREDICTABLE>
   28000:	strcc	pc, [ip, #2271]!	; 0x8df
   28004:			; <UNDEFINED> instruction: 0xf8df2200
   28008:	andcs	r1, r1, ip, lsr #11
   2800c:	rsbvs	r4, r2, fp, ror r4
   28010:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   28014:	eorcs	pc, ip, #13697024	; 0xd10000
   28018:	andeq	pc, r4, #12648448	; 0xc10000
   2801c:	ldmvs	sl, {r4, r6, r9, sl, fp, ip}^
   28020:	eoreq	pc, ip, #12648448	; 0xc10000
   28024:			; <UNDEFINED> instruction: 0xf7fe6919
   28028:	blx	1817614 <_ZdlPv@@Base+0x17d3e24>
   2802c:	movwcs	pc, #10376	; 0x2888	; <UNPREDICTABLE>
   28030:	andhi	pc, r8, r4, lsl #17
   28034:			; <UNDEFINED> instruction: 0xf7fe6163
   28038:	tstcs	r1, #444	; 0x1bc
   2803c:	andhi	pc, r8, r4, lsl #17
   28040:			; <UNDEFINED> instruction: 0xf7fe6163
   28044:	tstcs	sp, #420	; 0x1a4
   28048:			; <UNDEFINED> instruction: 0xf7fe6163
   2804c:			; <UNDEFINED> instruction: 0xf8dfbf65
   28050:			; <UNDEFINED> instruction: 0xf8df3568
   28054:	ldrbtmi	r8, [fp], #-1384	; 0xfffffa98
   28058:	ldmdavs	r8, {r3, r4, r5, r6, r7, sl, lr}
   2805c:	ldrsbne	pc, [ip, #136]!	; 0x88	; <UNPREDICTABLE>
   28060:	ldclvs	8, cr6, [fp], {3}
   28064:	movwcs	r4, #6040	; 0x1798
   28068:	mvnscc	pc, r8, asr #17
   2806c:	svclt	0x0046f7fe
   28070:	strbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   28074:	bvs	14f9264 <_ZdlPv@@Base+0x14b5a74>
   28078:	subsvs	r3, r3, #67108864	; 0x4000000
   2807c:	svclt	0x003ef7fe
   28080:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   28084:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   28088:	ldcvs	8, cr6, [fp, #-12]
   2808c:			; <UNDEFINED> instruction: 0xf8df4798
   28090:	ldrbtmi	r3, [fp], #-1336	; 0xfffffac8
   28094:	mvnseq	pc, r3, asr #17
   28098:	svclt	0x0030f7fe
   2809c:	cmnvs	r3, sp, lsl #6
   280a0:	svclt	0x003af7fe
   280a4:	cmnvs	r3, r9, lsl r3
   280a8:	svclt	0x0036f7fe
   280ac:	ldrcs	pc, [ip, #-2271]	; 0xfffff721
   280b0:	bvs	14f92a0 <_ZdlPv@@Base+0x14b5ab0>
   280b4:	subsvs	r3, r3, #1024	; 0x400
   280b8:	svclt	0x0020f7fe
   280bc:	cmnvs	r3, r3, lsl r3
   280c0:	svclt	0x002af7fe
   280c4:	cmnvs	r3, r0, lsl #6
   280c8:	svclt	0x0026f7fe
   280cc:	cmnvs	r3, sl, lsl #6
   280d0:	svclt	0x0022f7fe
   280d4:	stmdacs	r0, {r3, r4, r5, fp, sp, lr}
   280d8:	stmdavs	r3, {r0, r3, r4, r6, ip, lr, pc}
   280dc:	ldrdcc	pc, [ip], r3
   280e0:			; <UNDEFINED> instruction: 0x46054798
   280e4:	suble	r2, ip, r0, lsl #16
   280e8:			; <UNDEFINED> instruction: 0xf1054620
   280ec:			; <UNDEFINED> instruction: 0xf7f8011c
   280f0:	stmdavs	fp!, {r0, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   280f4:	ldmdavs	fp, {r3, r5, r9, sl, lr}^
   280f8:			; <UNDEFINED> instruction: 0xf7fe4798
   280fc:	movwcs	fp, #7949	; 0x1f0d
   28100:			; <UNDEFINED> instruction: 0xf7fe6163
   28104:			; <UNDEFINED> instruction: 0xf8dfbf09
   28108:	smlabtcs	r0, r8, r4, r3
   2810c:	strbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   28110:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   28114:			; <UNDEFINED> instruction: 0xf8c2681b
   28118:	ldmib	r3, {r2, r9, ip}^
   2811c:			; <UNDEFINED> instruction: 0xf7fe2103
   28120:	movwcs	fp, #23805	; 0x5cfd
   28124:			; <UNDEFINED> instruction: 0xf7fe6163
   28128:	sbclt	fp, r1, #3952	; 0xf70
   2812c:			; <UNDEFINED> instruction: 0xf7f94650
   28130:			; <UNDEFINED> instruction: 0xf7fefaf3
   28134:	subcs	fp, r0, r5, ror pc
   28138:	blx	de41ae <_ZdlPv@@Base+0xda09be>
   2813c:			; <UNDEFINED> instruction: 0x46054651
   28140:	blx	ffce6130 <_ZdlPv@@Base+0xffca2940>
   28144:			; <UNDEFINED> instruction: 0xf7f74650
   28148:	movwcs	pc, #60483	; 0xec43	; <UNPREDICTABLE>
   2814c:	cmnvs	r3, r5, rrx
   28150:	mcrlt	7, 7, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   28154:	svclt	0x0018280a
   28158:	svccc	0x00fff1b0
   2815c:			; <UNDEFINED> instruction: 0xf8dfd1eb
   28160:	andcs	r3, r2, r4, lsr #8
   28164:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   28168:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   2816c:	movwls	r4, #1562	; 0x61a
   28170:			; <UNDEFINED> instruction: 0xffb2f7f7
   28174:			; <UNDEFINED> instruction: 0xf7f74650
   28178:			; <UNDEFINED> instruction: 0xf8dffc2b
   2817c:	ldrbtmi	r3, [fp], #-1120	; 0xfffffba0
   28180:	ldmdavs	fp!, {r0, r3, r5, r6, r7, r9, sl, sp, lr, pc}
   28184:	cmnvs	r2, lr, lsl #4
   28188:			; <UNDEFINED> instruction: 0xf7fe6063
   2818c:			; <UNDEFINED> instruction: 0xf8dfbec5
   28190:	vqshl.s8	<illegal reg q8.5>, q0, q0
   28194:	ldrbtmi	r7, [r9], #-107	; 0xffffff95
   28198:			; <UNDEFINED> instruction: 0xf93af017
   2819c:			; <UNDEFINED> instruction: 0xe79c6838
   281a0:			; <UNDEFINED> instruction: 0xf89a9a04
   281a4:			; <UNDEFINED> instruction: 0xf8920008
   281a8:	addsmi	r2, r0, #112	; 0x70
   281ac:	mcrge	4, 3, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
   281b0:	bcs	441e0 <_ZdlPv@@Base+0x9f0>
   281b4:	mrcge	4, 3, APSR_nzcv, cr6, cr15, {1}
   281b8:			; <UNDEFINED> instruction: 0xf1089b03
   281bc:	ldrmi	r0, [r8, #2049]	; 0x801
   281c0:	mcrge	6, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   281c4:	ldrmi	r9, [r9, #2821]	; 0xb05
   281c8:	blls	11c290 <_ZdlPv@@Base+0xd8aa0>
   281cc:	qaddls	r0, r9, r6
   281d0:			; <UNDEFINED> instruction: 0xf7e94608
   281d4:	strbmi	lr, [r9], -r6, lsr #31
   281d8:	andls	r9, r7, r3, lsl #20
   281dc:	ldmda	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   281e0:			; <UNDEFINED> instruction: 0xf7ea4648
   281e4:	stmdbls	r6, {r1, r2, r4, r5, fp, sp, lr, pc}
   281e8:	tstls	r3, r7, lsl #22
   281ec:			; <UNDEFINED> instruction: 0xe62f4699
   281f0:	ldrbtmi	r4, [fp], #-3068	; 0xfffff404
   281f4:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   281f8:			; <UNDEFINED> instruction: 0xf8df2103
   281fc:			; <UNDEFINED> instruction: 0xf04fc3ec
   28200:	ldrbtmi	r0, [ip], #3584	; 0xe00
   28204:	andeq	pc, r4, #220, 16	; 0xdc0000
   28208:			; <UNDEFINED> instruction: 0x0e80e9cc
   2820c:	stclt	7, cr15, [r6], {254}	; 0xfe
   28210:	andcs	r4, sp, #251904	; 0x3d800
   28214:	tstcs	r0, r2, ror #2
   28218:			; <UNDEFINED> instruction: 0xf8d3447b
   2821c:	stmib	r3, {r2, r9, sp}^
   28220:			; <UNDEFINED> instruction: 0xf7fe2180
   28224:	tstcs	r9, r9, ror lr
   28228:	blt	12e622c <_ZdlPv@@Base+0x12a2a3c>
   2822c:			; <UNDEFINED> instruction: 0xf7e92020
   28230:			; <UNDEFINED> instruction: 0x2320ef78
   28234:	stmdbls	r5, {r0, r1, r9, fp, ip, pc}
   28238:			; <UNDEFINED> instruction: 0xf7e94681
   2823c:			; <UNDEFINED> instruction: 0x2320ef10
   28240:	str	r9, [r5], -r3, lsl #6
   28244:			; <UNDEFINED> instruction: 0xf8da6f73
   28248:	bne	fe6f0280 <_ZdlPv@@Base+0xfe6aca90>
   2824c:			; <UNDEFINED> instruction: 0xf383fab3
   28250:	blcs	2a7c4 <__printf_chk@plt+0x18394>
   28254:	blge	c65358 <_ZdlPv@@Base+0xc21b68>
   28258:	bllt	96625c <_ZdlPv@@Base+0x922a6c>
   2825c:			; <UNDEFINED> instruction: 0xf8da6f73
   28260:	bne	fe6f0298 <_ZdlPv@@Base+0xfe6acaa8>
   28264:			; <UNDEFINED> instruction: 0xf383fab3
   28268:	blcs	2a7dc <__printf_chk@plt+0x183ac>
   2826c:	cfldrsge	mvf15, [r8], {63}	; 0x3f
   28270:			; <UNDEFINED> instruction: 0xf896e40b
   28274:			; <UNDEFINED> instruction: 0xf89a3070
   28278:	bne	fe6f02a0 <_ZdlPv@@Base+0xfe6acab0>
   2827c:			; <UNDEFINED> instruction: 0xf383fab3
   28280:	blcs	2a7f4 <__printf_chk@plt+0x183c4>
   28284:	cfstrsge	mvf15, [ip], {63}	; 0x3f
   28288:	bllt	2628c <__printf_chk@plt+0x13e5c>
   2828c:			; <UNDEFINED> instruction: 0x3070f896
   28290:	mulcs	r8, sl, r8
   28294:	blx	feceed08 <_ZdlPv@@Base+0xfecab518>
   28298:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2829c:			; <UNDEFINED> instruction: 0xf43f2b00
   282a0:			; <UNDEFINED> instruction: 0xf7ffab0b
   282a4:			; <UNDEFINED> instruction: 0xf897baff
   282a8:			; <UNDEFINED> instruction: 0xf89a3070
   282ac:	addsmi	r1, r9, #8
   282b0:	blge	15a54b4 <_ZdlPv@@Base+0x1561cc4>
   282b4:	bllt	11262b8 <_ZdlPv@@Base+0x10e2ac8>
   282b8:			; <UNDEFINED> instruction: 0xf8da6f7b
   282bc:	bne	16ec2f4 <_ZdlPv@@Base+0x16a8b04>
   282c0:			; <UNDEFINED> instruction: 0xf383fab3
   282c4:			; <UNDEFINED> instruction: 0xf7ff095b
   282c8:	svcvs	0x0053bb6f
   282cc:	ldrdcs	pc, [ip], -r8
   282d0:	blx	feceed44 <_ZdlPv@@Base+0xfecab554>
   282d4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   282d8:			; <UNDEFINED> instruction: 0xf43e2b00
   282dc:			; <UNDEFINED> instruction: 0xf7feaf19
   282e0:			; <UNDEFINED> instruction: 0xf892bf0a
   282e4:			; <UNDEFINED> instruction: 0xf8983070
   282e8:	bne	fe6f0310 <_ZdlPv@@Base+0xfe6acb20>
   282ec:			; <UNDEFINED> instruction: 0xf383fab3
   282f0:	blcs	2a864 <__printf_chk@plt+0x18434>
   282f4:	svcge	0x000cf43e
   282f8:	mrclt	7, 7, APSR_nzcv, cr13, cr14, {7}
   282fc:			; <UNDEFINED> instruction: 0xf8929a03
   28300:			; <UNDEFINED> instruction: 0xf8981070
   28304:	addsmi	r2, r1, #8
   28308:	ldmibge	r1!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   2830c:			; <UNDEFINED> instruction: 0x1e984ab8
   28310:	svclt	0x001849b8
   28314:	stmiapl	sl!, {r0, sp}
   28318:			; <UNDEFINED> instruction: 0xf8914479
   2831c:	ldmdavs	r2, {r4, r5, r6, ip}
   28320:	svclt	0x00082900
   28324:	bcc	30330 <__printf_chk@plt+0x1df00>
   28328:	andcs	fp, r1, #24, 30	; 0x60
   2832c:	ldmdbcs	ip, {r5, r6, r7, r8, fp, ip, sp, pc}^
   28330:	stmibge	r6, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   28334:			; <UNDEFINED> instruction: 0xf43f2a00
   28338:	ldrbmi	sl, [r0], -r3, asr #19
   2833c:			; <UNDEFINED> instruction: 0xf9ecf7f9
   28340:			; <UNDEFINED> instruction: 0xf7ff215c
   28344:	bls	116a40 <_ZdlPv@@Base+0xd3250>
   28348:	ldrdne	pc, [r0], -r8
   2834c:	bne	14c3d9c <_ZdlPv@@Base+0x14805ac>
   28350:			; <UNDEFINED> instruction: 0xf282fab2
   28354:	bcs	2a8a4 <__printf_chk@plt+0x18474>
   28358:	stmibge	r9, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   2835c:	stmiapl	sl!, {r2, r5, r7, r9, fp, lr}
   28360:	bcc	423b0 <__printf_chk@plt+0x2ff80>
   28364:	andcs	fp, r1, #24, 30	; 0x60
   28368:	svclt	0x00142b14
   2836c:			; <UNDEFINED> instruction: 0xf0022200
   28370:	bcs	28b7c <__printf_chk@plt+0x1674c>
   28374:			; <UNDEFINED> instruction: 0x81bff040
   28378:	andseq	pc, r6, #-1073741784	; 0xc0000028
   2837c:	ldmdble	fp, {r0, r9, fp, sp}
   28380:	andeq	pc, r4, #35	; 0x23
   28384:	bcs	f6ff8 <_ZdlPv@@Base+0xb3808>
   28388:	blcs	97ff0 <_ZdlPv@@Base+0x54800>
   2838c:	ldmibge	fp, {r0, r1, r2, r3, r4, r5, r6, r9, sl, ip, sp, lr, pc}
   28390:			; <UNDEFINED> instruction: 0xf10d4658
   28394:			; <UNDEFINED> instruction: 0xf7f80930
   28398:			; <UNDEFINED> instruction: 0x4601fcbf
   2839c:			; <UNDEFINED> instruction: 0xf0174648
   283a0:	blmi	1e67d1c <_ZdlPv@@Base+0x1e2452c>
   283a4:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx10
   283a8:	andcs	r1, r2, r0, lsl sl
   283ac:	movwls	r5, #2283	; 0x8eb
   283b0:	mrc2	7, 4, pc, cr2, cr7, {7}
   283b4:	stmiblt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   283b8:	ldrbmi	r2, [r0], -r0, lsr #2
   283bc:			; <UNDEFINED> instruction: 0xf9acf7f9
   283c0:	stmiblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   283c4:			; <UNDEFINED> instruction: 0xf8d89a03
   283c8:	svcvs	0x0052100c
   283cc:	blx	fecaed1c <_ZdlPv@@Base+0xfec6b52c>
   283d0:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   283d4:	bls	1622d8 <_ZdlPv@@Base+0x11eae8>
   283d8:	ldrdeq	pc, [r0], -sl
   283dc:	bne	4c3e2c <_ZdlPv@@Base+0x48063c>
   283e0:			; <UNDEFINED> instruction: 0xf282fab2
   283e4:	bcs	2a934 <__printf_chk@plt+0x18504>
   283e8:	cfstrdge	mvd15, [r7, #-508]	; 0xfffffe04
   283ec:	bls	161954 <_ZdlPv@@Base+0x11e164>
   283f0:	ldrdeq	pc, [ip], -sl
   283f4:	bne	4c4144 <_ZdlPv@@Base+0x480954>
   283f8:			; <UNDEFINED> instruction: 0xf282fab2
   283fc:	bcs	2a94c <__printf_chk@plt+0x1851c>
   28400:	cfldrsge	mvf15, [fp, #-508]!	; 0xfffffe04
   28404:	blmi	1f6193c <_ZdlPv@@Base+0x1f1e14c>
   28408:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2840c:			; <UNDEFINED> instruction: 0xf100071a
   28410:	ldmdami	sl!, {r3, r6, r8, r9, pc}^
   28414:			; <UNDEFINED> instruction: 0xf7f94478
   28418:			; <UNDEFINED> instruction: 0xf7f8fbf7
   2841c:			; <UNDEFINED> instruction: 0xf8d8f8d3
   28420:	mrslt	r5, (UNDEF: 77)
   28424:	and	r2, r0, r0, lsl #4
   28428:	stmdavs	fp!, {r0, r2, r3, r4, r9, sl, lr}^
   2842c:	strtmi	r6, [sl], -sl, rrx
   28430:	mvnsle	r2, r0, lsl #22
   28434:	andcc	pc, r0, r8, asr #17
   28438:			; <UNDEFINED> instruction: 0xf01b2020
   2843c:			; <UNDEFINED> instruction: 0x4629f9b5
   28440:			; <UNDEFINED> instruction: 0xf0114605
   28444:			; <UNDEFINED> instruction: 0xf8dafa4f
   28448:	stmdacs	r0, {r2}
   2844c:	cfldrsge	mvf15, [fp, #252]	; 0xfc
   28450:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   28454:	ldr	r4, [r6, #1944]	; 0x798
   28458:	ldrbtmi	r4, [fp], #-2921	; 0xfffff497
   2845c:			; <UNDEFINED> instruction: 0x071f681b
   28460:	mvnshi	pc, #0, 2
   28464:	ldrbtmi	r4, [r8], #-2151	; 0xfffff799
   28468:	blx	ff3e6456 <_ZdlPv@@Base+0xff3a2c66>
   2846c:			; <UNDEFINED> instruction: 0xf8aaf7f8
   28470:	ldrdeq	pc, [r4], -sl
   28474:	stmdavs	r3, {r4, r8, ip, sp, pc}
   28478:			; <UNDEFINED> instruction: 0x4798685b
   2847c:	stc	3, cr2, [r4, #56]	; 0x38
   28480:	cmnvs	r3, r1, lsl #20
   28484:	stcllt	7, cr15, [r8, #-1016]	; 0xfffffc08
   28488:	ldrbtmi	r4, [fp], #-2911	; 0xfffff4a1
   2848c:			; <UNDEFINED> instruction: 0x071a681b
   28490:	rscshi	pc, fp, #0, 2
   28494:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
   28498:	blx	fede6486 <_ZdlPv@@Base+0xfeda2c96>
   2849c:			; <UNDEFINED> instruction: 0xf892f7f8
   284a0:	ldrdeq	pc, [r4], -sl
   284a4:	streq	pc, [r1], -r6, lsl #1
   284a8:	stmdbeq	r9, {r1, r2, r9, fp, sp, lr, pc}
   284ac:	stmdavs	r3, {r4, r8, ip, sp, pc}
   284b0:			; <UNDEFINED> instruction: 0x4798685b
   284b4:	ldmdbeq	r0!, {r0, r3, r8, ip, sp, lr, pc}
   284b8:			; <UNDEFINED> instruction: 0xf8842302
   284bc:	cmnvs	r3, r8
   284c0:	stclt	7, cr15, [sl, #-1016]!	; 0xfffffc08
   284c4:	andeq	r0, r0, ip, ror #4
   284c8:	andeq	ip, r4, sl, lsr #8
   284cc:	andeq	ip, r4, r4, lsr #8
   284d0:	andeq	ip, r4, sl, lsl r4
   284d4:	andeq	ip, r4, r2, lsl r4
   284d8:	andeq	ip, r4, r8, lsl #7
   284dc:	andeq	ip, r4, lr, ror r3
   284e0:	andeq	ip, r4, sl, ror r3
   284e4:	andeq	ip, r4, r4, asr r3
   284e8:	strdeq	ip, [r4], -r0
   284ec:	andeq	r6, r4, r4, ror #12
   284f0:	andeq	ip, r4, r2, asr #5
   284f4:	andeq	ip, r4, r2, lsr #5
   284f8:	andeq	r6, r4, r8, lsr r6
   284fc:	andeq	r0, r0, r8, ror #5
   28500:	andeq	ip, r4, r4, asr #4
   28504:	andeq	ip, r4, r4, lsr r2
   28508:	andeq	ip, r4, r2, lsr r2
   2850c:	andeq	ip, r4, lr, lsr #4
   28510:	andeq	r6, r4, lr, asr #10
   28514:	muleq	r4, lr, r1
   28518:	andeq	r6, r4, r6, lsl r5
   2851c:	andeq	ip, r4, ip, asr r1
   28520:	andeq	r6, r4, ip, ror #9
   28524:	andeq	r6, r4, ip, asr #9
   28528:	andeq	r6, r4, r6, lsr #9
   2852c:	andeq	ip, r4, r4, lsl #2
   28530:	muleq	r4, r0, r4
   28534:	andeq	r6, r4, ip, ror #8
   28538:	muleq	r4, r6, r0
   2853c:	andeq	ip, r4, r2, lsl #1
   28540:	andeq	ip, r4, r4, rrx
   28544:	andeq	ip, r4, ip, asr #32
   28548:	andeq	ip, r4, r2, lsr #32
   2854c:	andeq	ip, r4, r4, lsl r0
   28550:	andeq	ip, r4, r2
   28554:	andeq	r6, r4, r4, asr r3
   28558:	andeq	fp, r4, r4, ror pc
   2855c:	andeq	fp, r4, r8, asr pc
   28560:	andeq	r0, r0, r0, asr #3
   28564:	strdeq	fp, [r4], -ip
   28568:	andeq	r6, r4, sl, asr r2
   2856c:			; <UNDEFINED> instruction: 0x0004beb8
   28570:	andeq	fp, r4, r2, lsl #29
   28574:	andeq	fp, r4, r8, ror #28
   28578:	andeq	fp, r4, r0, ror #28
   2857c:	andeq	fp, r4, lr, lsr #28
   28580:	andeq	fp, r4, r0, lsl #28
   28584:	andeq	r0, r0, r8, asr #4
   28588:	andeq	r0, r2, sl, ror #16
   2858c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   28590:	andeq	r6, r4, r2, asr #2
   28594:	andeq	r0, r2, ip, lsr #17
   28598:	strdeq	r6, [r4], -r8
   2859c:	andeq	fp, r4, r4, asr #26
   285a0:	andeq	fp, r4, r8, lsl sp
   285a4:	andeq	r6, r4, ip, lsl #1
   285a8:	andeq	fp, r4, r8, ror #25
   285ac:	andeq	fp, r4, sl, asr #25
   285b0:	andeq	r6, r4, r0, asr #32
   285b4:	muleq	r4, ip, ip
   285b8:	strdeq	r5, [r4], -r6
   285bc:	andeq	fp, r4, r4, asr ip
   285c0:	andeq	fp, r4, r8, lsr ip
   285c4:	andeq	r5, r4, r8, asr #31
   285c8:	andeq	fp, r4, sl, lsl ip
   285cc:	strdeq	fp, [r4], -ip
   285d0:	andeq	r5, r4, ip, lsr pc
   285d4:	muleq	r4, sl, fp
   285d8:	andeq	r0, r2, r2, lsr r5
   285dc:	andeq	r5, r4, lr, asr #29
   285e0:	andeq	pc, r1, r2, asr #18
   285e4:	andeq	r5, r4, sl, asr lr
   285e8:	andeq	fp, r4, sl, lsr #21
   285ec:	muleq	r4, r4, sl
   285f0:	andeq	r0, r0, r0, ror r2
   285f4:	muleq	r4, r4, r9
   285f8:	andeq	r5, r4, r4, lsl #24
   285fc:	strdeq	lr, [r1], -r0
   28600:			; <UNDEFINED> instruction: 0x00045bb2
   28604:	muleq	r1, lr, lr
   28608:	andeq	r5, r4, r2, lsl #23
   2860c:	andeq	lr, r1, lr, ror #28
   28610:	blcc	366994 <_ZdlPv@@Base+0x3231a4>
   28614:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   28618:			; <UNDEFINED> instruction: 0xf100071b
   2861c:			; <UNDEFINED> instruction: 0xf8df830a
   28620:	ldrbtmi	r0, [r8], #-2820	; 0xfffff4fc
   28624:	blx	ffc66610 <_ZdlPv@@Base+0xffc22e20>
   28628:			; <UNDEFINED> instruction: 0xffccf7f7
   2862c:			; <UNDEFINED> instruction: 0xf7f24650
   28630:			; <UNDEFINED> instruction: 0x4650fa51
   28634:	blx	1e65fc <_ZdlPv@@Base+0x1a2e0c>
   28638:	bcc	ffb669bc <_ZdlPv@@Base+0xffb231cc>
   2863c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   28640:			; <UNDEFINED> instruction: 0xf000fb03
   28644:			; <UNDEFINED> instruction: 0xf84cf01b
   28648:	blx	ff7e6634 <_ZdlPv@@Base+0xff7a2e44>
   2864c:			; <UNDEFINED> instruction: 0xffbaf7f7
   28650:			; <UNDEFINED> instruction: 0xf7f04650
   28654:	bls	167000 <_ZdlPv@@Base+0x123810>
   28658:			; <UNDEFINED> instruction: 0xf8df4650
   2865c:			; <UNDEFINED> instruction: 0x46113ad0
   28660:	ldrbtmi	r9, [fp], #-2565	; 0xfffff5fb
   28664:	andcs	r6, r0, #10
   28668:	andcs	pc, r4, #12779520	; 0xc30000
   2866c:	ldc2l	7, cr15, [lr, #-964]	; 0xfffffc3c
   28670:	ldrdeq	pc, [r4], -r8
   28674:	stmdavs	r3, {r4, r8, ip, sp, pc}
   28678:			; <UNDEFINED> instruction: 0x4798685b
   2867c:	bcc	fec66a00 <_ZdlPv@@Base+0xfec23210>
   28680:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   28684:	ldrdcs	lr, [r3, -r3]
   28688:	blt	1266688 <_ZdlPv@@Base+0x1222e98>
   2868c:	ldrdeq	pc, [r4], -sl
   28690:			; <UNDEFINED> instruction: 0xf0002800
   28694:	stmdavs	r3, {r1, r6, r7, r8, pc}
   28698:			; <UNDEFINED> instruction: 0x4798685b
   2869c:	bcc	fe566a20 <_ZdlPv@@Base+0xfe523230>
   286a0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   286a4:	ldrdcs	lr, [r3, -r3]
   286a8:	blt	e666a8 <_ZdlPv@@Base+0xe22eb8>
   286ac:			; <UNDEFINED> instruction: 0x3070f897
   286b0:	mulcs	r8, sl, r8
   286b4:	blx	fecef128 <_ZdlPv@@Base+0xfecab938>
   286b8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   286bc:			; <UNDEFINED> instruction: 0xf43e2b00
   286c0:			; <UNDEFINED> instruction: 0xf7feadf7
   286c4:	svcvs	0x007bbe0b
   286c8:	ldrdcs	pc, [ip], -sl
   286cc:	blx	fecef140 <_ZdlPv@@Base+0xfecab950>
   286d0:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   286d4:			; <UNDEFINED> instruction: 0xf43e2b00
   286d8:			; <UNDEFINED> instruction: 0xf7feadeb
   286dc:	mrcvs	13, 5, fp, cr11, cr15, {7}
   286e0:	ldrdcs	pc, [r0], -sl
   286e4:	blx	fecef158 <_ZdlPv@@Base+0xfecab968>
   286e8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   286ec:			; <UNDEFINED> instruction: 0xf43e2b00
   286f0:			; <UNDEFINED> instruction: 0xf7feaddf
   286f4:	strdcs	fp, [r1, -r3]
   286f8:			; <UNDEFINED> instruction: 0xf7fd4630
   286fc:			; <UNDEFINED> instruction: 0xf8d0fe35
   28700:			; <UNDEFINED> instruction: 0xf899903c
   28704:	blcs	3470c <__printf_chk@plt+0x222dc>
   28708:	svcge	0x00ddf43e
   2870c:			; <UNDEFINED> instruction: 0x4650215c
   28710:			; <UNDEFINED> instruction: 0xf802f7f9
   28714:			; <UNDEFINED> instruction: 0x4650215b
   28718:			; <UNDEFINED> instruction: 0xfffef7f8
   2871c:	mulne	r0, r9, r8
   28720:			; <UNDEFINED> instruction: 0x4650b131
   28724:			; <UNDEFINED> instruction: 0xfff8f7f8
   28728:	svcne	0x0001f819
   2872c:	mvnsle	r2, r0, lsl #18
   28730:			; <UNDEFINED> instruction: 0x4650215d
   28734:			; <UNDEFINED> instruction: 0xfff0f7f8
   28738:	svclt	0x00c5f7fe
   2873c:	ldmibeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   28740:			; <UNDEFINED> instruction: 0xf7f94478
   28744:			; <UNDEFINED> instruction: 0xf7f7fa61
   28748:			; <UNDEFINED> instruction: 0xf8dfff3d
   2874c:	ldrbtmi	r3, [fp], #-2544	; 0xfffff610
   28750:			; <UNDEFINED> instruction: 0x0719681b
   28754:			; <UNDEFINED> instruction: 0xf8dfd50a
   28758:	andcs	r3, r0, r8, ror #19
   2875c:	stmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   28760:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   28764:	movwls	r4, #1562	; 0x61a
   28768:	ldc2	7, cr15, [r6], #988	; 0x3dc
   2876c:			; <UNDEFINED> instruction: 0xf01b2050
   28770:	andcs	pc, r0, #1769472	; 0x1b0000
   28774:	pkhtbmi	r4, r1, r1, asr #12
   28778:			; <UNDEFINED> instruction: 0xf868f014
   2877c:			; <UNDEFINED> instruction: 0xf7f74650
   28780:			; <UNDEFINED> instruction: 0xf8d8f927
   28784:	tstlt	r0, r4
   28788:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   2878c:			; <UNDEFINED> instruction: 0xf8c44798
   28790:			; <UNDEFINED> instruction: 0xf1b99004
   28794:			; <UNDEFINED> instruction: 0xf47f0f00
   28798:			; <UNDEFINED> instruction: 0xf8dfabf7
   2879c:	ldrbtmi	r3, [fp], #-2476	; 0xfffff654
   287a0:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   287a4:			; <UNDEFINED> instruction: 0xf7fe2103
   287a8:			; <UNDEFINED> instruction: 0xf8dfb9b9
   287ac:	ldrbtmi	r3, [fp], #-2464	; 0xfffff660
   287b0:	tstcs	r1, fp, lsl r8
   287b4:	andne	pc, r4, #12713984	; 0xc20000
   287b8:	ldrdcs	lr, [r3, -r3]
   287bc:	stmiblt	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   287c0:	ldmdaeq	fp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   287c4:			; <UNDEFINED> instruction: 0xf8dfe433
   287c8:	ldrbtmi	r3, [fp], #-2440	; 0xfffff678
   287cc:	stmiavs	r1!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   287d0:	vqdmlal.s<illegal width 8>	q1, d0, d0
   287d4:	bge	5c9784 <_ZdlPv@@Base+0x585f94>
   287d8:	ldrmi	r9, [r0], -r3, lsl #4
   287dc:	mcrr2	0, 1, pc, lr, cr7	; <UNPREDICTABLE>
   287e0:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   287e4:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
   287e8:			; <UNDEFINED> instruction: 0xf013681b
   287ec:			; <UNDEFINED> instruction: 0xf0400f01
   287f0:			; <UNDEFINED> instruction: 0xf8df81cc
   287f4:	ldrbtmi	r3, [fp], #-2404	; 0xfffff69c
   287f8:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   287fc:			; <UNDEFINED> instruction: 0xf7fe2103
   28800:			; <UNDEFINED> instruction: 0xf8dfb98d
   28804:	andcs	r3, r2, ip, lsr r9
   28808:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2880c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   28810:	movwls	r4, #1562	; 0x61a
   28814:	stc2l	7, cr15, [r0], #-988	; 0xfffffc24
   28818:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   2881c:			; <UNDEFINED> instruction: 0xf7ff447b
   28820:			; <UNDEFINED> instruction: 0xf8dfbb9a
   28824:	ldrbtmi	r3, [fp], #-2368	; 0xfffff6c0
   28828:			; <UNDEFINED> instruction: 0x0718681b
   2882c:	orrhi	pc, r5, r0, lsl #2
   28830:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   28834:	stmdavc	r1, {r1, r5, r7, r8, r9, sl, sp, lr, pc}
   28838:			; <UNDEFINED> instruction: 0xf8dfb171
   2883c:	strmi	r3, [r2], -ip, lsr #18
   28840:	andgt	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   28844:			; <UNDEFINED> instruction: 0xf812e004
   28848:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   2884c:	orrhi	pc, lr, r0
   28850:	andcc	pc, r1, ip, lsl r8	; <UNPREDICTABLE>
   28854:	mvnsle	r2, r0, lsl #22
   28858:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2885c:	stmiapl	fp!, {r0, r9, sl, lr}^
   28860:			; <UNDEFINED> instruction: 0xf7f66818
   28864:			; <UNDEFINED> instruction: 0xf8dff93f
   28868:			; <UNDEFINED> instruction: 0xf8df3908
   2886c:	ldrbtmi	ip, [fp], #-2312	; 0xfffff6f8
   28870:			; <UNDEFINED> instruction: 0xf7fe44fc
   28874:			; <UNDEFINED> instruction: 0xf8dfbdb3
   28878:	ldrbtmi	r3, [fp], #-2304	; 0xfffff700
   2887c:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   28880:			; <UNDEFINED> instruction: 0xf7fe2103
   28884:			; <UNDEFINED> instruction: 0xf8dfb94b
   28888:	ldrbtmi	r3, [fp], #-2292	; 0xfffff70c
   2888c:			; <UNDEFINED> instruction: 0x071a681b
   28890:	mcrge	5, 6, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
   28894:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   28898:			; <UNDEFINED> instruction: 0xf8df2000
   2889c:	stmiapl	fp!, {r2, r5, r6, r7, fp, ip}^
   288a0:			; <UNDEFINED> instruction: 0x461a4479
   288a4:			; <UNDEFINED> instruction: 0xf7f79300
   288a8:	ssat	pc, #32, r7, lsl #24	; <UNPREDICTABLE>
   288ac:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   288b0:			; <UNDEFINED> instruction: 0xf8df2002
   288b4:	stmiapl	fp!, {r4, r6, r7, fp, ip}^
   288b8:			; <UNDEFINED> instruction: 0x461a4479
   288bc:			; <UNDEFINED> instruction: 0xf7f79300
   288c0:			; <UNDEFINED> instruction: 0xf7fffc0b
   288c4:			; <UNDEFINED> instruction: 0xf8dfb8f4
   288c8:	ldrbtmi	r3, [fp], #-2240	; 0xfffff740
   288cc:			; <UNDEFINED> instruction: 0x071b681b
   288d0:	bicshi	pc, r4, r0, lsl #2
   288d4:	ldmeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   288d8:			; <UNDEFINED> instruction: 0xf7f94478
   288dc:			; <UNDEFINED> instruction: 0xf7f7f995
   288e0:			; <UNDEFINED> instruction: 0xf7fefe71
   288e4:			; <UNDEFINED> instruction: 0xf8dfbcff
   288e8:	ldrbtmi	r3, [fp], #-2216	; 0xfffff758
   288ec:			; <UNDEFINED> instruction: 0x071b681b
   288f0:	cfldr32ge	mvfx15, [lr, #508]!	; 0x1fc
   288f4:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   288f8:			; <UNDEFINED> instruction: 0xf8df2000
   288fc:	stmiapl	fp!, {r3, r4, r7, fp, ip}^
   28900:			; <UNDEFINED> instruction: 0x461a4479
   28904:			; <UNDEFINED> instruction: 0xf7f79300
   28908:	ldr	pc, [r1, #3047]!	; 0xbe7
   2890c:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   28910:	stmiapl	fp!, {r0, r9, sl, lr}^
   28914:			; <UNDEFINED> instruction: 0xf7ef6818
   28918:	andls	pc, r3, fp, ror #30
   2891c:			; <UNDEFINED> instruction: 0xf43e2800
   28920:			; <UNDEFINED> instruction: 0x4601afd2
   28924:	beq	46418c <_ZdlPv@@Base+0x42099c>
   28928:			; <UNDEFINED> instruction: 0xf976f011
   2892c:	svclt	0x00b3f7fe
   28930:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   28934:			; <UNDEFINED> instruction: 0xf8d3447b
   28938:	bcs	31120 <__printf_chk@plt+0x1ecf0>
   2893c:	teqhi	r0, r0	; <UNPREDICTABLE>
   28940:			; <UNDEFINED> instruction: 0xf8c32200
   28944:			; <UNDEFINED> instruction: 0xf7fb21f8
   28948:			; <UNDEFINED> instruction: 0xf8dffe11
   2894c:	ldrbtmi	r3, [fp], #-2128	; 0xfffff7b0
   28950:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   28954:			; <UNDEFINED> instruction: 0xf7fe2103
   28958:	movwcs	fp, #51425	; 0xc8e1
   2895c:			; <UNDEFINED> instruction: 0xf7fe6163
   28960:			; <UNDEFINED> instruction: 0xf7f9badb
   28964:			; <UNDEFINED> instruction: 0xf8dff9d5
   28968:	ldrbtmi	r3, [fp], #-2104	; 0xfffff7c8
   2896c:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   28970:			; <UNDEFINED> instruction: 0xf7fe2103
   28974:			; <UNDEFINED> instruction: 0xf8dfb8d3
   28978:			; <UNDEFINED> instruction: 0xf8d837f4
   2897c:	stmiapl	fp!, {ip}^
   28980:			; <UNDEFINED> instruction: 0xf7ef6818
   28984:			; <UNDEFINED> instruction: 0xf7feffab
   28988:			; <UNDEFINED> instruction: 0xf7f9bd24
   2898c:			; <UNDEFINED> instruction: 0xf8dffbb3
   28990:	ldrbtmi	r3, [fp], #-2068	; 0xfffff7ec
   28994:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   28998:			; <UNDEFINED> instruction: 0xf7fe2103
   2899c:			; <UNDEFINED> instruction: 0xf7f8b8bf
   289a0:	stmdavs	r3, {r0, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   289a4:			; <UNDEFINED> instruction: 0x479868db
   289a8:	stmdacs	r0, {r7, r9, sl, lr}
   289ac:	eorshi	pc, fp, #64	; 0x40
   289b0:			; <UNDEFINED> instruction: 0x378cf8df
   289b4:			; <UNDEFINED> instruction: 0xf8df2002
   289b8:	stmiapl	fp!, {r4, r5, r6, r7, r8, r9, sl, ip}^
   289bc:			; <UNDEFINED> instruction: 0x461a4479
   289c0:			; <UNDEFINED> instruction: 0xf7f79300
   289c4:			; <UNDEFINED> instruction: 0xf8dffb89
   289c8:	ldrbtmi	r3, [fp], #-2020	; 0xfffff81c
   289cc:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   289d0:			; <UNDEFINED> instruction: 0xf7fe2103
   289d4:	strbmi	fp, [r0], -r3, lsr #17
   289d8:	blx	ff8e49f8 <_ZdlPv@@Base+0xff8a1208>
   289dc:			; <UNDEFINED> instruction: 0xf43e2800
   289e0:	blls	1549e4 <_ZdlPv@@Base+0x1111f4>
   289e4:	ldrdne	pc, [r0], -r8
   289e8:			; <UNDEFINED> instruction: 0xf7ef6818
   289ec:			; <UNDEFINED> instruction: 0xf7fefff5
   289f0:			; <UNDEFINED> instruction: 0xf7f9bff7
   289f4:			; <UNDEFINED> instruction: 0xf8dffb67
   289f8:	ldrbtmi	r3, [fp], #-1976	; 0xfffff848
   289fc:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   28a00:			; <UNDEFINED> instruction: 0xf7fe2103
   28a04:			; <UNDEFINED> instruction: 0xf8dfb88b
   28a08:			; <UNDEFINED> instruction: 0xf8d83764
   28a0c:	stmiapl	fp!, {ip}^
   28a10:			; <UNDEFINED> instruction: 0xf7ef6818
   28a14:			; <UNDEFINED> instruction: 0xf7ffffeb
   28a18:			; <UNDEFINED> instruction: 0xf8dfb8c2
   28a1c:	ldrbtmi	r3, [fp], #-1944	; 0xfffff868
   28a20:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   28a24:			; <UNDEFINED> instruction: 0xf7fe2103
   28a28:			; <UNDEFINED> instruction: 0xf8dfb879
   28a2c:	ldrbtmi	r3, [fp], #-1932	; 0xfffff874
   28a30:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   28a34:			; <UNDEFINED> instruction: 0xf7fe2103
   28a38:			; <UNDEFINED> instruction: 0xf8dfb871
   28a3c:	ldrbtmi	r3, [fp], #-1920	; 0xfffff880
   28a40:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   28a44:			; <UNDEFINED> instruction: 0xf7fe2103
   28a48:			; <UNDEFINED> instruction: 0xf8dfb869
   28a4c:	ldrbtmi	r3, [fp], #-1908	; 0xfffff88c
   28a50:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   28a54:			; <UNDEFINED> instruction: 0xf7fe2103
   28a58:			; <UNDEFINED> instruction: 0xf8dfb861
   28a5c:	ldrbtmi	r3, [fp], #-1896	; 0xfffff898
   28a60:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   28a64:			; <UNDEFINED> instruction: 0xf7fe2103
   28a68:			; <UNDEFINED> instruction: 0xf8dfb859
   28a6c:	ldrbtmi	r3, [fp], #-1884	; 0xfffff8a4
   28a70:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   28a74:			; <UNDEFINED> instruction: 0xf7fe2103
   28a78:			; <UNDEFINED> instruction: 0xf8dfb851
   28a7c:	ldrbtmi	r3, [fp], #-1872	; 0xfffff8b0
   28a80:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   28a84:			; <UNDEFINED> instruction: 0xf7fe2103
   28a88:			; <UNDEFINED> instruction: 0xf8dfb849
   28a8c:			; <UNDEFINED> instruction: 0x200036b4
   28a90:			; <UNDEFINED> instruction: 0x173cf8df
   28a94:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   28a98:	movwls	r4, #1562	; 0x61a
   28a9c:	blx	766a82 <_ZdlPv@@Base+0x723292>
   28aa0:			; <UNDEFINED> instruction: 0xf8dfe4f8
   28aa4:	mulcs	r0, ip, r6
   28aa8:			; <UNDEFINED> instruction: 0x1728f8df
   28aac:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   28ab0:	movwls	r4, #1562	; 0x61a
   28ab4:	blx	466a9a <_ZdlPv@@Base+0x4232aa>
   28ab8:	svcvs	0x005ae4ab
   28abc:	ldrdcc	pc, [ip], -sl
   28ac0:	submi	r1, r3, #152, 20	; 0x98000
   28ac4:	blcs	38fd8 <__printf_chk@plt+0x26ba8>
   28ac8:	stmibge	r0, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   28acc:			; <UNDEFINED> instruction: 0x3708f8df
   28ad0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   28ad4:			; <UNDEFINED> instruction: 0xf57f0719
   28ad8:			; <UNDEFINED> instruction: 0xf8dfa979
   28adc:	andcs	r3, r0, r4, ror #12
   28ae0:	usatne	pc, #24, pc, asr #17	; <UNPREDICTABLE>
   28ae4:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   28ae8:	movwls	r4, #1562	; 0x61a
   28aec:	blx	ffd66ad0 <_ZdlPv@@Base+0xffd232e0>
   28af0:	stmdblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28af4:	andcs	r9, r0, #5120	; 0x1400
   28af8:	ldrmi	r7, [r9, #10]
   28afc:	addhi	pc, r8, r0
   28b00:	stmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   28b04:	strbmi	r4, [r0], -r9, asr #12
   28b08:	ldc2	0, cr15, [lr, #-108]!	; 0xffffff94
   28b0c:	svceq	0x0000f1b9
   28b10:	strbmi	sp, [r8], -r2
   28b14:	bl	fe766ac0 <_ZdlPv@@Base+0xfe7232d0>
   28b18:	ldrdhi	pc, [r0], -r8
   28b1c:	stmiblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28b20:			; <UNDEFINED> instruction: 0x361cf8df
   28b24:			; <UNDEFINED> instruction: 0xf8df2002
   28b28:	stmiapl	fp!, {r3, r4, r5, r7, r9, sl, ip}^
   28b2c:			; <UNDEFINED> instruction: 0x461a4479
   28b30:			; <UNDEFINED> instruction: 0xf7f79300
   28b34:			; <UNDEFINED> instruction: 0xf7fffad1
   28b38:			; <UNDEFINED> instruction: 0xf8dfb9d5
   28b3c:	andcs	r3, r0, r4, lsl #12
   28b40:	ssatne	pc, #1, pc, asr #17	; <UNPREDICTABLE>
   28b44:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   28b48:	movwls	r4, #1562	; 0x61a
   28b4c:	blx	ff166b30 <_ZdlPv@@Base+0xff123340>
   28b50:			; <UNDEFINED> instruction: 0xf8dfe66e
   28b54:	andcs	r3, r2, ip, ror #11
   28b58:	pkhtbne	pc, ip, pc, asr #17	; <UNPREDICTABLE>
   28b5c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   28b60:	movwls	r4, #1562	; 0x61a
   28b64:	blx	fee66b48 <_ZdlPv@@Base+0xfee23358>
   28b68:	ldmiblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28b6c:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   28b70:	stmiapl	fp!, {r1, r3, r9, sp}^
   28b74:	ldrdhi	pc, [r0], -r3
   28b78:	b	fe166b24 <_ZdlPv@@Base+0xfe123334>
   28b7c:	strbmi	r4, [r0], -r1, lsl #12
   28b80:	cdp2	7, 5, cr15, cr6, cr15, {7}
   28b84:			; <UNDEFINED> instruction: 0xf7e9e66f
   28b88:			; <UNDEFINED> instruction: 0xf8dfeb28
   28b8c:			; <UNDEFINED> instruction: 0x200035b4
   28b90:			; <UNDEFINED> instruction: 0x1658f8df
   28b94:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   28b98:			; <UNDEFINED> instruction: 0xf7f79300
   28b9c:			; <UNDEFINED> instruction: 0xe628fa9d
   28ba0:	stc2l	7, cr15, [r4], #-996	; 0xfffffc1c
   28ba4:			; <UNDEFINED> instruction: 0x3648f8df
   28ba8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   28bac:	ldrdcs	lr, [r3, -r3]
   28bb0:	svclt	0x00b4f7fd
   28bb4:			; <UNDEFINED> instruction: 0x363cf8df
   28bb8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   28bbc:	ldrdcs	lr, [r3, -r3]
   28bc0:	svclt	0x00acf7fd
   28bc4:	mrc2	0, 4, pc, cr10, cr11, {0}
   28bc8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   28bcc:	orrshi	pc, sl, r0
   28bd0:	blx	1964c48 <_ZdlPv@@Base+0x1921458>
   28bd4:	stfnep	f3, [r5], {-0}
   28bd8:			; <UNDEFINED> instruction: 0xf01c4628
   28bdc:	stmdacs	r0, {r0, r1, r3, r4, r7, fp, ip, sp, lr, pc}
   28be0:	orrshi	pc, r3, r0
   28be4:	andcs	r4, r0, #1048576	; 0x100000
   28be8:			; <UNDEFINED> instruction: 0x4628ad16
   28bec:	stc2l	0, cr15, [ip], {27}
   28bf0:	eorvs	r6, r3, fp, lsr #16
   28bf4:	cmnvs	r3, r4, lsl r3
   28bf8:	stmiblt	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28bfc:	ldrsbcc	pc, [r8, #137]!	; 0x89	; <UNPREDICTABLE>
   28c00:	sbcsle	r2, pc, r0, lsl #22
   28c04:	mvnsge	pc, r9, asr #17
   28c08:	stc2l	7, cr15, [sl], #1004	; 0x3ec
   28c0c:	ldrb	r6, [r1, r0, lsr #32]!
   28c10:	svceq	0x0000f1b8
   28c14:	rschi	pc, r3, r0, asr #32
   28c18:	strcc	pc, [r4, #-2271]!	; 0xfffff721
   28c1c:			; <UNDEFINED> instruction: 0xf8df2002
   28c20:	stmiapl	fp!, {r3, r4, r6, r7, r8, sl, ip}^
   28c24:			; <UNDEFINED> instruction: 0x461a4479
   28c28:			; <UNDEFINED> instruction: 0xf7f79300
   28c2c:			; <UNDEFINED> instruction: 0xf7fffa55
   28c30:			; <UNDEFINED> instruction: 0xf8dfb959
   28c34:	andcs	r3, r0, ip, lsl #10
   28c38:	strbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   28c3c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   28c40:	movwls	r4, #1562	; 0x61a
   28c44:	blx	1266c28 <_ZdlPv@@Base+0x1223438>
   28c48:			; <UNDEFINED> instruction: 0xf8dfe4e9
   28c4c:	ldrbtmi	r0, [r8], #-1460	; 0xfffffa4c
   28c50:			; <UNDEFINED> instruction: 0xf7fd3068
   28c54:			; <UNDEFINED> instruction: 0xf7feff39
   28c58:			; <UNDEFINED> instruction: 0xf8dfbfff
   28c5c:	andcs	r3, r0, r4, ror #9
   28c60:	strne	pc, [r0, #2271]!	; 0x8df
   28c64:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   28c68:	movwls	r4, #1562	; 0x61a
   28c6c:	blx	d66c50 <_ZdlPv@@Base+0xd23460>
   28c70:	bllt	ffe66c74 <_ZdlPv@@Base+0xffe23484>
   28c74:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   28c78:	stmlt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28c7c:	strbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   28c80:			; <UNDEFINED> instruction: 0xf8df2000
   28c84:	stmiapl	fp!, {r2, r7, r8, sl, ip}^
   28c88:			; <UNDEFINED> instruction: 0x461a4479
   28c8c:			; <UNDEFINED> instruction: 0xf7f79300
   28c90:	ldr	pc, [pc], -r3, lsr #20
   28c94:			; <UNDEFINED> instruction: 0xf8da6f51
   28c98:	bne	15b0cd0 <_ZdlPv@@Base+0x156d4e0>
   28c9c:	cmnmi	r2, r2, ror r2
   28ca0:			; <UNDEFINED> instruction: 0xf43e2a00
   28ca4:			; <UNDEFINED> instruction: 0xf8dfafef
   28ca8:	stmdbls	r3, {r2, r5, r6, r8, sl, sp}
   28cac:	bvs	14b9e9c <_ZdlPv@@Base+0x14766ac>
   28cb0:			; <UNDEFINED> instruction: 0xf47e4291
   28cb4:	strcs	sl, [r0], -r7, ror #31
   28cb8:	eorsle	r2, r5, pc, lsl #22
   28cbc:	eorle	r2, r6, r4, lsl fp
   28cc0:	andsle	r2, r6, r2, lsl #22
   28cc4:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   28cc8:	ldrbtmi	r9, [fp], #-2563	; 0xfffff5fd
   28ccc:	addsmi	r6, sl, #372736	; 0x5b000
   28cd0:	svcge	0x00f0f47e
   28cd4:	svclt	0x00f5f7fe
   28cd8:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   28cdc:			; <UNDEFINED> instruction: 0xf8df2000
   28ce0:	stmiapl	fp!, {r2, r4, r5, r8, sl, ip}^
   28ce4:			; <UNDEFINED> instruction: 0x461a4479
   28ce8:			; <UNDEFINED> instruction: 0xf7f79300
   28cec:			; <UNDEFINED> instruction: 0xf7fef9f5
   28cf0:			; <UNDEFINED> instruction: 0xf8dfbfe8
   28cf4:			; <UNDEFINED> instruction: 0xf89a2524
   28cf8:	ldrbtmi	r3, [sl], #-8
   28cfc:			; <UNDEFINED> instruction: 0x2070f892
   28d00:	submi	r1, r3, #152, 20	; 0x98000
   28d04:	blcs	39218 <__printf_chk@plt+0x26de8>
   28d08:	svcge	0x00d4f43e
   28d0c:			; <UNDEFINED> instruction: 0xf8dfe7da
   28d10:			; <UNDEFINED> instruction: 0xf8da250c
   28d14:	ldrbtmi	r3, [sl], #-0
   28d18:	bne	fe684768 <_ZdlPv@@Base+0xfe640f78>
   28d1c:	cmpmi	fp, fp, asr #4
   28d20:			; <UNDEFINED> instruction: 0xf43e2b00
   28d24:	strb	sl, [sp, r7, asr #31]
   28d28:	ldrbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   28d2c:	ldrdcc	pc, [ip], -sl
   28d30:	svcvs	0x0052447a
   28d34:	subsmi	r1, r3, #630784	; 0x9a000
   28d38:	blcs	3928c <__printf_chk@plt+0x26e5c>
   28d3c:	svcge	0x00baf43e
   28d40:			; <UNDEFINED> instruction: 0xf893e7c0
   28d44:			; <UNDEFINED> instruction: 0xf89a2070
   28d48:	bl	fe8f4d70 <_ZdlPv@@Base+0xfe8b1580>
   28d4c:			; <UNDEFINED> instruction: 0xf1de0e02
   28d50:	bl	10e9958 <_ZdlPv@@Base+0x10a6168>
   28d54:	blcs	29994 <__printf_chk@plt+0x17564>
   28d58:	mrcge	4, 5, APSR_nzcv, cr8, cr15, {1}
   28d5c:	ldmdalt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28d60:			; <UNDEFINED> instruction: 0xf8da6e9a
   28d64:	bl	fe8f4d6c <_ZdlPv@@Base+0xfe8b157c>
   28d68:			; <UNDEFINED> instruction: 0xf1dc0c02
   28d6c:	bl	10e9974 <_ZdlPv@@Base+0x10a6184>
   28d70:	blcs	299a8 <__printf_chk@plt+0x17578>
   28d74:	mcrge	4, 5, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
   28d78:	stmdalt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28d7c:	strtcc	pc, [r4], #2271	; 0x8df
   28d80:			; <UNDEFINED> instruction: 0xf7ff447b
   28d84:			; <UNDEFINED> instruction: 0xf8dfb8e8
   28d88:	ldrbtmi	r3, [fp], #-1184	; 0xfffffb60
   28d8c:	stmialt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28d90:	ldreq	pc, [r0, #-256]!	; 0xffffff00
   28d94:			; <UNDEFINED> instruction: 0xf7feb2ed
   28d98:			; <UNDEFINED> instruction: 0xf893baa6
   28d9c:			; <UNDEFINED> instruction: 0xf89a3070
   28da0:	bne	fe7b0dc8 <_ZdlPv@@Base+0xfe76d5d8>
   28da4:	cmnmi	r3, r3, ror r2
   28da8:			; <UNDEFINED> instruction: 0xf43e2b00
   28dac:			; <UNDEFINED> instruction: 0xf7feaa77
   28db0:	vfnmavs.f32	s22, s22, s29
   28db4:	ldrdcs	pc, [r0], -sl
   28db8:	submi	r1, fp, #626688	; 0x99000
   28dbc:	blcs	392f0 <__printf_chk@plt+0x26ec0>
   28dc0:	bge	1b65ec0 <_ZdlPv@@Base+0x1b226d0>
   28dc4:	blt	1926dc4 <_ZdlPv@@Base+0x18e35d4>
   28dc8:			; <UNDEFINED> instruction: 0xf8da6f5b
   28dcc:	bne	fe6b0e04 <_ZdlPv@@Base+0xfe66d614>
   28dd0:	cmpmi	r3, r3, asr r2
   28dd4:			; <UNDEFINED> instruction: 0xf43e2b00
   28dd8:			; <UNDEFINED> instruction: 0xf7feaa61
   28ddc:			; <UNDEFINED> instruction: 0xf10dba58
   28de0:	strbmi	r0, [r9], -r0, asr #16
   28de4:			; <UNDEFINED> instruction: 0xf01b4640
   28de8:	ldr	pc, [r5], pc, asr #23
   28dec:	beq	464654 <_ZdlPv@@Base+0x420e64>
   28df0:			; <UNDEFINED> instruction: 0xf9f6f016
   28df4:	svclt	0x00f3f7fe
   28df8:	ldrtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   28dfc:			; <UNDEFINED> instruction: 0xf7ff447b
   28e00:			; <UNDEFINED> instruction: 0xf892b8aa
   28e04:			; <UNDEFINED> instruction: 0xf89a1070
   28e08:	bl	fe8b0e30 <_ZdlPv@@Base+0xfe86d640>
   28e0c:			; <UNDEFINED> instruction: 0xf1dc0c01
   28e10:	bl	10a9618 <_ZdlPv@@Base+0x1065e28>
   28e14:	strb	r0, [r3, -ip, lsl #4]
   28e18:			; <UNDEFINED> instruction: 0xf8da6e91
   28e1c:	bne	15f0e24 <_ZdlPv@@Base+0x15ad634>
   28e20:	cmnmi	sl, sl, ror r2
   28e24:	subscs	lr, r0, ip, lsr r7
   28e28:	ldc2	0, cr15, [lr], #104	; 0x68
   28e2c:	andcs	r4, r0, #68157440	; 0x4100000
   28e30:			; <UNDEFINED> instruction: 0xf0134605
   28e34:			; <UNDEFINED> instruction: 0xf7fffd0b
   28e38:	ldcge	8, cr11, [r6, #-664]	; 0xfffffd68
   28e3c:	ldrdne	pc, [r0], -r8
   28e40:	cmnvs	r3, lr, lsl #6
   28e44:			; <UNDEFINED> instruction: 0xf0154628
   28e48:	strhtcs	pc, [r0], -r7	; <UNPREDICTABLE>
   28e4c:	stc2	0, cr15, [ip], #104	; 0x68
   28e50:	strmi	r6, [r5], -r9, lsr #16
   28e54:	blx	ff2e4e9e <_ZdlPv@@Base+0xff2a16ae>
   28e58:	blt	ffa26e58 <_ZdlPv@@Base+0xff9e3668>
   28e5c:	ldr	r2, [r1, -r0, lsl #12]!
   28e60:			; <UNDEFINED> instruction: 0xf01a2020
   28e64:	stmdavs	r1!, {r0, r5, r7, sl, fp, ip, sp, lr, pc}^
   28e68:			; <UNDEFINED> instruction: 0xf0104605
   28e6c:			; <UNDEFINED> instruction: 0xf7fefd3b
   28e70:	ldrdcs	fp, [r0], -ip	; <UNPREDICTABLE>
   28e74:	ldc2	0, cr15, [r8], {26}
   28e78:	strmi	r4, [r5], -r1, asr #12
   28e7c:	ldc2	0, cr15, [r2, #-64]!	; 0xffffffc0
   28e80:	stmlt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28e84:			; <UNDEFINED> instruction: 0xf8d8ae16
   28e88:	movwcs	r1, #57344	; 0xe000
   28e8c:	ldrtmi	r6, [r0], -r3, ror #2
   28e90:	ldc2	0, cr15, [r2], {21}
   28e94:	stmiapl	fp!, {r0, r2, r4, r5, r7, r8, r9, fp, lr}^
   28e98:			; <UNDEFINED> instruction: 0xf7ef6818
   28e9c:			; <UNDEFINED> instruction: 0x9003fdb7
   28ea0:			; <UNDEFINED> instruction: 0xf01a2024
   28ea4:	bls	1280b0 <_ZdlPv@@Base+0xe48c0>
   28ea8:			; <UNDEFINED> instruction: 0x46056831
   28eac:	stc2	0, cr15, [ip], #-64	; 0xffffffc0
   28eb0:	blt	fef26eb0 <_ZdlPv@@Base+0xfeee36c0>
   28eb4:	movtcs	pc, #4680	; 0x1248	; <UNPREDICTABLE>
   28eb8:	bicsmi	r4, fp, #211	; 0xd3
   28ebc:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   28ec0:	ldmdage	r5!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   28ec4:			; <UNDEFINED> instruction: 0xf8df4ada
   28ec8:			; <UNDEFINED> instruction: 0xf855c36c
   28ecc:	ldrbtmi	r9, [ip], #2
   28ed0:	eorcs	pc, ip, #220, 16	; 0xdc0000
   28ed4:	ldrdne	pc, [r0], -r9
   28ed8:			; <UNDEFINED> instruction: 0xf8c93101
   28edc:	bcs	2cee4 <__printf_chk@plt+0x1aab4>
   28ee0:	ldfged	f5, [r6, #-412]	; 0xfffffe64
   28ee4:	strtmi	r1, [r8], -r1, lsl #25
   28ee8:	blx	13e4f5e <_ZdlPv@@Base+0x13a176e>
   28eec:			; <UNDEFINED> instruction: 0xf01a2030
   28ef0:	stmdavs	r9!, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   28ef4:	ldrdcc	pc, [r0], -r9
   28ef8:	strmi	r4, [r5], -r2, asr #12
   28efc:			; <UNDEFINED> instruction: 0xf866f011
   28f00:	stmdalt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28f04:	strbmi	r4, [r1], -r2, lsl #12
   28f08:	andls	lr, r3, lr, ror #12
   28f0c:			; <UNDEFINED> instruction: 0xf7e94628
   28f10:	strdcc	lr, [r2], -r8
   28f14:	stmdb	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28f18:	ldcge	6, cr4, [r6, #-164]	; 0xffffff5c
   28f1c:			; <UNDEFINED> instruction: 0x46062375
   28f20:	blcc	a6f28 <_ZdlPv@@Base+0x63738>
   28f24:	ldmdb	r4!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28f28:	ldrtmi	r9, [r1], -r3, lsl #20
   28f2c:			; <UNDEFINED> instruction: 0xf01b4628
   28f30:	stmdavs	fp!, {r0, r1, r3, r5, r8, r9, fp, ip, sp, lr, pc}
   28f34:	eorvs	r4, r3, r0, lsr r6
   28f38:	stmib	sl, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28f3c:	blmi	fe0628ac <_ZdlPv@@Base+0xfe01f0bc>
   28f40:	ldmibmi	sp!, {r1, sp}
   28f44:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   28f48:	movwls	r4, #1562	; 0x61a
   28f4c:			; <UNDEFINED> instruction: 0xf8c4f7f7
   28f50:			; <UNDEFINED> instruction: 0xf8c44bba
   28f54:	ldrbtmi	r8, [fp], #-4
   28f58:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   28f5c:			; <UNDEFINED> instruction: 0xf7fd2103
   28f60:	mrcge	13, 0, fp, cr6, cr13, {6}
   28f64:	ldrdne	pc, [r0], -r8
   28f68:	cmnvs	r3, r8, lsl r3
   28f6c:			; <UNDEFINED> instruction: 0xf0154630
   28f70:	blmi	1fe8084 <_ZdlPv@@Base+0x1fa4894>
   28f74:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   28f78:	stc2l	7, cr15, [r8, #-956]	; 0xfffffc44
   28f7c:	eorcs	r4, r8, r7, lsl #12
   28f80:	ldc2	0, cr15, [r2], {26}
   28f84:	andcs	r4, r0, #2850816	; 0x2b8000
   28f88:	ldmdavs	r0!, {r0, r1, r9, sl, lr}
   28f8c:	andcs	lr, r1, #3194880	; 0x30c000
   28f90:	andcs	lr, r3, #3194880	; 0x30c000
   28f94:	andcs	lr, r5, #3194880	; 0x30c000
   28f98:	subsvs	r5, pc, #6881280	; 0x690000
   28f9c:	bicsvs	r3, r8, r8, lsl #2
   28fa0:	ldrhi	r6, [sl], #-25	; 0xffffffe7
   28fa4:			; <UNDEFINED> instruction: 0xf7fd6063
   28fa8:	movwcs	fp, #65463	; 0xffb7
   28fac:			; <UNDEFINED> instruction: 0xf7fd6163
   28fb0:	bmi	fe958e84 <_ZdlPv@@Base+0xfe915694>
   28fb4:	rsbvs	r2, r3, r1, lsl #2
   28fb8:			; <UNDEFINED> instruction: 0xf8cc447a
   28fbc:	ldmdavs	r3, {r2, r9, ip}
   28fc0:	ldrdcs	lr, [r3, -r3]
   28fc4:	stclt	7, cr15, [sl, #1012]!	; 0x3f4
   28fc8:	ldc2	0, cr15, [r6], {21}
   28fcc:			; <UNDEFINED> instruction: 0xf01a2024
   28fd0:	bls	127f84 <_ZdlPv@@Base+0xe4794>
   28fd4:	ldrdne	pc, [r0], -sl
   28fd8:	strmi	r2, [r5], -r0, lsl #6
   28fdc:	blx	ff565026 <_ZdlPv@@Base+0xff521836>
   28fe0:	blt	926fe0 <_ZdlPv@@Base+0x8e37f0>
   28fe4:	svceq	0x006cf1b8
   28fe8:	ldmibmi	r7, {r2, r3, ip, lr, pc}
   28fec:	andcs	r4, r0, #2030043136	; 0x79000000
   28ff0:			; <UNDEFINED> instruction: 0xf01b4650
   28ff4:			; <UNDEFINED> instruction: 0xf8dafac9
   28ff8:			; <UNDEFINED> instruction: 0xf7fd0000
   28ffc:	strmi	pc, [r6], -r3, asr #17
   29000:	mcrlt	7, 3, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
   29004:	ldrbtmi	r4, [r9], #-2449	; 0xfffff66f
   29008:			; <UNDEFINED> instruction: 0xf8dae7f1
   2900c:	tstlt	r0, r4
   29010:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   29014:			; <UNDEFINED> instruction: 0xf7e94798
   29018:	strtmi	lr, [r8], -r6, ror #17
   2901c:	blx	ffa6508e <_ZdlPv@@Base+0xffa2189e>
   29020:	udf	#44665	; 0xae79
   29024:			; <UNDEFINED> instruction: 0xf8dae7f9
   29028:	stmdacs	r0, {r2}
   2902c:	stmdavs	r3, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
   29030:			; <UNDEFINED> instruction: 0x4798685b
   29034:	ldrb	lr, [r0, pc, ror #15]!
   29038:			; <UNDEFINED> instruction: 0xf7f14650
   2903c:			; <UNDEFINED> instruction: 0xf8d8f877
   29040:	stmdacs	r0, {r2}
   29044:	stmdavs	r3, {r0, r1, r2, r5, r6, r7, ip, lr, pc}
   29048:			; <UNDEFINED> instruction: 0x4798685b
   2904c:	ldrb	lr, [r6, r3, ror #15]!
   29050:	ldrdeq	pc, [r4], -sl
   29054:	sbcsle	r2, lr, r0, lsl #16
   29058:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   2905c:	bfi	r4, r8, #15, #12
   29060:			; <UNDEFINED> instruction: 0xf8dae7db
   29064:	stmdacs	r0, {r2}
   29068:	stmdavs	r3, {r0, r2, r4, r6, r7, ip, lr, pc}
   2906c:			; <UNDEFINED> instruction: 0x4798685b
   29070:			; <UNDEFINED> instruction: 0xf8dae7d1
   29074:	stmdacs	r0, {r2}
   29078:	stmdavs	r3, {r0, r2, r3, r6, r7, ip, lr, pc}
   2907c:			; <UNDEFINED> instruction: 0x4798685b
   29080:			; <UNDEFINED> instruction: 0xf8dae7c9
   29084:	stmdacs	r0, {r2}
   29088:	stmdavs	r3, {r0, r2, r6, r7, ip, lr, pc}
   2908c:			; <UNDEFINED> instruction: 0x4798685b
   29090:	strb	lr, [r2, r1, asr #15]
   29094:			; <UNDEFINED> instruction: 0xf01a4628
   29098:	strb	pc, [sl, fp, lsr #23]!	; <UNPREDICTABLE>
   2909c:			; <UNDEFINED> instruction: 0xe7bce7bd
   290a0:	bge	5e2f94 <_ZdlPv@@Base+0x59f7a4>
   290a4:	ldrmi	r9, [r0], -r3, lsl #4
   290a8:			; <UNDEFINED> instruction: 0xfff0f016
   290ac:	stmdbmi	r8!, {r2, r5, r8, r9, fp, lr}^
   290b0:	bls	f10c0 <_ZdlPv@@Base+0xad8d0>
   290b4:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   290b8:			; <UNDEFINED> instruction: 0xf7f79300
   290bc:	blmi	19a70f8 <_ZdlPv@@Base+0x1963908>
   290c0:			; <UNDEFINED> instruction: 0xf7fe447b
   290c4:	str	fp, [r8, r8, asr #30]!
   290c8:	ldrdeq	pc, [r4], -sl
   290cc:	adcle	r2, r2, r0, lsl #16
   290d0:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   290d4:			; <UNDEFINED> instruction: 0xe79e4798
   290d8:	beq	464940 <_ZdlPv@@Base+0x421150>
   290dc:	blx	fe26514e <_ZdlPv@@Base+0xfe22195e>
   290e0:			; <UNDEFINED> instruction: 0xf8d8e7cf
   290e4:	stmdacs	r0, {r2}
   290e8:	stmdavs	r3, {r0, r2, r4, r7, ip, lr, pc}
   290ec:			; <UNDEFINED> instruction: 0x4798685b
   290f0:			; <UNDEFINED> instruction: 0xe792e791
   290f4:	strtmi	lr, [r8], -r2
   290f8:	blx	1ee516a <_ZdlPv@@Base+0x1ea197a>
   290fc:			; <UNDEFINED> instruction: 0xf7f64650
   29100:			; <UNDEFINED> instruction: 0xf7e9fc67
   29104:			; <UNDEFINED> instruction: 0x4648e870
   29108:	blx	1ce517a <_ZdlPv@@Base+0x1ca198a>
   2910c:			; <UNDEFINED> instruction: 0xf7f64650
   29110:	ubfx	pc, pc, #24, #7
   29114:			; <UNDEFINED> instruction: 0xe780e7fa
   29118:			; <UNDEFINED> instruction: 0xe77ee77f
   2911c:	svclt	0x0000e77d
   29120:	strdeq	r5, [r4], -r8
   29124:	andeq	lr, r1, r2, ror #25
   29128:	muleq	r0, r0, r2
   2912c:	andeq	fp, r4, sl, asr #12
   29130:	andeq	r5, r4, ip, asr #19
   29134:	andeq	r5, r4, ip, lsr #19
   29138:	andeq	lr, r1, r4, asr #23
   2913c:			; <UNDEFINED> instruction: 0x000458be
   29140:	andeq	r0, r0, r8, asr #4
   29144:	andeq	pc, r1, sl, ror #30
   29148:	andeq	r5, r4, lr, lsr #17
   2914c:	muleq	r4, lr, r8
   29150:	andeq	r5, r4, r2, lsl #17
   29154:	andeq	r5, r4, r6, lsr #16
   29158:	andeq	r5, r4, r6, asr r8
   2915c:	muleq	r1, lr, pc	; <UNPREDICTABLE>
   29160:	andeq	r5, r4, r0, lsr r8
   29164:	andeq	r5, r4, r6, ror #15
   29168:	andeq	r0, r0, r4, asr r2
   2916c:	andeq	r0, r0, ip, ror #4
   29170:	ldrdeq	r5, [r4], -lr
   29174:	andeq	fp, r4, ip, lsr r4
   29178:	ldrdeq	r5, [r4], -r2
   2917c:	andeq	r5, r4, r2, lsl #15
   29180:	andeq	pc, r1, ip, lsr #28
   29184:	ldrdeq	pc, [r1], -r4
   29188:	andeq	r5, r4, r2, asr #14
   2918c:	andeq	lr, r1, ip, lsr #20
   29190:	andeq	r5, r4, r2, lsr #14
   29194:	andeq	pc, r1, ip, asr #27
   29198:	andeq	fp, r4, r8, ror r3
   2919c:	strdeq	r5, [r4], -lr
   291a0:	andeq	r5, r4, r2, ror #13
   291a4:			; <UNDEFINED> instruction: 0x000456ba
   291a8:	andeq	pc, r1, r4, lsr #29
   291ac:	andeq	r5, r4, r2, lsl #13
   291b0:	andeq	r5, r4, r2, asr r6
   291b4:	andeq	r5, r4, lr, lsr #12
   291b8:	andeq	r5, r4, lr, lsl r6
   291bc:	andeq	r5, r4, lr, lsl #12
   291c0:	strdeq	r5, [r4], -lr
   291c4:	andeq	r5, r4, lr, ror #11
   291c8:	ldrdeq	r5, [r4], -lr
   291cc:	andeq	r5, r4, lr, asr #11
   291d0:	andeq	pc, r1, r6, lsr ip	; <UNPREDICTABLE>
   291d4:	andeq	pc, r1, lr, lsl ip	; <UNPREDICTABLE>
   291d8:	andeq	r5, r4, ip, lsr r5
   291dc:	andeq	pc, r1, r2, lsl #25
   291e0:			; <UNDEFINED> instruction: 0x0001fbbc
   291e4:	andeq	pc, r1, r6, lsl #23
   291e8:			; <UNDEFINED> instruction: 0x0001fbb2
   291ec:	strdeq	pc, [r1], -r6
   291f0:	andeq	r5, r4, r4, lsr #9
   291f4:	muleq	r4, r4, r4
   291f8:	andeq	pc, r1, ip, lsr #22
   291fc:	andeq	pc, r1, lr, lsl #21
   29200:	andeq	fp, r4, lr, asr r0
   29204:	andeq	pc, r1, r6, ror #20
   29208:	andeq	pc, r1, r4, asr #20
   2920c:	andeq	fp, r4, r0
   29210:	andeq	sl, r4, r2, ror #31
   29214:	andeq	pc, r1, r4, lsl #21
   29218:			; <UNDEFINED> instruction: 0x0004afb2
   2921c:	muleq	r4, r6, pc	; <UNPREDICTABLE>
   29220:	andeq	sl, r4, ip, ror pc
   29224:	andeq	r5, r4, ip, asr #5
   29228:	andeq	r5, r4, r2, asr #5
   2922c:	andeq	r5, r4, r0, asr r2
   29230:	andeq	r0, r0, r8, lsl r3
   29234:	ldrdeq	sl, [r4], -lr
   29238:	andeq	pc, r1, sl, lsl #17
   2923c:	strdeq	r5, [r4], -r6
   29240:	andeq	r0, r0, ip, asr #5
   29244:	muleq	r4, r4, r0
   29248:	andeq	r0, r2, r8, asr #18
   2924c:	andeq	pc, r1, r6, lsl #13
   29250:	andeq	pc, r1, lr, ror #14
   29254:	andeq	r4, r4, ip, lsl #31
   29258:	eorcs	r4, r4, sl, ror #20
   2925c:	ldrbtmi	r4, [sl], #-2922	; 0xfffff496
   29260:	ldrbmi	lr, [r0, sp, lsr #18]!
   29264:	ldmpl	r3, {r1, r3, r7, ip, sp, pc}^
   29268:	svcmi	0x00682204
   2926c:	movwls	r6, #38939	; 0x981b
   29270:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29274:	ldrbtmi	r2, [pc], #-768	; 2927c <__printf_chk@plt+0x16e4c>
   29278:	movwls	r9, #17155	; 0x4303
   2927c:			; <UNDEFINED> instruction: 0xf01a9208
   29280:			; <UNDEFINED> instruction: 0x4605fa93
   29284:	blx	ff0e52ce <_ZdlPv@@Base+0xff0a1ade>
   29288:	stmdage	r3, {r0, r5, r6, r8, r9, fp, lr}
   2928c:			; <UNDEFINED> instruction: 0xf8d3447b
   29290:			; <UNDEFINED> instruction: 0xf7fd9024
   29294:	mrrcmi	12, 1, pc, pc, cr9	; <UNPREDICTABLE>
   29298:	ldrsbhi	pc, [ip, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   2929c:	ldrbtmi	r4, [r8], #1148	; 0x47c
   292a0:			; <UNDEFINED> instruction: 0xf1083468
   292a4:	strtmi	r0, [r0], -r8, ror #16
   292a8:	stc2	7, cr15, [lr], {253}	; 0xfd
   292ac:	ldrbtmi	r4, [sl], #-2651	; 0xfffff5a5
   292b0:			; <UNDEFINED> instruction: 0xf0236fd3
   292b4:	stmdbcs	sp, {r4, r8}
   292b8:	stmdbls	r8, {r4, r5, r6, ip, lr, pc}
   292bc:	smlabble	lr, fp, r2, r4
   292c0:	rsble	r2, r2, pc, lsl #22
   292c4:	subsle	r2, r7, r4, lsl fp
   292c8:	eorle	r2, sp, r2, lsl #22
   292cc:	ldrbtmi	r4, [sl], #-2644	; 0xfffff5ac
   292d0:	ldrsbne	pc, [ip, #130]!	; 0x82	; <UNPREDICTABLE>
   292d4:	cmnle	ip, r0, lsl #18
   292d8:	ldrmi	r6, [r1, #2642]	; 0xa52
   292dc:	blcs	65d488 <_ZdlPv@@Base+0x619c98>
   292e0:	blcs	61d3e4 <_ZdlPv@@Base+0x5d9bf4>
   292e4:	blmi	141d794 <_ZdlPv@@Base+0x13d9fa4>
   292e8:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
   292ec:	stc2l	0, cr15, [r0, #72]!	; 0x48
   292f0:	ldmdavs	r0!, {r1, r7, r9, sl, lr}
   292f4:	blx	fe2e72ba <_ZdlPv@@Base+0xfe2a3aca>
   292f8:	eorcs	r4, r8, r6, lsl #12
   292fc:	blx	156536c <_ZdlPv@@Base+0x1521b7c>
   29300:	strmi	r4, [r1], -r9, asr #22
   29304:	stmib	r0, {r9, sp}^
   29308:	stmib	r1, {r0, r9, sp}^
   2930c:	strtmi	r2, [r8], -r3, lsl #4
   29310:	andcs	lr, r5, #3162112	; 0x304000
   29314:			; <UNDEFINED> instruction: 0xf8c158fb
   29318:	movwcc	sl, #32796	; 0x801c
   2931c:	andvs	r8, fp, sl, lsl #8
   29320:			; <UNDEFINED> instruction: 0xf010624e
   29324:	ldr	pc, [lr, r3, asr #23]!
   29328:			; <UNDEFINED> instruction: 0x2070f892
   2932c:	mulsne	r4, sp, r8
   29330:	blx	fecafc80 <_ZdlPv@@Base+0xfec6c490>
   29334:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   29338:	bicle	r2, r7, r0, lsl #20
   2933c:	strbmi	r2, [r0], -r1, lsl #2
   29340:			; <UNDEFINED> instruction: 0xf812f7fd
   29344:	stmdacs	r0, {r0, r9, sl, lr}
   29348:	blmi	ddd604 <_ZdlPv@@Base+0xd99e14>
   2934c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   29350:	blx	13e7314 <_ZdlPv@@Base+0x13a3b24>
   29354:	stmdacs	r0, {r0, r9, sl, lr}
   29358:	strtmi	sp, [r8], -r5, lsr #1
   2935c:	blx	fe9e53a6 <_ZdlPv@@Base+0xfe9a1bb6>
   29360:	blmi	ce31ec <_ZdlPv@@Base+0xc9f9fc>
   29364:	mrcvs	4, 6, r4, cr8, cr11, {3}
   29368:	ldmvs	fp, {r0, r1, fp, sp, lr}
   2936c:			; <UNDEFINED> instruction: 0x46014798
   29370:			; <UNDEFINED> instruction: 0xf0104628
   29374:			; <UNDEFINED> instruction: 0xe796fb9b
   29378:	stmdbls	r3, {r1, r4, r7, r9, sl, fp, sp, lr}
   2937c:	blx	fecafccc <_ZdlPv@@Base+0xfec6c4dc>
   29380:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   29384:			; <UNDEFINED> instruction: 0xd1a12a00
   29388:	svcvs	0x0052e7d8
   2938c:	bne	14cf7ac <_ZdlPv@@Base+0x148bfbc>
   29390:			; <UNDEFINED> instruction: 0xf282fab2
   29394:	bcs	2b8e4 <__printf_chk@plt+0x194b4>
   29398:	bfi	sp, r8, #3, #13
   2939c:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
   293a0:			; <UNDEFINED> instruction: 0x071b681b
   293a4:	stmdami	r3!, {r1, r2, r4, sl, ip, lr, pc}
   293a8:			; <UNDEFINED> instruction: 0xf7f84478
   293ac:			; <UNDEFINED> instruction: 0xf7f7fc2d
   293b0:	stmdals	r4, {r0, r3, r8, fp, ip, sp, lr, pc}
   293b4:	stmdavs	r3, {r4, r8, ip, sp, pc}
   293b8:			; <UNDEFINED> instruction: 0x4798685b
   293bc:	blmi	4bbc3c <_ZdlPv@@Base+0x47844c>
   293c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   293c4:	blls	283434 <_ZdlPv@@Base+0x23fc44>
   293c8:	qaddle	r4, sl, sp
   293cc:	andlt	r4, sl, r8, lsr #12
   293d0:			; <UNDEFINED> instruction: 0x87f0e8bd
   293d4:	andcs	r4, r0, r9, lsl fp
   293d8:	ldmpl	fp!, {r0, r3, r4, r8, fp, lr}^
   293dc:			; <UNDEFINED> instruction: 0x461a4479
   293e0:			; <UNDEFINED> instruction: 0xf7f69300
   293e4:			; <UNDEFINED> instruction: 0xe7defe79
   293e8:	cdp	7, 15, cr15, cr6, cr8, {7}
   293ec:			; <UNDEFINED> instruction: 0xf01a4628
   293f0:	stmdals	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   293f4:	stmdavs	r3, {r4, r8, ip, sp, pc}
   293f8:			; <UNDEFINED> instruction: 0x4798685b
   293fc:	cdp	7, 15, cr15, cr2, cr8, {7}
   29400:	svclt	0x0000e7f7
   29404:	andeq	r4, r4, r2, lsl #21
   29408:	andeq	r0, r0, ip, ror r1
   2940c:	andeq	r4, r4, sl, ror #20
   29410:	andeq	sl, r4, r0, lsr #20
   29414:	andeq	sl, r4, r0, lsl sl
   29418:	andeq	sl, r4, lr, lsl #20
   2941c:	strdeq	sl, [r4], -lr
   29420:	ldrdeq	sl, [r4], -lr
   29424:	andeq	r0, r0, ip, ror #4
   29428:	andeq	r0, r0, ip, asr #5
   2942c:	andeq	sl, r4, r8, asr #18
   29430:	andeq	r4, r4, lr, ror #24
   29434:	andeq	sp, r1, ip, asr pc
   29438:	andeq	r4, r4, r0, lsr #18
   2943c:	andeq	r0, r0, r8, asr #4
   29440:	strdeq	pc, [r1], -r0
   29444:	blcs	503958 <_ZdlPv@@Base+0x4c0168>
   29448:	ldrlt	sp, [r0, #-264]	; 0xfffffef8
   2944c:	strtmi	r4, [r0], -r4, lsl #12
   29450:	blx	ee744e <_ZdlPv@@Base+0xea3c5e>
   29454:	blcs	5039e8 <_ZdlPv@@Base+0x4c01f8>
   29458:	ldclt	0, cr13, [r0, #-996]	; 0xfffffc1c
   2945c:	svclt	0x00004770
   29460:	cfstr32mi	mvfx11, [r8], {56}	; 0x38
   29464:	svcvs	0x00e0447c
   29468:	tstle	r7, r3, lsl r8
   2946c:	strbeq	pc, [r8, #-260]!	; 0xfffffefc	; <UNPREDICTABLE>
   29470:			; <UNDEFINED> instruction: 0xf7fd4628
   29474:	svcvs	0x00e0fb29
   29478:	rscsle	r2, r9, r3, lsl r8
   2947c:	svclt	0x0018380d
   29480:	ldclt	0, cr2, [r8, #-4]!
   29484:	andeq	sl, r4, r8, asr #16
   29488:	blmi	11bbda4 <_ZdlPv@@Base+0x11785b4>
   2948c:	mvnsmi	lr, sp, lsr #18
   29490:	cfstrdmi	mvd4, [r5], {122}	; 0x7a
   29494:	ldmpl	r3, {r1, r3, r7, ip, sp, pc}^
   29498:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
   2949c:	ldmdavs	fp, {r0, r1, r6, r8, r9, sl, fp, lr}
   294a0:			; <UNDEFINED> instruction: 0xf04f9309
   294a4:	svcvs	0x00e30300
   294a8:			; <UNDEFINED> instruction: 0xf023447f
   294ac:	bcs	369cf4 <_ZdlPv@@Base+0x326504>
   294b0:	ldmdblt	r0, {r1, r3, r4, r8, ip, lr, pc}^
   294b4:	blmi	efbdb4 <_ZdlPv@@Base+0xeb85c4>
   294b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   294bc:	blls	28352c <_ZdlPv@@Base+0x23fd3c>
   294c0:	qdsuble	r4, sl, sl
   294c4:	pop	{r1, r3, ip, sp, pc}
   294c8:	blmi	ec9c90 <_ZdlPv@@Base+0xe864a0>
   294cc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   294d0:	strble	r0, [pc, #1178]!	; 29972 <__printf_chk@plt+0x17542>
   294d4:	andcs	r4, r0, r8, lsr fp
   294d8:	ldmpl	fp!, {r3, r4, r5, r8, fp, lr}^
   294dc:			; <UNDEFINED> instruction: 0x461a4479
   294e0:			; <UNDEFINED> instruction: 0xf7f69300
   294e4:			; <UNDEFINED> instruction: 0xe7e5fdf9
   294e8:	svclt	0x00182b19
   294ec:	andsle	r2, r4, r2, lsl fp
   294f0:			; <UNDEFINED> instruction: 0xf104b378
   294f4:			; <UNDEFINED> instruction: 0xf7f70068
   294f8:	bge	16853c <_ZdlPv@@Base+0x124d4c>
   294fc:	strmi	r9, [r1], -r3, lsl #4
   29500:			; <UNDEFINED> instruction: 0xf0164610
   29504:	blmi	b68bb8 <_ZdlPv@@Base+0xb253c8>
   29508:	andcs	r4, r2, sp, lsr #18
   2950c:	ldmpl	fp!, {r0, r1, r9, fp, ip, pc}^
   29510:	movwls	r4, #1145	; 0x479
   29514:	stc2l	7, cr15, [r0, #984]!	; 0x3d8
   29518:			; <UNDEFINED> instruction: 0xf104e7cc
   2951c:	strmi	r0, [r5], -r8, rrx
   29520:	blx	ffee7506 <_ZdlPv@@Base+0xffea3d16>
   29524:	strtmi	r4, [r8], -r0, lsl #13
   29528:	blx	ff3e7524 <_ZdlPv@@Base+0xff3a3d34>
   2952c:			; <UNDEFINED> instruction: 0xf1a36fe3
   29530:	blcs	669d80 <_ZdlPv@@Base+0x626590>
   29534:	bcs	9919c <_ZdlPv@@Base+0x559ac>
   29538:			; <UNDEFINED> instruction: 0xf023d9f5
   2953c:	blcs	36a184 <_ZdlPv@@Base+0x326994>
   29540:	mcrcs	1, 0, sp, cr0, cr11, {0}
   29544:	blmi	81d824 <_ZdlPv@@Base+0x7da034>
   29548:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2954c:	ldrle	r0, [r1, #1179]!	; 0x49b
   29550:			; <UNDEFINED> instruction: 0xf104e7c0
   29554:			; <UNDEFINED> instruction: 0xf7f70068
   29558:	bge	1684dc <_ZdlPv@@Base+0x124cec>
   2955c:	strmi	r9, [r1], -r3, lsl #4
   29560:			; <UNDEFINED> instruction: 0xf0164610
   29564:	blmi	568b58 <_ZdlPv@@Base+0x525368>
   29568:	andcs	r4, r2, r7, lsl r9
   2956c:	ldmpl	fp!, {r0, r1, r9, fp, ip, pc}^
   29570:	movwls	r4, #1145	; 0x479
   29574:	ldc2	7, cr15, [r0, #984]!	; 0x3d8
   29578:	bge	1633f0 <_ZdlPv@@Base+0x11fc00>
   2957c:	andls	r4, r3, #68157440	; 0x4100000
   29580:			; <UNDEFINED> instruction: 0xf0164610
   29584:	blmi	368b38 <_ZdlPv@@Base+0x325348>
   29588:	andcs	r4, r2, r0, lsl r9
   2958c:	ldmpl	fp!, {r0, r1, r9, fp, ip, pc}^
   29590:	movwls	r4, #1145	; 0x479
   29594:	stc2	7, cr15, [r0, #984]!	; 0x3d8
   29598:			; <UNDEFINED> instruction: 0xf7e8e78c
   2959c:	svclt	0x0000ee1e
   295a0:	andeq	r4, r4, r0, asr r8
   295a4:	andeq	r0, r0, ip, ror r1
   295a8:	andeq	sl, r4, r2, lsl r8
   295ac:	andeq	r4, r4, r8, lsr r8
   295b0:	andeq	r4, r4, r8, lsr #16
   295b4:	andeq	r4, r4, r0, asr #22
   295b8:	andeq	r0, r0, r8, asr #4
   295bc:	strdeq	pc, [r1], -r4
   295c0:	strdeq	pc, [r1], -r8
   295c4:	andeq	r4, r4, r4, asr #21
   295c8:			; <UNDEFINED> instruction: 0x0001f3b0
   295cc:	andeq	pc, r1, r0, asr r3	; <UNPREDICTABLE>
   295d0:	blmi	11fbef0 <_ZdlPv@@Base+0x11b8700>
   295d4:	svcmi	0x00f0e92d
   295d8:	addlt	r4, fp, sl, ror r4
   295dc:	strmi	r4, [pc], -r5, asr #24
   295e0:	ldrbtmi	r9, [ip], #-2
   295e4:	bmi	113f938 <_ZdlPv@@Base+0x10fc148>
   295e8:	movwls	r6, #38939	; 0x981b
   295ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   295f0:	ldrbtmi	r6, [sl], #-4067	; 0xfffff01d
   295f4:	blcs	50de08 <_ZdlPv@@Base+0x4ca618>
   295f8:			; <UNDEFINED> instruction: 0xf104d107
   295fc:	strtmi	r0, [r8], -r8, ror #10
   29600:	blx	18e75fc <_ZdlPv@@Base+0x18a3e0c>
   29604:	blcs	505598 <_ZdlPv@@Base+0x4c1da8>
   29608:	bmi	f5d9f4 <_ZdlPv@@Base+0xf1a204>
   2960c:	beq	565a48 <_ZdlPv@@Base+0x522258>
   29610:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
   29614:	ldrbtmi	r2, [sl], #-1024	; 0xfffffc00
   29618:			; <UNDEFINED> instruction: 0xf1022610
   2961c:	ldrbtmi	r0, [r8], #2408	; 0x968
   29620:	andls	r4, r1, #89128960	; 0x5500000
   29624:	bl	174234 <_ZdlPv@@Base+0x130a44>
   29628:	andsle	r0, ip, r4, lsl #4
   2962c:	andsvc	r2, r3, r0, lsl #6
   29630:	suble	r2, ip, r0, lsl #24
   29634:	ldc2	7, cr15, [r0], {247}	; 0xf7
   29638:	suble	r4, r1, r5, asr r5
   2963c:	andcs	sl, r0, #4, 16	; 0x40000
   29640:			; <UNDEFINED> instruction: 0xf01a4629
   29644:	tstlt	r5, r1, lsr #31	; <UNPREDICTABLE>
   29648:			; <UNDEFINED> instruction: 0xf7e84628
   2964c:	stmdals	r4, {r1, r9, sl, fp, sp, lr, pc}
   29650:	blmi	9fbf08 <_ZdlPv@@Base+0x9b8718>
   29654:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29658:	blls	2836c8 <_ZdlPv@@Base+0x23fed8>
   2965c:	teqle	lr, sl, asr r0
   29660:	pop	{r0, r1, r3, ip, sp, pc}
   29664:	blls	8d62c <_ZdlPv@@Base+0x49e3c>
   29668:			; <UNDEFINED> instruction: 0x3070f893
   2966c:	blcs	3eb20 <__printf_chk@plt+0x2c6f0>
   29670:	addsmi	sp, pc, #222	; 0xde
   29674:			; <UNDEFINED> instruction: 0x4648d035
   29678:	blx	9e7674 <_ZdlPv@@Base+0x9a3e84>
   2967c:	addsmi	r1, lr, #41728	; 0xa300
   29680:	ldrbmi	sp, [r5, #-3087]	; 0xfffff3f1
   29684:			; <UNDEFINED> instruction: 0xd01046b3
   29688:			; <UNDEFINED> instruction: 0x46300076
   2968c:	stcl	7, cr15, [r8, #-928]	; 0xfffffc60
   29690:			; <UNDEFINED> instruction: 0x4629465a
   29694:			; <UNDEFINED> instruction: 0xf7e84683
   29698:	strtmi	lr, [r8], -r2, lsr #28
   2969c:			; <UNDEFINED> instruction: 0xf7e8465d
   296a0:			; <UNDEFINED> instruction: 0xf8d8edd8
   296a4:	strcc	r3, [r1], #-124	; 0xffffff84
   296a8:	strhtcs	lr, [r0], -ip
   296ac:	ldc	7, cr15, [r8, #-928]!	; 0xfffffc60
   296b0:			; <UNDEFINED> instruction: 0x23204632
   296b4:			; <UNDEFINED> instruction: 0x26204651
   296b8:			; <UNDEFINED> instruction: 0xf7e84605
   296bc:	ubfx	lr, r0, #25, #17
   296c0:	strtmi	sl, [r9], -r4, lsl #16
   296c4:			; <UNDEFINED> instruction: 0xf01a2200
   296c8:	stmdals	r4, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   296cc:	stmdals	r2, {r6, r7, r8, r9, sl, sp, lr, pc}
   296d0:	mrc2	7, 6, pc, cr10, cr15, {7}
   296d4:	bls	fc30c <_ZdlPv@@Base+0xb8b1c>
   296d8:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   296dc:			; <UNDEFINED> instruction: 0xf7e8e7b8
   296e0:	stccs	13, cr14, [r0], {124}	; 0x7c
   296e4:	movwcs	sp, #243	; 0xf3
   296e8:	sbfx	r7, r3, #0, #6
   296ec:	andeq	r4, r4, r8, lsl #14
   296f0:	andeq	r0, r0, ip, ror r1
   296f4:	andeq	sl, r4, sl, asr #13
   296f8:	andeq	r4, r4, lr, ror #13
   296fc:	muleq	r4, r6, r6
   29700:	andeq	sl, r4, lr, lsl #13
   29704:	andeq	r4, r4, ip, lsl #13
   29708:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2970c:	ldrb	r2, [pc, -r0, lsl #2]
   29710:	tstcs	r0, r0, lsr sl
   29714:			; <UNDEFINED> instruction: 0x46084b30
   29718:	ldrblt	r4, [r0, #1146]!	; 0x47a
   2971c:	ldmpl	r3, {r0, r1, r2, r3, r7, ip, sp, pc}^
   29720:	ldmdavs	fp, {r1, r2, r3, r5, sl, fp, lr}
   29724:			; <UNDEFINED> instruction: 0xf04f930d
   29728:			; <UNDEFINED> instruction: 0xf7ff0300
   2972c:	ldrbtmi	pc, [ip], #-3921	; 0xfffff0af	; <UNPREDICTABLE>
   29730:	svcvs	0x00e34f2b
   29734:			; <UNDEFINED> instruction: 0xf023447f
   29738:	blcs	36a380 <_ZdlPv@@Base+0x326b90>
   2973c:	andle	r4, r9, r6, lsl #12
   29740:	strbeq	pc, [r8, #-260]!	; 0xfffffefc	; <UNPREDICTABLE>
   29744:			; <UNDEFINED> instruction: 0xf7fd4628
   29748:	svcvs	0x00e3f9bf
   2974c:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   29750:	mvnsle	r2, sp, lsl #22
   29754:	eorsle	r2, r8, r0, lsl #28
   29758:	cdp	7, 0, cr15, cr12, cr8, {7}
   2975c:	movwcs	r4, #3361	; 0xd21
   29760:	ldrbtmi	r4, [sp], #-1585	; 0xfffff9cf
   29764:	andvs	r4, r3, sl, lsl r6
   29768:			; <UNDEFINED> instruction: 0xf5054604
   2976c:			; <UNDEFINED> instruction: 0xf01a70dc
   29770:			; <UNDEFINED> instruction: 0x4631fb1b
   29774:			; <UNDEFINED> instruction: 0xf7f7b180
   29778:	ldmdami	fp, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}
   2977c:	rsbcc	r4, r8, r8, ror r4
   29780:			; <UNDEFINED> instruction: 0xf9a2f7fd
   29784:	blmi	53bff0 <_ZdlPv@@Base+0x4f8800>
   29788:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2978c:	blls	3837fc <_ZdlPv@@Base+0x34000c>
   29790:	tstle	sp, sl, asr r0
   29794:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
   29798:	andls	sl, r3, #4, 20	; 0x4000
   2979c:			; <UNDEFINED> instruction: 0xf0164610
   297a0:	stmdavs	r0!, {r0, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
   297a4:	ldc	7, cr15, [ip], {232}	; 0xe8
   297a8:	blge	23c7f4 <_ZdlPv@@Base+0x1f9004>
   297ac:	strmi	r9, [r1], -r2, lsl #6
   297b0:			; <UNDEFINED> instruction: 0xf0164618
   297b4:	ldmdbpl	ip!, {r0, r1, r4, r6, sl, fp, ip, sp, lr, pc}
   297b8:	andcs	r4, r2, lr, lsl #18
   297bc:	andcc	lr, r2, #3620864	; 0x374000
   297c0:	strls	r4, [r0], #-1145	; 0xfffffb87
   297c4:	stc2	7, cr15, [r8], {246}	; 0xf6
   297c8:			; <UNDEFINED> instruction: 0xf7f7e7d7
   297cc:	ldrb	pc, [r4, r9, lsr #17]	; <UNPREDICTABLE>
   297d0:	stc	7, cr15, [r2, #-928]	; 0xfffffc60
   297d4:	andeq	r4, r4, r8, asr #11
   297d8:	andeq	r0, r0, ip, ror r1
   297dc:	andeq	sl, r4, lr, ror r5
   297e0:	andeq	r4, r4, ip, lsr #11
   297e4:	andeq	sl, r4, sl, asr #10
   297e8:	andeq	sl, r4, r0, lsr r5
   297ec:	andeq	r4, r4, r8, asr r5
   297f0:	andeq	r0, r0, r8, asr #4
   297f4:	muleq	r1, r4, r8
   297f8:	blmi	f7c0f0 <_ZdlPv@@Base+0xf38900>
   297fc:	push	{r1, r3, r4, r5, r6, sl, lr}
   29800:			; <UNDEFINED> instruction: 0xb09143f0
   29804:			; <UNDEFINED> instruction: 0x460558d3
   29808:	stmdage	r5, {r1, r2, r3, r9, sl, lr}
   2980c:	ldmdavs	fp, {r1, r2, r5, r6, r8, sp}
   29810:			; <UNDEFINED> instruction: 0xf04f930f
   29814:			; <UNDEFINED> instruction: 0xf0140300
   29818:	svcmi	0x0036fd67
   2981c:	orrlt	r4, r0, pc, ror r4
   29820:	stmdacs	r0, {r0, r2, fp, ip, pc}
   29824:			; <UNDEFINED> instruction: 0xf5b0db31
   29828:	ldcle	15, cr3, [sl], #-512	; 0xfffffe00
   2982c:	blmi	c3c0fc <_ZdlPv@@Base+0xbf890c>
   29830:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29834:	blls	4038a4 <_ZdlPv@@Base+0x3c00b4>
   29838:	cmple	r4, sl, asr r0
   2983c:	pop	{r0, r4, ip, sp, pc}
   29840:			; <UNDEFINED> instruction: 0xf10d83f0
   29844:			; <UNDEFINED> instruction: 0xf10d0818
   29848:	ldrtmi	r0, [r1], -r8, lsr #18
   2984c:	strbmi	r4, [r0], -r4, lsl #12
   29850:	stc2	0, cr15, [r4], {22}
   29854:	strbmi	r4, [r8], -r9, lsr #12
   29858:	stc2	0, cr15, [r0], {22}
   2985c:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
   29860:	tsteq	r9, #1769472	; 0x1b0000
   29864:	stmdami	r6!, {r1, r2, sl, ip, lr, pc}
   29868:	rsbcc	r4, r8, r8, ror r4
   2986c:			; <UNDEFINED> instruction: 0xf92cf7fd
   29870:	ldrb	r2, [fp, r0]
   29874:	strtmi	r4, [r0], -r3, lsr #26
   29878:	strbmi	r4, [fp], -r3, lsr #18
   2987c:	ldmdbpl	ip!, {r1, r6, r9, sl, lr}^
   29880:	strls	r4, [r0], #-1145	; 0xfffffb87
   29884:	stc2	7, cr15, [r8], #-984	; 0xfffffc28
   29888:	stcge	7, cr14, [sl], {237}	; 0xed
   2988c:			; <UNDEFINED> instruction: 0x46204631
   29890:	blx	ff9658f2 <_ZdlPv@@Base+0xff922102>
   29894:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
   29898:			; <UNDEFINED> instruction: 0x065a681b
   2989c:	andcs	sp, r0, lr, lsl #8
   298a0:	stcge	7, cr14, [sl], {196}	; 0xc4
   298a4:			; <UNDEFINED> instruction: 0x46204631
   298a8:	blx	ff66590a <_ZdlPv@@Base+0xff62211a>
   298ac:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
   298b0:			; <UNDEFINED> instruction: 0x065b681b
   298b4:			; <UNDEFINED> instruction: 0xf64fd40c
   298b8:			; <UNDEFINED> instruction: 0xe7b770ff
   298bc:			; <UNDEFINED> instruction: 0x46224b11
   298c0:	andcs	r4, r0, r4, lsl r9
   298c4:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   298c8:			; <UNDEFINED> instruction: 0xf7f69300
   298cc:	strb	pc, [r6, r5, lsl #24]!	; <UNPREDICTABLE>
   298d0:	strtmi	r4, [r2], -ip, lsl #22
   298d4:	andcs	r4, r0, r0, lsl r9
   298d8:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   298dc:	movwls	r9, #13056	; 0x3300
   298e0:	blx	ffee78c2 <_ZdlPv@@Base+0xffea40d2>
   298e4:			; <UNDEFINED> instruction: 0xf7e8e7e7
   298e8:	svclt	0x0000ec78
   298ec:	andeq	r4, r4, r4, ror #9
   298f0:	andeq	r0, r0, ip, ror r1
   298f4:	andeq	r4, r4, r4, asr #9
   298f8:			; <UNDEFINED> instruction: 0x000444b0
   298fc:	andeq	r4, r4, lr, lsr #15
   29900:	andeq	sl, r4, r4, asr #8
   29904:	andeq	r0, r0, r8, asr #4
   29908:	andeq	pc, r1, ip, asr #1
   2990c:	andeq	r4, r4, r6, ror r7
   29910:	andeq	r4, r4, lr, asr r7
   29914:	andeq	pc, r1, r6, lsr #1
   29918:	strheq	pc, [r1], -r2	; <UNPREDICTABLE>
   2991c:	blmi	12fc24c <_ZdlPv@@Base+0x12b8a5c>
   29920:	push	{r1, r3, r4, r5, r6, sl, lr}
   29924:			; <UNDEFINED> instruction: 0x460641f0
   29928:	ldrdlt	r5, [sl], r3
   2992c:	ldrtmi	r2, [r1], -r0
   29930:	movwls	r6, #38939	; 0x981b
   29934:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29938:	mcr2	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   2993c:	ldrbtmi	r4, [pc], #-3908	; 29944 <__printf_chk@plt+0x17514>
   29940:	stmdacs	r0, {r0, r2, r9, sl, lr}
   29944:	blmi	111dac4 <_ZdlPv@@Base+0x10da2d4>
   29948:	ldmpl	fp!, {r2, r3, r4, sp}^
   2994c:	ldrdhi	pc, [r0], -r3
   29950:			; <UNDEFINED> instruction: 0xff2af019
   29954:			; <UNDEFINED> instruction: 0xf8c02300
   29958:			; <UNDEFINED> instruction: 0x46048018
   2995c:	stmdavc	fp!, {r0, r1, sp, lr}
   29960:	eorsle	r2, r6, r3, lsr #22
   29964:			; <UNDEFINED> instruction: 0x4628b376
   29968:			; <UNDEFINED> instruction: 0xf7f84d3b
   2996c:			; <UNDEFINED> instruction: 0xf7f6f94d
   29970:	ldmdami	sl!, {r0, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   29974:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
   29978:			; <UNDEFINED> instruction: 0xf7fd3068
   2997c:	ldmdbmi	r8!, {r0, r2, r5, r7, fp, ip, sp, lr, pc}
   29980:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   29984:			; <UNDEFINED> instruction: 0xff38f7ff
   29988:	ldrbtmi	r4, [r9], #-2358	; 0xfffff6ca
   2998c:	strtmi	r4, [r8], -r6, lsl #12
   29990:			; <UNDEFINED> instruction: 0xff32f7ff
   29994:	ldrbtmi	r4, [r9], #-2356	; 0xfffff6cc
   29998:	strtmi	r9, [r8], -r3
   2999c:			; <UNDEFINED> instruction: 0xff2cf7ff
   299a0:	ldrtmi	r9, [r1], -r3, lsl #20
   299a4:	strtmi	r4, [r0], -r3, lsl #12
   299a8:	mrc2	0, 1, pc, cr10, cr5, {0}
   299ac:	blmi	9fc270 <_ZdlPv@@Base+0x9b8a80>
   299b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   299b4:	blls	283a24 <_ZdlPv@@Base+0x240234>
   299b8:	teqle	sp, sl, asr r0
   299bc:	andlt	r4, sl, r0, lsr #12
   299c0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   299c4:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
   299c8:			; <UNDEFINED> instruction: 0xf91ef7f8
   299cc:	ldc2l	7, cr15, [sl, #984]!	; 0x3d8
   299d0:	strtmi	lr, [r9], -r9, asr #15
   299d4:	mrc2	0, 5, pc, cr14, cr5, {0}
   299d8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   299dc:			; <UNDEFINED> instruction: 0xf10dd1e6
   299e0:			; <UNDEFINED> instruction: 0x46290810
   299e4:			; <UNDEFINED> instruction: 0xf0164640
   299e8:	blmi	8e86d4 <_ZdlPv@@Base+0x8a4ee4>
   299ec:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   299f0:	ldrle	r0, [r7], #-795	; 0xfffffce5
   299f4:			; <UNDEFINED> instruction: 0xf0154620
   299f8:			; <UNDEFINED> instruction: 0x4620fd9b
   299fc:			; <UNDEFINED> instruction: 0xf0192400
   29a00:			; <UNDEFINED> instruction: 0xe7d3fef7
   29a04:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
   29a08:			; <UNDEFINED> instruction: 0xf414681c
   29a0c:	sbcle	r2, sp, r0, lsl #8
   29a10:			; <UNDEFINED> instruction: 0x46044b1a
   29a14:	ldmpl	fp!, {r1, r3, r4, r8, fp, lr}^
   29a18:			; <UNDEFINED> instruction: 0x461a4479
   29a1c:			; <UNDEFINED> instruction: 0xf7f69300
   29a20:			; <UNDEFINED> instruction: 0xe7c3fb5b
   29a24:			; <UNDEFINED> instruction: 0x46424b15
   29a28:			; <UNDEFINED> instruction: 0x46304916
   29a2c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   29a30:			; <UNDEFINED> instruction: 0xf7f69300
   29a34:			; <UNDEFINED> instruction: 0xe7ddfb51
   29a38:	bl	ff3e79e0 <_ZdlPv@@Base+0xff3a41f0>
   29a3c:			; <UNDEFINED> instruction: 0xf0194620
   29a40:			; <UNDEFINED> instruction: 0xf7e8fed7
   29a44:	svclt	0x0000ebd0
   29a48:	andeq	r4, r4, r0, asr #7
   29a4c:	andeq	r0, r0, ip, ror r1
   29a50:	andeq	r4, r4, r2, lsr #7
   29a54:	andeq	r0, r0, r4, ror #3
   29a58:	andeq	pc, r1, r8, lsl #1
   29a5c:	andeq	sl, r4, r6, lsr r3
   29a60:	andeq	pc, r1, sl, rrx
   29a64:	andeq	pc, r1, lr, ror r0	; <UNPREDICTABLE>
   29a68:	andeq	pc, r1, r6, lsl #1
   29a6c:	andeq	r4, r4, r0, lsr r3
   29a70:	andeq	lr, r1, r2, lsl #3
   29a74:	andeq	r4, r4, r0, lsr #12
   29a78:	andeq	r4, r4, r6, lsl #12
   29a7c:	andeq	r0, r0, r8, asr #4
   29a80:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   29a84:	muleq	r1, r6, pc	; <UNPREDICTABLE>
   29a88:	blmi	10fc398 <_ZdlPv@@Base+0x10b8ba8>
   29a8c:	push	{r1, r3, r4, r5, r6, sl, lr}
   29a90:			; <UNDEFINED> instruction: 0x460641f0
   29a94:	ldrdlt	r5, [r8], r3
   29a98:	ldrtmi	r2, [r1], -r0
   29a9c:	movwls	r6, #30747	; 0x781b
   29aa0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29aa4:	ldc2	7, cr15, [r4, #1020]	; 0x3fc
   29aa8:	ldrbtmi	r4, [pc], #-3900	; 29ab0 <__printf_chk@plt+0x17680>
   29aac:	stmdacs	r0, {r0, r2, r9, sl, lr}
   29ab0:	blmi	f1dbf4 <_ZdlPv@@Base+0xeda404>
   29ab4:	ldmpl	fp!, {r2, r3, r4, sp}^
   29ab8:	ldrdhi	pc, [r0], -r3
   29abc:	mrc2	0, 3, pc, cr4, cr9, {0}
   29ac0:			; <UNDEFINED> instruction: 0xf8c02300
   29ac4:			; <UNDEFINED> instruction: 0x46048018
   29ac8:	stmdavc	fp!, {r0, r1, sp, lr}
   29acc:	eorle	r2, r7, r3, lsr #22
   29ad0:			; <UNDEFINED> instruction: 0x4628b1fe
   29ad4:			; <UNDEFINED> instruction: 0xf898f7f8
   29ad8:	ldc2l	7, cr15, [r4, #-984]!	; 0xfffffc28
   29adc:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
   29ae0:			; <UNDEFINED> instruction: 0xf7fc3068
   29ae4:	ldmdbmi	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   29ae8:	ldrbtmi	r4, [r9], #-2096	; 0xfffff7d0
   29aec:			; <UNDEFINED> instruction: 0xf7ff4478
   29af0:	strmi	pc, [r1], -r3, lsl #29
   29af4:			; <UNDEFINED> instruction: 0xf0154620
   29af8:	bmi	ba91fc <_ZdlPv@@Base+0xb65a0c>
   29afc:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
   29b00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29b04:	subsmi	r9, sl, r7, lsl #22
   29b08:			; <UNDEFINED> instruction: 0x4620d13d
   29b0c:	pop	{r3, ip, sp, pc}
   29b10:	stmdami	r8!, {r4, r5, r6, r7, r8, pc}
   29b14:			; <UNDEFINED> instruction: 0xf7f84478
   29b18:			; <UNDEFINED> instruction: 0xf7f6f877
   29b1c:			; <UNDEFINED> instruction: 0xe7d8fd53
   29b20:			; <UNDEFINED> instruction: 0xf0154629
   29b24:	strmi	pc, [r6], -r3, lsr #28
   29b28:	mvnle	r2, r0, lsl #16
   29b2c:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   29b30:	strbmi	r4, [r0], -r9, lsr #12
   29b34:	blx	fe4e5b94 <_ZdlPv@@Base+0xfe4a23a4>
   29b38:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
   29b3c:	tsteq	fp, #1769472	; 0x1b0000
   29b40:			; <UNDEFINED> instruction: 0x4620d417
   29b44:	ldc2l	0, cr15, [r4], #84	; 0x54
   29b48:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   29b4c:	mrc2	0, 2, pc, cr0, cr9, {0}
   29b50:	blmi	6e3aa4 <_ZdlPv@@Base+0x6a02b4>
   29b54:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   29b58:	strcs	pc, [r0], #-1044	; 0xfffffbec
   29b5c:	blmi	65de98 <_ZdlPv@@Base+0x61a6a8>
   29b60:	ldmdbmi	r8, {r2, r9, sl, lr}
   29b64:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   29b68:	movwls	r4, #1562	; 0x61a
   29b6c:	blx	fed67b4c <_ZdlPv@@Base+0xfed2435c>
   29b70:	blmi	523a84 <_ZdlPv@@Base+0x4e0294>
   29b74:	ldmdbmi	r4, {r1, r6, r9, sl, lr}
   29b78:	ldmpl	fp!, {r4, r5, r9, sl, lr}^
   29b7c:	movwls	r4, #1145	; 0x479
   29b80:	blx	feae7b60 <_ZdlPv@@Base+0xfeaa4370>
   29b84:			; <UNDEFINED> instruction: 0xf7e8e7dd
   29b88:	strtmi	lr, [r0], -r8, lsr #22
   29b8c:	mrc2	0, 1, pc, cr0, cr9, {0}
   29b90:	bl	a67b38 <_ZdlPv@@Base+0xa24348>
   29b94:	andeq	r4, r4, r4, asr r2
   29b98:	andeq	r0, r0, ip, ror r1
   29b9c:	andeq	r4, r4, r6, lsr r2
   29ba0:	andeq	r0, r0, r4, ror #3
   29ba4:	andeq	sl, r4, lr, asr #3
   29ba8:	andeq	lr, r1, r2, lsl #31
   29bac:	andeq	lr, r1, ip, lsl #31
   29bb0:	andeq	r4, r4, r2, ror #3
   29bb4:	strdeq	sp, [r1], -r0
   29bb8:	ldrdeq	r4, [r4], -r2
   29bbc:			; <UNDEFINED> instruction: 0x000444b8
   29bc0:	andeq	r0, r0, r8, asr #4
   29bc4:	andeq	lr, r1, sl, asr #29
   29bc8:	andeq	lr, r1, r8, asr #29
   29bcc:	blmi	13fc50c <_ZdlPv@@Base+0x13b8d1c>
   29bd0:	push	{r1, r3, r4, r5, r6, sl, lr}
   29bd4:			; <UNDEFINED> instruction: 0x460641f0
   29bd8:	ldrdlt	r5, [sl], r3
   29bdc:	ldrtmi	r2, [r1], -r0
   29be0:	movwls	r6, #38939	; 0x981b
   29be4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29be8:	ldc2l	7, cr15, [r2], #1020	; 0x3fc
   29bec:	ldrbtmi	r4, [pc], #-3912	; 29bf4 <__printf_chk@plt+0x177c4>
   29bf0:	stmdacs	r0, {r0, r2, r9, sl, lr}
   29bf4:	blmi	121dd98 <_ZdlPv@@Base+0x11da5a8>
   29bf8:	ldmpl	fp!, {r2, r3, r4, sp}^
   29bfc:	ldrdhi	pc, [r0], -r3
   29c00:	ldc2l	0, cr15, [r2, #100]	; 0x64
   29c04:			; <UNDEFINED> instruction: 0xf8c02300
   29c08:			; <UNDEFINED> instruction: 0x46048018
   29c0c:	stmdavc	fp!, {r0, r1, sp, lr}
   29c10:	eorsle	r2, pc, r3, lsr #22
   29c14:	eorsle	r2, r6, r0, lsl #28
   29c18:	ldcmi	6, cr4, [pc, #-160]!	; 29b80 <__printf_chk@plt+0x17750>
   29c1c:			; <UNDEFINED> instruction: 0xfff4f7f7
   29c20:	ldc2l	7, cr15, [r0], {246}	; 0xf6
   29c24:	ldrbtmi	r4, [sp], #-2109	; 0xfffff7c3
   29c28:	rsbcc	r4, r8, r8, ror r4
   29c2c:			; <UNDEFINED> instruction: 0xff4cf7fc
   29c30:			; <UNDEFINED> instruction: 0x4628493b
   29c34:			; <UNDEFINED> instruction: 0xf7ff4479
   29c38:	ldmdbmi	sl!, {r0, r1, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   29c3c:			; <UNDEFINED> instruction: 0x46064479
   29c40:			; <UNDEFINED> instruction: 0xf7ff4628
   29c44:	ldmdbmi	r8!, {r0, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   29c48:			; <UNDEFINED> instruction: 0x46024479
   29c4c:	andls	r4, r3, #40, 12	; 0x2800000
   29c50:	ldc2l	7, cr15, [r2, #1020]	; 0x3fc
   29c54:	ldrbtmi	r4, [r9], #-2357	; 0xfffff6cb
   29c58:	strtmi	r9, [r8], -r2
   29c5c:	stc2l	7, cr15, [ip, #1020]	; 0x3fc
   29c60:	andcc	lr, r2, #3620864	; 0x374000
   29c64:	andls	r4, r0, r1, lsr r6
   29c68:			; <UNDEFINED> instruction: 0xf0154620
   29c6c:	bmi	c69028 <_ZdlPv@@Base+0xc25838>
   29c70:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
   29c74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29c78:	subsmi	r9, sl, r9, lsl #22
   29c7c:			; <UNDEFINED> instruction: 0x4620d13d
   29c80:	pop	{r1, r3, ip, sp, pc}
   29c84:	stmdami	fp!, {r4, r5, r6, r7, r8, pc}
   29c88:			; <UNDEFINED> instruction: 0xf7f74478
   29c8c:			; <UNDEFINED> instruction: 0xf7f6ffbd
   29c90:	bfi	pc, r9, (invalid: 25:1)	; <UNPREDICTABLE>
   29c94:			; <UNDEFINED> instruction: 0xf0154629
   29c98:	strmi	pc, [r6], -r3, ror #26
   29c9c:	mvnle	r2, r0, lsl #16
   29ca0:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   29ca4:	strbmi	r4, [r0], -r9, lsr #12
   29ca8:			; <UNDEFINED> instruction: 0xf9d8f016
   29cac:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
   29cb0:	tsteq	fp, #1769472	; 0x1b0000
   29cb4:			; <UNDEFINED> instruction: 0x4620d417
   29cb8:	ldc2	0, cr15, [sl], #-84	; 0xffffffac
   29cbc:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   29cc0:	ldc2	0, cr15, [r6, #100]	; 0x64
   29cc4:	blmi	7a3c18 <_ZdlPv@@Base+0x760428>
   29cc8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   29ccc:	strcs	pc, [r0], #-1044	; 0xfffffbec
   29cd0:	blmi	71e00c <_ZdlPv@@Base+0x6da81c>
   29cd4:	ldmdbmi	fp, {r2, r9, sl, lr}
   29cd8:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   29cdc:	movwls	r4, #1562	; 0x61a
   29ce0:			; <UNDEFINED> instruction: 0xf9faf7f6
   29ce4:	blmi	5e3bf8 <_ZdlPv@@Base+0x5a0408>
   29ce8:	ldmdbmi	r7, {r1, r6, r9, sl, lr}
   29cec:	ldmpl	fp!, {r4, r5, r9, sl, lr}^
   29cf0:	movwls	r4, #1145	; 0x479
   29cf4:			; <UNDEFINED> instruction: 0xf9f0f7f6
   29cf8:			; <UNDEFINED> instruction: 0xf7e8e7dd
   29cfc:	strtmi	lr, [r0], -lr, ror #20
   29d00:	ldc2l	0, cr15, [r6, #-100]!	; 0xffffff9c
   29d04:	b	1be7cac <_ZdlPv@@Base+0x1ba44bc>
   29d08:	andeq	r4, r4, r0, lsl r1
   29d0c:	andeq	r0, r0, ip, ror r1
   29d10:	strdeq	r4, [r4], -r2
   29d14:	andeq	r0, r0, r4, ror #3
   29d18:	andeq	lr, r1, r2, lsr #29
   29d1c:	andeq	sl, r4, r4, lsl #1
   29d20:			; <UNDEFINED> instruction: 0x0001edb8
   29d24:	andeq	lr, r1, ip, asr #27
   29d28:	ldrdeq	lr, [r1], -r4
   29d2c:	andeq	lr, r1, lr, ror lr
   29d30:	andeq	r4, r4, lr, rrx
   29d34:	andeq	sp, r1, r0, asr #29
   29d38:	andeq	r4, r4, lr, asr r3
   29d3c:	andeq	r4, r4, r4, asr #6
   29d40:	andeq	r0, r0, r8, asr #4
   29d44:	andeq	lr, r1, r6, lsr #27
   29d48:	andeq	lr, r1, ip, lsr #27
   29d4c:	blmi	12fc67c <_ZdlPv@@Base+0x12b8e8c>
   29d50:	push	{r1, r3, r4, r5, r6, sl, lr}
   29d54:			; <UNDEFINED> instruction: 0x460641f0
   29d58:	ldrdlt	r5, [sl], r3
   29d5c:	ldrtmi	r2, [r1], -r0
   29d60:	movwls	r6, #38939	; 0x981b
   29d64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29d68:	ldc2	7, cr15, [r2], #-1020	; 0xfffffc04
   29d6c:	ldrbtmi	r4, [pc], #-3908	; 29d74 <__printf_chk@plt+0x17944>
   29d70:	stmdacs	r0, {r0, r2, r9, sl, lr}
   29d74:	blmi	111def4 <_ZdlPv@@Base+0x10da704>
   29d78:	ldmpl	fp!, {r2, r3, r4, sp}^
   29d7c:	ldrdhi	pc, [r0], -r3
   29d80:	ldc2	0, cr15, [r2, #-100]	; 0xffffff9c
   29d84:			; <UNDEFINED> instruction: 0xf8c02300
   29d88:			; <UNDEFINED> instruction: 0x46048018
   29d8c:	stmdavc	fp!, {r0, r1, sp, lr}
   29d90:	eorsle	r2, r6, r3, lsr #22
   29d94:			; <UNDEFINED> instruction: 0x4628b376
   29d98:			; <UNDEFINED> instruction: 0xf7f74d3b
   29d9c:			; <UNDEFINED> instruction: 0xf7f6ff35
   29da0:	ldmdami	sl!, {r0, r4, sl, fp, ip, sp, lr, pc}
   29da4:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
   29da8:			; <UNDEFINED> instruction: 0xf7fc3068
   29dac:	ldmdbmi	r8!, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   29db0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   29db4:	stc2	7, cr15, [r0, #-1020]!	; 0xfffffc04
   29db8:	ldrbtmi	r4, [r9], #-2358	; 0xfffff6ca
   29dbc:	strtmi	r4, [r8], -r6, lsl #12
   29dc0:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
   29dc4:	ldrbtmi	r4, [r9], #-2356	; 0xfffff6cc
   29dc8:	strtmi	r9, [r8], -r3
   29dcc:	ldc2	7, cr15, [r4, #-1020]	; 0xfffffc04
   29dd0:	ldrtmi	r9, [r1], -r3, lsl #20
   29dd4:	strtmi	r4, [r0], -r3, lsl #12
   29dd8:	stc2	0, cr15, [lr], {21}
   29ddc:	blmi	9fc6a0 <_ZdlPv@@Base+0x9b8eb0>
   29de0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29de4:	blls	283e54 <_ZdlPv@@Base+0x240664>
   29de8:	teqle	sp, sl, asr r0
   29dec:	andlt	r4, sl, r0, lsr #12
   29df0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   29df4:	ldrbtmi	r4, [r8], #-2090	; 0xfffff7d6
   29df8:			; <UNDEFINED> instruction: 0xff06f7f7
   29dfc:	blx	ff8e7dde <_ZdlPv@@Base+0xff8a45ee>
   29e00:	strtmi	lr, [r9], -r9, asr #15
   29e04:	stc2	0, cr15, [r0], #84	; 0x54
   29e08:	stmdacs	r0, {r1, r2, r9, sl, lr}
   29e0c:			; <UNDEFINED> instruction: 0xf10dd1e6
   29e10:			; <UNDEFINED> instruction: 0x46290810
   29e14:			; <UNDEFINED> instruction: 0xf0164640
   29e18:	blmi	8e82a4 <_ZdlPv@@Base+0x8a4ab4>
   29e1c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   29e20:	ldrle	r0, [r7], #-795	; 0xfffffce5
   29e24:			; <UNDEFINED> instruction: 0xf0154620
   29e28:	strtmi	pc, [r0], -r3, lsl #23
   29e2c:			; <UNDEFINED> instruction: 0xf0192400
   29e30:			; <UNDEFINED> instruction: 0xe7d3fcdf
   29e34:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
   29e38:			; <UNDEFINED> instruction: 0xf414681c
   29e3c:	sbcle	r2, sp, r0, lsl #8
   29e40:			; <UNDEFINED> instruction: 0x46044b1a
   29e44:	ldmpl	fp!, {r1, r3, r4, r8, fp, lr}^
   29e48:			; <UNDEFINED> instruction: 0x461a4479
   29e4c:			; <UNDEFINED> instruction: 0xf7f69300
   29e50:	strb	pc, [r3, r3, asr #18]	; <UNPREDICTABLE>
   29e54:			; <UNDEFINED> instruction: 0x46424b15
   29e58:			; <UNDEFINED> instruction: 0x46304916
   29e5c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   29e60:			; <UNDEFINED> instruction: 0xf7f69300
   29e64:			; <UNDEFINED> instruction: 0xe7ddf939
   29e68:	ldmib	r6!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29e6c:			; <UNDEFINED> instruction: 0xf0194620
   29e70:			; <UNDEFINED> instruction: 0xf7e8fcbf
   29e74:	svclt	0x0000e9b8
   29e78:	muleq	r4, r0, pc	; <UNPREDICTABLE>
   29e7c:	andeq	r0, r0, ip, ror r1
   29e80:	andeq	r3, r4, r2, ror pc
   29e84:	andeq	r0, r0, r4, ror #3
   29e88:	muleq	r1, r4, sp
   29e8c:	andeq	r9, r4, r6, lsl #30
   29e90:	andeq	lr, r1, r6, ror sp
   29e94:	andeq	lr, r1, sl, lsl #27
   29e98:	andeq	lr, r1, lr, lsl #27
   29e9c:	andeq	r3, r4, r0, lsl #30
   29ea0:	andeq	sp, r1, r2, asr sp
   29ea4:	strdeq	r4, [r4], -r0
   29ea8:	ldrdeq	r4, [r4], -r6
   29eac:	andeq	r0, r0, r8, asr #4
   29eb0:	muleq	r1, ip, ip
   29eb4:	andeq	lr, r1, r2, lsr #25
   29eb8:	svcmi	0x00f0e92d
   29ebc:			; <UNDEFINED> instruction: 0x2700f8df
   29ec0:	blhi	e537c <_ZdlPv@@Base+0xa1b8c>
   29ec4:	usatcc	pc, #28, pc, asr #17	; <UNPREDICTABLE>
   29ec8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   29ecc:	stcge	0, cr11, [fp], {147}	; 0x93
   29ed0:	tstls	r1, #1769472	; 0x1b0000
   29ed4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   29ed8:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   29edc:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   29ee0:	ldrmi	r9, [sl], -r5, lsl #6
   29ee4:	stmib	sp, {r8, r9, sp}^
   29ee8:	movwcs	r3, #17163	; 0x430b
   29eec:			; <UNDEFINED> instruction: 0xf7fc9310
   29ef0:	strtmi	pc, [r0], -fp, ror #27
   29ef4:			; <UNDEFINED> instruction: 0xf7f62101
   29ef8:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   29efc:			; <UNDEFINED> instruction: 0xf8dfd14c
   29f00:			; <UNDEFINED> instruction: 0xf8df46cc
   29f04:	ldrbtmi	r5, [ip], #-1740	; 0xfffff934
   29f08:	strbtcc	r4, [r8], #-1149	; 0xfffffb83
   29f0c:			; <UNDEFINED> instruction: 0xf7fc4620
   29f10:	svcvs	0x00ebfddb
   29f14:	addsmi	r9, sl, #16, 20	; 0x10000
   29f18:	bcs	41e390 <_ZdlPv@@Base+0x3daba0>
   29f1c:	bcs	55dfa0 <_ZdlPv@@Base+0x51a7b0>
   29f20:	bcs	ddfec <_ZdlPv@@Base+0x9a7fc>
   29f24:	strcs	sp, [r0], #-36	; 0xffffffdc
   29f28:	tstlt	r0, ip, lsl #16
   29f2c:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   29f30:			; <UNDEFINED> instruction: 0xf8df4798
   29f34:			; <UNDEFINED> instruction: 0xf8df26a0
   29f38:	ldrbtmi	r3, [sl], #-1676	; 0xfffff974
   29f3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   29f40:	subsmi	r9, sl, r1, lsl fp
   29f44:	tsthi	r8, #64	; 0x40	; <UNPREDICTABLE>
   29f48:	andslt	r4, r3, r0, lsr #12
   29f4c:	blhi	e5248 <_ZdlPv@@Base+0xa1a58>
   29f50:	svchi	0x00f0e8bd
   29f54:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   29f58:	bicsle	r2, r7, sp, lsl #22
   29f5c:	svcvs	0x006be7e3
   29f60:	bne	fe7107a0 <_ZdlPv@@Base+0xfe6ccfb0>
   29f64:			; <UNDEFINED> instruction: 0xf383fab3
   29f68:	blcs	2c4dc <__printf_chk@plt+0x1a0ac>
   29f6c:	ldrb	sp, [sl, lr, asr #1]
   29f70:	mlascc	r4, sp, r8, pc	; <UNPREDICTABLE>
   29f74:			; <UNDEFINED> instruction: 0x2070f895
   29f78:	blx	fecf09ec <_ZdlPv@@Base+0xfecad1fc>
   29f7c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   29f80:	sbcle	r2, r3, r0, lsl #22
   29f84:	cdpvs	7, 10, cr14, cr11, cr15, {6}
   29f88:	bne	fe7107bc <_ZdlPv@@Base+0xfe6ccfcc>
   29f8c:			; <UNDEFINED> instruction: 0xf383fab3
   29f90:	blcs	2c504 <__printf_chk@plt+0x1a0d4>
   29f94:			; <UNDEFINED> instruction: 0xe7c6d0ba
   29f98:			; <UNDEFINED> instruction: 0x063cf8df
   29f9c:	rsbcc	r4, r8, r8, ror r4
   29fa0:	ldc2	7, cr15, [r2, #1008]	; 0x3f0
   29fa4:			; <UNDEFINED> instruction: 0x2634f8df
   29fa8:	ldrbtmi	r9, [sl], #-2320	; 0xfffff6f0
   29fac:	addmi	r6, fp, #844	; 0x34c
   29fb0:	blcs	de128 <_ZdlPv@@Base+0x9a938>
   29fb4:			; <UNDEFINED> instruction: 0x4070f892
   29fb8:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   29fbc:			; <UNDEFINED> instruction: 0x81b3f000
   29fc0:			; <UNDEFINED> instruction: 0x061cf8df
   29fc4:	rsbcc	r4, r8, r8, ror r4
   29fc8:	ldc2l	7, cr15, [lr, #-1008]!	; 0xfffffc10
   29fcc:			; <UNDEFINED> instruction: 0xf7e82050
   29fd0:			; <UNDEFINED> instruction: 0xf100e8a8
   29fd4:			; <UNDEFINED> instruction: 0x46050650
   29fd8:	strtmi	r9, [r8], -r6
   29fdc:	blx	ffc66026 <_ZdlPv@@Base+0xffc22836>
   29fe0:	adcmi	r3, lr, #8, 10	; 0x2000000
   29fe4:			; <UNDEFINED> instruction: 0xf8dfd1f9
   29fe8:	cfldr64cs	mvdx6, [r4], #-1008	; 0xfffffc10
   29fec:	stclcs	15, cr11, [r6], #-96	; 0xffffffa0
   29ff0:	ldrbhi	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   29ff4:	beq	66138 <_ZdlPv@@Base+0x22948>
   29ff8:	ldrbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   29ffc:	ldrbtmi	r4, [r8], #1150	; 0x47e
   2a000:	strbeq	pc, [r8, -r6, lsl #2]!	; <UNPREDICTABLE>
   2a004:			; <UNDEFINED> instruction: 0xf108447b
   2a008:	svclt	0x000c0968
   2a00c:	rsbcs	r2, sp, #1342177287	; 0x50000007
   2a010:	bcs	465838 <_ZdlPv@@Base+0x422048>
   2a014:	movwcs	r6, #45018	; 0xafda
   2a018:	blls	44ec3c <_ZdlPv@@Base+0x40b44c>
   2a01c:			; <UNDEFINED> instruction: 0xf040429a
   2a020:	blcs	40a348 <_ZdlPv@@Base+0x3c6b58>
   2a024:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
   2a028:			; <UNDEFINED> instruction: 0xf0002b14
   2a02c:	blcs	ca590 <_ZdlPv@@Base+0x86da0>
   2a030:	adcshi	pc, r1, r0
   2a034:	ldrmi	r2, [sl], -r0, lsl #14
   2a038:			; <UNDEFINED> instruction: 0xf8df463d
   2a03c:	addsmi	r6, r3, #180, 10	; 0x2d000000
   2a040:	ldrhi	pc, [r0, #2271]!	; 0x8df
   2a044:	ldrbtmi	r4, [r8], #1150	; 0x47e
   2a048:	strbteq	pc, [r8], -r6, lsl #2	; <UNPREDICTABLE>
   2a04c:	blcs	41e540 <_ZdlPv@@Base+0x3dad50>
   2a050:	rscshi	pc, pc, r0
   2a054:			; <UNDEFINED> instruction: 0xf0002b14
   2a058:	blcs	ca42c <_ZdlPv@@Base+0x86c3c>
   2a05c:	svccs	0x0000d01c
   2a060:	stmdals	r6, {r0, r1, r2, r4, r5, ip, lr, pc}
   2a064:			; <UNDEFINED> instruction: 0xf7e82400
   2a068:	smmlsr	sp, r4, r8, lr
   2a06c:			; <UNDEFINED> instruction: 0xf0002b0f
   2a070:	blcs	54a784 <_ZdlPv@@Base+0x506f94>
   2a074:	bichi	pc, sl, r0
   2a078:			; <UNDEFINED> instruction: 0xf0002b02
   2a07c:			; <UNDEFINED> instruction: 0xf8df814d
   2a080:	andcs	r1, r2, r8, ror r5
   2a084:	ldrbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2a088:	bls	17b274 <_ZdlPv@@Base+0x137a84>
   2a08c:			; <UNDEFINED> instruction: 0x461a58d3
   2a090:			; <UNDEFINED> instruction: 0xf7f69300
   2a094:	strb	pc, [r6, -r1, lsr #16]	; <UNPREDICTABLE>
   2a098:	strbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2a09c:	mlasne	r4, sp, r8, pc	; <UNPREDICTABLE>
   2a0a0:			; <UNDEFINED> instruction: 0xf892447a
   2a0a4:	bne	16f626c <_ZdlPv@@Base+0x16b2a7c>
   2a0a8:			; <UNDEFINED> instruction: 0xf383fab3
   2a0ac:	blcs	2c620 <__printf_chk@plt+0x1a1f0>
   2a0b0:			; <UNDEFINED> instruction: 0x4630d1d5
   2a0b4:	stc2	7, cr15, [r8, #-1008]	; 0xfffffc10
   2a0b8:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   2a0bc:	ldrbtmi	r9, [fp], #-2576	; 0xfffff5f0
   2a0c0:	addsmi	r6, r3, #876	; 0x36c
   2a0c4:			; <UNDEFINED> instruction: 0xf023d0c3
   2a0c8:	blcs	36ad10 <_ZdlPv@@Base+0x327520>
   2a0cc:	svccs	0x0000d1f1
   2a0d0:			; <UNDEFINED> instruction: 0xf1a4d1c7
   2a0d4:	blcs	76ae60 <_ZdlPv@@Base+0x727670>
   2a0d8:	ldm	pc, {r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2a0dc:	msreq	SPSR_fxc, r3, lsl r0
   2a0e0:	cmpeq	fp, lr, lsr r0
   2a0e4:	cmneq	r7, lr, lsr r0
   2a0e8:	eorseq	r0, lr, lr, lsl r0
   2a0ec:	eorseq	r0, lr, lr, lsr r0
   2a0f0:	eorseq	r0, lr, lr, lsr r0
   2a0f4:	eorseq	r0, lr, pc, asr #2
   2a0f8:	eorseq	r0, lr, lr, lsr r0
   2a0fc:	eorseq	r0, lr, lr, lsr r0
   2a100:	eorseq	r0, lr, lr, lsr r0
   2a104:	eorseq	r0, lr, lr, lsr r0
   2a108:	eorseq	r0, lr, lr, lsr r0
   2a10c:	eorseq	r0, lr, lr, lsr r0
   2a110:	eorseq	r0, lr, lr, lsr r0
   2a114:	eorseq	r0, lr, lr, lsr r0
   2a118:			; <UNDEFINED> instruction: 0xf0850141
   2a11c:			; <UNDEFINED> instruction: 0xf0030301
   2a120:			; <UNDEFINED> instruction: 0xf1ba0301
   2a124:	svclt	0x00180f01
   2a128:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   2a12c:			; <UNDEFINED> instruction: 0xf0002b00
   2a130:			; <UNDEFINED> instruction: 0xf8df812e
   2a134:	ldrdcs	r1, [r2], -r4
   2a138:	strbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   2a13c:	cfstrsls	mvf4, [r5, #-484]	; 0xfffffe1c
   2a140:	ldrmi	r5, [sl], -fp, ror #17
   2a144:			; <UNDEFINED> instruction: 0xf7f59300
   2a148:			; <UNDEFINED> instruction: 0xf8dfffc7
   2a14c:			; <UNDEFINED> instruction: 0xf04f34c0
   2a150:	bls	1ac95c <_ZdlPv@@Base+0x16916c>
   2a154:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   2a158:			; <UNDEFINED> instruction: 0xf8df6053
   2a15c:	bls	177434 <_ZdlPv@@Base+0x133c44>
   2a160:	ldmdavs	r0!, {r1, r2, r4, r6, r7, fp, ip, lr}
   2a164:			; <UNDEFINED> instruction: 0xf7ee6987
   2a168:	strmi	pc, [r5], -r9, asr #24
   2a16c:			; <UNDEFINED> instruction: 0xf7ee6830
   2a170:	strmi	pc, [r6], -sp, asr #24
   2a174:			; <UNDEFINED> instruction: 0xf0192034
   2a178:	stmib	sp, {r0, r1, r2, r4, r8, r9, fp, ip, sp, lr, pc}^
   2a17c:	strtmi	r5, [r1], -r1, lsl #12
   2a180:	ldrbmi	r9, [r3], -r6, lsl #26
   2a184:	strmi	r9, [r4], -r0, lsl #14
   2a188:			; <UNDEFINED> instruction: 0xf010462a
   2a18c:			; <UNDEFINED> instruction: 0x4628fb1d
   2a190:	ldmda	lr, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2a194:			; <UNDEFINED> instruction: 0xf8dfe6c8
   2a198:			; <UNDEFINED> instruction: 0xf89d147c
   2a19c:	ldrbtmi	r0, [r9], #-52	; 0xffffffcc
   2a1a0:			; <UNDEFINED> instruction: 0x2070f891
   2a1a4:	blx	fecb09f4 <_ZdlPv@@Base+0xfec6d204>
   2a1a8:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   2a1ac:			; <UNDEFINED> instruction: 0xf47f2a00
   2a1b0:	blls	215ebc <_ZdlPv@@Base+0x1d26cc>
   2a1b4:	subsle	r4, r4, r3, asr r5
   2a1b8:	vnmls.f64	d9, d8, d6
   2a1bc:	bl	f0a04 <_ZdlPv@@Base+0xad214>
   2a1c0:	ldrbmi	r0, [r8], -sl, asr #23
   2a1c4:	blx	fece621c <_ZdlPv@@Base+0xfeca2a2c>
   2a1c8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2a1cc:	msrhi	CPSR_f, r0
   2a1d0:	beq	a6600 <_ZdlPv@@Base+0x62e10>
   2a1d4:	ldrtmi	lr, [r8], -r2
   2a1d8:	ldc2l	7, cr15, [r6], #-1008	; 0xfffffc10
   2a1dc:	blcs	5061b0 <_ZdlPv@@Base+0x4c29c0>
   2a1e0:			; <UNDEFINED> instruction: 0xf8dfd0f9
   2a1e4:	stmdals	r5, {r3, r5, sl, ip}
   2a1e8:	stmdapl	r1, {r4, r9, fp, ip, pc}^
   2a1ec:	stmdavs	r9, {r0, r1, r4, r7, r9, lr}
   2a1f0:	andne	pc, r4, fp, asr #17
   2a1f4:	blcs	41e64c <_ZdlPv@@Base+0x3dae5c>
   2a1f8:	blcs	55e3f0 <_ZdlPv@@Base+0x51ac00>
   2a1fc:	addhi	pc, r3, r0
   2a200:	andle	r2, r2, r2, lsl #22
   2a204:	strcs	r2, [r1, #-1792]	; 0xfffff900
   2a208:			; <UNDEFINED> instruction: 0xf896e717
   2a20c:			; <UNDEFINED> instruction: 0xf89d5070
   2a210:	bne	1b6e2e8 <_ZdlPv@@Base+0x1b2aaf8>
   2a214:			; <UNDEFINED> instruction: 0xf585fab5
   2a218:	vstrcs.16	s0, [r0, #-218]	; 0xffffff26	; <UNPREDICTABLE>
   2a21c:	rschi	pc, sl, r0, asr #32
   2a220:	andeq	pc, r4, fp, lsl #2
   2a224:			; <UNDEFINED> instruction: 0xf0132176
   2a228:	strmi	pc, [r5], -fp, ror #31
   2a22c:	rscs	fp, sp, r8, lsl r9
   2a230:			; <UNDEFINED> instruction: 0xf7fc4648
   2a234:			; <UNDEFINED> instruction: 0xf8d8fc49
   2a238:	bcs	4f2430 <_ZdlPv@@Base+0x4aec40>
   2a23c:			; <UNDEFINED> instruction: 0xe6ecd0f8
   2a240:	stmdbls	fp, {r0, r2, r4, r5, r6, r7, r9, fp, lr}
   2a244:	mrcvs	4, 4, r4, cr3, cr10, {3}
   2a248:	blx	fecf0bbc <_ZdlPv@@Base+0xfecad3cc>
   2a24c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2a250:			; <UNDEFINED> instruction: 0xf8d8e72d
   2a254:	bls	3b642c <_ZdlPv@@Base+0x372c3c>
   2a258:	blx	fecf0ccc <_ZdlPv@@Base+0xfecad4dc>
   2a25c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2a260:	ldrmi	lr, [sl], -r5, lsr #14
   2a264:			; <UNDEFINED> instruction: 0xf1b3005b
   2a268:	movwls	r5, #40832	; 0x9f80
   2a26c:			; <UNDEFINED> instruction: 0x0110bfb4
   2a270:	rscscc	pc, pc, pc, asr #32
   2a274:	svc	0x0054f7e7
   2a278:	andls	r9, r8, r9, lsl #22
   2a27c:	ldrdlt	pc, [r0], -sp	; <UNPREDICTABLE>
   2a280:	teqlt	r3, sp, asr lr
   2a284:			; <UNDEFINED> instruction: 0xf0104658
   2a288:	vstrcc	s30, [r1, #-620]	; 0xfffffd94
   2a28c:	bleq	2666c0 <_ZdlPv@@Base+0x222ed0>
   2a290:	blls	21fa78 <_ZdlPv@@Base+0x1dc288>
   2a294:	ldmib	sp, {r0, r1, r4, r5, r6, r8, ip, sp, pc}^
   2a298:	andcs	ip, r0, #25165824	; 0x1800000
   2a29c:	ldrd	pc, [r0], -sp	; <UNPREDICTABLE>
   2a2a0:	andcc	r0, r1, #211	; 0xd3
   2a2a4:	tsteq	r3, ip, lsl #22
   2a2a8:	ldrbtmi	r4, [r3], #-661	; 0xfffffd6b
   2a2ac:	stm	r3, {r0, r1, r8, fp, lr, pc}
   2a2b0:	mvnsle	r0, r3
   2a2b4:	stmdals	r6, {r0, r3, r8, r9, fp, ip, pc}
   2a2b8:			; <UNDEFINED> instruction: 0xf7e79307
   2a2bc:	blls	2661ec <_ZdlPv@@Base+0x2229fc>
   2a2c0:	ldrb	r9, [r9, -r6, lsl #6]!
   2a2c4:	stmdals	lr, {r0, r2, r4, r6, r7, r8, fp, lr}
   2a2c8:	svcvs	0x004a4479
   2a2cc:	blx	fecb0b1c <_ZdlPv@@Base+0xfec6d32c>
   2a2d0:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   2a2d4:			; <UNDEFINED> instruction: 0xf43f2a00
   2a2d8:	strt	sl, [fp], ip, ror #30
   2a2dc:	stmdals	fp, {r4, r6, r7, r8, fp, lr}
   2a2e0:	mcrvs	4, 4, r4, cr10, cr9, {3}
   2a2e4:	blx	fecb0b34 <_ZdlPv@@Base+0xfec6d344>
   2a2e8:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   2a2ec:			; <UNDEFINED> instruction: 0xf43f2a00
   2a2f0:	ldr	sl, [pc], r0, ror #30
   2a2f4:	stmdbls	lr, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr}
   2a2f8:	blx	fed70cb4 <_ZdlPv@@Base+0xfed2d4c4>
   2a2fc:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
   2a300:	addle	r2, sp, r0, lsl #26
   2a304:	mrcvs	0, 5, lr, cr5, cr6, {3}
   2a308:	bne	1b9073c <_ZdlPv@@Base+0x1b4cf4c>
   2a30c:			; <UNDEFINED> instruction: 0xf585fab5
   2a310:	vstrcs.16	s0, [r0, #-218]	; 0xffffff26	; <UNPREDICTABLE>
   2a314:	rsb	sp, sp, r4, lsl #1
   2a318:			; <UNDEFINED> instruction: 0x4070f892
   2a31c:	mlascc	r4, sp, r8, pc	; <UNPREDICTABLE>
   2a320:			; <UNDEFINED> instruction: 0xf43f42a3
   2a324:	mcrrcs	14, 10, sl, r6, cr12
   2a328:	mcrge	4, 2, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   2a32c:	ldrbtmi	r4, [r8], #-2237	; 0xfffff743
   2a330:			; <UNDEFINED> instruction: 0xf7fc3068
   2a334:	bmi	fef69260 <_ZdlPv@@Base+0xfef25a70>
   2a338:	ldrbtmi	r9, [sl], #-2320	; 0xfffff6f0
   2a33c:	addmi	r6, fp, #844	; 0x34c
   2a340:	addhi	pc, sl, r0, asr #32
   2a344:			; <UNDEFINED> instruction: 0xf0002b0f
   2a348:	blcs	54a748 <_ZdlPv@@Base+0x506f58>
   2a34c:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
   2a350:			; <UNDEFINED> instruction: 0xf0002b02
   2a354:	ldmibmi	r5!, {r8, pc}
   2a358:	blmi	fea32368 <_ZdlPv@@Base+0xfe9eeb78>
   2a35c:			; <UNDEFINED> instruction: 0xe6944479
   2a360:			; <UNDEFINED> instruction: 0xf43f2d00
   2a364:	bls	195f54 <_ZdlPv@@Base+0x152764>
   2a368:	blmi	fe932378 <_ZdlPv@@Base+0xfe8eeb88>
   2a36c:	ldmpl	r3, {r4, r5, r7, r8, fp, lr}^
   2a370:			; <UNDEFINED> instruction: 0x461a4479
   2a374:			; <UNDEFINED> instruction: 0xf7f59300
   2a378:	strbt	pc, [lr], pc, lsr #29	; <UNPREDICTABLE>
   2a37c:	movweq	pc, #4101	; 0x1005	; <UNPREDICTABLE>
   2a380:	svceq	0x0001f1ba
   2a384:			; <UNDEFINED> instruction: 0xf043bf18
   2a388:	blcs	2af94 <__printf_chk@plt+0x18b64>
   2a38c:			; <UNDEFINED> instruction: 0xf04fd154
   2a390:	strbt	r0, [r2], r1, lsl #20
   2a394:	movweq	pc, #4229	; 0x1085	; <UNPREDICTABLE>
   2a398:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   2a39c:	svceq	0x0001f1ba
   2a3a0:			; <UNDEFINED> instruction: 0xf043bf18
   2a3a4:	blcs	2afb0 <__printf_chk@plt+0x18b80>
   2a3a8:	stmibmi	r2!, {r0, r4, r5, r6, r7, ip, lr, pc}
   2a3ac:	blmi	fe4f23bc <_ZdlPv@@Base+0xfe4aebcc>
   2a3b0:	uxtab16	r4, r4, r9, ror #8
   2a3b4:	movweq	pc, #4101	; 0x1005	; <UNPREDICTABLE>
   2a3b8:	svceq	0x0002f1ba
   2a3bc:			; <UNDEFINED> instruction: 0xf043bf18
   2a3c0:	blcs	2afcc <__printf_chk@plt+0x18b9c>
   2a3c4:			; <UNDEFINED> instruction: 0xf04fd13d
   2a3c8:	strb	r0, [r6], r2, lsl #20
   2a3cc:	movweq	pc, #4101	; 0x1005	; <UNPREDICTABLE>
   2a3d0:	svceq	0x0001f1ba
   2a3d4:			; <UNDEFINED> instruction: 0xf043bf18
   2a3d8:	blcs	2afe4 <__printf_chk@plt+0x18bb4>
   2a3dc:	ldmibmi	r6, {r0, r1, r2, r4, r6, r7, ip, lr, pc}
   2a3e0:	blmi	fe1b23f0 <_ZdlPv@@Base+0xfe16ec00>
   2a3e4:	bls	17b5d0 <_ZdlPv@@Base+0x137de0>
   2a3e8:			; <UNDEFINED> instruction: 0x461a58d3
   2a3ec:			; <UNDEFINED> instruction: 0xf7f59300
   2a3f0:			; <UNDEFINED> instruction: 0xe7ccfe73
   2a3f4:	strt	r2, [r0], -r0, lsl #14
   2a3f8:	blls	3c6150 <_ZdlPv@@Base+0x382960>
   2a3fc:	blx	fed30f94 <_ZdlPv@@Base+0xfeced7a4>
   2a400:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   2a404:			; <UNDEFINED> instruction: 0xf43f2c00
   2a408:			; <UNDEFINED> instruction: 0xe638addb
   2a40c:	blls	305e64 <_ZdlPv@@Base+0x2c2674>
   2a410:	blx	fed30fa8 <_ZdlPv@@Base+0xfeced7b8>
   2a414:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
   2a418:			; <UNDEFINED> instruction: 0xf43f2c00
   2a41c:			; <UNDEFINED> instruction: 0xe62eadd1
   2a420:	strcs	r4, [r1, -r6, lsl #23]
   2a424:	ldrbtmi	r9, [fp], #-2576	; 0xfffff5f0
   2a428:			; <UNDEFINED> instruction: 0xe6066fdb
   2a42c:	strcs	r4, [r1, -r4, lsl #23]
   2a430:	ldrbtmi	r9, [fp], #-2576	; 0xfffff5f0
   2a434:			; <UNDEFINED> instruction: 0xe6006fdb
   2a438:	andcs	r4, r2, r2, lsl #19
   2a43c:	ldrbtmi	r4, [r9], #-2927	; 0xfffff491
   2a440:	bls	1a438c <_ZdlPv@@Base+0x160b9c>
   2a444:	blmi	1b72454 <_ZdlPv@@Base+0x1b2ec64>
   2a448:	ldmpl	r3, {r0, r1, r2, r3, r4, r5, r6, r8, fp, lr}^
   2a44c:			; <UNDEFINED> instruction: 0x461a4479
   2a450:			; <UNDEFINED> instruction: 0xf7f59300
   2a454:	ldr	pc, [r6, r1, asr #28]!
   2a458:			; <UNDEFINED> instruction: 0xf8922b02
   2a45c:	svclt	0x00184070
   2a460:	ldmdami	sl!, {sl, sp}^
   2a464:	rsbcc	r4, r8, r8, ror r4
   2a468:	blx	be8462 <_ZdlPv@@Base+0xba4c72>
   2a46c:			; <UNDEFINED> instruction: 0x3c639b10
   2a470:	mlaseq	r4, sp, r8, pc	; <UNPREDICTABLE>
   2a474:	svclt	0x00182b02
   2a478:	stccs	0, cr2, [pc], {-0}
   2a47c:	ldm	pc, {r0, r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2a480:	ldclvc	0, cr15, [pc, #-16]	; 2a478 <__printf_chk@plt+0x18048>
   2a484:	andne	r1, r8, #536870913	; 0x20000001
   2a488:	subsne	r1, ip, #536870913	; 0x20000001
   2a48c:	andsne	r1, r2, #536870913	; 0x20000001
   2a490:			; <UNDEFINED> instruction: 0xf7ff4d12
   2a494:	teqlt	r0, r9	; <illegal shifter operand>	; <UNPREDICTABLE>
   2a498:			; <UNDEFINED> instruction: 0x46014b5d
   2a49c:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
   2a4a0:			; <UNDEFINED> instruction: 0xf7ee6818
   2a4a4:			; <UNDEFINED> instruction: 0x4c6afac3
   2a4a8:	ldrbtmi	r4, [ip], #-3434	; 0xfffff296
   2a4ac:	strbtcc	r4, [r8], #-1149	; 0xfffffb83
   2a4b0:	bls	446464 <_ZdlPv@@Base+0x402c74>
   2a4b4:			; <UNDEFINED> instruction: 0xd10c4293
   2a4b8:	eorle	r2, r6, pc, lsl #22
   2a4bc:	andsle	r2, fp, r4, lsl fp
   2a4c0:	andle	r2, lr, r2, lsl #22
   2a4c4:	andcs	r4, r1, #100, 22	; 0x19000
   2a4c8:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
   2a4cc:	andcs	pc, r4, #12779520	; 0xc30000
   2a4d0:			; <UNDEFINED> instruction: 0xf023e52a
   2a4d4:	blcs	36b11c <_ZdlPv@@Base+0x32792c>
   2a4d8:	strtmi	sp, [r0], -r3, lsr #32
   2a4dc:	blx	ffd684d4 <_ZdlPv@@Base+0xffd24ce4>
   2a4e0:			; <UNDEFINED> instruction: 0xf895e7e6
   2a4e4:			; <UNDEFINED> instruction: 0xf89d3070
   2a4e8:	bne	fe6f25c0 <_ZdlPv@@Base+0xfe6aedd0>
   2a4ec:			; <UNDEFINED> instruction: 0xf383fab3
   2a4f0:	blcs	2ca64 <__printf_chk@plt+0x1a634>
   2a4f4:			; <UNDEFINED> instruction: 0xe7e5d0f1
   2a4f8:	bls	305fac <_ZdlPv@@Base+0x2c27bc>
   2a4fc:	blx	fecf0f70 <_ZdlPv@@Base+0xfecad780>
   2a500:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2a504:	rscle	r2, r8, r0, lsl #22
   2a508:	svcvs	0x006be7dc
   2a50c:	bne	fe710d4c <_ZdlPv@@Base+0xfe6cd55c>
   2a510:			; <UNDEFINED> instruction: 0xf383fab3
   2a514:	blcs	2ca88 <__printf_chk@plt+0x1a658>
   2a518:			; <UNDEFINED> instruction: 0xe7d3d0df
   2a51c:	ldc2	7, cr15, [r6], {255}	; 0xff
   2a520:	blmi	13e440c <_ZdlPv@@Base+0x13a0c1c>
   2a524:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2a528:	strtle	r0, [fp], #-1819	; 0xfffff8e5
   2a52c:	ldrbtmi	r4, [r8], #-2124	; 0xfffff7b4
   2a530:	blx	1ae8516 <_ZdlPv@@Base+0x1aa4d26>
   2a534:			; <UNDEFINED> instruction: 0xf846f7f6
   2a538:			; <UNDEFINED> instruction: 0xf7ffe7c4
   2a53c:	str	pc, [sl, r7, asr #22]!
   2a540:			; <UNDEFINED> instruction: 0xf9ecf7ff
   2a544:	svcvs	0x0054e7a7
   2a548:	bne	ff8d1188 <_ZdlPv@@Base+0xff88d998>
   2a54c:	cmpmi	r4, r4, asr r2
   2a550:	addle	r2, r6, r0, lsl #24
   2a554:			; <UNDEFINED> instruction: 0xf892e6ff
   2a558:			; <UNDEFINED> instruction: 0xf89d4070
   2a55c:	adcmi	r3, r3, #52	; 0x34
   2a560:	svcge	0x007ff47f
   2a564:	mrcvs	6, 4, lr, cr4, cr7, {7}
   2a568:	bne	ff89119c <_ZdlPv@@Base+0xff84d9ac>
   2a56c:	cmpmi	ip, ip, asr #4
   2a570:			; <UNDEFINED> instruction: 0xf43f2c00
   2a574:			; <UNDEFINED> instruction: 0xe6eeaf76
   2a578:	cdp	7, 2, cr15, cr14, cr7, {7}
   2a57c:	bls	17d268 <_ZdlPv@@Base+0x139a78>
   2a580:			; <UNDEFINED> instruction: 0xe78958d0
   2a584:	andcs	r9, r0, r5, lsl #20
   2a588:	ldmdbmi	r7!, {r2, r3, r4, r8, r9, fp, lr}
   2a58c:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   2a590:	movwls	r4, #1562	; 0x61a
   2a594:	stc2	7, cr15, [r0, #980]!	; 0x3d4
   2a598:	stmdals	r8, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
   2a59c:	cdp	7, 5, cr15, cr8, cr7, {7}
   2a5a0:	tstlt	r0, ip, lsl #16
   2a5a4:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   2a5a8:			; <UNDEFINED> instruction: 0xf7e74798
   2a5ac:			; <UNDEFINED> instruction: 0xe7f7ee1c
   2a5b0:			; <UNDEFINED> instruction: 0xf7e79806
   2a5b4:	ldrb	lr, [r3, lr, asr #28]!
   2a5b8:			; <UNDEFINED> instruction: 0xf0194620
   2a5bc:			; <UNDEFINED> instruction: 0xe7eff919
   2a5c0:	andeq	r3, r4, r8, lsl lr
   2a5c4:	andeq	r0, r0, ip, ror r1
   2a5c8:	andeq	r3, r4, r2, lsl #28
   2a5cc:	andeq	r9, r4, r6, lsr #27
   2a5d0:	andeq	r9, r4, r4, lsr #27
   2a5d4:	andeq	r3, r4, r6, lsr #27
   2a5d8:	andeq	r9, r4, r0, lsl sp
   2a5dc:	andeq	r9, r4, r2, lsl #26
   2a5e0:	andeq	r9, r4, r8, ror #25
   2a5e4:			; <UNDEFINED> instruction: 0x00049cb0
   2a5e8:	andeq	r9, r4, lr, lsr #25
   2a5ec:	andeq	r9, r4, r8, lsr #25
   2a5f0:	andeq	r9, r4, r8, ror #24
   2a5f4:	andeq	r9, r4, r6, ror #24
   2a5f8:	ldrdeq	lr, [r1], -ip
   2a5fc:	andeq	r0, r0, r8, asr #4
   2a600:	andeq	r9, r4, ip, lsl #24
   2a604:	andeq	r9, r4, lr, ror #23
   2a608:	andeq	lr, r1, r4, lsl #22
   2a60c:	andeq	r0, r0, r8, lsl r2
   2a610:	andeq	r0, r0, ip, ror #4
   2a614:	andeq	r9, r4, lr, lsl #22
   2a618:	andeq	r9, r4, r8, ror #20
   2a61c:	andeq	r9, r4, r4, ror #19
   2a620:	andeq	r9, r4, ip, asr #19
   2a624:	andeq	r9, r4, lr, ror r9
   2a628:	andeq	r9, r4, r2, ror r9
   2a62c:	andeq	lr, r1, ip, lsl r8
   2a630:	andeq	lr, r1, r4, lsr #17
   2a634:	andeq	lr, r1, r0, lsl #16
   2a638:	andeq	lr, r1, ip, ror #15
   2a63c:	andeq	r9, r4, r6, lsl #17
   2a640:	andeq	r9, r4, sl, ror r8
   2a644:	andeq	lr, r1, r2, asr r7
   2a648:	andeq	lr, r1, r8, lsr #15
   2a64c:	andeq	r9, r4, r8, asr #16
   2a650:	andeq	r9, r4, r2, lsl #16
   2a654:	andeq	r9, r4, r0, lsl #16
   2a658:	andeq	r9, r4, r2, ror #15
   2a65c:	andeq	r3, r4, r8, ror #21
   2a660:	ldrdeq	ip, [r1], -r6
   2a664:	andeq	r0, r0, r0, ror #2
   2a668:	andeq	lr, r1, lr, lsr r1
   2a66c:	blmi	ffc7d234 <_ZdlPv@@Base+0xffc39a44>
   2a670:	svcmi	0x00f0e92d
   2a674:	cfldrdmi	mvd4, [r0, #488]!	; 0x1e8
   2a678:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   2a67c:	ldrbtmi	r4, [sp], #-1542	; 0xfffff9fa
   2a680:			; <UNDEFINED> instruction: 0xf1054cee
   2a684:	ldmdavs	fp, {r3, r5, r6}
   2a688:			; <UNDEFINED> instruction: 0xf04f9305
   2a68c:	andls	r0, r3, r0, lsl #6
   2a690:	blx	6e8688 <_ZdlPv@@Base+0x6a4e98>
   2a694:	ldrbtmi	r6, [ip], #-4075	; 0xfffff015
   2a698:	blcs	d06ac <_ZdlPv@@Base+0x8cebc>
   2a69c:	addshi	pc, r2, r0
   2a6a0:	andcs	r4, r0, #236544	; 0x39c00
   2a6a4:	stmiapl	r7!, {r2, r9, ip, pc}^
   2a6a8:	stccs	8, cr7, [r0, #-244]	; 0xffffff0c
   2a6ac:	svcmi	0x00e5d15a
   2a6b0:	ldrbtmi	r2, [pc], #-257	; 2a6b8 <__printf_chk@plt+0x18288>
   2a6b4:	rsbeq	pc, r8, r7, lsl #2
   2a6b8:	ldc2	7, cr15, [r8], {246}	; 0xf6
   2a6bc:	rsbsle	r2, r4, r0, lsl #16
   2a6c0:	ldmdalt	sl, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   2a6c4:			; <UNDEFINED> instruction: 0x9070f897
   2a6c8:	ldrsbtge	pc, [r4], #-135	; 0xffffff79	; <UNPREDICTABLE>
   2a6cc:			; <UNDEFINED> instruction: 0xf1b86fff
   2a6d0:	andle	r0, r5, r0, lsl #30
   2a6d4:	ldrdcc	pc, [r0], -r8
   2a6d8:	ldmvs	fp, {r6, r9, sl, lr}
   2a6dc:	pkhbtmi	r4, r0, r8, lsl #15
   2a6e0:	ldrbtmi	r4, [r8], #-2265	; 0xfffff727
   2a6e4:			; <UNDEFINED> instruction: 0xf7fc3068
   2a6e8:	ldmmi	r8, {r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   2a6ec:	svcvs	0x00c34478
   2a6f0:			; <UNDEFINED> instruction: 0xf0002b02
   2a6f4:	stmdage	r4, {r0, r2, r6, r8, pc}
   2a6f8:			; <UNDEFINED> instruction: 0xf013217a
   2a6fc:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   2a700:	rscshi	pc, fp, r0
   2a704:			; <UNDEFINED> instruction: 0xf1b94bd2
   2a708:	svclt	0x00080f5b
   2a70c:	ldrbtmi	r2, [fp], #-3842	; 0xfffff0fe
   2a710:			; <UNDEFINED> instruction: 0xf0006fda
   2a714:	addsmi	r8, r7, #224	; 0xe0
   2a718:	msrhi	CPSR_xc, r0, asr #32
   2a71c:			; <UNDEFINED> instruction: 0xf0002f0f
   2a720:	svccs	0x00148161
   2a724:	cmphi	r5, r0	; <UNPREDICTABLE>
   2a728:			; <UNDEFINED> instruction: 0xf0002f02
   2a72c:			; <UNDEFINED> instruction: 0xf1b88113
   2a730:			; <UNDEFINED> instruction: 0xf0000f00
   2a734:			; <UNDEFINED> instruction: 0xf8d8816e
   2a738:	strbmi	r3, [r0], -r0
   2a73c:			; <UNDEFINED> instruction: 0x4798685b
   2a740:	vstrcs	d9, [r0, #-16]
   2a744:	sbchi	pc, r2, r0
   2a748:			; <UNDEFINED> instruction: 0xf0002d01
   2a74c:	bmi	ff08a9c8 <_ZdlPv@@Base+0xff0471d8>
   2a750:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   2a754:	bne	ff504ea4 <_ZdlPv@@Base+0xff4c16b4>
   2a758:	blcs	4282c <__printf_chk@plt+0x303fc>
   2a75c:	addhi	pc, fp, r0, asr #6
   2a760:	eor	r2, r3, r1
   2a764:	msreq	CPSR_fsxc, #111	; 0x6f
   2a768:	ldcmi	3, cr9, [fp, #16]!
   2a76c:			; <UNDEFINED> instruction: 0xf105447d
   2a770:			; <UNDEFINED> instruction: 0xf7fc0068
   2a774:	svcvs	0x00ebf9a9
   2a778:			; <UNDEFINED> instruction: 0x2070f895
   2a77c:	ldmibmi	r7!, {r1, r8, r9, fp, sp}
   2a780:	svclt	0x00189804
   2a784:	stmdapl	r3!, {r9, sp}^
   2a788:	ldmdavs	fp, {r0, r2, r3, r4, r5, r7, sl, fp, ip, lr}
   2a78c:			; <UNDEFINED> instruction: 0xf0402d00
   2a790:	blx	10abfa <_ZdlPv@@Base+0xc740a>
   2a794:	movwls	pc, #17152	; 0x4300	; <UNPREDICTABLE>
   2a798:			; <UNDEFINED> instruction: 0x20024bb1
   2a79c:	stmiapl	r3!, {r0, r4, r5, r7, r8, fp, lr}^
   2a7a0:			; <UNDEFINED> instruction: 0x461a4479
   2a7a4:			; <UNDEFINED> instruction: 0xf7f59300
   2a7a8:	mulcs	r0, r7, ip
   2a7ac:	blmi	fe87d26c <_ZdlPv@@Base+0xfe839a7c>
   2a7b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2a7b4:	blls	184824 <_ZdlPv@@Base+0x141034>
   2a7b8:			; <UNDEFINED> instruction: 0xf040405a
   2a7bc:	andlt	r8, r7, ip, lsr #2
   2a7c0:	svchi	0x00f0e8bd
   2a7c4:			; <UNDEFINED> instruction: 0x2070f895
   2a7c8:			; <UNDEFINED> instruction: 0xf0402a2d
   2a7cc:			; <UNDEFINED> instruction: 0xf7fc80a1
   2a7d0:	svcvs	0x00ebf97b
   2a7d4:			; <UNDEFINED> instruction: 0x2070f895
   2a7d8:	andsle	r2, r2, r2, lsl #22
   2a7dc:	ldrbcc	pc, [pc, #79]!	; 2a833 <__printf_chk@plt+0x18403>	; <UNPREDICTABLE>
   2a7e0:	movwls	r2, #17152	; 0x4300
   2a7e4:	stmiapl	r3!, {r1, r2, r4, r7, r8, r9, fp, lr}^
   2a7e8:	blcs	4885c <_ZdlPv@@Base+0x506c>
   2a7ec:	svcge	0x005ff43f
   2a7f0:	msreq	CPSR_fsxc, #111	; 0x6f
   2a7f4:	stmiapl	r2!, {r0, r3, r4, r7, r9, fp, lr}
   2a7f8:	blx	c484a <_ZdlPv@@Base+0x8105a>
   2a7fc:	movwls	pc, #17155	; 0x4303	; <UNPREDICTABLE>
   2a800:			; <UNDEFINED> instruction: 0xf04fe79f
   2a804:	bcs	a38008 <_ZdlPv@@Base+0x9f4818>
   2a808:	streq	pc, [r0, -pc, asr #32]
   2a80c:	cmple	r2, r4, lsl #14
   2a810:	subshi	pc, r8, #14614528	; 0xdf0000
   2a814:			; <UNDEFINED> instruction: 0xf10844f8
   2a818:	andls	r0, r3, r8, rrx
   2a81c:			; <UNDEFINED> instruction: 0xf954f7fc
   2a820:	ldrsbtcc	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   2a824:	blcs	d0838 <_ZdlPv@@Base+0x8d048>
   2a828:	shadd16mi	fp, fp, r8
   2a82c:	bmi	fe15ea30 <_ZdlPv@@Base+0xfe11b240>
   2a830:	ldclpl	8, cr5, [sl], #668	; 0x29c
   2a834:	adcle	r2, pc, r0, lsl #20
   2a838:	eorshi	pc, r4, #14614528	; 0xdf0000
   2a83c:	movwls	r3, #19248	; 0x4b30
   2a840:			; <UNDEFINED> instruction: 0xf10844f8
   2a844:			; <UNDEFINED> instruction: 0xf7fc0068
   2a848:			; <UNDEFINED> instruction: 0xf8d8f93f
   2a84c:			; <UNDEFINED> instruction: 0xf898307c
   2a850:	blcs	b2a18 <_ZdlPv@@Base+0x6f228>
   2a854:	andcs	fp, r0, #24, 30	; 0x60
   2a858:	blcs	41b4c <__printf_chk@plt+0x2f71c>
   2a85c:	blls	15ead4 <_ZdlPv@@Base+0x11b2e4>
   2a860:	ldmdbmi	lr!, {r4, r5, r9, fp, ip, sp}^
   2a864:	blx	32896 <__printf_chk@plt+0x20466>
   2a868:	stmdapl	r3!, {r0, r1, r9, sp}^
   2a86c:	blx	1048e2 <_ZdlPv@@Base+0xc10f2>
   2a870:	movwls	pc, #17154	; 0x4302	; <UNPREDICTABLE>
   2a874:	blmi	2024610 <_ZdlPv@@Base+0x1fe0e20>
   2a878:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2a87c:			; <UNDEFINED> instruction: 0xf100065b
   2a880:	mulcs	r1, r6, r0
   2a884:			; <UNDEFINED> instruction: 0xe7916030
   2a888:	stmiapl	r2!, {r1, r4, r5, r6, r9, fp, lr}
   2a88c:	ldmibvs	r2, {r1, r4, fp, sp, lr}^
   2a890:	eorsvs	r4, r3, r3, lsl r4
   2a894:	blmi	1ae4620 <_ZdlPv@@Base+0x1aa0e30>
   2a898:	ldcpl	8, cr5, [fp], #924	; 0x39c
   2a89c:			; <UNDEFINED> instruction: 0xf43f2b00
   2a8a0:			; <UNDEFINED> instruction: 0xf1b2af06
   2a8a4:			; <UNDEFINED> instruction: 0xf1a20130
   2a8a8:	movwls	r0, #17200	; 0x4330
   2a8ac:	tstcs	r1, r8, lsl pc
   2a8b0:	svclt	0x00182d00
   2a8b4:	stmdbcs	r0, {r8, sp}
   2a8b8:	bcs	d1eb30 <_ZdlPv@@Base+0xcdb340>
   2a8bc:	svcge	0x0055f77f
   2a8c0:	stmiapl	r2!, {r1, r2, r5, r6, r9, fp, lr}
   2a8c4:	blx	c4916 <_ZdlPv@@Base+0x81126>
   2a8c8:	movwls	pc, #17155	; 0x4303	; <UNPREDICTABLE>
   2a8cc:	blcs	429a0 <__printf_chk@plt+0x30570>
   2a8d0:	svcge	0x0043f47f
   2a8d4:			; <UNDEFINED> instruction: 0xf893e744
   2a8d8:	bcs	b6aa0 <_ZdlPv@@Base+0x732b0>
   2a8dc:	blcs	179a504 <_ZdlPv@@Base+0x1756d14>
   2a8e0:	svcge	0x0025f43f
   2a8e4:	eorsle	r2, r5, r2, lsl #20
   2a8e8:	andcs	r4, r2, sp, asr fp
   2a8ec:	stmiapl	r3!, {r1, r5, r6, r8, fp, lr}^
   2a8f0:			; <UNDEFINED> instruction: 0x461a4479
   2a8f4:			; <UNDEFINED> instruction: 0xf7f59300
   2a8f8:			; <UNDEFINED> instruction: 0xf1b8fbef
   2a8fc:			; <UNDEFINED> instruction: 0xf43f0f00
   2a900:			; <UNDEFINED> instruction: 0xf8d8af54
   2a904:	strbmi	r3, [r0], -r0
   2a908:			; <UNDEFINED> instruction: 0x4798685b
   2a90c:	strb	r2, [sp, -r0]
   2a910:	andle	r2, r1, fp, lsr #20
   2a914:	ldrb	r2, [r6, -r0, lsl #10]!
   2a918:			; <UNDEFINED> instruction: 0xf8d6f7fc
   2a91c:			; <UNDEFINED> instruction: 0xf8956feb
   2a920:	blcs	b2ae8 <_ZdlPv@@Base+0x6f2f8>
   2a924:	movwcs	sp, #65	; 0x41
   2a928:	movwls	r2, #17665	; 0x4501
   2a92c:			; <UNDEFINED> instruction: 0xf898e75a
   2a930:	stccs	0, cr3, [r0, #-448]	; 0xfffffe40
   2a934:	svcge	0x007bf47f
   2a938:	cmple	ip, sp, lsr #22
   2a93c:			; <UNDEFINED> instruction: 0xf8c4f7fc
   2a940:	ldrsbtcs	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   2a944:			; <UNDEFINED> instruction: 0x3070f898
   2a948:	ldrbcc	pc, [pc, #79]!	; 2a99f <__printf_chk@plt+0x1856f>	; <UNPREDICTABLE>
   2a94c:	svclt	0x00182a02
   2a950:			; <UNDEFINED> instruction: 0xe76c463b
   2a954:	ldrbtmi	r4, [fp], #-2889	; 0xfffff4b7
   2a958:			; <UNDEFINED> instruction: 0x3070f893
   2a95c:			; <UNDEFINED> instruction: 0xf43f454b
   2a960:	svccs	0x0002aee6
   2a964:			; <UNDEFINED> instruction: 0xf1b9bf08
   2a968:	adcsle	r0, sp, fp, asr pc
   2a96c:	andcs	r4, r2, ip, lsr fp
   2a970:	stmiapl	r3!, {r0, r1, r6, r8, fp, lr}^
   2a974:			; <UNDEFINED> instruction: 0x461a4479
   2a978:			; <UNDEFINED> instruction: 0xf7f59300
   2a97c:	ldr	pc, [ip, sp, lsr #23]!
   2a980:			; <UNDEFINED> instruction: 0xf47f2d00
   2a984:			; <UNDEFINED> instruction: 0xf890aeb8
   2a988:			; <UNDEFINED> instruction: 0xf1a33070
   2a98c:			; <UNDEFINED> instruction: 0xf012022b
   2a990:			; <UNDEFINED> instruction: 0xf47f0ffd
   2a994:	blcs	b1645c <_ZdlPv@@Base+0xad2c6c>
   2a998:	rsbeq	pc, r8, r0, lsl #2
   2a99c:	strcs	fp, [r1, #-3852]	; 0xfffff0f4
   2a9a0:	ldrbcc	pc, [pc, #79]!	; 2a9f7 <__printf_chk@plt+0x185c7>	; <UNPREDICTABLE>
   2a9a4:			; <UNDEFINED> instruction: 0xf890f7fc
   2a9a8:	strcs	lr, [r1, #-1701]	; 0xfffff95b
   2a9ac:	blmi	b64660 <_ZdlPv@@Base+0xb20e70>
   2a9b0:	ldmdbmi	r4!, {sp}
   2a9b4:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2a9b8:	movwls	r4, #1562	; 0x61a
   2a9bc:	blx	fe36899a <_ZdlPv@@Base+0xfe3251aa>
   2a9c0:	bcc	c64744 <_ZdlPv@@Base+0xc20f54>
   2a9c4:	blx	72df6 <_ZdlPv@@Base+0x2f606>
   2a9c8:	blx	f31d2 <_ZdlPv@@Base+0xaf9e2>
   2a9cc:	movwls	pc, #17154	; 0x4302	; <UNPREDICTABLE>
   2a9d0:	mrcvs	7, 4, lr, cr11, cr12, {3}
   2a9d4:	movweq	lr, #48035	; 0xbba3
   2a9d8:			; <UNDEFINED> instruction: 0xf383fab3
   2a9dc:	blcs	2cf50 <__printf_chk@plt+0x1ab20>
   2a9e0:	strt	sp, [r4], r4, asr #1
   2a9e4:	bl	fe906758 <_ZdlPv@@Base+0xfe8c2f68>
   2a9e8:	blx	feceb618 <_ZdlPv@@Base+0xfeca7e28>
   2a9ec:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2a9f0:	adcsle	r2, fp, r0, lsl #22
   2a9f4:	blcs	b24468 <_ZdlPv@@Base+0xae0c78>
   2a9f8:	svcge	0x0019f47f
   2a9fc:			; <UNDEFINED> instruction: 0xf864f7fc
   2aa00:	ldrsbtcs	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   2aa04:			; <UNDEFINED> instruction: 0x3070f898
   2aa08:	bcs	b3e14 <_ZdlPv@@Base+0x70624>
   2aa0c:	movwcs	fp, #3864	; 0xf18
   2aa10:	blls	16464c <_ZdlPv@@Base+0x120e5c>
   2aa14:			; <UNDEFINED> instruction: 0xf7e7e695
   2aa18:			; <UNDEFINED> instruction: 0xf1b8ebe0
   2aa1c:	andle	r0, r4, r0, lsl #30
   2aa20:	ldrdcc	pc, [r0], -r8
   2aa24:	ldmdavs	fp, {r6, r9, sl, lr}^
   2aa28:			; <UNDEFINED> instruction: 0xf7e74798
   2aa2c:	svclt	0x0000ebdc
   2aa30:	andeq	r3, r4, ip, ror #12
   2aa34:	andeq	r0, r0, ip, ror r1
   2aa38:	andeq	r9, r4, lr, lsr #12
   2aa3c:	andeq	r3, r4, sl, asr #12
   2aa40:	andeq	r0, r0, r4, asr r2
   2aa44:	strdeq	r9, [r4], -sl
   2aa48:	andeq	r9, r4, sl, asr #11
   2aa4c:	andeq	r9, r4, r0, asr #11
   2aa50:	muleq	r4, lr, r5
   2aa54:	andeq	r0, r0, ip, ror #4
   2aa58:	andeq	r9, r4, r0, asr #10
   2aa5c:	andeq	r0, r0, r0, lsr #3
   2aa60:	andeq	r0, r0, r8, asr #4
   2aa64:	strdeq	lr, [r1], -ip
   2aa68:	andeq	r3, r4, r0, lsr r5
   2aa6c:	muleq	r4, r8, r4
   2aa70:	andeq	r9, r4, ip, ror #8
   2aa74:	muleq	r4, r4, r7
   2aa78:	andeq	sp, r1, ip, asr #16
   2aa7c:	andeq	r9, r4, r6, asr r3
   2aa80:	andeq	sp, r1, r8, asr sp
   2aa84:	andeq	lr, r1, lr, lsr #5
   2aa88:	blmi	f7d380 <_ZdlPv@@Base+0xf39b90>
   2aa8c:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
   2aa90:	cdpmi	0, 3, cr11, cr12, cr11, {4}
   2aa94:	ldmpl	r3, {r0, r1, r8, sl, fp, sp, pc}^
   2aa98:	ldrbtmi	r4, [lr], #-1543	; 0xfffff9f9
   2aa9c:	ldmdavs	fp, {r3, r5, r9, sl, lr}
   2aaa0:			; <UNDEFINED> instruction: 0xf04f9309
   2aaa4:	strmi	r0, [ip], -r0, lsl #6
   2aaa8:	stmib	sp, {r8, r9, sp}^
   2aaac:	movwcs	r3, #17155	; 0x4303
   2aab0:			; <UNDEFINED> instruction: 0xf7fc9308
   2aab4:	strtmi	pc, [r8], -r9, lsl #16
   2aab8:			; <UNDEFINED> instruction: 0xf7f62101
   2aabc:	stmiblt	r0, {r0, r1, r2, r4, r9, fp, ip, sp, lr, pc}
   2aac0:	stmdals	r4, {sl, sp}
   2aac4:	stmdavs	r3, {r4, r8, ip, sp, pc}
   2aac8:			; <UNDEFINED> instruction: 0x4798685b
   2aacc:	blmi	b3d38c <_ZdlPv@@Base+0xaf9b9c>
   2aad0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2aad4:	blls	284b44 <_ZdlPv@@Base+0x241354>
   2aad8:	qdaddle	r4, sl, r6
   2aadc:	andlt	r4, fp, r0, lsr #12
   2aae0:	stmdami	sl!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   2aae4:	rsbcc	r4, r8, r8, ror r4
   2aae8:			; <UNDEFINED> instruction: 0xffeef7fb
   2aaec:	ldrtmi	r4, [r8], -r1, lsr #12
   2aaf0:	blx	ffee6b46 <_ZdlPv@@Base+0xffea3356>
   2aaf4:	rscle	r2, r3, r0, lsl #16
   2aaf8:	blls	23d394 <_ZdlPv@@Base+0x1f9ba4>
   2aafc:	svcvs	0x00d1447a
   2ab00:	smlabble	pc, fp, r2, r4	; <UNPREDICTABLE>
   2ab04:	andle	r2, r5, pc, lsl #22
   2ab08:	eorle	r2, r5, r4, lsl fp
   2ab0c:	andsle	r2, r8, r2, lsl #22
   2ab10:	ldrb	r2, [r6, r1, lsl #8]
   2ab14:	blls	1c6864 <_ZdlPv@@Base+0x183074>
   2ab18:	blx	fecf158c <_ZdlPv@@Base+0xfecadd9c>
   2ab1c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2ab20:	mvnsle	r2, r0, lsl #22
   2ab24:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
   2ab28:			; <UNDEFINED> instruction: 0x071b681b
   2ab2c:	blmi	6e02f4 <_ZdlPv@@Base+0x69cb04>
   2ab30:	ldmdbmi	sl, {sp}
   2ab34:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   2ab38:	movwls	r4, #1562	; 0x61a
   2ab3c:	blx	ff368b18 <_ZdlPv@@Base+0xff325328>
   2ab40:			; <UNDEFINED> instruction: 0xf892e7e6
   2ab44:			; <UNDEFINED> instruction: 0xf89d2070
   2ab48:	bne	fe6f6ba0 <_ZdlPv@@Base+0xfe6b33b0>
   2ab4c:			; <UNDEFINED> instruction: 0xf383fab3
   2ab50:	blcs	2d0c4 <__printf_chk@plt+0x1ac94>
   2ab54:	ldrb	sp, [fp, r6, ror #1]
   2ab58:	blls	1065a8 <_ZdlPv@@Base+0xc2db8>
   2ab5c:	blx	fecf15d0 <_ZdlPv@@Base+0xfecadde0>
   2ab60:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2ab64:	sbcsle	r2, sp, r0, lsl #22
   2ab68:			; <UNDEFINED> instruction: 0xf7e7e7d2
   2ab6c:	stmdals	r4, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
   2ab70:	stmdavs	r3, {r4, r8, ip, sp, pc}
   2ab74:			; <UNDEFINED> instruction: 0x4798685b
   2ab78:	bl	d68b1c <_ZdlPv@@Base+0xd2532c>
   2ab7c:	andeq	r3, r4, r2, asr r2
   2ab80:	andeq	r0, r0, ip, ror r1
   2ab84:	andeq	r3, r4, r6, asr #4
   2ab88:	andeq	r3, r4, r0, lsl r2
   2ab8c:	andeq	r9, r4, r8, asr #3
   2ab90:			; <UNDEFINED> instruction: 0x000491b0
   2ab94:	andeq	r3, r4, r6, ror #9
   2ab98:	andeq	r0, r0, r8, asr #4
   2ab9c:	andeq	sp, r1, r2, lsr ip
   2aba0:	blmi	398088 <_ZdlPv@@Base+0x354898>
   2aba4:	svcvs	0x00db447b
   2aba8:	andle	r2, sp, sp, lsl #22
   2abac:	ldrbtmi	r4, [ip], #-3083	; 0xfffff3f5
   2abb0:	strbeq	pc, [r8, #-260]!	; 0xfffffefc	; <UNPREDICTABLE>
   2abb4:			; <UNDEFINED> instruction: 0xf7fbe004
   2abb8:	svcvs	0x00e3ff87
   2abbc:	andle	r2, r3, sp, lsl #22
   2abc0:			; <UNDEFINED> instruction: 0x46282b1d
   2abc4:	ldfltd	f5, [r8, #-988]!	; 0xfffffc24
   2abc8:	pop	{r0, r2, fp, lr}
   2abcc:	ldrbtmi	r4, [r8], #-56	; 0xffffffc8
   2abd0:			; <UNDEFINED> instruction: 0xf7fb3068
   2abd4:	svclt	0x0000bf79
   2abd8:	andeq	r9, r4, r8, lsl #2
   2abdc:	strdeq	r9, [r4], -lr
   2abe0:	ldrdeq	r9, [r4], -lr
   2abe4:	andcs	r4, r0, #2048	; 0x800
   2abe8:	cmpvs	sl, fp, ror r4
   2abec:	svclt	0x00d8f7ff
   2abf0:	andeq	r3, r4, r4, lsr #8
   2abf4:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   2abf8:	sbcsvs	r6, sl, #1474560	; 0x168000
   2abfc:	svclt	0x00d0f7ff
   2ac00:	andeq	r3, r4, r6, lsl r4
   2ac04:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   2ac08:	ldrsbvs	r6, [sl, #-170]	; 0xffffff56
   2ac0c:	svclt	0x00c8f7ff
   2ac10:	andeq	r3, r4, r6, lsl #8
   2ac14:	blmi	3180fc <_ZdlPv@@Base+0x2d490c>
   2ac18:	ldrbtmi	r4, [fp], #-3339	; 0xfffff2f5
   2ac1c:	ldmdavs	ip, {r0, r2, r3, r4, r5, r6, sl, lr}
   2ac20:	stmdavs	r3!, {r2, r4, r5, r8, ip, sp, pc}
   2ac24:	blvs	6fc4ac <_ZdlPv@@Base+0x6b8cbc>
   2ac28:	stmdbvs	r4!, {r3, r4, r7, r8, r9, sl, lr}^
   2ac2c:	mvnsle	r2, r0, lsl #24
   2ac30:	stmiapl	fp!, {r1, r2, r8, r9, fp, lr}^
   2ac34:			; <UNDEFINED> instruction: 0xf7e76818
   2ac38:	pop	{r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   2ac3c:			; <UNDEFINED> instruction: 0xf7ff4038
   2ac40:	svclt	0x0000bfaf
   2ac44:	andeq	r3, r4, r2, lsr r4
   2ac48:	andeq	r3, r4, r4, asr #1
   2ac4c:	andeq	r0, r0, r0, lsr r2
   2ac50:	ldrbmi	lr, [r0, sp, lsr #18]!
   2ac54:	stclmi	6, cr4, [r8, #-28]	; 0xffffffe4
   2ac58:	bmi	1256e98 <_ZdlPv@@Base+0x12136a8>
   2ac5c:	blmi	123c684 <_ZdlPv@@Base+0x11f8e94>
   2ac60:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
   2ac64:	strmi	r3, [r1], -r0, lsl #11
   2ac68:	ldmpl	r3, {r1, r2, r6, r9, sl, fp, lr}^
   2ac6c:	ldrbtmi	r4, [lr], #-1576	; 0xfffff9d8
   2ac70:	movwls	r6, #55323	; 0xd81b
   2ac74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ac78:			; <UNDEFINED> instruction: 0xf9f2f7e9
   2ac7c:	orrlt	r4, r0, r4, lsl #12
   2ac80:	strbmi	r6, [r2], -r3, lsr #16
   2ac84:			; <UNDEFINED> instruction: 0x46204639
   2ac88:			; <UNDEFINED> instruction: 0x4798689b
   2ac8c:	blmi	f3d58c <_ZdlPv@@Base+0xef9d9c>
   2ac90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ac94:	blls	384d04 <_ZdlPv@@Base+0x341514>
   2ac98:	qdsuble	r4, sl, r5
   2ac9c:	pop	{r1, r2, r3, ip, sp, pc}
   2aca0:			; <UNDEFINED> instruction: 0x463887f0
   2aca4:	bl	b68c48 <_ZdlPv@@Base+0xb25458>
   2aca8:	svclt	0x00982802
   2acac:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   2acb0:	ldmdavc	r8!, {r0, r2, r3, r5, r8, fp, ip, lr, pc}
   2acb4:	beq	c670f0 <_ZdlPv@@Base+0xc23900>
   2acb8:			; <UNDEFINED> instruction: 0xf10d787b
   2acbc:	ldrbmi	r0, [r1], -r0, lsr #18
   2acc0:			; <UNDEFINED> instruction: 0xf88d4622
   2acc4:			; <UNDEFINED> instruction: 0x46480030
   2acc8:	eorsmi	pc, r2, sp, lsl #17
   2accc:	eorscc	pc, r1, sp, lsl #17
   2acd0:	mrrc2	0, 1, pc, sl, cr9	; <UNPREDICTABLE>
   2acd4:	strtmi	r9, [r8], -r8, lsl #18
   2acd8:			; <UNDEFINED> instruction: 0xf9c2f7e9
   2acdc:	stmdavs	r3, {r3, r4, r5, r7, r8, ip, sp, pc}
   2ace0:			; <UNDEFINED> instruction: 0x479868db
   2ace4:	stmdbvs	r3, {r4, r8, ip, sp, pc}^
   2ace8:	andsle	r2, r0, r1, lsl #22
   2acec:	ldrtmi	sl, [r9], -r4, lsl #20
   2acf0:	ldrmi	r9, [r0], -r3, lsl #4
   2acf4:			; <UNDEFINED> instruction: 0xf9b2f015
   2acf8:			; <UNDEFINED> instruction: 0x46484651
   2acfc:			; <UNDEFINED> instruction: 0xf9aef015
   2ad00:	bls	fd990 <_ZdlPv@@Base+0xba1a0>
   2ad04:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2ad08:	svccc	0x0080f413
   2ad0c:	ldrtmi	sp, [r9], -r0, lsr #2
   2ad10:			; <UNDEFINED> instruction: 0xf0154648
   2ad14:	blmi	7e93a8 <_ZdlPv@@Base+0x7a5bb8>
   2ad18:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2ad1c:	strle	r0, [sp], #-1435	; 0xfffffa65
   2ad20:			; <UNDEFINED> instruction: 0xf0182024
   2ad24:	strmi	pc, [r4], -r1, asr #26
   2ad28:	blx	ffce8d08 <_ZdlPv@@Base+0xffca5518>
   2ad2c:			; <UNDEFINED> instruction: 0x46224819
   2ad30:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   2ad34:			; <UNDEFINED> instruction: 0xf7e93080
   2ad38:			; <UNDEFINED> instruction: 0xe7a1f997
   2ad3c:			; <UNDEFINED> instruction: 0x464a4b16
   2ad40:	andcs	r4, r0, r6, lsl r9
   2ad44:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   2ad48:			; <UNDEFINED> instruction: 0xf7f59300
   2ad4c:	strb	pc, [r7, r5, asr #19]!	; <UNPREDICTABLE>
   2ad50:			; <UNDEFINED> instruction: 0x464b4c11
   2ad54:	andcs	r4, r0, r2, lsl r9
   2ad58:	ldrbtmi	r5, [r9], #-2356	; 0xfffff6cc
   2ad5c:			; <UNDEFINED> instruction: 0xf7f59400
   2ad60:			; <UNDEFINED> instruction: 0xf7fff9bb
   2ad64:			; <UNDEFINED> instruction: 0xe791ff1d
   2ad68:	b	de8d0c <_ZdlPv@@Base+0xda551c>
   2ad6c:			; <UNDEFINED> instruction: 0xf0184620
   2ad70:			; <UNDEFINED> instruction: 0xf7e7fd3f
   2ad74:	svclt	0x0000ea38
   2ad78:	andeq	r9, r4, ip, asr #32
   2ad7c:	andeq	r3, r4, lr, ror r0
   2ad80:	andeq	r0, r0, ip, ror r1
   2ad84:	andeq	r3, r4, r2, ror r0
   2ad88:	andeq	r3, r4, r0, asr r0
   2ad8c:	andeq	r3, r4, r8, lsl #6
   2ad90:	strdeq	r3, [r4], -r4
   2ad94:	andeq	r8, r4, sl, ror pc
   2ad98:	andeq	r0, r0, r8, asr #4
   2ad9c:	andeq	sp, r1, r6, asr #1
   2ada0:	andeq	sp, r1, sl, asr pc
   2ada4:	blmi	cbd670 <_ZdlPv@@Base+0xc79e80>
   2ada8:	svcmi	0x00f0e92d
   2adac:	addlt	r4, fp, sl, ror r4
   2adb0:	vstrge.16	s8, [r2, #-96]	; 0xffffffa0	; <UNPREDICTABLE>
   2adb4:			; <UNDEFINED> instruction: 0xf8df58d3
   2adb8:	ldrbtmi	r8, [r9], #-192	; 0xffffff40
   2adbc:	ldrsbtge	pc, [ip], pc	; <UNPREDICTABLE>
   2adc0:			; <UNDEFINED> instruction: 0xf8df3180
   2adc4:			; <UNDEFINED> instruction: 0x462890bc
   2adc8:	movwls	r6, #38939	; 0x981b
   2adcc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2add0:			; <UNDEFINED> instruction: 0xf7e944f8
   2add4:	ldrbtmi	pc, [r9], #2343	; 0x927	; <UNPREDICTABLE>
   2add8:	ldrbtmi	r2, [sl], #768	; 0x300
   2addc:	strbtmi	sl, [pc], -r1, lsl #28
   2ade0:	and	r9, r5, r1, lsl #6
   2ade4:	stmdavs	r3, {fp, ip, pc}
   2ade8:			; <UNDEFINED> instruction: 0x479868db
   2adec:	bllt	23c604 <_ZdlPv@@Base+0x1f8e14>
   2adf0:			; <UNDEFINED> instruction: 0x4631463a
   2adf4:			; <UNDEFINED> instruction: 0xf7e94628
   2adf8:	strdlt	pc, [r0, #-133]	; 0xffffff7b
   2adfc:	blcs	51a08 <_ZdlPv@@Base+0xe218>
   2ae00:			; <UNDEFINED> instruction: 0x4641d1f0
   2ae04:	rsbpl	pc, r7, r0, asr #12
   2ae08:	blx	e6e62 <_ZdlPv@@Base+0xa3672>
   2ae0c:	blmi	7a4dbc <_ZdlPv@@Base+0x7615cc>
   2ae10:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   2ae14:			; <UNDEFINED> instruction: 0xf7e76818
   2ae18:			; <UNDEFINED> instruction: 0xf7ffeac8
   2ae1c:	bmi	6ea928 <_ZdlPv@@Base+0x6a7138>
   2ae20:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   2ae24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ae28:	subsmi	r9, sl, r9, lsl #22
   2ae2c:	andlt	sp, fp, ip, lsl r1
   2ae30:	svchi	0x00f0e8bd
   2ae34:	bleq	467270 <_ZdlPv@@Base+0x423a80>
   2ae38:	ldrbmi	r9, [r8], -r1, lsl #18
   2ae3c:			; <UNDEFINED> instruction: 0xf90ef015
   2ae40:			; <UNDEFINED> instruction: 0x46594b12
   2ae44:			; <UNDEFINED> instruction: 0xf8594650
   2ae48:	ldrbmi	fp, [fp], -r3
   2ae4c:			; <UNDEFINED> instruction: 0xf015465a
   2ae50:	strtmi	pc, [r0], -r9, ror #18
   2ae54:	blx	ffa68e36 <_ZdlPv@@Base+0xffa25646>
   2ae58:	ldrbmi	r4, [fp], -sp, lsl #16
   2ae5c:	ldrbtmi	r4, [r8], #-1626	; 0xfffff9a6
   2ae60:			; <UNDEFINED> instruction: 0xf0154659
   2ae64:			; <UNDEFINED> instruction: 0xe7c3f95f
   2ae68:	ldmib	r6!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ae6c:	andeq	r2, r4, r4, lsr pc
   2ae70:	andeq	r0, r0, ip, ror r1
   2ae74:	strdeq	r8, [r4], -r2
   2ae78:	andeq	ip, r1, r8, lsl #26
   2ae7c:	andeq	sp, r1, r6, lsl pc
   2ae80:	andeq	r2, r4, sl, lsl #30
   2ae84:	andeq	r0, r0, r0, lsr r2
   2ae88:			; <UNDEFINED> instruction: 0x00042ebe
   2ae8c:	andeq	r0, r0, r8, asr #4
   2ae90:	andeq	ip, r1, r6, lsr #9
   2ae94:	andcs	r4, r0, #3072	; 0xc00
   2ae98:			; <UNDEFINED> instruction: 0xf8c3447b
   2ae9c:			; <UNDEFINED> instruction: 0xf7ff2af0
   2aea0:	svclt	0x0000be7f
   2aea4:	andeq	r8, r4, r4, lsl lr
   2aea8:	andcs	r4, r1, #3072	; 0xc00
   2aeac:			; <UNDEFINED> instruction: 0xf8c3447b
   2aeb0:			; <UNDEFINED> instruction: 0xf7ff2af0
   2aeb4:	svclt	0x0000be75
   2aeb8:	andeq	r8, r4, r0, lsl #28
   2aebc:	tstcs	r0, r2, asr #20
   2aec0:	andcs	r4, r1, r2, asr #22
   2aec4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   2aec8:	ldmpl	r3, {r3, r7, ip, sp, pc}^
   2aecc:	ldmdavs	fp, {r6, r9, sl, fp, lr}
   2aed0:			; <UNDEFINED> instruction: 0xf04f9307
   2aed4:			; <UNDEFINED> instruction: 0xf7fe0300
   2aed8:	ldrbtmi	pc, [lr], #-2939	; 0xfffff485	; <UNPREDICTABLE>
   2aedc:	eorsle	r2, r7, r0, lsl #16
   2aee0:			; <UNDEFINED> instruction: 0x46044b3c
   2aee4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   2aee8:	eorsle	r4, sp, r3, lsl #5
   2aeec:	andcs	r2, r1, r0, lsl #2
   2aef0:	blx	1be8ef2 <_ZdlPv@@Base+0x1ba5702>
   2aef4:	cmplt	r8, #5242880	; 0x500000
   2aef8:	ldrbtmi	r4, [r9], #-2359	; 0xfffff6c9
   2aefc:	b	be8ea0 <_ZdlPv@@Base+0xba56b0>
   2af00:	suble	r2, r0, r0, lsl #16
   2af04:			; <UNDEFINED> instruction: 0x46284935
   2af08:			; <UNDEFINED> instruction: 0xf7e74479
   2af0c:	stmdacs	r0, {r3, r5, r9, fp, sp, lr, pc}
   2af10:	ldmdbmi	r3!, {r6, ip, lr, pc}
   2af14:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2af18:	b	868ebc <_ZdlPv@@Base+0x8256cc>
   2af1c:	eorsle	r2, r5, r0, lsl #16
   2af20:			; <UNDEFINED> instruction: 0x46284930
   2af24:			; <UNDEFINED> instruction: 0xf7e74479
   2af28:	cmnlt	r8, #106496	; 0x1a000
   2af2c:	strtmi	r4, [r8], -lr, lsr #18
   2af30:			; <UNDEFINED> instruction: 0xf7e74479
   2af34:	bllt	fe06578c <_ZdlPv@@Base+0xfe021f9c>
   2af38:	ldc2l	7, cr15, [r0], #1016	; 0x3f8
   2af3c:	blmi	b17444 <_ZdlPv@@Base+0xad3c54>
   2af40:	orrvs	r4, r4, r2, lsl #12
   2af44:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
   2af48:	subeq	pc, r0, r3, lsl #2
   2af4c:			; <UNDEFINED> instruction: 0xff0cf7e8
   2af50:	mcr2	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   2af54:	blmi	77d7f4 <_ZdlPv@@Base+0x73a004>
   2af58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2af5c:	blls	204fcc <_ZdlPv@@Base+0x1c17dc>
   2af60:	qsuble	r4, sl, lr
   2af64:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
   2af68:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
   2af6c:	tsteq	sl, #1769472	; 0x1b0000
   2af70:	blmi	8a0730 <_ZdlPv@@Base+0x85cf40>
   2af74:	stmdbmi	r1!, {sp}
   2af78:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   2af7c:	movwls	r4, #1562	; 0x61a
   2af80:			; <UNDEFINED> instruction: 0xf8aaf7f5
   2af84:			; <UNDEFINED> instruction: 0xf7fee7e4
   2af88:	ldrb	pc, [r7, r1, ror #29]	; <UNPREDICTABLE>
   2af8c:			; <UNDEFINED> instruction: 0xf7fe2000
   2af90:			; <UNDEFINED> instruction: 0xe7d3fd7b
   2af94:	mrc2	7, 0, pc, cr10, cr14, {7}
   2af98:	stcge	7, cr14, [r2], {208}	; 0xd0
   2af9c:	strtmi	r4, [r0], -r9, lsr #12
   2afa0:			; <UNDEFINED> instruction: 0xf85cf015
   2afa4:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
   2afa8:	tsteq	fp, #1769472	; 0x1b0000
   2afac:	blmi	4e06f4 <_ZdlPv@@Base+0x49cf04>
   2afb0:	ldmdbmi	r4, {r1, r5, r9, sl, lr}
   2afb4:	ldmpl	r3!, {sp}^
   2afb8:	movwls	r4, #1145	; 0x479
   2afbc:			; <UNDEFINED> instruction: 0xf88cf7f5
   2afc0:			; <UNDEFINED> instruction: 0xf7e7e7c6
   2afc4:	svclt	0x0000e90a
   2afc8:	andeq	r2, r4, ip, lsl lr
   2afcc:	andeq	r0, r0, ip, ror r1
   2afd0:	andeq	r2, r4, r6, lsl #28
   2afd4:	andeq	r0, r0, r4, ror #3
   2afd8:	andeq	sp, r1, lr, lsl lr
   2afdc:	andeq	sp, r1, r4, lsl lr
   2afe0:	andeq	sp, r1, r2, ror #22
   2afe4:	andeq	sp, r1, r0, lsl #28
   2afe8:	strdeq	sp, [r1], -ip
   2afec:	andeq	r8, r4, r6, ror #26
   2aff0:	andeq	r2, r4, r8, lsl #27
   2aff4:	andeq	r3, r4, r2, lsr #1
   2aff8:	andeq	r0, r0, r8, asr #4
   2affc:	andeq	sp, r1, sl, ror sp
   2b000:	andeq	r3, r4, r6, rrx
   2b004:	andeq	sp, r1, r8, ror sp
   2b008:	andcs	r4, r2, r8, lsl #22
   2b00c:	ldrbtmi	r4, [fp], #-2568	; 0xfffff5f8
   2b010:	strlt	r4, [r0, #-2312]	; 0xfffff6f8
   2b014:	ldmpl	fp, {r0, r1, r7, ip, sp, pc}
   2b018:			; <UNDEFINED> instruction: 0x461a4479
   2b01c:			; <UNDEFINED> instruction: 0xf7f59300
   2b020:	andlt	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   2b024:	bl	1691a0 <_ZdlPv@@Base+0x1259b0>
   2b028:	ldclt	7, cr15, [sl, #1020]!	; 0x3fc
   2b02c:	ldrdeq	r2, [r4], -r2	; <UNPREDICTABLE>
   2b030:	andeq	r0, r0, r8, asr #4
   2b034:	andeq	sp, r1, r0, asr sp
   2b038:	addlt	fp, r5, r0, lsr r5
   2b03c:	stcmi	12, cr4, [r0, #-124]!	; 0xffffff84
   2b040:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
   2b044:	blcs	506fd8 <_ZdlPv@@Base+0x4c37e8>
   2b048:			; <UNDEFINED> instruction: 0xf104d108
   2b04c:	movwls	r0, #13160	; 0x3368
   2b050:			; <UNDEFINED> instruction: 0xf7fb9803
   2b054:	svcvs	0x00e3fd39
   2b058:	rscsle	r2, r9, r3, lsl fp
   2b05c:	andsle	r2, ip, sp, lsl #22
   2b060:	blcc	bd8c8 <_ZdlPv@@Base+0x7a0d8>
   2b064:	svclt	0x0018447a
   2b068:			; <UNDEFINED> instruction: 0xf8922301
   2b06c:	bcs	33234 <__printf_chk@plt+0x20e04>
   2b070:	movwcs	fp, #7944	; 0x1f08
   2b074:	blmi	5577c8 <_ZdlPv@@Base+0x513fd8>
   2b078:	ldmdbmi	r4, {r1, sp}
   2b07c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   2b080:	movwls	r4, #1562	; 0x61a
   2b084:			; <UNDEFINED> instruction: 0xf828f7f5
   2b088:	subscs	r4, ip, #17408	; 0x4400
   2b08c:	cmpvs	sl, fp, ror r4
   2b090:	pop	{r0, r2, ip, sp, pc}
   2b094:			; <UNDEFINED> instruction: 0xf7ff4030
   2b098:	blmi	3da6ac <_ZdlPv@@Base+0x396ebc>
   2b09c:	ldrbtmi	r2, [fp], #-604	; 0xfffffda4
   2b0a0:	andlt	r6, r5, sl, asr r1
   2b0a4:	ldrhtmi	lr, [r0], -sp
   2b0a8:	ldcllt	7, cr15, [sl, #-1020]!	; 0xfffffc04
   2b0ac:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   2b0b0:	andlt	r6, r5, sl, asr r1
   2b0b4:	ldrhtmi	lr, [r0], -sp
   2b0b8:	ldcllt	7, cr15, [r2, #-1020]!	; 0xfffffc04
   2b0bc:	andeq	r8, r4, ip, ror #24
   2b0c0:	muleq	r4, lr, ip
   2b0c4:	andeq	r8, r4, r8, asr #24
   2b0c8:	andeq	r0, r0, r8, asr #4
   2b0cc:	strdeq	sp, [r1], -sl
   2b0d0:	andeq	r2, r4, r0, lsl #31
   2b0d4:	andeq	r2, r4, lr, ror #30
   2b0d8:	andeq	r2, r4, lr, asr pc
   2b0dc:	blmi	67d944 <_ZdlPv@@Base+0x63a154>
   2b0e0:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   2b0e4:	addlt	r4, r3, r8, lsl ip
   2b0e8:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   2b0ec:	movwls	r6, #6171	; 0x181b
   2b0f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2b0f4:	blcs	507088 <_ZdlPv@@Base+0x4c3898>
   2b0f8:			; <UNDEFINED> instruction: 0xf104d107
   2b0fc:	strtmi	r0, [r8], -r8, ror #10
   2b100:	stc2l	7, cr15, [r2], #1004	; 0x3ec
   2b104:	blcs	507098 <_ZdlPv@@Base+0x4c38a8>
   2b108:	blcs	39f4f4 <_ZdlPv@@Base+0x35bd04>
   2b10c:	andcs	sp, r1, pc, lsl #2
   2b110:			; <UNDEFINED> instruction: 0xf7f49000
   2b114:			; <UNDEFINED> instruction: 0xf7ffff55
   2b118:	bmi	36a62c <_ZdlPv@@Base+0x326e3c>
   2b11c:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   2b120:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b124:	subsmi	r9, sl, r1, lsl #22
   2b128:	andlt	sp, r3, r8, lsl #2
   2b12c:			; <UNDEFINED> instruction: 0x4668bd30
   2b130:			; <UNDEFINED> instruction: 0xf908f013
   2b134:	rscle	r2, sl, r0, lsl #16
   2b138:	strb	r9, [sl, r0, lsl #16]!
   2b13c:	stmda	ip, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b140:	strdeq	r2, [r4], -lr
   2b144:	andeq	r0, r0, ip, ror r1
   2b148:	andeq	r8, r4, r2, asr #23
   2b14c:	andeq	r2, r4, r2, asr #23
   2b150:	blmi	6fd9c0 <_ZdlPv@@Base+0x6ba1d0>
   2b154:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   2b158:	addlt	r4, r3, sl, lsl ip
   2b15c:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   2b160:	movwls	r6, #6171	; 0x181b
   2b164:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2b168:	blcs	5070fc <_ZdlPv@@Base+0x4c390c>
   2b16c:			; <UNDEFINED> instruction: 0xf104d107
   2b170:	strtmi	r0, [r8], -r8, ror #10
   2b174:	stc2	7, cr15, [r8], #1004	; 0x3ec
   2b178:	blcs	50710c <_ZdlPv@@Base+0x4c391c>
   2b17c:	blcs	39f568 <_ZdlPv@@Base+0x35bd78>
   2b180:	movwcs	sp, #4368	; 0x1110
   2b184:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
   2b188:	mvnscc	pc, r2, asr #17
   2b18c:	stc2	7, cr15, [r8, #-1020]	; 0xfffffc04
   2b190:	blmi	2fd9d0 <_ZdlPv@@Base+0x2ba1e0>
   2b194:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2b198:	blls	85208 <_ZdlPv@@Base+0x41a18>
   2b19c:	qaddle	r4, sl, fp
   2b1a0:	ldclt	0, cr11, [r0, #-12]!
   2b1a4:			; <UNDEFINED> instruction: 0xf0134668
   2b1a8:	stmdacs	r0, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}
   2b1ac:	blls	5f558 <_ZdlPv@@Base+0x1bd68>
   2b1b0:	svclt	0x00183b00
   2b1b4:	strb	r2, [r5, r1, lsl #6]!
   2b1b8:	stmda	lr, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b1bc:	andeq	r2, r4, sl, lsl #23
   2b1c0:	andeq	r0, r0, ip, ror r1
   2b1c4:	andeq	r8, r4, lr, asr #22
   2b1c8:	andeq	r8, r4, r6, lsr #22
   2b1cc:	andeq	r2, r4, ip, asr #22
   2b1d0:	blmi	8fda60 <_ZdlPv@@Base+0x8ba270>
   2b1d4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   2b1d8:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   2b1dc:	ldmdavs	fp, {r3, r5, r6, r9, sl, lr}
   2b1e0:			; <UNDEFINED> instruction: 0xf04f9301
   2b1e4:			; <UNDEFINED> instruction: 0xf0130300
   2b1e8:	lsrslt	pc, sp, #17	; <UNPREDICTABLE>
   2b1ec:	ldrbtmi	r4, [ip], #-3101	; 0xfffff3e3
   2b1f0:	blcs	507184 <_ZdlPv@@Base+0x4c3994>
   2b1f4:			; <UNDEFINED> instruction: 0xf104d107
   2b1f8:	strtmi	r0, [r8], -r8, ror #10
   2b1fc:	stc2l	7, cr15, [r4], #-1004	; 0xfffffc14
   2b200:	blcs	507194 <_ZdlPv@@Base+0x4c39a4>
   2b204:	blcs	39f5f0 <_ZdlPv@@Base+0x35be00>
   2b208:	strcs	fp, [r0], -r8, lsl #30
   2b20c:	blmi	5df688 <_ZdlPv@@Base+0x59be98>
   2b210:	ldrbtmi	r9, [fp], #-3328	; 0xfffff300
   2b214:	ldmdavs	ip, {r0, r8, sl, fp, ip, sp}
   2b218:			; <UNDEFINED> instruction: 0xf7ffb974
   2b21c:	bmi	52a528 <_ZdlPv@@Base+0x4e6d38>
   2b220:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   2b224:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b228:	subsmi	r9, sl, r1, lsl #22
   2b22c:	andlt	sp, r2, r3, lsl r1
   2b230:	stmdbvs	r4!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   2b234:	rscsle	r2, r0, r0, lsl #24
   2b238:	strtmi	r6, [sl], -r3, lsr #16
   2b23c:			; <UNDEFINED> instruction: 0x46204631
   2b240:			; <UNDEFINED> instruction: 0x47986b5b
   2b244:	rscsle	r2, r4, r0, lsl #16
   2b248:	smlattcs	r0, r7, r7, lr
   2b24c:			; <UNDEFINED> instruction: 0xf7fe4608
   2b250:			; <UNDEFINED> instruction: 0x4606f9bf
   2b254:			; <UNDEFINED> instruction: 0xf7e6e7db
   2b258:	svclt	0x0000efc0
   2b25c:	andeq	r2, r4, ip, lsl #22
   2b260:	andeq	r0, r0, ip, ror r1
   2b264:			; <UNDEFINED> instruction: 0x00048abe
   2b268:	andeq	r2, r4, sl, lsr lr
   2b26c:			; <UNDEFINED> instruction: 0x00042abe
   2b270:	blmi	103db74 <_ZdlPv@@Base+0xffa384>
   2b274:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   2b278:	addlt	r4, r8, pc, lsr ip
   2b27c:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   2b280:	ldmdavs	fp, {r1, r2, r3, r4, r5, r9, sl, fp, lr}
   2b284:			; <UNDEFINED> instruction: 0xf04f9307
   2b288:	svcvs	0x00e30300
   2b28c:	blcs	4fc48c <_ZdlPv@@Base+0x4b8c9c>
   2b290:			; <UNDEFINED> instruction: 0xf104d107
   2b294:	strtmi	r0, [r8], -r8, ror #10
   2b298:	ldc2	7, cr15, [r6], {251}	; 0xfb
   2b29c:	blcs	507230 <_ZdlPv@@Base+0x4c3a40>
   2b2a0:	blcs	39f68c <_ZdlPv@@Base+0x35be9c>
   2b2a4:	blcs	df2f0 <_ZdlPv@@Base+0x9bb00>
   2b2a8:	tstcs	r0, r8, lsl pc
   2b2ac:	stcge	0, cr13, [r2], {25}
   2b2b0:			; <UNDEFINED> instruction: 0xf0144620
   2b2b4:	blmi	ceae68 <_ZdlPv@@Base+0xca7678>
   2b2b8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2b2bc:	ldrtle	r0, [r7], #-1691	; 0xfffff965
   2b2c0:	blmi	c3386c <_ZdlPv@@Base+0xbf007c>
   2b2c4:			; <UNDEFINED> instruction: 0xf883447b
   2b2c8:			; <UNDEFINED> instruction: 0xf7ff1030
   2b2cc:	bmi	bea478 <_ZdlPv@@Base+0xba6c88>
   2b2d0:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
   2b2d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b2d8:	subsmi	r9, sl, r7, lsl #22
   2b2dc:	andlt	sp, r8, r2, lsr r1
   2b2e0:	blmi	ada8a8 <_ZdlPv@@Base+0xa970b8>
   2b2e4:			; <UNDEFINED> instruction: 0xf893447b
   2b2e8:	ldmdbcs	r5!, {r4, r5, r6, ip}^
   2b2ec:	stmdbcs	r9!, {r1, r3, ip, lr, pc}^
   2b2f0:	bmi	a1f734 <_ZdlPv@@Base+0x9dbf44>
   2b2f4:	ldc	8, cr5, [r2, #712]	; 0x2c8
   2b2f8:	vmov.f32	s14, #128	; 0xc0000000 -2.0
   2b2fc:	vstr	d7, [r3, #796]	; 0x31c
   2b300:	ldrb	r7, [lr, lr, lsl #22]
   2b304:	strcs	r2, [r0, #-1024]	; 0xfffffc00
   2b308:	ldrbvc	pc, [r0, #1731]!	; 0x6c3	; <UNPREDICTABLE>
   2b30c:	strmi	lr, [lr, #-2499]	; 0xfffff63d
   2b310:	stmdbcs	r3!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   2b314:	ldfd	f5, [pc, #96]	; 2b37c <__printf_chk@plt+0x18f4c>
   2b318:	bmi	781f68 <_ZdlPv@@Base+0x73e778>
   2b31c:	ldc	8, cr5, [r2, #712]	; 0x2c8
   2b320:	vmov.f32	s14, #128	; 0xc0000000 -2.0
   2b324:			; <UNDEFINED> instruction: 0xee877bc7
   2b328:	vstr	d6, [r3, #20]
   2b32c:	strb	r6, [r8, lr, lsl #22]
   2b330:			; <UNDEFINED> instruction: 0x46224b18
   2b334:	andcs	r4, r0, r8, lsl r9
   2b338:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   2b33c:			; <UNDEFINED> instruction: 0xf7f49300
   2b340:	ldr	pc, [sp, fp, asr #29]!
   2b344:	svc	0x0048f7e6
   2b348:	andle	r2, r5, r0, ror r9
   2b34c:			; <UNDEFINED> instruction: 0xd1ae2950
   2b350:	blpl	266e1c <_ZdlPv@@Base+0x22362c>
   2b354:	strb	r4, [r1, lr, lsl #20]!
   2b358:	blpl	1269dc <_ZdlPv@@Base+0xe31ec>
   2b35c:	ldrb	r4, [sp, ip, lsl #20]
   2b360:	ldrhi	fp, [lr, #-2130]	; 0xfffff7ae
   2b364:	andmi	r5, r4, fp, ror #3
   2b368:	andeq	r0, r0, r0
   2b36c:	subsmi	r0, r2, r0
   2b370:	andeq	r2, r4, sl, ror #20
   2b374:	andeq	r0, r0, ip, ror r1
   2b378:	andeq	r8, r4, lr, lsr #20
   2b37c:	andeq	r2, r4, r4, asr sl
   2b380:	andeq	r2, r4, r4, asr sp
   2b384:	andeq	r8, r4, r8, ror #19
   2b388:	andeq	r2, r4, lr, lsl #20
   2b38c:	andeq	r8, r4, r8, asr #19
   2b390:	andeq	r0, r0, r8, lsr #5
   2b394:	andeq	r0, r0, r8, asr #4
   2b398:	andeq	sp, r1, r6, asr sl
   2b39c:	blmi	ebdc88 <_ZdlPv@@Base+0xe7a498>
   2b3a0:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   2b3a4:	addlt	r4, r4, r9, lsr ip
   2b3a8:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   2b3ac:	ldmdavs	fp, {r3, r4, r5, r9, sl, fp, lr}
   2b3b0:			; <UNDEFINED> instruction: 0xf04f9303
   2b3b4:	movwcs	r0, #768	; 0x300
   2b3b8:	ldrbtmi	r9, [lr], #-769	; 0xfffffcff
   2b3bc:	blcs	507350 <_ZdlPv@@Base+0x4c3b60>
   2b3c0:			; <UNDEFINED> instruction: 0xf104d107
   2b3c4:	strtmi	r0, [r8], -r8, ror #10
   2b3c8:	blx	1fe93be <_ZdlPv@@Base+0x1fa5bce>
   2b3cc:	blcs	507360 <_ZdlPv@@Base+0x4c3b70>
   2b3d0:	blcs	39f7bc <_ZdlPv@@Base+0x35bfcc>
   2b3d4:	mrc	1, 5, sp, cr15, cr5, {0}
   2b3d8:	blmi	bc9fe0 <_ZdlPv@@Base+0xb867f0>
   2b3dc:	cfldrs	mvf4, [r3, #492]	; 0x1ec
   2b3e0:	vadd.f64	d6, d7, d12
   2b3e4:	vstr	d7, [r3, #280]	; 0x118
   2b3e8:			; <UNDEFINED> instruction: 0xf7ff7b0c
   2b3ec:	bmi	aea358 <_ZdlPv@@Base+0xaa6b68>
   2b3f0:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
   2b3f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b3f8:	subsmi	r9, sl, r3, lsl #22
   2b3fc:	andlt	sp, r4, pc, lsr r1
   2b400:	stmdage	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   2b404:			; <UNDEFINED> instruction: 0xf013216d
   2b408:	stmdacs	r0, {r0, r4, r7, r8, fp, ip, sp, lr, pc}
   2b40c:	stcge	0, cr13, [r2], {227}	; 0xe3
   2b410:	strtmi	r2, [r0], -r0, lsl #2
   2b414:			; <UNDEFINED> instruction: 0xf9f0f013
   2b418:	movwcs	lr, #6621	; 0x19dd
   2b41c:	blle	9fbe8c <_ZdlPv@@Base+0x9b869c>
   2b420:	ldmpl	r3!, {r1, r2, r3, r4, r8, r9, fp, lr}^
   2b424:	andscc	r6, r8, r8, lsl r8
   2b428:			; <UNDEFINED> instruction: 0xf9caf7ed
   2b42c:	strtmi	r4, [r0], -r1, lsl #12
   2b430:			; <UNDEFINED> instruction: 0xf9e2f013
   2b434:	ldmib	sp, {r1, r3, r4, r9, fp, lr}^
   2b438:	ldmpl	r2!, {r0, r8, ip, sp}
   2b43c:	blx	10548e <_ZdlPv@@Base+0xc1c9e>
   2b440:	cdp	3, 0, cr15, cr7, cr2, {0}
   2b444:			; <UNDEFINED> instruction: 0xeeb83a90
   2b448:	cmnlt	r1, r7, ror #23
   2b44c:	vqdmulh.s<illegal width 8>	d15, d1, d2
   2b450:	bcs	fe466c70 <_ZdlPv@@Base+0xfe423480>
   2b454:	blvs	ff9e6f3c <_ZdlPv@@Base+0xff9a374c>
   2b458:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   2b45c:	blpl	1e6e80 <_ZdlPv@@Base+0x1a3690>
   2b460:	blpl	366a74 <_ZdlPv@@Base+0x323284>
   2b464:	cdp	7, 0, cr14, cr6, cr1, {6}
   2b468:			; <UNDEFINED> instruction: 0xeeb82a90
   2b46c:	ldrb	r6, [r3, r6, ror #23]!
   2b470:	strtmi	r2, [r0], -r0, lsl #2
   2b474:			; <UNDEFINED> instruction: 0xf9c0f013
   2b478:	movwls	r9, #6914	; 0x1b02
   2b47c:			; <UNDEFINED> instruction: 0xf7e6e7d0
   2b480:	svclt	0x0000eeac
   2b484:	andeq	r2, r4, lr, lsr r9
   2b488:	andeq	r0, r0, ip, ror r1
   2b48c:	andeq	r8, r4, r2, lsl #18
   2b490:	andeq	r2, r4, r6, lsr #18
   2b494:	andeq	r2, r4, r0, lsr ip
   2b498:	andeq	r2, r4, lr, ror #17
   2b49c:	andeq	r0, r0, ip, ror #4
   2b4a0:	muleq	r0, r0, r2
   2b4a4:			; <UNDEFINED> instruction: 0x00042bb2
   2b4a8:	blmi	11bddc4 <_ZdlPv@@Base+0x117a5d4>
   2b4ac:	svcmi	0x00f0e92d
   2b4b0:	cfstrdmi	mvd4, [r5], {122}	; 0x7a
   2b4b4:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   2b4b8:			; <UNDEFINED> instruction: 0xf8df447c
   2b4bc:	ldmdavs	fp, {r4, r8, ip, sp, pc}
   2b4c0:			; <UNDEFINED> instruction: 0xf04f9305
   2b4c4:	svcvs	0x00e30300
   2b4c8:	blcs	4fc8bc <_ZdlPv@@Base+0x4b90cc>
   2b4cc:			; <UNDEFINED> instruction: 0xf104d107
   2b4d0:	strtmi	r0, [r8], -r8, ror #10
   2b4d4:	blx	ffe694c8 <_ZdlPv@@Base+0xffe25cd8>
   2b4d8:	blcs	50746c <_ZdlPv@@Base+0x4c3c7c>
   2b4dc:			; <UNDEFINED> instruction: 0xf023d0f9
   2b4e0:	blcs	36c128 <_ZdlPv@@Base+0x328938>
   2b4e4:	ldcmi	0, cr13, [sl], #-236	; 0xffffff14
   2b4e8:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   2b4ec:			; <UNDEFINED> instruction: 0xf8df4e39
   2b4f0:	ldrbtmi	sl, [ip], #-232	; 0xffffff18
   2b4f4:	ldrdhi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   2b4f8:			; <UNDEFINED> instruction: 0xf104447e
   2b4fc:	ldrbtmi	r0, [sl], #1384	; 0x568
   2b500:	strbeq	pc, [r8, -r6, lsl #2]!	; <UNPREDICTABLE>
   2b504:			; <UNDEFINED> instruction: 0x464844f8
   2b508:			; <UNDEFINED> instruction: 0xff1cf012
   2b50c:	blls	118394 <_ZdlPv@@Base+0xd4ba4>
   2b510:	ldmdale	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp}
   2b514:	ldrsbtcc	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   2b518:	tstle	r5, r3, lsl fp
   2b51c:			; <UNDEFINED> instruction: 0xf7fb4628
   2b520:	svcvs	0x00e3fad3
   2b524:	rscsle	r2, r9, r3, lsl fp
   2b528:	eorsle	r2, fp, sp, lsl #22
   2b52c:			; <UNDEFINED> instruction: 0xf012a804
   2b530:	msrlt	SPSR_, #9, 30	; 0x24
   2b534:	ldmibcs	pc!, {r2, r8, fp, ip, pc}^	; <UNPREDICTABLE>
   2b538:	bls	1215e4 <_ZdlPv@@Base+0xdddf4>
   2b53c:	ldrsbtcc	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   2b540:	blcs	4fc650 <_ZdlPv@@Base+0x4b8e60>
   2b544:	bne	ffd69754 <_ZdlPv@@Base+0xffd25f64>
   2b548:	ldrtmi	sp, [r8], -r5, lsl #2
   2b54c:	blx	fef69540 <_ZdlPv@@Base+0xfef25d50>
   2b550:	blcs	507524 <_ZdlPv@@Base+0x4c3d34>
   2b554:			; <UNDEFINED> instruction: 0xf023d0f9
   2b558:	blcs	36c1a0 <_ZdlPv@@Base+0x3289b0>
   2b55c:			; <UNDEFINED> instruction: 0xf7ffd1d3
   2b560:	bmi	82a1e4 <_ZdlPv@@Base+0x7e69f4>
   2b564:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   2b568:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b56c:	subsmi	r9, sl, r5, lsl #22
   2b570:	andlt	sp, r7, r3, lsr #2
   2b574:	svchi	0x00f0e8bd
   2b578:	andcs	r4, r2, sl, lsl fp
   2b57c:			; <UNDEFINED> instruction: 0xf85b491a
   2b580:	ldrbtmi	r3, [r9], #-3
   2b584:	movwls	r4, #1562	; 0x61a
   2b588:	stc2	7, cr15, [r6, #976]!	; 0x3d0
   2b58c:	blmi	5a5530 <_ZdlPv@@Base+0x561d40>
   2b590:	ldmdbmi	r6, {r1, sp}
   2b594:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   2b598:			; <UNDEFINED> instruction: 0x461a4479
   2b59c:			; <UNDEFINED> instruction: 0xf7f49300
   2b5a0:	bfi	pc, fp, #27, #2	; <UNPREDICTABLE>
   2b5a4:	andcs	r4, r2, pc, lsl #22
   2b5a8:			; <UNDEFINED> instruction: 0xf85b4911
   2b5ac:	ldrbtmi	r3, [r9], #-3
   2b5b0:	movwls	r4, #1562	; 0x61a
   2b5b4:	ldc2	7, cr15, [r0, #976]	; 0x3d0
   2b5b8:			; <UNDEFINED> instruction: 0xf7e6e7d1
   2b5bc:	svclt	0x0000ee0e
   2b5c0:	andeq	r2, r4, r0, lsr r8
   2b5c4:	andeq	r0, r0, ip, ror r1
   2b5c8:	strdeq	r8, [r4], -r4
   2b5cc:	andeq	r2, r4, r8, lsl r8
   2b5d0:			; <UNDEFINED> instruction: 0x000487ba
   2b5d4:			; <UNDEFINED> instruction: 0x000487b4
   2b5d8:	andeq	r8, r4, lr, lsr #15
   2b5dc:	andeq	r8, r4, r8, lsr #15
   2b5e0:	andeq	r2, r4, sl, ror r7
   2b5e4:	andeq	r0, r0, r8, asr #4
   2b5e8:	andeq	sp, r1, r2, asr #16
   2b5ec:	andeq	sp, r1, r8, lsl #17
   2b5f0:	andeq	sp, r1, r2, asr r8
   2b5f4:	blmi	b7deac <_ZdlPv@@Base+0xb3a6bc>
   2b5f8:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   2b5fc:	addlt	r4, sl, ip, lsr #24
   2b600:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   2b604:	ldmdavs	fp, {r0, r1, r3, r5, r9, sl, fp, lr}
   2b608:			; <UNDEFINED> instruction: 0xf04f9309
   2b60c:	svcvs	0x00e30300
   2b610:	blcs	4fc810 <_ZdlPv@@Base+0x4b9020>
   2b614:			; <UNDEFINED> instruction: 0xf104d107
   2b618:	strtmi	r0, [r8], -r8, ror #10
   2b61c:	blx	1569610 <_ZdlPv@@Base+0x1525e20>
   2b620:	blcs	5075b4 <_ZdlPv@@Base+0x4c3dc4>
   2b624:	blcs	39fa10 <_ZdlPv@@Base+0x35c220>
   2b628:	blmi	91fa78 <_ZdlPv@@Base+0x8dc288>
   2b62c:	rscsvc	pc, pc, #82837504	; 0x4f00000
   2b630:	andseq	pc, pc, #192, 4
   2b634:	andsvs	r4, sl, fp, ror r4
   2b638:	blx	fece963c <_ZdlPv@@Base+0xfeca5e4c>
   2b63c:	blmi	6fdec0 <_ZdlPv@@Base+0x6ba6d0>
   2b640:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2b644:	blls	2856b4 <_ZdlPv@@Base+0x241ec4>
   2b648:	qsuble	r4, sl, sl
   2b64c:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
   2b650:			; <UNDEFINED> instruction: 0xf012a803
   2b654:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   2b658:	blls	11f9fc <_ZdlPv@@Base+0xdc20c>
   2b65c:	ldrbeq	r0, [r2, #-3418]	; 0xfffff2a6
   2b660:	bmi	619ad0 <_ZdlPv@@Base+0x5d62e0>
   2b664:	andsvs	r4, r3, sl, ror r4
   2b668:	stcge	7, cr14, [r4], {230}	; 0xe6
   2b66c:	mvnsvc	pc, pc, asr #12
   2b670:	tsteq	pc, r0, asr #5	; <UNPREDICTABLE>
   2b674:			; <UNDEFINED> instruction: 0xf0144620
   2b678:	blmi	4eaa84 <_ZdlPv@@Base+0x4a7294>
   2b67c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2b680:	strle	r0, [r4], #-1627	; 0xfffff9a5
   2b684:			; <UNDEFINED> instruction: 0xf3c39b03
   2b688:	movwls	r0, #13076	; 0x3314
   2b68c:	blmi	3e5638 <_ZdlPv@@Base+0x3a1e48>
   2b690:	stmdbmi	lr, {r1, r5, r9, sl, lr}
   2b694:	ldmpl	r3!, {sp}^
   2b698:	movwls	r4, #1145	; 0x479
   2b69c:	ldc2	7, cr15, [ip, #-976]	; 0xfffffc30
   2b6a0:			; <UNDEFINED> instruction: 0xf7e6e7f0
   2b6a4:	svclt	0x0000ed9a
   2b6a8:	andeq	r2, r4, r6, ror #13
   2b6ac:	andeq	r0, r0, ip, ror r1
   2b6b0:	andeq	r8, r4, sl, lsr #13
   2b6b4:	ldrdeq	r2, [r4], -r0
   2b6b8:	ldrdeq	r2, [r4], -r8
   2b6bc:	andeq	r2, r4, r0, lsr #13
   2b6c0:	andeq	r2, r4, r8, lsr #19
   2b6c4:	muleq	r4, r0, r9
   2b6c8:	andeq	r0, r0, r8, asr #4
   2b6cc:	andeq	sp, r1, r4, asr #15
   2b6d0:	blmi	6fdf40 <_ZdlPv@@Base+0x6ba750>
   2b6d4:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   2b6d8:	addlt	r4, r3, sl, lsl ip
   2b6dc:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
   2b6e0:	movwls	r6, #6171	; 0x181b
   2b6e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2b6e8:	blcs	50767c <_ZdlPv@@Base+0x4c3e8c>
   2b6ec:			; <UNDEFINED> instruction: 0xf104d107
   2b6f0:	strtmi	r0, [r8], -r8, ror #10
   2b6f4:			; <UNDEFINED> instruction: 0xf9e8f7fb
   2b6f8:	blcs	50768c <_ZdlPv@@Base+0x4c3e9c>
   2b6fc:	blcs	39fae8 <_ZdlPv@@Base+0x35c2f8>
   2b700:	movwcs	sp, #4367	; 0x110f
   2b704:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
   2b708:			; <UNDEFINED> instruction: 0xf7ff6293
   2b70c:	bmi	42a038 <_ZdlPv@@Base+0x3e6848>
   2b710:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   2b714:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b718:	subsmi	r9, sl, r1, lsl #22
   2b71c:	andlt	sp, r3, fp, lsl #2
   2b720:			; <UNDEFINED> instruction: 0x4668bd30
   2b724:	mcr2	0, 0, pc, cr14, cr2, {0}	; <UNPREDICTABLE>
   2b728:	rscle	r2, sl, r0, lsl #16
   2b72c:	blcc	52334 <_ZdlPv@@Base+0xeb44>
   2b730:	movwcs	fp, #7960	; 0x1f18
   2b734:			; <UNDEFINED> instruction: 0xf7e6e7e6
   2b738:	svclt	0x0000ed50
   2b73c:	andeq	r2, r4, sl, lsl #12
   2b740:	andeq	r0, r0, ip, ror r1
   2b744:	andeq	r8, r4, lr, asr #11
   2b748:	andeq	r2, r4, r6, lsl #18
   2b74c:	andeq	r2, r4, lr, asr #11
   2b750:	strdlt	fp, [r5], r0
   2b754:	bmi	bfe814 <_ZdlPv@@Base+0xbbb024>
   2b758:	ldrbtmi	r4, [ip], #-2863	; 0xfffff4d1
   2b75c:	mcrmi	4, 1, r4, cr15, cr10, {3}
   2b760:	ldrsbne	pc, [ip, #132]!	; 0x84	; <UNPREDICTABLE>
   2b764:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
   2b768:	movwls	r6, #14363	; 0x381b
   2b76c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2b770:	eorsle	r2, fp, r0, lsl #18
   2b774:	strmi	r6, [r7], -r3, ror #31
   2b778:	tstle	r7, r3, lsl fp
   2b77c:	strbeq	pc, [r8, #-260]!	; 0xfffffefc	; <UNPREDICTABLE>
   2b780:			; <UNDEFINED> instruction: 0xf7fb4628
   2b784:	svcvs	0x00e3f9a1
   2b788:	rscsle	r2, r9, r3, lsl fp
   2b78c:	andsle	r2, r2, r2, lsl #22
   2b790:			; <UNDEFINED> instruction: 0xf88d2300
   2b794:	ldrtmi	r3, [r8], -r8
   2b798:	mrc2	7, 3, pc, cr6, cr13, {7}
   2b79c:	ldmpl	r3!, {r5, r8, r9, fp, lr}^
   2b7a0:	bmi	845808 <_ZdlPv@@Base+0x802018>
   2b7a4:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
   2b7a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b7ac:	subsmi	r9, sl, r3, lsl #22
   2b7b0:	andlt	sp, r5, fp, lsr #2
   2b7b4:	ldcmi	13, cr11, [ip], {240}	; 0xf0
   2b7b8:			; <UNDEFINED> instruction: 0xf894447c
   2b7bc:			; <UNDEFINED> instruction: 0xf88d3070
   2b7c0:	blcs	377e8 <__printf_chk@plt+0x253b8>
   2b7c4:			; <UNDEFINED> instruction: 0xf104d0e7
   2b7c8:			; <UNDEFINED> instruction: 0xf7fb0068
   2b7cc:	svcvs	0x00e3f97d
   2b7d0:	andle	r2, lr, r2, lsl #22
   2b7d4:			; <UNDEFINED> instruction: 0xf88d2300
   2b7d8:			; <UNDEFINED> instruction: 0xf7f53009
   2b7dc:	stmdbge	r2, {r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   2b7e0:	andcs	sl, r0, #65536	; 0x10000
   2b7e4:	mrc2	0, 6, pc, cr0, cr8, {0}
   2b7e8:	ldrb	r9, [sl, r1, lsl #16]
   2b7ec:	mrc2	7, 7, pc, cr0, cr13, {7}
   2b7f0:			; <UNDEFINED> instruction: 0xf894e7d7
   2b7f4:			; <UNDEFINED> instruction: 0xf88d3070
   2b7f8:	blcs	37824 <__printf_chk@plt+0x253f4>
   2b7fc:	andcs	sp, r0, #237	; 0xed
   2b800:			; <UNDEFINED> instruction: 0xf88d2313
   2b804:	strbvs	r2, [r3, sl]!
   2b808:			; <UNDEFINED> instruction: 0xf7e6e7e9
   2b80c:	svclt	0x0000ece6
   2b810:	andeq	r8, r4, r2, asr r5
   2b814:	andeq	r2, r4, r4, lsl #11
   2b818:	andeq	r0, r0, ip, ror r1
   2b81c:	andeq	r2, r4, sl, ror r5
   2b820:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2b824:	andeq	r2, r4, sl, lsr r5
   2b828:	strdeq	r8, [r4], -r4
   2b82c:	andcs	fp, r0, r8, lsl #10
   2b830:			; <UNDEFINED> instruction: 0xff8ef7ff
   2b834:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   2b838:	beq	fee69b4c <_ZdlPv@@Base+0xfee2635c>
   2b83c:			; <UNDEFINED> instruction: 0x4008e8bd
   2b840:	stmiblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b844:	andeq	r8, r4, r6, ror r4
   2b848:	andcs	fp, r0, r8, lsl #10
   2b84c:			; <UNDEFINED> instruction: 0xff80f7ff
   2b850:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   2b854:	adcseq	pc, r0, r3, asr #17
   2b858:			; <UNDEFINED> instruction: 0x4008e8bd
   2b85c:	stmiblt	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b860:	andeq	r8, r4, sl, asr r4
   2b864:	andcs	fp, r0, r8, lsl #10
   2b868:			; <UNDEFINED> instruction: 0xff72f7ff
   2b86c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   2b870:	beq	fef69b84 <_ZdlPv@@Base+0xfef26394>
   2b874:			; <UNDEFINED> instruction: 0x4008e8bd
   2b878:	ldmiblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2b87c:	andeq	r8, r4, lr, lsr r4
   2b880:	andcs	r4, r1, r7, asr #20
   2b884:	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
   2b888:	strdlt	fp, [fp], r0
   2b88c:	mcrmi	8, 2, r5, cr6, cr3, {6}
   2b890:	movwls	r6, #38939	; 0x981b
   2b894:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2b898:			; <UNDEFINED> instruction: 0xff5af7ff
   2b89c:	cmnlt	r0, #2113929216	; 0x7e000000
   2b8a0:			; <UNDEFINED> instruction: 0xf0174605
   2b8a4:			; <UNDEFINED> instruction: 0x4604fe97
   2b8a8:	eorsle	r2, r2, r0, lsl #16
   2b8ac:			; <UNDEFINED> instruction: 0xf0194620
   2b8b0:	strdlt	pc, [r0, -r5]
   2b8b4:	andcs	r1, r1, r4, asr #24
   2b8b8:			; <UNDEFINED> instruction: 0xff4af7ff
   2b8bc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   2b8c0:			; <UNDEFINED> instruction: 0xf017d03f
   2b8c4:	strmi	pc, [r5], -r7, lsl #29
   2b8c8:	subsle	r2, r5, r0, lsl #16
   2b8cc:			; <UNDEFINED> instruction: 0xf0194628
   2b8d0:	smlattlt	r0, r5, fp, pc	; <UNPREDICTABLE>
   2b8d4:	strtmi	r1, [r9], -r5, asr #24
   2b8d8:			; <UNDEFINED> instruction: 0xf7e64620
   2b8dc:	stmdacs	r0, {r6, r8, sl, fp, sp, lr, pc}
   2b8e0:			; <UNDEFINED> instruction: 0x4602d13c
   2b8e4:	stmdage	r4, {r0, r5, r9, sl, lr}
   2b8e8:	mcr2	0, 2, pc, cr14, cr8, {0}	; <UNPREDICTABLE>
   2b8ec:	stmdbls	r4, {r0, r1, r2, r3, r5, fp, lr}
   2b8f0:			; <UNDEFINED> instruction: 0xf5004478
   2b8f4:			; <UNDEFINED> instruction: 0xf7e87002
   2b8f8:			; <UNDEFINED> instruction: 0xf7fffb03
   2b8fc:	bmi	b69e48 <_ZdlPv@@Base+0xb26658>
   2b900:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
   2b904:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b908:	subsmi	r9, sl, r9, lsl #22
   2b90c:	andlt	sp, fp, r5, asr #2
   2b910:			; <UNDEFINED> instruction: 0x4628bdf0
   2b914:			; <UNDEFINED> instruction: 0xfff2f018
   2b918:	stmdacs	r0, {r2, r9, sl, lr}
   2b91c:	bge	16003c <_ZdlPv@@Base+0x11c84c>
   2b920:	andls	r4, r3, #42991616	; 0x2900000
   2b924:			; <UNDEFINED> instruction: 0xf0144610
   2b928:	stmdbmi	r2!, {r0, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   2b92c:	bls	fe5bc <_ZdlPv@@Base+0xbadcc>
   2b930:	ldmpl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
   2b934:	movwls	r2, #2
   2b938:	blx	ff3e9912 <_ZdlPv@@Base+0xff3a6122>
   2b93c:			; <UNDEFINED> instruction: 0xf930f7ff
   2b940:			; <UNDEFINED> instruction: 0x4602e7dd
   2b944:	stmdage	r4, {r0, r5, r9, sl, lr}
   2b948:	mrc2	0, 0, pc, cr14, cr8, {0}
   2b94c:	stmdbls	r4, {r0, r1, r3, r4, fp, lr}
   2b950:			; <UNDEFINED> instruction: 0xf5004478
   2b954:			; <UNDEFINED> instruction: 0xf7e87002
   2b958:			; <UNDEFINED> instruction: 0xe7cefad3
   2b95c:	stmdage	r4, {r0, r5, r9, sl, lr}
   2b960:			; <UNDEFINED> instruction: 0xf0182200
   2b964:	ldmdami	r6, {r0, r4, r9, sl, fp, ip, sp, lr, pc}
   2b968:	strtmi	r9, [sl], -r4, lsl #18
   2b96c:			; <UNDEFINED> instruction: 0xf5004478
   2b970:			; <UNDEFINED> instruction: 0xf7e87002
   2b974:			; <UNDEFINED> instruction: 0xe7c0f9f9
   2b978:			; <UNDEFINED> instruction: 0xf0184638
   2b97c:			; <UNDEFINED> instruction: 0x4605ffbf
   2b980:			; <UNDEFINED> instruction: 0xd1a32800
   2b984:	ldrtmi	sl, [r9], -r4, lsl #20
   2b988:	ldrmi	r9, [r0], -r3, lsl #4
   2b98c:	blx	19e79e6 <_ZdlPv@@Base+0x19a41f6>
   2b990:	blmi	27ddc8 <_ZdlPv@@Base+0x23a5d8>
   2b994:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
   2b998:			; <UNDEFINED> instruction: 0xf7e6e7cb
   2b99c:	svclt	0x0000ec1e
   2b9a0:	andeq	r2, r4, sl, asr r4
   2b9a4:	andeq	r0, r0, ip, ror r1
   2b9a8:	andeq	r2, r4, r4, asr #8
   2b9ac:			; <UNDEFINED> instruction: 0x000483bc
   2b9b0:	ldrdeq	r2, [r4], -lr
   2b9b4:	andeq	sp, r1, r4, asr r5
   2b9b8:	andeq	r0, r0, r8, asr #4
   2b9bc:	andeq	r8, r4, ip, asr r3
   2b9c0:	andeq	r8, r4, r0, asr #6
   2b9c4:	andeq	sp, r1, lr, ror #9
   2b9c8:	cfstr32mi	mvfx11, [r8], {16}
   2b9cc:	strcc	r4, [r0], #1148	; 0x47c
   2b9d0:			; <UNDEFINED> instruction: 0xf7e8e001
   2b9d4:	andcs	pc, r0, sp, ror #22
   2b9d8:	mrc2	7, 5, pc, cr10, cr15, {7}
   2b9dc:	strtmi	r4, [r0], -r1, lsl #12
   2b9e0:	mvnsle	r2, r0, lsl #18
   2b9e4:			; <UNDEFINED> instruction: 0x4010e8bd
   2b9e8:	ldmlt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b9ec:	andeq	r8, r4, r0, ror #5
   2b9f0:	andcs	fp, r1, r0, lsl r5
   2b9f4:	mcr2	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   2b9f8:	strmi	fp, [r4], -r0, ror #2
   2b9fc:			; <UNDEFINED> instruction: 0xf7ff2001
   2ba00:	strmi	pc, [r2], -r7, lsr #29
   2ba04:	blmi	197ecc <_ZdlPv@@Base+0x1546dc>
   2ba08:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
   2ba0c:	addeq	pc, r0, r3, lsl #2
   2ba10:	blx	ee99ba <_ZdlPv@@Base+0xea61ca>
   2ba14:			; <UNDEFINED> instruction: 0x4010e8bd
   2ba18:	stmialt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ba1c:	andeq	r8, r4, r2, lsr #5
   2ba20:	andcs	r4, r1, r0, lsr #20
   2ba24:	ldrbtmi	r4, [sl], #-2848	; 0xfffff4e0
   2ba28:	strdlt	fp, [r9], r0
   2ba2c:	mrcmi	8, 0, r5, cr15, cr3, {6}
   2ba30:	movwls	r6, #30747	; 0x781b
   2ba34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ba38:	mcr2	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   2ba3c:	cmnlt	r0, lr, ror r4
   2ba40:	andcs	r4, r1, r4, lsl #12
   2ba44:	mcr2	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   2ba48:	cmplt	r0, r5, lsl #12
   2ba4c:			; <UNDEFINED> instruction: 0x46214818
   2ba50:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   2ba54:			; <UNDEFINED> instruction: 0xf7e83080
   2ba58:			; <UNDEFINED> instruction: 0x4604fb37
   2ba5c:			; <UNDEFINED> instruction: 0xf7ffb158
   2ba60:	bmi	569ce4 <_ZdlPv@@Base+0x5264f4>
   2ba64:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   2ba68:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2ba6c:	subsmi	r9, sl, r7, lsl #22
   2ba70:	andlt	sp, r9, r5, lsl r1
   2ba74:	svcge	0x0002bdf0
   2ba78:	ldrtmi	r4, [r8], -r9, lsr #12
   2ba7c:	blx	ffbe7ad4 <_ZdlPv@@Base+0xffba42e4>
   2ba80:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
   2ba84:	ldreq	r6, [fp, #2075]	; 0x81b
   2ba88:	blmi	361234 <_ZdlPv@@Base+0x31da44>
   2ba8c:	stmdbmi	ip, {r1, r3, r4, r5, r9, sl, lr}
   2ba90:	ldmpl	r3!, {r5, r9, sl, lr}^
   2ba94:	movwls	r4, #1145	; 0x479
   2ba98:	blx	7e9a72 <_ZdlPv@@Base+0x7a6282>
   2ba9c:			; <UNDEFINED> instruction: 0xf7e6e7df
   2baa0:	svclt	0x0000eb9c
   2baa4:			; <UNDEFINED> instruction: 0x000422ba
   2baa8:	andeq	r0, r0, ip, ror r1
   2baac:	andeq	r2, r4, r4, lsr #5
   2bab0:	andeq	r8, r4, sl, asr r2
   2bab4:	andeq	r2, r4, sl, ror r2
   2bab8:	andeq	r2, r4, sl, lsl #11
   2babc:	andeq	r0, r0, r8, asr #4
   2bac0:	andeq	ip, r1, r8, ror r3
   2bac4:	andcs	fp, r1, r0, ror r5
   2bac8:	addlt	r4, r2, ip, lsr #28
   2bacc:			; <UNDEFINED> instruction: 0xf7ff447e
   2bad0:	msrlt	SPSR_f, #1008	; 0x3f0
   2bad4:	mrrc2	7, 15, pc, sl, cr5	; <UNPREDICTABLE>
   2bad8:	ldmvs	fp, {r0, r1, fp, sp, lr}^
   2badc:			; <UNDEFINED> instruction: 0x46044798
   2bae0:	eorsle	r2, r8, r0, lsl #16
   2bae4:	blcs	85ff8 <_ZdlPv@@Base+0x42808>
   2bae8:	stmdbvs	r1, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2baec:	eor	sp, r4, r4, lsl r1
   2baf0:	vmlane.f16	s13, s22, s3	; <UNPREDICTABLE>
   2baf4:			; <UNDEFINED> instruction: 0x61233902
   2baf8:	ldc2l	7, cr15, [sl, #-980]!	; 0xfffffc2c
   2bafc:	blcs	fe27d310 <_ZdlPv@@Base+0xfe239b20>
   2bb00:	andle	r4, r5, r0, lsr #12
   2bb04:	stmdbcc	r1, {r0, r5, r8, fp, sp, lr}
   2bb08:	ldc2l	7, cr15, [r2, #-980]!	; 0xfffffc2c
   2bb0c:	smlawble	ip, sl, r8, r2
   2bb10:	stmdbcc	r1, {r0, r5, r8, fp, sp, lr}
   2bb14:	orrlt	r6, r1, r1, lsr #2
   2bb18:	strtmi	r3, [r0], -r1, lsl #18
   2bb1c:	stc2l	7, cr15, [r8, #-980]!	; 0xfffffc2c
   2bb20:	stccs	6, cr4, [fp, #20]
   2bb24:	rscle	r4, r3, r0, lsr #12
   2bb28:	teqlt	r3, r3, lsr #18
   2bb2c:			; <UNDEFINED> instruction: 0x61233b01
   2bb30:	pop	{r1, ip, sp, pc}
   2bb34:			; <UNDEFINED> instruction: 0xf7ff4070
   2bb38:	blmi	499c0c <_ZdlPv@@Base+0x45641c>
   2bb3c:	ldmdbmi	r1, {r1, sp}
   2bb40:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   2bb44:	movwls	r4, #1562	; 0x61a
   2bb48:	blx	ff1e9b20 <_ZdlPv@@Base+0xff1a6330>
   2bb4c:	pop	{r1, ip, sp, pc}
   2bb50:			; <UNDEFINED> instruction: 0xf7ff4070
   2bb54:	blmi	2d9bf0 <_ZdlPv@@Base+0x296400>
   2bb58:	stmdbmi	fp, {r1, sp}
   2bb5c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   2bb60:	movwls	r4, #1562	; 0x61a
   2bb64:	blx	fee69b3c <_ZdlPv@@Base+0xfee2634c>
   2bb68:	stmdbvs	r2!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2bb6c:	rscle	r2, r4, r0, lsl #20
   2bb70:	strtmi	r3, [r9], -r1, lsl #20
   2bb74:			; <UNDEFINED> instruction: 0xf7f54620
   2bb78:	bfi	pc, r5, (invalid: 26:25)	; <UNPREDICTABLE>
   2bb7c:	andeq	r2, r4, r4, lsl r2
   2bb80:	andeq	r0, r0, r8, asr #4
   2bb84:	andeq	sp, r1, sl, ror r3
   2bb88:	andeq	sp, r1, sl, asr #6
   2bb8c:	andcs	r4, r1, lr, lsr sl
   2bb90:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
   2bb94:	strdlt	fp, [r9], r0	; <UNPREDICTABLE>
   2bb98:	ldcmi	8, cr5, [sp], #-844	; 0xfffffcb4
   2bb9c:			; <UNDEFINED> instruction: 0x9327681b
   2bba0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2bba4:	ldc2l	7, cr15, [r4, #1020]	; 0x3fc
   2bba8:	stmdacs	r0, {r2, r3, r4, r5, r6, sl, lr}
   2bbac:			; <UNDEFINED> instruction: 0xf7f5d040
   2bbb0:	stmdavs	r3, {r0, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   2bbb4:			; <UNDEFINED> instruction: 0x479868db
   2bbb8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2bbbc:	blge	1dfcd4 <_ZdlPv@@Base+0x19c4e4>
   2bbc0:	cdpge	3, 0, cr9, cr15, cr3, {0}
   2bbc4:			; <UNDEFINED> instruction: 0xf7f54618
   2bbc8:	blmi	ceaa5c <_ZdlPv@@Base+0xca726c>
   2bbcc:	andcs	r4, r0, #48, 12	; 0x3000000
   2bbd0:	stmiapl	r3!, {r0, r3, r5, r9, sl, lr}^
   2bbd4:			; <UNDEFINED> instruction: 0xf7f5681b
   2bbd8:	svcge	0x0005fef7
   2bbdc:	ldmib	sp, {sl, sp}^
   2bbe0:	strls	r3, [r5], #-530	; 0xfffffdee
   2bbe4:	andle	r4, lr, #805306377	; 0x30000009
   2bbe8:	andsls	r1, r2, #23040	; 0x5a00
   2bbec:	stmdacs	r0, {r3, r4, fp, ip, sp, lr}
   2bbf0:	stmdals	r5, {r2, r4, r5, r8, ip, lr, pc}
   2bbf4:	stmdavs	r3, {r0, r1, r8, fp, ip, pc}
   2bbf8:			; <UNDEFINED> instruction: 0x47986e5b
   2bbfc:	andscc	lr, r2, #3620864	; 0x374000
   2bc00:	addsmi	r9, r3, #83886080	; 0x5000000
   2bc04:			; <UNDEFINED> instruction: 0x4639d3f0
   2bc08:			; <UNDEFINED> instruction: 0xf7f34630
   2bc0c:	mcrrne	12, 3, pc, r3, cr11	; <UNPREDICTABLE>
   2bc10:	stmdbls	r3, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   2bc14:			; <UNDEFINED> instruction: 0xf7f54628
   2bc18:	blmi	82ae3c <_ZdlPv@@Base+0x7e764c>
   2bc1c:	ldrbtmi	sl, [fp], #-2069	; 0xfffff7eb
   2bc20:	orrsvc	pc, lr, #12582912	; 0xc00000
   2bc24:			; <UNDEFINED> instruction: 0xf7f3930f
   2bc28:	stmdals	r3, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   2bc2c:	mrc2	7, 6, pc, cr0, cr3, {7}
   2bc30:			; <UNDEFINED> instruction: 0xffb6f7fe
   2bc34:	blmi	57e4a0 <_ZdlPv@@Base+0x53acb0>
   2bc38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2bc3c:	blls	a05cac <_ZdlPv@@Base+0x9c24bc>
   2bc40:	tstle	r0, sl, asr r0
   2bc44:	ldcllt	0, cr11, [r0, #164]!	; 0xa4
   2bc48:	andcs	r4, r2, r5, lsl fp
   2bc4c:	stmiapl	r3!, {r0, r2, r4, r8, fp, lr}^
   2bc50:			; <UNDEFINED> instruction: 0x461a4479
   2bc54:			; <UNDEFINED> instruction: 0xf7f49300
   2bc58:			; <UNDEFINED> instruction: 0xe7e9fa3f
   2bc5c:	stmdals	r3, {r0, r6, r7, r9, ip, sp, pc}
   2bc60:	ldc2l	7, cr15, [sl, #-980]	; 0xfffffc2c
   2bc64:			; <UNDEFINED> instruction: 0xf7e6e7bb
   2bc68:			; <UNDEFINED> instruction: 0xe007eab8
   2bc6c:	ldmdage	r5, {r1, r2, r3, r8, r9, fp, lr}
   2bc70:			; <UNDEFINED> instruction: 0xf503447b
   2bc74:	movwls	r7, #62366	; 0xf39e
   2bc78:	mcr2	7, 5, pc, cr10, cr3, {7}	; <UNPREDICTABLE>
   2bc7c:			; <UNDEFINED> instruction: 0xf7f39803
   2bc80:			; <UNDEFINED> instruction: 0xf7e6fea7
   2bc84:	svclt	0x0000eab0
   2bc88:	andeq	r2, r4, lr, asr #2
   2bc8c:	andeq	r0, r0, ip, ror r1
   2bc90:	andeq	r2, r4, r8, lsr r1
   2bc94:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2bc98:	andeq	pc, r3, r2, asr #6
   2bc9c:	andeq	r2, r4, r8, lsr #1
   2bca0:	andeq	r0, r0, r8, asr #4
   2bca4:	andeq	sp, r1, r4, lsl #5
   2bca8:	strdeq	pc, [r3], -r0
   2bcac:	andcs	r4, r1, r2, asr #20
   2bcb0:	ldrbtmi	r4, [sl], #-2882	; 0xfffff4be
   2bcb4:	mvnsmi	lr, sp, lsr #18
   2bcb8:	ldmpl	r3, {r3, r5, r7, ip, sp, pc}^
   2bcbc:	ldmdavs	fp, {r6, sl, fp, lr}
   2bcc0:			; <UNDEFINED> instruction: 0xf04f9327
   2bcc4:			; <UNDEFINED> instruction: 0xf7ff0300
   2bcc8:	ldrbtmi	pc, [ip], #-3395	; 0xfffff2bd	; <UNPREDICTABLE>
   2bccc:	suble	r2, r7, r0, lsl #16
   2bcd0:	blx	1769cae <_ZdlPv@@Base+0x17264be>
   2bcd4:	ldmvs	fp, {r0, r1, fp, sp, lr}^
   2bcd8:			; <UNDEFINED> instruction: 0x46064798
   2bcdc:	suble	r2, ip, r0, lsl #16
   2bce0:	svcge	0x000fad06
   2bce4:			; <UNDEFINED> instruction: 0xf7f54628
   2bce8:	blmi	dea93c <_ZdlPv@@Base+0xda714c>
   2bcec:	andcs	r4, r0, #56, 12	; 0x3800000
   2bcf0:	stmiapl	r3!, {r0, r4, r5, r9, sl, lr}^
   2bcf4:			; <UNDEFINED> instruction: 0xf7f5681b
   2bcf8:			; <UNDEFINED> instruction: 0xf10dfe67
   2bcfc:	strcs	r0, [r0], #-2068	; 0xfffff7ec
   2bd00:	andscc	lr, r2, #3620864	; 0x374000
   2bd04:	addsmi	r9, r3, #83886080	; 0x5000000
   2bd08:	lfmne	f5, 3, [sl], {19}
   2bd0c:	ldmdavc	r9, {r1, r4, r9, ip, pc}
   2bd10:	teqle	ip, r0, lsl #18
   2bd14:	stmdavs	r3, {r0, r2, fp, ip, pc}
   2bd18:			; <UNDEFINED> instruction: 0x479868db
   2bd1c:	rscle	r2, pc, r0, lsl #16
   2bd20:	strtmi	r9, [r8], -r5, lsl #18
   2bd24:	stc2l	7, cr15, [ip, #980]!	; 0x3d4
   2bd28:	andscc	lr, r2, #3620864	; 0x374000
   2bd2c:	addsmi	r9, r3, #83886080	; 0x5000000
   2bd30:	strbmi	sp, [r1], -fp, ror #7
   2bd34:			; <UNDEFINED> instruction: 0xf7f34638
   2bd38:	mcrrne	11, 10, pc, r3, cr5	; <UNPREDICTABLE>
   2bd3c:	andls	r4, r3, r1, lsl #12
   2bd40:	ldrtmi	sp, [r0], -r6, ror #3
   2bd44:			; <UNDEFINED> instruction: 0xf7f54629
   2bd48:	blmi	82ad0c <_ZdlPv@@Base+0x7e751c>
   2bd4c:	ldrbtmi	sl, [fp], #-2069	; 0xfffff7eb
   2bd50:	orrsvc	pc, lr, #12582912	; 0xc00000
   2bd54:			; <UNDEFINED> instruction: 0xf7f3930f
   2bd58:			; <UNDEFINED> instruction: 0x4628fe3b
   2bd5c:	mrc2	7, 1, pc, cr8, cr3, {7}
   2bd60:			; <UNDEFINED> instruction: 0xff1ef7fe
   2bd64:	blmi	57e5d0 <_ZdlPv@@Base+0x53ade0>
   2bd68:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2bd6c:	blls	a05ddc <_ZdlPv@@Base+0x9c25ec>
   2bd70:	tstle	r1, sl, asr r0
   2bd74:	pop	{r3, r5, ip, sp, pc}
   2bd78:	blmi	58c540 <_ZdlPv@@Base+0x548d50>
   2bd7c:	ldmdbmi	r5, {r1, sp}
   2bd80:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2bd84:	movwls	r4, #1562	; 0x61a
   2bd88:			; <UNDEFINED> instruction: 0xf9a6f7f4
   2bd8c:	sbclt	lr, r9, #232, 14	; 0x3a00000
   2bd90:			; <UNDEFINED> instruction: 0xf7f54628
   2bd94:	ldr	pc, [r3, r1, asr #25]!
   2bd98:	b	7e9d38 <_ZdlPv@@Base+0x7a6548>
   2bd9c:	blmi	3e3dc0 <_ZdlPv@@Base+0x3a05d0>
   2bda0:	ldrbtmi	sl, [fp], #-2069	; 0xfffff7eb
   2bda4:	orrsvc	pc, lr, #12582912	; 0xc00000
   2bda8:			; <UNDEFINED> instruction: 0xf7f3930f
   2bdac:			; <UNDEFINED> instruction: 0x4628fe11
   2bdb0:	mcr2	7, 0, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
   2bdb4:	b	5e9d54 <_ZdlPv@@Base+0x5a6564>
   2bdb8:	andeq	r2, r4, lr, lsr #32
   2bdbc:	andeq	r0, r0, ip, ror r1
   2bdc0:	andeq	r2, r4, r6, lsl r0
   2bdc4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2bdc8:	andeq	pc, r3, r2, lsl r2	; <UNPREDICTABLE>
   2bdcc:	andeq	r1, r4, r8, ror pc
   2bdd0:	andeq	r0, r0, r8, asr #4
   2bdd4:	andeq	sp, r1, sl, ror #2
   2bdd8:			; <UNDEFINED> instruction: 0x0003f1be
   2bddc:	andcs	fp, r1, r0, ror r5
   2bde0:	addlt	r4, r2, sl, lsl ip
   2bde4:			; <UNDEFINED> instruction: 0xf7ff447c
   2bde8:			; <UNDEFINED> instruction: 0xb1b8fcb3
   2bdec:			; <UNDEFINED> instruction: 0xb1ab7803
   2bdf0:	blx	ff369dcc <_ZdlPv@@Base+0xff3265dc>
   2bdf4:	ldmvs	fp, {r0, r1, fp, sp, lr}^
   2bdf8:			; <UNDEFINED> instruction: 0x46054798
   2bdfc:	blmi	558464 <_ZdlPv@@Base+0x514c74>
   2be00:	stmiapl	r3!, {r4, r6, sp}^
   2be04:			; <UNDEFINED> instruction: 0xf017681e
   2be08:	strtmi	pc, [r9], -pc, asr #25
   2be0c:	strmi	r2, [r4], -r0, lsl #4
   2be10:	ldc2	0, cr15, [ip, #-64]	; 0xffffffc0
   2be14:	ldrtmi	r4, [r0], -r1, lsr #12
   2be18:	blx	ce9dd6 <_ZdlPv@@Base+0xca65e6>
   2be1c:	pop	{r1, ip, sp, pc}
   2be20:			; <UNDEFINED> instruction: 0xf7fe4070
   2be24:	blmi	31b920 <_ZdlPv@@Base+0x2d8130>
   2be28:	stmdbmi	fp, {r1, sp}
   2be2c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2be30:	movwls	r4, #1562	; 0x61a
   2be34:			; <UNDEFINED> instruction: 0xf950f7f4
   2be38:	pop	{r1, ip, sp, pc}
   2be3c:			; <UNDEFINED> instruction: 0xf7fe4070
   2be40:	strtmi	fp, [r0], -pc, lsr #29
   2be44:	ldc2l	0, cr15, [r4], {23}
   2be48:	stmib	ip, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2be4c:	strdeq	r1, [r4], -ip
   2be50:	andeq	r0, r0, ip, ror #4
   2be54:	andeq	r0, r0, r8, asr #4
   2be58:	andeq	ip, r1, r2, lsr sl
   2be5c:	blmi	efe74c <_ZdlPv@@Base+0xebaf5c>
   2be60:	push	{r1, r3, r4, r5, r6, sl, lr}
   2be64:			; <UNDEFINED> instruction: 0x460541f0
   2be68:			; <UNDEFINED> instruction: 0xb09258d3
   2be6c:	ldmdavs	fp, {r0, sp}
   2be70:			; <UNDEFINED> instruction: 0xf04f9311
   2be74:			; <UNDEFINED> instruction: 0xf7ff0300
   2be78:	stmdacs	r0, {r0, r1, r3, r5, r6, sl, fp, ip, sp, lr, pc}
   2be7c:			; <UNDEFINED> instruction: 0x4604d03d
   2be80:	andcs	r2, r1, r0, lsl #2
   2be84:	blx	fe969e82 <_ZdlPv@@Base+0xfe926692>
   2be88:	stmdacs	r0, {r1, r2, r9, sl, lr}
   2be8c:			; <UNDEFINED> instruction: 0xf7e6d035
   2be90:	movwcs	lr, #2674	; 0xa72
   2be94:	andvs	r4, r3, r7, lsl #12
   2be98:	eorsle	r2, fp, r0, lsl #26
   2be9c:	ldrtmi	r4, [r0], -ip, lsr #18
   2bea0:			; <UNDEFINED> instruction: 0xf7e64479
   2bea4:	strmi	lr, [r2], -r8, lsl #21
   2bea8:	teqle	sl, r0, lsl #16
   2beac:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   2beb0:			; <UNDEFINED> instruction: 0x46404631
   2beb4:			; <UNDEFINED> instruction: 0xf8d2f014
   2beb8:	ldrbtmi	r4, [r9], #-2342	; 0xfffff6da
   2bebc:	movwls	sl, #15112	; 0x3b08
   2bec0:	ldrmi	sl, [r8], -ip, lsl #26
   2bec4:			; <UNDEFINED> instruction: 0xf8caf014
   2bec8:			; <UNDEFINED> instruction: 0xf7e66838
   2becc:	strmi	lr, [r1], -sl, lsl #18
   2bed0:			; <UNDEFINED> instruction: 0xf0144628
   2bed4:	stmdbmi	r0!, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
   2bed8:	blls	f3ee8 <_ZdlPv@@Base+0xb06f8>
   2bedc:			; <UNDEFINED> instruction: 0x46424479
   2bee0:			; <UNDEFINED> instruction: 0xf7f49500
   2bee4:	ldmdami	sp, {r0, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   2bee8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   2beec:	eorvs	pc, sp, r0, lsl #10
   2bef0:			; <UNDEFINED> instruction: 0xf806f7e8
   2bef4:			; <UNDEFINED> instruction: 0xf7e6b108
   2bef8:			; <UNDEFINED> instruction: 0xf7feea12
   2befc:	bmi	66b848 <_ZdlPv@@Base+0x628058>
   2bf00:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   2bf04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2bf08:	subsmi	r9, sl, r1, lsl fp
   2bf0c:	andslt	sp, r2, sl, lsl r1
   2bf10:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2bf14:			; <UNDEFINED> instruction: 0x46304913
   2bf18:			; <UNDEFINED> instruction: 0xf7e64479
   2bf1c:	strmi	lr, [r2], -ip, asr #20
   2bf20:	ldmdami	r1, {r3, r4, r5, r8, ip, sp, pc}
   2bf24:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   2bf28:	eorvs	pc, sp, r0, lsl #10
   2bf2c:			; <UNDEFINED> instruction: 0xff1cf7e7
   2bf30:			; <UNDEFINED> instruction: 0xf10de7e0
   2bf34:			; <UNDEFINED> instruction: 0x46310810
   2bf38:			; <UNDEFINED> instruction: 0xf0144640
   2bf3c:	stmdbmi	fp, {r0, r1, r2, r3, r7, fp, ip, sp, lr, pc}
   2bf40:			; <UNDEFINED> instruction: 0xe7bb4479
   2bf44:	stmdb	r8, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2bf48:	andeq	r1, r4, r0, lsl #29
   2bf4c:	andeq	r0, r0, ip, ror r1
   2bf50:	andeq	ip, r1, r8, asr #10
   2bf54:	andeq	sp, r1, sl, asr #32
   2bf58:	andeq	sp, r1, ip, lsr r0
   2bf5c:	andeq	r7, r4, r2, asr #27
   2bf60:	ldrdeq	r1, [r4], -lr
   2bf64:	andeq	sl, r1, ip, lsr r6
   2bf68:	andeq	r7, r4, r6, lsl #27
   2bf6c:	ldrdeq	ip, [r1], -r0
   2bf70:	bmi	37eba8 <_ZdlPv@@Base+0x33b3b8>
   2bf74:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   2bf78:	eorscc	pc, r0, #13828096	; 0xd30000
   2bf7c:	blmi	31a570 <_ZdlPv@@Base+0x2d6d80>
   2bf80:	strlt	r2, [r0, #-2]
   2bf84:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   2bf88:	ldrmi	r4, [sl], -r9, lsl #18
   2bf8c:	movwls	r4, #1145	; 0x479
   2bf90:			; <UNDEFINED> instruction: 0xf8a2f7f4
   2bf94:			; <UNDEFINED> instruction: 0xf85db003
   2bf98:			; <UNDEFINED> instruction: 0xf7feeb04
   2bf9c:	andcs	fp, r0, r1, lsl #28
   2bfa0:	svclt	0x005cf7ff
   2bfa4:	andeq	r7, r4, r8, lsr sp
   2bfa8:	andeq	r1, r4, sl, ror #26
   2bfac:	andeq	r0, r0, r8, asr #4
   2bfb0:	andeq	ip, r1, r8, lsr #31
   2bfb4:	bmi	37ebec <_ZdlPv@@Base+0x33b3fc>
   2bfb8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   2bfbc:	eorscc	pc, r0, #13828096	; 0xd30000
   2bfc0:	blmi	31a5b4 <_ZdlPv@@Base+0x2d6dc4>
   2bfc4:	strlt	r2, [r0, #-2]
   2bfc8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   2bfcc:	ldrmi	r4, [sl], -r9, lsl #18
   2bfd0:	movwls	r4, #1145	; 0x479
   2bfd4:			; <UNDEFINED> instruction: 0xf880f7f4
   2bfd8:			; <UNDEFINED> instruction: 0xf85db003
   2bfdc:			; <UNDEFINED> instruction: 0xf7feeb04
   2bfe0:	ldrdcs	fp, [r1], -pc	; <UNPREDICTABLE>
   2bfe4:	svclt	0x003af7ff
   2bfe8:	strdeq	r7, [r4], -r4
   2bfec:	andeq	r1, r4, r6, lsr #26
   2bff0:	andeq	r0, r0, r8, asr #4
   2bff4:	andeq	ip, r1, ip, lsl #31
   2bff8:	andcs	r4, r1, ip, lsl sl
   2bffc:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
   2c000:	addlt	fp, fp, r0, lsr r5
   2c004:	ldcmi	8, cr5, [fp, #-844]	; 0xfffffcb4
   2c008:	movwls	r6, #38939	; 0x981b
   2c00c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c010:	blx	fe7ea016 <_ZdlPv@@Base+0xfe7a6826>
   2c014:	andls	r4, r3, sp, ror r4
   2c018:			; <UNDEFINED> instruction: 0x4604b150
   2c01c:			; <UNDEFINED> instruction: 0x46214816
   2c020:			; <UNDEFINED> instruction: 0xf5004478
   2c024:			; <UNDEFINED> instruction: 0xf7e7602d
   2c028:	msrlt	(UNDEF: 120), fp
   2c02c:	ldmdb	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c030:	ldc2	7, cr15, [r6, #1016]!	; 0x3f8
   2c034:	blmi	3be880 <_ZdlPv@@Base+0x37b090>
   2c038:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c03c:	blls	2860ac <_ZdlPv@@Base+0x2428bc>
   2c040:	tstle	r1, sl, asr r0
   2c044:	ldclt	0, cr11, [r0, #-44]!	; 0xffffffd4
   2c048:	strtmi	sl, [r1], -r4, lsl #20
   2c04c:	ldrmi	r9, [r0], -r3, lsl #4
   2c050:			; <UNDEFINED> instruction: 0xf804f014
   2c054:	stmdbmi	fp, {r1, r3, r8, r9, fp, lr}
   2c058:	bls	f4068 <_ZdlPv@@Base+0xb0878>
   2c05c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   2c060:			; <UNDEFINED> instruction: 0xf7f49300
   2c064:			; <UNDEFINED> instruction: 0xe7e3f839
   2c068:	ldm	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c06c:	andeq	r1, r4, r2, ror #25
   2c070:	andeq	r0, r0, ip, ror r1
   2c074:	andeq	r1, r4, ip, asr #25
   2c078:	andeq	r7, r4, ip, lsl #25
   2c07c:	andeq	r1, r4, r8, lsr #25
   2c080:	andeq	r0, r0, r8, asr #4
   2c084:	andeq	ip, r1, sl, lsr #30
   2c088:	andcs	r4, r1, r0, asr #20
   2c08c:	ldrbtmi	r4, [sl], #-2880	; 0xfffff4c0
   2c090:	addslt	fp, lr, r0, ror r5
   2c094:	mrcmi	8, 1, r5, cr15, cr3, {6}
   2c098:	tstls	sp, #1769472	; 0x1b0000
   2c09c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c0a0:	blx	15ea0a6 <_ZdlPv@@Base+0x15a68b6>
   2c0a4:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
   2c0a8:			; <UNDEFINED> instruction: 0x4605d03d
   2c0ac:	andcs	r4, r0, #3801088	; 0x3a0000
   2c0b0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   2c0b4:	eorvs	pc, sp, r0, lsl #10
   2c0b8:	cdp2	7, 5, cr15, cr6, cr7, {7}
   2c0bc:	stmdacs	r0, {r2, r9, sl, lr}
   2c0c0:	andcs	sp, r1, r7, asr #32
   2c0c4:	blx	116a0ca <_ZdlPv@@Base+0x11268da>
   2c0c8:			; <UNDEFINED> instruction: 0xf7f5b368
   2c0cc:	stmdavs	r3, {r0, r1, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
   2c0d0:			; <UNDEFINED> instruction: 0x479868db
   2c0d4:	stmdacs	r0, {r0, r9, sl, lr}
   2c0d8:	blmi	c601a4 <_ZdlPv@@Base+0xc1c9b4>
   2c0dc:	andcs	sl, r0, #4, 26	; 0x100
   2c0e0:	ldmpl	r3!, {r3, r5, r9, sl, lr}^
   2c0e4:			; <UNDEFINED> instruction: 0xf7f5681b
   2c0e8:	and	pc, r7, pc, ror #24
   2c0ec:	andls	r1, r7, #23040	; 0x5a00
   2c0f0:			; <UNDEFINED> instruction: 0xf7f67818
   2c0f4:			; <UNDEFINED> instruction: 0x4621fdd9
   2c0f8:	ldmdb	r6!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c0fc:	andcc	lr, r7, #3620864	; 0x374000
   2c100:	mvnsle	r4, #805306377	; 0x30000009
   2c104:	strtmi	r2, [r8], -r0, lsl #2
   2c108:			; <UNDEFINED> instruction: 0xf9bcf7f3
   2c10c:	mvnsle	r1, r3, asr #24
   2c110:			; <UNDEFINED> instruction: 0xf7e64620
   2c114:	blmi	8e6644 <_ZdlPv@@Base+0x8a2e54>
   2c118:	ldrbtmi	sl, [fp], #-2058	; 0xfffff7f6
   2c11c:	orrsvc	pc, lr, #12582912	; 0xc00000
   2c120:			; <UNDEFINED> instruction: 0xf7f39304
   2c124:			; <UNDEFINED> instruction: 0xf7fefc55
   2c128:	bmi	7eb61c <_ZdlPv@@Base+0x7a7e2c>
   2c12c:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   2c130:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c134:	subsmi	r9, sl, sp, lsl fp
   2c138:	andslt	sp, lr, ip, lsl r1
   2c13c:	blmi	6db704 <_ZdlPv@@Base+0x697f14>
   2c140:	ldmdbmi	sl, {r1, sp}
   2c144:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   2c148:	movwls	r4, #1562	; 0x61a
   2c14c:			; <UNDEFINED> instruction: 0xffc4f7f3
   2c150:	blge	1660fc <_ZdlPv@@Base+0x12290c>
   2c154:	movwls	r4, #13865	; 0x3629
   2c158:			; <UNDEFINED> instruction: 0xf0134618
   2c15c:	blmi	4ebf60 <_ZdlPv@@Base+0x4a8770>
   2c160:	andcs	r4, r2, r3, lsl r9
   2c164:	ldmpl	r3!, {r0, r1, r9, fp, ip, pc}^
   2c168:	movwls	r4, #1145	; 0x479
   2c16c:			; <UNDEFINED> instruction: 0xf7f39303
   2c170:			; <UNDEFINED> instruction: 0xe7d8ffb3
   2c174:	ldmda	r0!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c178:	stmdage	sl, {r1, r2, r3, r8, r9, fp, lr}
   2c17c:			; <UNDEFINED> instruction: 0xf503447b
   2c180:	movwls	r7, #17310	; 0x439e
   2c184:	stc2	7, cr15, [r4], #-972	; 0xfffffc34
   2c188:	stmda	ip!, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c18c:	andeq	r1, r4, r2, asr ip
   2c190:	andeq	r0, r0, ip, ror r1
   2c194:	andeq	r1, r4, ip, lsr ip
   2c198:	strdeq	r7, [r4], -sl
   2c19c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2c1a0:	andeq	lr, r3, r6, asr #28
   2c1a4:			; <UNDEFINED> instruction: 0x00041bb2
   2c1a8:	andeq	r0, r0, r8, asr #4
   2c1ac:	andeq	ip, r1, sl, asr lr
   2c1b0:	andeq	ip, r1, r0, lsr #28
   2c1b4:	andeq	lr, r3, r4, ror #27
   2c1b8:	ldrdcs	r4, [r1], -r1
   2c1bc:	ldrbtmi	r4, [sl], #-3025	; 0xfffff42f
   2c1c0:	mvnsmi	lr, #737280	; 0xb4000
   2c1c4:	ldmpl	r3, {r0, r6, r7, ip, sp, pc}^
   2c1c8:	ldmdavs	fp, {r0, r1, r2, r3, r6, r7, r9, sl, fp, lr}
   2c1cc:			; <UNDEFINED> instruction: 0xf04f933f
   2c1d0:			; <UNDEFINED> instruction: 0xf7ff0300
   2c1d4:	ldrbtmi	pc, [lr], #-2749	; 0xfffff543	; <UNPREDICTABLE>
   2c1d8:	strmi	fp, [r4], -r0, lsr #2
   2c1dc:			; <UNDEFINED> instruction: 0xf012a803
   2c1e0:	stmdblt	r8!, {r0, r4, r5, r7, fp, ip, sp, lr, pc}^
   2c1e4:	ldc2l	7, cr15, [ip], {254}	; 0xfe
   2c1e8:	blmi	ff1bed10 <_ZdlPv@@Base+0xff17b520>
   2c1ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c1f0:	blls	1006260 <_ZdlPv@@Base+0xfc2a70>
   2c1f4:			; <UNDEFINED> instruction: 0xf040405a
   2c1f8:	sublt	r8, r1, sp, asr r1
   2c1fc:	mvnshi	lr, #12386304	; 0xbd0000
   2c200:			; <UNDEFINED> instruction: 0xf7f54620
   2c204:	stmdavs	r3, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
   2c208:			; <UNDEFINED> instruction: 0x479868db
   2c20c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2c210:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
   2c214:			; <UNDEFINED> instruction: 0xf04f4cbe
   2c218:	movwls	r3, #17407	; 0x43ff
   2c21c:	svcvs	0x00e3447c
   2c220:	tstle	r7, r3, lsl fp
   2c224:	strbeq	pc, [r8, -r4, lsl #2]!	; <UNPREDICTABLE>
   2c228:			; <UNDEFINED> instruction: 0xf7fa4638
   2c22c:	svcvs	0x00e3fc4d
   2c230:	rscsle	r2, r9, r3, lsl fp
   2c234:	andle	r2, r4, sp, lsl #22
   2c238:			; <UNDEFINED> instruction: 0xf012a804
   2c23c:	stmdacs	r0, {r0, r1, r7, fp, ip, sp, lr, pc}
   2c240:	blmi	fed60588 <_ZdlPv@@Base+0xfed1cd98>
   2c244:	ldmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   2c248:	andcs	r4, r0, #42991616	; 0x2900000
   2c24c:			; <UNDEFINED> instruction: 0xf8564648
   2c250:			; <UNDEFINED> instruction: 0xf8d88003
   2c254:			; <UNDEFINED> instruction: 0xf7f53000
   2c258:	stmdbvs	r9!, {r0, r1, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   2c25c:	vldrle.16	s4, [lr, #-0]	; <UNPREDICTABLE>
   2c260:	strtmi	r2, [r7], -r0, lsl #8
   2c264:	mrrcne	0, 0, lr, sl, cr9
   2c268:	ldmdavc	fp, {r1, r4, r9, ip, pc}
   2c26c:	blcs	bb098 <_ZdlPv@@Base+0x778a8>
   2c270:	strcc	sp, [r1, -r0, lsl #18]
   2c274:	adcmi	r3, r1, #16777216	; 0x1000000
   2c278:	ldmib	sp, {r1, r4, r8, sl, fp, ip, lr, pc}^
   2c27c:	addsmi	r3, r3, #536870913	; 0x20000001
   2c280:	strdcs	sp, [r0, -r1]
   2c284:			; <UNDEFINED> instruction: 0xf7f34648
   2c288:			; <UNDEFINED> instruction: 0xf1a0f8fd
   2c28c:	blcs	ad0b8 <_ZdlPv@@Base+0x698c8>
   2c290:	stmdbvs	r9!, {r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   2c294:	andcc	sp, r1, lr, ror #19
   2c298:	stmdbvs	r9!, {r1, ip, lr, pc}
   2c29c:	strcs	lr, [r0, -r9, ror #15]
   2c2a0:	bls	152eb4 <_ZdlPv@@Base+0x10f6c4>
   2c2a4:	svclt	0x00bc2b00
   2c2a8:	movwls	r1, #14811	; 0x39db
   2c2ac:	svclt	0x00bc2a00
   2c2b0:	andls	r1, r4, #3440640	; 0x348000
   2c2b4:	svclt	0x00be429a
   2c2b8:	andls	r9, r3, #4, 6	; 0x10000000
   2c2bc:	addsmi	r4, pc, #19922944	; 0x1300000
   2c2c0:	addshi	pc, r1, r0, asr #6
   2c2c4:	bcs	52adc <_ZdlPv@@Base+0xf2ec>
   2c2c8:	addhi	pc, sp, r0, asr #5
   2c2cc:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   2c2d0:	addsmi	r8, r7, #212	; 0xd4
   2c2d4:	blmi	fe4632f8 <_ZdlPv@@Base+0xfe41fb08>
   2c2d8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2c2dc:			; <UNDEFINED> instruction: 0xf100065a
   2c2e0:	svccc	0x000180d4
   2c2e4:	stcge	7, cr9, [r7], #-16
   2c2e8:	ldrdcc	pc, [r0], -r8
   2c2ec:	strtmi	r2, [r9], -r0, lsl #4
   2c2f0:			; <UNDEFINED> instruction: 0xf7f54620
   2c2f4:	stmdals	r3, {r0, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   2c2f8:	stmdacs	r0, {r9, sl, sp}
   2c2fc:	ldmib	sp, {r0, r1, r5, r8, sl, fp, ip, lr, pc}^
   2c300:	addsmi	r1, r1, #-1610612734	; 0xa0000002
   2c304:	sfmne	f5, 3, [fp], {17}
   2c308:	stmdavc	r9, {r1, r3, r5, r8, r9, ip, pc}
   2c30c:	stmdbcs	r2, {r0, r3, r7, r8, fp, ip, sp}
   2c310:	ands	sp, r5, r9, lsl #18
   2c314:	eorls	r1, sl, #23040	; 0x5a00
   2c318:			; <UNDEFINED> instruction: 0xf1a07818
   2c31c:	blcs	ad148 <_ZdlPv@@Base+0x69958>
   2c320:	ldmib	sp, {r0, r1, r3, fp, ip, lr, pc}^
   2c324:	addsmi	r3, sl, #-1610612734	; 0xa0000002
   2c328:	strdcs	sp, [r0, -r4]
   2c32c:			; <UNDEFINED> instruction: 0xf7f34620
   2c330:			; <UNDEFINED> instruction: 0xf1a0f8a9
   2c334:	blcs	ad160 <_ZdlPv@@Base+0x69970>
   2c338:	strdcc	sp, [r1], -r3
   2c33c:	stmdals	r3, {r0, r1, ip, lr, pc}
   2c340:	adcsmi	r3, r0, #1048576	; 0x100000
   2c344:	svcge	0x0006dcdb
   2c348:			; <UNDEFINED> instruction: 0xf7f44638
   2c34c:	blls	16c2d8 <_ZdlPv@@Base+0x128ae8>
   2c350:	blle	c3ce24 <_ZdlPv@@Base+0xbf9634>
   2c354:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   2c358:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c35c:	eorne	lr, sl, #3620864	; 0x374000
   2c360:	andshi	pc, r4, sp, asr #17
   2c364:	rsble	r4, r3, #268435465	; 0x10000009
   2c368:			; <UNDEFINED> instruction: 0x932a1c4b
   2c36c:			; <UNDEFINED> instruction: 0xf1a07808
   2c370:	stmdbcs	r2, {r0, r3, r7, r8}
   2c374:	ands	sp, r4, r9, lsl #18
   2c378:	eorls	r1, sl, #23040	; 0x5a00
   2c37c:			; <UNDEFINED> instruction: 0xf1a07818
   2c380:	blcs	ad1ac <_ZdlPv@@Base+0x699bc>
   2c384:	ldmib	sp, {r0, r1, r3, fp, ip, lr, pc}^
   2c388:	addsmi	r3, sl, #-1610612734	; 0xa0000002
   2c38c:	strdcs	sp, [r0, -r4]
   2c390:			; <UNDEFINED> instruction: 0xf7f34620
   2c394:			; <UNDEFINED> instruction: 0xf1a0f877
   2c398:	blcs	ad1c4 <_ZdlPv@@Base+0x699d4>
   2c39c:	mcrrne	9, 15, sp, r3, cr3	; <UNPREDICTABLE>
   2c3a0:	stmdacs	r0, {r0, r3, ip, lr, pc}
   2c3a4:	stmdbls	r5, {r0, r3, r6, r8, ip, lr, pc}
   2c3a8:			; <UNDEFINED> instruction: 0xf7f54638
   2c3ac:	blls	16ae58 <_ZdlPv@@Base+0x127668>
   2c3b0:	adcsmi	r3, r3, #1048576	; 0x100000
   2c3b4:			; <UNDEFINED> instruction: 0x4628dad2
   2c3b8:			; <UNDEFINED> instruction: 0xf7f54639
   2c3bc:			; <UNDEFINED> instruction: 0x4638f8b5
   2c3c0:	blx	1ea396 <_ZdlPv@@Base+0x1a6ba6>
   2c3c4:	stmdage	sp!, {r0, r2, r4, r6, r8, r9, fp, lr}
   2c3c8:			; <UNDEFINED> instruction: 0xf503447b
   2c3cc:			; <UNDEFINED> instruction: 0x9327739e
   2c3d0:	blx	fffea3a4 <_ZdlPv@@Base+0xfffa6bb4>
   2c3d4:	ldmdage	r5, {r1, r4, r6, r8, r9, fp, lr}
   2c3d8:			; <UNDEFINED> instruction: 0xf503447b
   2c3dc:	movwls	r7, #62366	; 0xf39e
   2c3e0:	blx	ffdea3b4 <_ZdlPv@@Base+0xffda6bc4>
   2c3e4:	blmi	1425fe4 <_ZdlPv@@Base+0x13e27f4>
   2c3e8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2c3ec:	strtle	r0, [r9], #-1624	; 0xfffff9a8
   2c3f0:	movwcs	r6, #2604	; 0xa2c
   2c3f4:	teqlt	r4, fp, lsr #2
   2c3f8:	blcc	8648c <_ZdlPv@@Base+0x42c9c>
   2c3fc:	blcs	44490 <_ZdlPv@@Base+0xca0>
   2c400:	movwcs	sp, #3370	; 0xd2a
   2c404:			; <UNDEFINED> instruction: 0xf7fe622b
   2c408:	blmi	122b33c <_ZdlPv@@Base+0x11e7b4c>
   2c40c:	ldrbtmi	sl, [fp], #-2069	; 0xfffff7eb
   2c410:	orrsvc	pc, lr, #12582912	; 0xc00000
   2c414:			; <UNDEFINED> instruction: 0xf7f3930f
   2c418:	usat	pc, #5, fp, asr #21	; <UNPREDICTABLE>
   2c41c:	andcs	r4, r2, r3, asr #22
   2c420:	ldmpl	r3!, {r0, r1, r6, r8, fp, lr}^
   2c424:			; <UNDEFINED> instruction: 0x461a4479
   2c428:			; <UNDEFINED> instruction: 0xf7f39300
   2c42c:			; <UNDEFINED> instruction: 0xe6d9fe55
   2c430:	strtmi	r4, [r0], -r9, asr #12
   2c434:			; <UNDEFINED> instruction: 0xf826f7f3
   2c438:	sbclt	lr, r1, #42205184	; 0x2840000
   2c43c:			; <UNDEFINED> instruction: 0xf7f54638
   2c440:	ldr	pc, [r4, fp, ror #18]!
   2c444:	andcs	r4, r0, r9, lsr fp
   2c448:	ldmpl	r3!, {r1, r3, r4, r5, r8, fp, lr}^
   2c44c:			; <UNDEFINED> instruction: 0x461a4479
   2c450:			; <UNDEFINED> instruction: 0xf7f39300
   2c454:	strb	pc, [fp, r1, asr #28]	; <UNPREDICTABLE>
   2c458:			; <UNDEFINED> instruction: 0xf00c6960
   2c45c:	stmiavs	r0!, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   2c460:			; <UNDEFINED> instruction: 0xf8d0b138
   2c464:	rscvs	r3, r3, r0, lsl #1
   2c468:			; <UNDEFINED> instruction: 0xf9c2f017
   2c46c:	stmdacs	r0, {r5, r6, r7, fp, sp, lr}
   2c470:			; <UNDEFINED> instruction: 0x4620d1f7
   2c474:			; <UNDEFINED> instruction: 0xf9bcf017
   2c478:	blmi	c2638c <_ZdlPv@@Base+0xbe2b9c>
   2c47c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2c480:	strle	r0, [ip], #-1625	; 0xfffff9a7
   2c484:	movwls	r2, #13056	; 0x3300
   2c488:	blmi	a6611c <_ZdlPv@@Base+0xa2292c>
   2c48c:	stmdbmi	fp!, {sp}
   2c490:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   2c494:	movwls	r4, #1562	; 0x61a
   2c498:	mrc2	7, 0, pc, cr14, cr3, {7}
   2c49c:	blmi	926128 <_ZdlPv@@Base+0x8e2938>
   2c4a0:	stmdbmi	r7!, {sp}
   2c4a4:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   2c4a8:	movwls	r4, #1562	; 0x61a
   2c4ac:	mrc2	7, 0, pc, cr4, cr3, {7}
   2c4b0:	strb	r9, [r7, r4, lsl #20]!
   2c4b4:	cdp	7, 9, cr15, cr0, cr5, {7}
   2c4b8:			; <UNDEFINED> instruction: 0xf7f34638
   2c4bc:	blmi	8aaee8 <_ZdlPv@@Base+0x8676f8>
   2c4c0:	ldrbtmi	sl, [fp], #-2093	; 0xfffff7d3
   2c4c4:	orrsvc	pc, lr, #12582912	; 0xc00000
   2c4c8:			; <UNDEFINED> instruction: 0xf7f39327
   2c4cc:	blmi	7eaed8 <_ZdlPv@@Base+0x7a76e8>
   2c4d0:	ldrbtmi	sl, [fp], #-2069	; 0xfffff7eb
   2c4d4:	orrsvc	pc, lr, #12582912	; 0xc00000
   2c4d8:			; <UNDEFINED> instruction: 0xf7f3930f
   2c4dc:			; <UNDEFINED> instruction: 0xf7e5fa79
   2c4e0:	stmiavs	r0!, {r1, r7, r9, sl, fp, sp, lr, pc}^
   2c4e4:	strtmi	fp, [r0], -r8, lsr #18
   2c4e8:			; <UNDEFINED> instruction: 0xf982f017
   2c4ec:	strb	lr, [r6, pc, ror #15]!
   2c4f0:			; <UNDEFINED> instruction: 0xf8d0e7ed
   2c4f4:	rscvs	r3, r3, r0, lsl #1
   2c4f8:			; <UNDEFINED> instruction: 0xf97af017
   2c4fc:	svclt	0x0000e7f1
   2c500:	andeq	r1, r4, r2, lsr #22
   2c504:	andeq	r0, r0, ip, ror r1
   2c508:	andeq	r1, r4, sl, lsl #22
   2c50c:	strdeq	r1, [r4], -r4
   2c510:	muleq	r4, r0, sl
   2c514:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2c518:	andeq	r1, r4, r4, lsr sp
   2c51c:	muleq	r3, r8, fp
   2c520:	andeq	lr, r3, r8, lsl #23
   2c524:	andeq	r1, r4, r4, lsr #24
   2c528:	andeq	lr, r3, r2, asr fp
   2c52c:	andeq	r0, r0, r8, asr #4
   2c530:	muleq	r1, r4, fp
   2c534:	muleq	r1, r4, fp
   2c538:	muleq	r4, r0, fp
   2c53c:	andeq	ip, r1, lr, lsr #23
   2c540:	andeq	ip, r1, sl, ror #22
   2c544:	muleq	r3, lr, sl
   2c548:	andeq	lr, r3, lr, lsl #21
   2c54c:	cfldr32mi	mvfx11, [r3], {56}	; 0x38
   2c550:	svcvs	0x00e3447c
   2c554:	tstle	r7, r3, lsl fp
   2c558:	strbeq	pc, [r8, #-260]!	; 0xfffffefc	; <UNPREDICTABLE>
   2c55c:			; <UNDEFINED> instruction: 0xf7fa4628
   2c560:	svcvs	0x00e3fab3
   2c564:	rscsle	r2, r9, r3, lsl fp
   2c568:			; <UNDEFINED> instruction: 0xf1a34a0d
   2c56c:	blx	feced17c <_ZdlPv@@Base+0xfeca998c>
   2c570:	ldrbtmi	pc, [sl], #-899	; 0xfffffc7d	; <UNPREDICTABLE>
   2c574:			; <UNDEFINED> instruction: 0xf892095b
   2c578:	bcs	34740 <__printf_chk@plt+0x22310>
   2c57c:	movwcs	fp, #3848	; 0xf08
   2c580:			; <UNDEFINED> instruction: 0xf7f4b943
   2c584:	stmdami	r7, {r0, r1, r2, r3, r5, r9, fp, ip, sp, lr, pc}
   2c588:	ldrhtmi	lr, [r8], -sp
   2c58c:	rsbcc	r4, r8, r8, ror r4
   2c590:	blt	fe6ea580 <_ZdlPv@@Base+0xfe6a6d90>
   2c594:	blx	9ea56c <_ZdlPv@@Base+0x9a6d7c>
   2c598:	svclt	0x0000e7f3
   2c59c:	andeq	r7, r4, ip, asr r7
   2c5a0:	andeq	r7, r4, sl, lsr r7
   2c5a4:	andeq	r7, r4, r0, lsr #14
   2c5a8:	andcs	r4, r0, r1, lsl fp
   2c5ac:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
   2c5b0:	ldrsbvs	pc, [ip, #131]!	; 0x83	; <UNPREDICTABLE>
   2c5b4:	mvnseq	pc, r3, asr #17
   2c5b8:			; <UNDEFINED> instruction: 0xf8caf7ff
   2c5bc:	lsllt	r4, r4, #12
   2c5c0:			; <UNDEFINED> instruction: 0xf7fe2101
   2c5c4:	vstrmi	d15, [fp, #-276]	; 0xfffffeec
   2c5c8:	ldrbtmi	r4, [sp], #-1568	; 0xfffff9e0
   2c5cc:	mvnsvs	pc, r5, asr #17
   2c5d0:	mrc2	7, 6, pc, cr12, cr4, {7}
   2c5d4:	ldmvs	fp, {r0, r1, fp, sp, lr}^
   2c5d8:			; <UNDEFINED> instruction: 0xb1284798
   2c5dc:	rsbeq	pc, r8, r5, lsl #2
   2c5e0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   2c5e4:	blt	1c6a5d4 <_ZdlPv@@Base+0x1c26de4>
   2c5e8:			; <UNDEFINED> instruction: 0xf7febd70
   2c5ec:	ubfx	pc, r9, #21, #11
   2c5f0:	strdeq	r7, [r4], -lr
   2c5f4:	andeq	r7, r4, r2, ror #13
   2c5f8:	addlt	fp, r5, r0, lsr r5
   2c5fc:	rsbcs	r4, ip, r4, lsl #12
   2c600:	tstls	r3, r5, lsl r6
   2c604:			; <UNDEFINED> instruction: 0xf8d0f017
   2c608:	movwls	r2, #768	; 0x300
   2c60c:	blmi	3bde9c <_ZdlPv@@Base+0x37a6ac>
   2c610:	ldrbtmi	r9, [fp], #-2307	; 0xfffff6fd
   2c614:			; <UNDEFINED> instruction: 0xf7f54604
   2c618:	strtmi	pc, [r0], -r9, ror #29
   2c61c:			; <UNDEFINED> instruction: 0xf92ef7f8
   2c620:			; <UNDEFINED> instruction: 0xf7f34620
   2c624:	smlabtlt	sp, pc, pc, pc	; <UNPREDICTABLE>
   2c628:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   2c62c:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
   2c630:	andlt	r3, r5, r8, rrx
   2c634:	ldrhtmi	lr, [r0], -sp
   2c638:	blt	11ea628 <_ZdlPv@@Base+0x11a6e38>
   2c63c:			; <UNDEFINED> instruction: 0xf0174620
   2c640:			; <UNDEFINED> instruction: 0xf7e5f8d7
   2c644:	svclt	0x0000edd0
   2c648:	andeq	fp, r1, r2, ror #22
   2c64c:	andeq	r7, r4, lr, ror r6
   2c650:	rsbcs	r4, ip, r4, ror sl
   2c654:	ldrbtmi	r4, [sl], #-2932	; 0xfffff48c
   2c658:	svcmi	0x00f0e92d
   2c65c:	ldmpl	r3, {r0, r4, r7, ip, sp, pc}^
   2c660:	ldmdavs	fp, {r1, r4, r5, r6, r8, sl, fp, lr}
   2c664:			; <UNDEFINED> instruction: 0xf04f930f
   2c668:			; <UNDEFINED> instruction: 0xf0170300
   2c66c:	ldrbtmi	pc, [sp], #-2205	; 0xfffff763	; <UNPREDICTABLE>
   2c670:			; <UNDEFINED> instruction: 0xf7f54606
   2c674:			; <UNDEFINED> instruction: 0xf8dffa9b
   2c678:			; <UNDEFINED> instruction: 0x270081b8
   2c67c:	ldrbtmi	r4, [r8], #2413	; 0x96d
   2c680:	ldrtvs	r4, [r7], -sp, ror #22
   2c684:	ldrdcs	pc, [r0], r8	; <UNPREDICTABLE>
   2c688:			; <UNDEFINED> instruction: 0xf503447b
   2c68c:	eorsvs	r7, r3, ip, asr #7
   2c690:	andsvc	lr, r9, #3244032	; 0x318000
   2c694:	stmdavs	r0!, {r2, r3, r5, r6, fp, ip, lr}
   2c698:	ldc	7, cr15, [r8, #916]	; 0x394
   2c69c:	ldc	7, cr15, [r0, #916]!	; 0x394
   2c6a0:	ldrsbtcc	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   2c6a4:	strmi	r2, [r1], sp, lsl #22
   2c6a8:	blcs	7a06b4 <_ZdlPv@@Base+0x75cec4>
   2c6ac:			; <UNDEFINED> instruction: 0xf1b9d130
   2c6b0:			; <UNDEFINED> instruction: 0xf0400f00
   2c6b4:	svcge	0x00068099
   2c6b8:			; <UNDEFINED> instruction: 0xf7f34630
   2c6bc:			; <UNDEFINED> instruction: 0xf8dfff83
   2c6c0:			; <UNDEFINED> instruction: 0x4638a17c
   2c6c4:	ldrsblt	pc, [r8, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   2c6c8:	mcr2	7, 1, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
   2c6cc:	ldrbtmi	r4, [fp], #1274	; 0x4fa
   2c6d0:	stmdavs	r0!, {r9, sl, sp}
   2c6d4:	stc	7, cr15, [r0, #916]!	; 0x394
   2c6d8:	subsle	r1, r1, r2, asr #24
   2c6dc:	blle	11366e4 <_ZdlPv@@Base+0x10f2ef4>
   2c6e0:	stmiapl	fp!, {r3, r4, r6, r8, r9, fp, lr}^
   2c6e4:	blcs	43758 <__printf_chk@plt+0x31328>
   2c6e8:			; <UNDEFINED> instruction: 0xf10dd03f
   2c6ec:	strmi	r0, [r1], -r8, lsl #16
   2c6f0:			; <UNDEFINED> instruction: 0xf0134640
   2c6f4:			; <UNDEFINED> instruction: 0xf8dafcc3
   2c6f8:	ldrbeq	r3, [fp], #-0
   2c6fc:	blmi	14e1ea8 <_ZdlPv@@Base+0x149e6b8>
   2c700:	ldrbmi	r4, [r9], -r2, asr #12
   2c704:	stmiapl	fp!, {sp}^
   2c708:			; <UNDEFINED> instruction: 0xf7f39300
   2c70c:	strb	pc, [r0, r5, ror #25]!	; <UNPREDICTABLE>
   2c710:	ldrmi	r2, [r1], -r0, lsl #4
   2c714:			; <UNDEFINED> instruction: 0xf7f64610
   2c718:	stmdacs	r0!, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   2c71c:			; <UNDEFINED> instruction: 0xf1b0d0f8
   2c720:	svclt	0x00183fff
   2c724:	svclt	0x0018280a
   2c728:	tstle	ip, r0, lsl #14
   2c72c:	andcs	lr, r0, #50069504	; 0x2fc0000
   2c730:			; <UNDEFINED> instruction: 0x46104611
   2c734:	mcr2	7, 7, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
   2c738:	svclt	0x0018280a
   2c73c:	svccc	0x00fff1b0
   2c740:	stmdacs	r0!, {r0, r1, r6, ip, lr, pc}
   2c744:	stmdacs	r0, {r0, r1, r6, ip, lr, pc}
   2c748:	blmi	fe3360 <_ZdlPv@@Base+0xf9fb70>
   2c74c:	ldcpl	8, cr5, [fp], {235}	; 0xeb
   2c750:	mvnle	r2, r0, lsl #22
   2c754:			; <UNDEFINED> instruction: 0xf1b92701
   2c758:	rscle	r0, r8, r0, lsl #30
   2c75c:	smladxcs	r1, fp, fp, r4
   2c760:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   2c764:	stc	7, cr15, [ip, #916]!	; 0x394
   2c768:	stmdacs	sl, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2c76c:			; <UNDEFINED> instruction: 0x2600bf18
   2c770:	stmdblt	lr!, {r0, r8, ip, lr, pc}
   2c774:	sbclt	r2, r1, #1048576	; 0x100000
   2c778:			; <UNDEFINED> instruction: 0xf7f44638
   2c77c:	str	pc, [r8, sp, asr #31]!
   2c780:	svceq	0x0000f1b9
   2c784:	blmi	ce0c74 <_ZdlPv@@Base+0xc9d484>
   2c788:	stmiapl	fp!, {r5, r6, sp}^
   2c78c:			; <UNDEFINED> instruction: 0xf017681c
   2c790:	strtmi	pc, [r3], -fp, lsl #16
   2c794:	ldrtmi	r2, [r9], -r0, lsl #4
   2c798:			; <UNDEFINED> instruction: 0xf7f54604
   2c79c:			; <UNDEFINED> instruction: 0x4620f915
   2c7a0:			; <UNDEFINED> instruction: 0xff10f7f3
   2c7a4:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
   2c7a8:			; <UNDEFINED> instruction: 0xf7fa3068
   2c7ac:	ldrtmi	pc, [r8], -sp, lsl #19	; <UNPREDICTABLE>
   2c7b0:			; <UNDEFINED> instruction: 0xf90ef7f3
   2c7b4:	blmi	73f05c <_ZdlPv@@Base+0x6fb86c>
   2c7b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c7bc:	blls	40682c <_ZdlPv@@Base+0x3c303c>
   2c7c0:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
   2c7c4:	pop	{r0, r4, ip, sp, pc}
   2c7c8:	stmdacs	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c7cc:	blmi	920bec <_ZdlPv@@Base+0x8dd3fc>
   2c7d0:	andscs	r4, r3, #48, 12	; 0x3000000
   2c7d4:			; <UNDEFINED> instruction: 0x67da447b
   2c7d8:			; <UNDEFINED> instruction: 0xf850f7f8
   2c7dc:	svceq	0x0000f1b9
   2c7e0:	svcge	0x0069f43f
   2c7e4:	stmdblt	r7, {r1, r3, r4, r5, sp}
   2c7e8:	blmi	63480c <_ZdlPv@@Base+0x5f101c>
   2c7ec:	ldmdavs	r9!, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr}
   2c7f0:	stcl	7, cr15, [r6, #-916]!	; 0xfffffc6c
   2c7f4:			; <UNDEFINED> instruction: 0xf7e56838
   2c7f8:	smmls	ip, r8, sp, lr
   2c7fc:			; <UNDEFINED> instruction: 0xf7e56820
   2c800:	bfi	lr, r8, (invalid: 25:0)
   2c804:	stcl	7, cr15, [r8], #916	; 0x394
   2c808:			; <UNDEFINED> instruction: 0xf0164620
   2c80c:	shsub8mi	pc, r8, r1	; <UNPREDICTABLE>
   2c810:			; <UNDEFINED> instruction: 0xf8def7f3
   2c814:	stcl	7, cr15, [r6], #916	; 0x394
   2c818:			; <UNDEFINED> instruction: 0x4630e7f9
   2c81c:			; <UNDEFINED> instruction: 0xffe8f016
   2c820:	stcl	7, cr15, [r0], #916	; 0x394
   2c824:	andeq	r1, r4, sl, lsl #13
   2c828:	andeq	r0, r0, ip, ror r1
   2c82c:	andeq	r1, r4, r2, ror r6
   2c830:	andeq	r7, r4, lr, lsr #12
   2c834:	andeq	r0, r0, r0, asr r1
   2c838:	ldrdeq	lr, [r3], -r8
   2c83c:	andeq	r1, r4, r0, asr #18
   2c840:	andeq	fp, r1, lr, lsr #9
   2c844:	andeq	r0, r0, r4, lsl #6
   2c848:	andeq	r0, r0, r8, asr #4
   2c84c:	andeq	r0, r0, r0, lsr r2
   2c850:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2c854:	andeq	r7, r4, r6, lsl #10
   2c858:	andeq	r1, r4, r8, lsr #10
   2c85c:	ldrdeq	r7, [r4], -r8
   2c860:	blmi	1a3f204 <_ZdlPv@@Base+0x19fba14>
   2c864:	push	{r1, r3, r4, r5, r6, sl, lr}
   2c868:	strdlt	r4, [pc], r0
   2c86c:			; <UNDEFINED> instruction: 0x460758d3
   2c870:	strmi	r2, [r8], r1
   2c874:	movwls	r6, #55323	; 0xd81b
   2c878:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2c87c:	strls	r2, [r3], #-1024	; 0xfffffc00
   2c880:			; <UNDEFINED> instruction: 0xff66f7fe
   2c884:	ldrbtmi	r4, [sl], #-2656	; 0xfffff5a0
   2c888:			; <UNDEFINED> instruction: 0xf0002800
   2c88c:	blmi	180caac <_ZdlPv@@Base+0x17c92bc>
   2c890:	ldrbtmi	r4, [fp], #-1665	; 0xfffff97f
   2c894:	blcs	388808 <_ZdlPv@@Base+0x345018>
   2c898:	blcs	6a0a70 <_ZdlPv@@Base+0x65d280>
   2c89c:	blcs	520910 <_ZdlPv@@Base+0x4dd120>
   2c8a0:	stfged	f5, [r3, #-456]	; 0xfffffe38
   2c8a4:	strtmi	r4, [r1], -r2, lsr #12
   2c8a8:			; <UNDEFINED> instruction: 0xf7f64628
   2c8ac:	stmdacs	r0!, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   2c8b0:	tstle	r7, r4, lsl #12
   2c8b4:	strtmi	r2, [r8], -r0, lsl #4
   2c8b8:			; <UNDEFINED> instruction: 0xf7f64611
   2c8bc:	stmdacs	r0!, {r0, r1, r2, r5, r9, sl, fp, ip, sp, lr, pc}
   2c8c0:	rscsle	r4, r7, r4, lsl #12
   2c8c4:	tstle	r7, r2, lsr #24
   2c8c8:	strtmi	r2, [r8], -r0, lsl #4
   2c8cc:			; <UNDEFINED> instruction: 0xf7f64611
   2c8d0:			; <UNDEFINED> instruction: 0x4604fe1d
   2c8d4:	strcs	lr, [r9], #-0
   2c8d8:	strtmi	sl, [r8], -r4, lsl #26
   2c8dc:	ldc2	7, cr15, [r8, #-976]	; 0xfffffc30
   2c8e0:	strbmi	r4, [r9], -fp, asr #16
   2c8e4:	addcc	r4, r0, r8, ror r4
   2c8e8:	blx	feeea88e <_ZdlPv@@Base+0xfeea709e>
   2c8ec:	cmnlt	r0, r6, lsl #12
   2c8f0:	ldmvs	fp, {r0, r1, fp, sp, lr}^
   2c8f4:			; <UNDEFINED> instruction: 0xf1a74798
   2c8f8:	stmdacs	r0, {r0, r8, r9, sl}
   2c8fc:			; <UNDEFINED> instruction: 0xf787fab7
   2c900:	b	13fe120 <_ZdlPv@@Base+0x13ba930>
   2c904:	svclt	0x00081757
   2c908:	svccs	0x00002700
   2c90c:			; <UNDEFINED> instruction: 0xf1b8d148
   2c910:	suble	r0, ip, r1, lsl #30
   2c914:	svceq	0x0002f1b8
   2c918:	svcge	0x0003d061
   2c91c:	stmdbls	r3, {r0, r3, sp, lr, pc}
   2c920:			; <UNDEFINED> instruction: 0xf7f44628
   2c924:	andcs	pc, r0, #948	; 0x3b4
   2c928:			; <UNDEFINED> instruction: 0x46114638
   2c92c:	stc2l	7, cr15, [lr, #984]!	; 0x3d8
   2c930:			; <UNDEFINED> instruction: 0xf1b44604
   2c934:	svclt	0x00183fff
   2c938:	andle	r2, r6, sl, lsl #24
   2c93c:	rscle	r2, lr, r0, lsl #24
   2c940:	strtmi	fp, [r8], -r1, ror #5
   2c944:	mcr2	7, 7, pc, cr8, cr4, {7}	; <UNPREDICTABLE>
   2c948:			; <UNDEFINED> instruction: 0xf108e7ed
   2c94c:			; <UNDEFINED> instruction: 0xf1b838ff
   2c950:	ldmdble	pc!, {r0, r8, r9, sl, fp}	; <UNPREDICTABLE>
   2c954:	ldrtmi	fp, [r0], -r6, lsl #7
   2c958:			; <UNDEFINED> instruction: 0xf7f44629
   2c95c:	stmdami	sp!, {r0, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   2c960:	rsbcc	r4, r8, r8, ror r4
   2c964:			; <UNDEFINED> instruction: 0xf8b0f7fa
   2c968:			; <UNDEFINED> instruction: 0xf7f34628
   2c96c:	bmi	aeaa38 <_ZdlPv@@Base+0xaa7248>
   2c970:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   2c974:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c978:	subsmi	r9, sl, sp, lsl #22
   2c97c:	andlt	sp, pc, r4, lsr r1	; <UNPREDICTABLE>
   2c980:	mvnshi	lr, #12386304	; 0xbd0000
   2c984:	str	r2, [r7, sl, lsl #8]!
   2c988:	andcs	r4, r2, r4, lsr #22
   2c98c:	ldmpl	r3, {r2, r5, r8, fp, lr}^
   2c990:			; <UNDEFINED> instruction: 0x461a4479
   2c994:			; <UNDEFINED> instruction: 0xf7f39300
   2c998:			; <UNDEFINED> instruction: 0xf7fefb9f
   2c99c:	strb	pc, [r6, r1, lsl #18]!	; <UNPREDICTABLE>
   2c9a0:	strtmi	r4, [r8], -r1, lsl #12
   2c9a4:	stc2l	7, cr15, [r0, #976]	; 0x3d0
   2c9a8:	svceq	0x0001f1b8
   2c9ac:			; <UNDEFINED> instruction: 0x2189d1b2
   2c9b0:			; <UNDEFINED> instruction: 0xf7f44628
   2c9b4:			; <UNDEFINED> instruction: 0xe7b0feb1
   2c9b8:			; <UNDEFINED> instruction: 0xf0162024
   2c9bc:			; <UNDEFINED> instruction: 0x4606fef5
   2c9c0:	stc2	7, cr15, [r6], #976	; 0x3d0
   2c9c4:			; <UNDEFINED> instruction: 0x46494817
   2c9c8:	ldrbtmi	r4, [r8], #-1586	; 0xfffff9ce
   2c9cc:			; <UNDEFINED> instruction: 0xf7e73080
   2c9d0:	strb	pc, [r0, fp, asr #22]	; <UNPREDICTABLE>
   2c9d4:	strtmi	r2, [r8], -fp, lsl #3
   2c9d8:	mrc2	7, 4, pc, cr14, cr4, {7}
   2c9dc:			; <UNDEFINED> instruction: 0x218ae7ba
   2c9e0:			; <UNDEFINED> instruction: 0xf7f44628
   2c9e4:			; <UNDEFINED> instruction: 0xe798fe99
   2c9e8:	bl	ffdea984 <_ZdlPv@@Base+0xffda7194>
   2c9ec:			; <UNDEFINED> instruction: 0xf0164630
   2c9f0:			; <UNDEFINED> instruction: 0x4628feff
   2c9f4:			; <UNDEFINED> instruction: 0xffecf7f2
   2c9f8:	bl	ffd6a994 <_ZdlPv@@Base+0xffd271a4>
   2c9fc:	svclt	0x0000e7f9
   2ca00:	andeq	r1, r4, ip, ror r4
   2ca04:	andeq	r0, r0, ip, ror r1
   2ca08:	andeq	r1, r4, sl, asr r4
   2ca0c:	andeq	r7, r4, sl, lsl r4
   2ca10:	andeq	r7, r4, r8, asr #7
   2ca14:	andeq	r7, r4, ip, asr #6
   2ca18:	andeq	r1, r4, lr, ror #6
   2ca1c:	andeq	r0, r0, r8, asr #4
   2ca20:	andeq	ip, r1, ip, ror #13
   2ca24:	andeq	r7, r4, r2, ror #5
   2ca28:	andcs	r4, r0, r5, lsl #22
   2ca2c:			; <UNDEFINED> instruction: 0xf8d3447b
   2ca30:	addmi	r3, r3, #252, 2	; 0x3f
   2ca34:	tstcs	r2, r4, lsl pc
   2ca38:			; <UNDEFINED> instruction: 0xf7ff4601
   2ca3c:	svclt	0x0000bf11
   2ca40:	andeq	r7, r4, r0, lsl #5
   2ca44:	andcs	r2, r0, r1, lsl #2
   2ca48:	svclt	0x000af7ff
   2ca4c:	andcs	r4, r1, r5, lsl #22
   2ca50:			; <UNDEFINED> instruction: 0xf8d3447b
   2ca54:	blcs	3924c <__printf_chk@plt+0x26e1c>
   2ca58:	tstcs	r2, r4, lsl pc
   2ca5c:			; <UNDEFINED> instruction: 0xf7ff2100
   2ca60:	svclt	0x0000beff
   2ca64:	andeq	r7, r4, ip, asr r2
   2ca68:	strmi	r2, [r8], -r1, lsl #2
   2ca6c:	mrclt	7, 7, APSR_nzcv, cr8, cr15, {7}
   2ca70:	blmi	1bbf42c <_ZdlPv@@Base+0x1b7bc3c>
   2ca74:	mvnsmi	lr, #737280	; 0xb4000
   2ca78:	cfstrdmi	mvd4, [sp], #-488	; 0xfffffe18
   2ca7c:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   2ca80:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
   2ca84:	ldrdls	pc, [ip, pc]!	; <UNPREDICTABLE>
   2ca88:	movwls	r6, #30747	; 0x781b
   2ca8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2ca90:	svcvs	0x00e32200
   2ca94:			; <UNDEFINED> instruction: 0x468844f9
   2ca98:	blcs	5112a8 <_ZdlPv@@Base+0x4cdab8>
   2ca9c:			; <UNDEFINED> instruction: 0xf104d107
   2caa0:	strtmi	r0, [r8], -r8, ror #10
   2caa4:			; <UNDEFINED> instruction: 0xf810f7fa
   2caa8:	blcs	508a3c <_ZdlPv@@Base+0x4c524c>
   2caac:	stmdami	r2!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
   2cab0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   2cab4:			; <UNDEFINED> instruction: 0xf7f93068
   2cab8:			; <UNDEFINED> instruction: 0x4607fc57
   2cabc:	suble	r2, r2, r0, lsl #16
   2cac0:	svceq	0x0000f1b8
   2cac4:	stcge	0, cr13, [r4], {38}	; 0x26
   2cac8:	strtmi	r4, [r0], -r1, asr #12
   2cacc:	blx	fece8b30 <_ZdlPv@@Base+0xfeca5340>
   2cad0:	andcc	lr, r5, #3620864	; 0x374000
   2cad4:	vqsub.u8	d20, d16, d10
   2cad8:	bls	14cd1c <_ZdlPv@@Base+0x10952c>
   2cadc:	tstls	r5, r9, asr ip
   2cae0:	strtmi	r2, [r0], -r0, lsr #2
   2cae4:	blvs	ffe81e30 <_ZdlPv@@Base+0xffe3e640>
   2cae8:	blx	1868b4e <_ZdlPv@@Base+0x182535e>
   2caec:	andcc	lr, r5, #3620864	; 0x374000
   2caf0:	ble	1f3d544 <_ZdlPv@@Base+0x1ef9d54>
   2caf4:	mrrcne	9, 0, r9, sl, cr4	; <UNPREDICTABLE>
   2caf8:	andcs	r9, r0, #1342177280	; 0x50000000
   2cafc:	strbpl	sl, [sl], #2051	; 0x803
   2cb00:			; <UNDEFINED> instruction: 0xf0179904
   2cb04:	stmdals	r3, {r0, r6, r8, sl, fp, ip, sp, lr, pc}
   2cb08:	blx	f6aaf6 <_ZdlPv@@Base+0xf27306>
   2cb0c:	strtmi	r4, [r0], -r7, lsl #12
   2cb10:	blx	ff5e8b74 <_ZdlPv@@Base+0xff5a5384>
   2cb14:	ldrbtmi	r4, [ip], #-3145	; 0xfffff3b7
   2cb18:	rsbeq	pc, r8, r4, lsl #2
   2cb1c:			; <UNDEFINED> instruction: 0xffd4f7f9
   2cb20:	blcs	388ab4 <_ZdlPv@@Base+0x3452c4>
   2cb24:	blcs	6a0cf4 <_ZdlPv@@Base+0x65d504>
   2cb28:	stcge	15, cr11, [r2, #-32]	; 0xffffffe0
   2cb2c:	blcs	520b98 <_ZdlPv@@Base+0x4dd3a8>
   2cb30:	blmi	1120b68 <_ZdlPv@@Base+0x10dd378>
   2cb34:	stmdbmi	r3, {r1, sp}^
   2cb38:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   2cb3c:			; <UNDEFINED> instruction: 0x461a4479
   2cb40:			; <UNDEFINED> instruction: 0xf7f39300
   2cb44:			; <UNDEFINED> instruction: 0xf7fefac9
   2cb48:	sub	pc, r5, fp, lsr #16
   2cb4c:	andcs	sl, r0, #2, 26	; 0x80
   2cb50:			; <UNDEFINED> instruction: 0x46284611
   2cb54:	ldc2l	7, cr15, [sl], {246}	; 0xf6
   2cb58:	svclt	0x00182820
   2cb5c:	strmi	r2, [r4], -r9, lsl #16
   2cb60:	andcs	sp, r0, #1073741826	; 0x40000002
   2cb64:	ldrmi	r4, [r1], -r8, lsr #12
   2cb68:	ldc2l	7, cr15, [r0], {246}	; 0xf6
   2cb6c:	svclt	0x00182820
   2cb70:	strmi	r2, [r4], -r9, lsl #16
   2cb74:	stccs	0, cr13, [r2], #-980	; 0xfffffc2c
   2cb78:	andcs	sp, r0, #1073741825	; 0x40000001
   2cb7c:	ldrmi	r4, [r1], -r8, lsr #12
   2cb80:	stc2l	7, cr15, [r4], {246}	; 0xf6
   2cb84:	eorcs	r4, r4, r4, lsl #12
   2cb88:	mcr2	0, 0, pc, cr14, cr6, {0}	; <UNPREDICTABLE>
   2cb8c:			; <UNDEFINED> instruction: 0xf7f44680
   2cb90:			; <UNDEFINED> instruction: 0xf1b4fbbf
   2cb94:	svclt	0x00183fff
   2cb98:	andsle	r2, r0, sl, lsl #24
   2cb9c:	bllt	fe157fac <_ZdlPv@@Base+0xfe1147bc>
   2cba0:	strbmi	r9, [r0], -r2, lsl #18
   2cba4:	mcr2	7, 5, pc, cr12, cr4, {7}	; <UNPREDICTABLE>
   2cba8:	strtmi	r2, [r8], -r0, lsl #4
   2cbac:			; <UNDEFINED> instruction: 0xf7f64611
   2cbb0:			; <UNDEFINED> instruction: 0xf1b0fcad
   2cbb4:	svclt	0x00183fff
   2cbb8:	strmi	r2, [r4], -sl, lsl #16
   2cbbc:	ldmvs	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   2cbc0:			; <UNDEFINED> instruction: 0xf8c7623e
   2cbc4:	tstlt	r0, ip
   2cbc8:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   2cbcc:	ldmdami	lr, {r3, r4, r7, r8, r9, sl, lr}
   2cbd0:	rsbcc	r4, r8, r8, ror r4
   2cbd4:			; <UNDEFINED> instruction: 0xff78f7f9
   2cbd8:	blmi	53f450 <_ZdlPv@@Base+0x4fbc60>
   2cbdc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2cbe0:	blls	206c50 <_ZdlPv@@Base+0x1c3460>
   2cbe4:	tstle	r3, sl, asr r0
   2cbe8:	pop	{r0, r3, ip, sp, pc}
   2cbec:			; <UNDEFINED> instruction: 0x462083f0
   2cbf0:	blx	ff368c54 <_ZdlPv@@Base+0xff325464>
   2cbf4:	ldrb	r9, [sp, -r5, lsl #22]!
   2cbf8:			; <UNDEFINED> instruction: 0xf0174620
   2cbfc:	blls	1ab720 <_ZdlPv@@Base+0x167f30>
   2cc00:	rsclt	lr, r1, #28049408	; 0x1ac0000
   2cc04:			; <UNDEFINED> instruction: 0xf7f44640
   2cc08:	strb	pc, [sp, r7, lsl #27]	; <UNPREDICTABLE>
   2cc0c:	ldr	r2, [sl, sl, lsl #8]!
   2cc10:	b	ff8eabac <_ZdlPv@@Base+0xff8a73bc>
   2cc14:			; <UNDEFINED> instruction: 0xf0164640
   2cc18:			; <UNDEFINED> instruction: 0xf7e5fdeb
   2cc1c:	strtmi	lr, [r0], -r4, ror #21
   2cc20:	blx	13e8c84 <_ZdlPv@@Base+0x13a5494>
   2cc24:	b	ff7eabc0 <_ZdlPv@@Base+0xff7a73d0>
   2cc28:	andeq	r1, r4, r8, ror #4
   2cc2c:	andeq	r0, r0, ip, ror r1
   2cc30:	andeq	r7, r4, sl, lsr #4
   2cc34:	andeq	r1, r4, ip, asr #4
   2cc38:	strdeq	r7, [r4], -sl
   2cc3c:	muleq	r4, r6, r1
   2cc40:	andeq	r0, r0, r8, asr #4
   2cc44:	andeq	ip, r1, r8, asr r5
   2cc48:	ldrdeq	r7, [r4], -ip
   2cc4c:	andeq	r1, r4, r4, lsl #2
   2cc50:	strmi	r2, [r8], -r0, lsl #2
   2cc54:	svclt	0x000cf7ff
   2cc58:	andcs	r2, r1, r0, lsl #2
   2cc5c:	svclt	0x0008f7ff
   2cc60:	andcs	r2, r3, r0, lsl #2
   2cc64:	svclt	0x0004f7ff
   2cc68:	blmi	bbf524 <_ZdlPv@@Base+0xb7bd34>
   2cc6c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   2cc70:	ldmpl	r3, {r2, r3, r7, ip, sp, pc}^
   2cc74:	stcmi	12, cr10, [ip, #-4]!
   2cc78:	movwls	r6, #47131	; 0xb81b
   2cc7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2cc80:	eoreq	pc, r8, sp, lsl #17
   2cc84:	movwcs	r4, #1568	; 0x620
   2cc88:	eorcc	pc, r9, sp, lsl #17
   2cc8c:	blx	106ac66 <_ZdlPv@@Base+0x1027476>
   2cc90:	ldrbtmi	r2, [sp], #-52	; 0xffffffcc
   2cc94:	stc2	0, cr15, [r8, #88]	; 0x58
   2cc98:	strmi	r4, [r6], -r4, lsr #18
   2cc9c:	smccc	33865	; 0x8449
   2cca0:			; <UNDEFINED> instruction: 0xff80f7f3
   2cca4:			; <UNDEFINED> instruction: 0x46204631
   2cca8:	mcr2	7, 1, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
   2ccac:	rsbcs	r4, r0, r0, lsr #22
   2ccb0:	ldmdavs	lr, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   2ccb4:	ldc2l	0, cr15, [r8, #-88]!	; 0xffffffa8
   2ccb8:	andcs	r4, r0, #53477376	; 0x3300000
   2ccbc:	strmi	r4, [r6], -r1, lsr #12
   2ccc0:	mcr2	7, 4, pc, cr2, cr4, {7}	; <UNPREDICTABLE>
   2ccc4:			; <UNDEFINED> instruction: 0xf7f34630
   2ccc8:	stmdage	sl, {r0, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   2cccc:			; <UNDEFINED> instruction: 0xff9cf7f4
   2ccd0:	ldc2l	7, cr15, [r8], #-972	; 0xfffffc34
   2ccd4:	blmi	63f538 <_ZdlPv@@Base+0x5fbd48>
   2ccd8:	stmiapl	fp!, {r1, r3, r5, r7, fp, ip, lr}^
   2ccdc:	ldmdavs	r8, {r0, r4, fp, sp, lr}
   2cce0:	stc2	7, cr15, [r0, #-928]!	; 0xfffffc60
   2cce4:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   2cce8:			; <UNDEFINED> instruction: 0xf7f93068
   2ccec:	strtmi	pc, [r0], -sp, ror #29
   2ccf0:	mcr2	7, 3, pc, cr14, cr2, {7}	; <UNPREDICTABLE>
   2ccf4:	blmi	2ff544 <_ZdlPv@@Base+0x2bbd54>
   2ccf8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2ccfc:	blls	306d6c <_ZdlPv@@Base+0x2c357c>
   2cd00:	qaddle	r4, sl, r1
   2cd04:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
   2cd08:	b	19eaca4 <_ZdlPv@@Base+0x19a74b4>
   2cd0c:			; <UNDEFINED> instruction: 0xf0164630
   2cd10:	strtmi	pc, [r0], -pc, ror #26
   2cd14:	mrc2	7, 2, pc, cr12, cr2, {7}
   2cd18:	b	196acb4 <_ZdlPv@@Base+0x19274c4>
   2cd1c:	udf	#36470	; 0x8e76
   2cd20:	andeq	r1, r4, r4, ror r0
   2cd24:	andeq	r0, r0, ip, ror r1
   2cd28:	andeq	r1, r4, lr, asr #32
   2cd2c:	andeq	r7, r4, r0, lsl r0
   2cd30:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2cd34:	andeq	r0, r0, r8, lsl r2
   2cd38:	andeq	r0, r0, ip, lsl #3
   2cd3c:	andeq	r6, r4, r6, asr #31
   2cd40:	andeq	r0, r4, r8, ror #31
   2cd44:			; <UNDEFINED> instruction: 0xf7ff2080
   2cd48:	svclt	0x0000bf8f
   2cd4c:	svcmi	0x00f0e92d
   2cd50:			; <UNDEFINED> instruction: 0xf8dfb09b
   2cd54:	stmdbcs	r1, {r2, r4, sl, ip, sp}
   2cd58:	strmi	r9, [r6], -r3, lsl #4
   2cd5c:	strcs	pc, [ip], #-2271	; 0xfffff721
   2cd60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2cd64:	tstls	r9, #1769472	; 0x1b0000
   2cd68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2cd6c:	strcc	pc, [r0], #-2271	; 0xfffff721
   2cd70:	movwls	r4, #25723	; 0x647b
   2cd74:	cmnhi	ip, r0	; <UNPREDICTABLE>
   2cd78:	svclt	0x00842e01
   2cd7c:	movwls	r2, #21248	; 0x5300
   2cd80:	cmphi	sp, r0, asr #4	; <UNPREDICTABLE>
   2cd84:			; <UNDEFINED> instruction: 0xf7fe2000
   2cd88:	strmi	pc, [r2], r3, ror #25
   2cd8c:			; <UNDEFINED> instruction: 0xf0002800
   2cd90:	ldfmip	f0, [r8], #320	; 0x140
   2cd94:	svcvs	0x00e3447c
   2cd98:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   2cd9c:	andle	r2, r9, sp, lsl #22
   2cda0:	strbeq	pc, [r8, #-260]!	; 0xfffffefc	; <UNPREDICTABLE>
   2cda4:			; <UNDEFINED> instruction: 0xf7f94628
   2cda8:	svcvs	0x00e3fe8f
   2cdac:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   2cdb0:	mvnsle	r2, sp, lsl #22
   2cdb4:	ldrbtmi	r4, [fp], #-3056	; 0xfffff410
   2cdb8:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
   2cdbc:	rschi	pc, r2, r0
   2cdc0:			; <UNDEFINED> instruction: 0xf10daf0a
   2cdc4:	and	r0, r3, r4, lsr #16
   2cdc8:	vstrcs.16	s12, [r0, #-218]	; 0xffffff26	; <UNPREDICTABLE>
   2cdcc:	sbcshi	pc, sl, r0
   2cdd0:	ldrtmi	r6, [fp], -ip, lsr #16
   2cdd4:	tstcs	r0, r2, asr #12
   2cdd8:	bvs	ff93e680 <_ZdlPv@@Base+0xff8fae90>
   2cddc:	stmdacs	r0, {r5, r7, r8, r9, sl, lr}
   2cde0:	movwcs	sp, #4338	; 0x10f2
   2cde4:	stcge	3, cr9, [fp, #-28]	; 0xffffffe4
   2cde8:	mrscs	r2, R9_usr
   2cdec:	qadd16mi	sl, r8, r0
   2cdf0:	blx	fe36add2 <_ZdlPv@@Base+0xfe3275e2>
   2cdf4:	ldrtmi	r4, [r8], -r4, lsl #12
   2cdf8:	blx	fe2eadd0 <_ZdlPv@@Base+0xfe2a75e0>
   2cdfc:	vceq.f32	d18, d0, d1
   2ce00:	movwcs	r8, #285	; 0x11d
   2ce04:	blls	111a1c <_ZdlPv@@Base+0xce22c>
   2ce08:			; <UNDEFINED> instruction: 0xf0002b01
   2ce0c:	blls	10d3e4 <_ZdlPv@@Base+0xc9bf4>
   2ce10:			; <UNDEFINED> instruction: 0xf0002b02
   2ce14:	blmi	ff68d41c <_ZdlPv@@Base+0xff649c2c>
   2ce18:			; <UNDEFINED> instruction: 0xf04f2c0a
   2ce1c:			; <UNDEFINED> instruction: 0xf04f0801
   2ce20:	ldrbtmi	r0, [fp], #-2816	; 0xfffff500
   2ce24:	tstle	r6, r2, lsl #6
   2ce28:	andcs	lr, r0, #40	; 0x28
   2ce2c:	strtmi	r2, [r8], -r1, lsl #2
   2ce30:	blx	1b6ae12 <_ZdlPv@@Base+0x1b27622>
   2ce34:	ldccs	6, cr4, [r1], {4}
   2ce38:	mvfcss	f5, f6
   2ce3c:			; <UNDEFINED> instruction: 0x4621d8f5
   2ce40:			; <UNDEFINED> instruction: 0xf7f44638
   2ce44:	ldrb	pc, [r0, r9, ror #24]!	; <UNPREDICTABLE>
   2ce48:	svclt	0x00142c2e
   2ce4c:			; <UNDEFINED> instruction: 0xf0082300
   2ce50:	bllt	aeda5c <_ZdlPv@@Base+0xaaa26c>
   2ce54:	rsble	r1, r4, r1, ror #24
   2ce58:	ldmdale	sl, {r0, r9, sl, fp, sp}
   2ce5c:	stmiblt	ip!, {r0, r5, r6, r7, r9, ip, sp, pc}
   2ce60:	ldrtmi	r9, [r8], -fp, lsl #18
   2ce64:	stc2l	7, cr15, [ip, #-976]	; 0xfffffc30
   2ce68:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2ce6c:	mrscs	r2, R9_usr
   2ce70:			; <UNDEFINED> instruction: 0xf7f64628
   2ce74:	strmi	pc, [r4], -fp, asr #22
   2ce78:	bicsle	r2, ip, sl, lsl #24
   2ce7c:			; <UNDEFINED> instruction: 0xf8cd2e01
   2ce80:	svclt	0x0088b05c
   2ce84:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2ce88:			; <UNDEFINED> instruction: 0x4621d8f0
   2ce8c:			; <UNDEFINED> instruction: 0xf7f44638
   2ce90:			; <UNDEFINED> instruction: 0xf1a4fc43
   2ce94:	blx	fee2eec4 <_ZdlPv@@Base+0xfedeb6d4>
   2ce98:	b	142b0c0 <_ZdlPv@@Base+0x13e78d0>
   2ce9c:	ubfx	r1, r8, #16, #6
   2cea0:	mulcc	r0, sl, r8
   2cea4:			; <UNDEFINED> instruction: 0xf04fbb2b
   2cea8:	andcs	r0, r0, #0, 18
   2ceac:	ldrmi	r4, [r1], -r8, lsr #12
   2ceb0:	blx	b6ae92 <_ZdlPv@@Base+0xb276a2>
   2ceb4:	strmi	r2, [r4], -r0, lsr #16
   2ceb8:	addhi	pc, pc, r0
   2cebc:			; <UNDEFINED> instruction: 0xf000280a
   2cec0:	mvfcssp	f0, #10.0
   2cec4:			; <UNDEFINED> instruction: 0x1c63d949
   2cec8:	blls	22165c <_ZdlPv@@Base+0x1dde6c>
   2cecc:			; <UNDEFINED> instruction: 0xf0402b00
   2ced0:	bls	1cd2b8 <_ZdlPv@@Base+0x189ac8>
   2ced4:	blmi	feab4ee4 <_ZdlPv@@Base+0xfea716f4>
   2ced8:	ldmpl	r3, {r1, r3, r5, r7, r8, fp, lr}^
   2cedc:			; <UNDEFINED> instruction: 0x461a4479
   2cee0:			; <UNDEFINED> instruction: 0xf7f39300
   2cee4:	stmiami	r8!, {r0, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   2cee8:	rsbcc	r4, r8, r8, ror r4
   2ceec:	stc2l	7, cr15, [ip, #996]!	; 0x3e4
   2cef0:	andcs	lr, r0, #134	; 0x86
   2cef4:	ldrmi	r4, [r1], -r8, lsr #12
   2cef8:	blx	26aeda <_ZdlPv@@Base+0x2276ea>
   2cefc:	svclt	0x00182820
   2cf00:	strmi	r2, [r4], -r9, lsl #16
   2cf04:			; <UNDEFINED> instruction: 0xf89ad0f5
   2cf08:	addmi	r3, r3, #0
   2cf0c:	blcs	61008 <_ZdlPv@@Base+0x1d818>
   2cf10:	cdpcs	0, 0, cr13, cr1, cr9, {6}
   2cf14:			; <UNDEFINED> instruction: 0x212ed89e
   2cf18:			; <UNDEFINED> instruction: 0xf7f44638
   2cf1c:			; <UNDEFINED> instruction: 0x1c62fbfd
   2cf20:	mcrcs	1, 0, sp, cr1, cr12, {4}
   2cf24:	blls	223270 <_ZdlPv@@Base+0x1dfa80>
   2cf28:	stmdbls	r5, {r2, r3, sl, fp, sp, pc}
   2cf2c:			; <UNDEFINED> instruction: 0xf0002b00
   2cf30:			; <UNDEFINED> instruction: 0x462080d4
   2cf34:			; <UNDEFINED> instruction: 0xf8dd9e09
   2cf38:			; <UNDEFINED> instruction: 0xf0138028
   2cf3c:	ldcmi	8, cr15, [r0, #572]	; 0x23c
   2cf40:	bmi	fe4be7d4 <_ZdlPv@@Base+0xfe47afe4>
   2cf44:	ldrtmi	r4, [r0], -r1, asr #12
   2cf48:	stcls	6, cr4, [r6, #-176]	; 0xffffff50
   2cf4c:	stmdbpl	ip!, {r1, r3, r4, r5, r6, sl, lr}
   2cf50:	strmi	lr, [r0], #-2509	; 0xfffff633
   2cf54:			; <UNDEFINED> instruction: 0xff6af7f8
   2cf58:	smlawtcs	lr, r5, r7, lr
   2cf5c:			; <UNDEFINED> instruction: 0xf7f44638
   2cf60:			; <UNDEFINED> instruction: 0xf1b9fbdb
   2cf64:	sbcsle	r0, sl, r0, lsl #30
   2cf68:	ldmcc	pc!, {r1, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2cf6c:			; <UNDEFINED> instruction: 0xf81844c1
   2cf70:	ldrtmi	r1, [r8], -r1, lsl #30
   2cf74:	blx	ff46af4e <_ZdlPv@@Base+0xff42775e>
   2cf78:	mvnsle	r4, r8, asr #11
   2cf7c:			; <UNDEFINED> instruction: 0xf47f1c62
   2cf80:	strb	sl, [lr, sp, ror #30]
   2cf84:	movwls	r2, #29440	; 0x7300
   2cf88:			; <UNDEFINED> instruction: 0xf89ae72d
   2cf8c:			; <UNDEFINED> instruction: 0xf10a3001
   2cf90:			; <UNDEFINED> instruction: 0xf04f0801
   2cf94:	stmdblt	fp!, {r0, r8, fp}
   2cf98:			; <UNDEFINED> instruction: 0xf818e787
   2cf9c:			; <UNDEFINED> instruction: 0xf1093f01
   2cfa0:	cmnlt	fp, r1, lsl #18
   2cfa4:	strtmi	r2, [r8], -r0, lsl #4
   2cfa8:			; <UNDEFINED> instruction: 0xf7f64611
   2cfac:			; <UNDEFINED> instruction: 0xf898faaf
   2cfb0:	strmi	r3, [r4], -r0
   2cfb4:	rscsle	r4, r0, r3, lsl #5
   2cfb8:	andcc	pc, r9, sl, lsl r8	; <UNPREDICTABLE>
   2cfbc:	orrle	r2, r0, r0, lsl #22
   2cfc0:	svceq	0x0002f1b9
   2cfc4:	svcge	0x0071f47f
   2cfc8:			; <UNDEFINED> instruction: 0xf8d39b02
   2cfcc:	blcs	397c4 <__printf_chk@plt+0x27394>
   2cfd0:	svcge	0x006bf43f
   2cfd4:			; <UNDEFINED> instruction: 0xf0002c0a
   2cfd8:	tstcs	r3, #163	; 0xa3
   2cfdc:	vmlscs.f32	s8, s2, s25
   2cfe0:			; <UNDEFINED> instruction: 0x67d3447a
   2cfe4:	addhi	pc, ip, r0, asr #4
   2cfe8:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
   2cfec:	bcs	ff06b340 <_ZdlPv@@Base+0xff027b50>
   2cff0:			; <UNDEFINED> instruction: 0xf0004552
   2cff4:	swpcs	r8, r7, [r0]
   2cff8:			; <UNDEFINED> instruction: 0x66194650
   2cffc:	mcr2	7, 1, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
   2d000:			; <UNDEFINED> instruction: 0xf7f24638
   2d004:	bmi	196c3a0 <_ZdlPv@@Base+0x1928bb0>
   2d008:	ldrbtmi	r4, [sl], #-2903	; 0xfffff4a9
   2d00c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d010:	subsmi	r9, sl, r9, lsl fp
   2d014:	addshi	pc, sp, r0, asr #32
   2d018:	pop	{r0, r1, r3, r4, ip, sp, pc}
   2d01c:	strdcs	r8, [r1], -r0
   2d020:	blx	fe5eb022 <_ZdlPv@@Base+0xfe5a7832>
   2d024:	stmdacs	r0, {r0, r2, ip, pc}
   2d028:	mcrge	4, 5, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
   2d02c:	ldc2	7, cr15, [r8, #1012]!	; 0x3f4
   2d030:	blmi	16e6fdc <_ZdlPv@@Base+0x16a37ec>
   2d034:			; <UNDEFINED> instruction: 0xf8d3447b
   2d038:	strt	sl, [sl], r0, asr #21
   2d03c:	stmdbls	r5, {r3, r4, r6, fp, lr}
   2d040:	addcc	r4, r0, r8, ror r4
   2d044:			; <UNDEFINED> instruction: 0xf80cf7e7
   2d048:			; <UNDEFINED> instruction: 0xf43f2800
   2d04c:	stmdavs	r3, {r1, r3, r4, r6, r7, r9, sl, fp, sp, pc}
   2d050:			; <UNDEFINED> instruction: 0x479868db
   2d054:	movweq	pc, #4102	; 0x1006	; <UNPREDICTABLE>
   2d058:	stmdacs	r0, {r0, r9, sl, lr}
   2d05c:	movwcs	fp, #3848	; 0xf08
   2d060:	blcs	51078 <_ZdlPv@@Base+0xd888>
   2d064:	mcrge	4, 6, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
   2d068:			; <UNDEFINED> instruction: 0xf7f44638
   2d06c:			; <UNDEFINED> instruction: 0xe6cafa5d
   2d070:			; <UNDEFINED> instruction: 0xf7fe4608
   2d074:	strmi	pc, [r4], -sp, ror #22
   2d078:	sbcsle	r2, r7, r0, lsl #16
   2d07c:			; <UNDEFINED> instruction: 0xf7fe2000
   2d080:	strmi	pc, [r5], -r7, ror #22
   2d084:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
   2d088:	ldc2	7, cr15, [lr, #976]!	; 0x3d0
   2d08c:	blx	fe6eb060 <_ZdlPv@@Base+0xfe6a7870>
   2d090:	strtmi	fp, [r8], -r5, asr #2
   2d094:			; <UNDEFINED> instruction: 0xf9eaf7f5
   2d098:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
   2d09c:	ldc2	7, cr15, [r4, #976]!	; 0x3d0
   2d0a0:	blx	fe46b074 <_ZdlPv@@Base+0xfe427884>
   2d0a4:			; <UNDEFINED> instruction: 0xf7f54620
   2d0a8:	stmdami	r0, {r0, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   2d0ac:			; <UNDEFINED> instruction: 0xf7f44478
   2d0b0:			; <UNDEFINED> instruction: 0xf7f3fdab
   2d0b4:	ldmdami	lr!, {r0, r1, r2, r7, r9, fp, ip, sp, lr, pc}
   2d0b8:	rsbcc	r4, r8, r8, ror r4
   2d0bc:	stc2	7, cr15, [r4, #-996]	; 0xfffffc1c
   2d0c0:	stmdals	r6, {r1, r3, r4, r6, r9, sl, sp, lr, pc}
   2d0c4:	bmi	effd84 <_ZdlPv@@Base+0xebc594>
   2d0c8:	stmiapl	r3, {r1, r3, r8, fp, ip, pc}^
   2d0cc:	stmdals	r9, {r1, r3, r4, r5, r6, sl, lr}
   2d0d0:	movwcc	lr, #2509	; 0x9cd
   2d0d4:	mcr2	7, 5, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
   2d0d8:	strtmi	lr, [r0], -r5, lsl #14
   2d0dc:			; <UNDEFINED> instruction: 0xffbef012
   2d0e0:	strtmi	r4, [r2], -r7, lsr #22
   2d0e4:	andcs	r9, r2, r6, lsl #24
   2d0e8:	stmiapl	r3!, {r0, r1, r4, r5, r8, fp, lr}^
   2d0ec:	movwls	r4, #1145	; 0x479
   2d0f0:			; <UNDEFINED> instruction: 0xfff2f7f2
   2d0f4:	strdcs	lr, [r9, r7]
   2d0f8:			; <UNDEFINED> instruction: 0xf7f44638
   2d0fc:	str	pc, [sl], sp, lsl #22
   2d100:			; <UNDEFINED> instruction: 0xb1bb9b04
   2d104:	blcc	93d18 <_ZdlPv@@Base+0x50528>
   2d108:	stmdble	lr, {r0, r8, r9, fp, sp}
   2d10c:	ldrtmi	r9, [r9], -r4, lsl #16
   2d110:	blx	2eb0e8 <_ZdlPv@@Base+0x2a78f8>
   2d114:	orrcs	lr, sl, r8, ror #14
   2d118:			; <UNDEFINED> instruction: 0xf7f44638
   2d11c:			; <UNDEFINED> instruction: 0xe67afafd
   2d120:	ldrb	r2, [fp, -sp, lsl #6]
   2d124:	ldc2	7, cr15, [ip, #-1012]!	; 0xfffffc0c
   2d128:	orrcs	lr, fp, sl, ror #14
   2d12c:			; <UNDEFINED> instruction: 0xf7f44638
   2d130:			; <UNDEFINED> instruction: 0xe7ebfaf3
   2d134:			; <UNDEFINED> instruction: 0xf0162024
   2d138:			; <UNDEFINED> instruction: 0x4604fb37
   2d13c:			; <UNDEFINED> instruction: 0xf7f49004
   2d140:	ldmdami	lr, {r0, r1, r2, r5, r6, r7, fp, ip, sp, lr, pc}
   2d144:	stmdbls	r5, {r1, r5, r9, sl, lr}
   2d148:	addcc	r4, r0, r8, ror r4
   2d14c:			; <UNDEFINED> instruction: 0xff8cf7e6
   2d150:			; <UNDEFINED> instruction: 0xf7e5e7d8
   2d154:	and	lr, r2, r2, asr #16
   2d158:			; <UNDEFINED> instruction: 0xf0169804
   2d15c:	ldrtmi	pc, [r8], -r9, asr #22	; <UNPREDICTABLE>
   2d160:	ldc2	7, cr15, [r6], #-968	; 0xfffffc38
   2d164:	ldmda	lr!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d168:	andeq	r0, r0, ip, ror r1
   2d16c:	andeq	r0, r4, r0, lsl #31
   2d170:	andeq	r0, r4, r0, ror pc
   2d174:	andeq	r6, r4, r8, lsl pc
   2d178:	muleq	r4, r6, r2
   2d17c:	andeq	r6, r4, sl, lsl #29
   2d180:	andeq	r0, r0, r8, asr #4
   2d184:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   2d188:	andeq	r6, r4, r4, asr #27
   2d18c:	andeq	ip, r1, r4, ror #2
   2d190:	andeq	r6, r4, ip, asr #25
   2d194:	andeq	r6, r4, r2, asr #25
   2d198:	ldrdeq	r0, [r4], -r6
   2d19c:	andeq	r6, r4, r8, ror ip
   2d1a0:	andeq	r6, r4, ip, ror #24
   2d1a4:	andeq	sl, r1, lr, ror r2
   2d1a8:	andeq	sl, r1, lr, lsr #21
   2d1ac:	muleq	r1, ip, sl
   2d1b0:	strdeq	r6, [r4], -r4
   2d1b4:	andeq	ip, r1, ip
   2d1b8:	andeq	fp, r1, r4, asr #31
   2d1bc:	andeq	r6, r4, r4, ror #22
   2d1c0:	tstcs	r0, r5, lsl #22
   2d1c4:	ldrbtmi	r4, [fp], #-1544	; 0xfffff9f8
   2d1c8:	ldrsbcc	pc, [ip, #131]!	; 0x83	; <UNPREDICTABLE>
   2d1cc:	svclt	0x0014428b
   2d1d0:	strmi	r2, [sl], -r2, lsl #4
   2d1d4:	ldclt	7, cr15, [sl, #1020]!	; 0x3fc
   2d1d8:	andeq	r6, r4, r6, ror #21
   2d1dc:	andcs	r2, r1, #0, 2
   2d1e0:			; <UNDEFINED> instruction: 0xf7ff4608
   2d1e4:	svclt	0x0000bdb3
   2d1e8:	andcs	r4, r0, r5, lsl #22
   2d1ec:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   2d1f0:	ldrsbcc	pc, [ip, #131]!	; 0x83	; <UNPREDICTABLE>
   2d1f4:	svclt	0x00144283
   2d1f8:	strmi	r2, [r2], -r2, lsl #4
   2d1fc:	stclt	7, cr15, [r6, #1020]!	; 0x3fc
   2d200:			; <UNDEFINED> instruction: 0x00046abe
   2d204:	andcs	r2, r0, r1, lsl #4
   2d208:			; <UNDEFINED> instruction: 0xf7ff4611
   2d20c:	svclt	0x0000bd9f
   2d210:	tstcs	r0, r5, lsl #22
   2d214:	ldrbtmi	r2, [fp], #-1
   2d218:	ldrsbcc	pc, [ip, #131]!	; 0x83	; <UNPREDICTABLE>
   2d21c:	svclt	0x0014428b
   2d220:	strmi	r2, [sl], -r2, lsl #4
   2d224:	ldclt	7, cr15, [r2, #1020]	; 0x3fc
   2d228:	muleq	r4, r6, sl
   2d22c:	tstcs	r0, r1, lsl #4
   2d230:			; <UNDEFINED> instruction: 0xf7ff4610
   2d234:	svclt	0x0000bd8b
   2d238:	tstcs	r1, r5, lsl #22
   2d23c:	ldrbtmi	r4, [fp], #-1544	; 0xfffff9f8
   2d240:	ldrsbcc	pc, [ip, #131]!	; 0x83	; <UNPREDICTABLE>
   2d244:	svclt	0x00142b00
   2d248:	andcs	r2, r0, #536870912	; 0x20000000
   2d24c:	ldcllt	7, cr15, [lr, #-1020]!	; 0xfffffc04
   2d250:	andeq	r6, r4, lr, ror #20
   2d254:	ldrmi	r2, [r1], -r1, lsl #4
   2d258:			; <UNDEFINED> instruction: 0xf7ff4610
   2d25c:	svclt	0x0000bd77
   2d260:	andcs	fp, r0, #16, 10	; 0x4000000
   2d264:	ldrmi	r4, [r1], -r5, lsl #24
   2d268:	movwcs	r2, #4098	; 0x1002
   2d26c:			; <UNDEFINED> instruction: 0x6623447c
   2d270:	stc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
   2d274:	strtvs	r2, [r3], -r0, lsl #6
   2d278:	svclt	0x0000bd10
   2d27c:	andeq	r6, r4, r0, asr #20
   2d280:	andcs	r4, r1, fp, lsr sl
   2d284:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
   2d288:	strdlt	fp, [r5], r0
   2d28c:	mrcmi	8, 1, r5, cr10, cr3, {6}
   2d290:	movwls	r6, #14363	; 0x381b
   2d294:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2d298:	blx	16eb298 <_ZdlPv@@Base+0x16a7aa8>
   2d29c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
   2d2a0:	blmi	de1428 <_ZdlPv@@Base+0xd9dc38>
   2d2a4:	ldrbtmi	r4, [fp], #-1541	; 0xfffff9fb
   2d2a8:	blcs	38921c <_ZdlPv@@Base+0x345a2c>
   2d2ac:	blcs	6a132c <_ZdlPv@@Base+0x65db3c>
   2d2b0:	blcs	521390 <_ZdlPv@@Base+0x4ddba0>
   2d2b4:	stfged	f5, [r2], {77}	; 0x4d
   2d2b8:	ldrmi	r2, [r1], -r0, lsl #4
   2d2bc:			; <UNDEFINED> instruction: 0xf7f64620
   2d2c0:	stmdacs	r0!, {r0, r2, r5, r8, fp, ip, sp, lr, pc}
   2d2c4:	andcs	sp, r0, #-2147483647	; 0x80000001
   2d2c8:	ldrmi	r4, [r1], -r0, lsr #12
   2d2cc:			; <UNDEFINED> instruction: 0xf91ef7f6
   2d2d0:	rscsle	r2, r8, r0, lsr #16
   2d2d4:	tstle	r4, r2, lsr #16
   2d2d8:	strtmi	r2, [r0], -r0, lsl #4
   2d2dc:			; <UNDEFINED> instruction: 0xf7f64611
   2d2e0:	stmdacs	sl, {r0, r2, r4, r8, fp, ip, sp, lr, pc}
   2d2e4:			; <UNDEFINED> instruction: 0xf1b0bf18
   2d2e8:			; <UNDEFINED> instruction: 0xd11a3fff
   2d2ec:	strtmi	r4, [r9], -r4, lsr #22
   2d2f0:	ldmpl	r0!, {r8, r9, sl, sp}^
   2d2f4:	cdp2	7, 11, cr15, cr4, cr6, {7}
   2d2f8:	stmdavs	r3, {r4, r5, r8, r9, ip, sp, pc}
   2d2fc:	bvs	16febe8 <_ZdlPv@@Base+0x16bb3f8>
   2d300:	stmdami	r0!, {r3, r4, r7, r8, r9, sl, lr}
   2d304:	rsbcc	r4, r8, r8, ror r4
   2d308:	blx	ff7eb2f6 <_ZdlPv@@Base+0xff7a7b06>
   2d30c:	blmi	67fb8c <_ZdlPv@@Base+0x63c39c>
   2d310:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2d314:	blls	107384 <_ZdlPv@@Base+0xc3b94>
   2d318:	qsuble	r4, sl, r6
   2d31c:	ldcllt	0, cr11, [r0, #20]!
   2d320:	strcs	sl, [r0, -r2, lsl #24]
   2d324:	strtmi	r2, [r0], -r0, lsl #4
   2d328:	smladcc	r1, r1, r6, r4
   2d32c:			; <UNDEFINED> instruction: 0xf8eef7f6
   2d330:	svccc	0x00fff1b0
   2d334:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2d338:	blmi	4a1b10 <_ZdlPv@@Base+0x45e320>
   2d33c:	ldmpl	r0!, {r0, r3, r5, r9, sl, lr}^
   2d340:	cdp2	7, 8, cr15, cr14, cr6, {7}
   2d344:	bicsle	r2, r8, r0, lsl #16
   2d348:			; <UNDEFINED> instruction: 0x46284639
   2d34c:			; <UNDEFINED> instruction: 0xff48f011
   2d350:	blmi	3e72b4 <_ZdlPv@@Base+0x3a3ac4>
   2d354:	stmdbmi	lr, {r1, sp}
   2d358:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   2d35c:	movwls	r4, #1562	; 0x61a
   2d360:	mrc2	7, 5, pc, cr10, cr2, {7}
   2d364:	ldc2	7, cr15, [ip], {253}	; 0xfd
   2d368:			; <UNDEFINED> instruction: 0xf7e4e7d0
   2d36c:	svclt	0x0000ef36
   2d370:	andeq	r0, r4, sl, asr sl
   2d374:	andeq	r0, r0, ip, ror r1
   2d378:	andeq	r0, r4, r4, asr #20
   2d37c:	andeq	r6, r4, r6, lsl #20
   2d380:	andeq	r0, r0, r0, asr #3
   2d384:	andeq	r6, r4, r8, lsr #19
   2d388:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   2d38c:	andeq	r0, r0, r8, asr #4
   2d390:	andeq	fp, r1, r2, lsr #26
   2d394:	ldmdbmi	r0!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}
   2d398:	bmi	c3e58c <_ZdlPv@@Base+0xbfad9c>
   2d39c:	svcvs	0x00db4479
   2d3a0:			; <UNDEFINED> instruction: 0xf023b570
   2d3a4:	stmpl	sl, {r4, r8, r9}
   2d3a8:	fstmdbxmi	sp!, {d2-d7}	;@ Deprecated
   2d3ac:	ldmdavs	r2, {r1, r3, r7, ip, sp, pc}
   2d3b0:			; <UNDEFINED> instruction: 0xf04f9209
   2d3b4:	ldrbtmi	r0, [sp], #-512	; 0xfffffe00
   2d3b8:	stmdami	sl!, {r1, r2, r3, r8, ip, lr, pc}
   2d3bc:	rsbcc	r4, r8, r8, ror r4
   2d3c0:	blx	fe0eb3ae <_ZdlPv@@Base+0xfe0a7bbe>
   2d3c4:	blmi	97fc6c <_ZdlPv@@Base+0x93c47c>
   2d3c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2d3cc:	blls	28743c <_ZdlPv@@Base+0x243c4c>
   2d3d0:	teqle	r3, sl, asr r0
   2d3d4:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
   2d3d8:	strtmi	r4, [r0], -ip, ror #12
   2d3dc:			; <UNDEFINED> instruction: 0xff98f7f3
   2d3e0:	stmdacs	r0!, {r0, r1, sp, lr, pc}
   2d3e4:	stmdacs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2d3e8:	andcs	sp, r0, #16, 2
   2d3ec:			; <UNDEFINED> instruction: 0x46104611
   2d3f0:			; <UNDEFINED> instruction: 0xf88cf7f6
   2d3f4:	mvnsle	r2, r2, lsr #16
   2d3f8:	sbclt	lr, r1, #3
   2d3fc:			; <UNDEFINED> instruction: 0xf7f44620
   2d400:	andcs	pc, r0, #2277376	; 0x22c000
   2d404:			; <UNDEFINED> instruction: 0x46104611
   2d408:			; <UNDEFINED> instruction: 0xf880f7f6
   2d40c:	svccc	0x00fff1b0
   2d410:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2d414:	blmi	5a1be0 <_ZdlPv@@Base+0x55e3f0>
   2d418:	stmiapl	fp!, {r4, r6, sp}^
   2d41c:			; <UNDEFINED> instruction: 0xf016681e
   2d420:	andcs	pc, r0, #3194880	; 0x30c000
   2d424:	strmi	r4, [r5], -r1, lsr #12
   2d428:	blx	46946c <_ZdlPv@@Base+0x425c7c>
   2d42c:	ldrtmi	r4, [r0], -r9, lsr #12
   2d430:			; <UNDEFINED> instruction: 0xf826f7ec
   2d434:			; <UNDEFINED> instruction: 0xf7f24620
   2d438:	ldr	pc, [lr, fp, asr #21]!
   2d43c:	cdp	7, 12, cr15, cr12, cr4, {7}
   2d440:	strtmi	lr, [r8], -r2
   2d444:			; <UNDEFINED> instruction: 0xf9d4f016
   2d448:			; <UNDEFINED> instruction: 0xf7f24620
   2d44c:			; <UNDEFINED> instruction: 0xf7e4fac1
   2d450:	svclt	0x0000eeca
   2d454:	andeq	r6, r4, r4, lsl r9
   2d458:	andeq	r0, r4, r4, asr #18
   2d45c:	andeq	r0, r0, ip, ror r1
   2d460:	andeq	r0, r4, sl, lsr #18
   2d464:	strdeq	r6, [r4], -r0
   2d468:	andeq	r0, r4, r8, lsl r9
   2d46c:	andeq	r0, r0, ip, ror #4
   2d470:	ldrlt	r4, [r0, #-2846]	; 0xfffff4e2
   2d474:	cfldrsmi	mvf4, [lr], {123}	; 0x7b
   2d478:	ldrbtmi	r6, [ip], #-4059	; 0xfffff025
   2d47c:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   2d480:	tstle	sl, sp, lsl #22
   2d484:	pop	{r0, r1, r3, r4, fp, lr}
   2d488:	ldrbtmi	r4, [r8], #-16
   2d48c:			; <UNDEFINED> instruction: 0xf7f93068
   2d490:	stmdacs	r0!, {r0, r1, r3, r4, r8, r9, fp, ip, sp, pc}
   2d494:	stmdacs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2d498:	andcs	sp, r0, #-1073741822	; 0xc0000002
   2d49c:			; <UNDEFINED> instruction: 0x46104611
   2d4a0:			; <UNDEFINED> instruction: 0xf834f7f6
   2d4a4:	mvnsle	r2, r2, lsr #16
   2d4a8:	ldrmi	r2, [r1], -r0, lsl #4
   2d4ac:			; <UNDEFINED> instruction: 0xf7f64610
   2d4b0:	blmi	4ab56c <_ZdlPv@@Base+0x467d7c>
   2d4b4:	svclt	0x0018280a
   2d4b8:	svccc	0x00fff1b0
   2d4bc:	andle	r5, pc, r4, ror #17
   2d4c0:	sbclt	r6, r1, #2293760	; 0x230000
   2d4c4:			; <UNDEFINED> instruction: 0x4618681a
   2d4c8:			; <UNDEFINED> instruction: 0x479868d3
   2d4cc:	ldrmi	r2, [r1], -r0, lsl #4
   2d4d0:			; <UNDEFINED> instruction: 0xf7f64610
   2d4d4:			; <UNDEFINED> instruction: 0xf1b0f81b
   2d4d8:	svclt	0x00183fff
   2d4dc:	mvnle	r2, sl, lsl #16
   2d4e0:	tstcs	sl, r0, lsr #16
   2d4e4:	ldmvs	fp, {r0, r1, fp, sp, lr}^
   2d4e8:	bfi	r4, r8, (invalid: 15:11)
   2d4ec:	andeq	r6, r4, r8, lsr r8
   2d4f0:	andeq	r0, r4, r6, ror #16
   2d4f4:	andeq	r6, r4, r2, lsr #16
   2d4f8:	andeq	r0, r0, ip, lsl #3
   2d4fc:	cfstr32mi	mvfx11, [r7], {56}	; 0x38
   2d500:	svcvs	0x00e3447c
   2d504:	tstle	r7, r3, lsl fp
   2d508:	strbeq	pc, [r8, #-260]!	; 0xfffffefc	; <UNPREDICTABLE>
   2d50c:			; <UNDEFINED> instruction: 0xf7f94628
   2d510:	svcvs	0x00e3fadb
   2d514:	rscsle	r2, r9, r3, lsl fp
   2d518:	svclt	0x0000bd38
   2d51c:	andeq	r6, r4, ip, lsr #15
   2d520:	blmi	16ffe90 <_ZdlPv@@Base+0x16bc6a0>
   2d524:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   2d528:	mvnsmi	lr, sp, lsr #18
   2d52c:	ldmdavs	fp, {r0, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr}
   2d530:	streq	pc, [fp, #-421]	; 0xfffffe5b
   2d534:	mrcmi	15, 2, r4, cr8, cr7, {2}
   2d538:			; <UNDEFINED> instruction: 0xf585fab5
   2d53c:	ldrbtmi	r6, [pc], #-2266	; 2d544 <__printf_chk@plt+0x1b114>
   2d540:	ldrbtmi	r6, [lr], #-2329	; 0xfffff6e7
   2d544:	addmi	r0, sl, #1785856	; 0x1b4000
   2d548:	lfmne	f5, 3, [r1], {14}
   2d54c:	ldmdavc	r4, {r0, r3, r4, r6, r7, sp, lr}
   2d550:	andsle	r2, r8, sl, lsl #24
   2d554:	teqle	pc, r6, lsl ip	; <UNPREDICTABLE>
   2d558:	strcc	r4, [r1, #-2896]	; 0xfffff4b0
   2d55c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2d560:	ldrdcs	lr, [r3, -r3]
   2d564:	mvnsle	r4, #-1610612728	; 0xa0000008
   2d568:			; <UNDEFINED> instruction: 0xf7f22000
   2d56c:	stmdacs	sl, {r0, r1, r2, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   2d570:	andle	r4, r8, r4, lsl #12
   2d574:	mvnle	r1, r3, asr #24
   2d578:	pop	{r0, r3, r6, fp, lr}
   2d57c:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
   2d580:			; <UNDEFINED> instruction: 0xf7f93068
   2d584:	blmi	121c010 <_ZdlPv@@Base+0x11d8820>
   2d588:	tstcs	r0, sl, lsl #8
   2d58c:			; <UNDEFINED> instruction: 0xf8d3447b
   2d590:	stmib	r3, {r2, r9, sp}^
   2d594:	ldmdbvs	sl!, {r7, r8, sp}^
   2d598:	stmdaeq	r4, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
   2d59c:	blx	fee37da4 <_ZdlPv@@Base+0xfedf45b4>
   2d5a0:	b	142b7c8 <_ZdlPv@@Base+0x13e7fd8>
   2d5a4:	svclt	0x00d81858
   2d5a8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2d5ac:	svceq	0x0000f1b8
   2d5b0:			; <UNDEFINED> instruction: 0xf1a4d11b
   2d5b4:	blx	fee2f5e4 <_ZdlPv@@Base+0xfedebdf4>
   2d5b8:	b	142b7e0 <_ZdlPv@@Base+0x13e7ff0>
   2d5bc:	stccs	8, cr1, [r0, #-352]	; 0xfffffea0
   2d5c0:	movwcs	fp, #4044	; 0xfcc
   2d5c4:	movweq	pc, #4104	; 0x1008	; <UNPREDICTABLE>
   2d5c8:	bicsle	r2, r5, r0, lsl #22
   2d5cc:	ldrbtmi	r4, [fp], #-2870	; 0xfffff4ca
   2d5d0:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   2d5d4:	ldr	r2, [r6, r3, lsl #2]!
   2d5d8:	bicsle	r2, ip, r7, lsl ip
   2d5dc:	vstrcc	d4, [r1, #-204]	; 0xffffff34
   2d5e0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2d5e4:	ldrdcs	lr, [r3, -r3]
   2d5e8:	blmi	ca74a4 <_ZdlPv@@Base+0xc63cb4>
   2d5ec:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2d5f0:	ldrdcs	lr, [r3, -r3]
   2d5f4:	eorsle	r4, r3, #-1610612728	; 0xa0000008
   2d5f8:	sbcsvs	r1, r9, r1, asr ip
   2d5fc:	stmdacs	sl, {r4, fp, ip, sp, lr}
   2d600:	ldmdacs	fp!, {r0, r1, r4, r5, ip, lr, pc}^
   2d604:	ldmdacs	sp!, {r0, r1, r2, r3, r4, r5, ip, lr, pc}^
   2d608:			; <UNDEFINED> instruction: 0xf1a4d107
   2d60c:	stccc	8, cr0, [r1, #-40]	; 0xffffffd8
   2d610:			; <UNDEFINED> instruction: 0xf888fab8
   2d614:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   2d618:	stmdacs	r2!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2d61c:	blmi	9a1d48 <_ZdlPv@@Base+0x95e558>
   2d620:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2d624:	ldrdcs	lr, [r3, -r3]
   2d628:			; <UNDEFINED> instruction: 0xf102428a
   2d62c:	andle	r0, ip, #1
   2d630:	ldmdavc	r4, {r3, r4, r6, r7, sp, lr}
   2d634:	stccs	6, cr4, [sl], {2}
   2d638:	blmi	821e18 <_ZdlPv@@Base+0x7de628>
   2d63c:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   2d640:	andcs	pc, r4, #13828096	; 0xd30000
   2d644:	orrcs	lr, r0, r3, asr #19
   2d648:			; <UNDEFINED> instruction: 0x2000e7b9
   2d64c:	blx	beb61e <_ZdlPv@@Base+0xba7e2e>
   2d650:	rscsle	r2, r2, sl, lsl #16
   2d654:	andcc	r6, r1, r3, lsr r8
   2d658:	ldrdcs	lr, [r3, -r3]
   2d65c:	ldrb	sp, [r2, -r4, ror #3]!
   2d660:			; <UNDEFINED> instruction: 0xf7f22000
   2d664:	stmdacs	sl, {r0, r1, r5, r8, r9, fp, ip, sp, lr, pc}
   2d668:	blmi	561d9c <_ZdlPv@@Base+0x51e5ac>
   2d66c:	stmdaeq	sl, {r2, r5, r7, r8, ip, sp, lr, pc}
   2d670:			; <UNDEFINED> instruction: 0xf888fab8
   2d674:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   2d678:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   2d67c:	andcs	pc, r4, #13828096	; 0xd30000
   2d680:	orrcs	lr, r0, r3, asr #19
   2d684:	strcc	lr, [r1, #-1947]	; 0xfffff865
   2d688:	svclt	0x0000e793
   2d68c:	andeq	r6, r4, r8, lsl #15
   2d690:	andeq	r0, r4, r6, lsr #22
   2d694:	andeq	r0, r4, lr, asr #21
   2d698:	andeq	r0, r4, sl, lsl #22
   2d69c:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   2d6a0:	andeq	r6, r4, lr, lsr #14
   2d6a4:	andeq	r6, r4, r0, lsr #14
   2d6a8:	andeq	r0, r4, lr, ror sl
   2d6ac:	andeq	r0, r4, ip, ror #20
   2d6b0:	andeq	r0, r4, r0, ror #20
   2d6b4:	andeq	r0, r4, ip, lsr #20
   2d6b8:	andeq	r6, r4, lr, ror #12
   2d6bc:	andeq	r6, r4, r6, lsr r6
   2d6c0:	addlt	fp, r3, r0, lsr r5
   2d6c4:	blmi	600724 <_ZdlPv@@Base+0x5bcf34>
   2d6c8:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
   2d6cc:	beq	ff26ba24 <_ZdlPv@@Base+0xff228234>
   2d6d0:			; <UNDEFINED> instruction: 0xf604b1a8
   2d6d4:			; <UNDEFINED> instruction: 0xf7f320c8
   2d6d8:	stmiblt	r8!, {r0, r1, r3, r6, r7, sl, fp, ip, sp, lr, pc}^
   2d6dc:	blcc	309670 <_ZdlPv@@Base+0x2c5e80>
   2d6e0:	movweq	pc, #32819	; 0x8033	; <UNPREDICTABLE>
   2d6e4:			; <UNDEFINED> instruction: 0xf104d109
   2d6e8:	strtmi	r0, [r8], -r8, ror #10
   2d6ec:			; <UNDEFINED> instruction: 0xf9ecf7f9
   2d6f0:	blcc	309684 <_ZdlPv@@Base+0x2c5e94>
   2d6f4:	movweq	pc, #32819	; 0x8033	; <UNPREDICTABLE>
   2d6f8:	strdlt	sp, [r3], -r7
   2d6fc:	bmi	2dcbc4 <_ZdlPv@@Base+0x2993d4>
   2d700:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
   2d704:	strle	r0, [r7, #-1746]	; 0xfffff92e
   2d708:	stmdbmi	r9, {r3, r9, fp, lr}
   2d70c:	ldrbtmi	r5, [r9], #-2203	; 0xfffff765
   2d710:	movwls	r4, #1562	; 0x61a
   2d714:	stc2l	7, cr15, [r0], #968	; 0x3c8
   2d718:	pop	{r0, r1, ip, sp, pc}
   2d71c:			; <UNDEFINED> instruction: 0xe6ff4030
   2d720:	andeq	r6, r4, r4, ror #11
   2d724:	andeq	r0, r4, r6, lsl r6
   2d728:	andeq	r0, r4, ip, lsl #18
   2d72c:	andeq	r0, r0, r8, asr #4
   2d730:	strdeq	fp, [r1], -r2
   2d734:	ldrblt	r4, [r8, #2593]!	; 0xa21
   2d738:			; <UNDEFINED> instruction: 0xf8d2447a
   2d73c:	blcs	3c714 <__printf_chk@plt+0x2a2e4>
   2d740:	blmi	821828 <_ZdlPv@@Base+0x7de038>
   2d744:			; <UNDEFINED> instruction: 0xf8c22101
   2d748:	ldrbtmi	r1, [fp], #-3064	; 0xfffff408
   2d74c:	ldcmi	15, cr4, [lr, #-116]	; 0xffffff8c
   2d750:	ldrbtmi	r6, [pc], #-2073	; 2d758 <__printf_chk@plt+0x1b328>
   2d754:	ldrbtmi	r4, [sp], #-3101	; 0xfffff3e3
   2d758:			; <UNDEFINED> instruction: 0x3603e9d1
   2d75c:	adcsmi	r4, r3, #124, 8	; 0x7c000000
   2d760:	andeq	pc, r1, #-1073741824	; 0xc0000000
   2d764:	sbcvs	sp, sl, r0, lsl r2
   2d768:			; <UNDEFINED> instruction: 0x46137818
   2d76c:	mvnsle	r2, sl, lsl #16
   2d770:	andcc	pc, r4, #14090240	; 0xd70000
   2d774:			; <UNDEFINED> instruction: 0xf8c72000
   2d778:			; <UNDEFINED> instruction: 0xf8c70204
   2d77c:	ldrmi	r3, [r3], -r0, lsl #4
   2d780:			; <UNDEFINED> instruction: 0xf10342b3
   2d784:	mvnle	r0, #268435456	; 0x10000000
   2d788:			; <UNDEFINED> instruction: 0xf7f22000
   2d78c:	stmdacs	sl, {r0, r1, r2, r3, r7, r9, fp, ip, sp, lr, pc}
   2d790:	andcc	sp, r1, r5
   2d794:	stmdavs	r9!, {r0, r1, r2, ip, lr, pc}
   2d798:			; <UNDEFINED> instruction: 0x3603e9d1
   2d79c:	stmdavs	r1!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2d7a0:			; <UNDEFINED> instruction: 0x2603e9d1
   2d7a4:	stmdami	sl, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2d7a8:	ldrhtmi	lr, [r8], #141	; 0x8d
   2d7ac:	rsbcc	r4, r8, r8, ror r4
   2d7b0:	stmiblt	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d7b4:	ldrhtmi	lr, [r8], #141	; 0x8d
   2d7b8:	stclt	7, cr15, [r6], #-1012	; 0xfffffc0c
   2d7bc:	andeq	r6, r4, r4, ror r5
   2d7c0:	andeq	r0, r4, r2, lsl #18
   2d7c4:	andeq	r6, r4, sl, asr r5
   2d7c8:	strdeq	r0, [r4], -r6
   2d7cc:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   2d7d0:	andeq	r6, r4, r0, lsl #10
   2d7d4:	blmi	85afbc <_ZdlPv@@Base+0x8177cc>
   2d7d8:			; <UNDEFINED> instruction: 0xf8d3447b
   2d7dc:	blcs	3c7b4 <__printf_chk@plt+0x2a384>
   2d7e0:	blmi	7e18bc <_ZdlPv@@Base+0x79e0cc>
   2d7e4:	ldrbtmi	r4, [fp], #-3870	; 0xfffff0e2
   2d7e8:	ldcmi	13, cr4, [pc], {30}
   2d7ec:	ldmdavs	r9, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   2d7f0:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
   2d7f4:			; <UNDEFINED> instruction: 0x3603e9d1
   2d7f8:			; <UNDEFINED> instruction: 0xf10342b3
   2d7fc:	andsle	r0, r0, #268435456	; 0x10000000
   2d800:	ldmdavc	r8, {r1, r3, r6, r7, sp, lr}
   2d804:	stmdacs	sl, {r0, r1, r4, r9, sl, lr}
   2d808:			; <UNDEFINED> instruction: 0xf8d7d1f6
   2d80c:	andcs	r3, r0, r4, lsl #4
   2d810:	andeq	pc, r4, #13041664	; 0xc70000
   2d814:	andcc	pc, r0, #13041664	; 0xc70000
   2d818:	adcsmi	r4, r3, #19922944	; 0x1300000
   2d81c:	andeq	pc, r1, #-1073741824	; 0xc0000000
   2d820:	andcs	sp, r0, lr, ror #7
   2d824:	blx	10eb7f4 <_ZdlPv@@Base+0x10a8004>
   2d828:	andle	r2, r5, sl, lsl #16
   2d82c:	andle	r3, r7, r1
   2d830:	ldmib	r1, {r0, r3, r5, fp, sp, lr}^
   2d834:	ldrb	r3, [pc, r3, lsl #12]
   2d838:	ldmib	r1, {r0, r5, fp, sp, lr}^
   2d83c:	strb	r2, [r4, r3, lsl #12]!
   2d840:	pop	{r1, r3, fp, lr}
   2d844:	ldrbtmi	r4, [r8], #-248	; 0xffffff08
   2d848:			; <UNDEFINED> instruction: 0xf7f93068
   2d84c:	pop	{r0, r2, r3, r4, r5, r8, fp, ip, sp, pc}
   2d850:			; <UNDEFINED> instruction: 0xf7fd40f8
   2d854:	svclt	0x0000bbd9
   2d858:	ldrdeq	r6, [r4], -r4
   2d85c:	andeq	r0, r4, r6, ror #16
   2d860:	andeq	r6, r4, r0, asr #9
   2d864:	andeq	r0, r4, ip, asr r8
   2d868:	andeq	r0, r4, sl, asr r8
   2d86c:	andeq	r6, r4, r6, ror #8
   2d870:	tstcs	r0, r9, lsr sl
   2d874:	andcs	r4, r1, r9, lsr fp
   2d878:	ldrblt	r4, [r0, #1146]!	; 0x47a
   2d87c:	ldmpl	r3, {r0, r1, r2, r3, r7, ip, sp, pc}^
   2d880:	ldmdavs	fp, {r0, r1, r2, r4, r5, r8, r9, sl, fp, lr}
   2d884:			; <UNDEFINED> instruction: 0xf04f930d
   2d888:			; <UNDEFINED> instruction: 0xf7fb0300
   2d88c:	ldrbtmi	pc, [pc], #-3745	; 2d894 <__printf_chk@plt+0x1b464>	; <UNPREDICTABLE>
   2d890:	subsle	r2, r6, r0, lsl #16
   2d894:			; <UNDEFINED> instruction: 0x46064c33
   2d898:	svcvs	0x00e3447c
   2d89c:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   2d8a0:	andle	r2, r9, sp, lsl #22
   2d8a4:	strbeq	pc, [r8, #-260]!	; 0xfffffefc	; <UNPREDICTABLE>
   2d8a8:			; <UNDEFINED> instruction: 0xf7f94628
   2d8ac:	svcvs	0x00e3f90d
   2d8b0:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   2d8b4:	mvnsle	r2, sp, lsl #22
   2d8b8:	ldcl	7, cr15, [ip, #-912]	; 0xfffffc70
   2d8bc:	movwcs	r4, #3114	; 0xc2a
   2d8c0:	ldrbtmi	r4, [ip], #-1585	; 0xfffff9cf
   2d8c4:	andvs	r4, r3, sl, lsl r6
   2d8c8:			; <UNDEFINED> instruction: 0xf5044605
   2d8cc:			; <UNDEFINED> instruction: 0xf01670dc
   2d8d0:	strmi	pc, [r4], -fp, ror #20
   2d8d4:	vst4.<illegal width 64>	{d27,d29,d31,d33}, [pc :64], r8
   2d8d8:			; <UNDEFINED> instruction: 0xf015700c
   2d8dc:	strtmi	pc, [r1], -r5, ror #30
   2d8e0:	ldrtmi	r2, [r2], -r0, lsl #6
   2d8e4:			; <UNDEFINED> instruction: 0xf7f24604
   2d8e8:			; <UNDEFINED> instruction: 0x4620f93b
   2d8ec:	mcr2	7, 3, pc, cr10, cr2, {7}	; <UNPREDICTABLE>
   2d8f0:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
   2d8f4:			; <UNDEFINED> instruction: 0xf7f93068
   2d8f8:	bmi	7abc9c <_ZdlPv@@Base+0x7684ac>
   2d8fc:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   2d900:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d904:	subsmi	r9, sl, sp, lsl #22
   2d908:	andlt	sp, pc, lr, lsl r1	; <UNPREDICTABLE>
   2d90c:	bge	15d0d4 <_ZdlPv@@Base+0x1198e4>
   2d910:	andls	r4, r3, #51380224	; 0x3100000
   2d914:	ldcmi	6, cr4, [r7], {16}
   2d918:	blx	fe86996a <_ZdlPv@@Base+0xfe82617a>
   2d91c:			; <UNDEFINED> instruction: 0xf7e46828
   2d920:	blge	2688a8 <_ZdlPv@@Base+0x2250b8>
   2d924:	strmi	r9, [r1], -r2, lsl #6
   2d928:			; <UNDEFINED> instruction: 0xf0124618
   2d92c:	ldmdbpl	ip!, {r0, r1, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   2d930:	andcs	r4, r2, r1, lsl r9
   2d934:	andcc	lr, r2, #3620864	; 0x374000
   2d938:	strls	r4, [r0], #-1145	; 0xfffffb87
   2d93c:	blx	ff36b90e <_ZdlPv@@Base+0xff32811e>
   2d940:			; <UNDEFINED> instruction: 0xf7fde7d6
   2d944:	ldrb	pc, [r8, sp, lsr #18]	; <UNPREDICTABLE>
   2d948:	mcrr	7, 14, pc, r6, cr4	; <UNPREDICTABLE>
   2d94c:			; <UNDEFINED> instruction: 0xf0154620
   2d950:			; <UNDEFINED> instruction: 0xf7e4ff4f
   2d954:	svclt	0x0000ec48
   2d958:	andeq	r0, r4, r8, ror #8
   2d95c:	andeq	r0, r0, ip, ror r1
   2d960:	andeq	r0, r4, r2, asr r4
   2d964:	andeq	r6, r4, r4, lsl r4
   2d968:	andeq	r6, r4, sl, ror #7
   2d96c:			; <UNDEFINED> instruction: 0x000463ba
   2d970:	andeq	r0, r4, r2, ror #7
   2d974:	andeq	r0, r0, r8, asr #4
   2d978:	andeq	sl, r1, ip, lsl r7
   2d97c:	bmi	19fff1c <_ZdlPv@@Base+0x19bc72c>
   2d980:	blmi	19feb6c <_ZdlPv@@Base+0x19bb37c>
   2d984:	svcmi	0x00f0e92d
   2d988:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   2d98c:	svcmi	0x0065b08f
   2d990:	andls	r6, sp, #1179648	; 0x120000
   2d994:	andeq	pc, r0, #79	; 0x4f
   2d998:	eorscs	pc, r0, #13828096	; 0xd30000
   2d99c:	bcs	3eba0 <__printf_chk@plt+0x2c770>
   2d9a0:	svcvs	0x00dbd061
   2d9a4:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   2d9a8:	suble	r2, r3, sp, lsl #22
   2d9ac:	ldrmi	r2, [r1], -r0, lsl #4
   2d9b0:			; <UNDEFINED> instruction: 0xf7f54610
   2d9b4:	stmdacs	r0!, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   2d9b8:	stmdacs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2d9bc:	rscsle	r4, r5, r4, lsl #12
   2d9c0:			; <UNDEFINED> instruction: 0xf7e42018
   2d9c4:			; <UNDEFINED> instruction: 0x2c0aebae
   2d9c8:			; <UNDEFINED> instruction: 0xf1b4bf18
   2d9cc:	svclt	0x000c3fff
   2d9d0:	strcs	r2, [r0, #-1281]	; 0xfffffaff
   2d9d4:			; <UNDEFINED> instruction: 0xf0004606
   2d9d8:			; <UNDEFINED> instruction: 0xf04f8095
   2d9dc:	and	r0, pc, r8, lsl r8	; <UNPREDICTABLE>
   2d9e0:	bl	1bf26c <_ZdlPv@@Base+0x17ba7c>
   2d9e4:			; <UNDEFINED> instruction: 0xf7e40009
   2d9e8:	andcs	lr, r0, #212, 22	; 0x35000
   2d9ec:			; <UNDEFINED> instruction: 0x46104611
   2d9f0:	stc2	7, cr15, [ip, #980]	; 0x3d4
   2d9f4:	svccc	0x00fff1b0
   2d9f8:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2d9fc:	eorsle	r4, lr, r4, lsl #12
   2da00:	strtmi	r4, [r9], r0, lsr #12
   2da04:			; <UNDEFINED> instruction: 0xf950f7f5
   2da08:			; <UNDEFINED> instruction: 0xf7e44604
   2da0c:	strmi	lr, [r5], #-3194	; 0xfffff386
   2da10:	blle	ff97ef2c <_ZdlPv@@Base+0xff93b73c>
   2da14:	bleq	1268358 <_ZdlPv@@Base+0x1224b68>
   2da18:			; <UNDEFINED> instruction: 0xf7e44658
   2da1c:	strbmi	lr, [r2], -r2, lsl #23
   2da20:			; <UNDEFINED> instruction: 0x46d84631
   2da24:			; <UNDEFINED> instruction: 0xf7e44682
   2da28:			; <UNDEFINED> instruction: 0x4630ec5a
   2da2c:			; <UNDEFINED> instruction: 0xf7e44656
   2da30:	bfi	lr, r0, (invalid: 24:21)
   2da34:	andcs	r4, r2, ip, lsr fp
   2da38:	ldmpl	fp!, {r2, r3, r4, r5, r8, fp, lr}^
   2da3c:			; <UNDEFINED> instruction: 0x461a4479
   2da40:			; <UNDEFINED> instruction: 0xf7f29300
   2da44:	ldmdami	sl!, {r0, r3, r6, r8, r9, fp, ip, sp, lr, pc}
   2da48:	rsbcc	r4, r8, r8, ror r4
   2da4c:			; <UNDEFINED> instruction: 0xf83cf7f9
   2da50:	blmi	cc0338 <_ZdlPv@@Base+0xc7cb48>
   2da54:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2da58:	blls	387ac8 <_ZdlPv@@Base+0x3442d8>
   2da5c:	cmple	r3, sl, asr r0
   2da60:	pop	{r0, r1, r2, r3, ip, sp, pc}
   2da64:	blmi	c51a2c <_ZdlPv@@Base+0xc0e23c>
   2da68:	ldmdbmi	r3!, {r1, sp}
   2da6c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   2da70:	movwls	r4, #1562	; 0x61a
   2da74:	blx	c6ba46 <_ZdlPv@@Base+0xc28256>
   2da78:			; <UNDEFINED> instruction: 0xf892f7fd
   2da7c:	ldrtmi	lr, [r5], #-2024	; 0xfffff818
   2da80:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2da84:	andhi	pc, r0, r5, lsl #17
   2da88:	ldcl	7, cr15, [r4], #-912	; 0xfffffc70
   2da8c:	ldrbtmi	r4, [r9], #-2347	; 0xfffff6d5
   2da90:	andhi	pc, r0, r0, asr #17
   2da94:	ldrtmi	r4, [r0], -r5, lsl #12
   2da98:	b	ff56ba30 <_ZdlPv@@Base+0xff528240>
   2da9c:			; <UNDEFINED> instruction: 0xb1b84604
   2daa0:			; <UNDEFINED> instruction: 0x46424631
   2daa4:			; <UNDEFINED> instruction: 0xf016a808
   2daa8:	bls	26d06c <_ZdlPv@@Base+0x22987c>
   2daac:	andvc	pc, ip, pc, asr #8
   2dab0:			; <UNDEFINED> instruction: 0xf0159202
   2dab4:			; <UNDEFINED> instruction: 0x4621fe79
   2dab8:	movwcs	r9, #6658	; 0x1a02
   2dabc:			; <UNDEFINED> instruction: 0xf7f24604
   2dac0:	strtmi	pc, [r0], -pc, asr #16
   2dac4:	ldc2l	7, cr15, [lr, #-968]!	; 0xfffffc38
   2dac8:			; <UNDEFINED> instruction: 0xf7e44630
   2dacc:	ldr	lr, [sl, r2, asr #23]!
   2dad0:	ldrtmi	sl, [r1], -r4, lsl #20
   2dad4:	ldrmi	r9, [r0], -r3, lsl #4
   2dad8:			; <UNDEFINED> instruction: 0xf0124c13
   2dadc:	stmdavs	r8!, {r0, r1, r2, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   2dae0:	b	fffeba78 <_ZdlPv@@Base+0xfffa8288>
   2dae4:	movwls	sl, #11016	; 0x2b08
   2dae8:	ldrmi	r4, [r8], -r1, lsl #12
   2daec:	blx	fede9b3c <_ZdlPv@@Base+0xfeda634c>
   2daf0:	ldmdbmi	r3, {r2, r3, r4, r5, r8, fp, ip, lr}
   2daf4:	ldmib	sp, {r1, sp}^
   2daf8:	ldrbtmi	r3, [r9], #-514	; 0xfffffdfe
   2dafc:			; <UNDEFINED> instruction: 0xf7f29400
   2db00:	strb	pc, [r1, fp, ror #21]!	; <UNPREDICTABLE>
   2db04:	ldr	r4, [fp, r5, lsl #12]!
   2db08:	bl	19ebaa0 <_ZdlPv@@Base+0x19a82b0>
   2db0c:			; <UNDEFINED> instruction: 0xf0154620
   2db10:			; <UNDEFINED> instruction: 0xf7e4fe6f
   2db14:	svclt	0x0000eb68
   2db18:	andeq	r0, r4, r0, ror #6
   2db1c:	andeq	r0, r0, ip, ror r1
   2db20:	andeq	r6, r4, r4, lsr #6
   2db24:	andeq	r0, r4, r4, asr #6
   2db28:	andeq	r0, r0, r8, asr #4
   2db2c:	andeq	fp, r1, r4, lsl #14
   2db30:	andeq	r6, r4, r4, ror #4
   2db34:	andeq	r0, r4, ip, lsl #5
   2db38:	andeq	fp, r1, sl, lsr #13
   2db3c:	andeq	sl, r1, lr, lsl #18
   2db40:	andeq	fp, r1, r6, asr r6
   2db44:	tstcs	r0, lr, lsl sl
   2db48:	andcs	r4, r1, lr, lsl fp
   2db4c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   2db50:	ldmpl	r3, {r1, r3, r6, r7, ip, sp, pc}^
   2db54:	movtls	r6, #38939	; 0x981b
   2db58:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2db5c:	ldc2	7, cr15, [r8, #-1004]!	; 0xfffffc14
   2db60:	ldcmi	3, cr11, [r9], {72}	; 0x48
   2db64:	ldrbtmi	r4, [ip], #-1542	; 0xfffff9fa
   2db68:			; <UNDEFINED> instruction: 0xf0236fe3
   2db6c:	blcs	36e7b4 <_ZdlPv@@Base+0x32afc4>
   2db70:			; <UNDEFINED> instruction: 0xf104d009
   2db74:	strtmi	r0, [r8], -r8, ror #10
   2db78:			; <UNDEFINED> instruction: 0xffa6f7f8
   2db7c:			; <UNDEFINED> instruction: 0xf0236fe3
   2db80:	blcs	36e7c8 <_ZdlPv@@Base+0x32afd8>
   2db84:			; <UNDEFINED> instruction: 0xf7e4d1f7
   2db88:	andcs	lr, r0, #251904	; 0x3d800
   2db8c:			; <UNDEFINED> instruction: 0x46034631
   2db90:	andsvs	sl, sl, r1, lsl #16
   2db94:			; <UNDEFINED> instruction: 0xff28f7f4
   2db98:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   2db9c:			; <UNDEFINED> instruction: 0xf7f83068
   2dba0:	bmi	32d9f4 <_ZdlPv@@Base+0x2ea204>
   2dba4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   2dba8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2dbac:	subsmi	r9, sl, r9, asr #22
   2dbb0:	sublt	sp, sl, r4, lsl #2
   2dbb4:			; <UNDEFINED> instruction: 0xf7fcbd70
   2dbb8:	udf	#12275	; 0x2ff3
   2dbbc:	bl	36bb54 <_ZdlPv@@Base+0x328364>
   2dbc0:	muleq	r4, r4, r1
   2dbc4:	andeq	r0, r0, ip, ror r1
   2dbc8:	andeq	r6, r4, r6, asr #2
   2dbcc:	andeq	r6, r4, r2, lsl r1
   2dbd0:	andeq	r0, r4, sl, lsr r1
   2dbd4:	stmdbmi	r7, {r1, r2, r6, r8, r9, fp, lr}^
   2dbd8:	bmi	11fedcc <_ZdlPv@@Base+0x11bb5dc>
   2dbdc:	svcvs	0x00db4479
   2dbe0:			; <UNDEFINED> instruction: 0xf023b5f0
   2dbe4:	stmpl	sl, {r4, r8, r9}
   2dbe8:	vmlami.f64	d18, d4, d13
   2dbec:	ldmdavs	r2, {r0, r3, r7, ip, sp, pc}
   2dbf0:			; <UNDEFINED> instruction: 0xf04f9207
   2dbf4:	ldrbtmi	r0, [lr], #-512	; 0xfffffe00
   2dbf8:	stmdami	r1, {r1, r2, r3, r8, ip, lr, pc}^
   2dbfc:	rsbcc	r4, r8, r8, ror r4
   2dc00:			; <UNDEFINED> instruction: 0xff62f7f8
   2dc04:	blmi	f40508 <_ZdlPv@@Base+0xefcd18>
   2dc08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2dc0c:	blls	207c7c <_ZdlPv@@Base+0x1c448c>
   2dc10:	cmple	lr, sl, asr r0
   2dc14:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   2dc18:	strtmi	sl, [r8], -r1, lsl #26
   2dc1c:			; <UNDEFINED> instruction: 0xf9e6f016
   2dc20:	stmdacs	r0!, {r0, r1, sp, lr, pc}
   2dc24:	stmdacs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2dc28:	andcs	sp, r0, #1073741827	; 0x40000003
   2dc2c:			; <UNDEFINED> instruction: 0x46104611
   2dc30:	stc2l	7, cr15, [ip], #-980	; 0xfffffc2c
   2dc34:	strmi	r2, [r4], -r2, lsr #16
   2dc38:	andcs	sp, r0, #-1073741764	; 0xc000003c
   2dc3c:			; <UNDEFINED> instruction: 0x46104611
   2dc40:	stc2l	7, cr15, [r4], #-980	; 0xfffffc2c
   2dc44:	ldmdbmi	r0!, {r2, r9, sl, lr}
   2dc48:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2dc4c:	blx	15e9cac <_ZdlPv@@Base+0x15a64bc>
   2dc50:	svcls	0x0001e009
   2dc54:	lfmne	f2, 2, [r8], {-0}
   2dc58:	andls	r4, r2, r1, lsl r6
   2dc5c:	ldrbtpl	r4, [ip], #1552	; 0x610
   2dc60:	mrrc2	7, 15, pc, r4, cr5	; <UNPREDICTABLE>
   2dc64:			; <UNDEFINED> instruction: 0xf1b44604
   2dc68:	svclt	0x00183fff
   2dc6c:	ldmib	sp, {r1, r3, sl, fp, sp}^
   2dc70:	andle	r3, r7, r2, lsl #4
   2dc74:	rsclt	r4, r4, #805306377	; 0x30000009
   2dc78:	strtmi	sp, [r8], -fp, ror #23
   2dc7c:	blx	fe1e9cdc <_ZdlPv@@Base+0xfe1a64ec>
   2dc80:	strb	r9, [r6, r2, lsl #22]!
   2dc84:	ble	7fe6d8 <_ZdlPv@@Base+0x7baee8>
   2dc88:	mrrcne	9, 0, r9, r8, cr1	; <UNPREDICTABLE>
   2dc8c:			; <UNDEFINED> instruction: 0xac044a1f
   2dc90:	andcs	r9, sl, r2
   2dc94:	strtmi	r5, [r9], -r8, asr #9
   2dc98:			; <UNDEFINED> instruction: 0x462058b3
   2dc9c:			; <UNDEFINED> instruction: 0xf016681f
   2dca0:	strdcs	pc, [ip], -r7	; <UNPREDICTABLE>
   2dca4:	stc2	0, cr15, [r0, #84]	; 0x54
   2dca8:	strtmi	r2, [r1], -r0, lsl #4
   2dcac:			; <UNDEFINED> instruction: 0xf00c4606
   2dcb0:			; <UNDEFINED> instruction: 0x4631f9fb
   2dcb4:			; <UNDEFINED> instruction: 0xf7eb4638
   2dcb8:	strtmi	pc, [r0], -r3, ror #23
   2dcbc:	blx	69d1c <_ZdlPv@@Base+0x2652c>
   2dcc0:			; <UNDEFINED> instruction: 0xf0164628
   2dcc4:			; <UNDEFINED> instruction: 0xe798f9fd
   2dcc8:			; <UNDEFINED> instruction: 0xf0164628
   2dccc:	blls	ec650 <_ZdlPv@@Base+0xa8e60>
   2dcd0:			; <UNDEFINED> instruction: 0xf7e4e7da
   2dcd4:	and	lr, r2, r2, lsl #21
   2dcd8:			; <UNDEFINED> instruction: 0xf0154630
   2dcdc:	strtmi	pc, [r0], -r9, lsl #27
   2dce0:			; <UNDEFINED> instruction: 0xf9eef016
   2dce4:			; <UNDEFINED> instruction: 0xf0164628
   2dce8:			; <UNDEFINED> instruction: 0xf7e4f9eb
   2dcec:			; <UNDEFINED> instruction: 0xe7f9ea7c
   2dcf0:	ldrdeq	r6, [r4], -r4
   2dcf4:	andeq	r0, r4, r4, lsl #2
   2dcf8:	andeq	r0, r0, ip, ror r1
   2dcfc:	andeq	r0, r4, sl, ror #1
   2dd00:	strheq	r6, [r4], -r0
   2dd04:	ldrdeq	r0, [r4], -r8
   2dd08:	andeq	fp, r1, sl, lsr #10
   2dd0c:	andeq	r0, r0, ip, ror #4
   2dd10:	stmdbmi	r7, {r1, r2, r6, r8, r9, fp, lr}^
   2dd14:	bmi	11fef08 <_ZdlPv@@Base+0x11bb718>
   2dd18:	svcvs	0x00db4479
   2dd1c:			; <UNDEFINED> instruction: 0xf023b5f0
   2dd20:	stmpl	sl, {r4, r8, r9}
   2dd24:	vmlami.f64	d18, d4, d13
   2dd28:	ldmdavs	r2, {r0, r3, r7, ip, sp, pc}
   2dd2c:			; <UNDEFINED> instruction: 0xf04f9207
   2dd30:	ldrbtmi	r0, [lr], #-512	; 0xfffffe00
   2dd34:	stmdami	r1, {r1, r2, r3, r8, ip, lr, pc}^
   2dd38:	rsbcc	r4, r8, r8, ror r4
   2dd3c:	mcr2	7, 6, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
   2dd40:	blmi	f40644 <_ZdlPv@@Base+0xefce54>
   2dd44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2dd48:	blls	207db8 <_ZdlPv@@Base+0x1c45c8>
   2dd4c:	cmple	lr, sl, asr r0
   2dd50:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   2dd54:	strtmi	sl, [r8], -r1, lsl #26
   2dd58:			; <UNDEFINED> instruction: 0xf948f016
   2dd5c:	stmdacs	r0!, {r0, r1, sp, lr, pc}
   2dd60:	stmdacs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2dd64:	andcs	sp, r0, #1073741827	; 0x40000003
   2dd68:			; <UNDEFINED> instruction: 0x46104611
   2dd6c:	blx	ff3ebd4a <_ZdlPv@@Base+0xff3a855a>
   2dd70:	strmi	r2, [r4], -r2, lsr #16
   2dd74:	andcs	sp, r0, #-1073741764	; 0xc000003c
   2dd78:			; <UNDEFINED> instruction: 0x46104611
   2dd7c:	blx	ff1ebd5a <_ZdlPv@@Base+0xff1a856a>
   2dd80:	ldmdbmi	r0!, {r2, r9, sl, lr}
   2dd84:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   2dd88:			; <UNDEFINED> instruction: 0xf9b8f016
   2dd8c:	svcls	0x0001e009
   2dd90:	lfmne	f2, 2, [r8], {-0}
   2dd94:	andls	r4, r2, r1, lsl r6
   2dd98:	ldrbtpl	r4, [ip], #1552	; 0x610
   2dd9c:	blx	fedebd7a <_ZdlPv@@Base+0xfeda858a>
   2dda0:			; <UNDEFINED> instruction: 0xf1b44604
   2dda4:	svclt	0x00183fff
   2dda8:	ldmib	sp, {r1, r3, sl, fp, sp}^
   2ddac:	andle	r3, r7, r2, lsl #4
   2ddb0:	rsclt	r4, r4, #805306377	; 0x30000009
   2ddb4:	strtmi	sp, [r8], -fp, ror #23
   2ddb8:			; <UNDEFINED> instruction: 0xf9e8f016
   2ddbc:	strb	r9, [r6, r2, lsl #22]!
   2ddc0:	ble	7fe814 <_ZdlPv@@Base+0x7bb024>
   2ddc4:	mrrcne	9, 0, r9, r8, cr1	; <UNPREDICTABLE>
   2ddc8:			; <UNDEFINED> instruction: 0xac044a1f
   2ddcc:	andcs	r9, sl, r2
   2ddd0:	strtmi	r5, [r9], -r8, asr #9
   2ddd4:			; <UNDEFINED> instruction: 0x462058b3
   2ddd8:			; <UNDEFINED> instruction: 0xf016681f
   2dddc:	eorcs	pc, ip, r9, asr r9	; <UNPREDICTABLE>
   2dde0:	stc2l	0, cr15, [r2], #84	; 0x54
   2dde4:	strtmi	r2, [r1], -r1, lsl #4
   2dde8:			; <UNDEFINED> instruction: 0xf00c4606
   2ddec:			; <UNDEFINED> instruction: 0x4631f95d
   2ddf0:			; <UNDEFINED> instruction: 0xf7eb4638
   2ddf4:	strtmi	pc, [r0], -r5, asr #22
   2ddf8:			; <UNDEFINED> instruction: 0xf962f016
   2ddfc:			; <UNDEFINED> instruction: 0xf0164628
   2de00:			; <UNDEFINED> instruction: 0xe798f95f
   2de04:			; <UNDEFINED> instruction: 0xf0164628
   2de08:	blls	ec514 <_ZdlPv@@Base+0xa8d24>
   2de0c:			; <UNDEFINED> instruction: 0xf7e4e7da
   2de10:	and	lr, r2, r4, ror #19
   2de14:			; <UNDEFINED> instruction: 0xf0154630
   2de18:	strtmi	pc, [r0], -fp, ror #25
   2de1c:			; <UNDEFINED> instruction: 0xf950f016
   2de20:			; <UNDEFINED> instruction: 0xf0164628
   2de24:			; <UNDEFINED> instruction: 0xf7e4f94d
   2de28:	ubfx	lr, lr, #19, #26
   2de2c:	muleq	r4, r8, pc	; <UNPREDICTABLE>
   2de30:	andeq	pc, r3, r8, asr #31
   2de34:	andeq	r0, r0, ip, ror r1
   2de38:	andeq	pc, r3, lr, lsr #31
   2de3c:	andeq	r5, r4, r4, ror pc
   2de40:	muleq	r3, ip, pc	; <UNPREDICTABLE>
   2de44:	andeq	fp, r1, lr, ror #7
   2de48:	andeq	r0, r0, ip, ror #4
   2de4c:	ldrblt	r4, [r0, #-2856]!	; 0xfffff4d8
   2de50:	mcrmi	4, 1, r4, cr8, cr11, {3}
   2de54:	svcvs	0x00db4605
   2de58:			; <UNDEFINED> instruction: 0xf023447e
   2de5c:	blcs	36eaa4 <_ZdlPv@@Base+0x32b2b4>
   2de60:	blmi	9a229c <_ZdlPv@@Base+0x95eaac>
   2de64:	stmdavs	r0!, {r2, r4, r5, r6, r7, fp, ip, lr}
   2de68:	teqle	sl, r0, lsl #26
   2de6c:	b	fe76be04 <_ZdlPv@@Base+0xfe728614>
   2de70:	pop	{r1, r5, fp, lr}
   2de74:	ldrbtmi	r4, [r8], #-112	; 0xffffff90
   2de78:			; <UNDEFINED> instruction: 0xf7f83068
   2de7c:	cdpne	14, 0, cr11, cr12, cr5, {1}
   2de80:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   2de84:	stmdacs	r0!, {r0, r1, sp, lr, pc}
   2de88:	stmdacs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2de8c:	andcs	sp, r0, #16, 2
   2de90:			; <UNDEFINED> instruction: 0x46104611
   2de94:	blx	eebe72 <_ZdlPv@@Base+0xea8682>
   2de98:	svclt	0x00142822
   2de9c:			; <UNDEFINED> instruction: 0xf0042300
   2dea0:	blcs	2eaac <__printf_chk@plt+0x1c67c>
   2dea4:	andcs	sp, r0, #239	; 0xef
   2dea8:			; <UNDEFINED> instruction: 0x46104611
   2deac:	blx	bebe8a <_ZdlPv@@Base+0xba869a>
   2deb0:	svccc	0x00fff1b0
   2deb4:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2deb8:	blmi	42220c <_ZdlPv@@Base+0x3dea1c>
   2debc:			; <UNDEFINED> instruction: 0xf7f458f4
   2dec0:	stmdavs	r1!, {r0, r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   2dec4:	b	fe46be5c <_ZdlPv@@Base+0xfe42866c>
   2dec8:	ldrmi	r2, [r1], -r0, lsl #4
   2decc:			; <UNDEFINED> instruction: 0xf7f54610
   2ded0:			; <UNDEFINED> instruction: 0xf1b0fb1d
   2ded4:	svclt	0x00183fff
   2ded8:	mvnsle	r2, sl, lsl #16
   2dedc:	stccs	8, cr6, [r0, #-128]	; 0xffffff80
   2dee0:	strmi	sp, [r1], -r4, asr #1
   2dee4:			; <UNDEFINED> instruction: 0xf7e4200a
   2dee8:	stmdavs	r0!, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
   2deec:	svclt	0x0000e7be
   2def0:	andeq	r5, r4, ip, asr lr
   2def4:	andeq	pc, r3, r8, lsl #29
   2def8:	andeq	r0, r0, r0, lsr r2
   2defc:	andeq	r5, r4, r6, lsr lr
   2df00:	andcs	r2, r1, r0, lsl #2
   2df04:	svclt	0x00a2f7ff
   2df08:	strmi	r2, [r8], -r1, lsl #2
   2df0c:	svclt	0x009ef7ff
   2df10:	andcs	r2, r0, r1, lsl #2
   2df14:	svclt	0x009af7ff
   2df18:	blmi	c807e0 <_ZdlPv@@Base+0xc3cff0>
   2df1c:	ldrblt	r4, [r0, #1146]!	; 0x47a
   2df20:	ldmpl	r3, {r1, r2, r9, sl, lr}^
   2df24:	andcs	fp, r1, fp, lsl #1
   2df28:	ldmdavs	fp, {r1, r2, r3, r5, r8, r9, sl, fp, lr}
   2df2c:			; <UNDEFINED> instruction: 0xf04f9309
   2df30:			; <UNDEFINED> instruction: 0xf7fd0300
   2df34:	ldrbtmi	pc, [pc], #-3085	; 2df3c <__printf_chk@plt+0x1bb0c>	; <UNPREDICTABLE>
   2df38:	suble	r2, sl, r0, lsl #16
   2df3c:	stmdami	sl!, {r0, r2, r9, sl, lr}
   2df40:	strtmi	r2, [r9], -r0, lsl #4
   2df44:			; <UNDEFINED> instruction: 0xf5004478
   2df48:			; <UNDEFINED> instruction: 0xf7e5602d
   2df4c:	strmi	pc, [r4], -sp, lsl #30
   2df50:	andcs	fp, r0, #128, 6
   2df54:			; <UNDEFINED> instruction: 0x46104611
   2df58:	blx	ff66bf34 <_ZdlPv@@Base+0xff628744>
   2df5c:	rscsle	r2, r8, r0, lsr #16
   2df60:	tstle	sl, r2, lsr #16
   2df64:			; <UNDEFINED> instruction: 0xf7f4e004
   2df68:			; <UNDEFINED> instruction: 0x4621fe9f
   2df6c:	b	f6bf04 <_ZdlPv@@Base+0xf28714>
   2df70:	ldrmi	r2, [r1], -r0, lsl #4
   2df74:			; <UNDEFINED> instruction: 0xf7f54610
   2df78:			; <UNDEFINED> instruction: 0xf1b0fac9
   2df7c:	svclt	0x00183fff
   2df80:	mvnsle	r2, sl, lsl #16
   2df84:	strtmi	fp, [r0], -lr, lsl #19
   2df88:	b	3ebf20 <_ZdlPv@@Base+0x3a8730>
   2df8c:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
   2df90:			; <UNDEFINED> instruction: 0xf7f83068
   2df94:	bmi	5ed600 <_ZdlPv@@Base+0x5a9e10>
   2df98:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   2df9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2dfa0:	subsmi	r9, sl, r9, lsl #22
   2dfa4:	andlt	sp, fp, r8, lsl r1
   2dfa8:			; <UNDEFINED> instruction: 0x4621bdf0
   2dfac:			; <UNDEFINED> instruction: 0xf7e4200a
   2dfb0:	strb	lr, [r8, r8, lsl #19]!
   2dfb4:	strtmi	sl, [r9], -r4, lsl #20
   2dfb8:	ldrmi	r9, [r0], -r3, lsl #4
   2dfbc:			; <UNDEFINED> instruction: 0xf84ef012
   2dfc0:	stmdbmi	sp, {r2, r3, r8, r9, fp, lr}
   2dfc4:	bls	f5fd4 <_ZdlPv@@Base+0xb27e4>
   2dfc8:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   2dfcc:			; <UNDEFINED> instruction: 0xf7f29300
   2dfd0:			; <UNDEFINED> instruction: 0xf7fcf883
   2dfd4:	ldrb	pc, [lr, r5, ror #27]	; <UNPREDICTABLE>
   2dfd8:	ldm	lr!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2dfdc:	andeq	pc, r3, r4, asr #27
   2dfe0:	andeq	r0, r0, ip, ror r1
   2dfe4:	andeq	pc, r3, sl, lsr #27
   2dfe8:	andeq	r5, r4, r8, ror #26
   2dfec:	andeq	r5, r4, lr, lsl sp
   2dff0:	andeq	pc, r3, r6, asr #26
   2dff4:	andeq	r0, r0, r8, asr #4
   2dff8:			; <UNDEFINED> instruction: 0x0001afbe
   2dffc:			; <UNDEFINED> instruction: 0xf7ff2001
   2e000:	svclt	0x0000bf8b
   2e004:			; <UNDEFINED> instruction: 0xf7ff2000
   2e008:	svclt	0x0000bf87
   2e00c:	svcmi	0x00f0e92d
   2e010:	mrrcmi	0, 8, fp, sl, cr3
   2e014:			; <UNDEFINED> instruction: 0xf8df4605
   2e018:	ldrbtmi	sl, [ip], #-360	; 0xfffffe98
   2e01c:	ldrbtmi	r9, [sl], #257	; 0x101
   2e020:	blcs	509fb4 <_ZdlPv@@Base+0x4c67c4>
   2e024:			; <UNDEFINED> instruction: 0xf104d107
   2e028:	ldrtmi	r0, [r0], -r8, ror #12
   2e02c:	stc2l	7, cr15, [ip, #-992]	; 0xfffffc20
   2e030:	blcs	509fc4 <_ZdlPv@@Base+0x4c67d4>
   2e034:			; <UNDEFINED> instruction: 0xf023d0f9
   2e038:	bcs	36e880 <_ZdlPv@@Base+0x32b090>
   2e03c:	svcmi	0x0051d048
   2e040:	vmovmi.s8	r2, d1[0]
   2e044:	ldrdls	pc, [r4, #-143]	; 0xffffff71
   2e048:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
   2e04c:	strbteq	pc, [r8], #-263	; 0xfffffef9	; <UNPREDICTABLE>
   2e050:			; <UNDEFINED> instruction: 0xf10644f9
   2e054:	eorle	r0, r7, r8, ror #16
   2e058:	strtmi	r2, [r0], -r1, lsl #2
   2e05c:			; <UNDEFINED> instruction: 0xf984f7f8
   2e060:			; <UNDEFINED> instruction: 0xb3a84683
   2e064:			; <UNDEFINED> instruction: 0xf7f84620
   2e068:	svcvs	0x00fafd2f
   2e06c:	tsteq	r0, r2, lsr #32	; <UNPREDICTABLE>
   2e070:	rsbsle	r2, r4, sp, lsl #18
   2e074:	eorsle	r2, r0, r3, lsl sl
   2e078:	subsle	r2, r6, r6, lsl sl
   2e07c:	subsle	r2, sp, r3, lsl #20
   2e080:	teqle	r4, r7, lsl #20
   2e084:			; <UNDEFINED> instruction: 0xf88b2204
   2e088:			; <UNDEFINED> instruction: 0xf88b501b
   2e08c:	andcs	r2, r0, #16
   2e090:	andcs	pc, r8, fp, asr #17
   2e094:			; <UNDEFINED> instruction: 0xf7f84640
   2e098:	svcvs	0x00f3fd17
   2e09c:	andseq	pc, r0, #35	; 0x23
   2e0a0:	andsle	r2, r5, sp, lsl #20
   2e0a4:	bicsle	r2, r7, r3, lsl fp
   2e0a8:	rsbeq	pc, r8, r9, lsl #2
   2e0ac:	stc2	7, cr15, [ip, #-992]	; 0xfffffc20
   2e0b0:			; <UNDEFINED> instruction: 0xf8d94a37
   2e0b4:			; <UNDEFINED> instruction: 0xf85a307c
   2e0b8:			; <UNDEFINED> instruction: 0xf0231002
   2e0bc:			; <UNDEFINED> instruction: 0xf1a30210
   2e0c0:	bcs	36ecd4 <_ZdlPv@@Base+0x32b4e4>
   2e0c4:			; <UNDEFINED> instruction: 0xf383fab3
   2e0c8:	cmpne	r3, #323584	; 0x4f000
   2e0cc:	mvnle	r6, fp
   2e0d0:	pop	{r0, r1, ip, sp, pc}
   2e0d4:			; <UNDEFINED> instruction: 0xf7fc4ff0
   2e0d8:			; <UNDEFINED> instruction: 0xf04fbd63
   2e0dc:	andcs	r0, r0, #67108864	; 0x4000000
   2e0e0:	andscc	pc, r0, fp, lsl #17
   2e0e4:	andspl	pc, fp, fp, lsl #17
   2e0e8:	andcs	pc, r8, fp, asr #17
   2e0ec:	ldrdcs	lr, [r1, -r2]
   2e0f0:			; <UNDEFINED> instruction: 0xf7f84620
   2e0f4:	stmdacs	r0, {r0, r3, r4, r5, r8, fp, ip, sp, lr, pc}
   2e0f8:	strmi	sp, [r3, #234]	; 0xea
   2e0fc:	eorle	fp, r6, sl, ror #5
   2e100:			; <UNDEFINED> instruction: 0xf8cb9b01
   2e104:	cmplt	r3, r8
   2e108:	mulsne	r1, fp, r8
   2e10c:	strbvc	fp, [r1], #-257	; 0xfffffeff
   2e110:	mulsne	r9, fp, r8
   2e114:	strbvc	fp, [r1], -r1, ror #6
   2e118:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   2e11c:			; <UNDEFINED> instruction: 0xf88b7703
   2e120:	andcs	r2, r0, #27
   2e124:	andscs	pc, r0, fp, lsl #17
   2e128:	andcs	lr, r3, #180, 14	; 0x2d00000
   2e12c:	andspl	pc, fp, fp, lsl #17
   2e130:	andscs	pc, r0, fp, lsl #17
   2e134:			; <UNDEFINED> instruction: 0xf8cb2200
   2e138:	str	r2, [fp, r8]!
   2e13c:			; <UNDEFINED> instruction: 0xf88b2202
   2e140:			; <UNDEFINED> instruction: 0xf88b501b
   2e144:	andcs	r2, r0, #16
   2e148:	andcs	pc, r8, fp, asr #17
   2e14c:			; <UNDEFINED> instruction: 0xf88be7a2
   2e150:	andcs	r2, r0, #27
   2e154:	andcs	pc, r8, fp, asr #17
   2e158:	andscs	pc, r0, fp, lsl #17
   2e15c:			; <UNDEFINED> instruction: 0x2101e79a
   2e160:			; <UNDEFINED> instruction: 0xf88b2200
   2e164:			; <UNDEFINED> instruction: 0xf88b501b
   2e168:			; <UNDEFINED> instruction: 0xf8cb1010
   2e16c:	str	r2, [pc, r8]!
   2e170:	mulsne	r8, fp, r8
   2e174:	sbcle	r2, pc, r0, lsl #18
   2e178:	svclt	0x0000e7cd
   2e17c:	muleq	r4, r2, ip
   2e180:	andeq	pc, r3, r2, asr #25
   2e184:	andeq	r5, r4, r4, ror #24
   2e188:	andeq	r5, r4, r2, ror #24
   2e18c:	andeq	r5, r4, ip, asr ip
   2e190:	andeq	r0, r0, r0, lsl #5
   2e194:	andcs	r2, r1, r0, lsl #2
   2e198:	svclt	0x0000e738
   2e19c:	strmi	r2, [r8], -r0, lsl #2
   2e1a0:	svclt	0x0000e734
   2e1a4:	strmi	r2, [r8], -r1, lsl #2
   2e1a8:	svclt	0x0000e730
   2e1ac:	blmi	900a3c <_ZdlPv@@Base+0x8bd24c>
   2e1b0:	push	{r1, r3, r4, r5, r6, sl, lr}
   2e1b4:	strdlt	r4, [r2], r0
   2e1b8:			; <UNDEFINED> instruction: 0x466858d3
   2e1bc:	movwls	r6, #6171	; 0x181b
   2e1c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e1c4:			; <UNDEFINED> instruction: 0xf8bef010
   2e1c8:	ldcmi	3, cr11, [sp], {48}	; 0x30
   2e1cc:	svcmi	0x001e4e1d
   2e1d0:			; <UNDEFINED> instruction: 0xf8df447c
   2e1d4:	ldrbtmi	r8, [lr], #-120	; 0xffffff88
   2e1d8:			; <UNDEFINED> instruction: 0xf104447f
   2e1dc:	ldrbtmi	r0, [r8], #1384	; 0x568
   2e1e0:	svcvs	0x00fb3668
   2e1e4:	tstle	r5, r3, lsl fp
   2e1e8:			; <UNDEFINED> instruction: 0xf7f84628
   2e1ec:	svcvs	0x00e3fc6d
   2e1f0:	rscsle	r2, r9, r3, lsl fp
   2e1f4:	andle	r2, pc, sp, lsl #22
   2e1f8:	ldrtmi	r2, [r0], -r1, lsl #2
   2e1fc:			; <UNDEFINED> instruction: 0xf8b4f7f8
   2e200:	stmvs	r3, {r3, r5, r8, ip, sp, pc}
   2e204:	blcs	54a0c <_ZdlPv@@Base+0x1121c>
   2e208:	strmi	fp, [r3], -r8, lsl #30
   2e20c:			; <UNDEFINED> instruction: 0xf108615a
   2e210:			; <UNDEFINED> instruction: 0xf7f80068
   2e214:	ubfx	pc, r9, #24, #5
   2e218:	stc2l	7, cr15, [r2], {252}	; 0xfc
   2e21c:	blmi	200a54 <_ZdlPv@@Base+0x1bd264>
   2e220:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e224:	blls	88294 <_ZdlPv@@Base+0x44aa4>
   2e228:	qaddle	r4, sl, r2
   2e22c:	pop	{r1, ip, sp, pc}
   2e230:			; <UNDEFINED> instruction: 0xf7e381f0
   2e234:	svclt	0x0000efd2
   2e238:	andeq	pc, r3, r0, lsr fp	; <UNPREDICTABLE>
   2e23c:	andeq	r0, r0, ip, ror r1
   2e240:	ldrdeq	r5, [r4], -ip
   2e244:	ldrdeq	r5, [r4], -r6
   2e248:	ldrdeq	r5, [r4], -r4
   2e24c:	andeq	r5, r4, lr, asr #21
   2e250:	andeq	pc, r3, r0, asr #21
   2e254:	svcmi	0x00f0e92d
   2e258:	ldcmi	0, cr11, [sp], #-532	; 0xfffffdec
   2e25c:	ldrbtmi	r4, [ip], #-3901	; 0xfffff0c3
   2e260:	svcvs	0x00e3447f
   2e264:	tstle	r7, r3, lsl fp
   2e268:	strbeq	pc, [r8, #-260]!	; 0xfffffefc	; <UNPREDICTABLE>
   2e26c:			; <UNDEFINED> instruction: 0xf7f84628
   2e270:	svcvs	0x00e3fc2b
   2e274:	rscsle	r2, r9, r3, lsl fp
   2e278:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   2e27c:	eorsle	r2, r7, sp, lsl #22
   2e280:	ldrsbhi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   2e284:	ldrsbls	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   2e288:	ldrbtmi	r4, [r8], #3125	; 0xc35
   2e28c:	blmi	d7f678 <_ZdlPv@@Base+0xd3be88>
   2e290:			; <UNDEFINED> instruction: 0xf108447c
   2e294:			; <UNDEFINED> instruction: 0xf1090668
   2e298:	ldrbtmi	r0, [fp], #-2920	; 0xfffff498
   2e29c:	tstcs	r1, r3, lsl #6
   2e2a0:			; <UNDEFINED> instruction: 0xf7f84630
   2e2a4:	strmi	pc, [r5], -r1, ror #16
   2e2a8:			; <UNDEFINED> instruction: 0x4630b310
   2e2ac:	stc2	7, cr15, [ip], {248}	; 0xf8
   2e2b0:	ldrsbtcc	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   2e2b4:	tstle	r6, r3, lsl fp
   2e2b8:			; <UNDEFINED> instruction: 0x465046b2
   2e2bc:	stc2	7, cr15, [r4], {248}	; 0xf8
   2e2c0:	blcs	50a254 <_ZdlPv@@Base+0x4c6a64>
   2e2c4:	bls	1226b0 <_ZdlPv@@Base+0xdeec0>
   2e2c8:			; <UNDEFINED> instruction: 0x1070f892
   2e2cc:			; <UNDEFINED> instruction: 0xf281fab1
   2e2d0:	blcs	b0820 <_ZdlPv@@Base+0x6d030>
   2e2d4:	ldrmi	fp, [r3], -ip, lsl #30
   2e2d8:	movweq	pc, #4162	; 0x1042	; <UNPREDICTABLE>
   2e2dc:	blmi	8da890 <_ZdlPv@@Base+0x8970a0>
   2e2e0:	stmdbmi	r2!, {r1, sp}
   2e2e4:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   2e2e8:	movwls	r4, #1562	; 0x61a
   2e2ec:	mrc2	7, 7, pc, cr4, cr1, {7}
   2e2f0:	pop	{r0, r2, ip, sp, pc}
   2e2f4:			; <UNDEFINED> instruction: 0xf7fc4ff0
   2e2f8:	blmi	79d44c <_ZdlPv@@Base+0x759c5c>
   2e2fc:	mrrcpl	8, 15, r5, fp, cr11
   2e300:	stmiavs	fp!, {r0, r1, r5, r6, r7, r8, fp, ip, sp, pc}
   2e304:	tstlt	fp, r9, ror #8
   2e308:	stmiblt	sl!, {r1, r3, r4, r8, r9, sl, fp, ip, sp, lr}
   2e30c:			; <UNDEFINED> instruction: 0xf7f84658
   2e310:			; <UNDEFINED> instruction: 0xf8d9fbdb
   2e314:	blcs	4fa50c <_ZdlPv@@Base+0x4b6d1c>
   2e318:			; <UNDEFINED> instruction: 0xf1abd109
   2e31c:	ldrbmi	r0, [r8], -r8, ror #10
   2e320:			; <UNDEFINED> instruction: 0xf7f89002
   2e324:	svcvs	0x00ebfbd1
   2e328:	blcs	514338 <_ZdlPv@@Base+0x4d0b48>
   2e32c:			; <UNDEFINED> instruction: 0xf023d0f8
   2e330:	blcs	36ef78 <_ZdlPv@@Base+0x32b788>
   2e334:			; <UNDEFINED> instruction: 0xe7dbd1b3
   2e338:	ubfx	r7, r9, #8, #8
   2e33c:	andcs	r4, r2, sl, lsl #22
   2e340:	ldmpl	fp!, {r2, r3, r8, fp, lr}^
   2e344:			; <UNDEFINED> instruction: 0x461a4479
   2e348:			; <UNDEFINED> instruction: 0xf7f19300
   2e34c:	strb	pc, [pc, r5, asr #29]	; <UNPREDICTABLE>
   2e350:	andeq	r5, r4, lr, asr #20
   2e354:	andeq	pc, r3, r0, lsl #21
   2e358:	andeq	r5, r4, r2, lsr #20
   2e35c:	andeq	r5, r4, r0, lsr #20
   2e360:	andeq	r5, r4, ip, lsl sl
   2e364:	andeq	r5, r4, r2, lsl sl
   2e368:	andeq	r0, r0, r8, asr #4
   2e36c:	muleq	r1, r6, lr
   2e370:	andeq	r0, r0, r4, asr r2
   2e374:	andeq	sl, r1, r4, ror #28
   2e378:	cfstr32mi	mvfx11, [pc], {56}	; 0x38
   2e37c:	svcvs	0x00e3447c
   2e380:	tstle	r7, r3, lsl fp
   2e384:	strbeq	pc, [r8, #-260]!	; 0xfffffefc	; <UNPREDICTABLE>
   2e388:			; <UNDEFINED> instruction: 0xf7f84628
   2e38c:	svcvs	0x00e3fb9d
   2e390:	rscsle	r2, r9, r3, lsl fp
   2e394:	tstcs	r0, r9, lsl #24
   2e398:	strbtcc	r4, [r8], #-1148	; 0xfffffb84
   2e39c:			; <UNDEFINED> instruction: 0xf7f74620
   2e3a0:	strmi	pc, [r5], -r3, ror #31
   2e3a4:	strtmi	fp, [r0], -r0, lsr #2
   2e3a8:	blx	fe3ec392 <_ZdlPv@@Base+0xfe3a8ba2>
   2e3ac:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   2e3b0:	blx	fed6c392 <_ZdlPv@@Base+0xfed28ba2>
   2e3b4:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   2e3b8:	andeq	r5, r4, r0, lsr r9
   2e3bc:	andeq	r5, r4, r4, lsl r9
   2e3c0:			; <UNDEFINED> instruction: 0xf7ffb508
   2e3c4:	blmi	16e330 <_ZdlPv@@Base+0x12ab40>
   2e3c8:			; <UNDEFINED> instruction: 0xf8c3447b
   2e3cc:	pop	{r2, r3, r4, r5, r6, r7, r8, r9, fp}
   2e3d0:			; <UNDEFINED> instruction: 0xf7fc4008
   2e3d4:	svclt	0x0000bbe5
   2e3d8:	andeq	r5, r4, r4, ror #17
   2e3dc:	svcmi	0x00f8e92d
   2e3e0:	addvc	pc, r0, pc, asr #8
   2e3e4:	cdp	7, 9, cr15, cr12, cr3, {7}
   2e3e8:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
   2e3ec:			; <UNDEFINED> instruction: 0x460744f8
   2e3f0:	ldrmi	r2, [r1], -r0, lsl #4
   2e3f4:			; <UNDEFINED> instruction: 0xf7f54610
   2e3f8:	stmdacs	r0!, {r0, r3, r7, fp, ip, sp, lr, pc}
   2e3fc:	rscsle	r4, r7, r4, lsl #12
   2e400:	svclt	0x0018280a
   2e404:	svccc	0x00fff1b0
   2e408:	strcs	fp, [r1, #-3852]	; 0xfffff0f4
   2e40c:	eorsle	r2, r6, r0, lsl #10
   2e410:	stmibvc	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
   2e414:	ldrbpl	lr, [ip, #-12]!
   2e418:	andcs	r4, r0, #55574528	; 0x3500000
   2e41c:			; <UNDEFINED> instruction: 0x46104611
   2e420:			; <UNDEFINED> instruction: 0xf874f7f5
   2e424:	svccc	0x00fff1b0
   2e428:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   2e42c:	andsle	r4, fp, r4, lsl #12
   2e430:	blmi	6b9438 <_ZdlPv@@Base+0x675c48>
   2e434:	streq	pc, [r1], -r5, lsl #2
   2e438:			; <UNDEFINED> instruction: 0xf858db04
   2e43c:	ldcpl	0, cr3, [fp, #-12]
   2e440:	mvnle	r2, r0, lsl #22
   2e444:	blle	ff9bf984 <_ZdlPv@@Base+0xff97c194>
   2e448:	bleq	12a8d8c <_ZdlPv@@Base+0x126559c>
   2e44c:			; <UNDEFINED> instruction: 0xf7e34658
   2e450:	strbmi	lr, [sl], -r8, ror #28
   2e454:			; <UNDEFINED> instruction: 0x46d94639
   2e458:			; <UNDEFINED> instruction: 0xf7e34682
   2e45c:	ldrtmi	lr, [r8], -r0, asr #30
   2e460:			; <UNDEFINED> instruction: 0xf7e34657
   2e464:			; <UNDEFINED> instruction: 0xe7d6eef6
   2e468:	movwcs	r4, #2061	; 0x80d
   2e46c:	ldrbtmi	r5, [r8], #-1403	; 0xfffffa85
   2e470:			; <UNDEFINED> instruction: 0xf7f83068
   2e474:	cmplt	sp, r9, lsr #22	; <UNPREDICTABLE>
   2e478:	pop	{r3, r4, r5, r9, sl, lr}
   2e47c:	stmdami	r9, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e480:	eorsvc	r2, fp, r0, lsl #6
   2e484:	rsbcc	r4, r8, r8, ror r4
   2e488:	blx	7ec472 <_ZdlPv@@Base+0x7a8c82>
   2e48c:	smladxcs	r0, r8, r6, r4
   2e490:	cdp	7, 13, cr15, cr14, cr3, {7}
   2e494:	svclt	0x0000e7f0
   2e498:	strdeq	pc, [r3], -r4
   2e49c:	andeq	r0, r0, r4, lsl #6
   2e4a0:	andeq	r5, r4, lr, lsr r8
   2e4a4:	andeq	r5, r4, r8, lsr #16
   2e4a8:	ldrblt	r4, [r0, #2859]!	; 0xb2b
   2e4ac:	cfstrsmi	mvf4, [fp], #-492	; 0xfffffe14
   2e4b0:			; <UNDEFINED> instruction: 0xf8d3b083
   2e4b4:	ldrbtmi	r3, [ip], #-560	; 0xfffffdd0
   2e4b8:	eorsle	r2, sl, r0, lsl #22
   2e4bc:	stmiapl	r3!, {r3, r5, r8, r9, fp, lr}^
   2e4c0:	cmnlt	fp, fp, lsl r8
   2e4c4:	andcs	r4, r2, r7, lsr #18
   2e4c8:	ldrbtmi	r4, [r9], #-2855	; 0xfffff4d9
   2e4cc:	ldrmi	r5, [sl], -r3, ror #17
   2e4d0:			; <UNDEFINED> instruction: 0xf7f19300
   2e4d4:	andlt	pc, r3, r1, lsl #28
   2e4d8:	ldrhtmi	lr, [r0], #141	; 0x8d
   2e4dc:	bllt	186c4d4 <_ZdlPv@@Base+0x1828ce4>
   2e4e0:			; <UNDEFINED> instruction: 0xff7cf7ff
   2e4e4:	cmnlt	r0, #5242880	; 0x500000
   2e4e8:	ldrbtmi	r4, [ip], #-3104	; 0xfffff3e0
   2e4ec:	stceq	8, cr15, [r0], {212}	; 0xd4
   2e4f0:			; <UNDEFINED> instruction: 0xf7e3b320
   2e4f4:	strmi	lr, [r6], -r6, lsl #30
   2e4f8:			; <UNDEFINED> instruction: 0xf7e34628
   2e4fc:	ldrtmi	lr, [r0], #-3842	; 0xfffff0fe
   2e500:			; <UNDEFINED> instruction: 0xf7e33002
   2e504:			; <UNDEFINED> instruction: 0xf8d4ee0e
   2e508:	ldrtmi	r7, [r9], -r0, lsl #24
   2e50c:			; <UNDEFINED> instruction: 0xf7e34606
   2e510:	cmncs	ip, #15232	; 0x3b80
   2e514:	andvc	r4, r3, r9, lsr #12
   2e518:			; <UNDEFINED> instruction: 0xf7e33001
   2e51c:			; <UNDEFINED> instruction: 0x4638ee3a
   2e520:	cdp	7, 9, cr15, cr6, cr3, {7}
   2e524:			; <UNDEFINED> instruction: 0xf7e34628
   2e528:			; <UNDEFINED> instruction: 0xf8c4ee94
   2e52c:	andlt	r6, r3, r0, lsl #24
   2e530:	stmdbmi	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   2e534:	blmi	336544 <_ZdlPv@@Base+0x2f2d54>
   2e538:			; <UNDEFINED> instruction: 0xe7c74479
   2e53c:	stcpl	8, cr15, [r0], {196}	; 0xc4
   2e540:	blmi	2a851c <_ZdlPv@@Base+0x264d2c>
   2e544:	stmdbmi	fp, {r1, sp}
   2e548:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2e54c:	movwls	r4, #1562	; 0x61a
   2e550:	stc2l	7, cr15, [r2, #964]	; 0x3c4
   2e554:	svclt	0x0000e7c8
   2e558:	andeq	r5, r4, r0, lsl #16
   2e55c:	andeq	pc, r3, sl, lsr #16
   2e560:	strdeq	r0, [r0], -ip
   2e564:	andeq	sl, r1, sl, lsr #26
   2e568:	andeq	r0, r0, r8, asr #4
   2e56c:	andeq	r5, r4, r2, asr #15
   2e570:	muleq	r1, r4, ip
   2e574:	andeq	sl, r1, lr, asr #25
   2e578:	addlt	fp, r2, r0, ror r5
   2e57c:	ldcmi	13, cr4, [r8], {23}
   2e580:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
   2e584:	eorscc	pc, r0, #13959168	; 0xd50000
   2e588:	blmi	5dcb3c <_ZdlPv@@Base+0x59934c>
   2e58c:	ldmdbmi	r6, {r1, sp}
   2e590:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2e594:	movwls	r4, #1562	; 0x61a
   2e598:	ldc2	7, cr15, [lr, #964]	; 0x3c4
   2e59c:	pop	{r1, ip, sp, pc}
   2e5a0:			; <UNDEFINED> instruction: 0xf7fc4070
   2e5a4:			; <UNDEFINED> instruction: 0xf7ffbafd
   2e5a8:			; <UNDEFINED> instruction: 0x4606ff19
   2e5ac:			; <UNDEFINED> instruction: 0xf7e3b150
   2e5b0:	strmi	lr, [r3], -r4, ror #27
   2e5b4:			; <UNDEFINED> instruction: 0xf8c54630
   2e5b8:	andlt	r3, r2, ip, lsr r2
   2e5bc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   2e5c0:	cdplt	7, 4, cr15, cr4, cr3, {7}
   2e5c4:	andcs	r4, r2, r7, lsl #22
   2e5c8:	stmiapl	r3!, {r3, r8, fp, lr}^
   2e5cc:			; <UNDEFINED> instruction: 0x461a4479
   2e5d0:			; <UNDEFINED> instruction: 0xf7f19300
   2e5d4:	andlt	pc, r2, r1, lsl #27
   2e5d8:	svclt	0x0000bd70
   2e5dc:	andeq	r5, r4, ip, lsr #14
   2e5e0:	andeq	pc, r3, lr, asr r7	; <UNPREDICTABLE>
   2e5e4:	andeq	r0, r0, r8, asr #4
   2e5e8:	andeq	sl, r1, r2, lsr #25
   2e5ec:	muleq	r1, r0, ip
   2e5f0:	mvnsmi	lr, sp, lsr #18
   2e5f4:	blmi	901e84 <_ZdlPv@@Base+0x8be694>
   2e5f8:	ldrbtmi	r4, [lr], #-2595	; 0xfffff5dd
   2e5fc:	andhi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   2e600:			; <UNDEFINED> instruction: 0xf8d858b2
   2e604:	ldmdavs	r2, {ip, sp}
   2e608:	mlale	pc, r3, r2, r4	; <UNPREDICTABLE>
   2e60c:	andcs	r2, r1, r0, lsl #2
   2e610:			; <UNDEFINED> instruction: 0xffdef7fa
   2e614:	ldrbtmi	r4, [ip], #-3101	; 0xfffff3e3
   2e618:			; <UNDEFINED> instruction: 0xf0236fe3
   2e61c:	blcs	36f264 <_ZdlPv@@Base+0x32ba74>
   2e620:	andle	r4, r9, r7, lsl #12
   2e624:	strbeq	pc, [r8, #-260]!	; 0xfffffefc	; <UNPREDICTABLE>
   2e628:			; <UNDEFINED> instruction: 0xf7f84628
   2e62c:	svcvs	0x00e3fa4d
   2e630:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   2e634:	mvnsle	r2, sp, lsl #22
   2e638:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
   2e63c:	ldrdcc	pc, [r0], r3	; <UNPREDICTABLE>
   2e640:			; <UNDEFINED> instruction: 0xb12fb96b
   2e644:	ldrdeq	pc, [r0], -r8
   2e648:	stmdavs	r3, {r0, r3, r4, r5, r9, sl, lr}
   2e64c:			; <UNDEFINED> instruction: 0x47986a5b
   2e650:	pop	{r4, fp, lr}
   2e654:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
   2e658:			; <UNDEFINED> instruction: 0xf7f83068
   2e65c:	blmi	3dcf38 <_ZdlPv@@Base+0x399748>
   2e660:	ldmpl	r3!, {r8, sp}^
   2e664:			; <UNDEFINED> instruction: 0xf7ef6818
   2e668:			; <UNDEFINED> instruction: 0xe7eafb3d
   2e66c:	ldrdcc	pc, [r4], r3
   2e670:	sbcle	r2, fp, r0, lsl #22
   2e674:	ldrhmi	lr, [r0, #141]!	; 0x8d
   2e678:			; <UNDEFINED> instruction: 0xf7fe2081
   2e67c:	svclt	0x0000baf5
   2e680:	andeq	pc, r3, r6, ror #13
   2e684:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2e688:	andeq	r0, r0, ip, lsl #3
   2e68c:	muleq	r4, r6, r6
   2e690:	andeq	r5, r4, r2, ror r6
   2e694:	andeq	r5, r4, r6, asr r6
   2e698:	andeq	r0, r0, ip, ror #4
   2e69c:	blmi	1881024 <_ZdlPv@@Base+0x183d834>
   2e6a0:	push	{r1, r3, r4, r5, r6, sl, lr}
   2e6a4:	strdlt	r4, [lr], r0
   2e6a8:	mrrcmi	8, 13, r5, pc, cr3	; <UNPREDICTABLE>
   2e6ac:	movwls	r6, #55323	; 0xd81b
   2e6b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e6b4:	blmi	17c1030 <_ZdlPv@@Base+0x177d840>
   2e6b8:	stmiapl	r2!, {r2, r3, r4, r5, r6, sl, lr}
   2e6bc:	ldmdavs	r2, {r1, r2, r5, r6, r7, fp, ip, lr}
   2e6c0:	addsmi	r6, r3, #3342336	; 0x330000
   2e6c4:	addhi	pc, r6, r0
   2e6c8:	andcs	r2, r1, r0, lsl #2
   2e6cc:			; <UNDEFINED> instruction: 0xff80f7fa
   2e6d0:	ldrbtmi	r4, [sp], #-3416	; 0xfffff2a8
   2e6d4:			; <UNDEFINED> instruction: 0xf0236feb
   2e6d8:	blcs	36f320 <_ZdlPv@@Base+0x32bb30>
   2e6dc:	andle	r4, r9, r7, lsl #12
   2e6e0:	stmdaeq	r8!, {r0, r2, r8, ip, sp, lr, pc}^
   2e6e4:			; <UNDEFINED> instruction: 0xf7f84640
   2e6e8:	svcvs	0x00ebf9ef
   2e6ec:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   2e6f0:	mvnsle	r2, sp, lsl #22
   2e6f4:	ldrbtmi	r4, [fp], #-2896	; 0xfffff4b0
   2e6f8:	ldrdcc	pc, [r0], r3	; <UNPREDICTABLE>
   2e6fc:	cmple	r4, r0, lsl #22
   2e700:	suble	r2, r2, r0, lsl #30
   2e704:	cdp	7, 3, cr15, cr6, cr3, {7}
   2e708:	movwcs	r4, #3404	; 0xd4c
   2e70c:	ldrbtmi	r4, [sp], #-1593	; 0xfffff9c7
   2e710:	andvs	r4, r3, sl, lsl r6
   2e714:			; <UNDEFINED> instruction: 0xf5054680
   2e718:			; <UNDEFINED> instruction: 0xf01570dc
   2e71c:	strmi	pc, [r5], -r5, asr #22
   2e720:	rsble	r2, r0, r0, lsl #16
   2e724:			; <UNDEFINED> instruction: 0x9118f8df
   2e728:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   2e72c:			; <UNDEFINED> instruction: 0xa114f8df
   2e730:	ldrbtmi	r2, [r9], #1793	; 0x701
   2e734:			; <UNDEFINED> instruction: 0x462844fa
   2e738:	stcl	7, cr15, [lr, #-908]!	; 0xfffffc74
   2e73c:	andsle	r1, fp, r2, asr #24
   2e740:	blle	ef8748 <_ZdlPv@@Base+0xeb4f58>
   2e744:	stmiapl	r3!, {r6, r8, r9, fp, lr}^
   2e748:	blcs	457bc <_ZdlPv@@Base+0x1fcc>
   2e74c:			; <UNDEFINED> instruction: 0x4601d036
   2e750:			; <UNDEFINED> instruction: 0xf0114640
   2e754:			; <UNDEFINED> instruction: 0xf8d9fc93
   2e758:	ldrbeq	r3, [fp], #-0
   2e75c:	blmi	f23f10 <_ZdlPv@@Base+0xee0720>
   2e760:	ldrbmi	r4, [r1], -r2, asr #12
   2e764:	stmiapl	r3!, {sp}^
   2e768:			; <UNDEFINED> instruction: 0xf7f19300
   2e76c:			; <UNDEFINED> instruction: 0x4628fcb5
   2e770:	ldcl	7, cr15, [r2, #-908]	; 0xfffffc74
   2e774:	mvnle	r1, r2, asr #24
   2e778:	ldmdavs	r0!, {r0, r1, r2, r5, r8, fp, ip, sp, pc}
   2e77c:	stmdavs	r3, {r1, r3, r8, sp}
   2e780:			; <UNDEFINED> instruction: 0x479868db
   2e784:			; <UNDEFINED> instruction: 0xf7e34628
   2e788:	ldmdami	r1!, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   2e78c:	rsbcc	r4, r8, r8, ror r4
   2e790:			; <UNDEFINED> instruction: 0xf99af7f8
   2e794:	blmi	901058 <_ZdlPv@@Base+0x8bd868>
   2e798:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e79c:	blls	38880c <_ZdlPv@@Base+0x34501c>
   2e7a0:	teqle	fp, sl, asr r0
   2e7a4:	pop	{r1, r2, r3, ip, sp, pc}
   2e7a8:	blmi	b10770 <_ZdlPv@@Base+0xaccf80>
   2e7ac:	stmiapl	r3!, {r8, sp}^
   2e7b0:			; <UNDEFINED> instruction: 0xf7ef6818
   2e7b4:	svccs	0x0000fa97
   2e7b8:	strb	sp, [r6, r4, lsr #3]!
   2e7bc:			; <UNDEFINED> instruction: 0xf1a06833
   2e7c0:	blx	fedf03f0 <_ZdlPv@@Base+0xfedacc00>
   2e7c4:	sbclt	pc, r1, #35389440	; 0x21c0000
   2e7c8:			; <UNDEFINED> instruction: 0x4618681a
   2e7cc:	ldmvs	r3, {r0, r1, r2, r3, r4, r5, r6, r8, fp}^
   2e7d0:			; <UNDEFINED> instruction: 0xe7b04798
   2e7d4:	ldrdcc	pc, [r4], r3
   2e7d8:			; <UNDEFINED> instruction: 0xf43f2b00
   2e7dc:	addcs	sl, r2, r5, ror pc
   2e7e0:	blx	10ec7e0 <_ZdlPv@@Base+0x10a8ff0>
   2e7e4:	bge	168744 <_ZdlPv@@Base+0x124f54>
   2e7e8:	andls	r4, r3, #59768832	; 0x3900000
   2e7ec:	ldcmi	6, cr4, [r7, #-64]	; 0xffffffc0
   2e7f0:	ldc2	0, cr15, [r4], #-68	; 0xffffffbc
   2e7f4:	ldrdeq	pc, [r0], -r8
   2e7f8:	ldcl	7, cr15, [r2], #-908	; 0xfffffc74
   2e7fc:	movwls	sl, #11016	; 0x2b08
   2e800:	ldrmi	r4, [r8], -r1, lsl #12
   2e804:	stc2	0, cr15, [sl], #-68	; 0xffffffbc
   2e808:	ldmdbmi	r4, {r2, r5, r6, r8, fp, ip, lr}
   2e80c:	ldmib	sp, {r1, sp}^
   2e810:	ldrbtmi	r3, [r9], #-514	; 0xfffffdfe
   2e814:			; <UNDEFINED> instruction: 0xf7f19400
   2e818:	sbfx	pc, pc, #24, #23
   2e81c:	ldcl	7, cr15, [ip], {227}	; 0xe3
   2e820:	andeq	pc, r3, r0, asr #12
   2e824:	andeq	r0, r0, ip, ror r1
   2e828:	andeq	pc, r3, r8, lsr #12
   2e82c:	andeq	r0, r0, ip, lsl #3
   2e830:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2e834:	ldrdeq	r5, [r4], -sl
   2e838:			; <UNDEFINED> instruction: 0x000455b6
   2e83c:	muleq	r4, lr, r5
   2e840:	ldrdeq	pc, [r3], -sl
   2e844:	andeq	r9, r1, r8, asr #8
   2e848:	andeq	r0, r0, r4, lsl #6
   2e84c:	andeq	r0, r0, r8, asr #4
   2e850:	andeq	r5, r4, r0, lsr #10
   2e854:	andeq	pc, r3, r8, asr #10
   2e858:	andeq	r0, r0, ip, ror #4
   2e85c:	andeq	r9, r1, r2, asr #16
   2e860:	tstcs	r0, r3, ror #20
   2e864:	andcs	r4, r1, r3, ror #22
   2e868:	push	{r1, r3, r4, r5, r6, sl, lr}
   2e86c:	strdlt	r4, [ip], r0
   2e870:	svcmi	0x006158d3
   2e874:	movwls	r6, #47131	; 0xb81b
   2e878:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e87c:	mcr2	7, 5, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
   2e880:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   2e884:	adchi	pc, sl, r0
   2e888:			; <UNDEFINED> instruction: 0x46064c5c
   2e88c:	svcvs	0x00e3447c
   2e890:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   2e894:	andle	r2, r9, sp, lsl #22
   2e898:	strbeq	pc, [r8, #-260]!	; 0xfffffefc	; <UNPREDICTABLE>
   2e89c:			; <UNDEFINED> instruction: 0xf7f84628
   2e8a0:	svcvs	0x00e3f913
   2e8a4:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
   2e8a8:	mvnsle	r2, sp, lsl #22
   2e8ac:	ldrsbhi	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
   2e8b0:	ldrtmi	sl, [r1], -r5, lsl #26
   2e8b4:			; <UNDEFINED> instruction: 0x462a44f8
   2e8b8:	ldrdeq	pc, [r0], -r8
   2e8bc:			; <UNDEFINED> instruction: 0xf9def015
   2e8c0:	teqlt	r8, #4, 12	; 0x400000
   2e8c4:	andcs	r9, r0, #81920	; 0x14000
   2e8c8:			; <UNDEFINED> instruction: 0xf015a806
   2e8cc:	bls	1ee248 <_ZdlPv@@Base+0x1aaa58>
   2e8d0:	andvc	pc, ip, pc, asr #8
   2e8d4:			; <UNDEFINED> instruction: 0xf0149203
   2e8d8:	strtmi	pc, [r1], -r7, ror #30
   2e8dc:	movwcs	r9, #2563	; 0xa03
   2e8e0:			; <UNDEFINED> instruction: 0xf7f14604
   2e8e4:			; <UNDEFINED> instruction: 0x4620f93d
   2e8e8:	mcr2	7, 3, pc, cr12, cr1, {7}	; <UNPREDICTABLE>
   2e8ec:	tstlt	r8, r5, lsl #16
   2e8f0:	stc	7, cr15, [lr], #908	; 0x38c
   2e8f4:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
   2e8f8:			; <UNDEFINED> instruction: 0xf7f83068
   2e8fc:	bmi	10ecc98 <_ZdlPv@@Base+0x10a94a8>
   2e900:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
   2e904:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2e908:	subsmi	r9, sl, fp, lsl #22
   2e90c:	andlt	sp, ip, r9, ror #2
   2e910:			; <UNDEFINED> instruction: 0x87f0e8bd
   2e914:			; <UNDEFINED> instruction: 0xf7e34630
   2e918:	ldmdbmi	ip!, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   2e91c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2e920:	ldrtmi	r4, [r0], -r1, lsl #13
   2e924:	stc	7, cr15, [r4], {227}	; 0xe3
   2e928:	ldmdbmi	r9!, {r5, r6, r7, r8, ip, sp, pc}
   2e92c:	streq	pc, [r5], #-425	; 0xfffffe57
   2e930:	andcs	r1, r5, #48, 18	; 0xc0000
   2e934:			; <UNDEFINED> instruction: 0xf7e34479
   2e938:	cmnlt	r8, #124, 24	; 0x7c00
   2e93c:	ldrtmi	sl, [r1], -r6, lsl #24
   2e940:			; <UNDEFINED> instruction: 0xf0114620
   2e944:	blmi	d2d778 <_ZdlPv@@Base+0xce9f88>
   2e948:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2e94c:	ldrble	r0, [r1, #731]	; 0x2db
   2e950:			; <UNDEFINED> instruction: 0x46224b31
   2e954:	andcs	r4, r0, r1, lsr r9
   2e958:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   2e95c:			; <UNDEFINED> instruction: 0xf7f19300
   2e960:			; <UNDEFINED> instruction: 0xe7c7fbbb
   2e964:	andeq	pc, r6, r9, lsl #2
   2e968:			; <UNDEFINED> instruction: 0xf7e34c2d
   2e96c:	vldmdbne	r1!, {d30-<overflow reg d74>}
   2e970:	sxtab16mi	r4, r2, ip, ror #8
   2e974:	bl	feeec908 <_ZdlPv@@Base+0xfeea9118>
   2e978:			; <UNDEFINED> instruction: 0x462a4651
   2e97c:	stmdavs	r0!, {r0, r1, r9, sl, lr}
   2e980:	andsvs	r8, r8, r4, lsr #17
   2e984:			; <UNDEFINED> instruction: 0xf8d8809c
   2e988:			; <UNDEFINED> instruction: 0xf0150000
   2e98c:			; <UNDEFINED> instruction: 0x4604f977
   2e990:			; <UNDEFINED> instruction: 0xf7e34650
   2e994:	stccs	12, cr14, [r0], {94}	; 0x5e
   2e998:	bfi	sp, r4, #3, #4
   2e99c:	andeq	pc, r6, r9, lsl #2
   2e9a0:	bl	fefec934 <_ZdlPv@@Base+0xfefa9144>
   2e9a4:			; <UNDEFINED> instruction: 0x46224b1f
   2e9a8:	ldrbtmi	r4, [fp], #-1585	; 0xfffff9cf
   2e9ac:	ldmdavs	r8, {r7, r9, sl, lr}
   2e9b0:			; <UNDEFINED> instruction: 0xf8c8889b
   2e9b4:	strbmi	r0, [r0], -r0
   2e9b8:	andcc	pc, r4, r8, lsr #17
   2e9bc:	mrrc	7, 14, pc, sl, cr3	; <UNPREDICTABLE>
   2e9c0:			; <UNDEFINED> instruction: 0x462a4b19
   2e9c4:	ldrbtmi	r4, [fp], #-1601	; 0xfffff9bf
   2e9c8:			; <UNDEFINED> instruction: 0xf0156818
   2e9cc:			; <UNDEFINED> instruction: 0x4604f957
   2e9d0:			; <UNDEFINED> instruction: 0xf7e34640
   2e9d4:	stccs	12, cr14, [r0], {62}	; 0x3e
   2e9d8:			; <UNDEFINED> instruction: 0xe773d0b0
   2e9dc:			; <UNDEFINED> instruction: 0xf8e0f7fc
   2e9e0:			; <UNDEFINED> instruction: 0xf7e3e78d
   2e9e4:			; <UNDEFINED> instruction: 0x4620ebfa
   2e9e8:			; <UNDEFINED> instruction: 0xff02f014
   2e9ec:	bl	ffeec980 <_ZdlPv@@Base+0xffea9190>
   2e9f0:	andeq	pc, r3, r8, ror r4	; <UNPREDICTABLE>
   2e9f4:	andeq	r0, r0, ip, ror r1
   2e9f8:	andeq	pc, r3, r0, ror #8
   2e9fc:	andeq	r5, r4, r0, lsr #8
   2ea00:	muleq	r3, r4, r7
   2ea04:			; <UNDEFINED> instruction: 0x000453b6
   2ea08:	ldrdeq	pc, [r3], -lr
   2ea0c:	andeq	sl, r1, lr, asr #18
   2ea10:	andeq	sl, r1, r0, asr #18
   2ea14:	andeq	pc, r3, r4, asr #13
   2ea18:	andeq	r0, r0, r8, asr #4
   2ea1c:	andeq	sl, r1, r2, lsr #18
   2ea20:	andeq	sl, r1, r4, lsl #18
   2ea24:	andeq	sl, r1, r2, asr #17
   2ea28:	andeq	pc, r3, r2, lsl #13
   2ea2c:			; <UNDEFINED> instruction: 0x460cb5f8
   2ea30:			; <UNDEFINED> instruction: 0xf8eaf7f3
   2ea34:	stc2l	7, cr15, [r6, #964]	; 0x3c4
   2ea38:	svcmi	0x001e481d
   2ea3c:	mrcmi	4, 0, r4, cr14, cr8, {3}
   2ea40:	ldcmi	0, cr3, [lr, #-416]	; 0xfffffe60
   2ea44:			; <UNDEFINED> instruction: 0xf840f7f8
   2ea48:	cmncs	r5, r0, lsr #12
   2ea4c:			; <UNDEFINED> instruction: 0xf00f447f
   2ea50:	blmi	72db84 <_ZdlPv@@Base+0x6ea394>
   2ea54:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
   2ea58:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   2ea5c:			; <UNDEFINED> instruction: 0x3c03e9d1
   2ea60:	strbmi	r4, [r3, #-1540]!	; 0xfffff9fc
   2ea64:	andeq	pc, r1, #-1073741824	; 0xc0000000
   2ea68:	sbcvs	sp, sl, r0, lsl r2
   2ea6c:			; <UNDEFINED> instruction: 0x46137818
   2ea70:	mvnsle	r2, sl, lsl #16
   2ea74:	andcc	pc, r4, #14090240	; 0xd70000
   2ea78:			; <UNDEFINED> instruction: 0xf8c72000
   2ea7c:			; <UNDEFINED> instruction: 0xf8c70204
   2ea80:	ldrmi	r3, [r3], -r0, lsl #4
   2ea84:			; <UNDEFINED> instruction: 0xf1034563
   2ea88:	mvnle	r0, #268435456	; 0x10000000
   2ea8c:			; <UNDEFINED> instruction: 0xf7f12000
   2ea90:	stmdacs	sl, {r0, r2, r3, r8, fp, ip, sp, lr, pc}
   2ea94:	andcc	sp, r1, r5
   2ea98:	ldmdavs	r1!, {r0, r1, r2, ip, lr, pc}
   2ea9c:			; <UNDEFINED> instruction: 0x3c03e9d1
   2eaa0:	stmdavs	r9!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2eaa4:			; <UNDEFINED> instruction: 0x2c03e9d1
   2eaa8:	strtmi	lr, [r0], -r4, ror #15
   2eaac:	svclt	0x0000bdf8
   2eab0:	andeq	r5, r4, r0, ror r2
   2eab4:	andeq	r5, r4, r0, ror #4
   2eab8:	strdeq	pc, [r3], -r8
   2eabc:	strdeq	pc, [r3], -r6
   2eac0:	strdeq	pc, [r3], -r4
   2eac4:	cfldr32mi	mvfx11, [fp], {56}	; 0x38
   2eac8:	svcvs	0x00e3447c
   2eacc:	tstle	r7, r3, lsl fp
   2ead0:	strbeq	pc, [r8, #-260]!	; 0xfffffefc	; <UNPREDICTABLE>
   2ead4:			; <UNDEFINED> instruction: 0xf7f74628
   2ead8:	svcvs	0x00e3fff7
   2eadc:	rscsle	r2, r9, r3, lsl fp
   2eae0:	andseq	pc, r0, #35	; 0x23
   2eae4:	eorle	r2, r1, sp, lsl #20
   2eae8:	ldcmi	13, cr4, [r4], {19}
   2eaec:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
   2eaf0:	and	r3, r8, r8, ror #10
   2eaf4:	rsbeq	pc, r8, r4, lsl #2
   2eaf8:			; <UNDEFINED> instruction: 0xffe6f7f7
   2eafc:			; <UNDEFINED> instruction: 0xf0236fe3
   2eb00:	bcs	36f348 <_ZdlPv@@Base+0x32bb58>
   2eb04:	blcs	522b54 <_ZdlPv@@Base+0x4df364>
   2eb08:	blcs	69e770 <_ZdlPv@@Base+0x65af80>
   2eb0c:	strdcs	sp, [r1, -r2]
   2eb10:			; <UNDEFINED> instruction: 0xf7f74628
   2eb14:	cmplt	r8, r9, lsr #24	; <UNPREDICTABLE>
   2eb18:	andcs	r6, r0, #12779520	; 0xc30000
   2eb1c:	ldrmi	r6, [r8], -r2, asr #1
   2eb20:	rscle	r2, r7, r0, lsl #22
   2eb24:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}^
   2eb28:			; <UNDEFINED> instruction: 0xe7e34798
   2eb2c:	ldrhtmi	lr, [r8], -sp
   2eb30:	ldmdalt	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2eb34:	andeq	r5, r4, r4, ror #3
   2eb38:	andeq	r5, r4, r0, asr #3
   2eb3c:			; <UNDEFINED> instruction: 0x000451be
   2eb40:	blmi	ffe01720 <_ZdlPv@@Base+0xffdbdf30>
   2eb44:	push	{r1, r3, r4, r5, r6, sl, lr}
   2eb48:	strdlt	r4, [sp], r0
   2eb4c:	ldclmi	8, cr5, [r5], #844	; 0x34c
   2eb50:	movwls	r6, #47131	; 0xb81b
   2eb54:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2eb58:	ldrbtmi	r4, [ip], #-3059	; 0xfffff40d
   2eb5c:	movwls	r4, #17531	; 0x447b
   2eb60:	blcs	50aaf4 <_ZdlPv@@Base+0x4c7304>
   2eb64:			; <UNDEFINED> instruction: 0xf104d107
   2eb68:	strtmi	r0, [r8], -r8, ror #10
   2eb6c:			; <UNDEFINED> instruction: 0xffacf7f7
   2eb70:	blcs	50ab04 <_ZdlPv@@Base+0x4c7314>
   2eb74:	strdcs	sp, [r1], -r9
   2eb78:	stc2l	7, cr15, [sl, #1008]!	; 0x3f0
   2eb7c:	stmdacs	r0, {r0, r1, ip, pc}
   2eb80:	addshi	pc, sp, r0
   2eb84:	blx	fffecb68 <_ZdlPv@@Base+0xfffa9378>
   2eb88:			; <UNDEFINED> instruction: 0xf8df4de8
   2eb8c:	strcs	r8, [r0], #-932	; 0xfffffc5c
   2eb90:	movls	pc, #14614528	; 0xdf0000
   2eb94:	blmi	ffa3fd90 <_ZdlPv@@Base+0xff9fc5a0>
   2eb98:			; <UNDEFINED> instruction: 0xf10544f8
   2eb9c:	ldrbtmi	r0, [r9], #1640	; 0x668
   2eba0:	movwls	r4, #9339	; 0x247b
   2eba4:	msreq	SPSR_f, #1073741826	; 0x40000002
   2eba8:	strmi	r9, [r7], -r5, lsl #6
   2ebac:	ldrsbtcc	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   2ebb0:	andseq	pc, r0, #35	; 0x23
   2ebb4:	tstle	r4, sp, lsl #20
   2ebb8:			; <UNDEFINED> instruction: 0x4630e056
   2ebbc:			; <UNDEFINED> instruction: 0xff84f7f7
   2ebc0:	blcs	50ab74 <_ZdlPv@@Base+0x4c7384>
   2ebc4:	strdlt	sp, [ip, #9]
   2ebc8:			; <UNDEFINED> instruction: 0x2070f899
   2ebcc:	svclt	0x00082a2d
   2ebd0:			; <UNDEFINED> instruction: 0xf0002b02
   2ebd4:	ldmib	r4, {r3, r7, pc}^
   2ebd8:	addsmi	r2, sl, #603979776	; 0x24000000
   2ebdc:	adcsmi	sp, ip, #38	; 0x26
   2ebe0:	msrhi	CPSR_fx, r0
   2ebe4:	andcs	r6, r1, #123904	; 0x1e400
   2ebe8:	stmdals	r2, {r0, r1, r3, r4, r5, r7, r8, r9, fp, sp, lr}
   2ebec:	strls	r4, [r6], #-665	; 0xfffffd67
   2ebf0:	addcs	pc, r0, #192, 16	; 0xc00000
   2ebf4:			; <UNDEFINED> instruction: 0xf841d071
   2ebf8:	cmnvs	r9, #4, 22	; 0x1000
   2ebfc:	teqlt	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   2ec00:	ldrbtmi	r2, [fp], #257	; 0x101
   2ec04:	beq	1a6b038 <_ZdlPv@@Base+0x1a27848>
   2ec08:			; <UNDEFINED> instruction: 0xf7f74650
   2ec0c:	strmi	pc, [r4], -sp, lsr #23
   2ec10:			; <UNDEFINED> instruction: 0xf7f74650
   2ec14:	stccs	15, cr15, [r0], {89}	; 0x59
   2ec18:			; <UNDEFINED> instruction: 0xf8dbd1c8
   2ec1c:	blcs	37ae14 <_ZdlPv@@Base+0x337624>
   2ec20:	addshi	pc, r2, r0
   2ec24:			; <UNDEFINED> instruction: 0xffbcf7fb
   2ec28:			; <UNDEFINED> instruction: 0xe08e6abb
   2ec2c:	movwcs	lr, #51668	; 0xc9d4
   2ec30:			; <UNDEFINED> instruction: 0xd1d4429a
   2ec34:	mulslt	r8, r4, r8
   2ec38:			; <UNDEFINED> instruction: 0xf1bb4658
   2ec3c:			; <UNDEFINED> instruction: 0xf0000f00
   2ec40:	bmi	ff00eeb0 <_ZdlPv@@Base+0xfefcb6c0>
   2ec44:	bvs	feef7050 <_ZdlPv@@Base+0xfeeb3860>
   2ec48:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   2ec4c:			; <UNDEFINED> instruction: 0xf8c20006
   2ec50:	bvs	ffeb3658 <_ZdlPv@@Base+0xffe6fe68>
   2ec54:			; <UNDEFINED> instruction: 0xf0004293
   2ec58:			; <UNDEFINED> instruction: 0xf10380f6
   2ec5c:	strmi	r0, [r1], -r8, lsl #4
   2ec60:	andeq	lr, r3, r3, lsl #17
   2ec64:			; <UNDEFINED> instruction: 0xe7c962ba
   2ec68:	rsble	r2, sp, r0, lsl #24
   2ec6c:	movwcs	lr, #39380	; 0x99d4
   2ec70:			; <UNDEFINED> instruction: 0xd159429a
   2ec74:	movwcs	lr, #51668	; 0xc9d4
   2ec78:			; <UNDEFINED> instruction: 0xd155429a
   2ec7c:	strtmi	r7, [r8], -r5, lsr #28
   2ec80:			; <UNDEFINED> instruction: 0xf0402d00
   2ec84:	strtmi	r8, [r0], -sp, ror #1
   2ec88:	ldc2l	0, cr15, [lr], {17}
   2ec8c:	vmlal.s8	q1, d0, d0
   2ec90:	bge	1cf034 <_ZdlPv@@Base+0x18b844>
   2ec94:	andls	r9, r2, #49152	; 0xc000
   2ec98:			; <UNDEFINED> instruction: 0xf0114610
   2ec9c:	blmi	feaad420 <_ZdlPv@@Base+0xfea69c30>
   2eca0:	ldrbtmi	r9, [fp], #-2562	; 0xfffff5fe
   2eca4:			; <UNDEFINED> instruction: 0xf013681b
   2eca8:	andle	r0, r8, r0, lsl #31
   2ecac:	strtmi	r4, [r8], -r6, lsr #23
   2ecb0:	stmibmi	r6!, {r2, sl, fp, ip, pc}
   2ecb4:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2ecb8:			; <UNDEFINED> instruction: 0xf7f19300
   2ecbc:			; <UNDEFINED> instruction: 0xf7fbfa0d
   2ecc0:	bmi	fe92ea84 <_ZdlPv@@Base+0xfe8eb294>
   2ecc4:	ldrbtmi	r4, [sl], #-2966	; 0xfffff46a
   2ecc8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2eccc:	subsmi	r9, sl, fp, lsl #22
   2ecd0:	rscshi	pc, r7, r0, asr #32
   2ecd4:	pop	{r0, r2, r3, ip, sp, pc}
   2ecd8:	bge	1d2ca0 <_ZdlPv@@Base+0x18f4b0>
   2ecdc:	eorseq	pc, r0, r7, lsl #2
   2ece0:			; <UNDEFINED> instruction: 0xf8baf002
   2ece4:			; <UNDEFINED> instruction: 0xf8dde78a
   2ece8:			; <UNDEFINED> instruction: 0x4650a014
   2ecec:	mcr2	7, 7, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
   2ecf0:	ldrbmi	r2, [r0], -r1, lsl #2
   2ecf4:	blx	e6ccda <_ZdlPv@@Base+0xe294ea>
   2ecf8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   2ecfc:	sbchi	pc, r2, r0
   2ed00:	andne	lr, r9, #212, 18	; 0x350000
   2ed04:			; <UNDEFINED> instruction: 0xd0534291
   2ed08:	ldrbtmi	r4, [fp], #-2962	; 0xfffff46e
   2ed0c:			; <UNDEFINED> instruction: 0x061c681b
   2ed10:	ldmibmi	r1, {r0, r2, r4, r6, r7, r8, sl, ip, lr, pc}
   2ed14:	blmi	fe336d1c <_ZdlPv@@Base+0xfe2f352c>
   2ed18:	bls	13ff04 <_ZdlPv@@Base+0xfc714>
   2ed1c:			; <UNDEFINED> instruction: 0x461a58d3
   2ed20:			; <UNDEFINED> instruction: 0xf7f19300
   2ed24:			; <UNDEFINED> instruction: 0xe7caf9d9
   2ed28:			; <UNDEFINED> instruction: 0xd01a42bc
   2ed2c:	andne	lr, sp, #3522560	; 0x35c000
   2ed30:	blmi	fe2b6d3c <_ZdlPv@@Base+0xfe27354c>
   2ed34:	strls	r4, [r6], #-657	; 0xfffffd6f
   2ed38:			; <UNDEFINED> instruction: 0xf8c3447b
   2ed3c:			; <UNDEFINED> instruction: 0xf0000280
   2ed40:			; <UNDEFINED> instruction: 0xf8418089
   2ed44:	cmnvs	r9, #4, 22	; 0x1000
   2ed48:	bvs	1ec983c <_ZdlPv@@Base+0x1e8604c>
   2ed4c:			; <UNDEFINED> instruction: 0xd057429a
   2ed50:	ldrtmi	r4, [sl], -r3, lsl #17
   2ed54:	ldrbtmi	r9, [r8], #-2307	; 0xfffff6fd
   2ed58:	andsvc	pc, r0, r0, lsl #10
   2ed5c:			; <UNDEFINED> instruction: 0xf804f7e5
   2ed60:	blmi	fe068c1c <_ZdlPv@@Base+0xfe02542c>
   2ed64:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2ed68:	strle	r0, [r8, #1563]!	; 0x61b
   2ed6c:	andcs	r4, r0, lr, ror r9
   2ed70:	ldrbtmi	r4, [r9], #-2933	; 0xfffff48b
   2ed74:			; <UNDEFINED> instruction: 0x4620e7d1
   2ed78:	stc2l	0, cr15, [r6], #-68	; 0xffffffbc
   2ed7c:			; <UNDEFINED> instruction: 0xf6bf2800
   2ed80:	bge	1dab08 <_ZdlPv@@Base+0x197318>
   2ed84:	andls	r9, r2, #49152	; 0xc000
   2ed88:			; <UNDEFINED> instruction: 0xf0114610
   2ed8c:	ldmdbmi	r7!, {r0, r1, r2, r5, r6, r8, fp, ip, sp, lr, pc}^
   2ed90:	ldrbtmi	r9, [r9], #-2562	; 0xfffff5fe
   2ed94:			; <UNDEFINED> instruction: 0xf0116809
   2ed98:	addsle	r0, r0, r0, lsl #31
   2ed9c:	ldrbmi	r4, [r8], -sl, ror #24
   2eda0:	ldmdbmi	r3!, {r2, r8, r9, fp, ip, pc}^
   2eda4:	ldrbtmi	r5, [r9], #-2331	; 0xfffff6e5
   2eda8:			; <UNDEFINED> instruction: 0xf7f19300
   2edac:			; <UNDEFINED> instruction: 0xe786f995
   2edb0:	andne	lr, ip, #212, 18	; 0x350000
   2edb4:			; <UNDEFINED> instruction: 0xd1a74291
   2edb8:	andne	lr, r9, #208, 18	; 0x340000
   2edbc:			; <UNDEFINED> instruction: 0xd1a34291
   2edc0:	andne	lr, ip, #208, 18	; 0x340000
   2edc4:			; <UNDEFINED> instruction: 0xd19f4291
   2edc8:	bcs	4e658 <_ZdlPv@@Base+0xae68>
   2edcc:	addhi	pc, sl, r0
   2edd0:	ldrmi	r7, [r4], -r3, lsl #28
   2edd4:	rsbsle	r2, r6, r0, lsl #22
   2edd8:	bmi	19c0640 <_ZdlPv@@Base+0x197ce50>
   2eddc:	bvs	feef71e8 <_ZdlPv@@Base+0xfeeb39f8>
   2ede0:	strls	r4, [r6], #-1146	; 0xfffffb86
   2ede4:			; <UNDEFINED> instruction: 0xf8c29007
   2ede8:	bvs	ffeb37f0 <_ZdlPv@@Base+0xffe70000>
   2edec:	mlale	sl, r3, r2, r4
   2edf0:			; <UNDEFINED> instruction: 0xf1034601
   2edf4:	strtmi	r0, [r0], -r8, lsl #4
   2edf8:	andeq	lr, r3, r3, lsl #17
   2edfc:			; <UNDEFINED> instruction: 0xe6fd62ba
   2ee00:	movwcs	lr, #51671	; 0xc9d7
   2ee04:			; <UNDEFINED> instruction: 0xd1a3429a
   2ee08:	stmdbls	r3, {r1, r2, r9, fp, sp, pc}
   2ee0c:	ldrmi	r9, [r0], -r2, lsl #4
   2ee10:			; <UNDEFINED> instruction: 0xf924f011
   2ee14:	bls	c1b7c <_ZdlPv@@Base+0x7e38c>
   2ee18:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2ee1c:	svceq	0x0080f013
   2ee20:	svcge	0x004df43f
   2ee24:	andcs	r9, r0, r4, lsl #24
   2ee28:	ldmdbmi	r4, {r0, r1, r2, r6, r8, r9, fp, lr}^
   2ee2c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2ee30:			; <UNDEFINED> instruction: 0xf7f19300
   2ee34:	smlsld	pc, r2, r1, r9	; <UNPREDICTABLE>
   2ee38:	ldrbtmi	r4, [fp], #-2897	; 0xfffff4af
   2ee3c:			; <UNDEFINED> instruction: 0x061a681b
   2ee40:	svcge	0x003df57f
   2ee44:	bge	1e8c94 <_ZdlPv@@Base+0x1a54a4>
   2ee48:	eoreq	pc, r4, r7, lsl #2
   2ee4c:			; <UNDEFINED> instruction: 0xf0014619
   2ee50:			; <UNDEFINED> instruction: 0xe6d3ff77
   2ee54:			; <UNDEFINED> instruction: 0xf107aa06
   2ee58:			; <UNDEFINED> instruction: 0xf0010030
   2ee5c:			; <UNDEFINED> instruction: 0xe773fffd
   2ee60:	tstcs	r1, r8, asr #22
   2ee64:	ldrbtmi	r6, [fp], #-2746	; 0xfffff546
   2ee68:	andeq	lr, r6, sp, asr #19
   2ee6c:	addne	pc, r0, #12779520	; 0xc30000
   2ee70:	addsmi	r6, sl, #1028096	; 0xfb000
   2ee74:			; <UNDEFINED> instruction: 0xf102d01e
   2ee78:	strmi	r0, [r1], -r8, lsl #6
   2ee7c:	andeq	lr, r3, r2, lsl #17
   2ee80:			; <UNDEFINED> instruction: 0xe76262bb
   2ee84:	stmdbls	r3, {r1, r2, r9, fp, sp, pc}
   2ee88:	ldrmi	r9, [r0], -r2, lsl #4
   2ee8c:			; <UNDEFINED> instruction: 0xf8e6f011
   2ee90:	bls	c138c <_ZdlPv@@Base+0x7db9c>
   2ee94:	stmdavs	r9, {r0, r3, r4, r5, r6, sl, lr}
   2ee98:	svcpl	0x0000f411
   2ee9c:	svcge	0x000ff43f
   2eea0:	ldrbmi	r4, [r8], -r9, lsr #24
   2eea4:	ldmdbmi	r9!, {r2, r8, r9, fp, ip, pc}
   2eea8:	ldrbtmi	r5, [r9], #-2331	; 0xfffff6e5
   2eeac:			; <UNDEFINED> instruction: 0xf7f19300
   2eeb0:	smuad	r4, r3, r9
   2eeb4:			; <UNDEFINED> instruction: 0xf1074611
   2eeb8:	bge	1aef50 <_ZdlPv@@Base+0x16b760>
   2eebc:			; <UNDEFINED> instruction: 0xff40f001
   2eec0:			; <UNDEFINED> instruction: 0xf7e3e742
   2eec4:			; <UNDEFINED> instruction: 0xf011e98a
   2eec8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   2eecc:	blmi	c658e8 <_ZdlPv@@Base+0xc220f8>
   2eed0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2eed4:			; <UNDEFINED> instruction: 0xf57f0619
   2eed8:	stmdbmi	lr!, {r1, r4, r5, r6, r7, r9, sl, fp, sp, pc}
   2eedc:	blmi	6b6ee4 <_ZdlPv@@Base+0x6736f4>
   2eee0:			; <UNDEFINED> instruction: 0xe71a4479
   2eee4:			; <UNDEFINED> instruction: 0xf0114620
   2eee8:			; <UNDEFINED> instruction: 0xf89bfbaf
   2eeec:			; <UNDEFINED> instruction: 0x46042018
   2eef0:	stfcsd	f3, [r0], {114}	; 0x72
   2eef4:			; <UNDEFINED> instruction: 0xf6bf4610
   2eef8:	blmi	a1acc0 <_ZdlPv@@Base+0x9d74d0>
   2eefc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2ef00:			; <UNDEFINED> instruction: 0xf57f0618
   2ef04:	stmdbmi	r5!, {r2, r3, r4, r6, r7, r9, sl, fp, sp, pc}
   2ef08:	blmi	3f6f10 <_ZdlPv@@Base+0x3b3720>
   2ef0c:	smlsdx	r4, r9, r4, r4
   2ef10:			; <UNDEFINED> instruction: 0xf0114658
   2ef14:			; <UNDEFINED> instruction: 0x2c00fb99
   2ef18:	ubfx	sp, r7, #21, #15
   2ef1c:	muleq	r3, ip, r1
   2ef20:	andeq	r0, r0, ip, ror r1
   2ef24:	andeq	r5, r4, r2, asr r1
   2ef28:	andeq	pc, r3, r4, lsl #3
   2ef2c:	andeq	r5, r4, r8, lsl r1
   2ef30:	andeq	r5, r4, r4, lsl r1
   2ef34:	andeq	r5, r4, lr, lsl #2
   2ef38:	andeq	r5, r4, ip, lsl #2
   2ef3c:	andeq	r5, r4, sl, lsr #1
   2ef40:	andeq	r5, r4, r4, rrx
   2ef44:	andeq	pc, r3, sl, ror #6
   2ef48:	andeq	r0, r0, r8, asr #4
   2ef4c:			; <UNDEFINED> instruction: 0x0001a6be
   2ef50:	andeq	pc, r3, sl, lsl r0	; <UNPREDICTABLE>
   2ef54:	andeq	pc, r3, r2, lsl #6
   2ef58:			; <UNDEFINED> instruction: 0x0001a5b0
   2ef5c:	andeq	r4, r4, r4, ror pc
   2ef60:	andeq	r4, r4, r6, asr pc
   2ef64:	andeq	pc, r3, r8, lsr #5
   2ef68:	andeq	sl, r1, r2, ror #11
   2ef6c:	andeq	pc, r3, sl, ror r2	; <UNPREDICTABLE>
   2ef70:	andeq	sl, r1, lr, asr #11
   2ef74:	andeq	r4, r4, ip, asr #29
   2ef78:	strdeq	pc, [r3], -r4
   2ef7c:	andeq	sl, r1, lr, ror #10
   2ef80:	ldrdeq	pc, [r3], -r2
   2ef84:	andeq	r4, r4, r6, asr #28
   2ef88:	andeq	pc, r3, r8, ror r1	; <UNPREDICTABLE>
   2ef8c:	andeq	sl, r1, lr, ror #7
   2ef90:	andeq	pc, r3, ip, lsr r1	; <UNPREDICTABLE>
   2ef94:	andeq	sl, r1, ip, asr #8
   2ef98:	andeq	pc, r3, r0, lsl r1	; <UNPREDICTABLE>
   2ef9c:	strdeq	sl, [r1], -r8
   2efa0:	blmi	fc189c <_ZdlPv@@Base+0xf7e0ac>
   2efa4:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
   2efa8:	cdpmi	0, 3, cr11, cr13, cr11, {4}
   2efac:	ldmpl	r3, {r0, r1, r8, sl, fp, sp, pc}^
   2efb0:	ldrbtmi	r4, [lr], #-1543	; 0xfffff9f9
   2efb4:	ldmdavs	fp, {r3, r5, r9, sl, lr}
   2efb8:			; <UNDEFINED> instruction: 0xf04f9309
   2efbc:	strmi	r0, [ip], -r0, lsl #6
   2efc0:	stmib	sp, {r8, r9, sp}^
   2efc4:	movwcs	r3, #17155	; 0x4303
   2efc8:			; <UNDEFINED> instruction: 0xf7f79308
   2efcc:			; <UNDEFINED> instruction: 0x4628fd7d
   2efd0:			; <UNDEFINED> instruction: 0xf7f12101
   2efd4:	stmiblt	r0, {r0, r1, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2efd8:	stmdals	r4, {sl, sp}
   2efdc:	stmdavs	r3, {r4, r8, ip, sp, pc}
   2efe0:			; <UNDEFINED> instruction: 0x4798685b
   2efe4:	blmi	b818a8 <_ZdlPv@@Base+0xb3e0b8>
   2efe8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2efec:	blls	28905c <_ZdlPv@@Base+0x24586c>
   2eff0:	qdaddle	r4, sl, r7
   2eff4:	andlt	r4, fp, r0, lsr #12
   2eff8:	stmdami	fp!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   2effc:	rsbcc	r4, r8, r8, ror r4
   2f000:	stc2l	7, cr15, [r2, #-988]!	; 0xfffffc24
   2f004:	ldrtmi	r4, [r8], -r2, lsr #12
   2f008:			; <UNDEFINED> instruction: 0xf00f217a
   2f00c:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   2f010:	bmi	9e33a0 <_ZdlPv@@Base+0x99fbb0>
   2f014:	ldrbtmi	r9, [sl], #-2824	; 0xfffff4f8
   2f018:	addmi	r6, fp, #836	; 0x344
   2f01c:	blcs	423460 <_ZdlPv@@Base+0x3dfc70>
   2f020:	blcs	56303c <_ZdlPv@@Base+0x51f84c>
   2f024:	blcs	e30c0 <_ZdlPv@@Base+0x9f8d0>
   2f028:	strcs	sp, [r1], #-24	; 0xffffffe8
   2f02c:	svcvs	0x0052e7d5
   2f030:	bne	fe715c50 <_ZdlPv@@Base+0xfe6d2460>
   2f034:			; <UNDEFINED> instruction: 0xf383fab3
   2f038:	blcs	315ac <__printf_chk@plt+0x1f17c>
   2f03c:	blmi	763818 <_ZdlPv@@Base+0x720028>
   2f040:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2f044:	ldrble	r0, [r0, #1819]!	; 0x71b
   2f048:	andcs	r4, r0, sl, lsl fp
   2f04c:	ldmpl	r3!, {r1, r3, r4, r8, fp, lr}^
   2f050:			; <UNDEFINED> instruction: 0x461a4479
   2f054:			; <UNDEFINED> instruction: 0xf7f19300
   2f058:			; <UNDEFINED> instruction: 0xe7e6f83f
   2f05c:			; <UNDEFINED> instruction: 0x2070f892
   2f060:	mulscc	r4, sp, r8
   2f064:	blx	fecf5ad8 <_ZdlPv@@Base+0xfecb22e8>
   2f068:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2f06c:	rscle	r2, r6, r0, lsl #22
   2f070:	mrcvs	7, 4, lr, cr2, cr11, {6}
   2f074:	bne	fe715c88 <_ZdlPv@@Base+0xfe6d2498>
   2f078:			; <UNDEFINED> instruction: 0xf383fab3
   2f07c:	blcs	315f0 <__printf_chk@plt+0x1f1c0>
   2f080:			; <UNDEFINED> instruction: 0xe7d2d0dd
   2f084:	stmia	r8!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2f088:	tstlt	r0, r4, lsl #16
   2f08c:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   2f090:			; <UNDEFINED> instruction: 0xf7e34798
   2f094:	svclt	0x0000e8a8
   2f098:	andeq	lr, r3, sl, lsr sp
   2f09c:	andeq	r0, r0, ip, ror r1
   2f0a0:	andeq	lr, r3, lr, lsr #26
   2f0a4:	strdeq	lr, [r3], -r8
   2f0a8:			; <UNDEFINED> instruction: 0x00044cb0
   2f0ac:	muleq	r4, r6, ip
   2f0b0:	andeq	lr, r3, ip, asr #31
   2f0b4:	andeq	r0, r0, r8, asr #4
   2f0b8:	andeq	r9, r1, r8, lsl r7
   2f0bc:	svcmi	0x00f0e92d
   2f0c0:	stc	0, cr2, [sp, #-0]
   2f0c4:			; <UNDEFINED> instruction: 0xf8df8b02
   2f0c8:			; <UNDEFINED> instruction: 0xf8df1648
   2f0cc:	ldrbtmi	r2, [r9], #-1608	; 0xfffff9b8
   2f0d0:			; <UNDEFINED> instruction: 0x3644f8df
   2f0d4:			; <UNDEFINED> instruction: 0x7644f8df
   2f0d8:	stmpl	sl, {r0, r2, r4, r7, ip, sp, pc}
   2f0dc:			; <UNDEFINED> instruction: 0xf8df447b
   2f0e0:	ldrbtmi	r5, [pc], #-1600	; 2f0e8 <__printf_chk@plt+0x1ccb8>
   2f0e4:	andsls	r6, r3, #1179648	; 0x120000
   2f0e8:	andeq	pc, r0, #79	; 0x4f
   2f0ec:			; <UNDEFINED> instruction: 0x6634f8df
   2f0f0:			; <UNDEFINED> instruction: 0xf1076fda
   2f0f4:	ldrbtmi	r0, [sp], #-872	; 0xfffffc98
   2f0f8:			; <UNDEFINED> instruction: 0x462cf8df
   2f0fc:	cfsh32	mvfx3, mvfx8, #56
   2f100:	ldrbtmi	r3, [lr], #-2704	; 0xfffff570
   2f104:	tstcs	r1, ip, ror r4
   2f108:	smlabteq	r7, sp, r9, lr
   2f10c:	blcs	736a60 <_ZdlPv@@Base+0x6f3270>
   2f110:	ldm	pc, {r0, r2, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2f114:	addeq	pc, r3, r3, lsl r0	; <UNPREDICTABLE>
   2f118:	eorseq	r0, r4, sp, lsr #1
   2f11c:	addseq	r0, r5, r4, lsr r0
   2f120:	eorseq	r0, r4, r4, lsr r0
   2f124:	eorseq	r0, r4, r4, lsr r0
   2f128:	eorseq	r0, r4, r4, lsr r0
   2f12c:	rsbseq	r0, r0, r4, lsr r0
   2f130:	eorseq	r0, r4, r7, asr #32
   2f134:	teqeq	lr, r9, asr r1
   2f138:	cmpeq	ip, r4, lsr r0
   2f13c:	eorseq	r0, r4, r4, lsr r0
   2f140:	eorseq	r0, r4, r4, lsr r0
   2f144:	eorseq	r0, r4, r7, asr #32
   2f148:	eorseq	r0, r4, r8, lsl #2
   2f14c:	eoreq	r0, r1, r4, lsr r0
   2f150:	movwls	r6, #30787	; 0x7843
   2f154:	blx	136b1ae <_ZdlPv@@Base+0x13279be>
   2f158:	stmdacs	r0, {r0, r1, r2, fp, ip, pc}
   2f15c:			; <UNDEFINED> instruction: 0xf8dfd1f8
   2f160:			; <UNDEFINED> instruction: 0xf8df25cc
   2f164:	ldrbtmi	r3, [sl], #-1456	; 0xfffffa50
   2f168:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f16c:	subsmi	r9, sl, r3, lsl fp
   2f170:	sbchi	pc, r3, #64	; 0x40
   2f174:	ldc	0, cr11, [sp], #84	; 0x54
   2f178:	pop	{r1, r8, r9, fp, pc}
   2f17c:			; <UNDEFINED> instruction: 0xf8df8ff0
   2f180:	movwcs	r0, #1456	; 0x5b0
   2f184:	ldrbtmi	r9, [r8], #-776	; 0xfffffcf8
   2f188:			; <UNDEFINED> instruction: 0xf7f73068
   2f18c:	strtmi	pc, [r8], -r7, lsl #22
   2f190:	ldc2	7, cr15, [sl], {247}	; 0xf7
   2f194:			; <UNDEFINED> instruction: 0xf8df6ff2
   2f198:			; <UNDEFINED> instruction: 0x2100359c
   2f19c:			; <UNDEFINED> instruction: 0xf8c3447b
   2f1a0:	ldr	r1, [r3, r4, lsr #1]!
   2f1a4:	ldrcc	pc, [r0, #2271]	; 0x8df
   2f1a8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f1ac:	ldrdcs	pc, [r4], r3
   2f1b0:			; <UNDEFINED> instruction: 0xf8dfb132
   2f1b4:	stmiapl	r2!, {r3, r7, r8, sl, sp}
   2f1b8:	addsmi	r6, r3, #1179648	; 0x120000
   2f1bc:	msrhi	CPSR_fxc, r0
   2f1c0:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   2f1c4:	ldrbtmi	sl, [fp], #-2312	; 0xfffff6f8
   2f1c8:	stmdavs	r3, {r3, r4, r6, r7, r9, sl, fp, sp, lr}
   2f1cc:	ldrdcc	pc, [r8], r3
   2f1d0:			; <UNDEFINED> instruction: 0xf8df4798
   2f1d4:	ldrbtmi	r3, [fp], #-1392	; 0xfffffa90
   2f1d8:	stmdacs	r0, {r0, r3, r4, r6, r7, r9, sl, fp, sp, lr}
   2f1dc:	mvnshi	pc, r0
   2f1e0:	stmdavs	fp, {r0, r3, r4, r8, ip, sp, pc}
   2f1e4:	ldmdavs	fp, {r3, r9, sl, lr}^
   2f1e8:			; <UNDEFINED> instruction: 0xf8df4798
   2f1ec:	andcs	r3, r0, #92, 10	; 0x17000000
   2f1f0:			; <UNDEFINED> instruction: 0x66da447b
   2f1f4:			; <UNDEFINED> instruction: 0xf8dfe7cb
   2f1f8:	bls	23c750 <_ZdlPv@@Base+0x1f8f60>
   2f1fc:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f200:			; <UNDEFINED> instruction: 0xf8dfb13a
   2f204:	ldrbtmi	r3, [fp], #-1356	; 0xfffffab4
   2f208:	andcc	pc, r0, #13828096	; 0xd30000
   2f20c:			; <UNDEFINED> instruction: 0xf0002b00
   2f210:			; <UNDEFINED> instruction: 0xf7ef80fb
   2f214:	movwcs	pc, #7565	; 0x1d8d	; <UNPREDICTABLE>
   2f218:	ldr	r9, [r8, r8, lsl #6]!
   2f21c:			; <UNDEFINED> instruction: 0xf8dd2008
   2f220:			; <UNDEFINED> instruction: 0xf0148020
   2f224:			; <UNDEFINED> instruction: 0xf8dffac1
   2f228:	tstcs	r0, ip, lsr #10
   2f22c:	ldrbtmi	r9, [fp], #-2567	; 0xfffff5f9
   2f230:	stmib	r0, {r0, r1, r2, ip, pc}^
   2f234:	andcs	r8, r1, #0, 4
   2f238:	andne	pc, r4, #12779520	; 0xc30000
   2f23c:	str	r9, [r6, r8, lsl #4]!
   2f240:	blcs	55e64 <_ZdlPv@@Base+0x12674>
   2f244:	rscshi	pc, sp, r0
   2f248:			; <UNDEFINED> instruction: 0xf7f1a807
   2f24c:	andls	pc, r8, r1, lsl pc	; <UNPREDICTABLE>
   2f250:	strcc	pc, [r4, #-2271]	; 0xfffff721
   2f254:	bls	1f765c <_ZdlPv@@Base+0x1b3e6c>
   2f258:			; <UNDEFINED> instruction: 0xf8c3447b
   2f25c:	bcs	33a74 <__printf_chk@plt+0x21644>
   2f260:			; <UNDEFINED> instruction: 0xf8dfd195
   2f264:	stmiapl	r3!, {r3, r5, r6, r7, sl, ip, sp}^
   2f268:			; <UNDEFINED> instruction: 0xf7e96818
   2f26c:	str	pc, [lr, sp, lsl #18]
   2f270:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   2f274:	ldrbtmi	r9, [fp], #-2568	; 0xfffff5f8
   2f278:			; <UNDEFINED> instruction: 0x9070f893
   2f27c:			; <UNDEFINED> instruction: 0xf8d3b192
   2f280:	ldmdblt	fp!, {r2, r9, ip, sp}^
   2f284:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   2f288:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   2f28c:	ldrdcs	pc, [r0], -r8
   2f290:	msrcc	SPSR_s, r2	; <illegal shifter operand>
   2f294:			; <UNDEFINED> instruction: 0xf000454b
   2f298:			; <UNDEFINED> instruction: 0xf89280f8
   2f29c:	strbmi	r2, [sl, #-357]	; 0xfffffe9b
   2f2a0:	rscshi	pc, r3, r0
   2f2a4:	ldrcc	pc, [r0], #2271	; 0x8df
   2f2a8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f2ac:	ldrdcs	pc, [r4], r3
   2f2b0:			; <UNDEFINED> instruction: 0xf8dfb132
   2f2b4:	stmiapl	r2!, {r3, r7, sl, sp}
   2f2b8:	addsmi	r6, r3, #1179648	; 0x120000
   2f2bc:	adcshi	pc, r9, r0
   2f2c0:	ldrhi	pc, [ip], #2271	; 0x8df
   2f2c4:	strd	r4, [r1], -r8
   2f2c8:			; <UNDEFINED> instruction: 0x9070f893
   2f2cc:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
   2f2d0:			; <UNDEFINED> instruction: 0xf8dfb17b
   2f2d4:			; <UNDEFINED> instruction: 0x464a3490
   2f2d8:	strne	pc, [ip], #2271	; 0x8df
   2f2dc:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   2f2e0:			; <UNDEFINED> instruction: 0xf8da4479
   2f2e4:			; <UNDEFINED> instruction: 0xf0150000
   2f2e8:			; <UNDEFINED> instruction: 0xf8dafee5
   2f2ec:			; <UNDEFINED> instruction: 0xf7e30000
   2f2f0:			; <UNDEFINED> instruction: 0xf8dfe85c
   2f2f4:			; <UNDEFINED> instruction: 0xf8df3458
   2f2f8:	stmiapl	r3!, {r2, r4, r5, r6, sl, sp}^
   2f2fc:	bl	c04ec <_ZdlPv@@Base+0x7ccfc>
   2f300:	ldmdavs	r8, {r0, r3, r7, r9}
   2f304:	ssatne	pc, #17, r2, asr #17	; <UNPREDICTABLE>
   2f308:	stc2	7, cr15, [ip, #940]!	; 0x3ac
   2f30c:	beq	fe46ab74 <_ZdlPv@@Base+0xfe427384>
   2f310:	blx	ff6ed2f6 <_ZdlPv@@Base+0xff6a9b06>
   2f314:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2f318:	svcvs	0x00da447b
   2f31c:	sbcsle	r2, r3, r2, lsl #20
   2f320:	movwls	r2, #33536	; 0x8300
   2f324:	blls	269008 <_ZdlPv@@Base+0x225818>
   2f328:			; <UNDEFINED> instruction: 0xf43f2b00
   2f32c:			; <UNDEFINED> instruction: 0xf8dfaf30
   2f330:	stmiapl	r3!, {r3, sl, ip, sp}^
   2f334:			; <UNDEFINED> instruction: 0xf8d3681b
   2f338:	smlawblt	sl, r4, r0, r2
   2f33c:	stmiapl	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, lr}
   2f340:	addsmi	r6, r3, #1179648	; 0x120000
   2f344:	addshi	pc, r9, r0
   2f348:	strtlt	pc, [r8], #-2271	; 0xfffff721
   2f34c:	beq	96b788 <_ZdlPv@@Base+0x927f98>
   2f350:	strtcc	pc, [r4], #-2271	; 0xfffff721
   2f354:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
   2f358:			; <UNDEFINED> instruction: 0xf8df9304
   2f35c:	ldrbtmi	r3, [fp], #-1056	; 0xfffffbe0
   2f360:	andcs	r9, r0, #201326592	; 0xc000000
   2f364:			; <UNDEFINED> instruction: 0x46114650
   2f368:			; <UNDEFINED> instruction: 0xf8d0f7f4
   2f36c:			; <UNDEFINED> instruction: 0xf1b04bf3
   2f370:			; <UNDEFINED> instruction: 0x46803fff
   2f374:			; <UNDEFINED> instruction: 0xf8d358e3
   2f378:			; <UNDEFINED> instruction: 0xf8d99000
   2f37c:			; <UNDEFINED> instruction: 0xf0003000
   2f380:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, pc}
   2f384:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
   2f388:			; <UNDEFINED> instruction: 0x4648691b
   2f38c:	ldrmi	r9, [r8, r9, lsl #18]
   2f390:	blmi	fff29334 <_ZdlPv@@Base+0xffee5b44>
   2f394:			; <UNDEFINED> instruction: 0xf103447b
   2f398:			; <UNDEFINED> instruction: 0xf8930068
   2f39c:			; <UNDEFINED> instruction: 0xf7f78070
   2f3a0:			; <UNDEFINED> instruction: 0xf1b8fb93
   2f3a4:	rsble	r0, r2, r1, lsl #31
   2f3a8:	svceq	0x0082f1b8
   2f3ac:			; <UNDEFINED> instruction: 0xf1b8d059
   2f3b0:	subsle	r0, r0, r0, lsl #31
   2f3b4:			; <UNDEFINED> instruction: 0xf64049f3
   2f3b8:	ldrbtmi	r3, [r9], #-116	; 0xffffff8c
   2f3bc:			; <UNDEFINED> instruction: 0xf828f010
   2f3c0:	ldrbtmi	r4, [fp], #-3057	; 0xfffff40f
   2f3c4:	usat	r6, #6, sl, asr #31
   2f3c8:	stc2	7, cr15, [ip, #-920]!	; 0xfffffc68
   2f3cc:	bmi	ff6e8f50 <_ZdlPv@@Base+0xff6a5760>
   2f3d0:	stmiapl	r2!, {r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}
   2f3d4:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   2f3d8:			; <UNDEFINED> instruction: 0xf8d86813
   2f3dc:			; <UNDEFINED> instruction: 0xf8d30000
   2f3e0:	smlawblt	r2, r4, r0, r2
   2f3e4:	stmiapl	r2!, {r0, r2, r4, r6, r7, r9, fp, lr}
   2f3e8:	addsmi	r6, r3, #1179648	; 0x120000
   2f3ec:	blls	263468 <_ZdlPv@@Base+0x21fc78>
   2f3f0:			; <UNDEFINED> instruction: 0xf8d0b12b
   2f3f4:			; <UNDEFINED> instruction: 0xf1b99050
   2f3f8:			; <UNDEFINED> instruction: 0xf0000f00
   2f3fc:			; <UNDEFINED> instruction: 0xf7ee8125
   2f400:	movwcs	pc, #3167	; 0xc5f	; <UNPREDICTABLE>
   2f404:	strb	r9, [r2], r8, lsl #6
   2f408:	blcs	4a81c <_ZdlPv@@Base+0x702c>
   2f40c:	svcge	0x0001f47f
   2f410:			; <UNDEFINED> instruction: 0xf8f2f7f3
   2f414:	blmi	ff3a8f08 <_ZdlPv@@Base+0xff365718>
   2f418:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f41c:	blcs	49490 <_ZdlPv@@Base+0x5ca0>
   2f420:	mcrge	4, 6, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
   2f424:			; <UNDEFINED> instruction: 0xf944f7f3
   2f428:	stmdavs	r3, {r0, r4, r5, r7, r9, sl, sp, lr, pc}
   2f42c:	bicsle	r2, lr, r0, lsl #22
   2f430:	blmi	ff1e9418 <_ZdlPv@@Base+0xff1a5c28>
   2f434:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f438:	blcs	494ac <_ZdlPv@@Base+0x5cbc>
   2f43c:	svcge	0x0040f47f
   2f440:	blmi	ff4e9408 <_ZdlPv@@Base+0xff4a5c18>
   2f444:	ldmibmi	r2, {r1, sp}^
   2f448:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   2f44c:	movwls	r4, #1562	; 0x61a
   2f450:	mcr2	7, 2, pc, cr2, cr0, {7}	; <UNPREDICTABLE>
   2f454:			; <UNDEFINED> instruction: 0xf7eae6fc
   2f458:	blmi	ff3eee74 <_ZdlPv@@Base+0xff3ab684>
   2f45c:	svcvs	0x00da447b
   2f460:			; <UNDEFINED> instruction: 0xf7ffe699
   2f464:	blmi	ff36d8d8 <_ZdlPv@@Base+0xff32a0e8>
   2f468:	svcvs	0x00da447b
   2f46c:			; <UNDEFINED> instruction: 0xf7ffe693
   2f470:	blmi	ff2ed774 <_ZdlPv@@Base+0xff2a9f84>
   2f474:	svcvs	0x00da447b
   2f478:	blmi	fed68eb4 <_ZdlPv@@Base+0xfed256c4>
   2f47c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   2f480:	blcs	494f4 <_ZdlPv@@Base+0x5d04>
   2f484:	svcge	0x0060f47f
   2f488:	bmi	ff1a93c0 <_ZdlPv@@Base+0xff165bd0>
   2f48c:	movweq	lr, #39843	; 0x9ba3
   2f490:	tstls	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   2f494:			; <UNDEFINED> instruction: 0xf383fab3
   2f498:	ldrbtmi	r4, [r9], #1146	; 0x47a
   2f49c:	beq	1a6b8ac <_ZdlPv@@Base+0x1a280bc>
   2f4a0:			; <UNDEFINED> instruction: 0xf8c2095b
   2f4a4:	ldrbmi	r3, [r0], -r0, lsr #1
   2f4a8:	blx	3ed48e <_ZdlPv@@Base+0x3a9c9e>
   2f4ac:	ldrsbteq	pc, [ip], #-137	; 0xffffff77	; <UNPREDICTABLE>
   2f4b0:	svclt	0x00182813
   2f4b4:	svclt	0x000c2819
   2f4b8:	andcs	r2, r0, r1
   2f4bc:			; <UNDEFINED> instruction: 0xf7fcd0f3
   2f4c0:	blmi	feead9e4 <_ZdlPv@@Base+0xfee6a1f4>
   2f4c4:	ldrbtmi	r4, [fp], #-1665	; 0xfffff97f
   2f4c8:	blcs	49d3c <_ZdlPv@@Base+0x654c>
   2f4cc:	stmdacs	r0, {r6, ip, lr, pc}
   2f4d0:	rschi	pc, r8, r0
   2f4d4:	ldrbtmi	r4, [r9], #-2485	; 0xfffff64b
   2f4d8:	svc	0x0040f7e2
   2f4dc:			; <UNDEFINED> instruction: 0xf8544aa1
   2f4e0:	strmi	sl, [r3], -r2
   2f4e4:	ldrdeq	pc, [r0], -sl
   2f4e8:	ldmibmi	r1!, {r0, r1, r3, r6, r8, fp, ip, sp, pc}
   2f4ec:			; <UNDEFINED> instruction: 0xf0154479
   2f4f0:			; <UNDEFINED> instruction: 0xf8dafde1
   2f4f4:			; <UNDEFINED> instruction: 0xf7e20000
   2f4f8:			; <UNDEFINED> instruction: 0xf8daef58
   2f4fc:	stmibmi	sp!, {}	; <UNPREDICTABLE>
   2f500:	ldrbtmi	r4, [r9], #-1610	; 0xfffff9b6
   2f504:	ldc2l	0, cr15, [r6, #84]	; 0x54
   2f508:	mulcc	r0, r9, r8
   2f50c:	tstle	r5, r4, ror #22
   2f510:	mulcc	r1, r9, r8
   2f514:	svclt	0x00083b69
   2f518:	mulcc	r2, r9, r8
   2f51c:	ldrdeq	pc, [r0], -sl
   2f520:	blmi	fe19daf4 <_ZdlPv@@Base+0xfe15a304>
   2f524:	stmiapl	r1!, {r0, r2, r7, r9, fp, lr}^
   2f528:	ldmdavs	r3, {r1, r5, r7, fp, ip, lr}
   2f52c:	addsmi	r6, sl, #655360	; 0xa0000
   2f530:	stmibmi	r1!, {r1, r2, ip, lr, pc}
   2f534:	ldrbtmi	r6, [r9], #-2586	; 0xfffff5e6
   2f538:	ldc2	0, cr15, [ip, #84]!	; 0x54
   2f53c:	ldrdeq	pc, [r0], -sl
   2f540:	ldrbtmi	r4, [r9], #-2462	; 0xfffff662
   2f544:	ldc2	0, cr15, [r6, #84]!	; 0x54
   2f548:	ldrdeq	pc, [r0], -sl
   2f54c:	svc	0x002cf7e2
   2f550:	svceq	0x0000f1b9
   2f554:	adchi	pc, r6, r0
   2f558:	strbmi	r2, [r8], -r0, lsl #2
   2f55c:	blx	1e6d552 <_ZdlPv@@Base+0x1e29d62>
   2f560:	ldrbtmi	r4, [fp], #-2967	; 0xfffff469
   2f564:	bcs	49dd4 <_ZdlPv@@Base+0x65e4>
   2f568:	svcge	0x007ff43f
   2f56c:			; <UNDEFINED> instruction: 0x464a4b7d
   2f570:	stmiapl	r3!, {r2, r4, r7, r8, fp, lr}^
   2f574:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   2f578:	ldc2	0, cr15, [ip, #84]	; 0x54
   2f57c:	ldrdeq	pc, [r0], -r8
   2f580:	cdp2	7, 7, cr15, cr4, cr9, {7}
   2f584:	ldrbtmi	r4, [fp], #-2960	; 0xfffff470
   2f588:			; <UNDEFINED> instruction: 0xe6046fda
   2f58c:	movwls	r6, #10459	; 0x28db
   2f590:	blmi	fe3e61a8 <_ZdlPv@@Base+0xfe3a29b8>
   2f594:	ldcpl	8, cr5, [fp], {227}	; 0xe3
   2f598:	cmple	sp, r0, lsl #22
   2f59c:	orreq	lr, r8, #11264	; 0x2c00
   2f5a0:	ssatcc	pc, #17, r3, asr #17	; <UNPREDICTABLE>
   2f5a4:	bcs	4f114 <_ZdlPv@@Base+0xb924>
   2f5a8:	ldcvc	0, cr13, [sl], {70}	; 0x46
   2f5ac:	bcs	fddb8 <_ZdlPv@@Base+0xba5c8>
   2f5b0:	blls	11f428 <_ZdlPv@@Base+0xdbc38>
   2f5b4:	eorne	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
   2f5b8:	blls	e5624 <_ZdlPv@@Base+0xa1e34>
   2f5bc:	ldrmi	r4, [r8, r8, asr #12]
   2f5c0:	svceq	0x000af1b8
   2f5c4:	mcrge	4, 6, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   2f5c8:	blmi	1868d54 <_ZdlPv@@Base+0x1825564>
   2f5cc:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   2f5d0:	ldrdeq	pc, [r0], -r8
   2f5d4:			; <UNDEFINED> instruction: 0xff54f7e9
   2f5d8:	andcs	r4, r0, #128000	; 0x1f400
   2f5dc:	ldrdeq	pc, [r0], -r8
   2f5e0:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   2f5e4:	ldrbvs	r9, [sl], r8, lsl #4
   2f5e8:			; <UNDEFINED> instruction: 0xf8d6f7ee
   2f5ec:	ldmvs	fp, {r0, r1, r2, r3, r6, r7, r8, sl, sp, lr, pc}
   2f5f0:	movwlt	r9, #45829	; 0xb305
   2f5f4:	vnmlsvc.f64	d9, d9, d5
   2f5f8:	bicsle	r2, lr, r0, lsl #18
   2f5fc:	strbmi	sl, [r0], -lr, lsl #20
   2f600:			; <UNDEFINED> instruction: 0xf7f34617
   2f604:	mcr	12, 0, pc, cr8, cr11, {6}	; <UNPREDICTABLE>
   2f608:			; <UNDEFINED> instruction: 0x46017a10
   2f60c:			; <UNDEFINED> instruction: 0xf0104638
   2f610:	stmdbge	sl, {r0, r2, r5, r8, sl, fp, ip, sp, lr, pc}
   2f614:	strmi	r9, [pc], -r5, lsl #22
   2f618:	blvs	ff680f00 <_ZdlPv@@Base+0xff63d710>
   2f61c:	ldc2	0, cr15, [lr, #-64]	; 0xffffffc0
   2f620:	ldrdgt	pc, [r8, #-143]!	; 0xffffff71
   2f624:	mrc	6, 0, r4, cr8, cr11, {1}
   2f628:	andcs	r2, r2, r0, lsl sl
   2f62c:			; <UNDEFINED> instruction: 0xf8549904
   2f630:	strls	r7, [r0, -ip]
   2f634:	ldc2l	7, cr15, [r0, #-960]	; 0xfffffc40
   2f638:			; <UNDEFINED> instruction: 0xf188fa5f
   2f63c:	ldmvs	fp, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   2f640:	tstcs	sl, r8, asr #12
   2f644:	str	r4, [r2, #1944]!	; 0x798
   2f648:	ldc2	0, cr15, [r2], #-48	; 0xffffffd0
   2f64c:	strmi	r4, [r7], -r1, ror #22
   2f650:	ldrdge	pc, [r4, pc]
   2f654:			; <UNDEFINED> instruction: 0xf103447b
   2f658:	ldrbtmi	r0, [sl], #2920	; 0xb68
   2f65c:			; <UNDEFINED> instruction: 0x46586fdb
   2f660:	svclt	0x00082b13
   2f664:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2f668:	blx	bed64c <_ZdlPv@@Base+0xba9e5c>
   2f66c:	ldrsbtcc	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   2f670:	rscsle	r2, r4, r3, lsl fp
   2f674:			; <UNDEFINED> instruction: 0xf43f2b0d
   2f678:			; <UNDEFINED> instruction: 0xf7f2aecb
   2f67c:	bmi	162df98 <_ZdlPv@@Base+0x15ea7a8>
   2f680:	ldrbtmi	r4, [sl], #-2903	; 0xfffff4a9
   2f684:	eorsls	pc, r4, #12713984	; 0xc20000
   2f688:			; <UNDEFINED> instruction: 0xf8d258e3
   2f68c:	ldmdavs	fp, {r2, r3, r4, r5, r7, r9, fp}
   2f690:	vqrdmulh.s<illegal width 8>	d15, d7, d3
   2f694:	vqrdmulh.s<illegal width 8>	d15, d3, d9
   2f698:	eorscc	pc, r8, #12713984	; 0xc20000
   2f69c:			; <UNDEFINED> instruction: 0xf7f2b140
   2f6a0:	strt	pc, [lr], fp, asr #30
   2f6a4:	blx	1f6d698 <_ZdlPv@@Base+0x1f29ea8>
   2f6a8:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
   2f6ac:	ldrb	r6, [r2, #-4058]!	; 0xfffff026
   2f6b0:			; <UNDEFINED> instruction: 0xf8d84601
   2f6b4:			; <UNDEFINED> instruction: 0xf7ee0000
   2f6b8:			; <UNDEFINED> instruction: 0xf8d8fb15
   2f6bc:	blx	20f6c6 <_ZdlPv@@Base+0x1cbed6>
   2f6c0:	strbmi	pc, [r0], -r9, lsl #18	; <UNPREDICTABLE>
   2f6c4:			; <UNDEFINED> instruction: 0xf9a2f7e9
   2f6c8:	eorcs	r4, r8, r2, lsl #13
   2f6cc:			; <UNDEFINED> instruction: 0xf86cf014
   2f6d0:	strmi	r4, [r1], -r5, asr #22
   2f6d4:	subvs	r2, r2, r0, lsl #4
   2f6d8:	andcs	lr, r2, #3162112	; 0x304000
   2f6dc:	stmib	r1, {r6, r9, sl, lr}^
   2f6e0:	orrvs	r2, sl, r4, lsl #4
   2f6e4:			; <UNDEFINED> instruction: 0xf8c158e3
   2f6e8:	movwcc	r9, #32796	; 0x801c
   2f6ec:	andvs	r8, fp, sl, lsl #8
   2f6f0:	eorge	pc, r4, r1, asr #17
   2f6f4:	cdp2	7, 12, cr15, cr4, cr9, {7}
   2f6f8:			; <UNDEFINED> instruction: 0xf7e2e683
   2f6fc:	stmdals	r7, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
   2f700:			; <UNDEFINED> instruction: 0xf7e2b908
   2f704:	stmdavs	r3, {r4, r5, r6, r8, sl, fp, sp, lr, pc}^
   2f708:			; <UNDEFINED> instruction: 0xf0149307
   2f70c:			; <UNDEFINED> instruction: 0xe7f6f871
   2f710:	andeq	lr, r3, r2, lsl ip
   2f714:	andeq	r0, r0, ip, ror r1
   2f718:	ldrdeq	r4, [r4], -r0
   2f71c:	andeq	r4, r4, sl, asr #23
   2f720:			; <UNDEFINED> instruction: 0x00044bb6
   2f724:	andeq	r4, r4, sl, lsr #23
   2f728:	ldrdeq	lr, [r3], -ip
   2f72c:	andeq	lr, r3, sl, ror fp
   2f730:	andeq	r4, r4, r6, lsr #22
   2f734:	andeq	r4, r4, r0, lsl fp
   2f738:	andeq	r0, r0, ip, lsl #3
   2f73c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   2f740:	andeq	r4, r4, r6, ror #21
   2f744:	ldrdeq	r4, [r4], -r6
   2f748:			; <UNDEFINED> instruction: 0x00044abc
   2f74c:	andeq	r0, r0, ip, ror #4
   2f750:	andeq	r4, r4, r6, lsr #21
   2f754:	andeq	r4, r4, lr, ror sl
   2f758:	andeq	r4, r4, r4, asr sl
   2f75c:	andeq	r4, r4, r6, lsr sl
   2f760:	andeq	r4, r4, r8, ror #19
   2f764:	andeq	r0, r0, r0, lsr r2
   2f768:	andeq	sl, r1, r8, asr r1
   2f76c:			; <UNDEFINED> instruction: 0x000449b0
   2f770:	muleq	r4, r4, r9
   2f774:	andeq	r4, r4, r8, asr r9
   2f778:	andeq	sl, r1, lr, ror #1
   2f77c:	andeq	sl, r1, r2, lsl #8
   2f780:	andeq	r4, r4, r8, lsl r9
   2f784:	andeq	r8, r1, lr, lsl r7
   2f788:	andeq	r4, r4, sl, ror #17
   2f78c:	andeq	r0, r0, r8, asr #4
   2f790:	andeq	sl, r1, r2, asr #32
   2f794:	andeq	r4, r4, r0, asr r8
   2f798:	andeq	r4, r4, r4, asr #16
   2f79c:	andeq	r4, r4, r8, lsr r8
   2f7a0:	andeq	r4, r4, r4, lsl r8
   2f7a4:	andeq	r4, r4, r2, lsl r8
   2f7a8:	andeq	r4, r4, r6, ror #15
   2f7ac:	andeq	r9, r1, r6, ror #29
   2f7b0:	ldrdeq	r9, [r1], -r8
   2f7b4:	andeq	r9, r1, lr, asr #29
   2f7b8:	andeq	r9, r1, lr, lsr #29
   2f7bc:	andeq	r7, r1, r2, asr #27
   2f7c0:	andeq	r4, r4, sl, asr #14
   2f7c4:	andeq	r9, r1, ip, lsl #29
   2f7c8:	andeq	r4, r4, r6, lsr #14
   2f7cc:	andeq	r0, r0, r4, lsl #6
   2f7d0:	andeq	r4, r4, sl, asr #13
   2f7d4:	andeq	r4, r4, r8, asr r6
   2f7d8:	andeq	r4, r4, r2, asr r6
   2f7dc:	andeq	r4, r4, sl, lsr #12
   2f7e0:	muleq	r0, r0, r2
   2f7e4:	andeq	r4, r4, r2, lsl #12
   2f7e8:	andeq	r0, r0, ip, asr #5
   2f7ec:	tstcs	r1, lr, lsr sl
   2f7f0:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
   2f7f4:	mvnsmi	lr, sp, lsr #18
   2f7f8:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   2f7fc:	bmi	f828f4 <_ZdlPv@@Base+0xf3f104>
   2f800:	movwls	r6, #6171	; 0x181b
   2f804:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2f808:	blmi	f00a00 <_ZdlPv@@Base+0xebd210>
   2f80c:	stmiapl	r2!, {r0, r1, r3, r4, r5, r8, sl, fp, lr}
   2f810:	andsvs	r4, r1, sp, ror r4
   2f814:			; <UNDEFINED> instruction: 0xf8d558e6
   2f818:	ldmdavs	r3!, {r3, r4, r5, r7, r9, fp}
   2f81c:			; <UNDEFINED> instruction: 0x665a6e1a
   2f820:			; <UNDEFINED> instruction: 0xf7f2b138
   2f824:			; <UNDEFINED> instruction: 0xf105fe89
   2f828:			; <UNDEFINED> instruction: 0xf7f70068
   2f82c:			; <UNDEFINED> instruction: 0xf7fff94d
   2f830:	blmi	d2e94c <_ZdlPv@@Base+0xceb15c>
   2f834:	stmiapl	r3!, {r0, r1, r4, r5, r8, sl, fp, lr}^
   2f838:	strbcc	r4, [r8, #-1149]!	; 0xfffffb83
   2f83c:			; <UNDEFINED> instruction: 0xf7ee6818
   2f840:			; <UNDEFINED> instruction: 0x4628fd5b
   2f844:			; <UNDEFINED> instruction: 0xf940f7f7
   2f848:	ldc2	7, cr15, [r8], #-1020	; 0xfffffc04
   2f84c:			; <UNDEFINED> instruction: 0xff06f7e5
   2f850:	tstcs	r0, r3, lsr r8
   2f854:	cdpvs	6, 9, cr4, cr15, cr8, {3}
   2f858:			; <UNDEFINED> instruction: 0xffaef00e
   2f85c:	addsmi	r9, pc, #0, 22
   2f860:	andcs	sp, r0, sp, lsl #24
   2f864:			; <UNDEFINED> instruction: 0xff40f7e5
   2f868:	blmi	84210c <_ZdlPv@@Base+0x7fe91c>
   2f86c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2f870:	blls	898e0 <_ZdlPv@@Base+0x460f0>
   2f874:	teqle	r5, sl, asr r0
   2f878:	pop	{r1, ip, sp, pc}
   2f87c:	blmi	910044 <_ZdlPv@@Base+0x8cc854>
   2f880:	ldmdavs	r2!, {r0, r8, r9, sl, sp}
   2f884:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
   2f888:	ldrbtmi	r5, [r8], #2275	; 0x8e3
   2f88c:	addvc	pc, r0, r2, asr #17
   2f890:	eorseq	pc, r8, r8, lsl #2
   2f894:			; <UNDEFINED> instruction: 0xf7f2601f
   2f898:			; <UNDEFINED> instruction: 0xf7f0f9b7
   2f89c:	ldmdavs	r0!, {r0, r1, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   2f8a0:	stmdavs	r3, {r1, r3, r4, r5, r9, sl, lr}
   2f8a4:	ldmdbvs	fp, {r0, r7, r9, sl, fp, sp, lr}^
   2f8a8:			; <UNDEFINED> instruction: 0x46284798
   2f8ac:			; <UNDEFINED> instruction: 0xf90cf7f7
   2f8b0:	stc2	7, cr15, [r4], {255}	; 0xff
   2f8b4:	ldmdavs	r2!, {r0, r1, r2, r4, r8, r9, fp, lr}
   2f8b8:	andseq	pc, r0, r8, lsl #2
   2f8bc:			; <UNDEFINED> instruction: 0xf8c258e3
   2f8c0:	andsvs	r7, pc, r0, lsl #1
   2f8c4:			; <UNDEFINED> instruction: 0xf9a0f7f2
   2f8c8:	mrc2	7, 3, pc, cr12, cr0, {7}
   2f8cc:			; <UNDEFINED> instruction: 0x463a6830
   2f8d0:	cdpvs	8, 8, cr6, cr1, cr3, {0}
   2f8d4:			; <UNDEFINED> instruction: 0x4798695b
   2f8d8:			; <UNDEFINED> instruction: 0xf7f74628
   2f8dc:			; <UNDEFINED> instruction: 0xf7fff8f5
   2f8e0:	ldr	pc, [lr, sp, ror #23]!
   2f8e4:	ldcl	7, cr15, [r8], #-904	; 0xfffffc78
   2f8e8:	andeq	lr, r3, lr, ror #9
   2f8ec:	andeq	r0, r0, ip, ror r1
   2f8f0:	ldrdeq	lr, [r3], -r8
   2f8f4:	andeq	r0, r0, r8, ror #4
   2f8f8:	andeq	r0, r0, ip, lsl #3
   2f8fc:	muleq	r4, ip, r4
   2f900:	andeq	r0, r0, ip, ror #4
   2f904:	andeq	r4, r4, r4, ror r4
   2f908:	andeq	lr, r3, r4, ror r4
   2f90c:	andeq	r0, r0, r8, ror #2
   2f910:	andeq	lr, r3, r2, lsl #15
   2f914:	andeq	r0, r0, r0, lsl #6
   2f918:			; <UNDEFINED> instruction: 0xf7f1b508
   2f91c:	blmi	26d9f0 <_ZdlPv@@Base+0x22a200>
   2f920:	ldrbtmi	r4, [fp], #-2568	; 0xfffff5f8
   2f924:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   2f928:	stmdami	r7, {r0, r1, r4, r5, r8, ip, sp, pc}
   2f92c:			; <UNDEFINED> instruction: 0x4008e8bd
   2f930:	rsbcc	r4, r8, r8, ror r4
   2f934:	stmialt	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2f938:			; <UNDEFINED> instruction: 0x4008e8bd
   2f93c:	svclt	0x0056f7ff
   2f940:			; <UNDEFINED> instruction: 0x0003e3be
   2f944:	andeq	r0, r0, r8, ror #4
   2f948:	andeq	r4, r4, ip, ror r3
   2f94c:	blmi	9c1de8 <_ZdlPv@@Base+0x97e5f8>
   2f950:	bmi	9c0b3c <_ZdlPv@@Base+0x97d34c>
   2f954:	addlt	fp, r7, r0, lsr r5
   2f958:	ldrbtmi	r5, [sl], #-2251	; 0xfffff735
   2f95c:	strmi	r4, [r1], -r4, lsr #24
   2f960:	movwls	r6, #22555	; 0x581b
   2f964:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2f968:	blmi	8c11b0 <_ZdlPv@@Base+0x87d9c0>
   2f96c:	stmdbpl	r0, {r0, r1, r9, fp, sp, pc}
   2f970:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2f974:			; <UNDEFINED> instruction: 0xf0146018
   2f978:	mvnslt	pc, r1, lsl #19
   2f97c:	strmi	r9, [r4], -r3, lsl #18
   2f980:	stmdage	r4, {r9, sp}
   2f984:	mcr2	0, 0, pc, cr0, cr4, {0}	; <UNPREDICTABLE>
   2f988:	vst1.8	{d25-d26}, [pc], r4
   2f98c:	andls	r7, r1, #12
   2f990:			; <UNDEFINED> instruction: 0xff0af013
   2f994:	bls	81220 <_ZdlPv@@Base+0x3da30>
   2f998:	strmi	r2, [r4], -r0, lsl #6
   2f99c:			; <UNDEFINED> instruction: 0xf8e0f7f0
   2f9a0:			; <UNDEFINED> instruction: 0xf7f04620
   2f9a4:	stmdals	r3, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}
   2f9a8:			; <UNDEFINED> instruction: 0xf7e2b108
   2f9ac:	ldmdami	r2, {r1, r4, r6, sl, fp, sp, lr, pc}
   2f9b0:	rsbcc	r4, r8, r8, ror r4
   2f9b4:			; <UNDEFINED> instruction: 0xf888f7f7
   2f9b8:	blx	fe06d9be <_ZdlPv@@Base+0xfe02a1ce>
   2f9bc:	bmi	442600 <_ZdlPv@@Base+0x3fee10>
   2f9c0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   2f9c4:	blmi	247a40 <_ZdlPv@@Base+0x204250>
   2f9c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f9cc:	subsmi	r9, sl, r5, lsl #22
   2f9d0:	andlt	sp, r7, r1, lsl #2
   2f9d4:			; <UNDEFINED> instruction: 0xf7e2bd30
   2f9d8:	strtmi	lr, [r0], -r0, lsl #24
   2f9dc:			; <UNDEFINED> instruction: 0xff08f013
   2f9e0:	stc	7, cr15, [r0], {226}	; 0xe2
   2f9e4:	muleq	r3, r0, r3
   2f9e8:	andeq	r0, r0, ip, ror r1
   2f9ec:	andeq	lr, r3, r6, lsl #7
   2f9f0:	andeq	r0, r0, ip, lsl #6
   2f9f4:	ldrdeq	lr, [r3], -r8
   2f9f8:	strdeq	r4, [r4], -ip
   2f9fc:	andeq	lr, r3, r8, lsl #13
   2fa00:	andeq	lr, r3, lr, lsl r3
   2fa04:	blmi	d422d8 <_ZdlPv@@Base+0xcfeae8>
   2fa08:	ldrblt	r4, [r0, #1146]!	; 0x47a
   2fa0c:	ldmpl	r3, {r0, r1, r2, r3, r7, ip, sp, pc}^
   2fa10:	cfmsuba32mi	mvax0, mvax4, mvfx2, mvfx4
   2fa14:	movwls	r6, #55323	; 0xd81b
   2fa18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2fa1c:	ldrbtmi	r7, [lr], #-2051	; 0xfffff7fd
   2fa20:			; <UNDEFINED> instruction: 0xd1252b2d
   2fa24:	bllt	70db38 <_ZdlPv@@Base+0x6ca348>
   2fa28:	ldmpl	r5!, {r0, r2, r3, r5, r8, r9, fp, lr}^
   2fa2c:			; <UNDEFINED> instruction: 0xf7e26828
   2fa30:	stmdavs	sp!, {r7, r8, r9, fp, sp, lr, pc}
   2fa34:	andvc	pc, ip, pc, asr #8
   2fa38:	mrc2	0, 5, pc, cr6, cr3, {0}
   2fa3c:	strtmi	r4, [r9], -r2, lsr #12
   2fa40:	strmi	r2, [r4], -r0, lsl #6
   2fa44:			; <UNDEFINED> instruction: 0xf88cf7f0
   2fa48:			; <UNDEFINED> instruction: 0xf7f04620
   2fa4c:	stmdami	r5!, {r0, r1, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   2fa50:	rsbcc	r4, r8, r8, ror r4
   2fa54:			; <UNDEFINED> instruction: 0xf838f7f7
   2fa58:	blx	c6da5e <_ZdlPv@@Base+0xc2a26e>
   2fa5c:	blmi	7c22ec <_ZdlPv@@Base+0x77eafc>
   2fa60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2fa64:	blls	389ad4 <_ZdlPv@@Base+0x3462e4>
   2fa68:	qsuble	r4, sl, fp
   2fa6c:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
   2fa70:	stc	7, cr15, [r0], {226}	; 0xe2
   2fa74:	movwcs	r4, #3357	; 0xd1d
   2fa78:	ldrbtmi	r4, [sp], #-1569	; 0xfffff9df
   2fa7c:	andvs	r4, r3, sl, lsl r6
   2fa80:			; <UNDEFINED> instruction: 0xf5054607
   2fa84:			; <UNDEFINED> instruction: 0xf01470dc
   2fa88:	strmi	pc, [r5], -pc, lsl #19
   2fa8c:	bicsle	r2, r1, r0, lsl #16
   2fa90:	strtmi	sl, [r1], -r4, lsl #20
   2fa94:	ldrmi	r9, [r0], -r3, lsl #4
   2fa98:	blx	ff86bae0 <_ZdlPv@@Base+0xff8282f0>
   2fa9c:			; <UNDEFINED> instruction: 0xf7e26838
   2faa0:	svcmi	0x0013eb20
   2faa4:	movwls	sl, #11016	; 0x2b08
   2faa8:	ldrmi	r4, [r8], -r1, lsl #12
   2faac:	blx	ff5ebaf4 <_ZdlPv@@Base+0xff5a8304>
   2fab0:	ldmdbmi	r0, {r1, r2, r4, r5, r6, r7, r8, fp, ip, lr}
   2fab4:	ldmib	sp, {r0, r1, sp}^
   2fab8:	ldrbtmi	r3, [r9], #-514	; 0xfffffdfe
   2fabc:			; <UNDEFINED> instruction: 0xf7f09600
   2fac0:	ldr	pc, [r7, fp, lsl #22]!
   2fac4:	bl	fe26da54 <_ZdlPv@@Base+0xfe22a264>
   2fac8:			; <UNDEFINED> instruction: 0xf0134620
   2facc:			; <UNDEFINED> instruction: 0xf7e2fe91
   2fad0:	svclt	0x0000eb8a
   2fad4:	ldrdeq	lr, [r3], -r8
   2fad8:	andeq	r0, r0, ip, ror r1
   2fadc:	andeq	lr, r3, r2, asr #5
   2fae0:	andeq	r0, r0, r0, asr r1
   2fae4:	andeq	r4, r4, ip, asr r2
   2fae8:	andeq	lr, r3, r0, lsl #5
   2faec:	andeq	r4, r4, r2, lsr r2
   2faf0:	andeq	r0, r0, r8, asr #4
   2faf4:	muleq	r1, sl, r5
   2faf8:	svcmi	0x00f0e92d
   2fafc:	cdpmi	0, 6, cr11, cr11, cr9, {4}
   2fb00:	blmi	1b0131c <_ZdlPv@@Base+0x1abdb2c>
   2fb04:	ldrbtmi	r4, [lr], #-1674	; 0xfffff976
   2fb08:	movwls	r4, #21627	; 0x547b
   2fb0c:	ldccs	15, cr6, [r3], {244}	; 0xf4
   2fb10:			; <UNDEFINED> instruction: 0xf106d107
   2fb14:	ldrtmi	r0, [r8], -r8, ror #14
   2fb18:			; <UNDEFINED> instruction: 0xffd6f7f6
   2fb1c:	ldccs	15, cr6, [r3], {244}	; 0xf4
   2fb20:			; <UNDEFINED> instruction: 0xf024d0f9
   2fb24:	blcs	37076c <_ZdlPv@@Base+0x32cf7c>
   2fb28:	addshi	pc, r4, r0
   2fb2c:	ldrbtmi	r4, [lr], #-3681	; 0xfffff19f
   2fb30:	mrcvs	14, 7, r6, cr3, cr2, {5}
   2fb34:			; <UNDEFINED> instruction: 0xf8969204
   2fb38:	movwls	r2, #24688	; 0x6070
   2fb3c:	svcvs	0x00729203
   2fb40:	blcs	54350 <_ZdlPv@@Base+0x10b60>
   2fb44:	adchi	pc, r2, r0
   2fb48:	stmdavs	r3, {r1, r2, fp, ip, pc}
   2fb4c:			; <UNDEFINED> instruction: 0x4798689b
   2fb50:	ldrdlt	pc, [r4], -r6	; <UNPREDICTABLE>
   2fb54:			; <UNDEFINED> instruction: 0xf1064603
   2fb58:	movwls	r0, #24680	; 0x6068
   2fb5c:			; <UNDEFINED> instruction: 0xffb4f7f6
   2fb60:	svcne	0x002b4e55
   2fb64:	ldrbtmi	r4, [lr], #-3925	; 0xfffff0ab
   2fb68:	ldrbtmi	r9, [pc], #-769	; 2fb70 <__printf_chk@plt+0x1d740>
   2fb6c:	stmdaeq	r8!, {r1, r2, r8, ip, sp, lr, pc}^
   2fb70:			; <UNDEFINED> instruction: 0xf1053768
   2fb74:	movwls	r0, #29448	; 0x7308
   2fb78:			; <UNDEFINED> instruction: 0xf8df4d51
   2fb7c:	ldrbtmi	r9, [sp], #-328	; 0xfffffeb8
   2fb80:			; <UNDEFINED> instruction: 0xe01d44f9
   2fb84:	rsble	r2, r8, r2, lsl #24
   2fb88:	ldrsbcc	pc, [ip, #137]!	; 0x89	; <UNPREDICTABLE>
   2fb8c:			; <UNDEFINED> instruction: 0xf8d9bb7b
   2fb90:	ldrbmi	r3, [fp, #-36]	; 0xffffffdc
   2fb94:			; <UNDEFINED> instruction: 0xf8d6d02b
   2fb98:	strdlt	r3, [fp, #-188]	; 0xffffff44
   2fb9c:	strbmi	r2, [r0], -r0, lsl #2
   2fba0:	blx	ff8edb82 <_ZdlPv@@Base+0xff8aa392>
   2fba4:	ldrbtmi	r4, [fp], #-2888	; 0xfffff4b8
   2fba8:	blcs	fff6defc <_ZdlPv@@Base+0xfff2a70c>
   2fbac:	rsble	r4, r7, r2, lsl #5
   2fbb0:			; <UNDEFINED> instruction: 0xf7f64638
   2fbb4:	stmdami	r5, {r0, r1, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   2fbb8:	rsbcc	r4, r8, r8, ror r4
   2fbbc:			; <UNDEFINED> instruction: 0xff84f7f6
   2fbc0:			; <UNDEFINED> instruction: 0xf0236feb
   2fbc4:	bcs	37040c <_ZdlPv@@Base+0x32cc1c>
   2fbc8:	adcmi	sp, r3, #22
   2fbcc:	stfcsd	f5, [pc], {227}	; 0xe3
   2fbd0:	ldccs	0, cr13, [r4], {77}	; 0x4d
   2fbd4:	mcrvs	1, 5, sp, cr11, cr6, {6}
   2fbd8:	bne	fe7163f0 <_ZdlPv@@Base+0xfe6d2c00>
   2fbdc:			; <UNDEFINED> instruction: 0xf383fab3
   2fbe0:	blcs	32154 <__printf_chk@plt+0x1fd24>
   2fbe4:			; <UNDEFINED> instruction: 0xf8d9d0d7
   2fbe8:	blcs	3c3e0 <__printf_chk@plt+0x29fb0>
   2fbec:	ldmdami	r8!, {r0, r1, r2, r3, r6, r7, ip, lr, pc}
   2fbf0:	rsbcc	r4, r8, r8, ror r4
   2fbf4:			; <UNDEFINED> instruction: 0xff68f7f6
   2fbf8:	bls	1828d8 <_ZdlPv@@Base+0x13f0e8>
   2fbfc:	stmdavs	r8!, {r0, r2, r4, r6, r7, fp, ip, lr}
   2fc00:			; <UNDEFINED> instruction: 0xff68f7ea
   2fc04:			; <UNDEFINED> instruction: 0xf7e86828
   2fc08:			; <UNDEFINED> instruction: 0x4603ff1d
   2fc0c:			; <UNDEFINED> instruction: 0xf8ca6828
   2fc10:			; <UNDEFINED> instruction: 0xf7ea3000
   2fc14:	blls	af9b0 <_ZdlPv@@Base+0x6c1c0>
   2fc18:	beq	16c048 <_ZdlPv@@Base+0x128858>
   2fc1c:			; <UNDEFINED> instruction: 0xf8439a07
   2fc20:	addsmi	r0, r3, #4, 30
   2fc24:			; <UNDEFINED> instruction: 0xd1a79301
   2fc28:	ldrbtmi	r4, [ip], #-3115	; 0xfffff3d5
   2fc2c:	strbeq	pc, [r8, #-260]!	; 0xfffffefc	; <UNPREDICTABLE>
   2fc30:	strtmi	lr, [r8], -r2
   2fc34:			; <UNDEFINED> instruction: 0xff48f7f6
   2fc38:			; <UNDEFINED> instruction: 0xf0236fe3
   2fc3c:	blcs	370884 <_ZdlPv@@Base+0x32d094>
   2fc40:	blls	1e4424 <_ZdlPv@@Base+0x1a0c34>
   2fc44:	stmdals	r6, {r0, r1, r4, r5, r8, ip, sp, pc}
   2fc48:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   2fc4c:	pop	{r0, r3, ip, sp, pc}
   2fc50:			; <UNDEFINED> instruction: 0x47184ff0
   2fc54:	pop	{r0, r3, ip, sp, pc}
   2fc58:			; <UNDEFINED> instruction: 0xf8958ff0
   2fc5c:	bls	fbe24 <_ZdlPv@@Base+0xb8634>
   2fc60:	blx	fecf66d4 <_ZdlPv@@Base+0xfecb2ee4>
   2fc64:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2fc68:	addsle	r2, r4, r0, lsl #22
   2fc6c:	svcvs	0x006be7bb
   2fc70:	bne	fe716480 <_ZdlPv@@Base+0xfe6d2c90>
   2fc74:			; <UNDEFINED> instruction: 0xf383fab3
   2fc78:	blcs	321ec <__printf_chk@plt+0x1fdbc>
   2fc7c:	ldr	sp, [r2, fp, lsl #1]!
   2fc80:	beq	ff16dfd4 <_ZdlPv@@Base+0xff12a7e4>
   2fc84:			; <UNDEFINED> instruction: 0xf7f22100
   2fc88:			; <UNDEFINED> instruction: 0xe794fd35
   2fc8c:	rsbeq	pc, r8, r6, lsl #2
   2fc90:	ldrdlt	pc, [r4], -r6	; <UNPREDICTABLE>
   2fc94:			; <UNDEFINED> instruction: 0xff18f7f6
   2fc98:	blls	1e9a28 <_ZdlPv@@Base+0x1a6238>
   2fc9c:			; <UNDEFINED> instruction: 0x4618b11b
   2fca0:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}^
   2fca4:			; <UNDEFINED> instruction: 0xf7e24798
   2fca8:	svclt	0x0000ea9e
   2fcac:	andeq	r4, r4, r6, lsr #3
   2fcb0:	ldrdeq	lr, [r3], -r8
   2fcb4:	andeq	r4, r4, lr, ror r1
   2fcb8:	andeq	r4, r4, r6, asr #2
   2fcbc:	andeq	r4, r4, r2, asr #2
   2fcc0:	andeq	r4, r4, lr, lsr #2
   2fcc4:	andeq	r4, r4, ip, lsr #2
   2fcc8:	andeq	r4, r4, r6, lsl #2
   2fccc:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
   2fcd0:	strheq	r4, [r4], -ip
   2fcd4:	andeq	r0, r0, ip, ror #4
   2fcd8:	andeq	r4, r4, r2, lsl #1
   2fcdc:	svcmi	0x00f0e92d
   2fce0:	strbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   2fce4:	blhi	eb1a0 <_ZdlPv@@Base+0xa79b0>
   2fce8:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   2fcec:			; <UNDEFINED> instruction: 0xf8df447a
   2fcf0:			; <UNDEFINED> instruction: 0xf8df44c8
   2fcf4:	ldmpl	r3, {r3, r6, r7, sl, ip, lr}^
   2fcf8:			; <UNDEFINED> instruction: 0xf5ad447c
   2fcfc:	ldrbtmi	r7, [sp], #-3395	; 0xfffff2bd
   2fd00:	bicls	r6, r1, #1769472	; 0x1b0000
   2fd04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2fd08:	blcs	50bc9c <_ZdlPv@@Base+0x4c84ac>
   2fd0c:			; <UNDEFINED> instruction: 0xf104d107
   2fd10:	ldrtmi	r0, [r0], -r8, ror #12
   2fd14:	mrc2	7, 6, pc, cr8, cr6, {7}
   2fd18:	blcs	50bcac <_ZdlPv@@Base+0x4c84bc>
   2fd1c:	blcs	e4108 <_ZdlPv@@Base+0xa0918>
   2fd20:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   2fd24:			; <UNDEFINED> instruction: 0xf8dfd07a
   2fd28:			; <UNDEFINED> instruction: 0x21006498
   2fd2c:			; <UNDEFINED> instruction: 0xf106447e
   2fd30:			; <UNDEFINED> instruction: 0xf7f10068
   2fd34:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   2fd38:	sbcshi	pc, r8, r0
   2fd3c:	blcc	6ea49c <_ZdlPv@@Base+0x6a6cac>
   2fd40:			; <UNDEFINED> instruction: 0xf8969305
   2fd44:	movwls	r3, #24688	; 0x6070
   2fd48:	svcvs	0x00f66f73
   2fd4c:			; <UNDEFINED> instruction: 0xf1bb9307
   2fd50:	andle	r0, r5, r0, lsl #30
   2fd54:	ldrdcc	pc, [r0], -fp
   2fd58:	ldmvs	fp, {r3, r4, r6, r9, sl, lr}
   2fd5c:	pkhbtmi	r4, r3, r8, lsl #15
   2fd60:			; <UNDEFINED> instruction: 0xf8dfab0b
   2fd64:	ldrmi	r2, [r9], -r0, ror #8
   2fd68:	bcc	46b590 <_ZdlPv@@Base+0x427da0>
   2fd6c:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2fd70:	stmiapl	pc!, {r3, r9, sl, lr}	; <UNPREDICTABLE>
   2fd74:	bvs	1700f68 <_ZdlPv@@Base+0x16bd778>
   2fd78:	smladxls	r4, r9, r8, r6
   2fd7c:			; <UNDEFINED> instruction: 0xf7e99303
   2fd80:	blge	19ef6a4 <_ZdlPv@@Base+0x19abeb4>
   2fd84:	smladxls	r4, r9, r8, r6
   2fd88:	mcr	6, 0, r4, cr8, cr8, {0}
   2fd8c:			; <UNDEFINED> instruction: 0xf7e93a90
   2fd90:			; <UNDEFINED> instruction: 0xf8dffe3f
   2fd94:	andcs	r3, r2, #56, 8	; 0x38000000
   2fd98:	andcs	r9, r1, #-1879048192	; 0x90000000
   2fd9c:			; <UNDEFINED> instruction: 0xf8df447b
   2fda0:			; <UNDEFINED> instruction: 0xf1038430
   2fda4:			; <UNDEFINED> instruction: 0xf8df0968
   2fda8:			; <UNDEFINED> instruction: 0xf8c3742c
   2fdac:	ldrbtmi	r2, [r8], #3092	; 0xc14
   2fdb0:	ldrbtmi	r9, [pc], #-2820	; 2fdb8 <__printf_chk@plt+0x1d988>
   2fdb4:	strtge	pc, [r0], #-2271	; 0xfffff721
   2fdb8:	stmdaeq	r8!, {r3, r8, ip, sp, lr, pc}^
   2fdbc:	ldrbtmi	r6, [sl], #2074	; 0x81a
   2fdc0:	bhi	6b3d4 <_ZdlPv@@Base+0x27be4>
   2fdc4:	ands	r9, r0, r8, lsl #4
   2fdc8:			; <UNDEFINED> instruction: 0xf0002e02
   2fdcc:			; <UNDEFINED> instruction: 0xf8da80a8
   2fdd0:	blcs	3c5c8 <__printf_chk@plt+0x2a198>
   2fdd4:	sbchi	pc, lr, r0, asr #32
   2fdd8:	ldrdcc	pc, [r4], -sl	; <UNPREDICTABLE>
   2fddc:	addsmi	r9, sl, #12288	; 0x3000
   2fde0:	sbchi	pc, r8, r0
   2fde4:			; <UNDEFINED> instruction: 0xf7f64640
   2fde8:			; <UNDEFINED> instruction: 0x4648fcd9
   2fdec:	mcr2	7, 3, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
   2fdf0:			; <UNDEFINED> instruction: 0xf0236ffb
   2fdf4:	bcs	37063c <_ZdlPv@@Base+0x32ce4c>
   2fdf8:	addshi	pc, ip, r0
   2fdfc:	ldrhle	r4, [r1, #35]!	; 0x23
   2fe00:			; <UNDEFINED> instruction: 0xf0002e0f
   2fe04:	cdpcs	0, 1, cr8, cr4, cr2, {4}
   2fe08:	mrcvs	1, 5, sp, cr11, cr14, {6}
   2fe0c:	bne	fe716628 <_ZdlPv@@Base+0xfe6d2e38>
   2fe10:			; <UNDEFINED> instruction: 0xf383fab3
   2fe14:	blcs	32388 <__printf_chk@plt+0x1ff58>
   2fe18:	ldrb	sp, [r8, r4, ror #1]
   2fe1c:	strcs	r4, [r0], #-3055	; 0xfffff411
   2fe20:	ldrbtmi	r4, [fp], #-4079	; 0xfffff011
   2fe24:			; <UNDEFINED> instruction: 0xf893447f
   2fe28:			; <UNDEFINED> instruction: 0xf1076070
   2fe2c:	cdpcs	8, 2, cr0, cr1, cr8, {3}
   2fe30:	strbmi	sp, [r0], -lr, lsl #2
   2fe34:	streq	pc, [r1], #-132	; 0xffffff7c
   2fe38:	mcr2	7, 2, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
   2fe3c:	blcs	cbe30 <_ZdlPv@@Base+0x88640>
   2fe40:	blcs	523f5c <_ZdlPv@@Base+0x4e076c>
   2fe44:	svcge	0x006ff47f
   2fe48:	eorsle	r2, ip, r0, lsl #24
   2fe4c:	ands	r2, r0, r1, lsl #10
   2fe50:	eorsle	r2, pc, r4, ror lr	; <UNPREDICTABLE>
   2fe54:			; <UNDEFINED> instruction: 0xd12d2e6e
   2fe58:	ldrbtmi	r4, [sp], #-3554	; 0xfffff21e
   2fe5c:	rsbeq	pc, r8, r5, lsl #2
   2fe60:	mrc2	7, 1, pc, cr2, cr6, {7}
   2fe64:	bpl	ffc6e1c0 <_ZdlPv@@Base+0xffc2a9d0>
   2fe68:	blx	fed9c2c0 <_ZdlPv@@Base+0xfed58ad0>
   2fe6c:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
   2fe70:	ldclmi	3, cr11, [sp], {77}	; 0x4d
   2fe74:	svcvs	0x00e3447c
   2fe78:			; <UNDEFINED> instruction: 0xf0333b0b
   2fe7c:	tstle	r9, r8, lsl #6
   2fe80:	strbteq	pc, [r8], -r4, lsl #2	; <UNPREDICTABLE>
   2fe84:			; <UNDEFINED> instruction: 0xf7f64630
   2fe88:	svcvs	0x00e3fe1f
   2fe8c:			; <UNDEFINED> instruction: 0xf0333b0b
   2fe90:	rscsle	r0, r7, r8, lsl #6
   2fe94:	blmi	ff2029f0 <_ZdlPv@@Base+0xff1bf200>
   2fe98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2fe9c:	blls	ff089f0c <_ZdlPv@@Base+0xff04671c>
   2fea0:			; <UNDEFINED> instruction: 0xf040405a
   2fea4:	strtmi	r8, [r8], -r8, ror #2
   2fea8:	cfstr64vc	mvdx15, [r3, #-52]	; 0xffffffcc
   2feac:	blhi	eb1a8 <_ZdlPv@@Base+0xa79b8>
   2feb0:	svchi	0x00f0e8bd
   2feb4:			; <UNDEFINED> instruction: 0xf0402e76
   2feb8:	stmiami	sp, {r0, r1, r2, r5, r7, pc}^
   2febc:	rsbcc	r4, r8, r8, ror r4
   2fec0:	mcr2	7, 0, pc, cr2, cr6, {7}	; <UNPREDICTABLE>
   2fec4:			; <UNDEFINED> instruction: 0xf7fde7c0
   2fec8:	strcs	pc, [r0, #-2859]	; 0xfffff4d5
   2fecc:			; <UNDEFINED> instruction: 0xf897e7e2
   2fed0:			; <UNDEFINED> instruction: 0xe7ac6070
   2fed4:	ldrbtmi	r4, [sp], #-3527	; 0xfffff239
   2fed8:	rsbeq	pc, r8, r5, lsl #2
   2fedc:	ldc2l	7, cr15, [r4, #984]!	; 0x3d8
   2fee0:	bpl	ffc6e23c <_ZdlPv@@Base+0xffc2aa4c>
   2fee4:			; <UNDEFINED> instruction: 0xf585fab5
   2fee8:	ldr	r0, [sp, sp, ror #18]!
   2feec:	cmncs	r5, r6, ror #28
   2fef0:			; <UNDEFINED> instruction: 0xf00e4630
   2fef4:			; <UNDEFINED> instruction: 0x4605f9f9
   2fef8:			; <UNDEFINED> instruction: 0xf0002800
   2fefc:	ldmdavs	r5!, {r1, r7, pc}
   2ff00:	svclt	0x00d42d00
   2ff04:	strcs	r2, [r1, #-1280]	; 0xfffffb00
   2ff08:	svcvs	0x007be7ae
   2ff0c:	bne	fe716730 <_ZdlPv@@Base+0xfe6d2f40>
   2ff10:			; <UNDEFINED> instruction: 0xf383fab3
   2ff14:	blcs	32488 <__printf_chk@plt+0x20058>
   2ff18:	svcge	0x0064f43f
   2ff1c:			; <UNDEFINED> instruction: 0xf897e757
   2ff20:	bls	1bc0e8 <_ZdlPv@@Base+0x1788f8>
   2ff24:	blx	fecf6998 <_ZdlPv@@Base+0xfecb31a8>
   2ff28:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2ff2c:			; <UNDEFINED> instruction: 0xf43f2b00
   2ff30:	smlsld	sl, ip, r9, pc	; <UNPREDICTABLE>
   2ff34:	ldrbtmi	r4, [fp], #-2992	; 0xfffff450
   2ff38:			; <UNDEFINED> instruction: 0x071b681b
   2ff3c:	stmiami	pc!, {r0, r1, r2, r4, r6, sl, ip, lr, pc}	; <UNPREDICTABLE>
   2ff40:	rsbcc	r4, r8, r8, ror r4
   2ff44:	stc2l	7, cr15, [r0, #984]	; 0x3d8
   2ff48:	vnmls.f64	d9, d8, d4
   2ff4c:			; <UNDEFINED> instruction: 0x461a0a90
   2ff50:	andsvs	r9, r3, r8, lsl #22
   2ff54:			; <UNDEFINED> instruction: 0xf8eaf7ea
   2ff58:	beq	46b7c0 <_ZdlPv@@Base+0x427fd0>
   2ff5c:			; <UNDEFINED> instruction: 0xf8e6f7ea
   2ff60:	svceq	0x0000f1bb
   2ff64:			; <UNDEFINED> instruction: 0xf8dbd004
   2ff68:	ldrbmi	r3, [r8], -r0
   2ff6c:			; <UNDEFINED> instruction: 0x4798685b
   2ff70:	str	r2, [pc, r0, lsl #10]
   2ff74:	vstr	d25, [r3, #16]
   2ff78:	blls	292780 <_ZdlPv@@Base+0x24ef90>
   2ff7c:			; <UNDEFINED> instruction: 0xf0402b01
   2ff80:	mrc	0, 0, r8, cr8, cr12, {7}
   2ff84:			; <UNDEFINED> instruction: 0xf7ea0a10
   2ff88:	strmi	pc, [r7], -fp, lsr #27
   2ff8c:	beq	fe46b7f4 <_ZdlPv@@Base+0xfe428004>
   2ff90:	stc2	7, cr15, [r6, #936]!	; 0x3a8
   2ff94:	ldrtmi	r4, [r8], -r6, lsl #12
   2ff98:			; <UNDEFINED> instruction: 0xf00a4631
   2ff9c:			; <UNDEFINED> instruction: 0x4605fcdf
   2ffa0:			; <UNDEFINED> instruction: 0xf0094638
   2ffa4:	ldrtmi	pc, [r0], -r1, lsr #19	; <UNPREDICTABLE>
   2ffa8:			; <UNDEFINED> instruction: 0xf99ef009
   2ffac:	andcs	r9, r0, #4, 18	; 0x10000
   2ffb0:			; <UNDEFINED> instruction: 0x460e4b93
   2ffb4:	ldrbtmi	r9, [fp], #-2312	; 0xfffff6f8
   2ffb8:	rsbeq	pc, r8, r3, lsl #2
   2ffbc:			; <UNDEFINED> instruction: 0xf8c36031
   2ffc0:			; <UNDEFINED> instruction: 0xf8c32204
   2ffc4:			; <UNDEFINED> instruction: 0xf7f62c14
   2ffc8:	mrc	13, 0, APSR_nzcv, cr8, cr15, {3}
   2ffcc:			; <UNDEFINED> instruction: 0xf7ea0a90
   2ffd0:	cdp	8, 1, cr15, cr8, cr13, {5}
   2ffd4:			; <UNDEFINED> instruction: 0xf7ea0a10
   2ffd8:			; <UNDEFINED> instruction: 0xf1bbf8a9
   2ffdc:			; <UNDEFINED> instruction: 0xf43f0f00
   2ffe0:			; <UNDEFINED> instruction: 0xf8dbaf43
   2ffe4:	ldrbmi	r3, [r8], -r0
   2ffe8:			; <UNDEFINED> instruction: 0x4798685b
   2ffec:	blmi	fe1a9ce4 <_ZdlPv@@Base+0xfe1664f4>
   2fff0:	stmibmi	r5, {sp}
   2fff4:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   2fff8:	movwls	r4, #1562	; 0x61a
   2fffc:			; <UNDEFINED> instruction: 0xf86cf7f0
   30000:			; <UNDEFINED> instruction: 0xf7fde79d
   30004:	strb	pc, [r5, -sp, lsl #21]	; <UNPREDICTABLE>
   30008:	andle	r2, lr, pc, ror #28
   3000c:	tstle	r8, r5, ror #28
   30010:	ldmdami	pc!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
   30014:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
   30018:	ldmdavs	fp, {r3, r5, r6, ip, sp}
   3001c:	mvnmi	r6, #14144	; 0x3740
   30020:	streq	pc, [r1, #-5]
   30024:	ldc2l	7, cr15, [r0, #-984]	; 0xfffffc28
   30028:	blmi	1e69ca8 <_ZdlPv@@Base+0x1e264b8>
   3002c:	stmiapl	fp!, {r0, r3, r4, r5, r6, fp, lr}^
   30030:	rsbcc	r4, r8, r8, ror r4
   30034:	ldclvs	8, cr6, [sp, #108]	; 0x6c
   30038:	streq	pc, [r1, #-5]
   3003c:	stc2l	7, cr15, [r4, #-984]	; 0xfffffc28
   30040:	mcrcs	7, 3, lr, cr4, cr2, {0}
   30044:			; <UNDEFINED> instruction: 0xf1a6d020
   30048:	subsmi	r0, r1, #536870919	; 0x20000007
   3004c:	ldmiblt	r9, {r0, r4, r6, r8, lr}^
   30050:	eorle	r2, pc, sp, ror #28
   30054:	suble	r2, sl, r3, ror #28
   30058:	cmnle	lr, r6, asr #28
   3005c:	ldrbtmi	r4, [r8], #-2158	; 0xfffff792
   30060:			; <UNDEFINED> instruction: 0xf7f63068
   30064:	tstcs	r0, r1, lsr sp	; <UNPREDICTABLE>
   30068:			; <UNDEFINED> instruction: 0xf7f92001
   3006c:			; <UNDEFINED> instruction: 0x4601fab1
   30070:			; <UNDEFINED> instruction: 0xf43f2800
   30074:	blmi	151bd1c <_ZdlPv@@Base+0x14d852c>
   30078:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   3007c:	ldmvs	r8, {r0, r1, r3, r4, r7, r8, r9, fp, sp, lr}
   30080:	blx	eec0b6 <_ZdlPv@@Base+0xea88c6>
   30084:	strbt	r4, [pc], r5, lsl #12
   30088:	ldrbtmi	r4, [pc], #-3940	; 30090 <__printf_chk@plt+0x1dc60>
   3008c:	rsbeq	pc, r8, r7, lsl #2
   30090:	ldc2	7, cr15, [sl, #-984]	; 0xfffffc28
   30094:			; <UNDEFINED> instruction: 0xf7fb2001
   30098:			; <UNDEFINED> instruction: 0x4601fb5b
   3009c:	rsble	r2, r4, r0, lsl #16
   300a0:	suble	r2, r2, r4, ror #28
   300a4:	stmiapl	r8!, {r1, r2, r3, r4, r6, r8, r9, fp, lr}^
   300a8:			; <UNDEFINED> instruction: 0xffdaf7e3
   300ac:	svclt	0x00181e05
   300b0:	ldrb	r2, [r9], r1, lsl #10
   300b4:	tstls	r3, fp, asr lr
   300b8:			; <UNDEFINED> instruction: 0xf106447e
   300bc:			; <UNDEFINED> instruction: 0xf7f60068
   300c0:	stmdbls	r3, {r0, r1, r8, sl, fp, ip, sp, lr, pc}
   300c4:			; <UNDEFINED> instruction: 0xf7f92001
   300c8:	stmdacs	r0, {r0, r1, r7, r9, fp, ip, sp, lr, pc}
   300cc:	mrcge	4, 7, APSR_nzcv, cr11, cr15, {1}
   300d0:	stmiapl	fp!, {r0, r2, r4, r6, r8, r9, fp, lr}^
   300d4:	addmi	r6, r3, #1769472	; 0x1b0000
   300d8:	strmi	sp, [r1], -r2, asr #32
   300dc:			; <UNDEFINED> instruction: 0xf1062200
   300e0:			; <UNDEFINED> instruction: 0xf7e30040
   300e4:	cdpne	14, 0, cr15, cr5, cr1, {2}
   300e8:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   300ec:	mcrmi	6, 2, lr, cr15, cr12, {5}
   300f0:			; <UNDEFINED> instruction: 0xf106447e
   300f4:	ldrtmi	r0, [r8], -r8, ror #14
   300f8:	stc2l	7, cr15, [r6], #984	; 0x3d8
   300fc:	blcs	50c0d0 <_ZdlPv@@Base+0x4c88e0>
   30100:	mcrmi	0, 2, sp, cr11, cr9, {7}
   30104:	ldrbtmi	r2, [lr], #-257	; 0xfffffeff
   30108:	ldrtmi	r3, [r0], -r8, ror #12
   3010c:			; <UNDEFINED> instruction: 0xf92cf7f6
   30110:			; <UNDEFINED> instruction: 0xf43f2800
   30114:	blmi	b1bc7c <_ZdlPv@@Base+0xad848c>
   30118:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   3011c:			; <UNDEFINED> instruction: 0xf9e2f00b
   30120:	ldrtmi	r4, [r0], -r5, lsl #12
   30124:	ldc2l	7, cr15, [r0], {246}	; 0xf6
   30128:			; <UNDEFINED> instruction: 0xf107e69e
   3012c:			; <UNDEFINED> instruction: 0xf7e30080
   30130:	mcrne	15, 0, pc, cr5, cr7, {4}	; <UNPREDICTABLE>
   30134:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   30138:	mrccs	6, 2, lr, cr3, cr6, {4}
   3013c:	cfldrdge	mvd15, [r3, #508]!	; 0x1fc
   30140:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
   30144:			; <UNDEFINED> instruction: 0xf7f63068
   30148:			; <UNDEFINED> instruction: 0x2100fcbf
   3014c:			; <UNDEFINED> instruction: 0xf7f92001
   30150:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   30154:	mrcge	4, 5, APSR_nzcv, cr7, cr15, {1}
   30158:	blx	feeec18c <_ZdlPv@@Base+0xfeea899c>
   3015c:	str	r4, [r3], r5, lsl #12
   30160:			; <UNDEFINED> instruction: 0xf43f2c00
   30164:			; <UNDEFINED> instruction: 0x4625ae73
   30168:	andls	lr, r3, pc, ror r6
   3016c:			; <UNDEFINED> instruction: 0xf9d8f7fd
   30170:	strmi	r9, [sp], -r3, lsl #18
   30174:			; <UNDEFINED> instruction: 0xf7e2e68e
   30178:	movwcs	lr, #6192	; 0x1830
   3017c:	ldrt	r9, [r4], -r9, lsl #6
   30180:	svceq	0x0000f1bb
   30184:			; <UNDEFINED> instruction: 0xf8dbd004
   30188:	ldrbmi	r3, [r8], -r0
   3018c:			; <UNDEFINED> instruction: 0x4798685b
   30190:	stmda	r8!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30194:	beq	fe46b9fc <_ZdlPv@@Base+0xfe42820c>
   30198:			; <UNDEFINED> instruction: 0xffc8f7e9
   3019c:	beq	46ba04 <_ZdlPv@@Base+0x428214>
   301a0:			; <UNDEFINED> instruction: 0xffc4f7e9
   301a4:	svceq	0x0000f1bb
   301a8:	ldrb	sp, [r1, sp, ror #3]!
   301ac:	svclt	0x0000e7f6
   301b0:	strdeq	sp, [r3], -r4
   301b4:	andeq	r0, r0, ip, ror r1
   301b8:			; <UNDEFINED> instruction: 0x00043fb4
   301bc:	andeq	sp, r3, r2, ror #31
   301c0:	andeq	r3, r4, r0, lsl #31
   301c4:	andeq	r0, r0, ip, ror #4
   301c8:	andeq	r3, r4, r8, lsr pc
   301cc:	andeq	r3, r4, r0, lsl pc
   301d0:	strdeq	r3, [r4], -lr
   301d4:	strdeq	r3, [r4], -sl
   301d8:	andeq	r3, r4, lr, ror #29
   301dc:	andeq	r3, r4, sl, lsl #29
   301e0:	andeq	r3, r4, r8, lsl #29
   301e4:	andeq	r3, r4, r2, asr lr
   301e8:	andeq	r3, r4, r8, lsr lr
   301ec:	andeq	sp, r3, r8, asr #28
   301f0:	strdeq	r3, [r4], -r0
   301f4:	ldrdeq	r3, [r4], -r6
   301f8:	ldrdeq	lr, [r3], -r6
   301fc:	andeq	r3, r4, ip, ror #26
   30200:	strdeq	r3, [r4], -r6
   30204:	andeq	r0, r0, r8, asr #4
   30208:	ldrdeq	r8, [r1], -r6
   3020c:	andeq	r0, r0, ip, lsl #3
   30210:	muleq	r4, r6, ip
   30214:	andeq	r3, r4, ip, ror ip
   30218:	andeq	r3, r4, lr, asr #24
   3021c:	andeq	r3, r4, r2, lsr #24
   30220:	andeq	r0, r0, r0, asr #3
   30224:	strdeq	r3, [r4], -r4
   30228:	andeq	r0, r0, r4, ror #3
   3022c:			; <UNDEFINED> instruction: 0x00043bbc
   30230:	andeq	r3, r4, r6, lsr #23
   30234:	andeq	r3, r4, sl, ror #22
   30238:			; <UNDEFINED> instruction: 0xf7ffb510
   3023c:	strmi	pc, [r4], -pc, asr #26
   30240:			; <UNDEFINED> instruction: 0xf0132008
   30244:	blmi	16ed10 <_ZdlPv@@Base+0x12b520>
   30248:			; <UNDEFINED> instruction: 0xf8d3447b
   3024c:	andvs	r2, r4, r8, asr #21
   30250:	beq	ff26e564 <_ZdlPv@@Base+0xff22ad74>
   30254:	ldclt	0, cr6, [r0, #-264]	; 0xfffffef8
   30258:	andeq	r3, r4, r4, ror #20
   3025c:	ldclt	7, cr15, [lr, #-1020]!	; 0xfffffc04
   30260:	blmi	fe382c98 <_ZdlPv@@Base+0xfe33f4a8>
   30264:	svcmi	0x00f0e92d
   30268:	addlt	r4, pc, sl, ror r4	; <UNPREDICTABLE>
   3026c:	eorge	pc, ip, #14614528	; 0xdf0000
   30270:	ldmpl	r3, {r2, r9, sl, fp, sp, pc}^
   30274:			; <UNDEFINED> instruction: 0x463044fa
   30278:	movwls	r6, #55323	; 0xd81b
   3027c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   30280:			; <UNDEFINED> instruction: 0xf846f7f1
   30284:			; <UNDEFINED> instruction: 0xf0132034
   30288:	stmibmi	r5, {r0, r1, r2, r3, r7, r9, fp, ip, sp, lr, pc}
   3028c:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   30290:			; <UNDEFINED> instruction: 0xf7f03168
   30294:	strtmi	pc, [r1], -r7, lsl #25
   30298:			; <UNDEFINED> instruction: 0xf7f14630
   3029c:			; <UNDEFINED> instruction: 0xf8dffb31
   302a0:	strcs	r9, [r0, -r4, lsl #4]
   302a4:	andlt	pc, r0, #14614528	; 0xdf0000
   302a8:			; <UNDEFINED> instruction: 0xf8df463d
   302ac:	ldrbtmi	r8, [r9], #512	; 0x200
   302b0:	ldrbtmi	r4, [r8], #1275	; 0x4fb
   302b4:	ldrdcc	pc, [r0], -r9
   302b8:	andls	r2, r3, #0, 4
   302bc:	ldrdcs	lr, [r3, -r3]
   302c0:	suble	r4, r2, #-1610612728	; 0xa0000008
   302c4:	sbcsvs	r1, r9, r1, asr ip
   302c8:	stccs	8, cr7, [sl], {20}
   302cc:	stccs	0, cr13, [r0], {7}
   302d0:	stmdbls	r3, {r0, r2, r6, r8, ip, lr, pc}
   302d4:			; <UNDEFINED> instruction: 0xf7f14630
   302d8:	strcs	pc, [r0, #-2835]	; 0xfffff4ed
   302dc:			; <UNDEFINED> instruction: 0xf8d8e7ea
   302e0:	strcs	r3, [sl], #-516	; 0xfffffdfc
   302e4:	strtmi	r2, [r1], -r0, lsl #4
   302e8:	addcc	lr, r0, #200, 18	; 0x320000
   302ec:	cmple	r1, r0, lsl #26
   302f0:			; <UNDEFINED> instruction: 0x5014f8db
   302f4:	blx	fed76fb0 <_ZdlPv@@Base+0xfed337c0>
   302f8:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
   302fc:			; <UNDEFINED> instruction: 0xf7f14630
   30300:	svccs	0x0000fa0b
   30304:	stccs	15, cr11, [sl], {216}	; 0xd8
   30308:	svccs	0x0000d1d4
   3030c:	blmi	1a64418 <_ZdlPv@@Base+0x1a20c28>
   30310:	stmdbmi	r8!, {r1, sp}^
   30314:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   30318:			; <UNDEFINED> instruction: 0x461a4479
   3031c:			; <UNDEFINED> instruction: 0xf7ef9300
   30320:	stmdami	r5!, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   30324:	rsbcc	r4, r8, r8, ror r4
   30328:	blx	ff3ee30a <_ZdlPv@@Base+0xff3aab1a>
   3032c:			; <UNDEFINED> instruction: 0xf7ef4630
   30330:	bmi	18ef074 <_ZdlPv@@Base+0x18ab884>
   30334:	ldrbtmi	r4, [sl], #-2904	; 0xfffff4a8
   30338:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3033c:	subsmi	r9, sl, sp, lsl #22
   30340:	addshi	pc, fp, r0, asr #32
   30344:	pop	{r0, r1, r2, r3, ip, sp, pc}
   30348:	stmdage	r3, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3034c:	stc2	7, cr15, [lr], #956	; 0x3bc
   30350:	strmi	r2, [r4], -sl, lsl #16
   30354:	mcrrne	0, 12, sp, r3, cr3
   30358:	stccs	0, cr13, [r0], {215}	; 0xd7
   3035c:	rsclt	sp, r1, #185	; 0xb9
   30360:	ldfcsp	f3, [fp], #-340	; 0xfffffeac
   30364:	strcc	fp, [r1, -r4, lsl #30]
   30368:	tstle	sp, r1, lsr #12
   3036c:			; <UNDEFINED> instruction: 0xf7f14630
   30370:	sbfx	pc, r3, #19, #19
   30374:	ldrb	r2, [r9, sl, lsl #2]!
   30378:	svclt	0x00082c16
   3037c:	adcsle	r3, sp, r1, lsl #14
   30380:			; <UNDEFINED> instruction: 0xd1b52c17
   30384:	ldr	r3, [r9, r1, lsl #30]!
   30388:	mvnle	r2, sp, ror ip
   3038c:	strtmi	r3, [r1], -r1, lsl #30
   30390:	bmi	132a348 <_ZdlPv@@Base+0x12e6b58>
   30394:			; <UNDEFINED> instruction: 0xf8d2447a
   30398:	movwcc	r3, #7156	; 0x1bf4
   3039c:	blcc	ffd6e6ac <_ZdlPv@@Base+0xffd2aebc>
   303a0:			; <UNDEFINED> instruction: 0xf976f7f0
   303a4:	vstrmi	d20, [r8, #-284]	; 0xfffffee4
   303a8:	ldrbtmi	r4, [sp], #-3912	; 0xfffff0b8
   303ac:	andhi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   303b0:	strbcc	r4, [r8, #-1151]!	; 0xfffffb81
   303b4:			; <UNDEFINED> instruction: 0xf7fee00f
   303b8:	blmi	11afdc4 <_ZdlPv@@Base+0x116c5d4>
   303bc:			; <UNDEFINED> instruction: 0xf8d3447b
   303c0:	blcs	3f3a8 <__printf_chk@plt+0x2cf78>
   303c4:	blmi	11248e4 <_ZdlPv@@Base+0x10e10f4>
   303c8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   303cc:	ldcvs	8, cr6, [fp], {3}
   303d0:	stmdacs	r2, {r3, r4, r7, r8, r9, sl, lr}
   303d4:	rsbcs	sp, r0, lr, lsr r0
   303d8:	ldrdmi	pc, [r0], -r8
   303dc:			; <UNDEFINED> instruction: 0xf9e4f013
   303e0:	ldrtmi	r4, [sl], -r3, lsr #12
   303e4:			; <UNDEFINED> instruction: 0x46044631
   303e8:	blx	ffbee3b4 <_ZdlPv@@Base+0xffbaabc4>
   303ec:			; <UNDEFINED> instruction: 0xf7f04620
   303f0:	strtmi	pc, [r8], -r9, ror #17
   303f4:	blx	1a6e3d6 <_ZdlPv@@Base+0x1a2abe6>
   303f8:	ldc2l	7, cr15, [r0], #-1020	; 0xfffffc04
   303fc:	bicsle	r2, sl, r0, lsl #16
   30400:			; <UNDEFINED> instruction: 0x4c364b35
   30404:	cfldrsmi	mvf4, [r6, #-492]!	; 0xfffffe14
   30408:	ldrbtmi	r4, [ip], #-3894	; 0xfffff0ca
   3040c:	ldrbtmi	r6, [sp], #-2073	; 0xfffff7e7
   30410:	ldmib	r1, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   30414:	addmi	r3, r3, #3
   30418:	lfmne	f5, 3, [sl], {17}
   3041c:	ldmdavc	fp, {r1, r3, r6, r7, sp, lr}
   30420:	svclt	0x00182b0a
   30424:	mvnsle	r4, r3, lsl r6
   30428:	andcc	pc, r4, #212, 16	; 0xd40000
   3042c:	andcc	pc, r0, #196, 16	; 0xc40000
   30430:	addmi	r4, r3, #19922944	; 0x1300000
   30434:	andeq	pc, r0, #79	; 0x4f
   30438:	andcs	pc, r4, #196, 16	; 0xc40000
   3043c:	andcs	sp, r0, sp, ror #7
   30440:	ldc2	7, cr15, [r4], #-956	; 0xfffffc44
   30444:	andsle	r2, r4, sl, lsl #16
   30448:	andle	r3, r8, r1
   3044c:	ldmib	r1, {r0, r3, r5, fp, sp, lr}^
   30450:	strb	r3, [r0, r3]!
   30454:	andcs	r4, r0, #36, 22	; 0x9000
   30458:			; <UNDEFINED> instruction: 0xf8c3447b
   3045c:			; <UNDEFINED> instruction: 0xf7ef2bf8
   30460:	bmi	8ef83c <_ZdlPv@@Base+0x8ac04c>
   30464:			; <UNDEFINED> instruction: 0xf8d2447a
   30468:	blcc	7f440 <_ZdlPv@@Base+0x3bc50>
   3046c:	blcc	ffd6e77c <_ZdlPv@@Base+0xffd2af8c>
   30470:	ldmdavs	r9!, {r0, r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}
   30474:	ldrdcs	lr, [r3], -r1
   30478:			; <UNDEFINED> instruction: 0xf7e1e7d6
   3047c:	strtmi	lr, [r0], -lr, lsr #29
   30480:			; <UNDEFINED> instruction: 0xf9b6f013
   30484:			; <UNDEFINED> instruction: 0xf7ef4630
   30488:			; <UNDEFINED> instruction: 0xf7e1faa3
   3048c:	ldrb	lr, [r9, ip, lsr #29]!
   30490:	svclt	0x0000e7f5
   30494:	andeq	sp, r3, r8, ror sl
   30498:	andeq	r0, r0, ip, ror r1
   3049c:	andeq	sp, r3, ip, ror #20
   304a0:	andeq	r3, r4, lr, lsl sl
   304a4:	muleq	r3, lr, sp
   304a8:	andeq	sp, r3, ip, asr sp
   304ac:	strdeq	r3, [r4], -sl
   304b0:	andeq	r0, r0, r8, asr #4
   304b4:	andeq	r9, r1, ip, lsr r3
   304b8:	andeq	r3, r4, r8, lsl #19
   304bc:	andeq	sp, r3, sl, lsr #19
   304c0:	andeq	r3, r4, r8, lsl r9
   304c4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   304c8:	andeq	r3, r4, r2, lsl #18
   304cc:			; <UNDEFINED> instruction: 0x000192b8
   304d0:	strdeq	r3, [r4], -r0
   304d4:	andeq	sp, r3, r4, lsl #25
   304d8:	andeq	sp, r3, r8, asr #24
   304dc:	andeq	r3, r4, r2, lsr #17
   304e0:	andeq	sp, r3, lr, lsr ip
   304e4:	andeq	sp, r3, ip, lsr ip
   304e8:	andeq	r3, r4, r4, asr r8
   304ec:	andeq	r3, r4, r8, asr #16
   304f0:	svcmi	0x00f0e92d
   304f4:			; <UNDEFINED> instruction: 0xf8d04680
   304f8:	strmi	sl, [ip], -ip
   304fc:	rsclt	r4, r9, r4, ror #16
   30500:	ldrbtmi	r4, [r8], #-2404	; 0xfffff69c
   30504:	blmi	1982e9c <_ZdlPv@@Base+0x193f6ac>
   30508:	ldrbtmi	r5, [sl], #-2113	; 0xfffff7bf
   3050c:			; <UNDEFINED> instruction: 0xf8df447b
   30510:	stmdavs	r9, {r4, r7, r8, ip, sp, pc}
   30514:			; <UNDEFINED> instruction: 0xf04f9167
   30518:			; <UNDEFINED> instruction: 0xf8d20100
   3051c:	strdcs	r0, [r0, -ip]
   30520:	mvnsne	pc, r2, asr #17
   30524:	ldrbtmi	r6, [fp], #2394	; 0x95a
   30528:	subscs	r9, ip, r2
   3052c:	andne	pc, ip, r8, asr #17
   30530:	cmpvs	r8, r3, lsl #4
   30534:	svceq	0x0000f1ba
   30538:	addshi	pc, r1, r0
   3053c:			; <UNDEFINED> instruction: 0x46214b59
   30540:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   30544:			; <UNDEFINED> instruction: 0xf85baf06
   30548:	strbmi	r4, [r8], -r3
   3054c:	strls	r6, [r5], #-2083	; 0xfffff7dd
   30550:			; <UNDEFINED> instruction: 0xf7e99304
   30554:	blmi	156eed0 <_ZdlPv@@Base+0x152b6e0>
   30558:			; <UNDEFINED> instruction: 0xf8c92201
   3055c:	ldrbtmi	r2, [fp], #-304	; 0xfffffed0
   30560:	andls	pc, r0, r4, asr #17
   30564:			; <UNDEFINED> instruction: 0xf8936e99
   30568:	svcvs	0x005c2070
   3056c:	eorsvc	r6, sl, #57	; 0x39
   30570:	svcvs	0x00da6f99
   30574:	stmib	r7, {r3, r4, r6, r7, r9, sl, fp, sp, lr}^
   30578:	cmnvs	sl, r3, lsl #2
   3057c:	stmdavs	r3, {r4, r8, ip, sp, pc}
   30580:			; <UNDEFINED> instruction: 0x4798689b
   30584:			; <UNDEFINED> instruction: 0xf7f06078
   30588:	rsbcs	pc, r0, r3, lsl #17
   3058c:	ldrsbtpl	pc, [ip], -r8	; <UNPREDICTABLE>
   30590:			; <UNDEFINED> instruction: 0xf90af013
   30594:	strtmi	r4, [fp], -r5, asr #20
   30598:			; <UNDEFINED> instruction: 0x46044651
   3059c:			; <UNDEFINED> instruction: 0xf7f1447a
   305a0:			; <UNDEFINED> instruction: 0x4620fa13
   305a4:			; <UNDEFINED> instruction: 0xf80ef7f0
   305a8:	stclmi	12, cr4, [r2, #-260]	; 0xfffffefc
   305ac:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
   305b0:			; <UNDEFINED> instruction: 0xf1053468
   305b4:	and	r0, r4, r8, ror #12
   305b8:	eorsle	r2, sl, sp, lsl #22
   305bc:			; <UNDEFINED> instruction: 0xf7f64630
   305c0:	strtmi	pc, [r0], -sp, ror #17
   305c4:	blx	fe06e5a4 <_ZdlPv@@Base+0xfe02adb4>
   305c8:	blcs	78c57c <_ZdlPv@@Base+0x748d8c>
   305cc:	stflsd	f5, [r5, #-976]	; 0xfffffc30
   305d0:			; <UNDEFINED> instruction: 0xf7ea6828
   305d4:	strmi	pc, [r4], -r5, lsl #21
   305d8:	ldc2	7, cr15, [r8], #-956	; 0xfffffc44
   305dc:			; <UNDEFINED> instruction: 0x46394836
   305e0:	andge	pc, ip, r8, asr #17
   305e4:	rsbcc	r4, r8, r8, ror r4
   305e8:	blx	c6e5b2 <_ZdlPv@@Base+0xc2adc2>
   305ec:	tstcs	r0, r4, lsl #20
   305f0:	ldmdavs	r8!, {r1, r4, r5, r8, r9, fp, lr}^
   305f4:	ldrbtmi	r6, [fp], #-42	; 0xffffffd6
   305f8:	vstrls	s8, [r2, #-196]	; 0xffffff3c
   305fc:			; <UNDEFINED> instruction: 0xf8c3447a
   30600:			; <UNDEFINED> instruction: 0xf8c31204
   30604:			; <UNDEFINED> instruction: 0x461351fc
   30608:	cmpvs	sl, r3, lsl #20
   3060c:	stmdavs	r3, {r4, r8, ip, sp, pc}
   30610:			; <UNDEFINED> instruction: 0x4798685b
   30614:			; <UNDEFINED> instruction: 0xf7e94648
   30618:	bmi	aefc44 <_ZdlPv@@Base+0xaac454>
   3061c:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   30620:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   30624:	subsmi	r9, sl, r7, ror #22
   30628:	strtmi	sp, [r0], -r0, lsr #2
   3062c:	pop	{r0, r3, r5, r6, ip, sp, pc}
   30630:	blmi	9945f8 <_ZdlPv@@Base+0x950e08>
   30634:	stmdbmi	r5!, {r1, sp}
   30638:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   3063c:			; <UNDEFINED> instruction: 0x461a4479
   30640:			; <UNDEFINED> instruction: 0xf7ef9300
   30644:	stcmi	13, cr15, [r2], #-292	; 0xfffffedc
   30648:			; <UNDEFINED> instruction: 0xf104447c
   3064c:	and	r0, r2, r8, ror #10
   30650:			; <UNDEFINED> instruction: 0xf7f64628
   30654:	svcvs	0x00e3fa39
   30658:	mvnsle	r2, sp, lsl fp
   3065c:	ldmdbmi	sp, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   30660:	rsbseq	pc, r0, r2, asr #4
   30664:			; <UNDEFINED> instruction: 0xf00e4479
   30668:			; <UNDEFINED> instruction: 0xe767fed3
   3066c:	ldc	7, cr15, [r4, #900]!	; 0x384
   30670:			; <UNDEFINED> instruction: 0xf0134620
   30674:	ldmdavs	r8!, {r0, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}^
   30678:	stmdavs	r3, {r4, r8, ip, sp, pc}
   3067c:			; <UNDEFINED> instruction: 0x4798685b
   30680:			; <UNDEFINED> instruction: 0xf7e94648
   30684:			; <UNDEFINED> instruction: 0xf7e1fd53
   30688:	ldrb	lr, [r4, lr, lsr #27]!
   3068c:	svclt	0x0000e7f8
   30690:	ldrdeq	sp, [r3], -lr
   30694:	andeq	r0, r0, ip, ror r1
   30698:	andeq	r3, r4, r2, lsr #15
   3069c:	andeq	sp, r3, r0, lsl #22
   306a0:			; <UNDEFINED> instruction: 0x0003d7ba
   306a4:	andeq	r0, r0, ip, ror #4
   306a8:	andeq	r3, r4, lr, asr #14
   306ac:	ldrdeq	r9, [r1], -r8
   306b0:	andeq	r3, r4, r0, lsl #14
   306b4:	strdeq	r3, [r4], -lr
   306b8:	andeq	r3, r4, r8, asr #13
   306bc:			; <UNDEFINED> instruction: 0x000436b6
   306c0:	andeq	sp, r3, r0, lsl sl
   306c4:	andeq	sp, r3, r2, asr #13
   306c8:	andeq	r0, r0, r8, asr #4
   306cc:	andeq	r9, r1, ip, asr #32
   306d0:	andeq	r3, r4, r4, ror #12
   306d4:	andeq	r7, r1, r4, ror r4
   306d8:	svclt	0x00004770
   306dc:	ldrbmi	r2, [r0, -r0]!
   306e0:	ldrbmi	r2, [r0, -r0]!
   306e4:	ldrbmi	r2, [r0, -r0]!
   306e8:	ldrbmi	r2, [r0, -r0]!
   306ec:	bmi	1032fc <_ZdlPv@@Base+0xbfb0c>
   306f0:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   306f4:			; <UNDEFINED> instruction: 0x47706818
   306f8:	strdeq	sp, [r3], -r0
   306fc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   30700:	ldrbmi	r2, [r0, -r0]!
   30704:	ldrbmi	r2, [r0, -r0]!
   30708:	ldrbmi	r2, [r0, -r0]!
   3070c:	svclt	0x00004770
   30710:	ldrbmi	r2, [r0, -r0]!
   30714:	ldrbmi	r2, [r0, -r0]!
   30718:	svclt	0x00004770
   3071c:	ldrbmi	r2, [r0, -r0]!
   30720:	ldrbmi	r2, [r0, -r0]!
   30724:	ldrbmi	r2, [r0, -r0]!
   30728:	svclt	0x00004770
   3072c:	ldrbmi	r2, [r0, -r0]!
   30730:	ldrbmi	r2, [r0, -r1]!
   30734:	ldrbmi	r2, [r0, -r2]!
   30738:	ldrbmi	r6, [r0, -r0, lsl #27]!
   3073c:	ldrbmi	r6, [r0, -r1, asr #10]!
   30740:	ldrbmi	r6, [r0, -r0, asr #26]!
   30744:	ldrbmi	r2, [r0, -r1]!
   30748:	ldrbmi	r6, [r0, -r0, lsl #29]!
   3074c:	ldrbmi	r6, [r0, -r0, asr #28]!
   30750:	ldrbmi	r2, [r0, -r1]!
   30754:	svclt	0x00004770
   30758:	svclt	0x00004770
   3075c:			; <UNDEFINED> instruction: 0x4604b510
   30760:			; <UNDEFINED> instruction: 0xf846f013
   30764:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   30768:			; <UNDEFINED> instruction: 0x4604b510
   3076c:			; <UNDEFINED> instruction: 0xf840f013
   30770:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   30774:			; <UNDEFINED> instruction: 0x4604b510
   30778:			; <UNDEFINED> instruction: 0xf83af013
   3077c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   30780:	ldrlt	r4, [r0, #-2820]	; 0xfffff4fc
   30784:	movwcc	r4, #33915	; 0x847b
   30788:	andvs	r4, r3, r4, lsl #12
   3078c:	blx	feaee720 <_ZdlPv@@Base+0xfeaaaf30>
   30790:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   30794:	ldrdeq	fp, [r3], -r4
   30798:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
   3079c:	movwcc	r4, #33915	; 0x847b
   307a0:	strmi	r6, [r4], -r3
   307a4:	blx	fe7ee738 <_ZdlPv@@Base+0xfe7aaf48>
   307a8:			; <UNDEFINED> instruction: 0xf0134620
   307ac:	strtmi	pc, [r0], -r1, lsr #16
   307b0:			; <UNDEFINED> instruction: 0x4620bd10
   307b4:			; <UNDEFINED> instruction: 0xf81cf013
   307b8:	ldc	7, cr15, [r4, #-900]	; 0xfffffc7c
   307bc:			; <UNDEFINED> instruction: 0x0003b2bc
   307c0:	bmi	1c33dc <_ZdlPv@@Base+0x17fbec>
   307c4:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   307c8:	ldmpl	fp, {r2, r9, sl, lr}
   307cc:	andvs	r3, r3, r8, lsl #6
   307d0:	blx	fe26e764 <_ZdlPv@@Base+0xfe22af74>
   307d4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   307d8:	andeq	sp, r3, ip, lsl r5
   307dc:	andeq	r0, r0, r4, lsr #3
   307e0:	bmi	2c340c <_ZdlPv@@Base+0x27fc1c>
   307e4:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   307e8:	ldmpl	fp, {r2, r9, sl, lr}
   307ec:	andvs	r3, r3, r8, lsl #6
   307f0:	blx	1e6e784 <_ZdlPv@@Base+0x1e2af94>
   307f4:			; <UNDEFINED> instruction: 0xf0124620
   307f8:	qsub8mi	pc, r0, fp	; <UNPREDICTABLE>
   307fc:			; <UNDEFINED> instruction: 0x4620bd10
   30800:			; <UNDEFINED> instruction: 0xfff6f012
   30804:	stcl	7, cr15, [lr], #900	; 0x384
   30808:	strdeq	sp, [r3], -ip
   3080c:	andeq	r0, r0, r4, lsr #3
   30810:	bmi	1c342c <_ZdlPv@@Base+0x17fc3c>
   30814:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   30818:	ldmpl	fp, {r2, r9, sl, lr}
   3081c:	andvs	r3, r3, r8, lsl #6
   30820:	blx	186e7b4 <_ZdlPv@@Base+0x182afc4>
   30824:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   30828:	andeq	sp, r3, ip, asr #9
   3082c:	andeq	r0, r0, r4, lsr #3
   30830:	bmi	2c345c <_ZdlPv@@Base+0x27fc6c>
   30834:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   30838:	ldmpl	fp, {r2, r9, sl, lr}
   3083c:	andvs	r3, r3, r8, lsl #6
   30840:	blx	146e7d4 <_ZdlPv@@Base+0x142afe4>
   30844:			; <UNDEFINED> instruction: 0xf0124620
   30848:			; <UNDEFINED> instruction: 0x4620ffd3
   3084c:			; <UNDEFINED> instruction: 0x4620bd10
   30850:			; <UNDEFINED> instruction: 0xffcef012
   30854:	stcl	7, cr15, [r6], {225}	; 0xe1
   30858:	andeq	sp, r3, ip, lsr #9
   3085c:	andeq	r0, r0, r4, lsr #3
   30860:	bmi	1c347c <_ZdlPv@@Base+0x17fc8c>
   30864:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   30868:	ldmpl	fp, {r2, r9, sl, lr}
   3086c:	andvs	r3, r3, r8, lsl #6
   30870:	blx	e6e804 <_ZdlPv@@Base+0xe2b014>
   30874:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   30878:	andeq	sp, r3, ip, ror r4
   3087c:	andeq	r0, r0, r4, lsr #3
   30880:	bmi	2c34ac <_ZdlPv@@Base+0x27fcbc>
   30884:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   30888:	ldmpl	fp, {r2, r9, sl, lr}
   3088c:	andvs	r3, r3, r8, lsl #6
   30890:	blx	a6e824 <_ZdlPv@@Base+0xa2b034>
   30894:			; <UNDEFINED> instruction: 0xf0124620
   30898:	strtmi	pc, [r0], -fp, lsr #31
   3089c:			; <UNDEFINED> instruction: 0x4620bd10
   308a0:			; <UNDEFINED> instruction: 0xffa6f012
   308a4:	ldc	7, cr15, [lr], {225}	; 0xe1
   308a8:	andeq	sp, r3, ip, asr r4
   308ac:	andeq	r0, r0, r4, lsr #3
   308b0:	bmi	1c34cc <_ZdlPv@@Base+0x17fcdc>
   308b4:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   308b8:	ldmpl	fp, {r2, r9, sl, lr}
   308bc:	andvs	r3, r3, r8, lsl #6
   308c0:	blx	46e854 <_ZdlPv@@Base+0x42b064>
   308c4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   308c8:	andeq	sp, r3, ip, lsr #8
   308cc:	andeq	r0, r0, r4, lsr #3
   308d0:	bmi	2c34fc <_ZdlPv@@Base+0x27fd0c>
   308d4:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   308d8:	ldmpl	fp, {r2, r9, sl, lr}
   308dc:	andvs	r3, r3, r8, lsl #6
   308e0:	blx	6e874 <_ZdlPv@@Base+0x2b084>
   308e4:			; <UNDEFINED> instruction: 0xf0124620
   308e8:	strtmi	pc, [r0], -r3, lsl #31
   308ec:			; <UNDEFINED> instruction: 0x4620bd10
   308f0:			; <UNDEFINED> instruction: 0xff7ef012
   308f4:	ldcl	7, cr15, [r6], #-900	; 0xfffffc7c
   308f8:	andeq	sp, r3, ip, lsl #8
   308fc:	andeq	r0, r0, r4, lsr #3
   30900:	bmi	1c351c <_ZdlPv@@Base+0x17fd2c>
   30904:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   30908:	ldmpl	fp, {r2, r9, sl, lr}
   3090c:	andvs	r3, r3, r8, lsl #6
   30910:			; <UNDEFINED> instruction: 0xf9e8f7e3
   30914:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   30918:	ldrdeq	sp, [r3], -ip
   3091c:	andeq	r0, r0, r4, lsr #3
   30920:	bmi	2c354c <_ZdlPv@@Base+0x27fd5c>
   30924:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   30928:	ldmpl	fp, {r2, r9, sl, lr}
   3092c:	andvs	r3, r3, r8, lsl #6
   30930:			; <UNDEFINED> instruction: 0xf9d8f7e3
   30934:			; <UNDEFINED> instruction: 0xf0124620
   30938:	qsaxmi	pc, r0, fp	; <UNPREDICTABLE>
   3093c:			; <UNDEFINED> instruction: 0x4620bd10
   30940:			; <UNDEFINED> instruction: 0xff56f012
   30944:	mcrr	7, 14, pc, lr, cr1	; <UNPREDICTABLE>
   30948:			; <UNDEFINED> instruction: 0x0003d3bc
   3094c:	andeq	r0, r0, r4, lsr #3
   30950:	bmi	1c356c <_ZdlPv@@Base+0x17fd7c>
   30954:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   30958:	ldmpl	fp, {r2, r9, sl, lr}
   3095c:	andvs	r3, r3, r8, lsl #6
   30960:			; <UNDEFINED> instruction: 0xf9c0f7e3
   30964:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   30968:	andeq	sp, r3, ip, lsl #7
   3096c:	andeq	r0, r0, r4, lsr #3
   30970:	bmi	2c359c <_ZdlPv@@Base+0x27fdac>
   30974:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   30978:	ldmpl	fp, {r2, r9, sl, lr}
   3097c:	andvs	r3, r3, r8, lsl #6
   30980:			; <UNDEFINED> instruction: 0xf9b0f7e3
   30984:			; <UNDEFINED> instruction: 0xf0124620
   30988:	qasxmi	pc, r0, r3	; <UNPREDICTABLE>
   3098c:			; <UNDEFINED> instruction: 0x4620bd10
   30990:			; <UNDEFINED> instruction: 0xff2ef012
   30994:	stc	7, cr15, [r6], #-900	; 0xfffffc7c
   30998:	andeq	sp, r3, ip, ror #6
   3099c:	andeq	r0, r0, r4, lsr #3
   309a0:	bmi	1c35bc <_ZdlPv@@Base+0x17fdcc>
   309a4:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   309a8:	ldmpl	fp, {r2, r9, sl, lr}
   309ac:	andvs	r3, r3, r8, lsl #6
   309b0:			; <UNDEFINED> instruction: 0xf998f7e3
   309b4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   309b8:	andeq	sp, r3, ip, lsr r3
   309bc:	andeq	r0, r0, r4, lsr #3
   309c0:	bmi	2c35ec <_ZdlPv@@Base+0x27fdfc>
   309c4:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   309c8:	ldmpl	fp, {r2, r9, sl, lr}
   309cc:	andvs	r3, r3, r8, lsl #6
   309d0:			; <UNDEFINED> instruction: 0xf988f7e3
   309d4:			; <UNDEFINED> instruction: 0xf0124620
   309d8:	strtmi	pc, [r0], -fp, lsl #30
   309dc:			; <UNDEFINED> instruction: 0x4620bd10
   309e0:			; <UNDEFINED> instruction: 0xff06f012
   309e4:	bl	fffee970 <_ZdlPv@@Base+0xfffab180>
   309e8:	andeq	sp, r3, ip, lsl r3
   309ec:	andeq	r0, r0, r4, lsr #3
   309f0:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
   309f4:			; <UNDEFINED> instruction: 0x4604447b
   309f8:	orrsvc	pc, lr, #12582912	; 0xc00000
   309fc:	blcc	66eb04 <_ZdlPv@@Base+0x62b314>
   30a00:			; <UNDEFINED> instruction: 0xffe6f7ee
   30a04:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   30a08:	andeq	sl, r3, ip, ror #10
   30a0c:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
   30a10:			; <UNDEFINED> instruction: 0xf503447b
   30a14:			; <UNDEFINED> instruction: 0x4604739e
   30a18:	blcc	66eb20 <_ZdlPv@@Base+0x62b330>
   30a1c:			; <UNDEFINED> instruction: 0xffd8f7ee
   30a20:			; <UNDEFINED> instruction: 0xf0124620
   30a24:	strtmi	pc, [r0], -r5, ror #29
   30a28:			; <UNDEFINED> instruction: 0x4620bd10
   30a2c:	mcr2	0, 7, pc, cr0, cr2, {0}	; <UNPREDICTABLE>
   30a30:	bl	ff66e9bc <_ZdlPv@@Base+0xff62b1cc>
   30a34:	andeq	sl, r3, r0, asr r5
   30a38:			; <UNDEFINED> instruction: 0x4604b538
   30a3c:	bmi	40367c <_ZdlPv@@Base+0x3bfe8c>
   30a40:	stmiavs	r5, {r0, r1, r3, r4, r5, r6, sl, lr}^
   30a44:	movwcc	r5, #34971	; 0x889b
   30a48:			; <UNDEFINED> instruction: 0xb12d6003
   30a4c:			; <UNDEFINED> instruction: 0xf0004628
   30a50:	strtmi	pc, [r8], -r9, lsl #25
   30a54:	mcr2	0, 6, pc, cr12, cr2, {0}	; <UNPREDICTABLE>
   30a58:			; <UNDEFINED> instruction: 0xb12d6925
   30a5c:			; <UNDEFINED> instruction: 0xf0004628
   30a60:	strtmi	pc, [r8], -r1, lsl #25
   30a64:	mcr2	0, 6, pc, cr4, cr2, {0}	; <UNPREDICTABLE>
   30a68:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   30a6c:			; <UNDEFINED> instruction: 0xf0124628
   30a70:			; <UNDEFINED> instruction: 0xf7e1febf
   30a74:			; <UNDEFINED> instruction: 0xe7f9ebb8
   30a78:	andeq	sp, r3, r0, lsr #5
   30a7c:	andeq	r0, r0, r8, asr r2
   30a80:			; <UNDEFINED> instruction: 0x4604b538
   30a84:	bmi	4c36d0 <_ZdlPv@@Base+0x47fee0>
   30a88:	stmiavs	r5, {r0, r1, r3, r4, r5, r6, sl, lr}^
   30a8c:	movwcc	r5, #34971	; 0x889b
   30a90:			; <UNDEFINED> instruction: 0xb12d6003
   30a94:			; <UNDEFINED> instruction: 0xf0004628
   30a98:	strtmi	pc, [r8], -r5, ror #24
   30a9c:	mcr2	0, 5, pc, cr8, cr2, {0}	; <UNPREDICTABLE>
   30aa0:			; <UNDEFINED> instruction: 0xb12d6925
   30aa4:			; <UNDEFINED> instruction: 0xf0004628
   30aa8:			; <UNDEFINED> instruction: 0x4628fc5d
   30aac:	mcr2	0, 5, pc, cr0, cr2, {0}	; <UNPREDICTABLE>
   30ab0:			; <UNDEFINED> instruction: 0xf0124620
   30ab4:			; <UNDEFINED> instruction: 0x4620fe9d
   30ab8:			; <UNDEFINED> instruction: 0x4628bd38
   30abc:	mrc2	0, 4, pc, cr8, cr2, {0}
   30ac0:			; <UNDEFINED> instruction: 0xf0124620
   30ac4:			; <UNDEFINED> instruction: 0xf7e1fe95
   30ac8:	ldrb	lr, [r6, lr, lsl #23]!
   30acc:	andeq	sp, r3, r8, asr r2
   30ad0:	andeq	r0, r0, r8, asr r2
   30ad4:			; <UNDEFINED> instruction: 0x4604b538
   30ad8:	bmi	403718 <_ZdlPv@@Base+0x3bff28>
   30adc:	stmiavs	r5, {r0, r1, r3, r4, r5, r6, sl, lr}^
   30ae0:	movwcc	r5, #34971	; 0x889b
   30ae4:			; <UNDEFINED> instruction: 0xb12d6003
   30ae8:			; <UNDEFINED> instruction: 0xf0004628
   30aec:			; <UNDEFINED> instruction: 0x4628fc3b
   30af0:	mrc2	0, 3, pc, cr14, cr2, {0}
   30af4:			; <UNDEFINED> instruction: 0xb12d6925
   30af8:			; <UNDEFINED> instruction: 0xf0004628
   30afc:			; <UNDEFINED> instruction: 0x4628fc33
   30b00:	mrc2	0, 3, pc, cr6, cr2, {0}
   30b04:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   30b08:			; <UNDEFINED> instruction: 0xf0124628
   30b0c:			; <UNDEFINED> instruction: 0xf7e1fe71
   30b10:	ldrb	lr, [r9, sl, ror #22]!
   30b14:	andeq	sp, r3, r4, lsl #4
   30b18:	andeq	r0, r0, r8, asr r2
   30b1c:			; <UNDEFINED> instruction: 0x4604b570
   30b20:	bvs	43784 <__printf_chk@plt+0x31354>
   30b24:	ldrbtmi	r4, [fp], #-3351	; 0xfffff2e9
   30b28:	eorvs	r3, r3, r0, lsr #6
   30b2c:	tstlt	r0, sp, ror r4
   30b30:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   30b34:	blmi	54299c <_ZdlPv@@Base+0x4ff1ac>
   30b38:	stmiapl	fp!, {r1, r2, r5, r6, r7, fp, sp, lr}^
   30b3c:	eorvs	r3, r3, r8, lsl #6
   30b40:	ldrtmi	fp, [r0], -lr, lsr #2
   30b44:	stc2	0, cr15, [lr], {-0}
   30b48:			; <UNDEFINED> instruction: 0xf0124630
   30b4c:	stmdbvs	r5!, {r0, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   30b50:	strtmi	fp, [r8], -sp, lsr #2
   30b54:	stc2	0, cr15, [r6], {-0}
   30b58:			; <UNDEFINED> instruction: 0xf0124628
   30b5c:	strtmi	pc, [r0], -r9, asr #28
   30b60:			; <UNDEFINED> instruction: 0x4620bd70
   30b64:			; <UNDEFINED> instruction: 0xffb6f7ff
   30b68:	bl	f6eaf4 <_ZdlPv@@Base+0xf2b304>
   30b6c:			; <UNDEFINED> instruction: 0xf0124628
   30b70:			; <UNDEFINED> instruction: 0xf7e1fe3f
   30b74:			; <UNDEFINED> instruction: 0x4630eb38
   30b78:	mrc2	0, 1, pc, cr10, cr2, {0}
   30b7c:	bl	ceeb08 <_ZdlPv@@Base+0xcab318>
   30b80:	andeq	sl, r3, r2, lsr pc
   30b84:			; <UNDEFINED> instruction: 0x0003d1b4
   30b88:	andeq	r0, r0, r8, asr r2
   30b8c:	ldrblt	r4, [r0, #-2839]!	; 0xfffff4e9
   30b90:	cfldrsmi	mvf4, [r7, #-492]	; 0xfffffe14
   30b94:			; <UNDEFINED> instruction: 0x460433f0
   30b98:	blcc	76eca0 <_ZdlPv@@Base+0x72b4b0>
   30b9c:			; <UNDEFINED> instruction: 0xf7ee447d
   30ba0:	blmi	570804 <_ZdlPv@@Base+0x52d014>
   30ba4:	stmiapl	fp!, {r1, r2, r5, r6, r7, fp, sp, lr}^
   30ba8:	eorvs	r3, r3, r8, lsl #6
   30bac:	ldrtmi	fp, [r0], -lr, lsr #2
   30bb0:	blx	ff66cbba <_ZdlPv@@Base+0xff6293ca>
   30bb4:			; <UNDEFINED> instruction: 0xf0124630
   30bb8:	stmdbvs	r5!, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   30bbc:	strtmi	fp, [r8], -sp, lsr #2
   30bc0:	blx	ff46cbca <_ZdlPv@@Base+0xff4293da>
   30bc4:			; <UNDEFINED> instruction: 0xf0124628
   30bc8:			; <UNDEFINED> instruction: 0x4620fe13
   30bcc:			; <UNDEFINED> instruction: 0x4620bd70
   30bd0:			; <UNDEFINED> instruction: 0xff80f7ff
   30bd4:	bl	1eeb60 <_ZdlPv@@Base+0x1ab370>
   30bd8:			; <UNDEFINED> instruction: 0xf0124628
   30bdc:			; <UNDEFINED> instruction: 0xf7e1fe09
   30be0:	ldrtmi	lr, [r0], -r2, lsl #22
   30be4:	mcr2	0, 0, pc, cr4, cr2, {0}	; <UNPREDICTABLE>
   30be8:	b	fff6eb74 <_ZdlPv@@Base+0xfff2b384>
   30bec:	andeq	sl, r3, r8, asr #29
   30bf0:	andeq	sp, r3, r4, asr #2
   30bf4:	andeq	r0, r0, r8, asr r2
   30bf8:	ldrblt	r4, [r0, #-2841]!	; 0xfffff4e7
   30bfc:	cfldrsmi	mvf4, [r9, #-492]	; 0xfffffe14
   30c00:			; <UNDEFINED> instruction: 0x460433f0
   30c04:	blcc	76ed0c <_ZdlPv@@Base+0x72b51c>
   30c08:			; <UNDEFINED> instruction: 0xf7ee447d
   30c0c:	blmi	5f0798 <_ZdlPv@@Base+0x5acfa8>
   30c10:	stmiapl	fp!, {r1, r2, r5, r6, r7, fp, sp, lr}^
   30c14:	eorvs	r3, r3, r8, lsl #6
   30c18:	ldrtmi	fp, [r0], -lr, lsr #2
   30c1c:	blx	fe8ecc26 <_ZdlPv@@Base+0xfe8a9436>
   30c20:			; <UNDEFINED> instruction: 0xf0124630
   30c24:	stmdbvs	r5!, {r0, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   30c28:	strtmi	fp, [r8], -sp, lsr #2
   30c2c:	blx	fe6ecc36 <_ZdlPv@@Base+0xfe6a9446>
   30c30:			; <UNDEFINED> instruction: 0xf0124628
   30c34:			; <UNDEFINED> instruction: 0x4620fddd
   30c38:	ldc2l	0, cr15, [sl, #72]	; 0x48
   30c3c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   30c40:			; <UNDEFINED> instruction: 0xf7ff4620
   30c44:	strtmi	pc, [r0], -r7, asr #30
   30c48:	ldc2l	0, cr15, [r2, #72]	; 0x48
   30c4c:	b	ff2eebd8 <_ZdlPv@@Base+0xff2ab3e8>
   30c50:			; <UNDEFINED> instruction: 0xf0124628
   30c54:	ldrb	pc, [r6, sp, asr #27]!	; <UNPREDICTABLE>
   30c58:			; <UNDEFINED> instruction: 0xf0124630
   30c5c:	ldrb	pc, [r2, r9, asr #27]!	; <UNPREDICTABLE>
   30c60:	andeq	sl, r3, ip, asr lr
   30c64:	ldrdeq	sp, [r3], -r8
   30c68:	andeq	r0, r0, r8, asr r2
   30c6c:	addlt	fp, r2, r0, ror r5
   30c70:	blmi	702488 <_ZdlPv@@Base+0x6bec98>
   30c74:	bvs	54c80 <_ZdlPv@@Base+0x11490>
   30c78:	cfldrsmi	mvf4, [sl, #-492]	; 0xfffffe14
   30c7c:	eorvs	r3, r3, r0, lsr #6
   30c80:	tstlt	r0, sp, ror r4
   30c84:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   30c88:	blmi	602af0 <_ZdlPv@@Base+0x5bf300>
   30c8c:	stmiapl	fp!, {r1, r2, r5, r6, r7, fp, sp, lr}^
   30c90:	eorvs	r3, r3, r8, lsl #6
   30c94:	ldrtmi	fp, [r0], -lr, lsr #2
   30c98:	blx	196cca2 <_ZdlPv@@Base+0x19294b2>
   30c9c:			; <UNDEFINED> instruction: 0xf0124630
   30ca0:	stmdbvs	r5!, {r0, r1, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   30ca4:	strtmi	fp, [r8], -sp, lsr #2
   30ca8:	blx	176ccb2 <_ZdlPv@@Base+0x17294c2>
   30cac:			; <UNDEFINED> instruction: 0xf0124628
   30cb0:			; <UNDEFINED> instruction: 0x4620fd9f
   30cb4:	ldc2	0, cr15, [ip, #72]	; 0x48
   30cb8:	andlt	r4, r2, r0, lsr #12
   30cbc:			; <UNDEFINED> instruction: 0x4620bd70
   30cc0:			; <UNDEFINED> instruction: 0xff08f7ff
   30cc4:			; <UNDEFINED> instruction: 0xf0124620
   30cc8:			; <UNDEFINED> instruction: 0xf7e1fd93
   30ccc:	strtmi	lr, [r8], -ip, lsl #21
   30cd0:	stc2	0, cr15, [lr, #72]	; 0x48
   30cd4:			; <UNDEFINED> instruction: 0x4630e7f6
   30cd8:	stc2	0, cr15, [sl, #72]	; 0x48
   30cdc:	svclt	0x0000e7f2
   30ce0:	andeq	sl, r3, r0, ror #27
   30ce4:	andeq	sp, r3, r0, rrx
   30ce8:	andeq	r0, r0, r8, asr r2
   30cec:			; <UNDEFINED> instruction: 0x4604b538
   30cf0:	bmi	4c393c <_ZdlPv@@Base+0x48014c>
   30cf4:	stmiavs	r5, {r0, r1, r3, r4, r5, r6, sl, lr}^
   30cf8:	movwcc	r5, #34971	; 0x889b
   30cfc:			; <UNDEFINED> instruction: 0xb12d6003
   30d00:			; <UNDEFINED> instruction: 0xf0004628
   30d04:	strtmi	pc, [r8], -pc, lsr #22
   30d08:	ldc2l	0, cr15, [r2, #-72]!	; 0xffffffb8
   30d0c:			; <UNDEFINED> instruction: 0xb12d6925
   30d10:			; <UNDEFINED> instruction: 0xf0004628
   30d14:	strtmi	pc, [r8], -r7, lsr #22
   30d18:	stc2l	0, cr15, [sl, #-72]!	; 0xffffffb8
   30d1c:			; <UNDEFINED> instruction: 0xf0124620
   30d20:	strtmi	pc, [r0], -r7, ror #26
   30d24:			; <UNDEFINED> instruction: 0x4628bd38
   30d28:	stc2l	0, cr15, [r2, #-72]!	; 0xffffffb8
   30d2c:			; <UNDEFINED> instruction: 0xf0124620
   30d30:			; <UNDEFINED> instruction: 0xf7e1fd5f
   30d34:	ubfx	lr, r8, #20, #23
   30d38:	andeq	ip, r3, ip, ror #31
   30d3c:	andeq	r0, r0, r8, asr r2
   30d40:	svcmi	0x00f0e92d
   30d44:	ldmdami	r0!, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}^
   30d48:	bvs	6b490 <_ZdlPv@@Base+0x27ca0>
   30d4c:	bl	feadcf60 <_ZdlPv@@Base+0xfea99770>
   30d50:	bl	fee31970 <_ZdlPv@@Base+0xfedee180>
   30d54:	rsbsle	r0, r8, r3, ror #31
   30d58:	smullsne	r4, sl, r3, r6
   30d5c:	blne	fe302580 <_ZdlPv@@Base+0xfe2bed90>
   30d60:	bcs	42598 <__printf_chk@plt+0x30168>
   30d64:	bl	fece4f0c <_ZdlPv@@Base+0xfeca171c>
   30d68:	b	13f4a78 <_ZdlPv@@Base+0x13b1288>
   30d6c:	svclt	0x00840142
   30d70:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^
   30d74:	ldmvc	pc!, {r0, r1, r2, r6, r7, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   30d78:	strbmi	sp, [r0], -sp, asr #18
   30d7c:			; <UNDEFINED> instruction: 0xf0129301
   30d80:	blls	b01d4 <_ZdlPv@@Base+0x6c9e4>
   30d84:			; <UNDEFINED> instruction: 0x460542b4
   30d88:			; <UNDEFINED> instruction: 0xf1004480
   30d8c:	ldm	fp, {r3, r8, fp}
   30d90:	strtmi	r0, [fp], #-3
   30d94:	andeq	lr, r3, r3, lsl #17
   30d98:			; <UNDEFINED> instruction: 0xf1a4d049
   30d9c:	andcs	r0, r0, #8, 18	; 0x20000
   30da0:	stmdbeq	r6, {r0, r3, r5, r7, r8, r9, fp, sp, lr, pc}
   30da4:	vfnmaeq.f32	s29, s18, s30
   30da8:	ldrbmi	r0, [r2, #-211]!	; 0xffffff2d
   30dac:	tsteq	r3, r6, lsl #22
   30db0:			; <UNDEFINED> instruction: 0xf102442b
   30db4:	stmdbgt	r3, {r0, r9}
   30db8:	andeq	lr, r3, r3, lsl #17
   30dbc:	ldrbmi	sp, [r4, #-500]	; 0xfffffe0c
   30dc0:	ldmdbeq	r0, {r0, r3, r8, ip, sp, lr, pc}
   30dc4:	andsle	r4, ip, r9, lsr #9
   30dc8:	vmlaeq.f64	d14, d20, d26
   30dcc:			; <UNDEFINED> instruction: 0xf1ae2200
   30dd0:	b	13f45f8 <_ZdlPv@@Base+0x13b0e08>
   30dd4:	ldrsbeq	r0, [r3], #174	; 0xae
   30dd8:	bl	142328 <_ZdlPv@@Base+0xfeb38>
   30ddc:	strbmi	r0, [fp], #-259	; 0xfffffefd
   30de0:	andeq	pc, r1, #-2147483648	; 0x80000000
   30de4:	stm	r3, {r0, r1, r8, fp, lr, pc}
   30de8:	mvnsle	r0, r3
   30dec:	mvfeqe	f7, #0.5
   30df0:	ldmdblt	r6!, {r0, r4, r5, r6, r7, sl, lr}
   30df4:	stmdbpl	r0, {r0, r1, r2, r6, r7, r8, fp, sp, lr, pc}
   30df8:	andhi	pc, r8, r7, asr #17
   30dfc:	pop	{r0, r1, ip, sp, pc}
   30e00:	shsub8mi	r8, r0, r0
   30e04:	ldc2l	0, cr15, [r4], #72	; 0x48
   30e08:	stmdbpl	r0, {r0, r1, r2, r6, r7, r8, fp, sp, lr, pc}
   30e0c:	andhi	pc, r8, r7, asr #17
   30e10:	pop	{r0, r1, ip, sp, pc}
   30e14:	ldmiblt	r1, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30e18:	strmi	r4, [r8], sp, lsl #12
   30e1c:	muleq	r3, fp, r8
   30e20:	adcsmi	r4, r4, #721420288	; 0x2b000000
   30e24:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   30e28:	andeq	lr, r3, r3, lsl #17
   30e2c:	ldrbmi	sp, [r4, #-437]	; 0xfffffe4b
   30e30:	mvfcsdm	f5, #2.0
   30e34:	ubfx	sp, lr, #1, #5
   30e38:	stmdaeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   30e3c:	strmi	lr, [r8, #1949]	; 0x79d
   30e40:	strmi	fp, [r8], r8, lsr #30
   30e44:	stmiaeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   30e48:	stmdami	r2, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
   30e4c:			; <UNDEFINED> instruction: 0xf7e14478
   30e50:	svclt	0x0000e954
   30e54:	andeq	r8, r1, ip, asr #17
   30e58:	svcmi	0x00f0e92d
   30e5c:			; <UNDEFINED> instruction: 0xf8d04691
   30e60:	strmi	r8, [sp], -r0
   30e64:	ldrdge	pc, [r4], -r0
   30e68:	msrmi	SPSR_, pc, rrx
   30e6c:	bl	feadd080 <_ZdlPv@@Base+0xfea99890>
   30e70:	bl	fec71698 <_ZdlPv@@Base+0xfec2dea8>
   30e74:	suble	r0, lr, r2, lsr #31
   30e78:			; <UNDEFINED> instruction: 0x46041093
   30e7c:	andeq	lr, r8, #168960	; 0x29400
   30e80:	suble	r2, r6, r0, lsl #22
   30e84:	svceq	0x0043ebb3
   30e88:	strbeq	lr, [r3, -pc, asr #20]
   30e8c:			; <UNDEFINED> instruction: 0xf64fbf84
   30e90:			; <UNDEFINED> instruction: 0xf6c777fc
   30e94:	ldmdble	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr}
   30e98:	andls	r4, r1, #56, 12	; 0x3800000
   30e9c:	stc2	0, cr15, [r4], {18}
   30ea0:	strmi	r9, [r7], #-2561	; 0xfffff5ff
   30ea4:			; <UNDEFINED> instruction: 0xf8d94606
   30ea8:	strbmi	r1, [r5, #-0]
   30eac:	stmdbeq	r4, {r1, r8, ip, sp, lr, pc}
   30eb0:	movweq	lr, #23466	; 0x5baa
   30eb4:	bl	282180 <_ZdlPv@@Base+0x23e990>
   30eb8:	adcspl	r0, r1, r3, lsl #22
   30ebc:	strbmi	sp, [r1], -r1, lsr #32
   30ec0:	movwls	r4, #5680	; 0x1630
   30ec4:	stmdb	r6, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30ec8:	blls	82424 <_ZdlPv@@Base+0x3ec34>
   30ecc:	ldrmi	sp, [sl], -sp
   30ed0:	strbmi	r4, [r8], -r9, lsr #12
   30ed4:	b	eee60 <_ZdlPv@@Base+0xab670>
   30ed8:	svceq	0x0000f1b8
   30edc:	stmib	r4, {r0, r2, r8, ip, lr, pc}^
   30ee0:	adcvs	r6, r7, r0, lsl #22
   30ee4:	pop	{r0, r1, ip, sp, pc}
   30ee8:			; <UNDEFINED> instruction: 0x46408ff0
   30eec:	stc2	0, cr15, [r0], {18}
   30ef0:	blvs	6b608 <_ZdlPv@@Base+0x27e18>
   30ef4:	andlt	r6, r3, r7, lsr #1
   30ef8:	svchi	0x00f0e8bd
   30efc:			; <UNDEFINED> instruction: 0x463eb97f
   30f00:	ldrbmi	lr, [r5, #-2001]	; 0xfffff82f
   30f04:	ldrmi	sp, [sl], -r8, ror #1
   30f08:	strbmi	r4, [r8], -r9, lsr #12
   30f0c:	stmib	r6!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   30f10:	strcs	lr, [r4, -r2, ror #15]
   30f14:	stmdami	r4, {r6, r7, r8, r9, sl, sp, lr, pc}
   30f18:			; <UNDEFINED> instruction: 0xf7e14478
   30f1c:	addmi	lr, pc, #15597568	; 0xee0000
   30f20:	strmi	fp, [pc], -r8, lsr #30
   30f24:			; <UNDEFINED> instruction: 0xe7b700bf
   30f28:	andeq	r8, r1, r0, lsl #16
   30f2c:	stmib	r0, {r9, sp}^
   30f30:	ldrbmi	r2, [r0, -r0, lsl #4]!
   30f34:	svclt	0x00004770
   30f38:	mvnsmi	lr, sp, lsr #18
   30f3c:	ldmdavs	fp, {r1, r2, r3, r4, r9, sl, lr}^
   30f40:	ldrdhi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   30f44:	teqlt	r3, #248, 8	; 0xf8000000
   30f48:	strmi	r6, [r7], -r3, asr #16
   30f4c:	ldrmi	r4, [r5], -ip, lsl #12
   30f50:	ldmdami	r8, {r0, r1, r3, r4, r8, r9, fp, ip, sp, pc}
   30f54:	andcs	r4, r4, #36700160	; 0x2300000
   30f58:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   30f5c:	ldmib	r8!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30f60:	strtmi	r4, [r8], -r1, lsr #12
   30f64:	b	106eef0 <_ZdlPv@@Base+0x102b700>
   30f68:	eorcs	r4, r0, r1, lsr #12
   30f6c:	stmib	r8!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30f70:			; <UNDEFINED> instruction: 0xf0126830
   30f74:			; <UNDEFINED> instruction: 0x4621fbb5
   30f78:	b	deef04 <_ZdlPv@@Base+0xdab714>
   30f7c:	andcs	r4, sl, r1, lsr #12
   30f80:	ldmib	lr, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30f84:	blmi	34b054 <_ZdlPv@@Base+0x307864>
   30f88:	stmib	r7, {r0, r8, sp}^
   30f8c:			; <UNDEFINED> instruction: 0xf8582100
   30f90:	ldmdavs	fp, {r0, r1, ip, sp}
   30f94:	pop	{r0, r1, r4, r5, r8, fp, ip, sp, pc}
   30f98:	stmdavs	r2, {r4, r5, r6, r7, r8, pc}
   30f9c:	addsmi	r6, sl, #3342336	; 0x330000
   30fa0:	ubfx	sp, r7, #3, #25
   30fa4:	pop	{r5, r9, sl, lr}
   30fa8:			; <UNDEFINED> instruction: 0xf7e141f0
   30fac:	svclt	0x0000b9fb
   30fb0:	muleq	r3, ip, sp
   30fb4:	andeq	r8, r1, sl, lsl r2
   30fb8:	ldrdeq	r0, [r0], -r4
   30fbc:	stmib	r0, {r0, r8, r9, sp}^
   30fc0:	ldrbmi	r1, [r0, -r0, lsl #6]!
   30fc4:	subvs	r2, r3, r0, lsl #6
   30fc8:	svclt	0x00004770
   30fcc:	ldmdblt	r3, {r0, r1, r6, fp, sp, lr}
   30fd0:	andvs	r2, r1, r1, lsl #6
   30fd4:	ldrbmi	r6, [r0, -r3, asr #32]!
   30fd8:	stmdavs	r8, {r0, r1, r9, sl, lr}^
   30fdc:	ldmdavs	sl, {r4, r8, ip, sp, pc}^
   30fe0:	andcs	fp, r1, sl, lsl #18
   30fe4:	ldmdavs	r8, {r4, r5, r6, r8, r9, sl, lr}
   30fe8:	bne	ff04b01c <_ZdlPv@@Base+0xff00782c>
   30fec:	andcs	fp, r1, r8, lsl pc
   30ff0:	svclt	0x00004770
   30ff4:	stmib	r0, {r9, sp}^
   30ff8:	ldrbmi	r2, [r0, -r0, lsl #4]!
   30ffc:	svclt	0x00004770
   31000:	mvnsmi	lr, sp, lsr #18
   31004:	ldmdavs	fp, {r2, r3, r4, r9, sl, lr}^
   31008:	ldrsbhi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3100c:	strdlt	r4, [r3, #72]!	; 0x48
   31010:	strmi	r6, [r5], -r3, asr #16
   31014:	ldrmi	r4, [r7], -lr, lsl #12
   31018:	ldmdami	r3, {r0, r1, r3, r6, r7, r8, fp, ip, sp, pc}
   3101c:	andcs	r4, r4, #53477376	; 0x3300000
   31020:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   31024:	ldmdb	r4, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31028:			; <UNDEFINED> instruction: 0x46384631
   3102c:	ldmib	ip, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31030:	andcs	r4, sl, r1, lsr r6
   31034:	stmdb	r4, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31038:	blmi	34b0c8 <_ZdlPv@@Base+0x3078d8>
   3103c:	stmib	r5, {r0, r8, sp}^
   31040:			; <UNDEFINED> instruction: 0xf8582100
   31044:	ldmdavs	fp, {r0, r1, ip, sp}
   31048:	pop	{r0, r1, r4, r5, r8, fp, ip, sp, pc}
   3104c:	stmdavs	r2, {r4, r5, r6, r7, r8, pc}
   31050:	addsmi	r6, sl, #2293760	; 0x230000
   31054:	ldrb	sp, [r8, r1, ror #3]!
   31058:	pop	{r4, r5, r9, sl, lr}
   3105c:			; <UNDEFINED> instruction: 0xf7e141f0
   31060:	svclt	0x0000b9a1
   31064:	ldrdeq	ip, [r3], -r4
   31068:	andeq	r8, r1, r2, asr r1
   3106c:	ldrdeq	r0, [r0], -r4
   31070:	stmib	r0, {r9, sp}^
   31074:	ldrbmi	r2, [r0, -r0, lsl #4]!
   31078:	svclt	0x00004770
   3107c:	mvnsmi	lr, sp, lsr #18
   31080:	ldmdavs	fp, {r1, r2, r3, r4, r9, sl, lr}^
   31084:	ldrdhi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   31088:	teqlt	r3, #248, 8	; 0xf8000000
   3108c:	strmi	r6, [r7], -r3, asr #16
   31090:	ldrmi	r4, [r5], -ip, lsl #12
   31094:	ldmdami	r8, {r0, r1, r3, r4, r8, r9, fp, ip, sp, pc}
   31098:	andcs	r4, r4, #36700160	; 0x2300000
   3109c:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   310a0:	ldmdb	r6, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   310a4:	strtmi	r4, [r8], -r1, lsr #12
   310a8:	ldmib	lr, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   310ac:	eorcs	r4, r0, r1, lsr #12
   310b0:	stmdb	r6, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   310b4:			; <UNDEFINED> instruction: 0xf0126830
   310b8:			; <UNDEFINED> instruction: 0x4621fb13
   310bc:	ldmib	r4, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   310c0:	andcs	r4, sl, r1, lsr #12
   310c4:	ldm	ip!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   310c8:	blmi	34b198 <_ZdlPv@@Base+0x3079a8>
   310cc:	stmib	r7, {r0, r8, sp}^
   310d0:			; <UNDEFINED> instruction: 0xf8582100
   310d4:	ldmdavs	fp, {r0, r1, ip, sp}
   310d8:	pop	{r0, r1, r4, r5, r8, fp, ip, sp, pc}
   310dc:	stmdavs	r2, {r4, r5, r6, r7, r8, pc}
   310e0:	addsmi	r6, sl, #3342336	; 0x330000
   310e4:	ubfx	sp, r7, #3, #25
   310e8:	pop	{r5, r9, sl, lr}
   310ec:			; <UNDEFINED> instruction: 0xf7e141f0
   310f0:	svclt	0x0000b959
   310f4:	andeq	ip, r3, r8, asr ip
   310f8:	ldrdeq	r8, [r1], -r6
   310fc:	ldrdeq	r0, [r0], -r4
   31100:	bmi	203d20 <_ZdlPv@@Base+0x1c0530>
   31104:	ldrlt	r4, [r0], #-1147	; 0xfffffb85
   31108:	subvs	r2, r4, r1, lsl #8
   3110c:			; <UNDEFINED> instruction: 0xf85d589b
   31110:	ldmdavs	fp, {r2, r8, r9, fp, lr}
   31114:			; <UNDEFINED> instruction: 0xf101fb03
   31118:	ldrbmi	r6, [r0, -r1]!
   3111c:	ldrdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   31120:	muleq	r0, r0, r2
   31124:	stmdavs	r8, {r1, r9, sl, lr}^
   31128:	smlabbls	r1, r2, r0, fp
   3112c:			; <UNDEFINED> instruction: 0x460bb118
   31130:	andcs	r6, r1, r1, asr r8
   31134:	andlt	fp, r2, r9, lsl #18
   31138:	ldmdavs	r0, {r4, r5, r6, r8, r9, sl, lr}
   3113c:	bne	ff04b1b0 <_ZdlPv@@Base+0xff0079c0>
   31140:	andcs	fp, r1, r8, lsl pc
   31144:	ldrbmi	fp, [r0, -r2]!
   31148:	ldrlt	r4, [r0, #-2308]	; 0xfffff6fc
   3114c:			; <UNDEFINED> instruction: 0x46044479
   31150:			; <UNDEFINED> instruction: 0xff70f012
   31154:	strtmi	r2, [r0], -r0, lsl #6
   31158:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
   3115c:	andeq	r7, r1, r8, lsr r5
   31160:			; <UNDEFINED> instruction: 0x4604b510
   31164:			; <UNDEFINED> instruction: 0xffacf012
   31168:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   3116c:	sbcvs	r2, r3, r1, lsl #6
   31170:	svclt	0x00aef012
   31174:	sbcvs	r2, r3, r0, lsl #6
   31178:	svclt	0x00004770
   3117c:	smlawtlt	sl, sl, r8, r6
   31180:	stmiavs	r3, {r3, r8, sl, ip, sp, pc}^
   31184:	andcs	fp, r1, #573440	; 0x8c000
   31188:	stclt	6, cr4, [r8, #-64]	; 0xffffffc0
   3118c:			; <UNDEFINED> instruction: 0x47704610
   31190:	stmdavs	fp, {r1, r6, fp, sp, lr}^
   31194:			; <UNDEFINED> instruction: 0xd1f6429a
   31198:	rscsle	r2, r5, r0, lsl #20
   3119c:	stmdavs	r0, {r0, r3, fp, sp, lr}
   311a0:	stmdb	lr, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   311a4:	svclt	0x00181e02
   311a8:	strb	r2, [sp, r1, lsl #4]!
   311ac:	mvnsmi	lr, sp, lsr #18
   311b0:	bmi	942bf8 <_ZdlPv@@Base+0x8ff408>
   311b4:			; <UNDEFINED> instruction: 0x460f461d
   311b8:	blmi	902a24 <_ZdlPv@@Base+0x8bf234>
   311bc:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
   311c0:	strmi	sl, [r6], -r1, lsl #24
   311c4:			; <UNDEFINED> instruction: 0x462058d3
   311c8:	movwls	r6, #22555	; 0x581b
   311cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   311d0:			; <UNDEFINED> instruction: 0xff5ef012
   311d4:	strtmi	r6, [r1], -fp, ror #17
   311d8:	movwls	r4, #17968	; 0x4630
   311dc:			; <UNDEFINED> instruction: 0xffcef7ff
   311e0:	strtmi	r4, [r0], -r3, lsl #12
   311e4:			; <UNDEFINED> instruction: 0xf012461c
   311e8:	ldmdblt	r4, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   311ec:	blmi	5c3a50 <_ZdlPv@@Base+0x580260>
   311f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   311f4:	blls	18b264 <_ZdlPv@@Base+0x147a74>
   311f8:	qsuble	r4, sl, r0
   311fc:	pop	{r1, r2, ip, sp, pc}
   31200:	ldmdami	r3, {r4, r5, r6, r7, r8, pc}
   31204:	andcs	r4, r4, #61865984	; 0x3b00000
   31208:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   3120c:	stmda	r0!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31210:			; <UNDEFINED> instruction: 0x46404639
   31214:	stmia	r8!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31218:	eorcs	r4, r0, r9, lsr r6
   3121c:	ldmda	r0, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31220:	stmdavs	r8!, {r0, r3, r4, r5, r9, sl, lr}
   31224:	stmia	r0!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31228:	andcs	r4, sl, r9, lsr r6
   3122c:	stmda	r8, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31230:	ldrtmi	r4, [r0], -r9, lsr #12
   31234:			; <UNDEFINED> instruction: 0xff4cf012
   31238:	rscsvs	r2, r3, r1, lsl #6
   3123c:			; <UNDEFINED> instruction: 0xf7e0e7d6
   31240:	svclt	0x0000efcc
   31244:	andeq	ip, r3, r2, lsr #22
   31248:	andeq	r0, r0, ip, ror r1
   3124c:	strdeq	ip, [r3], -r0
   31250:	andeq	r7, r1, sl, ror #30
   31254:			; <UNDEFINED> instruction: 0xf100b538
   31258:	strcs	r0, [r0, #-532]	; 0xfffffdec
   3125c:	teqeq	r4, #0, 2	; <UNPREDICTABLE>
   31260:	strtmi	r4, [r9], -r4, lsl #12
   31264:	strpl	lr, [r1, #-2496]	; 0xfffff640
   31268:	strpl	lr, [r3, #-2496]	; 0xfffff640
   3126c:	smlabtne	r0, r2, r9, lr
   31270:	addsmi	r3, r3, #8, 4	; 0x80000000
   31274:			; <UNDEFINED> instruction: 0xf104d1fa
   31278:	strcs	r0, [r0, #-84]	; 0xffffffac
   3127c:	strpl	lr, [r0, #-2499]	; 0xfffff63d
   31280:	addsmi	r3, r8, #8, 6	; 0x20000000
   31284:	stmdbmi	r6, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   31288:			; <UNDEFINED> instruction: 0xf0124479
   3128c:	bmi	1b0de0 <_ZdlPv@@Base+0x16d5f0>
   31290:	strtvs	r4, [r5], -r0, lsr #12
   31294:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
   31298:	andsvs	r1, r1, r9, asr ip
   3129c:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
   312a0:	strdeq	r7, [r1], -ip
   312a4:	andeq	r5, r4, r0, lsr r6
   312a8:	mvnsmi	lr, #737280	; 0xb4000
   312ac:	ldmdaeq	r4, {r8, ip, sp, lr, pc}
   312b0:			; <UNDEFINED> instruction: 0xf1004604
   312b4:	andcs	r0, r0, r4, lsr r7
   312b8:	strbmi	r4, [r3], -sp, lsl #12
   312bc:	stmib	r4, {r1, r9, sl, lr}^
   312c0:	stmib	r4, {r0}^
   312c4:	stmib	r3, {r0, r1}^
   312c8:	movwcc	r2, #33280	; 0x8200
   312cc:			; <UNDEFINED> instruction: 0xd1fa429f
   312d0:	ldrbeq	pc, [r4], -r4, lsl #2	; <UNPREDICTABLE>
   312d4:			; <UNDEFINED> instruction: 0xf04f463b
   312d8:	stmib	r3, {r8, fp}^
   312dc:	movwcc	r9, #35072	; 0x8900
   312e0:			; <UNDEFINED> instruction: 0xd1fa429e
   312e4:			; <UNDEFINED> instruction: 0x4630491e
   312e8:			; <UNDEFINED> instruction: 0xf0124479
   312ec:	ldmib	r5, {r0, r1, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   312f0:	stfnes	f0, [r2, #-4]!
   312f4:	rsbls	pc, r0, r4, asr #17
   312f8:	movweq	pc, #49412	; 0xc104	; <UNPREDICTABLE>
   312fc:	ldfeqd	f7, [r4], {5}
   31300:	andeq	lr, r3, r2, lsl #17
   31304:	ldmib	r5, {r9, sp}^
   31308:	stm	r3, {r0, r1, r8}
   3130c:	sbcseq	r0, r3, r3
   31310:	bl	33db1c <_ZdlPv@@Base+0x2fa32c>
   31314:	bcs	131728 <_ZdlPv@@Base+0xedf38>
   31318:	stmdbgt	r3, {r0, r1, r6, sl, lr}
   3131c:	andeq	lr, r3, r3, lsl #17
   31320:			; <UNDEFINED> instruction: 0xf105d1f5
   31324:	andcs	r0, r0, #52, 24	; 0x3400
   31328:	andcc	r0, r1, #211	; 0xd3
   3132c:	tsteq	r3, ip, lsl #22
   31330:	ldrtmi	r2, [fp], #-2564	; 0xfffff5fc
   31334:	stm	r3, {r0, r1, r8, fp, lr, pc}
   31338:	mvnsle	r0, r3
   3133c:	cmpeq	r4, r5, lsl #2	; <UNPREDICTABLE>
   31340:			; <UNDEFINED> instruction: 0xf0124630
   31344:	cdpvs	14, 2, cr15, cr10, cr5, {6}
   31348:	stmdavs	fp!, {r5, r9, sl, lr}
   3134c:	eorvs	r6, r3, r2, lsr #12
   31350:	mvnshi	lr, #12386304	; 0xbd0000
   31354:			; <UNDEFINED> instruction: 0xf0124630
   31358:			; <UNDEFINED> instruction: 0xf7e0feb3
   3135c:	svclt	0x0000ef44
   31360:	muleq	r1, ip, r3
   31364:			; <UNDEFINED> instruction: 0x4604b510
   31368:			; <UNDEFINED> instruction: 0xf0123054
   3136c:	strtmi	pc, [r0], -r9, lsr #29
   31370:	svclt	0x0000bd10
   31374:	ldrdgt	pc, [r0, pc]
   31378:	mvnsmi	lr, #737280	; 0xb4000
   3137c:	svcmi	0x005f44fc
   31380:	strmi	fp, [r6], -r7, lsl #1
   31384:	ldmdbvs	r0, {r3, r7, r9, sl, lr}^
   31388:	ldmibvs	r1, {r0, sl, fp, sp, pc}
   3138c:			; <UNDEFINED> instruction: 0xf85c4615
   31390:	strtmi	r7, [r3], -r7
   31394:	ldmdavs	pc!, {r1, r3, r4, r6, r9, fp, lr}	; <UNPREDICTABLE>
   31398:			; <UNDEFINED> instruction: 0xf04f9705
   3139c:	stm	r4, {r8, r9, sl}
   313a0:	ldrbtmi	r0, [sl], #-3
   313a4:	andseq	pc, r4, r6, lsl #2
   313a8:			; <UNDEFINED> instruction: 0xf8df4641
   313ac:			; <UNDEFINED> instruction: 0xf7ff9158
   313b0:	ldmib	r5, {r0, r1, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   313b4:	bmi	15317d8 <_ZdlPv@@Base+0x14edfe8>
   313b8:	ldrbtmi	r4, [r9], #1571	; 0x623
   313bc:	andeq	lr, r3, r4, lsl #17
   313c0:			; <UNDEFINED> instruction: 0xf106447a
   313c4:			; <UNDEFINED> instruction: 0x4641001c
   313c8:	ldc2	7, cr15, [r6, #1020]!	; 0x3fc
   313cc:	ldrdeq	lr, [fp, -r5]
   313d0:	strtmi	r4, [r3], -lr, asr #20
   313d4:	andeq	lr, r3, r4, lsl #17
   313d8:			; <UNDEFINED> instruction: 0xf106447a
   313dc:	strbmi	r0, [r1], -ip, lsr #32
   313e0:	stc2	7, cr15, [sl, #1020]!	; 0x3fc
   313e4:	ldrdeq	lr, [sp, -r5]
   313e8:	strtmi	r4, [r3], -r9, asr #20
   313ec:	andeq	lr, r3, r4, lsl #17
   313f0:			; <UNDEFINED> instruction: 0xf106447a
   313f4:			; <UNDEFINED> instruction: 0x46410034
   313f8:	mcr2	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   313fc:	ldrdeq	lr, [pc, -r5]
   31400:	strtmi	r4, [r3], -r4, asr #20
   31404:	andeq	lr, r3, r4, lsl #17
   31408:			; <UNDEFINED> instruction: 0xf106447a
   3140c:			; <UNDEFINED> instruction: 0x4641003c
   31410:	mrc2	7, 1, pc, cr4, cr15, {7}
   31414:			; <UNDEFINED> instruction: 0x0111e9d5
   31418:			; <UNDEFINED> instruction: 0x46234a3f
   3141c:	stm	r4, {r1, r3, r4, r5, r6, sl, lr}
   31420:	cps	#3
   31424:	strbmi	r0, [r1], -r4, asr #32
   31428:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   3142c:	cmpeq	r4, r5, lsl #2	; <UNPREDICTABLE>
   31430:			; <UNDEFINED> instruction: 0xf0124620
   31434:	cdpvs	14, 2, cr15, cr15, cr13, {1}
   31438:			; <UNDEFINED> instruction: 0xf1064a38
   3143c:			; <UNDEFINED> instruction: 0x46410054
   31440:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
   31444:			; <UNDEFINED> instruction: 0xf7ff9704
   31448:			; <UNDEFINED> instruction: 0x4620feb1
   3144c:	mrc2	0, 1, pc, cr8, cr2, {0}
   31450:			; <UNDEFINED> instruction: 0x0113e9d5
   31454:			; <UNDEFINED> instruction: 0x46234a32
   31458:	andeq	lr, r3, r4, lsl #17
   3145c:			; <UNDEFINED> instruction: 0xf106447a
   31460:	strbmi	r0, [r1], -ip, asr #32
   31464:	mcr2	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   31468:	ldrdeq	lr, [r9, -r5]
   3146c:	strtmi	r4, [r3], -sp, lsr #20
   31470:	andeq	lr, r3, r4, lsl #17
   31474:			; <UNDEFINED> instruction: 0xf106447a
   31478:	strbmi	r0, [r1], -r4, lsr #32
   3147c:	ldc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
   31480:	ldrdeq	lr, [r1, -r5]
   31484:	strtmi	r4, [r3], -r8, lsr #20
   31488:	andeq	lr, r3, r4, lsl #17
   3148c:	cfldrsne	mvf4, [r0, #-488]!	; 0xfffffe18
   31490:			; <UNDEFINED> instruction: 0xf7ff4641
   31494:	ldmib	r5, {r0, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   31498:	bmi	9318ac <_ZdlPv@@Base+0x8ee0bc>
   3149c:	stm	r4, {r0, r1, r5, r9, sl, lr}
   314a0:	ldrbtmi	r0, [sl], #-3
   314a4:	andeq	pc, ip, r6, lsl #2
   314a8:			; <UNDEFINED> instruction: 0xf7ff4641
   314ac:	blmi	870b58 <_ZdlPv@@Base+0x82d368>
   314b0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   314b4:	ldmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
   314b8:	blmi	443d38 <_ZdlPv@@Base+0x400548>
   314bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   314c0:	blls	18b530 <_ZdlPv@@Base+0x147d40>
   314c4:	qaddle	r4, sl, pc	; <UNPREDICTABLE>
   314c8:	pop	{r0, r1, r2, ip, sp, pc}
   314cc:	blmi	6d2494 <_ZdlPv@@Base+0x68eca4>
   314d0:	stmdavs	sl!, {r1, r3, r4, r8, fp, lr}
   314d4:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   314d8:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
   314dc:	stc2l	0, cr15, [sl, #76]!	; 0x4c
   314e0:			; <UNDEFINED> instruction: 0xf7e06820
   314e4:	strb	lr, [r7, r2, ror #30]!
   314e8:	cdp	7, 7, cr15, cr6, cr0, {7}
   314ec:			; <UNDEFINED> instruction: 0xf0124620
   314f0:			; <UNDEFINED> instruction: 0xf7e0fde7
   314f4:	svclt	0x0000ee78
   314f8:	andeq	ip, r3, r4, ror #18
   314fc:	andeq	r0, r0, ip, ror r1
   31500:	andeq	r8, r1, r2, lsl r5
   31504:	andeq	ip, r3, r6, lsr #18
   31508:	andeq	r8, r1, r0, lsl #10
   3150c:	strdeq	r8, [r1], -r4
   31510:	andeq	r8, r1, r8, ror #9
   31514:	ldrdeq	r8, [r1], -ip
   31518:	ldrdeq	r8, [r1], -r4
   3151c:			; <UNDEFINED> instruction: 0x000184ba
   31520:	andeq	r8, r1, ip, lsr #9
   31524:	andeq	r8, r1, r0, lsr #9
   31528:	muleq	r1, r4, r4
   3152c:	andeq	r8, r1, sl, lsl #9
   31530:	ldrdeq	r0, [r0], -r4
   31534:	andeq	ip, r3, r4, lsr #16
   31538:	andeq	r0, r0, r0, lsr r2
   3153c:	andeq	r8, r1, r0, ror #8
   31540:	biceq	lr, r1, r0, lsl #22
   31544:	stmib	r1, {r0, r8, r9, sp}^
   31548:	ldrbmi	r2, [r0, -r5, lsl #6]!
   3154c:	bl	44170 <_ZdlPv@@Base+0x980>
   31550:	ldrlt	r0, [r0], #-449	; 0xfffffe3f
   31554:	cfstrsmi	mvf4, [r6], {123}	; 0x7b
   31558:	orrvs	r2, r8, #1
   3155c:			; <UNDEFINED> instruction: 0xf85d591b
   31560:	ldmdavs	fp, {r2, r8, r9, fp, lr}
   31564:	vqdmulh.s<illegal width 8>	d15, d3, d2
   31568:	ldrbmi	r6, [r0, -sl, asr #6]!
   3156c:	andeq	ip, r3, ip, lsl #15
   31570:	muleq	r0, r0, r2
   31574:	biceq	lr, r1, r0, lsl #22
   31578:	stmib	r1, {r0, r8, r9, sp}^
   3157c:	ldrbmi	r3, [r0, -r1, lsl #6]!
   31580:			; <UNDEFINED> instruction: 0x460db570
   31584:	bmi	582dd0 <_ZdlPv@@Base+0x53f5e0>
   31588:	addlt	r4, r4, r5, lsl fp
   3158c:			; <UNDEFINED> instruction: 0x4604447a
   31590:	ldmpl	r3, {r1, r2, r3, r5, r6, r9, sl, lr}^
   31594:	ldmdavs	fp, {r4, r5, r9, sl, lr}
   31598:			; <UNDEFINED> instruction: 0xf04f9303
   3159c:			; <UNDEFINED> instruction: 0xf0120300
   315a0:	bl	170b84 <_ZdlPv@@Base+0x12d394>
   315a4:	andcs	r1, r1, #335544320	; 0x14000000
   315a8:			; <UNDEFINED> instruction: 0x46184631
   315ac:	subscc	r6, r4, sl, lsl r6
   315b0:	stc2	0, cr15, [lr, #72]	; 0x48
   315b4:			; <UNDEFINED> instruction: 0xf0124630
   315b8:	bmi	2f0bcc <_ZdlPv@@Base+0x2ad3dc>
   315bc:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   315c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   315c4:	subsmi	r9, sl, r3, lsl #22
   315c8:	andlt	sp, r4, r1, lsl #2
   315cc:			; <UNDEFINED> instruction: 0xf7e0bd70
   315d0:	ldrtmi	lr, [r0], -r4, lsl #28
   315d4:	ldc2l	0, cr15, [r4, #-72]!	; 0xffffffb8
   315d8:	cdp	7, 0, cr15, cr4, cr0, {7}
   315dc:	andeq	ip, r3, r4, asr r7
   315e0:	andeq	r0, r0, ip, ror r1
   315e4:	andeq	ip, r3, r2, lsr #14
   315e8:	biceq	lr, r1, r0, lsl #22
   315ec:	ldmdblt	r3, {r0, r1, r3, r7, r8, fp, sp, lr}
   315f0:	cmpvs	sl, r1, lsl #6
   315f4:	ldrbmi	r6, [r0, -fp, lsl #3]!
   315f8:	addvs	r2, r3, #0, 6
   315fc:	svclt	0x00004770
   31600:	svcmi	0x00f0e92d
   31604:	vpush	{s8-s105}
   31608:	blmi	18d4218 <_ZdlPv@@Base+0x1890a28>
   3160c:			; <UNDEFINED> instruction: 0xf8df447a
   31610:	ldmpl	r3, {r3, r7, r8, pc}^
   31614:	ldrbtmi	fp, [r8], #139	; 0x8b
   31618:	movwls	r6, #38939	; 0x981b
   3161c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   31620:	andls	r4, r1, lr, asr fp
   31624:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   31628:	stmdblt	fp!, {r0, r1, r3, r4, fp, sp, lr}^
   3162c:	blmi	1683fa4 <_ZdlPv@@Base+0x16407b4>
   31630:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   31634:	blls	28b6a4 <_ZdlPv@@Base+0x247eb4>
   31638:			; <UNDEFINED> instruction: 0xf040405a
   3163c:	mullt	fp, r2, r0
   31640:	blhi	ec93c <_ZdlPv@@Base+0xa914c>
   31644:	svchi	0x00f0e8bd
   31648:	svcge	0x00034b56
   3164c:	strcs	r4, [r0], #-2390	; 0xfffff6aa
   31650:			; <UNDEFINED> instruction: 0x4638447b
   31654:			; <UNDEFINED> instruction: 0xf8df4479
   31658:	mcr	1, 0, sl, cr8, cr4, {2}
   3165c:			; <UNDEFINED> instruction: 0xf0123a10
   31660:	blmi	1530a0c <_ZdlPv@@Base+0x14ed21c>
   31664:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   31668:	ldrdlt	pc, [r8, #-143]	; 0xffffff71
   3166c:	strls	r4, [r2], #-1274	; 0xfffffb06
   31670:			; <UNDEFINED> instruction: 0xf85844fb
   31674:	and	r6, r8, r3
   31678:	eorsle	r2, sp, r1, lsl #16
   3167c:	suble	r2, lr, r0, lsl #16
   31680:			; <UNDEFINED> instruction: 0xf7e56830
   31684:	addmi	pc, r4, #462848	; 0x71000
   31688:	ldmdavs	r0!, {r0, r3, r6, r9, fp, ip, lr, pc}
   3168c:	strtmi	r4, [r1], -sl, asr #12
   31690:	adcvc	pc, ip, r0, lsl #10
   31694:			; <UNDEFINED> instruction: 0xf894f7e8
   31698:	stmdacs	r2, {r1, r8, r9, fp, ip, pc}
   3169c:	andsle	r4, r7, ip, lsl r4
   316a0:	mvnle	r2, r3, lsl #16
   316a4:			; <UNDEFINED> instruction: 0x46384651
   316a8:	stc2	0, cr15, [r0, #72]	; 0x48
   316ac:	vstrge	d4, [r6, #-264]	; 0xfffffef8
   316b0:			; <UNDEFINED> instruction: 0xf8584628
   316b4:	ldmdavs	r9, {r0, r1, ip, sp}
   316b8:			; <UNDEFINED> instruction: 0xf104fb01
   316bc:			; <UNDEFINED> instruction: 0xff38f012
   316c0:	ldrtmi	r4, [r8], -r9, lsr #12
   316c4:	ldc2	0, cr15, [r8, #72]	; 0x48
   316c8:			; <UNDEFINED> instruction: 0xf0124628
   316cc:			; <UNDEFINED> instruction: 0xe7d7fcf9
   316d0:	bne	46cf38 <_ZdlPv@@Base+0x429748>
   316d4:			; <UNDEFINED> instruction: 0xf0124638
   316d8:	blmi	e30c84 <_ZdlPv@@Base+0xded494>
   316dc:	strtmi	sl, [r8], -r6, lsl #26
   316e0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   316e4:	blx	8b752 <_ZdlPv@@Base+0x47f62>
   316e8:			; <UNDEFINED> instruction: 0xf012f104
   316ec:	strtmi	pc, [r9], -r1, lsr #30
   316f0:			; <UNDEFINED> instruction: 0xf0124638
   316f4:	strb	pc, [r7, r1, lsl #27]!	; <UNPREDICTABLE>
   316f8:			; <UNDEFINED> instruction: 0x46384659
   316fc:	ldc2l	0, cr15, [r6, #-72]	; 0xffffffb8
   31700:	vstrge	d4, [r6, #-180]	; 0xffffff4c
   31704:			; <UNDEFINED> instruction: 0xf8584628
   31708:	ldmdavs	r9, {r0, r1, ip, sp}
   3170c:			; <UNDEFINED> instruction: 0xf104fb01
   31710:			; <UNDEFINED> instruction: 0xff0ef012
   31714:	ldrtmi	r4, [r8], -r9, lsr #12
   31718:	stc2l	0, cr15, [lr, #-72]!	; 0xffffffb8
   3171c:	ldmib	sp, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   31720:	addsmi	r3, r3, #4, 4	; 0x40000000
   31724:	bls	127f8c <_ZdlPv@@Base+0xe479c>
   31728:	mrrcne	13, 0, sl, r9, cr6
   3172c:	strtmi	r9, [r8], -r4, lsl #2
   31730:	ldrbpl	r2, [r1], #256	; 0x100
   31734:			; <UNDEFINED> instruction: 0xf0124639
   31738:	bls	b09ec <_ZdlPv@@Base+0x6d1fc>
   3173c:	strtmi	r2, [r9], -r1, lsl #6
   31740:	subseq	pc, r4, r2, lsl #2
   31744:			; <UNDEFINED> instruction: 0xf0126613
   31748:	strtmi	pc, [r8], -r3, asr #25
   3174c:	ldc2	0, cr15, [r8], #72	; 0x48
   31750:			; <UNDEFINED> instruction: 0xf0124638
   31754:			; <UNDEFINED> instruction: 0xe769fcb5
   31758:			; <UNDEFINED> instruction: 0xf0124638
   3175c:	blls	170bc0 <_ZdlPv@@Base+0x12d3d0>
   31760:			; <UNDEFINED> instruction: 0xf7e0e7e1
   31764:	and	lr, r2, sl, lsr sp
   31768:			; <UNDEFINED> instruction: 0xf0124628
   3176c:	ldrtmi	pc, [r8], -r9, lsr #25	; <UNPREDICTABLE>
   31770:	stc2	0, cr15, [r6], #72	; 0x48
   31774:	ldc	7, cr15, [r6, #-896]!	; 0xfffffc80
   31778:			; <UNDEFINED> instruction: 0xf0124628
   3177c:	ldrb	pc, [r6, r1, lsr #25]!	; <UNPREDICTABLE>
   31780:			; <UNDEFINED> instruction: 0xf0124628
   31784:			; <UNDEFINED> instruction: 0xe7f2fc9d
   31788:			; <UNDEFINED> instruction: 0xf0124628
   3178c:			; <UNDEFINED> instruction: 0xe7eefc99
   31790:	ldrdeq	ip, [r3], -r4
   31794:	andeq	r0, r0, ip, ror r1
   31798:	andeq	ip, r3, sl, asr #13
   3179c:	andeq	r0, r0, r8, lsl #5
   317a0:			; <UNDEFINED> instruction: 0x0003c6b0
   317a4:	andeq	r8, r1, r0, lsl #6
   317a8:	andeq	r7, r1, r0, lsr r0
   317ac:	andeq	r8, r1, r8, ror #5
   317b0:	andeq	r0, r0, ip, ror #4
   317b4:	ldrdeq	r8, [r1], -ip
   317b8:	muleq	r0, r0, r2
   317bc:	ldrsbcc	r0, [r4], -r8
   317c0:	stmdane	ip, {r4, sl, ip, sp, pc}
   317c4:	teqlt	ip, r4, ror #16
   317c8:	sbceq	lr, r3, #2048	; 0x800
   317cc:	ldmdblt	fp, {r0, r1, r4, r7, r8, fp, sp, lr}
   317d0:	tstcs	r1, fp, lsl #16
   317d4:	smlabtcc	r5, r2, r9, lr
   317d8:	blmi	16f954 <_ZdlPv@@Base+0x12c164>
   317dc:	svclt	0x00004770
   317e0:	ldrdgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   317e4:	ldrlt	r0, [r0, #-216]!	; 0xffffff28
   317e8:	cfldrsmi	mvf4, [r7, #-1008]	; 0xfffffc10
   317ec:	stmdane	ip, {r2, r4, r5, ip, sp}
   317f0:			; <UNDEFINED> instruction: 0xf85cb083
   317f4:	stmdavs	r4!, {r0, r2, ip, lr}^
   317f8:	strls	r6, [r1, #-2093]	; 0xfffff7d3
   317fc:	streq	pc, [r0, #-79]	; 0xffffffb1
   31800:	ldrbtmi	r4, [sp], #-3346	; 0xfffff2ee
   31804:	bl	ddc7c <_ZdlPv@@Base+0x9a48c>
   31808:	blvs	fe8f2b1c <_ZdlPv@@Base+0xfe8af32c>
   3180c:	bmi	45dd40 <_ZdlPv@@Base+0x41a550>
   31810:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
   31814:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   31818:	subsmi	r9, sl, r1, lsl #22
   3181c:	andlt	sp, r3, pc, lsl #2
   31820:	stmdapl	r9, {r4, r5, r8, sl, fp, ip, sp, pc}
   31824:			; <UNDEFINED> instruction: 0xf00c4668
   31828:	bmi	2f17cc <_ZdlPv@@Base+0x2adfdc>
   3182c:			; <UNDEFINED> instruction: 0x63a32301
   31830:	stmiapl	sl!, {r8, r9, fp, ip, pc}
   31834:	blx	10b886 <_ZdlPv@@Base+0xc8096>
   31838:	msrvs	SPSR_xc, #134217728	; 0x8000000
   3183c:			; <UNDEFINED> instruction: 0xf7e0e7e7
   31840:	svclt	0x0000eccc
   31844:	strdeq	ip, [r3], -r8
   31848:	andeq	r0, r0, ip, ror r1
   3184c:	ldrdeq	ip, [r3], -lr
   31850:	andeq	ip, r3, lr, asr #9
   31854:	muleq	r0, r0, r2
   31858:	ldcne	0, cr0, [r8, #-876]	; 0xfffffc94
   3185c:	stmdane	ip, {r4, sl, ip, sp, pc}
   31860:	teqlt	r4, r4, ror #16
   31864:	ldmvs	r3, {r1, r3, r4, sl, lr}
   31868:	stmdapl	fp, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
   3186c:	stmib	r2, {r0, r8, sp}^
   31870:			; <UNDEFINED> instruction: 0xf85d3101
   31874:	ldrbmi	r4, [r0, -r4, lsl #22]!
   31878:	mvnsmi	lr, #737280	; 0xb4000
   3187c:	bmi	8c30d8 <_ZdlPv@@Base+0x87f8e8>
   31880:	tsteq	ip, lr, lsl r1
   31884:	addlt	r4, r7, r1, lsr #22
   31888:			; <UNDEFINED> instruction: 0x3654447a
   3188c:	bl	9d498 <_ZdlPv@@Base+0x59ca8>
   31890:	ldmpl	r3, {r1, r2, r8, fp}^
   31894:	ldrtmi	r4, [r8], -r8, lsl #13
   31898:	ldmdavs	fp, {r0, r3, r6, r9, sl, lr}
   3189c:			; <UNDEFINED> instruction: 0xf04f9305
   318a0:			; <UNDEFINED> instruction: 0xf0120300
   318a4:	bl	270880 <_ZdlPv@@Base+0x22d090>
   318a8:	strtmi	r0, [lr], #-772	; 0xfffffcfc
   318ac:	mrcvs	6, 0, r4, cr11, cr9, {1}
   318b0:	movwls	r4, #17968	; 0x4630
   318b4:	stc2l	7, cr15, [r2], #-1020	; 0xfffffc04
   318b8:	strtmi	fp, [ip], #-272	; 0xfffffef0
   318bc:	cmnlt	fp, r3, lsr #28
   318c0:			; <UNDEFINED> instruction: 0xf0124638
   318c4:	bmi	4f08c0 <_ZdlPv@@Base+0x4ad0d0>
   318c8:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   318cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   318d0:	subsmi	r9, sl, r5, lsl #22
   318d4:	andlt	sp, r7, r0, lsl r1
   318d8:	mvnshi	lr, #12386304	; 0xbd0000
   318dc:			; <UNDEFINED> instruction: 0xf0124638
   318e0:	strbmi	pc, [r9], -pc, ror #23	; <UNPREDICTABLE>
   318e4:			; <UNDEFINED> instruction: 0xf0124638
   318e8:	movwcs	pc, #7123	; 0x1bd3	; <UNPREDICTABLE>
   318ec:			; <UNDEFINED> instruction: 0x46394630
   318f0:			; <UNDEFINED> instruction: 0xf0126623
   318f4:	strb	pc, [r3, sp, ror #23]!	; <UNPREDICTABLE>
   318f8:	stcl	7, cr15, [lr], #-896	; 0xfffffc80
   318fc:			; <UNDEFINED> instruction: 0xf0124638
   31900:			; <UNDEFINED> instruction: 0xf7e0fbdf
   31904:	svclt	0x0000ec70
   31908:	andeq	ip, r3, r8, asr r4
   3190c:	andeq	r0, r0, ip, ror r1
   31910:	andeq	ip, r3, r6, lsl r4
   31914:	svclt	0x00182a00
   31918:	suble	r2, lr, r0, lsl #18
   3191c:	ldrlt	r6, [r0, #-2195]!	; 0xfffff76d
   31920:	addlt	r4, r3, sp, lsl #12
   31924:			; <UNDEFINED> instruction: 0xb12b4614
   31928:	ldmdblt	fp, {r0, r1, r3, r7, fp, sp, lr}
   3192c:	andcs	r6, r1, #5439488	; 0x530000
   31930:	andcc	lr, r1, #3162112	; 0x304000
   31934:			; <UNDEFINED> instruction: 0xb12b6923
   31938:	ldmdblt	fp, {r0, r1, r3, r5, r8, fp, sp, lr}
   3193c:	andcs	r6, r1, #14876672	; 0xe30000
   31940:	andcc	lr, r3, #3227648	; 0x314000
   31944:			; <UNDEFINED> instruction: 0xb12b69a3
   31948:	ldmdblt	fp, {r0, r1, r3, r5, r7, r8, fp, sp, lr}
   3194c:	andcs	r6, r1, #1622016	; 0x18c000
   31950:	andcc	lr, r5, #3227648	; 0x314000
   31954:	strtmi	r2, [sl], -r1, lsl #6
   31958:	andls	r4, r1, r1, lsr #12
   3195c:			; <UNDEFINED> instruction: 0xff40f7ff
   31960:	movwcs	r9, #10241	; 0x2801
   31964:	strtmi	r4, [r1], -sl, lsr #12
   31968:			; <UNDEFINED> instruction: 0xff3af7ff
   3196c:	stmdals	r1, {r0, r1, r5, r9, fp, sp, lr}
   31970:	bvs	b1de24 <_ZdlPv@@Base+0xada634>
   31974:	stmibvs	r3!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
   31978:	stmib	r5, {r0, r9, sp}^
   3197c:	blvs	8fe1a0 <_ZdlPv@@Base+0x8ba9b0>
   31980:	blvs	b1de34 <_ZdlPv@@Base+0xada644>
   31984:	bvs	ff91fdf8 <_ZdlPv@@Base+0xff8dc608>
   31988:	stmib	r5, {r0, r9, sp}^
   3198c:	movwcs	r3, #523	; 0x20b
   31990:	strtmi	r4, [r1], -sl, lsr #12
   31994:			; <UNDEFINED> instruction: 0xf7ff9001
   31998:	movwcs	pc, #16239	; 0x3f6f	; <UNPREDICTABLE>
   3199c:	strtmi	r9, [sl], -r1, lsl #16
   319a0:			; <UNDEFINED> instruction: 0xf7ff4621
   319a4:	bvs	fe931620 <_ZdlPv@@Base+0xfe8ede30>
   319a8:	bvs	feb1de5c <_ZdlPv@@Base+0xfeada66c>
   319ac:	bvs	191fe20 <_ZdlPv@@Base+0x18dc630>
   319b0:	stmib	r5, {r0, r9, sp}^
   319b4:	andlt	r3, r3, r9, lsl #4
   319b8:			; <UNDEFINED> instruction: 0x4770bd30
   319bc:	stmib	r0, {r9, sp}^
   319c0:	ldrbmi	r2, [r0, -r0, lsl #4]!
   319c4:	smlabtcs	r0, r0, r9, lr
   319c8:	svclt	0x00004770
   319cc:			; <UNDEFINED> instruction: 0x4604b538
   319d0:	teqlt	r5, r5, asr #16
   319d4:	subseq	pc, r4, r5, lsl #2
   319d8:	blx	1ceda2a <_ZdlPv@@Base+0x1caa23a>
   319dc:			; <UNDEFINED> instruction: 0xf0114628
   319e0:	stmdavs	r5!, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
   319e4:	strtmi	fp, [r8], -sp, lsr #2
   319e8:			; <UNDEFINED> instruction: 0xfff0f7ff
   319ec:			; <UNDEFINED> instruction: 0xf0114628
   319f0:			; <UNDEFINED> instruction: 0x4620feff
   319f4:			; <UNDEFINED> instruction: 0x4628bd38
   319f8:	mrc2	0, 7, pc, cr10, cr1, {0}
   319fc:	bl	ffcef984 <_ZdlPv@@Base+0xffcac194>
   31a00:	svclt	0x0000e7f9
   31a04:			; <UNDEFINED> instruction: 0x4604b538
   31a08:	rsbcs	r2, r4, r0, lsl #6
   31a0c:			; <UNDEFINED> instruction: 0xf0116063
   31a10:	strmi	pc, [r5], -fp, asr #29
   31a14:	ldc2	7, cr15, [lr], {255}	; 0xff
   31a18:	eorvs	r4, r5, r0, lsr #12
   31a1c:			; <UNDEFINED> instruction: 0x4628bd38
   31a20:	mcr2	0, 7, pc, cr6, cr1, {0}	; <UNPREDICTABLE>
   31a24:	bl	ff7ef9ac <_ZdlPv@@Base+0xff7ac1bc>
   31a28:			; <UNDEFINED> instruction: 0x4604b538
   31a2c:	teqlt	r5, r5, lsl #16
   31a30:	subseq	pc, r4, r5, lsl #2
   31a34:	blx	116da86 <_ZdlPv@@Base+0x112a296>
   31a38:			; <UNDEFINED> instruction: 0xf0114628
   31a3c:	stmdavs	r5!, {r0, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   31a40:	strtmi	fp, [r8], -sp, lsr #2
   31a44:			; <UNDEFINED> instruction: 0xffc2f7ff
   31a48:			; <UNDEFINED> instruction: 0xf0114628
   31a4c:			; <UNDEFINED> instruction: 0x4620fed1
   31a50:			; <UNDEFINED> instruction: 0x4628bd38
   31a54:	mcr2	0, 6, pc, cr12, cr1, {0}	; <UNPREDICTABLE>
   31a58:	bl	ff16f9e0 <_ZdlPv@@Base+0xff12c1f0>
   31a5c:	svclt	0x0000e7f9
   31a60:	cfldr32mi	mvfx11, [r0, #-448]	; 0xfffffe40
   31a64:	ldrbtmi	r4, [sp], #-2832	; 0xfffff4f0
   31a68:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   31a6c:	blmi	41e000 <_ZdlPv@@Base+0x3da810>
   31a70:	strmi	r4, [lr], -r4, lsl #12
   31a74:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   31a78:	andcs	fp, r8, fp, lsr r9
   31a7c:	mrc2	0, 4, pc, cr4, cr1, {0}
   31a80:	subvs	r6, r6, r3, ror #16
   31a84:	andvs	r6, r3, r0, rrx
   31a88:	blmi	2a1050 <_ZdlPv@@Base+0x25d860>
   31a8c:	stmdbmi	r9, {r1, r3, fp, sp, lr}
   31a90:	ldrbtmi	r5, [r9], #-2285	; 0xfffff713
   31a94:			; <UNDEFINED> instruction: 0xf0136828
   31a98:	stmdavs	r8!, {r0, r2, r3, r8, r9, fp, ip, sp, lr, pc}
   31a9c:	stc	7, cr15, [r4], {224}	; 0xe0
   31aa0:	svclt	0x0000e7eb
   31aa4:	andeq	ip, r3, sl, ror r2
   31aa8:	andeq	r0, r0, r8, lsl #5
   31aac:	ldrdeq	r0, [r0], -r4
   31ab0:	andeq	r0, r0, r0, lsr r2
   31ab4:	andeq	r7, r1, r6, asr #29
   31ab8:	addlt	fp, r2, r0, ror r5
   31abc:	blmi	784f34 <_ZdlPv@@Base+0x741744>
   31ac0:	andls	r4, r1, sp, ror r4
   31ac4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   31ac8:	blmi	71e15c <_ZdlPv@@Base+0x6da96c>
   31acc:	stmiapl	fp!, {r2, r9, sl, lr}^
   31ad0:	stmiblt	fp, {r0, r1, r3, r4, fp, sp, lr}
   31ad4:	mvnlt	r6, r6, ror #16
   31ad8:	movwcs	r6, #2098	; 0x832
   31adc:	rsbsvs	r4, r3, r0, lsr r6
   31ae0:	eorsvs	r6, r3, r2, rrx
   31ae4:			; <UNDEFINED> instruction: 0xff72f7ff
   31ae8:	andlt	r4, r2, r0, lsr r6
   31aec:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   31af0:	mrclt	0, 3, APSR_nzcv, cr14, cr1, {0}
   31af4:	ldcllt	0, cr11, [r0, #-8]!
   31af8:	ldmdbmi	r1, {r4, r8, r9, fp, lr}
   31afc:	ldrbtmi	r5, [r9], #-2286	; 0xfffff712
   31b00:			; <UNDEFINED> instruction: 0xf0136830
   31b04:	ldmdavs	r0!, {r0, r1, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   31b08:	mcrr	7, 14, pc, lr, cr0	; <UNPREDICTABLE>
   31b0c:	cdpcs	8, 0, cr6, cr0, cr6, {3}
   31b10:	blmi	3662a0 <_ZdlPv@@Base+0x322ab0>
   31b14:	stmiapl	fp!, {r2, r3, fp, lr}^
   31b18:			; <UNDEFINED> instruction: 0x461a4478
   31b1c:			; <UNDEFINED> instruction: 0xf7f44619
   31b20:	stmdavs	r6!, {r0, r2, r3, r6, r8, fp, ip, sp, lr, pc}^
   31b24:			; <UNDEFINED> instruction: 0x4630e7d8
   31b28:	mcr2	0, 3, pc, cr2, cr1, {0}	; <UNPREDICTABLE>
   31b2c:	bl	16efab4 <_ZdlPv@@Base+0x16ac2c4>
   31b30:	andeq	ip, r3, r0, lsr #4
   31b34:	andeq	r0, r0, r8, lsl #5
   31b38:	ldrdeq	r0, [r0], -r4
   31b3c:	andeq	r0, r0, r0, lsr r2
   31b40:	andeq	r7, r1, r2, ror lr
   31b44:	andeq	r0, r0, r8, asr #4
   31b48:	andeq	r7, r1, ip, ror #28
   31b4c:	stmdavs	r3, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}^
   31b50:	ldrbtmi	r4, [lr], #-3648	; 0xfffff1c0
   31b54:	subsle	r2, r1, r0, lsl #22
   31b58:	ldmdavs	r9, {r2, r3, r9, sl, lr}^
   31b5c:	suble	r2, sp, r0, lsl #18
   31b60:	strmi	r6, [r5], -r3, lsr #23
   31b64:	tstlt	r3, r7, lsl r6
   31b68:	blcs	4c99c <_ZdlPv@@Base+0x91ac>
   31b6c:	stmibvs	fp, {r1, r4, r6, r8, ip, lr, pc}
   31b70:	stmibvs	r3!, {r0, r1, r4, r8, ip, sp, pc}
   31b74:	subsle	r2, ip, r0, lsl #22
   31b78:	strtmi	r2, [r2], -r1, lsl #6
   31b7c:			; <UNDEFINED> instruction: 0xf7ff4620
   31b80:	stmdavs	r9!, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}^
   31b84:	strtmi	r2, [r2], -r2, lsl #6
   31b88:	stmdavs	r9, {r5, r9, sl, lr}^
   31b8c:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   31b90:	ldmdavs	r9, {r0, r1, r3, r5, r6, fp, sp, lr}^
   31b94:	tstlt	r3, fp, lsl #20
   31b98:	blcs	4c42c <_ZdlPv@@Base+0x8c3c>
   31b9c:	movwcs	sp, #68	; 0x44
   31ba0:	strtmi	r4, [r0], -r2, lsr #12
   31ba4:	mcr2	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   31ba8:	movwcs	r6, #14441	; 0x3869
   31bac:	strtmi	r4, [r0], -r2, lsr #12
   31bb0:			; <UNDEFINED> instruction: 0xf7ff6849
   31bb4:	stmdavs	fp!, {r0, r2, r4, r9, sl, fp, ip, sp, lr, pc}^
   31bb8:	bvs	fe6cbd2c <_ZdlPv@@Base+0xfe68853c>
   31bbc:	bvs	fe8de00c <_ZdlPv@@Base+0xfe89a81c>
   31bc0:	eorle	r2, ip, r0, lsl #20
   31bc4:	bicslt	r6, r2, sl, lsl r9
   31bc8:	ldrdlt	r6, [r2, #138]	; 0x8a
   31bcc:	andcs	fp, r0, #-1073741817	; 0xc0000007
   31bd0:	stmib	r3, {r0, r8, sp}^
   31bd4:	bmi	839fe8 <_ZdlPv@@Base+0x7f67f8>
   31bd8:	stmib	r4, {r0, r8, sp}^
   31bdc:	ldmpl	r2!, {r0, r1, r8, ip}
   31be0:	bllt	16cbc30 <_ZdlPv@@Base+0x1688440>
   31be4:			; <UNDEFINED> instruction: 0xb14a689a
   31be8:	teqlt	sl, sl, asr r8
   31bec:	andcs	fp, r0, #-1073741817	; 0xc0000007
   31bf0:	stmib	r3, {r0, r8, sp}^
   31bf4:	movwcs	r2, #4353	; 0x1101
   31bf8:	movwcc	lr, #6596	; 0x19c4
   31bfc:	stmdbvs	r2!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   31c00:	rscle	r2, pc, r0, lsl #20
   31c04:	bcs	4bf94 <_ZdlPv@@Base+0x87a4>
   31c08:	bvs	fe8e5fc0 <_ZdlPv@@Base+0xfe8a27d0>
   31c0c:	mvnle	r2, r0, lsl #20
   31c10:	strb	r6, [r7, r2, lsr #2]!
   31c14:	blvs	12cc9a8 <_ZdlPv@@Base+0x12891b8>
   31c18:	cmnvs	r3, #318767104	; 0x13000000
   31c1c:	bvs	16ebac0 <_ZdlPv@@Base+0x16a82d0>
   31c20:	stmib	r4, {r0, r8, sp}^
   31c24:	strb	r2, [sp, r9, lsl #2]
   31c28:	andcs	r6, r1, #3325952	; 0x32c000
   31c2c:	andcc	lr, r7, #196, 18	; 0x310000
   31c30:	stmdbvs	fp, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   31c34:	stmib	r4, {r0, r9, sp}^
   31c38:	ldr	r3, [sp, r5, lsl #4]
   31c3c:	ldmdavs	sl, {r0, r1, r2, fp, lr}
   31c40:	ldmdapl	r3!, {r0, r1, r2, r8, fp, lr}
   31c44:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   31c48:	blx	d6dc9c <_ZdlPv@@Base+0xd2a4ac>
   31c4c:	ldmdavs	fp, {r0, r1, r3, r5, r6, fp, sp, lr}^
   31c50:	svclt	0x0000e7c8
   31c54:	andeq	ip, r3, lr, lsl #3
   31c58:	ldrdeq	r0, [r0], -r4
   31c5c:	andeq	r0, r0, r0, lsr r2
   31c60:	andeq	r7, r1, ip, asr sp
   31c64:	strdlt	fp, [r9], r0
   31c68:	stclmi	14, cr4, [r1, #-256]	; 0xffffff00
   31c6c:	cfstrdmi	mvd4, [r1], {126}	; 0x7e
   31c70:	ldrbtmi	r5, [ip], #-2421	; 0xfffff68b
   31c74:	stmdavs	sp!, {r1, r2, r3, r9, sl, lr}
   31c78:			; <UNDEFINED> instruction: 0xf04f9507
   31c7c:	cfldr32mi	mvfx0, [lr, #-0]
   31c80:	ldrmi	r5, [sp], -r1, ror #18
   31c84:	blcs	4bcb8 <_ZdlPv@@Base+0x84c8>
   31c88:	bcs	618f0 <_ZdlPv@@Base+0x1e100>
   31c8c:	bmi	f260b8 <_ZdlPv@@Base+0xee28c8>
   31c90:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
   31c94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   31c98:	subsmi	r9, sl, r7, lsl #22
   31c9c:	andlt	sp, r9, lr, asr r1
   31ca0:			; <UNDEFINED> instruction: 0x4614bdf0
   31ca4:	andcs	r4, r1, #7340032	; 0x700000
   31ca8:			; <UNDEFINED> instruction: 0xf7ff4621
   31cac:	strtmi	pc, [r2], -pc, asr #30
   31cb0:			; <UNDEFINED> instruction: 0x46316838
   31cb4:	blx	17efcba <_ZdlPv@@Base+0x17ac4ca>
   31cb8:	ldmvs	sl, {r0, r1, r3, r4, r5, fp, sp, lr}
   31cbc:	eorsle	r2, sp, r0, lsl #20
   31cc0:	bcs	4be30 <_ZdlPv@@Base+0x8640>
   31cc4:	ldcvs	0, cr13, [sl, #-232]	; 0xffffff18
   31cc8:	andcs	fp, r0, #-2147483646	; 0x80000002
   31ccc:	bvs	6cb13c <_ZdlPv@@Base+0x68794c>
   31cd0:	ldmibvs	sl, {r1, r5, r8, ip, sp, pc}^
   31cd4:	svclt	0x00c42a00
   31cd8:	andsvs	r2, sl, #0, 4
   31cdc:			; <UNDEFINED> instruction: 0xb1226a9a
   31ce0:	bcs	4c650 <_ZdlPv@@Base+0x8e60>
   31ce4:	andcs	fp, r0, #196, 30	; 0x310
   31ce8:			; <UNDEFINED> instruction: 0x2101629a
   31cec:	tstvs	r9, r4, lsl #24
   31cf0:	addsvs	r2, r9, r0, lsl #4
   31cf4:	tstvs	r9, #32, 12	; 0x2000000
   31cf8:	sbcsvs	r4, sl, r1, lsr #18
   31cfc:	ldrbtmi	r6, [r9], #-90	; 0xffffffa6
   31d00:			; <UNDEFINED> instruction: 0xf01262da
   31d04:	stmdavs	sl!, {r0, r1, r2, r4, r7, r8, fp, ip, sp, lr, pc}^
   31d08:	addsmi	r9, sl, #5120	; 0x1400
   31d0c:			; <UNDEFINED> instruction: 0x4620d01d
   31d10:			; <UNDEFINED> instruction: 0xf9d6f012
   31d14:			; <UNDEFINED> instruction: 0xf10d2201
   31d18:	andls	r0, r0, #1006632960	; 0x3c000000
   31d1c:	stmdavs	r9!, {r5, r9, sl, lr}
   31d20:	strcs	r6, [r0, #-2154]	; 0xfffff796
   31d24:	andpl	pc, pc, sp, lsl #17
   31d28:	blx	fea6dd78 <_ZdlPv@@Base+0xfea2a588>
   31d2c:	ldrtmi	r9, [r1], -r4, lsl #16
   31d30:	bl	16efcb8 <_ZdlPv@@Base+0x16ac4c8>
   31d34:			; <UNDEFINED> instruction: 0xf0124620
   31d38:	str	pc, [r8, r3, asr #19]!
   31d3c:	bcs	4c1ac <_ZdlPv@@Base+0x89bc>
   31d40:	ldmvs	sl, {r0, r1, r4, r6, r7, ip, lr, pc}^
   31d44:	sbcsle	r2, r0, r0, lsl #20
   31d48:	bcs	6bc44 <_ZdlPv@@Base+0x28454>
   31d4c:	stmdbls	r4, {r1, r4, r5, r6, r7, ip, lr, pc}
   31d50:			; <UNDEFINED> instruction: 0xf7e06828
   31d54:	stmdacs	r0, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
   31d58:	ubfx	sp, r9, #3, #12
   31d5c:	b	f6fce4 <_ZdlPv@@Base+0xf2c4f4>
   31d60:			; <UNDEFINED> instruction: 0xf0124620
   31d64:			; <UNDEFINED> instruction: 0xf7e0f9ad
   31d68:	svclt	0x0000ea3e
   31d6c:	andeq	ip, r3, r4, ror r0
   31d70:	andeq	r0, r0, ip, ror r1
   31d74:	andeq	ip, r3, lr, rrx
   31d78:	andeq	r0, r0, r8, lsl #5
   31d7c:	andeq	ip, r3, lr, asr #32
   31d80:	andeq	r6, r1, r6, lsl #19
   31d84:			; <UNDEFINED> instruction: 0x4604b538
   31d88:	bmi	844a0c <_ZdlPv@@Base+0x80121c>
   31d8c:	stmdbmi	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
   31d90:	ldrbtmi	r5, [r9], #-2205	; 0xfffff763
   31d94:			; <UNDEFINED> instruction: 0xf0136828
   31d98:	stmdbvs	r3!, {r0, r2, r3, r7, r8, fp, ip, sp, lr, pc}
   31d9c:	stmiavs	r3!, {r0, r1, r4, r5, r8, ip, sp, pc}^
   31da0:	cmplt	fp, #40, 16	; 0x280000
   31da4:	ldrbtmi	r4, [r9], #-2331	; 0xfffff6e5
   31da8:			; <UNDEFINED> instruction: 0xf984f013
   31dac:	stmdavs	r8!, {r0, r1, r5, r7, fp, sp, lr}
   31db0:	stmdavs	r3!, {r0, r1, r4, r5, r8, ip, sp, pc}^
   31db4:	ldmdbmi	r8, {r0, r1, r5, r6, r7, r8, ip, sp, pc}
   31db8:			; <UNDEFINED> instruction: 0xf0134479
   31dbc:	stmdavs	r8!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   31dc0:	teqlt	r3, r3, lsr #22
   31dc4:	cmnlt	sl, r2, ror #21
   31dc8:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
   31dcc:			; <UNDEFINED> instruction: 0xf972f013
   31dd0:	ldmdbmi	r3, {r3, r5, fp, sp, lr}
   31dd4:			; <UNDEFINED> instruction: 0xf0134479
   31dd8:	stmdavs	r8!, {r0, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   31ddc:	ldrhtmi	lr, [r8], -sp
   31de0:	blt	ff86fd68 <_ZdlPv@@Base+0xff82c578>
   31de4:	ldrbtmi	r4, [r9], #-2319	; 0xfffff6f1
   31de8:			; <UNDEFINED> instruction: 0xf964f013
   31dec:	ldrb	r6, [r0, r8, lsr #16]!
   31df0:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
   31df4:			; <UNDEFINED> instruction: 0xf95ef013
   31df8:	strb	r6, [r1, r8, lsr #16]!
   31dfc:	ldrbtmi	r4, [r9], #-2315	; 0xfffff6f5
   31e00:			; <UNDEFINED> instruction: 0xf958f013
   31e04:	svclt	0x0000e7d2
   31e08:	andeq	fp, r3, r4, asr pc
   31e0c:	andeq	r0, r0, r0, lsr r2
   31e10:	andeq	r7, r1, r2, lsr ip
   31e14:	andeq	r7, r1, sl, lsr #24
   31e18:	andeq	r7, r1, r8, lsr #24
   31e1c:	andeq	r7, r1, r6, lsr #24
   31e20:	andeq	r7, r1, ip, lsl #29
   31e24:	andeq	r7, r1, r2, lsl ip
   31e28:	strdeq	r7, [r1], -r6
   31e2c:	ldrdeq	r7, [r1], -sl
   31e30:	tstcc	r4, #203	; 0xcb
   31e34:			; <UNDEFINED> instruction: 0x4604b410
   31e38:	stmdavs	r0, {r4, r6, r7, fp, ip}^
   31e3c:	stmdavs	r0!, {r3, r5, r8, ip, sp, pc}
   31e40:	biceq	lr, r1, r0, lsl #22
   31e44:	ldmdblt	r8, {r3, r7, r8, fp, sp, lr}
   31e48:			; <UNDEFINED> instruction: 0xf85d2001
   31e4c:	ldrbmi	r4, [r0, -r4, lsl #22]!
   31e50:	stmdbvs	fp, {r4, r6, r7, fp, ip, lr}^
   31e54:	blmi	16ffd0 <_ZdlPv@@Base+0x12c7e0>
   31e58:	svclt	0x00181ac0
   31e5c:	ldrbmi	r2, [r0, -r1]!
   31e60:	teqcc	r4, #203	; 0xcb
   31e64:			; <UNDEFINED> instruction: 0x4604b410
   31e68:	stmdavs	r0, {r4, r6, r7, fp, ip}^
   31e6c:	stmdavs	r0!, {r3, r5, r8, ip, sp, pc}
   31e70:	biceq	lr, r1, r0, lsl #22
   31e74:	ldmdblt	r8, {r3, r7, r8, r9, fp, sp, lr}
   31e78:			; <UNDEFINED> instruction: 0xf85d2001
   31e7c:	ldrbmi	r4, [r0, -r4, lsl #22]!
   31e80:	blvs	13081c8 <_ZdlPv@@Base+0x12c49d8>
   31e84:	blmi	170000 <_ZdlPv@@Base+0x12c810>
   31e88:	svclt	0x00181ac0
   31e8c:	ldrbmi	r2, [r0, -r1]!
   31e90:	strmi	r0, [r3], -r9, asr #1
   31e94:	cfstrsne	mvf11, [ip, #-192]	; 0xffffff40
   31e98:	stmdavs	r8!, {r0, r2, r4, r8, fp, ip}^
   31e9c:	ldmdavs	fp, {r5, r8, ip, sp, pc}
   31ea0:	ldrmi	r2, [r9], #-1
   31ea4:	stmdblt	fp, {r0, r1, r3, r7, fp, sp, lr}
   31ea8:			; <UNDEFINED> instruction: 0x4770bc30
   31eac:	stmdavs	fp, {r4, r8, fp, ip, lr}^
   31eb0:	bne	ff060f78 <_ZdlPv@@Base+0xff01d788>
   31eb4:	andcs	fp, r1, r8, lsl pc
   31eb8:	svclt	0x00004770
   31ebc:			; <UNDEFINED> instruction: 0xf8df010b
   31ec0:	cmpcc	r4, #92	; 0x5c
   31ec4:			; <UNDEFINED> instruction: 0x460eb5f0
   31ec8:	ldmne	r1, {r2, r4, r9, sl, lr}^
   31ecc:	addlt	r4, r7, r4, lsl sl
   31ed0:	cfstrsge	mvf4, [r1, #-1008]	; 0xfffffc10
   31ed4:	bl	14bef8 <_ZdlPv@@Base+0x108708>
   31ed8:			; <UNDEFINED> instruction: 0xf85c1406
   31edc:	strtmi	r2, [r8], -r2
   31ee0:	ldmdavs	r2, {r0, r1, r2, r3, r4, sl, lr}
   31ee4:			; <UNDEFINED> instruction: 0xf04f9205
   31ee8:			; <UNDEFINED> instruction: 0xf0120200
   31eec:	mcrvs	8, 1, pc, cr3, cr1, {6}	; <UNPREDICTABLE>
   31ef0:	ldrtmi	r4, [r8], -r9, lsr #12
   31ef4:			; <UNDEFINED> instruction: 0xf7ff9304
   31ef8:	strmi	pc, [r4], -r1, asr #18
   31efc:			; <UNDEFINED> instruction: 0xf0124628
   31f00:	bmi	270284 <_ZdlPv@@Base+0x22ca94>
   31f04:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   31f08:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   31f0c:	subsmi	r9, sl, r5, lsl #22
   31f10:	strtmi	sp, [r0], -r2, lsl #2
   31f14:	ldcllt	0, cr11, [r0, #28]!
   31f18:	ldmdb	lr, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   31f1c:	andeq	fp, r3, r0, lsl lr
   31f20:	andeq	r0, r0, ip, ror r1
   31f24:	ldrdeq	fp, [r3], -sl
   31f28:	ldrblt	r4, [r0, #-2884]!	; 0xfffff4bc
   31f2c:			; <UNDEFINED> instruction: 0x460c447b
   31f30:	rsbsle	r2, r2, r0, lsl #18
   31f34:	ldmpl	fp, {r1, r6, r9, fp, lr}
   31f38:	stmdblt	sp, {r0, r2, r3, r4, fp, sp, lr}
   31f3c:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   31f40:	rsbcs	r4, r4, r6, lsl #12
   31f44:	ldc2	0, cr15, [r0], #-68	; 0xffffffbc
   31f48:	strmi	r4, [r4], -r1, lsr #12
   31f4c:			; <UNDEFINED> instruction: 0xf9acf7ff
   31f50:	strtmi	r2, [r1], -r0, lsl #4
   31f54:			; <UNDEFINED> instruction: 0xf7ff4630
   31f58:	stmiavs	r2!, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   31f5c:	cmnlt	sl, r3, lsr r8
   31f60:	stmdblt	sl, {r1, r3, r4, r7, fp, sp, lr}^
   31f64:			; <UNDEFINED> instruction: 0xf1042501
   31f68:			; <UNDEFINED> instruction: 0xf0120054
   31f6c:	strtmi	pc, [r0], -r9, lsr #17
   31f70:	ldc2	0, cr15, [lr], #-68	; 0xffffffbc
   31f74:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   31f78:	stmdavs	r2!, {r0, r3, r4, r6, fp, sp, lr}^
   31f7c:			; <UNDEFINED> instruction: 0xd1f14291
   31f80:	teqlt	r2, r2, lsr #18
   31f84:	bcs	4c3f4 <_ZdlPv@@Base+0x8c04>
   31f88:	stmiavs	r1!, {r2, r3, r5, r6, r7, ip, lr, pc}^
   31f8c:	addsmi	r6, r1, #14286848	; 0xda0000
   31f90:	stmibvs	r2!, {r3, r5, r6, r7, r8, ip, lr, pc}
   31f94:	ldmibvs	sl, {r1, r4, r5, r8, ip, sp, pc}
   31f98:	rscle	r2, r3, r0, lsl #20
   31f9c:	ldmdbvs	sl, {r0, r5, r6, r8, fp, sp, lr}^
   31fa0:			; <UNDEFINED> instruction: 0xd1df4291
   31fa4:	bcs	4ce34 <_ZdlPv@@Base+0x9644>
   31fa8:	stfvsd	f5, [r2], #-232	; 0xffffff18
   31fac:	ldfvsd	f3, [sl], {50}	; 0x32
   31fb0:	sbcsle	r2, r7, r0, lsl #20
   31fb4:	blvs	ff6ccf40 <_ZdlPv@@Base+0xff689750>
   31fb8:			; <UNDEFINED> instruction: 0xd1d34291
   31fbc:	teqlt	r2, r2, lsr #25
   31fc0:	bcs	4d230 <_ZdlPv@@Base+0x9a40>
   31fc4:	stclvs	0, cr13, [r1], #-824	; 0xfffffcc8
   31fc8:	addsmi	r6, r1, #23040	; 0x5a00
   31fcc:	bvs	8e66fc <_ZdlPv@@Base+0x8a2f0c>
   31fd0:	bvs	6de4a0 <_ZdlPv@@Base+0x69acb0>
   31fd4:	sbcle	r2, r5, r0, lsl #20
   31fd8:	ldmibvs	sl, {r0, r5, r6, r7, r8, fp, sp, lr}^
   31fdc:			; <UNDEFINED> instruction: 0xd1c14291
   31fe0:	teqlt	r2, r2, lsr #22
   31fe4:	bcs	4cc54 <_ZdlPv@@Base+0x9464>
   31fe8:	bvs	ff7262e0 <_ZdlPv@@Base+0xff6e2af0>
   31fec:	addsmi	r6, sl, #925696	; 0xe2000
   31ff0:			; <UNDEFINED> instruction: 0x4622d1b8
   31ff4:	ldrtmi	r2, [r0], -r0, lsl #2
   31ff8:			; <UNDEFINED> instruction: 0xff60f7ff
   31ffc:			; <UNDEFINED> instruction: 0xd1b12800
   32000:	vstrcs	s12, [r0, #-660]	; 0xfffffd6c
   32004:	ldmdavs	r3!, {r0, r1, r2, r3, r5, r7, ip, lr, pc}
   32008:	bcs	4ca78 <_ZdlPv@@Base+0x9288>
   3200c:	bvs	17262bc <_ZdlPv@@Base+0x16e2acc>
   32010:	bne	ffb8c9ac <_ZdlPv@@Base+0xffb491bc>
   32014:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   32018:	strmi	lr, [sp], -r5, lsr #15
   3201c:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
   32020:	bcs	4ce90 <_ZdlPv@@Base+0x96a0>
   32024:	blvs	18a62a4 <_ZdlPv@@Base+0x1862ab4>
   32028:	addsmi	r6, r1, #92160	; 0x16800
   3202c:			; <UNDEFINED> instruction: 0xe7bcd19a
   32030:			; <UNDEFINED> instruction: 0xf0114620
   32034:			; <UNDEFINED> instruction: 0xf7e0fbdd
   32038:	ubfx	lr, r6, #17, #26
   3203c:			; <UNDEFINED> instruction: 0x0003bdb4
   32040:	andeq	r0, r0, r8, lsl #5
   32044:	addlt	fp, r2, r0, lsl r5
   32048:			; <UNDEFINED> instruction: 0x46084614
   3204c:			; <UNDEFINED> instruction: 0xf7e09101
   32050:	ldmib	r4, {r2, r3, r5, r7, r8, fp, sp, lr, pc}^
   32054:	stmdbls	r1, {r0, r9, ip, sp}
   32058:	ble	2c2aac <_ZdlPv@@Base+0x27f2bc>
   3205c:	mrrcne	8, 2, r6, r8, cr2
   32060:	andcs	r6, r0, r0, rrx
   32064:	stmdavs	r0!, {r4, r6, r7, sl, ip, lr}
   32068:	pop	{r1, ip, sp, pc}
   3206c:			; <UNDEFINED> instruction: 0xf7e04010
   32070:			; <UNDEFINED> instruction: 0x4620b9b9
   32074:			; <UNDEFINED> instruction: 0xf88af012
   32078:	stmdbls	r1, {r0, r1, r5, r6, fp, sp, lr}
   3207c:	svclt	0x0000e7ee
   32080:	stmib	r0, {r9, sp}^
   32084:	stmib	r0, {r9, sp}^
   32088:	ldrbmi	r2, [r0, -r2, lsl #4]!
   3208c:	svclt	0x00004770
   32090:	andcs	r6, r1, #196608	; 0x30000
   32094:			; <UNDEFINED> instruction: 0xf101fa02
   32098:	andvs	r4, r3, fp, lsl #6
   3209c:	svclt	0x00004770
   320a0:	andcs	r6, r1, #4390912	; 0x430000
   320a4:			; <UNDEFINED> instruction: 0xf101fa02
   320a8:	subvs	r4, r3, fp, lsl #6
   320ac:	svclt	0x00004770
   320b0:	andcs	r6, r1, #8585216	; 0x830000
   320b4:			; <UNDEFINED> instruction: 0xf101fa02
   320b8:	addvs	r4, r3, fp, lsl #6
   320bc:	svclt	0x00004770
   320c0:	andcs	r6, r1, #12779520	; 0xc30000
   320c4:			; <UNDEFINED> instruction: 0xf101fa02
   320c8:	sbcvs	r4, r3, fp, lsl #6
   320cc:	svclt	0x00004770
   320d0:	andcs	r6, r1, #196608	; 0x30000
   320d4:			; <UNDEFINED> instruction: 0xf101fa02
   320d8:	movweq	lr, #6691	; 0x1a23
   320dc:	ldrbmi	r6, [r0, -r3]!
   320e0:	andcs	r6, r1, #4390912	; 0x430000
   320e4:			; <UNDEFINED> instruction: 0xf101fa02
   320e8:	movweq	lr, #6691	; 0x1a23
   320ec:	ldrbmi	r6, [r0, -r3, asr #32]!
   320f0:	andcs	r6, r1, #8585216	; 0x830000
   320f4:			; <UNDEFINED> instruction: 0xf101fa02
   320f8:	movweq	lr, #6691	; 0x1a23
   320fc:	ldrbmi	r6, [r0, -r3, lsl #1]!
   32100:	andcs	r6, r1, #12779520	; 0xc30000
   32104:			; <UNDEFINED> instruction: 0xf101fa02
   32108:	movweq	lr, #6691	; 0x1a23
   3210c:	ldrbmi	r6, [r0, -r3, asr #1]!
   32110:	blx	110c124 <_ZdlPv@@Base+0x10c8934>
   32114:			; <UNDEFINED> instruction: 0xf001f101
   32118:	ldrbmi	r0, [r0, -r1]!
   3211c:	blx	110c230 <_ZdlPv@@Base+0x10c8a40>
   32120:			; <UNDEFINED> instruction: 0xf001f101
   32124:	ldrbmi	r0, [r0, -r1]!
   32128:	blx	110c33c <_ZdlPv@@Base+0x10c8b4c>
   3212c:			; <UNDEFINED> instruction: 0xf001f101
   32130:	ldrbmi	r0, [r0, -r1]!
   32134:	blx	110c448 <_ZdlPv@@Base+0x10c8c58>
   32138:			; <UNDEFINED> instruction: 0xf001f101
   3213c:	ldrbmi	r0, [r0, -r1]!
   32140:	ldrmi	r6, [sl], #-2179	; 0xfffff77d
   32144:	ldrbmi	r6, [r0, -r2, lsl #1]!
   32148:	ldrbmi	r6, [r0, -r0, lsl #17]!
   3214c:	svclt	0x00004770
   32150:	svclt	0x00004770
   32154:	ldrbmi	r6, [r0, -r0, asr #18]!
   32158:			; <UNDEFINED> instruction: 0x461cb570
   3215c:	addlt	r6, r4, r6, asr #18
   32160:	mvflsem	f3, f6
   32164:	strls	r6, [r2], -r5, lsl #16
   32168:	strls	r9, [r1], -r9, lsl #28
   3216c:	strls	r9, [r0], -r8, lsl #28
   32170:	strmi	r6, [r8, sp, ror #22]!
   32174:			; <UNDEFINED> instruction: 0x4620b134
   32178:	stmdavs	r3, {r2, r5, r6, fp, sp, lr}
   3217c:			; <UNDEFINED> instruction: 0x4798685b
   32180:	mvnsle	r2, r0, lsl #24
   32184:	ldcllt	0, cr11, [r0, #-16]!
   32188:	svclt	0x00004770
   3218c:	ldcvs	8, cr6, [fp], {3}
   32190:	svclt	0x00004718
   32194:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   32198:	mrrcvs	6, 0, r4, fp, cr4
   3219c:	stmibvs	r3!, {r3, r4, r7, r8, r9, sl, lr}
   321a0:	movwcs	fp, #6411	; 0x190b
   321a4:	ldflts	f6, [r0, #-652]	; 0xfffffd74
   321a8:	ldrlt	r6, [r0, #-2051]	; 0xfffff7fd
   321ac:	ldcvs	6, cr4, [fp], {4}
   321b0:	movwcs	r4, #1944	; 0x798
   321b4:	ldflts	f6, [r0, #-652]	; 0xfffffd74
   321b8:	svclt	0x00004770
   321bc:	svclt	0x00004770
   321c0:	svclt	0x00004770
   321c4:	strmi	r4, [r1], -fp, lsl #12
   321c8:			; <UNDEFINED> instruction: 0x4618681a
   321cc:	ldrdcc	pc, [r0], r2	; <UNPREDICTABLE>
   321d0:	svclt	0x00004718
   321d4:	ldrbmi	r2, [r0, -r0]!
   321d8:	ldrbmi	r6, [r0, -r0, lsl #20]!
   321dc:	ldrbmi	r2, [r0, -r0]!
   321e0:	ldrbmi	r6, [r0, -r0, asr #20]!
   321e4:	ldrbmi	r6, [r0, -r0, lsl #21]!
   321e8:	svclt	0x00004770
   321ec:			; <UNDEFINED> instruction: 0x4604b570
   321f0:	strmi	r6, [sp], -r0, lsl #22
   321f4:	cdpvs	8, 1, cr6, cr11, cr3, {0}
   321f8:	blvs	1844060 <_ZdlPv@@Base+0x1800870>
   321fc:	pop	{r0, r3, r5, r9, sl, lr}
   32200:	stmdavs	r3, {r4, r5, r6, lr}
   32204:			; <UNDEFINED> instruction: 0x47186e1b
   32208:			; <UNDEFINED> instruction: 0x4604b570
   3220c:	ldrmi	r6, [r5], -r0, asr #22
   32210:	ldclvs	8, cr6, [fp, #12]
   32214:			; <UNDEFINED> instruction: 0x462a4798
   32218:	blvs	843a24 <_ZdlPv@@Base+0x800234>
   3221c:	stclvs	8, cr6, [r3, #16]!
   32220:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   32224:	svclt	0x00004718
   32228:			; <UNDEFINED> instruction: 0x4604b538
   3222c:	ldrmi	r6, [r5], -r0, lsl #22
   32230:	ldcvs	8, cr6, [fp, #12]
   32234:			; <UNDEFINED> instruction: 0x462a4798
   32238:	blvs	1843a44 <_ZdlPv@@Base+0x1800254>
   3223c:	stcvs	8, cr6, [fp, #20]!
   32240:	stmdavs	r2!, {r3, r4, r7, r8, r9, sl, lr}
   32244:	cmnvs	r3, #0, 6
   32248:			; <UNDEFINED> instruction: 0x63236852
   3224c:	strtmi	r4, [r0], -r5, lsl #12
   32250:			; <UNDEFINED> instruction: 0x46284790
   32254:	svclt	0x0000bd38
   32258:			; <UNDEFINED> instruction: 0x4604b5f8
   3225c:	strmi	r6, [r8], -fp, lsl #16
   32260:	ldmvs	fp, {r1, r2, r3, r9, sl, lr}
   32264:	stmibvs	r5!, {r3, r4, r7, r8, r9, sl, lr}^
   32268:	bicslt	r4, r5, r7, lsl #12
   3226c:	strtmi	r6, [r8], -fp, lsr #16
   32270:			; <UNDEFINED> instruction: 0xf8d34631
   32274:	ldrmi	r3, [r8, r0, lsr #1]
   32278:	strmi	r6, [r5], -r3, ror #20
   3227c:	cmplt	r3, r2, lsl #12
   32280:			; <UNDEFINED> instruction: 0x4618681a
   32284:			; <UNDEFINED> instruction: 0xf8d24639
   32288:	ldrmi	r3, [r8, r0, lsr #1]
   3228c:	andeq	lr, r5, #64, 20	; 0x40000
   32290:	cmplt	sl, r3, lsl #12
   32294:	mvnvs	fp, sp, lsl #3
   32298:	rsbvs	fp, r3, #-1073741784	; 0xc0000028
   3229c:	ldrtmi	r4, [r8], -r7, lsr #12
   322a0:	bvs	1921a88 <_ZdlPv@@Base+0x18de298>
   322a4:	mvnle	r2, r0, lsl #22
   322a8:	rscsle	r2, r8, r0, lsl #30
   322ac:			; <UNDEFINED> instruction: 0x4638683b
   322b0:	ldmdavs	fp, {r8, r9, sl, sp}^
   322b4:			; <UNDEFINED> instruction: 0x46384798
   322b8:	stmibvs	r2!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   322bc:	mvnvs	r6, r2, ror r0
   322c0:	mvnle	r2, r0, lsl #22
   322c4:	rsbsvs	r6, fp, r3, ror #20
   322c8:	strb	r6, [r7, r7, ror #4]!
   322cc:			; <UNDEFINED> instruction: 0x4605b538
   322d0:	stmdavs	r3, {r6, r9, fp, sp, lr}
   322d4:	ldrdcc	pc, [r0], r3	; <UNPREDICTABLE>
   322d8:			; <UNDEFINED> instruction: 0x46044798
   322dc:	stmdavs	r3, {r3, r4, r5, r6, r8, ip, sp, pc}
   322e0:	rsbvs	r6, r8, #167936	; 0x29000
   322e4:			; <UNDEFINED> instruction: 0x47986d1b
   322e8:	cmplt	r0, r4, lsl #12
   322ec:	movwcs	r6, #2090	; 0x82a
   322f0:	strtmi	r6, [r8], -r9, ror #16
   322f4:	rsbvs	r6, r1, r2, asr r8
   322f8:	movwcc	lr, #35269	; 0x89c5
   322fc:			; <UNDEFINED> instruction: 0x46204790
   32300:			; <UNDEFINED> instruction: 0x462cbd38
   32304:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   32308:	stmdavs	r3, {r6, r9, fp, sp, lr}
   3230c:			; <UNDEFINED> instruction: 0x47186a5b
   32310:	stmdavs	r3, {r6, r9, fp, sp, lr}
   32314:			; <UNDEFINED> instruction: 0x47186a1b
   32318:	addlt	fp, r4, r0, ror r5
   3231c:			; <UNDEFINED> instruction: 0x460e4c16
   32320:			; <UNDEFINED> instruction: 0x46154b16
   32324:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   32328:	bvs	43b40 <_ZdlPv@@Base+0x350>
   3232c:	movwls	r6, #14363	; 0x381b
   32330:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   32334:	ldcvs	8, cr6, [fp], {3}
   32338:	bvs	18441a0 <_ZdlPv@@Base+0x18009b0>
   3233c:	bge	baf44 <_ZdlPv@@Base+0x77754>
   32340:	stmdbge	r1, {r0, r8, r9, ip, pc}
   32344:	movwls	r6, #10244	; 0x2804
   32348:	ldrmi	r6, [r8, r3, lsr #24]
   3234c:	ldmdavs	r2!, {r0, r8, r9, fp, ip, pc}
   32350:	svclt	0x00b84293
   32354:	blls	ca428 <_ZdlPv@@Base+0x86c38>
   32358:	addsmi	r6, r3, #2752512	; 0x2a0000
   3235c:	svclt	0x00c84a08
   32360:	blmi	1ca414 <_ZdlPv@@Base+0x186c24>
   32364:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32368:	blls	10c3d8 <_ZdlPv@@Base+0xc8be8>
   3236c:	qaddle	r4, sl, r1
   32370:	ldcllt	0, cr11, [r0, #-16]!
   32374:	svc	0x0030f7df
   32378:			; <UNDEFINED> instruction: 0x0003b9bc
   3237c:	andeq	r0, r0, ip, ror r1
   32380:	andeq	fp, r3, ip, ror r9
   32384:	ldrbmi	r4, [r0, -r8, lsl #12]!
   32388:			; <UNDEFINED> instruction: 0x4604b570
   3238c:	ldrmi	r6, [r5], -r0, asr #20
   32390:	ldclvs	8, cr6, [fp, #12]
   32394:			; <UNDEFINED> instruction: 0x462a4798
   32398:	bvs	843ba4 <_ZdlPv@@Base+0x8003b4>
   3239c:	stclvs	8, cr6, [r3, #16]!
   323a0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   323a4:	svclt	0x00004718
   323a8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   323ac:	svclt	0x00004770
   323b0:	andeq	r7, r1, r6, asr r6
   323b4:			; <UNDEFINED> instruction: 0x4604b510
   323b8:	tstlt	r8, r0, asr #20
   323bc:	ldclvs	8, cr6, [fp, #-12]
   323c0:	rsbvs	r4, r0, #152, 14	; 0x2600000
   323c4:	tstlt	r8, r0, ror #19
   323c8:	ldclvs	8, cr6, [fp, #-12]
   323cc:			; <UNDEFINED> instruction: 0x61e04798
   323d0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   323d4:	ldrbmi	r2, [r0, -r0]!
   323d8:	ldrbmi	r6, [r0, -r1, asr #32]!
   323dc:			; <UNDEFINED> instruction: 0x4604b538
   323e0:	ldrmi	r6, [r5], -r0, lsl #20
   323e4:	ldcvs	8, cr6, [fp, #12]
   323e8:			; <UNDEFINED> instruction: 0x462a4798
   323ec:	bvs	1843bf8 <_ZdlPv@@Base+0x1800408>
   323f0:	stcvs	8, cr6, [fp, #20]!
   323f4:	stmdavs	r2!, {r3, r4, r7, r8, r9, sl, lr}
   323f8:	rsbvs	r2, r3, #0, 6
   323fc:	eorvs	r6, r3, #5373952	; 0x520000
   32400:	strtmi	r4, [r0], -r5, lsl #12
   32404:			; <UNDEFINED> instruction: 0x46284790
   32408:	svclt	0x0000bd38
   3240c:	bmi	10501c <_ZdlPv@@Base+0xc182c>
   32410:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   32414:			; <UNDEFINED> instruction: 0x47706818
   32418:	ldrdeq	fp, [r3], -r0
   3241c:	andeq	r0, r0, r4, asr #3
   32420:	ldrbmi	r2, [r0, -r0]!
   32424:	ldrbmi	r2, [r0, -r0]!
   32428:	ldrbmi	r6, [r0, -r0, asr #19]!
   3242c:	ldmib	r0, {r4, r8, sl, ip, sp, pc}^
   32430:			; <UNDEFINED> instruction: 0xf8d22400
   32434:	ldrmi	r3, [r8, r0, asr #1]
   32438:	stmdavs	r3!, {r2, r3, r4, r5, r8, ip, sp, pc}
   3243c:			; <UNDEFINED> instruction: 0xf8d34620
   32440:	ldrmi	r3, [r8, r0, asr #1]
   32444:	stccs	8, cr6, [r0], {100}	; 0x64
   32448:	ldfltd	f5, [r0, #-988]	; 0xfffffc24
   3244c:			; <UNDEFINED> instruction: 0x4604b538
   32450:	stmdavs	r3, {r9, fp, sp, lr}
   32454:			; <UNDEFINED> instruction: 0x479869db
   32458:	ldmdavs	sl, {r0, r1, r5, r6, r9, fp, sp, lr}
   3245c:	ldrmi	r4, [r8], -r5, lsl #12
   32460:			; <UNDEFINED> instruction: 0x479869d3
   32464:	strtmi	r6, [r8], #-2531	; 0xfffff61d
   32468:	cfldrslt	mvf4, [r8, #-96]!	; 0xffffffa0
   3246c:	blmi	25f954 <_ZdlPv@@Base+0x21c164>
   32470:	ldrbtmi	r4, [fp], #-2568	; 0xfffff5f8
   32474:	ldmpl	fp, {r2, r6, r7, r8, fp, sp, lr}
   32478:	teqlt	ip, sp, lsl r8
   3247c:	strtmi	r6, [r0], -r3, lsr #16
   32480:			; <UNDEFINED> instruction: 0x479869db
   32484:	strmi	r6, [r5], #-2148	; 0xfffff79c
   32488:	mvnsle	r2, r0, lsl #24
   3248c:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   32490:	andeq	fp, r3, lr, ror #16
   32494:	andeq	r0, r0, r4, asr #3
   32498:	stmibvs	r4, {r4, r8, sl, ip, sp, pc}^
   3249c:	and	fp, r8, r4, lsl r9
   324a0:	teqlt	r4, r4, ror #16
   324a4:	strtmi	r6, [r0], -r3, lsr #16
   324a8:			; <UNDEFINED> instruction: 0x47986bdb
   324ac:	rscsle	r2, r7, r0, lsl #16
   324b0:	andcs	fp, r0, r0, lsl sp
   324b4:	svclt	0x0000bd10
   324b8:	blmi	18cbc0 <_ZdlPv@@Base+0x1493d0>
   324bc:	tstlt	r0, fp, ror r4
   324c0:	bvs	170c4d4 <_ZdlPv@@Base+0x16c8ce4>
   324c4:	bmi	10412c <_ZdlPv@@Base+0xc093c>
   324c8:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   324cc:	svclt	0x00004770
   324d0:	andeq	fp, r3, r4, lsr #16
   324d4:	andeq	r0, r0, r4, asr #3
   324d8:	blmi	18cbe0 <_ZdlPv@@Base+0x1493f0>
   324dc:	tstlt	r0, fp, ror r4
   324e0:	bvs	70c4f4 <_ZdlPv@@Base+0x6c8d04>
   324e4:	bmi	10414c <_ZdlPv@@Base+0xc095c>
   324e8:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   324ec:	svclt	0x00004770
   324f0:	andeq	fp, r3, r4, lsl #16
   324f4:	andeq	r0, r0, r4, asr #3
   324f8:			; <UNDEFINED> instruction: 0x4604b510
   324fc:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   32500:			; <UNDEFINED> instruction: 0x479869db
   32504:	ldrmi	r6, [r8], #-2595	; 0xfffff5dd
   32508:	svclt	0x0000bd10
   3250c:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   32510:			; <UNDEFINED> instruction: 0x47186c1b
   32514:			; <UNDEFINED> instruction: 0x4605b570
   32518:	strmi	r6, [ip], -r0, asr #19
   3251c:	stmdavs	r3, {r0, r1, r2, r9, sl, fp, lr}
   32520:			; <UNDEFINED> instruction: 0xf8d3447e
   32524:			; <UNDEFINED> instruction: 0x479830b0
   32528:	bvs	b04d44 <_ZdlPv@@Base+0xac1554>
   3252c:	ldmpl	r2!, {r0, r5, r9, fp, sp, lr}
   32530:	blx	cc582 <_ZdlPv@@Base+0x88d92>
   32534:	eorvs	r1, r3, #201326592	; 0xc000000
   32538:	svclt	0x0000bd70
   3253c:	andeq	fp, r3, r0, asr #15
   32540:	muleq	r0, r0, r2
   32544:			; <UNDEFINED> instruction: 0x4604b510
   32548:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   3254c:			; <UNDEFINED> instruction: 0x47986adb
   32550:	bl	10cde4 <_ZdlPv@@Base+0xc95f4>
   32554:	bl	fe84f4a8 <_ZdlPv@@Base+0xfe80bcb8>
   32558:	ldclt	0, cr0, [r0, #-396]	; 0xfffffe74
   3255c:			; <UNDEFINED> instruction: 0x4604b510
   32560:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   32564:			; <UNDEFINED> instruction: 0x47986a1b
   32568:	bne	ff04cdfc <_ZdlPv@@Base+0xff00960c>
   3256c:	svclt	0x0000bd10
   32570:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   32574:			; <UNDEFINED> instruction: 0x47186e1b
   32578:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   3257c:			; <UNDEFINED> instruction: 0x47186cdb
   32580:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   32584:			; <UNDEFINED> instruction: 0x3094f8d3
   32588:	svclt	0x00004718
   3258c:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   32590:			; <UNDEFINED> instruction: 0x3090f8d3
   32594:	svclt	0x00004718
   32598:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   3259c:			; <UNDEFINED> instruction: 0x47186bdb
   325a0:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   325a4:	ldrdcc	pc, [r4], r3	; <UNPREDICTABLE>
   325a8:	svclt	0x00004718
   325ac:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   325b0:	ldrdcc	pc, [r4], r3
   325b4:	svclt	0x00004718
   325b8:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   325bc:			; <UNDEFINED> instruction: 0x47186ddb
   325c0:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   325c4:			; <UNDEFINED> instruction: 0x47186c5b
   325c8:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   325cc:			; <UNDEFINED> instruction: 0x471869db
   325d0:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   325d4:			; <UNDEFINED> instruction: 0x47186b9b
   325d8:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   325dc:			; <UNDEFINED> instruction: 0x47186bdb
   325e0:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   325e4:			; <UNDEFINED> instruction: 0x47186c5b
   325e8:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   325ec:			; <UNDEFINED> instruction: 0x47186cdb
   325f0:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   325f4:			; <UNDEFINED> instruction: 0x47186e1b
   325f8:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   325fc:			; <UNDEFINED> instruction: 0x3090f8d3
   32600:	svclt	0x00004718
   32604:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   32608:			; <UNDEFINED> instruction: 0x3094f8d3
   3260c:	svclt	0x00004718
   32610:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   32614:			; <UNDEFINED> instruction: 0x3098f8d3
   32618:	svclt	0x00004718
   3261c:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   32620:	ldrdcc	pc, [r4], r3	; <UNPREDICTABLE>
   32624:	svclt	0x00004718
   32628:	bmi	185240 <_ZdlPv@@Base+0x141a50>
   3262c:	stmibvs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}^
   32630:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   32634:	svclt	0x00b84288
   32638:	ldrbmi	r4, [r0, -r8, lsl #12]!
   3263c:			; <UNDEFINED> instruction: 0x0003b6b4
   32640:	andeq	r0, r0, r4, asr #3
   32644:	blmi	18ce4c <_ZdlPv@@Base+0x14965c>
   32648:	tstlt	r0, fp, ror r4
   3264c:	ldmibvs	fp, {r0, r1, fp, sp, lr}^
   32650:	bmi	1042b8 <_ZdlPv@@Base+0xc0ac8>
   32654:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   32658:	svclt	0x00004770
   3265c:	muleq	r3, r8, r6
   32660:	andeq	r0, r0, r4, asr #3
   32664:	stmibvs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}^
   32668:	strcs	fp, [r0, #-340]	; 0xfffffeac
   3266c:	strtmi	r6, [r0], -r3, lsr #16
   32670:			; <UNDEFINED> instruction: 0x47986c5b
   32674:	movwmi	r6, #22628	; 0x5864
   32678:	mvnsle	r2, r0, lsl #24
   3267c:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   32680:	strtmi	r4, [r8], -r5, lsr #12
   32684:	svclt	0x0000bd38
   32688:	ldrbmi	r6, [r0, -r0, lsl #20]!
   3268c:	ldrbmi	r6, [r0, -r0, lsl #20]!
   32690:	ldrbmi	r2, [r0, -r0]!
   32694:	mlaeq	r0, r0, r8, pc	; <UNPREDICTABLE>
   32698:			; <UNDEFINED> instruction: 0xf080fab0
   3269c:	ldrbmi	r0, [r0, -r0, asr #18]!
   326a0:	andcs	r4, r1, r3, lsl #12
   326a4:	ldrmi	r6, [r1], #-2522	; 0xfffff626
   326a8:			; <UNDEFINED> instruction: 0x477061d9
   326ac:	ldrbmi	r6, [r0, -r0, asr #19]!
   326b0:	svclt	0x00004770
   326b4:	svclt	0x00004770
   326b8:			; <UNDEFINED> instruction: 0xf8802301
   326bc:	ldrbmi	r3, [r0, -r0, lsr #32]!
   326c0:			; <UNDEFINED> instruction: 0xf8802301
   326c4:	ldrbmi	r3, [r0, -r1, lsr #32]!
   326c8:	bmi	1052d8 <_ZdlPv@@Base+0xc1ae8>
   326cc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   326d0:			; <UNDEFINED> instruction: 0x47706818
   326d4:	andeq	fp, r3, r4, lsl r6
   326d8:	andeq	r0, r0, r8, lsl r2
   326dc:	ldrbmi	r6, [r0, -r0, asr #19]!
   326e0:	ldrbmi	r6, [r0, -r0, asr #19]!
   326e4:	ldrbmi	r2, [r0, -r1]!
   326e8:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   326ec:	blvs	fe703f48 <_ZdlPv@@Base+0xfe6c0758>
   326f0:	ldrmi	r4, [r8, ip, lsl #12]
   326f4:	blmi	245f18 <_ZdlPv@@Base+0x202728>
   326f8:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   326fc:	addsmi	r6, r0, #1703936	; 0x1a0000
   32700:	strhtvs	fp, [r0], -r5
   32704:	ldmdavs	fp, {r3, r5, sp, lr}
   32708:	svclt	0x00b4681b
   3270c:	eorvs	r6, r3, fp, lsr #32
   32710:	svclt	0x0000bd70
   32714:	andeq	fp, r3, r8, ror #11
   32718:	andeq	r0, r0, r8, lsl r2
   3271c:	ldrblt	fp, [r0, #-353]!	; 0xfffffe9f
   32720:	stmdavs	r9, {r2, r3, r9, sl, lr}^
   32724:			; <UNDEFINED> instruction: 0xf7ff4605
   32728:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3272c:	strtmi	r4, [r0], -r9, lsr #12
   32730:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   32734:			; <UNDEFINED> instruction: 0x47186e1b
   32738:	svclt	0x00004770
   3273c:	strmi	r4, [r8], -r3, lsl #12
   32740:	ubfx	r6, r9, #19, #12
   32744:			; <UNDEFINED> instruction: 0x4604b570
   32748:	strmi	r6, [sp], -r0, lsl #20
   3274c:	cdpvs	8, 1, cr6, cr11, cr3, {0}
   32750:	bvs	18445b8 <_ZdlPv@@Base+0x1800dc8>
   32754:	pop	{r0, r3, r5, r9, sl, lr}
   32758:	stmdavs	r3, {r4, r5, r6, lr}
   3275c:			; <UNDEFINED> instruction: 0x47186e1b
   32760:	svclt	0x00004770
   32764:			; <UNDEFINED> instruction: 0x4604b570
   32768:	strmi	r6, [sp], -r0, lsl #20
   3276c:	cdpvs	8, 5, cr6, cr11, cr3, {0}
   32770:	bvs	18445d8 <_ZdlPv@@Base+0x1800de8>
   32774:	stmdavs	r3, {r0, r3, r5, r9, sl, lr}
   32778:			; <UNDEFINED> instruction: 0x47986e5b
   3277c:	movwcs	r6, #2082	; 0x822
   32780:	rsbvs	r4, r3, #32, 12	; 0x2000000
   32784:	eorvs	r6, r3, #5373952	; 0x520000
   32788:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3278c:	svclt	0x00004710
   32790:	ldrblt	fp, [r0, #-353]!	; 0xfffffe9f
   32794:	stmdavs	r9, {r2, r3, r9, sl, lr}^
   32798:			; <UNDEFINED> instruction: 0xf7ff4605
   3279c:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   327a0:	strtmi	r4, [r0], -r9, lsr #12
   327a4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   327a8:			; <UNDEFINED> instruction: 0x47186e5b
   327ac:	svclt	0x00004770
   327b0:			; <UNDEFINED> instruction: 0x4604b510
   327b4:	stmibvs	r1!, {r3, r9, sl, lr}^
   327b8:			; <UNDEFINED> instruction: 0xffeaf7ff
   327bc:	andcs	r6, r0, #2293760	; 0x230000
   327c0:	mvnvs	r4, r0, lsr #12
   327c4:	pop	{r0, r1, r3, r4, r6, fp, sp, lr}
   327c8:			; <UNDEFINED> instruction: 0x47184010
   327cc:			; <UNDEFINED> instruction: 0x4604b570
   327d0:	strmi	r6, [sp], -r0, lsl #22
   327d4:	cdpvs	8, 5, cr6, cr11, cr3, {0}
   327d8:	blvs	1844640 <_ZdlPv@@Base+0x1800e50>
   327dc:	stmdavs	r3, {r0, r3, r5, r9, sl, lr}
   327e0:			; <UNDEFINED> instruction: 0x47986e5b
   327e4:	movwcs	r6, #2082	; 0x822
   327e8:	cmnvs	r3, #32, 12	; 0x2000000
   327ec:			; <UNDEFINED> instruction: 0x63236852
   327f0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   327f4:	svclt	0x00004710
   327f8:			; <UNDEFINED> instruction: 0x4604b510
   327fc:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   32800:			; <UNDEFINED> instruction: 0x47986e5b
   32804:	andcs	r6, r0, #2293760	; 0x230000
   32808:	mvnvs	r4, r0, lsr #12
   3280c:	pop	{r0, r1, r3, r4, r6, fp, sp, lr}
   32810:			; <UNDEFINED> instruction: 0x47184010
   32814:			; <UNDEFINED> instruction: 0x4604b510
   32818:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   3281c:			; <UNDEFINED> instruction: 0x47986e5b
   32820:	andcs	r6, r0, #2293760	; 0x230000
   32824:	mvnvs	r4, r0, lsr #12
   32828:	pop	{r0, r1, r3, r4, r6, fp, sp, lr}
   3282c:			; <UNDEFINED> instruction: 0x47184010
   32830:			; <UNDEFINED> instruction: 0x4604b510
   32834:	smlawtlt	r0, r0, r9, r6
   32838:	cdpvs	8, 5, cr6, cr11, cr3, {0}
   3283c:	movwcs	r4, #1944	; 0x798
   32840:	stmdavs	r3!, {r0, r1, r5, r6, r7, r8, sp, lr}
   32844:	pop	{r5, r9, sl, lr}
   32848:	ldmdavs	fp, {r4, lr}^
   3284c:	svclt	0x00004718
   32850:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   32854:	svclt	0x00004718
   32858:			; <UNDEFINED> instruction: 0x47704618
   3285c:	teqlt	r8, r0, asr #16
   32860:	stmdavs	r3, {r3, r8, sl, ip, sp, pc}
   32864:			; <UNDEFINED> instruction: 0x47986e9b
   32868:			; <UNDEFINED> instruction: 0xf080fab0
   3286c:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   32870:	ldrbmi	r2, [r0, -r1]!
   32874:			; <UNDEFINED> instruction: 0x4604b5f0
   32878:	biclt	fp, r8, r3, lsl #1
   3287c:	ldrdvc	lr, [r0], -r0
   32880:	ldrmi	r4, [r6], -sp, lsl #12
   32884:			; <UNDEFINED> instruction: 0xf7ff6fbf
   32888:	stmdavs	r9!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3288c:			; <UNDEFINED> instruction: 0x26014632
   32890:	strmi	r9, [r3], -r0, lsl #12
   32894:	ldrmi	r4, [r8, r0, lsr #12]!
   32898:	strmi	r6, [r3], -r2, lsr #16
   3289c:	ldrmi	r4, [ip], -r0, lsr #12
   328a0:			; <UNDEFINED> instruction: 0x479869d3
   328a4:	ldrmi	r6, [r8], #-2091	; 0xfffff7d5
   328a8:	strtmi	r6, [r0], -r8, lsr #32
   328ac:	ldcllt	0, cr11, [r0, #12]!
   328b0:			; <UNDEFINED> instruction: 0x4620461c
   328b4:	ldcllt	0, cr11, [r0, #12]!
   328b8:	strcs	fp, [r1, #-1336]	; 0xfffffac8
   328bc:	teqlt	ip, r4, asr #19
   328c0:	strtmi	r6, [r0], -r3, lsr #16
   328c4:			; <UNDEFINED> instruction: 0x47986fdb
   328c8:	strmi	r6, [r5], #-2148	; 0xfffff79c
   328cc:	mvnsle	r2, r0, lsl #24
   328d0:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   328d4:	push	{r7, r8, r9, ip, sp, pc}
   328d8:			; <UNDEFINED> instruction: 0x469943f8
   328dc:	strmi	r6, [pc], -r3, lsl #16
   328e0:			; <UNDEFINED> instruction: 0x46044690
   328e4:			; <UNDEFINED> instruction: 0x47986fdb
   328e8:			; <UNDEFINED> instruction: 0x464b4639
   328ec:	strmi	r4, [r6], -r2, asr #12
   328f0:			; <UNDEFINED> instruction: 0xf7ff6860
   328f4:	ldmdavs	r9!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   328f8:	blle	53cd00 <_ZdlPv@@Base+0x4f9510>
   328fc:	ldrdcs	pc, [r0], -r8
   32900:	svclt	0x00a442b1
   32904:			; <UNDEFINED> instruction: 0xf8c86062
   32908:	ble	242910 <_ZdlPv@@Base+0x1ff120>
   3290c:	strtmi	r6, [r0], -r5, lsr #16
   32910:	strbmi	r6, [fp], -r2, rrx
   32914:			; <UNDEFINED> instruction: 0xf8d54642
   32918:	strmi	r4, [r0, r0, lsl #1]!
   3291c:	blne	fe38ca08 <_ZdlPv@@Base+0xfe349218>
   32920:	pop	{r0, r2, r3, r4, r5, sp, lr}
   32924:			; <UNDEFINED> instruction: 0xf8d983f8
   32928:	blne	fe37e930 <_ZdlPv@@Base+0xfe33b140>
   3292c:			; <UNDEFINED> instruction: 0xf8c96063
   32930:	eorsvs	r4, sp, r0
   32934:	mvnshi	lr, #12386304	; 0xbd0000
   32938:	svclt	0x00004770
   3293c:	ldrbmi	r2, [r0, -r1]!
   32940:	ldrbmi	r2, [r0, -r2]!
   32944:	mlaeq	r1, r0, r8, pc	; <UNPREDICTABLE>
   32948:			; <UNDEFINED> instruction: 0xf080fab0
   3294c:	ldrbmi	r0, [r0, -r0, asr #18]!
   32950:	ldrbmi	r2, [r0, -r0]!
   32954:	ldrbmi	r2, [r0, -r0]!
   32958:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   3295c:	svclt	0x00004770
   32960:	strheq	r7, [r1], -lr
   32964:	ldrbmi	r6, [r0, -r0, lsl #24]!
   32968:	stmibvs	fp, {r1, r6, r7, r8, fp, sp, lr}^
   3296c:	mulle	r1, sl, r2
   32970:	ldrbmi	r2, [r0, -r0]!
   32974:	bvs	30d184 <_ZdlPv@@Base+0x2c9994>
   32978:			; <UNDEFINED> instruction: 0xd1f9429a
   3297c:	bvs	110d2ac <_ZdlPv@@Base+0x10c9abc>
   32980:			; <UNDEFINED> instruction: 0xd1f5429a
   32984:	mlacs	r8, r0, r8, pc	; <UNPREDICTABLE>
   32988:	mlacc	r8, r1, r8, pc	; <UNPREDICTABLE>
   3298c:			; <UNDEFINED> instruction: 0xd1ef429a
   32990:	bvs	ff30d498 <_ZdlPv@@Base+0xff2c9ca8>
   32994:	blx	fec3949c <_ZdlPv@@Base+0xfebf5cac>
   32998:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3299c:	svclt	0x00004770
   329a0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   329a4:	svclt	0x00004770
   329a8:	andeq	r7, r1, r6, lsl #1
   329ac:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   329b0:	svclt	0x00004770
   329b4:	andeq	r7, r1, sl, lsl #1
   329b8:	blx	fec4d3c0 <_ZdlPv@@Base+0xfec09bd0>
   329bc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   329c0:	svclt	0x00004770
   329c4:	ldrbmi	r6, [r0, -r0, asr #19]!
   329c8:	svclt	0x00004770
   329cc:	blmi	25feb4 <_ZdlPv@@Base+0x21c6c4>
   329d0:	ldrbtmi	r4, [fp], #-2568	; 0xfffff5f8
   329d4:	ldmpl	fp, {r2, r9, fp, sp, lr}
   329d8:	teqlt	ip, sp, lsl r8
   329dc:	strtmi	r6, [r0], -r3, lsr #16
   329e0:			; <UNDEFINED> instruction: 0x47986b9b
   329e4:	strmi	r6, [r5], #-2148	; 0xfffff79c
   329e8:	mvnsle	r2, r0, lsl #24
   329ec:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   329f0:	andeq	fp, r3, lr, lsl #6
   329f4:	andeq	r0, r0, r8, lsl r2
   329f8:	ldrbmi	r6, [r0, -r0, asr #20]!
   329fc:	andcs	r4, r1, r3, lsl #12
   32a00:	eoreq	pc, ip, r3, lsl #17
   32a04:	svclt	0x00004770
   32a08:	mlacs	ip, r0, r8, pc	; <UNPREDICTABLE>
   32a0c:	mlacc	ip, r1, r8, pc	; <UNPREDICTABLE>
   32a10:			; <UNDEFINED> instruction: 0xd103429a
   32a14:	stmibvs	fp, {r1, r6, r7, r8, fp, sp, lr}^
   32a18:	mulle	r1, sl, r2
   32a1c:	ldrbmi	r2, [r0, -r0]!
   32a20:	ldrbtlt	r6, [r0], #2563	; 0xa03
   32a24:	addsmi	r6, ip, #12, 20	; 0xc000
   32a28:	andcs	sp, r0, r2
   32a2c:			; <UNDEFINED> instruction: 0x4770bcf0
   32a30:	bvs	130d348 <_ZdlPv@@Base+0x12c9b58>
   32a34:			; <UNDEFINED> instruction: 0xd1f8429c
   32a38:	bvs	fe30d450 <_ZdlPv@@Base+0xfe2c9c60>
   32a3c:			; <UNDEFINED> instruction: 0xd1f4429c
   32a40:	vldrle	s4, [r5, #-0]
   32a44:	movwcs	r6, #2821	; 0xb05
   32a48:	vstmdbne	pc!, {d6-d11}
   32a4c:	and	r1, r8, r6, lsr #26
   32a50:	eorseq	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   32a54:	eorsne	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   32a58:	addmi	r3, r8, #67108864	; 0x4000000
   32a5c:	addsmi	sp, sl, #1073741881	; 0x40000039
   32a60:			; <UNDEFINED> instruction: 0xf855d006
   32a64:			; <UNDEFINED> instruction: 0xf8540033
   32a68:	addmi	r1, r8, #51	; 0x33
   32a6c:			; <UNDEFINED> instruction: 0xe7dcd0f0
   32a70:	ldrb	r2, [fp, r1]
   32a74:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32a78:	svclt	0x00004770
   32a7c:	andeq	r6, r1, lr, asr #31
   32a80:	strmi	r4, [r2], -sl, lsl #22
   32a84:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
   32a88:	stmibvs	r1, {r0, r3, sl, fp, lr}^
   32a8c:	stmdbcs	r0, {r0, r1, r3, r4, r8, fp, ip, lr}
   32a90:	stcle	8, cr6, [r7, #-96]	; 0xffffffa0
   32a94:	movwcs	r6, #2836	; 0xb14
   32a98:	eorscs	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   32a9c:	addmi	r3, fp, #67108864	; 0x4000000
   32aa0:	mvnsle	r4, r0, lsl r4
   32aa4:	blmi	170c20 <_ZdlPv@@Base+0x12d430>
   32aa8:	svclt	0x00004770
   32aac:	andeq	fp, r3, sl, asr r2
   32ab0:	andeq	r0, r0, r4, asr #3
   32ab4:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   32ab8:	ldrsbtcc	pc, [r0], r3	; <UNPREDICTABLE>
   32abc:	svclt	0x00004718
   32ac0:	stmdavs	r3, {r6, r7, r8, fp, sp, lr}
   32ac4:	ldrsbtcc	pc, [r4], r3	; <UNPREDICTABLE>
   32ac8:	svclt	0x00004718
   32acc:	blmi	785344 <_ZdlPv@@Base+0x741b54>
   32ad0:	push	{r1, r3, r4, r5, r6, sl, lr}
   32ad4:			; <UNDEFINED> instruction: 0x468147f0
   32ad8:	pkhtbmi	r5, sl, r3, asr #17
   32adc:	ldmdavs	sp, {r2, r6, r7, r8, fp, sp, lr}
   32ae0:			; <UNDEFINED> instruction: 0xf8524b19
   32ae4:	mvnlt	r8, r3
   32ae8:	strtmi	r6, [r0], -r3, lsr #16
   32aec:			; <UNDEFINED> instruction: 0x479869db
   32af0:	ldrdcs	pc, [r0], -r9	; <UNPREDICTABLE>
   32af4:	ldrdvc	pc, [r0], -sl	; <UNPREDICTABLE>
   32af8:	stmdavs	r6!, {r2, r3, r5, r7, r9, sl, lr}
   32afc:			; <UNDEFINED> instruction: 0xf8d64651
   32b00:	bne	50add8 <_ZdlPv@@Base+0x4c75e8>
   32b04:	ldrdcs	pc, [r0], -r8
   32b08:	bl	104390 <_ZdlPv@@Base+0xc0ba0>
   32b0c:	ldrsbne	r7, [sp], #-51	; 0xffffffcd
   32b10:	movweq	lr, #52133	; 0xcba5
   32b14:	andvc	pc, r3, #2048	; 0x800
   32b18:	eorcs	pc, r0, sl, asr #17
   32b1c:	stmdavs	r4!, {r4, r5, r7, r8, r9, sl, lr}^
   32b20:	mvnle	r2, r0, lsl #24
   32b24:	ldrdcc	pc, [r0], -r9	; <UNPREDICTABLE>
   32b28:	ldrdcs	pc, [r0], -sl	; <UNPREDICTABLE>
   32b2c:	ldrdne	pc, [r0], -r8
   32b30:	blx	798a6 <_ZdlPv@@Base+0x360b6>
   32b34:			; <UNDEFINED> instruction: 0xf8ca2303
   32b38:	pop	{r5, ip, sp}
   32b3c:	svclt	0x000087f0
   32b40:	andeq	fp, r3, r0, lsl r2
   32b44:	andeq	r0, r0, r4, asr #3
   32b48:	muleq	r0, r0, r2
   32b4c:	mvnsmi	lr, sp, lsr #18
   32b50:	bvs	4436c <_ZdlPv@@Base+0xb7c>
   32b54:	svcmi	0x000b460c
   32b58:	ldrbtmi	r6, [pc], #-2051	; 32b60 <__printf_chk@plt+0x20730>
   32b5c:	ldrsbtcc	pc, [r0], r3	; <UNPREDICTABLE>
   32b60:	bmi	2849c8 <_ZdlPv@@Base+0x2411d8>
   32b64:	strtmi	r6, [r1], -fp, ror #19
   32b68:	ldmpl	sl!, {r1, r2, r5, r9, fp, sp, lr}
   32b6c:	ldmdavs	r5, {r3, r5, r6, r9, fp, sp, lr}
   32b70:	blx	18cb82 <_ZdlPv@@Base+0x149392>
   32b74:			; <UNDEFINED> instruction: 0xf8d26303
   32b78:	eorvs	r2, r3, #176	; 0xb0
   32b7c:	ldrhmi	lr, [r0, #141]!	; 0x8d
   32b80:	svclt	0x00004710
   32b84:	andeq	fp, r3, r6, lsl #3
   32b88:	muleq	r0, r0, r2
   32b8c:	stmibvs	fp, {r1, r6, r7, r8, fp, sp, lr}^
   32b90:	svclt	0x0001429a
   32b94:	bvs	130d49c <_ZdlPv@@Base+0x12c9cac>
   32b98:	blx	fec396a0 <_ZdlPv@@Base+0xfebf5eb0>
   32b9c:	svclt	0x000cf080
   32ba0:	andcs	r0, r0, r0, asr #18
   32ba4:	svclt	0x00004770
   32ba8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32bac:	svclt	0x00004770
   32bb0:	andeq	r6, r1, r6, lsr #29
   32bb4:	andcs	r4, r1, r3, lsl #12
   32bb8:	eoreq	pc, r1, r3, lsl #17
   32bbc:	svclt	0x00004770
   32bc0:	stmibvs	fp, {r1, r6, r7, r8, fp, sp, lr}^
   32bc4:	svclt	0x0001429a
   32bc8:	bvs	130d4d0 <_ZdlPv@@Base+0x12c9ce0>
   32bcc:	blx	fec396d4 <_ZdlPv@@Base+0xfebf5ee4>
   32bd0:	svclt	0x000cf080
   32bd4:	andcs	r0, r0, r0, asr #18
   32bd8:	svclt	0x00004770
   32bdc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32be0:	svclt	0x00004770
   32be4:	andeq	r6, r1, r2, lsl #29
   32be8:	stmibvs	fp, {r1, r6, r7, r8, fp, sp, lr}^
   32bec:	svclt	0x0001429a
   32bf0:	bvs	30d3f8 <_ZdlPv@@Base+0x2c9c08>
   32bf4:	blx	fec396fc <_ZdlPv@@Base+0xfebf5f0c>
   32bf8:	svclt	0x000cf080
   32bfc:	andcs	r0, r0, r0, asr #18
   32c00:	svclt	0x00004770
   32c04:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32c08:	svclt	0x00004770
   32c0c:	andeq	r6, r1, r2, ror lr
   32c10:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32c14:	svclt	0x00004770
   32c18:	andeq	r6, r1, r6, ror lr
   32c1c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32c20:	svclt	0x00004770
   32c24:	andeq	r6, r1, r6, ror lr
   32c28:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32c2c:	svclt	0x00004770
   32c30:	andeq	r6, r1, r2, lsl #29
   32c34:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32c38:	svclt	0x00004770
   32c3c:	andeq	r6, r1, sl, ror #28
   32c40:	ldrbmi	r2, [r0, -r2]!
   32c44:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32c48:	svclt	0x00004770
   32c4c:	andeq	r6, r1, r2, ror lr
   32c50:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32c54:	svclt	0x00004770
   32c58:	andeq	r6, r1, r6, ror lr
   32c5c:	stmibvs	r0, {r0, r1, r9, sl, lr}^
   32c60:	cfstrsmi	mvf11, [r9, #-960]	; 0xfffffc40
   32c64:	smclt	33869	; 0x844d
   32c68:	bvs	705c90 <_ZdlPv@@Base+0x6c24a0>
   32c6c:	stmdbpl	lr!, {r0, r1, r2, fp, sp, lr}
   32c70:			; <UNDEFINED> instruction: 0xf8d76a0d
   32c74:	ldmdavs	r6!, {r4, r5, r7, lr}
   32c78:	movwpl	pc, #15110	; 0x3b06	; <UNPREDICTABLE>
   32c7c:	strtmi	r6, [r3], -fp, lsl #4
   32c80:			; <UNDEFINED> instruction: 0x4718bcf0
   32c84:			; <UNDEFINED> instruction: 0x4770bcf0
   32c88:	andeq	fp, r3, ip, ror r0
   32c8c:	muleq	r0, r0, r2
   32c90:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32c94:	svclt	0x00004770
   32c98:	andeq	r6, r1, lr, asr #28
   32c9c:	tstlt	r0, r0, asr #19
   32ca0:	cdpvs	8, 1, cr6, cr11, cr3, {0}
   32ca4:			; <UNDEFINED> instruction: 0x47704718
   32ca8:			; <UNDEFINED> instruction: 0x4604b510
   32cac:	blmi	1cd3b4 <_ZdlPv@@Base+0x189bc4>
   32cb0:			; <UNDEFINED> instruction: 0xb128447b
   32cb4:	ldmibvs	fp, {r0, r1, fp, sp, lr}^
   32cb8:	bvs	904b20 <_ZdlPv@@Base+0x8c1330>
   32cbc:	cfldrslt	mvf4, [r0, #-96]	; 0xffffffa0
   32cc0:	ldmpl	fp, {r1, r9, fp, lr}
   32cc4:	ldclt	8, cr6, [r0, #-96]	; 0xffffffa0
   32cc8:	andeq	fp, r3, r0, lsr r0
   32ccc:	andeq	r0, r0, r4, asr #3
   32cd0:	teqlt	r3, r3, asr #19
   32cd4:			; <UNDEFINED> instruction: 0x4618b410
   32cd8:	stcvs	8, cr6, [r3], #-112	; 0xffffff90
   32cdc:	blmi	170e58 <_ZdlPv@@Base+0x12d668>
   32ce0:			; <UNDEFINED> instruction: 0xf7ff4718
   32ce4:	svclt	0x0000bd01
   32ce8:			; <UNDEFINED> instruction: 0x4604b510
   32cec:	blmi	24d3f4 <_ZdlPv@@Base+0x209c04>
   32cf0:	hvclt	1099	; 0x44b
   32cf4:	bvs	ff70cd08 <_ZdlPv@@Base+0xff6c9518>
   32cf8:	bvs	904b60 <_ZdlPv@@Base+0x8c1370>
   32cfc:	bicsvc	lr, r3, #3072	; 0xc00
   32d00:	rsbeq	lr, r3, r0, lsl #22
   32d04:	bmi	12214c <_ZdlPv@@Base+0xde95c>
   32d08:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   32d0c:	svclt	0x0000bd10
   32d10:	strdeq	sl, [r3], -r0
   32d14:	andeq	r0, r0, r4, asr #3
   32d18:	blmi	18d420 <_ZdlPv@@Base+0x149c30>
   32d1c:	tstlt	r0, fp, ror r4
   32d20:	bvs	70cd34 <_ZdlPv@@Base+0x6c9544>
   32d24:	bmi	10498c <_ZdlPv@@Base+0xc119c>
   32d28:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   32d2c:	svclt	0x00004770
   32d30:	andeq	sl, r3, r4, asr #31
   32d34:	andeq	r0, r0, r4, asr #3
   32d38:	blmi	18d440 <_ZdlPv@@Base+0x149c50>
   32d3c:	tstlt	r0, fp, ror r4
   32d40:	bvs	170cd54 <_ZdlPv@@Base+0x16c9564>
   32d44:	bmi	1049ac <_ZdlPv@@Base+0xc11bc>
   32d48:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   32d4c:	svclt	0x00004770
   32d50:	andeq	sl, r3, r4, lsr #31
   32d54:	andeq	r0, r0, r4, asr #3
   32d58:	tstlt	r0, r0, asr #19
   32d5c:	ldclvs	8, cr6, [fp], {3}
   32d60:			; <UNDEFINED> instruction: 0x47704718
   32d64:	tstlt	r8, r0, asr #19
   32d68:			; <UNDEFINED> instruction: 0xf8d36803
   32d6c:			; <UNDEFINED> instruction: 0x47183094
   32d70:	svclt	0x00004770
   32d74:	tstlt	r8, r0, asr #19
   32d78:			; <UNDEFINED> instruction: 0xf8d36803
   32d7c:			; <UNDEFINED> instruction: 0x47183090
   32d80:	svclt	0x00004770
   32d84:	tstlt	r0, r0, asr #19
   32d88:	blvs	ff70cd9c <_ZdlPv@@Base+0xff6c95ac>
   32d8c:			; <UNDEFINED> instruction: 0x47704718
   32d90:	tstlt	r8, r0, asr #19
   32d94:			; <UNDEFINED> instruction: 0xf8d36803
   32d98:	ldrmi	r3, [r8, -r4, lsr #1]
   32d9c:	svclt	0x00004770
   32da0:	tstlt	r8, r0, asr #19
   32da4:			; <UNDEFINED> instruction: 0xf8d36803
   32da8:	ldrmi	r3, [r8, -r4, lsl #1]
   32dac:	svclt	0x00004770
   32db0:	tstlt	r0, r0, asr #19
   32db4:	ldclvs	8, cr6, [fp, #12]
   32db8:			; <UNDEFINED> instruction: 0x46084718
   32dbc:	svclt	0x00004770
   32dc0:	tstlt	r0, r0, asr #19
   32dc4:	mrrcvs	8, 0, r6, fp, cr3
   32dc8:			; <UNDEFINED> instruction: 0x47704718
   32dcc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32dd0:	svclt	0x00004770
   32dd4:	andeq	r6, r1, lr, lsr #26
   32dd8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32ddc:	svclt	0x00004770
   32de0:	andeq	r6, r1, r2, lsr sp
   32de4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32de8:	svclt	0x00004770
   32dec:	andeq	r6, r1, r6, lsr sp
   32df0:	stmibvs	fp, {r1, r6, r7, r8, fp, sp, lr}^
   32df4:	mulle	r1, sl, r2
   32df8:	ldrbmi	r2, [r0, -r0]!
   32dfc:	bvs	30d60c <_ZdlPv@@Base+0x2c9e1c>
   32e00:			; <UNDEFINED> instruction: 0xd1f9429a
   32e04:	bvs	130d714 <_ZdlPv@@Base+0x12c9f24>
   32e08:			; <UNDEFINED> instruction: 0xd1f5429a
   32e0c:	bvs	fe30d814 <_ZdlPv@@Base+0xfe2ca024>
   32e10:	blx	fec39918 <_ZdlPv@@Base+0xfebf6128>
   32e14:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   32e18:	svclt	0x00004770
   32e1c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32e20:	svclt	0x00004770
   32e24:	andeq	r6, r1, lr, lsl #26
   32e28:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32e2c:	svclt	0x00004770
   32e30:	andeq	r6, r1, lr, lsl #26
   32e34:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32e38:	svclt	0x00004770
   32e3c:	andeq	r6, r1, r2, lsl sp
   32e40:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32e44:	svclt	0x00004770
   32e48:	andeq	r6, r1, r6, lsl sp
   32e4c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32e50:	svclt	0x00004770
   32e54:	andeq	r6, r1, r6, lsl sp
   32e58:	mlaeq	r0, r0, r8, pc	; <UNPREDICTABLE>
   32e5c:	svclt	0x00004770
   32e60:	ldrbmi	r2, [r0, -r1]!
   32e64:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32e68:	svclt	0x00004770
   32e6c:	andeq	r6, r1, lr, lsl #26
   32e70:	stmibvs	fp, {r1, r6, r7, r8, fp, sp, lr}^
   32e74:	mulle	r1, sl, r2
   32e78:	ldrbmi	r2, [r0, -r0]!
   32e7c:	mlacs	r0, r0, r8, pc	; <UNPREDICTABLE>
   32e80:	mlacc	r0, r1, r8, pc	; <UNPREDICTABLE>
   32e84:			; <UNDEFINED> instruction: 0xd1f7429a
   32e88:	bvs	130d790 <_ZdlPv@@Base+0x12c9fa0>
   32e8c:	blx	fec39994 <_ZdlPv@@Base+0xfebf61a4>
   32e90:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   32e94:	svclt	0x00004770
   32e98:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32e9c:	svclt	0x00004770
   32ea0:	andeq	r6, r1, r6, lsl #26
   32ea4:	stmibvs	fp, {r1, r6, r7, r8, fp, sp, lr}^
   32ea8:	mulle	r1, sl, r2
   32eac:	ldrbmi	r2, [r0, -r0]!
   32eb0:	mlacs	r0, r0, r8, pc	; <UNPREDICTABLE>
   32eb4:	mlacc	r0, r1, r8, pc	; <UNPREDICTABLE>
   32eb8:			; <UNDEFINED> instruction: 0xd1f7429a
   32ebc:	bvs	130d7c4 <_ZdlPv@@Base+0x12c9fd4>
   32ec0:	blx	fec399c8 <_ZdlPv@@Base+0xfebf61d8>
   32ec4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   32ec8:	svclt	0x00004770
   32ecc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32ed0:	svclt	0x00004770
   32ed4:			; <UNDEFINED> instruction: 0x00016cb6
   32ed8:	stmibvs	fp, {r1, r6, r7, r8, fp, sp, lr}^
   32edc:	mulle	r1, sl, r2
   32ee0:	ldrbmi	r2, [r0, -r0]!
   32ee4:	mlacs	r0, r0, r8, pc	; <UNPREDICTABLE>
   32ee8:	mlacc	r0, r1, r8, pc	; <UNPREDICTABLE>
   32eec:			; <UNDEFINED> instruction: 0xd1f7429a
   32ef0:	bvs	130d7f8 <_ZdlPv@@Base+0x12ca008>
   32ef4:	blx	fec399fc <_ZdlPv@@Base+0xfebf620c>
   32ef8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   32efc:	svclt	0x00004770
   32f00:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32f04:	svclt	0x00004770
   32f08:	muleq	r1, r2, ip
   32f0c:	stmibvs	fp, {r6, r7, r8, fp, sp, lr}^
   32f10:	blx	fec39a18 <_ZdlPv@@Base+0xfebf6228>
   32f14:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   32f18:	svclt	0x00004770
   32f1c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32f20:	svclt	0x00004770
   32f24:	andeq	r6, r1, lr, lsl #25
   32f28:	stmibvs	r8, {r0, r1, r6, r7, r8, fp, sp, lr}^
   32f2c:	blx	fec39a34 <_ZdlPv@@Base+0xfebf6244>
   32f30:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   32f34:	svclt	0x00004770
   32f38:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   32f3c:	svclt	0x00004770
   32f40:	andeq	r6, r1, r6, lsl #25
   32f44:			; <UNDEFINED> instruction: 0xf6404902
   32f48:	ldrbtmi	r6, [r9], #-132	; 0xffffff7c
   32f4c:	blt	186ef84 <_ZdlPv@@Base+0x182b794>
   32f50:	andeq	r6, r1, lr, lsl #25
   32f54:			; <UNDEFINED> instruction: 0x4604b570
   32f58:			; <UNDEFINED> instruction: 0x461d4616
   32f5c:	stmdavs	r3!, {r0, r3, r6, r8, fp, ip, sp, pc}
   32f60:	stmdavs	r1!, {r5, r9, sl, lr}^
   32f64:	ldmdavs	fp, {r9, sp}^
   32f68:	eorvs	r6, sl, r1, lsr r0
   32f6c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   32f70:	stmdbmi	r3, {r3, r4, r8, r9, sl, lr}
   32f74:	addvs	pc, r9, r0, asr #12
   32f78:			; <UNDEFINED> instruction: 0xf00c4479
   32f7c:	strb	pc, [lr, r9, asr #20]!	; <UNPREDICTABLE>
   32f80:	andeq	r6, r1, r0, ror #24
   32f84:	vmla.i8	d20, d1, d2
   32f88:	ldrbtmi	r1, [r9], #-78	; 0xffffffb2
   32f8c:	blt	106efc4 <_ZdlPv@@Base+0x102b7d4>
   32f90:	andeq	r6, r1, lr, asr #24
   32f94:	andscs	fp, ip, r0, lsl #10
   32f98:			; <UNDEFINED> instruction: 0xf010b083
   32f9c:	stmdbmi	r7, {r0, r2, sl, fp, ip, sp, lr, pc}
   32fa0:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
   32fa4:	ldrdls	r3, [r1], -r8
   32fa8:	addvs	r6, r2, r2, asr #32
   32fac:	stmib	r0, {r0, sp, lr}^
   32fb0:	stmib	r0, {r0, r1, r9, sp}^
   32fb4:	andlt	r2, r3, r5, lsl #4
   32fb8:	blx	171136 <_ZdlPv@@Base+0x12d946>
   32fbc:	andeq	r8, r3, r2, ror #30
   32fc0:	andscs	fp, ip, r8, lsl #10
   32fc4:	blx	ffc6f00e <_ZdlPv@@Base+0xffc2b81e>
   32fc8:	andcs	r4, r0, #98304	; 0x18000
   32fcc:			; <UNDEFINED> instruction: 0xf5014479
   32fd0:	ldrdvs	r7, [r2], #-20	; 0xffffffec
   32fd4:	andvs	r6, r1, r2, lsl #1
   32fd8:	andcs	lr, r3, #192, 18	; 0x300000
   32fdc:	andcs	lr, r5, #192, 18	; 0x300000
   32fe0:	svclt	0x0000bd08
   32fe4:	andeq	r8, r3, r8, lsr pc
   32fe8:	andcs	fp, r8, r0, lsl r5
   32fec:			; <UNDEFINED> instruction: 0xf010460c
   32ff0:	andcs	pc, r0, #224256	; 0x36c00
   32ff4:	andhi	r6, r2, r4, asr #32
   32ff8:	ldclt	0, cr7, [r0, #-520]	; 0xfffffdf8
   32ffc:			; <UNDEFINED> instruction: 0x460cb538
   33000:	andcs	r6, r8, r5, asr #19
   33004:	movwcc	r6, #6163	; 0x1813
   33008:	stclvc	0, cr6, [sp], #-76	; 0xffffffb4
   3300c:	blx	ff36f056 <_ZdlPv@@Base+0xff32b866>
   33010:	addvc	r2, r5, r0, lsl #4
   33014:	andhi	r6, r2, r4, asr #32
   33018:	svclt	0x0000bd38
   3301c:			; <UNDEFINED> instruction: 0x460cb538
   33020:	andcs	r6, r8, r5, asr #19
   33024:	movwcc	r6, #6163	; 0x1813
   33028:	stclvc	0, cr6, [sp], #-76	; 0xffffffb4
   3302c:	blx	fef6f076 <_ZdlPv@@Base+0xfef2b886>
   33030:	addvc	r2, r5, r0, lsl #4
   33034:	andhi	r6, r2, r4, asr #32
   33038:	svclt	0x0000bd38
   3303c:	andscs	fp, ip, r8, lsl #10
   33040:	blx	fecef08a <_ZdlPv@@Base+0xfecab89a>
   33044:	andcs	r4, r0, #98304	; 0x18000
   33048:			; <UNDEFINED> instruction: 0xf5014479
   3304c:	subvs	r7, r2, lr, lsl r1
   33050:	andvs	r6, r1, r2, lsl #1
   33054:	andcs	lr, r3, #192, 18	; 0x300000
   33058:	andcs	lr, r5, #192, 18	; 0x300000
   3305c:	svclt	0x0000bd08
   33060:			; <UNDEFINED> instruction: 0x00038ebc
   33064:	rscsmi	lr, r0, #737280	; 0xb4000
   33068:	stmdavs	r0, {r0, r1, r2, r9, sl, lr}^
   3306c:	ldrmi	r4, [r1], lr, lsl #12
   33070:	tstlt	r8, sp, lsl r6
   33074:	cdpvs	8, 9, cr6, cr11, cr3, {0}
   33078:	ldmiblt	r0, {r3, r4, r7, r8, r9, sl, lr}^
   3307c:			; <UNDEFINED> instruction: 0xf0102018
   33080:	movwcs	pc, #2963	; 0xb93	; <UNPREDICTABLE>
   33084:	strmi	r7, [r4], -r3, lsl #10
   33088:	stmib	r0, {r1, r2, r8, r9, fp, ip, pc}^
   3308c:			; <UNDEFINED> instruction: 0xf8c05600
   33090:	cmplt	r3, r8
   33094:	ldmib	r5, {r0, r2, r3, r7, r8, ip, sp, pc}^
   33098:	strtmi	r2, [r0], -r3, lsl #6
   3309c:			; <UNDEFINED> instruction: 0x61233301
   330a0:	pop	{r1, r5, r6, r7, sp, lr}
   330a4:	blls	1d3c6c <_ZdlPv@@Base+0x19047c>
   330a8:	smlabtvs	r3, r7, r0, r6
   330ac:	pop	{r5, r9, sl, lr}
   330b0:			; <UNDEFINED> instruction: 0x462c82f0
   330b4:	pop	{r5, r9, sl, lr}
   330b8:	stmdbmi	r3, {r4, r5, r6, r7, r9, pc}
   330bc:	subvs	pc, r3, r0, asr #12
   330c0:			; <UNDEFINED> instruction: 0xf00c4479
   330c4:	strb	pc, [r6, r5, lsr #19]!	; <UNPREDICTABLE>
   330c8:	andeq	r6, r1, r8, lsl fp
   330cc:	mvnsmi	lr, #737280	; 0xb4000
   330d0:	strmi	fp, [r6], -r3, lsl #1
   330d4:			; <UNDEFINED> instruction: 0x46902018
   330d8:			; <UNDEFINED> instruction: 0xf8dd461f
   330dc:	tstls	r1, r8, lsr #32
   330e0:	blx	18ef12a <_ZdlPv@@Base+0x18ab93a>
   330e4:	bvs	d598f0 <_ZdlPv@@Base+0xd16100>
   330e8:	stmib	r0, {r0, r2, r9, sl, lr}^
   330ec:	mrslt	r7, (UNDEF: 108)
   330f0:	strtmi	r6, [r0], -r3, lsr #16
   330f4:			; <UNDEFINED> instruction: 0x479869db
   330f8:	stmdavs	r9!, {r2, r5, r6, fp, sp, lr}^
   330fc:	rsbvs	r4, r9, r1, lsl #8
   33100:	mvnsle	r2, r0, lsl #24
   33104:			; <UNDEFINED> instruction: 0xf8c52301
   33108:	strvc	r8, [fp, #-8]!
   3310c:	svceq	0x0000f1b9
   33110:	orrlt	sp, r7, lr
   33114:	movwcs	lr, #14807	; 0x39d7
   33118:			; <UNDEFINED> instruction: 0x612b3301
   3311c:	ldmibvs	r0!, {r1, r3, r5, r6, r7, sp, lr}^
   33120:	strtmi	sl, [fp], -r1, lsl #18
   33124:			; <UNDEFINED> instruction: 0xf7ff4642
   33128:	andlt	pc, r3, r5, lsr #23
   3312c:	mvnshi	lr, #12386304	; 0xbd0000
   33130:	stmdbvs	r3, {r0, r2, r6, r7, r8, fp, sp, lr, pc}
   33134:	stmdbmi	r3, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   33138:	rsbvs	pc, pc, r0, asr #12
   3313c:			; <UNDEFINED> instruction: 0xf00c4479
   33140:	strb	pc, [r7, r7, ror #18]!	; <UNPREDICTABLE>
   33144:	muleq	r1, ip, sl
   33148:			; <UNDEFINED> instruction: 0x4605b5f8
   3314c:	ldrmi	r6, [r7], -r4, lsl #21
   33150:	ldrmi	r6, [lr], -r0, asr #19
   33154:	mvnvs	r4, r1, lsl #8
   33158:	strtmi	fp, [r5], -ip, ror #2
   3315c:	stccs	8, cr6, [r0], {164}	; 0xa4
   33160:	strdcs	sp, [ip], -fp
   33164:	blx	86f1ae <_ZdlPv@@Base+0x82b9be>
   33168:	andcs	r4, r1, r1, lsl #12
   3316c:	strvc	lr, [r0], -r1, asr #19
   33170:	adcvs	r6, r9, ip, lsl #1
   33174:	stmdbmi	r4, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   33178:	andsne	pc, lr, r1, asr #4
   3317c:			; <UNDEFINED> instruction: 0xf00c4479
   33180:	bvs	feb716a4 <_ZdlPv@@Base+0xfeb2deb4>
   33184:	svclt	0x0000e7e9
   33188:	andeq	r6, r1, ip, asr sl
   3318c:			; <UNDEFINED> instruction: 0x4604b510
   33190:	rsbvs	r6, r1, r0, lsl r8
   33194:	andsvs	r6, r3, r3, asr #16
   33198:	blx	aef1e2 <_ZdlPv@@Base+0xaab9f2>
   3319c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   331a0:			; <UNDEFINED> instruction: 0x4604b510
   331a4:	rsbvs	r6, r1, r0, lsl r8
   331a8:	andsvs	r6, r3, r3, asr #16
   331ac:	blx	86f1f6 <_ZdlPv@@Base+0x82ba06>
   331b0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   331b4:			; <UNDEFINED> instruction: 0x4604b510
   331b8:	rsbvs	r6, r1, r0, lsl r8
   331bc:	andsvs	r6, r3, r3, asr #16
   331c0:	blx	5ef20a <_ZdlPv@@Base+0x5aba1a>
   331c4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   331c8:			; <UNDEFINED> instruction: 0x4604b510
   331cc:	rsbvs	r6, r1, r0, lsl r8
   331d0:	andsvs	r6, r3, r3, asr #16
   331d4:	blx	36f21e <_ZdlPv@@Base+0x32ba2e>
   331d8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   331dc:			; <UNDEFINED> instruction: 0x4616b5f8
   331e0:	strmi	r6, [r5], -r3, asr #19
   331e4:			; <UNDEFINED> instruction: 0x460f6812
   331e8:	ldmvc	r2, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr}
   331ec:			; <UNDEFINED> instruction: 0xd11d429a
   331f0:	rsbvs	r2, fp, r0, lsl #6
   331f4:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r7, r8, ip, sp, pc}
   331f8:	ldrtmi	r4, [r8], -r9, lsr #12
   331fc:	ldrdcc	pc, [r0], r3	; <UNPREDICTABLE>
   33200:			; <UNDEFINED> instruction: 0x46044798
   33204:	ldmdavs	r3!, {r3, r4, r5, r6, r8, ip, sp, pc}
   33208:			; <UNDEFINED> instruction: 0xb12a781a
   3320c:	strtmi	r6, [r0], -r3, lsr #16
   33210:			; <UNDEFINED> instruction: 0x47986d5b
   33214:			; <UNDEFINED> instruction: 0x46046833
   33218:			; <UNDEFINED> instruction: 0x4618685a
   3321c:			; <UNDEFINED> instruction: 0xf0106032
   33220:	strtmi	pc, [r0], -r7, ror #21
   33224:			; <UNDEFINED> instruction: 0x462cbdf8
   33228:	strb	r6, [ip, pc, rrx]!
   3322c:	vmla.i8	d20, d0, d3
   33230:	ldrbtmi	r7, [r9], #-230	; 0xffffff1a
   33234:			; <UNDEFINED> instruction: 0xf8ecf00c
   33238:	svclt	0x0000e7da
   3323c:	andeq	r6, r1, r6, lsr #19
   33240:			; <UNDEFINED> instruction: 0x4604b570
   33244:	ldrmi	r6, [r5], -r3, ror #19
   33248:			; <UNDEFINED> instruction: 0x460e6810
   3324c:	stmvc	r2, {r0, r1, r3, r4, r6, sl, fp, ip, sp, lr}
   33250:			; <UNDEFINED> instruction: 0xd10e429a
   33254:	stmdavc	r3, {r1, r2, r5, r6, sp, lr}
   33258:	stmdavs	r3!, {r0, r1, r3, r5, r8, ip, sp, pc}
   3325c:	ldclvs	6, cr4, [fp, #-128]	; 0xffffff80
   33260:			; <UNDEFINED> instruction: 0x46044798
   33264:	stmdavs	r3, {r3, r5, fp, sp, lr}^
   33268:			; <UNDEFINED> instruction: 0xf010602b
   3326c:	strtmi	pc, [r0], -r1, asr #21
   33270:	stmdbmi	r4, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   33274:	adcseq	pc, ip, r1, asr #4
   33278:			; <UNDEFINED> instruction: 0xf00c4479
   3327c:	stmdavs	r8!, {r0, r3, r6, r7, fp, ip, sp, lr, pc}
   33280:	svclt	0x0000e7e8
   33284:	andeq	r6, r1, r0, ror #18
   33288:	subcs	r4, r8, #4, 22	; 0x1000
   3328c:	andcs	r4, sl, r4, lsl #18
   33290:	ldmdapl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   33294:			; <UNDEFINED> instruction: 0xf00a6819
   33298:	svclt	0x0000b87d
   3329c:	andeq	sl, r3, r0, asr sl
   332a0:	andeq	r0, r0, r8, lsr #5
   332a4:	stmdbmi	lr, {r0, r1, r9, sl, lr}
   332a8:	bmi	3cdb1c <_ZdlPv@@Base+0x38a32c>
   332ac:	strlt	r4, [r0, #-1145]	; 0xfffffb87
   332b0:	ldmvs	fp, {r0, r1, r7, ip, sp, pc}^
   332b4:	strbtmi	r5, [r8], -sl, lsl #17
   332b8:	andls	r6, r1, #1179648	; 0x120000
   332bc:	andeq	pc, r0, #79	; 0x4f
   332c0:			; <UNDEFINED> instruction: 0xf7e59300
   332c4:	bmi	271cc0 <_ZdlPv@@Base+0x22e4d0>
   332c8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   332cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   332d0:	subsmi	r9, sl, r1, lsl #22
   332d4:	andlt	sp, r3, r2, lsl #2
   332d8:	blx	171456 <_ZdlPv@@Base+0x12dc66>
   332dc:	svc	0x007cf7de
   332e0:	andeq	sl, r3, r4, lsr sl
   332e4:	andeq	r0, r0, ip, ror r1
   332e8:	andeq	sl, r3, r6, lsl sl
   332ec:	stmdbmi	lr, {r0, r1, r9, sl, lr}
   332f0:	bmi	3cdc64 <_ZdlPv@@Base+0x38a474>
   332f4:	strlt	r4, [r0, #-1145]	; 0xfffffb87
   332f8:	ldmvs	fp, {r0, r1, r7, ip, sp, pc}^
   332fc:	strbtmi	r5, [r8], -sl, lsl #17
   33300:	andls	r6, r1, #1179648	; 0x120000
   33304:	andeq	pc, r0, #79	; 0x4f
   33308:			; <UNDEFINED> instruction: 0xf7e59300
   3330c:	bmi	271c78 <_ZdlPv@@Base+0x22e488>
   33310:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   33314:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33318:	subsmi	r9, sl, r1, lsl #22
   3331c:	andlt	sp, r3, r2, lsl #2
   33320:	blx	17149e <_ZdlPv@@Base+0x12dcae>
   33324:	svc	0x0058f7de
   33328:	andeq	sl, r3, ip, ror #19
   3332c:	andeq	r0, r0, ip, ror r1
   33330:	andeq	sl, r3, lr, asr #19
   33334:	mvnsmi	lr, sp, lsr #18
   33338:	cdpmi	0, 3, cr11, cr0, cr4, {4}
   3333c:	ldrbtmi	r4, [lr], #-3376	; 0xfffff2d0
   33340:	svcmi	0x00306a03
   33344:	ldrbtmi	r5, [pc], #-2421	; 3334c <__printf_chk@plt+0x20f1c>
   33348:	strls	r6, [r3, #-2093]	; 0xfffff7d3
   3334c:	streq	pc, [r0, #-79]	; 0xffffffb1
   33350:	suble	r2, lr, r0, lsl #22
   33354:	ldrdgt	pc, [r0], -r3
   33358:	strmi	r4, [sp], -r4, lsl #12
   3335c:			; <UNDEFINED> instruction: 0x46694618
   33360:			; <UNDEFINED> instruction: 0xf8dc2300
   33364:	ldrmi	r8, [r6], -r0, asr #32
   33368:	bge	97f70 <_ZdlPv@@Base+0x54780>
   3336c:	strbmi	r9, [r0, r1, lsl #6]
   33370:	stmdavs	r3, {r5, r9, fp, sp, lr}
   33374:			; <UNDEFINED> instruction: 0x3098f8d3
   33378:			; <UNDEFINED> instruction: 0x46014798
   3337c:			; <UNDEFINED> instruction: 0xf00ba802
   33380:	blmi	8b1bf4 <_ZdlPv@@Base+0x86e404>
   33384:	ldmpl	fp!, {r1, r5, r6, r7, r8, fp, sp, lr}^
   33388:	addmi	r6, sl, #1638400	; 0x190000
   3338c:	blle	41979c <_ZdlPv@@Base+0x3d5fac>
   33390:	ble	543dc0 <_ZdlPv@@Base+0x5005d0>
   33394:	ldmdavs	fp, {r1, r4, r5, sp, lr}
   33398:	bmi	74b44c <_ZdlPv@@Base+0x707c5c>
   3339c:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   333a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   333a4:	subsmi	r9, sl, r3, lsl #22
   333a8:	andlt	sp, r4, r6, lsr #2
   333ac:	ldrhhi	lr, [r0, #141]!	; 0x8d
   333b0:	addmi	r4, r1, #80, 4
   333b4:	eorvs	sp, sl, pc, lsl #26
   333b8:	eorsvs	r6, r3, fp, lsl r8
   333bc:	bls	6d378 <_ZdlPv@@Base+0x29b88>
   333c0:	eorvs	r4, r9, r1, lsl r4
   333c4:	addmi	r6, fp, #1769472	; 0x1b0000
   333c8:	strhtvs	fp, [fp], -r8
   333cc:	stmibvs	r2!, {r0, r8, r9, fp, ip, pc}^
   333d0:	eorsvs	r4, r3, r3, lsl r4
   333d4:	ldmib	sp, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   333d8:	ldrmi	r2, [r1], #-0
   333dc:	eorvs	r6, r9, r0, lsr r0
   333e0:	addmi	r6, fp, #1769472	; 0x1b0000
   333e4:	strhtvs	fp, [fp], -ip
   333e8:	stmibvs	r3!, {r0, r3, r4, r9, sl, lr}^
   333ec:	eorvs	r4, r9, r9, lsl r4
   333f0:			; <UNDEFINED> instruction: 0xf7ffe7d3
   333f4:			; <UNDEFINED> instruction: 0xe7d0f979
   333f8:	mcr	7, 7, pc, cr14, cr14, {6}	; <UNPREDICTABLE>
   333fc:	andeq	sl, r3, r2, lsr #19
   33400:	andeq	r0, r0, ip, ror r1
   33404:	muleq	r3, sl, r9
   33408:	andeq	r0, r0, r8, lsl r2
   3340c:	andeq	sl, r3, r2, asr #18
   33410:	blmi	945ca4 <_ZdlPv@@Base+0x9024b4>
   33414:	push	{r1, r3, r4, r5, r6, sl, lr}
   33418:	strdlt	r4, [r4], r0
   3341c:	ldmpl	r3, {r2, r6, r7, r8, fp, sp, lr}^
   33420:	ldmdavs	fp, {r0, r5, r9, sl, fp, lr}
   33424:			; <UNDEFINED> instruction: 0xf04f9303
   33428:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
   3342c:	ldmib	r4, {r2, r4, r5, r8, r9, ip, sp, pc}^
   33430:	bcs	3fc38 <__printf_chk@plt+0x2d808>
   33434:	ldmib	r1, {r0, r2, r3, r5, ip, lr, pc}^
   33438:	strmi	r8, [sp], -r8, lsl #14
   3343c:	stmdavs	r3!, {sp, lr, pc}
   33440:			; <UNDEFINED> instruction: 0xf8d34620
   33444:			; <UNDEFINED> instruction: 0x462930b0
   33448:	stmdavs	r4!, {r3, r4, r7, r8, r9, sl, lr}^
   3344c:	mvnsle	r2, r0, lsl #24
   33450:	stmdage	r1, {r0, r6, r9, sl, lr}
   33454:			; <UNDEFINED> instruction: 0xf9d0f00b
   33458:	stmdage	r2, {r0, r3, r4, r5, r9, sl, lr}
   3345c:			; <UNDEFINED> instruction: 0xf9acf00b
   33460:	stmdals	r1, {r1, r4, r8, r9, fp, lr}
   33464:	ldmpl	r1!, {r1, r4, r9, fp, lr}^
   33468:	stmdavs	r9, {r1, r8, r9, fp, ip, pc}
   3346c:			; <UNDEFINED> instruction: 0xf100fb01
   33470:	ldmpl	r2!, {r0, r3, r5, r9, sp, lr}
   33474:	blx	10d4c6 <_ZdlPv@@Base+0xc9cd6>
   33478:	rsbvs	pc, fp, #134217728	; 0x8000000
   3347c:	blmi	285cb8 <_ZdlPv@@Base+0x2424c8>
   33480:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   33484:	blls	10d4f4 <_ZdlPv@@Base+0xc9d04>
   33488:	qaddle	r4, sl, r7
   3348c:	pop	{r2, ip, sp, pc}
   33490:			; <UNDEFINED> instruction: 0xf8d381f0
   33494:			; <UNDEFINED> instruction: 0x462030b4
   33498:			; <UNDEFINED> instruction: 0xe7ef4798
   3349c:	mrc	7, 4, APSR_nzcv, cr12, cr14, {6}
   334a0:	andeq	sl, r3, ip, asr #17
   334a4:	andeq	r0, r0, ip, ror r1
   334a8:			; <UNDEFINED> instruction: 0x0003a8b6
   334ac:	muleq	r0, r0, r2
   334b0:	andeq	r0, r0, r4, ror r2
   334b4:	andeq	sl, r3, r0, ror #16
   334b8:	addlt	fp, r4, r0, ror r5
   334bc:			; <UNDEFINED> instruction: 0x460c4d19
   334c0:	ldrbtmi	r4, [sp], #-2585	; 0xfffff5e7
   334c4:	stmiapl	sl!, {r0, r1, fp, sp, lr}
   334c8:			; <UNDEFINED> instruction: 0x5608e9d1
   334cc:	ldrsbtcc	pc, [r0], r3	; <UNPREDICTABLE>
   334d0:	andls	r6, r3, #1179648	; 0x120000
   334d4:	andeq	pc, r0, #79	; 0x4f
   334d8:	stmdage	r1, {r3, r4, r7, r8, r9, sl, lr}
   334dc:	ldcmi	6, cr4, [r3, #-164]	; 0xffffff5c
   334e0:			; <UNDEFINED> instruction: 0xf98af00b
   334e4:	stmdage	r2, {r0, r4, r5, r9, sl, lr}
   334e8:			; <UNDEFINED> instruction: 0xf00b447d
   334ec:	blmi	471a88 <_ZdlPv@@Base+0x42e298>
   334f0:	bmi	4594fc <_ZdlPv@@Base+0x415d0c>
   334f4:	blls	c98a0 <_ZdlPv@@Base+0x860b0>
   334f8:	blx	8d526 <_ZdlPv@@Base+0x49d36>
   334fc:	eorvs	pc, r1, #0, 2
   33500:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
   33504:	vqrdmulh.s<illegal width 8>	d15, d2, d3
   33508:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
   3350c:	blmi	1cbea0 <_ZdlPv@@Base+0x1886b0>
   33510:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33514:	subsmi	r9, sl, r3, lsl #22
   33518:	andlt	sp, r4, r1, lsl #2
   3351c:			; <UNDEFINED> instruction: 0xf7debd70
   33520:	svclt	0x0000ee5c
   33524:	andeq	sl, r3, lr, lsl r8
   33528:	andeq	r0, r0, ip, ror r1
   3352c:	strdeq	sl, [r3], -r8
   33530:	muleq	r0, r0, r2
   33534:	andeq	r0, r0, r4, ror r2
   33538:	ldrdeq	sl, [r3], -r6
   3353c:	blmi	cc5e08 <_ZdlPv@@Base+0xc82618>
   33540:	push	{r1, r3, r4, r5, r6, sl, lr}
   33544:			; <UNDEFINED> instruction: 0x468047f0
   33548:	addlt	r6, r2, r0, asr #19
   3354c:			; <UNDEFINED> instruction: 0xf8df58d3
   33550:	ldmdavs	fp, {r2, r3, r4, r5, r7, ip, pc}
   33554:			; <UNDEFINED> instruction: 0xf04f9301
   33558:	ldrbtmi	r0, [r9], #768	; 0x300
   3355c:	suble	r2, r4, r0, lsl #16
   33560:	strmi	r4, [r2], -sl, lsl #13
   33564:	ldmdavs	r2, {r8, sl, sp}^
   33568:	bcs	40974 <__printf_chk@plt+0x2e544>
   3356c:	stmdavs	r3, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   33570:			; <UNDEFINED> instruction: 0x3098f8d3
   33574:			; <UNDEFINED> instruction: 0x46014798
   33578:			; <UNDEFINED> instruction: 0xf00b4668
   3357c:			; <UNDEFINED> instruction: 0x9e00f91d
   33580:			; <UNDEFINED> instruction: 0xf8da4a23
   33584:	blx	1bf61e <_ZdlPv@@Base+0x17be2e>
   33588:			; <UNDEFINED> instruction: 0xf859f505
   3358c:			; <UNDEFINED> instruction: 0xf8d87002
   33590:	blne	febc3608 <_ZdlPv@@Base+0xfeb7fe18>
   33594:	bl	1cd680 <_ZdlPv@@Base+0x189e90>
   33598:	ldrsbtne	r7, [r6], #-102	; 0xffffff9a
   3359c:	movwcc	pc, #6918	; 0x1b06	; <UNPREDICTABLE>
   335a0:	eorcc	pc, r4, sl, asr #17
   335a4:	stmdavs	r3!, {r2, r7, r8, ip, sp, pc}
   335a8:			; <UNDEFINED> instruction: 0x46204651
   335ac:	ldrsbtcc	pc, [r4], r3	; <UNPREDICTABLE>
   335b0:			; <UNDEFINED> instruction: 0xf8da4798
   335b4:	ldmdavs	r9!, {r2, r5, sp}
   335b8:	stmdavs	r4!, {r8, r9, fp, ip, pc}^
   335bc:	tstcs	r1, #3072	; 0xc00	; <UNPREDICTABLE>
   335c0:	eorcc	pc, r4, sl, asr #17
   335c4:	mvnle	r2, r0, lsl #24
   335c8:	blne	feb85e18 <_ZdlPv@@Base+0xfeb42628>
   335cc:	ldrdeq	pc, [r0], -r8	; <UNPREDICTABLE>
   335d0:	movwcc	pc, #23297	; 0x5b01	; <UNPREDICTABLE>
   335d4:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   335d8:	ldrdne	pc, [r0], -sl	; <UNPREDICTABLE>
   335dc:			; <UNDEFINED> instruction: 0xf8ca6812
   335e0:	blx	3f67a <__printf_chk@plt+0x2d24a>
   335e4:			; <UNDEFINED> instruction: 0xf8ca1202
   335e8:	bmi	2fb670 <_ZdlPv@@Base+0x2b7e80>
   335ec:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   335f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   335f4:	subsmi	r9, sl, r1, lsl #22
   335f8:	andlt	sp, r2, r2, lsl #2
   335fc:			; <UNDEFINED> instruction: 0x87f0e8bd
   33600:	stcl	7, cr15, [sl, #888]!	; 0x378
   33604:	andeq	sl, r3, r0, lsr #15
   33608:	andeq	r0, r0, ip, ror r1
   3360c:	andeq	sl, r3, r6, lsl #15
   33610:	andeq	r0, r0, r4, ror r2
   33614:	muleq	r0, r0, r2
   33618:	strdeq	sl, [r3], -r2
   3361c:	blmi	1d85ff4 <_ZdlPv@@Base+0x1d42804>
   33620:	push	{r1, r3, r4, r5, r6, sl, lr}
   33624:			; <UNDEFINED> instruction: 0x46054ff0
   33628:	addlt	r6, r3, r0, lsl #20
   3362c:			; <UNDEFINED> instruction: 0x460c58d3
   33630:	ldmdavs	fp, {r0, r4, r5, r6, r8, r9, sl, fp, lr}
   33634:			; <UNDEFINED> instruction: 0xf04f9301
   33638:	ldrbtmi	r0, [pc], #-768	; 33640 <__printf_chk@plt+0x21210>
   3363c:			; <UNDEFINED> instruction: 0xf0002800
   33640:	stmdavs	r3, {r2, r3, r6, r7, pc}
   33644:			; <UNDEFINED> instruction: 0x3098f8d3
   33648:			; <UNDEFINED> instruction: 0x46014798
   3364c:			; <UNDEFINED> instruction: 0xf00b4668
   33650:	bvs	a71924 <_ZdlPv@@Base+0xa2e134>
   33654:			; <UNDEFINED> instruction: 0xf8d36803
   33658:			; <UNDEFINED> instruction: 0x47983090
   3365c:	ldmpl	fp!, {r0, r1, r2, r5, r6, r8, r9, fp, lr}^
   33660:	pkhbtmi	r6, r0, fp, lsl #16
   33664:	addsmi	r6, r8, #232, 18	; 0x3a0000
   33668:			; <UNDEFINED> instruction: 0xf8dddb28
   3366c:	ldrbmi	fp, [r9], -r0
   33670:	ldcl	7, cr15, [r4, #888]!	; 0x378
   33674:	bvs	1906004 <_ZdlPv@@Base+0x18c2814>
   33678:	andge	pc, r2, r7, asr r8	; <UNPREDICTABLE>
   3367c:	strmi	r4, [r9], r6, lsl #12
   33680:	ldrdne	pc, [r0], -sl
   33684:	teqle	r3, r0, lsl #28
   33688:	tstcc	r9, r1, lsl #22	; <UNPREDICTABLE>
   3368c:	stmdavs	r3, {r3, r5, r9, fp, sp, lr}
   33690:	rsbvs	r6, r1, #3588096	; 0x36c000
   33694:	blmi	17054fc <_ZdlPv@@Base+0x16c1d0c>
   33698:	ldmpl	fp!, {r1, r5, r9, fp, sp, lr}^
   3369c:	blx	10d712 <_ZdlPv@@Base+0xc9f22>
   336a0:	eorvs	r2, r0, #0
   336a4:	blmi	150600c <_ZdlPv@@Base+0x14c281c>
   336a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   336ac:	blls	8d71c <_ZdlPv@@Base+0x49f2c>
   336b0:			; <UNDEFINED> instruction: 0xf040405a
   336b4:	mullt	r3, fp, r0
   336b8:	svchi	0x00f0e8bd
   336bc:	submi	r9, r0, #0, 18
   336c0:	stcl	7, cr15, [ip, #888]	; 0x378
   336c4:	stmdacs	r0, {r0, r3, r7, r9, sl, lr}
   336c8:	bvs	a67bd0 <_ZdlPv@@Base+0xa243e0>
   336cc:	ldmibvs	fp, {r0, r1, fp, sp, lr}^
   336d0:	bmi	1345538 <_ZdlPv@@Base+0x1301d48>
   336d4:	blmi	12cdf60 <_ZdlPv@@Base+0x128a770>
   336d8:	bvs	18c99d4 <_ZdlPv@@Base+0x18861e4>
   336dc:	blx	18d79a <_ZdlPv@@Base+0x149faa>
   336e0:	eorvs	r1, r0, #0
   336e4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   336e8:	tstcs	r1, r9, lsl #22	; <UNPREDICTABLE>
   336ec:	ldrb	r6, [r9, r1, ror #4]
   336f0:	movwcc	pc, #47873	; 0xbb01	; <UNPREDICTABLE>
   336f4:			; <UNDEFINED> instruction: 0xf1b86263
   336f8:	andle	r0, r8, r0, lsl #30
   336fc:	strtmi	r6, [r1], -r8, lsr #20
   33700:			; <UNDEFINED> instruction: 0xf8d36803
   33704:			; <UNDEFINED> instruction: 0x479830b4
   33708:	ldrdne	pc, [r0], -sl
   3370c:	blx	8e0a2 <_ZdlPv@@Base+0x4a8b2>
   33710:	cdpcc	3, 0, cr3, cr1, cr9, {0}
   33714:	rsbvs	r2, r3, #0, 28
   33718:	bvs	a6ab58 <_ZdlPv@@Base+0xa27368>
   3371c:	stmdavs	r3, {r0, r5, r9, sl, lr}
   33720:	ldrsbtcc	pc, [r4], r3	; <UNPREDICTABLE>
   33724:	bvs	18c558c <_ZdlPv@@Base+0x1881d9c>
   33728:	vmlacc.f64	d9, d1, d0
   3372c:	ldrdne	pc, [r0], -sl
   33730:	movwcs	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
   33734:	mvnsle	r6, r3, ror #4
   33738:	blcs	4ddcc <_ZdlPv@@Base+0xa5dc>
   3373c:	bvs	a67a0c <_ZdlPv@@Base+0xa2421c>
   33740:	stmdavs	r3, {r0, r5, r9, sl, lr}
   33744:	ldrsbtcc	pc, [r0], r3	; <UNPREDICTABLE>
   33748:			; <UNDEFINED> instruction: 0xe7ab4798
   3374c:	vmlane.f64	d20, d6, d28
   33750:			; <UNDEFINED> instruction: 0xf8572e00
   33754:	stcle	0, cr10, [lr, #-12]
   33758:	strtmi	r6, [r1], -r8, lsr #20
   3375c:			; <UNDEFINED> instruction: 0xf8d36803
   33760:			; <UNDEFINED> instruction: 0x479830b4
   33764:	bls	4e108 <_ZdlPv@@Base+0xa918>
   33768:			; <UNDEFINED> instruction: 0xf8da3e01
   3376c:	blx	bf776 <_ZdlPv@@Base+0x7bf86>
   33770:	rsbvs	r7, r3, #1275068416	; 0x4c000000
   33774:			; <UNDEFINED> instruction: 0xf1b8d1f0
   33778:	andsle	r0, fp, r0, lsl #30
   3377c:	strtmi	r6, [r1], -r8, lsr #20
   33780:			; <UNDEFINED> instruction: 0xf8d36803
   33784:			; <UNDEFINED> instruction: 0x479830b4
   33788:			; <UNDEFINED> instruction: 0xf8da6a61
   3378c:	stmibvs	r2!, {ip, sp}
   33790:	tstne	r3, r9, lsl #22	; <UNPREDICTABLE>
   33794:	cmplt	r2, r1, ror #4
   33798:	strtmi	r6, [r1], -r8, lsr #20
   3379c:			; <UNDEFINED> instruction: 0xf8d36803
   337a0:			; <UNDEFINED> instruction: 0x479830b0
   337a4:	ldrdcc	pc, [r0], -sl
   337a8:	bls	4e134 <_ZdlPv@@Base+0xa944>
   337ac:	tstne	r3, #2048	; 0x800	; <UNPREDICTABLE>
   337b0:	ldrb	r6, [r7, -r3, ror #4]!
   337b4:			; <UNDEFINED> instruction: 0xb12b69a3
   337b8:	strtmi	r6, [r1], -r8, lsr #20
   337bc:			; <UNDEFINED> instruction: 0xf8d36803
   337c0:			; <UNDEFINED> instruction: 0x479830b0
   337c4:	bvs	18da3cc <_ZdlPv@@Base+0x1896bdc>
   337c8:	ldrdne	pc, [r0], -sl
   337cc:	bl	fe904140 <_ZdlPv@@Base+0xfe8c0950>
   337d0:	blx	75bfe <_ZdlPv@@Base+0x3240e>
   337d4:	rsbvs	r2, r2, #-1879048192	; 0x90000000
   337d8:	bmi	2ad570 <_ZdlPv@@Base+0x269d80>
   337dc:	bvs	128df84 <_ZdlPv@@Base+0x124a794>
   337e0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r7, fp, ip, lr}
   337e4:	movwne	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   337e8:	ldrb	r6, [fp, -r3, ror #4]
   337ec:	ldcl	7, cr15, [r4], #888	; 0x378
   337f0:	andeq	sl, r3, r0, asr #13
   337f4:	andeq	r0, r0, ip, ror r1
   337f8:	andeq	sl, r3, r6, lsr #13
   337fc:	andeq	r0, r0, r8, lsl r2
   33800:	andeq	r0, r0, r4, ror r2
   33804:	muleq	r0, r0, r2
   33808:	andeq	sl, r3, r8, lsr r6
   3380c:			; <UNDEFINED> instruction: 0x4605b538
   33810:	ldrmi	fp, [ip], -r3, asr #2
   33814:	strtmi	r6, [r0], -r3, lsr #16
   33818:	cfmsub32vs	mvax1, mvfx4, mvfx11, mvfx9
   3381c:	stmdavs	r4!, {r3, r4, r7, r8, r9, sl, lr}^
   33820:	mvnsle	r2, r0, lsl #24
   33824:	andcs	r6, sl, r9, ror #19
   33828:	ldrhtmi	lr, [r8], -sp
   3382c:	stcllt	7, cr15, [r6, #-888]	; 0xfffffc88
   33830:	eorcs	r6, r0, r9, asr #19
   33834:	stcllt	7, cr15, [r2, #-888]	; 0xfffffc88
   33838:	strmi	r4, [r8], -r3, lsl #12
   3383c:			; <UNDEFINED> instruction: 0xf7de69d9
   33840:	svclt	0x0000bcd7
   33844:	strmi	r4, [r8], -r3, lsl #12
   33848:			; <UNDEFINED> instruction: 0xf7de69d9
   3384c:	svclt	0x0000bcd1
   33850:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   33854:	stmdbcs	r1, {r0, r3, r4, fp, sp, lr}
   33858:	ldmdavs	fp, {r0, r1, r3, r8, sl, fp, ip, lr, pc}^
   3385c:	and	r2, r2, r1
   33860:	addmi	r3, r8, #1
   33864:			; <UNDEFINED> instruction: 0xf853d003
   33868:	bcs	3f480 <__printf_chk@plt+0x2d050>
   3386c:			; <UNDEFINED> instruction: 0xf00fd1f8
   33870:	andcs	fp, r1, r7, lsr pc
   33874:	svclt	0x0000e7fb
   33878:	andeq	r3, r4, r2, lsl #1
   3387c:	mvnsmi	lr, sp, lsr #18
   33880:	stmdbvs	r7, {r0, r2, r3, r9, sl, lr}^
   33884:			; <UNDEFINED> instruction: 0xf8df4616
   33888:	ldrbtmi	r8, [r8], #48	; 0x30
   3388c:	stmibvs	r7, {r0, r1, r2, r5, r8, ip, sp, pc}
   33890:	stmdavs	r4, {r0, r1, r2, r4, r8, ip, sp, pc}
   33894:	strmi	r6, [r0, r4, ror #23]!
   33898:	blmi	2860c0 <_ZdlPv@@Base+0x2428d0>
   3389c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   338a0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   338a4:	ldmdavs	r8, {r0, r4, fp, sp, lr}
   338a8:			; <UNDEFINED> instruction: 0xf106fb01
   338ac:			; <UNDEFINED> instruction: 0xf005fb00
   338b0:	ldrhmi	lr, [r0, #141]!	; 0x8d
   338b4:	stmiblt	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   338b8:	andeq	sl, r3, r6, asr r4
   338bc:	andeq	r0, r0, r4, ror r2
   338c0:	muleq	r0, r0, r2
   338c4:			; <UNDEFINED> instruction: 0x4605b570
   338c8:	ldrbtmi	r4, [lr], #-3619	; 0xfffff1dd
   338cc:	addmi	r6, r4, #52, 16	; 0x340000
   338d0:	blmi	8ea9c0 <_ZdlPv@@Base+0x8a71d0>
   338d4:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}^
   338d8:			; <UNDEFINED> instruction: 0xb124230a
   338dc:	movteq	lr, #19204	; 0x4b04
   338e0:	bicsvc	lr, r3, #3072	; 0xc00
   338e4:	adcmi	r1, fp, #91	; 0x5b
   338e8:	bmi	7aad90 <_ZdlPv@@Base+0x7675a0>
   338ec:	andsvs	r4, r3, sl, ror r4
   338f0:	rsbmi	pc, r0, #111	; 0x6f
   338f4:	svclt	0x00344293
   338f8:			; <UNDEFINED> instruction: 0xf04f0098
   338fc:			; <UNDEFINED> instruction: 0xf7de30ff
   33900:	blmi	66e948 <_ZdlPv@@Base+0x62b158>
   33904:	subsvs	r4, r8, fp, ror r4
   33908:	ldmiblt	lr, {r2, r7, r8, fp, ip, sp, pc}
   3390c:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
   33910:	addmi	r6, r4, #24, 16	; 0x180000
   33914:	ldmdavs	sl, {r0, r3, r9, fp, ip, lr, pc}^
   33918:	bl	bbd20 <_ZdlPv@@Base+0x78530>
   3391c:	bl	b4734 <_ZdlPv@@Base+0x70f44>
   33920:			; <UNDEFINED> instruction: 0xf8430280
   33924:	addsmi	r1, r3, #4, 22	; 0x1000
   33928:	ldfltp	f5, [r0, #-1004]!	; 0xfffffc14
   3392c:	ldrtmi	r0, [r1], -r2, lsr #1
   33930:	ldcl	7, cr15, [r4], {222}	; 0xde
   33934:			; <UNDEFINED> instruction: 0xf7de4630
   33938:	strb	lr, [r7, ip, lsl #25]!
   3393c:			; <UNDEFINED> instruction: 0xf1054a0b
   33940:	ldrbtmi	r0, [sl], #-778	; 0xfffffcf6
   33944:	bfi	r6, r3, #0, #20
   33948:	vmla.i8	d20, d1, d9
   3394c:	ldrbtmi	r6, [r9], #-229	; 0xffffff1b
   33950:	ldc2l	0, cr15, [lr, #-44]	; 0xffffffd4
   33954:			; <UNDEFINED> instruction: 0xe7bc6834
   33958:	andeq	r3, r4, sl
   3395c:	andeq	r3, r4, r0
   33960:	andeq	r2, r4, r8, ror #31
   33964:	ldrdeq	r2, [r4], -r0
   33968:	andeq	r2, r4, r6, asr #31
   3396c:	muleq	r4, r2, pc	; <UNPREDICTABLE>
   33970:	andeq	r6, r1, sl, lsl #5
   33974:	ldrlt	r6, [r8, #-2562]!	; 0xfffff5fe
   33978:	addsmi	r6, sl, #45056	; 0xb000
   3397c:	andcs	sp, r0, r1
   33980:			; <UNDEFINED> instruction: 0x4605bd38
   33984:	ldmdblt	r2!, {r2, r3, r9, sl, lr}
   33988:	bvs	fe90e430 <_ZdlPv@@Base+0xfe8cac40>
   3398c:	blx	fec3a494 <_ZdlPv@@Base+0xfebf6ca4>
   33990:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   33994:	stmibvs	r9, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   33998:			; <UNDEFINED> instruction: 0xf7de69c0
   3399c:	stmdacs	r0, {r1, r4, r8, sl, fp, sp, lr, pc}
   339a0:	ldrb	sp, [r1, sp, ror #3]!
   339a4:	svcmi	0x00f8e92d
   339a8:			; <UNDEFINED> instruction: 0xf8df4606
   339ac:			; <UNDEFINED> instruction: 0x460c8138
   339b0:	ldrbtmi	r4, [r8], #2893	; 0xb4d
   339b4:			; <UNDEFINED> instruction: 0xf85869c2
   339b8:	stmdavs	fp!, {r0, r1, ip, lr}
   339bc:	ble	2c442c <_ZdlPv@@Base+0x280c3c>
   339c0:	bvs	2866f0 <_ZdlPv@@Base+0x242f00>
   339c4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   339c8:	blx	10da3e <_ZdlPv@@Base+0xca24e>
   339cc:	eorvs	r1, r2, #536870912	; 0x20000000
   339d0:	subsmi	r6, fp, #3194880	; 0x30c000
   339d4:	bvs	c4c0e8 <_ZdlPv@@Base+0xc088f8>
   339d8:	subsle	r2, sl, r0, lsl #16
   339dc:	ldmibvs	fp, {r0, r1, fp, sp, lr}^
   339e0:			; <UNDEFINED> instruction: 0xf8d54798
   339e4:	ldrbmi	sl, [r0, #-0]
   339e8:	ldclle	6, cr4, [sp, #-28]	; 0xffffffe4
   339ec:			; <UNDEFINED> instruction: 0xb01cf8d6
   339f0:	ldrbmi	r4, [r8], -r1, lsl #12
   339f4:	ldc	7, cr15, [r2], #-888	; 0xfffffc88
   339f8:	strmi	r4, [r9], r5, lsl #12
   339fc:	ldmdbmi	fp!, {r3, r5, r7, r8, fp, ip, sp, pc}
   33a00:	streq	lr, [r7, -fp, lsr #23]
   33a04:	bl	20e298 <_ZdlPv@@Base+0x1caaa8>
   33a08:	stmibvs	r2!, {r0, r1, r2, r4, r6, r7, r8, sl, ip, sp, lr}
   33a0c:	andhi	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   33a10:			; <UNDEFINED> instruction: 0xf8d8106d
   33a14:	blx	177a1e <_ZdlPv@@Base+0x13422e>
   33a18:	eorvs	r3, r3, #67108864	; 0x4000000
   33a1c:	blne	20220cc <_ZdlPv@@Base+0x1fde8dc>
   33a20:	strcc	pc, [r7, -r1, lsl #22]
   33a24:	pop	{r0, r1, r2, r5, r9, sp, lr}
   33a28:	strmi	r8, [sl, #4088]	; 0xff8
   33a2c:	vstrcc	d13, [r1, #-92]	; 0xffffffa4
   33a30:	stmibvs	r3!, {r0, r3, r4, r5, r6, r7, sl, ip, lr, pc}
   33a34:			; <UNDEFINED> instruction: 0xb1234621
   33a38:	stmdavs	r3, {r4, r5, r9, fp, sp, lr}
   33a3c:	ldrsbtcc	pc, [r0], r3	; <UNPREDICTABLE>
   33a40:	stccc	7, cr4, [r1, #-608]	; 0xfffffda0
   33a44:	pop	{r0, r2, r4, r5, r6, r7, r9, ip, lr, pc}
   33a48:	bvs	c57a30 <_ZdlPv@@Base+0xc14240>
   33a4c:	stmdavs	r3, {r0, r5, r9, sl, lr}
   33a50:	ldrsbtcc	pc, [r0], r3	; <UNPREDICTABLE>
   33a54:			; <UNDEFINED> instruction: 0xf8d84798
   33a58:	bvs	8f7a60 <_ZdlPv@@Base+0x8b4270>
   33a5c:	bvs	c6d9e0 <_ZdlPv@@Base+0xc2a1f0>
   33a60:			; <UNDEFINED> instruction: 0xf8d36803
   33a64:			; <UNDEFINED> instruction: 0x47983094
   33a68:	eorsle	r2, r1, r0, lsl #16
   33a6c:			; <UNDEFINED> instruction: 0xb12b69a3
   33a70:			; <UNDEFINED> instruction: 0x46216a30
   33a74:			; <UNDEFINED> instruction: 0xf8d36803
   33a78:			; <UNDEFINED> instruction: 0x479830b0
   33a7c:	bl	fea866f0 <_ZdlPv@@Base+0xfea42f00>
   33a80:	bvs	8b56a4 <_ZdlPv@@Base+0x871eb4>
   33a84:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   33a88:	blx	10dafe <_ZdlPv@@Base+0xca30e>
   33a8c:	eorvs	r2, r7, #1835008	; 0x1c0000
   33a90:	bmi	5ed9cc <_ZdlPv@@Base+0x5aa1dc>
   33a94:	bvs	88e268 <_ZdlPv@@Base+0x84aa78>
   33a98:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   33a9c:	blx	cdaee <_ZdlPv@@Base+0x8a2fe>
   33aa0:	eorvs	r1, r3, #201326592	; 0xc000000
   33aa4:	svchi	0x00f8e8bd
   33aa8:	ldmdami	r2, {r0, r4, r8, r9, fp, lr}
   33aac:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   33ab0:			; <UNDEFINED> instruction: 0x461a4478
   33ab4:			; <UNDEFINED> instruction: 0xf7f24619
   33ab8:	bmi	37208c <_ZdlPv@@Base+0x32e89c>
   33abc:	bvs	88e284 <_ZdlPv@@Base+0x84aa94>
   33ac0:	andcc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   33ac4:	blx	4db3a <_ZdlPv@@Base+0xa34a>
   33ac8:	eorvs	r1, r3, #201326592	; 0xc000000
   33acc:	svchi	0x00f8e8bd
   33ad0:	bvs	a066f0 <_ZdlPv@@Base+0x9c2f00>
   33ad4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   33ad8:	blx	8db46 <_ZdlPv@@Base+0x4a356>
   33adc:	eorvs	r7, r7, #2359296	; 0x240000
   33ae0:	svclt	0x0000e7a5
   33ae4:	andeq	sl, r3, lr, lsr #6
   33ae8:	andeq	r0, r0, r4, asr #3
   33aec:	muleq	r0, r0, r2
   33af0:	andeq	r0, r0, r8, asr #4
   33af4:	andeq	r6, r1, r8, asr #2
   33af8:			; <UNDEFINED> instruction: 0x4604b570
   33afc:	strmi	r4, [lr], -r8, lsl #12
   33b00:			; <UNDEFINED> instruction: 0xf7f14615
   33b04:	msrvs	SPSR_, sp	; <illegal shifter operand>
   33b08:	stmdavs	r3!, {r3, r4, r5, r8, ip, sp, pc}
   33b0c:	ldrtmi	r4, [r1], -sl, lsr #12
   33b10:	pop	{r5, r9, sl, lr}
   33b14:	blvs	fe703cdc <_ZdlPv@@Base+0xfe6c04ec>
   33b18:	ldcllt	7, cr4, [r0, #-96]!	; 0xffffffa0
   33b1c:	andscs	r6, r4, #3194880	; 0x30c000
   33b20:	tstcs	r1, r2, lsl #16
   33b24:			; <UNDEFINED> instruction: 0xf7de4478
   33b28:	svclt	0x0000bbd1
   33b2c:	andeq	r6, r1, r0, lsl r1
   33b30:	bmi	286758 <_ZdlPv@@Base+0x242f68>
   33b34:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   33b38:	stmibvs	r4, {r0, r1, r3, r4, r7, fp, ip, lr}^
   33b3c:	ldmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
   33b40:			; <UNDEFINED> instruction: 0xf0006960
   33b44:	ldclt	0, cr0, [r0, #-32]	; 0xffffffe0
   33b48:	blx	fe9f1b18 <_ZdlPv@@Base+0xfe9ae328>
   33b4c:			; <UNDEFINED> instruction: 0xf0006960
   33b50:	ldclt	0, cr0, [r0, #-32]	; 0xffffffe0
   33b54:	andeq	sl, r3, ip, lsr #3
   33b58:	andeq	r0, r0, r0, lsl r2
   33b5c:	bmi	286784 <_ZdlPv@@Base+0x242f94>
   33b60:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   33b64:	stmibvs	r4, {r0, r1, r3, r4, r7, fp, ip, lr}^
   33b68:	ldmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
   33b6c:			; <UNDEFINED> instruction: 0xf0006960
   33b70:	ldclt	0, cr0, [r0, #-64]	; 0xffffffc0
   33b74:	blx	fe471b44 <_ZdlPv@@Base+0xfe42e354>
   33b78:			; <UNDEFINED> instruction: 0xf0006960
   33b7c:	ldclt	0, cr0, [r0, #-64]	; 0xffffffc0
   33b80:	andeq	sl, r3, r0, lsl #3
   33b84:	andeq	r0, r0, r0, lsl r2
   33b88:	movwne	lr, #31184	; 0x79d0
   33b8c:			; <UNDEFINED> instruction: 0xf00d6898
   33b90:	svclt	0x0000b89f
   33b94:	bmi	6467f8 <_ZdlPv@@Base+0x603008>
   33b98:	stmdavs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
   33b9c:			; <UNDEFINED> instruction: 0x4604b570
   33ba0:			; <UNDEFINED> instruction: 0xf8d1589d
   33ba4:	stmdavs	lr!, {r2, r3, r4, r5, r7, ip, sp}
   33ba8:	ldmdbmi	r4, {r3, r4, r7, r8, r9, sl, lr}
   33bac:			; <UNDEFINED> instruction: 0x46024479
   33bb0:			; <UNDEFINED> instruction: 0xf0114630
   33bb4:	stmdbvs	r3!, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   33bb8:	ldmdbmi	r1, {r0, r1, r5, r8, ip, sp, pc}
   33bbc:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   33bc0:	blx	1e6fc0c <_ZdlPv@@Base+0x1e2c41c>
   33bc4:	stmdavs	r8!, {r0, r1, r5, r6, r7, fp, sp, lr}
   33bc8:	stmdbmi	lr, {r0, r1, r5, r8, ip, sp, pc}
   33bcc:			; <UNDEFINED> instruction: 0xf0114479
   33bd0:	stmdavs	r8!, {r0, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   33bd4:	stmdbvs	r2!, {r2, r3, r8, fp, lr}^
   33bd8:			; <UNDEFINED> instruction: 0xf0114479
   33bdc:	stmdbmi	fp, {r0, r1, r3, r5, r6, r9, fp, ip, sp, lr, pc}
   33be0:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   33be4:	blx	19efc30 <_ZdlPv@@Base+0x19ac440>
   33be8:	pop	{r3, r5, fp, sp, lr}
   33bec:			; <UNDEFINED> instruction: 0xf7de4070
   33bf0:	svclt	0x0000bbd9
   33bf4:	andeq	sl, r3, r8, asr #2
   33bf8:	andeq	r0, r0, r0, lsr r2
   33bfc:	andeq	r6, r1, r0, lsr #1
   33c00:	muleq	r1, r6, r0
   33c04:	muleq	r1, r8, r0
   33c08:	muleq	r1, r8, r0
   33c0c:	muleq	r1, lr, r0
   33c10:			; <UNDEFINED> instruction: 0x4604b5f8
   33c14:	bmi	7c6890 <_ZdlPv@@Base+0x7830a0>
   33c18:	stmdavs	r6, {r0, r1, r3, r4, r5, r6, sl, lr}
   33c1c:	ldmpl	sp, {r0, r6, r7, r8, fp, sp, lr}
   33c20:	ldrsbtcc	pc, [ip], r6	; <UNPREDICTABLE>
   33c24:	stmdavs	lr!, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr}
   33c28:	ldmdbmi	sl, {r3, r4, r7, r8, r9, sl, lr}
   33c2c:			; <UNDEFINED> instruction: 0x46024479
   33c30:			; <UNDEFINED> instruction: 0xf0114630
   33c34:	movwlt	pc, #31295	; 0x7a3f	; <UNPREDICTABLE>
   33c38:			; <UNDEFINED> instruction: 0x463a4917
   33c3c:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   33c40:	blx	e6fc8c <_ZdlPv@@Base+0xe2c49c>
   33c44:			; <UNDEFINED> instruction: 0xb1236923
   33c48:	stmdavs	r8!, {r2, r4, r8, fp, lr}
   33c4c:			; <UNDEFINED> instruction: 0xf0114479
   33c50:	stmiavs	r0!, {r0, r4, r5, r9, fp, ip, sp, lr, pc}^
   33c54:			; <UNDEFINED> instruction: 0xf7feb108
   33c58:	ldmdbmi	r1, {r0, r2, r4, r7, fp, ip, sp, lr, pc}
   33c5c:	stmdavs	r8!, {r1, r5, r6, r8, fp, sp, lr}
   33c60:			; <UNDEFINED> instruction: 0xf0114479
   33c64:	stmdbmi	pc, {r0, r1, r2, r5, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   33c68:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
   33c6c:	blx	8efcb8 <_ZdlPv@@Base+0x8ac4c8>
   33c70:	pop	{r3, r5, fp, sp, lr}
   33c74:			; <UNDEFINED> instruction: 0xf7de40f8
   33c78:	stmibvs	r3!, {r0, r2, r4, r7, r8, r9, fp, ip, sp, pc}^
   33c7c:	stmdavs	r8!, {r1, r3, r8, fp, lr}
   33c80:	ldrbtmi	r6, [r9], #-3034	; 0xfffff426
   33c84:	blx	5efcd0 <_ZdlPv@@Base+0x5ac4e0>
   33c88:	svclt	0x0000e7dc
   33c8c:	andeq	sl, r3, r8, asr #1
   33c90:	andeq	r0, r0, r0, lsr r2
   33c94:	andeq	r6, r1, r8, asr r0
   33c98:	andeq	r3, r1, r6, lsr pc
   33c9c:	andeq	r6, r1, r8
   33ca0:	andeq	r6, r1, r0, lsl r0
   33ca4:	andeq	r6, r1, r6, lsr #32
   33ca8:	andeq	r6, r1, sl
   33cac:	strmi	r4, [r8], -r3, lsl #12
   33cb0:			; <UNDEFINED> instruction: 0xf7ed4619
   33cb4:	svclt	0x0000be25
   33cb8:			; <UNDEFINED> instruction: 0x4604b510
   33cbc:	tstcs	pc, r8, lsl #12
   33cc0:	stc2	7, cr15, [sl, #-948]!	; 0xfffffc4c
   33cc4:	strtmi	r6, [r0], -r3, lsr #16
   33cc8:			; <UNDEFINED> instruction: 0x4010e8bd
   33ccc:			; <UNDEFINED> instruction: 0x4718685b
   33cd0:			; <UNDEFINED> instruction: 0x4606b570
   33cd4:	teqlt	ip, r4, lsl #21
   33cd8:			; <UNDEFINED> instruction: 0x2120460d
   33cdc:			; <UNDEFINED> instruction: 0xf7ed4628
   33ce0:	stmiavs	r4!, {r0, r1, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   33ce4:	mvnsle	r2, r0, lsl #24
   33ce8:			; <UNDEFINED> instruction: 0x46306833
   33cec:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   33cf0:			; <UNDEFINED> instruction: 0x4718685b
   33cf4:			; <UNDEFINED> instruction: 0x4604b510
   33cf8:	orrcs	r4, r7, r8, lsl #12
   33cfc:	stc2	7, cr15, [ip, #-948]	; 0xfffffc4c
   33d00:	strtmi	r6, [r0], -r3, lsr #16
   33d04:			; <UNDEFINED> instruction: 0x4010e8bd
   33d08:			; <UNDEFINED> instruction: 0x4718685b
   33d0c:			; <UNDEFINED> instruction: 0x4604b510
   33d10:	strmi	r6, [r8], -r3, ror #19
   33d14:	mrcvc	15, 2, r7, cr9, cr10, {0}
   33d18:	svclt	0x00182900
   33d1c:	tstle	r6, r0, lsl #20
   33d20:	stmdblt	r1!, {r0, r3, r4, r9, sl, fp, ip, sp, lr}
   33d24:	pop	{r0, r5, r9, sl, lr}
   33d28:			; <UNDEFINED> instruction: 0xf7ed4010
   33d2c:			; <UNDEFINED> instruction: 0xf7edbde9
   33d30:	stmdavs	r3!, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   33d34:	pop	{r5, r9, sl, lr}
   33d38:	ldmdavs	fp, {r4, lr}^
   33d3c:	svclt	0x00004718
   33d40:			; <UNDEFINED> instruction: 0x4604b510
   33d44:	strmi	r6, [r8], -r3, ror #19
   33d48:	mrcvc	15, 2, r7, cr9, cr10, {0}
   33d4c:	svclt	0x00182900
   33d50:	tstle	r6, r0, lsl #20
   33d54:	stmdblt	r1!, {r0, r3, r4, r9, sl, fp, ip, sp, lr}
   33d58:	pop	{r0, r5, r9, sl, lr}
   33d5c:			; <UNDEFINED> instruction: 0xf7ed4010
   33d60:			; <UNDEFINED> instruction: 0xf7edbdcf
   33d64:	stmdavs	r3!, {r0, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   33d68:	pop	{r5, r9, sl, lr}
   33d6c:	ldmdavs	fp, {r4, lr}^
   33d70:	svclt	0x00004718
   33d74:			; <UNDEFINED> instruction: 0x4605b538
   33d78:	andscc	r4, ip, ip, lsl #12
   33d7c:			; <UNDEFINED> instruction: 0xf7ee311c
   33d80:	msrlt	R8_usr, sp
   33d84:	stcvs	12, cr6, [r3], #-168	; 0xffffff58
   33d88:	mulle	r1, sl, r2
   33d8c:	ldclt	0, cr2, [r8, #-0]
   33d90:	stclvs	12, cr6, [r3], #-424	; 0xfffffe58
   33d94:			; <UNDEFINED> instruction: 0xd1f9429a
   33d98:	stcvs	12, cr6, [r3], #680	; 0x2a8
   33d9c:			; <UNDEFINED> instruction: 0xd1f5429a
   33da0:	stclvs	12, cr6, [r3], #928	; 0x3a0
   33da4:	blx	fec3a8ac <_ZdlPv@@Base+0xfebf70bc>
   33da8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   33dac:	svclt	0x0000bd38
   33db0:			; <UNDEFINED> instruction: 0x46014b14
   33db4:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   33db8:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   33dbc:			; <UNDEFINED> instruction: 0x4604b510
   33dc0:	andeq	pc, r8, r3, lsl #2
   33dc4:	ldrbtmi	r4, [ip], #2833	; 0xb11
   33dc8:			; <UNDEFINED> instruction: 0xf85cb082
   33dcc:	ldmdavs	fp, {r0, r1, ip, sp}
   33dd0:			; <UNDEFINED> instruction: 0xf04f9301
   33dd4:			; <UNDEFINED> instruction: 0xf7df0300
   33dd8:	cmnlt	r8, r7, asr #31	; <UNPREDICTABLE>
   33ddc:	andcs	r4, r0, #1048576	; 0x100000
   33de0:			; <UNDEFINED> instruction: 0xf0104668
   33de4:	bmi	2f2d30 <_ZdlPv@@Base+0x2af540>
   33de8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   33dec:	ldmpl	r3, {fp, ip, pc}^
   33df0:	blls	8de60 <_ZdlPv@@Base+0x4a670>
   33df4:	qaddle	r4, sl, r3
   33df8:	ldclt	0, cr11, [r0, #-8]
   33dfc:	ldrb	r9, [r2, r0, lsl #8]!
   33e00:	stmib	sl!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33e04:	andeq	r2, r4, sl, lsl fp
   33e08:	andeq	r9, r3, sl, lsl pc
   33e0c:	andeq	r0, r0, ip, ror r1
   33e10:	strdeq	r9, [r3], -r6
   33e14:	andcs	fp, r1, r0, lsl r5
   33e18:	ldc2	7, cr15, [sl], {247}	; 0xf7
   33e1c:	strmi	fp, [r4], -r8, ror #2
   33e20:			; <UNDEFINED> instruction: 0xf7f72000
   33e24:	adcmi	pc, r0, #38144	; 0x9500
   33e28:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   33e2c:	stmdami	fp, {r0, r3, r8, ip, lr, pc}
   33e30:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   33e34:			; <UNDEFINED> instruction: 0xf7e03008
   33e38:	pop	{r0, r1, r5, r6, fp, ip, sp, lr, pc}
   33e3c:			; <UNDEFINED> instruction: 0xf7f64010
   33e40:	blmi	223904 <_ZdlPv@@Base+0x1e0114>
   33e44:	strtmi	r4, [r1], -r2, lsl #12
   33e48:			; <UNDEFINED> instruction: 0xf103447b
   33e4c:			; <UNDEFINED> instruction: 0xf7df0008
   33e50:	pop	{r0, r1, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   33e54:			; <UNDEFINED> instruction: 0xf7f64010
   33e58:	svclt	0x0000bea3
   33e5c:	andeq	r2, r4, r2, lsr #21
   33e60:	andeq	r2, r4, ip, lsl #21
   33e64:	blmi	5866bc <_ZdlPv@@Base+0x542ecc>
   33e68:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   33e6c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   33e70:	movwls	r6, #6171	; 0x181b
   33e74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33e78:	blx	ffcf1e54 <_ZdlPv@@Base+0xffcae664>
   33e7c:	movwcs	fp, #6528	; 0x1980
   33e80:	ldrbtmi	r4, [sl], #-2575	; 0xfffff5f1
   33e84:			; <UNDEFINED> instruction: 0xf7f66013
   33e88:	bmi	3f38bc <_ZdlPv@@Base+0x3b00cc>
   33e8c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   33e90:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33e94:	subsmi	r9, sl, r1, lsl #22
   33e98:	andlt	sp, r3, fp, lsl #2
   33e9c:	blx	17201a <_ZdlPv@@Base+0x12e82a>
   33ea0:			; <UNDEFINED> instruction: 0xf00a4668
   33ea4:	stmdacs	r0, {r0, r1, r2, r3, r6, r9, fp, ip, sp, lr, pc}
   33ea8:	blls	68254 <_ZdlPv@@Base+0x24a64>
   33eac:	stmiale	r6!, {r1, r8, r9, fp, sp}^
   33eb0:			; <UNDEFINED> instruction: 0xf7dee7e6
   33eb4:	svclt	0x0000e992
   33eb8:	andeq	r9, r3, r8, ror lr
   33ebc:	andeq	r0, r0, ip, ror r1
   33ec0:	andeq	sl, r3, lr, asr #3
   33ec4:	andeq	r9, r3, r2, asr lr
   33ec8:	blmi	586720 <_ZdlPv@@Base+0x542f30>
   33ecc:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   33ed0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   33ed4:	movwls	r6, #6171	; 0x181b
   33ed8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   33edc:	blx	ff071eb8 <_ZdlPv@@Base+0xff02e6c8>
   33ee0:	movwcs	fp, #6528	; 0x1980
   33ee4:	ldrbtmi	r4, [sl], #-2575	; 0xfffff5f1
   33ee8:			; <UNDEFINED> instruction: 0xf7f66053
   33eec:	bmi	3f3858 <_ZdlPv@@Base+0x3b0068>
   33ef0:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   33ef4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   33ef8:	subsmi	r9, sl, r1, lsl #22
   33efc:	andlt	sp, r3, ip, lsl #2
   33f00:	blx	17207e <_ZdlPv@@Base+0x12e88e>
   33f04:			; <UNDEFINED> instruction: 0xf00a4668
   33f08:	stmdacs	r0, {r0, r2, r3, r4, r9, fp, ip, sp, lr, pc}
   33f0c:	blls	682b8 <_ZdlPv@@Base+0x24ac8>
   33f10:	svclt	0x00183b00
   33f14:	strb	r2, [r5, r1, lsl #6]!
   33f18:	ldmdb	lr, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33f1c:	andeq	r9, r3, r4, lsl lr
   33f20:	andeq	r0, r0, ip, ror r1
   33f24:	andeq	sl, r3, sl, ror #2
   33f28:	andeq	r9, r3, lr, ror #27
   33f2c:			; <UNDEFINED> instruction: 0xf7fab510
   33f30:			; <UNDEFINED> instruction: 0x4c08fa23
   33f34:	adcvs	r4, r0, #124, 8	; 0x7c000000
   33f38:	pop	{r3, r4, r8, ip, sp, pc}
   33f3c:			; <UNDEFINED> instruction: 0xf7f64010
   33f40:	bvs	ff863804 <_ZdlPv@@Base+0xff820014>
   33f44:			; <UNDEFINED> instruction: 0xf91ef7f2
   33f48:	pop	{r5, r7, r9, sp, lr}
   33f4c:			; <UNDEFINED> instruction: 0xf7f64010
   33f50:	svclt	0x0000be27
   33f54:	andeq	r2, r4, r0, lsr #19
   33f58:	addlt	r6, r2, r2, asr #18
   33f5c:			; <UNDEFINED> instruction: 0xb12a9001
   33f60:	tstlt	sl, r2, lsl #19
   33f64:	blvs	70df78 <_ZdlPv@@Base+0x6ca788>
   33f68:	ldrmi	fp, [r8, -r2]
   33f6c:	ldrbmi	fp, [r0, -r2]!
   33f70:			; <UNDEFINED> instruction: 0x4604b510
   33f74:	stmdavs	r3, {r6, r9, fp, sp, lr}
   33f78:			; <UNDEFINED> instruction: 0x47986bdb
   33f7c:	ldfltd	f3, [r0, #-0]
   33f80:	pop	{r5, r9, fp, sp, lr}
   33f84:	stmdavs	r3, {r4, lr}
   33f88:			; <UNDEFINED> instruction: 0x47186bdb
   33f8c:			; <UNDEFINED> instruction: 0x460cb570
   33f90:	strmi	r6, [r5], -r9, asr #16
   33f94:			; <UNDEFINED> instruction: 0xf7ffb109
   33f98:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   33f9c:	strtmi	r4, [r0], -r9, lsr #12
   33fa0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   33fa4:	ldrsbtcc	pc, [r0], r3	; <UNPREDICTABLE>
   33fa8:	svclt	0x00004718
   33fac:	strmi	r6, [r8], -r3, asr #19
   33fb0:	ldrmi	fp, [r9], -fp, lsl #2
   33fb4:	ldrbmi	lr, [r0, -sl, ror #15]!
   33fb8:	svcmi	0x00f0e92d
   33fbc:	bvs	11057f8 <_ZdlPv@@Base+0x10c2008>
   33fc0:	stmdbmi	r4, {r0, r3, r7, ip, sp, pc}^
   33fc4:	bmi	11457e4 <_ZdlPv@@Base+0x1101ff4>
   33fc8:	cfldrsvc	mvf4, [pc], {121}	; 0x79
   33fcc:	ldrdls	pc, [ip, -pc]
   33fd0:	ldrbtmi	r5, [r9], #2186	; 0x88a
   33fd4:	ldmdavs	r2, {r3, r4, r5, r7, r9, sl, lr}
   33fd8:			; <UNDEFINED> instruction: 0xf04f9207
   33fdc:	ldrtmi	r0, [sl], r0, lsl #4
   33fe0:			; <UNDEFINED> instruction: 0xf8d3b11f
   33fe4:			; <UNDEFINED> instruction: 0xf04f801c
   33fe8:	bvs	6767f4 <_ZdlPv@@Base+0x633004>
   33fec:	bvs	e1315c <_ZdlPv@@Base+0xdcf96c>
   33ff0:	bcs	58400 <_ZdlPv@@Base+0x14c10>
   33ff4:	ldmdami	sl!, {r0, r2, r6, r8, ip, lr, pc}
   33ff8:	blmi	ed8804 <_ZdlPv@@Base+0xe95014>
   33ffc:	andcs	pc, r0, r9, asr r8	; <UNPREDICTABLE>
   34000:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   34004:			; <UNDEFINED> instruction: 0xf1ba6814
   34008:	eorle	r0, r1, r0, lsl #30
   3400c:	bcs	26e768 <_ZdlPv@@Base+0x22af78>
   34010:	ldrtmi	fp, [r9], -pc, lsr #2
   34014:	andls	r4, r3, #40, 12	; 0x2800000
   34018:			; <UNDEFINED> instruction: 0xffb8f7ff
   3401c:	ldrmi	r9, [r1], -r3, lsl #20
   34020:			; <UNDEFINED> instruction: 0xf00aa805
   34024:	ldrbmi	pc, [r1], -r9, ror #23	; <UNPREDICTABLE>
   34028:			; <UNDEFINED> instruction: 0xf00aa806
   3402c:	stmdbmi	lr!, {r0, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   34030:	ldrdcc	pc, [r0], -fp
   34034:			; <UNDEFINED> instruction: 0xf8599a06
   34038:	stmdbls	r5, {r0}
   3403c:			; <UNDEFINED> instruction: 0xf708fb03
   34040:	blx	8e04a <_ZdlPv@@Base+0x4a85a>
   34044:	bvs	e10c58 <_ZdlPv@@Base+0xdcd468>
   34048:	vqdmulh.s<illegal width 8>	d15, d2, d0
   3404c:	andcc	lr, r8, #3227648	; 0x314000
   34050:			; <UNDEFINED> instruction: 0x4639b11f
   34054:			; <UNDEFINED> instruction: 0xf7ff4628
   34058:	stmdbls	r1, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3405c:	ldrdcc	pc, [r0], -fp
   34060:	stmdbcs	r0, {r1, r3, r5, r9, fp, sp, lr}
   34064:	blx	12812a <_ZdlPv@@Base+0xe493a>
   34068:	bmi	83cc80 <_ZdlPv@@Base+0x7f9490>
   3406c:	blmi	6cc920 <_ZdlPv@@Base+0x689130>
   34070:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34074:	blls	20e0e4 <_ZdlPv@@Base+0x1ca8f4>
   34078:	qsuble	r4, sl, r8
   3407c:	pop	{r0, r3, ip, sp, pc}
   34080:	bvs	1758048 <_ZdlPv@@Base+0x1714858>
   34084:	ldmdavs	fp!, {r0, r1, r2, r6, r8, ip, sp, pc}
   34088:	ldmibvs	fp, {r3, r4, r5, r9, sl, lr}^
   3408c:	ldmdavs	pc!, {r3, r4, r7, r8, r9, sl, lr}^	; <UNPREDICTABLE>
   34090:	svccs	0x00001a24
   34094:	bvs	e28878 <_ZdlPv@@Base+0xde5088>
   34098:	svceq	0x0000f1ba
   3409c:	bl	fe9680a8 <_ZdlPv@@Base+0xfe9248b8>
   340a0:	blmi	4350c8 <_ZdlPv@@Base+0x3f18d8>
   340a4:	tstls	r1, r1, lsl #2
   340a8:	vldmiavc	r4, {d30-d31}
   340ac:			; <UNDEFINED> instruction: 0xf8596a2a
   340b0:	blx	13600c4 <_ZdlPv@@Base+0x131c8d4>
   340b4:	bl	fe9730c0 <_ZdlPv@@Base+0xfe92f8d0>
   340b8:			; <UNDEFINED> instruction: 0xf8db040c
   340bc:	blx	340c6 <__printf_chk@plt+0x21c96>
   340c0:	eorvs	r2, sl, #12, 4	; 0xc0000000
   340c4:	stmdbls	r2, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   340c8:	movwcs	pc, #6915	; 0x1b03	; <UNPREDICTABLE>
   340cc:			; <UNDEFINED> instruction: 0xf7dee7cd
   340d0:	svclt	0x0000e884
   340d4:	andeq	r9, r3, r8, lsl sp
   340d8:	andeq	r0, r0, ip, ror r1
   340dc:	andeq	r9, r3, lr, lsl #26
   340e0:	andeq	r0, r0, r4, asr #3
   340e4:	muleq	r0, r0, r2
   340e8:	andeq	r0, r0, r4, ror r2
   340ec:	andeq	r9, r3, r0, ror ip
   340f0:	stmibvs	r0, {r4, r8, sl, ip, sp, pc}^
   340f4:	ldmdb	r8, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   340f8:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
   340fc:	blle	3e104 <__printf_chk@plt+0x2bcd4>
   34100:	blmi	1e3548 <_ZdlPv@@Base+0x19fd58>
   34104:	stmiapl	r3!, {r1, r2, fp, lr}^
   34108:	pop	{r3, r4, r5, r6, sl, lr}
   3410c:			; <UNDEFINED> instruction: 0x461a4010
   34110:			; <UNDEFINED> instruction: 0xf7f14619
   34114:	svclt	0x0000be53
   34118:	andeq	r9, r3, r6, ror #23
   3411c:	andeq	r0, r0, r8, asr #4
   34120:	andeq	r5, r1, ip, lsl #23
   34124:			; <UNDEFINED> instruction: 0x4604b510
   34128:	mlacc	r0, r4, r8, pc	; <UNPREDICTABLE>
   3412c:	cmplt	r3, r8, lsl #12
   34130:			; <UNDEFINED> instruction: 0xf7ed2109
   34134:	stmdavs	r3!, {r0, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   34138:	pop	{r5, r9, sl, lr}
   3413c:	ldmdavs	fp, {r4, lr}^
   34140:			; <UNDEFINED> instruction: 0x46214718
   34144:			; <UNDEFINED> instruction: 0x4010e8bd
   34148:	bllt	ff6f2104 <_ZdlPv@@Base+0xff6ae914>
   3414c:			; <UNDEFINED> instruction: 0x4604b510
   34150:	mlacc	r1, r4, r8, pc	; <UNPREDICTABLE>
   34154:	cmplt	r3, r8, lsl #12
   34158:			; <UNDEFINED> instruction: 0xf7ed2188
   3415c:	stmdavs	r3!, {r0, r2, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   34160:	pop	{r5, r9, sl, lr}
   34164:	ldmdavs	fp, {r4, lr}^
   34168:			; <UNDEFINED> instruction: 0x46214718
   3416c:			; <UNDEFINED> instruction: 0x4010e8bd
   34170:	bllt	ff1f212c <_ZdlPv@@Base+0xff1ae93c>
   34174:			; <UNDEFINED> instruction: 0x4604b510
   34178:	stmdavs	r3, {r6, r9, fp, sp, lr}
   3417c:			; <UNDEFINED> instruction: 0x47986cdb
   34180:	andle	r2, lr, r1, lsl #16
   34184:	andle	r2, r6, r2, lsl #16
   34188:	stmdbmi	r6, {r3, r4, r6, r8, ip, sp, pc}
   3418c:	rscmi	pc, r9, r0, asr #12
   34190:			; <UNDEFINED> instruction: 0xf00b4479
   34194:	bvs	872690 <_ZdlPv@@Base+0x82eea0>
   34198:			; <UNDEFINED> instruction: 0x4010e8bd
   3419c:	ldclvs	8, cr6, [fp], {3}
   341a0:	ldclt	7, cr4, [r0, #-96]	; 0xffffffa0
   341a4:	andeq	r5, r1, r8, asr #20
   341a8:	addlt	fp, r2, r0, ror r5
   341ac:	ldrmi	r4, [r5], -r4, lsl #12
   341b0:	stmdbcs	r0, {r0, r8, ip, pc}
   341b4:	blle	5c5a34 <_ZdlPv@@Base+0x582244>
   341b8:	bvs	1922984 <_ZdlPv@@Base+0x18df194>
   341bc:	bvs	8cc290 <_ZdlPv@@Base+0x888aa0>
   341c0:	ldrmi	r6, [r3], -r1, ror #4
   341c4:	eorle	r2, r9, r0, lsl #20
   341c8:	ldmdavs	fp, {r0, r3, r4, r9, sl, lr}^
   341cc:	mvnsle	r2, r0, lsl #22
   341d0:	subvs	r6, fp, r3, ror #16
   341d4:	stmdavs	r3!, {r1, r3, r5, sp, lr}
   341d8:	strtmi	r2, [r0], -r0, lsl #4
   341dc:	ldmdavs	fp, {r1, r5, r9, sp, lr}^
   341e0:	mullt	r2, r8, r7
   341e4:	stmdbmi	pc, {r4, r5, r6, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   341e8:	adcvs	pc, r6, r0, asr #12
   341ec:			; <UNDEFINED> instruction: 0xf00b4479
   341f0:	stmdbls	r1, {r0, r1, r2, r3, r8, fp, ip, sp, lr, pc}
   341f4:	rscle	r2, r0, r0, lsl #18
   341f8:	ldrtmi	r6, [r3], -r0, ror #16
   341fc:	stmdbcc	r1, {r1, r3, r5, r9, sl, lr}
   34200:	stmdbge	r1, {r0, r8, ip, pc}
   34204:	stmibvs	r0!, {r3, r5, sp, lr}^
   34208:	blx	197220a <_ZdlPv@@Base+0x192ea1a>
   3420c:	andcs	r6, r0, #2293760	; 0x230000
   34210:	mvnvs	r4, r0, lsr #12
   34214:			; <UNDEFINED> instruction: 0x4798685b
   34218:	ldcllt	0, cr11, [r0, #-8]!
   3421c:	eorvs	r6, fp, r3, ror #16
   34220:	svclt	0x0000e7d9
   34224:	andeq	r5, r1, ip, ror #19
   34228:	mlacs	ip, r0, r8, pc	; <UNPREDICTABLE>
   3422c:	bcs	1986e60 <_ZdlPv@@Base+0x1943670>
   34230:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
   34234:	stmibvs	r1, {r1, r2, r3, ip, lr, pc}^
   34238:	stmdbcs	r0, {r0, r1, r3, r4, r7, fp, ip, lr}
   3423c:	stcle	8, cr6, [r7, #-104]	; 0xffffff98
   34240:	bl	10ee54 <_ZdlPv@@Base+0xcb664>
   34244:	ldmdavs	r9, {r0, r6, r7}^
   34248:	addmi	r3, r3, #8, 6	; 0x20000000
   3424c:	mvnsle	r4, sl, lsl #8
   34250:			; <UNDEFINED> instruction: 0x47704610
   34254:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   34258:	svclt	0x00004770
   3425c:	andeq	r9, r3, lr, lsr #21
   34260:	andeq	r0, r0, r8, lsl r2
   34264:			; <UNDEFINED> instruction: 0x4605b570
   34268:	cmnlt	r4, r4, asr #19
   3426c:	strtmi	r6, [r0], -r3, lsr #16
   34270:	ldrdcc	pc, [r0], r3	; <UNPREDICTABLE>
   34274:			; <UNDEFINED> instruction: 0x46044798
   34278:	stmdavs	r3, {r3, r5, r8, ip, sp, pc}
   3427c:	mvnvs	r4, ip, lsr #12
   34280:			; <UNDEFINED> instruction: 0x47986a9b
   34284:	strtmi	r6, [r0], -r8, lsr #4
   34288:	stmdavs	fp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   3428c:	strmi	r4, [lr], -r8, lsl #12
   34290:			; <UNDEFINED> instruction: 0x47986a9b
   34294:	rscsle	r2, r6, r0, lsl #16
   34298:	eorvs	r4, r8, #44, 12	; 0x2c00000
   3429c:	strtmi	r6, [r0], -lr, ror #3
   342a0:	svclt	0x0000bd70
   342a4:	mvnsmi	lr, sp, lsr #18
   342a8:	mlacc	r0, r0, r8, pc	; <UNPREDICTABLE>
   342ac:	ldrbtmi	r4, [pc], #-3864	; 342b4 <__printf_chk@plt+0x21e84>
   342b0:	strmi	fp, [sp], -r3, asr #19
   342b4:	strmi	r6, [r4], -r9, lsl #16
   342b8:	stmdbcs	r0, {r1, r2, r4, r9, sl, lr}
   342bc:	stmdbcs	r1, {r2, r3, r4, r8, sl, fp, ip, lr, pc}
   342c0:	ldrdhi	pc, [r0], -r6
   342c4:			; <UNDEFINED> instruction: 0x4640d010
   342c8:	svc	0x00f2f7dd
   342cc:	movweq	lr, #2984	; 0xba8
   342d0:	stmibvs	r3!, {r0, r1, r4, r5, sp, lr}^
   342d4:	mvnvs	r4, r8, lsl r4
   342d8:	andcs	r6, r1, #2818048	; 0x2b0000
   342dc:	eorvs	r3, fp, r1, lsl #22
   342e0:	eorcs	pc, r0, r4, lsl #17
   342e4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   342e8:	blmi	2cea78 <_ZdlPv@@Base+0x28b288>
   342ec:	mvnvs	r4, r2, asr #8
   342f0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   342f4:			; <UNDEFINED> instruction: 0xe7ef6033
   342f8:			; <UNDEFINED> instruction: 0xf6404907
   342fc:	ldrbtmi	r4, [r9], #-153	; 0xffffff67
   34300:			; <UNDEFINED> instruction: 0xf886f00b
   34304:			; <UNDEFINED> instruction: 0xf8d66829
   34308:	stmdbcs	r1, {pc}
   3430c:	ubfx	sp, fp, #3, #12
   34310:	andeq	r9, r3, r2, lsr sl
   34314:	andeq	r0, r0, r4, asr #3
   34318:	ldrdeq	r5, [r1], -sl
   3431c:	bmi	4c6f68 <_ZdlPv@@Base+0x483778>
   34320:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   34324:	stmibvs	r6, {r0, r2, r3, r4, r7, fp, ip, lr}^
   34328:	stmdblt	fp, {r0, r1, r3, r5, fp, sp, lr}^
   3432c:			; <UNDEFINED> instruction: 0x07c36970
   34330:			; <UNDEFINED> instruction: 0xf010d404
   34334:	svclt	0x00180020
   34338:	ldcllt	0, cr2, [r0, #-8]!
   3433c:	ldcllt	0, cr2, [r0, #-4]!
   34340:			; <UNDEFINED> instruction: 0xf7f14604
   34344:	ldmdbvs	r3!, {r0, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   34348:	ldrbtle	r0, [r7], #2010	; 0x7da
   3434c:	stmibvs	r4!, {r0, r1, r3, r5, fp, sp, lr}^
   34350:			; <UNDEFINED> instruction: 0xf7f1b10b
   34354:	stmdbvs	r0!, {r0, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
   34358:	eoreq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
   3435c:	andcs	fp, r2, r8, lsl pc
   34360:	svclt	0x0000e7eb
   34364:	andeq	r9, r3, r0, asr #19
   34368:	andeq	r0, r0, r0, lsl r2
   3436c:	ldrblt	r6, [r0, #-2627]!	; 0xfffff5bd
   34370:	mrrcvc	0, 8, fp, r9, cr2
   34374:	andls	r4, r1, pc, lsl #20
   34378:	stmiblt	r1!, {r1, r3, r4, r5, r6, sl, lr}
   3437c:	strmi	r4, [r6], -lr, lsl #18
   34380:	ldmdapl	r2, {r2, r9, fp, sp, lr}^
   34384:	cmplt	r4, r5, lsl r8
   34388:	strtmi	r6, [r0], -r3, lsr #16
   3438c:			; <UNDEFINED> instruction: 0x479869db
   34390:	strmi	r6, [r5], #-2148	; 0xfffff79c
   34394:	mvnsle	r2, r0, lsl #24
   34398:			; <UNDEFINED> instruction: 0x7c1a6a73
   3439c:	bvs	66286c <_ZdlPv@@Base+0x61f07c>
   343a0:	andlt	r4, r2, r8, lsr #8
   343a4:	bvs	166396c <_ZdlPv@@Base+0x162017c>
   343a8:	ldcllt	0, cr11, [r0, #-8]!
   343ac:	ldrmi	r6, [r5], #-2522	; 0xfffff626
   343b0:	svclt	0x0000e7f5
   343b4:	andeq	r9, r3, r8, ror #18
   343b8:	andeq	r0, r0, r4, asr #3
   343bc:	addlt	fp, r2, r0, ror r5
   343c0:			; <UNDEFINED> instruction: 0x460e4c15
   343c4:	ldrbtmi	r4, [ip], #-2581	; 0xfffff5eb
   343c8:	vldrmi	d4, [r6, #-84]	; 0xffffffac
   343cc:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
   343d0:	andcs	r4, r2, r4, lsl #12
   343d4:	andls	r6, r1, #1179648	; 0x120000
   343d8:	andeq	pc, r0, #79	; 0x4f
   343dc:	ldmdbpl	r9, {r3, r6, r9, sp}^
   343e0:			; <UNDEFINED> instruction: 0xf0086809
   343e4:			; <UNDEFINED> instruction: 0x4601ffd7
   343e8:			; <UNDEFINED> instruction: 0xf00a4668
   343ec:	stmibvs	r2!, {r0, r2, r9, fp, ip, sp, lr, pc}^
   343f0:	addsmi	r9, sl, #0, 22
   343f4:	bmi	36ac20 <_ZdlPv@@Base+0x327430>
   343f8:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   343fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34400:	subsmi	r9, sl, r1, lsl #22
   34404:	andlt	sp, r2, r6, lsl #2
   34408:	ldmibvs	r1!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   3440c:			; <UNDEFINED> instruction: 0xf7dd2020
   34410:	ubfx	lr, r8, #30, #17
   34414:	mcr	7, 7, pc, cr0, cr13, {6}	; <UNPREDICTABLE>
   34418:	andeq	r9, r3, sl, lsl r9
   3441c:	andeq	r0, r0, ip, ror r1
   34420:	andeq	r9, r3, r2, lsl r9
   34424:	andeq	r0, r0, r8, lsr #5
   34428:	andeq	r9, r3, r6, ror #17
   3442c:	svcmi	0x00f0e92d
   34430:	bmi	feac5c88 <_ZdlPv@@Base+0xfea82498>
   34434:	blmi	feac5cb8 <_ZdlPv@@Base+0xfea824c8>
   34438:	ldrbtmi	fp, [sl], #-149	; 0xffffff6b
   3443c:	adcls	pc, r4, #14614528	; 0xdf0000
   34440:	ldmib	r0, {r0, r1, r6, r8, fp, ip, sp}^
   34444:	ldmpl	r3, {r1, r3, r8, sl, sp, lr}^
   34448:			; <UNDEFINED> instruction: 0x468044f9
   3444c:	tstls	r3, #1769472	; 0x1b0000
   34450:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   34454:	vmul.i8	d2, d0, d17
   34458:	ldm	pc, {r1, r2, r7, pc}^	; <UNPREDICTABLE>
   3445c:	adceq	pc, r1, r1, lsl r0	; <UNPREDICTABLE>
   34460:	adcseq	r0, sp, r4, lsl #1
   34464:	addeq	r0, r4, r4, lsl #1
   34468:	addeq	r0, r4, r4, lsl #1
   3446c:	addeq	r0, r4, r4, lsl #1
   34470:	addeq	r0, r4, r4, lsl #1
   34474:	addeq	r0, r4, r4, lsl #1
   34478:	ldrdeq	r0, [r4], pc	; <UNPREDICTABLE>
   3447c:	addeq	r0, r4, r4, lsl #1
   34480:	addeq	r0, r4, r4, lsl #1
   34484:	addeq	r0, r4, r4, lsl #1
   34488:	addeq	r0, r4, r4, lsl #1
   3448c:	addeq	r0, r4, r4, lsl #1
   34490:	addeq	r0, r4, r4, lsl #1
   34494:	addeq	r0, r4, r4, lsl #1
   34498:	eorseq	r0, r2, r4, lsl #1
   3449c:	adceq	r0, r1, r4, lsl #1
   344a0:	adcseq	r0, sp, r4, lsl #1
   344a4:	addeq	r0, r4, r4, lsl #1
   344a8:	addeq	r0, r4, r4, lsl #1
   344ac:	addeq	r0, r4, r4, lsl #1
   344b0:	addeq	r0, r4, r8, asr r0
   344b4:	addeq	r0, r4, r4, lsl #1
   344b8:	ldrdeq	r0, [r4], pc	; <UNPREDICTABLE>
   344bc:	addeq	r0, r4, r4, lsl #1
   344c0:	bmi	fe2748c8 <_ZdlPv@@Base+0xfe2310d8>
   344c4:	stmdavs	r3!, {r1, r3, r8, fp, sp, pc}
   344c8:			; <UNDEFINED> instruction: 0xf8dfa80f
   344cc:			; <UNDEFINED> instruction: 0xf859e220
   344d0:			; <UNDEFINED> instruction: 0xf8dbb002
   344d4:	blx	3644de <_ZdlPv@@Base+0x320cee>
   344d8:	stmiavs	r3!, {r0, r1, r9, ip, sp, lr, pc}
   344dc:	stc2	11, cr15, [r3], {12}	; <UNPREDICTABLE>
   344e0:	andls	r6, pc, #6488064	; 0x630000
   344e4:	andge	pc, lr, r9, asr r8	; <UNPREDICTABLE>
   344e8:	ldrdcs	pc, [r0], -sl
   344ec:	subgt	pc, r4, sp, asr #17
   344f0:	stc2	11, cr15, [r3], {2}	; <UNPREDICTABLE>
   344f4:	blx	ce88a <_ZdlPv@@Base+0x8b09a>
   344f8:			; <UNDEFINED> instruction: 0xf8cdf203
   344fc:	andsls	ip, r2, #64	; 0x40
   34500:			; <UNDEFINED> instruction: 0xf916f00e
   34504:			; <UNDEFINED> instruction: 0xf0402800
   34508:	ldmib	r8, {r3, r6, r7, pc}^
   3450c:	ldrtmi	r6, [r1], -sl, lsl #10
   34510:			; <UNDEFINED> instruction: 0xf7f04628
   34514:	svccs	0x0000fbb3
   34518:	bmi	1d2b984 <_ZdlPv@@Base+0x1ce8194>
   3451c:	strbeq	lr, [r7, r4, lsl #22]
   34520:			; <UNDEFINED> instruction: 0xf8594b72
   34524:			; <UNDEFINED> instruction: 0xf859b002
   34528:	stmdavs	r0!, {r0, r1, sp, pc}
   3452c:			; <UNDEFINED> instruction: 0xf8543408
   34530:			; <UNDEFINED> instruction: 0xf8db1c04
   34534:			; <UNDEFINED> instruction: 0xf8da2000
   34538:	blx	c0542 <_ZdlPv@@Base+0x7cd52>
   3453c:	blx	109946 <_ZdlPv@@Base+0xc6156>
   34540:	strtmi	r6, [r8], -r1, lsl #12
   34544:			; <UNDEFINED> instruction: 0xf7f04631
   34548:	adcmi	pc, r7, #156672	; 0x26400
   3454c:	bmi	1a68d08 <_ZdlPv@@Base+0x1a25518>
   34550:	ldrbtmi	r4, [sl], #-2915	; 0xfffff49d
   34554:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34558:	subsmi	r9, sl, r3, lsl fp
   3455c:	adcshi	pc, ip, r0, asr #32
   34560:	pop	{r0, r2, r4, ip, sp, pc}
   34564:	svccs	0x00008ff0
   34568:	bmi	182bd34 <_ZdlPv@@Base+0x17e8544>
   3456c:	strbeq	lr, [r7, r4, lsl #22]
   34570:			; <UNDEFINED> instruction: 0xf8594b5e
   34574:			; <UNDEFINED> instruction: 0xf859b002
   34578:	stmdavs	r0!, {r0, r1, sp, pc}
   3457c:			; <UNDEFINED> instruction: 0xf8543408
   34580:			; <UNDEFINED> instruction: 0xf8db1c04
   34584:			; <UNDEFINED> instruction: 0xf8da2000
   34588:	blx	c0592 <_ZdlPv@@Base+0x7cda2>
   3458c:	blx	109996 <_ZdlPv@@Base+0xc61a6>
   34590:	strtmi	r6, [r8], -r1, lsl #12
   34594:			; <UNDEFINED> instruction: 0xf7f04631
   34598:	adcmi	pc, r7, #115712	; 0x1c400
   3459c:	ldrb	sp, [r6, sp, ror #3]
   345a0:			; <UNDEFINED> instruction: 0x46284b51
   345a4:			; <UNDEFINED> instruction: 0xf8596822
   345a8:	stmdavs	r9!, {r0, r1, ip, lr}
   345ac:			; <UNDEFINED> instruction: 0xf102fb01
   345b0:	bicsvc	lr, r1, r1, lsl #22
   345b4:	cmneq	r1, r6, lsr #23
   345b8:	blx	1872582 <_ZdlPv@@Base+0x182ed92>
   345bc:	stmdavs	r2!, {r0, r1, r3, r5, fp, sp, lr}
   345c0:	ldrdne	lr, [sl], -r8
   345c4:	vqrdmulh.s<illegal width 8>	d15, d2, d3
   345c8:	bl	105630 <_ZdlPv@@Base+0xc1e40>
   345cc:	bl	91520 <_ZdlPv@@Base+0x4dd30>
   345d0:			; <UNDEFINED> instruction: 0xf7f00163
   345d4:	sbfx	pc, r3, #22, #27
   345d8:	strtmi	r4, [r8], -r4, asr #22
   345dc:			; <UNDEFINED> instruction: 0xf8596862
   345e0:	stmdavs	r9!, {r0, r1, ip, lr}
   345e4:			; <UNDEFINED> instruction: 0xf102fb01
   345e8:	bicsvc	lr, r1, r1, lsl #22
   345ec:	cmneq	r1, r6, lsr #23
   345f0:	blx	11725ba <_ZdlPv@@Base+0x112edca>
   345f4:	stmdavs	fp!, {r0, r5, r6, fp, sp, lr}
   345f8:	stmdavs	r0!, {r0, r1, r3, r4, r5, r9, fp, lr}
   345fc:	vqrdmulh.s<illegal width 8>	d15, d1, d3
   34600:	andmi	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   34604:	andne	lr, sl, #216, 18	; 0x360000
   34608:	bl	10e6a0 <_ZdlPv@@Base+0xcaeb0>
   3460c:	blx	151562 <_ZdlPv@@Base+0x10dd72>
   34610:	bl	7c618 <_ZdlPv@@Base+0x38e28>
   34614:			; <UNDEFINED> instruction: 0xf7f00163
   34618:			; <UNDEFINED> instruction: 0xe798fb31
   3461c:			; <UNDEFINED> instruction: 0x46284631
   34620:	blx	b725ea <_ZdlPv@@Base+0xb2edfa>
   34624:	ldcle	15, cr2, [r2]
   34628:	bl	146eec <_ZdlPv@@Base+0x1036fc>
   3462c:	blmi	bf6550 <_ZdlPv@@Base+0xbb2d60>
   34630:	andlt	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   34634:	andge	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   34638:	strcc	r6, [r8], #-2080	; 0xfffff7e0
   3463c:	stcne	8, cr15, [r4], {84}	; 0x54
   34640:	ldrdcs	pc, [r0], -fp
   34644:	ldrdcc	pc, [r0], -sl
   34648:	strpl	pc, [r0, #-2818]	; 0xfffff4fe
   3464c:	strvs	pc, [r1], -r3, lsl #22
   34650:	ldrtmi	r4, [r1], -r8, lsr #12
   34654:	blx	4f261e <_ZdlPv@@Base+0x4aee2e>
   34658:	mvnle	r4, r7, lsr #5
   3465c:	svccs	0x0000e777
   34660:	svcge	0x0075f77f
   34664:	bl	146eec <_ZdlPv@@Base+0x1036fc>
   34668:	blmi	83658c <_ZdlPv@@Base+0x7f2d9c>
   3466c:	andlt	pc, r2, r9, asr r8	; <UNPREDICTABLE>
   34670:	andge	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   34674:	strcc	r6, [r8], #-2080	; 0xfffff7e0
   34678:	stcne	8, cr15, [r4], {84}	; 0x54
   3467c:	ldrdcs	pc, [r0], -fp
   34680:	ldrdcc	pc, [r0], -sl
   34684:	strpl	pc, [r0, #-2818]	; 0xfffff4fe
   34688:	strvs	pc, [r1], -r3, lsl #22
   3468c:	ldrtmi	r4, [r1], -r8, lsr #12
   34690:	blx	ffd72658 <_ZdlPv@@Base+0xffd2ee68>
   34694:	mvnle	r4, r7, lsr #5
   34698:	bls	4ee404 <_ZdlPv@@Base+0x4aac14>
   3469c:	blls	485f68 <_ZdlPv@@Base+0x442778>
   346a0:	ldc	6, cr4, [sp, #160]	; 0xa0
   346a4:	stmib	sp, {r2, r3, r8, r9, fp, ip}^
   346a8:	blge	280eb0 <_ZdlPv@@Base+0x23d6c0>
   346ac:	bleq	2efd28 <_ZdlPv@@Base+0x2ac538>
   346b0:	blge	2192cc <_ZdlPv@@Base+0x1d5adc>
   346b4:	blge	2592cc <_ZdlPv@@Base+0x215adc>
   346b8:	blge	1d92cc <_ZdlPv@@Base+0x195adc>
   346bc:	ldmib	sp, {r1, r8, r9, ip, pc}^
   346c0:			; <UNDEFINED> instruction: 0xf00e230f
   346c4:	ldmib	sp, {r0, r2, r3, r5, r6, fp, ip, sp, lr, pc}^
   346c8:			; <UNDEFINED> instruction: 0xf7f00106
   346cc:	ldmib	sp, {r0, r1, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
   346d0:			; <UNDEFINED> instruction: 0xf7f00108
   346d4:			; <UNDEFINED> instruction: 0xe73afad3
   346d8:	ldcl	7, cr15, [lr, #-884]!	; 0xfffffc8c
   346dc:	andeq	r9, r3, r6, lsr #17
   346e0:	andeq	r0, r0, ip, ror r1
   346e4:	muleq	r3, r8, r8
   346e8:	muleq	r0, r0, r2
   346ec:	andeq	r0, r0, r4, ror r2
   346f0:	andeq	r9, r3, lr, lsl #15
   346f4:	mlacs	r0, r0, r8, pc	; <UNPREDICTABLE>
   346f8:	mlacc	r0, r1, r8, pc	; <UNPREDICTABLE>
   346fc:	mulle	r1, sl, r2
   34700:	ldrbmi	r2, [r0, -r0]!
   34704:	bvs	130f014 <_ZdlPv@@Base+0x12cb824>
   34708:			; <UNDEFINED> instruction: 0xd1f9429a
   3470c:	stmibvs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}^
   34710:	bicslt	r6, sp, ip, asr #19
   34714:	cmnlt	r4, r0, lsr #12
   34718:	strtmi	r6, [r8], -fp, lsr #16
   3471c:	ldrsbtcc	pc, [ip], r3	; <UNPREDICTABLE>
   34720:	stmdavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
   34724:	ldrsbtcc	pc, [ip], r3	; <UNPREDICTABLE>
   34728:	strtmi	r4, [r0], -r6, lsl #12
   3472c:	addmi	r4, r6, #152, 14	; 0x2600000
   34730:	andcs	fp, r0, r8, lsl pc
   34734:	ldcllt	0, cr13, [r0, #-0]
   34738:	strtmi	r6, [r1], -fp, lsr #16
   3473c:			; <UNDEFINED> instruction: 0xf8d34628
   34740:			; <UNDEFINED> instruction: 0x479830b8
   34744:	svclt	0x00183800
   34748:	ldcllt	0, cr2, [r0, #-4]!
   3474c:			; <UNDEFINED> instruction: 0xf084fab4
   34750:			; <UNDEFINED> instruction: 0xbd700940
   34754:			; <UNDEFINED> instruction: 0x460db570
   34758:	strmi	r6, [r4], -r2, asr #17
   3475c:	addmi	r6, sl, #4259840	; 0x410000
   34760:	adcmi	sp, r9, #1, 26	; 0x40
   34764:	stmiavs	r0!, {r0, r8, r9, fp, ip, lr, pc}
   34768:	adcmi	fp, sl, #112, 26	; 0x1c00
   3476c:	stmdbvs	r0, {r0, sl, fp, ip, lr, pc}
   34770:	bne	14e3d38 <_ZdlPv@@Base+0x14a0548>
   34774:	bne	1a8eb7c <_ZdlPv@@Base+0x1a4b38c>
   34778:	cdp2	0, 0, cr15, cr12, cr8, {0}
   3477c:	stmdavs	r2!, {r0, r1, r5, r6, r7, fp, sp, lr}^
   34780:	bne	fe6bb4ec <_ZdlPv@@Base+0xfe677cfc>
   34784:	stmiavs	r0!, {r1, r2, r9, sl, lr}
   34788:	cdp2	0, 0, cr15, cr4, cr8, {0}
   3478c:	cfldrdlt	mvd4, [r0, #-192]!	; 0xffffff40
   34790:	blmi	321bb8 <_ZdlPv@@Base+0x2de3c8>
   34794:	blvs	645988 <_ZdlPv@@Base+0x602198>
   34798:	stmdavs	r2, {r4, r6, r8, ip, sp, pc}
   3479c:	bvs	4c73c8 <_ZdlPv@@Base+0x483bd8>
   347a0:	addsmi	r4, sl, #2063597568	; 0x7b000000
   347a4:	stmdbvs	r0, {r0, r1, r2, r8, ip, lr, pc}^
   347a8:	stmdami	r7, {r4, r8, ip, sp, pc}
   347ac:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
   347b0:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
   347b4:	ldrmi	fp, [r0, r8, lsl #26]
   347b8:	mvnsle	r2, r0, lsl #16
   347bc:	svclt	0x0000e7f8
   347c0:	andeq	r2, r4, r0, asr #2
   347c4:			; <UNDEFINED> instruction: 0xffffd9b1
   347c8:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   347cc:	andeq	r3, r1, sl, asr #26
   347d0:	mvnsmi	lr, #737280	; 0xb4000
   347d4:	ldmdavs	r3, {r0, r2, r4, r9, sl, lr}
   347d8:	svcmi	0x00434604
   347dc:	ldmvc	fp, {r1, r2, r3, r9, sl, lr}
   347e0:	blcs	459e4 <_ZdlPv@@Base+0x21f4>
   347e4:			; <UNDEFINED> instruction: 0xf894d179
   347e8:	ldrbeq	r3, [r8, r0, lsr #32]
   347ec:	stmdavs	r9!, {r2, r3, r6, r8, sl, ip, lr, pc}
   347f0:	andeq	pc, r4, #3
   347f4:	movwmi	r7, #43081	; 0xa849
   347f8:	blmi	f68918 <_ZdlPv@@Base+0xf25128>
   347fc:	ldmpl	fp!, {r3, r5, sp}^
   34800:	ldrdhi	pc, [r0], -r3
   34804:			; <UNDEFINED> instruction: 0xffd0f00e
   34808:	bvs	18c74f4 <_ZdlPv@@Base+0x1883d04>
   3480c:			; <UNDEFINED> instruction: 0xf503447b
   34810:	andvs	r7, r3, r2, asr r3
   34814:	addvs	r2, r3, r0, lsl #6
   34818:	movwcc	lr, #18880	; 0x49c0
   3481c:	sbcvs	r6, r3, r3, lsl #3
   34820:	mlacc	r0, r4, r8, pc	; <UNPREDICTABLE>
   34824:	strmi	r6, [r6], -r6, asr #32
   34828:	andcs	r6, r1, #536870916	; 0x20000004
   3482c:	andshi	pc, ip, r0, asr #17
   34830:	ldreq	r8, [r9, r2, lsl #8]
   34834:	rsbvs	r6, r6, sl, lsr #16
   34838:	ldmdavc	r1, {r1, r2, r3, r4, r8, sl, ip, lr, pc}^
   3483c:	movweq	pc, #16387	; 0x4003	; <UNPREDICTABLE>
   34840:	andsle	r4, r9, fp, lsl #6
   34844:	eorcs	r4, r8, r9, lsr #22
   34848:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   3484c:			; <UNDEFINED> instruction: 0xffacf00e
   34850:	tstcs	r1, r6, ror #20
   34854:	subvs	r6, r4, sl, lsr #16
   34858:	bicvs	r4, r7, r3, lsl #12
   3485c:	subvs	r4, r6, #4, 12	; 0x400000
   34860:	ldrhi	r4, [r9], #-2084	; 0xfffff7dc
   34864:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
   34868:			; <UNDEFINED> instruction: 0xf5006099
   3486c:	stmib	r3, {r1, r4, r6, ip, sp, lr}^
   34870:	andsvs	r1, r8, r4, lsl #2
   34874:	smullsvs	r6, r9, r9, r1
   34878:			; <UNDEFINED> instruction: 0x46106853
   3487c:			; <UNDEFINED> instruction: 0xf00e602b
   34880:			; <UNDEFINED> instruction: 0x4620ffb7
   34884:	mvnshi	lr, #12386304	; 0xbd0000
   34888:	mlacs	r1, r4, r8, pc	; <UNPREDICTABLE>
   3488c:	svceq	0x0030f012
   34890:			; <UNDEFINED> instruction: 0xf013d0cf
   34894:	bicle	r0, ip, r8, lsl #16
   34898:	eorcs	r4, r8, r4, lsl fp
   3489c:			; <UNDEFINED> instruction: 0xf8d358fb
   348a0:			; <UNDEFINED> instruction: 0xf00e9000
   348a4:	bvs	18f46b0 <_ZdlPv@@Base+0x18b0ec0>
   348a8:	stceq	0, cr15, [r1], {79}	; 0x4f
   348ac:			; <UNDEFINED> instruction: 0xf8944912
   348b0:	ldrbtmi	r3, [r9], #-32	; 0xffffffe0
   348b4:	strmi	r6, [r6], -r6, asr #32
   348b8:			; <UNDEFINED> instruction: 0xf5016242
   348bc:			; <UNDEFINED> instruction: 0xf8c07252
   348c0:			; <UNDEFINED> instruction: 0xf8c0901c
   348c4:	stmib	r0, {r3, pc}^
   348c8:			; <UNDEFINED> instruction: 0xf8c08804
   348cc:			; <UNDEFINED> instruction: 0xf8c08018
   348d0:			; <UNDEFINED> instruction: 0xf8a0800c
   348d4:	andvs	ip, r2, r0, lsr #32
   348d8:	stmdbmi	r8, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   348dc:	andcc	pc, sl, r0, asr #12
   348e0:			; <UNDEFINED> instruction: 0xf00a4479
   348e4:			; <UNDEFINED> instruction: 0xe77efd95
   348e8:	andeq	r9, r3, r0, lsl #10
   348ec:	andeq	r0, r0, r4, asr #3
   348f0:	strdeq	r7, [r3], -r8
   348f4:	muleq	r3, lr, r6
   348f8:	andeq	r7, r3, r2, asr r6
   348fc:	strdeq	r5, [r1], -r8
   34900:	stmdblt	r3, {r0, r1, r6, r7, r8, fp, sp, lr}
   34904:	stmibvs	r9, {r4, r5, r6, r8, r9, sl, lr}^
   34908:			; <UNDEFINED> instruction: 0xf7dd2020
   3490c:	svclt	0x0000bcd7
   34910:			; <UNDEFINED> instruction: 0x4605b570
   34914:	stmibvs	lr!, {r5, sp}^
   34918:			; <UNDEFINED> instruction: 0xff46f00e
   3491c:	blmi	50eec8 <_ZdlPv@@Base+0x4cb6d8>
   34920:	stmiavs	sp!, {r9, sp}^
   34924:			; <UNDEFINED> instruction: 0xf503447b
   34928:	strmi	r6, [r4], -r3, lsl #7
   3492c:	stmib	r0, {r0, r6, r8, sp, lr}^
   34930:	addvs	r3, r2, r0, lsl #4
   34934:	orrvs	r6, r2, r2, lsl #2
   34938:	rsbcs	fp, r4, r5, lsr r1
   3493c:			; <UNDEFINED> instruction: 0xff34f00e
   34940:	strmi	r4, [r5], -r9, lsr #12
   34944:	ldc2	7, cr15, [r0], #1008	; 0x3f0
   34948:	strtmi	r4, [r0], -r9, lsl #22
   3494c:	ldrbtmi	r6, [fp], #-229	; 0xffffff1b
   34950:			; <UNDEFINED> instruction: 0xf50361e6
   34954:	mlavs	r3, sp, r3, r6
   34958:	and	fp, r2, r0, ror sp
   3495c:			; <UNDEFINED> instruction: 0xf00e4628
   34960:	strtmi	pc, [r0], -r7, asr #30
   34964:			; <UNDEFINED> instruction: 0xff44f00e
   34968:	ldc	7, cr15, [ip], #-884	; 0xfffffc8c
   3496c:	andeq	r7, r3, r0, ror #11
   34970:			; <UNDEFINED> instruction: 0x000375b6
   34974:			; <UNDEFINED> instruction: 0x4605b570
   34978:	eorcs	fp, r4, r2, lsl #1
   3497c:			; <UNDEFINED> instruction: 0xf00e69ee
   34980:	stmdbvs	r9!, {r0, r1, r4, r8, r9, sl, fp, ip, sp, lr, pc}^
   34984:	blmi	57d18c <_ZdlPv@@Base+0x53999c>
   34988:	ldrbtmi	r6, [fp], #-2285	; 0xfffff713
   3498c:	orrvs	pc, r3, #12582912	; 0xc00000
   34990:	cmpvs	r1, r4, lsl #12
   34994:	andcc	lr, r0, #192, 18	; 0x300000
   34998:	smlabbvs	r2, r2, r0, r6
   3499c:	teqlt	sp, r2, lsl #3
   349a0:			; <UNDEFINED> instruction: 0xf00e2064
   349a4:	strtmi	pc, [r9], -r1, lsl #30
   349a8:	strmi	r9, [r5], -r1
   349ac:	ldc2l	7, cr15, [ip], #-1008	; 0xfffffc10
   349b0:	andcs	r4, r0, #11264	; 0x2c00
   349b4:	rscvs	r4, r5, r0, lsr #12
   349b8:	mvnvs	r4, fp, ror r4
   349bc:			; <UNDEFINED> instruction: 0x63b7f503
   349c0:	eorvs	r6, r3, r2, lsr #4
   349c4:	ldcllt	0, cr11, [r0, #-8]!
   349c8:	strtmi	lr, [r8], -r2
   349cc:			; <UNDEFINED> instruction: 0xff10f00e
   349d0:			; <UNDEFINED> instruction: 0xf00e4620
   349d4:	pld	[sp, sp, lsl #30]
   349d8:	svclt	0x0000ec06
   349dc:	andeq	r7, r3, sl, ror r5
   349e0:	andeq	r7, r3, ip, asr #10
   349e4:	mvnsmi	lr, sp, lsr #18
   349e8:	eorcs	r4, r4, r5, lsl #12
   349ec:			; <UNDEFINED> instruction: 0xf00e69ee
   349f0:	stmdbvs	sl!, {r0, r1, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   349f4:	stmiavs	pc!, {r1, r2, r4, r8, r9, fp, lr}^	; <UNPREDICTABLE>
   349f8:			; <UNDEFINED> instruction: 0xf8d5447b
   349fc:			; <UNDEFINED> instruction: 0xf5038020
   34a00:	smlalbbvs	r6, r2, r3, r3
   34a04:	andcs	r4, r0, #4, 12	; 0x400000
   34a08:	andcc	lr, r0, #192, 18	; 0x300000
   34a0c:	smlabbvs	r2, r2, r0, r6
   34a10:	orrlt	r6, pc, r2, lsl #3
   34a14:			; <UNDEFINED> instruction: 0xf00e2064
   34a18:	ldrtmi	pc, [r9], -r7, asr #29	; <UNPREDICTABLE>
   34a1c:			; <UNDEFINED> instruction: 0xf7fc4605
   34a20:	rscvs	pc, r5, r3, asr #24
   34a24:	strtmi	r4, [r0], -fp, lsl #22
   34a28:	stmdavs	r7, {r2, r6, r7, r8, fp, sp, lr, pc}
   34a2c:			; <UNDEFINED> instruction: 0xf503447b
   34a30:	ldrdvs	r6, [r3], -r1	; <UNPREDICTABLE>
   34a34:	ldrhhi	lr, [r0, #141]!	; 0x8d
   34a38:	ldrb	r6, [r3, r7, asr #1]!
   34a3c:			; <UNDEFINED> instruction: 0xf00e4628
   34a40:			; <UNDEFINED> instruction: 0x4620fed7
   34a44:	cdp2	0, 13, cr15, cr4, cr14, {0}
   34a48:	bl	ff3729c4 <_ZdlPv@@Base+0xff32f1d4>
   34a4c:	svclt	0x0000e7f9
   34a50:	andeq	r7, r3, ip, lsl #10
   34a54:	ldrdeq	r7, [r3], -r8
   34a58:	mvnsmi	lr, sp, lsr #18
   34a5c:	addlt	r4, r2, r5, lsl #12
   34a60:	stmibvs	lr!, {r3, r5, sp}^
   34a64:	cdp2	0, 10, cr15, cr0, cr14, {0}
   34a68:	blmi	68f018 <_ZdlPv@@Base+0x64b828>
   34a6c:	ldrbtmi	r6, [fp], #-2287	; 0xfffff711
   34a70:	ldrdhi	pc, [r4], -r5	; <UNPREDICTABLE>
   34a74:	orrvs	pc, r3, #12582912	; 0xc00000
   34a78:	strmi	r6, [r4], -r2, asr #2
   34a7c:	andls	r2, r1, r0, lsl #4
   34a80:	andcc	lr, r0, #192, 18	; 0x300000
   34a84:	smlabbvs	r2, r2, r0, r6
   34a88:			; <UNDEFINED> instruction: 0xb1b76182
   34a8c:			; <UNDEFINED> instruction: 0xf00e2064
   34a90:	ldrtmi	pc, [r9], -fp, lsl #29	; <UNPREDICTABLE>
   34a94:	andls	r4, r1, r5, lsl #12
   34a98:	stc2	7, cr15, [r6], {252}	; 0xfc
   34a9c:	blmi	38ce38 <_ZdlPv@@Base+0x349648>
   34aa0:	strtmi	r2, [r0], -r0, lsl #4
   34aa4:	ldrbtmi	r6, [fp], #-486	; 0xfffffe1a
   34aa8:	eorhi	pc, r4, r4, asr #17
   34aac:	mvnvs	pc, #12582912	; 0xc00000
   34ab0:	eorvs	r8, r3, r2, lsr #8
   34ab4:	pop	{r1, ip, sp, pc}
   34ab8:	strdvs	r8, [r7], #16
   34abc:	strtmi	lr, [r8], -pc, ror #15
   34ac0:	cdp2	0, 9, cr15, cr6, cr14, {0}
   34ac4:			; <UNDEFINED> instruction: 0xf00e4620
   34ac8:	pld	[sp, r3	; <illegal shifter operand>]
   34acc:	ldrb	lr, [r9, ip, lsl #23]!
   34ad0:	muleq	r3, r6, r4
   34ad4:	andeq	r7, r3, lr, asr r4
   34ad8:	mvnsmi	lr, sp, lsr #18
   34adc:	eorcs	r4, r8, r5, lsl #12
   34ae0:			; <UNDEFINED> instruction: 0xf00e69ee
   34ae4:	stmdbvs	r9!, {r0, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   34ae8:	andcs	r6, r0, #15663104	; 0xef0000
   34aec:			; <UNDEFINED> instruction: 0xf8b54b15
   34af0:	ldrbtmi	r8, [fp], #-32	; 0xffffffe0
   34af4:			; <UNDEFINED> instruction: 0xf5036a6d
   34af8:	strmi	r6, [r4], -r3, lsl #7
   34afc:	stmib	r0, {r0, r6, r8, sp, lr}^
   34b00:	addvs	r3, r2, r0, lsl #4
   34b04:	orrvs	r6, r2, r2, lsl #2
   34b08:	rsbcs	fp, r4, r7, lsr r1
   34b0c:	cdp2	0, 4, cr15, cr12, cr14, {0}
   34b10:			; <UNDEFINED> instruction: 0x46074639
   34b14:	blx	ff272b0e <_ZdlPv@@Base+0xff22f31e>
   34b18:	strtmi	r4, [r0], -fp, lsl #22
   34b1c:	ldrbtmi	r6, [fp], #-231	; 0xffffff19
   34b20:			; <UNDEFINED> instruction: 0xf60361e6
   34b24:			; <UNDEFINED> instruction: 0xf8a40328
   34b28:	rsbvs	r8, r5, #32
   34b2c:	pop	{r0, r1, r5, sp, lr}
   34b30:	strd	r8, [r2], -r0
   34b34:			; <UNDEFINED> instruction: 0xf00e4638
   34b38:			; <UNDEFINED> instruction: 0x4620fe5b
   34b3c:	cdp2	0, 5, cr15, cr8, cr14, {0}
   34b40:	bl	1472abc <_ZdlPv@@Base+0x142f2cc>
   34b44:	andeq	r7, r3, r2, lsl r4
   34b48:	andeq	r7, r3, r6, ror #7
   34b4c:	mvnsmi	lr, sp, lsr #18
   34b50:	eorcs	r4, r8, r5, lsl #12
   34b54:			; <UNDEFINED> instruction: 0xf00e69ee
   34b58:	stmdbvs	r9!, {r0, r1, r2, r5, r9, sl, fp, ip, sp, lr, pc}^
   34b5c:	andcs	r6, r0, #15663104	; 0xef0000
   34b60:			; <UNDEFINED> instruction: 0xf8b54b15
   34b64:	ldrbtmi	r8, [fp], #-32	; 0xffffffe0
   34b68:			; <UNDEFINED> instruction: 0xf5036a6d
   34b6c:	strmi	r6, [r4], -r3, lsl #7
   34b70:	stmib	r0, {r0, r6, r8, sp, lr}^
   34b74:	addvs	r3, r2, r0, lsl #4
   34b78:	orrvs	r6, r2, r2, lsl #2
   34b7c:	rsbcs	fp, r4, r7, lsr r1
   34b80:	cdp2	0, 1, cr15, cr2, cr14, {0}
   34b84:			; <UNDEFINED> instruction: 0x46074639
   34b88:	blx	fe3f2b82 <_ZdlPv@@Base+0xfe3af392>
   34b8c:	strtmi	r4, [r0], -fp, lsl #22
   34b90:	ldrbtmi	r6, [fp], #-231	; 0xffffff19
   34b94:			; <UNDEFINED> instruction: 0xf50361e6
   34b98:			; <UNDEFINED> instruction: 0xf8a47352
   34b9c:	rsbvs	r8, r5, #32
   34ba0:	pop	{r0, r1, r5, sp, lr}
   34ba4:	strd	r8, [r2], -r0
   34ba8:			; <UNDEFINED> instruction: 0xf00e4638
   34bac:	strtmi	pc, [r0], -r1, lsr #28
   34bb0:	cdp2	0, 1, cr15, cr14, cr14, {0}
   34bb4:	bl	5f2b30 <_ZdlPv@@Base+0x5af340>
   34bb8:	muleq	r3, lr, r3
   34bbc:	andeq	r7, r3, r2, ror r3
   34bc0:	mvnsmi	lr, sp, lsr #18
   34bc4:	eorscs	r4, r0, r5, lsl #12
   34bc8:			; <UNDEFINED> instruction: 0xf00e69ee
   34bcc:	stmdbvs	r9!, {r0, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   34bd0:	andcs	r6, r0, #15663104	; 0xef0000
   34bd4:			; <UNDEFINED> instruction: 0xf8954b18
   34bd8:	ldrbtmi	r8, [fp], #-32	; 0xffffffe0
   34bdc:			; <UNDEFINED> instruction: 0xf5036a6d
   34be0:	strmi	r6, [r4], -r3, lsl #7
   34be4:	stmib	r0, {r0, r6, r8, sp, lr}^
   34be8:	addvs	r3, r2, r0, lsl #4
   34bec:	orrvs	r6, r2, r2, lsl #2
   34bf0:	rsbcs	fp, r4, r7, lsr r1
   34bf4:	ldc2l	0, cr15, [r8, #56]	; 0x38
   34bf8:			; <UNDEFINED> instruction: 0x46074639
   34bfc:	blx	1572bf6 <_ZdlPv@@Base+0x152f406>
   34c00:	andcs	r4, r0, #14336	; 0x3800
   34c04:	rscvs	r4, r7, r0, lsr #12
   34c08:	mvnvs	r4, fp, ror r4
   34c0c:	mvnseq	pc, #3145728	; 0x300000
   34c10:	eorhi	pc, r0, r4, lsl #17
   34c14:	eorvs	r6, r3, r5, ror #4
   34c18:	eorcs	pc, r1, r4, lsl #17
   34c1c:			; <UNDEFINED> instruction: 0xf88462a2
   34c20:	pop	{r2, r3, r5, sp}
   34c24:	strd	r8, [r2], -r0
   34c28:			; <UNDEFINED> instruction: 0xf00e4638
   34c2c:	strtmi	pc, [r0], -r1, ror #27
   34c30:	ldc2l	0, cr15, [lr, #56]	; 0x38
   34c34:	b	ff5f2bb0 <_ZdlPv@@Base+0xff5af3c0>
   34c38:	andeq	r7, r3, sl, lsr #6
   34c3c:	strdeq	r7, [r3], -ip
   34c40:	ldrbmi	lr, [r0, sp, lsr #18]!
   34c44:	eorscs	r4, r0, r5, lsl #12
   34c48:			; <UNDEFINED> instruction: 0xf00e6a6f
   34c4c:	stmdbvs	r9!, {r0, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   34c50:	andcs	r4, r0, #27648	; 0x6c00
   34c54:	ldrdge	pc, [ip], -r5
   34c58:			; <UNDEFINED> instruction: 0xf8d5447b
   34c5c:			; <UNDEFINED> instruction: 0xf8d58020
   34c60:			; <UNDEFINED> instruction: 0xf503901c
   34c64:			; <UNDEFINED> instruction: 0xf8956383
   34c68:	bvs	ffb8cd10 <_ZdlPv@@Base+0xffb49520>
   34c6c:	cmpvs	r1, r4, lsl #12
   34c70:	stmib	r0, {r0, r1, sp, lr}^
   34c74:	tstvs	r2, r1, lsl #4
   34c78:			; <UNDEFINED> instruction: 0xf1ba6182
   34c7c:	andle	r0, r6, r0, lsl #30
   34c80:			; <UNDEFINED> instruction: 0xf00e2064
   34c84:			; <UNDEFINED> instruction: 0x4651fd91
   34c88:			; <UNDEFINED> instruction: 0xf7fc4682
   34c8c:	blmi	3b38c8 <_ZdlPv@@Base+0x3700d8>
   34c90:			; <UNDEFINED> instruction: 0xf8c44620
   34c94:	ldrbtmi	sl, [fp], #-12
   34c98:	stmdals	r7, {r2, r6, r7, r8, fp, sp, lr, pc}
   34c9c:	bicne	pc, r8, #3145728	; 0x300000
   34ca0:			; <UNDEFINED> instruction: 0xf8846267
   34ca4:	rscvs	r6, r5, #40	; 0x28
   34ca8:	pop	{r0, r1, r5, sp, lr}
   34cac:	strd	r8, [r2], -r0
   34cb0:			; <UNDEFINED> instruction: 0xf00e4650
   34cb4:			; <UNDEFINED> instruction: 0x4620fd9d
   34cb8:	ldc2	0, cr15, [sl, #56]	; 0x38
   34cbc:	b	fe4f2c38 <_ZdlPv@@Base+0xfe4af448>
   34cc0:	andeq	r7, r3, ip, lsr #5
   34cc4:	andeq	r7, r3, lr, ror #4
   34cc8:	ldrbmi	lr, [r0, sp, lsr #18]!
   34ccc:	eorscs	r4, r0, r5, lsl #12
   34cd0:			; <UNDEFINED> instruction: 0xf00e6aee
   34cd4:	stmdbvs	r9!, {r0, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
   34cd8:	andcs	r4, r0, #26624	; 0x6800
   34cdc:	ldrdge	pc, [ip], -r5
   34ce0:			; <UNDEFINED> instruction: 0xf8d5447b
   34ce4:	ldmib	r5, {r2, r3, r4, ip, pc}^
   34ce8:			; <UNDEFINED> instruction: 0xf5038708
   34cec:	bvs	feb8db00 <_ZdlPv@@Base+0xfeb4a310>
   34cf0:	cmpvs	r1, r4, lsl #12
   34cf4:	stmib	r0, {r0, r1, sp, lr}^
   34cf8:	tstvs	r2, r1, lsl #4
   34cfc:			; <UNDEFINED> instruction: 0xf1ba6182
   34d00:	andle	r0, r6, r0, lsl #30
   34d04:			; <UNDEFINED> instruction: 0xf00e2064
   34d08:	ldrbmi	pc, [r1], -pc, asr #26	; <UNPREDICTABLE>
   34d0c:			; <UNDEFINED> instruction: 0xf7fc4682
   34d10:	blmi	3b3844 <_ZdlPv@@Base+0x370054>
   34d14:			; <UNDEFINED> instruction: 0xf8c44620
   34d18:	ldrbtmi	sl, [fp], #-12
   34d1c:	stmdals	r7, {r2, r6, r7, r8, fp, sp, lr, pc}
   34d20:	orrscs	pc, r8, #3145728	; 0x300000
   34d24:	strvc	lr, [r9, #-2500]	; 0xfffff63c
   34d28:	eorvs	r6, r3, r6, ror #5
   34d2c:			; <UNDEFINED> instruction: 0x87f0e8bd
   34d30:	ldrbmi	lr, [r0], -r2
   34d34:	ldc2l	0, cr15, [ip, #-56]	; 0xffffffc8
   34d38:			; <UNDEFINED> instruction: 0xf00e4620
   34d3c:	pld	[sp, r9, asr sp]
   34d40:	svclt	0x0000ea52
   34d44:	andeq	r7, r3, r4, lsr #4
   34d48:	andeq	r7, r3, sl, ror #3
   34d4c:			; <UNDEFINED> instruction: 0x4605b5f0
   34d50:			; <UNDEFINED> instruction: 0x7607e9d0
   34d54:	smlawblt	r6, r3, r0, fp
   34d58:			; <UNDEFINED> instruction: 0x46306833
   34d5c:			; <UNDEFINED> instruction: 0x4798689b
   34d60:	eorcs	r4, r4, r6, lsl #12
   34d64:	stc2	0, cr15, [r0, #-56]!	; 0xffffffc8
   34d68:	blmi	58f318 <_ZdlPv@@Base+0x54bb28>
   34d6c:	ldrbtmi	r6, [fp], #-2285	; 0xfffff713
   34d70:	orrvs	pc, r3, #12582912	; 0xc00000
   34d74:	strmi	r6, [r4], -r2, asr #2
   34d78:	andls	r2, r1, r0, lsl #4
   34d7c:	andcc	lr, r0, #192, 18	; 0x300000
   34d80:	smlabbvs	r2, r2, r0, r6
   34d84:	teqlt	sp, r2, lsl #3
   34d88:			; <UNDEFINED> instruction: 0xf00e2064
   34d8c:	strtmi	pc, [r9], -sp, lsl #26
   34d90:	strmi	r9, [r5], -r1
   34d94:	blx	fe272d8c <_ZdlPv@@Base+0xfe22f59c>
   34d98:	strtmi	r4, [r0], -sl, lsl #22
   34d9c:	ldrbtmi	r6, [fp], #-229	; 0xffffff1b
   34da0:	strvc	lr, [r7], -r4, asr #19
   34da4:	msrcc	SPSR_f, #3145728	; 0x300000
   34da8:	andlt	r6, r3, r3, lsr #32
   34dac:	strd	fp, [r2], -r0
   34db0:			; <UNDEFINED> instruction: 0xf00e4628
   34db4:			; <UNDEFINED> instruction: 0x4620fd1d
   34db8:	ldc2	0, cr15, [sl, #-56]	; 0xffffffc8
   34dbc:	b	4f2d38 <_ZdlPv@@Base+0x4af548>
   34dc0:	muleq	r3, r6, r1
   34dc4:	andeq	r7, r3, r6, ror #2
   34dc8:			; <UNDEFINED> instruction: 0x4605b5f8
   34dcc:			; <UNDEFINED> instruction: 0x7607e9d0
   34dd0:	ldmdavs	r3!, {r1, r2, r5, r8, ip, sp, pc}
   34dd4:	ldmvs	fp, {r4, r5, r9, sl, lr}
   34dd8:			; <UNDEFINED> instruction: 0x46064798
   34ddc:			; <UNDEFINED> instruction: 0xf00e2024
   34de0:	stmdbvs	sl!, {r0, r1, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   34de4:	stmiavs	sp!, {r0, r1, r4, r8, r9, fp, lr}^
   34de8:			; <UNDEFINED> instruction: 0xf503447b
   34dec:	smlalbbvs	r6, r2, r3, r3
   34df0:	andcs	r4, r0, #4, 12	; 0x400000
   34df4:	andcc	lr, r0, #192, 18	; 0x300000
   34df8:	smlabbvs	r2, r2, r0, r6
   34dfc:	teqlt	r5, r2, lsl #3
   34e00:			; <UNDEFINED> instruction: 0xf00e2064
   34e04:			; <UNDEFINED> instruction: 0x4629fcd1
   34e08:			; <UNDEFINED> instruction: 0xf7fc4605
   34e0c:	blmi	2f3748 <_ZdlPv@@Base+0x2aff58>
   34e10:	rscvs	r4, r5, r0, lsr #12
   34e14:	stmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
   34e18:			; <UNDEFINED> instruction: 0xf6037607
   34e1c:	eorvs	r4, r3, r8, lsr r3
   34e20:	strd	fp, [r2], -r8
   34e24:			; <UNDEFINED> instruction: 0xf00e4628
   34e28:	strtmi	pc, [r0], -r3, ror #25
   34e2c:	stc2l	0, cr15, [r0], #56	; 0x38
   34e30:	ldmib	r8, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   34e34:	andeq	r7, r3, ip, lsl r1
   34e38:	strdeq	r7, [r3], -r0
   34e3c:	mvnsmi	lr, sp, lsr #18
   34e40:	stmibvs	r0, {r0, r2, r9, sl, lr}^
   34e44:	stmdavs	r3, {r1, r7, ip, sp, pc}
   34e48:			; <UNDEFINED> instruction: 0x4798689b
   34e4c:	eorcs	r9, r8, r1
   34e50:			; <UNDEFINED> instruction: 0xf00e9e01
   34e54:	stmdbvs	r9!, {r0, r3, r5, r7, sl, fp, ip, sp, lr, pc}^
   34e58:	stmiavs	pc!, {r9, sp}^	; <UNPREDICTABLE>
   34e5c:			; <UNDEFINED> instruction: 0xf8b54b16
   34e60:	ldrbtmi	r8, [fp], #-32	; 0xffffffe0
   34e64:			; <UNDEFINED> instruction: 0xf5036a6d
   34e68:	strmi	r6, [r4], -r3, lsl #7
   34e6c:	cmpvs	r1, r1
   34e70:	andcc	lr, r0, #192, 18	; 0x300000
   34e74:	smlabbvs	r2, r2, r0, r6
   34e78:	teqlt	r7, r2, lsl #3
   34e7c:			; <UNDEFINED> instruction: 0xf00e2064
   34e80:			; <UNDEFINED> instruction: 0x4639fc93
   34e84:			; <UNDEFINED> instruction: 0xf7fc4607
   34e88:	blmi	3736cc <_ZdlPv@@Base+0x32fedc>
   34e8c:	rscvs	r4, r7, r0, lsr #12
   34e90:	mvnvs	r4, fp, ror r4
   34e94:	movwpl	pc, #34307	; 0x8603	; <UNPREDICTABLE>
   34e98:	eorhi	pc, r0, r4, lsr #17
   34e9c:	eorvs	r6, r3, r5, ror #4
   34ea0:	pop	{r1, ip, sp, pc}
   34ea4:	strd	r8, [r2], -r0
   34ea8:			; <UNDEFINED> instruction: 0xf00e4638
   34eac:	strtmi	pc, [r0], -r1, lsr #25
   34eb0:	ldc2	0, cr15, [lr], {14}
   34eb4:	ldmib	r6, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   34eb8:	andeq	r7, r3, r2, lsr #1
   34ebc:	andeq	r7, r3, r4, ror r0
   34ec0:			; <UNDEFINED> instruction: 0x4605b570
   34ec4:			; <UNDEFINED> instruction: 0xf00e2024
   34ec8:	stmdbvs	r9!, {r0, r1, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}^
   34ecc:	andcs	r4, r0, #24, 22	; 0x6000
   34ed0:	ldrbtmi	r6, [fp], #-2286	; 0xfffff712
   34ed4:	orrvs	pc, r3, #12582912	; 0xc00000
   34ed8:	cmpvs	r1, r4, lsl #12
   34edc:	andcc	lr, r0, #192, 18	; 0x300000
   34ee0:	smlabbvs	r2, r2, r0, r6
   34ee4:	teqlt	r6, r2, lsl #3
   34ee8:			; <UNDEFINED> instruction: 0xf00e2064
   34eec:			; <UNDEFINED> instruction: 0x4631fc5d
   34ef0:			; <UNDEFINED> instruction: 0xf7fc4606
   34ef4:	blmi	433660 <_ZdlPv@@Base+0x3efe70>
   34ef8:	stmibvs	r8!, {r9, sp}^
   34efc:	rscvs	r4, r6, fp, ror r4
   34f00:	bicspl	pc, r8, #3145728	; 0x300000
   34f04:	eorvs	r6, r2, #-2147483592	; 0x80000038
   34f08:			; <UNDEFINED> instruction: 0xb1286023
   34f0c:	ldmvs	fp, {r0, r1, fp, sp, lr}
   34f10:	bvs	b06d78 <_ZdlPv@@Base+0xac3588>
   34f14:	movweq	lr, #31172	; 0x79c4
   34f18:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   34f1c:	ldrtmi	lr, [r0], -r2
   34f20:	stc2l	0, cr15, [r6], #-56	; 0xffffffc8
   34f24:			; <UNDEFINED> instruction: 0xf00e4620
   34f28:	pld	[sp, r3, ror #24]
   34f2c:	svclt	0x0000e95c
   34f30:	andeq	r7, r3, r2, lsr r0
   34f34:	andeq	r7, r3, r8
   34f38:			; <UNDEFINED> instruction: 0x4607b5f8
   34f3c:	vstrcs.16	s12, [r0, #-394]	; 0xfffffe76	; <UNPREDICTABLE>
   34f40:	strcs	sp, [r0], #-52	; 0xffffffcc
   34f44:	strtmi	r6, [r8], -fp, lsr #16
   34f48:	ldmvs	fp, {r1, r2, r5, r9, sl, lr}
   34f4c:	umaalvs	r4, r6, r8, r7
   34f50:	stmdavs	sp!, {r2, r9, sl, lr}^
   34f54:	mvnsle	r2, r0, lsl #26
   34f58:			; <UNDEFINED> instruction: 0xb12e6065
   34f5c:	ldrtmi	r4, [r4], -r5, lsr #12
   34f60:	rsbvs	r6, r5, r6, ror r8
   34f64:	mvnsle	r2, r0, lsl #28
   34f68:			; <UNDEFINED> instruction: 0xf00e2020
   34f6c:	ldmdbvs	r9!, {r0, r2, r3, r4, sl, fp, ip, sp, lr, pc}^
   34f70:	andcs	r4, r0, #20, 22	; 0x5000
   34f74:	ldrbtmi	r6, [fp], #-2302	; 0xfffff702
   34f78:	orrvs	pc, r3, #12582912	; 0xc00000
   34f7c:	cmpvs	r1, r5, lsl #12
   34f80:	andcc	lr, r0, #192, 18	; 0x300000
   34f84:	smlabbvs	r2, r2, r0, r6
   34f88:	teqlt	r6, r2, lsl #3
   34f8c:			; <UNDEFINED> instruction: 0xf00e2064
   34f90:	ldrtmi	pc, [r1], -fp, lsl #24	; <UNPREDICTABLE>
   34f94:			; <UNDEFINED> instruction: 0xf7fc4606
   34f98:	blmi	3335bc <_ZdlPv@@Base+0x2efdcc>
   34f9c:	rscvs	r4, lr, r8, lsr #12
   34fa0:	mvnvs	r4, fp, ror r4
   34fa4:			; <UNDEFINED> instruction: 0x63a8f603
   34fa8:	ldcllt	0, cr6, [r8, #172]!	; 0xac
   34fac:	ldrb	r4, [fp, ip, lsr #12]
   34fb0:	ldrtmi	lr, [r0], -r2
   34fb4:	ldc2	0, cr15, [ip], {14}
   34fb8:			; <UNDEFINED> instruction: 0xf00e4628
   34fbc:	pld	[sp, r9, lsl ip]
   34fc0:	svclt	0x0000e912
   34fc4:	andeq	r6, r3, lr, lsl #31
   34fc8:	andeq	r6, r3, r4, ror #30
   34fcc:	mvnsmi	lr, sp, lsr #18
   34fd0:	strmi	fp, [r5], -r2, lsl #1
   34fd4:	bvs	58fe0 <_ZdlPv@@Base+0x157f0>
   34fd8:			; <UNDEFINED> instruction: 0x801cf8d5
   34fdc:	ldmvs	fp, {r0, r1, fp, sp, lr}
   34fe0:	bvs	1b06e48 <_ZdlPv@@Base+0x1ac3658>
   34fe4:			; <UNDEFINED> instruction: 0x4607681a
   34fe8:	ldmvs	r3, {r3, r4, r9, sl, lr}
   34fec:			; <UNDEFINED> instruction: 0x46064798
   34ff0:			; <UNDEFINED> instruction: 0xf00e2028
   34ff4:	stmdbvs	sl!, {r0, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   34ff8:	stmiavs	sp!, {r0, r2, r4, r8, r9, fp, lr}^
   34ffc:			; <UNDEFINED> instruction: 0xf503447b
   35000:	smlalbbvs	r6, r2, r3, r3
   35004:	andcs	r4, r0, #4, 12	; 0x400000
   35008:	andcc	lr, r0, #192, 18	; 0x300000
   3500c:	smlabbvs	r2, r2, r0, r6
   35010:	teqlt	r5, r2, lsl #3
   35014:			; <UNDEFINED> instruction: 0xf00e2064
   35018:	strtmi	pc, [r9], -r7, asr #23
   3501c:			; <UNDEFINED> instruction: 0xf7fc4605
   35020:	blmi	373534 <_ZdlPv@@Base+0x32fd44>
   35024:	rscvs	r4, r5, r0, lsr #12
   35028:	stmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3502c:			; <UNDEFINED> instruction: 0xf6038707
   35030:	rsbvs	r7, r6, #120, 6	; 0xe0000001
   35034:	andlt	r6, r2, r3, lsr #32
   35038:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3503c:	strtmi	lr, [r8], -r2
   35040:	blx	ff5f1082 <_ZdlPv@@Base+0xff5ad892>
   35044:			; <UNDEFINED> instruction: 0xf00e4620
   35048:	pld	[sp, r3	; <illegal shifter operand>]
   3504c:	svclt	0x0000e8cc
   35050:	andeq	r6, r3, r8, lsl #30
   35054:	ldrdeq	r6, [r3], -ip
   35058:	mvnsmi	lr, sp, lsr #18
   3505c:	bvs	186880 <_ZdlPv@@Base+0x143090>
   35060:	eorsle	r2, r9, r0, lsl #26
   35064:	stmdavs	fp!, {sl, sp}
   35068:	strtmi	r4, [r6], -r8, lsr #12
   3506c:			; <UNDEFINED> instruction: 0x4798689b
   35070:	strmi	r6, [r4], -r6, asr #32
   35074:	stccs	8, cr6, [r0, #-436]	; 0xfffffe4c
   35078:	strdvs	sp, [r5], #-21	; 0xffffffeb	; <UNPREDICTABLE>
   3507c:	strtmi	fp, [r5], -lr, lsr #2
   35080:	ldmdavs	r6!, {r2, r4, r5, r9, sl, lr}^
   35084:	cdpcs	0, 0, cr6, cr0, cr5, {3}
   35088:	strdcs	sp, [r8], -r9	; <UNPREDICTABLE>
   3508c:	blx	fe3710ce <_ZdlPv@@Base+0xfe32d8de>
   35090:	ldmvs	lr!, {r1, r3, r4, r5, r6, r8, fp, sp, lr}^
   35094:			; <UNDEFINED> instruction: 0xf8d74b16
   35098:	ldrbtmi	r8, [fp], #-28	; 0xffffffe4
   3509c:			; <UNDEFINED> instruction: 0xf5036a7f
   350a0:	smlalbbvs	r6, r2, r3, r3
   350a4:	andcs	r4, r0, #5242880	; 0x500000
   350a8:	andcc	lr, r0, #192, 18	; 0x300000
   350ac:	smlabbvs	r2, r2, r0, r6
   350b0:	teqlt	r6, r2, lsl #3
   350b4:			; <UNDEFINED> instruction: 0xf00e2064
   350b8:			; <UNDEFINED> instruction: 0x4631fb77
   350bc:			; <UNDEFINED> instruction: 0xf7fc4606
   350c0:	blmi	373494 <_ZdlPv@@Base+0x32fca4>
   350c4:	rscvs	r4, lr, r8, lsr #12
   350c8:	stmib	r5, {r0, r1, r3, r4, r5, r6, sl, lr}^
   350cc:	blcc	fec560f0 <_ZdlPv@@Base+0xfec12900>
   350d0:	eorvs	r6, fp, pc, ror #4
   350d4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   350d8:	ldrb	r4, [r6, ip, lsr #12]
   350dc:	ldrtmi	lr, [r0], -r2
   350e0:	blx	fe1f1122 <_ZdlPv@@Base+0xfe1ad932>
   350e4:			; <UNDEFINED> instruction: 0xf00e4628
   350e8:	pld	[sp, r3, lsl #23]
   350ec:	svclt	0x0000e87c
   350f0:	andeq	r6, r3, sl, ror #28
   350f4:	andeq	r7, r3, r4, lsr pc
   350f8:	svcmi	0x00f0e92d
   350fc:	blvs	46b04 <_ZdlPv@@Base+0x3314>
   35100:			; <UNDEFINED> instruction: 0xf8d8b083
   35104:	stmdavs	r3, {r2, r3, r5, ip, sp, lr}
   35108:			; <UNDEFINED> instruction: 0x4798689b
   3510c:	ldrsbtcc	pc, [r4], -r8	; <UNPREDICTABLE>
   35110:			; <UNDEFINED> instruction: 0x4605681a
   35114:	ldmvs	r3, {r3, r4, r9, sl, lr}
   35118:	pkhbtmi	r4, r1, r8, lsl #15
   3511c:			; <UNDEFINED> instruction: 0xf7dd2038
   35120:	blmi	7af128 <_ZdlPv@@Base+0x76b938>
   35124:			; <UNDEFINED> instruction: 0x1014f8d8
   35128:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   3512c:	ldrdvs	pc, [ip], -r8
   35130:	orrvs	pc, r3, #12582912	; 0xc00000
   35134:			; <UNDEFINED> instruction: 0xb01cf8d8
   35138:	strmi	r6, [r4], -r3
   3513c:	movwge	lr, #35288	; 0x89d8
   35140:			; <UNDEFINED> instruction: 0xf8d86141
   35144:	movwls	r8, #4136	; 0x1028
   35148:	andcs	lr, r1, #192, 18	; 0x300000
   3514c:	orrvs	r6, r2, r2, lsl #2
   35150:	rsbcs	fp, r4, r6, lsr r1
   35154:	blx	a71196 <_ZdlPv@@Base+0xa2d9a6>
   35158:			; <UNDEFINED> instruction: 0x46064631
   3515c:			; <UNDEFINED> instruction: 0xf8a4f7fc
   35160:	strtmi	r9, [r0], -r1, lsl #20
   35164:	rscvs	r4, r6, sp, lsl #22
   35168:	stmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3516c:			; <UNDEFINED> instruction: 0x3320ba07
   35170:	stmdacs	r9, {r2, r6, r7, r8, fp, sp, lr, pc}
   35174:	strvc	lr, [fp, #-2500]	; 0xfffff63c
   35178:	eorsls	pc, r4, r4, asr #17
   3517c:	andlt	r6, r3, r3, lsr #32
   35180:	svchi	0x00f0e8bd
   35184:	ldrtmi	lr, [r0], -r2
   35188:	blx	cf11ca <_ZdlPv@@Base+0xcad9da>
   3518c:			; <UNDEFINED> instruction: 0xf7dd4620
   35190:			; <UNDEFINED> instruction: 0xf7dde860
   35194:	svclt	0x0000e828
   35198:	ldrdeq	r6, [r3], -sl
   3519c:	muleq	r3, r4, lr
   351a0:	svcmi	0x00f8e92d
   351a4:	bvs	fe1469c4 <_ZdlPv@@Base+0xfe1031d4>
   351a8:	subsle	r2, r6, r0, lsl #24
   351ac:			; <UNDEFINED> instruction: 0xf00e200c
   351b0:	movwcs	pc, #2811	; 0xafb	; <UNPREDICTABLE>
   351b4:	andne	lr, r0, #212, 18	; 0x350000
   351b8:	umullvs	r4, r3, r8, r6
   351bc:	stmiavs	r4!, {r0, r1, r2, r9, sl, lr}
   351c0:	stmib	r0, {r0, r1, r9, sl, lr}^
   351c4:	cmnlt	r4, r0, lsl #4
   351c8:	ldrmi	r2, [sp], -ip
   351cc:	blx	ffb7120c <_ZdlPv@@Base+0xffb2da1c>
   351d0:	stmdavs	r1!, {r1, r5, fp, sp, lr}^
   351d4:	andhi	pc, r8, r0, asr #17
   351d8:	stmib	r0, {r0, r1, r9, sl, lr}^
   351dc:	adcvs	r2, r8, r0, lsl #2
   351e0:	stccs	8, cr6, [r0], {164}	; 0xa4
   351e4:	ldrshtcs	sp, [r0], -r0
   351e8:			; <UNDEFINED> instruction: 0xa01cf8d6
   351ec:	blx	ff77122c <_ZdlPv@@Base+0xff72da3c>
   351f0:	blmi	8cf7bc <_ZdlPv@@Base+0x88bfcc>
   351f4:			; <UNDEFINED> instruction: 0xf8d62200
   351f8:	ldrbtmi	fp, [fp], #-12
   351fc:	mlals	r0, r6, r8, pc	; <UNPREDICTABLE>
   35200:	orrvs	pc, r3, #12582912	; 0xc00000
   35204:	ldrdhi	pc, [r4], -r6	; <UNPREDICTABLE>
   35208:	mlapl	ip, r6, r8, pc	; <UNPREDICTABLE>
   3520c:	cmpvs	r1, r4, lsl #12
   35210:	andcc	lr, r0, #192, 18	; 0x300000
   35214:	smlabbvs	r2, r2, r0, r6
   35218:			; <UNDEFINED> instruction: 0xf1bb6182
   3521c:	andsle	r0, r9, r0, lsl #30
   35220:			; <UNDEFINED> instruction: 0xf00e2064
   35224:	ldrbmi	pc, [r9], -r1, asr #21	; <UNPREDICTABLE>
   35228:			; <UNDEFINED> instruction: 0xf7fc4606
   3522c:	rscvs	pc, r6, sp, lsr r8	; <UNPREDICTABLE>
   35230:	andcs	r4, r0, #19456	; 0x4c00
   35234:			; <UNDEFINED> instruction: 0xf8c44620
   35238:	ldrbtmi	sl, [fp], #-28	; 0xffffffe4
   3523c:	eorls	pc, r0, r4, lsl #17
   35240:	stmib	r4, {r4, r5, r6, r7, r8, r9, ip, sp}^
   35244:			; <UNDEFINED> instruction: 0xf8848709
   35248:	eorvs	r5, r3, ip, lsr #32
   3524c:	eorcs	pc, r1, r4, lsl #17
   35250:	svchi	0x00f8e8bd
   35254:	andlt	pc, ip, r0, asr #17
   35258:	stmdbmi	sl, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3525c:	addpl	pc, r8, pc, asr #8
   35260:			; <UNDEFINED> instruction: 0xf00a4479
   35264:	bvs	fed735c0 <_ZdlPv@@Base+0xfed2fdd0>
   35268:	ldrtmi	lr, [r0], -r0, lsr #15
   3526c:	blx	ff0712ac <_ZdlPv@@Base+0xff02dabc>
   35270:			; <UNDEFINED> instruction: 0xf00e4620
   35274:	pld	[ip, sp	; <illegal shifter operand>]
   35278:			; <UNDEFINED> instruction: 0xe7f9efb6
   3527c:	andeq	r6, r3, sl, lsl #26
   35280:	andeq	r7, r3, r2, asr #27
   35284:	andeq	r4, r1, r8, ror r9
   35288:			; <UNDEFINED> instruction: 0x4604b5f8
   3528c:	stcmi	0, cr2, [r7, #-144]!	; 0xffffff70
   35290:	blx	fe2f12d0 <_ZdlPv@@Base+0xfe2adae0>
   35294:	stmiavs	r7!, {r0, r5, r6, r8, fp, sp, lr}^
   35298:	blmi	97daa0 <_ZdlPv@@Base+0x93a2b0>
   3529c:	ldrbtmi	r4, [fp], #-1149	; 0xfffffb83
   352a0:	orrvs	pc, r3, #12582912	; 0xc00000
   352a4:	strmi	r6, [r6], -r1, asr #2
   352a8:	andcc	lr, r0, #192, 18	; 0x300000
   352ac:	smlabbvs	r2, r2, r0, r6
   352b0:	teqlt	r7, r2, lsl #3
   352b4:			; <UNDEFINED> instruction: 0xf00e2064
   352b8:			; <UNDEFINED> instruction: 0x4639fa77
   352bc:			; <UNDEFINED> instruction: 0xf7fb4607
   352c0:	bmi	775294 <_ZdlPv@@Base+0x731aa4>
   352c4:	blmi	73d6cc <_ZdlPv@@Base+0x6f9edc>
   352c8:	ldrbtmi	r6, [fp], #-247	; 0xffffff09
   352cc:			; <UNDEFINED> instruction: 0xf50361f1
   352d0:	eorsvs	r7, r3, r0, ror #7
   352d4:	stmibvs	r4!, {r0, r1, r3, r5, r7, fp, ip, lr}^
   352d8:	eorsvs	r6, r3, #1769472	; 0x1b0000
   352dc:	stmdavs	r3!, {r2, r4, r6, r7, r8, ip, sp, pc}^
   352e0:			; <UNDEFINED> instruction: 0xb12360a1
   352e4:			; <UNDEFINED> instruction: 0x461c609c
   352e8:	blcs	4f47c <_ZdlPv@@Base+0xbc8c>
   352ec:	stmdavs	r3!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   352f0:	ldmvs	fp, {r5, r9, sl, lr}
   352f4:			; <UNDEFINED> instruction: 0x46054798
   352f8:	stmdavs	r3, {r3, r6, r8, ip, sp, pc}
   352fc:			; <UNDEFINED> instruction: 0x479869db
   35300:	addsmi	r6, r8, #208896	; 0x33000
   35304:	svclt	0x00c869f3
   35308:	rsbvs	r6, fp, r0, lsr r2
   3530c:	stmiavs	r4!, {r0, r2, r4, r5, r6, r7, r8, sp, lr}
   35310:	mvnle	r2, r0, lsl #24
   35314:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
   35318:	ldrtmi	lr, [r8], -r2
   3531c:	blx	1a7135c <_ZdlPv@@Base+0x1a2db6c>
   35320:			; <UNDEFINED> instruction: 0xf00e4630
   35324:	pld	[ip, r5, ror #20]
   35328:	svclt	0x0000ef5e
   3532c:	andeq	r8, r3, r4, asr #20
   35330:	andeq	r6, r3, r6, ror #24
   35334:	andeq	r0, r0, r4, asr #3
   35338:	andeq	r7, r3, r2, lsr sp
   3533c:	ldrsbcc	pc, [ip, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   35340:			; <UNDEFINED> instruction: 0x4605b570
   35344:	bllt	f0fa50 <_ZdlPv@@Base+0xecc260>
   35348:			; <UNDEFINED> instruction: 0xf7dc2074
   3534c:	ldmib	r5, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
   35350:			; <UNDEFINED> instruction: 0xf7ef0108
   35354:	blvs	1b345a8 <_ZdlPv@@Base+0x1af0db8>
   35358:	bvs	a4fd04 <_ZdlPv@@Base+0xa0c514>
   3535c:			; <UNDEFINED> instruction: 0xf7ef1ac9
   35360:			; <UNDEFINED> instruction: 0xf8d5fc8d
   35364:	blcs	418cc <__printf_chk@plt+0x2f49c>
   35368:			; <UNDEFINED> instruction: 0xf105bfc8
   3536c:	stcle	6, cr0, [fp, #-348]	; 0xfffffea4
   35370:	stmibvs	r9!, {r2, r4, r5, r9, sl, lr}^
   35374:	svceq	0x0001f816
   35378:			; <UNDEFINED> instruction: 0xf7dc3c56
   3537c:			; <UNDEFINED> instruction: 0xf8d5ef3c
   35380:	blne	19418e8 <_ZdlPv@@Base+0x18fe0f8>
   35384:	blle	ffd05dfc <_ZdlPv@@Base+0xffcc260c>
   35388:	andcs	r6, sl, r9, ror #19
   3538c:	svc	0x0032f7dc
   35390:			; <UNDEFINED> instruction: 0xf8c52300
   35394:	ldflte	f3, [r0, #-352]!	; 0xfffffea0
   35398:			; <UNDEFINED> instruction: 0xf7dc2075
   3539c:			; <UNDEFINED> instruction: 0xf8d5ef2c
   353a0:			; <UNDEFINED> instruction: 0xf00e015c
   353a4:	stmibvs	lr!, {r0, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}^
   353a8:	stmdavc	r0, {r2, r9, sl, lr}
   353ac:			; <UNDEFINED> instruction: 0x4631b138
   353b0:	svc	0x0020f7dc
   353b4:	svceq	0x0001f814
   353b8:	mvnsle	r2, r0, lsl #16
   353bc:	ldrtmi	r6, [r1], -lr, ror #19
   353c0:			; <UNDEFINED> instruction: 0xf7dc2020
   353c4:	bfi	lr, r8, (invalid: 30:2)
   353c8:	smlawblt	r2, r2, r9, r6
   353cc:	ldrsbcc	pc, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   353d0:	ldr	fp, [r3, r3, lsl #2]!
   353d4:			; <UNDEFINED> instruction: 0xf8c04770
   353d8:			; <UNDEFINED> instruction: 0x47702158
   353dc:	push	{r0, r1, r7, r8, fp, sp, lr}
   353e0:			; <UNDEFINED> instruction: 0x460741f0
   353e4:	strmi	fp, [ip], -r2, lsl #1
   353e8:	blcs	46e30 <_ZdlPv@@Base+0x3640>
   353ec:			; <UNDEFINED> instruction: 0xf8d0d033
   353f0:	tstlt	fp, r8, asr r1
   353f4:			; <UNDEFINED> instruction: 0xffa2f7ff
   353f8:	rsbscs	r4, r8, r8, lsl sp
   353fc:	ldrbtmi	r6, [sp], #-2558	; 0xfffff602
   35400:			; <UNDEFINED> instruction: 0xf7dc4631
   35404:			; <UNDEFINED> instruction: 0xf815eef8
   35408:	stmdacs	r0, {r0, r8, r9, sl, fp}
   3540c:	ldmibvs	r9!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   35410:	svceq	0x0000f1b8
   35414:	eorscs	sp, ip, fp, lsl r0
   35418:	mcr	7, 7, pc, cr12, cr12, {6}	; <UNPREDICTABLE>
   3541c:	ldmibvs	r9!, {r5, fp, ip, sp, lr}^
   35420:	tstls	r1, r8, asr r1
   35424:	mcr	7, 7, pc, cr6, cr12, {6}	; <UNPREDICTABLE>
   35428:	svceq	0x0001f814
   3542c:	stmdacs	r0, {r0, r8, fp, ip, pc}
   35430:	ldmibvs	r9!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   35434:	svceq	0x0000f1b8
   35438:	eorscs	sp, lr, r3
   3543c:	mrc	7, 6, APSR_nzcv, cr10, cr12, {6}
   35440:	strdcs	r6, [sl], -r9
   35444:	pop	{r1, ip, sp, pc}
   35448:			; <UNDEFINED> instruction: 0xf7dc41f0
   3544c:	stmdavc	r0!, {r0, r4, r6, r7, r9, sl, fp, ip, sp, pc}
   35450:	mvnle	r2, r0, lsl #16
   35454:			; <UNDEFINED> instruction: 0xf8c0e7f5
   35458:			; <UNDEFINED> instruction: 0xe7cd3158
   3545c:			; <UNDEFINED> instruction: 0x000148b2
   35460:	push	{r0, r1, r7, r8, fp, sp, lr}
   35464:			; <UNDEFINED> instruction: 0x460641f0
   35468:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
   3546c:	ldrbtmi	r4, [r8], #1551	; 0x60f
   35470:	eorsle	r2, lr, r0, lsl #22
   35474:	ldrsbcc	pc, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   35478:			; <UNDEFINED> instruction: 0xf7ffb10b
   3547c:	blmi	835200 <_ZdlPv@@Base+0x7f1a10>
   35480:			; <UNDEFINED> instruction: 0xf85869f5
   35484:	ldmdavs	fp, {r0, r1, ip, sp}
   35488:	sfmle	f4, 4, [r6, #-636]!	; 0xfffffd84
   3548c:	rsbscs	r4, r8, ip, lsl ip
   35490:			; <UNDEFINED> instruction: 0x4629447c
   35494:	mcr	7, 5, pc, cr14, cr12, {6}	; <UNPREDICTABLE>
   35498:	svceq	0x0001f814
   3549c:	mvnsle	r2, r0, lsl #16
   354a0:	ldrshcs	r6, [r6], #-145	; 0xffffff6f
   354a4:	mcr	7, 5, pc, cr6, cr12, {6}	; <UNPREDICTABLE>
   354a8:			; <UNDEFINED> instruction: 0xf8584b16
   354ac:	ldmdavs	r8, {r0, r1, ip, sp}
   354b0:			; <UNDEFINED> instruction: 0xf007fb00
   354b4:			; <UNDEFINED> instruction: 0xf914f00e
   354b8:			; <UNDEFINED> instruction: 0x460469f5
   354bc:	teqlt	r8, r0, lsl #16
   354c0:			; <UNDEFINED> instruction: 0xf7dc4629
   354c4:			; <UNDEFINED> instruction: 0xf814ee98
   354c8:	stmdacs	r0, {r0, r8, r9, sl, fp}
   354cc:	ldmibvs	r5!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   354d0:	andcs	r4, sl, r9, lsr #12
   354d4:	mcr	7, 4, pc, cr14, cr12, {6}	; <UNPREDICTABLE>
   354d8:			; <UNDEFINED> instruction: 0x4c0b69f5
   354dc:	ldrbtmi	r2, [ip], #-120	; 0xffffff88
   354e0:			; <UNDEFINED> instruction: 0xf7dc4629
   354e4:			; <UNDEFINED> instruction: 0xf814ee88
   354e8:	stmdacs	r0, {r0, r8, r9, sl, fp}
   354ec:	pop	{r3, r4, r5, r6, r7, r8, ip, lr, pc}
   354f0:			; <UNDEFINED> instruction: 0xf8c081f0
   354f4:			; <UNDEFINED> instruction: 0xe7c23158
   354f8:	andeq	r8, r3, r2, ror r8
   354fc:	andeq	r0, r0, r8, lsl r2
   35500:	andeq	r4, r1, r8, lsr #16
   35504:	andeq	r0, r0, r4, ror r2
   35508:	andeq	r4, r1, r6, ror #15
   3550c:			; <UNDEFINED> instruction: 0x4604b538
   35510:	blvs	48160 <_ZdlPv@@Base+0x4970>
   35514:			; <UNDEFINED> instruction: 0xf503447b
   35518:	eorvs	r7, r3, r4, lsr #6
   3551c:			; <UNDEFINED> instruction: 0xf7dcb108
   35520:	blmi	430f88 <_ZdlPv@@Base+0x3ed798>
   35524:	ldrbtmi	r6, [fp], #-2277	; 0xfffff71b
   35528:	orrvs	pc, r3, #12582912	; 0xc00000
   3552c:			; <UNDEFINED> instruction: 0xb12d6023
   35530:			; <UNDEFINED> instruction: 0xf7fb4628
   35534:	qadd16mi	pc, r8, r7	; <UNPREDICTABLE>
   35538:			; <UNDEFINED> instruction: 0xf95af00e
   3553c:			; <UNDEFINED> instruction: 0xb12d6925
   35540:			; <UNDEFINED> instruction: 0xf7fb4628
   35544:	strtmi	pc, [r8], -pc, lsl #30
   35548:			; <UNDEFINED> instruction: 0xf952f00e
   3554c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   35550:			; <UNDEFINED> instruction: 0xf00e4628
   35554:	pld	[ip, sp, asr #18]
   35558:	ldrb	lr, [r9, r6, asr #28]!
   3555c:	andeq	r7, r3, r8, ror #21
   35560:	ldrdeq	r6, [r3], -lr
   35564:			; <UNDEFINED> instruction: 0x4604b510
   35568:			; <UNDEFINED> instruction: 0xffd0f7ff
   3556c:			; <UNDEFINED> instruction: 0xf00e4620
   35570:			; <UNDEFINED> instruction: 0x4620f93f
   35574:			; <UNDEFINED> instruction: 0x4620bd10
   35578:			; <UNDEFINED> instruction: 0xf93af00e
   3557c:	mrc	7, 1, APSR_nzcv, cr2, cr12, {6}
   35580:	mvnsmi	lr, sp, lsr #18
   35584:	stmibvs	r4, {r7, r9, sl, lr}^
   35588:	stccs	0, cr11, [r0], {130}	; 0x82
   3558c:	strcs	sp, [r0, #-115]	; 0xffffff8d
   35590:	strtmi	r6, [r0], -r3, lsr #16
   35594:	ldmvs	fp, {r1, r2, r3, r5, r9, sl, lr}
   35598:	umaalvs	r4, r6, r8, r7
   3559c:	stmdavs	r4!, {r0, r2, r9, sl, lr}^
   355a0:	mvnsle	r2, r0, lsl #24
   355a4:			; <UNDEFINED> instruction: 0xb12e606c
   355a8:	ldrtmi	r4, [r5], -ip, lsr #12
   355ac:	rsbvs	r6, ip, r6, ror r8
   355b0:	mvnsle	r2, r0, lsl #28
   355b4:	ldrdvs	pc, [r0], -r8	; <UNPREDICTABLE>
   355b8:	subsle	r2, r4, r0, lsl #28
   355bc:	ldmdavs	r3!, {sl, sp}
   355c0:			; <UNDEFINED> instruction: 0x46274630
   355c4:			; <UNDEFINED> instruction: 0x4798689b
   355c8:	strmi	r6, [r4], -r7, asr #32
   355cc:	mcrcs	8, 0, r6, cr0, cr6, {3}
   355d0:	strdvs	sp, [r6], #-21	; 0xffffffeb	; <UNPREDICTABLE>
   355d4:	strtmi	fp, [r6], -pc, lsr #2
   355d8:	ldmdavs	pc!, {r2, r3, r4, r5, r9, sl, lr}^	; <UNPREDICTABLE>
   355dc:	svccs	0x00006066
   355e0:	strdcs	sp, [r8], -r9	; <UNPREDICTABLE>
   355e4:			; <UNDEFINED> instruction: 0xf8e0f00e
   355e8:			; <UNDEFINED> instruction: 0x2014f8d8
   355ec:			; <UNDEFINED> instruction: 0xf8d84b27
   355f0:	ldrbtmi	r6, [fp], #-12
   355f4:	orrvs	pc, r3, #12582912	; 0xc00000
   355f8:	andvs	r4, r3, r7, lsl #12
   355fc:	movwcs	r6, #322	; 0x142
   35600:	movwcc	lr, #6592	; 0x19c0
   35604:	orrvs	r6, r3, r3, lsl #2
   35608:	rsbcs	fp, r4, lr, asr r3
   3560c:			; <UNDEFINED> instruction: 0xf8ccf00e
   35610:	andls	r4, r1, r1, lsr r6
   35614:	mcr2	7, 2, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
   35618:	rscsvs	r9, fp, r1, lsl #22
   3561c:	movwcs	r4, #2588	; 0xa1c
   35620:	ldrdvs	pc, [r4], -r8	; <UNPREDICTABLE>
   35624:	stmib	r7, {r1, r3, r4, r5, r6, sl, lr}^
   35628:			; <UNDEFINED> instruction: 0xf5025407
   3562c:	rsbsvs	r7, fp, #88, 4	; 0x80000005
   35630:	bicslt	r6, r6, sl, lsr r0
   35634:			; <UNDEFINED> instruction: 0x46306832
   35638:	ldmvs	r3, {r2, r3, r4, r9, sl, lr}
   3563c:	umaalvs	r4, r4, r8, r7
   35640:	ldmdavs	r6!, {r0, r1, r9, sl, lr}^
   35644:	mvnsle	r2, r0, lsl #28
   35648:	qsublt	r6, lr, ip
   3564c:			; <UNDEFINED> instruction: 0x4623461e
   35650:	subsvs	r6, lr, r4, ror #16
   35654:	mvnsle	r2, r0, lsl #24
   35658:	rsbsvs	r4, fp, #56, 12	; 0x3800000
   3565c:	pop	{r1, ip, sp, pc}
   35660:	strdvs	r8, [r6], #16
   35664:			; <UNDEFINED> instruction: 0x4634e7da
   35668:			; <UNDEFINED> instruction: 0x4633e7bb
   3566c:	rsbsvs	r4, fp, #56, 12	; 0x3800000
   35670:	pop	{r1, ip, sp, pc}
   35674:			; <UNDEFINED> instruction: 0x462581f0
   35678:	mul	r2, ip, r7
   3567c:			; <UNDEFINED> instruction: 0xf00e9801
   35680:			; <UNDEFINED> instruction: 0x4638f8b7
   35684:			; <UNDEFINED> instruction: 0xf8b4f00e
   35688:	stc	7, cr15, [ip, #880]!	; 0x370
   3568c:	andeq	r6, r3, r2, lsl r9
   35690:	ldrdeq	r7, [r3], -r8
   35694:			; <UNDEFINED> instruction: 0x4605b538
   35698:	bvs	fe1482f0 <_ZdlPv@@Base+0xfe104b00>
   3569c:	mvnscc	r4, #2063597568	; 0x7b000000
   356a0:			; <UNDEFINED> instruction: 0xb12c6003
   356a4:	stmiavs	r4!, {r5, r9, sl, lr}
   356a8:			; <UNDEFINED> instruction: 0xf8a2f00e
   356ac:	mvnsle	r2, r0, lsl #24
   356b0:	stmiavs	ip!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   356b4:			; <UNDEFINED> instruction: 0xf503447b
   356b8:	eorvs	r6, fp, r3, lsl #7
   356bc:	strtmi	fp, [r0], -ip, lsr #2
   356c0:	mrc2	7, 2, pc, cr0, cr11, {7}
   356c4:			; <UNDEFINED> instruction: 0xf00e4620
   356c8:	stmdbvs	ip!, {r0, r1, r4, r7, fp, ip, sp, lr, pc}
   356cc:	strtmi	fp, [r0], -ip, lsr #2
   356d0:	mcr2	7, 2, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
   356d4:			; <UNDEFINED> instruction: 0xf00e4620
   356d8:	strtmi	pc, [r8], -fp, lsl #17
   356dc:			; <UNDEFINED> instruction: 0x4620bd38
   356e0:			; <UNDEFINED> instruction: 0xf886f00e
   356e4:	ldcl	7, cr15, [lr, #-880]!	; 0xfffffc90
   356e8:	svclt	0x0000e7f9
   356ec:	andeq	r7, r3, r0, ror #18
   356f0:	andeq	r6, r3, r0, asr r8
   356f4:			; <UNDEFINED> instruction: 0x4604b510
   356f8:			; <UNDEFINED> instruction: 0xffccf7ff
   356fc:			; <UNDEFINED> instruction: 0xf00e4620
   35700:			; <UNDEFINED> instruction: 0x4620f877
   35704:			; <UNDEFINED> instruction: 0x4620bd10
   35708:			; <UNDEFINED> instruction: 0xf872f00e
   3570c:	stcl	7, cr15, [sl, #-880]!	; 0xfffffc90
   35710:	push	{r0, r1, r6, r7, r8, fp, sp, lr}
   35714:			; <UNDEFINED> instruction: 0x460441f0
   35718:	strmi	fp, [lr], -r2, lsl #1
   3571c:	eorsle	r2, sl, r0, lsl #22
   35720:	ldrmi	r2, [r7], -r4, lsr #32
   35724:			; <UNDEFINED> instruction: 0xf840f00e
   35728:	blmi	8cfcb8 <_ZdlPv@@Base+0x88c4c8>
   3572c:	ldrdhi	pc, [ip], -r4
   35730:			; <UNDEFINED> instruction: 0xf503447b
   35734:	smlalbbvs	r6, r2, r3, r3
   35738:	andcs	r4, r0, #5242880	; 0x500000
   3573c:	addvs	r6, r2, r6, asr #32
   35740:	tstvs	r2, r3
   35744:			; <UNDEFINED> instruction: 0xf1b86182
   35748:	eorle	r0, r1, r0, lsl #30
   3574c:			; <UNDEFINED> instruction: 0xf00e2064
   35750:	strbmi	pc, [r1], -fp, lsr #16	; <UNPREDICTABLE>
   35754:			; <UNDEFINED> instruction: 0xf7fb9001
   35758:	blls	b4dfc <_ZdlPv@@Base+0x7160c>
   3575c:	stmibvs	r0!, {r0, r1, r3, r5, r6, r7, sp, lr}^
   35760:	blmi	57ef68 <_ZdlPv@@Base+0x53b778>
   35764:			; <UNDEFINED> instruction: 0x4629463a
   35768:	ldrbtmi	r6, [fp], #-494	; 0xfffffe12
   3576c:	bicspl	pc, r8, #3145728	; 0x300000
   35770:	stmdavs	r3, {r0, r1, r3, r5, sp, lr}
   35774:	lfmvs	f6, 4, [fp, #184]	; 0xb8
   35778:	stmdavs	r2!, {r3, r4, r7, r8, r9, sl, lr}
   3577c:	strmi	r6, [r3], -r6, ror #3
   35780:	ldrmi	r4, [ip], -r0, lsr #12
   35784:			; <UNDEFINED> instruction: 0x47986853
   35788:	andlt	r4, r2, r0, lsr #12
   3578c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   35790:	andhi	pc, ip, r0, asr #17
   35794:	strtmi	lr, [r0], -r3, ror #15
   35798:	andlt	r6, r2, r1, rrx
   3579c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   357a0:	stmdals	r1, {r1, sp, lr, pc}
   357a4:			; <UNDEFINED> instruction: 0xf824f00e
   357a8:			; <UNDEFINED> instruction: 0xf00e4628
   357ac:	pld	[ip, r1, lsr #16]
   357b0:	svclt	0x0000ed1a
   357b4:	ldrdeq	r6, [r3], -r4
   357b8:	muleq	r3, sl, r7
   357bc:	stmibvs	fp, {r1, r6, r7, r8, fp, sp, lr}^
   357c0:	mulle	r1, sl, r2
   357c4:	ldrbmi	r2, [r0, -r0]!
   357c8:	bvs	1a2d90 <_ZdlPv@@Base+0x15f5a0>
   357cc:	bicslt	r6, sp, ip, lsl #20
   357d0:	cmnlt	r4, r0, lsr #12
   357d4:	strtmi	r6, [r8], -fp, lsr #16
   357d8:	ldrsbtcc	pc, [ip], r3	; <UNPREDICTABLE>
   357dc:	stmdavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
   357e0:	ldrsbtcc	pc, [ip], r3	; <UNPREDICTABLE>
   357e4:	strtmi	r4, [r0], -r6, lsl #12
   357e8:	addmi	r4, r6, #152, 14	; 0x2600000
   357ec:	andcs	fp, r0, r8, lsl pc
   357f0:	ldcllt	0, cr13, [r0, #-0]
   357f4:	strtmi	r6, [r1], -fp, lsr #16
   357f8:			; <UNDEFINED> instruction: 0xf8d34628
   357fc:			; <UNDEFINED> instruction: 0x479830b8
   35800:	svclt	0x00183800
   35804:	ldcllt	0, cr2, [r0, #-4]!
   35808:			; <UNDEFINED> instruction: 0xf084fab4
   3580c:			; <UNDEFINED> instruction: 0xbd700940
   35810:	bvs	310020 <_ZdlPv@@Base+0x2cc830>
   35814:	mulle	r1, sl, r2
   35818:	ldrbmi	r2, [r0, -r0]!
   3581c:	stmibvs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}^
   35820:	bicslt	r6, sp, ip, asr #19
   35824:	cmnlt	r4, r0, lsr #12
   35828:	strtmi	r6, [r8], -fp, lsr #16
   3582c:	ldrsbtcc	pc, [ip], r3	; <UNPREDICTABLE>
   35830:	stmdavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
   35834:	ldrsbtcc	pc, [ip], r3	; <UNPREDICTABLE>
   35838:	strtmi	r4, [r0], -r6, lsl #12
   3583c:	addmi	r4, r6, #152, 14	; 0x2600000
   35840:	andcs	fp, r0, r8, lsl pc
   35844:	ldcllt	0, cr13, [r0, #-0]
   35848:	strtmi	r6, [r1], -fp, lsr #16
   3584c:			; <UNDEFINED> instruction: 0xf8d34628
   35850:			; <UNDEFINED> instruction: 0x479830b8
   35854:	svclt	0x00183800
   35858:	ldcllt	0, cr2, [r0, #-4]!
   3585c:			; <UNDEFINED> instruction: 0xf084fab4
   35860:			; <UNDEFINED> instruction: 0xbd700940
   35864:	stmibvs	fp, {r1, r6, r7, r8, fp, sp, lr}^
   35868:	mulle	r1, sl, r2
   3586c:	ldrbmi	r2, [r0, -r0]!
   35870:	bvs	1a2e38 <_ZdlPv@@Base+0x15f648>
   35874:	bicslt	r6, sp, ip, lsl #20
   35878:	cmnlt	r4, r0, lsr #12
   3587c:	strtmi	r6, [r8], -fp, lsr #16
   35880:	ldrsbtcc	pc, [ip], r3	; <UNPREDICTABLE>
   35884:	stmdavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
   35888:	ldrsbtcc	pc, [ip], r3	; <UNPREDICTABLE>
   3588c:	strtmi	r4, [r0], -r6, lsl #12
   35890:	addmi	r4, r6, #152, 14	; 0x2600000
   35894:	andcs	fp, r0, r8, lsl pc
   35898:	ldcllt	0, cr13, [r0, #-0]
   3589c:	strtmi	r6, [r1], -fp, lsr #16
   358a0:			; <UNDEFINED> instruction: 0xf8d34628
   358a4:			; <UNDEFINED> instruction: 0x479830b8
   358a8:	svclt	0x00183800
   358ac:	ldcllt	0, cr2, [r0, #-4]!
   358b0:			; <UNDEFINED> instruction: 0xf084fab4
   358b4:			; <UNDEFINED> instruction: 0xbd700940
   358b8:	bvs	3100c8 <_ZdlPv@@Base+0x2cc8d8>
   358bc:	mulle	r1, sl, r2
   358c0:	ldrbmi	r2, [r0, -r0]!
   358c4:	stmibvs	r5, {r4, r5, r6, r8, sl, ip, sp, pc}^
   358c8:	bicslt	r6, sp, ip, asr #19
   358cc:	cmnlt	r4, r0, lsr #12
   358d0:	strtmi	r6, [r8], -fp, lsr #16
   358d4:	ldrsbtcc	pc, [ip], r3	; <UNPREDICTABLE>
   358d8:	stmdavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
   358dc:	ldrsbtcc	pc, [ip], r3	; <UNPREDICTABLE>
   358e0:	strtmi	r4, [r0], -r6, lsl #12
   358e4:	addmi	r4, r6, #152, 14	; 0x2600000
   358e8:	andcs	fp, r0, r8, lsl pc
   358ec:	ldcllt	0, cr13, [r0, #-0]
   358f0:	strtmi	r6, [r1], -fp, lsr #16
   358f4:			; <UNDEFINED> instruction: 0xf8d34628
   358f8:			; <UNDEFINED> instruction: 0x479830b8
   358fc:	svclt	0x00183800
   35900:	ldcllt	0, cr2, [r0, #-4]!
   35904:			; <UNDEFINED> instruction: 0xf084fab4
   35908:			; <UNDEFINED> instruction: 0xbd700940
   3590c:	mvnsmi	lr, sp, lsr #18
   35910:	blvs	207130 <_ZdlPv@@Base+0x1c3940>
   35914:	blvs	347150 <_ZdlPv@@Base+0x303960>
   35918:	suble	r2, ip, r0, lsl #30
   3591c:	ldmdavs	fp!, {r2, r5, r6, r8, ip, sp, pc}
   35920:			; <UNDEFINED> instruction: 0xf8d34638
   35924:			; <UNDEFINED> instruction: 0x479830bc
   35928:			; <UNDEFINED> instruction: 0xf8d36823
   3592c:			; <UNDEFINED> instruction: 0x468030bc
   35930:	ldrmi	r4, [r8, r0, lsr #12]
   35934:	andle	r4, r2, r0, lsl #11
   35938:	ldmfd	sp!, {sp}
   3593c:	ldmdavs	fp!, {r4, r5, r6, r7, r8, pc}
   35940:	ldrtmi	r4, [r8], -r1, lsr #12
   35944:	ldrsbtcc	pc, [r8], r3	; <UNPREDICTABLE>
   35948:	stmdacc	r0, {r3, r4, r7, r8, r9, sl, lr}
   3594c:	andcs	fp, r1, r8, lsl pc
   35950:	rscsle	r2, r1, r0, lsl #16
   35954:	blvs	1b50738 <_ZdlPv@@Base+0x1b0cf48>
   35958:	eorsle	r2, r0, r0, lsl #30
   3595c:	rscle	r2, fp, r0, lsl #24
   35960:			; <UNDEFINED> instruction: 0x4638683b
   35964:	ldrsbtcc	pc, [ip], r3	; <UNPREDICTABLE>
   35968:	stmdavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
   3596c:	ldrsbtcc	pc, [ip], r3	; <UNPREDICTABLE>
   35970:	strtmi	r4, [r0], -r0, lsl #13
   35974:	strmi	r4, [r0, #1944]	; 0x798
   35978:	ldmdavs	fp!, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}
   3597c:	ldrtmi	r4, [r8], -r1, lsr #12
   35980:	ldrsbtcc	pc, [r8], r3	; <UNPREDICTABLE>
   35984:	stmdacc	r0, {r3, r4, r7, r8, r9, sl, lr}
   35988:	andcs	fp, r1, r8, lsl pc
   3598c:	sbcsle	r2, r3, r0, lsl #16
   35990:	stmibvs	fp!, {r1, r4, r5, r6, r7, r8, fp, sp, lr}^
   35994:			; <UNDEFINED> instruction: 0xd1cf429a
   35998:	bvs	b10268 <_ZdlPv@@Base+0xacca78>
   3599c:			; <UNDEFINED> instruction: 0xd1cb429a
   359a0:	bvs	1b10370 <_ZdlPv@@Base+0x1accb80>
   359a4:			; <UNDEFINED> instruction: 0xd1c7429a
   359a8:	bvs	feb10470 <_ZdlPv@@Base+0xfeaccc80>
   359ac:	blx	fec3c4b4 <_ZdlPv@@Base+0xfebf8cc4>
   359b0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   359b4:	blx	fed6f8c0 <_ZdlPv@@Base+0xfed2c0d0>
   359b8:	stmdbeq	r0, {r2, r7, ip, sp, lr, pc}^
   359bc:	blx	fed6f8e4 <_ZdlPv@@Base+0xfed2c0f4>
   359c0:	stmdbeq	r0, {r2, r7, ip, sp, lr, pc}^
   359c4:	svclt	0x0000e7e2
   359c8:	push	{r0, r1, r7, r8, fp, sp, lr}
   359cc:			; <UNDEFINED> instruction: 0x460541f0
   359d0:			; <UNDEFINED> instruction: 0x460e4c35
   359d4:	ldrbtmi	r4, [ip], #-1559	; 0xfffff9e9
   359d8:	suble	r2, r4, r0, lsl #22
   359dc:	ldrsbcc	pc, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   359e0:			; <UNDEFINED> instruction: 0xf7ffb10b
   359e4:			; <UNDEFINED> instruction: 0xf8d5fcab
   359e8:	stmibvs	r9!, {r5, r6, r8, ip, sp}^
   359ec:	eorsle	r2, r6, r0, lsl #22
   359f0:	stmiapl	r3!, {r1, r2, r3, r5, r8, r9, fp, lr}^
   359f4:	adcsmi	r6, fp, #1769472	; 0x1b0000
   359f8:	vstmdbvs	r8!, {d29-<overflow reg d56>}
   359fc:			; <UNDEFINED> instruction: 0xf04f2300
   35a00:	strtvs	r3, [fp], #-767	; 0xfffffd01
   35a04:	cmnvs	fp, #0, 16
   35a08:	movwcc	lr, #35269	; 0x89c5
   35a0c:	movwcc	lr, #43461	; 0xa9c5
   35a10:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
   35a14:			; <UNDEFINED> instruction: 0x632b64ea
   35a18:	bmi	9ace44 <_ZdlPv@@Base+0x969654>
   35a1c:	stmiapl	r4!, {r0, r1, r3, r5, r8, sl, fp, sp, lr}
   35a20:	addeq	lr, r0, r3, lsl #22
   35a24:			; <UNDEFINED> instruction: 0xf8436822
   35a28:	addmi	r2, r3, #4, 22	; 0x1000
   35a2c:	ldrshtcs	sp, [r0], #-26	; 0xffffffe6
   35a30:	bl	ff8739a8 <_ZdlPv@@Base+0xff8301b8>
   35a34:			; <UNDEFINED> instruction: 0xf00d4630
   35a38:	stmibvs	lr!, {r0, r1, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
   35a3c:	stmdavc	r0, {r2, r9, sl, lr}
   35a40:			; <UNDEFINED> instruction: 0x4631b138
   35a44:	bl	ff5f39bc <_ZdlPv@@Base+0xff5b01cc>
   35a48:	svceq	0x0001f814
   35a4c:	mvnsle	r2, r0, lsl #16
   35a50:	ldrtmi	r6, [r1], -lr, ror #19
   35a54:	pop	{r1, r3, sp}
   35a58:			; <UNDEFINED> instruction: 0xf7dc41f0
   35a5c:	movwcs	fp, #7113	; 0x1bc9
   35a60:	msrcc	SPSR_, r5, asr #17
   35a64:			; <UNDEFINED> instruction: 0xf8c0e7c9
   35a68:	sbfx	r3, r8, #2, #29
   35a6c:			; <UNDEFINED> instruction: 0xf7dc2056
   35a70:	blmi	470980 <_ZdlPv@@Base+0x42d190>
   35a74:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   35a78:			; <UNDEFINED> instruction: 0xf007fb00
   35a7c:	cdp2	0, 3, cr15, cr0, cr13, {0}
   35a80:			; <UNDEFINED> instruction: 0x801cf8d5
   35a84:	stmdavc	r0, {r0, r1, r2, r9, sl, lr}
   35a88:	strbmi	fp, [r1], -r0, asr #2
   35a8c:	bl	fecf3a04 <_ZdlPv@@Base+0xfecb0214>
   35a90:	svceq	0x0001f817
   35a94:	mvnsle	r2, r0, lsl #16
   35a98:			; <UNDEFINED> instruction: 0x801cf8d5
   35a9c:	andcs	r4, sl, r1, asr #12
   35aa0:	bl	fea73a18 <_ZdlPv@@Base+0xfea30228>
   35aa4:	str	r6, [r8, r9, ror #19]!
   35aa8:	andeq	r8, r3, sl, lsl #6
   35aac:	andeq	r0, r0, r8, lsl r2
   35ab0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   35ab4:	andeq	r0, r0, r4, ror r2
   35ab8:	stmibvs	fp, {r1, r6, r7, r8, fp, sp, lr}^
   35abc:	mulle	r1, sl, r2
   35ac0:	ldrbmi	r2, [r0, -r0]!
   35ac4:	mvnsmi	lr, sp, lsr #18
   35ac8:	bvs	2072e4 <_ZdlPv@@Base+0x1c3af4>
   35acc:	bvs	3c7304 <_ZdlPv@@Base+0x383b14>
   35ad0:	eorsle	r2, r7, r0, lsl #30
   35ad4:	ldmdavs	fp!, {r1, r2, r5, r6, r8, ip, sp, pc}
   35ad8:			; <UNDEFINED> instruction: 0xf8d34638
   35adc:			; <UNDEFINED> instruction: 0x479830bc
   35ae0:			; <UNDEFINED> instruction: 0xf8d36833
   35ae4:			; <UNDEFINED> instruction: 0x468030bc
   35ae8:			; <UNDEFINED> instruction: 0x47984630
   35aec:	andle	r4, r2, r0, lsl #11
   35af0:	ldmfd	sp!, {sp}
   35af4:	ldmdavs	fp!, {r4, r5, r6, r7, r8, pc}
   35af8:			; <UNDEFINED> instruction: 0x46384631
   35afc:	ldrsbtcc	pc, [r8], r3	; <UNPREDICTABLE>
   35b00:	stmdacc	r0, {r3, r4, r7, r8, r9, sl, lr}
   35b04:	andcs	fp, r1, r8, lsl pc
   35b08:	rscsle	r2, r1, r0, lsl #16
   35b0c:	bvs	19504c8 <_ZdlPv@@Base+0x190ccd8>
   35b10:	stfcsd	f3, [r0], {229}	; 0xe5
   35b14:	stmdavs	fp!, {r2, r3, r5, r6, r7, ip, lr, pc}
   35b18:			; <UNDEFINED> instruction: 0xf8d34628
   35b1c:			; <UNDEFINED> instruction: 0x479830bc
   35b20:			; <UNDEFINED> instruction: 0xf8d36823
   35b24:			; <UNDEFINED> instruction: 0x460630bc
   35b28:	ldrmi	r4, [r8, r0, lsr #12]
   35b2c:	bicsle	r4, pc, r6, lsl #5
   35b30:	strtmi	r6, [r1], -fp, lsr #16
   35b34:			; <UNDEFINED> instruction: 0xf8d34628
   35b38:			; <UNDEFINED> instruction: 0x479830b8
   35b3c:	svclt	0x00183800
   35b40:	ldrb	r2, [r6, r1]
   35b44:			; <UNDEFINED> instruction: 0xf086fab6
   35b48:	ldrb	r0, [sp, r0, asr #18]
   35b4c:			; <UNDEFINED> instruction: 0xf084fab4
   35b50:	strb	r0, [lr, r0, asr #18]
   35b54:			; <UNDEFINED> instruction: 0x4604b538
   35b58:	bvs	487c0 <_ZdlPv@@Base+0x4fd0>
   35b5c:			; <UNDEFINED> instruction: 0xf603447b
   35b60:	eorvs	r7, r3, r8, ror r3
   35b64:	stmdavs	r3, {r4, r8, ip, sp, pc}
   35b68:			; <UNDEFINED> instruction: 0x4798685b
   35b6c:	tstlt	r0, r0, ror #20
   35b70:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   35b74:	blmi	4c79dc <_ZdlPv@@Base+0x4841ec>
   35b78:	ldrbtmi	r6, [fp], #-2277	; 0xfffff71b
   35b7c:	orrvs	pc, r3, #12582912	; 0xc00000
   35b80:			; <UNDEFINED> instruction: 0xb12d6023
   35b84:			; <UNDEFINED> instruction: 0xf7fb4628
   35b88:	strtmi	pc, [r8], -sp, ror #23
   35b8c:	cdp2	0, 3, cr15, cr0, cr13, {0}
   35b90:			; <UNDEFINED> instruction: 0xb12d6925
   35b94:			; <UNDEFINED> instruction: 0xf7fb4628
   35b98:	strtmi	pc, [r8], -r5, ror #23
   35b9c:	cdp2	0, 2, cr15, cr8, cr13, {0}
   35ba0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   35ba4:			; <UNDEFINED> instruction: 0xf7fa4620
   35ba8:	pld	[ip, r5	; <illegal shifter operand>]
   35bac:			; <UNDEFINED> instruction: 0x4628eb1c
   35bb0:	cdp2	0, 1, cr15, cr14, cr13, {0}
   35bb4:	bl	5f3b2c <_ZdlPv@@Base+0x5b033c>
   35bb8:	svclt	0x0000e7f9
   35bbc:	andeq	r6, r3, r8, lsr #7
   35bc0:	andeq	r6, r3, sl, lsl #7
   35bc4:			; <UNDEFINED> instruction: 0x4604b510
   35bc8:			; <UNDEFINED> instruction: 0xffc4f7ff
   35bcc:			; <UNDEFINED> instruction: 0xf00d4620
   35bd0:	strtmi	pc, [r0], -pc, lsl #28
   35bd4:			; <UNDEFINED> instruction: 0x4620bd10
   35bd8:	cdp2	0, 0, cr15, cr10, cr13, {0}
   35bdc:	bl	f3b54 <_ZdlPv@@Base+0xb0364>
   35be0:			; <UNDEFINED> instruction: 0x4604b538
   35be4:	stmibvs	r0, {r0, r2, r4, r8, r9, fp, lr}^
   35be8:			; <UNDEFINED> instruction: 0xf503447b
   35bec:	eorvs	r6, r3, r0, lsr #7
   35bf0:	stmdavs	r3, {r4, r8, ip, sp, pc}
   35bf4:			; <UNDEFINED> instruction: 0x4798685b
   35bf8:	stmiavs	r5!, {r0, r4, r8, r9, fp, lr}^
   35bfc:			; <UNDEFINED> instruction: 0xf503447b
   35c00:	eorvs	r6, r3, r3, lsl #7
   35c04:	strtmi	fp, [r8], -sp, lsr #2
   35c08:	blx	feb73bfe <_ZdlPv@@Base+0xfeb3040e>
   35c0c:			; <UNDEFINED> instruction: 0xf00d4628
   35c10:	stmdbvs	r5!, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   35c14:	strtmi	fp, [r8], -sp, lsr #2
   35c18:	blx	fe973c0e <_ZdlPv@@Base+0xfe93041e>
   35c1c:			; <UNDEFINED> instruction: 0xf00d4628
   35c20:	strtmi	pc, [r0], -r7, ror #27
   35c24:			; <UNDEFINED> instruction: 0x4620bd38
   35c28:			; <UNDEFINED> instruction: 0xff54f7fa
   35c2c:	b	ff6f3ba4 <_ZdlPv@@Base+0xff6b03b4>
   35c30:			; <UNDEFINED> instruction: 0xf00d4628
   35c34:	pld	[ip, sp	; <illegal shifter operand>]
   35c38:	ubfx	lr, r6, #21, #26
   35c3c:	andeq	r7, r3, r4, lsl r4
   35c40:	andeq	r6, r3, r8, lsl #6
   35c44:			; <UNDEFINED> instruction: 0x4604b510
   35c48:			; <UNDEFINED> instruction: 0xffcaf7ff
   35c4c:			; <UNDEFINED> instruction: 0xf00d4620
   35c50:	strtmi	pc, [r0], -pc, asr #27
   35c54:			; <UNDEFINED> instruction: 0x4620bd10
   35c58:	stc2l	0, cr15, [sl, #52]	; 0x34
   35c5c:	b	ff0f3bd4 <_ZdlPv@@Base+0xff0b03e4>
   35c60:			; <UNDEFINED> instruction: 0x4604b538
   35c64:	stmibvs	r0, {r0, r2, r4, r8, r9, fp, lr}^
   35c68:			; <UNDEFINED> instruction: 0xf603447b
   35c6c:	eorvs	r5, r3, r8, lsl #6
   35c70:	stmdavs	r3, {r4, r8, ip, sp, pc}
   35c74:			; <UNDEFINED> instruction: 0x4798685b
   35c78:	stmiavs	r5!, {r0, r4, r8, r9, fp, lr}^
   35c7c:			; <UNDEFINED> instruction: 0xf503447b
   35c80:	eorvs	r6, r3, r3, lsl #7
   35c84:	strtmi	fp, [r8], -sp, lsr #2
   35c88:	blx	1b73c7e <_ZdlPv@@Base+0x1b3048e>
   35c8c:			; <UNDEFINED> instruction: 0xf00d4628
   35c90:	stmdbvs	r5!, {r0, r1, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   35c94:	strtmi	fp, [r8], -sp, lsr #2
   35c98:	blx	1973c8e <_ZdlPv@@Base+0x193049e>
   35c9c:			; <UNDEFINED> instruction: 0xf00d4628
   35ca0:	strtmi	pc, [r0], -r7, lsr #27
   35ca4:			; <UNDEFINED> instruction: 0x4620bd38
   35ca8:			; <UNDEFINED> instruction: 0xff14f7fa
   35cac:	b	fe6f3c24 <_ZdlPv@@Base+0xfe6b0434>
   35cb0:			; <UNDEFINED> instruction: 0xf00d4628
   35cb4:	pld	[ip, sp	; <illegal shifter operand>]
   35cb8:			; <UNDEFINED> instruction: 0xe7f9ea96
   35cbc:	muleq	r3, ip, r2
   35cc0:	andeq	r6, r3, r8, lsl #5
   35cc4:			; <UNDEFINED> instruction: 0x4604b510
   35cc8:			; <UNDEFINED> instruction: 0xffcaf7ff
   35ccc:			; <UNDEFINED> instruction: 0xf00d4620
   35cd0:	strtmi	pc, [r0], -pc, lsl #27
   35cd4:			; <UNDEFINED> instruction: 0x4620bd10
   35cd8:	stc2	0, cr15, [sl, #52]	; 0x34
   35cdc:	b	fe0f3c54 <_ZdlPv@@Base+0xfe0b0464>
   35ce0:			; <UNDEFINED> instruction: 0x4604b538
   35ce4:	bvs	48940 <_ZdlPv@@Base+0x5150>
   35ce8:			; <UNDEFINED> instruction: 0xf603447b
   35cec:	eorvs	r4, r3, r8, lsr r3
   35cf0:	stmdavs	r3, {r4, r8, ip, sp, pc}
   35cf4:			; <UNDEFINED> instruction: 0x4798685b
   35cf8:	stmiavs	r5!, {r0, r4, r8, r9, fp, lr}^
   35cfc:			; <UNDEFINED> instruction: 0xf503447b
   35d00:	eorvs	r6, r3, r3, lsl #7
   35d04:	strtmi	fp, [r8], -sp, lsr #2
   35d08:	blx	b73cfe <_ZdlPv@@Base+0xb3050e>
   35d0c:			; <UNDEFINED> instruction: 0xf00d4628
   35d10:	stmdbvs	r5!, {r0, r1, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   35d14:	strtmi	fp, [r8], -sp, lsr #2
   35d18:	blx	973d0e <_ZdlPv@@Base+0x93051e>
   35d1c:			; <UNDEFINED> instruction: 0xf00d4628
   35d20:	strtmi	pc, [r0], -r7, ror #26
   35d24:			; <UNDEFINED> instruction: 0x4620bd38
   35d28:	mrc2	7, 6, pc, cr4, cr10, {7}
   35d2c:	b	16f3ca4 <_ZdlPv@@Base+0x16b04b4>
   35d30:			; <UNDEFINED> instruction: 0xf00d4628
   35d34:	pld	[ip, sp, asr sp]
   35d38:	ubfx	lr, r6, #20, #26
   35d3c:	andeq	r6, r3, ip, lsl r2
   35d40:	andeq	r6, r3, r8, lsl #4
   35d44:			; <UNDEFINED> instruction: 0x4604b510
   35d48:			; <UNDEFINED> instruction: 0xffcaf7ff
   35d4c:			; <UNDEFINED> instruction: 0xf00d4620
   35d50:	strtmi	pc, [r0], -pc, asr #26
   35d54:			; <UNDEFINED> instruction: 0x4620bd10
   35d58:	stc2l	0, cr15, [sl, #-52]	; 0xffffffcc
   35d5c:	b	10f3cd4 <_ZdlPv@@Base+0x10b04e4>
   35d60:			; <UNDEFINED> instruction: 0x4604b538
   35d64:	bvs	489c0 <_ZdlPv@@Base+0x51d0>
   35d68:			; <UNDEFINED> instruction: 0xf603447b
   35d6c:	eorvs	r3, r3, r8, ror #6
   35d70:	stmdavs	r3, {r4, r8, ip, sp, pc}
   35d74:			; <UNDEFINED> instruction: 0x4798685b
   35d78:	stmiavs	r5!, {r0, r4, r8, r9, fp, lr}^
   35d7c:			; <UNDEFINED> instruction: 0xf503447b
   35d80:	eorvs	r6, r3, r3, lsl #7
   35d84:	strtmi	fp, [r8], -sp, lsr #2
   35d88:	blx	ffb73d7c <_ZdlPv@@Base+0xffb3058c>
   35d8c:			; <UNDEFINED> instruction: 0xf00d4628
   35d90:	stmdbvs	r5!, {r0, r1, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   35d94:	strtmi	fp, [r8], -sp, lsr #2
   35d98:	blx	ff973d8c <_ZdlPv@@Base+0xff93059c>
   35d9c:			; <UNDEFINED> instruction: 0xf00d4628
   35da0:	strtmi	pc, [r0], -r7, lsr #26
   35da4:			; <UNDEFINED> instruction: 0x4620bd38
   35da8:	mrc2	7, 4, pc, cr4, cr10, {7}
   35dac:	b	6f3d24 <_ZdlPv@@Base+0x6b0534>
   35db0:			; <UNDEFINED> instruction: 0xf00d4628
   35db4:	pld	[ip, sp, lsl sp]
   35db8:			; <UNDEFINED> instruction: 0xe7f9ea16
   35dbc:	muleq	r3, ip, r1
   35dc0:	andeq	r6, r3, r8, lsl #3
   35dc4:			; <UNDEFINED> instruction: 0x4604b510
   35dc8:			; <UNDEFINED> instruction: 0xffcaf7ff
   35dcc:			; <UNDEFINED> instruction: 0xf00d4620
   35dd0:	strtmi	pc, [r0], -pc, lsl #26
   35dd4:			; <UNDEFINED> instruction: 0x4620bd10
   35dd8:	stc2	0, cr15, [sl, #-52]	; 0xffffffcc
   35ddc:	b	f3d54 <_ZdlPv@@Base+0xb0564>
   35de0:			; <UNDEFINED> instruction: 0x4604b538
   35de4:	stmibvs	r0, {r0, r2, r4, r8, r9, fp, lr}^
   35de8:			; <UNDEFINED> instruction: 0xf603447b
   35dec:	ldrdvs	r5, [r3], -r8	; <UNPREDICTABLE>
   35df0:	stmdavs	r3, {r4, r8, ip, sp, pc}
   35df4:			; <UNDEFINED> instruction: 0x4798685b
   35df8:	stmiavs	r5!, {r0, r4, r8, r9, fp, lr}^
   35dfc:			; <UNDEFINED> instruction: 0xf503447b
   35e00:	eorvs	r6, r3, r3, lsl #7
   35e04:	strtmi	fp, [r8], -sp, lsr #2
   35e08:	blx	feb73dfc <_ZdlPv@@Base+0xfeb3060c>
   35e0c:			; <UNDEFINED> instruction: 0xf00d4628
   35e10:	stmdbvs	r5!, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   35e14:	strtmi	fp, [r8], -sp, lsr #2
   35e18:	blx	fe973e0c <_ZdlPv@@Base+0xfe93061c>
   35e1c:			; <UNDEFINED> instruction: 0xf00d4628
   35e20:	strtmi	pc, [r0], -r7, ror #25
   35e24:			; <UNDEFINED> instruction: 0x4620bd38
   35e28:	mrc2	7, 2, pc, cr4, cr10, {7}
   35e2c:	ldmib	sl, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35e30:			; <UNDEFINED> instruction: 0xf00d4628
   35e34:	pld	[ip, sp	; <illegal shifter operand>]
   35e38:	ubfx	lr, r6, #19, #26
   35e3c:	andeq	r6, r3, ip, lsl r1
   35e40:	andeq	r6, r3, r8, lsl #2
   35e44:			; <UNDEFINED> instruction: 0x4604b510
   35e48:			; <UNDEFINED> instruction: 0xffcaf7ff
   35e4c:			; <UNDEFINED> instruction: 0xf00d4620
   35e50:	strtmi	pc, [r0], -pc, asr #25
   35e54:			; <UNDEFINED> instruction: 0x4620bd10
   35e58:	stc2l	0, cr15, [sl], {13}
   35e5c:	stmib	r2, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35e60:			; <UNDEFINED> instruction: 0x4604b538
   35e64:	blvs	48ad4 <_ZdlPv@@Base+0x52e4>
   35e68:			; <UNDEFINED> instruction: 0x3320447b
   35e6c:	tstlt	r0, r3, lsr #32
   35e70:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   35e74:	blvs	1847cdc <_ZdlPv@@Base+0x18044ec>
   35e78:	stmdavs	r3, {r4, r8, ip, sp, pc}
   35e7c:			; <UNDEFINED> instruction: 0x4798685b
   35e80:	stmiavs	r5!, {r2, r4, r8, r9, fp, lr}^
   35e84:			; <UNDEFINED> instruction: 0xf503447b
   35e88:	eorvs	r6, r3, r3, lsl #7
   35e8c:	strtmi	fp, [r8], -sp, lsr #2
   35e90:	blx	1a73e84 <_ZdlPv@@Base+0x1a30694>
   35e94:			; <UNDEFINED> instruction: 0xf00d4628
   35e98:	stmdbvs	r5!, {r0, r1, r3, r5, r7, sl, fp, ip, sp, lr, pc}
   35e9c:	strtmi	fp, [r8], -sp, lsr #2
   35ea0:	blx	1873e94 <_ZdlPv@@Base+0x18306a4>
   35ea4:			; <UNDEFINED> instruction: 0xf00d4628
   35ea8:	strtmi	pc, [r0], -r3, lsr #25
   35eac:	blmi	2e5394 <_ZdlPv@@Base+0x2a1ba4>
   35eb0:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   35eb4:			; <UNDEFINED> instruction: 0x63baf503
   35eb8:			; <UNDEFINED> instruction: 0xf7fa6023
   35ebc:	pld	[ip, fp, lsl #28]
   35ec0:			; <UNDEFINED> instruction: 0x4628e992
   35ec4:	ldc2	0, cr15, [r4], {13}
   35ec8:	stmib	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35ecc:	svclt	0x0000e7f9
   35ed0:	muleq	r3, r4, r1
   35ed4:	andeq	r6, r3, r0, lsl #1
   35ed8:	andeq	r7, r3, sl, asr #2
   35edc:			; <UNDEFINED> instruction: 0x4604b510
   35ee0:			; <UNDEFINED> instruction: 0xffbef7ff
   35ee4:			; <UNDEFINED> instruction: 0xf7dc4620
   35ee8:			; <UNDEFINED> instruction: 0x4620e9b4
   35eec:			; <UNDEFINED> instruction: 0x4620bd10
   35ef0:	stmib	lr!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35ef4:	ldmdb	r6!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35ef8:			; <UNDEFINED> instruction: 0x4605b538
   35efc:	bvs	48b84 <_ZdlPv@@Base+0x5394>
   35f00:			; <UNDEFINED> instruction: 0xf503447b
   35f04:	eorvs	r7, fp, r8, asr r3
   35f08:	ldmib	r0, {r4, r5, r8, ip, sp, pc}^
   35f0c:	ldmdavs	fp, {sl, ip, sp}^
   35f10:			; <UNDEFINED> instruction: 0x46204798
   35f14:	mvnsle	r2, r0, lsl #16
   35f18:	teqlt	r0, r8, ror #20
   35f1c:	strcc	lr, [r0], #-2512	; 0xfffff630
   35f20:			; <UNDEFINED> instruction: 0x4798685b
   35f24:	stmdacs	r0, {r5, r9, sl, lr}
   35f28:	stmibvs	r8!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   35f2c:	ldmib	r0, {r4, r5, r8, ip, sp, pc}^
   35f30:	ldmdavs	fp, {sl, ip, sp}^
   35f34:			; <UNDEFINED> instruction: 0x46204798
   35f38:	mvnsle	r2, r0, lsl #16
   35f3c:	stmiavs	ip!, {r0, r4, r8, r9, fp, lr}^
   35f40:			; <UNDEFINED> instruction: 0xf503447b
   35f44:	eorvs	r6, fp, r3, lsl #7
   35f48:	strtmi	fp, [r0], -ip, lsr #2
   35f4c:	blx	2f3f40 <_ZdlPv@@Base+0x2b0750>
   35f50:			; <UNDEFINED> instruction: 0xf00d4620
   35f54:	stmdbvs	ip!, {r0, r2, r3, r6, sl, fp, ip, sp, lr, pc}
   35f58:	strtmi	fp, [r0], -ip, lsr #2
   35f5c:	blx	f3f50 <_ZdlPv@@Base+0xb0760>
   35f60:			; <UNDEFINED> instruction: 0xf00d4620
   35f64:	strtmi	pc, [r8], -r5, asr #24
   35f68:			; <UNDEFINED> instruction: 0x4628bd38
   35f6c:	ldc2	7, cr15, [r2, #1000]!	; 0x3e8
   35f70:	ldmdb	r8!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35f74:			; <UNDEFINED> instruction: 0xf00d4620
   35f78:	pld	[ip, fp, lsr ip]
   35f7c:			; <UNDEFINED> instruction: 0xe7f9e934
   35f80:	strdeq	r7, [r3], -ip
   35f84:	andeq	r5, r3, r4, asr #31
   35f88:			; <UNDEFINED> instruction: 0x4604b510
   35f8c:			; <UNDEFINED> instruction: 0xffb4f7ff
   35f90:			; <UNDEFINED> instruction: 0xf00d4620
   35f94:	strtmi	pc, [r0], -sp, lsr #24
   35f98:			; <UNDEFINED> instruction: 0x4620bd10
   35f9c:	stc2	0, cr15, [r8], #-52	; 0xffffffcc
   35fa0:	stmdb	r0!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35fa4:			; <UNDEFINED> instruction: 0x4605b538
   35fa8:	stmibvs	r0, {r0, r1, r2, r4, r8, r9, fp, lr}^
   35fac:			; <UNDEFINED> instruction: 0xf603447b
   35fb0:	eorvs	r6, fp, r8, lsr #7
   35fb4:	ldmib	r0, {r4, r5, r8, ip, sp, pc}^
   35fb8:	ldmdavs	fp, {sl, ip, sp}^
   35fbc:			; <UNDEFINED> instruction: 0x46204798
   35fc0:	mvnsle	r2, r0, lsl #16
   35fc4:	stmiavs	ip!, {r0, r4, r8, r9, fp, lr}^
   35fc8:			; <UNDEFINED> instruction: 0xf503447b
   35fcc:	eorvs	r6, fp, r3, lsl #7
   35fd0:	strtmi	fp, [r0], -ip, lsr #2
   35fd4:			; <UNDEFINED> instruction: 0xf9c6f7fb
   35fd8:			; <UNDEFINED> instruction: 0xf00d4620
   35fdc:	stmdbvs	ip!, {r0, r3, sl, fp, ip, sp, lr, pc}
   35fe0:	strtmi	fp, [r0], -ip, lsr #2
   35fe4:			; <UNDEFINED> instruction: 0xf9bef7fb
   35fe8:			; <UNDEFINED> instruction: 0xf00d4620
   35fec:	strtmi	pc, [r8], -r1, lsl #24
   35ff0:			; <UNDEFINED> instruction: 0x4628bd38
   35ff4:	stc2l	7, cr15, [lr, #-1000]!	; 0xfffffc18
   35ff8:	ldm	r4!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35ffc:			; <UNDEFINED> instruction: 0xf00d4620
   36000:	pld	[ip, r7	; <illegal shifter operand>]
   36004:	udf	#40576	; 0x9e80
   36008:	andeq	r5, r3, r8, asr pc
   3600c:	andeq	r5, r3, ip, lsr pc
   36010:			; <UNDEFINED> instruction: 0x4604b510
   36014:			; <UNDEFINED> instruction: 0xffc6f7ff
   36018:			; <UNDEFINED> instruction: 0xf00d4620
   3601c:	strtmi	pc, [r0], -r9, ror #23
   36020:			; <UNDEFINED> instruction: 0x4620bd10
   36024:	blx	ff972062 <_ZdlPv@@Base+0xff92e872>
   36028:	ldm	ip, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3602c:			; <UNDEFINED> instruction: 0x4605b538
   36030:	stmibvs	r0, {r0, r1, r2, r4, r8, r9, fp, lr}^
   36034:			; <UNDEFINED> instruction: 0xf503447b
   36038:	ldrdvs	r6, [fp], -r4	; <UNPREDICTABLE>
   3603c:	ldmib	r0, {r4, r5, r8, ip, sp, pc}^
   36040:	ldmdavs	fp, {sl, ip, sp}^
   36044:			; <UNDEFINED> instruction: 0x46204798
   36048:	mvnsle	r2, r0, lsl #16
   3604c:	stmiavs	ip!, {r0, r4, r8, r9, fp, lr}^
   36050:			; <UNDEFINED> instruction: 0xf503447b
   36054:	eorvs	r6, fp, r3, lsl #7
   36058:	strtmi	fp, [r0], -ip, lsr #2
   3605c:			; <UNDEFINED> instruction: 0xf982f7fb
   36060:			; <UNDEFINED> instruction: 0xf00d4620
   36064:	stmdbvs	ip!, {r0, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   36068:	strtmi	fp, [r0], -ip, lsr #2
   3606c:			; <UNDEFINED> instruction: 0xf97af7fb
   36070:			; <UNDEFINED> instruction: 0xf00d4620
   36074:			; <UNDEFINED> instruction: 0x4628fbbd
   36078:			; <UNDEFINED> instruction: 0x4628bd38
   3607c:	stc2	7, cr15, [sl, #-1000]!	; 0xfffffc18
   36080:	ldm	r0!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36084:			; <UNDEFINED> instruction: 0xf00d4620
   36088:	pld	[ip, r3	; <illegal shifter operand>]
   3608c:	ldrb	lr, [r9, ip, lsr #17]!
   36090:	andeq	r6, r3, r8, asr #31
   36094:			; <UNDEFINED> instruction: 0x00035eb4
   36098:			; <UNDEFINED> instruction: 0x4604b510
   3609c:			; <UNDEFINED> instruction: 0xffc6f7ff
   360a0:			; <UNDEFINED> instruction: 0xf00d4620
   360a4:	strtmi	pc, [r0], -r5, lsr #23
   360a8:			; <UNDEFINED> instruction: 0x4620bd10
   360ac:	blx	fe8720ea <_ZdlPv@@Base+0xfe82e8fa>
   360b0:	ldm	r8, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   360b4:			; <UNDEFINED> instruction: 0x4605b538
   360b8:	stmibvs	r0, {r0, r1, r2, r4, r8, r9, fp, lr}^
   360bc:			; <UNDEFINED> instruction: 0xf503447b
   360c0:	eorvs	r7, fp, r0, ror #7
   360c4:	ldmib	r0, {r4, r5, r8, ip, sp, pc}^
   360c8:	ldmdavs	fp, {sl, ip, sp}^
   360cc:			; <UNDEFINED> instruction: 0x46204798
   360d0:	mvnsle	r2, r0, lsl #16
   360d4:	stmiavs	ip!, {r0, r4, r8, r9, fp, lr}^
   360d8:			; <UNDEFINED> instruction: 0xf503447b
   360dc:	eorvs	r6, fp, r3, lsl #7
   360e0:	strtmi	fp, [r0], -ip, lsr #2
   360e4:			; <UNDEFINED> instruction: 0xf93ef7fb
   360e8:			; <UNDEFINED> instruction: 0xf00d4620
   360ec:	stmdbvs	ip!, {r0, r7, r8, r9, fp, ip, sp, lr, pc}
   360f0:	strtmi	fp, [r0], -ip, lsr #2
   360f4:			; <UNDEFINED> instruction: 0xf936f7fb
   360f8:			; <UNDEFINED> instruction: 0xf00d4620
   360fc:			; <UNDEFINED> instruction: 0x4628fb79
   36100:			; <UNDEFINED> instruction: 0x4628bd38
   36104:	stc2l	7, cr15, [r6], #1000	; 0x3e8
   36108:	stmda	ip!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3610c:			; <UNDEFINED> instruction: 0xf00d4620
   36110:	pld	[ip, pc, ror #22]
   36114:	ldrb	lr, [r9, r8, ror #16]!
   36118:	andeq	r6, r3, r0, asr #30
   3611c:	andeq	r5, r3, ip, lsr #28
   36120:			; <UNDEFINED> instruction: 0x4604b510
   36124:			; <UNDEFINED> instruction: 0xffc6f7ff
   36128:			; <UNDEFINED> instruction: 0xf00d4620
   3612c:	strtmi	pc, [r0], -r1, ror #22
   36130:			; <UNDEFINED> instruction: 0x4620bd10
   36134:	blx	1772172 <_ZdlPv@@Base+0x172e982>
   36138:	ldmda	r4, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3613c:			; <UNDEFINED> instruction: 0x4605b538
   36140:	bvs	48dac <_ZdlPv@@Base+0x55bc>
   36144:	blcc	fec47338 <_ZdlPv@@Base+0xfec03b48>
   36148:	teqlt	r0, fp, lsr #32
   3614c:	strcc	lr, [r0], #-2512	; 0xfffff630
   36150:			; <UNDEFINED> instruction: 0x4798685b
   36154:	stmdacs	r0, {r5, r9, sl, lr}
   36158:	blmi	56a940 <_ZdlPv@@Base+0x527150>
   3615c:	ldrbtmi	r6, [fp], #-2284	; 0xfffff714
   36160:	orrvs	pc, r3, #12582912	; 0xc00000
   36164:			; <UNDEFINED> instruction: 0xb12c602b
   36168:			; <UNDEFINED> instruction: 0xf7fb4620
   3616c:			; <UNDEFINED> instruction: 0x4620f8fb
   36170:	blx	ff21ae <_ZdlPv@@Base+0xfae9be>
   36174:			; <UNDEFINED> instruction: 0xb12c692c
   36178:			; <UNDEFINED> instruction: 0xf7fb4620
   3617c:			; <UNDEFINED> instruction: 0x4620f8f3
   36180:	blx	df21be <_ZdlPv@@Base+0xdae9ce>
   36184:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   36188:	strtmi	r4, [r8], -r9, lsl #22
   3618c:			; <UNDEFINED> instruction: 0xf503447b
   36190:	strhtvs	r6, [fp], -sl
   36194:	ldc2	7, cr15, [lr], {250}	; 0xfa
   36198:	stmda	r4!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3619c:			; <UNDEFINED> instruction: 0xf00d4620
   361a0:	pld	[ip, r7, lsr #22]
   361a4:	ldrb	lr, [r9, r0, lsr #16]!
   361a8:			; <UNDEFINED> instruction: 0x00036eb8
   361ac:	andeq	r5, r3, r6, lsr #27
   361b0:	andeq	r6, r3, r0, ror lr
   361b4:			; <UNDEFINED> instruction: 0x4604b510
   361b8:			; <UNDEFINED> instruction: 0xffc0f7ff
   361bc:			; <UNDEFINED> instruction: 0xf00d4620
   361c0:			; <UNDEFINED> instruction: 0x4620fb17
   361c4:			; <UNDEFINED> instruction: 0x4620bd10
   361c8:	blx	4f2206 <_ZdlPv@@Base+0x4aea16>
   361cc:	stmda	sl, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   361d0:	strcs	fp, [r0, #-1528]	; 0xfffffa08
   361d4:	stmib	r0, {r2, r9, sl, lr}^
   361d8:	strmi	r5, [pc], -r0, lsl #4
   361dc:	strtmi	r3, [r9], -r8
   361e0:			; <UNDEFINED> instruction: 0xf7e2461e
   361e4:	bls	1f4ce8 <_ZdlPv@@Base+0x1b14f8>
   361e8:	strtmi	r2, [r0], -r1, lsl #6
   361ec:			; <UNDEFINED> instruction: 0x61a66167
   361f0:			; <UNDEFINED> instruction: 0xf88461e2
   361f4:	stmib	r4, {r5, ip, lr}^
   361f8:			; <UNDEFINED> instruction: 0x63255509
   361fc:	strpl	lr, [lr, #-2500]	; 0xfffff63c
   36200:	ldrpl	lr, [r3, #-2500]	; 0xfffff63c
   36204:	tstcc	r1, #196, 18	; 0x310000
   36208:	svclt	0x0000bdf8
   3620c:			; <UNDEFINED> instruction: 0x4604b538
   36210:	strmi	r6, [sp], -r0, asr #19
   36214:	strtmi	fp, [r9], -r0, lsr #2
   36218:	ldrhtmi	lr, [r8], -sp
   3621c:	stclt	0, cr15, [r0], #40	; 0x28
   36220:	rscscs	r4, ip, r5, lsl #18
   36224:			; <UNDEFINED> instruction: 0xf0094479
   36228:	stmibvs	r0!, {r0, r1, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
   3622c:	pop	{r0, r3, r5, r9, sl, lr}
   36230:			; <UNDEFINED> instruction: 0xf00a4038
   36234:	svclt	0x0000bc95
   36238:			; <UNDEFINED> instruction: 0x000139b4
   3623c:	mlacc	r0, r0, r8, pc	; <UNPREDICTABLE>
   36240:	bvs	11226b4 <_ZdlPv@@Base+0x10deec4>
   36244:	andvs	r2, fp, r1
   36248:			; <UNDEFINED> instruction: 0x46184770
   3624c:	svclt	0x00004770
   36250:	mlacc	r0, r0, r8, pc	; <UNPREDICTABLE>
   36254:	movwcs	fp, #283	; 0x11b
   36258:	eorcc	pc, r0, r0, lsl #17
   3625c:	ldrbmi	r6, [r0, -r3]!
   36260:	mlacc	r0, r0, r8, pc	; <UNPREDICTABLE>
   36264:	bvs	11226b8 <_ZdlPv@@Base+0x10deec8>
   36268:	andle	r4, r5, fp, lsl #5
   3626c:	movwcs	r2, #513	; 0x201
   36270:			; <UNDEFINED> instruction: 0xf8806241
   36274:	andvs	r2, r3, r0, lsr #32
   36278:	svclt	0x00004770
   3627c:			; <UNDEFINED> instruction: 0x4606b5f8
   36280:	strmi	r6, [sp], -r3, asr #25
   36284:	ldmdblt	r3, {r0, r1, r2, r4, r9, sl, lr}
   36288:	ldmdavs	fp, {r0, r1, r3, sp, lr, pc}
   3628c:	ldmdavs	ip, {r0, r1, r3, r6, r8, ip, sp, pc}^
   36290:	mvnsle	r4, ip, lsr #5
   36294:	addsmi	r6, r7, #10092544	; 0x9a0000
   36298:	addsvs	sp, pc, r2
   3629c:	eorsvs	r2, r3, r0, lsl #6
   362a0:	strdcs	fp, [ip], -r8
   362a4:	blx	fe0722e0 <_ZdlPv@@Base+0xfe02eaf0>
   362a8:	stmib	r0, {r0, r1, r4, r5, r6, r7, sl, fp, sp, lr}^
   362ac:	andvs	r5, r3, r1, lsl #14
   362b0:	cfldrdlt	mvd6, [r8, #960]!	; 0x3c0
   362b4:			; <UNDEFINED> instruction: 0xf85db410
   362b8:	stmib	r0, {r2, r8, r9, fp, lr}^
   362bc:	addvs	r3, r2, r0, lsl #2
   362c0:	svclt	0x00004770
   362c4:	orrlt	r6, fp, r3, asr #25
   362c8:			; <UNDEFINED> instruction: 0xf100b570
   362cc:	strmi	r0, [r6], -ip, asr #10
   362d0:	strmi	lr, [r5], -r1
   362d4:	ldmdavs	ip, {r0, r1, r3, r6, r8, ip, sp, pc}^
   362d8:	ldmdavs	fp, {r3, r4, r9, sl, lr}
   362dc:	mvnsle	r4, ip, lsl #5
   362e0:			; <UNDEFINED> instruction: 0xf00d602b
   362e4:	movwcs	pc, #2693	; 0xa85	; <UNPREDICTABLE>
   362e8:	ldcllt	0, cr6, [r0, #-204]!	; 0xffffff34
   362ec:	svclt	0x00004770
   362f0:	addmi	r6, fp, #199680	; 0x30c00
   362f4:	movwcs	sp, #4
   362f8:	strvs	r6, [r2], #-961	; 0xfffffc3f
   362fc:	ldrbmi	r6, [r0, -r3]!
   36300:	rscsle	r2, ip, r0, lsl #18
   36304:	addsmi	r6, r3, #768	; 0x300
   36308:	udf	#36117	; 0x8d15
   3630c:	ldrbtlt	r6, [r0], #2690	; 0xa82
   36310:	stmdavs	fp, {r0, r2, r9, sl, lr}
   36314:	ldmdblt	r3, {r1, r5, r6, r7, r8, ip, sp, pc}^
   36318:			; <UNDEFINED> instruction: 0xf105460c
   3631c:	stcgt	6, cr0, [pc], {40}	; 0x28
   36320:	strgt	r2, [pc], -r0, lsl #14
   36324:	eorsvs	r6, r3, r3, lsr #16
   36328:	ldcllt	0, cr6, [r0], #188	; 0xbc
   3632c:	bvs	ff0c80f4 <_ZdlPv@@Base+0xff084904>
   36330:	addsmi	r6, sl, #4915200	; 0x4b0000
   36334:	blvs	eaafc <_ZdlPv@@Base+0xa730c>
   36338:	addsmi	r6, sl, #9109504	; 0x8b0000
   3633c:	blvs	10eaaf4 <_ZdlPv@@Base+0x10a7304>
   36340:	addsmi	r6, sl, #13303808	; 0xcb0000
   36344:	blvs	fe12aaec <_ZdlPv@@Base+0xfe0e72fc>
   36348:	bne	fe710778 <_ZdlPv@@Base+0xfe6ccf88>
   3634c:	movwcs	fp, #7960	; 0x1f18
   36350:	mvnle	r2, r0, lsl #22
   36354:			; <UNDEFINED> instruction: 0x4770bcf0
   36358:	andvs	r2, r3, r0, lsl #6
   3635c:	svclt	0x00004770
   36360:	bne	1050868 <_ZdlPv@@Base+0x100d078>
   36364:			; <UNDEFINED> instruction: 0xf080fab0
   36368:	ldrbmi	r0, [r0, -r0, asr #18]!
   3636c:	ldrbmi	r6, [r0, -r0, asr #18]!
   36370:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
   36374:			; <UNDEFINED> instruction: 0xf853685b
   36378:	ldmibvs	sl, {r5, ip, sp}^
   3637c:	tstlt	r2, r8, asr r9
   36380:	blvs	fe308148 <_ZdlPv@@Base+0xfe2c4958>
   36384:	ldmvs	r8, {r0, r9, sl, lr}
   36388:	blt	1e723c8 <_ZdlPv@@Base+0x1e2ebd8>
   3638c:	andeq	r0, r4, r2, ror #10
   36390:	bmi	248fb4 <_ZdlPv@@Base+0x2057c4>
   36394:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   36398:			; <UNDEFINED> instruction: 0xf853685b
   3639c:	ldmibvs	r9, {r5, ip, sp}^
   363a0:	blmi	1a280c <_ZdlPv@@Base+0x15f01c>
   363a4:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   363a8:	ldmdbvs	r8, {r4, r5, r6, r8, r9, sl, lr}^
   363ac:	svclt	0x00004770
   363b0:	andeq	r0, r4, r0, asr #10
   363b4:	andeq	r7, r3, sl, asr #18
   363b8:	andeq	r0, r0, r4, asr #5
   363bc:			; <UNDEFINED> instruction: 0x4614b570
   363c0:	addlt	r4, r2, lr, lsl sl
   363c4:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   363c8:	vldrmi	d6, [lr, #-792]	; 0xfffffce8
   363cc:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
   363d0:	movwls	r6, #6171	; 0x181b
   363d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   363d8:	cdpcs	3, 0, cr11, cr2, cr6, {0}
   363dc:	stcvs	6, cr4, [r1], {11}
   363e0:	cdpmi	0, 1, cr13, cr9, cr14, {0}
   363e4:	eorvs	pc, r2, #1325400064	; 0x4f000000
   363e8:			; <UNDEFINED> instruction: 0xf003fb01
   363ec:	stmibpl	fp!, {r0, r1, r2, r4, sl, fp, lr}
   363f0:	ldmdavs	fp, {r0, r3, r5, r8, fp, ip, lr}
   363f4:	blx	d0422 <_ZdlPv@@Base+0x8cc32>
   363f8:			; <UNDEFINED> instruction: 0xf006f203
   363fc:	strmi	pc, [r1], -fp, asr #31
   36400:			; <UNDEFINED> instruction: 0xf0084668
   36404:	stmdals	r0, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   36408:	blmi	388c54 <_ZdlPv@@Base+0x345464>
   3640c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   36410:	blls	90480 <_ZdlPv@@Base+0x4cc90>
   36414:	qaddle	r4, sl, lr
   36418:	ldcllt	0, cr11, [r0, #-8]!
   3641c:			; <UNDEFINED> instruction: 0xf00a69c0
   36420:			; <UNDEFINED> instruction: 0x4601fbb5
   36424:			; <UNDEFINED> instruction: 0xf0084668
   36428:	stmdals	r0, {r0, r1, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   3642c:	andcs	r4, ip, #34603008	; 0x2100000
   36430:			; <UNDEFINED> instruction: 0xffb0f006
   36434:			; <UNDEFINED> instruction: 0xf7dbe7e8
   36438:	svclt	0x0000eed0
   3643c:	andeq	r7, r3, sl, lsl r9
   36440:	andeq	r0, r0, ip, ror r1
   36444:	andeq	r7, r3, r2, lsl r9
   36448:	andeq	r0, r0, r0, lsr #3
   3644c:	andeq	r0, r0, r8, lsr #5
   36450:	ldrdeq	r7, [r3], -r4
   36454:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
   36458:	ldrlt	r2, [r0, #-512]!	; 0xfffffe00
   3645c:	blmi	8a2678 <_ZdlPv@@Base+0x85ee88>
   36460:	strdls	r4, [r1, -ip]
   36464:	stmdbmi	r0!, {r1, r8, sl, fp, sp, pc}
   36468:			; <UNDEFINED> instruction: 0xf85c4604
   3646c:	strtmi	r3, [r8], -r3
   36470:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   36474:			; <UNDEFINED> instruction: 0xf04f9303
   36478:			; <UNDEFINED> instruction: 0xf00e0300
   3647c:	stmdals	r2, {r0, r2, r7, fp, ip, sp, lr, pc}
   36480:	cdp2	7, 8, cr15, cr0, cr15, {7}
   36484:	stmibvs	r0!, {r0, r9, sl, lr}^
   36488:			; <UNDEFINED> instruction: 0xf00a9100
   3648c:	orrslt	pc, r8, pc, lsr #19
   36490:	bls	9c898 <_ZdlPv@@Base+0x590a8>
   36494:			; <UNDEFINED> instruction: 0xf00a69e0
   36498:			; <UNDEFINED> instruction: 0x4601fc77
   3649c:			; <UNDEFINED> instruction: 0xf0084628
   364a0:	stmdals	r2, {r0, r1, r3, r5, r7, r8, fp, ip, sp, lr, pc}
   364a4:	blmi	408cf0 <_ZdlPv@@Base+0x3c5500>
   364a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   364ac:	blls	11051c <_ZdlPv@@Base+0xccd2c>
   364b0:	tstle	r2, sl, asr r0
   364b4:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   364b8:			; <UNDEFINED> instruction: 0xf7e2a801
   364bc:			; <UNDEFINED> instruction: 0xf64af981
   364c0:			; <UNDEFINED> instruction: 0xf6c223ab
   364c4:	strmi	r2, [r1], -sl, lsr #7
   364c8:	blx	fe107d72 <_ZdlPv@@Base+0xfe0c4582>
   364cc:	bl	fe8ff0d8 <_ZdlPv@@Base+0xfe8bb8e8>
   364d0:			; <UNDEFINED> instruction: 0xf00871e1
   364d4:	stmdals	r2, {r0, r4, r7, r8, fp, ip, sp, lr, pc}
   364d8:			; <UNDEFINED> instruction: 0xf7dbe7e4
   364dc:	svclt	0x0000ee7e
   364e0:	andeq	r7, r3, r0, lsl #17
   364e4:	andeq	r0, r0, ip, ror r1
   364e8:	andeq	r3, r1, ip, asr r8
   364ec:	andeq	r7, r3, r8, lsr r8
   364f0:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
   364f4:	ldrlt	r2, [r0, #-512]!	; 0xfffffe00
   364f8:	blmi	8a2714 <_ZdlPv@@Base+0x85ef24>
   364fc:	strdls	r4, [r1, -ip]
   36500:	stmdbmi	r0!, {r1, r8, sl, fp, sp, pc}
   36504:			; <UNDEFINED> instruction: 0xf85c4604
   36508:	strtmi	r3, [r8], -r3
   3650c:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
   36510:			; <UNDEFINED> instruction: 0xf04f9303
   36514:			; <UNDEFINED> instruction: 0xf00e0300
   36518:	stmdals	r2, {r0, r1, r2, r4, r5, fp, ip, sp, lr, pc}
   3651c:	cdp2	7, 3, cr15, cr2, cr15, {7}
   36520:	stmibvs	r0!, {r0, r9, sl, lr}^
   36524:			; <UNDEFINED> instruction: 0xf00a9100
   36528:	orrslt	pc, r8, r1, ror #18
   3652c:	bls	9c934 <_ZdlPv@@Base+0x59144>
   36530:			; <UNDEFINED> instruction: 0xf00a69e0
   36534:	strmi	pc, [r1], -r9, lsr #24
   36538:			; <UNDEFINED> instruction: 0xf0084628
   3653c:	stmdals	r2, {r0, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
   36540:	blmi	408d8c <_ZdlPv@@Base+0x3c559c>
   36544:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   36548:	blls	1105b8 <_ZdlPv@@Base+0xccdc8>
   3654c:	tstle	r3, sl, asr r0
   36550:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   36554:			; <UNDEFINED> instruction: 0xf7e2a801
   36558:			; <UNDEFINED> instruction: 0xf64af933
   3655c:			; <UNDEFINED> instruction: 0xf6c221ab
   36560:	strmi	r2, [r3], -sl, lsr #3
   36564:	blx	fe087e0e <_ZdlPv@@Base+0xfe04461e>
   36568:	ldrbne	r2, [fp, r3, lsl #2]
   3656c:	cmneq	r1, r3, asr #23
   36570:			; <UNDEFINED> instruction: 0xf942f008
   36574:	strb	r9, [r3, r2, lsl #16]!
   36578:	mcr	7, 1, pc, cr14, cr11, {6}	; <UNPREDICTABLE>
   3657c:	andeq	r7, r3, r4, ror #15
   36580:	andeq	r0, r0, ip, ror r1
   36584:	andeq	r3, r1, r4, asr #15
   36588:	muleq	r3, ip, r7
   3658c:	mcrls	4, 0, fp, cr3, cr0, {3}
   36590:	addvs	r9, r3, r5, lsl #26
   36594:	stmib	r0, {r2, r8, r9, fp, ip, pc}^
   36598:	andcs	r1, r0, #0, 4
   3659c:	adcsmi	r2, r3, #1073741824	; 0x40000000
   365a0:	ldrmi	fp, [r3], -r8, lsl #30
   365a4:	sbcvs	r6, r6, r5, asr #5
   365a8:	lfmlt	f0, 3, [r0], #-8
   365ac:	stmib	r0, {r0, r1, r7, r9, sp, lr}^
   365b0:	subvs	r2, r2, #1879048192	; 0x70000000
   365b4:	smlabtne	r5, r0, r9, lr
   365b8:	svclt	0x00004770
   365bc:	stmvs	fp, {r1, r7, fp, sp, lr}
   365c0:	mulle	r1, sl, r2
   365c4:	ldrbmi	r2, [r0, -r0]!
   365c8:	stmiavs	r3, {r1, r3, r6, r7, fp, sp, lr}^
   365cc:			; <UNDEFINED> instruction: 0xd1f9429a
   365d0:	stmdavs	fp, {r1, r6, fp, sp, lr}^
   365d4:			; <UNDEFINED> instruction: 0xd1f5429a
   365d8:	stmdavs	r3, {r1, r3, fp, sp, lr}
   365dc:			; <UNDEFINED> instruction: 0xd1f1429a
   365e0:	bvs	fe310ff0 <_ZdlPv@@Base+0xfe2cd800>
   365e4:			; <UNDEFINED> instruction: 0xd1ed429a
   365e8:	bvs	ff3110f8 <_ZdlPv@@Base+0xff2cd908>
   365ec:			; <UNDEFINED> instruction: 0xd1e9429a
   365f0:	stcvc	12, cr7, [sl], {3}
   365f4:	bcs	62d88 <_ZdlPv@@Base+0x1f598>
   365f8:	stmibvs	r2, {r2, r5, r6, r7, ip, lr, pc}^
   365fc:	addsmi	r6, sl, #3325952	; 0x32c000
   36600:	bvs	ead88 <_ZdlPv@@Base+0xa7598>
   36604:	addsmi	r6, sl, #45056	; 0xb000
   36608:	stfvcp	f5, [r3], {220}	; 0xdc
   3660c:	orrslt	r7, r3, sl, asr #24
   36610:	sbcsle	r2, r7, r0, lsl #20
   36614:	bvs	1310f24 <_ZdlPv@@Base+0x12cd734>
   36618:			; <UNDEFINED> instruction: 0xd1d3429a
   3661c:	stmdbvs	fp, {r1, r6, r8, fp, sp, lr}^
   36620:			; <UNDEFINED> instruction: 0xd1cf429a
   36624:	stmibvs	fp, {r7, r8, fp, sp, lr}
   36628:	subsmi	r1, r8, #798720	; 0xc3000
   3662c:			; <UNDEFINED> instruction: 0x47704158
   36630:	rscle	r2, r6, r0, lsl #20
   36634:	bcs	70554 <_ZdlPv@@Base+0x2cd64>
   36638:			; <UNDEFINED> instruction: 0xe7c3d0f0
   3663c:	andcs	fp, r0, #240, 10	; 0x3c000000
   36640:	ldmib	r1, {r0, r2, r3, r6, r7, fp, sp, lr}^
   36644:	ldmib	r1, {r1, r3, r8, r9, sl, lr}^
   36648:	stmdavs	r9, {r0, r9, sl, sp, lr, pc}
   3664c:	svclt	0x000842ac
   36650:	sbcvs	r4, r7, #20, 12	; 0x1400000
   36654:	and	pc, r4, r0, asr #17
   36658:	tstcs	r1, r1
   3665c:	stmib	r0, {r2, r7, r9, sp, lr}^
   36660:	andhi	r6, r2, #8388608	; 0x800000
   36664:	andcs	lr, r7, #192, 18	; 0x300000
   36668:	stmib	r0, {r1, r6, r9, sp, lr}^
   3666c:	ldflte	f1, [r0, #20]!
   36670:	blmi	6c8edc <_ZdlPv@@Base+0x6856ec>
   36674:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   36678:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   3667c:	ldmdavs	fp, {r2, r9, sl, lr}
   36680:			; <UNDEFINED> instruction: 0xf04f9301
   36684:	mcrrvc	3, 0, r0, r3, cr0
   36688:	bvs	1062bdc <_ZdlPv@@Base+0x101f3ec>
   3668c:	blmi	508ee4 <_ZdlPv@@Base+0x4c56f4>
   36690:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   36694:	blls	90704 <_ZdlPv@@Base+0x4cf14>
   36698:	tstle	fp, sl, asr r0
   3669c:	ldclt	0, cr11, [r0, #-8]
   366a0:	ldmib	r0, {r0, r1, sl, fp, ip, sp, lr}^
   366a4:	cmplt	fp, r2, lsl #4
   366a8:	blx	1bf26da <_ZdlPv@@Base+0x1baeeea>
   366ac:	strbtmi	r4, [r8], -r1, lsl #12
   366b0:			; <UNDEFINED> instruction: 0xf8a2f008
   366b4:	bls	50f3c <_ZdlPv@@Base+0xd74c>
   366b8:	ldrmi	r6, [r0], #-2531	; 0xfffff61d
   366bc:			; <UNDEFINED> instruction: 0xe7e54418
   366c0:	blx	18f26f2 <_ZdlPv@@Base+0x18aef02>
   366c4:	strbtmi	r4, [r8], -r1, lsl #12
   366c8:			; <UNDEFINED> instruction: 0xf896f008
   366cc:	blls	50f54 <_ZdlPv@@Base+0xd764>
   366d0:	bfi	r4, r8, #8, #20
   366d4:	stc	7, cr15, [r0, #876]	; 0x36c
   366d8:	andeq	r7, r3, ip, ror #12
   366dc:	andeq	r0, r0, ip, ror r1
   366e0:	andeq	r7, r3, r0, asr r6
   366e4:	blmi	548f38 <_ZdlPv@@Base+0x505748>
   366e8:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   366ec:	ldmpl	r3, {r2, r9, sl, lr}^
   366f0:	ldmib	r0, {r1, r7, ip, sp, pc}^
   366f4:	ldmdavs	fp, {r1, r9}
   366f8:			; <UNDEFINED> instruction: 0xf04f9301
   366fc:			; <UNDEFINED> instruction: 0xf00a0300
   36700:	strmi	pc, [r1], -r9, asr #17
   36704:			; <UNDEFINED> instruction: 0xf0084668
   36708:	bvs	fe8b486c <_ZdlPv@@Base+0xfe87107c>
   3670c:	tstlt	r1, r0, lsl #16
   36710:	addsmi	r6, r1, #14811136	; 0xe20000
   36714:	bmi	2aab40 <_ZdlPv@@Base+0x267350>
   36718:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   3671c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36720:	subsmi	r9, sl, r1, lsl #22
   36724:	andlt	sp, r2, r4, lsl #2
   36728:			; <UNDEFINED> instruction: 0xf006bd10
   3672c:			; <UNDEFINED> instruction: 0xe7f2fe33
   36730:	ldcl	7, cr15, [r2, #-876]	; 0xfffffc94
   36734:	strdeq	r7, [r3], -r8
   36738:	andeq	r0, r0, ip, ror r1
   3673c:	andeq	r7, r3, r6, asr #11
   36740:	blmi	548f94 <_ZdlPv@@Base+0x5057a4>
   36744:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   36748:	ldmpl	r3, {r2, r9, sl, lr}^
   3674c:	ldmib	r0, {r1, r7, ip, sp, pc}^
   36750:	ldmdavs	fp, {r1, r9}
   36754:			; <UNDEFINED> instruction: 0xf04f9301
   36758:			; <UNDEFINED> instruction: 0xf00a0300
   3675c:	strmi	pc, [r1], -r9, lsl #18
   36760:			; <UNDEFINED> instruction: 0xf0084668
   36764:	bvs	fe8b4810 <_ZdlPv@@Base+0xfe871020>
   36768:	tstlt	r1, r0, lsl #16
   3676c:	addsmi	r6, r1, #14811136	; 0xe20000
   36770:	bmi	2aab9c <_ZdlPv@@Base+0x2673ac>
   36774:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   36778:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3677c:	subsmi	r9, sl, r1, lsl #22
   36780:	andlt	sp, r2, r4, lsl #2
   36784:			; <UNDEFINED> instruction: 0xf006bd10
   36788:	ldrb	pc, [r2, r5, lsl #28]!	; <UNPREDICTABLE>
   3678c:	stc	7, cr15, [r4, #-876]!	; 0xfffffc94
   36790:	muleq	r3, ip, r5
   36794:	andeq	r0, r0, ip, ror r1
   36798:	andeq	r7, r3, sl, ror #10
   3679c:			; <UNDEFINED> instruction: 0x4604b570
   367a0:	ldmib	r0, {r1, r2, r3, r9, sl, lr}^
   367a4:	ldrmi	r1, [r5], -r7
   367a8:			; <UNDEFINED> instruction: 0xff9cf7ff
   367ac:	submi	r6, r3, #3686400	; 0x384000
   367b0:	eorsvs	r6, r3, r0, lsr #20
   367b4:			; <UNDEFINED> instruction: 0xffc4f7ff
   367b8:	ldcllt	0, cr6, [r0, #-160]!	; 0xffffff60
   367bc:	blmi	489004 <_ZdlPv@@Base+0x445814>
   367c0:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   367c4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   367c8:	movwls	r6, #6171	; 0x181b
   367cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   367d0:	ldmib	r0, {r0, r1, r6, r7, r9, fp, sp, lr}^
   367d4:			; <UNDEFINED> instruction: 0xf00a0202
   367d8:			; <UNDEFINED> instruction: 0x4601f89b
   367dc:			; <UNDEFINED> instruction: 0xf0084668
   367e0:	bmi	2b4814 <_ZdlPv@@Base+0x271024>
   367e4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   367e8:	ldmpl	r3, {fp, ip, pc}^
   367ec:	blls	9085c <_ZdlPv@@Base+0x4d06c>
   367f0:	qaddle	r4, sl, r2
   367f4:			; <UNDEFINED> instruction: 0xf85db003
   367f8:	pld	[fp, r4, lsl #22]
   367fc:	svclt	0x0000ecee
   36800:	andeq	r7, r3, r0, lsr #10
   36804:	andeq	r0, r0, ip, ror r1
   36808:	strdeq	r7, [r3], -sl
   3680c:	ldrdne	lr, [r7], -r0
   36810:	svclt	0x00d4f7ff
   36814:	blmi	449058 <_ZdlPv@@Base+0x405868>
   36818:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   3681c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   36820:	andeq	lr, r2, #208, 18	; 0x340000
   36824:	movwls	r6, #6171	; 0x181b
   36828:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3682c:			; <UNDEFINED> instruction: 0xf8def00a
   36830:	strbtmi	r4, [r8], -r1, lsl #12
   36834:			; <UNDEFINED> instruction: 0xffe0f007
   36838:	blmi	209060 <_ZdlPv@@Base+0x1c5870>
   3683c:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
   36840:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36844:	subsmi	r9, sl, r1, lsl #22
   36848:	andlt	sp, r3, r2, lsl #2
   3684c:	blx	1749ca <_ZdlPv@@Base+0x1311da>
   36850:	stcl	7, cr15, [r2], {219}	; 0xdb
   36854:	andeq	r7, r3, r8, asr #9
   36858:	andeq	r0, r0, ip, ror r1
   3685c:	andeq	r7, r3, r4, lsr #9
   36860:	ldrdne	lr, [r7], -r0
   36864:	svclt	0x00d6f7ff
   36868:	ldrbmi	lr, [r0, sp, lsr #18]!
   3686c:	addlt	r4, r2, sp, lsl #12
   36870:			; <UNDEFINED> instruction: 0x46044611
   36874:	andls	r4, r1, #40, 12	; 0x2800000
   36878:			; <UNDEFINED> instruction: 0xff34f7ff
   3687c:	blmi	70a0ec <_ZdlPv@@Base+0x6c68fc>
   36880:	stmdbls	r1, {r1, r2, r3, r4, r5, r6, sl, lr}
   36884:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   36888:	ldrdcc	pc, [r0], -r9
   3688c:	strtmi	r4, [r8], -r7, lsl #12
   36890:			; <UNDEFINED> instruction: 0xf707fb03
   36894:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   36898:	stmdbls	r1, {r0, r2, r4, r9, fp, lr}
   3689c:	andge	pc, r2, r6, asr r8	; <UNPREDICTABLE>
   368a0:	ldrdcc	pc, [r0], -sl
   368a4:	strtmi	r4, [r8], -r0, lsl #13
   368a8:			; <UNDEFINED> instruction: 0xf808fb03
   368ac:			; <UNDEFINED> instruction: 0xffb2f7ff
   368b0:	ldrdcc	pc, [r0], -sl
   368b4:	strmi	r9, [r6], -r1, lsl #18
   368b8:	blx	108162 <_ZdlPv@@Base+0xc4972>
   368bc:			; <UNDEFINED> instruction: 0xf7ff8606
   368c0:			; <UNDEFINED> instruction: 0xf8d9ff3f
   368c4:	strmi	r3, [r5], -r0
   368c8:	ldrdne	lr, [sl], -r4
   368cc:			; <UNDEFINED> instruction: 0xf505fb03
   368d0:			; <UNDEFINED> instruction: 0xf7ee1bc9
   368d4:	ldmib	r4, {r0, r1, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
   368d8:	ldrtmi	r1, [r0], #-10
   368dc:	andlt	r4, r2, r9, lsr #8
   368e0:			; <UNDEFINED> instruction: 0x47f0e8bd
   368e4:	stmiblt	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   368e8:	andeq	r7, r3, r0, ror #8
   368ec:	andeq	r0, r0, r4, ror r2
   368f0:	muleq	r0, r0, r2
   368f4:	blmi	449138 <_ZdlPv@@Base+0x405948>
   368f8:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   368fc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   36900:	andeq	lr, r2, #208, 18	; 0x340000
   36904:	movwls	r6, #6171	; 0x181b
   36908:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3690c:			; <UNDEFINED> instruction: 0xf8acf00a
   36910:	strbtmi	r4, [r8], -r1, lsl #12
   36914:			; <UNDEFINED> instruction: 0xff70f007
   36918:	blmi	209140 <_ZdlPv@@Base+0x1c5950>
   3691c:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
   36920:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36924:	subsmi	r9, sl, r1, lsl #22
   36928:	andlt	sp, r3, r2, lsl #2
   3692c:	blx	174aaa <_ZdlPv@@Base+0x1312ba>
   36930:	mrrc	7, 13, pc, r2, cr11	; <UNPREDICTABLE>
   36934:	andeq	r7, r3, r8, ror #7
   36938:	andeq	r0, r0, ip, ror r1
   3693c:	andeq	r7, r3, r4, asr #7
   36940:	ldrdne	lr, [r7], -r0
   36944:	svclt	0x00d6f7ff
   36948:	blmi	44918c <_ZdlPv@@Base+0x40599c>
   3694c:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   36950:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   36954:	andeq	lr, r2, #208, 18	; 0x340000
   36958:	movwls	r6, #6171	; 0x181b
   3695c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   36960:			; <UNDEFINED> instruction: 0xf8c0f00a
   36964:	strbtmi	r4, [r8], -r1, lsl #12
   36968:			; <UNDEFINED> instruction: 0xff46f007
   3696c:	blmi	209194 <_ZdlPv@@Base+0x1c59a4>
   36970:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
   36974:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36978:	subsmi	r9, sl, r1, lsl #22
   3697c:	andlt	sp, r3, r2, lsl #2
   36980:	blx	174afe <_ZdlPv@@Base+0x13130e>
   36984:	stc	7, cr15, [r8], #-876	; 0xfffffc94
   36988:	muleq	r3, r4, r3
   3698c:	andeq	r0, r0, ip, ror r1
   36990:	andeq	r7, r3, r0, ror r3
   36994:	ldrdne	lr, [r7], -r0
   36998:	svclt	0x00d6f7ff
   3699c:	stmdbvs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}^
   369a0:	strmi	fp, [r4], -r3, lsl #3
   369a4:	stmdacs	r6!, {r3, r9, sl, fp, ip, sp, lr}^
   369a8:	blcs	ea9ec <_ZdlPv@@Base+0xa71fc>
   369ac:	stcmi	0, cr13, [sp, #-40]!	; 0xffffffd8
   369b0:	ldrbtmi	r6, [sp], #-3019	; 0xfffff435
   369b4:	addsmi	r6, r9, #107520	; 0x1a400
   369b8:	mnfvcs	f5, f4
   369bc:	eorsle	r2, r8, r9, ror #22
   369c0:	andsle	r2, lr, ip, ror #22
   369c4:	strtmi	r2, [r8], -r0, lsl #10
   369c8:	mrcvc	13, 0, fp, cr3, cr8, {1}
   369cc:	eorsle	r2, fp, r9, ror #22
   369d0:	eorle	r2, r1, ip, ror #22
   369d4:	mvnsle	r2, r6, ror #22
   369d8:	smlatbcs	r1, r0, r8, r6
   369dc:			; <UNDEFINED> instruction: 0xf974f00a
   369e0:	rscle	r2, pc, r0, lsl #16
   369e4:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
   369e8:			; <UNDEFINED> instruction: 0xf7ef6b58
   369ec:	strmi	pc, [r5], -fp, asr #23
   369f0:	rscle	r2, r7, r0, lsl #26
   369f4:	strtmi	r6, [r9], -r0, lsr #17
   369f8:	cdp2	0, 15, cr15, cr8, cr9, {0}
   369fc:	mvnle	r2, r0, lsl #16
   36a00:	stmiavs	r0!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
   36a04:			; <UNDEFINED> instruction: 0xf00a2110
   36a08:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
   36a0c:	stclvs	0, cr13, [r8], #-872	; 0xfffffc98
   36a10:	blx	fee749d6 <_ZdlPv@@Base+0xfee311e6>
   36a14:	strb	r4, [fp, r5, lsl #12]!
   36a18:	smlatbcs	r4, r0, r8, r6
   36a1c:			; <UNDEFINED> instruction: 0xf954f00a
   36a20:	sbcle	r2, pc, r0, lsl #16
   36a24:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
   36a28:			; <UNDEFINED> instruction: 0xf7ef6bd8
   36a2c:	strmi	pc, [r5], -fp, lsr #23
   36a30:	stmiavs	r0!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   36a34:			; <UNDEFINED> instruction: 0xf00a2108
   36a38:	stmdacs	r0, {r0, r1, r2, r6, r8, fp, ip, sp, lr, pc}
   36a3c:	stcvs	0, cr13, [r8], #-776	; 0xfffffcf8
   36a40:	blx	fe874a06 <_ZdlPv@@Base+0xfe831216>
   36a44:	ldrb	r4, [r3, r5, lsl #12]
   36a48:	smlatbcs	r2, r0, r8, r6
   36a4c:			; <UNDEFINED> instruction: 0xf93cf00a
   36a50:	adcsle	r2, r7, r0, lsl #16
   36a54:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
   36a58:			; <UNDEFINED> instruction: 0xf7ef6b98
   36a5c:			; <UNDEFINED> instruction: 0x4605fb93
   36a60:	svclt	0x0000e7c6
   36a64:	andeq	pc, r3, r2, lsr #30
   36a68:	andeq	pc, r3, lr, ror #29
   36a6c:	andeq	pc, r3, lr, lsr #29
   36a70:	andeq	pc, r3, lr, ror lr	; <UNPREDICTABLE>
   36a74:			; <UNDEFINED> instruction: 0xf04f4a33
   36a78:	blmi	cf9a80 <_ZdlPv@@Base+0xcb6290>
   36a7c:	push	{r1, r3, r4, r5, r6, sl, lr}
   36a80:			; <UNDEFINED> instruction: 0x460e43f0
   36a84:	andgt	pc, r0, r0, asr #17
   36a88:			; <UNDEFINED> instruction: 0xf8c0b08f
   36a8c:	strmi	ip, [r5], -ip
   36a90:	andsgt	pc, ip, r0, asr #17
   36a94:	ldmpl	r3, {r0, r1, r2, r9, sl, lr}^
   36a98:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   36a9c:	ldrdls	pc, [ip], pc	; <UNPREDICTABLE>
   36aa0:	ldmdavs	fp, {r2, r3, r5, r9, sl, lr}
   36aa4:			; <UNDEFINED> instruction: 0xf04f930d
   36aa8:			; <UNDEFINED> instruction: 0xf8c00300
   36aac:			; <UNDEFINED> instruction: 0xf8c0c020
   36ab0:	ldrbtmi	ip, [r9], #36	; 0x24
   36ab4:			; <UNDEFINED> instruction: 0xf04fce0f
   36ab8:	strgt	r0, [pc, -r1, lsl #28]
   36abc:	strgt	ip, [pc, -pc, lsl #28]
   36ac0:	muleq	pc, r6, r8	; <UNPREDICTABLE>
   36ac4:	ldrdvs	pc, [r8], #-137	; 0xffffff77
   36ac8:	andeq	lr, pc, r7, lsl #17
   36acc:	bvs	ffabdf74 <_ZdlPv@@Base+0xffa7a784>
   36ad0:	stmdavs	fp!, {r0, r1, r7, fp, lr, pc}
   36ad4:	bvs	febcf794 <_ZdlPv@@Base+0xfeb8bfa4>
   36ad8:	subpl	pc, r8, r9, asr #17
   36adc:	svclt	0x000842be
   36ae0:			; <UNDEFINED> instruction: 0xf8ad4666
   36ae4:	stmib	sp, {r2, r4, lr, pc}^
   36ae8:			; <UNDEFINED> instruction: 0xf8cdcc08
   36aec:	strls	ip, [r4, -r8, lsr #32]
   36af0:	strls	r9, [fp], -r2
   36af4:	andls	r9, ip, #-1073741824	; 0xc0000000
   36af8:	stmib	sp, {r0, r8, r9, ip, pc}^
   36afc:	strbmi	lr, [r1], -r6, lsl #28
   36b00:			; <UNDEFINED> instruction: 0xf7ff4620
   36b04:	stmdblt	r8, {r0, r1, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
   36b08:			; <UNDEFINED> instruction: 0x2c006b24
   36b0c:	ldrshtcs	sp, [r8], -r7
   36b10:	cdp2	0, 4, cr15, cr10, cr12, {0}
   36b14:	strmi	r4, [r4], -r1, asr #12
   36b18:			; <UNDEFINED> instruction: 0xffacf7ff
   36b1c:	blmi	2c9354 <_ZdlPv@@Base+0x285b64>
   36b20:	cmnvs	ip, #2046820352	; 0x7a000000
   36b24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36b28:	subsmi	r9, sl, sp, lsl #22
   36b2c:	strtmi	sp, [r8], -r3, lsl #2
   36b30:	pop	{r0, r1, r2, r3, ip, sp, pc}
   36b34:			; <UNDEFINED> instruction: 0xf7db83f0
   36b38:			; <UNDEFINED> instruction: 0x4620eb50
   36b3c:	cdp2	0, 5, cr15, cr8, cr12, {0}
   36b40:	bl	1474ab4 <_ZdlPv@@Base+0x14312c4>
   36b44:	andeq	r7, r3, r4, ror #4
   36b48:	andeq	r0, r0, ip, ror r1
   36b4c:	andeq	pc, r3, r2, lsr #28
   36b50:	andeq	r7, r3, r0, asr #3
   36b54:			; <UNDEFINED> instruction: 0x4605b538
   36b58:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   36b5c:	ldmdblt	r4, {r2, r3, r4, r7, sl, fp, sp, lr}
   36b60:	blvs	96eb8c <_ZdlPv@@Base+0x92b39c>
   36b64:			; <UNDEFINED> instruction: 0x4629b13c
   36b68:			; <UNDEFINED> instruction: 0xf7ff4620
   36b6c:	stmdacs	r0, {r0, r1, r2, r5, r8, sl, fp, ip, sp, lr, pc}
   36b70:			; <UNDEFINED> instruction: 0x4620d0f7
   36b74:	eorscs	fp, r8, r8, lsr sp
   36b78:	cdp2	0, 1, cr15, cr6, cr12, {0}
   36b7c:	strmi	r4, [r4], -r9, lsr #12
   36b80:			; <UNDEFINED> instruction: 0xff78f7ff
   36b84:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   36b88:			; <UNDEFINED> instruction: 0xf00c4620
   36b8c:	pld	[fp, r1, lsr lr]
   36b90:	svclt	0x0000eb2a
   36b94:	andeq	pc, r3, sl, ror sp	; <UNPREDICTABLE>
   36b98:	svcmi	0x00f0e92d
   36b9c:	bmi	18885e8 <_ZdlPv@@Base+0x1844df8>
   36ba0:	blmi	1888610 <_ZdlPv@@Base+0x1844e20>
   36ba4:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
   36ba8:	addlt	r6, pc, r0, lsl #16
   36bac:	ldrsblt	pc, [ip, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   36bb0:	pkhtbmi	r5, r8, r3, asr #17
   36bb4:	svcls	0x001844fb
   36bb8:	movwls	r6, #55323	; 0xd81b
   36bbc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   36bc0:	ldmvs	r3!, {r4, r8, ip, sp, pc}
   36bc4:			; <UNDEFINED> instruction: 0xd0564299
   36bc8:	andcs	r4, r0, #91136	; 0x16400
   36bcc:	strdcs	r6, [r1], -r4
   36bd0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   36bd4:	eorne	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   36bd8:			; <UNDEFINED> instruction: 0xf8cd684b
   36bdc:			; <UNDEFINED> instruction: 0xf8ad8010
   36be0:	movwls	r2, #8212	; 0x2014
   36be4:	strcc	lr, [r6, #-2513]	; 0xfffff62f
   36be8:			; <UNDEFINED> instruction: 0xf8cd9006
   36bec:	movwls	sl, #4144	; 0x1030
   36bf0:	svclt	0x001445c1
   36bf4:	ldrmi	r4, [r3], -fp, asr #12
   36bf8:	stmib	sp, {r0, r1, r8, sl, ip, pc}^
   36bfc:	andls	r2, sl, #8, 4	; 0x80000000
   36c00:	movwls	r9, #45063	; 0xb007
   36c04:	sub	fp, pc, ip, lsl r9	; <UNPREDICTABLE>
   36c08:	stccs	8, cr6, [r0], {36}	; 0x24
   36c0c:	stmdavs	r5!, {r2, r3, r6, ip, lr, pc}^
   36c10:	ldrhle	r4, [r9, #45]!	; 0x2d
   36c14:			; <UNDEFINED> instruction: 0xf88d2301
   36c18:	stmiavs	r3!, {r2, r4, ip, sp}
   36c1c:	bvs	fed1b844 <_ZdlPv@@Base+0xfecd8054>
   36c20:	eorsle	r2, ip, r0, lsl #22
   36c24:	eoreq	pc, r8, r6, lsl #2
   36c28:			; <UNDEFINED> instruction: 0xf7fd4641
   36c2c:	blmi	10b6280 <_ZdlPv@@Base+0x1072a90>
   36c30:	ldrbtmi	r6, [fp], #-3057	; 0xfffff40f
   36c34:	stmdbcs	r1, {r0, r3, ip, pc}
   36c38:	movwcs	lr, #2515	; 0x9d3
   36c3c:	movwcs	lr, #27085	; 0x69cd
   36c40:	stmdbcs	r2, {r2, r4, r6, ip, lr, pc}
   36c44:			; <UNDEFINED> instruction: 0xb129d048
   36c48:	vmul.i8	d20, d0, d27
   36c4c:	ldrbtmi	r1, [r9], #-61	; 0xffffffc3
   36c50:	blx	ff7f2c7a <_ZdlPv@@Base+0xff7af48a>
   36c54:	stmdage	r1, {r0, r1, r4, r5, r6, fp, sp, lr}
   36c58:	strhtle	r4, [pc], -fp
   36c5c:			; <UNDEFINED> instruction: 0xff7af7ff
   36c60:	blmi	c89540 <_ZdlPv@@Base+0xc45d50>
   36c64:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   36c68:	blls	390cd8 <_ZdlPv@@Base+0x34d4e8>
   36c6c:	cmple	r7, sl, asr r0
   36c70:	pop	{r0, r1, r2, r3, ip, sp, pc}
   36c74:	ldmvs	r3!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   36c78:			; <UNDEFINED> instruction: 0xd1a5454b
   36c7c:	ldrbmi	r6, [r3, #-2355]	; 0xfffff6cd
   36c80:	stmdbmi	pc!, {r1, r5, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
   36c84:	ldrbtmi	r6, [r9], #-3186	; 0xfffff38e
   36c88:	addsmi	r6, sl, #720896	; 0xb0000
   36c8c:	stmdavs	sl, {r2, r3, r4, r7, r8, ip, lr, pc}^
   36c90:	addsmi	r6, r3, #45824	; 0xb300
   36c94:	ldmdavs	r3!, {r3, r4, r7, r8, ip, lr, pc}^
   36c98:			; <UNDEFINED> instruction: 0xd19542bb
   36c9c:	blmi	ab0c24 <_ZdlPv@@Base+0xa6d434>
   36ca0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   36ca4:	bfi	r6, r8, (invalid: 16:2)
   36ca8:	mlacc	r0, r6, r8, pc	; <UNPREDICTABLE>
   36cac:	adcsle	r2, r6, r0, lsl #22
   36cb0:	andcs	r6, r1, #471040	; 0x73000
   36cb4:	andscs	pc, r4, sp, lsl #17
   36cb8:	ldr	r9, [r0, r8, lsl #6]!
   36cbc:			; <UNDEFINED> instruction: 0xff4af7ff
   36cc0:			; <UNDEFINED> instruction: 0xf8c64b21
   36cc4:	ldrbtmi	r8, [fp], #-8
   36cc8:	bls	1313e8 <_ZdlPv@@Base+0xedbf8>
   36ccc:	movwcs	lr, #2515	; 0x9d3
   36cd0:	tstcs	r1, #3244032	; 0x318000
   36cd4:			; <UNDEFINED> instruction: 0xe7c36030
   36cd8:			; <UNDEFINED> instruction: 0x46686c31
   36cdc:			; <UNDEFINED> instruction: 0xf88d2301
   36ce0:			; <UNDEFINED> instruction: 0xf0073015
   36ce4:	blls	76310 <_ZdlPv@@Base+0x32b20>
   36ce8:	ldr	r9, [r3, sl, lsl #6]!
   36cec:	vst2.8	{d20-d21}, [pc :64], r7
   36cf0:			; <UNDEFINED> instruction: 0xf88d6222
   36cf4:	blmi	5bad50 <_ZdlPv@@Base+0x577560>
   36cf8:	andne	pc, r0, fp, asr r8	; <UNPREDICTABLE>
   36cfc:			; <UNDEFINED> instruction: 0xf85b6c30
   36d00:	stmdavs	ip, {r0, r1, ip, sp}
   36d04:			; <UNDEFINED> instruction: 0xf008fb00
   36d08:	blx	d0d76 <_ZdlPv@@Base+0x8d586>
   36d0c:			; <UNDEFINED> instruction: 0xf006f204
   36d10:	strmi	pc, [r1], -r1, asr #22
   36d14:			; <UNDEFINED> instruction: 0xf0074668
   36d18:	blls	762dc <_ZdlPv@@Base+0x32aec>
   36d1c:	ldr	r9, [r9, sl, lsl #6]
   36d20:	b	16f4c94 <_ZdlPv@@Base+0x16b14a4>
   36d24:	andeq	r7, r3, sl, lsr r1
   36d28:	andeq	r0, r0, ip, ror r1
   36d2c:	andeq	r7, r3, ip, lsr #2
   36d30:	andeq	pc, r3, r4, lsl #26
   36d34:	andeq	r7, r3, lr, lsl r4
   36d38:	andeq	r2, r1, sl, lsl #31
   36d3c:	andeq	r7, r3, ip, ror r0
   36d40:	andeq	r7, r3, sl, asr #7
   36d44:	andeq	r0, r0, r4, asr #3
   36d48:	andeq	r7, r3, sl, lsl #7
   36d4c:	andeq	r0, r0, r0, lsr #3
   36d50:	andeq	r0, r0, r8, lsr #5
   36d54:	strmi	r4, [r8], -r3, lsl #12
   36d58:			; <UNDEFINED> instruction: 0xf7db69d9
   36d5c:	svclt	0x0000baaf
   36d60:			; <UNDEFINED> instruction: 0x460db538
   36d64:	stmibvs	r1, {r2, r9, sl, lr}^
   36d68:			; <UNDEFINED> instruction: 0xf7db203c
   36d6c:	tstlt	sp, sl, lsr #21
   36d70:	strtmi	r6, [r8], -r1, ror #19
   36d74:	bl	e74ce8 <_ZdlPv@@Base+0xe314f8>
   36d78:	eorscs	r6, lr, r1, ror #19
   36d7c:	ldrhtmi	lr, [r8], -sp
   36d80:	blt	fe774cf4 <_ZdlPv@@Base+0xfe731504>
   36d84:	strmi	r6, [r8], -r3, asr #19
   36d88:	tstlt	sl, sl, lsl lr
   36d8c:	ldrmi	r6, [r0], -r9, asr #19
   36d90:	blt	fe574d04 <_ZdlPv@@Base+0xfe531514>
   36d94:			; <UNDEFINED> instruction: 0xf7ff6bd9
   36d98:	svclt	0x0000bfe3
   36d9c:	strmi	r6, [r8], -r3, asr #19
   36da0:	tstlt	sl, sl, lsl lr
   36da4:	ldrmi	r6, [r0], -r9, asr #19
   36da8:	blt	fe274d1c <_ZdlPv@@Base+0xfe23152c>
   36dac:			; <UNDEFINED> instruction: 0xf7ff6bd9
   36db0:	svclt	0x0000bfd7
   36db4:			; <UNDEFINED> instruction: 0x460cb538
   36db8:	stmibvs	r1, {r0, r2, r9, sl, lr}^
   36dbc:			; <UNDEFINED> instruction: 0xf7db4620
   36dc0:			; <UNDEFINED> instruction: 0x2c0aea1a
   36dc4:	ldclt	0, cr13, [r8, #-0]
   36dc8:	eorcs	r6, fp, r9, ror #19
   36dcc:	ldrhtmi	lr, [r8], -sp
   36dd0:	blt	3f4d44 <_ZdlPv@@Base+0x3b1554>
   36dd4:	andcs	r4, sl, r3, lsl #12
   36dd8:			; <UNDEFINED> instruction: 0xf7db69d9
   36ddc:	svclt	0x0000ba09
   36de0:	ldrlt	r6, [r0, #-2819]!	; 0xfffff4fd
   36de4:	addlt	r4, r3, r4, lsl #12
   36de8:	cmple	r7, r0, lsl #22
   36dec:	bvs	ff191600 <_ZdlPv@@Base+0xff14de10>
   36df0:	andsle	r4, fp, fp, lsr #5
   36df4:	stmibvs	r1, {r0, r2, r3, r4, r6, r8, r9, fp, ip}^
   36df8:	svclt	0x00c82d00
   36dfc:	lfmle	f4, 2, [sp], #-684	; 0xfffffd54
   36e00:			; <UNDEFINED> instruction: 0xf7db2048
   36e04:	bvs	8715ec <_ZdlPv@@Base+0x82ddfc>
   36e08:	stc2l	0, cr15, [sl], #-48	; 0xffffffd0
   36e0c:	strmi	r6, [r5], -r1, ror #19
   36e10:	cmplt	r0, r0, lsl #16
   36e14:			; <UNDEFINED> instruction: 0xf7db9101
   36e18:			; <UNDEFINED> instruction: 0xf815e9ee
   36e1c:	stmdbls	r1, {r0, r8, r9, sl, fp}
   36e20:	mvnsle	r2, r0, lsl #16
   36e24:	andcs	r6, sl, r1, ror #19
   36e28:	stmib	r4!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36e2c:	strcc	lr, [r9, #-2516]	; 0xfffff62c
   36e30:	andsle	r4, ip, fp, lsr #5
   36e34:	stmibvs	r1!, {r0, r2, r3, r4, r6, r8, r9, fp, ip}^
   36e38:	svclt	0x00c82d00
   36e3c:	sfmle	f4, 2, [r9], {171}	; 0xab
   36e40:			; <UNDEFINED> instruction: 0xf7db2056
   36e44:	bvs	18715ac <_ZdlPv@@Base+0x182ddbc>
   36e48:	mcrr2	0, 0, pc, sl, cr12	; <UNPREDICTABLE>
   36e4c:	strmi	r6, [r5], -r1, ror #19
   36e50:	cmplt	r0, r0, lsl #16
   36e54:			; <UNDEFINED> instruction: 0xf7db9101
   36e58:			; <UNDEFINED> instruction: 0xf815e9ce
   36e5c:	stmdbls	r1, {r0, r8, r9, sl, fp}
   36e60:	mvnsle	r2, r0, lsl #16
   36e64:	andcs	r6, sl, r1, ror #19
   36e68:	stmib	r4, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36e6c:	bvs	911808 <_ZdlPv@@Base+0x8ce018>
   36e70:	adcvs	r2, r5, #0, 4
   36e74:	andcc	lr, fp, #196, 18	; 0x310000
   36e78:	ldclt	0, cr11, [r0, #-12]!
   36e7c:	subscs	r6, r6, r1, asr #19
   36e80:	ldmib	r8!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36e84:			; <UNDEFINED> instruction: 0xf00c6a60
   36e88:	stmibvs	r1!, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}^
   36e8c:	stmdavc	r0, {r0, r2, r9, sl, lr}
   36e90:	tstls	r1, r0, asr #2
   36e94:	stmib	lr!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36e98:	svceq	0x0001f815
   36e9c:	stmdacs	r0, {r0, r8, fp, ip, pc}
   36ea0:	stmibvs	r1!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   36ea4:			; <UNDEFINED> instruction: 0xf7db200a
   36ea8:	stmibvs	r1!, {r1, r2, r5, r7, r8, fp, sp, lr, pc}^
   36eac:			; <UNDEFINED> instruction: 0xf7db2048
   36eb0:	bvs	871540 <_ZdlPv@@Base+0x82dd50>
   36eb4:	ldc2	0, cr15, [r4], {12}
   36eb8:	strmi	r6, [r5], -r1, ror #19
   36ebc:	stmdacs	r0, {fp, ip, sp, lr}
   36ec0:	ldrdls	sp, [r1, -r1]
   36ec4:	ldmib	r6, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36ec8:	svceq	0x0001f815
   36ecc:	stmdacs	r0, {r0, r8, fp, ip, pc}
   36ed0:			; <UNDEFINED> instruction: 0xe7c7d1f7
   36ed4:			; <UNDEFINED> instruction: 0xf7db2076
   36ed8:	strtmi	lr, [r8], -lr, lsl #19
   36edc:	stc2	0, cr15, [r0], {12}
   36ee0:	strmi	r6, [r5], -r1, ror #19
   36ee4:	stmdacs	r0, {fp, ip, sp, lr}
   36ee8:	strhls	sp, [r1, -sp]
   36eec:	stmib	r2, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36ef0:	svceq	0x0001f815
   36ef4:	stmdacs	r0, {r0, r8, fp, ip, pc}
   36ef8:			; <UNDEFINED> instruction: 0xe7b3d1f7
   36efc:			; <UNDEFINED> instruction: 0xf7db2068
   36f00:			; <UNDEFINED> instruction: 0x4628e97a
   36f04:	blx	ffb72f3e <_ZdlPv@@Base+0xffb2f74e>
   36f08:	strmi	r6, [r5], -r1, ror #19
   36f0c:	stmdacs	r0, {fp, ip, sp, lr}
   36f10:	smlabbls	r1, r9, r0, sp
   36f14:	stmdb	lr!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36f18:	svceq	0x0001f815
   36f1c:	stmdacs	r0, {r0, r8, fp, ip, pc}
   36f20:			; <UNDEFINED> instruction: 0xe77fd1f7
   36f24:			; <UNDEFINED> instruction: 0x4605b538
   36f28:	orrslt	r6, fp, r3, lsl #19
   36f2c:	ldrsbcc	pc, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   36f30:			; <UNDEFINED> instruction: 0xf7feb10b
   36f34:	strtmi	pc, [r8], -r3, lsl #20
   36f38:			; <UNDEFINED> instruction: 0xf7ff4c08
   36f3c:	stmibvs	sp!, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   36f40:	rsbscs	r4, r8, ip, ror r4
   36f44:			; <UNDEFINED> instruction: 0xf7db4629
   36f48:			; <UNDEFINED> instruction: 0xf814e956
   36f4c:	stmdacs	r0, {r0, r8, r9, sl, fp}
   36f50:	ldfltd	f5, [r8, #-992]!	; 0xfffffc20
   36f54:	cmpcc	r8, r0, asr #17	; <UNPREDICTABLE>
   36f58:	svclt	0x0000e7ed
   36f5c:	andeq	r2, r1, r4, lsr r2
   36f60:	ldrlt	r6, [r0, #-2435]	; 0xfffff67d
   36f64:	cmplt	fp, r4, lsl #12
   36f68:	ldrsbcc	pc, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   36f6c:			; <UNDEFINED> instruction: 0xf7feb10b
   36f70:	movwcs	pc, #6629	; 0x19e5	; <UNPREDICTABLE>
   36f74:			; <UNDEFINED> instruction: 0x63234620
   36f78:			; <UNDEFINED> instruction: 0x4010e8bd
   36f7c:	svclt	0x0030f7ff
   36f80:	cmpcc	r8, r0, asr #17	; <UNPREDICTABLE>
   36f84:	svclt	0x0000e7f5
   36f88:	mvnsmi	lr, sp, lsr #18
   36f8c:	ldcmi	0, cr11, [ip, #-560]!	; 0xfffffdd0
   36f90:	ldcmi	6, cr4, [ip], #-608	; 0xfffffda0
   36f94:	mrcmi	4, 1, r4, cr12, cr13, {3}
   36f98:	stmdbpl	ip!, {r2, r3, r4, r5, r8, r9, fp, lr}
   36f9c:	stmdavs	r4!, {r1, r2, r3, r4, r5, r6, sl, lr}
   36fa0:			; <UNDEFINED> instruction: 0xf04f940b
   36fa4:	cfldrsmi	mvf0, [sl], #-0
   36fa8:			; <UNDEFINED> instruction: 0x46045935
   36fac:	blx	19106a <_ZdlPv@@Base+0x14d87a>
   36fb0:	stmibvs	r5, {r0, r8, ip, sp, lr, pc}
   36fb4:	ldmpl	r3!, {r0, r9, sp, lr}^
   36fb8:	blx	d102e <_ZdlPv@@Base+0x8d83e>
   36fbc:	subvs	pc, r2, #805306368	; 0x30000000
   36fc0:	suble	r2, r1, r0, lsl #26
   36fc4:	ldrsbcc	pc, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   36fc8:			; <UNDEFINED> instruction: 0xf7feb10b
   36fcc:			; <UNDEFINED> instruction: 0x4620f9b7
   36fd0:			; <UNDEFINED> instruction: 0xff06f7ff
   36fd4:	stmib	lr, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36fd8:	movwcs	r4, #2350	; 0x92e
   36fdc:	andvs	r4, r3, sl, lsl r6
   36fe0:	ldmdapl	r0!, {r0, r1, r2, r9, sl, lr}^
   36fe4:			; <UNDEFINED> instruction: 0xf00c4641
   36fe8:			; <UNDEFINED> instruction: 0x4605fedf
   36fec:	eor	fp, lr, r0, lsr #18
   36ff0:	sbclt	r6, r0, #3686400	; 0x384000
   36ff4:	ldm	lr!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36ff8:			; <UNDEFINED> instruction: 0xf7db4628
   36ffc:	mcrrne	9, 0, lr, r3, cr14	; <UNPREDICTABLE>
   37000:			; <UNDEFINED> instruction: 0x4628d1f6
   37004:	stmib	sl, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37008:	movwcs	r6, #3425	; 0xd61
   3700c:	strtvs	r2, [r3], #-513	; 0xfffffdff
   37010:	stmib	r4, {r0, r3, r4, r7, r9, lr}^
   37014:			; <UNDEFINED> instruction: 0xf04f230c
   37018:	strbtvs	r3, [r2], #767	; 0x2ff
   3701c:	bmi	7ee448 <_ZdlPv@@Base+0x7aac58>
   37020:	ldmpl	r0!, {r0, r1, r5, r8, sl, fp, sp, lr}
   37024:	orreq	lr, r1, r3, lsl #22
   37028:			; <UNDEFINED> instruction: 0xf8436802
   3702c:	addmi	r2, fp, #4, 22	; 0x1000
   37030:	bmi	6eb820 <_ZdlPv@@Base+0x6a8030>
   37034:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   37038:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3703c:	subsmi	r9, sl, fp, lsl #22
   37040:	andlt	sp, ip, ip, lsl r1
   37044:	ldrhhi	lr, [r0, #141]!	; 0x8d
   37048:	cmppl	r8, r0, asr #17	; <UNPREDICTABLE>
   3704c:	stcge	7, cr14, [r2, #-764]	; 0xfffffd04
   37050:	strtmi	r4, [r8], -r1, asr #12
   37054:			; <UNDEFINED> instruction: 0xf802f009
   37058:			; <UNDEFINED> instruction: 0xf7db6838
   3705c:	bge	1f116c <_ZdlPv@@Base+0x1ad97c>
   37060:	strmi	r9, [r1], -r1, lsl #4
   37064:			; <UNDEFINED> instruction: 0xf0084610
   37068:	blmi	3b7054 <_ZdlPv@@Base+0x373864>
   3706c:	strtmi	r4, [r9], -sp, lsl #16
   37070:	ldmpl	r3!, {r0, r9, fp, ip, pc}^
   37074:			; <UNDEFINED> instruction: 0xf7ee4478
   37078:	bfi	pc, r3, (invalid: 29:5)	; <UNPREDICTABLE>
   3707c:	stmia	ip!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37080:	andeq	r6, r3, ip, asr #26
   37084:	andeq	r0, r0, ip, ror r1
   37088:	andeq	r6, r3, r4, asr #26
   3708c:	andeq	r0, r0, r4, ror r2
   37090:	muleq	r0, r0, r2
   37094:	andeq	r0, r0, r0, ror #5
   37098:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3709c:	andeq	r6, r3, sl, lsr #25
   370a0:	andeq	r0, r0, r8, asr #4
   370a4:	andeq	r0, r1, r0, ror #31
   370a8:	svcmi	0x00f0e92d
   370ac:	cdpmi	0, 7, cr11, cr7, cr7, {4}
   370b0:	ldrbtmi	r4, [lr], #-3447	; 0xfffff289
   370b4:	svcmi	0x00784c77
   370b8:	ldrbtmi	r5, [ip], #-2421	; 0xfffff68b
   370bc:	strls	r6, [r5, #-2093]	; 0xfffff7d3
   370c0:	streq	pc, [r0, #-79]	; 0xffffffb1
   370c4:	stmibpl	r6!, {r0, r2, r9, sl, lr}^
   370c8:	ldrmi	r4, [ip], -r0, lsr #12
   370cc:	ldmdavs	r6!, {r0, r1, r4, r5, r6, r8, r9, fp, lr}
   370d0:			; <UNDEFINED> instruction: 0xf101fb06
   370d4:	stmiapl	r3, {r0, r3, r5, r9, sp, lr}^
   370d8:	ldmdavs	fp, {r0, r8, r9, ip, pc}
   370dc:	vqdmulh.s<illegal width 8>	d15, d3, d2
   370e0:	sfmcs	f6, 4, [r0], {106}	; 0x6a
   370e4:			; <UNDEFINED> instruction: 0xf8dfd073
   370e8:			; <UNDEFINED> instruction: 0xf105a1b8
   370ec:			; <UNDEFINED> instruction: 0xf04f0608
   370f0:	ldrbtmi	r0, [sl], #2817	; 0xb01
   370f4:			; <UNDEFINED> instruction: 0xf8d56962
   370f8:	addsmi	r3, sl, #100, 2
   370fc:	stmdbvs	r1!, {r3, r8, sl, fp, ip, lr, pc}
   37100:	ldrtmi	fp, [r0], -r9, lsl #3
   37104:	stc2	7, cr15, [ip], #1000	; 0x3e8
   37108:			; <UNDEFINED> instruction: 0xf8c56963
   3710c:	stmdbvs	r2!, {r2, r5, r6, r8, ip, sp}^
   37110:	sfmle	f4, 4, [r8, #-588]	; 0xfffffdb4
   37114:			; <UNDEFINED> instruction: 0xf7fa4630
   37118:	stmdbvs	r3!, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}^
   3711c:	msrcc	SPSR_s, r5, asr #17
   37120:	addsmi	r6, sl, #1605632	; 0x188000
   37124:	stmibvs	fp!, {r1, r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
   37128:	stmdavs	r3!, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
   3712c:	ldmdbvs	fp, {r5, r9, sl, lr}
   37130:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   37134:	stmiavs	r1!, {r1, r6, ip, lr, pc}^
   37138:			; <UNDEFINED> instruction: 0xf7fa4630
   3713c:	ldmdblt	r8!, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   37140:	strtmi	r6, [r0], -r3, lsr #16
   37144:			; <UNDEFINED> instruction: 0x4798695b
   37148:	stmibvs	r3!, {r4, r8, fp, ip, sp, pc}
   3714c:	eorsle	r2, r5, r0, lsl #22
   37150:	blcs	51804 <_ZdlPv@@Base+0xe014>
   37154:	addhi	pc, r8, r0
   37158:	ldrsbcc	pc, [r8, #-133]	; 0xffffff7b	; <UNPREDICTABLE>
   3715c:			; <UNDEFINED> instruction: 0x4628b113
   37160:			; <UNDEFINED> instruction: 0xf8ecf7fe
   37164:	svcge	0x00024628
   37168:	mrc2	7, 1, pc, cr10, cr15, {7}
   3716c:	strtmi	r6, [r8], -fp, lsr #16
   37170:	eorslt	pc, r0, r5, asr #17
   37174:	ldmvc	r4!, {r0, r2, r8, sl, ip, sp, lr, pc}
   37178:			; <UNDEFINED> instruction: 0x479868db
   3717c:			; <UNDEFINED> instruction: 0xf8d568e2
   37180:			; <UNDEFINED> instruction: 0x4641901c
   37184:	andls	r4, r0, #56, 12	; 0x3800000
   37188:			; <UNDEFINED> instruction: 0xff82f00c
   3718c:	ldrtmi	r9, [fp], -r0, lsl #20
   37190:	ldrtmi	r4, [r0], -r9, asr #12
   37194:	stc2l	7, cr15, [r6, #-1000]!	; 0xfffffc18
   37198:			; <UNDEFINED> instruction: 0xf00c4638
   3719c:	uadd8mi	pc, r1, r1	; <UNPREDICTABLE>
   371a0:			; <UNDEFINED> instruction: 0xf00c4638
   371a4:	ldrtmi	pc, [r9], -r7, asr #30	; <UNPREDICTABLE>
   371a8:			; <UNDEFINED> instruction: 0xf00c4640
   371ac:	shadd8mi	pc, r8, r1	; <UNPREDICTABLE>
   371b0:			; <UNDEFINED> instruction: 0xff86f00c
   371b4:	strtmi	r6, [r8], -fp, lsr #16
   371b8:			; <UNDEFINED> instruction: 0x479868db
   371bc:	strtmi	r6, [r0], -r3, lsr #16
   371c0:			; <UNDEFINED> instruction: 0xf8d34629
   371c4:			; <UNDEFINED> instruction: 0x479830b0
   371c8:	stccs	8, cr6, [r0], {100}	; 0x64
   371cc:	stmibvs	fp!, {r1, r4, r7, r8, ip, lr, pc}
   371d0:	suble	r2, ip, r0, lsl #22
   371d4:	ldrsbcc	pc, [r8, #-133]	; 0xffffff7b	; <UNPREDICTABLE>
   371d8:			; <UNDEFINED> instruction: 0x4628b113
   371dc:			; <UNDEFINED> instruction: 0xf8aef7fe
   371e0:			; <UNDEFINED> instruction: 0xf7ff4628
   371e4:	andcs	pc, r1, #16192	; 0x3f40
   371e8:	stmibvs	r9!, {r8, r9, sp}^
   371ec:	rsbcs	r6, lr, sl, lsr #6
   371f0:			; <UNDEFINED> instruction: 0xf7db622b
   371f4:	blls	b11fc <_ZdlPv@@Base+0x6da0c>
   371f8:	blls	451260 <_ZdlPv@@Base+0x40da70>
   371fc:			; <UNDEFINED> instruction: 0xf003fb00
   37200:	blx	1bf3238 <_ZdlPv@@Base+0x1bafa48>
   37204:	strmi	r6, [r4], -lr, ror #19
   37208:	teqlt	r8, r0, lsl #16
   3720c:			; <UNDEFINED> instruction: 0xf7da4631
   37210:			; <UNDEFINED> instruction: 0xf814eff2
   37214:	stmdacs	r0, {r0, r8, r9, sl, fp}
   37218:	stmibvs	lr!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   3721c:	eorcs	r4, r0, r1, lsr r6
   37220:	svc	0x00e8f7da
   37224:	ldmdavs	r8, {r0, r8, r9, fp, ip, pc}
   37228:	blx	5de76 <_ZdlPv@@Base+0x1a686>
   3722c:			; <UNDEFINED> instruction: 0xf00cf003
   37230:	stmibvs	lr!, {r0, r1, r2, r4, r6, r9, fp, ip, sp, lr, pc}^
   37234:	stmdavc	r0, {r2, r9, sl, lr}
   37238:			; <UNDEFINED> instruction: 0x4631b138
   3723c:	svc	0x00daf7da
   37240:	svceq	0x0001f814
   37244:	mvnsle	r2, r0, lsl #16
   37248:	ldrtmi	r6, [r1], -lr, ror #19
   3724c:			; <UNDEFINED> instruction: 0xf7da200a
   37250:	bmi	5731a0 <_ZdlPv@@Base+0x52f9b0>
   37254:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   37258:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3725c:	subsmi	r9, sl, r5, lsl #22
   37260:	andlt	sp, r7, r8, lsl #2
   37264:	svchi	0x00f0e8bd
   37268:	cmpcc	r8, r5, asr #17	; <UNPREDICTABLE>
   3726c:			; <UNDEFINED> instruction: 0xf8c5e77a
   37270:	sbfx	r3, r8, #2, #22
   37274:	svc	0x00b0f7da
   37278:			; <UNDEFINED> instruction: 0xf00c4638
   3727c:	pld	[sl, r1, lsr #30]
   37280:			; <UNDEFINED> instruction: 0x4638efb2
   37284:			; <UNDEFINED> instruction: 0xff1cf00c
   37288:	svc	0x00acf7da
   3728c:	andeq	r6, r3, lr, lsr #24
   37290:	andeq	r0, r0, ip, ror r1
   37294:	andeq	r6, r3, r6, lsr #24
   37298:	muleq	r0, r0, r2
   3729c:	andeq	r0, r0, r4, ror r2
   372a0:	muleq	r1, r2, r5
   372a4:	andeq	r6, r3, sl, lsl #21
   372a8:	smlawblt	sl, r2, r9, r6
   372ac:	ldrsbcc	pc, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   372b0:			; <UNDEFINED> instruction: 0xf7feb10b
   372b4:	ldrbmi	fp, [r0, -r3, asr #16]!
   372b8:	cmpcs	r8, r0, asr #17	; <UNPREDICTABLE>
   372bc:	svclt	0x00004770
   372c0:	stmdblt	r3, {r0, r1, r7, r8, fp, sp, lr}
   372c4:			; <UNDEFINED> instruction: 0xf7ff4770
   372c8:	svclt	0x0000bacf
   372cc:	addmi	r6, fp, #768	; 0x300
   372d0:	msrhi	CPSR_fsxc, r0
   372d4:	push	{r0, r1, r7, r8, fp, sp, lr}
   372d8:			; <UNDEFINED> instruction: 0x460447f0
   372dc:	blcs	48b1c <_ZdlPv@@Base+0x532c>
   372e0:	tsthi	sp, r0	; <UNPREDICTABLE>
   372e4:	ldrsbcc	pc, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   372e8:			; <UNDEFINED> instruction: 0xf7feb10b
   372ec:	ldmdavs	r7!, {r0, r1, r2, r5, fp, ip, sp, lr, pc}^
   372f0:			; <UNDEFINED> instruction: 0xf8d66d63
   372f4:	adcsmi	r8, fp, #0
   372f8:	sbchi	pc, r4, r0, lsl #6
   372fc:	rsbscs	r4, r8, sp, lsl #27
   37300:			; <UNDEFINED> instruction: 0x901cf8d4
   37304:			; <UNDEFINED> instruction: 0x4649447d
   37308:	svc	0x0074f7da
   3730c:	svceq	0x0001f815
   37310:	mvnsle	r2, r0, lsl #16
   37314:			; <UNDEFINED> instruction: 0xf00c4638
   37318:			; <UNDEFINED> instruction: 0xf8d4f9e3
   3731c:			; <UNDEFINED> instruction: 0x4605901c
   37320:	cmplt	r0, r0, lsl #16
   37324:			; <UNDEFINED> instruction: 0xf7da4649
   37328:			; <UNDEFINED> instruction: 0xf815ef66
   3732c:	stmdacs	r0, {r0, r8, r9, sl, fp}
   37330:			; <UNDEFINED> instruction: 0xf8d4d1f8
   37334:			; <UNDEFINED> instruction: 0x4649901c
   37338:			; <UNDEFINED> instruction: 0xf7da2020
   3733c:			; <UNDEFINED> instruction: 0xf898ef5c
   37340:			; <UNDEFINED> instruction: 0xf8d40000
   37344:	cmplt	r8, ip, lsl r0
   37348:	strbmi	r4, [r9], -r5, asr #12
   3734c:	svc	0x0052f7da
   37350:	svceq	0x0001f815
   37354:	mvnsle	r2, r0, lsl #16
   37358:			; <UNDEFINED> instruction: 0x901cf8d4
   3735c:	andcs	r4, sl, r9, asr #12
   37360:	svc	0x0048f7da
   37364:	ldrsbge	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   37368:	cfstr32le	mvfx4, [r9], #-744	; 0xfffffd18
   3736c:	movteq	lr, #43786	; 0xab0a
   37370:	ldrsbls	pc, [r0], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   37374:	bicsvc	lr, r3, #3072	; 0xc00
   37378:	svceq	0x0063ebb7
   3737c:	strbeq	lr, [r3, #-2639]!	; 0xfffff5b1
   37380:			; <UNDEFINED> instruction: 0xf107bfa8
   37384:			; <UNDEFINED> instruction: 0xf06f050a
   37388:	addsmi	r4, sp, #96, 6	; 0x80000001
   3738c:	svclt	0x00346565
   37390:			; <UNDEFINED> instruction: 0xf04f00a8
   37394:			; <UNDEFINED> instruction: 0xf7da30ff
   37398:	cdpne	14, 6, cr14, cr11, cr4, {6}
   3739c:	andcs	fp, r0, #92, 30	; 0x170
   373a0:	strle	r4, [r4], #-1541	; 0xfffff9fb
   373a4:			; <UNDEFINED> instruction: 0xf8453b01
   373a8:	mrrcne	11, 0, r2, r9, cr4
   373ac:	b	142bb9c <_ZdlPv@@Base+0x13e83ac>
   373b0:	strbmi	r0, [r9], -sl, lsl #5
   373b4:			; <UNDEFINED> instruction: 0xf7da6520
   373b8:			; <UNDEFINED> instruction: 0x4648ef92
   373bc:	svc	0x0048f7da
   373c0:			; <UNDEFINED> instruction: 0xf8436d23
   373c4:	stclvs	0, cr8, [r3], #156	; 0x9c
   373c8:	strhle	r4, [r4, #-43]!	; 0xffffffd5
   373cc:			; <UNDEFINED> instruction: 0xf00968b0
   373d0:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   373d4:			; <UNDEFINED> instruction: 0xf8d6d17e
   373d8:	blvs	1917410 <_ZdlPv@@Base+0x18d3c20>
   373dc:			; <UNDEFINED> instruction: 0xf0404543
   373e0:	bvs	ffe175f8 <_ZdlPv@@Base+0xffdd3e08>
   373e4:	adcsmi	r6, fp, #166912	; 0x28c00
   373e8:	ldclmi	0, cr13, [r3, #-132]	; 0xffffff7c
   373ec:			; <UNDEFINED> instruction: 0xf8d42078
   373f0:	ldrbtmi	r8, [sp], #-28	; 0xffffffe4
   373f4:			; <UNDEFINED> instruction: 0xf7da4641
   373f8:			; <UNDEFINED> instruction: 0xf815eefe
   373fc:	stmdacs	r0, {r0, r8, r9, sl, fp}
   37400:			; <UNDEFINED> instruction: 0x4638d1f8
   37404:			; <UNDEFINED> instruction: 0xf96cf00c
   37408:			; <UNDEFINED> instruction: 0x801cf8d4
   3740c:	stmdavc	r0, {r0, r2, r9, sl, lr}
   37410:	strbmi	fp, [r1], -r0, asr #2
   37414:	mcr	7, 7, pc, cr14, cr10, {6}	; <UNPREDICTABLE>
   37418:	svceq	0x0001f815
   3741c:	mvnsle	r2, r0, lsl #16
   37420:			; <UNDEFINED> instruction: 0x801cf8d4
   37424:	andcs	r4, sl, r1, asr #12
   37428:	mcr	7, 7, pc, cr4, cr10, {6}	; <UNPREDICTABLE>
   3742c:	bvs	fee102d0 <_ZdlPv@@Base+0xfedccae0>
   37430:	adcsmi	r6, fp, #232448	; 0x38c00
   37434:	stclmi	0, cr13, [r1, #-140]	; 0xffffff74
   37438:			; <UNDEFINED> instruction: 0xf8d42078
   3743c:	ldrbtmi	r8, [sp], #-28	; 0xffffffe4
   37440:			; <UNDEFINED> instruction: 0xf7da4641
   37444:			; <UNDEFINED> instruction: 0xf815eed8
   37448:	stmdacs	r0, {r0, r8, r9, sl, fp}
   3744c:			; <UNDEFINED> instruction: 0x4638d1f8
   37450:	blvs	1865874 <_ZdlPv@@Base+0x1822084>
   37454:			; <UNDEFINED> instruction: 0xf944f00c
   37458:			; <UNDEFINED> instruction: 0x801cf8d4
   3745c:	stmdavc	r0, {r0, r2, r9, sl, lr}
   37460:	strbmi	fp, [r1], -r0, asr #2
   37464:	mcr	7, 6, pc, cr6, cr10, {6}	; <UNPREDICTABLE>
   37468:	svceq	0x0001f815
   3746c:	mvnsle	r2, r0, lsl #16
   37470:			; <UNDEFINED> instruction: 0x801cf8d4
   37474:	andcs	r4, sl, r1, asr #12
   37478:	mrc	7, 5, APSR_nzcv, cr12, cr10, {6}
   3747c:	strtvs	r6, [r6], #-999	; 0xfffffc19
   37480:			; <UNDEFINED> instruction: 0x87f0e8bd
   37484:			; <UNDEFINED> instruction: 0xf8536d23
   37488:	strbmi	r3, [r3, #-39]	; 0xffffffd9
   3748c:	svcge	0x0036f47f
   37490:	adcsmi	r6, fp, #58112	; 0xe300
   37494:	stmibvs	r1!, {r1, r3, r4, r7, ip, lr, pc}^
   37498:			; <UNDEFINED> instruction: 0xf7da2066
   3749c:	ldrtmi	lr, [r8], -ip, lsr #29
   374a0:			; <UNDEFINED> instruction: 0xf91ef00c
   374a4:			; <UNDEFINED> instruction: 0x801cf8d4
   374a8:	stmdavc	r0, {r0, r2, r9, sl, lr}
   374ac:	strbmi	fp, [r1], -r0, asr #2
   374b0:	mcr	7, 5, pc, cr0, cr10, {6}	; <UNPREDICTABLE>
   374b4:	svceq	0x0001f815
   374b8:	mvnsle	r2, r0, lsl #16
   374bc:			; <UNDEFINED> instruction: 0x801cf8d4
   374c0:	andcs	r4, sl, r1, asr #12
   374c4:	mrc	7, 4, APSR_nzcv, cr6, cr10, {6}
   374c8:	strbtvs	r6, [r7], #2224	; 0x8b0
   374cc:	blx	17734fa <_ZdlPv@@Base+0x172fd0a>
   374d0:	addle	r2, r0, r0, lsl #16
   374d4:	vst1.8	{d20-d22}, [pc], r1
   374d8:	ldmvs	r0!, {r1, r3, r4, r5, r6, r9, ip, sp, lr}^
   374dc:			; <UNDEFINED> instruction: 0xff5af005
   374e0:	strmi	r6, [r0], r3, ror #22
   374e4:			; <UNDEFINED> instruction: 0xf43f4543
   374e8:	stmibvs	r1!, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
   374ec:			; <UNDEFINED> instruction: 0xf7da2073
   374f0:	strbmi	lr, [r0], -r2, lsl #29
   374f4:			; <UNDEFINED> instruction: 0xf8f4f00c
   374f8:	strmi	r6, [r5], -r7, ror #19
   374fc:	teqlt	r8, r0, lsl #16
   37500:			; <UNDEFINED> instruction: 0xf7da4639
   37504:			; <UNDEFINED> instruction: 0xf815ee78
   37508:	stmdacs	r0, {r0, r8, r9, sl, fp}
   3750c:	stmibvs	r7!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   37510:	andcs	r4, sl, r9, lsr r6
   37514:	mcr	7, 3, pc, cr14, cr10, {6}	; <UNPREDICTABLE>
   37518:	eorshi	pc, r4, r4, asr #17
   3751c:			; <UNDEFINED> instruction: 0xf8c0e761
   37520:	ldmdavs	r7!, {r3, r4, r6, r8, ip, sp}^
   37524:			; <UNDEFINED> instruction: 0xf8d66d63
   37528:	adcsmi	r8, fp, #0
   3752c:	mcrge	7, 7, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   37530:	ldrbmi	lr, [r0, -r8, lsr #15]!
   37534:	ldrdeq	r2, [r1], -r0
   37538:	andeq	r2, r1, sl, ror #17
   3753c:	andeq	r2, r1, sl, lsr #17
   37540:	blmi	fe9c9fdc <_ZdlPv@@Base+0xfe9867ec>
   37544:	ldrblt	r4, [r0, #1146]!	; 0x47a
   37548:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
   3754c:	ldmdavs	fp, {r2, r5, r7, r9, fp, lr}
   37550:			; <UNDEFINED> instruction: 0xf04f9307
   37554:	ldrbtmi	r0, [sl], #-768	; 0xfffffd00
   37558:	rsbsle	r2, r2, r0, lsl #18
   3755c:	strmi	r6, [lr], -r3, asr #24
   37560:	addmi	r4, fp, #4, 12	; 0x400000
   37564:	blmi	fe82b720 <_ZdlPv@@Base+0xfe7e7f30>
   37568:	ldmpl	r3, {r0, r6, sl, sp, lr}^
   3756c:	blcs	515e0 <_ZdlPv@@Base+0xddf0>
   37570:	stmibvs	r3, {r0, r1, r2, r5, r6, ip, lr, pc}
   37574:			; <UNDEFINED> instruction: 0xf0002b00
   37578:			; <UNDEFINED> instruction: 0xf8d08129
   3757c:	tstlt	fp, r8, asr r1
   37580:	mrc2	7, 6, pc, cr12, cr13, {7}
   37584:	ldcmi	6, cr4, [r8, #128]	; 0x80
   37588:	stc2	7, cr15, [sl], #-1020	; 0xfffffc04
   3758c:	ldrbtmi	r6, [sp], #-2535	; 0xfffff619
   37590:	ldrtmi	r2, [r9], -r4, asr #32
   37594:	mcr	7, 1, pc, cr14, cr10, {6}	; <UNPREDICTABLE>
   37598:	svceq	0x0001f815
   3759c:	mvnsle	r2, r0, lsl #16
   375a0:	ldrtmi	sl, [r0], -r3, lsl #18
   375a4:			; <UNDEFINED> instruction: 0xf818f008
   375a8:	stmdale	r6, {r2, fp, sp}^
   375ac:			; <UNDEFINED> instruction: 0xf010e8df
   375b0:	andeq	r0, r5, r8, lsl #2
   375b4:	ldrhteq	r0, [r0], #-2
   375b8:	stcmi	0, cr0, [ip, #336]	; 0x150
   375bc:	stmibvs	r6!, {r0, r1, r5, r6, sp}^
   375c0:			; <UNDEFINED> instruction: 0x4631447d
   375c4:	mrc	7, 0, APSR_nzcv, cr6, cr10, {6}
   375c8:	svceq	0x0001f815
   375cc:	mvnsle	r2, r0, lsl #16
   375d0:			; <UNDEFINED> instruction: 0xf00c9803
   375d4:	stmibvs	r6!, {r0, r1, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}^
   375d8:	stmdavc	r0, {r0, r2, r9, sl, lr}
   375dc:			; <UNDEFINED> instruction: 0x4631b138
   375e0:	mcr	7, 0, pc, cr8, cr10, {6}	; <UNPREDICTABLE>
   375e4:	svceq	0x0001f815
   375e8:	mvnsle	r2, r0, lsl #16
   375ec:	ldrtmi	r6, [r1], -r6, ror #19
   375f0:			; <UNDEFINED> instruction: 0xf7da2020
   375f4:	stmdals	r4, {r9, sl, fp, sp, lr, pc}
   375f8:			; <UNDEFINED> instruction: 0xf8acf00c
   375fc:	strmi	r6, [r5], -r6, ror #19
   37600:	teqlt	r8, r0, lsl #16
   37604:			; <UNDEFINED> instruction: 0xf7da4631
   37608:			; <UNDEFINED> instruction: 0xf815edf6
   3760c:	stmdacs	r0, {r0, r8, r9, sl, fp}
   37610:	stmibvs	r6!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   37614:	eorcs	r4, r0, r1, lsr r6
   37618:	stcl	7, cr15, [ip, #872]!	; 0x368
   3761c:			; <UNDEFINED> instruction: 0xf00c9805
   37620:	stmibvs	r1!, {r0, r3, r4, r7, fp, ip, sp, lr, pc}^
   37624:	stmdavc	r0, {r0, r2, r9, sl, lr}
   37628:	tstls	r1, r0, asr #2
   3762c:	stcl	7, cr15, [r2, #872]!	; 0x368
   37630:	svceq	0x0001f815
   37634:	stmdacs	r0, {r0, r8, fp, ip, pc}
   37638:	stmibvs	r1!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   3763c:			; <UNDEFINED> instruction: 0xf7da200a
   37640:	bmi	1b32db0 <_ZdlPv@@Base+0x1aef5c0>
   37644:	ldrbtmi	r4, [sl], #-2917	; 0xfffff49b
   37648:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3764c:	subsmi	r9, sl, r7, lsl #22
   37650:	adcshi	pc, pc, r0, asr #32
   37654:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   37658:	rsbcs	r4, r7, r6, ror #26
   3765c:	ldrbtmi	r6, [sp], #-2534	; 0xfffff61a
   37660:			; <UNDEFINED> instruction: 0xf7da4631
   37664:			; <UNDEFINED> instruction: 0xf815edc8
   37668:	stmdacs	r0, {r0, r8, r9, sl, fp}
   3766c:	stmdals	r3, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   37670:			; <UNDEFINED> instruction: 0xf870f00c
   37674:	strmi	r6, [r5], -r1, ror #19
   37678:	stmdacs	r0, {fp, ip, sp, lr}
   3767c:	ldrdls	sp, [r1, -lr]
   37680:	ldc	7, cr15, [r8, #872]!	; 0x368
   37684:	svceq	0x0001f815
   37688:	stmdacs	r0, {r0, r8, fp, ip, pc}
   3768c:			; <UNDEFINED> instruction: 0xe7d4d1f7
   37690:	rsbscs	r4, r2, r9, asr sp
   37694:	ldrbtmi	r6, [sp], #-2534	; 0xfffff61a
   37698:			; <UNDEFINED> instruction: 0xf7da4631
   3769c:			; <UNDEFINED> instruction: 0xf815edac
   376a0:	stmdacs	r0, {r0, r8, r9, sl, fp}
   376a4:	stmdals	r3, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   376a8:			; <UNDEFINED> instruction: 0xf854f00c
   376ac:	strmi	r6, [r5], -r6, ror #19
   376b0:	teqlt	r8, r0, lsl #16
   376b4:			; <UNDEFINED> instruction: 0xf7da4631
   376b8:			; <UNDEFINED> instruction: 0xf815ed9e
   376bc:	stmdacs	r0, {r0, r8, r9, sl, fp}
   376c0:	stmibvs	r6!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   376c4:	eorcs	r4, r0, r1, lsr r6
   376c8:	ldc	7, cr15, [r4, #872]	; 0x368
   376cc:			; <UNDEFINED> instruction: 0xf00c9804
   376d0:	stmibvs	r6!, {r0, r6, fp, ip, sp, lr, pc}^
   376d4:	stmdavc	r0, {r0, r2, r9, sl, lr}
   376d8:			; <UNDEFINED> instruction: 0x4631b138
   376dc:	stc	7, cr15, [sl, #872]	; 0x368
   376e0:	svceq	0x0001f815
   376e4:	mvnsle	r2, r0, lsl #16
   376e8:	ldrtmi	r6, [r1], -r6, ror #19
   376ec:			; <UNDEFINED> instruction: 0xf7da2020
   376f0:	stmdals	r5, {r1, r7, r8, sl, fp, sp, lr, pc}
   376f4:			; <UNDEFINED> instruction: 0xf82ef00c
   376f8:	strmi	r6, [r5], -r1, ror #19
   376fc:	stmdacs	r0, {fp, ip, sp, lr}
   37700:	swpls	sp, ip, [r1]
   37704:	ldcl	7, cr15, [r6, #-872]!	; 0xfffffc98
   37708:	svceq	0x0001f815
   3770c:	stmdacs	r0, {r0, r8, fp, ip, pc}
   37710:			; <UNDEFINED> instruction: 0xe792d1f7
   37714:	rsbcs	r4, fp, r9, lsr sp
   37718:	ldrbtmi	r6, [sp], #-2534	; 0xfffff61a
   3771c:			; <UNDEFINED> instruction: 0xf7da4631
   37720:			; <UNDEFINED> instruction: 0xf815ed6a
   37724:	stmdacs	r0, {r0, r8, r9, sl, fp}
   37728:	stmdals	r3, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   3772c:			; <UNDEFINED> instruction: 0xf812f00c
   37730:	strmi	r6, [r5], -r6, ror #19
   37734:	teqlt	r8, r0, lsl #16
   37738:			; <UNDEFINED> instruction: 0xf7da4631
   3773c:			; <UNDEFINED> instruction: 0xf815ed5c
   37740:	stmdacs	r0, {r0, r8, r9, sl, fp}
   37744:	stmibvs	r6!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   37748:	eorcs	r4, r0, r1, lsr r6
   3774c:	ldcl	7, cr15, [r2, #-872]	; 0xfffffc98
   37750:			; <UNDEFINED> instruction: 0xf00b9804
   37754:	stmibvs	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   37758:	stmdavc	r0, {r0, r2, r9, sl, lr}
   3775c:			; <UNDEFINED> instruction: 0x4631b138
   37760:	stcl	7, cr15, [r8, #-872]	; 0xfffffc98
   37764:	svceq	0x0001f815
   37768:	mvnsle	r2, r0, lsl #16
   3776c:	ldrtmi	r6, [r1], -r6, ror #19
   37770:			; <UNDEFINED> instruction: 0xf7da2020
   37774:	stmdals	r5, {r6, r8, sl, fp, sp, lr, pc}
   37778:			; <UNDEFINED> instruction: 0xffecf00b
   3777c:	strmi	r6, [r5], -r6, ror #19
   37780:	teqlt	r8, r0, lsl #16
   37784:			; <UNDEFINED> instruction: 0xf7da4631
   37788:			; <UNDEFINED> instruction: 0xf815ed36
   3778c:	stmdacs	r0, {r0, r8, r9, sl, fp}
   37790:	stmibvs	r6!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   37794:	eorcs	r4, r0, r1, lsr r6
   37798:	stc	7, cr15, [ip, #-872]!	; 0xfffffc98
   3779c:			; <UNDEFINED> instruction: 0xf00b9806
   377a0:	stmibvs	r1!, {r0, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   377a4:	stmdavc	r0, {r0, r2, r9, sl, lr}
   377a8:			; <UNDEFINED> instruction: 0xf43f2800
   377ac:	tstls	r1, r7, asr #30
   377b0:	stc	7, cr15, [r0, #-872]!	; 0xfffffc98
   377b4:	svceq	0x0001f815
   377b8:	stmdacs	r0, {r0, r8, fp, ip, pc}
   377bc:			; <UNDEFINED> instruction: 0xe73cd1f7
   377c0:	rsbcs	r6, r4, r1, ror #19
   377c4:	ldc	7, cr15, [r6, #-872]	; 0xfffffc98
   377c8:	ldr	r6, [r7, -r1, ror #19]!
   377cc:	cmpcc	r8, r0, asr #17	; <UNPREDICTABLE>
   377d0:			; <UNDEFINED> instruction: 0xf7dae6d8
   377d4:	svclt	0x0000ed02
   377d8:	muleq	r3, ip, r7
   377dc:	andeq	r0, r0, ip, ror r1
   377e0:	andeq	r6, r3, sl, lsl #15
   377e4:	andeq	r0, r0, r8, ror r1
   377e8:			; <UNDEFINED> instruction: 0x0001c6ba
   377ec:	andeq	r2, r1, r8, lsr r7
   377f0:	muleq	r3, sl, r6
   377f4:	andeq	r2, r1, r2, lsr #13
   377f8:	andeq	r2, r1, lr, asr r6
   377fc:	andeq	r2, r1, r2, ror #11
   37800:			; <UNDEFINED> instruction: 0x460cb538
   37804:	bvs	1089020 <_ZdlPv@@Base+0x1045830>
   37808:			; <UNDEFINED> instruction: 0xf7ff4620
   3780c:	blmi	1b7278 <_ZdlPv@@Base+0x173a88>
   37810:	ldrbtmi	r4, [fp], #-2309	; 0xfffff6fb
   37814:	bvs	851fc4 <_ZdlPv@@Base+0x80e7d4>
   37818:	ldmdavs	fp, {r0, r1, r3, r4, r6, fp, ip, lr}
   3781c:	movweq	pc, #11011	; 0x2b03	; <UNPREDICTABLE>
   37820:	lfmlt	f6, 4, [r8, #-140]!	; 0xffffff74
   37824:	andeq	r6, r3, lr, asr #9
   37828:	muleq	r0, r0, r2
   3782c:			; <UNDEFINED> instruction: 0x460cb538
   37830:	bvs	108904c <_ZdlPv@@Base+0x104585c>
   37834:			; <UNDEFINED> instruction: 0xf7ff4620
   37838:	blmi	1b724c <_ZdlPv@@Base+0x173a5c>
   3783c:	ldrbtmi	r4, [fp], #-2309	; 0xfffff6fb
   37840:	bvs	851ff0 <_ZdlPv@@Base+0x80e800>
   37844:	ldmdavs	fp, {r0, r1, r3, r4, r6, fp, ip, lr}
   37848:	movweq	pc, #11011	; 0x2b03	; <UNPREDICTABLE>
   3784c:	lfmlt	f6, 4, [r8, #-140]!	; 0xffffff74
   37850:	andeq	r6, r3, r2, lsr #9
   37854:	muleq	r0, r0, r2
   37858:			; <UNDEFINED> instruction: 0x460cb538
   3785c:	bvs	89078 <_ZdlPv@@Base+0x45888>
   37860:			; <UNDEFINED> instruction: 0xf7ff4620
   37864:	blmi	1b7220 <_ZdlPv@@Base+0x173a30>
   37868:	ldrbtmi	r4, [fp], #-2309	; 0xfffff6fb
   3786c:	bvs	185201c <_ZdlPv@@Base+0x180e82c>
   37870:	ldmdavs	fp, {r0, r1, r3, r4, r6, fp, ip, lr}
   37874:	movweq	pc, #11011	; 0x2b03	; <UNPREDICTABLE>
   37878:	lfmlt	f6, 4, [r8, #-396]!	; 0xfffffe74
   3787c:	andeq	r6, r3, r6, ror r4
   37880:	andeq	r0, r0, r4, ror r2
   37884:			; <UNDEFINED> instruction: 0x460cb5f0
   37888:	addlt	r4, r3, r0, lsr #28
   3788c:	strmi	r6, [r5], -r1, asr #20
   37890:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
   37894:	mrc2	7, 2, pc, cr4, cr15, {7}
   37898:	ldmpl	r3!, {r0, r2, r3, r4, r8, r9, fp, lr}^
   3789c:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}^
   378a0:	ldmpl	r7!, {r2, r3, r4, r8, r9, fp, lr}^
   378a4:	bvs	8d2058 <_ZdlPv@@Base+0x88e868>
   378a8:	blx	91996 <_ZdlPv@@Base+0x4e1a6>
   378ac:	eorvs	r2, r3, #201326592	; 0xc000000
   378b0:	ldcllt	0, cr11, [r0, #12]!
   378b4:	teqlt	r3, #2670592	; 0x28c000
   378b8:	ldrsbcc	pc, [r8, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
   378bc:			; <UNDEFINED> instruction: 0x4620b113
   378c0:	ldc2	7, cr15, [ip, #-1012]!	; 0xfffffc0c
   378c4:			; <UNDEFINED> instruction: 0xf7ff4620
   378c8:	stmibvs	r1!, {r0, r1, r3, r7, r9, fp, ip, sp, lr, pc}^
   378cc:			; <UNDEFINED> instruction: 0xf7da204e
   378d0:	blmi	472b20 <_ZdlPv@@Base+0x42f330>
   378d4:	ldmpl	r7!, {r1, r3, r5, r6, r7, r8, fp, sp, lr}^
   378d8:	blx	519c2 <_ZdlPv@@Base+0xe1d2>
   378dc:	submi	pc, r0, #2
   378e0:	cdp2	0, 15, cr15, cr14, cr11, {0}
   378e4:	strmi	r6, [r6], -r1, ror #19
   378e8:	cmplt	r0, r0, lsl #16
   378ec:			; <UNDEFINED> instruction: 0xf7da9101
   378f0:			; <UNDEFINED> instruction: 0xf816ec82
   378f4:	stmdbls	r1, {r0, r8, r9, sl, fp}
   378f8:	mvnsle	r2, r0, lsl #16
   378fc:	andcs	r6, sl, r1, ror #19
   37900:	ldcl	7, cr15, [r8], #-872	; 0xfffffc98
   37904:			; <UNDEFINED> instruction: 0xf8c4e7ce
   37908:			; <UNDEFINED> instruction: 0xe7db3158
   3790c:	andeq	r6, r3, lr, asr #8
   37910:	andeq	r0, r0, r8, lsl #5
   37914:	muleq	r0, r0, r2
   37918:			; <UNDEFINED> instruction: 0x460cb5f0
   3791c:	addlt	r4, r3, r0, lsr #28
   37920:	strmi	r6, [r5], -r1, asr #20
   37924:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
   37928:	mcr2	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   3792c:	ldmpl	r3!, {r0, r2, r3, r4, r8, r9, fp, lr}^
   37930:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}^
   37934:	ldmpl	r7!, {r2, r3, r4, r8, r9, fp, lr}^
   37938:	bvs	8d20ec <_ZdlPv@@Base+0x88e8fc>
   3793c:	blx	91a2a <_ZdlPv@@Base+0x4e23a>
   37940:	eorvs	r2, r3, #201326592	; 0xc000000
   37944:	ldcllt	0, cr11, [r0, #12]!
   37948:	teqlt	r3, #2670592	; 0x28c000
   3794c:	ldrsbcc	pc, [r8, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
   37950:			; <UNDEFINED> instruction: 0x4620b113
   37954:	ldc2l	7, cr15, [r2], #1012	; 0x3f4
   37958:			; <UNDEFINED> instruction: 0xf7ff4620
   3795c:	stmibvs	r1!, {r0, r6, r9, fp, ip, sp, lr, pc}^
   37960:			; <UNDEFINED> instruction: 0xf7da204e
   37964:	blmi	472a8c <_ZdlPv@@Base+0x42f29c>
   37968:	ldmpl	r7!, {r1, r3, r5, r6, r7, r8, fp, sp, lr}^
   3796c:	blx	51a56 <_ZdlPv@@Base+0xe266>
   37970:	submi	pc, r0, #2
   37974:	cdp2	0, 11, cr15, cr4, cr11, {0}
   37978:	strmi	r6, [r6], -r1, ror #19
   3797c:	cmplt	r0, r0, lsl #16
   37980:			; <UNDEFINED> instruction: 0xf7da9101
   37984:			; <UNDEFINED> instruction: 0xf816ec38
   37988:	stmdbls	r1, {r0, r8, r9, sl, fp}
   3798c:	mvnsle	r2, r0, lsl #16
   37990:	andcs	r6, sl, r1, ror #19
   37994:	stc	7, cr15, [lr], #-872	; 0xfffffc98
   37998:			; <UNDEFINED> instruction: 0xf8c4e7ce
   3799c:			; <UNDEFINED> instruction: 0xe7db3158
   379a0:			; <UNDEFINED> instruction: 0x000363ba
   379a4:	andeq	r0, r0, r8, lsl #5
   379a8:	muleq	r0, r0, r2
   379ac:			; <UNDEFINED> instruction: 0x460cb570
   379b0:	bvs	10891cc <_ZdlPv@@Base+0x10459dc>
   379b4:	cfmadd32mi	mvax1, mvfx4, mvfx15, mvfx0
   379b8:	stc2l	7, cr15, [r2, #1020]	; 0x3fc
   379bc:	ldrbtmi	r6, [lr], #-2467	; 0xfffff65d
   379c0:			; <UNDEFINED> instruction: 0xf8d4b1ab
   379c4:	cmnlt	fp, r8, asr r1
   379c8:			; <UNDEFINED> instruction: 0xf7fd4620
   379cc:	stmibvs	r3!, {r0, r1, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   379d0:	bmi	2a5ee4 <_ZdlPv@@Base+0x2626f4>
   379d4:	bvs	892188 <_ZdlPv@@Base+0x84e998>
   379d8:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
   379dc:	movwne	pc, #15106	; 0x3b02	; <UNPREDICTABLE>
   379e0:	lfmlt	f6, 2, [r0, #-140]!	; 0xffffff74
   379e4:	rsbscs	r6, r7, r1, ror #19
   379e8:	stc	7, cr15, [r4], {218}	; 0xda
   379ec:			; <UNDEFINED> instruction: 0xf8c4e7f1
   379f0:	ubfx	r3, r8, #2, #15
   379f4:	andeq	r6, r3, r2, lsr #6
   379f8:	muleq	r0, r0, r2
   379fc:	blmi	fe8ca488 <_ZdlPv@@Base+0xfe886c98>
   37a00:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   37a04:	ldmpl	r3, {r3, r7, ip, sp, pc}^
   37a08:	ldmdavs	fp, {r5, r7, r9, fp, lr}
   37a0c:			; <UNDEFINED> instruction: 0xf04f9307
   37a10:	ldrbtmi	r0, [sl], #-768	; 0xfffffd00
   37a14:	rsble	r2, fp, r0, lsl #18
   37a18:	strmi	r6, [sp], -r3, lsl #25
   37a1c:	addmi	r4, fp, #4, 12	; 0x400000
   37a20:	blmi	fe72bbc0 <_ZdlPv@@Base+0xfe6e83d0>
   37a24:	ldmpl	r3, {r0, r7, sl, sp, lr}^
   37a28:	blcs	51a9c <_ZdlPv@@Base+0xe2ac>
   37a2c:	stmibvs	r3, {r5, r6, ip, lr, pc}
   37a30:			; <UNDEFINED> instruction: 0xf0002b00
   37a34:			; <UNDEFINED> instruction: 0xf8d08122
   37a38:	tstlt	fp, r8, asr r1
   37a3c:	ldc2l	7, cr15, [lr], #-1012	; 0xfffffc0c
   37a40:			; <UNDEFINED> instruction: 0xf7ff4620
   37a44:	stmibvs	r1!, {r0, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}^
   37a48:			; <UNDEFINED> instruction: 0xf7da206d
   37a4c:	stmdbge	r3, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   37a50:			; <UNDEFINED> instruction: 0xf0074628
   37a54:	stmdacs	r4, {r0, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   37a58:	ldm	pc, {r1, r2, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   37a5c:	tsteq	r8, r0, lsl r0	; <UNPREDICTABLE>
   37a60:	adcseq	r0, r2, r5
   37a64:	subseq	r0, r4, r0, ror r0
   37a68:	rsbcs	r4, r3, sl, lsl #27
   37a6c:	ldrbtmi	r6, [sp], #-2534	; 0xfffff61a
   37a70:			; <UNDEFINED> instruction: 0xf7da4631
   37a74:			; <UNDEFINED> instruction: 0xf815ebc0
   37a78:	stmdacs	r0, {r0, r8, r9, sl, fp}
   37a7c:	stmdals	r3, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   37a80:	cdp2	0, 6, cr15, cr8, cr11, {0}
   37a84:	strmi	r6, [r5], -r6, ror #19
   37a88:	teqlt	r8, r0, lsl #16
   37a8c:			; <UNDEFINED> instruction: 0xf7da4631
   37a90:			; <UNDEFINED> instruction: 0xf815ebb2
   37a94:	stmdacs	r0, {r0, r8, r9, sl, fp}
   37a98:	stmibvs	r6!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   37a9c:	eorcs	r4, r0, r1, lsr r6
   37aa0:	bl	fea75a10 <_ZdlPv@@Base+0xfea32220>
   37aa4:			; <UNDEFINED> instruction: 0xf00b9804
   37aa8:	stmibvs	r6!, {r0, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
   37aac:	stmdavc	r0, {r0, r2, r9, sl, lr}
   37ab0:			; <UNDEFINED> instruction: 0x4631b138
   37ab4:	bl	fe7f5a24 <_ZdlPv@@Base+0xfe7b2234>
   37ab8:	svceq	0x0001f815
   37abc:	mvnsle	r2, r0, lsl #16
   37ac0:	ldrtmi	r6, [r1], -r6, ror #19
   37ac4:			; <UNDEFINED> instruction: 0xf7da2020
   37ac8:	stmdals	r5, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}
   37acc:	cdp2	0, 4, cr15, cr2, cr11, {0}
   37ad0:	strmi	r6, [r5], -r1, ror #19
   37ad4:	cmplt	r0, r0, lsl #16
   37ad8:			; <UNDEFINED> instruction: 0xf7da9101
   37adc:			; <UNDEFINED> instruction: 0xf815eb8c
   37ae0:	stmdbls	r1, {r0, r8, r9, sl, fp}
   37ae4:	mvnsle	r2, r0, lsl #16
   37ae8:	andcs	r6, sl, r1, ror #19
   37aec:	bl	fe0f5a5c <_ZdlPv@@Base+0xfe0b226c>
   37af0:	blmi	198a49c <_ZdlPv@@Base+0x1946cac>
   37af4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   37af8:	blls	211b68 <_ZdlPv@@Base+0x1ce378>
   37afc:			; <UNDEFINED> instruction: 0xf040405a
   37b00:	strhlt	r8, [r8], -pc	; <UNPREDICTABLE>
   37b04:	stclmi	13, cr11, [r5, #-448]!	; 0xfffffe40
   37b08:	stmibvs	r6!, {r0, r1, r2, r5, r6, sp}^
   37b0c:			; <UNDEFINED> instruction: 0x4631447d
   37b10:	bl	1c75a80 <_ZdlPv@@Base+0x1c32290>
   37b14:	svceq	0x0001f815
   37b18:	mvnsle	r2, r0, lsl #16
   37b1c:			; <UNDEFINED> instruction: 0xf00b9803
   37b20:	stmibvs	r1!, {r0, r3, r4, r9, sl, fp, ip, sp, lr, pc}^
   37b24:	stmdavc	r0, {r0, r2, r9, sl, lr}
   37b28:	sbcsle	r2, lr, r0, lsl #16
   37b2c:			; <UNDEFINED> instruction: 0xf7da9101
   37b30:			; <UNDEFINED> instruction: 0xf815eb62
   37b34:	stmdbls	r1, {r0, r8, r9, sl, fp}
   37b38:	mvnsle	r2, r0, lsl #16
   37b3c:	ldclmi	7, cr14, [r8, #-848]	; 0xfffffcb0
   37b40:	stmibvs	r6!, {r1, r4, r5, r6, sp}^
   37b44:			; <UNDEFINED> instruction: 0x4631447d
   37b48:	bl	1575ab8 <_ZdlPv@@Base+0x15322c8>
   37b4c:	svceq	0x0001f815
   37b50:	mvnsle	r2, r0, lsl #16
   37b54:			; <UNDEFINED> instruction: 0xf00b9803
   37b58:	stmibvs	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   37b5c:	stmdavc	r0, {r0, r2, r9, sl, lr}
   37b60:			; <UNDEFINED> instruction: 0x4631b138
   37b64:	bl	11f5ad4 <_ZdlPv@@Base+0x11b22e4>
   37b68:	svceq	0x0001f815
   37b6c:	mvnsle	r2, r0, lsl #16
   37b70:	ldrtmi	r6, [r1], -r6, ror #19
   37b74:			; <UNDEFINED> instruction: 0xf7da2020
   37b78:	stmdals	r4, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
   37b7c:	stc2l	0, cr15, [sl, #44]!	; 0x2c
   37b80:	strmi	r6, [r5], -r6, ror #19
   37b84:	teqlt	r8, r0, lsl #16
   37b88:			; <UNDEFINED> instruction: 0xf7da4631
   37b8c:			; <UNDEFINED> instruction: 0xf815eb34
   37b90:	stmdacs	r0, {r0, r8, r9, sl, fp}
   37b94:	stmibvs	r6!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   37b98:	eorcs	r4, r0, r1, lsr r6
   37b9c:	bl	af5b0c <_ZdlPv@@Base+0xab231c>
   37ba0:			; <UNDEFINED> instruction: 0xf00b9805
   37ba4:	stmibvs	r1!, {r0, r1, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   37ba8:	stmdavc	r0, {r0, r2, r9, sl, lr}
   37bac:	addsle	r2, ip, r0, lsl #16
   37bb0:			; <UNDEFINED> instruction: 0xf7da9101
   37bb4:			; <UNDEFINED> instruction: 0xf815eb20
   37bb8:	stmdbls	r1, {r0, r8, r9, sl, fp}
   37bbc:	mvnsle	r2, r0, lsl #16
   37bc0:	ldcmi	7, cr14, [r8, #-584]!	; 0xfffffdb8
   37bc4:	stmibvs	r6!, {r0, r1, r3, r5, r6, sp}^
   37bc8:			; <UNDEFINED> instruction: 0x4631447d
   37bcc:	bl	4f5b3c <_ZdlPv@@Base+0x4b234c>
   37bd0:	svceq	0x0001f815
   37bd4:	mvnsle	r2, r0, lsl #16
   37bd8:			; <UNDEFINED> instruction: 0xf00b9803
   37bdc:	stmibvs	r6!, {r0, r1, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   37be0:	stmdavc	r0, {r0, r2, r9, sl, lr}
   37be4:			; <UNDEFINED> instruction: 0x4631b138
   37be8:	bl	175b58 <_ZdlPv@@Base+0x132368>
   37bec:	svceq	0x0001f815
   37bf0:	mvnsle	r2, r0, lsl #16
   37bf4:	ldrtmi	r6, [r1], -r6, ror #19
   37bf8:			; <UNDEFINED> instruction: 0xf7da2020
   37bfc:	stmdals	r4, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   37c00:	stc2	0, cr15, [r8, #44]!	; 0x2c
   37c04:	strmi	r6, [r5], -r6, ror #19
   37c08:	teqlt	r8, r0, lsl #16
   37c0c:			; <UNDEFINED> instruction: 0xf7da4631
   37c10:			; <UNDEFINED> instruction: 0xf815eaf2
   37c14:	stmdacs	r0, {r0, r8, r9, sl, fp}
   37c18:	stmibvs	r6!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   37c1c:	eorcs	r4, r0, r1, lsr r6
   37c20:	b	ffa75b90 <_ZdlPv@@Base+0xffa323a0>
   37c24:			; <UNDEFINED> instruction: 0xf00b9805
   37c28:	stmibvs	r6!, {r0, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
   37c2c:	stmdavc	r0, {r0, r2, r9, sl, lr}
   37c30:			; <UNDEFINED> instruction: 0x4631b138
   37c34:	b	ff7f5ba4 <_ZdlPv@@Base+0xff7b23b4>
   37c38:	svceq	0x0001f815
   37c3c:	mvnsle	r2, r0, lsl #16
   37c40:	ldrtmi	r6, [r1], -r6, ror #19
   37c44:			; <UNDEFINED> instruction: 0xf7da2020
   37c48:	stmdals	r6, {r1, r2, r4, r6, r7, r9, fp, sp, lr, pc}
   37c4c:	stc2	0, cr15, [r2, #44]	; 0x2c
   37c50:	strmi	r6, [r5], -r1, ror #19
   37c54:	stmdacs	r0, {fp, ip, sp, lr}
   37c58:	svcge	0x0047f43f
   37c5c:			; <UNDEFINED> instruction: 0xf7da9101
   37c60:			; <UNDEFINED> instruction: 0xf815eaca
   37c64:	stmdbls	r1, {r0, r8, r9, sl, fp}
   37c68:	mvnsle	r2, r0, lsl #16
   37c6c:	stmibvs	r1!, {r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}^
   37c70:			; <UNDEFINED> instruction: 0xf7da2064
   37c74:	stmibvs	r1!, {r6, r7, r9, fp, sp, lr, pc}^
   37c78:			; <UNDEFINED> instruction: 0xf8c0e737
   37c7c:			; <UNDEFINED> instruction: 0xe6df3158
   37c80:	b	feaf5bf0 <_ZdlPv@@Base+0xfeab2400>
   37c84:	andeq	r6, r3, r0, ror #5
   37c88:	andeq	r0, r0, ip, ror r1
   37c8c:	andeq	r6, r3, lr, asr #5
   37c90:	andeq	r0, r0, r8, ror r1
   37c94:	andeq	r2, r1, sl, lsl #5
   37c98:	andeq	r6, r3, ip, ror #3
   37c9c:	strdeq	r2, [r1], -r4
   37ca0:			; <UNDEFINED> instruction: 0x000121b0
   37ca4:	andeq	r2, r1, r4, lsr r1
   37ca8:			; <UNDEFINED> instruction: 0x4616b5f8
   37cac:	ldrmi	r4, [sp], -r4, lsl #12
   37cb0:			; <UNDEFINED> instruction: 0xf7ff9f06
   37cb4:	ldrtmi	pc, [r1], -fp, lsl #22	; <UNPREDICTABLE>
   37cb8:			; <UNDEFINED> instruction: 0xf7ff4620
   37cbc:			; <UNDEFINED> instruction: 0x4629fe9f
   37cc0:			; <UNDEFINED> instruction: 0xf7ff4620
   37cc4:	stmibvs	r3!, {r0, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}
   37cc8:			; <UNDEFINED> instruction: 0xf8d4b1ab
   37ccc:	tstlt	r3, r8, asr r1
   37cd0:			; <UNDEFINED> instruction: 0xf7fd4620
   37cd4:			; <UNDEFINED> instruction: 0x4620fb33
   37cd8:			; <UNDEFINED> instruction: 0xf882f7ff
   37cdc:	stmibvs	r5!, {r0, r1, r2, r4, r6, r8, fp, ip, sp, pc}^
   37ce0:	stcmi	0, cr2, [r6], {120}	; 0x78
   37ce4:			; <UNDEFINED> instruction: 0x4629447c
   37ce8:	b	fe175c58 <_ZdlPv@@Base+0xfe132468>
   37cec:	svceq	0x0001f814
   37cf0:	mvnsle	r2, r0, lsl #16
   37cf4:			; <UNDEFINED> instruction: 0xf8c4bdf8
   37cf8:	ubfx	r3, r8, #2, #13
   37cfc:	muleq	r1, r0, r4
   37d00:	svcmi	0x00f0e92d
   37d04:			; <UNDEFINED> instruction: 0xf8dfb083
   37d08:			; <UNDEFINED> instruction: 0x469892d0
   37d0c:	sbcgt	pc, ip, #14614528	; 0xdf0000
   37d10:	ldrbtmi	r4, [r9], #1540	; 0x604
   37d14:			; <UNDEFINED> instruction: 0xf8d09d0e
   37d18:			; <UNDEFINED> instruction: 0xf859e018
   37d1c:			; <UNDEFINED> instruction: 0xf8dbb00c
   37d20:	blx	103d2a <_ZdlPv@@Base+0xc053a>
   37d24:			; <UNDEFINED> instruction: 0xf1bef505
   37d28:	tstle	sl, r0, lsl #30
   37d2c:			; <UNDEFINED> instruction: 0xf8c09a0d
   37d30:	blx	13029a <_ZdlPv@@Base+0xecaaa>
   37d34:	bvs	10d144 <_ZdlPv@@Base+0xc9954>
   37d38:	andvs	r4, r5, #486539264	; 0x1d000000
   37d3c:	pop	{r0, r1, ip, sp, pc}
   37d40:			; <UNDEFINED> instruction: 0x460e8ff0
   37d44:			; <UNDEFINED> instruction: 0x46174611
   37d48:	blx	ff075d4c <_ZdlPv@@Base+0xff03255c>
   37d4c:	mulsge	r8, r6, r8
   37d50:	svceq	0x0000f1ba
   37d54:	blmi	fe8ebf34 <_ZdlPv@@Base+0xfe8a8744>
   37d58:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   37d5c:	blcs	51dd0 <_ZdlPv@@Base+0xe5e0>
   37d60:			; <UNDEFINED> instruction: 0xf8d4d03a
   37d64:	blcs	442cc <_ZdlPv@@Base+0xadc>
   37d68:	bvs	8af180 <_ZdlPv@@Base+0x86b990>
   37d6c:	addsmi	r6, r1, #925696	; 0xe2000
   37d70:	rscshi	pc, lr, r0
   37d74:	strtmi	r4, [r0], -r1, asr #12
   37d78:	mcr2	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   37d7c:	strtmi	r9, [r0], -ip, lsl #18
   37d80:	blx	ff7f5d86 <_ZdlPv@@Base+0xff7b2596>
   37d84:	blcs	52418 <_ZdlPv@@Base+0xec28>
   37d88:	adcshi	pc, r0, r0
   37d8c:	ldrsbcc	pc, [r8, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
   37d90:			; <UNDEFINED> instruction: 0x4620b113
   37d94:	blx	ff4f5d90 <_ZdlPv@@Base+0xff4b25a0>
   37d98:			; <UNDEFINED> instruction: 0xf7ff4620
   37d9c:	stmibvs	r3!, {r0, r5, fp, ip, sp, lr, pc}
   37da0:	ldrtmi	fp, [r2], -r3, lsr #2
   37da4:			; <UNDEFINED> instruction: 0x46204639
   37da8:	ldc2l	7, cr15, [lr, #-1016]	; 0xfffffc08
   37dac:			; <UNDEFINED> instruction: 0xf8db990d
   37db0:			; <UNDEFINED> instruction: 0xf8d43000
   37db4:	blx	10031e <_ZdlPv@@Base+0xbcb2e>
   37db8:	stmiane	r1!, {r0, r8, r9, ip, lr}
   37dbc:			; <UNDEFINED> instruction: 0xf8c43201
   37dc0:			; <UNDEFINED> instruction: 0xf8812158
   37dc4:	bvs	ff8dff2c <_ZdlPv@@Base+0xff89c73c>
   37dc8:	cmppl	ip, r4, asr #17	; <UNPREDICTABLE>
   37dcc:	rscvs	r4, r3, #318767104	; 0x13000000
   37dd0:	andlt	r6, r3, r3, lsr #4
   37dd4:	svchi	0x00f0e8bd
   37dd8:	bvs	912468 <_ZdlPv@@Base+0x8cec78>
   37ddc:	ldrdls	pc, [ip], -r4	; <UNPREDICTABLE>
   37de0:			; <UNDEFINED> instruction: 0x4632b132
   37de4:			; <UNDEFINED> instruction: 0x46204639
   37de8:			; <UNDEFINED> instruction: 0xf7fe9301
   37dec:	blls	b72e8 <_ZdlPv@@Base+0x73af8>
   37df0:	ldrdcs	lr, [r9, -r4]
   37df4:	smlabble	r7, sl, r2, r4
   37df8:	svceq	0x0000f1b8
   37dfc:	addhi	pc, r6, r0
   37e00:	strbmi	r6, [r2, #-3234]	; 0xfffff35e
   37e04:	addhi	pc, r2, r0
   37e08:	strtmi	r4, [r0], -r1, asr #12
   37e0c:	ldc2l	7, cr15, [r6, #1020]!	; 0x3fc
   37e10:	strtmi	r9, [r0], -ip, lsl #18
   37e14:	blx	fe575e1a <_ZdlPv@@Base+0xfe53262a>
   37e18:			; <UNDEFINED> instruction: 0xf7fe4620
   37e1c:	stmibvs	r1!, {r0, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   37e20:			; <UNDEFINED> instruction: 0xf7da2063
   37e24:	stmibvs	r1!, {r3, r5, r6, r7, r8, fp, sp, lr, pc}^
   37e28:			; <UNDEFINED> instruction: 0xf7da4650
   37e2c:	bvs	9325c4 <_ZdlPv@@Base+0x8eedd4>
   37e30:	ldrdcs	pc, [r0], -fp
   37e34:	blx	de272 <_ZdlPv@@Base+0x9aa82>
   37e38:	ldrmi	r5, [sp], #-1281	; 0xfffffaff
   37e3c:	andlt	r6, r3, r5, lsr #4
   37e40:	svchi	0x00f0e8bd
   37e44:	strtmi	r4, [r0], -r1, asr #12
   37e48:	ldc2l	7, cr15, [r8, #1020]	; 0x3fc
   37e4c:	strtmi	r9, [r0], -ip, lsl #18
   37e50:	blx	1df5e56 <_ZdlPv@@Base+0x1db2666>
   37e54:	blcs	524e8 <_ZdlPv@@Base+0xecf8>
   37e58:			; <UNDEFINED> instruction: 0xf8d4d04b
   37e5c:	tstlt	r3, r8, asr r1
   37e60:			; <UNDEFINED> instruction: 0xf7fd4620
   37e64:	strtmi	pc, [r0], -fp, ror #20
   37e68:			; <UNDEFINED> instruction: 0xffbaf7fe
   37e6c:			; <UNDEFINED> instruction: 0xb12369a3
   37e70:			; <UNDEFINED> instruction: 0x46324639
   37e74:			; <UNDEFINED> instruction: 0xf7fe4620
   37e78:	ldmdavs	r3!, {r0, r1, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   37e7c:	blcs	52608 <_ZdlPv@@Base+0xee18>
   37e80:	subcs	sp, lr, r2, lsr #22
   37e84:	ldmib	r6!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37e88:			; <UNDEFINED> instruction: 0xf7ee4630
   37e8c:			; <UNDEFINED> instruction: 0xf00bf839
   37e90:	stmibvs	r7!, {r0, r1, r2, r5, sl, fp, ip, sp, lr, pc}^
   37e94:	stmdavc	r0, {r1, r2, r9, sl, lr}
   37e98:			; <UNDEFINED> instruction: 0x4639b138
   37e9c:	stmib	sl!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37ea0:	svceq	0x0001f816
   37ea4:	mvnsle	r2, r0, lsl #16
   37ea8:	ldrtmi	r6, [r9], -r7, ror #19
   37eac:			; <UNDEFINED> instruction: 0xf7da200a
   37eb0:			; <UNDEFINED> instruction: 0xf8dbe9a2
   37eb4:	stmdbls	sp, {sp}
   37eb8:	blx	d274e <_ZdlPv@@Base+0x8ef5e>
   37ebc:	strtmi	r5, [fp], #-1281	; 0xfffffaff
   37ec0:	andlt	r6, r3, r3, lsr #4
   37ec4:	svchi	0x00f0e8bd
   37ec8:			; <UNDEFINED> instruction: 0xf7da2043
   37ecc:	blvs	ffdf2524 <_ZdlPv@@Base+0xffdaed34>
   37ed0:	orrlt	r7, fp, r3, ror r8
   37ed4:	stmibvs	r7!, {r4, r5, fp, ip, sp, lr}^
   37ed8:	rscle	r2, r6, r0, lsl #16
   37edc:			; <UNDEFINED> instruction: 0xf7da4639
   37ee0:			; <UNDEFINED> instruction: 0xf816e98a
   37ee4:	stmdacs	r0, {r0, r8, r9, sl, fp}
   37ee8:			; <UNDEFINED> instruction: 0xe7ddd1f8
   37eec:	cmpcc	r8, r4, asr #17	; <UNPREDICTABLE>
   37ef0:			; <UNDEFINED> instruction: 0xf8c4e752
   37ef4:	sbfx	r3, r8, #2, #23
   37ef8:	subscs	r6, ip, r1, ror #19
   37efc:	ldmdb	sl!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37f00:	stmibvs	r1!, {r4, r5, fp, ip, sp, lr}^
   37f04:	ldmdb	r6!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37f08:	strb	r6, [lr, r7, ror #19]
   37f0c:			; <UNDEFINED> instruction: 0xb1229a0c
   37f10:	stmdbls	ip, {r1, r5, r6, sl, fp, sp, lr}
   37f14:			; <UNDEFINED> instruction: 0xf47f428a
   37f18:	bl	fe923cfc <_ZdlPv@@Base+0xfe8e050c>
   37f1c:			; <UNDEFINED> instruction: 0xf1090909
   37f20:	blcs	18c4f24 <_ZdlPv@@Base+0x1881734>
   37f24:	svcge	0x0070f63f
   37f28:	blcs	52bbc <_ZdlPv@@Base+0xf3cc>
   37f2c:	svcge	0x006cf47f
   37f30:	msrvs	SPSR_sxc, #1610612740	; 0x60000004
   37f34:	msrvs	SPSR_sx, #1610612748	; 0x6000000c
   37f38:	strbtvc	lr, [r9], pc, asr #20
   37f3c:	blx	fe1126ca <_ZdlPv@@Base+0xfe0ceeda>
   37f40:	bl	ff1c0b6c <_ZdlPv@@Base+0xff17d37c>
   37f44:			; <UNDEFINED> instruction: 0xf10606a3
   37f48:	sbclt	r0, r0, #48	; 0x30
   37f4c:	ldmdb	r2, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37f50:	blx	3ff82 <__printf_chk@plt+0x2db52>
   37f54:	stmibvs	r1!, {r1, r2, r4, r8, fp, ip, pc}^
   37f58:	eorseq	pc, r0, r9, lsl #2
   37f5c:			; <UNDEFINED> instruction: 0xf7dab2c0
   37f60:	stmibvs	r1!, {r1, r3, r6, r8, fp, sp, lr, pc}^
   37f64:			; <UNDEFINED> instruction: 0xf7da4650
   37f68:	bvs	932488 <_ZdlPv@@Base+0x8eec98>
   37f6c:	ldrb	r6, [pc, -r3, ror #5]
   37f70:	andne	lr, r9, #212, 18	; 0x350000
   37f74:			; <UNDEFINED> instruction: 0xf47f4291
   37f78:			; <UNDEFINED> instruction: 0xf1b8aefd
   37f7c:	andle	r0, r3, r0, lsl #30
   37f80:	strbmi	r6, [r2, #-3234]	; 0xfffff35e
   37f84:	mrcge	4, 7, APSR_nzcv, cr6, cr15, {3}
   37f88:			; <UNDEFINED> instruction: 0xb1229a0c
   37f8c:	stmdbls	ip, {r1, r5, r6, sl, fp, sp, lr}
   37f90:			; <UNDEFINED> instruction: 0xf47f428a
   37f94:			; <UNDEFINED> instruction: 0xf8d4aeef
   37f98:	blcs	510 <sqrt@plt-0x11b28>
   37f9c:	adcmi	fp, sl, #216, 30	; 0x360
   37fa0:	mcrge	4, 7, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
   37fa4:	teqlt	r2, r2, lsr #19
   37fa8:			; <UNDEFINED> instruction: 0x46394632
   37fac:			; <UNDEFINED> instruction: 0xf7fe4620
   37fb0:			; <UNDEFINED> instruction: 0xf8d4fc5b
   37fb4:	stmiane	r1!, {r3, r4, r6, r8, ip, sp}^
   37fb8:	ldrdcs	pc, [r0], -fp
   37fbc:			; <UNDEFINED> instruction: 0xf8c43301
   37fc0:	blls	384528 <_ZdlPv@@Base+0x340d38>
   37fc4:	subsge	pc, r8, r1, lsl #17
   37fc8:	strpl	pc, [r3, #-2818]	; 0xfffff4fe
   37fcc:	strtmi	r6, [fp], #-2787	; 0xfffff51d
   37fd0:	eorvs	r6, r3, #805306382	; 0x3000000e
   37fd4:	svclt	0x0000e6b2
   37fd8:	andeq	r5, r3, lr, asr #31
   37fdc:	muleq	r0, r0, r2
   37fe0:	ldrdeq	r0, [r0], -ip
   37fe4:	mvnsmi	lr, #737280	; 0xb4000
   37fe8:	stmibvs	r6, {r2, r9, sl, lr}
   37fec:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
   37ff0:	rsble	r2, r3, r0, lsl #28
   37ff4:			; <UNDEFINED> instruction: 0xf8d0461f
   37ff8:	pkhtbmi	r3, r8, r8, asr #2
   37ffc:			; <UNDEFINED> instruction: 0xb1234615
   38000:			; <UNDEFINED> instruction: 0xf99cf7fd
   38004:	blcs	52698 <_ZdlPv@@Base+0xeea8>
   38008:			; <UNDEFINED> instruction: 0x4629d056
   3800c:			; <UNDEFINED> instruction: 0xf7ff4620
   38010:			; <UNDEFINED> instruction: 0xf898f95d
   38014:	stccs	0, cr5, [r0, #-96]	; 0xffffffa0
   38018:	ldmib	r4, {r2, r4, r6, ip, lr, pc}^
   3801c:	addsmi	r2, sl, #603979776	; 0x24000000
   38020:	movwlt	sp, #28931	; 0x7103
   38024:	addsmi	r6, pc, #41728	; 0xa300
   38028:			; <UNDEFINED> instruction: 0x4639d01d
   3802c:			; <UNDEFINED> instruction: 0xf7ff4620
   38030:	strbmi	pc, [r9], -r5, ror #25	; <UNPREDICTABLE>
   38034:			; <UNDEFINED> instruction: 0xf7ff4620
   38038:	stmibvs	r3!, {r0, r1, r7, r9, fp, ip, sp, lr, pc}
   3803c:	rsbsle	r2, r4, r0, lsl #22
   38040:	ldrsbcc	pc, [r8, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
   38044:			; <UNDEFINED> instruction: 0x4620b113
   38048:			; <UNDEFINED> instruction: 0xf978f7fd
   3804c:			; <UNDEFINED> instruction: 0xf7fe4620
   38050:	stmibvs	r1!, {r0, r1, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   38054:			; <UNDEFINED> instruction: 0xf7da2063
   38058:	stmibvs	r1!, {r1, r2, r3, r6, r7, fp, sp, lr, pc}^
   3805c:	pop	{r3, r5, r9, sl, lr}
   38060:			; <UNDEFINED> instruction: 0xf7da43f8
   38064:			; <UNDEFINED> instruction: 0xf1b9b8c5
   38068:	andle	r0, r2, r0, lsl #30
   3806c:	ldrmi	r6, [r9, #3171]	; 0xc63
   38070:	bvs	ff92c7e4 <_ZdlPv@@Base+0xff8e8ff4>
   38074:	bne	ffdd2914 <_ZdlPv@@Base+0xffd8f124>
   38078:	blcs	18bfa4c <_ZdlPv@@Base+0x187c25c>
   3807c:	vtst.8	<illegal reg q14.5>, q11, <illegal reg q2.5>
   38080:	vqdmlal.s<illegal width 8>	q11, d6, d3[5]
   38084:	ldrbne	r6, [r7, r6, ror #6]!
   38088:	blx	fe112816 <_ZdlPv@@Base+0xfe0cf026>
   3808c:	bl	ff200cac <_ZdlPv@@Base+0xff1bd4bc>
   38090:			; <UNDEFINED> instruction: 0xf10707a3
   38094:	sbclt	r0, r0, #48	; 0x30
   38098:	stmia	ip!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3809c:	blx	400ce <__printf_chk@plt+0x2dc9e>
   380a0:	stmibvs	r1!, {r0, r1, r2, r4, sp, lr}^
   380a4:	sbclt	r3, r0, #48	; 0x30
   380a8:	stmia	r4!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   380ac:	strtmi	r6, [r8], -r1, ror #19
   380b0:	stmia	r0!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   380b4:	rscvs	r6, r3, #143360	; 0x23000
   380b8:	mvnshi	lr, #12386304	; 0xbd0000
   380bc:	cmpvs	r8, r0, asr #17	; <UNPREDICTABLE>
   380c0:	mvnshi	lr, #12386304	; 0xbd0000
   380c4:			; <UNDEFINED> instruction: 0x46204639
   380c8:	ldc2	7, cr15, [r8], {255}	; 0xff
   380cc:	strtmi	r4, [r0], -r9, asr #12
   380d0:	blx	df60d4 <_ZdlPv@@Base+0xdb28e4>
   380d4:	blcs	52768 <_ZdlPv@@Base+0xef78>
   380d8:			; <UNDEFINED> instruction: 0xf8d4d03d
   380dc:	tstlt	r3, r8, asr r1
   380e0:			; <UNDEFINED> instruction: 0xf7fd4620
   380e4:	strtmi	pc, [r0], -fp, lsr #18
   380e8:	mrc2	7, 3, pc, cr10, cr14, {7}
   380ec:	ldrdcc	pc, [r4], -r8
   380f0:	blcs	5287c <_ZdlPv@@Base+0xf08c>
   380f4:	subcs	sp, lr, ip, lsl fp
   380f8:	ldmda	ip!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   380fc:			; <UNDEFINED> instruction: 0xf7ed4640
   38100:			; <UNDEFINED> instruction: 0xf00bfeff
   38104:	stmibvs	r6!, {r0, r2, r3, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   38108:	stmdavc	r0, {r0, r2, r9, sl, lr}
   3810c:			; <UNDEFINED> instruction: 0x4631b138
   38110:	ldmda	r0!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38114:	svceq	0x0001f815
   38118:	mvnsle	r2, r0, lsl #16
   3811c:	ldrtmi	r6, [r1], -r6, ror #19
   38120:	pop	{r1, r3, sp}
   38124:			; <UNDEFINED> instruction: 0xf7da43f8
   38128:			; <UNDEFINED> instruction: 0xf8c4b863
   3812c:			; <UNDEFINED> instruction: 0xe78d3158
   38130:			; <UNDEFINED> instruction: 0xf7da2043
   38134:			; <UNDEFINED> instruction: 0xf8d8e860
   38138:	stmdavc	fp!, {r2, r3, r4, r5, ip, lr}^
   3813c:	stmdavc	r8!, {r0, r1, r4, r5, r6, r8, ip, sp, pc}
   38140:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, fp, sp, lr}
   38144:	ldrtmi	sp, [r1], -fp, ror #1
   38148:	ldmda	r4, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3814c:	svceq	0x0001f815
   38150:	mvnsle	r2, r0, lsl #16
   38154:			; <UNDEFINED> instruction: 0xf8c4e7e2
   38158:			; <UNDEFINED> instruction: 0xe7c43158
   3815c:	subscs	r6, ip, r1, ror #19
   38160:	stmda	r8, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38164:	stmibvs	r1!, {r3, r5, fp, ip, sp, lr}^
   38168:	stmda	r4, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3816c:	ldrb	r6, [r6, r6, ror #19]
   38170:	svcmi	0x00f0e92d
   38174:	ldmib	r0, {r0, r2, r3, r9, sl, lr}^
   38178:	addlt	r1, r7, r7, lsl #6
   3817c:	strmi	r4, [r4], -r1, asr #30
   38180:	ldrbtmi	r6, [pc], #-2910	; 38188 <__printf_chk@plt+0x25d58>
   38184:	strhle	r4, [r3], #-35	; 0xffffffdd
   38188:			; <UNDEFINED> instruction: 0x46307c1a
   3818c:			; <UNDEFINED> instruction: 0xf8d3b34a
   38190:			; <UNDEFINED> instruction: 0xf7fea01c
   38194:	bvs	936b50 <_ZdlPv@@Base+0x8f3360>
   38198:	pkhtbmi	r7, r1, sl, asr #24
   3819c:	cmple	r2, r0, lsl #20
   381a0:			; <UNDEFINED> instruction: 0xf8d34a39
   381a4:			; <UNDEFINED> instruction: 0xf8578020
   381a8:	bvs	fea241b8 <_ZdlPv@@Base+0xfe9e09c8>
   381ac:	bvs	1909a7c <_ZdlPv@@Base+0x18c628c>
   381b0:	stmibvs	r1!, {r3, r5, r9, sl, lr}^
   381b4:			; <UNDEFINED> instruction: 0xf7ff9700
   381b8:	bvs	af7e14 <_ZdlPv@@Base+0xab4624>
   381bc:	ldrdcc	pc, [r0], -fp
   381c0:	movwcs	pc, #43779	; 0xab03	; <UNPREDICTABLE>
   381c4:	bvs	fe910a78 <_ZdlPv@@Base+0xfe8cd288>
   381c8:			; <UNDEFINED> instruction: 0xf8cd4632
   381cc:	strtmi	r8, [r8], -r8
   381d0:	stmdbcc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   381d4:	stmibvs	r1!, {r0, r1, r5, r6, r9, fp, sp, lr}^
   381d8:	ldc2	7, cr15, [r2, #1020]	; 0x3fc
   381dc:	pop	{r0, r1, r2, ip, sp, pc}
   381e0:			; <UNDEFINED> instruction: 0xf7fe8ff0
   381e4:	bvs	936b00 <_ZdlPv@@Base+0x8f3310>
   381e8:	pkhtbmi	r7, r1, sl, asr #24
   381ec:	eorsle	r2, lr, r0, lsl #20
   381f0:	bvs	170aa8c <_ZdlPv@@Base+0x16c729c>
   381f4:	bl	fe912aa0 <_ZdlPv@@Base+0xfe8cf2b0>
   381f8:	ldmpl	fp!, {r0, r3, fp}
   381fc:	sbcsvc	lr, r8, #8, 22	; 0x2000
   38200:	subsne	r6, r3, r8, lsl r8
   38204:	stmdaeq	r3, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   38208:	movwne	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   3820c:	ldrb	r6, [sl, fp, lsr #4]
   38210:			; <UNDEFINED> instruction: 0xf8df6802
   38214:	bvs	11283fc <_ZdlPv@@Base+0x10e4c0c>
   38218:			; <UNDEFINED> instruction: 0x901cf8d2
   3821c:	andcs	pc, ip, r7, asr r8	; <UNPREDICTABLE>
   38220:	ldrdhi	pc, [r8], -r0	; <UNPREDICTABLE>
   38224:			; <UNDEFINED> instruction: 0xd1254591
   38228:	ldrdgt	pc, [ip], -r0	; <UNPREDICTABLE>
   3822c:			; <UNDEFINED> instruction: 0x46324c18
   38230:	ldmdbpl	ip!, {r3, r5, r9, sl, lr}
   38234:			; <UNDEFINED> instruction: 0x8c00e9cd
   38238:	strls	r6, [r2], #-2084	; 0xfffff7dc
   3823c:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
   38240:	pop	{r0, r1, r2, ip, sp, pc}
   38244:	bvs	171c20c <_ZdlPv@@Base+0x16d8a1c>
   38248:	bl	fe90aa8c <_ZdlPv@@Base+0xfe8c729c>
   3824c:	bvs	afa254 <_ZdlPv@@Base+0xab6a64>
   38250:	stmdaeq	sl, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   38254:	andlt	pc, r2, r7, asr r8	; <UNPREDICTABLE>
   38258:	bicsvc	lr, r8, r8, lsl #22
   3825c:	ldrdcs	pc, [r0], -fp
   38260:	bl	fea3c38c <_ZdlPv@@Base+0xfe9f8b9c>
   38264:	blx	ba272 <_ZdlPv@@Base+0x76a82>
   38268:	eorvs	r3, fp, #67108864	; 0x4000000
   3826c:			; <UNDEFINED> instruction: 0xf8d3e79d
   38270:	str	r8, [r8, r0, lsr #32]!
   38274:	smlabtcc	r4, sp, r9, lr
   38278:	ldmib	sp, {r3, r6, r7, r8, r9, sl, lr}^
   3827c:	strmi	r3, [r4], r4, lsl #2
   38280:	svclt	0x0000e7d4
   38284:	andeq	r5, r3, lr, asr fp
   38288:	muleq	r0, r0, r2
   3828c:	andeq	r0, r0, ip, ror #2
   38290:	andeq	r0, r0, r4, asr #3
   38294:	ldrbmi	lr, [r0, sp, lsr #18]!
   38298:	ldmib	r0, {r0, r2, r3, r9, sl, lr}^
   3829c:	strmi	r1, [r4], -r7, lsl #6
   382a0:	addlt	r4, r4, r5, asr #30
   382a4:	ldrbtmi	r7, [pc], #-3102	; 382ac <__printf_chk@plt+0x25e7c>
   382a8:	mrrcvc	11, 5, r6, r8, cr10
   382ac:	eorsle	r2, r5, r0, lsl #28
   382b0:			; <UNDEFINED> instruction: 0xa01cf8d3
   382b4:	subsle	r2, r7, r0, lsl #16
   382b8:	bvs	17c9b00 <_ZdlPv@@Base+0x1786310>
   382bc:			; <UNDEFINED> instruction: 0xf7fe9203
   382c0:	blmi	ff6a24 <_ZdlPv@@Base+0xfb3234>
   382c4:	bls	112d50 <_ZdlPv@@Base+0xcf560>
   382c8:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   382cc:			; <UNDEFINED> instruction: 0xf8d96a63
   382d0:	bne	c542d8 <_ZdlPv@@Base+0xc10ae8>
   382d4:	bl	fe852b94 <_ZdlPv@@Base+0xfe80f3a4>
   382d8:	tstls	r0, sl, lsl #16
   382dc:	stmibvs	r1!, {r3, r5, r9, sl, lr}^
   382e0:	ldmvc	r8, {r3, r8, r9, fp, sp, lr, pc}^
   382e4:	stmdaeq	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   382e8:	strvs	pc, [r8], -r7, lsl #22
   382ec:			; <UNDEFINED> instruction: 0xf7ff622e
   382f0:			; <UNDEFINED> instruction: 0xf8d9fe79
   382f4:	bvs	bfc2fc <_ZdlPv@@Base+0xbb8b0c>
   382f8:	bvs	fe9c9ba0 <_ZdlPv@@Base+0xfe9863b0>
   382fc:	blx	92c92 <_ZdlPv@@Base+0x4f4a2>
   38300:	strls	r7, [r0], -sl, lsl #14
   38304:	stmibvs	r1!, {r0, r1, r9, fp, ip, pc}^
   38308:			; <UNDEFINED> instruction: 0xf7ff622f
   3830c:	bvs	b37cc0 <_ZdlPv@@Base+0xaf44d0>
   38310:	ldrdcs	pc, [r0], -r9
   38314:	tstcc	r2, #10240	; 0x2800	; <UNPREDICTABLE>
   38318:	ands	r6, sp, fp, lsr #4
   3831c:	suble	r2, r1, r0, lsl #16
   38320:	bvs	17c9b68 <_ZdlPv@@Base+0x1786378>
   38324:			; <UNDEFINED> instruction: 0xf7fe9203
   38328:	stmdbmi	r4!, {r0, r1, r5, r7, r8, fp, ip, sp, lr, pc}
   3832c:	bls	112be0 <_ZdlPv@@Base+0xcf3f0>
   38330:	andls	pc, r1, r7, asr r8	; <UNPREDICTABLE>
   38334:	bne	c52dc0 <_ZdlPv@@Base+0xc0f5d0>
   38338:	ldrdvs	pc, [r0], -r9
   3833c:	bl	5c744 <_ZdlPv@@Base+0x18f54>
   38340:	stmibvs	r1!, {r4, r6, r7, ip, sp, lr}^
   38344:	stmdaeq	r0!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   38348:	blx	1c9bf2 <_ZdlPv@@Base+0x186402>
   3834c:	bvs	1905b74 <_ZdlPv@@Base+0x18c2384>
   38350:			; <UNDEFINED> instruction: 0xf7ff622e
   38354:	bvs	b37c78 <_ZdlPv@@Base+0xaf4488>
   38358:	ldrdeq	pc, [r0], -r9
   3835c:	andscc	pc, r0, r8, lsl #22
   38360:	andlt	r6, r4, r8, lsr #4
   38364:			; <UNDEFINED> instruction: 0x87f0e8bd
   38368:			; <UNDEFINED> instruction: 0x3609e9d4
   3836c:	andls	r4, r3, #40, 12	; 0x2800000
   38370:			; <UNDEFINED> instruction: 0xf7ff9600
   38374:	blmi	4b7c58 <_ZdlPv@@Base+0x474468>
   38378:	strtmi	r6, [r8], -r1, lsr #21
   3837c:	ldmpl	pc!, {r1, r2, r3, r5, r9, fp, sp, lr}^	; <UNPREDICTABLE>
   38380:	tstls	r0, r3, ror #20
   38384:	ldmdavs	ip!, {r0, r5, r6, r7, r8, fp, sp, lr}
   38388:	blx	15eb9e <_ZdlPv@@Base+0x11b3ae>
   3838c:	eorvs	r6, lr, #10485760	; 0xa00000
   38390:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   38394:	ldmdavs	fp!, {r1, r3, r5, r9, fp, sp, lr}
   38398:	tstcs	r3, #10240	; 0x2800	; <UNPREDICTABLE>
   3839c:	andlt	r6, r4, fp, lsr #4
   383a0:			; <UNDEFINED> instruction: 0x87f0e8bd
   383a4:	strtmi	r6, [r8], -r6, lsr #21
   383a8:	strls	r6, [r0], -r3, ror #20
   383ac:	mrc2	7, 0, pc, cr10, cr15, {7}
   383b0:	pop	{r2, ip, sp, pc}
   383b4:	svclt	0x000087f0
   383b8:	andeq	r5, r3, sl, lsr sl
   383bc:	muleq	r0, r0, r2
   383c0:	blmi	a4ac64 <_ZdlPv@@Base+0xa07474>
   383c4:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   383c8:	strmi	fp, [lr], -r4, lsl #1
   383cc:	strmi	r4, [r4], -r6, lsr #18
   383d0:			; <UNDEFINED> instruction: 0x466d58d3
   383d4:			; <UNDEFINED> instruction: 0x46284479
   383d8:	movwls	r6, #14363	; 0x381b
   383dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   383e0:	cdp2	0, 2, cr15, cr8, cr11, {0}
   383e4:	ldrdcs	pc, [ip, #-132]!	; 0xffffff7c
   383e8:	addsmi	r9, sl, #1024	; 0x400
   383ec:			; <UNDEFINED> instruction: 0x4628d01e
   383f0:	ldrtvc	pc, [r4], #1284	; 0x504	; <UNPREDICTABLE>
   383f4:	cdp2	0, 6, cr15, cr4, cr11, {0}
   383f8:			; <UNDEFINED> instruction: 0x4628491c
   383fc:			; <UNDEFINED> instruction: 0xf00b4479
   38400:			; <UNDEFINED> instruction: 0x4629fe19
   38404:			; <UNDEFINED> instruction: 0xf00b4620
   38408:			; <UNDEFINED> instruction: 0x4628fef7
   3840c:	cdp2	0, 5, cr15, cr8, cr11, {0}
   38410:			; <UNDEFINED> instruction: 0x46204631
   38414:	cdp2	0, 15, cr15, cr0, cr11, {0}
   38418:	blmi	4cac74 <_ZdlPv@@Base+0x487484>
   3841c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   38420:	blls	112490 <_ZdlPv@@Base+0xceca0>
   38424:	tstle	r3, sl, asr r0
   38428:	ldcllt	0, cr11, [r0, #-16]!
   3842c:	strtmi	fp, [r8], -r2, asr #18
   38430:	cdp2	0, 4, cr15, cr6, cr11, {0}
   38434:	adcsvc	pc, r4, r4, lsl #10
   38438:			; <UNDEFINED> instruction: 0xf00b4631
   3843c:	strb	pc, [fp, r9, asr #28]!	; <UNPREDICTABLE>
   38440:			; <UNDEFINED> instruction: 0xf8d49900
   38444:			; <UNDEFINED> instruction: 0xf7d90168
   38448:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   3844c:	strb	sp, [lr, pc, ror #1]
   38450:	mcr	7, 6, pc, cr2, cr9, {6}	; <UNPREDICTABLE>
   38454:			; <UNDEFINED> instruction: 0xf00b4628
   38458:	pld	[r9, r3, lsr lr]
   3845c:	svclt	0x0000eec4
   38460:	andeq	r5, r3, sl, lsl r9
   38464:	andeq	r0, r0, ip, ror r1
   38468:			; <UNDEFINED> instruction: 0x000102b0
   3846c:	andeq	lr, r0, r8, lsl #30
   38470:	andeq	r5, r3, r4, asr #17
   38474:			; <UNDEFINED> instruction: 0x460cb570
   38478:	addlt	r4, r4, ip, lsl r9
   3847c:	ldrbtmi	r4, [r9], #-2588	; 0xfffff5e4
   38480:	strbtmi	r6, [sp], -r3, lsl #21
   38484:			; <UNDEFINED> instruction: 0xf100588a
   38488:	ldmdavs	r2, {r2, r3, r4, r8}
   3848c:			; <UNDEFINED> instruction: 0xf04f9203
   38490:	orrslt	r0, fp, r0, lsl #4
   38494:			; <UNDEFINED> instruction: 0xf00b4628
   38498:			; <UNDEFINED> instruction: 0x4629fdfb
   3849c:			; <UNDEFINED> instruction: 0xf7ff4620
   384a0:	strtmi	pc, [r8], -pc, lsl #31
   384a4:	cdp2	0, 0, cr15, cr12, cr11, {0}
   384a8:	blmi	48acf8 <_ZdlPv@@Base+0x447508>
   384ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   384b0:	blls	112520 <_ZdlPv@@Base+0xced30>
   384b4:	qaddle	r4, sl, ip
   384b8:	ldcllt	0, cr11, [r0, #-16]!
   384bc:	strtmi	r6, [r8], -r6, ror #19
   384c0:	stc2l	0, cr15, [r6, #44]!	; 0x2c
   384c4:	andeq	pc, r8, r4, lsl #2
   384c8:	ldrtmi	r4, [r1], -sl, lsr #12
   384cc:	ldc2	7, cr15, [sl, #996]!	; 0x3e4
   384d0:			; <UNDEFINED> instruction: 0xf7d9e7e7
   384d4:	strtmi	lr, [r8], -r2, lsl #29
   384d8:	ldc2l	0, cr15, [r2, #44]!	; 0x2c
   384dc:	mcr	7, 4, pc, cr2, cr9, {6}	; <UNPREDICTABLE>
   384e0:			; <UNDEFINED> instruction: 0xf00b4628
   384e4:	pld	[r9, sp, ror #27]
   384e8:	svclt	0x0000ee7e
   384ec:	andeq	r5, r3, r2, ror #16
   384f0:	andeq	r0, r0, ip, ror r1
   384f4:	andeq	r5, r3, r4, lsr r8
   384f8:	stmibvs	r4, {r4, sl, ip, sp, pc}
   384fc:			; <UNDEFINED> instruction: 0xf85db11c
   38500:			; <UNDEFINED> instruction: 0xf7fb4b04
   38504:			; <UNDEFINED> instruction: 0xf85dbf93
   38508:	ldrbmi	r4, [r0, -r4, lsl #22]!
   3850c:	svcmi	0x00f0e92d
   38510:	strmi	fp, [sl], r5, lsl #1
   38514:	ldmib	sp, {r2, r9, sl, lr}^
   38518:	ldrmi	r1, [r6], -pc, lsl #14
   3851c:			; <UNDEFINED> instruction: 0xf8dd461d
   38520:			; <UNDEFINED> instruction: 0xf8cd8038
   38524:			; <UNDEFINED> instruction: 0xf7ffa004
   38528:	ldrtmi	pc, [r9], -r9, ror #20	; <UNPREDICTABLE>
   3852c:			; <UNDEFINED> instruction: 0xf7ff4620
   38530:	stmibvs	r3!, {r0, r1, r2, fp, ip, sp, lr, pc}
   38534:	ldrbtmi	r4, [sl], #-2675	; 0xfffff58d
   38538:	blcs	5cd48 <_ZdlPv@@Base+0x19558>
   3853c:	adcshi	pc, r0, r0
   38540:	ldrsbcc	pc, [r8, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
   38544:			; <UNDEFINED> instruction: 0x4620b113
   38548:	mrc2	7, 7, pc, cr8, cr12, {7}
   3854c:			; <UNDEFINED> instruction: 0xf7fe4620
   38550:	stmibvs	r7!, {r0, r1, r2, r6, sl, fp, ip, sp, lr, pc}
   38554:	subsle	r2, fp, r0, lsl #30
   38558:	stmibvs	r1!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
   3855c:			; <UNDEFINED> instruction: 0xf0404543
   38560:	subcs	r8, r4, r1, lsl #1
   38564:	mcr	7, 2, pc, cr6, cr9, {6}	; <UNPREDICTABLE>
   38568:	stmibvs	r1!, {r0, r8, r9, sl, fp, ip, pc}^
   3856c:			; <UNDEFINED> instruction: 0xf7d94638
   38570:	svccs	0x0063ee42
   38574:	addshi	pc, lr, r0
   38578:	vpadd.f32	d18, d0, d0
   3857c:	stmdbls	r2, {r1, r2, r4, r5, r7, pc}
   38580:	bmi	187fa64 <_ZdlPv@@Base+0x183c274>
   38584:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   38588:			; <UNDEFINED> instruction: 0xf8514b60
   3858c:			; <UNDEFINED> instruction: 0xf8519002
   38590:	strls	fp, [r3], -r3
   38594:	eorcs	r6, r0, r1, ror #19
   38598:	mcr	7, 1, pc, cr12, cr9, {6}	; <UNPREDICTABLE>
   3859c:	stccc	8, cr15, [r4], {87}	; 0x57
   385a0:	ldrdeq	pc, [r0], -r9
   385a4:			; <UNDEFINED> instruction: 0xf003fb00
   385a8:			; <UNDEFINED> instruction: 0xf89af00b
   385ac:	strmi	r6, [r2], r1, ror #19
   385b0:	cmplt	r0, r0, lsl #16
   385b4:	ldrtmi	r4, [r1], -lr, lsl #12
   385b8:	mrc	7, 0, APSR_nzcv, cr12, cr9, {6}
   385bc:	svceq	0x0001f81a
   385c0:	mvnsle	r2, r0, lsl #16
   385c4:	eorcs	r6, r0, r1, ror #19
   385c8:	mrc	7, 0, APSR_nzcv, cr4, cr9, {6}
   385cc:			; <UNDEFINED> instruction: 0xf8db683b
   385d0:	blx	385da <__printf_chk@plt+0x261aa>
   385d4:			; <UNDEFINED> instruction: 0xf00bf003
   385d8:	stmibvs	r6!, {r0, r1, r7, fp, ip, sp, lr, pc}^
   385dc:	stmdavc	r0, {r1, r7, r9, sl, lr}
   385e0:			; <UNDEFINED> instruction: 0x4631b130
   385e4:	mcr	7, 0, pc, cr6, cr9, {6}	; <UNPREDICTABLE>
   385e8:	svceq	0x0001f81a
   385ec:	mvnsle	r2, r0, lsl #16
   385f0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   385f4:	strbmi	r3, [r5, #-1800]	; 0xfffff8f8
   385f8:	stmibvs	r7!, {r2, r3, r6, r7, r8, ip, lr, pc}
   385fc:	svccs	0x00009e03
   38600:	stmdbls	r1, {r0, r1, r2, r4, r5, r6, ip, lr, pc}
   38604:	ldrtmi	r4, [r2], -fp, lsr #12
   38608:			; <UNDEFINED> instruction: 0xf7fb4620
   3860c:	stmibvs	r7!, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
   38610:	bvs	ff8c3a18 <_ZdlPv@@Base+0xff880228>
   38614:	blmi	f6fbd8 <_ZdlPv@@Base+0xf2c3e8>
   38618:			; <UNDEFINED> instruction: 0xf8519902
   3861c:			; <UNDEFINED> instruction: 0xf8d99003
   38620:	movwcs	r0, #0
   38624:	eorsne	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   38628:	addsmi	r3, sp, #67108864	; 0x4000000
   3862c:	andcs	pc, r0, #1024	; 0x400
   38630:	lfmle	f6, 2, [r7], #904	; 0x388
   38634:	eorvs	r9, r2, #1024	; 0x400
   38638:	andle	r2, pc, r5, ror #22
   3863c:			; <UNDEFINED> instruction: 0x36044a33
   38640:	movwcs	r9, #2050	; 0x802
   38644:	stmpl	r2, {r0, r5, r7, r9, fp, sp, lr}
   38648:			; <UNDEFINED> instruction: 0xf8566812
   3864c:	movwcc	r0, #4147	; 0x1033
   38650:	blx	490ce <_ZdlPv@@Base+0x58de>
   38654:	adcvs	r1, r1, #-2147483648	; 0x80000000
   38658:	rsbvs	sp, r1, #63232	; 0xf700
   3865c:	andlt	fp, r5, pc, lsl fp
   38660:	svchi	0x00f0e8bd
   38664:			; <UNDEFINED> instruction: 0xf7d92073
   38668:	strbmi	lr, [r0], -r6, asr #27
   3866c:			; <UNDEFINED> instruction: 0xf838f00b
   38670:			; <UNDEFINED> instruction: 0x901cf8d4
   38674:	stmdavc	r0, {r0, r1, r2, r9, sl, lr}
   38678:	strbmi	fp, [r9], -r0, asr #2
   3867c:	ldc	7, cr15, [sl, #868]!	; 0x364
   38680:	svceq	0x0001f817
   38684:	mvnsle	r2, r0, lsl #16
   38688:			; <UNDEFINED> instruction: 0x901cf8d4
   3868c:	andcs	r4, sl, r9, asr #12
   38690:	ldc	7, cr15, [r0, #868]!	; 0x364
   38694:	stmibvs	r1!, {r8, r9, sp}^
   38698:	eorshi	pc, r4, r4, asr #17
   3869c:	strb	r6, [r0, -r3, lsr #8]!
   386a0:	cmpcc	r8, r4, asr #17	; <UNPREDICTABLE>
   386a4:	stmibvs	r1!, {r1, r4, r6, r8, r9, sl, sp, lr, pc}^
   386a8:	andlt	r2, r5, sl
   386ac:	svcmi	0x00f0e8bd
   386b0:	ldclt	7, cr15, [lr, #868]	; 0x364
   386b4:	eorcs	r6, r0, r1, ror #19
   386b8:	ldc	7, cr15, [ip, #868]	; 0x364
   386bc:	stmdbls	r2, {r1, r4, r8, r9, fp, lr}
   386c0:			; <UNDEFINED> instruction: 0xf8516832
   386c4:			; <UNDEFINED> instruction: 0xf8d99003
   386c8:	blx	386d2 <__printf_chk@plt+0x262a2>
   386cc:			; <UNDEFINED> instruction: 0xf00bf002
   386d0:			; <UNDEFINED> instruction: 0xf8d4f807
   386d4:			; <UNDEFINED> instruction: 0x4607801c
   386d8:	teqlt	r0, r0, lsl #16
   386dc:			; <UNDEFINED> instruction: 0xf7d94641
   386e0:			; <UNDEFINED> instruction: 0xf817ed8a
   386e4:	stmdacs	r0, {r0, r8, r9, sl, fp}
   386e8:	stmibvs	r7!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   386ec:	orrle	r2, r8, r0, lsl #30
   386f0:	bvs	ff8f2530 <_ZdlPv@@Base+0xff8aed40>
   386f4:	blls	b2548 <_ZdlPv@@Base+0x6ed58>
   386f8:	blcs	1990f88 <_ZdlPv@@Base+0x194d798>
   386fc:	bvs	fe8ac9bc <_ZdlPv@@Base+0xfe8691cc>
   38700:	svclt	0x0000e7ab
   38704:	andeq	r5, r3, sl, lsr #15
   38708:	muleq	r0, r0, r2
   3870c:	andeq	r0, r0, r4, ror r2
   38710:			; <UNDEFINED> instruction: 0x4604b510
   38714:	strmi	r6, [r8], -r3, lsr #20
   38718:	ldrdcs	lr, [r9, -r4]
   3871c:	movwls	fp, #132	; 0x84
   38720:	smlabtcs	r1, sp, r9, lr
   38724:	blvs	8d2eb8 <_ZdlPv@@Base+0x88f6c8>
   38728:	mlane	ip, r4, r8, pc	; <UNPREDICTABLE>
   3872c:	mcr2	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   38730:	ldclt	0, cr11, [r0, #-16]
   38734:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
   38738:			; <UNDEFINED> instruction: 0x4604447b
   3873c:	mvnvs	pc, #12582912	; 0xc00000
   38740:	blcc	276848 <_ZdlPv@@Base+0x233058>
   38744:			; <UNDEFINED> instruction: 0xf95ef7f9
   38748:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   3874c:	andeq	r4, r3, r4, asr #17
   38750:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
   38754:			; <UNDEFINED> instruction: 0x4604447b
   38758:	mvnvs	pc, #12582912	; 0xc00000
   3875c:	blcc	276864 <_ZdlPv@@Base+0x233074>
   38760:			; <UNDEFINED> instruction: 0xf962f7f9
   38764:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   38768:	andeq	r4, r3, r8, lsr #17
   3876c:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
   38770:			; <UNDEFINED> instruction: 0xf503447b
   38774:	strmi	r6, [r4], -lr, ror #7
   38778:	blcc	276880 <_ZdlPv@@Base+0x233090>
   3877c:			; <UNDEFINED> instruction: 0xf954f7f9
   38780:			; <UNDEFINED> instruction: 0xf00b4620
   38784:			; <UNDEFINED> instruction: 0x4620f835
   38788:			; <UNDEFINED> instruction: 0x4620bd10
   3878c:			; <UNDEFINED> instruction: 0xf830f00b
   38790:	stc	7, cr15, [r8, #-868]!	; 0xfffffc9c
   38794:	andeq	r4, r3, ip, lsl #17
   38798:	blmi	b8b050 <_ZdlPv@@Base+0xb47860>
   3879c:	ldrblt	r4, [r0, #1146]!	; 0x47a
   387a0:	stcmi	6, cr4, [ip, #-24]!	; 0xffffffe8
   387a4:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   387a8:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
   387ac:	ldmdavs	fp, {r1, r3, r5, r8, r9, sl, fp, lr}
   387b0:			; <UNDEFINED> instruction: 0xf04f9305
   387b4:			; <UNDEFINED> instruction: 0xf5050300
   387b8:			; <UNDEFINED> instruction: 0xf84663ee
   387bc:	ldrtmi	r3, [r0], -r8, lsl #22
   387c0:			; <UNDEFINED> instruction: 0xf920f7f9
   387c4:	ldrbtmi	r4, [pc], #-2853	; 387cc <__printf_chk@plt+0x2639c>
   387c8:	ldrbvs	pc, [r5, #1285]!	; 0x505	; <UNPREDICTABLE>
   387cc:	tstcs	r0, r5, lsr #32
   387d0:	stmib	r4, {r0, r9, sp}^
   387d4:	ldmpl	fp!, {r0, r2, r9, ip}^
   387d8:	bicslt	r6, r0, r8, lsl r8
   387dc:	ldrbtmi	r4, [r9], #-2336	; 0xfffff6e0
   387e0:	ldc	7, cr15, [r0], #-868	; 0xfffffc9c
   387e4:	tstlt	r0, r0, ror #3
   387e8:			; <UNDEFINED> instruction: 0x61232301
   387ec:			; <UNDEFINED> instruction: 0xf7d9e017
   387f0:	strbtmi	lr, [sp], -r2, asr #27
   387f4:			; <UNDEFINED> instruction: 0xf7d96800
   387f8:			; <UNDEFINED> instruction: 0x4601ec74
   387fc:			; <UNDEFINED> instruction: 0xf0074628
   38800:	blmi	6778bc <_ZdlPv@@Base+0x6340cc>
   38804:	ldmdami	r8, {r0, r3, r5, r9, sl, lr}
   38808:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
   3880c:			; <UNDEFINED> instruction: 0xf7ed461a
   38810:	blmi	5f7334 <_ZdlPv@@Base+0x5b3b44>
   38814:			; <UNDEFINED> instruction: 0x61222200
   38818:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   3881c:	bmi	550fb0 <_ZdlPv@@Base+0x50d7c0>
   38820:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   38824:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   38828:	subsmi	r9, sl, r5, lsl #22
   3882c:	strtmi	sp, [r0], -r2, lsl #2
   38830:	ldcllt	0, cr11, [r0, #28]!
   38834:	ldcl	7, cr15, [r0], {217}	; 0xd9
   38838:	ldrtmi	r4, [r0], -lr, lsl #22
   3883c:			; <UNDEFINED> instruction: 0xf503447b
   38840:	eorvs	r6, r3, lr, ror #7
   38844:			; <UNDEFINED> instruction: 0xf8f0f7f9
   38848:	stcl	7, cr15, [ip], {217}	; 0xd9
   3884c:	andeq	r5, r3, r4, asr #10
   38850:	andeq	r0, r0, ip, ror r1
   38854:	andeq	r4, r3, r2, asr r8
   38858:	andeq	r5, r3, sl, lsl r5
   3885c:	andeq	r0, r0, ip, asr r2
   38860:	andeq	sp, r0, r6, ror sp
   38864:	andeq	r0, r0, r8, asr #4
   38868:	strdeq	r1, [r1], -sl
   3886c:	andeq	r0, r0, ip, lsr #5
   38870:			; <UNDEFINED> instruction: 0x000354be
   38874:	andeq	r4, r3, r0, asr #15
   38878:	bmi	16cade4 <_ZdlPv@@Base+0x16875f4>
   3887c:	blmi	16c9a68 <_ZdlPv@@Base+0x1686278>
   38880:	ldrbmi	lr, [r0, sp, lsr #18]!
   38884:	stmibvs	r0, {r2, r9, sl, lr}^
   38888:	stmpl	sl, {r1, r3, r7, ip, sp, pc}
   3888c:	cfldrdmi	mvd4, [r7, #-492]	; 0xfffffe14
   38890:	streq	pc, [r8, -r4, lsl #2]
   38894:	andls	r6, r9, #1179648	; 0x120000
   38898:	andeq	pc, r0, #79	; 0x4f
   3889c:	rscsvs	pc, r5, #12582912	; 0xc00000
   388a0:	eorvs	r4, r2, sp, ror r4
   388a4:	subsle	r2, r5, r0, lsl #16
   388a8:	ldcl	7, cr15, [r0], #868	; 0x364
   388ac:	suble	r2, fp, r0, lsl #16
   388b0:	andcs	r4, r0, #80896	; 0x13c00
   388b4:	stmdami	pc, {r1, r5, r6, r7, r8, sp, lr}^	; <UNPREDICTABLE>
   388b8:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
   388bc:			; <UNDEFINED> instruction: 0x4619461a
   388c0:	blx	1f7687c <_ZdlPv@@Base+0x1f3308c>
   388c4:	stmibvs	r0!, {r0, r1, r5, r8, fp, sp, lr}^
   388c8:			; <UNDEFINED> instruction: 0xf7d9b9bb
   388cc:	stmdacs	r0, {r3, r5, r8, sl, fp, sp, lr, pc}
   388d0:	blmi	12af690 <_ZdlPv@@Base+0x126bea0>
   388d4:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
   388d8:	mvnvs	pc, #12582912	; 0xc00000
   388dc:			; <UNDEFINED> instruction: 0xf7f96023
   388e0:	bmi	11f6b74 <_ZdlPv@@Base+0x11b3384>
   388e4:	ldrbtmi	r4, [sl], #-2879	; 0xfffff4c1
   388e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   388ec:	subsmi	r9, sl, r9, lsl #22
   388f0:	strtmi	sp, [r0], -r9, ror #2
   388f4:	pop	{r1, r3, ip, sp, pc}
   388f8:			; <UNDEFINED> instruction: 0xf7d987f0
   388fc:	cdpne	12, 0, cr14, cr6, cr2, {5}
   38900:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   38904:	blle	12d1098 <_ZdlPv@@Base+0x128d8a8>
   38908:	ldmdaeq	pc!, {r1, r2, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3890c:			; <UNDEFINED> instruction: 0xf1b846c2
   38910:			; <UNDEFINED> instruction: 0xd1260f00
   38914:	svcmi	0x007ff416
   38918:	stmdacs	r7, {r1, r2, r6, r7, r8, r9, ip, sp, lr, pc}
   3891c:	blmi	e6cc88 <_ZdlPv@@Base+0xe29498>
   38920:	strbmi	r4, [r8], -r9, ror #13
   38924:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   38928:	blx	fe67494e <_ZdlPv@@Base+0xfe63115e>
   3892c:	strbmi	sl, [r1], -r4, lsl #28
   38930:			; <UNDEFINED> instruction: 0xf0074630
   38934:	blmi	bf77c8 <_ZdlPv@@Base+0xbb3fd8>
   38938:	ldmdami	r2!, {r1, r4, r5, r9, sl, lr}
   3893c:	stmiapl	fp!, {r0, r3, r6, r9, sl, lr}^
   38940:			; <UNDEFINED> instruction: 0xf7ed4478
   38944:	strb	pc, [r4, sp, lsr #20]	; <UNPREDICTABLE>
   38948:			; <UNDEFINED> instruction: 0xf7d969e0
   3894c:	stmdacs	r0, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
   38950:			; <UNDEFINED> instruction: 0xe7addab8
   38954:	mvnvs	pc, #12582912	; 0xc00000
   38958:	eorvs	r4, r3, r8, lsr r6
   3895c:			; <UNDEFINED> instruction: 0xf864f7f9
   38960:	blmi	a32864 <_ZdlPv@@Base+0x9ef074>
   38964:	strbmi	r4, [r8], -r9, ror #13
   38968:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   3896c:	blx	1df4992 <_ZdlPv@@Base+0x1db11a2>
   38970:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   38974:	stmdaeq	r6, {r3, r6, r8, r9, ip, sp, lr, pc}^
   38978:	svceq	0x0000f1b8
   3897c:			; <UNDEFINED> instruction: 0xf3c6bfd8
   38980:	vmlage.f32	s4, s8, s14
   38984:			; <UNDEFINED> instruction: 0x46304651
   38988:	blx	1e749ae <_ZdlPv@@Base+0x1e311be>
   3898c:			; <UNDEFINED> instruction: 0x46324b18
   38990:			; <UNDEFINED> instruction: 0x4649481d
   38994:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
   38998:	blx	f6954 <_ZdlPv@@Base+0xb3164>
   3899c:	blmi	572808 <_ZdlPv@@Base+0x52f018>
   389a0:	stmiapl	fp!, {r1, r3, r4, fp, lr}^
   389a4:			; <UNDEFINED> instruction: 0x461a4478
   389a8:			; <UNDEFINED> instruction: 0xf7ed4619
   389ac:	str	pc, [fp, r7, lsl #20]!
   389b0:	andcs	r4, r0, #15360	; 0x3c00
   389b4:	ldmdami	r6, {r1, r5, r6, r7, r8, sp, lr}
   389b8:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
   389bc:			; <UNDEFINED> instruction: 0x4619461a
   389c0:			; <UNDEFINED> instruction: 0xf9fcf7ed
   389c4:			; <UNDEFINED> instruction: 0xf7d9e785
   389c8:	blmi	4f39f0 <_ZdlPv@@Base+0x4b0200>
   389cc:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
   389d0:	mvnvs	pc, #12582912	; 0xc00000
   389d4:			; <UNDEFINED> instruction: 0xf7f96023
   389d8:	pld	[r9, r7, lsr #16]
   389dc:	svclt	0x0000ec04
   389e0:	andeq	r5, r3, r4, ror #8
   389e4:	andeq	r0, r0, ip, ror r1
   389e8:	andeq	r4, r3, r0, ror r7
   389ec:	andeq	r5, r3, r0, asr #8
   389f0:	andeq	r0, r0, r8, asr #4
   389f4:	ldrdeq	r1, [r1], -sl
   389f8:	andeq	r4, r3, r6, lsr #14
   389fc:	strdeq	r5, [r3], -sl
   38a00:	andeq	r0, r0, ip, asr r2
   38a04:	andeq	r1, r1, r4, lsl r4
   38a08:	muleq	r1, r6, r3
   38a0c:	andeq	r1, r1, r8, ror r3
   38a10:	andeq	r1, r1, r6, asr #7
   38a14:	andeq	r4, r3, lr, lsr #12
   38a18:			; <UNDEFINED> instruction: 0x4604b510
   38a1c:	vstrvs	d4, [r0, #-40]	; 0xffffffd8
   38a20:	movwcc	r4, #33915	; 0x847b
   38a24:	tstlt	r8, r3, lsr #32
   38a28:	ldc	7, cr15, [r2], {217}	; 0xd9
   38a2c:	adcsvc	pc, r4, r4, lsl #10
   38a30:	blx	11f4a66 <_ZdlPv@@Base+0x11b1276>
   38a34:			; <UNDEFINED> instruction: 0xf7ff4620
   38a38:	qadd16mi	pc, r0, pc	; <UNPREDICTABLE>
   38a3c:			; <UNDEFINED> instruction: 0x4620bd10
   38a40:			; <UNDEFINED> instruction: 0xff1af7ff
   38a44:	bl	ff3f69b0 <_ZdlPv@@Base+0xff3b31c0>
   38a48:	andeq	r2, r3, ip, lsr #16
   38a4c:			; <UNDEFINED> instruction: 0x4604b510
   38a50:			; <UNDEFINED> instruction: 0xffe2f7ff
   38a54:			; <UNDEFINED> instruction: 0xf00a4620
   38a58:	strtmi	pc, [r0], -fp, asr #29
   38a5c:			; <UNDEFINED> instruction: 0x4620bd10
   38a60:	cdp2	0, 12, cr15, cr6, cr10, {0}
   38a64:	bl	feff69d0 <_ZdlPv@@Base+0xfefb31e0>
   38a68:	mvnsmi	lr, sp, lsr #18
   38a6c:			; <UNDEFINED> instruction: 0xf7ff4605
   38a70:	blmi	16784c4 <_ZdlPv@@Base+0x1634cd4>
   38a74:	ldrtvc	pc, [r4], r5, lsl #10	; <UNPREDICTABLE>
   38a78:	andcs	r4, sl, #348	; 0x15c
   38a7c:			; <UNDEFINED> instruction: 0x4630447b
   38a80:	strbvs	r3, [sl, #-776]!	; 0xfffffcf8
   38a84:	movwcs	r6, #43	; 0x2b
   38a88:	ldrbtmi	r6, [pc], #-939	; 38a90 <__printf_chk@plt+0x26660>
   38a8c:	stmib	r5, {r0, r1, r3, r5, r6, r7, r8, r9, sp, lr}^
   38a90:			; <UNDEFINED> instruction: 0xf8c53311
   38a94:	stmib	r5, {r3, r4, r6, r8, ip, sp}^
   38a98:			; <UNDEFINED> instruction: 0xf00b3358
   38a9c:	vstmdbvs	ip!, {s31-s197}
   38aa0:	msrmi	SPSR_, #111	; 0x6f
   38aa4:	svclt	0x0034429c
   38aa8:			; <UNDEFINED> instruction: 0xf04f00a0
   38aac:			; <UNDEFINED> instruction: 0xf7d930ff
   38ab0:	vmovne.8	d3[5], lr
   38ab4:			; <UNDEFINED> instruction: 0x4602bf5c
   38ab8:	strle	r2, [r4], #-256	; 0xffffff00
   38abc:			; <UNDEFINED> instruction: 0xf8423b01
   38ac0:	mrrcne	11, 0, r1, ip, cr4
   38ac4:	stfmip	f5, [r5], {250}	; 0xfa
   38ac8:			; <UNDEFINED> instruction: 0x801cf8d5
   38acc:	strvs	r4, [r8, #-1148]!	; 0xfffffb84
   38ad0:			; <UNDEFINED> instruction: 0x46412078
   38ad4:	bl	fe3f6a40 <_ZdlPv@@Base+0xfe3b3250>
   38ad8:	svceq	0x0001f814
   38adc:	mvnsle	r2, r0, lsl #16
   38ae0:			; <UNDEFINED> instruction: 0xf8d54b3f
   38ae4:	ldmpl	fp!, {r2, r3, r4, pc}^
   38ae8:	stmdavc	r0!, {r2, r3, r4, fp, sp, lr}
   38aec:	strbmi	fp, [r1], -r0, asr #2
   38af0:	bl	fe076a5c <_ZdlPv@@Base+0xfe03326c>
   38af4:	svceq	0x0001f814
   38af8:	mvnsle	r2, r0, lsl #16
   38afc:			; <UNDEFINED> instruction: 0x801cf8d5
   38b00:	andcs	r4, sl, r1, asr #12
   38b04:	bl	1df6a70 <_ZdlPv@@Base+0x1db3280>
   38b08:	rsbscs	r4, r8, r6, lsr ip
   38b0c:			; <UNDEFINED> instruction: 0x801cf8d5
   38b10:			; <UNDEFINED> instruction: 0x4641447c
   38b14:	bl	1bf6a80 <_ZdlPv@@Base+0x1bb3290>
   38b18:	svceq	0x0001f814
   38b1c:	mvnsle	r2, r0, lsl #16
   38b20:	ldmpl	fp!, {r0, r4, r5, r8, r9, fp, lr}^
   38b24:			; <UNDEFINED> instruction: 0xf00a6818
   38b28:			; <UNDEFINED> instruction: 0x4604fddb
   38b2c:			; <UNDEFINED> instruction: 0xf8d57800
   38b30:	cmplt	r0, ip, lsl r0
   38b34:			; <UNDEFINED> instruction: 0xf7d94641
   38b38:			; <UNDEFINED> instruction: 0xf814eb5e
   38b3c:	stmdacs	r0, {r0, r8, r9, sl, fp}
   38b40:			; <UNDEFINED> instruction: 0xf8d5d1f8
   38b44:			; <UNDEFINED> instruction: 0x4641801c
   38b48:			; <UNDEFINED> instruction: 0xf7d92020
   38b4c:	blmi	a338a4 <_ZdlPv@@Base+0x9f00b4>
   38b50:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   38b54:	stc2l	0, cr15, [r4, #40]	; 0x28
   38b58:	stmdavc	r0, {r2, r9, sl, lr}
   38b5c:			; <UNDEFINED> instruction: 0x801cf8d5
   38b60:	strbmi	fp, [r1], -r0, asr #2
   38b64:	bl	11f6ad0 <_ZdlPv@@Base+0x11b32e0>
   38b68:	svceq	0x0001f814
   38b6c:	mvnsle	r2, r0, lsl #16
   38b70:			; <UNDEFINED> instruction: 0x801cf8d5
   38b74:	eorcs	r4, r0, r1, asr #12
   38b78:	bl	f76ae4 <_ZdlPv@@Base+0xf332f4>
   38b7c:	ldmpl	fp!, {r2, r3, r4, r8, r9, fp, lr}^
   38b80:			; <UNDEFINED> instruction: 0xf00a6818
   38b84:	strmi	pc, [r4], -sp, lsr #27
   38b88:	stmibvs	pc!, {fp, ip, sp, lr}^	; <UNPREDICTABLE>
   38b8c:			; <UNDEFINED> instruction: 0x4639b138
   38b90:	bl	c76afc <_ZdlPv@@Base+0xc3330c>
   38b94:	svceq	0x0001f814
   38b98:	mvnsle	r2, r0, lsl #16
   38b9c:	ldrtmi	r6, [r9], -pc, ror #19
   38ba0:			; <UNDEFINED> instruction: 0xf7d9200a
   38ba4:			; <UNDEFINED> instruction: 0x4c13eb28
   38ba8:	stmibvs	pc!, {r3, r4, r5, r6, sp}^	; <UNPREDICTABLE>
   38bac:			; <UNDEFINED> instruction: 0x4639447c
   38bb0:	bl	876b1c <_ZdlPv@@Base+0x83332c>
   38bb4:	svceq	0x0001f814
   38bb8:	mvnsle	r2, r0, lsl #16
   38bbc:	pop	{r3, r5, r9, sl, lr}
   38bc0:	strd	r8, [r2], -r0
   38bc4:			; <UNDEFINED> instruction: 0xf00b4630
   38bc8:			; <UNDEFINED> instruction: 0x4628fa7b
   38bcc:	mrc2	7, 2, pc, cr4, cr15, {7}
   38bd0:	bl	276b3c <_ZdlPv@@Base+0x23334c>
   38bd4:	ldrdeq	r2, [r3], -r0
   38bd8:	andeq	r5, r3, r6, asr r2
   38bdc:	ldrdeq	r1, [r1], -r0
   38be0:	andeq	r0, r0, r0, ror #3
   38be4:	muleq	r1, r4, r2
   38be8:	andeq	r0, r0, r8, lsr #5
   38bec:	muleq	r0, r0, r2
   38bf0:	andeq	r0, r0, r4, ror r2
   38bf4:	andeq	r1, r1, r0, lsl #4
   38bf8:			; <UNDEFINED> instruction: 0x4604b510
   38bfc:	mrc2	7, 1, pc, cr12, cr15, {7}
   38c00:			; <UNDEFINED> instruction: 0xf00a4620
   38c04:			; <UNDEFINED> instruction: 0x4620fdf5
   38c08:			; <UNDEFINED> instruction: 0x4620bd10
   38c0c:	ldc2l	0, cr15, [r0, #40]!	; 0x28
   38c10:	b	ffa76b7c <_ZdlPv@@Base+0xffa3338c>
   38c14:	ldrbmi	r6, [r0, -r0, lsl #19]!
   38c18:			; <UNDEFINED> instruction: 0x4604b510
   38c1c:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
   38c20:	strtmi	r4, [r0], -r2, lsl #22
   38c24:	cmpcc	ip, #2063597568	; 0x7b000000
   38c28:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
   38c2c:	andeq	r2, r3, r8, lsr #12
   38c30:			; <UNDEFINED> instruction: 0x4604b510
   38c34:	ldc2	7, cr15, [r0, #1020]!	; 0x3fc
   38c38:	strtmi	r4, [r0], -r2, lsl #22
   38c3c:	movscc	r4, #2063597568	; 0x7b000000
   38c40:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
   38c44:	andeq	r2, r3, r0, lsl r6
   38c48:			; <UNDEFINED> instruction: 0x4604b5f8
   38c4c:	strmi	r9, [pc], -r6, lsl #28
   38c50:	cmpvs	r3, r0, lsl sp
   38c54:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
   38c58:			; <UNDEFINED> instruction: 0xf5056046
   38c5c:	addvs	r6, r3, r3, lsl #11
   38c60:	ldrmi	r6, [r5], -r5
   38c64:	orrvs	r6, r3, r3, lsl #2
   38c68:	rsbcs	fp, r4, r2, lsr r1
   38c6c:	ldc2	0, cr15, [ip, #40]	; 0x28
   38c70:	strmi	r4, [r5], -r9, lsr #12
   38c74:	blx	676c5e <_ZdlPv@@Base+0x63346e>
   38c78:	strtmi	r4, [r0], -r7, lsl #22
   38c7c:	ldrbtmi	r6, [fp], #-229	; 0xffffff1b
   38c80:			; <UNDEFINED> instruction: 0xf50361e7
   38c84:	strhtvs	r6, [r3], -sl
   38c88:			; <UNDEFINED> instruction: 0x4628bdf8
   38c8c:	ldc2	0, cr15, [r0, #40]!	; 0x28
   38c90:	b	fea76bfc <_ZdlPv@@Base+0xfea3340c>
   38c94:	andeq	r3, r3, lr, lsr #5
   38c98:	andeq	r4, r3, lr, ror r3
   38c9c:	blt	ff6c08 <_ZdlPv@@Base+0xfb3418>
   38ca0:			; <UNDEFINED> instruction: 0xf7d9b108
   38ca4:			; <UNDEFINED> instruction: 0x4770bad3
   38ca8:	mvnsmi	lr, sp, lsr #18
   38cac:	ldrmi	r4, [r6], -r4, lsl #12
   38cb0:	bls	24ad30 <_ZdlPv@@Base+0x207540>
   38cb4:	stcls	6, cr4, [r7, #-608]	; 0xfffffda0
   38cb8:	blls	289ea0 <_ZdlPv@@Base+0x2466b0>
   38cbc:	addvs	pc, r3, r0, lsl #10
   38cc0:	cmnvs	r2, pc, lsl #12
   38cc4:	movweq	lr, #2500	; 0x9c4
   38cc8:	adcvs	r2, r3, r0, lsl #6
   38ccc:			; <UNDEFINED> instruction: 0x61a36123
   38cd0:	rsbcs	fp, r4, r5, lsr r1
   38cd4:	stc2l	0, cr15, [r8, #-40]!	; 0xffffffd8
   38cd8:	strmi	r4, [r5], -r9, lsr #12
   38cdc:	blx	ff976cc4 <_ZdlPv@@Base+0xff9334d4>
   38ce0:	ldrtmi	r9, [r9], -r6, lsl #20
   38ce4:			; <UNDEFINED> instruction: 0x46304b12
   38ce8:	ldrbtmi	r6, [fp], #-229	; 0xffffff1b
   38cec:			; <UNDEFINED> instruction: 0xf60362a2
   38cf0:	andcs	r2, r0, #152, 6	; 0x60000002
   38cf4:	eorvs	r6, r6, #-1073741767	; 0xc0000039
   38cf8:	eorhi	pc, r4, r4, asr #17
   38cfc:	rscvs	r6, r2, #35	; 0x23
   38d00:	ldc2	7, cr15, [r6], #1012	; 0x3f4
   38d04:	strtmi	r6, [r0], -r0, ror #5
   38d08:	ldrhhi	lr, [r0, #141]!	; 0x8d
   38d0c:			; <UNDEFINED> instruction: 0xf00a4628
   38d10:	pld	[r9, pc, ror #26]
   38d14:	blmi	2336bc <_ZdlPv@@Base+0x1efecc>
   38d18:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   38d1c:			; <UNDEFINED> instruction: 0x63baf503
   38d20:			; <UNDEFINED> instruction: 0xf7f76023
   38d24:	pld	[r9, r7	; <illegal shifter operand>]
   38d28:	svclt	0x0000ea5e
   38d2c:	andeq	r3, r3, ip, asr #4
   38d30:	andeq	r3, r3, sl, lsl r2
   38d34:	andeq	r4, r3, r2, ror #5
   38d38:	svcmi	0x00f0e92d
   38d3c:	bvs	4a554 <_ZdlPv@@Base+0x6d64>
   38d40:	stmdavs	r3, {r0, r1, r2, r7, ip, sp, pc}
   38d44:	ldrdcc	pc, [r4], r3	; <UNPREDICTABLE>
   38d48:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
   38d4c:	cdpmi	0, 3, cr13, cr12, cr0, {3}
   38d50:	stmvs	r0, {r0, r2, r9, sl, lr}
   38d54:	bvs	fec89f54 <_ZdlPv@@Base+0xfec46764>
   38d58:	stc2l	0, cr15, [r8, #-28]	; 0xffffffe4
   38d5c:	subsle	r2, r7, r0, lsl #16
   38d60:			; <UNDEFINED> instruction: 0xf04f6a60
   38d64:	stmdavs	r3, {r9, fp}
   38d68:	ldrdcc	pc, [r8], r3	; <UNPREDICTABLE>
   38d6c:	bvs	18cabd4 <_ZdlPv@@Base+0x18873e4>
   38d70:	andls	r6, r5, r1, lsl r8
   38d74:			; <UNDEFINED> instruction: 0xf8d14610
   38d78:	ldrmi	r2, [r0, ip, lsr #1]
   38d7c:			; <UNDEFINED> instruction: 0xf8d46822
   38d80:			; <UNDEFINED> instruction: 0xf8c48004
   38d84:	ldmvs	r2, {r2, sp, pc}
   38d88:	strtmi	r4, [r0], -r3, lsl #13
   38d8c:			; <UNDEFINED> instruction: 0x46074790
   38d90:			; <UNDEFINED> instruction: 0xf00a2030
   38d94:	bvs	fecb81c0 <_ZdlPv@@Base+0xfec749d0>
   38d98:	stmdbvs	r6!, {r1, r3, r5, r9, sl, lr}^
   38d9c:	andlt	pc, r0, sp, asr #17
   38da0:	blls	19313c <_ZdlPv@@Base+0x14f94c>
   38da4:	bvs	f34e0 <_ZdlPv@@Base+0xafcf0>
   38da8:	strmi	r9, [r1], r1, lsl #10
   38dac:			; <UNDEFINED> instruction: 0xff7cf7ff
   38db0:			; <UNDEFINED> instruction: 0x4649683b
   38db4:			; <UNDEFINED> instruction: 0xf8d34638
   38db8:	ldrmi	r3, [r8, r0, lsr #1]
   38dbc:	cmnlt	r0, #6291456	; 0x600000
   38dc0:			; <UNDEFINED> instruction: 0xf00a2028
   38dc4:	stmdbvs	r2!, {r0, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   38dc8:	stmiavs	r7!, {r1, r2, r3, r4, r8, r9, fp, lr}^
   38dcc:			; <UNDEFINED> instruction: 0xf503447b
   38dd0:	smlalbbvs	r6, r2, r3, r3
   38dd4:	andcs	r4, r0, #5242880	; 0x500000
   38dd8:	andhi	pc, r4, r0, asr #17
   38ddc:	andvs	r6, r3, r2, lsl #1
   38de0:	orrvs	r6, r2, r2, lsl #2
   38de4:	rsbcs	fp, r4, r7, lsr r1
   38de8:	ldc2l	0, cr15, [lr], {10}
   38dec:			; <UNDEFINED> instruction: 0x46074639
   38df0:	blx	16f6dd8 <_ZdlPv@@Base+0x16b35e8>
   38df4:	andcs	r4, r0, #20, 22	; 0x5000
   38df8:	rscvs	r4, pc, r8, lsr #12
   38dfc:	stmib	r5, {r0, r1, r3, r4, r5, r6, sl, lr}^
   38e00:			; <UNDEFINED> instruction: 0xf5034607
   38e04:	rsbvs	r7, sl, #88, 6	; 0x60000001
   38e08:	andlt	r6, r7, fp, lsr #32
   38e0c:	svchi	0x00f0e8bd
   38e10:	strtmi	r4, [r8], -r5, lsr #12
   38e14:	pop	{r0, r1, r2, ip, sp, pc}
   38e18:			; <UNDEFINED> instruction: 0x464e8ff0
   38e1c:	andvc	pc, r4, r9, asr #17
   38e20:	and	lr, r7, lr, asr #15
   38e24:			; <UNDEFINED> instruction: 0xf00a4648
   38e28:	pld	[r9, r3, ror #25]
   38e2c:			; <UNDEFINED> instruction: 0x4638e9dc
   38e30:	ldc2l	0, cr15, [lr], {10}
   38e34:			; <UNDEFINED> instruction: 0xf00a4628
   38e38:	pld	[r9, fp	; <illegal shifter operand>]
   38e3c:	svclt	0x0000e9d4
   38e40:	andeq	sp, r3, r0, lsl #23
   38e44:	andeq	r3, r3, r8, lsr r1
   38e48:	andeq	r4, r3, r0, lsl #4
   38e4c:	push	{r0, r1, fp, sp, lr}
   38e50:	strdlt	r4, [r6], r0
   38e54:	ldrdcc	pc, [r4], r3	; <UNPREDICTABLE>
   38e58:	ldrmi	r4, [r8, r5, lsl #12]
   38e5c:	stmdacs	r0, {r1, r2, r9, sl, lr}
   38e60:	svcmi	0x0047d069
   38e64:	ldrbtmi	r6, [pc], #-2176	; 38e6c <__printf_chk@plt+0x26a3c>
   38e68:			; <UNDEFINED> instruction: 0xf0076ab9
   38e6c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
   38e70:	stmdavs	fp!, {r2, r3, r4, r6, ip, lr, pc}
   38e74:			; <UNDEFINED> instruction: 0xf04f4628
   38e78:			; <UNDEFINED> instruction: 0xf8d30900
   38e7c:	ldrmi	r3, [r8, r8, lsr #1]
   38e80:			; <UNDEFINED> instruction: 0xf8d2682a
   38e84:	andls	r2, r4, ip, lsr #1
   38e88:	blls	14a730 <_ZdlPv@@Base+0x106f40>
   38e8c:	ldrmi	r9, [r0, r5, lsl #6]
   38e90:			; <UNDEFINED> instruction: 0xf8d5682a
   38e94:			; <UNDEFINED> instruction: 0xf8c58004
   38e98:	ldmvs	r2, {r2, ip, pc}
   38e9c:	strtmi	r9, [r8], -r4
   38ea0:			; <UNDEFINED> instruction: 0xa010f8dd
   38ea4:			; <UNDEFINED> instruction: 0x46044790
   38ea8:			; <UNDEFINED> instruction: 0xf00a2030
   38eac:	bvs	feeb80a8 <_ZdlPv@@Base+0xfee748b8>
   38eb0:			; <UNDEFINED> instruction: 0xc014f8d5
   38eb4:			; <UNDEFINED> instruction: 0xf8cd4632
   38eb8:	stmiavs	lr!, {sp, pc}^
   38ebc:	stmib	sp, {r0, r2, r8, r9, fp, ip, pc}^
   38ec0:	strls	ip, [r1], -r2, lsl #18
   38ec4:			; <UNDEFINED> instruction: 0xf7ff4607
   38ec8:	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   38ecc:			; <UNDEFINED> instruction: 0x46204639
   38ed0:	ldrdcc	pc, [r0], r3	; <UNPREDICTABLE>
   38ed4:			; <UNDEFINED> instruction: 0x46064798
   38ed8:	eorsle	r2, pc, r0, lsl #16
   38edc:			; <UNDEFINED> instruction: 0xf00a2028
   38ee0:	stmdbvs	sl!, {r0, r1, r5, r6, sl, fp, ip, sp, lr, pc}^
   38ee4:	stmiavs	pc!, {r0, r1, r2, r5, r8, r9, fp, lr}^	; <UNPREDICTABLE>
   38ee8:			; <UNDEFINED> instruction: 0xf503447b
   38eec:	smlalbbvs	r6, r2, r3, r3
   38ef0:	andcs	r4, r0, #4, 12	; 0x400000
   38ef4:	andhi	pc, r4, r0, asr #17
   38ef8:	andvs	r6, r3, r2, lsl #1
   38efc:	orrvs	r6, r2, r2, lsl #2
   38f00:	rsbcs	fp, r4, r7, lsr r1
   38f04:	mrrc2	0, 0, pc, r0, cr10	; <UNPREDICTABLE>
   38f08:			; <UNDEFINED> instruction: 0x46074639
   38f0c:			; <UNDEFINED> instruction: 0xf9ccf7f8
   38f10:	andcs	r4, r0, #29696	; 0x7400
   38f14:	rscvs	r4, r7, r0, lsr #12
   38f18:	stmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
   38f1c:			; <UNDEFINED> instruction: 0xf5035607
   38f20:	rsbvs	r7, r2, #88, 6	; 0x60000001
   38f24:	andlt	r6, r6, r3, lsr #32
   38f28:			; <UNDEFINED> instruction: 0x87f0e8bd
   38f2c:	strtmi	r4, [r0], -ip, lsr #12
   38f30:	pop	{r1, r2, ip, sp, pc}
   38f34:			; <UNDEFINED> instruction: 0x201c87f0
   38f38:	ldc2	0, cr15, [r6], #-40	; 0xffffffd8
   38f3c:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
   38f40:	tstvc	lr, #12582912	; 0xc00000	; <UNPREDICTABLE>
   38f44:	stmib	r0, {r2, r9, sl, lr}^
   38f48:	stmib	r0, {r0, r9, sl, ip, lr}^
   38f4c:	stmib	r0, {r0, r1, r9, sl, sp, lr}^
   38f50:	andvs	r6, r3, r5, lsl #12
   38f54:	andlt	r4, r6, r0, lsr #12
   38f58:			; <UNDEFINED> instruction: 0x87f0e8bd
   38f5c:	rsbsvs	r4, ip, lr, lsr r6
   38f60:			; <UNDEFINED> instruction: 0xe007e7bc
   38f64:			; <UNDEFINED> instruction: 0xf00a4638
   38f68:	pld	[r9, r3, asr #24]
   38f6c:			; <UNDEFINED> instruction: 0x4638e93c
   38f70:	ldc2	0, cr15, [lr], #-40	; 0xffffffd8
   38f74:			; <UNDEFINED> instruction: 0xf00a4620
   38f78:	pld	[r9, fp, lsr ip]
   38f7c:	svclt	0x0000e934
   38f80:	andeq	sp, r3, lr, ror #20
   38f84:	andeq	r3, r3, ip, lsl r0
   38f88:	andeq	r4, r3, r4, ror #1
   38f8c:	andeq	r2, r3, r6, asr #31
   38f90:	blmi	12cb8bc <_ZdlPv@@Base+0x12880cc>
   38f94:	push	{r1, r3, r4, r5, r6, sl, lr}
   38f98:	strdlt	r4, [r6], r0
   38f9c:			; <UNDEFINED> instruction: 0x460458d3
   38fa0:	ldmdavs	fp, {r9, fp, sp, lr}
   38fa4:			; <UNDEFINED> instruction: 0xf04f9305
   38fa8:	bvs	2f9bb0 <_ZdlPv@@Base+0x2b63c0>
   38fac:			; <UNDEFINED> instruction: 0xd1084298
   38fb0:	strmi	r6, [sp], -r2, ror #20
   38fb4:	addsmi	r6, sl, #307200	; 0x4b000
   38fb8:	bvs	fe8ed3cc <_ZdlPv@@Base+0xfe8a9bdc>
   38fbc:	addsmi	r6, sl, #569344	; 0x8b000
   38fc0:	strcs	sp, [r0], -ip
   38fc4:	blmi	f8b8c4 <_ZdlPv@@Base+0xf480d4>
   38fc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   38fcc:	blls	19303c <_ZdlPv@@Base+0x14f84c>
   38fd0:	qdsuble	r4, sl, r1
   38fd4:	andlt	r4, r6, r0, lsr r6
   38fd8:			; <UNDEFINED> instruction: 0x87f0e8bd
   38fdc:	stmibvs	r1!, {r1, r3, r6, r7, r8, fp, sp, lr}^
   38fe0:	ldc2l	7, cr15, [ip], {253}	; 0xfd
   38fe4:	bicslt	r4, r0, r7, lsl #12
   38fe8:	ldrdhi	pc, [r4], -r4
   38fec:	eorscs	r2, r8, r0, lsl #6
   38ff0:			; <UNDEFINED> instruction: 0xf7d96063
   38ff4:	stmdbvs	fp!, {r1, r2, r4, r7, fp, sp, lr, pc}^
   38ff8:	ldrtmi	r6, [r9], -r2, ror #17
   38ffc:	stmib	sp, {r0, r1, r2, r5, r7, r9, fp, sp, lr}^
   39000:	stmib	sp, {r1, fp, ip, sp}^
   39004:	ldmib	r4, {r9, ip, sp, lr}^
   39008:	strmi	r2, [r6], -r8, lsl #6
   3900c:	mcr2	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   39010:	stmib	r6, {r2, r3, r5, r8, r9, fp, lr}^
   39014:	ldrbtmi	r4, [fp], #-1292	; 0xfffffaf4
   39018:	eorsvs	r3, r3, r0, lsr #6
   3901c:	bvs	8f2f6c <_ZdlPv@@Base+0x8af77c>
   39020:	blcs	53674 <_ZdlPv@@Base+0xfe84>
   39024:	ldmib	r2, {r0, r2, r3, r6, r7, ip, lr, pc}^
   39028:	stmibvs	r1!, {r1, r8, r9}^
   3902c:			; <UNDEFINED> instruction: 0xf00769ea
   39030:	strmi	pc, [r1], -fp, lsl #28
   39034:	sbcle	r2, r4, r0, lsl #16
   39038:			; <UNDEFINED> instruction: 0xf005a804
   3903c:			; <UNDEFINED> instruction: 0xf8d4fbdd
   39040:	eorcs	sl, r8, r4
   39044:			; <UNDEFINED> instruction: 0xf8dd6067
   39048:			; <UNDEFINED> instruction: 0xf00a8010
   3904c:	stmdbvs	sl!, {r0, r2, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
   39050:			; <UNDEFINED> instruction: 0xf8d44b1d
   39054:	ldrbtmi	r9, [fp], #-12
   39058:	orrvs	pc, r3, #12582912	; 0xc00000
   3905c:	stmib	r0, {r1, r2, r9, sl, lr}^
   39060:	tstvs	r7, r1, lsl #14
   39064:	smlalbbvs	r6, r2, r7, r1
   39068:			; <UNDEFINED> instruction: 0xf1b96003
   3906c:	andsle	r0, r0, r0, lsl #30
   39070:			; <UNDEFINED> instruction: 0xf00a2064
   39074:			; <UNDEFINED> instruction: 0x4649fb99
   39078:			; <UNDEFINED> instruction: 0xf7f84607
   3907c:	rscsvs	pc, r7, r5, lsl r9	; <UNPREDICTABLE>
   39080:	stmib	r6, {r1, r4, r8, r9, fp, lr}^
   39084:	ldrbtmi	r8, [fp], #-1031	; 0xfffffbf9
   39088:			; <UNDEFINED> instruction: 0xf6036275
   3908c:	eorsvs	r7, r3, r8, ror r3
   39090:			; <UNDEFINED> instruction: 0xf8c0e798
   39094:	ldrb	r9, [r3, ip]!
   39098:	ldm	lr, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3909c:			; <UNDEFINED> instruction: 0xf7d94630
   390a0:			; <UNDEFINED> instruction: 0xf7d9e8d8
   390a4:	ldrtmi	lr, [r8], -r0, lsr #17
   390a8:	blx	fe8f50da <_ZdlPv@@Base+0xfe8b18ea>
   390ac:			; <UNDEFINED> instruction: 0xf00a4630
   390b0:	pld	[r9, pc	; <illegal shifter operand>]
   390b4:			; <UNDEFINED> instruction: 0xe7f9e898
   390b8:	andeq	r4, r3, ip, asr #26
   390bc:	andeq	r0, r0, ip, ror r1
   390c0:	andeq	r4, r3, r8, lsl sp
   390c4:	andeq	r3, r3, r6, ror #31
   390c8:	andeq	r2, r3, lr, lsr #29
   390cc:	andeq	r2, r3, lr, ror lr
   390d0:	rscsmi	lr, r0, #737280	; 0xb4000
   390d4:	ldrmi	r4, [r6], -r4, lsl #12
   390d8:	bls	28b138 <_ZdlPv@@Base+0x247948>
   390dc:	stcls	6, cr4, [r8, #-124]	; 0xffffff84
   390e0:	blls	2ca2c8 <_ZdlPv@@Base+0x286ad8>
   390e4:	addvs	pc, r3, r0, lsl #10
   390e8:	cmnvs	r2, r9, lsl #13
   390ec:	movweq	lr, #2500	; 0x9c4
   390f0:	adcvs	r2, r3, r0, lsl #6
   390f4:			; <UNDEFINED> instruction: 0x61a36123
   390f8:	rsbcs	fp, r4, r5, lsr r1
   390fc:	blx	157512e <_ZdlPv@@Base+0x153193e>
   39100:	strmi	r4, [r5], -r9, lsr #12
   39104:			; <UNDEFINED> instruction: 0xf8d0f7f8
   39108:	strtmi	r9, [r0], -r6, lsl #22
   3910c:	rscvs	r4, r5, sl, lsl #20
   39110:	ldrbtmi	r6, [sl], #-675	; 0xfffffd5d
   39114:			; <UNDEFINED> instruction: 0xf6029b07
   39118:	stmib	r4, {r3, r4, r7, r9, sp}^
   3911c:	rsbvs	r9, r7, #7340032	; 0x700000
   39120:	eorvs	r6, r2, r3, ror #5
   39124:	rscshi	lr, r0, #12386304	; 0xbd0000
   39128:			; <UNDEFINED> instruction: 0xf00a4628
   3912c:	pld	[r9, r1, ror #22]
   39130:	svclt	0x0000e85a
   39134:	andeq	r2, r3, r4, lsr #28
   39138:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   3913c:	mvnsmi	lr, sp, lsr #18
   39140:	strmi	fp, [r0], r4, lsl #1
   39144:	strpl	lr, [lr], #-2525	; 0xfffff623
   39148:	cdpls	15, 0, cr9, cr13, cr10, {0}
   3914c:	strpl	lr, [r2], #-2509	; 0xfffff633
   39150:	strpl	lr, [fp], #-2525	; 0xfffff623
   39154:	strvc	lr, [r0], -sp, asr #19
   39158:	stc2	7, cr15, [r6, #1020]!	; 0x3fc
   3915c:	strbmi	r4, [r0], -r5, lsl #22
   39160:	strpl	lr, [ip], #-2504	; 0xfffff638
   39164:			; <UNDEFINED> instruction: 0x3320447b
   39168:	andcc	pc, r0, r8, asr #17
   3916c:	pop	{r2, ip, sp, pc}
   39170:	svclt	0x000081f0
   39174:	muleq	r3, r8, lr
   39178:	rscsmi	lr, r0, #737280	; 0xb4000
   3917c:	ldrmi	r4, [r7], -r4, lsl #12
   39180:	bls	30b1e4 <_ZdlPv@@Base+0x2c79f4>
   39184:	mcrls	6, 0, r4, cr10, cr13, {0}
   39188:	blls	34a370 <_ZdlPv@@Base+0x306b80>
   3918c:	addvs	pc, r3, r0, lsl #10
   39190:	cmnvs	r2, r9, lsl #13
   39194:	movweq	lr, #2500	; 0x9c4
   39198:	adcvs	r2, r3, r0, lsl #6
   3919c:			; <UNDEFINED> instruction: 0x61a36123
   391a0:	rsbcs	fp, r4, r6, lsr r1
   391a4:	blx	751d6 <_ZdlPv@@Base+0x319e6>
   391a8:			; <UNDEFINED> instruction: 0x46064631
   391ac:			; <UNDEFINED> instruction: 0xf87cf7f8
   391b0:	strtmi	r9, [r0], -r6, lsl #20
   391b4:	rscvs	r4, r6, fp, lsl #22
   391b8:	ldrbtmi	r6, [fp], #-674	; 0xfffffd5e
   391bc:			; <UNDEFINED> instruction: 0x33209a07
   391c0:	strls	lr, [r7, -r4, asr #19]
   391c4:	rscvs	r6, r2, #1342177286	; 0x50000006
   391c8:	eorvs	r9, r3, r8, lsl #20
   391cc:	bls	291e5c <_ZdlPv@@Base+0x24e66c>
   391d0:	pop	{r1, r5, r6, r8, r9, sp, lr}
   391d4:			; <UNDEFINED> instruction: 0x463082f0
   391d8:	blx	2f520a <_ZdlPv@@Base+0x2b1a1a>
   391dc:	stmda	r2, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   391e0:	andeq	r2, r3, ip, ror sp
   391e4:	andeq	r3, r3, r2, asr #28
   391e8:	mvnsmi	lr, #737280	; 0xb4000
   391ec:	svcls	0x000a4604
   391f0:	ldcmi	6, cr4, [r5, #-120]	; 0xffffff88
   391f4:	stmdals	r9, {r8, r9, sp}
   391f8:	rsbvs	r4, r7, r9, lsl #13
   391fc:	svcls	0x0008447d
   39200:	strvs	pc, [r3, #1285]	; 0x505
   39204:	mlavs	r5, r0, r6, r4
   39208:	adcvs	r6, r3, r0, ror #2
   3920c:			; <UNDEFINED> instruction: 0x61a36123
   39210:	mlscs	r4, r7, r1, fp
   39214:	blx	ff275244 <_ZdlPv@@Base+0xff231a54>
   39218:			; <UNDEFINED> instruction: 0x46054639
   3921c:			; <UNDEFINED> instruction: 0xf844f7f8
   39220:	bmi	2d15bc <_ZdlPv@@Base+0x28ddcc>
   39224:	stmib	r4, {r5, r9, sl, lr}^
   39228:	ldrbtmi	r9, [sl], #-2055	; 0xfffff7f9
   3922c:			; <UNDEFINED> instruction: 0xf6026266
   39230:	eorvs	r7, r2, r8, ror r2
   39234:	mvnshi	lr, #12386304	; 0xbd0000
   39238:	ldrb	r6, [r2, r7, ror #1]!
   3923c:			; <UNDEFINED> instruction: 0xf00a4628
   39240:	pld	[r8, r7	; <illegal shifter operand>]
   39244:	svclt	0x0000efd0
   39248:	andeq	r2, r3, r8, lsl #26
   3924c:	ldrdeq	r2, [r3], -sl
   39250:			; <UNDEFINED> instruction: 0x4604b5f8
   39254:			; <UNDEFINED> instruction: 0x46174d14
   39258:	strmi	r9, [lr], -r6, lsl #16
   3925c:	ldrbtmi	r9, [sp], #-2567	; 0xfffff5f9
   39260:	strvs	pc, [r3, #1285]	; 0x505
   39264:	stmib	r4, {r5, r6, r8, sp, lr}^
   39268:	andcs	r5, r0, #0, 4
   3926c:	adcvs	r4, r2, sp, lsl r6
   39270:			; <UNDEFINED> instruction: 0x61a26122
   39274:	rsbcs	fp, r4, r3, lsr r1
   39278:	blx	fe5f52a8 <_ZdlPv@@Base+0xfe5b1ab8>
   3927c:	strmi	r4, [r5], -r9, lsr #12
   39280:			; <UNDEFINED> instruction: 0xf812f7f8
   39284:	andcs	r4, r0, #9216	; 0x2400
   39288:	rscvs	r4, r5, r0, lsr #12
   3928c:	stmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
   39290:			; <UNDEFINED> instruction: 0xf5036707
   39294:	rsbvs	r7, r2, #88, 6	; 0x60000001
   39298:	ldcllt	0, cr6, [r8, #140]!	; 0x8c
   3929c:			; <UNDEFINED> instruction: 0xf00a4628
   392a0:	pld	[r8, r7, lsr #21]
   392a4:	svclt	0x0000efa0
   392a8:	andeq	r2, r3, r6, lsr #25
   392ac:	andeq	r3, r3, r0, ror sp
   392b0:			; <UNDEFINED> instruction: 0x4604b538
   392b4:	movwcs	fp, #424	; 0x1a8
   392b8:	strtmi	r6, [r0], -r2, lsr #16
   392bc:	ldmvs	r3, {r0, r2, r3, r4, r9, sl, lr}
   392c0:	umaalvs	r4, r5, r8, r7
   392c4:	stmdavs	r4!, {r0, r1, r9, sl, lr}^
   392c8:	mvnsle	r2, r0, lsl #24
   392cc:			; <UNDEFINED> instruction: 0x461c605c
   392d0:	strtmi	fp, [fp], -sp, lsr #2
   392d4:	subsvs	r6, ip, sp, ror #16
   392d8:	stccs	6, cr4, [r0, #-112]	; 0xffffff90
   392dc:			; <UNDEFINED> instruction: 0x4618d1f9
   392e0:			; <UNDEFINED> instruction: 0x4603bd38
   392e4:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
   392e8:	ldrlt	fp, [r0, #-328]	; 0xfffffeb8
   392ec:	strtmi	r4, [r0], -r4, lsl #12
   392f0:	stmdavs	r3, {r2, r5, r6, fp, sp, lr}
   392f4:			; <UNDEFINED> instruction: 0x4798685b
   392f8:	mvnsle	r2, r0, lsl #24
   392fc:			; <UNDEFINED> instruction: 0x4770bd10
   39300:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
   39304:	andsvc	pc, lr, #8388608	; 0x800000
   39308:	smlabtcs	r0, r0, r9, lr
   3930c:	stmib	r0, {r9, sp}^
   39310:	stmib	r0, {r1, r9, sp}^
   39314:	orrvs	r2, r2, r4, lsl #4
   39318:	svclt	0x00004770
   3931c:	andeq	r2, r3, r2, lsl #24
   39320:			; <UNDEFINED> instruction: 0x4604b5f8
   39324:			; <UNDEFINED> instruction: 0x46174d1a
   39328:	strmi	r9, [lr], -r6, lsl #16
   3932c:	ldrbtmi	r9, [sp], #-2567	; 0xfffff5f9
   39330:	strvs	pc, [r3, #1285]	; 0x505
   39334:	stmib	r4, {r5, r6, r8, sp, lr}^
   39338:	andcs	r5, r0, #0, 4
   3933c:	adcvs	r4, r2, sp, lsl r6
   39340:			; <UNDEFINED> instruction: 0x61a26122
   39344:	rsbcs	fp, r4, r3, lsr r1
   39348:	blx	bf5378 <_ZdlPv@@Base+0xbb1b88>
   3934c:	strmi	r4, [r5], -r9, lsr #12
   39350:			; <UNDEFINED> instruction: 0xffaaf7f7
   39354:	rscvs	r4, r5, pc, lsl #22
   39358:	stmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3935c:			; <UNDEFINED> instruction: 0xf5036707
   39360:	eorvs	r6, r3, r0, lsr #7
   39364:	strtmi	fp, [r0], -lr, lsl #2
   39368:	stmdbmi	fp, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   3936c:	subcs	pc, pc, r0, asr #12
   39370:			; <UNDEFINED> instruction: 0xf0064479
   39374:	strtmi	pc, [r0], -sp, asr #16
   39378:			; <UNDEFINED> instruction: 0x4620bdf8
   3937c:	blx	feaf7362 <_ZdlPv@@Base+0xfeab3b72>
   39380:	svc	0x0030f7d8
   39384:			; <UNDEFINED> instruction: 0xf00a4628
   39388:	pld	[r8, r3, lsr sl]
   3938c:	svclt	0x0000ef2c
   39390:	ldrdeq	r2, [r3], -r6
   39394:	andeq	r3, r3, r4, lsr #25
   39398:	andeq	r0, r1, r8, ror #16
   3939c:	ldrblt	r6, [r0, #2051]!	; 0x803
   393a0:	bvs	17255b4 <_ZdlPv@@Base+0x16e1dc4>
   393a4:	strmi	r4, [lr], -r4, lsl #12
   393a8:	ldmdblt	r0, {r3, r4, r7, r8, r9, sl, lr}
   393ac:	andlt	r4, r3, r0, lsr #12
   393b0:	ldmdavs	r3!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   393b4:	stmdavs	r7!, {r0, r2, r9, sl, lr}^
   393b8:	strtmi	r2, [fp], #-512	; 0xfffffe00
   393bc:	eorcs	r6, r4, r2, rrx
   393c0:			; <UNDEFINED> instruction: 0xf00a6033
   393c4:	stmiavs	r3!, {r0, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
   393c8:	strtmi	r9, [sl], -r1, lsl #14
   393cc:	strtmi	r6, [r1], -r6, ror #18
   393d0:	strmi	r9, [r5], -r0, lsl #12
   393d4:			; <UNDEFINED> instruction: 0xffa4f7ff
   393d8:	strtmi	r4, [r0], -ip, lsr #12
   393dc:	ldcllt	0, cr11, [r0, #12]!
   393e0:			; <UNDEFINED> instruction: 0xf00a4628
   393e4:	pld	[r8, r5, lsl #20]
   393e8:	svclt	0x0000eefe
   393ec:	addlt	fp, r3, r0, lsr r5
   393f0:	strcs	r4, [r0, #-3090]	; 0xfffff3ee
   393f4:	ldrbtmi	r4, [ip], #-2834	; 0xfffff4ee
   393f8:	strmi	r5, [r4], -r3, ror #17
   393fc:	ldmdavs	fp, {r6, r7, r8, fp, sp, lr}
   39400:			; <UNDEFINED> instruction: 0xf04f9301
   39404:	stmdavs	r3, {r8, r9}
   39408:			; <UNDEFINED> instruction: 0x47986d9b
   3940c:	strls	r4, [r0, #-1641]	; 0xfffff997
   39410:			; <UNDEFINED> instruction: 0xffc4f7ff
   39414:	mvnvs	r6, r2, lsr #16
   39418:	strtmi	r4, [r0], -r3, lsl #12
   3941c:	ldmdavs	r3, {r2, r3, r4, r9, sl, lr}^
   39420:	bmi	24b288 <_ZdlPv@@Base+0x207a98>
   39424:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   39428:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3942c:	subsmi	r9, sl, r1, lsl #22
   39430:	strtmi	sp, [r0], -r2, lsl #2
   39434:	ldclt	0, cr11, [r0, #-12]!
   39438:	mcr	7, 6, pc, cr14, cr8, {6}	; <UNPREDICTABLE>
   3943c:	andeq	r4, r3, sl, ror #17
   39440:	andeq	r0, r0, ip, ror r1
   39444:			; <UNDEFINED> instruction: 0x000348ba
   39448:			; <UNDEFINED> instruction: 0x4604b570
   3944c:	addlt	r6, r4, r0, asr #19
   39450:	stmdavs	r3, {r8, sl, sp}
   39454:			; <UNDEFINED> instruction: 0x4798689b
   39458:	andls	r6, r2, #139264	; 0x22000
   3945c:	eorcs	r4, r4, r1, lsl #12
   39460:			; <UNDEFINED> instruction: 0xf00a9103
   39464:	stmdbvs	r6!, {r0, r5, r7, r8, fp, ip, sp, lr, pc}^
   39468:	stmdbls	r3, {r0, r1, r5, r6, r7, fp, sp, lr}
   3946c:	strls	r9, [r0], -r2, lsl #20
   39470:	strmi	r9, [r4], -r1, lsl #10
   39474:			; <UNDEFINED> instruction: 0xff54f7ff
   39478:	andlt	r4, r4, r0, lsr #12
   3947c:			; <UNDEFINED> instruction: 0x4620bd70
   39480:			; <UNDEFINED> instruction: 0xf9b6f00a
   39484:	mcr	7, 5, pc, cr14, cr8, {6}	; <UNPREDICTABLE>
   39488:	ldmib	sp, {r4, r5, r6, sl, ip, sp, pc}^
   3948c:			; <UNDEFINED> instruction: 0xf8805603
   39490:	blmi	28551c <_ZdlPv@@Base+0x241d2c>
   39494:	eorcs	pc, r0, r0, lsl #17
   39498:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   3949c:			; <UNDEFINED> instruction: 0xf6036046
   394a0:	subvs	r5, r5, #8, 6	; 0x20000000
   394a4:	ldflte	f6, [r0], #-772	; 0xfffffcfc
   394a8:	stmib	r0, {r0, r1, sp, lr}^
   394ac:	stmib	r0, {r1, r9, sp}^
   394b0:	orrvs	r2, r2, r4, lsl #4
   394b4:	svclt	0x00004770
   394b8:	andeq	r2, r3, sl, ror #20
   394bc:	mvnsmi	lr, sp, lsr #18
   394c0:	ldrmi	r4, [r7], -r4, lsl #12
   394c4:	bls	24b524 <_ZdlPv@@Base+0x207d34>
   394c8:	stcls	6, cr4, [r7, #-120]	; 0xffffff88
   394cc:	blls	28a6b4 <_ZdlPv@@Base+0x246ec4>
   394d0:	addvs	pc, r3, r0, lsl #10
   394d4:	cmnvs	r2, r8, lsl #13
   394d8:	movweq	lr, #2500	; 0x9c4
   394dc:	adcvs	r2, r3, r0, lsl #6
   394e0:			; <UNDEFINED> instruction: 0x61a36123
   394e4:	rsbcs	fp, r4, r5, lsr r1
   394e8:			; <UNDEFINED> instruction: 0xf95ef00a
   394ec:	strmi	r4, [r5], -r9, lsr #12
   394f0:	mrc2	7, 6, pc, cr10, cr7, {7}
   394f4:	strtmi	r9, [r0], -r6, lsl #22
   394f8:	rscvs	r4, r5, sl, lsl #20
   394fc:			; <UNDEFINED> instruction: 0xf8c4447a
   39500:			; <UNDEFINED> instruction: 0xf602801c
   39504:			; <UNDEFINED> instruction: 0xf8845208
   39508:			; <UNDEFINED> instruction: 0xf8847020
   3950c:	rsbvs	r6, r3, #33	; 0x21
   39510:	pop	{r1, r5, sp, lr}
   39514:			; <UNDEFINED> instruction: 0x462881f0
   39518:			; <UNDEFINED> instruction: 0xf96af00a
   3951c:	mcr	7, 3, pc, cr2, cr8, {6}	; <UNPREDICTABLE>
   39520:	andeq	r2, r3, r8, lsr sl
   39524:	andeq	r2, r3, r8, lsl #20
   39528:			; <UNDEFINED> instruction: 0x4605b5f8
   3952c:	stmibvs	lr!, {r5, sp}^
   39530:			; <UNDEFINED> instruction: 0xf93af00a
   39534:	blmi	553ae4 <_ZdlPv@@Base+0x5102f4>
   39538:	svcmi	0x001468ed
   3953c:			; <UNDEFINED> instruction: 0xf503447b
   39540:	ldrbtmi	r6, [pc], #-899	; 39548 <__printf_chk@plt+0x27118>
   39544:	strmi	r6, [r4], -r2, asr #2
   39548:	stmib	r0, {r9, sp}^
   3954c:	addvs	r3, r2, r0, lsl #4
   39550:	orrvs	r6, r2, r2, lsl #2
   39554:	rsbcs	fp, r4, r5, lsr r1
   39558:			; <UNDEFINED> instruction: 0xf926f00a
   3955c:	strmi	r4, [r5], -r9, lsr #12
   39560:	mcr2	7, 5, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
   39564:	strtmi	r4, [r0], -sl, lsl #22
   39568:	ldmpl	fp!, {r0, r2, r5, r6, r7, sp, lr}^
   3956c:	movwcc	r6, #33254	; 0x81e6
   39570:	ldcllt	0, cr6, [r8, #140]!	; 0x8c
   39574:	strtmi	lr, [r8], -r2
   39578:			; <UNDEFINED> instruction: 0xf93af00a
   3957c:			; <UNDEFINED> instruction: 0xf00a4620
   39580:	pld	[r8, r7, lsr r9]
   39584:	svclt	0x0000ee30
   39588:	andeq	r2, r3, r8, asr #19
   3958c:	muleq	r3, lr, r7
   39590:	strdeq	r0, [r0], -r4
   39594:			; <UNDEFINED> instruction: 0x4604b5f8
   39598:			; <UNDEFINED> instruction: 0x460e4d11
   3959c:	ldrbtmi	r4, [sp], #-3857	; 0xfffff0ef
   395a0:			; <UNDEFINED> instruction: 0xf5056143
   395a4:	movwcs	r6, #1411	; 0x583
   395a8:	ldrbtmi	r6, [pc], #-5	; 395b0 <__printf_chk@plt+0x27180>
   395ac:	movwcc	lr, #6592	; 0x19c0
   395b0:	tstvs	r3, r5, lsl r6
   395b4:	teqlt	r2, r3, lsl #3
   395b8:			; <UNDEFINED> instruction: 0xf00a2064
   395bc:			; <UNDEFINED> instruction: 0x4629f8f5
   395c0:			; <UNDEFINED> instruction: 0xf7f74605
   395c4:	blmi	278f90 <_ZdlPv@@Base+0x2357a0>
   395c8:	rscvs	r4, r5, r0, lsr #12
   395cc:	strdvs	r5, [r6, #139]!	; 0x8b
   395d0:	eorvs	r3, r3, r8, lsl #6
   395d4:			; <UNDEFINED> instruction: 0x4628bdf8
   395d8:			; <UNDEFINED> instruction: 0xf90af00a
   395dc:	mcr	7, 0, pc, cr2, cr8, {6}	; <UNPREDICTABLE>
   395e0:	andeq	r2, r3, r6, ror #18
   395e4:	andeq	r4, r3, r6, lsr r7
   395e8:	strdeq	r0, [r0], -r4
   395ec:	andcs	fp, r0, #48, 8	; 0x30000000
   395f0:	stcmi	12, cr4, [r8, #-28]	; 0xffffffe4
   395f4:	stmib	r0, {r2, r3, r4, r5, r6, sl, lr}^
   395f8:	sbcvs	r2, r2, r1, lsl #4
   395fc:	andcs	lr, r4, #192, 18	; 0x300000
   39600:	stmdbpl	r2!, {r1, r7, r8, sp, lr}^
   39604:	andcc	fp, r8, #48, 24	; 0x3000
   39608:	andvs	r6, r2, r1, asr #3
   3960c:	svclt	0x00004770
   39610:	andeq	r4, r3, ip, ror #13
   39614:	strdeq	r0, [r0], -r4
   39618:			; <UNDEFINED> instruction: 0x4605b5f8
   3961c:	stmibvs	lr!, {r5, sp}^
   39620:			; <UNDEFINED> instruction: 0xf8c2f00a
   39624:	blmi	553bd4 <_ZdlPv@@Base+0x5103e4>
   39628:	svcmi	0x001468ed
   3962c:			; <UNDEFINED> instruction: 0xf503447b
   39630:	ldrbtmi	r6, [pc], #-899	; 39638 <__printf_chk@plt+0x27208>
   39634:	strmi	r6, [r4], -r2, asr #2
   39638:	stmib	r0, {r9, sp}^
   3963c:	addvs	r3, r2, r0, lsl #4
   39640:	orrvs	r6, r2, r2, lsl #2
   39644:	rsbcs	fp, r4, r5, lsr r1
   39648:			; <UNDEFINED> instruction: 0xf8aef00a
   3964c:	strmi	r4, [r5], -r9, lsr #12
   39650:	mcr2	7, 1, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
   39654:	strtmi	r4, [r0], -sl, lsl #22
   39658:	ldmpl	fp!, {r0, r2, r5, r6, r7, sp, lr}^
   3965c:	movwcc	r6, #33254	; 0x81e6
   39660:	ldcllt	0, cr6, [r8, #140]!	; 0x8c
   39664:	strtmi	lr, [r8], -r2
   39668:			; <UNDEFINED> instruction: 0xf8c2f00a
   3966c:			; <UNDEFINED> instruction: 0xf00a4620
   39670:	pld	[r8, pc	; <illegal shifter operand>]
   39674:	svclt	0x0000edb8
   39678:	ldrdeq	r2, [r3], -r8
   3967c:	andeq	r4, r3, lr, lsr #13
   39680:	andeq	r0, r0, r0, asr #5
   39684:			; <UNDEFINED> instruction: 0x4604b5f8
   39688:			; <UNDEFINED> instruction: 0x460e4d11
   3968c:	ldrbtmi	r4, [sp], #-3857	; 0xfffff0ef
   39690:			; <UNDEFINED> instruction: 0xf5056143
   39694:	movwcs	r6, #1411	; 0x583
   39698:	ldrbtmi	r6, [pc], #-5	; 396a0 <__printf_chk@plt+0x27270>
   3969c:	movwcc	lr, #6592	; 0x19c0
   396a0:	tstvs	r3, r5, lsl r6
   396a4:	teqlt	r2, r3, lsl #3
   396a8:			; <UNDEFINED> instruction: 0xf00a2064
   396ac:			; <UNDEFINED> instruction: 0x4629f87d
   396b0:			; <UNDEFINED> instruction: 0xf7f74605
   396b4:	blmi	278ea0 <_ZdlPv@@Base+0x2356b0>
   396b8:	rscvs	r4, r5, r0, lsr #12
   396bc:	strdvs	r5, [r6, #139]!	; 0x8b
   396c0:	eorvs	r3, r3, r8, lsl #6
   396c4:			; <UNDEFINED> instruction: 0x4628bdf8
   396c8:			; <UNDEFINED> instruction: 0xf892f00a
   396cc:	stc	7, cr15, [sl, #864]	; 0x360
   396d0:	andeq	r2, r3, r6, ror r8
   396d4:	andeq	r4, r3, r6, asr #12
   396d8:	andeq	r0, r0, r0, asr #5
   396dc:	andcs	fp, r0, #48, 8	; 0x30000000
   396e0:	stcmi	12, cr4, [r8, #-28]	; 0xffffffe4
   396e4:	stmib	r0, {r2, r3, r4, r5, r6, sl, lr}^
   396e8:	sbcvs	r2, r2, r1, lsl #4
   396ec:	andcs	lr, r4, #192, 18	; 0x300000
   396f0:	stmdbpl	r2!, {r1, r7, r8, sp, lr}^
   396f4:	andcc	fp, r8, #48, 24	; 0x3000
   396f8:	andvs	r6, r2, r1, asr #3
   396fc:	svclt	0x00004770
   39700:	strdeq	r4, [r3], -ip
   39704:	andeq	r0, r0, r0, asr #5
   39708:	cfstrsmi	mvf11, [r8], {16}
   3970c:	andne	lr, r7, #192, 18	; 0x300000
   39710:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
   39714:	andcs	lr, r2, #192, 18	; 0x300000
   39718:	ldrbvs	pc, [r1], #1284	; 0x504	; <UNPREDICTABLE>
   3971c:	andcs	lr, r4, #192, 18	; 0x300000
   39720:	andmi	lr, r0, #192, 18	; 0x300000
   39724:			; <UNDEFINED> instruction: 0xf85d6182
   39728:	ldrbmi	r4, [r0, -r4, lsl #22]!
   3972c:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   39730:			; <UNDEFINED> instruction: 0x4617b5f8
   39734:			; <UNDEFINED> instruction: 0x46044d12
   39738:	strmi	r9, [lr], -r6, lsl #20
   3973c:			; <UNDEFINED> instruction: 0xf505447d
   39740:	andvs	r6, r5, r3, lsl #11
   39744:	ldrmi	r6, [sp], -r2, asr #2
   39748:	stmib	r0, {r9, sp}^
   3974c:	tstvs	r2, r1, lsl #4
   39750:	teqlt	r3, r2, lsl #3
   39754:			; <UNDEFINED> instruction: 0xf00a2064
   39758:	strtmi	pc, [r9], -r7, lsr #16
   3975c:			; <UNDEFINED> instruction: 0xf7f74605
   39760:	blmi	278df4 <_ZdlPv@@Base+0x235604>
   39764:	rscvs	r4, r5, r0, lsr #12
   39768:	stmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3976c:			; <UNDEFINED> instruction: 0xf5036707
   39770:	ldrdvs	r6, [r3], -r1	; <UNPREDICTABLE>
   39774:			; <UNDEFINED> instruction: 0x4628bdf8
   39778:			; <UNDEFINED> instruction: 0xf83af00a
   3977c:	ldc	7, cr15, [r2, #-864]!	; 0xfffffca0
   39780:	andeq	r2, r3, r8, asr #15
   39784:	muleq	r3, ip, r7
   39788:	cfstrsmi	mvf11, [r8, #-192]	; 0xffffff40
   3978c:	movwcs	r6, #67	; 0x43
   39790:	bicvs	r4, r1, sp, ror r4
   39794:	ldrmi	pc, [r8, #-1541]!	; 0xfffff9fb
   39798:	andvs	r6, r5, r2, lsl #4
   3979c:	movwcc	lr, #10688	; 0x29c0
   397a0:	stmib	r0, {r4, r5, sl, fp, ip, sp, pc}^
   397a4:	orrvs	r3, r3, r4, lsl #6
   397a8:	svclt	0x00004770
   397ac:	andeq	r2, r3, r4, ror r7
   397b0:			; <UNDEFINED> instruction: 0x4604b5f8
   397b4:			; <UNDEFINED> instruction: 0x46174d13
   397b8:	strmi	r9, [lr], -r6, lsl #16
   397bc:	ldrbtmi	r9, [sp], #-2567	; 0xfffff5f9
   397c0:	strvs	pc, [r3, #1285]	; 0x505
   397c4:	stmib	r4, {r5, r6, r8, sp, lr}^
   397c8:	andcs	r5, r0, #0, 4
   397cc:	adcvs	r4, r2, sp, lsl r6
   397d0:			; <UNDEFINED> instruction: 0x61a26122
   397d4:	rsbcs	fp, r4, r3, lsr r1
   397d8:			; <UNDEFINED> instruction: 0xffe6f009
   397dc:	strmi	r4, [r5], -r9, lsr #12
   397e0:	stc2l	7, cr15, [r2, #-988]!	; 0xfffffc24
   397e4:	strtmi	r4, [r0], -r8, lsl #22
   397e8:	ldrbtmi	r6, [fp], #-229	; 0xffffff1b
   397ec:	strvs	lr, [r7, -r4, asr #19]
   397f0:	teqmi	r8, #3145728	; 0x300000	; <UNPREDICTABLE>
   397f4:	ldcllt	0, cr6, [r8, #140]!	; 0x8c
   397f8:			; <UNDEFINED> instruction: 0xf0094628
   397fc:	pld	[r8, r9	; <illegal shifter operand>]
   39800:	svclt	0x0000ecf2
   39804:	andeq	r2, r3, r6, asr #14
   39808:	andeq	r2, r3, sl, lsl r7
   3980c:	cfstrsmi	mvf11, [r8, #-192]	; 0xffffff40
   39810:	movwcs	r6, #67	; 0x43
   39814:	bicvs	r4, r1, sp, ror r4
   39818:	strbcc	pc, [r8, #-1541]!	; 0xfffff9fb	; <UNPREDICTABLE>
   3981c:	andvs	r6, r5, r2, lsl #4
   39820:	movwcc	lr, #10688	; 0x29c0
   39824:	stmib	r0, {r4, r5, sl, fp, ip, sp, pc}^
   39828:	orrvs	r3, r3, r4, lsl #6
   3982c:	svclt	0x00004770
   39830:	strdeq	r2, [r3], -r0
   39834:			; <UNDEFINED> instruction: 0x4604b5f8
   39838:			; <UNDEFINED> instruction: 0x46174d13
   3983c:	strmi	r9, [lr], -r6, lsl #16
   39840:	ldrbtmi	r9, [sp], #-2567	; 0xfffff5f9
   39844:	strvs	pc, [r3, #1285]	; 0x505
   39848:	stmib	r4, {r5, r6, r8, sp, lr}^
   3984c:	andcs	r5, r0, #0, 4
   39850:	adcvs	r4, r2, sp, lsl r6
   39854:			; <UNDEFINED> instruction: 0x61a26122
   39858:	rsbcs	fp, r4, r3, lsr r1
   3985c:			; <UNDEFINED> instruction: 0xffa4f009
   39860:	strmi	r4, [r5], -r9, lsr #12
   39864:	stc2	7, cr15, [r0, #-988]!	; 0xfffffc24
   39868:	strtmi	r4, [r0], -r8, lsl #22
   3986c:	ldrbtmi	r6, [fp], #-229	; 0xffffff1b
   39870:	strvs	lr, [r7, -r4, asr #19]
   39874:	msrcc	SPSR_f, #3145728	; 0x300000
   39878:	ldcllt	0, cr6, [r8, #140]!	; 0x8c
   3987c:			; <UNDEFINED> instruction: 0xf0094628
   39880:	pld	[r8, r7	; <illegal shifter operand>]
   39884:	svclt	0x0000ecb0
   39888:	andeq	r2, r3, r2, asr #13
   3988c:	muleq	r3, r6, r6
   39890:			; <UNDEFINED> instruction: 0x4604b570
   39894:			; <UNDEFINED> instruction: 0x460e4d11
   39898:	movwcs	r6, #323	; 0x143
   3989c:	stmib	r0, {r0, r2, r3, r4, r5, r6, sl, lr}^
   398a0:			; <UNDEFINED> instruction: 0xf5053301
   398a4:	smlabbvs	r3, r3, r5, r6
   398a8:	ldrmi	r6, [r5], -r5
   398ac:	teqlt	r2, r3, lsl #3
   398b0:			; <UNDEFINED> instruction: 0xf0092064
   398b4:	qsub16mi	pc, r9, r9	; <UNPREDICTABLE>
   398b8:			; <UNDEFINED> instruction: 0xf7f74605
   398bc:	blmi	278c98 <_ZdlPv@@Base+0x2354a8>
   398c0:	rscvs	r4, r5, r0, lsr #12
   398c4:	mvnvs	r4, fp, ror r4
   398c8:			; <UNDEFINED> instruction: 0x63a8f603
   398cc:	ldcllt	0, cr6, [r0, #-140]!	; 0xffffff74
   398d0:			; <UNDEFINED> instruction: 0xf0094628
   398d4:	pld	[r8, sp, lsl #31]
   398d8:	svclt	0x0000ec86
   398dc:	andeq	r2, r3, r8, ror #12
   398e0:	andeq	r2, r3, r0, asr #12
   398e4:	bicvs	r4, r1, r6, lsl #20
   398e8:			; <UNDEFINED> instruction: 0xf602447a
   398ec:	andvs	r6, r2, r8, lsr #5
   398f0:	stmib	r0, {r9, sp}^
   398f4:	stmib	r0, {r0, r9, sp}^
   398f8:	stmib	r0, {r0, r1, r9, sp}^
   398fc:	ldrbmi	r2, [r0, -r5, lsl #4]!
   39900:	andeq	r2, r3, ip, lsl r6
   39904:			; <UNDEFINED> instruction: 0x4604b538
   39908:	strcs	fp, [r0, #-336]	; 0xfffffeb0
   3990c:	strtmi	r6, [r0], -r3, lsr #16
   39910:			; <UNDEFINED> instruction: 0x47986c5b
   39914:	movwmi	r6, #22628	; 0x5864
   39918:	mvnsle	r2, r0, lsl #24
   3991c:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   39920:	strtmi	r4, [r8], -r5, lsl #12
   39924:	svclt	0x0000bd38
   39928:	mvnsmi	lr, #737280	; 0xb4000
   3992c:	stcmi	0, cr11, [r2, #-532]!	; 0xfffffdec
   39930:	stcmi	6, cr4, [r2], #-88	; 0xffffffa8
   39934:	blmi	8cab30 <_ZdlPv@@Base+0x887340>
   39938:	stmdbpl	ip!, {r1, r5, r8, r9, sl, fp, lr}
   3993c:	stmdavs	r4!, {r0, r1, r3, r4, r5, r6, sl, lr}
   39940:			; <UNDEFINED> instruction: 0xf04f9403
   39944:	ldmibpl	sl, {sl}^
   39948:	stmib	sp, {r8, r9, sp}^
   3994c:	ldmdavs	r3, {r0, r8, r9, ip, sp}
   39950:	ldmdavs	r3, {r0, r1, r3, sp, lr}
   39954:			; <UNDEFINED> instruction: 0xf8d26033
   39958:	movwlt	r9, #0
   3995c:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   39960:	strmi	sl, [sp], -r1, lsl #30
   39964:	stmdavs	r3!, {r2, r9, sl, lr}
   39968:	strbmi	r4, [r2], -r0, lsr #12
   3996c:	ldcvs	6, cr4, [fp], {57}	; 0x39
   39970:	blls	8b7d8 <_ZdlPv@@Base+0x47fe8>
   39974:	strtmi	r6, [r0], -sl, lsr #16
   39978:	movwls	r4, #5195	; 0x144b
   3997c:	svclt	0x00c8429a
   39980:	blls	d1a34 <_ZdlPv@@Base+0x8e244>
   39984:	strbmi	r6, [fp], #-2098	; 0xfffff7ce
   39988:	addsmi	r9, sl, #134217728	; 0x8000000
   3998c:	ldrhtvs	fp, [r3], -r8
   39990:	blvs	fe713a24 <_ZdlPv@@Base+0xfe6d0234>
   39994:	stmdavs	r4!, {r3, r4, r7, r8, r9, sl, lr}^
   39998:	cfstrscs	mvf4, [r0], {129}	; 0x81
   3999c:	bmi	2ee130 <_ZdlPv@@Base+0x2aa940>
   399a0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   399a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   399a8:	subsmi	r9, sl, r3, lsl #22
   399ac:	andlt	sp, r5, r2, lsl #2
   399b0:	mvnshi	lr, #12386304	; 0xbd0000
   399b4:	ldc	7, cr15, [r0], {216}	; 0xd8
   399b8:	andeq	r4, r3, ip, lsr #7
   399bc:	andeq	r0, r0, ip, ror r1
   399c0:	andeq	r4, r3, r4, lsr #7
   399c4:	andeq	r0, r0, r8, lsl r2
   399c8:	andeq	r4, r3, lr, lsr r3
   399cc:			; <UNDEFINED> instruction: 0xf7ff69c0
   399d0:	svclt	0x0000bfab
   399d4:			; <UNDEFINED> instruction: 0x4605b538
   399d8:	teqlt	r8, r0, lsl #20
   399dc:	and	r2, r0, r0, lsl #8
   399e0:	stmdavs	r3, {r3, r4, r9, sl, lr}^
   399e4:	strmi	r6, [r4], -r4, asr #32
   399e8:	mvnsle	r2, r0, lsl #22
   399ec:			; <UNDEFINED> instruction: 0xf7ff6228
   399f0:	bvs	b39864 <_ZdlPv@@Base+0xaf6074>
   399f4:	tstcs	r0, fp, lsr r1
   399f8:	ldrmi	lr, [r3], -r0
   399fc:	subsvs	r6, r9, sl, asr r8
   39a00:	bcs	4b26c <_ZdlPv@@Base+0x7a7c>
   39a04:	eorvs	sp, fp, #1073741886	; 0x4000003e
   39a08:	svclt	0x0000bd38
   39a0c:	andcs	fp, r0, #48, 8	; 0x30000000
   39a10:	stcmi	12, cr4, [sl, #-36]	; 0xffffffdc
   39a14:	ldrbtmi	r4, [ip], #-2314	; 0xfffff6f6
   39a18:	ldrbtmi	r6, [r9], #-66	; 0xffffffbe
   39a1c:			; <UNDEFINED> instruction: 0xf5016082
   39a20:	stmib	r0, {r2, r4, r6, r7, r8, sp, lr}^
   39a24:	andvs	r2, r1, r3, lsl #4
   39a28:	andcs	lr, r5, #192, 18	; 0x300000
   39a2c:	stmdbpl	r2!, {r1, r6, r7, r8, sp, lr}^
   39a30:	ldmdavs	r2, {r4, r5, sl, fp, ip, sp, pc}
   39a34:	ldrbmi	r6, [r0, -r2, lsl #4]!
   39a38:	andeq	r4, r3, sl, asr #5
   39a3c:	andeq	r0, r0, r4, asr #3
   39a40:	andeq	r3, r3, r2, ror #11
   39a44:	ldrblt	r4, [r0, #-2837]!	; 0xfffff4eb
   39a48:	mrcmi	4, 0, r4, cr5, cr11, {3}
   39a4c:	orrvs	pc, r3, #12582912	; 0xc00000
   39a50:	strmi	r6, [r4], -r2, asr #2
   39a54:	andvs	r2, r3, r0, lsl #4
   39a58:	andcs	lr, r1, #192, 18	; 0x300000
   39a5c:	tstvs	r2, sp, lsl #12
   39a60:	orrvs	r4, r2, lr, ror r4
   39a64:	rsbcs	fp, r4, r1, lsr r1
   39a68:	cdp2	0, 9, cr15, cr14, cr9, {0}
   39a6c:	strmi	r4, [r5], -r9, lsr #12
   39a70:	ldc2	7, cr15, [sl], {247}	; 0xf7
   39a74:	tstcs	r0, fp, lsl #20
   39a78:	strtmi	r4, [r0], -fp, lsl #22
   39a7c:	ldrbtmi	r6, [fp], #-229	; 0xffffff1b
   39a80:			; <UNDEFINED> instruction: 0xf50361e1
   39a84:	ldrdvs	r6, [r3], -r4	; <UNPREDICTABLE>
   39a88:	ldmdavs	fp, {r0, r1, r4, r5, r7, fp, ip, lr}
   39a8c:	lfmlt	f6, 2, [r0, #-140]!	; 0xffffff74
   39a90:			; <UNDEFINED> instruction: 0xf0094628
   39a94:	pld	[r8, sp, lsr #29]
   39a98:	svclt	0x0000eba6
   39a9c:			; <UNDEFINED> instruction: 0x000324bc
   39aa0:	andeq	r4, r3, r0, lsl #5
   39aa4:	andeq	r0, r0, r4, asr #3
   39aa8:	andeq	r3, r3, lr, ror r5
   39aac:	ldrlt	fp, [r8, #-425]!	; 0xfffffe57
   39ab0:	stmdavs	fp, {r2, r9, sl, lr}
   39ab4:	strmi	r4, [sp], -r8, lsl #12
   39ab8:			; <UNDEFINED> instruction: 0x479869db
   39abc:	addsmi	r6, r8, #143360	; 0x23000
   39ac0:	svclt	0x00c869e3
   39ac4:	cmplt	fp, r0, lsr #4
   39ac8:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}^
   39acc:	mvnsle	r2, r0, lsl #22
   39ad0:	movwcs	r3, #516	; 0x204
   39ad4:	andsvs	r6, r5, fp, rrx
   39ad8:			; <UNDEFINED> instruction: 0x4770bd38
   39adc:	andseq	pc, ip, #4, 2
   39ae0:	svclt	0x0000e7f7
   39ae4:			; <UNDEFINED> instruction: 0x4604b5f8
   39ae8:	cdpmi	0, 1, cr2, cr15, cr4, {1}
   39aec:	cdp2	0, 5, cr15, cr12, cr9, {0}
   39af0:	stmiavs	r7!, {r0, r5, r6, r8, fp, sp, lr}^
   39af4:	blmi	7822fc <_ZdlPv@@Base+0x73eb0c>
   39af8:	ldrbtmi	r4, [fp], #-1150	; 0xfffffb82
   39afc:	orrvs	pc, r3, #12582912	; 0xc00000
   39b00:	strmi	r6, [r5], -r1, asr #2
   39b04:	andcc	lr, r0, #192, 18	; 0x300000
   39b08:	smlabbvs	r2, r2, r0, r6
   39b0c:	teqlt	r7, r2, lsl #3
   39b10:			; <UNDEFINED> instruction: 0xf0092064
   39b14:	ldrtmi	pc, [r9], -r9, asr #28	; <UNPREDICTABLE>
   39b18:			; <UNDEFINED> instruction: 0xf7f74607
   39b1c:	bmi	578a38 <_ZdlPv@@Base+0x535248>
   39b20:	blmi	541f28 <_ZdlPv@@Base+0x4fe738>
   39b24:	ldrbtmi	r6, [fp], #-239	; 0xffffff11
   39b28:			; <UNDEFINED> instruction: 0xf50361e9
   39b2c:	ldrdvs	r6, [fp], -r4	; <UNPREDICTABLE>
   39b30:	stmibvs	r4!, {r0, r1, r4, r5, r7, fp, ip, lr}^
   39b34:	eorvs	r6, fp, #1769472	; 0x1b0000
   39b38:	stmdavs	r3!, {r2, r4, r6, r8, ip, sp, pc}
   39b3c:	ldmvs	fp, {r5, r9, sl, lr}
   39b40:			; <UNDEFINED> instruction: 0x46014798
   39b44:			; <UNDEFINED> instruction: 0xf7ff4628
   39b48:	stmdavs	r4!, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   39b4c:	mvnsle	r2, r0, lsl #24
   39b50:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   39b54:	ldrtmi	lr, [r8], -r2
   39b58:	cdp2	0, 4, cr15, cr10, cr9, {0}
   39b5c:			; <UNDEFINED> instruction: 0xf0094628
   39b60:	pld	[r8, r7, asr #28]
   39b64:	svclt	0x0000eb40
   39b68:	andeq	r4, r3, r8, ror #3
   39b6c:	andeq	r2, r3, sl, lsl #8
   39b70:	andeq	r0, r0, r4, asr #3
   39b74:	ldrdeq	r3, [r3], -r6
   39b78:	andcs	fp, r0, #48, 8	; 0x30000000
   39b7c:	stcmi	12, cr4, [sl, #-36]	; 0xffffffdc
   39b80:	ldrbtmi	r4, [ip], #-2314	; 0xfffff6f6
   39b84:	ldrbtmi	r6, [r9], #-66	; 0xffffffbe
   39b88:			; <UNDEFINED> instruction: 0xf5016082
   39b8c:	stmib	r0, {r5, r6, r7, r8, ip, sp, lr}^
   39b90:	andvs	r2, r1, r3, lsl #4
   39b94:	andcs	lr, r5, #192, 18	; 0x300000
   39b98:	stmdbpl	r2!, {r1, r6, r7, r8, sp, lr}^
   39b9c:	ldmdavs	r2, {r4, r5, sl, fp, ip, sp, pc}
   39ba0:	ldrbmi	r6, [r0, -r2, lsl #4]!
   39ba4:	andeq	r4, r3, lr, asr r1
   39ba8:	andeq	r0, r0, r4, asr #3
   39bac:	andeq	r3, r3, r6, ror r4
   39bb0:	ldrblt	r4, [r0, #-2837]!	; 0xfffff4eb
   39bb4:	mrcmi	4, 0, r4, cr5, cr11, {3}
   39bb8:	orrvs	pc, r3, #12582912	; 0xc00000
   39bbc:	strmi	r6, [r4], -r2, asr #2
   39bc0:	andvs	r2, r3, r0, lsl #4
   39bc4:	andcs	lr, r1, #192, 18	; 0x300000
   39bc8:	tstvs	r2, sp, lsl #12
   39bcc:	orrvs	r4, r2, lr, ror r4
   39bd0:	rsbcs	fp, r4, r1, lsr r1
   39bd4:	stc2l	0, cr15, [r8, #36]!	; 0x24
   39bd8:	strmi	r4, [r5], -r9, lsr #12
   39bdc:	blx	1977bc2 <_ZdlPv@@Base+0x19343d2>
   39be0:	tstcs	r0, fp, lsl #20
   39be4:	strtmi	r4, [r0], -fp, lsl #22
   39be8:	ldrbtmi	r6, [fp], #-229	; 0xffffff1b
   39bec:			; <UNDEFINED> instruction: 0xf50361e1
   39bf0:	eorvs	r7, r3, r0, ror #7
   39bf4:	ldmdavs	fp, {r0, r1, r4, r5, r7, fp, ip, lr}
   39bf8:	lfmlt	f6, 2, [r0, #-140]!	; 0xffffff74
   39bfc:			; <UNDEFINED> instruction: 0xf0094628
   39c00:	pld	[r8, r7	; <illegal shifter operand>]
   39c04:	svclt	0x0000eaf0
   39c08:	andeq	r2, r3, r0, asr r3
   39c0c:	andeq	r4, r3, r4, lsl r1
   39c10:	andeq	r0, r0, r4, asr #3
   39c14:	andeq	r3, r3, r2, lsl r4
   39c18:	ldrlt	fp, [r8, #-369]!	; 0xfffffe8f
   39c1c:	stmdavs	fp, {r0, r2, r9, sl, lr}
   39c20:	strmi	r4, [ip], -r8, lsl #12
   39c24:			; <UNDEFINED> instruction: 0x479869db
   39c28:	addsmi	r6, r8, #176128	; 0x2b000
   39c2c:	svclt	0x00c869eb
   39c30:	rsbvs	r6, r3, r8, lsr #4
   39c34:	ldflts	f6, [r8, #-944]!	; 0xfffffc50
   39c38:	svclt	0x00004770
   39c3c:	cfstrsmi	mvf11, [r8, #-192]	; 0xffffff40
   39c40:	movwcs	r6, #67	; 0x43
   39c44:	bicvs	r4, r1, sp, ror r4
   39c48:	ldrbvc	pc, [r2, #-1285]	; 0xfffffafb	; <UNPREDICTABLE>
   39c4c:	andvs	r6, r5, r2, asr #4
   39c50:	ldclt	0, cr6, [r0], #-524	; 0xfffffdf4
   39c54:	movwcc	lr, #18880	; 0x49c0
   39c58:	sbcvs	r6, r3, r3, lsl #3
   39c5c:	ldrbmi	r8, [r0, -r3, lsl #8]!
   39c60:	andeq	r2, r3, r0, asr #5
   39c64:	mvnsmi	lr, sp, lsr #18
   39c68:	ldrmi	r4, [r7], -r4, lsl #12
   39c6c:	bls	24bccc <_ZdlPv@@Base+0x2084dc>
   39c70:	stcls	6, cr4, [r7, #-120]	; 0xffffff88
   39c74:	blls	28ae5c <_ZdlPv@@Base+0x24766c>
   39c78:	addvs	pc, r3, r0, lsl #10
   39c7c:	cmnvs	r2, r8, lsl #13
   39c80:	movweq	lr, #2500	; 0x9c4
   39c84:	adcvs	r2, r3, r0, lsl #6
   39c88:			; <UNDEFINED> instruction: 0x61a36123
   39c8c:	rsbcs	fp, r4, r5, lsr r1
   39c90:	stc2	0, cr15, [sl, #36]	; 0x24
   39c94:	strmi	r4, [r5], -r9, lsr #12
   39c98:	blx	1f7c7e <_ZdlPv@@Base+0x1b448e>
   39c9c:	strtmi	r9, [r0], -r6, lsl #22
   39ca0:	rscvs	r4, r5, sl, lsl #20
   39ca4:			; <UNDEFINED> instruction: 0xf8c4447a
   39ca8:			; <UNDEFINED> instruction: 0xf502801c
   39cac:			; <UNDEFINED> instruction: 0xf8847252
   39cb0:			; <UNDEFINED> instruction: 0xf8847020
   39cb4:	rsbvs	r6, r3, #33	; 0x21
   39cb8:	pop	{r1, r5, sp, lr}
   39cbc:			; <UNDEFINED> instruction: 0x462881f0
   39cc0:	ldc2	0, cr15, [r6, #36]	; 0x24
   39cc4:	b	fe3f7c2c <_ZdlPv@@Base+0xfe3b443c>
   39cc8:	muleq	r3, r0, r2
   39ccc:	andeq	r2, r3, r0, ror #4
   39cd0:			; <UNDEFINED> instruction: 0x4604b5f8
   39cd4:	strmi	r9, [pc], -r6, lsl #28
   39cd8:	cmpvs	r3, r0, lsl sp
   39cdc:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
   39ce0:			; <UNDEFINED> instruction: 0xf5056046
   39ce4:	addvs	r6, r3, r3, lsl #11
   39ce8:	ldrmi	r6, [r5], -r5
   39cec:	orrvs	r6, r3, r3, lsl #2
   39cf0:	rsbcs	fp, r4, r2, lsr r1
   39cf4:	ldc2l	0, cr15, [r8, #-36]	; 0xffffffdc
   39cf8:	strmi	r4, [r5], -r9, lsr #12
   39cfc:	blx	ff577ce0 <_ZdlPv@@Base+0xff5344f0>
   39d00:	strtmi	r4, [r0], -r7, lsl #22
   39d04:	ldrbtmi	r6, [fp], #-229	; 0xffffff1b
   39d08:			; <UNDEFINED> instruction: 0xf50361e7
   39d0c:	mlavs	r3, sp, r3, r6
   39d10:			; <UNDEFINED> instruction: 0x4628bdf8
   39d14:	stc2l	0, cr15, [ip, #-36]!	; 0xffffffdc
   39d18:	b	1977c80 <_ZdlPv@@Base+0x1934490>
   39d1c:	andeq	r2, r3, r6, lsr #4
   39d20:	strdeq	r2, [r3], -lr
   39d24:	cfstrsmi	mvf11, [r8], {16}
   39d28:	andcs	r6, r0, #66	; 0x42
   39d2c:	bicvs	r4, r1, ip, ror r4
   39d30:	ldrvs	pc, [sp], #1284	; 0x504
   39d34:	andcs	lr, r2, #192, 18	; 0x300000
   39d38:	stmib	r0, {r2, sp, lr}^
   39d3c:			; <UNDEFINED> instruction: 0xf85d2204
   39d40:	orrvs	r4, r2, r4, lsl #22
   39d44:	svclt	0x00004770
   39d48:	ldrdeq	r2, [r3], -r8
   39d4c:			; <UNDEFINED> instruction: 0x4604b5f8
   39d50:	strmi	r9, [pc], -r6, lsl #28
   39d54:	cmpvs	r3, r1, lsl sp
   39d58:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
   39d5c:			; <UNDEFINED> instruction: 0xf5056046
   39d60:	addvs	r6, r3, r3, lsl #11
   39d64:	ldrmi	r6, [r5], -r5
   39d68:	orrvs	r6, r3, r3, lsl #2
   39d6c:	rsbcs	fp, r4, r2, lsr r1
   39d70:	ldc2	0, cr15, [sl, #-36]	; 0xffffffdc
   39d74:	strmi	r4, [r5], -r9, lsr #12
   39d78:	blx	fe5f7d5c <_ZdlPv@@Base+0xfe5b456c>
   39d7c:	andcs	r4, r0, #8, 22	; 0x2000
   39d80:	rscvs	r4, r5, r0, lsr #12
   39d84:	mvnvs	r4, fp, ror r4
   39d88:			; <UNDEFINED> instruction: 0x63b7f503
   39d8c:	eorvs	r6, r3, r2, lsr #4
   39d90:			; <UNDEFINED> instruction: 0x4628bdf8
   39d94:	stc2	0, cr15, [ip, #-36]!	; 0xffffffdc
   39d98:	b	977d00 <_ZdlPv@@Base+0x934510>
   39d9c:	andeq	r2, r3, sl, lsr #3
   39da0:	andeq	r2, r3, r0, lsl #3
   39da4:	cfstrsmi	mvf11, [r8], {16}
   39da8:	andcs	r6, r0, #66	; 0x42
   39dac:	bicvs	r4, r1, ip, ror r4
   39db0:	ldrtvs	pc, [r7], #1284	; 0x504	; <UNPREDICTABLE>
   39db4:	andcs	lr, r2, #192, 18	; 0x300000
   39db8:	stmib	r0, {r2, sp, lr}^
   39dbc:			; <UNDEFINED> instruction: 0xf85d2204
   39dc0:	orrvs	r4, r2, r4, lsl #22
   39dc4:	ldrbmi	r6, [r0, -r2, lsl #4]!
   39dc8:	andeq	r2, r3, r8, asr r1
   39dcc:	lsrlt	fp, r8, r5
   39dd0:	strmi	r4, [r4], -fp, lsl #26
   39dd4:	stmdavs	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}
   39dd8:	ldclvs	6, cr4, [fp], {32}
   39ddc:	stmdacs	r1, {r3, r4, r7, r8, r9, sl, lr}
   39de0:	andle	r4, fp, r3, lsl #12
   39de4:	strtmi	r2, [r9], -r2, lsl #22
   39de8:	rscsmi	pc, r9, r0, asr #12
   39dec:			; <UNDEFINED> instruction: 0xb12bd002
   39df0:	blx	3f5e0e <_ZdlPv@@Base+0x3b261e>
   39df4:	stccs	8, cr6, [r0], {100}	; 0x64
   39df8:	movwcs	sp, #8685	; 0x21ed
   39dfc:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
   39e00:	andeq	pc, r0, r4, lsl #28
   39e04:			; <UNDEFINED> instruction: 0xf7ff69c0
   39e08:	svclt	0x0000bfe1
   39e0c:			; <UNDEFINED> instruction: 0x4604b5f8
   39e10:			; <UNDEFINED> instruction: 0x46174d14
   39e14:	strmi	r9, [lr], -r6, lsl #16
   39e18:	ldrbtmi	r9, [sp], #-2567	; 0xfffff5f9
   39e1c:	strvs	pc, [r3, #1285]	; 0x505
   39e20:	stmib	r4, {r5, r6, r8, sp, lr}^
   39e24:	andcs	r5, r0, #0, 4
   39e28:	adcvs	r4, r2, sp, lsl r6
   39e2c:			; <UNDEFINED> instruction: 0x61a26122
   39e30:	rsbcs	fp, r4, r3, lsr r1
   39e34:	ldc2	0, cr15, [r8], #36	; 0x24
   39e38:	strmi	r4, [r5], -r9, lsr #12
   39e3c:	blx	d77e20 <_ZdlPv@@Base+0xd34630>
   39e40:	andcs	r4, r0, #9216	; 0x2400
   39e44:	rscvs	r4, r5, r0, lsr #12
   39e48:	mvnvs	r4, fp, ror r4
   39e4c:	mvnvs	pc, #12582912	; 0xc00000
   39e50:	strthi	r6, [r2], #-615	; 0xfffffd99
   39e54:	ldcllt	0, cr6, [r8, #140]!	; 0x8c
   39e58:			; <UNDEFINED> instruction: 0xf0094628
   39e5c:	pld	[r8, r9, asr #25]
   39e60:	svclt	0x0000e9c2
   39e64:	andeq	r2, r3, sl, ror #1
   39e68:	strheq	r2, [r3], -ip
   39e6c:	cfstrsmi	mvf11, [r8, #-192]	; 0xffffff40
   39e70:	movwcs	r6, #67	; 0x43
   39e74:	bicvs	r4, r1, sp, ror r4
   39e78:	strbvs	pc, [fp, #1285]!	; 0x505	; <UNPREDICTABLE>
   39e7c:	andvs	r6, r5, r2, asr #4
   39e80:	ldclt	0, cr6, [r0], #-524	; 0xfffffdf4
   39e84:	movwcc	lr, #18880	; 0x49c0
   39e88:	sbcvs	r6, r3, r3, lsl #3
   39e8c:	ldrbmi	r8, [r0, -r3, lsl #8]!
   39e90:	muleq	r3, r0, r0
   39e94:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   39e98:	svclt	0x00004718
   39e9c:	ldrbtmi	lr, [r0], #2349	; 0x92d
   39ea0:	ldrmi	r4, [lr], -r4, lsl #12
   39ea4:	blls	24bf18 <_ZdlPv@@Base+0x208728>
   39ea8:	stcls	6, cr4, [r7, #-552]	; 0xfffffdd8
   39eac:			; <UNDEFINED> instruction: 0xf5004478
   39eb0:	ldrmi	r6, [r7], -r3, lsl #1
   39eb4:	movwcs	r6, #355	; 0x163
   39eb8:	movweq	lr, #2500	; 0x9c4
   39ebc:			; <UNDEFINED> instruction: 0x612360a3
   39ec0:	teqlt	r5, r3, lsr #3
   39ec4:			; <UNDEFINED> instruction: 0xf0092064
   39ec8:	strtmi	pc, [r9], -pc, ror #24
   39ecc:			; <UNDEFINED> instruction: 0xf7f74605
   39ed0:	rscvs	pc, r5, fp, ror #19
   39ed4:	ldcmi	6, cr4, [r0, #-128]	; 0xffffff80
   39ed8:	ldrbtmi	r4, [sp], #-1617	; 0xfffff9af
   39edc:	ldrbvc	pc, [ip, #517]!	; 0x205	; <UNPREDICTABLE>
   39ee0:	blpl	777fe8 <_ZdlPv@@Base+0x7347f8>
   39ee4:	blx	fee77e88 <_ZdlPv@@Base+0xfee34698>
   39ee8:	movwcs	r9, #6662	; 0x1a06
   39eec:	strtvs	r4, [r7], #-1568	; 0xfffff9e0
   39ef0:	strtvs	r6, [r2], #1126	; 0x466
   39ef4:			; <UNDEFINED> instruction: 0x61a39a09
   39ef8:	pop	{r1, r5, r6, r7, sl, sp, lr}
   39efc:			; <UNDEFINED> instruction: 0x462884f0
   39f00:	ldc2l	0, cr15, [r6], #-36	; 0xffffffdc
   39f04:	stmdb	lr!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39f08:			; <UNDEFINED> instruction: 0xf7f64620
   39f0c:	pld	[r8, r3, ror #27]
   39f10:	svclt	0x0000e96a
   39f14:	andeq	r2, r3, r8, asr r0
   39f18:	andeq	r3, r3, r2, lsr #2
   39f1c:			; <UNDEFINED> instruction: 0x4604b570
   39f20:	subscs	fp, r0, r4, lsl #1
   39f24:	mcrr2	0, 0, pc, r0, cr9	; <UNPREDICTABLE>
   39f28:	stmiavs	r2!, {r0, r1, r5, r6, r7, sl, fp, sp, lr}^
   39f2c:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
   39f30:	movwls	r6, #14694	; 0x3966
   39f34:	stmib	sp, {r0, r1, r5, r7, sl, fp, sp, lr}^
   39f38:	movwls	r2, #1537	; 0x601
   39f3c:	tstcs	r0, #212, 18	; 0x350000
   39f40:			; <UNDEFINED> instruction: 0xf7ff4605
   39f44:	strtmi	pc, [r8], -fp, lsr #31
   39f48:	ldcllt	0, cr11, [r0, #-16]!
   39f4c:			; <UNDEFINED> instruction: 0xf0094628
   39f50:	pld	[r8, pc, asr #24]
   39f54:	svclt	0x0000e948
   39f58:			; <UNDEFINED> instruction: 0x4604b510
   39f5c:	ldmib	r4, {r3, r9, sl, lr}^
   39f60:	addlt	r3, r2, r2, lsl r1
   39f64:	tstls	r0, r2, ror #24
   39f68:			; <UNDEFINED> instruction: 0xf7fd6c21
   39f6c:	mullt	r2, sp, lr
   39f70:	svclt	0x0000bd10
   39f74:	ldrmi	r4, [r1], -r8, lsl #12
   39f78:	svclt	0x001cf7fc
   39f7c:	andcs	r6, sl, r9, asr #19
   39f80:	ldmdblt	r6!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39f84:			; <UNDEFINED> instruction: 0x4604b538
   39f88:	movwcs	r4, #3343	; 0xd0f
   39f8c:	eorcc	r6, r4, r1, asr #3
   39f90:			; <UNDEFINED> instruction: 0xf840447d
   39f94:			; <UNDEFINED> instruction: 0xf6052c04
   39f98:	ldrmi	r1, [sl], -r8, asr #11
   39f9c:	eorvs	r4, r5, r9, lsl r6
   39fa0:	stmib	r4, {r0, r1, r5, r6, sp, lr}^
   39fa4:	stmib	r4, {r1, r8, r9, ip, sp}^
   39fa8:			; <UNDEFINED> instruction: 0x61a33304
   39fac:	blx	ffb75fdc <_ZdlPv@@Base+0xffb327ec>
   39fb0:	strtmi	r2, [r0], -r0, lsl #6
   39fb4:	eorcc	pc, r8, r4, lsl #17
   39fb8:	lfmlt	f6, 4, [r8, #-908]!	; 0xfffffc74
   39fbc:			; <UNDEFINED> instruction: 0xf7f64620
   39fc0:	pld	[r8, r9, lsl #27]
   39fc4:	svclt	0x0000e910
   39fc8:	andeq	r1, r3, r4, ror pc
   39fcc:	cfstrsmi	mvf11, [fp, #-192]	; 0xffffff40
   39fd0:	tstcs	r2, r1, asr #4
   39fd4:			; <UNDEFINED> instruction: 0xf880447d
   39fd8:			; <UNDEFINED> instruction: 0xf6052028
   39fdc:	andcs	r1, r1, #200, 10	; 0x32000000
   39fe0:	movwcs	r6, #707	; 0x2c3
   39fe4:	stmib	r0, {r0, r2, sp, lr}^
   39fe8:	ldflts	f2, [r0], #-24	; 0xffffffe8
   39fec:	movwcc	lr, #6592	; 0x19c0
   39ff0:	movwcc	lr, #14784	; 0x39c0
   39ff4:	andvs	r6, r3, #-1073741808	; 0xc0000010
   39ff8:	svclt	0x00004770
   39ffc:	andeq	r1, r3, r0, lsr pc
   3a000:	mvnsmi	lr, #737280	; 0xb4000
   3a004:	ldrmi	r4, [lr], -r4, lsl #12
   3a008:	blls	30c068 <_ZdlPv@@Base+0x2c8878>
   3a00c:	stcls	6, cr4, [sl, #-60]	; 0xffffffc4
   3a010:			; <UNDEFINED> instruction: 0xf5004478
   3a014:			; <UNDEFINED> instruction: 0xf89d6083
   3a018:	cmnvs	r3, r0, lsr #32
   3a01c:	movwcs	r4, #1681	; 0x691
   3a020:	movweq	lr, #2500	; 0x9c4
   3a024:			; <UNDEFINED> instruction: 0x612360a3
   3a028:	teqlt	r5, r3, lsr #3
   3a02c:			; <UNDEFINED> instruction: 0xf0092064
   3a030:			; <UNDEFINED> instruction: 0x4629fbbb
   3a034:			; <UNDEFINED> instruction: 0xf7f74605
   3a038:	blls	2b851c <_ZdlPv@@Base+0x274d2c>
   3a03c:	bmi	2cb8c4 <_ZdlPv@@Base+0x2880d4>
   3a040:	ldrbtmi	r6, [sl], #-229	; 0xffffff1b
   3a044:	strls	lr, [r7, -r4, asr #19]
   3a048:	sbcne	pc, r8, #2097152	; 0x200000
   3a04c:			; <UNDEFINED> instruction: 0xf8846266
   3a050:	rscvs	r8, r3, #40	; 0x28
   3a054:	pop	{r1, r5, sp, lr}
   3a058:			; <UNDEFINED> instruction: 0x462883f8
   3a05c:	blx	ff27608a <_ZdlPv@@Base+0xff23289a>
   3a060:	stmia	r0, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a064:	strdeq	r1, [r3], -r4
   3a068:	andeq	r1, r3, r2, asr #29
   3a06c:	movwcs	r4, #2573	; 0xa0d
   3a070:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
   3a074:	addvs	pc, r6, #8388608	; 0x800000
   3a078:	stmib	r0, {r2, r9, sl, lr}^
   3a07c:	stmib	r0, {r0, r8, r9, ip, sp}^
   3a080:	stmib	r0, {r0, r1, r8, r9, ip, sp}^
   3a084:			; <UNDEFINED> instruction: 0xf8403305
   3a088:			; <UNDEFINED> instruction: 0xf0092b1c
   3a08c:	andcs	pc, r0, #700	; 0x2bc
   3a090:	strtmi	r2, [r0], -r1, lsl #6
   3a094:			; <UNDEFINED> instruction: 0x61a362a2
   3a098:			; <UNDEFINED> instruction: 0x4620bd10
   3a09c:	ldc2	7, cr15, [sl, #-984]	; 0xfffffc28
   3a0a0:	stmia	r0!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a0a4:	andeq	r2, r3, sl, lsl #31
   3a0a8:	movwcs	fp, #1392	; 0x570
   3a0ac:	strmi	r4, [r4], -sp, lsl #26
   3a0b0:	movwcc	lr, #6592	; 0x19c0
   3a0b4:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
   3a0b8:	movwcc	lr, #14784	; 0x39c0
   3a0bc:	strvs	pc, [r6, #1285]	; 0x505
   3a0c0:	movwcc	lr, #22976	; 0x59c0
   3a0c4:	blpl	7781cc <_ZdlPv@@Base+0x7349dc>
   3a0c8:			; <UNDEFINED> instruction: 0xffe2f009
   3a0cc:			; <UNDEFINED> instruction: 0xf386fab6
   3a0d0:	adcvs	r4, r6, #32, 12	; 0x2000000
   3a0d4:			; <UNDEFINED> instruction: 0x61a3095b
   3a0d8:			; <UNDEFINED> instruction: 0x4620bd70
   3a0dc:	ldc2l	7, cr15, [sl], #984	; 0x3d8
   3a0e0:	stm	r0, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a0e4:	andeq	r2, r3, r6, asr #30
   3a0e8:			; <UNDEFINED> instruction: 0x4604b5f8
   3a0ec:			; <UNDEFINED> instruction: 0x460e4d18
   3a0f0:	movwcs	r6, #323	; 0x143
   3a0f4:	svcls	0x0006447d
   3a0f8:	strvs	pc, [r3, #1285]	; 0x505
   3a0fc:	movwcc	lr, #6592	; 0x19c0
   3a100:	ldrmi	r6, [r5], -r5
   3a104:	orrvs	r6, r3, r3, lsl #2
   3a108:	rsbcs	fp, r4, r2, lsr r1
   3a10c:	blx	137613a <_ZdlPv@@Base+0x133294a>
   3a110:	strmi	r4, [r5], -r9, lsr #12
   3a114:			; <UNDEFINED> instruction: 0xf8c8f7f7
   3a118:	strtmi	r4, [r0], -lr, lsl #22
   3a11c:	ldrtmi	r6, [r1], -r5, ror #1
   3a120:			; <UNDEFINED> instruction: 0xf503447b
   3a124:			; <UNDEFINED> instruction: 0xf8406386
   3a128:			; <UNDEFINED> instruction: 0xf0093b1c
   3a12c:	blx	fee39ff8 <_ZdlPv@@Base+0xfedf6808>
   3a130:	strtmi	pc, [r0], -r7, lsl #7
   3a134:	ldmdbeq	fp, {r0, r1, r2, r5, r7, r9, sp, lr}^
   3a138:	ldflte	f6, [r8, #652]!	; 0x28c
   3a13c:			; <UNDEFINED> instruction: 0xf0094628
   3a140:	pld	[r8, r7, asr fp]
   3a144:			; <UNDEFINED> instruction: 0x4620e850
   3a148:	stc2l	7, cr15, [r4], {246}	; 0xf6
   3a14c:	stmda	sl, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a150:	andeq	r1, r3, r0, lsl lr
   3a154:	ldrdeq	r2, [r3], -ip
   3a158:			; <UNDEFINED> instruction: 0xf1004a1a
   3a15c:	blmi	6ba5d4 <_ZdlPv@@Base+0x676de4>
   3a160:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   3a164:	strmi	fp, [r4], -r6, lsl #1
   3a168:	ldmpl	r3, {r1, r8, sl, fp, sp, pc}^
   3a16c:	ldmdavs	fp, {r3, r5, r9, sl, lr}
   3a170:			; <UNDEFINED> instruction: 0xf04f9305
   3a174:			; <UNDEFINED> instruction: 0xf0090300
   3a178:	eorcs	pc, ip, fp, lsl #31
   3a17c:	blx	5761aa <_ZdlPv@@Base+0x5329ba>
   3a180:	strtmi	r6, [r9], -r6, lsr #21
   3a184:	stmiavs	r2!, {r0, r1, r5, r6, r8, fp, sp, lr}^
   3a188:	strls	r4, [r0], -r4, lsl #12
   3a18c:			; <UNDEFINED> instruction: 0xffacf7ff
   3a190:			; <UNDEFINED> instruction: 0xf0094628
   3a194:	bmi	3b9ff0 <_ZdlPv@@Base+0x376800>
   3a198:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   3a19c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3a1a0:	subsmi	r9, sl, r5, lsl #22
   3a1a4:	strtmi	sp, [r0], -r2, lsl #2
   3a1a8:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   3a1ac:	ldmda	r4, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a1b0:			; <UNDEFINED> instruction: 0xf0094620
   3a1b4:			; <UNDEFINED> instruction: 0x4628fb1d
   3a1b8:			; <UNDEFINED> instruction: 0xff82f009
   3a1bc:	ldmda	r2, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a1c0:	svclt	0x0000e7f9
   3a1c4:	andeq	r3, r3, lr, ror fp
   3a1c8:	andeq	r0, r0, ip, ror r1
   3a1cc:	andeq	r3, r3, r6, asr #22
   3a1d0:	addlt	fp, sl, r0, ror r5
   3a1d4:	mcrge	13, 0, r4, cr4, cr12, {0}
   3a1d8:			; <UNDEFINED> instruction: 0x46014b1c
   3a1dc:			; <UNDEFINED> instruction: 0x4604447d
   3a1e0:	ldrtmi	r2, [r0], -r0, lsl #4
   3a1e4:	ldcmi	8, cr5, [sl, #-940]	; 0xfffffc54
   3a1e8:	movwls	r6, #38939	; 0x981b
   3a1ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3a1f0:			; <UNDEFINED> instruction: 0xf9caf00a
   3a1f4:	ldrbtmi	r4, [sp], #-2839	; 0xfffff4e9
   3a1f8:	stmiapl	r8!, {r2, r8, fp, ip, pc}^
   3a1fc:			; <UNDEFINED> instruction: 0xff30f7d9
   3a200:	stmdavs	r3, {r5, r8, ip, sp, pc}
   3a204:	ldmvs	fp, {r0, r1, r8, fp, sp, pc}^
   3a208:	stmiblt	r0, {r3, r4, r7, r8, r9, sl, lr}^
   3a20c:	ldrtmi	r4, [r0], -r1, lsr #12
   3a210:			; <UNDEFINED> instruction: 0xff24f005
   3a214:	ldmdbmi	r1, {r4, r8, r9, fp, lr}
   3a218:	vst1.8	{d20-d22}, [pc :256], r2
   3a21c:	stmiapl	fp!, {r7, sp, lr}^
   3a220:	movwls	r4, #1145	; 0x479
   3a224:	ldc2	7, cr15, [r4, #940]	; 0x3ac
   3a228:	bmi	382230 <_ZdlPv@@Base+0x33ea40>
   3a22c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   3a230:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3a234:	subsmi	r9, sl, r9, lsl #22
   3a238:	andlt	sp, sl, r3, lsl #2
   3a23c:	stmdals	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   3a240:			; <UNDEFINED> instruction: 0xf7d7e7f3
   3a244:	svclt	0x0000efca
   3a248:	andeq	r3, r3, r4, lsl #22
   3a24c:	andeq	r0, r0, ip, ror r1
   3a250:	andeq	r3, r3, sl, ror #21
   3a254:	andeq	r0, r0, r0, asr #3
   3a258:	andeq	r0, r0, r8, asr #4
   3a25c:	muleq	r0, r4, fp
   3a260:			; <UNDEFINED> instruction: 0x00033ab2
   3a264:	strdlt	fp, [r9], r0
   3a268:	svcge	0x00024c1b
   3a26c:			; <UNDEFINED> instruction: 0x46014b1b
   3a270:	andcs	r4, r0, #124, 8	; 0x7c000000
   3a274:			; <UNDEFINED> instruction: 0x46054e1a
   3a278:	ldrtmi	r5, [r8], -r3, ror #17
   3a27c:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
   3a280:			; <UNDEFINED> instruction: 0xf04f9307
   3a284:			; <UNDEFINED> instruction: 0xf00a0300
   3a288:	blmi	5f888c <_ZdlPv@@Base+0x5b509c>
   3a28c:	ldmpl	r0!, {r1, r8, fp, ip, pc}^
   3a290:	mcr2	7, 7, pc, cr6, cr9, {6}	; <UNPREDICTABLE>
   3a294:	cmnlt	r0, r4, lsl #12
   3a298:	ldmvs	fp, {r0, r1, fp, sp, lr}
   3a29c:			; <UNDEFINED> instruction: 0x46044798
   3a2a0:	blmi	3ccaec <_ZdlPv@@Base+0x3892fc>
   3a2a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3a2a8:	blls	214318 <_ZdlPv@@Base+0x1d0b28>
   3a2ac:	tstle	r1, sl, asr r0
   3a2b0:	andlt	r4, r9, r0, lsr #12
   3a2b4:			; <UNDEFINED> instruction: 0x4629bdf0
   3a2b8:			; <UNDEFINED> instruction: 0xf0054638
   3a2bc:	blmi	339e00 <_ZdlPv@@Base+0x2f6610>
   3a2c0:	ldrtmi	r4, [sl], -fp, lsl #18
   3a2c4:	addvs	pc, r0, pc, asr #8
   3a2c8:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   3a2cc:			; <UNDEFINED> instruction: 0xf7eb9300
   3a2d0:			; <UNDEFINED> instruction: 0xe7e5fd3f
   3a2d4:	svc	0x0080f7d7
   3a2d8:	andeq	r3, r3, r0, ror sl
   3a2dc:	andeq	r0, r0, ip, ror r1
   3a2e0:	andeq	r3, r3, r4, ror #20
   3a2e4:	andeq	r0, r0, r0, asr #3
   3a2e8:	andeq	r3, r3, ip, lsr sl
   3a2ec:	andeq	r0, r0, r8, asr #4
   3a2f0:	andeq	pc, r0, lr, lsl #22
   3a2f4:	svcmi	0x00f0e92d
   3a2f8:	stmibvs	r2, {r2, r9, sl, lr}^
   3a2fc:	ldmmi	r3, {r1, r2, r3, r9, sl, lr}
   3a300:	cfstr32pl	mvfx15, [r1, #-692]	; 0xfffffd4c
   3a304:	umulllt	r4, r3, r2, r9
   3a308:			; <UNDEFINED> instruction: 0xf50d4478
   3a30c:	ldcmi	3, cr5, [r1, #4]
   3a310:	stmdapl	r1, {r1, r9, fp, sp}^
   3a314:	movweq	pc, #16643	; 0x4103	; <UNPREDICTABLE>
   3a318:	stmdavs	r9, {r0, r2, r3, r4, r5, r6, sl, lr}
   3a31c:			; <UNDEFINED> instruction: 0xf04f6019
   3a320:	subsle	r0, r6, r0, lsl #2
   3a324:	bvs	88d15c <_ZdlPv@@Base+0x84996c>
   3a328:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr}
   3a32c:	ldrsbhi	pc, [ip], #-131	; 0xffffff7d	; <UNPREDICTABLE>
   3a330:	suble	r2, r3, r0, lsl #18
   3a334:	ldrbtmi	r4, [sl], #-2697	; 0xfffff577
   3a338:	blcs	5578c <_ZdlPv@@Base+0x11f9c>
   3a33c:	sbchi	pc, r5, r0
   3a340:			; <UNDEFINED> instruction: 0xf10d6d50
   3a344:			; <UNDEFINED> instruction: 0xf1a90948
   3a348:	vst3.8	{d16-d18}, [pc], r4
   3a34c:	mrscs	r5, R9_usr
   3a350:	strtmi	r9, [r0], -r0
   3a354:	ldmda	sl!, {r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a358:	stmiapl	fp!, {r0, r7, r8, r9, fp, lr}^
   3a35c:	blcs	543d0 <_ZdlPv@@Base+0x10be0>
   3a360:	blmi	fe06e4d4 <_ZdlPv@@Base+0xfe02ace4>
   3a364:			; <UNDEFINED> instruction: 0xf893447b
   3a368:	blcs	1b464a0 <_ZdlPv@@Base+0x1b02cb0>
   3a36c:	sbchi	pc, r2, r0
   3a370:			; <UNDEFINED> instruction: 0xf0002b72
   3a374:	blcs	191a6b0 <_ZdlPv@@Base+0x18d6ec0>
   3a378:	sbcshi	pc, r8, r0
   3a37c:	andcs	r4, sl, sl, ror sp
   3a380:			; <UNDEFINED> instruction: 0xf7d769f1
   3a384:	ldrbtmi	lr, [sp], #-3896	; 0xfffff0c8
   3a388:			; <UNDEFINED> instruction: 0xf7fc4630
   3a38c:	msrcs	SPSR_s, fp, asr #27
   3a390:			; <UNDEFINED> instruction: 0xf7fc4630
   3a394:			; <UNDEFINED> instruction: 0xf815fd0f
   3a398:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   3a39c:			; <UNDEFINED> instruction: 0xf819d1f8
   3a3a0:	teqlt	r1, r4, lsl #24
   3a3a4:			; <UNDEFINED> instruction: 0xf7fc4630
   3a3a8:			; <UNDEFINED> instruction: 0xf814fd05
   3a3ac:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   3a3b0:	ldmibvs	r1!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   3a3b4:			; <UNDEFINED> instruction: 0xf7d7200a
   3a3b8:	ands	lr, sp, lr, lsl pc
   3a3bc:	bcs	54490 <_ZdlPv@@Base+0x10ca0>
   3a3c0:	bvs	ff72e9bc <_ZdlPv@@Base+0xff6eb1cc>
   3a3c4:			; <UNDEFINED> instruction: 0x47984630
   3a3c8:	ldrbtmi	r4, [fp], #-2920	; 0xfffff498
   3a3cc:	subshi	pc, r8, r3, asr #17
   3a3d0:	stclmi	0, cr14, [r7, #-72]!	; 0xffffffb8
   3a3d4:	mlacc	r8, r4, r8, pc	; <UNPREDICTABLE>
   3a3d8:	bvs	184b5d4 <_ZdlPv@@Base+0x1807de4>
   3a3dc:			; <UNDEFINED> instruction: 0xf8856d2e
   3a3e0:			; <UNDEFINED> instruction: 0xf00a304c
   3a3e4:	strvs	pc, [r8, #-2237]!	; 0xfffff743
   3a3e8:			; <UNDEFINED> instruction: 0x4630b116
   3a3ec:	mrc	7, 2, APSR_nzcv, cr2, cr7, {6}
   3a3f0:	bvs	ff8cd178 <_ZdlPv@@Base+0xff889988>
   3a3f4:	ldrbvs	r4, [sl, #-1147]	; 0xfffffb85
   3a3f8:			; <UNDEFINED> instruction: 0xf50d495f
   3a3fc:	bmi	154f008 <_ZdlPv@@Base+0x150b818>
   3a400:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
   3a404:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   3a408:	subsmi	r6, r1, sl, lsl r8
   3a40c:	addshi	pc, ip, r0, asr #32
   3a410:	cfstr32pl	mvfx15, [r1, #-52]	; 0xffffffcc
   3a414:	pop	{r0, r1, ip, sp, pc}
   3a418:	bmi	165e3e0 <_ZdlPv@@Base+0x161abf0>
   3a41c:	cfldrsvs	mvf4, [r3, #488]	; 0x1e8
   3a420:	svclt	0x00184543
   3a424:	mrrcle	11, 0, r2, r6, cr0
   3a428:	blmi	1594518 <_ZdlPv@@Base+0x1550d28>
   3a42c:	ldclvs	8, cr4, [r2, #340]	; 0x154
   3a430:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
   3a434:			; <UNDEFINED> instruction: 0xf8d3920b
   3a438:	movwls	sl, #36864	; 0x9000
   3a43c:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   3a440:	ldmdami	r1, {r0, r1, r9, sl, lr}^
   3a444:	ldrbtmi	r9, [r8], #-778	; 0xfffffcf6
   3a448:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   3a44c:	stmdami	pc, {r0, r7, r9, sl, lr}^	; <UNPREDICTABLE>
   3a450:			; <UNDEFINED> instruction: 0xf7ff4478
   3a454:			; <UNDEFINED> instruction: 0x4607febd
   3a458:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
   3a45c:	mrc2	7, 5, pc, cr8, cr15, {7}
   3a460:	stmdami	ip, {r7, r9, sl, lr}^
   3a464:			; <UNDEFINED> instruction: 0xf7ff4478
   3a468:			; <UNDEFINED> instruction: 0x4606feb3
   3a46c:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
   3a470:	mcr2	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   3a474:	ldrdgt	pc, [r4, -pc]!	; <UNPREDICTABLE>
   3a478:			; <UNDEFINED> instruction: 0xf8554949
   3a47c:	stmdapl	r9!, {r2, r3, sp}^
   3a480:	ldrdlt	pc, [r0], -r2
   3a484:	strmi	r6, [r6], #-2061	; 0xfffff7f3
   3a488:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
   3a48c:	mcr2	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   3a490:	bls	3210c0 <_ZdlPv@@Base+0x2dd8d0>
   3a494:	andls	pc, r0, sp, asr #17
   3a498:	andslt	pc, r4, sp, asr #17
   3a49c:	strls	r9, [r3], -r6, lsl #10
   3a4a0:	stmdavc	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   3a4a4:	strmi	r9, [r1], -r4, lsl #8
   3a4a8:	ldmdbmi	pc!, {r0, r1, r2, r8, ip, pc}	; <UNPREDICTABLE>
   3a4ac:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   3a4b0:	cdp2	0, 0, cr15, cr0, cr10, {0}
   3a4b4:	ldmdavs	r8, {r0, r3, r8, r9, fp, ip, pc}
   3a4b8:	svc	0x0076f7d7
   3a4bc:	bvs	fe734334 <_ZdlPv@@Base+0xfe6f0b44>
   3a4c0:			; <UNDEFINED> instruction: 0x47984630
   3a4c4:	stc2	7, cr15, [lr], {234}	; 0xea
   3a4c8:			; <UNDEFINED> instruction: 0xf10de77e
   3a4cc:			; <UNDEFINED> instruction: 0xac110948
   3a4d0:	stccc	8, cr15, [r4], {9}
   3a4d4:			; <UNDEFINED> instruction: 0xf1a9e740
   3a4d8:	vldrvs.16	s1, [r1, #48]	; 0x30	; <UNPREDICTABLE>
   3a4dc:			; <UNDEFINED> instruction: 0xf0054648
   3a4e0:	blmi	cf9c1c <_ZdlPv@@Base+0xcb642c>
   3a4e4:			; <UNDEFINED> instruction: 0x46494832
   3a4e8:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
   3a4ec:			; <UNDEFINED> instruction: 0xf7eb461a
   3a4f0:			; <UNDEFINED> instruction: 0xe799fc57
   3a4f4:	ldrtmi	r4, [r0], -pc, lsr #26
   3a4f8:	ldc2	7, cr15, [r4, #-1008]	; 0xfffffc10
   3a4fc:	ldrbtmi	r2, [sp], #-356	; 0xfffffe9c
   3a500:			; <UNDEFINED> instruction: 0xf7fc4630
   3a504:			; <UNDEFINED> instruction: 0xf815fc57
   3a508:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   3a50c:			; <UNDEFINED> instruction: 0xe735d1f8
   3a510:	ldrtmi	r4, [r0], -r9, lsr #26
   3a514:	stc2	7, cr15, [r6, #-1008]	; 0xfffffc10
   3a518:	ldrbtmi	r2, [sp], #-356	; 0xfffffe9c
   3a51c:			; <UNDEFINED> instruction: 0xf7fc4630
   3a520:			; <UNDEFINED> instruction: 0xf815fc49
   3a524:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   3a528:			; <UNDEFINED> instruction: 0xe727d1f8
   3a52c:	ldrtmi	r4, [r0], -r3, lsr #26
   3a530:	ldc2l	7, cr15, [r8], #1008	; 0x3f0
   3a534:	ldrbtmi	r2, [sp], #-356	; 0xfffffe9c
   3a538:			; <UNDEFINED> instruction: 0xf7fc4630
   3a53c:			; <UNDEFINED> instruction: 0xf815fc3b
   3a540:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
   3a544:			; <UNDEFINED> instruction: 0xe719d1f8
   3a548:	mcr	7, 2, pc, cr6, cr7, {6}	; <UNPREDICTABLE>
   3a54c:	ldrdeq	r3, [r3], -r8
   3a550:	andeq	r0, r0, ip, ror r1
   3a554:	andeq	r3, r3, r8, asr #19
   3a558:	andeq	r0, r0, ip, lsl #3
   3a55c:	muleq	r3, lr, r5
   3a560:	andeq	r0, r0, r8, lsl #5
   3a564:	andeq	ip, r3, r0, ror r5
   3a568:	andeq	pc, r0, lr, lsr #21
   3a56c:	andeq	ip, r3, sl, lsl #10
   3a570:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   3a574:	andeq	ip, r3, r0, ror #9
   3a578:	ldrdeq	r3, [r3], -lr
   3a57c:			; <UNDEFINED> instruction: 0x0003c4b8
   3a580:	andeq	r0, r0, r0, lsr r2
   3a584:	andeq	lr, r0, lr, lsl #2
   3a588:	andeq	lr, r0, r2, lsl #2
   3a58c:	andeq	lr, r0, r0, ror #1
   3a590:	ldrdeq	lr, [r0], -lr	; <UNPREDICTABLE>
   3a594:	andeq	ip, r0, r0, ror r2
   3a598:	andeq	sp, r0, sl, lsl r3
   3a59c:	muleq	r0, r0, r2
   3a5a0:	andeq	r0, r0, r4, ror r2
   3a5a4:	andeq	lr, r0, lr, asr r0
   3a5a8:	strdeq	pc, [r0], -r2
   3a5ac:	andeq	r0, r0, r8, asr #4
   3a5b0:	andeq	pc, r0, lr, asr r9	; <UNPREDICTABLE>
   3a5b4:	andeq	pc, r0, r2, lsr #18
   3a5b8:	strdeq	pc, [r0], -r2
   3a5bc:			; <UNDEFINED> instruction: 0x0000f8be
   3a5c0:			; <UNDEFINED> instruction: 0x460db538
   3a5c4:	teqlt	r9, r1, lsl r8
   3a5c8:			; <UNDEFINED> instruction: 0x46284614
   3a5cc:	blx	ffcf85c6 <_ZdlPv@@Base+0xffcb4dd6>
   3a5d0:	svcne	0x0001f814
   3a5d4:	mvnsle	r2, r0, lsl #18
   3a5d8:	svclt	0x0000bd38
   3a5dc:	mvnsmi	lr, #737280	; 0xb4000
   3a5e0:	svcls	0x000a4604
   3a5e4:	ldcmi	6, cr4, [r4, #-120]	; 0xffffff88
   3a5e8:	stmdals	r9, {r8, r9, sp}
   3a5ec:	rsbvs	r4, r7, r8, lsl #13
   3a5f0:	svcls	0x0008447d
   3a5f4:	strvs	pc, [r3, #1285]	; 0x505
   3a5f8:	mlavs	r5, r1, r6, r4
   3a5fc:	adcvs	r6, r3, r0, ror #2
   3a600:			; <UNDEFINED> instruction: 0x61a36123
   3a604:	rsbcs	fp, r4, pc, lsl #3
   3a608:			; <UNDEFINED> instruction: 0xf8cef009
   3a60c:			; <UNDEFINED> instruction: 0x46054639
   3a610:	mcr2	7, 2, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
   3a614:	bmi	2929b0 <_ZdlPv@@Base+0x24f1c0>
   3a618:	stmib	r4, {r5, r9, sl, lr}^
   3a61c:	ldrbtmi	r9, [sl], #-2055	; 0xfffff7f9
   3a620:	bcc	fec52fc0 <_ZdlPv@@Base+0xfec0f7d0>
   3a624:	pop	{r1, r5, sp, lr}
   3a628:	strdvs	r8, [r7], #56	; 0x38	; <UNPREDICTABLE>
   3a62c:			; <UNDEFINED> instruction: 0x4628e7f3
   3a630:			; <UNDEFINED> instruction: 0xf8def009
   3a634:	ldcl	7, cr15, [r6, #860]	; 0x35c
   3a638:	andeq	r1, r3, r4, lsl r9
   3a63c:	ldrdeq	r2, [r3], -lr
   3a640:	andcs	fp, r0, #56, 2
   3a644:	ldrmi	lr, [r8], -r0
   3a648:	subvs	r6, r2, r3, asr #16
   3a64c:	blcs	4be5c <_ZdlPv@@Base+0x866c>
   3a650:			; <UNDEFINED> instruction: 0x4770d1f9
   3a654:	tstcs	r0, r1
   3a658:	smlabtcs	r1, r0, r9, lr
   3a65c:	svclt	0x00004770
   3a660:	strcs	fp, [r0, #-1072]	; 0xfffffbd0
   3a664:	stmdavs	sl, {r2, r3, fp, sp, lr}^
   3a668:	stmib	r0, {r0, r2, r7, sp, lr}^
   3a66c:	lfmlt	f4, 4, [r0], #-0
   3a670:	svclt	0x00004770
   3a674:	cfstrsls	mvf11, [r3, #-448]	; 0xfffffe40
   3a678:	addvs	r4, r3, #9, 28	; 0x90
   3a67c:	ldrbtmi	r2, [lr], #-768	; 0xfffffd00
   3a680:	ldrbtcc	r6, [r0], r1, asr #3
   3a684:	stmib	r0, {r1, r6, r9, sp, lr}^
   3a688:	addvs	r6, r3, r0, lsl #10
   3a68c:	stmib	r0, {r4, r5, r6, sl, fp, ip, sp, pc}^
   3a690:	orrvs	r3, r3, r4, lsl #6
   3a694:	strhi	r6, [r3], #-195	; 0xffffff3d
   3a698:	eorcc	pc, ip, r0, lsl #17
   3a69c:	svclt	0x00004770
   3a6a0:	andeq	r2, r3, lr, ror r9
   3a6a4:	mvnsmi	lr, sp, lsr #18
   3a6a8:	ldrmi	r4, [r0], r4, lsl #12
   3a6ac:	bls	28c714 <_ZdlPv@@Base+0x248f24>
   3a6b0:	stcls	6, cr4, [r8, #-124]	; 0xffffff84
   3a6b4:	blls	2cb89c <_ZdlPv@@Base+0x2880ac>
   3a6b8:	addvs	pc, r3, r0, lsl #10
   3a6bc:	cmnvs	r2, lr, lsl #12
   3a6c0:	movweq	lr, #2500	; 0x9c4
   3a6c4:	adcvs	r2, r3, r0, lsl #6
   3a6c8:			; <UNDEFINED> instruction: 0x61a36123
   3a6cc:	rsbcs	fp, r4, r5, lsr r1
   3a6d0:			; <UNDEFINED> instruction: 0xf86af009
   3a6d4:	strmi	r4, [r5], -r9, lsr #12
   3a6d8:	stc2l	7, cr15, [r6, #984]!	; 0x3d8
   3a6dc:	movwcs	r9, #2310	; 0x906
   3a6e0:	strtmi	r4, [r0], -ip, lsl #20
   3a6e4:	adcvs	r6, r1, #229	; 0xe5
   3a6e8:	stmdbls	r7, {r1, r3, r4, r5, r6, sl, lr}
   3a6ec:	strdvs	r3, [r6, #32]!
   3a6f0:	eorhi	pc, r0, r4, lsl #17
   3a6f4:			; <UNDEFINED> instruction: 0xf8846267
   3a6f8:	eorvs	r1, r2, ip, lsr #32
   3a6fc:	eorcc	pc, r1, r4, lsl #17
   3a700:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3a704:			; <UNDEFINED> instruction: 0xf0094628
   3a708:	pld	[r7, r3, ror r8]
   3a70c:	svclt	0x0000ed6c
   3a710:	andeq	r1, r3, r0, asr r8
   3a714:	andeq	r2, r3, r4, lsl r9
   3a718:	cfstrsmi	mvf11, [sl, #-192]	; 0xffffff40
   3a71c:	movwcs	r6, #67	; 0x43
   3a720:	bicvs	r4, r1, sp, ror r4
   3a724:	ldrbeq	pc, [r8, #1541]!	; 0x605	; <UNPREDICTABLE>
   3a728:	andvs	r6, r5, r2, asr #4
   3a72c:	ldclt	0, cr6, [r0], #-524	; 0xfffffdf4
   3a730:	movwcc	lr, #18880	; 0x49c0
   3a734:	sbcvs	r6, r3, r3, lsl #3
   3a738:	addvs	r8, r3, #50331648	; 0x3000000
   3a73c:	eorcc	pc, ip, r0, lsl #17
   3a740:	svclt	0x00004770
   3a744:	andeq	r1, r3, r4, ror #15
   3a748:	mvnsmi	lr, #737280	; 0xb4000
   3a74c:	svcls	0x000a4604
   3a750:	ldcmi	6, cr4, [r9, #-120]	; 0xffffff88
   3a754:	stmdals	r9, {r8, r9, sp}
   3a758:	rsbvs	r4, r7, r9, lsl #13
   3a75c:	svcls	0x0008447d
   3a760:	strvs	pc, [r3, #1285]	; 0x505
   3a764:	mlavs	r5, r0, r6, r4
   3a768:	adcvs	r6, r3, r0, ror #2
   3a76c:			; <UNDEFINED> instruction: 0x61a36123
   3a770:	ldrdcs	fp, [r4], #-23	; 0xffffffe9	; <UNPREDICTABLE>
   3a774:			; <UNDEFINED> instruction: 0xf818f009
   3a778:			; <UNDEFINED> instruction: 0x46054639
   3a77c:	ldc2	7, cr15, [r4, #984]	; 0x3d8
   3a780:	bmi	3d2b1c <_ZdlPv@@Base+0x38f32c>
   3a784:	strtmi	r2, [r0], -r0, lsl #6
   3a788:	andsls	pc, ip, r4, asr #17
   3a78c:			; <UNDEFINED> instruction: 0xf884447a
   3a790:			; <UNDEFINED> instruction: 0xf6028020
   3a794:	rsbvs	r0, r6, #248, 4	; 0x8000000f
   3a798:			; <UNDEFINED> instruction: 0xf8846022
   3a79c:	adcvs	r3, r3, #33	; 0x21
   3a7a0:	eorcc	pc, ip, r4, lsl #17
   3a7a4:	mvnshi	lr, #12386304	; 0xbd0000
   3a7a8:	strb	r6, [sl, r7, ror #1]!
   3a7ac:			; <UNDEFINED> instruction: 0xf0094628
   3a7b0:	pld	[r7, pc, lsl r8]
   3a7b4:	svclt	0x0000ed18
   3a7b8:	andeq	r1, r3, r8, lsr #15
   3a7bc:	andeq	r1, r3, r8, ror r7
   3a7c0:	stmib	r0, {r9, sp}^
   3a7c4:	ldrbmi	r2, [r0, -r0, lsl #4]!
   3a7c8:			; <UNDEFINED> instruction: 0x4605b5f8
   3a7cc:	stmdals	r8, {r2, r3, r4, r9, sl, lr}
   3a7d0:	ldrmi	r9, [r6], -r7, lsl #30
   3a7d4:			; <UNDEFINED> instruction: 0xf1b461eb
   3a7d8:	blls	1d25e0 <_ZdlPv@@Base+0x18edf0>
   3a7dc:	adcvs	r4, r8, #122880	; 0x1e000
   3a7e0:	rsceq	fp, r0, r8, lsr pc
   3a7e4:	eorvs	r4, fp, #2046820352	; 0x7a000000
   3a7e8:	eorvc	pc, r4, #8388608	; 0x800000
   3a7ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3a7f0:			; <UNDEFINED> instruction: 0xf04fbf28
   3a7f4:			; <UNDEFINED> instruction: 0xf88530ff
   3a7f8:	rsbvs	r1, pc, #44	; 0x2c
   3a7fc:	movwcs	lr, #2501	; 0x9c5
   3a800:	movwcc	lr, #10693	; 0x29c5
   3a804:	movwcc	lr, #18885	; 0x49c5
   3a808:			; <UNDEFINED> instruction: 0xf7d761ab
   3a80c:	cdpne	12, 6, cr14, cr1, cr10, {4}
   3a810:	strle	r4, [r8], #-1543	; 0xfffff9f9
   3a814:	andcs	r4, r0, #3145728	; 0x300000
   3a818:	stmib	r3, {r0, r8, fp, ip, sp}^
   3a81c:	sfmne	f2, 2, [r8], {-0}
   3a820:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
   3a824:			; <UNDEFINED> instruction: 0xf8d5d1f8
   3a828:			; <UNDEFINED> instruction: 0x632fc01c
   3a82c:	svceq	0x0000f1bc
   3a830:	strcs	sp, [r0], #-3338	; 0xfffff2f6
   3a834:	strcc	r0, [r1], #-227	; 0xffffff1d
   3a838:	strbmi	r1, [r4, #-2290]!	; 0xfffff70e
   3a83c:	ldm	r2, {r0, r1, r3, r4, r5, sl, lr}
   3a840:	stm	r3, {r0, r1}
   3a844:	mvnsle	r0, r3
   3a848:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   3a84c:			; <UNDEFINED> instruction: 0xf7f64628
   3a850:	pld	[r7, r1, asr #18]
   3a854:	svclt	0x0000ecc8
   3a858:	andeq	r2, r3, r8, lsl r8
   3a85c:	mvnsmi	lr, #737280	; 0xb4000
   3a860:	ldmib	sp, {r0, r2, r9, sl, lr}^
   3a864:	ldrmi	r6, [ip], -fp, lsl #14
   3a868:	movwcs	r4, #2090	; 0x82a
   3a86c:	ldrmi	r4, [r0], r9, lsl #13
   3a870:	smcvs	62536	; 0xf448
   3a874:	addvs	pc, r3, r0, lsl #10
   3a878:	stmib	r5, {r3, r8, r9, sl, fp, ip, pc}^
   3a87c:	adcvs	r0, fp, r0, lsl #6
   3a880:			; <UNDEFINED> instruction: 0x61ab612b
   3a884:	rsbcs	fp, r4, r6, lsr r1
   3a888:			; <UNDEFINED> instruction: 0xff8ef008
   3a88c:			; <UNDEFINED> instruction: 0x46064631
   3a890:	stc2	7, cr15, [sl, #-984]	; 0xfffffc28
   3a894:			; <UNDEFINED> instruction: 0xf1b49a09
   3a898:	blmi	8126a0 <_ZdlPv@@Base+0x7ceeb0>
   3a89c:			; <UNDEFINED> instruction: 0xf04fbf28
   3a8a0:	strdvs	r3, [lr], #15	; <UNPREDICTABLE>
   3a8a4:	ldrbtmi	r6, [fp], #-618	; 0xfffffd96
   3a8a8:			; <UNDEFINED> instruction: 0xf5039a0a
   3a8ac:	stmib	r5, {r2, r5, r8, r9, ip, sp, lr}^
   3a8b0:			; <UNDEFINED> instruction: 0xf8854707
   3a8b4:	adcvs	r9, sl, #44	; 0x2c
   3a8b8:	andle	r6, r0, #43	; 0x2b
   3a8bc:			; <UNDEFINED> instruction: 0xf7d700e0
   3a8c0:	stccc	12, cr14, [r1], {48}	; 0x30
   3a8c4:	strle	r4, [r8], #-1542	; 0xfffff9fa
   3a8c8:	movwcs	r4, #1538	; 0x602
   3a8cc:	stmib	r2, {r0, sl, fp, ip, sp}^
   3a8d0:	stclne	3, cr3, [r1], #-0
   3a8d4:	andeq	pc, r8, #-2147483648	; 0x80000000
   3a8d8:	stmibvs	ip!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   3a8dc:	stccs	3, cr6, [r0], {46}	; 0x2e
   3a8e0:	andcs	sp, r0, #640	; 0x280
   3a8e4:	andcc	r0, r1, #211	; 0xd3
   3a8e8:	tsteq	r3, r8, lsl #22
   3a8ec:	ldrtmi	r4, [r3], #-660	; 0xfffffd6c
   3a8f0:	stm	r3, {r0, r1, r8, fp, lr, pc}
   3a8f4:	mvnsle	r0, r3
   3a8f8:	pop	{r3, r5, r9, sl, lr}
   3a8fc:			; <UNDEFINED> instruction: 0x463083f8
   3a900:			; <UNDEFINED> instruction: 0xff76f008
   3a904:	stcl	7, cr15, [lr], #-860	; 0xfffffca4
   3a908:			; <UNDEFINED> instruction: 0xf7f64628
   3a90c:	pld	[r7, r3, ror #17]
   3a910:	svclt	0x0000ec6a
   3a914:	muleq	r3, r4, r6
   3a918:	andeq	r2, r3, r6, asr r7
   3a91c:			; <UNDEFINED> instruction: 0x4604b5f0
   3a920:	eorscs	fp, r4, r7, lsl #1
   3a924:			; <UNDEFINED> instruction: 0xf0086a27
   3a928:	stmiavs	r1!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   3a92c:	stmdbvs	r6!, {r1, r5, r7, r9, fp, sp, lr}^
   3a930:	bvs	1920538 <_ZdlPv@@Base+0x18dcd48>
   3a934:	strne	lr, [r3], -sp, asr #19
   3a938:	andcc	lr, r1, #3358720	; 0x334000
   3a93c:	blvs	8d50d0 <_ZdlPv@@Base+0x8918e0>
   3a940:	mlane	ip, r4, r8, pc	; <UNPREDICTABLE>
   3a944:			; <UNDEFINED> instruction: 0xf7ff4605
   3a948:	strtmi	pc, [r8], -r9, lsl #31
   3a94c:	ldcllt	0, cr11, [r0, #28]!
   3a950:			; <UNDEFINED> instruction: 0xf0084628
   3a954:	pld	[r7, sp, asr #30]
   3a958:	svclt	0x0000ec46
   3a95c:			; <UNDEFINED> instruction: 0xf281fab1
   3a960:			; <UNDEFINED> instruction: 0xf380fab0
   3a964:	ldmdbeq	fp, {r4, r5, r6, r8, sl, ip, sp, pc}^
   3a968:			; <UNDEFINED> instruction: 0x460d0952
   3a96c:	tsteq	r2, r3, asr sl
   3a970:	strmi	sp, [r4], -r2, lsr #2
   3a974:	stmdavs	r3!, {r0, r1, r2, r3, sp, lr, pc}
   3a978:	ldrsbtcc	pc, [r8], r3	; <UNPREDICTABLE>
   3a97c:			; <UNDEFINED> instruction: 0xb1c84798
   3a980:	stmdavs	sp!, {r2, r5, r6, fp, sp, lr}^
   3a984:			; <UNDEFINED> instruction: 0xf384fab4
   3a988:			; <UNDEFINED> instruction: 0xf285fab5
   3a98c:	ldmdbeq	r2, {r0, r1, r3, r4, r6, r8, fp}^
   3a990:	tsteq	r2, r3, asr sl
   3a994:	stmdavs	r3!, {r4, r8, ip, lr, pc}
   3a998:			; <UNDEFINED> instruction: 0xf8d34620
   3a99c:			; <UNDEFINED> instruction: 0x479830bc
   3a9a0:			; <UNDEFINED> instruction: 0xf8d3682b
   3a9a4:			; <UNDEFINED> instruction: 0x460630bc
   3a9a8:	ldrmi	r4, [r8, r8, lsr #12]
   3a9ac:	addmi	r4, r6, #42991616	; 0x2900000
   3a9b0:	rscle	r4, r0, r0, lsr #12
   3a9b4:	ldcllt	0, cr2, [r0, #-0]
   3a9b8:	andeq	lr, r2, r3, lsl #20
   3a9bc:	svclt	0x0000bd70
   3a9c0:	stmibvs	r9, {r6, r7, r8, fp, sp, lr}^
   3a9c4:	svclt	0x00caf7ff
   3a9c8:	stmibvs	r9, {r6, r7, r8, fp, sp, lr}^
   3a9cc:	svclt	0x00c6f7ff
   3a9d0:	stmibvs	r9, {r6, r7, r8, fp, sp, lr}^
   3a9d4:	svclt	0x00c2f7ff
   3a9d8:	strlt	r6, [r8, #-2498]	; 0xfffff63e
   3a9dc:	addsmi	r6, sl, #3325952	; 0x32c000
   3a9e0:	andcs	fp, r0, r8, lsl pc
   3a9e4:	stclt	0, cr13, [r8, #-0]
   3a9e8:	bvs	55214 <_ZdlPv@@Base+0x11a24>
   3a9ec:			; <UNDEFINED> instruction: 0xffb6f7ff
   3a9f0:	svclt	0x00183800
   3a9f4:	stclt	0, cr2, [r8, #-4]
   3a9f8:			; <UNDEFINED> instruction: 0x4604b538
   3a9fc:	stmibvs	r0, {r0, r2, r3, r9, sl, lr}^
   3aa00:			; <UNDEFINED> instruction: 0xf7ff69c9
   3aa04:	stmdblt	r8, {r0, r1, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3aa08:	ldclt	0, cr2, [r8, #-0]
   3aa0c:	bvs	8552b8 <_ZdlPv@@Base+0x811ac8>
   3aa10:			; <UNDEFINED> instruction: 0xffa4f7ff
   3aa14:	rscsle	r2, r7, r0, lsl #16
   3aa18:	bvs	18553c4 <_ZdlPv@@Base+0x1811bd4>
   3aa1c:			; <UNDEFINED> instruction: 0xff9ef7ff
   3aa20:	svclt	0x00183800
   3aa24:	ldclt	0, cr2, [r8, #-4]!
   3aa28:	stmibvs	fp, {r6, r7, r8, fp, sp, lr}^
   3aa2c:	blx	fec41534 <_ZdlPv@@Base+0xfebfdd44>
   3aa30:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3aa34:	svclt	0x00004770
   3aa38:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   3aa3c:	svclt	0x00004770
   3aa40:	andeq	pc, r0, r2, lsr #9
   3aa44:	stmibvs	fp, {r6, r7, r8, fp, sp, lr}^
   3aa48:	blx	fec41550 <_ZdlPv@@Base+0xfebfdd60>
   3aa4c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3aa50:	svclt	0x00004770
   3aa54:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   3aa58:	svclt	0x00004770
   3aa5c:	muleq	r0, r6, r4
   3aa60:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
   3aa64:	sbcspl	pc, r8, #2097152	; 0x200000
   3aa68:	smlabtcs	r0, r0, r9, lr
   3aa6c:	stmib	r0, {r9, sp}^
   3aa70:	stmib	r0, {r1, r9, sp}^
   3aa74:	stmib	r0, {r2, r9, sp}^
   3aa78:	andvs	r2, r2, #1610612736	; 0x60000000
   3aa7c:	svclt	0x00004770
   3aa80:	andeq	r1, r3, r2, lsr #9
   3aa84:			; <UNDEFINED> instruction: 0x4604b538
   3aa88:	subvs	r4, r3, r1, lsl sp
   3aa8c:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
   3aa90:			; <UNDEFINED> instruction: 0xf5056142
   3aa94:	addvs	r6, r3, r3, lsl #11
   3aa98:	strmi	r6, [sp], -r5
   3aa9c:	orrvs	r6, r3, r3, lsl #2
   3aaa0:	rsbcs	fp, r4, r1, lsr r1
   3aaa4:	cdp2	0, 8, cr15, cr0, cr8, {0}
   3aaa8:	strmi	r4, [r5], -r9, lsr #12
   3aaac:	blx	fff78a8e <_ZdlPv@@Base+0xfff3529e>
   3aab0:	andcs	r4, r0, #8, 22	; 0x2000
   3aab4:	rscvs	r4, r5, r0, lsr #12
   3aab8:	mvnvs	r4, fp, ror r4
   3aabc:	bicspl	pc, r8, #3145728	; 0x300000
   3aac0:	eorvs	r6, r3, r2, lsr #4
   3aac4:			; <UNDEFINED> instruction: 0x4628bd38
   3aac8:	cdp2	0, 9, cr15, cr2, cr8, {0}
   3aacc:	bl	fe2f8a30 <_ZdlPv@@Base+0xfe2b5240>
   3aad0:	andeq	r1, r3, r6, ror r4
   3aad4:	andeq	r1, r3, ip, asr #8
   3aad8:			; <UNDEFINED> instruction: 0x4604b510
   3aadc:	movwcs	r6, #41089	; 0xa081
   3aae0:	rsbvs	r2, r3, r8, lsr #32
   3aae4:	bl	778a48 <_ZdlPv@@Base+0x735258>
   3aae8:	bcs	54c78 <_ZdlPv@@Base+0x11488>
   3aaec:	stcle	0, cr6, [r8, #-128]	; 0xffffff80
   3aaf0:	addeq	lr, r2, #0, 22
   3aaf4:			; <UNDEFINED> instruction: 0xf04f4603
   3aaf8:			; <UNDEFINED> instruction: 0xf84331ff
   3aafc:	addsmi	r1, r3, #4, 22	; 0x1000
   3ab00:			; <UNDEFINED> instruction: 0x4620d1fb
   3ab04:	svclt	0x0000bd10
   3ab08:			; <UNDEFINED> instruction: 0x4604b510
   3ab0c:	tstlt	r8, r0, lsl #16
   3ab10:	bl	fe7f8a74 <_ZdlPv@@Base+0xfe7b5284>
   3ab14:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   3ab18:			; <UNDEFINED> instruction: 0x4601b538
   3ab1c:			; <UNDEFINED> instruction: 0x46054b10
   3ab20:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   3ab24:	rsbeq	pc, r0, r3, lsl #2
   3ab28:			; <UNDEFINED> instruction: 0xf91ef7d9
   3ab2c:	tstlt	r8, r4, lsl #12
   3ab30:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3ab34:			; <UNDEFINED> instruction: 0xf008200c
   3ab38:			; <UNDEFINED> instruction: 0x4629fe37
   3ab3c:			; <UNDEFINED> instruction: 0xf7ff4604
   3ab40:	stmdami	r8, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3ab44:	strtmi	r4, [r2], -r9, lsr #12
   3ab48:	rsbcc	r4, r0, r8, ror r4
   3ab4c:			; <UNDEFINED> instruction: 0xf90cf7d9
   3ab50:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3ab54:			; <UNDEFINED> instruction: 0xf0084620
   3ab58:	pld	[r7, fp, asr #28]
   3ab5c:	svclt	0x0000eb44
   3ab60:			; <UNDEFINED> instruction: 0x0003bdb2
   3ab64:	andeq	fp, r3, ip, lsl #27
   3ab68:	blmi	b4d41c <_ZdlPv@@Base+0xb09c2c>
   3ab6c:	push	{r1, r3, r4, r5, r6, sl, lr}
   3ab70:	mcrne	7, 0, r4, cr5, cr0, {7}
   3ab74:	ldrdlt	r5, [r6], r3
   3ab78:	movwls	r6, #22555	; 0x581b
   3ab7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3ab80:	blmi	a3188c <_ZdlPv@@Base+0x9ee09c>
   3ab84:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   3ab88:	lfmle	f4, 4, [ip, #-684]!	; 0xfffffd54
   3ab8c:	svcge	0x00034925
   3ab90:	stmibeq	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   3ab94:	beq	276fd0 <_ZdlPv@@Base+0x2337e0>
   3ab98:			; <UNDEFINED> instruction: 0xf10d4479
   3ab9c:	cmncc	r0, r4, lsl #16
   3aba0:			; <UNDEFINED> instruction: 0xf04f4638
   3aba4:			; <UNDEFINED> instruction: 0xf7d936ff
   3aba8:	movwcs	pc, #2585	; 0xa19	; <UNPREDICTABLE>
   3abac:	ldrbmi	r9, [r2], -r1, lsl #6
   3abb0:	ldrtmi	r4, [r8], -r1, asr #12
   3abb4:	blx	5f8b20 <_ZdlPv@@Base+0x5b5330>
   3abb8:	bls	e7300 <_ZdlPv@@Base+0xa3b10>
   3abbc:	adcmi	r6, r5, #84, 16	; 0x540000
   3abc0:	ldmdavs	r3, {r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   3abc4:	andvs	pc, r9, r3, asr #16
   3abc8:	ldclle	12, cr2, [r0]
   3abcc:	bl	114c20 <_ZdlPv@@Base+0xd1430>
   3abd0:			; <UNDEFINED> instruction: 0xf8530484
   3abd4:	adcmi	r1, r9, #4, 22	; 0x1000
   3abd8:			; <UNDEFINED> instruction: 0xf843bf08
   3abdc:	adcmi	r6, r3, #4, 24	; 0x400
   3abe0:			; <UNDEFINED> instruction: 0x4652d1f7
   3abe4:	ldrtmi	r4, [r8], -r1, asr #12
   3abe8:			; <UNDEFINED> instruction: 0xf9fcf7d9
   3abec:	mvnle	r2, r0, lsl #16
   3abf0:	blmi	2cd42c <_ZdlPv@@Base+0x289c3c>
   3abf4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3abf8:	blls	194c68 <_ZdlPv@@Base+0x151478>
   3abfc:	qaddle	r4, sl, r9
   3ac00:	pop	{r1, r2, ip, sp, pc}
   3ac04:	stmdbmi	r9, {r4, r5, r6, r7, r8, r9, sl, pc}
   3ac08:	adcsvc	pc, pc, r1, asr #4
   3ac0c:			; <UNDEFINED> instruction: 0xf0044479
   3ac10:			; <UNDEFINED> instruction: 0xe7bbfbff
   3ac14:	b	ff878b78 <_ZdlPv@@Base+0xff835388>
   3ac18:	andeq	r3, r3, r4, ror r1
   3ac1c:	andeq	r0, r0, ip, ror r1
   3ac20:	andeq	fp, r3, r0, asr sp
   3ac24:	andeq	fp, r3, ip, lsr sp
   3ac28:	andeq	r3, r3, ip, ror #1
   3ac2c:	andeq	lr, r0, ip, asr #31
   3ac30:	svcmi	0x00f0e92d
   3ac34:	bmi	168c490 <_ZdlPv@@Base+0x1648ca0>
   3ac38:	blmi	168c4b0 <_ZdlPv@@Base+0x1648cc0>
   3ac3c:	ldrbtmi	r1, [sl], #-3590	; 0xfffff1fa
   3ac40:	ldrdge	pc, [r0, #-143]!	; 0xffffff71
   3ac44:	strmi	fp, [r9], sp, lsl #1
   3ac48:	ldrbtmi	r5, [sl], #2259	; 0x8d3
   3ac4c:	movwls	r6, #47131	; 0xb81b
   3ac50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3ac54:			; <UNDEFINED> instruction: 0xf8dfdb4e
   3ac58:	andcs	r8, r0, #80, 2
   3ac5c:	ldrbtmi	r4, [r8], #1577	; 0x629
   3ac60:	bleq	fe077088 <_ZdlPv@@Base+0xfe033898>
   3ac64:			; <UNDEFINED> instruction: 0xf7d94658
   3ac68:			; <UNDEFINED> instruction: 0x4607f87f
   3ac6c:	subsle	r2, fp, r0, lsl #16
   3ac70:	stmiaeq	r0!, {r3, r8, ip, sp, lr, pc}
   3ac74:	rsble	r4, r5, r0, asr #10
   3ac78:	bmi	1369a90 <_ZdlPv@@Base+0x13262a0>
   3ac7c:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
   3ac80:	lfmle	f4, 4, [lr], #-716	; 0xfffffd34
   3ac84:			; <UNDEFINED> instruction: 0xf5b31af3
   3ac88:	mcrrle	15, 7, r7, r2, cr10
   3ac8c:			; <UNDEFINED> instruction: 0xf7f84630
   3ac90:	subscs	pc, r4, r9, lsl lr	; <UNPREDICTABLE>
   3ac94:	stc2	0, cr15, [r8, #32]
   3ac98:	strmi	r2, [r4], -r0, lsl #2
   3ac9c:	stmib	r4, {r3, ip, sp}^
   3aca0:			; <UNDEFINED> instruction: 0xf7dd1600
   3aca4:	bmi	10fa228 <_ZdlPv@@Base+0x10b6a38>
   3aca8:			; <UNDEFINED> instruction: 0x61a52300
   3acac:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
   3acb0:			; <UNDEFINED> instruction: 0xf8c42501
   3acb4:	ldmdavs	r2, {r2, r4, ip, pc}^
   3acb8:			; <UNDEFINED> instruction: 0xf88461e7
   3acbc:	stmib	r4, {r5, ip, sp}^
   3acc0:			; <UNDEFINED> instruction: 0x63233309
   3acc4:	movwcc	lr, #59844	; 0xe9c4
   3acc8:	tstcc	r3, #196, 18	; 0x310000
   3accc:	ldrpl	lr, [r1, #-2500]	; 0xfffff63c
   3acd0:	eormi	pc, r6, r2, asr #16
   3acd4:			; <UNDEFINED> instruction: 0xff48f7ff
   3acd8:	and	r4, r0, r8, lsr #12
   3acdc:	bmi	d8c564 <_ZdlPv@@Base+0xd48d74>
   3ace0:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
   3ace4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ace8:	subsmi	r9, sl, fp, lsl #22
   3acec:	andlt	sp, sp, lr, asr #2
   3acf0:	svchi	0x00f0e8bd
   3acf4:	vmul.i8	d20, d1, d16
   3acf8:	ldrbtmi	r7, [r9], #-1
   3acfc:	blx	fe276d16 <_ZdlPv@@Base+0xfe233526>
   3ad00:	ldmdavs	r3, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   3ad04:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   3ad08:	sbcle	r2, r2, r0, lsl #16
   3ad0c:	ldc2l	0, cr15, [r0, #-32]!	; 0xffffffe0
   3ad10:	blmi	af4c14 <_ZdlPv@@Base+0xab1424>
   3ad14:			; <UNDEFINED> instruction: 0xf85a482a
   3ad18:	ldrbtmi	r3, [r8], #-3
   3ad1c:			; <UNDEFINED> instruction: 0x4619461a
   3ad20:			; <UNDEFINED> instruction: 0xf83ef7eb
   3ad24:	ldrb	r2, [sl, r0]
   3ad28:	strtmi	sl, [r2], -r5, lsl #18
   3ad2c:			; <UNDEFINED> instruction: 0xf0064628
   3ad30:	strmi	pc, [r7], -r3, lsr #31
   3ad34:	cmplt	r8, r4, asr #18
   3ad38:			; <UNDEFINED> instruction: 0x463a4658
   3ad3c:			; <UNDEFINED> instruction: 0xf7d94649
   3ad40:			; <UNDEFINED> instruction: 0xe79af813
   3ad44:	strb	r2, [sl, r0]
   3ad48:	svclt	0x00183800
   3ad4c:	strb	r2, [r6, r1]
   3ad50:	stmdblt	fp, {r0, r2, r8, r9, fp, ip, pc}^
   3ad54:			; <UNDEFINED> instruction: 0x4629481b
   3ad58:			; <UNDEFINED> instruction: 0xf1004478
   3ad5c:	addcc	r0, r0, r0, lsr #5
   3ad60:			; <UNDEFINED> instruction: 0xf802f7d9
   3ad64:	ldr	r2, [sl, r0]!
   3ad68:	strtmi	sl, [r9], -r6, lsl #20
   3ad6c:	ldrmi	r9, [r0], -r3, lsl #4
   3ad70:			; <UNDEFINED> instruction: 0xf974f005
   3ad74:	ldmdbmi	r4, {r0, r4, r8, r9, fp, lr}
   3ad78:	andcc	pc, r0, pc, asr #8
   3ad7c:			; <UNDEFINED> instruction: 0xf85a9a03
   3ad80:	ldrbtmi	r3, [r9], #-3
   3ad84:			; <UNDEFINED> instruction: 0xf7ea9300
   3ad88:	strb	pc, [r3, r3, ror #31]!	; <UNPREDICTABLE>
   3ad8c:	b	978cf0 <_ZdlPv@@Base+0x935500>
   3ad90:			; <UNDEFINED> instruction: 0xf0084620
   3ad94:	pld	[r7, sp, lsr #26]
   3ad98:	svclt	0x0000ea26
   3ad9c:	andeq	r3, r3, r2, lsr #1
   3ada0:	andeq	r0, r0, ip, ror r1
   3ada4:	muleq	r3, r6, r0
   3ada8:	andeq	fp, r3, r6, ror ip
   3adac:	andeq	fp, r3, r8, asr ip
   3adb0:	andeq	fp, r3, r6, lsr #24
   3adb4:	strdeq	r2, [r3], -lr
   3adb8:	ldrdeq	lr, [r0], -lr	; <UNPREDICTABLE>
   3adbc:	andeq	r0, r0, r8, asr #4
   3adc0:	strdeq	pc, [r0], -lr
   3adc4:	andeq	fp, r3, ip, ror fp
   3adc8:	andeq	pc, r0, lr, ror r1	; <UNPREDICTABLE>
   3adcc:	cfrshl64ne	mvdx5, mvdx0, fp
   3add0:	ldrmi	r4, [r6], -ip, lsl #12
   3add4:	strtmi	sp, [r0], -pc, lsl #22
   3add8:			; <UNDEFINED> instruction: 0xffeaf7f8
   3addc:	strmi	r4, [r2], -r4, lsl #12
   3ade0:			; <UNDEFINED> instruction: 0x4630b11e
   3ade4:			; <UNDEFINED> instruction: 0xffe4f7f8
   3ade8:	strtmi	r4, [r1], -r2, lsl #12
   3adec:	movwcs	r4, #1576	; 0x628
   3adf0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   3adf4:	stmdbmi	r3, {r2, r3, r4, r8, r9, sl, sp, lr, pc}
   3adf8:	eorvc	pc, lr, r1, asr #4
   3adfc:			; <UNDEFINED> instruction: 0xf0044479
   3ae00:	strb	pc, [r8, r7, lsl #22]!	; <UNPREDICTABLE>
   3ae04:	ldrdeq	lr, [r0], -ip
   3ae08:	blmi	74d67c <_ZdlPv@@Base+0x709e8c>
   3ae0c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   3ae10:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   3ae14:	ldmdavs	fp, {r3, r5, r6, r9, sl, lr}
   3ae18:			; <UNDEFINED> instruction: 0xf04f9301
   3ae1c:			; <UNDEFINED> instruction: 0xf0030300
   3ae20:	blmi	63986c <_ZdlPv@@Base+0x5f607c>
   3ae24:	cmnlt	r8, fp, ror r4
   3ae28:	bcs	61630 <_ZdlPv@@Base+0x1de40>
   3ae2c:	andcs	sp, r1, r8, lsl fp
   3ae30:	stc2	7, cr15, [lr], {240}	; 0xf0
   3ae34:	teqlt	r8, r4, lsl #12
   3ae38:			; <UNDEFINED> instruction: 0xf7ee2000
   3ae3c:	strtmi	pc, [r1], -r7, ror #24
   3ae40:	stmdals	r0, {r1, r9, sl, lr}
   3ae44:			; <UNDEFINED> instruction: 0xffc2f7ff
   3ae48:	cdp2	7, 10, cr15, cr10, cr15, {7}
   3ae4c:	blmi	30d688 <_ZdlPv@@Base+0x2c9e98>
   3ae50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3ae54:	blls	94ec4 <_ZdlPv@@Base+0x516d4>
   3ae58:	qaddle	r4, sl, sl
   3ae5c:	ldclt	0, cr11, [r0, #-8]
   3ae60:	stmdami	sl, {r0, r3, r9, fp, lr}
   3ae64:	ldrbtmi	r5, [r8], #-2203	; 0xfffff765
   3ae68:			; <UNDEFINED> instruction: 0x4619461a
   3ae6c:			; <UNDEFINED> instruction: 0xff98f7ea
   3ae70:			; <UNDEFINED> instruction: 0xf7d7e7ea
   3ae74:	svclt	0x0000e9b2
   3ae78:	ldrdeq	r2, [r3], -r4
   3ae7c:	andeq	r0, r0, ip, ror r1
   3ae80:			; <UNDEFINED> instruction: 0x00032ebc
   3ae84:	muleq	r3, r0, lr
   3ae88:	andeq	r0, r0, r8, asr #4
   3ae8c:	andeq	pc, r0, lr, ror #1
   3ae90:	mvnsmi	lr, sp, lsr #18
   3ae94:	vmull.p8	<illegal reg q8.5>, d0, d14
   3ae98:	stmdavs	r4, {r0, r1, r2, r3, r7, pc}^
   3ae9c:	adcsmi	r4, r4, #7340032	; 0x700000
   3aea0:	blmi	1331f00 <_ZdlPv@@Base+0x12ee710>
   3aea4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   3aea8:	vqsub.u8	d20, d16, d18
   3aeac:	ldmdavs	fp, {r0, r2, r7, pc}^
   3aeb0:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   3aeb4:	rsbsle	r2, pc, r0, lsl #22
   3aeb8:	lfmle	f4, 4, [r1, #-720]	; 0xfffffd30
   3aebc:	vstrcs.16	s12, [r0, #-442]	; 0xfffffe46	; <UNPREDICTABLE>
   3aec0:	ldmdavs	fp!, {r2, r6, ip, lr, pc}
   3aec4:			; <UNDEFINED> instruction: 0xf8434635
   3aec8:	strtmi	r6, [r8], -r6, lsr #32
   3aecc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3aed0:			; <UNDEFINED> instruction: 0xf8536803
   3aed4:	stccs	0, cr5, [r0, #-152]	; 0xffffff68
   3aed8:	strtmi	sp, [r8], -r3, ror #23
   3aedc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3aee0:	movteq	lr, #19204	; 0x4b04
   3aee4:	b	1414fe0 <_ZdlPv@@Base+0x13d17f0>
   3aee8:	bl	fd100 <_ZdlPv@@Base+0xb9910>
   3aeec:	bl	fedd7e40 <_ZdlPv@@Base+0xfed94650>
   3aef0:	b	13fec84 <_ZdlPv@@Base+0x13bb494>
   3aef4:	svclt	0x00a80063
   3aef8:	andeq	pc, sl, r6, lsl #2
   3aefc:	msrmi	SPSR_, #111	; 0x6f
   3af00:			; <UNDEFINED> instruction: 0x60784298
   3af04:	addeq	fp, r0, r4, lsr pc
   3af08:	rscscc	pc, pc, pc, asr #32
   3af0c:	stmdb	r8, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3af10:	strtmi	r4, [r9], -r2, asr #12
   3af14:			; <UNDEFINED> instruction: 0xf7d76038
   3af18:	strtmi	lr, [r8], -r2, ror #19
   3af1c:	ldmib	r8, {r0, r1, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3af20:	addsmi	r6, ip, #8060928	; 0x7b0000
   3af24:	ldmdavs	sl!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   3af28:	mvnscc	pc, pc, asr #32
   3af2c:	ble	11cc03c <_ZdlPv@@Base+0x118884c>
   3af30:	blne	179040 <_ZdlPv@@Base+0x135850>
   3af34:	ldmdavs	fp!, {r0, sl, ip, sp}^
   3af38:	lfmle	f4, 2, [r9], #652	; 0x28c
   3af3c:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
   3af40:			; <UNDEFINED> instruction: 0xf853685b
   3af44:	ldmibvs	sp, {r1, r2, r5, ip, sp}^
   3af48:			; <UNDEFINED> instruction: 0xd1ba2d00
   3af4c:	ldmvs	r8!, {r0, r3, r4, r6, r8, fp, sp, lr}
   3af50:	ldc2	0, cr15, [r4], {9}
   3af54:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
   3af58:	stccs	8, cr6, [r0], {28}
   3af5c:	ldmdavs	r9, {r2, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
   3af60:			; <UNDEFINED> instruction: 0xdc033904
   3af64:	strcc	lr, [r1, #-49]	; 0xffffffcf
   3af68:	andle	r4, pc, r5, lsr #5
   3af6c:	svccc	0x0004f851
   3af70:	rscsle	r2, r8, r0, lsl #22
   3af74:	addsmi	r6, r0, #1474560	; 0x168000
   3af78:	ldmibvs	fp, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   3af7c:	rscsle	r2, r2, r0, lsl #22
   3af80:			; <UNDEFINED> instruction: 0x4628683b
   3af84:	eorpl	pc, r6, r3, asr #16
   3af88:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3af8c:	ldcle	13, cr2, [ip, #-4]
   3af90:	strcs	r4, [r1, #-2834]	; 0xfffff4ee
   3af94:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3af98:	strcc	lr, [r1, #-2]
   3af9c:	andle	r4, r3, ip, lsr #5
   3afa0:	svccs	0x0004f853
   3afa4:	mvnsle	r2, r0, lsl #20
   3afa8:	strmi	r4, [r1], -r2, lsl #12
   3afac:	strtmi	r2, [r8], -r0, lsl #6
   3afb0:	mrc2	7, 1, pc, cr14, cr15, {7}
   3afb4:	mvnle	r2, r0, lsl #16
   3afb8:	ldrbcc	pc, [pc, #79]!	; 3b00f <__printf_chk@plt+0x28bdf>	; <UNPREDICTABLE>
   3afbc:	blmi	274dd8 <_ZdlPv@@Base+0x2315e8>
   3afc0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3afc4:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   3afc8:	strcs	lr, [r1, #-1912]	; 0xfffff888
   3afcc:	svclt	0x0000e7ec
   3afd0:	andeq	fp, r3, r0, lsr sl
   3afd4:	muleq	r3, r6, r9
   3afd8:	andeq	fp, r3, lr, ror r9
   3afdc:	andeq	fp, r3, r0, asr #18
   3afe0:	andeq	fp, r3, r4, lsl r9
   3afe4:	strlt	r6, [r8, #-2817]	; 0xfffff4ff
   3afe8:			; <UNDEFINED> instruction: 0xf7ff6b80
   3afec:	blmi	1fad38 <_ZdlPv@@Base+0x1b7548>
   3aff0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3aff4:	eorcc	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   3aff8:			; <UNDEFINED> instruction: 0xb11869d8
   3affc:			; <UNDEFINED> instruction: 0x4008e8bd
   3b000:	stcllt	0, cr15, [r2, #20]
   3b004:	svclt	0x0000bd08
   3b008:	andeq	fp, r3, r4, ror #17
   3b00c:			; <UNDEFINED> instruction: 0x460cb5f0
   3b010:	blvs	2a7224 <_ZdlPv@@Base+0x263a34>
   3b014:	blvs	fe84c834 <_ZdlPv@@Base+0xfe809044>
   3b018:			; <UNDEFINED> instruction: 0xff3af7ff
   3b01c:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
   3b020:	blle	e4283c <_ZdlPv@@Base+0xdff04c>
   3b024:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
   3b028:	adcmi	r6, sl, #1703936	; 0x1a0000
   3b02c:	ldmdavs	fp, {r2, r3, r5, r8, sl, fp, ip, lr, pc}^
   3b030:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   3b034:	strtmi	fp, [r1], -r3, asr #6
   3b038:			; <UNDEFINED> instruction: 0xf7f54630
   3b03c:	ldmdbmi	sp, {r0, r3, r4, r6, r9, fp, ip, sp, lr, pc}
   3b040:	movwcs	lr, #39380	; 0x99d4
   3b044:			; <UNDEFINED> instruction: 0x46074479
   3b048:	stmibvs	r1!, {r3, r6, fp, sp, lr}
   3b04c:	eoreq	pc, r5, r0, asr r8	; <UNPREDICTABLE>
   3b050:			; <UNDEFINED> instruction: 0xf7fb9500
   3b054:			; <UNDEFINED> instruction: 0xf8d4fda1
   3b058:			; <UNDEFINED> instruction: 0x46043130
   3b05c:	mlacs	r8, r3, r9, fp
   3b060:	blx	fe8f708a <_ZdlPv@@Base+0xfe8b389a>
   3b064:	andcs	r4, r0, #20, 18	; 0x50000
   3b068:	ldmibcc	r0!, {r0, r3, r4, r5, r6, sl, lr}
   3b06c:	andvs	r6, r7, #-2147483599	; 0x80000031
   3b070:	stmib	r0, {r2, r6, r9, sp, lr}^
   3b074:	addvs	r1, r2, r0, lsl #4
   3b078:	andcs	lr, r4, #192, 18	; 0x300000
   3b07c:	sbcvs	r6, r2, r2, lsl #3
   3b080:	ldcllt	0, cr11, [r0, #12]!
   3b084:	strb	r6, [sl, r4, asr #22]!
   3b088:	vmla.i8	d20, d1, d12
   3b08c:	ldrbtmi	r2, [r9], #-233	; 0xffffff17
   3b090:			; <UNDEFINED> instruction: 0xf9bef004
   3b094:	bmi	2f4fd8 <_ZdlPv@@Base+0x2b17e8>
   3b098:	ldmpl	fp, {r1, r3, fp, lr}
   3b09c:			; <UNDEFINED> instruction: 0x461a4478
   3b0a0:			; <UNDEFINED> instruction: 0xf7ea4619
   3b0a4:	andcs	pc, r0, sp, ror lr	; <UNPREDICTABLE>
   3b0a8:	svclt	0x0000e7ea
   3b0ac:	andeq	r2, r3, r2, asr #25
   3b0b0:	andeq	fp, r3, lr, lsr #17
   3b0b4:	muleq	r3, r0, r8
   3b0b8:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   3b0bc:	andeq	lr, r0, sl, asr #22
   3b0c0:	andeq	r0, r0, r8, asr #4
   3b0c4:	ldrdeq	lr, [r0], -r0
   3b0c8:	svcmi	0x00f0e92d
   3b0cc:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   3b0d0:	strmi	r8, [sp], -r2, lsl #22
   3b0d4:	strmi	r4, [r6], -ip, ror #21
   3b0d8:	ldrbtmi	r4, [sl], #-3052	; 0xfffff414
   3b0dc:	addslt	r6, r1, r9, lsl #22
   3b0e0:	ldmpl	r3, {r3, r5, r7, r8, r9, fp, sp, lr}^
   3b0e4:	movwls	r6, #63515	; 0xf81b
   3b0e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3b0ec:	mrc2	7, 6, pc, cr0, cr15, {7}
   3b0f0:	ldrbtmi	r4, [fp], #-3047	; 0xfffff419
   3b0f4:	cdpne	3, 0, cr9, cr4, cr4, {0}
   3b0f8:	cmphi	sp, r0, asr #5	; <UNPREDICTABLE>
   3b0fc:	b	140e098 <_ZdlPv@@Base+0x13ca8a8>
   3b100:	ldrbtmi	r0, [fp], #-2180	; 0xfffff77c
   3b104:	adcmi	r6, r2, #1703936	; 0x1a0000
   3b108:	adcshi	pc, r5, r0, asr #6
   3b10c:			; <UNDEFINED> instruction: 0xf853685b
   3b110:	blcs	471a8 <_ZdlPv@@Base+0x39b8>
   3b114:	adchi	pc, pc, r0
   3b118:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
   3b11c:			; <UNDEFINED> instruction: 0x4631d03a
   3b120:	blx	197713e <_ZdlPv@@Base+0x193394e>
   3b124:	eorsle	r2, r5, r0, lsl #16
   3b128:	ldrbtmi	r4, [fp], #-3035	; 0xfffff425
   3b12c:			; <UNDEFINED> instruction: 0xf853685b
   3b130:	strls	r0, [r0], #-8
   3b134:	movwcs	lr, #39381	; 0x99d5
   3b138:			; <UNDEFINED> instruction: 0xf7fb69a9
   3b13c:			; <UNDEFINED> instruction: 0xf8d5fd2d
   3b140:			; <UNDEFINED> instruction: 0x46043130
   3b144:	blvs	1167558 <_ZdlPv@@Base+0x1123d68>
   3b148:			; <UNDEFINED> instruction: 0xf7dd4628
   3b14c:			; <UNDEFINED> instruction: 0x4603fc57
   3b150:	movwls	r4, #17960	; 0x4628
   3b154:	mrrc2	7, 13, pc, sl, cr13	; <UNPREDICTABLE>
   3b158:	eorscs	r4, r0, r5, lsl #12
   3b15c:	blx	977186 <_ZdlPv@@Base+0x933996>
   3b160:	blls	14c9f0 <_ZdlPv@@Base+0x109200>
   3b164:	ldrtmi	r2, [r1], -r0, lsl #8
   3b168:	stmib	sp, {r8, sl, ip, pc}^
   3b16c:	strls	r4, [r1], #-1026	; 0xfffffbfe
   3b170:			; <UNDEFINED> instruction: 0xf7fd4607
   3b174:	bmi	ff2ba7e0 <_ZdlPv@@Base+0xff276ff0>
   3b178:	ldrbtmi	r4, [sl], #-3012	; 0xfffff43c
   3b17c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3b180:	subsmi	r9, sl, pc, lsl #22
   3b184:	msrhi	SPSR_fsx, r0, asr #32
   3b188:	andslt	r4, r1, r8, lsr r6
   3b18c:	blhi	f6488 <_ZdlPv@@Base+0xb2c98>
   3b190:	svchi	0x00f0e8bd
   3b194:	ldrdge	pc, [ip], -r6
   3b198:	svceq	0x0000f1ba
   3b19c:	bvs	d2f1ac <_ZdlPv@@Base+0xceb9bc>
   3b1a0:	rsbsle	r2, sp, r1, lsl #22
   3b1a4:	blcs	55378 <_ZdlPv@@Base+0x11b88>
   3b1a8:	blmi	fefb1b84 <_ZdlPv@@Base+0xfef6e394>
   3b1ac:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3b1b0:	andeq	pc, r8, r2, asr r8	; <UNPREDICTABLE>
   3b1b4:	ldrsbls	pc, [r0], #-128	; 0xffffff80	; <UNPREDICTABLE>
   3b1b8:	svceq	0x0000f1b9
   3b1bc:			; <UNDEFINED> instruction: 0xf8dfd029
   3b1c0:	strbmi	fp, [ip], -r4, ror #5
   3b1c4:	ldrbtmi	r4, [fp], #1713	; 0x6b1
   3b1c8:	strbmi	lr, [r9], -sp
   3b1cc:	blx	3f71ea <_ZdlPv@@Base+0x3b39fa>
   3b1d0:	ldrdcs	pc, [r4], -fp
   3b1d4:	svclt	0x00183800
   3b1d8:	strmi	r2, [r1], -r1
   3b1dc:	stccs	8, cr6, [r0], {100}	; 0x64
   3b1e0:	andcs	fp, r1, r8, lsl #30
   3b1e4:	stmdavs	r6!, {r3, r4, r5, r6, r8, fp, ip, sp, pc}
   3b1e8:	eoreq	pc, r6, r2, asr r8	; <UNPREDICTABLE>
   3b1ec:	stmdacs	r0, {r0, r9, sl, lr}
   3b1f0:	stmibvs	r0, {r2, r4, r5, r6, r7, ip, lr, pc}^
   3b1f4:	mvnle	r2, r0, lsl #16
   3b1f8:	strmi	r6, [r1], -r4, ror #16
   3b1fc:	svclt	0x00082c00
   3b200:	stmdacs	r0, {r0, sp}
   3b204:	ldrtmi	sp, [r4], -pc, ror #1
   3b208:	andeq	pc, r8, r2, asr r8	; <UNPREDICTABLE>
   3b20c:	stmdbcs	r0, {r1, r2, r3, r6, r9, sl, lr}
   3b210:			; <UNDEFINED> instruction: 0xf10dd18f
   3b214:	stmdbvs	r1, {r3, r5, r8, r9, fp}^
   3b218:			; <UNDEFINED> instruction: 0xf0084658
   3b21c:	ldmib	sp, {r0, r1, r3, r8, r9, sl, fp, ip, sp, lr, pc}^
   3b220:	addsmi	r3, r3, #-1342177280	; 0xb0000000
   3b224:	sbcshi	pc, r7, r0, lsl #5
   3b228:	mrrcne	10, 0, r9, r9, cr10	; <UNPREDICTABLE>
   3b22c:	tstls	fp, r8, asr r6
   3b230:	ldrbpl	r2, [r1], #288	; 0x120
   3b234:			; <UNDEFINED> instruction: 0xf0086bf1
   3b238:	ldmib	sp, {r0, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   3b23c:	addsmi	r3, r3, #-1342177280	; 0xb0000000
   3b240:	sbchi	pc, r4, r0, lsl #5
   3b244:	mrrcne	9, 0, r9, sl, cr10	; <UNPREDICTABLE>
   3b248:	andls	sl, fp, #393216	; 0x60000
   3b24c:	strbpl	r2, [sl], #512	; 0x200
   3b250:	beq	fe476a78 <_ZdlPv@@Base+0xfe433288>
   3b254:			; <UNDEFINED> instruction: 0xf009990a
   3b258:	stmdals	r6, {r0, r1, r2, r4, r7, r8, fp, ip, sp, lr, pc}
   3b25c:			; <UNDEFINED> instruction: 0xff92f7ea
   3b260:	stmiavs	r3, {r5, r8, r9, ip, sp, pc}^
   3b264:			; <UNDEFINED> instruction: 0x4629b313
   3b268:	mrc2	7, 6, pc, cr0, cr15, {7}
   3b26c:	ldrbmi	r4, [r8], -r7, lsl #12
   3b270:			; <UNDEFINED> instruction: 0xff26f008
   3b274:	stmibmi	ip, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   3b278:	rscscs	pc, ip, r1, asr #4
   3b27c:			; <UNDEFINED> instruction: 0xf0044479
   3b280:	blmi	fe2f95a4 <_ZdlPv@@Base+0xfe2b5db4>
   3b284:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3b288:	andcc	pc, r8, r3, asr r8	; <UNPREDICTABLE>
   3b28c:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
   3b290:	svcge	0x0045f47f
   3b294:	svccs	0x0000e77e
   3b298:	adchi	pc, r2, r0
   3b29c:	strb	r2, [sl, -r0, lsl #14]!
   3b2a0:	ldrtmi	r4, [r0], -r9, lsr #12
   3b2a4:	mrc2	7, 5, pc, cr2, cr15, {7}
   3b2a8:	strb	r4, [r4, -r7, lsl #12]!
   3b2ac:			; <UNDEFINED> instruction: 0xf0084658
   3b2b0:	bmi	203aed4 <_ZdlPv@@Base+0x1ff76e4>
   3b2b4:			; <UNDEFINED> instruction: 0xf8d2447a
   3b2b8:	cmplt	r3, #164	; 0xa4
   3b2bc:	blt	476ae4 <_ZdlPv@@Base+0x4332f4>
   3b2c0:			; <UNDEFINED> instruction: 0x461c4691
   3b2c4:			; <UNDEFINED> instruction: 0xe00b46b3
   3b2c8:			; <UNDEFINED> instruction: 0xf0054659
   3b2cc:	stmdacc	r0, {r0, r1, r2, r3, r7, r9, fp, ip, sp, lr, pc}
   3b2d0:	andcs	fp, r1, r8, lsl pc
   3b2d4:	stmdavs	r4!, {r0, r9, sl, lr}^
   3b2d8:	svclt	0x00082c00
   3b2dc:	stmiblt	r8, {r0, sp}
   3b2e0:			; <UNDEFINED> instruction: 0xf8d96826
   3b2e4:			; <UNDEFINED> instruction: 0xf8533004
   3b2e8:	strmi	r0, [r1], -r6, lsr #32
   3b2ec:	rscsle	r2, r2, r0, lsl #16
   3b2f0:	stmdacs	r0, {r6, r7, r8, fp, sp, lr}
   3b2f4:	stmdavs	r4!, {r3, r5, r6, r7, r8, ip, lr, pc}^
   3b2f8:	stccs	6, cr4, [r0], {1}
   3b2fc:	andcs	fp, r1, r8, lsl #30
   3b300:	rscle	r2, sp, r0, lsl #16
   3b304:			; <UNDEFINED> instruction: 0x465e4634
   3b308:	blt	476b70 <_ZdlPv@@Base+0x433380>
   3b30c:			; <UNDEFINED> instruction: 0xf0402900
   3b310:			; <UNDEFINED> instruction: 0xf1ba80ab
   3b314:	andle	r0, r2, r0, lsl #30
   3b318:	blcs	115bec <_ZdlPv@@Base+0xd23fc>
   3b31c:			; <UNDEFINED> instruction: 0xf8dfd0c0
   3b320:	ldrbtmi	sl, [sl], #404	; 0x194
   3b324:	ldrdcc	pc, [r0], -sl
   3b328:	vstmdble	r7!, {d2-d1}
   3b32c:	ldrdls	pc, [r8, pc]
   3b330:	blt	476b58 <_ZdlPv@@Base+0x433368>
   3b334:	ldrbtmi	r2, [r9], #1024	; 0x400
   3b338:	ldrdcc	pc, [r4], -sl
   3b33c:	bleq	fe175c80 <_ZdlPv@@Base+0xfe132490>
   3b340:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   3b344:	ldmibvs	r8, {r0, r1, r3, r4, r7, r8, ip, sp, pc}^
   3b348:			; <UNDEFINED> instruction: 0xf005b188
   3b34c:	cmnlt	r0, sp, ror sl	; <UNPREDICTABLE>
   3b350:	ldrdcc	pc, [r4], -sl
   3b354:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   3b358:	ldrdlt	r6, [r0, #-152]	; 0xffffff68
   3b35c:			; <UNDEFINED> instruction: 0xf0054631
   3b360:	msrlt	R8_usr, r5
   3b364:	ldrdcc	pc, [r4], -sl
   3b368:	andeq	pc, r8, r3, asr r8	; <UNPREDICTABLE>
   3b36c:			; <UNDEFINED> instruction: 0xf8d9e6e1
   3b370:	strcc	r3, [r1], #-0
   3b374:	lfmle	f4, 2, [pc], {163}	; 0xa3
   3b378:	blt	476be0 <_ZdlPv@@Base+0x4333f0>
   3b37c:	orrle	r2, sp, r0, lsl #30
   3b380:	blcs	5ae54 <_ZdlPv@@Base+0x17664>
   3b384:	rndvcd	f5, #2.0
   3b388:	ldrtvc	r2, [r4], r1, lsl #8
   3b38c:	eorsle	r2, fp, r0, lsl #18
   3b390:	ldrbmi	r4, [r8], -sl, asr #22
   3b394:	stmiapl	fp!, {r2, r8, sl, fp, ip, pc}^
   3b398:	blcs	5250c <_ZdlPv@@Base+0xed1c>
   3b39c:			; <UNDEFINED> instruction: 0xf004d052
   3b3a0:	blmi	123ad7c <_ZdlPv@@Base+0x11f758c>
   3b3a4:	ldrbmi	r4, [sl], -r7, asr #18
   3b3a8:	stmiapl	fp!, {r5, r9, sl, lr}^
   3b3ac:	movwls	r4, #1145	; 0x479
   3b3b0:	stc2l	7, cr15, [lr], {234}	; 0xea
   3b3b4:	bls	174f38 <_ZdlPv@@Base+0x131748>
   3b3b8:	blmi	1084fc0 <_ZdlPv@@Base+0x10417d0>
   3b3bc:	ldmpl	r3, {r1, r6, fp, lr}^
   3b3c0:			; <UNDEFINED> instruction: 0x461a4478
   3b3c4:			; <UNDEFINED> instruction: 0xf7ea4619
   3b3c8:	ldrb	pc, [r4], fp, ror #25	; <UNPREDICTABLE>
   3b3cc:			; <UNDEFINED> instruction: 0xf0084658
   3b3d0:	blls	33af4c <_ZdlPv@@Base+0x2f775c>
   3b3d4:			; <UNDEFINED> instruction: 0x4658e736
   3b3d8:	cdp2	0, 13, cr15, cr8, cr8, {0}
   3b3dc:	str	r9, [r3, -fp, lsl #22]!
   3b3e0:			; <UNDEFINED> instruction: 0xf7ea4630
   3b3e4:	bge	2faa20 <_ZdlPv@@Base+0x2b7230>
   3b3e8:	strmi	r9, [r1], -r5, lsl #4
   3b3ec:			; <UNDEFINED> instruction: 0xf0044610
   3b3f0:	stcls	14, cr15, [r4], {69}	; 0x45
   3b3f4:	andcs	r4, r1, r2, lsr fp
   3b3f8:	bls	18d8d0 <_ZdlPv@@Base+0x14a0e0>
   3b3fc:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   3b400:			; <UNDEFINED> instruction: 0xf7ea9300
   3b404:	ldrt	pc, [r6], r5, lsr #25	; <UNPREDICTABLE>
   3b408:			; <UNDEFINED> instruction: 0x2c006bf4
   3b40c:	svcge	0x0046f43f
   3b410:			; <UNDEFINED> instruction: 0xb3237863
   3b414:	ldrbtmi	r4, [r9], #-2350	; 0xfffff6d2
   3b418:	beq	fe476c80 <_ZdlPv@@Base+0xfe433490>
   3b41c:			; <UNDEFINED> instruction: 0xf0042700
   3b420:			; <UNDEFINED> instruction: 0x4621fe1d
   3b424:	stcmi	6, cr4, [r6], #-352	; 0xfffffea0
   3b428:	cdp2	0, 1, cr15, cr8, cr4, {0}
   3b42c:	stmdbmi	r9!, {r2, r8, sl, fp, ip, pc}
   3b430:	mrc	6, 0, r4, cr8, cr11, {2}
   3b434:	mulcs	r1, r0, sl
   3b438:	ldrbtmi	r5, [r9], #-2348	; 0xfffff6d4
   3b43c:			; <UNDEFINED> instruction: 0xf7ea9400
   3b440:	ldr	pc, [r8], r7, lsl #25
   3b444:	cdp2	0, 1, cr15, cr10, cr4, {0}
   3b448:			; <UNDEFINED> instruction: 0x46204b1d
   3b44c:	stmdbmi	r2!, {r2, sl, fp, ip, pc}
   3b450:	stmiapl	r3!, {r1, r3, r4, r6, r9, sl, lr}^
   3b454:	movwls	r4, #1145	; 0x479
   3b458:	ldc2l	7, cr15, [sl], #-936	; 0xfffffc58
   3b45c:	ldmdbmi	pc, {r0, r1, r3, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   3b460:			; <UNDEFINED> instruction: 0xe7d94479
   3b464:	mrc	7, 5, APSR_nzcv, cr8, cr6, {6}
   3b468:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
   3b46c:			; <UNDEFINED> instruction: 0xf853685b
   3b470:	ldrb	r0, [lr], -r8
   3b474:			; <UNDEFINED> instruction: 0xf0084658
   3b478:	pld	[r6, r3, lsr #28]
   3b47c:			; <UNDEFINED> instruction: 0x4638eeb4
   3b480:			; <UNDEFINED> instruction: 0xf9b6f008
   3b484:	mcr	7, 5, pc, cr14, cr6, {6}	; <UNPREDICTABLE>
   3b488:	andeq	r2, r3, r6, lsl #24
   3b48c:	andeq	r0, r0, ip, ror r1
   3b490:	andeq	r2, r3, lr, ror #23
   3b494:	ldrdeq	fp, [r3], -r2
   3b498:	andeq	fp, r3, sl, lsr #15
   3b49c:	andeq	r2, r3, r6, ror #22
   3b4a0:	andeq	fp, r3, r8, lsr #14
   3b4a4:	andeq	fp, r3, lr, lsl #14
   3b4a8:	andeq	lr, r0, ip, asr r9
   3b4ac:	andeq	fp, r3, r0, asr r6
   3b4b0:	andeq	fp, r3, r0, lsr #12
   3b4b4:			; <UNDEFINED> instruction: 0x0003b5b2
   3b4b8:	muleq	r3, lr, r5
   3b4bc:			; <UNDEFINED> instruction: 0x000002b4
   3b4c0:	andeq	r0, r0, r8, asr #4
   3b4c4:	strdeq	lr, [r0], -r8
   3b4c8:	andeq	lr, r0, ip, lsr #23
   3b4cc:	andeq	lr, r0, r2, lsl #23
   3b4d0:	andeq	sp, r0, lr, ror #4
   3b4d4:	andeq	lr, r0, lr, lsr #23
   3b4d8:	andeq	lr, r0, ip, ror #22
   3b4dc:	andeq	lr, r0, ip, lsl fp
   3b4e0:	andeq	fp, r3, sl, ror #8
   3b4e4:	cfstr32vc	mvfx11, [r3], {8}
   3b4e8:	stmvs	r3, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
   3b4ec:	svclt	0x00082b00
   3b4f0:	ldmvs	sl, {r0, r1, r9, sl, lr}^
   3b4f4:	andcs	fp, r1, sl, lsl #2
   3b4f8:	ldrmi	fp, [r8], -r8, lsl #26
   3b4fc:			; <UNDEFINED> instruction: 0xf7ff2201
   3b500:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   3b504:	stmdavs	r3, {r3, r4, r5, r6, r7, ip, lr, pc}
   3b508:			; <UNDEFINED> instruction: 0x4798685b
   3b50c:	stclt	0, cr2, [r8, #-4]
   3b510:	mvnsmi	lr, sp, lsr #18
   3b514:	svcmi	0x002c1e05
   3b518:	ldrbtmi	r4, [pc], #-1548	; 3b520 <__printf_chk@plt+0x290f0>
   3b51c:	bmi	b3221c <_ZdlPv@@Base+0xaeea2c>
   3b520:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
   3b524:	lfmle	f4, 4, [r1], #-684	; 0xfffffd54
   3b528:			; <UNDEFINED> instruction: 0xf5b31aeb
   3b52c:	ldcle	15, cr7, [ip], #-488	; 0xfffffe18
   3b530:			; <UNDEFINED> instruction: 0xf7f84628
   3b534:	strtmi	pc, [r0], -r7, asr #19
   3b538:	ldc2	7, cr15, [sl], #-992	; 0xfffffc20
   3b53c:	ldmpl	fp!, {r2, r5, r8, r9, fp, lr}^
   3b540:			; <UNDEFINED> instruction: 0x4606681f
   3b544:			; <UNDEFINED> instruction: 0xf0082054
   3b548:	tstcs	r0, pc, lsr #18	; <UNPREDICTABLE>
   3b54c:	andcc	r4, r8, r4, lsl #12
   3b550:	strne	lr, [r0, #-2500]	; 0xfffff63c
   3b554:			; <UNDEFINED> instruction: 0xf906f7dd
   3b558:	movwcs	r4, #2590	; 0xa1e
   3b55c:	tstcs	r1, r6, ror #2
   3b560:			; <UNDEFINED> instruction: 0x61a7447a
   3b564:	strtmi	r6, [r8], -r3, ror #3
   3b568:			; <UNDEFINED> instruction: 0xf8846852
   3b56c:	stmib	r4, {r5, ip, sp}^
   3b570:			; <UNDEFINED> instruction: 0x63233309
   3b574:	movwcc	lr, #59844	; 0xe9c4
   3b578:	tstcc	r3, #196, 18	; 0x310000
   3b57c:	tstne	r1, r4, asr #19
   3b580:	eormi	pc, r5, r2, asr #16
   3b584:	ldrhmi	lr, [r0, #141]!	; 0x8d
   3b588:	blt	ffbf958c <_ZdlPv@@Base+0xffbb5d9c>
   3b58c:			; <UNDEFINED> instruction: 0xf8536853
   3b590:	stmdacs	r0, {r0, r2, r5}
   3b594:			; <UNDEFINED> instruction: 0xf008d0cf
   3b598:	strb	pc, [ip, fp, lsr #18]	; <UNPREDICTABLE>
   3b59c:	vmla.i8	d20, d1, d14
   3b5a0:	ldrbtmi	r7, [r9], #-70	; 0xffffffba
   3b5a4:			; <UNDEFINED> instruction: 0xff34f003
   3b5a8:	blmi	375494 <_ZdlPv@@Base+0x331ca4>
   3b5ac:	ldmpl	fp!, {r2, r3, fp, lr}^
   3b5b0:	pop	{r3, r4, r5, r6, sl, lr}
   3b5b4:			; <UNDEFINED> instruction: 0x461a41f0
   3b5b8:			; <UNDEFINED> instruction: 0xf7ea4619
   3b5bc:			; <UNDEFINED> instruction: 0x4620bbf1
   3b5c0:			; <UNDEFINED> instruction: 0xf916f008
   3b5c4:	mcr	7, 0, pc, cr14, cr6, {6}	; <UNPREDICTABLE>
   3b5c8:	andeq	r2, r3, r6, asr #15
   3b5cc:			; <UNDEFINED> instruction: 0x0003b3b4
   3b5d0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3b5d4:	andeq	fp, r3, r4, ror r3
   3b5d8:	andeq	lr, r0, r6, lsr r6
   3b5dc:	andeq	r0, r0, r8, asr #4
   3b5e0:	andeq	lr, r0, r8, ror #18
   3b5e4:	blmi	6cde50 <_ZdlPv@@Base+0x68a660>
   3b5e8:	strlt	r4, [r0, #-1146]	; 0xfffffb86
   3b5ec:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   3b5f0:	ldmdavs	fp, {r3, r5, r6, r9, sl, lr}
   3b5f4:			; <UNDEFINED> instruction: 0xf04f9301
   3b5f8:			; <UNDEFINED> instruction: 0xf0020300
   3b5fc:	blmi	5bb090 <_ZdlPv@@Base+0x5778a0>
   3b600:	cmplt	r0, fp, ror r4
   3b604:	bcs	61e0c <_ZdlPv@@Base+0x1e61c>
   3b608:	andcs	sp, r1, r4, lsl fp
   3b60c:			; <UNDEFINED> instruction: 0xf8a0f7f0
   3b610:	tstlt	r0, r1, lsl #12
   3b614:			; <UNDEFINED> instruction: 0xf7ff9800
   3b618:			; <UNDEFINED> instruction: 0xf7efff7b
   3b61c:	bmi	3fa128 <_ZdlPv@@Base+0x3b6938>
   3b620:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   3b624:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3b628:	subsmi	r9, sl, r1, lsl #22
   3b62c:	andlt	sp, r3, fp, lsl #2
   3b630:	blx	1797ae <_ZdlPv@@Base+0x135fbe>
   3b634:	stmdami	sl, {r0, r3, r9, fp, lr}
   3b638:	ldrbtmi	r5, [r8], #-2203	; 0xfffff765
   3b63c:			; <UNDEFINED> instruction: 0x4619461a
   3b640:	blx	febf95f2 <_ZdlPv@@Base+0xfebb5e02>
   3b644:			; <UNDEFINED> instruction: 0xf7d6e7e9
   3b648:	svclt	0x0000edc8
   3b64c:	strdeq	r2, [r3], -r8
   3b650:	andeq	r0, r0, ip, ror r1
   3b654:	andeq	r2, r3, r0, ror #13
   3b658:			; <UNDEFINED> instruction: 0x000326be
   3b65c:	andeq	r0, r0, r8, asr #4
   3b660:	andeq	lr, r0, sl, lsl r9
   3b664:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   3b668:			; <UNDEFINED> instruction: 0x47706898
   3b66c:	andeq	r2, r3, sl, ror #19
   3b670:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   3b674:	stmdbcs	r1, {r0, r3, r4, fp, sp, lr}
   3b678:	ldmdavs	fp, {r0, r1, r3, r8, sl, fp, ip, lr, pc}^
   3b67c:	and	r2, r2, r1
   3b680:	addmi	r3, r8, #1
   3b684:			; <UNDEFINED> instruction: 0xf853d004
   3b688:	bcs	472a0 <_ZdlPv@@Base+0x3ab0>
   3b68c:			; <UNDEFINED> instruction: 0x4770d1f8
   3b690:	andcs	r4, r1, r0, ror r7
   3b694:	svclt	0x0000e7fb
   3b698:	andeq	fp, r3, r2, ror #4
   3b69c:			; <UNDEFINED> instruction: 0xf7f8b510
   3b6a0:	blmi	2fa4c4 <_ZdlPv@@Base+0x2b6cd4>
   3b6a4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   3b6a8:	vstrle.16	s4, [ip, #-0]	; <UNPREDICTABLE>
   3b6ac:			; <UNDEFINED> instruction: 0x4604685a
   3b6b0:	bcc	1436b8 <_ZdlPv@@Base+0xffec8>
   3b6b4:	svccc	0x0004f852
   3b6b8:	ldmdbvs	fp, {r0, r1, r4, r8, ip, sp, pc}^
   3b6bc:	andle	r4, r4, r3, lsr #5
   3b6c0:	addmi	r3, r8, #1
   3b6c4:			; <UNDEFINED> instruction: 0xf04fd1f6
   3b6c8:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
   3b6cc:	andeq	fp, r3, r0, lsr r2
   3b6d0:			; <UNDEFINED> instruction: 0xf7ffb508
   3b6d4:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3b6d8:			; <UNDEFINED> instruction: 0x2000bfb8
   3b6dc:	blmi	1b2304 <_ZdlPv@@Base+0x16eb14>
   3b6e0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3b6e4:	eorcc	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   3b6e8:	blx	fec55e50 <_ZdlPv@@Base+0xfec12660>
   3b6ec:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3b6f0:	svclt	0x0000bd08
   3b6f4:	strdeq	fp, [r3], -r4
   3b6f8:	addlt	fp, r2, r0, lsl r5
   3b6fc:	strmi	r4, [r8], -r4, lsl #12
   3b700:			; <UNDEFINED> instruction: 0xf7ff9101
   3b704:	bls	bb6a0 <_ZdlPv@@Base+0x77eb0>
   3b708:	movwcs	fp, #6456	; 0x1938
   3b70c:	andcs	r4, r0, r1, lsl r6
   3b710:	pop	{r1, ip, sp, pc}
   3b714:			; <UNDEFINED> instruction: 0xf7ff4010
   3b718:	ldrmi	fp, [r1], -fp, lsl #21
   3b71c:			; <UNDEFINED> instruction: 0xf0094620
   3b720:	strmi	pc, [r2], -sp, lsr #17
   3b724:	svclt	0x0000e7f1
   3b728:	blmi	e8e010 <_ZdlPv@@Base+0xe4a820>
   3b72c:	ldrblt	r4, [r0, #1146]!	; 0x47a
   3b730:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   3b734:	ldmdavs	fp, {r0, r1, r2, r4, r5, r8, sl, fp, lr}
   3b738:			; <UNDEFINED> instruction: 0xf04f9301
   3b73c:	blmi	dbc344 <_ZdlPv@@Base+0xd78b54>
   3b740:	stmiapl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   3b744:			; <UNDEFINED> instruction: 0xf7ed4620
   3b748:			; <UNDEFINED> instruction: 0x4620fe7d
   3b74c:			; <UNDEFINED> instruction: 0xf7e52100
   3b750:	movtlt	pc, #3021	; 0xbcd	; <UNPREDICTABLE>
   3b754:			; <UNDEFINED> instruction: 0xf7ef2001
   3b758:			; <UNDEFINED> instruction: 0x4607fffb
   3b75c:	suble	r2, r2, r0, lsl #16
   3b760:			; <UNDEFINED> instruction: 0xff9cf7ff
   3b764:	ble	5c2f7c <_ZdlPv@@Base+0x57f78c>
   3b768:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
   3b76c:	mcrcs	8, 0, r6, cr1, cr14, {0}
   3b770:	ldmdavs	fp, {r0, r1, r2, r6, r8, sl, fp, ip, lr, pc}^
   3b774:	and	r2, r2, r1, lsl #8
   3b778:	adcsmi	r3, r4, #16777216	; 0x1000000
   3b77c:			; <UNDEFINED> instruction: 0xf853d003
   3b780:	bcs	47398 <_ZdlPv@@Base+0x3ba8>
   3b784:	blmi	9eff6c <_ZdlPv@@Base+0x9ac77c>
   3b788:			; <UNDEFINED> instruction: 0x46204639
   3b78c:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   3b790:	blx	779796 <_ZdlPv@@Base+0x735fa6>
   3b794:	blmi	92847c <_ZdlPv@@Base+0x8e4c8c>
   3b798:	stmiapl	fp!, {r0, r5, r9, sl, lr}^
   3b79c:	blvs	fe655810 <_ZdlPv@@Base+0xfe612020>
   3b7a0:	blx	1df97a6 <_ZdlPv@@Base+0x1db5fb6>
   3b7a4:			; <UNDEFINED> instruction: 0x4668e015
   3b7a8:	stc2l	0, cr15, [ip, #8]
   3b7ac:	stmdbls	r0, {r3, r4, r6, r7, r8, ip, sp, pc}
   3b7b0:	blle	705bb8 <_ZdlPv@@Base+0x6c23c8>
   3b7b4:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
   3b7b8:	addsmi	r6, r1, #1703936	; 0x1a0000
   3b7bc:	ldmdavs	fp, {r1, r2, r4, r9, fp, ip, lr, pc}^
   3b7c0:	eorcc	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   3b7c4:	blmi	627e18 <_ZdlPv@@Base+0x5e4628>
   3b7c8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   3b7cc:			; <UNDEFINED> instruction: 0xf7ff6b98
   3b7d0:	bmi	5fa554 <_ZdlPv@@Base+0x5b6d64>
   3b7d4:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   3b7d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3b7dc:	subsmi	r9, sl, r1, lsl #22
   3b7e0:	andlt	sp, r3, r1, lsl r1
   3b7e4:			; <UNDEFINED> instruction: 0xf04fbdf0
   3b7e8:	udf	#8975	; 0x230f
   3b7ec:	ldmdami	r1, {r4, r8, r9, fp, lr}
   3b7f0:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
   3b7f4:			; <UNDEFINED> instruction: 0x4619461a
   3b7f8:	blx	ff4f97a8 <_ZdlPv@@Base+0xff4b5fb8>
   3b7fc:	rscscc	pc, pc, pc, asr #32
   3b800:	strcs	lr, [r1], #-2023	; 0xfffff819
   3b804:			; <UNDEFINED> instruction: 0xf7d6e7bf
   3b808:	svclt	0x0000ece8
   3b80c:			; <UNDEFINED> instruction: 0x000325b4
   3b810:	andeq	r0, r0, ip, ror r1
   3b814:	andeq	r2, r3, r0, lsr #11
   3b818:	andeq	r0, r0, r0, lsr #5
   3b81c:	andeq	fp, r3, sl, ror #2
   3b820:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3b824:	andeq	r0, r0, ip, ror #4
   3b828:	andeq	fp, r3, lr, lsl r1
   3b82c:	andeq	r2, r3, sl, lsl #10
   3b830:	andeq	r0, r0, r8, asr #4
   3b834:	andeq	fp, r0, lr, asr r3
   3b838:			; <UNDEFINED> instruction: 0xf7ffb508
   3b83c:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   3b840:	blmi	132450 <_ZdlPv@@Base+0xeec60>
   3b844:	addsvs	r4, r8, fp, ror r4
   3b848:			; <UNDEFINED> instruction: 0x4008e8bd
   3b84c:	stmiblt	r8!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3b850:	andeq	r2, r3, ip, lsl #16
   3b854:			; <UNDEFINED> instruction: 0xf7ffb508
   3b858:	cdpne	15, 0, cr15, cr3, cr7, {3}
   3b85c:	bmi	23248c <_ZdlPv@@Base+0x1eec9c>
   3b860:	ldrbtmi	r2, [sl], #-2
   3b864:			; <UNDEFINED> instruction: 0xf8526852
   3b868:	ldmdbvs	r9, {r0, r1, r5, ip, sp}^
   3b86c:			; <UNDEFINED> instruction: 0x4008e8bd
   3b870:	ldmlt	lr!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3b874:			; <UNDEFINED> instruction: 0x4008e8bd
   3b878:	ldmiblt	r2, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3b87c:	andeq	fp, r3, r2, ror r0
   3b880:	blmi	104e184 <_ZdlPv@@Base+0x100a994>
   3b884:	push	{r1, r3, r4, r5, r6, sl, lr}
   3b888:	strdlt	r4, [r6], r0
   3b88c:	ldcmi	8, cr5, [lr], #-844	; 0xfffffcb4
   3b890:	movwls	r6, #22555	; 0x581b
   3b894:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3b898:			; <UNDEFINED> instruction: 0xff46f7ff
   3b89c:	stmdacs	r0, {r2, r3, r4, r5, r6, sl, lr}
   3b8a0:	blmi	ef2610 <_ZdlPv@@Base+0xeaee20>
   3b8a4:	stmiapl	r4!, {r1, r3, r4, r5, r9, fp, lr}^
   3b8a8:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
   3b8ac:			; <UNDEFINED> instruction: 0xf8526963
   3b8b0:			; <UNDEFINED> instruction: 0xf0231020
   3b8b4:	bcs	37c0fc <_ZdlPv@@Base+0x33890c>
   3b8b8:	suble	r6, sp, lr, asr #18
   3b8bc:	strcs	sl, [r0, -r2, lsl #26]!
   3b8c0:	strtmi	lr, [r0], -r7
   3b8c4:			; <UNDEFINED> instruction: 0xf900f7eb
   3b8c8:			; <UNDEFINED> instruction: 0xf0236963
   3b8cc:	bcs	37c114 <_ZdlPv@@Base+0x338924>
   3b8d0:	blcs	52f9e0 <_ZdlPv@@Base+0x4ec1f0>
   3b8d4:	blcs	6ab53c <_ZdlPv@@Base+0x667d4c>
   3b8d8:	strdcs	sp, [r1, -r3]
   3b8dc:			; <UNDEFINED> instruction: 0xf7ea4620
   3b8e0:	ldrtmi	pc, [r1], -r3, asr #26	; <UNPREDICTABLE>
   3b8e4:	strtmi	r4, [r8], -r0, lsl #13
   3b8e8:	blx	fe977912 <_ZdlPv@@Base+0xfe934122>
   3b8ec:	andcc	lr, r3, #3620864	; 0x374000
   3b8f0:	ble	a8c344 <_ZdlPv@@Base+0xa48b54>
   3b8f4:	mrrcne	10, 0, r9, r9, cr2	; <UNPREDICTABLE>
   3b8f8:	tstls	r3, r8, lsr #12
   3b8fc:			; <UNDEFINED> instruction: 0xf8d854d7
   3b900:			; <UNDEFINED> instruction: 0xf008103c
   3b904:	ldmib	sp, {r0, r1, r4, r6, sl, fp, ip, sp, lr, pc}^
   3b908:	addsmi	r3, r3, #805306368	; 0x30000000
   3b90c:	stmdbls	r2, {r0, r1, r2, r4, r9, fp, ip, lr, pc}
   3b910:	andcs	r1, r0, #88, 24	; 0x5800
   3b914:	stmdage	r1, {r0, r1, ip, pc}
   3b918:	stmdbls	r2, {r1, r3, r6, r7, sl, ip, lr}
   3b91c:	cdp2	0, 3, cr15, cr4, cr8, {0}
   3b920:			; <UNDEFINED> instruction: 0xf7ea9801
   3b924:	lsrlt	pc, pc, #24	; <UNPREDICTABLE>
   3b928:			; <UNDEFINED> instruction: 0xf7ea2100
   3b92c:	tstlt	r0, pc, asr #21	; <UNPREDICTABLE>
   3b930:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
   3b934:			; <UNDEFINED> instruction: 0x46284798
   3b938:	blx	ff0f7962 <_ZdlPv@@Base+0xff0b4172>
   3b93c:	strtmi	lr, [r8], -r1, asr #15
   3b940:	stc2	0, cr15, [r4], #-32	; 0xffffffe0
   3b944:	strb	r9, [r2, r3, lsl #22]!
   3b948:			; <UNDEFINED> instruction: 0xf0084628
   3b94c:	blls	13a9d0 <_ZdlPv@@Base+0xf71e0>
   3b950:			; <UNDEFINED> instruction: 0x4628e7d0
   3b954:	blx	fed7797e <_ZdlPv@@Base+0xfed3418e>
   3b958:			; <UNDEFINED> instruction: 0xf922f7ef
   3b95c:	blmi	28e198 <_ZdlPv@@Base+0x24a9a8>
   3b960:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3b964:	blls	1959d4 <_ZdlPv@@Base+0x1521e4>
   3b968:	qaddle	r4, sl, r2
   3b96c:	pop	{r1, r2, ip, sp, pc}
   3b970:			; <UNDEFINED> instruction: 0xf7d681f0
   3b974:			; <UNDEFINED> instruction: 0x4628ec32
   3b978:	blx	fe8f79a2 <_ZdlPv@@Base+0xfe8b41b2>
   3b97c:	ldc	7, cr15, [r2], #-856	; 0xfffffca8
   3b980:	andeq	r2, r3, ip, asr r4
   3b984:	andeq	r0, r0, ip, ror r1
   3b988:	andeq	r2, r3, r4, asr #8
   3b98c:	andeq	r0, r0, r0, lsr #5
   3b990:	andeq	fp, r3, ip, lsr #32
   3b994:	andeq	r2, r3, r0, lsl #7
   3b998:	movwcs	fp, #1392	; 0x570
   3b99c:	strmi	r6, [r5], -r4, lsl #16
   3b9a0:			; <UNDEFINED> instruction: 0xb12c6003
   3b9a4:	stmdavs	r4!, {r5, r9, sl, lr}^
   3b9a8:			; <UNDEFINED> instruction: 0xff22f007
   3b9ac:	mvnsle	r2, r0, lsl #24
   3b9b0:	and	r2, r3, r0, lsl #12
   3b9b4:	mrc2	7, 5, pc, cr8, cr15, {7}
   3b9b8:	ble	1431d0 <_ZdlPv@@Base+0xff9e0>
   3b9bc:	ldc2l	7, cr15, [r0, #-948]	; 0xfffffc4c
   3b9c0:	mvnsle	r2, r0, lsl #16
   3b9c4:	andcs	fp, r8, r0, ror sp
   3b9c8:	cdp2	0, 14, cr15, cr14, cr7, {0}
   3b9cc:	strmi	lr, [r0], -r0, asr #19
   3b9d0:	stcne	0, cr6, [r5, #-160]	; 0xffffff60
   3b9d4:	svclt	0x0000e7f2
   3b9d8:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
   3b9dc:	adccc	r4, r4, r8, ror r4
   3b9e0:			; <UNDEFINED> instruction: 0xffdaf7ff
   3b9e4:			; <UNDEFINED> instruction: 0x4008e8bd
   3b9e8:	ldmlt	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3b9ec:	strdeq	sl, [r3], -r8
   3b9f0:			; <UNDEFINED> instruction: 0xf7ffb508
   3b9f4:	stmdacs	r0, {r0, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   3b9f8:	blmi	1f261c <_ZdlPv@@Base+0x1aee2c>
   3b9fc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3ba00:	eoreq	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   3ba04:			; <UNDEFINED> instruction: 0xf7ff3050
   3ba08:	pop	{r0, r1, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3ba0c:			; <UNDEFINED> instruction: 0xf7ef4008
   3ba10:	svclt	0x0000b8c7
   3ba14:	ldrdeq	sl, [r3], -r8
   3ba18:	blmi	ace2c4 <_ZdlPv@@Base+0xa8aad4>
   3ba1c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   3ba20:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   3ba24:	ldmdavs	fp, {r3, r5, r8, sl, fp, lr}
   3ba28:			; <UNDEFINED> instruction: 0xf04f9303
   3ba2c:			; <UNDEFINED> instruction: 0xf7ff0300
   3ba30:	ldrbtmi	pc, [sp], #-3707	; 0xfffff185	; <UNPREDICTABLE>
   3ba34:	blle	58324c <_ZdlPv@@Base+0x53fa5c>
   3ba38:	ldrbtmi	r4, [lr], #-3620	; 0xfffff1dc
   3ba3c:			; <UNDEFINED> instruction: 0xf8536873
   3ba40:	ldmibvs	fp, {r2, r5, ip, sp}^
   3ba44:			; <UNDEFINED> instruction: 0xf7edb31b
   3ba48:			; <UNDEFINED> instruction: 0xb1b8fd0b
   3ba4c:			; <UNDEFINED> instruction: 0xf002a802
   3ba50:	orrslt	pc, r8, r9, ror ip	; <UNPREDICTABLE>
   3ba54:	stmdbcs	r0, {r1, r8, fp, ip, pc}
   3ba58:	ldmdavs	r3!, {r2, r5, r8, r9, fp, ip, lr, pc}^
   3ba5c:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   3ba60:	blx	ff579a52 <_ZdlPv@@Base+0xff536262>
   3ba64:			; <UNDEFINED> instruction: 0xf89cf7ef
   3ba68:	blmi	5ce2d4 <_ZdlPv@@Base+0x58aae4>
   3ba6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3ba70:	blls	115ae0 <_ZdlPv@@Base+0xd22f0>
   3ba74:	qsuble	r4, sl, r0
   3ba78:	ldcllt	0, cr11, [r0, #-16]!
   3ba7c:	tstcs	r0, r5, lsl fp
   3ba80:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3ba84:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   3ba88:	blx	ff079a7a <_ZdlPv@@Base+0xff03628a>
   3ba8c:	blmi	4f5a3c <_ZdlPv@@Base+0x4b224c>
   3ba90:	andcc	pc, r0, pc, asr #8
   3ba94:	stmiapl	fp!, {r0, r4, r8, fp, lr}^
   3ba98:			; <UNDEFINED> instruction: 0x461a4479
   3ba9c:			; <UNDEFINED> instruction: 0xf7ea9300
   3baa0:			; <UNDEFINED> instruction: 0xe7dff957
   3baa4:			; <UNDEFINED> instruction: 0xf44f4b0c
   3baa8:	stmdbmi	sp, {ip, sp}
   3baac:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   3bab0:	movwls	r4, #1562	; 0x61a
   3bab4:			; <UNDEFINED> instruction: 0xf94cf7ea
   3bab8:			; <UNDEFINED> instruction: 0xf7d6e7d4
   3babc:	svclt	0x0000eb8e
   3bac0:	andeq	r2, r3, r4, asr #5
   3bac4:	andeq	r0, r0, ip, ror r1
   3bac8:	andeq	r2, r3, lr, lsr #5
   3bacc:	muleq	r3, sl, lr
   3bad0:	andeq	r2, r3, r4, ror r2
   3bad4:	andeq	sl, r3, r4, asr lr
   3bad8:	andeq	r0, r0, r8, asr #4
   3badc:	andeq	lr, r0, r4, ror r5
   3bae0:	andeq	lr, r0, r2, lsl #11
   3bae4:	blmi	128e40c <_ZdlPv@@Base+0x124ac1c>
   3bae8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   3baec:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
   3baf0:	ldmdavs	fp, {r0, r1, r2, r6, r8, sl, fp, lr}
   3baf4:			; <UNDEFINED> instruction: 0xf04f9303
   3baf8:			; <UNDEFINED> instruction: 0xf7ff0300
   3bafc:	ldrbtmi	pc, [sp], #-3605	; 0xfffff1eb	; <UNPREDICTABLE>
   3bb00:	ble	303318 <_ZdlPv@@Base+0x2bfb28>
   3bb04:			; <UNDEFINED> instruction: 0xf84cf7ef
   3bb08:	blmi	104e418 <_ZdlPv@@Base+0x100ac28>
   3bb0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3bb10:	blls	115b80 <_ZdlPv@@Base+0xd2390>
   3bb14:	cmnle	r4, sl, asr r0
   3bb18:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   3bb1c:	stc2	7, cr15, [r0], #948	; 0x3b4
   3bb20:	blmi	faa0a8 <_ZdlPv@@Base+0xf668b8>
   3bb24:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3bb28:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   3bb2c:	mlacs	r0, r3, r8, pc	; <UNPREDICTABLE>
   3bb30:	rscle	r2, r7, r0, lsl #20
   3bb34:	eoreq	pc, r0, r3, lsl #17
   3bb38:			; <UNDEFINED> instruction: 0xe7e36018
   3bb3c:	tstcs	r0, r7, lsr fp
   3bb40:			; <UNDEFINED> instruction: 0xf7e558e8
   3bb44:			; <UNDEFINED> instruction: 0xb1b8f9d3
   3bb48:	stc2l	7, cr15, [lr, #1020]!	; 0x3fc
   3bb4c:	blle	ff683368 <_ZdlPv@@Base+0xff63fb78>
   3bb50:	stc2	7, cr15, [r6], {237}	; 0xed
   3bb54:	eorsle	r2, ip, r0, lsl #16
   3bb58:	cmncs	r5, r1, lsl #16
   3bb5c:	blx	ff177b6e <_ZdlPv@@Base+0xff13437e>
   3bb60:	teqle	ip, r0, lsl #16
   3bb64:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
   3bb68:			; <UNDEFINED> instruction: 0xf853685b
   3bb6c:	strtmi	r5, [r1], -r5, lsr #32
   3bb70:			; <UNDEFINED> instruction: 0xf7fa4628
   3bb74:	strb	pc, [r5, r7, lsr #23]	; <UNPREDICTABLE>
   3bb78:	cmncs	r5, r1, lsl #16
   3bb7c:	blx	fed77b8e <_ZdlPv@@Base+0xfed3439e>
   3bb80:	blmi	a682a8 <_ZdlPv@@Base+0xa24ab8>
   3bb84:	ldrbtmi	r9, [fp], #-2305	; 0xfffff6ff
   3bb88:	ldmdavs	fp, {r8, fp, sp}^
   3bb8c:	eormi	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   3bb90:	stmdbcc	r1, {r1, r2, r4, r8, sl, fp, ip, lr, pc}
   3bb94:			; <UNDEFINED> instruction: 0xf002a802
   3bb98:			; <UNDEFINED> instruction: 0xf894fe2f
   3bb9c:	blls	c3c24 <_ZdlPv@@Base+0x80434>
   3bba0:	bvs	18e7ff0 <_ZdlPv@@Base+0x18a4800>
   3bba4:	umlalle	r4, sp, r3, r2
   3bba8:	rsbvs	r2, r3, #268435456	; 0x10000000
   3bbac:	eorcs	pc, r0, r4, lsl #17
   3bbb0:	eorvs	r2, r3, r0, lsl #6
   3bbb4:	blmi	775a54 <_ZdlPv@@Base+0x732264>
   3bbb8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3bbbc:	eormi	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   3bbc0:	mlacc	r0, r4, r8, pc	; <UNPREDICTABLE>
   3bbc4:	addsle	r2, sp, r0, lsl #22
   3bbc8:			; <UNDEFINED> instruction: 0xf8842300
   3bbcc:	eorvs	r3, r3, r0, lsr #32
   3bbd0:	blmi	5f5a38 <_ZdlPv@@Base+0x5b2248>
   3bbd4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3bbd8:	eorpl	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   3bbdc:	blmi	575b00 <_ZdlPv@@Base+0x532310>
   3bbe0:	ldrbtmi	r9, [fp], #-2305	; 0xfffff6ff
   3bbe4:	ldmdavs	fp, {r8, fp, sp}^
   3bbe8:	eorpl	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   3bbec:	stmdbcc	r1, {r0, r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, lr, pc}
   3bbf0:			; <UNDEFINED> instruction: 0xf002a802
   3bbf4:	bls	fb400 <_ZdlPv@@Base+0xb7c10>
   3bbf8:	strtmi	r4, [r8], -r1, lsr #12
   3bbfc:	blx	ff9bee <_ZdlPv@@Base+0xfb63fe>
   3bc00:			; <UNDEFINED> instruction: 0xf7d6e780
   3bc04:	svclt	0x0000eaea
   3bc08:	strdeq	r2, [r3], -r8
   3bc0c:	andeq	r0, r0, ip, ror r1
   3bc10:	andeq	r2, r3, r2, ror #3
   3bc14:	ldrdeq	r2, [r3], -r4
   3bc18:			; <UNDEFINED> instruction: 0x0003adb0
   3bc1c:	andeq	r0, r0, r0, lsr #5
   3bc20:	andeq	sl, r3, lr, ror #26
   3bc24:	andeq	sl, r3, lr, asr #26
   3bc28:	andeq	sl, r3, ip, lsl sp
   3bc2c:	andeq	sl, r3, r0, lsl #26
   3bc30:	strdeq	sl, [r3], -r2
   3bc34:	blmi	e8e51c <_ZdlPv@@Base+0xe4ad2c>
   3bc38:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   3bc3c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   3bc40:	ldmdavs	fp, {r0, r1, r2, r4, r5, r8, sl, fp, lr}
   3bc44:			; <UNDEFINED> instruction: 0xf04f9303
   3bc48:			; <UNDEFINED> instruction: 0xf7ff0300
   3bc4c:	ldrbtmi	pc, [sp], #-3437	; 0xfffff293	; <UNPREDICTABLE>
   3bc50:	ble	303468 <_ZdlPv@@Base+0x2bfc78>
   3bc54:			; <UNDEFINED> instruction: 0xffa4f7ee
   3bc58:	blmi	c4e528 <_ZdlPv@@Base+0xc0ad38>
   3bc5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3bc60:	blls	115cd0 <_ZdlPv@@Base+0xd24e0>
   3bc64:	cmple	r4, sl, asr r0
   3bc68:	ldcllt	0, cr11, [r0, #-16]!
   3bc6c:	blx	ffe79c2a <_ZdlPv@@Base+0xffe3643a>
   3bc70:	blmi	baa1f8 <_ZdlPv@@Base+0xb66a08>
   3bc74:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3bc78:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   3bc7c:	bcs	56bec <_ZdlPv@@Base+0x133fc>
   3bc80:	andcs	sp, r0, #232	; 0xe8
   3bc84:	stmib	r3, {r1, r3, r4, sp, lr}^
   3bc88:	strb	r2, [r3, pc, lsl #4]!
   3bc8c:			; <UNDEFINED> instruction: 0xf002a801
   3bc90:	stmdacs	r0, {r0, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   3bc94:			; <UNDEFINED> instruction: 0xf7edd0ed
   3bc98:	ldmdblt	r0!, {r0, r1, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   3bc9c:	bls	8e930 <_ZdlPv@@Base+0x4b140>
   3bca0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3bca4:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   3bca8:	stmdbcs	r1, {r0, r3, r4, r6, r7, r8, r9, fp, sp, lr}
   3bcac:	tstcs	r0, r9, lsr #32
   3bcb0:	andsvs	r6, r9, sl, lsl r4
   3bcb4:	bicsvs	r2, sl, #268435456	; 0x10000000
   3bcb8:	stmdage	r2, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   3bcbc:			; <UNDEFINED> instruction: 0xf002217a
   3bcc0:	stmdacs	r0, {r0, r1, r4, r8, r9, fp, ip, sp, lr, pc}
   3bcc4:	ldmdami	sl, {r1, r3, r5, r6, r7, ip, lr, pc}
   3bcc8:	eorvs	pc, r2, #1325400064	; 0x4f000000
   3bccc:	blmi	6ce138 <_ZdlPv@@Base+0x68a948>
   3bcd0:	stmdapl	r8!, {r0, r3, r4, r5, r6, sl, lr}
   3bcd4:	stmiapl	r9!, {r1, r2, r3, r6, fp, sp, lr}^
   3bcd8:	blls	d5cf4 <_ZdlPv@@Base+0x92504>
   3bcdc:			; <UNDEFINED> instruction: 0xf8569801
   3bce0:	blx	cbd7a <_ZdlPv@@Base+0x8858a>
   3bce4:	stmdavs	r9, {r0, r2, r9, ip, sp, lr, pc}
   3bce8:			; <UNDEFINED> instruction: 0xf003fb00
   3bcec:	blx	14f7cfa <_ZdlPv@@Base+0x14b450a>
   3bcf0:	blcs	d6c84 <_ZdlPv@@Base+0x93494>
   3bcf4:	andcs	sp, r0, #9
   3bcf8:	strtvs	r2, [r0], #-770	; 0xfffffcfe
   3bcfc:	mvnvs	r6, #34	; 0x22
   3bd00:	ldcvs	7, cr14, [r9], {168}	; 0xa8
   3bd04:	bicsle	r4, r2, sl, lsl #5
   3bd08:	stcvs	7, cr14, [r3], #-656	; 0xfffffd70
   3bd0c:			; <UNDEFINED> instruction: 0xd1f24298
   3bd10:			; <UNDEFINED> instruction: 0xf7d6e7a0
   3bd14:	svclt	0x0000ea62
   3bd18:	andeq	r2, r3, r8, lsr #1
   3bd1c:	andeq	r0, r0, ip, ror r1
   3bd20:	muleq	r3, r2, r0
   3bd24:	andeq	r2, r3, r4, lsl #1
   3bd28:	andeq	sl, r3, r0, ror #24
   3bd2c:	andeq	sl, r3, r4, lsr ip
   3bd30:	andeq	r0, r0, r0, lsr #3
   3bd34:	andeq	sl, r3, r4, lsl #24
   3bd38:	andeq	r0, r0, r8, lsr #5
   3bd3c:	blmi	b8e5f4 <_ZdlPv@@Base+0xb4ae04>
   3bd40:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   3bd44:	ldmpl	r3, {r1, r3, r7, ip, sp, pc}^
   3bd48:	movwls	r6, #38939	; 0x981b
   3bd4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3bd50:	stc2l	7, cr15, [sl], #1020	; 0x3fc
   3bd54:	ble	30356c <_ZdlPv@@Base+0x2bfd7c>
   3bd58:			; <UNDEFINED> instruction: 0xff22f7ee
   3bd5c:	blmi	98e5fc <_ZdlPv@@Base+0x94ae0c>
   3bd60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3bd64:	blls	295dd4 <_ZdlPv@@Base+0x2525e4>
   3bd68:	teqle	lr, sl, asr r0
   3bd6c:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
   3bd70:	stmib	sp, {r8, r9, sp}^
   3bd74:			; <UNDEFINED> instruction: 0xf7ed3302
   3bd78:	msrlt	LR_irq, r3
   3bd7c:			; <UNDEFINED> instruction: 0x4668217a
   3bd80:	blx	fecf7d90 <_ZdlPv@@Base+0xfecb45a0>
   3bd84:	bmi	7aa30c <_ZdlPv@@Base+0x766b1c>
   3bd88:	movwcs	sl, #2308	; 0x904
   3bd8c:	ldrbtmi	r9, [sl], #-772	; 0xfffffcfc
   3bd90:	movwls	r9, #33542	; 0x8306
   3bd94:			; <UNDEFINED> instruction: 0xf8526852
   3bd98:			; <UNDEFINED> instruction: 0xf7fa0024
   3bd9c:			; <UNDEFINED> instruction: 0xe7dbfab7
   3bda0:	cmncs	r0, r2, lsl #16
   3bda4:	stc2l	0, cr15, [r2], {2}
   3bda8:	rscle	r2, ip, r0, lsl #16
   3bdac:	cmncs	sl, r1, lsl #16
   3bdb0:	blx	fe6f7dc0 <_ZdlPv@@Base+0xfe6b45d0>
   3bdb4:	rscle	r2, r6, r0, lsl #16
   3bdb8:	cmncs	r0, r3, lsl #16
   3bdbc:	ldc2	0, cr15, [r6], #8
   3bdc0:	rscle	r2, r0, r0, lsl #16
   3bdc4:	andcs	r4, r1, #14336	; 0x3800
   3bdc8:	stmdbge	r4, {r8, sl, fp, ip, pc}
   3bdcc:	andls	r4, r4, #2063597568	; 0x7b000000
   3bdd0:	andvs	lr, r1, #3620864	; 0x374000
   3bdd4:			; <UNDEFINED> instruction: 0xf853685b
   3bdd8:	blls	fbe70 <_ZdlPv@@Base+0xb8680>
   3bddc:	stmib	sp, {r0, r2, r8, sl, ip, pc}^
   3bde0:	movwls	r2, #34310	; 0x8606
   3bde4:	blx	fe4f9dd4 <_ZdlPv@@Base+0xfe4b65e4>
   3bde8:			; <UNDEFINED> instruction: 0xf7d6e7b6
   3bdec:	svclt	0x0000e9f6
   3bdf0:	andeq	r1, r3, r0, lsr #31
   3bdf4:	andeq	r0, r0, ip, ror r1
   3bdf8:	andeq	r1, r3, r0, lsl #31
   3bdfc:	andeq	sl, r3, r6, asr #22
   3be00:	andeq	sl, r3, r8, lsl #22
   3be04:	blle	305e0c <_ZdlPv@@Base+0x2c261c>
   3be08:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
   3be0c:	addmi	r6, r2, #1703936	; 0x1a0000
   3be10:	ldmdavs	fp, {r1, r2, r8, sl, fp, ip, lr, pc}^
   3be14:	eoreq	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   3be18:	svclt	0x00183800
   3be1c:	ldrbmi	r2, [r0, -r1]!
   3be20:	ldrbmi	r2, [r0, -r0]!
   3be24:	andeq	sl, r3, sl, asr #21
   3be28:	stmdacs	r0, {r0, r2, r3, r8, r9, fp, lr}
   3be2c:	blle	50d020 <_ZdlPv@@Base+0x4c9830>
   3be30:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
   3be34:	addmi	r6, r1, #1114112	; 0x110000
   3be38:	ldmdavs	r2, {r1, r2, r3, r8, sl, fp, ip, lr, pc}^
   3be3c:	eorcs	pc, r0, r2, asr r8	; <UNPREDICTABLE>
   3be40:			; <UNDEFINED> instruction: 0xf892b162
   3be44:	cmplt	r0, r0, lsr #32
   3be48:	bvs	144e26c <_ZdlPv@@Base+0x140aa7c>
   3be4c:	ldmdavs	fp, {r0, r1, r3, r4, r6, fp, ip, lr}
   3be50:			; <UNDEFINED> instruction: 0xf003fb00
   3be54:	ldrbmi	r3, [r0, -r1]!
   3be58:	ldrbmi	r2, [r0, -r0]!
   3be5c:			; <UNDEFINED> instruction: 0x47704610
   3be60:			; <UNDEFINED> instruction: 0x00031eb4
   3be64:	andeq	sl, r3, r2, lsr #21
   3be68:	muleq	r0, r0, r2
   3be6c:			; <UNDEFINED> instruction: 0x4601b538
   3be70:	andcs	r4, r0, #12, 26	; 0x300
   3be74:	ldrbtmi	r4, [sp], #-2828	; 0xfffff4f4
   3be78:			; <UNDEFINED> instruction: 0xf8d358eb
   3be7c:			; <UNDEFINED> instruction: 0xf7ff00c0
   3be80:	cmplt	r0, r3, lsr #18	; <UNPREDICTABLE>
   3be84:	strmi	r6, [r4], -r3, lsl #16
   3be88:			; <UNDEFINED> instruction: 0x479869db
   3be8c:	ldmdavs	fp, {r0, r1, r5, fp, sp, lr}^
   3be90:	strtmi	r4, [r0], -r5, lsl #12
   3be94:			; <UNDEFINED> instruction: 0x46284798
   3be98:	blmi	16b380 <_ZdlPv@@Base+0x127b90>
   3be9c:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   3bea0:	svclt	0x0000bd38
   3bea4:	andeq	r1, r3, sl, ror #28
   3bea8:	andeq	r0, r0, r0, ror #4
   3beac:	andeq	r0, r0, r4, asr #3
   3beb0:	blmi	88e738 <_ZdlPv@@Base+0x84af48>
   3beb4:	blvs	8d0a4 <_ZdlPv@@Base+0x498b4>
   3beb8:	addlt	fp, r4, r0, lsl r5
   3bebc:			; <UNDEFINED> instruction: 0x460458d3
   3bec0:	ldmdavs	fp, {r7, r8, r9, fp, sp, lr}
   3bec4:			; <UNDEFINED> instruction: 0xf04f9303
   3bec8:			; <UNDEFINED> instruction: 0xf7fe0300
   3becc:	stmibvs	r1!, {r0, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3bed0:	stmdacs	r0, {r0, r8, ip, pc}
   3bed4:	blmi	6b2aec <_ZdlPv@@Base+0x66f2fc>
   3bed8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   3bedc:	lfmle	f4, 4, [sp], {130}	; 0x82
   3bee0:			; <UNDEFINED> instruction: 0xf7dca801
   3bee4:	sha1c.32	<illegal reg q15.5>, <illegal reg q2.5>, <illegal reg q14.5>
   3bee8:	vorr.i32	<illegal reg q10.5>, #22016	; 0x00005600
   3beec:	blvs	ff890c48 <_ZdlPv@@Base+0xff84d458>
   3bef0:	movwcs	pc, #2947	; 0xb83	; <UNPREDICTABLE>
   3bef4:	bl	fe90472c <_ZdlPv@@Base+0xfe8c0f3c>
   3bef8:			; <UNDEFINED> instruction: 0xf00170e0
   3befc:	strmi	pc, [r1], -fp, asr #20
   3bf00:			; <UNDEFINED> instruction: 0xf002a802
   3bf04:	stmdals	r2, {r0, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   3bf08:	blmi	30e744 <_ZdlPv@@Base+0x2caf54>
   3bf0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3bf10:	blls	115f80 <_ZdlPv@@Base+0xd2790>
   3bf14:	qaddle	r4, sl, sl
   3bf18:	ldclt	0, cr11, [r0, #-16]
   3bf1c:			; <UNDEFINED> instruction: 0xf853685b
   3bf20:	stmdacs	r0, {r5}
   3bf24:	blvs	ff8f029c <_ZdlPv@@Base+0xff8acaac>
   3bf28:	blx	1279f18 <_ZdlPv@@Base+0x1236728>
   3bf2c:			; <UNDEFINED> instruction: 0xf7d6e7ec
   3bf30:	svclt	0x0000e954
   3bf34:	andeq	r1, r3, ip, lsr #28
   3bf38:	andeq	r0, r0, ip, ror r1
   3bf3c:	strdeq	sl, [r3], -ip
   3bf40:	ldrdeq	r1, [r3], -r4
   3bf44:			; <UNDEFINED> instruction: 0x4604b538
   3bf48:	strmi	r7, [sp], -r3, lsl #24
   3bf4c:	blcc	8e82c <_ZdlPv@@Base+0x4b03c>
   3bf50:	blcs	10d140 <_ZdlPv@@Base+0xc9950>
   3bf54:	ldm	pc, {r0, r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3bf58:	ldrtpl	pc, [r8], #-3	; <UNPREDICTABLE>
   3bf5c:	blmi	cfc7c8 <_ZdlPv@@Base+0xcb8fd8>
   3bf60:	ldmpl	r3, {r0, r1, r4, r5, fp, lr}^
   3bf64:			; <UNDEFINED> instruction: 0x461a4478
   3bf68:			; <UNDEFINED> instruction: 0xf7e94619
   3bf6c:	stmiavs	r0!, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   3bf70:	stmdacs	r0, {r0, r3, r5, r9, sl, lr}
   3bf74:	strtmi	fp, [r0], -r8, lsl #30
   3bf78:	tstlt	r3, r3, asr #17
   3bf7c:	blcs	56790 <_ZdlPv@@Base+0x12fa0>
   3bf80:	pop	{r1, r2, r3, r6, ip, lr, pc}
   3bf84:	andcs	r4, r0, #56	; 0x38
   3bf88:	ldmlt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3bf8c:			; <UNDEFINED> instruction: 0xf7ff4628
   3bf90:	strmi	pc, [r3], -pc, lsl #31
   3bf94:	ldrmi	r4, [sp], -r8, lsr #12
   3bf98:	ldc2	7, cr15, [r8, #-880]!	; 0xfffffc90
   3bf9c:	eorscs	r4, r0, r4, lsl #12
   3bfa0:	stc2	0, cr15, [r2], {7}
   3bfa4:	movwcs	r4, #2595	; 0xa23
   3bfa8:			; <UNDEFINED> instruction: 0xf602447a
   3bfac:	strdvs	r0, [r5, #40]	; 0x28
   3bfb0:	stmib	r0, {r2, r6, r9, sp, lr}^
   3bfb4:	addvs	r2, r3, r0, lsl #6
   3bfb8:	movwcc	lr, #18880	; 0x49c0
   3bfbc:	sbcvs	r6, r3, r3, lsl #3
   3bfc0:	addvs	r8, r3, #50331648	; 0x3000000
   3bfc4:	eorcc	pc, ip, r0, lsl #17
   3bfc8:			; <UNDEFINED> instruction: 0x4628bd38
   3bfcc:			; <UNDEFINED> instruction: 0xff70f7ff
   3bfd0:	strtmi	r4, [r8], -r3, lsl #12
   3bfd4:			; <UNDEFINED> instruction: 0xf7dc461d
   3bfd8:			; <UNDEFINED> instruction: 0x4604fd19
   3bfdc:			; <UNDEFINED> instruction: 0xf0072028
   3bfe0:	bmi	5baf74 <_ZdlPv@@Base+0x577784>
   3bfe4:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   3bfe8:	rscvs	pc, fp, #8388608	; 0x800000
   3bfec:	subvs	r6, r4, #1073741873	; 0x40000031
   3bff0:	movwcs	lr, #2496	; 0x9c0
   3bff4:	stmib	r0, {r0, r1, r7, sp, lr}^
   3bff8:	orrvs	r3, r3, r4, lsl #6
   3bffc:	strhi	r6, [r3], #-195	; 0xffffff3d
   3c000:	andscs	fp, ip, r8, lsr sp
   3c004:	blx	ff47802a <_ZdlPv@@Base+0xff43483a>
   3c008:	movwcs	r4, #2572	; 0xa0c
   3c00c:	sbcscc	r4, r8, #2046820352	; 0x7a000000
   3c010:	addvs	r6, r3, r3, asr #32
   3c014:	stmib	r0, {r1, sp, lr}^
   3c018:	stmib	r0, {r0, r1, r8, r9, ip, sp}^
   3c01c:	ldclt	3, cr3, [r8, #-20]!	; 0xffffffec
   3c020:	ldrhtmi	lr, [r8], -sp
   3c024:	svclt	0x00f2f7fe
   3c028:	muleq	r3, r0, sp
   3c02c:	andeq	r0, r0, r8, asr #4
   3c030:	andeq	lr, r0, ip, ror #1
   3c034:	andeq	pc, r2, ip, asr pc	; <UNPREDICTABLE>
   3c038:	andeq	pc, r2, lr, lsl pc	; <UNPREDICTABLE>
   3c03c:	strdeq	pc, [r2], -r8
   3c040:	ldrbmi	lr, [r0, sp, lsr #18]!
   3c044:	stcvc	6, cr4, [pc], {22}
   3c048:	ldrmi	fp, [sp], -r2, lsl #1
   3c04c:	cdpne	6, 7, cr4, cr10, cr4, {0}
   3c050:	blls	30ff24 <_ZdlPv@@Base+0x2cc734>
   3c054:	bcs	10d258 <_ZdlPv@@Base+0xc9a68>
   3c058:	ldm	pc, {r0, r1, r2, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3c05c:	stccs	0, cr15, [r9], {2}
   3c060:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r9}
   3c064:	ldclvs	6, cr4, [fp, #-128]	; 0xffffff80
   3c068:	pop	{r1, ip, sp, pc}
   3c06c:			; <UNDEFINED> instruction: 0x471847f0
   3c070:			; <UNDEFINED> instruction: 0xf7ff4630
   3c074:			; <UNDEFINED> instruction: 0x4603ff1d
   3c078:			; <UNDEFINED> instruction: 0x461e4630
   3c07c:	stc2l	7, cr15, [r6], {220}	; 0xdc
   3c080:	eorcs	r4, r8, r7, lsl #12
   3c084:	blx	fe4780aa <_ZdlPv@@Base+0xfe4348ba>
   3c088:	movwcs	r6, #2090	; 0x82a
   3c08c:	subvs	r4, r7, #1048576	; 0x100000
   3c090:	ldmibne	r0, {r2, r6, sp, lr}
   3c094:	bicvs	r4, lr, r3, lsr #21
   3c098:	eorvs	r4, r8, sl, ror r4
   3c09c:	rscvs	pc, fp, #8388608	; 0x800000
   3c0a0:	andvs	r6, sl, fp, lsl #1
   3c0a4:	movwcc	lr, #18881	; 0x49c1
   3c0a8:	sbcvs	r6, fp, fp, lsl #3
   3c0ac:	strmi	r8, [r8], -fp, lsl #8
   3c0b0:	pop	{r1, ip, sp, pc}
   3c0b4:			; <UNDEFINED> instruction: 0x201c87f0
   3c0b8:	blx	1df80de <_ZdlPv@@Base+0x1db48ee>
   3c0bc:	movwcs	r4, #2714	; 0xa9a
   3c0c0:	sbcscc	r4, r8, #2046820352	; 0x7a000000
   3c0c4:	subvs	r4, r4, r1, lsl #12
   3c0c8:	andvs	r6, r2, r3, lsl #1
   3c0cc:	movwcc	lr, #14784	; 0x39c0
   3c0d0:	movwcc	lr, #22976	; 0x59c0
   3c0d4:	andlt	r4, r2, r8, lsl #12
   3c0d8:			; <UNDEFINED> instruction: 0x87f0e8bd
   3c0dc:			; <UNDEFINED> instruction: 0xf7ff4630
   3c0e0:	strmi	pc, [r3], -r7, ror #29
   3c0e4:			; <UNDEFINED> instruction: 0x461e4630
   3c0e8:	ldc2	7, cr15, [r0], {220}	; 0xdc
   3c0ec:	eorscs	r4, r0, r7, lsl #12
   3c0f0:	blx	16f8116 <_ZdlPv@@Base+0x16b4926>
   3c0f4:	stmdavs	fp!, {r0, r2, r3, r7, r9, fp, lr}
   3c0f8:			; <UNDEFINED> instruction: 0xf602447a
   3c0fc:			; <UNDEFINED> instruction: 0x460102f8
   3c100:	subvs	r6, r4, r7, asr #4
   3c104:	ldmibne	r8, {r0, r8, r9, sl, sp}
   3c108:	movwcs	r6, #462	; 0x1ce
   3c10c:	strhi	r6, [pc], #-40	; 3c114 <__printf_chk@plt+0x29ce4>
   3c110:	andvs	r4, sl, r8, lsl #12
   3c114:	stmib	r1, {r0, r1, r3, r7, sp, lr}^
   3c118:	orrvs	r3, fp, r4, lsl #6
   3c11c:	addvs	r6, fp, #203	; 0xcb
   3c120:	eorcc	pc, ip, r1, lsl #17
   3c124:	pop	{r1, ip, sp, pc}
   3c128:			; <UNDEFINED> instruction: 0xf8d187f0
   3c12c:			; <UNDEFINED> instruction: 0xf1b88008
   3c130:	svclt	0x00080f00
   3c134:			; <UNDEFINED> instruction: 0xf8d84688
   3c138:	tstlt	sl, ip
   3c13c:	ldrdcs	pc, [r0], -r8	; <UNPREDICTABLE>
   3c140:	rsble	r2, lr, r0, lsl #20
   3c144:	ldrtmi	r2, [r1], -r0, lsl #4
   3c148:	movwls	r4, #1600	; 0x640
   3c14c:			; <UNDEFINED> instruction: 0xffbcf7fe
   3c150:	strmi	r9, [r2], r0, lsl #22
   3c154:	rsbsle	r2, fp, r0, lsl #16
   3c158:	strtmi	r6, [r0], -r2, lsr #16
   3c15c:	ldmibvs	r2, {r8, r9, ip, pc}^
   3c160:			; <UNDEFINED> instruction: 0xf8da4790
   3c164:	strtmi	r2, [r1], -r0
   3c168:	pkhbtmi	r6, r1, r2, lsl #26
   3c16c:			; <UNDEFINED> instruction: 0x47904650
   3c170:	movwls	r9, #6912	; 0x1b00
   3c174:	rsble	r2, sp, r0, lsl #16
   3c178:	andls	r6, r0, r2, lsl #16
   3c17c:			; <UNDEFINED> instruction: 0x479069d2
   3c180:	movwne	lr, #2525	; 0x9dd
   3c184:	bl	fe856234 <_ZdlPv@@Base+0xfe812a44>
   3c188:	strmi	r0, [r2], #-9
   3c18c:	tstlt	r3, sl, lsr #32
   3c190:	blmi	1a141fc <_ZdlPv@@Base+0x19d0a0c>
   3c194:	ldmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
   3c198:	cmnle	ip, r0, lsl #22
   3c19c:			; <UNDEFINED> instruction: 0x3014f8d8
   3c1a0:	strbeq	pc, [r0, #-963]	; 0xfffffc3d	; <UNPREDICTABLE>
   3c1a4:	smmlaeq	sl, r8, r6, r4
   3c1a8:	andcs	sp, r0, #20971520	; 0x1400000
   3c1ac:	streq	pc, [r2, #-69]	; 0xffffffbb
   3c1b0:			; <UNDEFINED> instruction: 0xf0402a00
   3c1b4:	ldrbeq	r8, [pc], -r2, lsl #1
   3c1b8:			; <UNDEFINED> instruction: 0xf045d576
   3c1bc:			; <UNDEFINED> instruction: 0xf0130504
   3c1c0:	ldrmi	r0, [r8], -r0, lsl #31
   3c1c4:	strcs	fp, [r8, #-3864]	; 0xfffff0e8
   3c1c8:	strle	r0, [r2, #-1498]	; 0xfffffa26
   3c1cc:	ldreq	pc, [r0, #-69]	; 0xffffffbb
   3c1d0:	streq	r4, [r0, #1560]	; 0x618
   3c1d4:			; <UNDEFINED> instruction: 0xf045d56d
   3c1d8:	stmdavs	r3!, {r5, r8, sl}
   3c1dc:	stmdavs	pc, {r5, r9, sl, lr}^	; <UNPREDICTABLE>
   3c1e0:	tstls	r0, r0, lsl #8
   3c1e4:	ldmibvs	fp, {r2, r3, r6, sp, lr}
   3c1e8:	pkhbtmi	r4, r0, r8, lsl #15
   3c1ec:			; <UNDEFINED> instruction: 0xf7dc4630
   3c1f0:	strmi	pc, [r6], -sp, lsl #24
   3c1f4:			; <UNDEFINED> instruction: 0xf0072028
   3c1f8:	stmdbls	r0, {r0, r1, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   3c1fc:	ldrbtmi	r4, [sl], #-2637	; 0xfffff5b3
   3c200:	andpl	pc, r8, #2097152	; 0x200000
   3c204:	strmi	r6, [r1], -r1, asr #3
   3c208:	eorhi	pc, r1, r0, lsl #17
   3c20c:	stmib	r0, {r0, r1, r2, r6, sp, lr}^
   3c210:	stmib	r0, {r1, sl, lr}^
   3c214:	orrvs	r4, r4, r4, lsl #8
   3c218:	eorpl	pc, r0, r0, lsl #17
   3c21c:	andvs	r6, r2, r6, asr #4
   3c220:	ldrtmi	lr, [r1], -r5, asr #14
   3c224:	movwls	r4, #1600	; 0x640
   3c228:	mrc2	7, 7, pc, cr0, cr14, {7}
   3c22c:	cmnlt	r8, r0, lsl #22
   3c230:	movwls	r6, #6146	; 0x1802
   3c234:	ldmibvs	r2, {r2, r6, sp, lr}^
   3c238:	ldrmi	r9, [r0, r0]
   3c23c:	movwne	lr, #2525	; 0x9dd
   3c240:	ldrmi	r6, [r0], #-2090	; 0xfffff7d6
   3c244:	blcs	542ec <_ZdlPv@@Base+0x10afc>
   3c248:	str	sp, [r2, r2, lsr #3]!
   3c24c:	andsvs	fp, r8, r3, lsl #2
   3c250:	str	r4, [ip, -r1, lsr #12]!
   3c254:	ldrdcs	pc, [r0], -sl
   3c258:			; <UNDEFINED> instruction: 0xf8cd4650
   3c25c:	ldmibvs	r2, {sp, pc}^
   3c260:	ldmib	sp, {r4, r7, r8, r9, sl, lr}^
   3c264:	stmdavs	sl!, {r8, r9, ip}
   3c268:	eorvs	r4, r8, r0, lsl r4
   3c26c:	andmi	pc, r4, sl, asr #17
   3c270:	orrle	r2, sp, r0, lsl #22
   3c274:	smlabbls	r0, sp, r7, lr
   3c278:			; <UNDEFINED> instruction: 0xff0ef7e9
   3c27c:			; <UNDEFINED> instruction: 0x3014f8d8
   3c280:	stmdbls	r0, {r1, r3, r4, r5, fp, sp, lr}
   3c284:	strbeq	pc, [r0, #-963]	; 0xfffffc3d	; <UNPREDICTABLE>
   3c288:	bcs	4daf0 <_ZdlPv@@Base+0xa300>
   3c28c:			; <UNDEFINED> instruction: 0xf7e9d08b
   3c290:			; <UNDEFINED> instruction: 0xf8d8ff03
   3c294:	ldmdavs	sl!, {r2, r4, ip, sp}
   3c298:	svceq	0x0004f013
   3c29c:	ldrmi	r9, [r8], -r0, lsl #18
   3c2a0:	bcs	708b8 <_ZdlPv@@Base+0x2d0c8>
   3c2a4:	and	sp, r8, r7, lsl #1
   3c2a8:	svceq	0x0080f013
   3c2ac:	strcs	fp, [r8, #-3864]	; 0xfffff0e8
   3c2b0:	stccs	7, cr14, [r0, #-552]	; 0xfffffdd8
   3c2b4:	mrcge	4, 7, APSR_nzcv, cr11, cr15, {1}
   3c2b8:	smlabbls	r0, pc, r7, lr	; <UNPREDICTABLE>
   3c2bc:	cdp2	7, 14, cr15, cr12, cr9, {7}
   3c2c0:			; <UNDEFINED> instruction: 0x3014f8d8
   3c2c4:			; <UNDEFINED> instruction: 0xf013683a
   3c2c8:	stmdbls	r0, {r6, r8, r9, sl, fp}
   3c2cc:			; <UNDEFINED> instruction: 0xf045bf18
   3c2d0:	bcs	3d6e8 <__printf_chk@plt+0x2b2b8>
   3c2d4:	svcge	0x0073f43f
   3c2d8:			; <UNDEFINED> instruction: 0xf7e99100
   3c2dc:			; <UNDEFINED> instruction: 0xf8d8fedd
   3c2e0:	ldmdavs	sl!, {r2, r4, ip, sp}
   3c2e4:	svceq	0x0080f013
   3c2e8:	ldrmi	r9, [r8], -r0, lsl #18
   3c2ec:	strcs	fp, [r8, #-3864]	; 0xfffff0e8
   3c2f0:			; <UNDEFINED> instruction: 0xf43f2a00
   3c2f4:			; <UNDEFINED> instruction: 0xf7e9af69
   3c2f8:			; <UNDEFINED> instruction: 0xf8d8fecf
   3c2fc:	ldmdavs	sl!, {r2, r4, ip, sp}
   3c300:	svcvc	0x0080f413
   3c304:	svclt	0x00189900
   3c308:	ldreq	pc, [r0, #-69]	; 0xffffffbb
   3c30c:			; <UNDEFINED> instruction: 0xf43f2a00
   3c310:	tstls	r0, pc, asr pc
   3c314:	cdp2	7, 12, cr15, cr0, cr9, {7}
   3c318:			; <UNDEFINED> instruction: 0x0014f8d8
   3c31c:	ldrb	r9, [r8, -r0, lsl #18]
   3c320:	andeq	r1, r3, ip, lsl #25
   3c324:	andeq	pc, r2, ip, ror #28
   3c328:	andeq	pc, r2, r4, asr #28
   3c32c:	andeq	pc, r2, ip, lsl #28
   3c330:	andeq	r0, r0, r0, lsl r2
   3c334:	andeq	pc, r2, r6, lsl #26
   3c338:	blmi	88ebc0 <_ZdlPv@@Base+0x84b3d0>
   3c33c:	blvs	8d52c <_ZdlPv@@Base+0x49d3c>
   3c340:	addlt	fp, r4, r0, lsl r5
   3c344:			; <UNDEFINED> instruction: 0x460458d3
   3c348:	ldmdavs	fp, {r7, r8, r9, fp, sp, lr}
   3c34c:			; <UNDEFINED> instruction: 0xf04f9303
   3c350:			; <UNDEFINED> instruction: 0xf7fe0300
   3c354:	stmibvs	r1!, {r0, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
   3c358:	stmdacs	r0, {r0, r8, ip, pc}
   3c35c:	blmi	6b2f74 <_ZdlPv@@Base+0x66f784>
   3c360:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   3c364:	lfmle	f4, 4, [sp], {130}	; 0x82
   3c368:			; <UNDEFINED> instruction: 0xf7dca801
   3c36c:	vpmax.s8	d31, d5, d25
   3c370:	vorr.i32	<illegal reg q10.5>, #22016	; 0x00005600
   3c374:	stcvs	3, cr5, [r1], #-340	; 0xfffffeac
   3c378:	movwcs	pc, #2947	; 0xb83	; <UNPREDICTABLE>
   3c37c:	bl	fe904bb4 <_ZdlPv@@Base+0xfe8c13c4>
   3c380:			; <UNDEFINED> instruction: 0xf00170e0
   3c384:	strmi	pc, [r1], -r7, lsl #16
   3c388:			; <UNDEFINED> instruction: 0xf002a802
   3c38c:	stmdals	r2, {r0, r2, r4, r5, r9, fp, ip, sp, lr, pc}
   3c390:	blmi	30ebcc <_ZdlPv@@Base+0x2cb3dc>
   3c394:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3c398:	blls	116408 <_ZdlPv@@Base+0xd2c18>
   3c39c:	qaddle	r4, sl, sl
   3c3a0:	ldclt	0, cr11, [r0, #-16]
   3c3a4:			; <UNDEFINED> instruction: 0xf853685b
   3c3a8:	stmdacs	r0, {r5}
   3c3ac:	stcvs	0, cr13, [r2], #-880	; 0xfffffc90
   3c3b0:			; <UNDEFINED> instruction: 0xf804f7fa
   3c3b4:			; <UNDEFINED> instruction: 0xf7d5e7ec
   3c3b8:	svclt	0x0000ef10
   3c3bc:	andeq	r1, r3, r4, lsr #19
   3c3c0:	andeq	r0, r0, ip, ror r1
   3c3c4:	andeq	sl, r3, r4, ror r5
   3c3c8:	andeq	r1, r3, ip, asr #18
   3c3cc:	blmi	64ec30 <_ZdlPv@@Base+0x60b440>
   3c3d0:	blvs	8d5c0 <_ZdlPv@@Base+0x49dd0>
   3c3d4:	addlt	fp, r2, r0, lsl r5
   3c3d8:			; <UNDEFINED> instruction: 0x460458d3
   3c3dc:	ldmdavs	fp, {r7, r8, r9, fp, sp, lr}
   3c3e0:			; <UNDEFINED> instruction: 0xf04f9301
   3c3e4:			; <UNDEFINED> instruction: 0xf7fe0300
   3c3e8:	stmibvs	r1!, {r0, r1, r4, r6, r8, sl, fp, ip, sp, lr, pc}
   3c3ec:	blle	1463f4 <_ZdlPv@@Base+0x102c04>
   3c3f0:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   3c3f4:	addmi	r6, r2, #1703936	; 0x1a0000
   3c3f8:	tstcs	r0, lr, lsl #24
   3c3fc:			; <UNDEFINED> instruction: 0xf0024668
   3c400:	stmdals	r0, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   3c404:	blmi	2cec3c <_ZdlPv@@Base+0x28b44c>
   3c408:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3c40c:	blls	9647c <_ZdlPv@@Base+0x52c8c>
   3c410:	qaddle	r4, sl, r9
   3c414:	ldclt	0, cr11, [r0, #-8]
   3c418:			; <UNDEFINED> instruction: 0xf853685b
   3c41c:	stmdacs	r0, {r5}
   3c420:			; <UNDEFINED> instruction: 0xf7fad0eb
   3c424:	strb	pc, [sp, r5, ror #16]!	; <UNPREDICTABLE>
   3c428:	mrc	7, 6, APSR_nzcv, cr6, cr5, {6}
   3c42c:	andeq	r1, r3, r0, lsl r9
   3c430:	andeq	r0, r0, ip, ror r1
   3c434:	andeq	sl, r3, r2, ror #9
   3c438:	ldrdeq	r1, [r3], -r8
   3c43c:	blmi	64eca0 <_ZdlPv@@Base+0x60b4b0>
   3c440:	blvs	8d630 <_ZdlPv@@Base+0x49e40>
   3c444:	addlt	fp, r2, r0, lsl r5
   3c448:			; <UNDEFINED> instruction: 0x460458d3
   3c44c:	ldmdavs	fp, {r7, r8, r9, fp, sp, lr}
   3c450:			; <UNDEFINED> instruction: 0xf04f9301
   3c454:			; <UNDEFINED> instruction: 0xf7fe0300
   3c458:	stmibvs	r1!, {r0, r1, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   3c45c:	blle	146464 <_ZdlPv@@Base+0x102c74>
   3c460:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   3c464:	addmi	r6, r2, #1703936	; 0x1a0000
   3c468:	tstcs	r0, lr, lsl #24
   3c46c:			; <UNDEFINED> instruction: 0xf0024668
   3c470:	stmdals	r0, {r0, r1, r6, r7, r8, fp, ip, sp, lr, pc}
   3c474:	blmi	2cecac <_ZdlPv@@Base+0x28b4bc>
   3c478:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3c47c:	blls	964ec <_ZdlPv@@Base+0x52cfc>
   3c480:	qaddle	r4, sl, r9
   3c484:	ldclt	0, cr11, [r0, #-8]
   3c488:			; <UNDEFINED> instruction: 0xf853685b
   3c48c:	stmdacs	r0, {r5}
   3c490:			; <UNDEFINED> instruction: 0xf7f9d0eb
   3c494:	ubfx	pc, pc, #31, #14
   3c498:	mrc	7, 4, APSR_nzcv, cr14, cr5, {6}
   3c49c:	andeq	r1, r3, r0, lsr #17
   3c4a0:	andeq	r0, r0, ip, ror r1
   3c4a4:	andeq	sl, r3, r2, ror r4
   3c4a8:	andeq	r1, r3, r8, ror #16
   3c4ac:	andvs	r2, r2, r0, lsl #4
   3c4b0:	smlabbvs	r2, r2, r0, r6
   3c4b4:	svclt	0x00004770
   3c4b8:	cfstrsls	mvf11, [r2, #-192]	; 0xffffff40
   3c4bc:	tstcs	r1, r1, asr #32
   3c4c0:	movwcs	lr, #10688	; 0x29c0
   3c4c4:	andvs	r6, r1, r5, lsl #2
   3c4c8:			; <UNDEFINED> instruction: 0x4770bc30
   3c4cc:	stmdavs	fp, {r1, fp, sp, lr}
   3c4d0:			; <UNDEFINED> instruction: 0xb123b13a
   3c4d4:	stmdavs	fp, {r1, r6, fp, sp, lr}^
   3c4d8:	mulle	r7, sl, r2
   3c4dc:	ldrmi	r2, [r8], -r0, lsl #6
   3c4e0:	blx	fed0e2a8 <_ZdlPv@@Base+0xfeccaab8>
   3c4e4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   3c4e8:			; <UNDEFINED> instruction: 0x47704618
   3c4ec:	stmvs	fp, {r1, r7, fp, sp, lr}
   3c4f0:			; <UNDEFINED> instruction: 0xd1f3429a
   3c4f4:	stmiavs	fp, {r1, r6, r7, fp, sp, lr}^
   3c4f8:			; <UNDEFINED> instruction: 0xd1ef429a
   3c4fc:	stmdbvs	sl, {r0, r1, r8, fp, sp, lr}
   3c500:	blx	fed02f74 <_ZdlPv@@Base+0xfecbf784>
   3c504:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   3c508:	svclt	0x0000e7e9
   3c50c:	stmdavs	fp, {r1, fp, sp, lr}
   3c510:	ldmdblt	r3, {r1, r3, r8, ip, sp, pc}
   3c514:	ldrmi	r2, [r8], -r1, lsl #6
   3c518:	stmdavs	r2, {r4, r5, r6, r8, r9, sl, lr}^
   3c51c:	addsmi	r6, sl, #4915200	; 0x4b0000
   3c520:	stmvs	r2, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   3c524:	addsmi	r6, sl, #9109504	; 0x8b0000
   3c528:	stmiavs	r2, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   3c52c:	addsmi	r6, sl, #13303808	; 0xcb0000
   3c530:	stmdbvs	r3, {r4, r5, r6, r7, r8, ip, lr, pc}
   3c534:	bne	fe716964 <_ZdlPv@@Base+0xfe6d3174>
   3c538:	movwcs	fp, #7960	; 0x1f18
   3c53c:	svclt	0x0000e7eb
   3c540:	blmi	156550 <_ZdlPv@@Base+0x112d60>
   3c544:	tstlt	sl, fp, ror r4
   3c548:	stmdblt	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c54c:	ldmpl	fp, {r1, r9, fp, lr}
   3c550:			; <UNDEFINED> instruction: 0x47706818
   3c554:	muleq	r3, ip, r7
   3c558:	andeq	r0, r0, r4, asr #3
   3c55c:	bmi	78f1d4 <_ZdlPv@@Base+0x74b9e4>
   3c560:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   3c564:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
   3c568:	bmi	72acf8 <_ZdlPv@@Base+0x6e7508>
   3c56c:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
   3c570:	eorcs	fp, r0, fp, ror #2
   3c574:			; <UNDEFINED> instruction: 0xf918f007
   3c578:			; <UNDEFINED> instruction: 0xf7fc4604
   3c57c:	bmi	63a9b8 <_ZdlPv@@Base+0x5f71c8>
   3c580:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   3c584:	cmpcc	ip, #2063597568	; 0x7b000000
   3c588:	eorvs	r6, r3, r4, lsl r3
   3c58c:			; <UNDEFINED> instruction: 0xf44fbd10
   3c590:			; <UNDEFINED> instruction: 0xf00770ba
   3c594:	strmi	pc, [r4], -r9, lsl #18
   3c598:	blx	19fa590 <_ZdlPv@@Base+0x19b6da0>
   3c59c:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
   3c5a0:	ldclt	3, cr6, [r0, #-112]	; 0xffffff90
   3c5a4:			; <UNDEFINED> instruction: 0xf0072020
   3c5a8:			; <UNDEFINED> instruction: 0x4604f8ff
   3c5ac:			; <UNDEFINED> instruction: 0xf8f4f7fc
   3c5b0:	blmi	3cedec <_ZdlPv@@Base+0x38b5fc>
   3c5b4:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   3c5b8:	tstvs	r4, #176, 6	; 0xc0000002
   3c5bc:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
   3c5c0:			; <UNDEFINED> instruction: 0xf0074620
   3c5c4:	pld	[r5, r5, lsl r9]
   3c5c8:	ldrb	lr, [r9, lr, lsl #28]!
   3c5cc:	svclt	0x0000e7f8
   3c5d0:	andeq	r1, r3, r0, lsl #15
   3c5d4:	andeq	r0, r0, r8, asr #5
   3c5d8:	andeq	r0, r0, r4, lsl #5
   3c5dc:	andeq	sl, r3, r2, asr r3
   3c5e0:	andeq	lr, r2, r8, asr #25
   3c5e4:	andeq	sl, r3, r6, lsr r3
   3c5e8:	andeq	sl, r3, r0, lsr #6
   3c5ec:	muleq	r2, r6, ip
   3c5f0:	blmi	1b0efa0 <_ZdlPv@@Base+0x1acb7b0>
   3c5f4:	stmdbmi	fp!, {r1, r3, r4, r5, r6, sl, lr}^
   3c5f8:	ldrblt	r4, [r0, #-2155]!	; 0xfffff795
   3c5fc:	ldmpl	r3, {r0, r3, r4, r5, r6, sl, lr}^
   3c600:	ldrbtmi	fp, [r8], #-130	; 0xffffff7e
   3c604:	ldmdavs	fp, {r0, r3, r5, r6, r8, sl, fp, lr}
   3c608:			; <UNDEFINED> instruction: 0xf04f9301
   3c60c:			; <UNDEFINED> instruction: 0xf7e80300
   3c610:	stmdbmi	r7!, {r0, r2, r7, r8, r9, fp, ip, sp, lr, pc}^
   3c614:	stmdami	r7!, {r1, r2, r3, r5, r6, r9, sl, lr}^
   3c618:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
   3c61c:			; <UNDEFINED> instruction: 0xf7e84478
   3c620:	stmdbmi	r5!, {r0, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   3c624:	ldrbtmi	r4, [r9], #-2149	; 0xfffff79b
   3c628:			; <UNDEFINED> instruction: 0xf7e84478
   3c62c:	stmdbmi	r4!, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   3c630:	ldrbtmi	r4, [r9], #-2148	; 0xfffff79c
   3c634:			; <UNDEFINED> instruction: 0xf7e84478
   3c638:	stmdbmi	r3!, {r0, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   3c63c:	ldrbtmi	r4, [r9], #-2147	; 0xfffff79d
   3c640:			; <UNDEFINED> instruction: 0xf7e84478
   3c644:	stmdbmi	r2!, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   3c648:	ldrbtmi	r4, [r9], #-2146	; 0xfffff79e
   3c64c:			; <UNDEFINED> instruction: 0xf7e84478
   3c650:	stmdbmi	r1!, {r0, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   3c654:	ldrbtmi	r4, [r9], #-2145	; 0xfffff79f
   3c658:			; <UNDEFINED> instruction: 0xf7e84478
   3c65c:	stmdbmi	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
   3c660:	ldrbtmi	r4, [r9], #-2144	; 0xfffff7a0
   3c664:			; <UNDEFINED> instruction: 0xf7e84478
   3c668:	ldmdbmi	pc, {r0, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3c66c:	ldrbtmi	r4, [r9], #-2143	; 0xfffff7a1
   3c670:			; <UNDEFINED> instruction: 0xf7e84478
   3c674:	ldmdbmi	lr, {r0, r1, r4, r6, r8, r9, fp, ip, sp, lr, pc}^
   3c678:	ldrbtmi	r4, [r9], #-2142	; 0xfffff7a2
   3c67c:			; <UNDEFINED> instruction: 0xf7e84478
   3c680:	ldmdbmi	sp, {r0, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}^
   3c684:	ldrbtmi	r4, [r9], #-2141	; 0xfffff7a3
   3c688:			; <UNDEFINED> instruction: 0xf7e84478
   3c68c:	ldmdbmi	ip, {r0, r1, r2, r6, r8, r9, fp, ip, sp, lr, pc}^
   3c690:	ldrbtmi	r4, [r9], #-2140	; 0xfffff7a4
   3c694:			; <UNDEFINED> instruction: 0xf7e84478
   3c698:	ldmdbmi	fp, {r0, r6, r8, r9, fp, ip, sp, lr, pc}^
   3c69c:	ldrbtmi	r4, [r9], #-2139	; 0xfffff7a5
   3c6a0:			; <UNDEFINED> instruction: 0xf7e84478
   3c6a4:	ldmdbmi	sl, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
   3c6a8:	ldrbtmi	r4, [r9], #-2138	; 0xfffff7a6
   3c6ac:			; <UNDEFINED> instruction: 0xf7e84478
   3c6b0:	ldmdbmi	r9, {r0, r2, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
   3c6b4:	ldrbtmi	r4, [r9], #-2137	; 0xfffff7a7
   3c6b8:			; <UNDEFINED> instruction: 0xf7e84478
   3c6bc:	ldmdbmi	r8, {r0, r1, r2, r3, r5, r8, r9, fp, ip, sp, lr, pc}^
   3c6c0:	ldrtmi	r2, [r0], -r0, lsl #4
   3c6c4:			; <UNDEFINED> instruction: 0xf0074479
   3c6c8:	andcs	pc, r8, pc, asr pc	; <UNPREDICTABLE>
   3c6cc:			; <UNDEFINED> instruction: 0xf86cf007
   3c6d0:			; <UNDEFINED> instruction: 0xf7d74604
   3c6d4:	blmi	153b988 <_ZdlPv@@Base+0x14f8198>
   3c6d8:	ldmdbmi	r3, {r1, r5, r9, sl, lr}^
   3c6dc:			; <UNDEFINED> instruction: 0xf6014479
   3c6e0:	eorvs	r0, r1, ip, asr #3
   3c6e4:	stmdbls	r0, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
   3c6e8:			; <UNDEFINED> instruction: 0xf7d74628
   3c6ec:	stmdbmi	pc, {r0, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3c6f0:	ldrtmi	r2, [r0], -r0, lsl #4
   3c6f4:			; <UNDEFINED> instruction: 0xf0074479
   3c6f8:	andcs	pc, ip, r7, asr #30
   3c6fc:			; <UNDEFINED> instruction: 0xf854f007
   3c700:	ldrbtmi	r4, [r9], #-2379	; 0xfffff6b5
   3c704:	strmi	r3, [r4], -r4, lsl #2
   3c708:	blx	1cfa6b0 <_ZdlPv@@Base+0x1cb6ec0>
   3c70c:	stmdbls	r0, {r1, r5, r9, sl, lr}
   3c710:			; <UNDEFINED> instruction: 0xf7d74628
   3c714:	stmdbmi	r7, {r0, r3, r5, r7, sl, fp, ip, sp, lr, pc}^
   3c718:	ldrtmi	r2, [r0], -r0, lsl #4
   3c71c:			; <UNDEFINED> instruction: 0xf0074479
   3c720:	andcs	pc, ip, r3, lsr pc	; <UNPREDICTABLE>
   3c724:			; <UNDEFINED> instruction: 0xf840f007
   3c728:	ldrbtmi	r4, [r9], #-2371	; 0xfffff6bd
   3c72c:			; <UNDEFINED> instruction: 0xf7e84604
   3c730:			; <UNDEFINED> instruction: 0x4622fa5f
   3c734:	strtmi	r9, [r8], -r0, lsl #18
   3c738:	ldc2	7, cr15, [r6], {215}	; 0xd7
   3c73c:	andcs	r4, r0, #1032192	; 0xfc000
   3c740:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   3c744:			; <UNDEFINED> instruction: 0xff20f007
   3c748:			; <UNDEFINED> instruction: 0xf0072008
   3c74c:	strmi	pc, [r4], -sp, lsr #16
   3c750:	stc2l	7, cr15, [ip], #-860	; 0xfffffca4
   3c754:			; <UNDEFINED> instruction: 0x46224e3a
   3c758:			; <UNDEFINED> instruction: 0x46284b3a
   3c75c:	stmdbls	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
   3c760:			; <UNDEFINED> instruction: 0xf603447b
   3c764:	strdvs	r0, [r3], -ip	; <UNPREDICTABLE>
   3c768:	ldc2l	7, cr15, [lr], #-860	; 0xfffffca4
   3c76c:			; <UNDEFINED> instruction: 0xf7e96af0
   3c770:	bmi	dbbb9c <_ZdlPv@@Base+0xd783ac>
   3c774:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   3c778:	ldmpl	r3, {r4, r5, r7, r9, sp, lr}^
   3c77c:	blls	967ec <_ZdlPv@@Base+0x52ffc>
   3c780:	qaddle	r4, sl, r1
   3c784:	ldcllt	0, cr11, [r0, #-8]!
   3c788:	stc	7, cr15, [r6, #-852]!	; 0xfffffcac
   3c78c:			; <UNDEFINED> instruction: 0xf0074620
   3c790:	pld	[r5, pc, lsr #16]
   3c794:	ldrb	lr, [r9, r8, lsr #26]!
   3c798:	udf	#32376	; 0x7e78
   3c79c:	andeq	r1, r3, ip, ror #13
   3c7a0:	andeq	r0, r0, ip, ror r1
   3c7a4:			; <UNDEFINED> instruction: 0xfffff4e5
   3c7a8:	andeq	sp, r0, sl, ror sl
   3c7ac:	andeq	r1, r3, r8, asr #13
   3c7b0:			; <UNDEFINED> instruction: 0xfffff617
   3c7b4:	andeq	sp, r0, r4, ror #20
   3c7b8:			; <UNDEFINED> instruction: 0xffffe7df
   3c7bc:	andeq	sp, r0, ip, asr sl
   3c7c0:			; <UNDEFINED> instruction: 0xfffff21f
   3c7c4:	andeq	sp, r0, r4, asr sl
   3c7c8:			; <UNDEFINED> instruction: 0xfffff3af
   3c7cc:	andeq	sp, r0, r0, asr sl
   3c7d0:			; <UNDEFINED> instruction: 0xfffff3cb
   3c7d4:	andeq	sp, r0, r0, asr sl
   3c7d8:			; <UNDEFINED> instruction: 0xffff77bb
   3c7dc:	andeq	sp, r0, ip, asr #20
   3c7e0:			; <UNDEFINED> instruction: 0xffff7863
   3c7e4:	andeq	sp, r0, r4, asr #20
   3c7e8:			; <UNDEFINED> instruction: 0xffff77f3
   3c7ec:	andeq	sp, r0, r0, asr #20
   3c7f0:			; <UNDEFINED> instruction: 0xfffff203
   3c7f4:	andeq	sp, r0, r8, lsr sl
   3c7f8:			; <UNDEFINED> instruction: 0xffff78a3
   3c7fc:	andeq	sp, r0, r4, lsr sl
   3c800:			; <UNDEFINED> instruction: 0xfffff343
   3c804:	andeq	sp, r0, ip, lsr #20
   3c808:			; <UNDEFINED> instruction: 0xffffef43
   3c80c:	andeq	sp, r0, r8, lsr #20
   3c810:			; <UNDEFINED> instruction: 0xfffff68f
   3c814:	andeq	sp, r0, r0, lsr #20
   3c818:			; <UNDEFINED> instruction: 0xfffff17f
   3c81c:	andeq	sp, r0, r8, lsl sl
   3c820:	andeq	sp, r0, r0, lsl sl
   3c824:	andeq	r0, r0, r0, asr #3
   3c828:	andeq	r0, r3, r0, lsr #18
   3c82c:	andeq	sp, r0, r4, ror #19
   3c830:	andeq	r1, r3, lr, asr #18
   3c834:	andeq	sp, r0, r4, asr #19
   3c838:	andeq	r1, r3, r6, lsr #18
   3c83c:	andeq	sp, r0, r2, lsr #19
   3c840:	andeq	sl, r3, r8, ror r1
   3c844:	muleq	r3, ip, r8
   3c848:	andeq	r1, r3, sl, ror #10
   3c84c:	ldrbmi	lr, [r0, sp, lsr #18]!
   3c850:	stcmi	6, cr4, [r7, #-24]!	; 0xffffffe8
   3c854:	stmib	r0, {r8, r9, sp}^
   3c858:	strmi	r3, [r4], -r1, lsl #6
   3c85c:	stmib	r0, {r0, r2, r3, r4, r5, r6, sl, lr}^
   3c860:	stmib	r0, {r0, r1, r8, r9, ip, sp}^
   3c864:	vcgt.s8	d3, d5, d5
   3c868:			; <UNDEFINED> instruction: 0xf84675fc
   3c86c:	addlt	r5, r2, ip, lsl fp
   3c870:	ldrtmi	r4, [r0], -r0, lsr #26
   3c874:	ldrbtmi	r4, [sp], #-1559	; 0xfffff9e9
   3c878:	stc2l	7, cr15, [lr, #912]!	; 0x390
   3c87c:	strbtvs	r4, [r7], #2846	; 0xb1e
   3c880:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr}
   3c884:	blvs	fe6574f0 <_ZdlPv@@Base+0xfe613d00>
   3c888:			; <UNDEFINED> instruction: 0x8018f8d3
   3c88c:	bls	2b6fe0 <_ZdlPv@@Base+0x2737f0>
   3c890:	blx	ffffa890 <_ZdlPv@@Base+0xfffb70a0>
   3c894:	ldrdgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3c898:	ldrbmi	r4, [r3], -r5, lsl #12
   3c89c:	ldrbtmi	r4, [ip], #1610	; 0x64a
   3c8a0:			; <UNDEFINED> instruction: 0xf8dc4641
   3c8a4:			; <UNDEFINED> instruction: 0xf8500004
   3c8a8:	strls	r0, [r0, #-37]	; 0xffffffdb
   3c8ac:			; <UNDEFINED> instruction: 0xf974f7fa
   3c8b0:	strtvs	r6, [r0], #-2107	; 0xfffff7c5
   3c8b4:	teqcs	r0, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   3c8b8:	blvs	10e8ce8 <_ZdlPv@@Base+0x10a54f8>
   3c8bc:	ldrmi	r6, [r8], -r2, lsr #8
   3c8c0:			; <UNDEFINED> instruction: 0xf89cf7dc
   3c8c4:	ldmdavs	r8!, {r0, r1, r9, sl, lr}
   3c8c8:			; <UNDEFINED> instruction: 0xf7dc6463
   3c8cc:	movwcs	pc, #6303	; 0x189f	; <UNPREDICTABLE>
   3c8d0:			; <UNDEFINED> instruction: 0x61a364a0
   3c8d4:	andlt	r4, r2, r0, lsr #12
   3c8d8:			; <UNDEFINED> instruction: 0x87f0e8bd
   3c8dc:	ldrtmi	lr, [r0], -r2
   3c8e0:			; <UNDEFINED> instruction: 0xf876f7e3
   3c8e4:			; <UNDEFINED> instruction: 0xf7f44620
   3c8e8:	pld	[r5, r5	; <illegal shifter operand>]
   3c8ec:	svclt	0x0000ec7c
   3c8f0:	andeq	r0, r3, r0, lsr #15
   3c8f4:	andeq	r1, r3, sl, ror #8
   3c8f8:	andeq	r0, r0, ip, ror #4
   3c8fc:	andeq	sl, r3, r6, lsr r0
   3c900:	ldrbmi	r6, [r0, -r0, asr #21]!
   3c904:	andscs	fp, ip, r8, lsl #10
   3c908:			; <UNDEFINED> instruction: 0xff4ef006
   3c90c:	andcs	r4, r0, #81920	; 0x14000
   3c910:	tstcc	r8, r9, ror r4
   3c914:	addvs	r6, r2, r2, asr #32
   3c918:	stmib	r0, {r0, sp, lr}^
   3c91c:	stmib	r0, {r0, r1, r9, sp}^
   3c920:	sfmlt	f2, 4, [r8, #-20]	; 0xffffffec
   3c924:	strdeq	pc, [r2], -r4
   3c928:	bmi	1cf544 <_ZdlPv@@Base+0x18bd54>
   3c92c:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   3c930:	ldmpl	fp, {r2, r9, sl, lr}
   3c934:	andvs	r3, r3, r8, lsl #6
   3c938:			; <UNDEFINED> instruction: 0xf9d4f7d7
   3c93c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   3c940:			; <UNDEFINED> instruction: 0x000313b4
   3c944:	andeq	r0, r0, r4, lsr #3
   3c948:	bmi	2cf574 <_ZdlPv@@Base+0x28bd84>
   3c94c:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   3c950:	ldmpl	fp, {r2, r9, sl, lr}
   3c954:	andvs	r3, r3, r8, lsl #6
   3c958:			; <UNDEFINED> instruction: 0xf9c4f7d7
   3c95c:			; <UNDEFINED> instruction: 0xf0064620
   3c960:	strtmi	pc, [r0], -r7, asr #30
   3c964:			; <UNDEFINED> instruction: 0x4620bd10
   3c968:			; <UNDEFINED> instruction: 0xff42f006
   3c96c:	ldc	7, cr15, [sl], #-852	; 0xfffffcac
   3c970:	muleq	r3, r4, r3
   3c974:	andeq	r0, r0, r4, lsr #3
   3c978:	bmi	1cf594 <_ZdlPv@@Base+0x18bda4>
   3c97c:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   3c980:	ldmpl	fp, {r2, r9, sl, lr}
   3c984:	andvs	r3, r3, r8, lsl #6
   3c988:			; <UNDEFINED> instruction: 0xf9acf7d7
   3c98c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   3c990:	andeq	r1, r3, r4, ror #6
   3c994:	andeq	r0, r0, r4, lsr #3
   3c998:	bmi	2cf5c4 <_ZdlPv@@Base+0x28bdd4>
   3c99c:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   3c9a0:	ldmpl	fp, {r2, r9, sl, lr}
   3c9a4:	andvs	r3, r3, r8, lsl #6
   3c9a8:			; <UNDEFINED> instruction: 0xf99cf7d7
   3c9ac:			; <UNDEFINED> instruction: 0xf0064620
   3c9b0:	qadd16mi	pc, r0, pc	; <UNPREDICTABLE>
   3c9b4:			; <UNDEFINED> instruction: 0x4620bd10
   3c9b8:			; <UNDEFINED> instruction: 0xff1af006
   3c9bc:	ldc	7, cr15, [r2], {213}	; 0xd5
   3c9c0:	andeq	r1, r3, r4, asr #6
   3c9c4:	andeq	r0, r0, r4, lsr #3
   3c9c8:			; <UNDEFINED> instruction: 0x4604b538
   3c9cc:	stmiavs	r5, {r1, r2, r3, r8, r9, fp, lr}^
   3c9d0:			; <UNDEFINED> instruction: 0xf503447b
   3c9d4:	andvs	r6, r3, r3, lsl #7
   3c9d8:	strtmi	fp, [r8], -sp, lsr #2
   3c9dc:	stc2l	7, cr15, [r2], {244}	; 0xf4
   3c9e0:			; <UNDEFINED> instruction: 0xf0064628
   3c9e4:	stmdbvs	r5!, {r0, r2, r8, r9, sl, fp, ip, sp, lr, pc}
   3c9e8:	strtmi	fp, [r8], -sp, lsr #2
   3c9ec:	ldc2	7, cr15, [sl], #976	; 0x3d0
   3c9f0:			; <UNDEFINED> instruction: 0xf0064628
   3c9f4:			; <UNDEFINED> instruction: 0x4620fefd
   3c9f8:			; <UNDEFINED> instruction: 0x4628bd38
   3c9fc:	cdp2	0, 15, cr15, cr8, cr6, {0}
   3ca00:	bl	ffc7a95c <_ZdlPv@@Base+0xffc3716c>
   3ca04:	svclt	0x0000e7f9
   3ca08:	andeq	pc, r2, r4, lsr r5	; <UNPREDICTABLE>
   3ca0c:			; <UNDEFINED> instruction: 0x4604b538
   3ca10:	stmiavs	r5, {r1, r2, r3, r8, r9, fp, lr}^
   3ca14:			; <UNDEFINED> instruction: 0xf503447b
   3ca18:	andvs	r6, r3, r3, lsl #7
   3ca1c:	strtmi	fp, [r8], -sp, lsr #2
   3ca20:	stc2	7, cr15, [r0], #976	; 0x3d0
   3ca24:			; <UNDEFINED> instruction: 0xf0064628
   3ca28:	stmdbvs	r5!, {r0, r1, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   3ca2c:	strtmi	fp, [r8], -sp, lsr #2
   3ca30:	ldc2	7, cr15, [r8], {244}	; 0xf4
   3ca34:			; <UNDEFINED> instruction: 0xf0064628
   3ca38:			; <UNDEFINED> instruction: 0x4620fedb
   3ca3c:			; <UNDEFINED> instruction: 0x4628bd38
   3ca40:	cdp2	0, 13, cr15, cr6, cr6, {0}
   3ca44:	bl	ff3fa9a0 <_ZdlPv@@Base+0xff3b71b0>
   3ca48:	svclt	0x0000e7f9
   3ca4c:	strdeq	pc, [r2], -r0
   3ca50:			; <UNDEFINED> instruction: 0x4604b538
   3ca54:	stmiavs	r5, {r1, r2, r3, r8, r9, fp, lr}^
   3ca58:			; <UNDEFINED> instruction: 0xf503447b
   3ca5c:	andvs	r6, r3, r3, lsl #7
   3ca60:	strtmi	fp, [r8], -sp, lsr #2
   3ca64:	ldc2l	7, cr15, [lr], #-976	; 0xfffffc30
   3ca68:			; <UNDEFINED> instruction: 0xf0064628
   3ca6c:	stmdbvs	r5!, {r0, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   3ca70:	strtmi	fp, [r8], -sp, lsr #2
   3ca74:	ldc2l	7, cr15, [r6], #-976	; 0xfffffc30
   3ca78:			; <UNDEFINED> instruction: 0xf0064628
   3ca7c:			; <UNDEFINED> instruction: 0x4620feb9
   3ca80:			; <UNDEFINED> instruction: 0x4628bd38
   3ca84:	cdp2	0, 11, cr15, cr4, cr6, {0}
   3ca88:	bl	feb7a9e4 <_ZdlPv@@Base+0xfeb371f4>
   3ca8c:	svclt	0x0000e7f9
   3ca90:	andeq	pc, r2, ip, lsr #9
   3ca94:			; <UNDEFINED> instruction: 0x4604b538
   3ca98:	stmiavs	r5, {r1, r2, r3, r8, r9, fp, lr}^
   3ca9c:			; <UNDEFINED> instruction: 0xf503447b
   3caa0:	andvs	r6, r3, r3, lsl #7
   3caa4:	strtmi	fp, [r8], -sp, lsr #2
   3caa8:	mrrc2	7, 15, pc, ip, cr4	; <UNPREDICTABLE>
   3caac:			; <UNDEFINED> instruction: 0xf0064628
   3cab0:	stmdbvs	r5!, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
   3cab4:	strtmi	fp, [r8], -sp, lsr #2
   3cab8:	mrrc2	7, 15, pc, r4, cr4	; <UNPREDICTABLE>
   3cabc:			; <UNDEFINED> instruction: 0xf0064628
   3cac0:			; <UNDEFINED> instruction: 0x4620fe97
   3cac4:			; <UNDEFINED> instruction: 0x4628bd38
   3cac8:	cdp2	0, 9, cr15, cr2, cr6, {0}
   3cacc:	bl	fe2faa28 <_ZdlPv@@Base+0xfe2b7238>
   3cad0:	svclt	0x0000e7f9
   3cad4:	andeq	pc, r2, r8, ror #8
   3cad8:			; <UNDEFINED> instruction: 0x4604b538
   3cadc:	stmiavs	r5, {r1, r2, r3, r8, r9, fp, lr}^
   3cae0:			; <UNDEFINED> instruction: 0xf503447b
   3cae4:	andvs	r6, r3, r3, lsl #7
   3cae8:	strtmi	fp, [r8], -sp, lsr #2
   3caec:	ldc2	7, cr15, [sl], #-976	; 0xfffffc30
   3caf0:			; <UNDEFINED> instruction: 0xf0064628
   3caf4:	stmdbvs	r5!, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   3caf8:	strtmi	fp, [r8], -sp, lsr #2
   3cafc:	ldc2	7, cr15, [r2], #-976	; 0xfffffc30
   3cb00:			; <UNDEFINED> instruction: 0xf0064628
   3cb04:			; <UNDEFINED> instruction: 0x4620fe75
   3cb08:			; <UNDEFINED> instruction: 0x4628bd38
   3cb0c:	cdp2	0, 7, cr15, cr0, cr6, {0}
   3cb10:	bl	1a7aa6c <_ZdlPv@@Base+0x1a3727c>
   3cb14:	svclt	0x0000e7f9
   3cb18:	andeq	pc, r2, r4, lsr #8
   3cb1c:			; <UNDEFINED> instruction: 0x4604b538
   3cb20:	stmiavs	r5, {r1, r2, r3, r8, r9, fp, lr}^
   3cb24:			; <UNDEFINED> instruction: 0xf503447b
   3cb28:	andvs	r6, r3, r3, lsl #7
   3cb2c:	strtmi	fp, [r8], -sp, lsr #2
   3cb30:	ldc2	7, cr15, [r8], {244}	; 0xf4
   3cb34:			; <UNDEFINED> instruction: 0xf0064628
   3cb38:	stmdbvs	r5!, {r0, r1, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   3cb3c:	strtmi	fp, [r8], -sp, lsr #2
   3cb40:	ldc2	7, cr15, [r0], {244}	; 0xf4
   3cb44:			; <UNDEFINED> instruction: 0xf0064628
   3cb48:			; <UNDEFINED> instruction: 0x4620fe53
   3cb4c:			; <UNDEFINED> instruction: 0x4628bd38
   3cb50:	cdp2	0, 4, cr15, cr14, cr6, {0}
   3cb54:	bl	11faab0 <_ZdlPv@@Base+0x11b72c0>
   3cb58:	svclt	0x0000e7f9
   3cb5c:	andeq	pc, r2, r0, ror #7
   3cb60:			; <UNDEFINED> instruction: 0x4604b538
   3cb64:	stmiavs	r5, {r1, r2, r3, r8, r9, fp, lr}^
   3cb68:			; <UNDEFINED> instruction: 0xf503447b
   3cb6c:	andvs	r6, r3, r3, lsl #7
   3cb70:	strtmi	fp, [r8], -sp, lsr #2
   3cb74:	blx	ffdfab4e <_ZdlPv@@Base+0xffdb735e>
   3cb78:			; <UNDEFINED> instruction: 0xf0064628
   3cb7c:	stmdbvs	r5!, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   3cb80:	strtmi	fp, [r8], -sp, lsr #2
   3cb84:	blx	ffbfab5e <_ZdlPv@@Base+0xffbb736e>
   3cb88:			; <UNDEFINED> instruction: 0xf0064628
   3cb8c:			; <UNDEFINED> instruction: 0x4620fe31
   3cb90:			; <UNDEFINED> instruction: 0x4628bd38
   3cb94:	cdp2	0, 2, cr15, cr12, cr6, {0}
   3cb98:	bl	97aaf4 <_ZdlPv@@Base+0x937304>
   3cb9c:	svclt	0x0000e7f9
   3cba0:	muleq	r2, ip, r3
   3cba4:			; <UNDEFINED> instruction: 0x4604b538
   3cba8:	stmiavs	r5, {r1, r2, r3, r8, r9, fp, lr}^
   3cbac:			; <UNDEFINED> instruction: 0xf503447b
   3cbb0:	andvs	r6, r3, r3, lsl #7
   3cbb4:	strtmi	fp, [r8], -sp, lsr #2
   3cbb8:	blx	ff57ab92 <_ZdlPv@@Base+0xff5373a2>
   3cbbc:			; <UNDEFINED> instruction: 0xf0064628
   3cbc0:	stmdbvs	r5!, {r0, r1, r2, r4, r9, sl, fp, ip, sp, lr, pc}
   3cbc4:	strtmi	fp, [r8], -sp, lsr #2
   3cbc8:	blx	ff37aba2 <_ZdlPv@@Base+0xff3373b2>
   3cbcc:			; <UNDEFINED> instruction: 0xf0064628
   3cbd0:	strtmi	pc, [r0], -pc, lsl #28
   3cbd4:			; <UNDEFINED> instruction: 0x4628bd38
   3cbd8:	cdp2	0, 0, cr15, cr10, cr6, {0}
   3cbdc:	bl	fab38 <_ZdlPv@@Base+0xb7348>
   3cbe0:	svclt	0x0000e7f9
   3cbe4:	andeq	pc, r2, r8, asr r3	; <UNPREDICTABLE>
   3cbe8:			; <UNDEFINED> instruction: 0x4604b538
   3cbec:	stmiavs	r5, {r1, r2, r3, r8, r9, fp, lr}^
   3cbf0:			; <UNDEFINED> instruction: 0xf503447b
   3cbf4:	andvs	r6, r3, r3, lsl #7
   3cbf8:	strtmi	fp, [r8], -sp, lsr #2
   3cbfc:	blx	fecfabd6 <_ZdlPv@@Base+0xfecb73e6>
   3cc00:			; <UNDEFINED> instruction: 0xf0064628
   3cc04:	stmdbvs	r5!, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   3cc08:	strtmi	fp, [r8], -sp, lsr #2
   3cc0c:	blx	feafabe6 <_ZdlPv@@Base+0xfeab73f6>
   3cc10:			; <UNDEFINED> instruction: 0xf0064628
   3cc14:	strtmi	pc, [r0], -sp, ror #27
   3cc18:			; <UNDEFINED> instruction: 0x4628bd38
   3cc1c:	stc2l	0, cr15, [r8, #24]!
   3cc20:	b	ff87ab7c <_ZdlPv@@Base+0xff83738c>
   3cc24:	svclt	0x0000e7f9
   3cc28:	andeq	pc, r2, r4, lsl r3	; <UNPREDICTABLE>
   3cc2c:			; <UNDEFINED> instruction: 0x4604b538
   3cc30:	stmiavs	r5, {r1, r2, r3, r8, r9, fp, lr}^
   3cc34:			; <UNDEFINED> instruction: 0xf503447b
   3cc38:	andvs	r6, r3, r3, lsl #7
   3cc3c:	strtmi	fp, [r8], -sp, lsr #2
   3cc40:	blx	fe47ac1a <_ZdlPv@@Base+0xfe43742a>
   3cc44:			; <UNDEFINED> instruction: 0xf0064628
   3cc48:	stmdbvs	r5!, {r0, r1, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   3cc4c:	strtmi	fp, [r8], -sp, lsr #2
   3cc50:	blx	fe27ac2a <_ZdlPv@@Base+0xfe23743a>
   3cc54:			; <UNDEFINED> instruction: 0xf0064628
   3cc58:	strtmi	pc, [r0], -fp, asr #27
   3cc5c:			; <UNDEFINED> instruction: 0x4628bd38
   3cc60:	stc2l	0, cr15, [r6, #24]
   3cc64:	b	feffabc0 <_ZdlPv@@Base+0xfefb73d0>
   3cc68:	svclt	0x0000e7f9
   3cc6c:	ldrdeq	pc, [r2], -r0
   3cc70:			; <UNDEFINED> instruction: 0x4604b538
   3cc74:	stmiavs	r5, {r1, r2, r3, r8, r9, fp, lr}^
   3cc78:			; <UNDEFINED> instruction: 0xf503447b
   3cc7c:	andvs	r6, r3, r3, lsl #7
   3cc80:	strtmi	fp, [r8], -sp, lsr #2
   3cc84:	blx	1bfac5e <_ZdlPv@@Base+0x1bb746e>
   3cc88:			; <UNDEFINED> instruction: 0xf0064628
   3cc8c:	stmdbvs	r5!, {r0, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   3cc90:	strtmi	fp, [r8], -sp, lsr #2
   3cc94:	blx	19fac6e <_ZdlPv@@Base+0x19b747e>
   3cc98:			; <UNDEFINED> instruction: 0xf0064628
   3cc9c:	strtmi	pc, [r0], -r9, lsr #27
   3cca0:			; <UNDEFINED> instruction: 0x4628bd38
   3cca4:	stc2	0, cr15, [r4, #24]!
   3cca8:	b	fe77ac04 <_ZdlPv@@Base+0xfe737414>
   3ccac:	svclt	0x0000e7f9
   3ccb0:	andeq	pc, r2, ip, lsl #5
   3ccb4:			; <UNDEFINED> instruction: 0x4604b538
   3ccb8:	stmiavs	r5, {r1, r2, r3, r8, r9, fp, lr}^
   3ccbc:			; <UNDEFINED> instruction: 0xf503447b
   3ccc0:	andvs	r6, r3, r3, lsl #7
   3ccc4:	strtmi	fp, [r8], -sp, lsr #2
   3ccc8:	blx	137aca2 <_ZdlPv@@Base+0x13374b2>
   3cccc:			; <UNDEFINED> instruction: 0xf0064628
   3ccd0:	stmdbvs	r5!, {r0, r1, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   3ccd4:	strtmi	fp, [r8], -sp, lsr #2
   3ccd8:	blx	117acb2 <_ZdlPv@@Base+0x11374c2>
   3ccdc:			; <UNDEFINED> instruction: 0xf0064628
   3cce0:	strtmi	pc, [r0], -r7, lsl #27
   3cce4:			; <UNDEFINED> instruction: 0x4628bd38
   3cce8:	stc2	0, cr15, [r2, #24]
   3ccec:	b	1efac48 <_ZdlPv@@Base+0x1eb7458>
   3ccf0:	svclt	0x0000e7f9
   3ccf4:	andeq	pc, r2, r8, asr #4
   3ccf8:			; <UNDEFINED> instruction: 0x4604b538
   3ccfc:	stmiavs	r5, {r0, r4, r8, r9, fp, lr}^
   3cd00:			; <UNDEFINED> instruction: 0xf503447b
   3cd04:	andvs	r6, r3, r3, lsl #7
   3cd08:	strtmi	fp, [r8], -sp, lsr #2
   3cd0c:	blx	aface6 <_ZdlPv@@Base+0xab74f6>
   3cd10:			; <UNDEFINED> instruction: 0xf0064628
   3cd14:	stmdbvs	r5!, {r0, r2, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   3cd18:	strtmi	fp, [r8], -sp, lsr #2
   3cd1c:	blx	8facf6 <_ZdlPv@@Base+0x8b7506>
   3cd20:			; <UNDEFINED> instruction: 0xf0064628
   3cd24:	strtmi	pc, [r0], -r5, ror #26
   3cd28:	stc2l	0, cr15, [r2, #-24]!	; 0xffffffe8
   3cd2c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3cd30:			; <UNDEFINED> instruction: 0xf0064628
   3cd34:			; <UNDEFINED> instruction: 0x4620fd5d
   3cd38:	ldc2l	0, cr15, [sl, #-24]	; 0xffffffe8
   3cd3c:	b	14fac98 <_ZdlPv@@Base+0x14b74a8>
   3cd40:	svclt	0x0000e7f6
   3cd44:	andeq	pc, r2, r4, lsl #4
   3cd48:			; <UNDEFINED> instruction: 0x4604b538
   3cd4c:	stmiavs	r5, {r0, r4, r8, r9, fp, lr}^
   3cd50:			; <UNDEFINED> instruction: 0xf503447b
   3cd54:	andvs	r6, r3, r3, lsl #7
   3cd58:	strtmi	fp, [r8], -sp, lsr #2
   3cd5c:	blx	fad36 <_ZdlPv@@Base+0xb7546>
   3cd60:			; <UNDEFINED> instruction: 0xf0064628
   3cd64:	stmdbvs	r5!, {r0, r2, r6, r8, sl, fp, ip, sp, lr, pc}
   3cd68:	strtmi	fp, [r8], -sp, lsr #2
   3cd6c:	blx	ffefad44 <_ZdlPv@@Base+0xffeb7554>
   3cd70:			; <UNDEFINED> instruction: 0xf0064628
   3cd74:			; <UNDEFINED> instruction: 0x4620fd3d
   3cd78:	ldc2	0, cr15, [sl, #-24]!	; 0xffffffe8
   3cd7c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3cd80:			; <UNDEFINED> instruction: 0xf0064628
   3cd84:			; <UNDEFINED> instruction: 0x4620fd35
   3cd88:	ldc2	0, cr15, [r2, #-24]!	; 0xffffffe8
   3cd8c:	b	aface8 <_ZdlPv@@Base+0xab74f8>
   3cd90:	svclt	0x0000e7f6
   3cd94:			; <UNDEFINED> instruction: 0x0002f1b4
   3cd98:			; <UNDEFINED> instruction: 0x4604b538
   3cd9c:	stmiavs	r5, {r0, r4, r8, r9, fp, lr}^
   3cda0:			; <UNDEFINED> instruction: 0xf503447b
   3cda4:	andvs	r6, r3, r3, lsl #7
   3cda8:	strtmi	fp, [r8], -sp, lsr #2
   3cdac:	blx	ff6fad84 <_ZdlPv@@Base+0xff6b7594>
   3cdb0:			; <UNDEFINED> instruction: 0xf0064628
   3cdb4:	stmdbvs	r5!, {r0, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}
   3cdb8:	strtmi	fp, [r8], -sp, lsr #2
   3cdbc:	blx	ff4fad94 <_ZdlPv@@Base+0xff4b75a4>
   3cdc0:			; <UNDEFINED> instruction: 0xf0064628
   3cdc4:			; <UNDEFINED> instruction: 0x4620fd15
   3cdc8:	ldc2	0, cr15, [r2, #-24]	; 0xffffffe8
   3cdcc:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3cdd0:			; <UNDEFINED> instruction: 0xf0064628
   3cdd4:	strtmi	pc, [r0], -sp, lsl #26
   3cdd8:	stc2	0, cr15, [sl, #-24]	; 0xffffffe8
   3cddc:	b	fad38 <_ZdlPv@@Base+0xb7548>
   3cde0:	svclt	0x0000e7f6
   3cde4:	andeq	pc, r2, r4, ror #2
   3cde8:			; <UNDEFINED> instruction: 0x4604b538
   3cdec:	stmiavs	r5, {r0, r4, r8, r9, fp, lr}^
   3cdf0:			; <UNDEFINED> instruction: 0xf503447b
   3cdf4:	andvs	r6, r3, r3, lsl #7
   3cdf8:	strtmi	fp, [r8], -sp, lsr #2
   3cdfc:	blx	fecfadd4 <_ZdlPv@@Base+0xfecb75e4>
   3ce00:			; <UNDEFINED> instruction: 0xf0064628
   3ce04:	stmdbvs	r5!, {r0, r2, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   3ce08:	strtmi	fp, [r8], -sp, lsr #2
   3ce0c:	blx	feafade4 <_ZdlPv@@Base+0xfeab75f4>
   3ce10:			; <UNDEFINED> instruction: 0xf0064628
   3ce14:	strtmi	pc, [r0], -sp, ror #25
   3ce18:	stc2l	0, cr15, [sl], #24
   3ce1c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3ce20:			; <UNDEFINED> instruction: 0xf0064628
   3ce24:	strtmi	pc, [r0], -r5, ror #25
   3ce28:	stc2l	0, cr15, [r2], #24
   3ce2c:	ldmib	sl, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3ce30:	svclt	0x0000e7f6
   3ce34:	andeq	pc, r2, r4, lsl r1	; <UNPREDICTABLE>
   3ce38:			; <UNDEFINED> instruction: 0x4604b538
   3ce3c:	stmiavs	r5, {r0, r4, r8, r9, fp, lr}^
   3ce40:			; <UNDEFINED> instruction: 0xf503447b
   3ce44:	andvs	r6, r3, r3, lsl #7
   3ce48:	strtmi	fp, [r8], -sp, lsr #2
   3ce4c:	blx	fe2fae24 <_ZdlPv@@Base+0xfe2b7634>
   3ce50:			; <UNDEFINED> instruction: 0xf0064628
   3ce54:	stmdbvs	r5!, {r0, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   3ce58:	strtmi	fp, [r8], -sp, lsr #2
   3ce5c:	blx	fe0fae34 <_ZdlPv@@Base+0xfe0b7644>
   3ce60:			; <UNDEFINED> instruction: 0xf0064628
   3ce64:	strtmi	pc, [r0], -r5, asr #25
   3ce68:	stc2l	0, cr15, [r2], {6}
   3ce6c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3ce70:			; <UNDEFINED> instruction: 0xf0064628
   3ce74:			; <UNDEFINED> instruction: 0x4620fcbd
   3ce78:	ldc2	0, cr15, [sl], #24
   3ce7c:	ldmib	r2!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ce80:	svclt	0x0000e7f6
   3ce84:	andeq	pc, r2, r4, asr #1
   3ce88:			; <UNDEFINED> instruction: 0x4604b538
   3ce8c:	stmiavs	r5, {r0, r4, r8, r9, fp, lr}^
   3ce90:			; <UNDEFINED> instruction: 0xf503447b
   3ce94:	andvs	r6, r3, r3, lsl #7
   3ce98:	strtmi	fp, [r8], -sp, lsr #2
   3ce9c:	blx	18fae74 <_ZdlPv@@Base+0x18b7684>
   3cea0:			; <UNDEFINED> instruction: 0xf0064628
   3cea4:	stmdbvs	r5!, {r0, r2, r5, r7, sl, fp, ip, sp, lr, pc}
   3cea8:	strtmi	fp, [r8], -sp, lsr #2
   3ceac:	blx	16fae84 <_ZdlPv@@Base+0x16b7694>
   3ceb0:			; <UNDEFINED> instruction: 0xf0064628
   3ceb4:			; <UNDEFINED> instruction: 0x4620fc9d
   3ceb8:	ldc2	0, cr15, [sl], {6}
   3cebc:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3cec0:			; <UNDEFINED> instruction: 0xf0064628
   3cec4:			; <UNDEFINED> instruction: 0x4620fc95
   3cec8:	ldc2	0, cr15, [r2], {6}
   3cecc:	stmib	sl, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ced0:	svclt	0x0000e7f6
   3ced4:	andeq	pc, r2, r4, ror r0	; <UNPREDICTABLE>
   3ced8:			; <UNDEFINED> instruction: 0x4604b538
   3cedc:	stmiavs	r5, {r0, r4, r8, r9, fp, lr}^
   3cee0:			; <UNDEFINED> instruction: 0xf503447b
   3cee4:	andvs	r6, r3, r3, lsl #7
   3cee8:	strtmi	fp, [r8], -sp, lsr #2
   3ceec:	blx	efaec4 <_ZdlPv@@Base+0xeb76d4>
   3cef0:			; <UNDEFINED> instruction: 0xf0064628
   3cef4:	stmdbvs	r5!, {r0, r2, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   3cef8:	strtmi	fp, [r8], -sp, lsr #2
   3cefc:	blx	cfaed4 <_ZdlPv@@Base+0xcb76e4>
   3cf00:			; <UNDEFINED> instruction: 0xf0064628
   3cf04:			; <UNDEFINED> instruction: 0x4620fc75
   3cf08:	ldc2l	0, cr15, [r2], #-24	; 0xffffffe8
   3cf0c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3cf10:			; <UNDEFINED> instruction: 0xf0064628
   3cf14:	strtmi	pc, [r0], -sp, ror #24
   3cf18:	stc2l	0, cr15, [sl], #-24	; 0xffffffe8
   3cf1c:	stmdb	r2!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3cf20:	svclt	0x0000e7f6
   3cf24:	andeq	pc, r2, r4, lsr #32
   3cf28:			; <UNDEFINED> instruction: 0x4604b538
   3cf2c:	stmiavs	r5, {r0, r4, r8, r9, fp, lr}^
   3cf30:			; <UNDEFINED> instruction: 0xf503447b
   3cf34:	andvs	r6, r3, r3, lsl #7
   3cf38:	strtmi	fp, [r8], -sp, lsr #2
   3cf3c:	blx	4faf14 <_ZdlPv@@Base+0x4b7724>
   3cf40:			; <UNDEFINED> instruction: 0xf0064628
   3cf44:	stmdbvs	r5!, {r0, r2, r4, r6, sl, fp, ip, sp, lr, pc}
   3cf48:	strtmi	fp, [r8], -sp, lsr #2
   3cf4c:	blx	2faf24 <_ZdlPv@@Base+0x2b7734>
   3cf50:			; <UNDEFINED> instruction: 0xf0064628
   3cf54:	strtmi	pc, [r0], -sp, asr #24
   3cf58:	mcrr2	0, 0, pc, sl, cr6	; <UNPREDICTABLE>
   3cf5c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3cf60:			; <UNDEFINED> instruction: 0xf0064628
   3cf64:	strtmi	pc, [r0], -r5, asr #24
   3cf68:	mcrr2	0, 0, pc, r2, cr6	; <UNPREDICTABLE>
   3cf6c:	ldmdb	sl!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3cf70:	svclt	0x0000e7f6
   3cf74:	ldrdeq	lr, [r2], -r4
   3cf78:			; <UNDEFINED> instruction: 0x4604b538
   3cf7c:	stmiavs	r5, {r0, r4, r8, r9, fp, lr}^
   3cf80:			; <UNDEFINED> instruction: 0xf503447b
   3cf84:	andvs	r6, r3, r3, lsl #7
   3cf88:	strtmi	fp, [r8], -sp, lsr #2
   3cf8c:			; <UNDEFINED> instruction: 0xf9eaf7f4
   3cf90:			; <UNDEFINED> instruction: 0xf0064628
   3cf94:	stmdbvs	r5!, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}
   3cf98:	strtmi	fp, [r8], -sp, lsr #2
   3cf9c:			; <UNDEFINED> instruction: 0xf9e2f7f4
   3cfa0:			; <UNDEFINED> instruction: 0xf0064628
   3cfa4:	strtmi	pc, [r0], -r5, lsr #24
   3cfa8:	stc2	0, cr15, [r2], #-24	; 0xffffffe8
   3cfac:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3cfb0:			; <UNDEFINED> instruction: 0xf0064628
   3cfb4:			; <UNDEFINED> instruction: 0x4620fc1d
   3cfb8:	ldc2	0, cr15, [sl], {6}
   3cfbc:	ldmdb	r2, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3cfc0:	svclt	0x0000e7f6
   3cfc4:	andeq	lr, r2, r4, lsl #31
   3cfc8:			; <UNDEFINED> instruction: 0x4604b538
   3cfcc:	stmiavs	r5, {r0, r4, r8, r9, fp, lr}^
   3cfd0:			; <UNDEFINED> instruction: 0xf503447b
   3cfd4:	andvs	r6, r3, r3, lsl #7
   3cfd8:	strtmi	fp, [r8], -sp, lsr #2
   3cfdc:			; <UNDEFINED> instruction: 0xf9c2f7f4
   3cfe0:			; <UNDEFINED> instruction: 0xf0064628
   3cfe4:	stmdbvs	r5!, {r0, r2, sl, fp, ip, sp, lr, pc}
   3cfe8:	strtmi	fp, [r8], -sp, lsr #2
   3cfec:			; <UNDEFINED> instruction: 0xf9baf7f4
   3cff0:			; <UNDEFINED> instruction: 0xf0064628
   3cff4:			; <UNDEFINED> instruction: 0x4620fbfd
   3cff8:	blx	ffef901a <_ZdlPv@@Base+0xffeb582a>
   3cffc:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3d000:			; <UNDEFINED> instruction: 0xf0064628
   3d004:			; <UNDEFINED> instruction: 0x4620fbf5
   3d008:	blx	ffcf902a <_ZdlPv@@Base+0xffcb583a>
   3d00c:	stmia	sl!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d010:	svclt	0x0000e7f6
   3d014:	andeq	lr, r2, r4, lsr pc
   3d018:			; <UNDEFINED> instruction: 0x4604b538
   3d01c:	stmiavs	r5, {r0, r4, r8, r9, fp, lr}^
   3d020:			; <UNDEFINED> instruction: 0xf503447b
   3d024:	andvs	r6, r3, r3, lsl #7
   3d028:	strtmi	fp, [r8], -sp, lsr #2
   3d02c:			; <UNDEFINED> instruction: 0xf99af7f4
   3d030:			; <UNDEFINED> instruction: 0xf0064628
   3d034:	stmdbvs	r5!, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   3d038:	strtmi	fp, [r8], -sp, lsr #2
   3d03c:			; <UNDEFINED> instruction: 0xf992f7f4
   3d040:			; <UNDEFINED> instruction: 0xf0064628
   3d044:			; <UNDEFINED> instruction: 0x4620fbd5
   3d048:	blx	ff4f906a <_ZdlPv@@Base+0xff4b587a>
   3d04c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3d050:			; <UNDEFINED> instruction: 0xf0064628
   3d054:	strtmi	pc, [r0], -sp, asr #23
   3d058:	blx	ff2f907a <_ZdlPv@@Base+0xff2b588a>
   3d05c:	stmia	r2, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d060:	svclt	0x0000e7f6
   3d064:	andeq	lr, r2, r4, ror #29
   3d068:			; <UNDEFINED> instruction: 0x4604b538
   3d06c:	stmiavs	r5, {r0, r4, r8, r9, fp, lr}^
   3d070:			; <UNDEFINED> instruction: 0xf503447b
   3d074:	andvs	r6, r3, r3, lsl #7
   3d078:	strtmi	fp, [r8], -sp, lsr #2
   3d07c:			; <UNDEFINED> instruction: 0xf972f7f4
   3d080:			; <UNDEFINED> instruction: 0xf0064628
   3d084:	stmdbvs	r5!, {r0, r2, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   3d088:	strtmi	fp, [r8], -sp, lsr #2
   3d08c:			; <UNDEFINED> instruction: 0xf96af7f4
   3d090:			; <UNDEFINED> instruction: 0xf0064628
   3d094:	strtmi	pc, [r0], -sp, lsr #23
   3d098:	blx	feaf90ba <_ZdlPv@@Base+0xfeab58ca>
   3d09c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3d0a0:			; <UNDEFINED> instruction: 0xf0064628
   3d0a4:	strtmi	pc, [r0], -r5, lsr #23
   3d0a8:	blx	fe8f90ca <_ZdlPv@@Base+0xfe8b58da>
   3d0ac:	ldm	sl, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3d0b0:	svclt	0x0000e7f6
   3d0b4:	muleq	r2, r4, lr
   3d0b8:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
   3d0bc:			; <UNDEFINED> instruction: 0xf603447b
   3d0c0:			; <UNDEFINED> instruction: 0x460403f8
   3d0c4:			; <UNDEFINED> instruction: 0xf7f86003
   3d0c8:	strtmi	pc, [r0], -r5, ror #21
   3d0cc:	svclt	0x0000bd10
   3d0d0:	andeq	lr, r2, r8, asr #28
   3d0d4:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
   3d0d8:			; <UNDEFINED> instruction: 0xf603447b
   3d0dc:	strdvs	r0, [r3], -r8
   3d0e0:			; <UNDEFINED> instruction: 0xf7f84604
   3d0e4:			; <UNDEFINED> instruction: 0x4620fad7
   3d0e8:	blx	fe0f910a <_ZdlPv@@Base+0xfe0b591a>
   3d0ec:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   3d0f0:			; <UNDEFINED> instruction: 0xf0064620
   3d0f4:	pld	[r5, sp, ror fp]
   3d0f8:	svclt	0x0000e876
   3d0fc:	andeq	lr, r2, ip, lsr #28
   3d100:			; <UNDEFINED> instruction: 0x4604b538
   3d104:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
   3d108:	orrvs	pc, r6, #12582912	; 0xc00000
   3d10c:	blcc	77b214 <_ZdlPv@@Base+0x737a24>
   3d110:			; <UNDEFINED> instruction: 0xffd6f006
   3d114:	stmiavs	r5!, {r0, r4, r8, r9, fp, lr}^
   3d118:			; <UNDEFINED> instruction: 0xf503447b
   3d11c:	eorvs	r6, r3, r3, lsl #7
   3d120:	strtmi	fp, [r8], -sp, lsr #2
   3d124:			; <UNDEFINED> instruction: 0xf91ef7f4
   3d128:			; <UNDEFINED> instruction: 0xf0064628
   3d12c:	stmdbvs	r5!, {r0, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   3d130:	strtmi	fp, [r8], -sp, lsr #2
   3d134:			; <UNDEFINED> instruction: 0xf916f7f4
   3d138:			; <UNDEFINED> instruction: 0xf0064628
   3d13c:			; <UNDEFINED> instruction: 0x4620fb59
   3d140:			; <UNDEFINED> instruction: 0x4620bd38
   3d144:	stc2l	7, cr15, [r6], {243}	; 0xf3
   3d148:	stmda	ip, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d14c:			; <UNDEFINED> instruction: 0xf0064628
   3d150:	pld	[r5, pc, asr #22]
   3d154:	ldrb	lr, [r9, r8, asr #16]!
   3d158:	strdeq	pc, [r2], -r6
   3d15c:	andeq	lr, r2, ip, ror #27
   3d160:			; <UNDEFINED> instruction: 0x4604b538
   3d164:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
   3d168:	orrvs	pc, r6, #12582912	; 0xc00000
   3d16c:	blcc	77b274 <_ZdlPv@@Base+0x737a84>
   3d170:			; <UNDEFINED> instruction: 0xffa6f006
   3d174:	stmiavs	r5!, {r2, r4, r8, r9, fp, lr}^
   3d178:			; <UNDEFINED> instruction: 0xf503447b
   3d17c:	eorvs	r6, r3, r3, lsl #7
   3d180:	strtmi	fp, [r8], -sp, lsr #2
   3d184:			; <UNDEFINED> instruction: 0xf8eef7f4
   3d188:			; <UNDEFINED> instruction: 0xf0064628
   3d18c:	stmdbvs	r5!, {r0, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   3d190:	strtmi	fp, [r8], -sp, lsr #2
   3d194:			; <UNDEFINED> instruction: 0xf8e6f7f4
   3d198:			; <UNDEFINED> instruction: 0xf0064628
   3d19c:	strtmi	pc, [r0], -r9, lsr #22
   3d1a0:	blx	9f91c2 <_ZdlPv@@Base+0x9b59d2>
   3d1a4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3d1a8:			; <UNDEFINED> instruction: 0xf7f34620
   3d1ac:			; <UNDEFINED> instruction: 0x4620fc93
   3d1b0:	blx	7f91d2 <_ZdlPv@@Base+0x7b59e2>
   3d1b4:	ldmda	r6, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3d1b8:			; <UNDEFINED> instruction: 0xf0064628
   3d1bc:			; <UNDEFINED> instruction: 0xe7f6fb19
   3d1c0:	svclt	0x0000e7fa
   3d1c4:	muleq	r2, r6, lr
   3d1c8:	andeq	lr, r2, ip, lsl #27
   3d1cc:	ldrlt	r4, [r0, #-2820]	; 0xfffff4fc
   3d1d0:	cmpcc	ip, #2063597568	; 0x7b000000
   3d1d4:	andvs	r4, r3, r4, lsl #12
   3d1d8:	blx	13fb1ce <_ZdlPv@@Base+0x13b79de>
   3d1dc:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   3d1e0:	andeq	lr, r2, ip, ror r0
   3d1e4:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
   3d1e8:	cmpcc	ip, #2063597568	; 0x7b000000
   3d1ec:	strmi	r6, [r4], -r3
   3d1f0:	blx	10fb1e6 <_ZdlPv@@Base+0x10b79f6>
   3d1f4:			; <UNDEFINED> instruction: 0xf0064620
   3d1f8:			; <UNDEFINED> instruction: 0x4620fafb
   3d1fc:			; <UNDEFINED> instruction: 0x4620bd10
   3d200:	blx	ffdf9220 <_ZdlPv@@Base+0xffdb5a30>
   3d204:	svc	0x00eef7d4
   3d208:	andeq	lr, r2, r4, rrx
   3d20c:	ldrlt	r4, [r0, #-2820]	; 0xfffff4fc
   3d210:	movscc	r4, #2063597568	; 0x7b000000
   3d214:	andvs	r4, r3, r4, lsl #12
   3d218:	blx	bfb20e <_ZdlPv@@Base+0xbb7a1e>
   3d21c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   3d220:	andeq	lr, r2, ip, lsr r0
   3d224:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
   3d228:	movscc	r4, #2063597568	; 0x7b000000
   3d22c:	strmi	r6, [r4], -r3
   3d230:	blx	8fb226 <_ZdlPv@@Base+0x8b7a36>
   3d234:			; <UNDEFINED> instruction: 0xf0064620
   3d238:			; <UNDEFINED> instruction: 0x4620fadb
   3d23c:			; <UNDEFINED> instruction: 0x4620bd10
   3d240:	blx	ff5f9260 <_ZdlPv@@Base+0xff5b5a70>
   3d244:	svc	0x00cef7d4
   3d248:	andeq	lr, r2, r4, lsr #32
   3d24c:			; <UNDEFINED> instruction: 0x4604b538
   3d250:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
   3d254:	mvnsvc	pc, #805306368	; 0x30000000
   3d258:	blcc	77b360 <_ZdlPv@@Base+0x737b70>
   3d25c:	blx	fee7b1ee <_ZdlPv@@Base+0xfee379fe>
   3d260:	stmiavs	r5!, {r0, r4, r8, r9, fp, lr}^
   3d264:			; <UNDEFINED> instruction: 0xf503447b
   3d268:	eorvs	r6, r3, r3, lsl #7
   3d26c:	strtmi	fp, [r8], -sp, lsr #2
   3d270:			; <UNDEFINED> instruction: 0xf878f7f4
   3d274:			; <UNDEFINED> instruction: 0xf0064628
   3d278:	stmdbvs	r5!, {r0, r1, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   3d27c:	strtmi	fp, [r8], -sp, lsr #2
   3d280:			; <UNDEFINED> instruction: 0xf870f7f4
   3d284:			; <UNDEFINED> instruction: 0xf0064628
   3d288:			; <UNDEFINED> instruction: 0x4620fab3
   3d28c:			; <UNDEFINED> instruction: 0x4620bd38
   3d290:	stc2	7, cr15, [r0], #-972	; 0xfffffc34
   3d294:	svc	0x00a6f7d4
   3d298:			; <UNDEFINED> instruction: 0xf0064628
   3d29c:	pld	[r4, r9, lsr #21]
   3d2a0:	ldrb	lr, [r9, r2, lsr #31]!
   3d2a4:	andeq	pc, r2, sl, lsr #27
   3d2a8:	andeq	lr, r2, r0, lsr #25
   3d2ac:			; <UNDEFINED> instruction: 0x4604b538
   3d2b0:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
   3d2b4:	mvnsvc	pc, #805306368	; 0x30000000
   3d2b8:	blcc	77b3c0 <_ZdlPv@@Base+0x737bd0>
   3d2bc:	blx	fe27b24e <_ZdlPv@@Base+0xfe237a5e>
   3d2c0:	stmiavs	r5!, {r2, r4, r8, r9, fp, lr}^
   3d2c4:			; <UNDEFINED> instruction: 0xf503447b
   3d2c8:	eorvs	r6, r3, r3, lsl #7
   3d2cc:	strtmi	fp, [r8], -sp, lsr #2
   3d2d0:			; <UNDEFINED> instruction: 0xf848f7f4
   3d2d4:			; <UNDEFINED> instruction: 0xf0064628
   3d2d8:	stmdbvs	r5!, {r0, r1, r3, r7, r9, fp, ip, sp, lr, pc}
   3d2dc:	strtmi	fp, [r8], -sp, lsr #2
   3d2e0:			; <UNDEFINED> instruction: 0xf840f7f4
   3d2e4:			; <UNDEFINED> instruction: 0xf0064628
   3d2e8:	strtmi	pc, [r0], -r3, lsl #21
   3d2ec:	blx	fe07930c <_ZdlPv@@Base+0xfe035b1c>
   3d2f0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   3d2f4:			; <UNDEFINED> instruction: 0xf7f34620
   3d2f8:	strtmi	pc, [r0], -sp, ror #23
   3d2fc:	blx	1e7931c <_ZdlPv@@Base+0x1e35b2c>
   3d300:	svc	0x0070f7d4
   3d304:			; <UNDEFINED> instruction: 0xf0064628
   3d308:			; <UNDEFINED> instruction: 0xe7f6fa73
   3d30c:	svclt	0x0000e7fa
   3d310:	andeq	pc, r2, sl, asr #26
   3d314:	andeq	lr, r2, r0, asr #24
   3d318:	addlt	fp, r3, r0, lsr r5
   3d31c:	blmi	650780 <_ZdlPv@@Base+0x60cf90>
   3d320:	stmiapl	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   3d324:	blcs	5178b8 <_ZdlPv@@Base+0x4d40c8>
   3d328:	strtmi	sp, [r0], -r5, lsl #2
   3d32c:	blx	ff37b2da <_ZdlPv@@Base+0xff337aea>
   3d330:	blcs	5178c4 <_ZdlPv@@Base+0x4d40d4>
   3d334:	blcs	3b1720 <_ZdlPv@@Base+0x36df30>
   3d338:	blcs	6b135c <_ZdlPv@@Base+0x66db6c>
   3d33c:	blcs	4f138c <_ZdlPv@@Base+0x4adb9c>
   3d340:	andcs	fp, r1, r8, lsl pc
   3d344:	andlt	sp, r3, r4, lsl r0
   3d348:	stmdbmi	lr, {r4, r5, r8, sl, fp, ip, sp, pc}
   3d34c:	andpl	pc, r0, pc, asr #8
   3d350:	ldrbtmi	r4, [r9], #-2829	; 0xfffff4f3
   3d354:	ldrmi	r5, [sl], -fp, ror #17
   3d358:			; <UNDEFINED> instruction: 0xf7e89300
   3d35c:	strdcs	pc, [r0], -r9
   3d360:	ldclt	0, cr11, [r0, #-12]!
   3d364:	vst2.8	{d20,d22}, [pc], r9
   3d368:	blmi	215370 <_ZdlPv@@Base+0x1d1b80>
   3d36c:			; <UNDEFINED> instruction: 0xe7f14479
   3d370:	vst2.8	{d20,d22}, [pc], r7
   3d374:	blmi	15157c <_ZdlPv@@Base+0x10dd8c>
   3d378:			; <UNDEFINED> instruction: 0xe7eb4479
   3d37c:	andeq	r0, r3, r0, asr #19
   3d380:	andeq	r0, r0, r0, lsr #5
   3d384:	andeq	sp, r0, sl, lsl #1
   3d388:	andeq	r0, r0, r8, asr #4
   3d38c:	andeq	sp, r0, r0, lsl #1
   3d390:	muleq	r0, r8, r0
   3d394:	mvnsmi	lr, sp, lsr #18
   3d398:			; <UNDEFINED> instruction: 0xf8df1e16
   3d39c:	strmi	r8, [pc], -r4, ror #1
   3d3a0:	movwcs	fp, #8140	; 0x1fcc
   3d3a4:	stmdbcs	r0, {r8, r9, sp}
   3d3a8:	movwcs	fp, #4020	; 0xfb4
   3d3ac:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   3d3b0:			; <UNDEFINED> instruction: 0x460444f8
   3d3b4:	ldrtmi	fp, [r8], -r3, ror #7
   3d3b8:	stccs	3, cr11, [r0], {87}	; 0x57
   3d3bc:	blle	a8eca8 <_ZdlPv@@Base+0xa4b4b8>
   3d3c0:	andmi	pc, r0, pc, rrx
   3d3c4:	svc	0x0074f7d4
   3d3c8:	ble	acde50 <_ZdlPv@@Base+0xa8a660>
   3d3cc:	bmi	fe478bf0 <_ZdlPv@@Base+0xfe435400>
   3d3d0:	blmi	a38a54 <_ZdlPv@@Base+0x9f5264>
   3d3d4:	blvs	ffa38ebc <_ZdlPv@@Base+0xff9f56cc>
   3d3d8:	bvc	fe478bfc <_ZdlPv@@Base+0xfe43540c>
   3d3dc:	blvc	ffa38ec4 <_ZdlPv@@Base+0xff9f56d4>
   3d3e0:	blvs	238c80 <_ZdlPv@@Base+0x1f5490>
   3d3e4:	bvs	fe478c08 <_ZdlPv@@Base+0xfe435418>
   3d3e8:	blpl	ffa38ed0 <_ZdlPv@@Base+0xff9f56e0>
   3d3ec:	blvc	1b8e0c <_ZdlPv@@Base+0x17561c>
   3d3f0:	blvc	ff178ec8 <_ZdlPv@@Base+0xff1356d8>
   3d3f4:	blx	478fc0 <_ZdlPv@@Base+0x4357d0>
   3d3f8:	ldc	12, cr13, [pc, #132]	; 3d484 <__printf_chk@plt+0x2b054>
   3d3fc:	vmov.32	r6, d4[1]
   3d400:	vsqrt.f64	d23, d6
   3d404:	strtle	pc, [r6], #-2576	; 0xfffff5f0
   3d408:	blvc	ff239004 <_ZdlPv@@Base+0xff1f5814>
   3d40c:	beq	fe478c70 <_ZdlPv@@Base+0xfe435480>
   3d410:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3d414:	andmi	pc, r0, pc, asr #32
   3d418:			; <UNDEFINED> instruction: 0xf7d44265
   3d41c:	addmi	lr, r5, #62, 30	; 0xf8
   3d420:	blx	17377a <_ZdlPv@@Base+0x12ff8a>
   3d424:	ldrtmi	pc, [r1], -r7	; <UNPREDICTABLE>
   3d428:	svc	0x0042f7d4
   3d42c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3d430:	vmul.i8	d20, d0, d4
   3d434:	ldrbtmi	r2, [r9], #-141	; 0xffffff73
   3d438:			; <UNDEFINED> instruction: 0xffeaf001
   3d43c:	blmi	4f7330 <_ZdlPv@@Base+0x4b3b40>
   3d440:			; <UNDEFINED> instruction: 0xf8584812
   3d444:	ldrbtmi	r3, [r8], #-3
   3d448:			; <UNDEFINED> instruction: 0x4619461a
   3d44c:	stc2	7, cr15, [r8], #928	; 0x3a0
   3d450:	andmi	pc, r0, pc, rrx
   3d454:	blmi	3773cc <_ZdlPv@@Base+0x333bdc>
   3d458:			; <UNDEFINED> instruction: 0xf858480d
   3d45c:	ldrbtmi	r3, [r8], #-3
   3d460:			; <UNDEFINED> instruction: 0x4619461a
   3d464:	ldc2	7, cr15, [ip], {232}	; 0xe8
   3d468:	andmi	pc, r0, pc, asr #32
   3d46c:	svclt	0x0000e7d0
   3d470:			; <UNDEFINED> instruction: 0xffc00000
   3d474:	ldrshmi	pc, [pc, #255]	; 3d57b <__printf_chk@plt+0x2b14b>	; <UNPREDICTABLE>
   3d478:	andeq	r0, r0, r0
   3d47c:	mvngt	r0, r0
   3d480:	andeq	r0, r3, r0, lsr r9
   3d484:	strdeq	ip, [r0], -r6
   3d488:	andeq	r0, r0, r8, asr #4
   3d48c:	andeq	sp, r0, r6
   3d490:	andeq	ip, r0, lr, ror #31
   3d494:	svcmi	0x00f0e92d
   3d498:			; <UNDEFINED> instruction: 0xf8dfb08d
   3d49c:	strmi	r5, [r6], -r8, lsl #17
   3d4a0:	stmmi	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3d4a4:	ldrbtmi	r4, [sp], #-1681	; 0xfffff96f
   3d4a8:	stmvc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   3d4ac:			; <UNDEFINED> instruction: 0xf04f469a
   3d4b0:	stmdbpl	ip!, {fp}
   3d4b4:			; <UNDEFINED> instruction: 0xf8df447f
   3d4b8:	stmdavs	r4!, {r3, r4, r5, r6, fp, ip, lr}
   3d4bc:			; <UNDEFINED> instruction: 0xf04f940b
   3d4c0:	strmi	r0, [ip], -r0, lsl #8
   3d4c4:	stmdbvs	r9!, {r0, r2, r3, r4, r5, r6, r8, fp, ip, lr}^
   3d4c8:	svceq	0x0000f1b9
   3d4cc:	ldmdbcs	r3, {r0, ip, lr, pc}
   3d4d0:	stmdbcs	r2, {r0, r4, r5, ip, lr, pc}
   3d4d4:	strtmi	sp, [r8], -r4, lsr #32
   3d4d8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3d4dc:	ldc2	7, cr15, [ip], {227}	; 0xe3
   3d4e0:	andls	sl, r2, #24576	; 0x6000
   3d4e4:	ldrmi	r4, [r0], -r1, lsl #12
   3d4e8:	ldc2	0, cr15, [r8, #8]!
   3d4ec:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3d4f0:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3d4f4:	bls	c5504 <_ZdlPv@@Base+0x81d14>
   3d4f8:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   3d4fc:			; <UNDEFINED> instruction: 0xf7e89300
   3d500:			; <UNDEFINED> instruction: 0xf8dffc27
   3d504:			; <UNDEFINED> instruction: 0xf8df2838
   3d508:	ldrbtmi	r3, [sl], #-2080	; 0xfffff7e0
   3d50c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3d510:	subsmi	r9, sl, fp, lsl #22
   3d514:	strhi	pc, [r3], #-64	; 0xffffffc0
   3d518:	andlt	r4, sp, r0, asr #12
   3d51c:	svchi	0x00f0e8bd
   3d520:	stmdacs	fp!, {r3, r5, r9, fp, ip, sp, lr}
   3d524:	stmdacs	sp!, {r0, r1, r2, ip, lr, pc}
   3d528:	strtmi	sp, [r8], -r9, lsl #2
   3d52c:	stmdaeq	r1, {r3, r7, ip, sp, lr, pc}
   3d530:	blx	ff2fb4dc <_ZdlPv@@Base+0xff2b7cec>
   3d534:	strtmi	lr, [r8], -r7, asr #15
   3d538:	blx	ff1fb4e4 <_ZdlPv@@Base+0xff1b7cf4>
   3d53c:			; <UNDEFINED> instruction: 0xf1a0e7c3
   3d540:	blcs	15fe1dc <_ZdlPv@@Base+0x15ba9ec>
   3d544:	andge	sp, r2, #13041664	; 0xc70000
   3d548:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   3d54c:			; <UNDEFINED> instruction: 0x4710441a
   3d550:	andeq	r0, r0, r9, asr #3
   3d554:	andeq	r0, r0, r9, asr #3
   3d558:			; <UNDEFINED> instruction: 0xffffff87
   3d55c:	muleq	r0, r3, r2
   3d560:			; <UNDEFINED> instruction: 0xffffff87
   3d564:	andeq	r0, r0, r9, asr #3
   3d568:			; <UNDEFINED> instruction: 0xffffff87
   3d56c:			; <UNDEFINED> instruction: 0xffffff87
   3d570:			; <UNDEFINED> instruction: 0xffffff87
   3d574:	andeq	r0, r0, sp, ror #3
   3d578:	andeq	r0, r0, r9, asr #3
   3d57c:	andeq	r0, r0, r1, ror #2
   3d580:	andeq	r0, r0, r1, ror #2
   3d584:	andeq	r0, r0, r1, ror #2
   3d588:	andeq	r0, r0, r1, ror #2
   3d58c:	andeq	r0, r0, r1, ror #2
   3d590:	andeq	r0, r0, r1, ror #2
   3d594:	andeq	r0, r0, r1, ror #2
   3d598:	andeq	r0, r0, r1, ror #2
   3d59c:	andeq	r0, r0, r1, ror #2
   3d5a0:	andeq	r0, r0, r1, ror #2
   3d5a4:	andeq	r0, r0, r9, asr #3
   3d5a8:			; <UNDEFINED> instruction: 0xffffff87
   3d5ac:	andeq	r0, r0, r9, asr #3
   3d5b0:	andeq	r0, r0, r9, asr #3
   3d5b4:	andeq	r0, r0, r9, asr #3
   3d5b8:			; <UNDEFINED> instruction: 0xffffff87
   3d5bc:			; <UNDEFINED> instruction: 0xffffff87
   3d5c0:			; <UNDEFINED> instruction: 0xffffff87
   3d5c4:			; <UNDEFINED> instruction: 0xffffff87
   3d5c8:			; <UNDEFINED> instruction: 0xffffff87
   3d5cc:			; <UNDEFINED> instruction: 0xffffff87
   3d5d0:			; <UNDEFINED> instruction: 0xffffff87
   3d5d4:			; <UNDEFINED> instruction: 0xffffff87
   3d5d8:			; <UNDEFINED> instruction: 0xffffff87
   3d5dc:			; <UNDEFINED> instruction: 0xffffff87
   3d5e0:			; <UNDEFINED> instruction: 0xffffff87
   3d5e4:			; <UNDEFINED> instruction: 0xffffff87
   3d5e8:			; <UNDEFINED> instruction: 0xffffff87
   3d5ec:			; <UNDEFINED> instruction: 0xffffff87
   3d5f0:			; <UNDEFINED> instruction: 0xffffff87
   3d5f4:			; <UNDEFINED> instruction: 0xffffff87
   3d5f8:			; <UNDEFINED> instruction: 0xffffff87
   3d5fc:			; <UNDEFINED> instruction: 0xffffff87
   3d600:			; <UNDEFINED> instruction: 0xffffff87
   3d604:			; <UNDEFINED> instruction: 0xffffff87
   3d608:			; <UNDEFINED> instruction: 0xffffff87
   3d60c:			; <UNDEFINED> instruction: 0xffffff87
   3d610:			; <UNDEFINED> instruction: 0xffffff87
   3d614:			; <UNDEFINED> instruction: 0xffffff87
   3d618:			; <UNDEFINED> instruction: 0xffffff87
   3d61c:			; <UNDEFINED> instruction: 0xffffff87
   3d620:			; <UNDEFINED> instruction: 0xffffff87
   3d624:			; <UNDEFINED> instruction: 0xffffff87
   3d628:			; <UNDEFINED> instruction: 0xffffff87
   3d62c:			; <UNDEFINED> instruction: 0xffffff87
   3d630:			; <UNDEFINED> instruction: 0xffffff87
   3d634:			; <UNDEFINED> instruction: 0xffffff87
   3d638:			; <UNDEFINED> instruction: 0xffffff87
   3d63c:			; <UNDEFINED> instruction: 0xffffff87
   3d640:			; <UNDEFINED> instruction: 0xffffff87
   3d644:			; <UNDEFINED> instruction: 0xffffff87
   3d648:			; <UNDEFINED> instruction: 0xffffff87
   3d64c:			; <UNDEFINED> instruction: 0xffffff87
   3d650:			; <UNDEFINED> instruction: 0xffffff87
   3d654:			; <UNDEFINED> instruction: 0xffffff87
   3d658:			; <UNDEFINED> instruction: 0xffffff87
   3d65c:			; <UNDEFINED> instruction: 0xffffff87
   3d660:			; <UNDEFINED> instruction: 0xffffff87
   3d664:			; <UNDEFINED> instruction: 0xffffff87
   3d668:			; <UNDEFINED> instruction: 0xffffff87
   3d66c:			; <UNDEFINED> instruction: 0xffffff87
   3d670:			; <UNDEFINED> instruction: 0xffffff87
   3d674:			; <UNDEFINED> instruction: 0xffffff87
   3d678:			; <UNDEFINED> instruction: 0xffffff87
   3d67c:			; <UNDEFINED> instruction: 0xffffff87
   3d680:			; <UNDEFINED> instruction: 0xffffff87
   3d684:			; <UNDEFINED> instruction: 0xffffff87
   3d688:			; <UNDEFINED> instruction: 0xffffff87
   3d68c:			; <UNDEFINED> instruction: 0xffffff87
   3d690:			; <UNDEFINED> instruction: 0xffffff87
   3d694:			; <UNDEFINED> instruction: 0xffffff87
   3d698:			; <UNDEFINED> instruction: 0xffffff87
   3d69c:			; <UNDEFINED> instruction: 0xffffff87
   3d6a0:			; <UNDEFINED> instruction: 0xffffff87
   3d6a4:			; <UNDEFINED> instruction: 0xffffff87
   3d6a8:			; <UNDEFINED> instruction: 0xffffff87
   3d6ac:	andeq	r0, r0, r9, lsl #6
   3d6b0:	stmibmi	ip, {r2, r3, r6, r9, sl, ip, sp, lr, pc}^
   3d6b4:	stmibmi	ip, {r6, r7, r9, sl, ip, sp, lr, pc}^
   3d6b8:	strmi	r2, [r4], r0, lsl #4
   3d6bc:			; <UNDEFINED> instruction: 0xf1cc230a
   3d6c0:	blx	10daca <_ZdlPv@@Base+0xca2da>
   3d6c4:	msrcc	SP_hyp, r2
   3d6c8:	ldfeqd	f7, [r0], #-688	; 0xfffffd50
   3d6cc:	vhsub.u8	d4, d16, d11
   3d6d0:	strbtmi	r8, [r3], #-664	; 0xfffffd68
   3d6d4:	eorsvs	r4, r3, r8, lsr #12
   3d6d8:			; <UNDEFINED> instruction: 0xf9f6f7e9
   3d6dc:			; <UNDEFINED> instruction: 0xf8df6969
   3d6e0:	stmdbcs	r2, {r5, r6, r9, sl}
   3d6e4:	ldmdapl	r8!, {r0, r1, r3, r5, r9, fp, ip, sp, lr}
   3d6e8:			; <UNDEFINED> instruction: 0xf04fbf13
   3d6ec:	ldrmi	r0, [sl], -r0, lsl #24
   3d6f0:			; <UNDEFINED> instruction: 0x4662469c
   3d6f4:			; <UNDEFINED> instruction: 0xb3225c82
   3d6f8:	strbmi	r6, [sl, #-2098]	; 0xfffff7ce
   3d6fc:			; <UNDEFINED> instruction: 0xf8dfddde
   3d700:			; <UNDEFINED> instruction: 0xf04f3634
   3d704:			; <UNDEFINED> instruction: 0xf8df0800
   3d708:	ldmpl	fp!, {r2, r3, r4, r5, r9, sl}^
   3d70c:			; <UNDEFINED> instruction: 0x461a4478
   3d710:			; <UNDEFINED> instruction: 0xf7e84619
   3d714:	ldrbt	pc, [r4], r5, asr #22	; <UNPREDICTABLE>
   3d718:			; <UNDEFINED> instruction: 0x3618f8df
   3d71c:			; <UNDEFINED> instruction: 0xf88afaba
   3d720:			; <UNDEFINED> instruction: 0x1624f8df
   3d724:	b	140592c <_ZdlPv@@Base+0x13c213c>
   3d728:	ldmpl	fp!, {r3, r4, r6, fp, ip}^
   3d72c:			; <UNDEFINED> instruction: 0x461a4479
   3d730:			; <UNDEFINED> instruction: 0xf7e89300
   3d734:	movwcs	pc, #2829	; 0xb0d	; <UNPREDICTABLE>
   3d738:			; <UNDEFINED> instruction: 0xe6e26033
   3d73c:	eorsvs	r2, r3, r0, lsl #6
   3d740:			; <UNDEFINED> instruction: 0xf1a17a2b
   3d744:	blcs	bbdf54 <_ZdlPv@@Base+0xb7a764>
   3d748:	stmdbcs	r2, {r3, r8, r9, sl, fp, ip, sp, pc}
   3d74c:			; <UNDEFINED> instruction: 0xf282fab2
   3d750:			; <UNDEFINED> instruction: 0xf04fbf18
   3d754:	b	13ffb60 <_ZdlPv@@Base+0x13bc370>
   3d758:			; <UNDEFINED> instruction: 0xf0001252
   3d75c:	blcs	5e158 <_ZdlPv@@Base+0x1a968>
   3d760:	andcs	fp, r0, #8, 30
   3d764:			; <UNDEFINED> instruction: 0xf0402a00
   3d768:	sfmcs	f0, 1, [r0], {37}	; 0x25
   3d76c:	adcshi	pc, sl, #0
   3d770:	beq	798b4 <_ZdlPv@@Base+0x360c4>
   3d774:	stccs	12, cr3, [sp], #-308	; 0xfffffecc
   3d778:	bicshi	pc, r3, r0, lsl #4
   3d77c:			; <UNDEFINED> instruction: 0xf2002c2d
   3d780:	ldm	pc, {r4, r6, r7, r8, pc}^	; <UNPREDICTABLE>
   3d784:			; <UNDEFINED> instruction: 0x01a5f014
   3d788:	biceq	r0, lr, lr, asr #3
   3d78c:	biceq	r0, lr, r1, lsr #3
   3d790:	biceq	r0, lr, lr, asr #3
   3d794:	biceq	r0, lr, lr, asr #3
   3d798:	biceq	r0, lr, lr, asr #3
   3d79c:	biceq	r0, lr, lr, asr #3
   3d7a0:	biceq	r0, lr, lr, asr #3
   3d7a4:	biceq	r0, lr, lr, asr #3
   3d7a8:	biceq	r0, lr, lr, asr #3
   3d7ac:	biceq	r0, lr, lr, asr #3
   3d7b0:	orreq	r0, pc, lr, asr #3
   3d7b4:	biceq	r0, lr, lr, asr #3
   3d7b8:	biceq	r0, lr, sl, ror #2
   3d7bc:	cmpeq	sp, lr, asr #3
   3d7c0:	biceq	r0, lr, lr, asr #3
   3d7c4:	cmneq	r6, lr, asr #3
   3d7c8:	biceq	r0, lr, r4, lsr r1
   3d7cc:	biceq	r0, lr, r5, lsr #2
   3d7d0:	sbcseq	r0, r5, lr, asr #3
   3d7d4:	bicseq	r0, r9, lr, asr #3
   3d7d8:	strheq	r0, [lr, #14]
   3d7dc:	biceq	r0, lr, lr, asr #3
   3d7e0:	strtmi	r0, [r8], -lr, lsr #1
   3d7e4:			; <UNDEFINED> instruction: 0xf970f7e9
   3d7e8:	blcs	d7d9c <_ZdlPv@@Base+0x945ac>
   3d7ec:			; <UNDEFINED> instruction: 0x81b2f000
   3d7f0:	ldrbmi	r4, [r3], -r1, lsr #12
   3d7f4:	ldrtmi	r2, [r0], -r1, lsl #4
   3d7f8:	blx	ff679800 <_ZdlPv@@Base+0xff636010>
   3d7fc:	subsle	r2, fp, r0, lsl #16
   3d800:			; <UNDEFINED> instruction: 0xf7eb4628
   3d804:	stmdbvs	sl!, {r0, r1, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}^
   3d808:	blcs	a9c0bc <_ZdlPv@@Base+0xa588cc>
   3d80c:	bcs	ed434 <_ZdlPv@@Base+0xa9c44>
   3d810:			; <UNDEFINED> instruction: 0xf1bad073
   3d814:	cmple	pc, r0, lsl #30
   3d818:			; <UNDEFINED> instruction: 0xf7e34628
   3d81c:	bge	1fc218 <_ZdlPv@@Base+0x1b8a28>
   3d820:	strmi	r9, [r1], -r2, lsl #4
   3d824:			; <UNDEFINED> instruction: 0xf0024610
   3d828:			; <UNDEFINED> instruction: 0xf8dffc19
   3d82c:			; <UNDEFINED> instruction: 0xf8df3508
   3d830:	addcs	r1, r0, ip, lsl r5
   3d834:	ldmpl	fp!, {r1, r9, fp, ip, pc}^
   3d838:	movwls	r4, #1145	; 0x479
   3d83c:	blx	fe27b7e4 <_ZdlPv@@Base+0xfe237ff4>
   3d840:	svceq	0x0000f1b8
   3d844:	bicshi	pc, sl, r0
   3d848:			; <UNDEFINED> instruction: 0xf1b36833
   3d84c:			; <UNDEFINED> instruction: 0xf43f4f00
   3d850:	subsmi	sl, fp, #344	; 0x158
   3d854:			; <UNDEFINED> instruction: 0xe6546033
   3d858:			; <UNDEFINED> instruction: 0xf7e94628
   3d85c:			; <UNDEFINED> instruction: 0x4653f935
   3d860:	strtmi	r4, [r1], -sl, asr #12
   3d864:			; <UNDEFINED> instruction: 0xf7ff4630
   3d868:	msrlt	CPSR_f, #336	; 0x150
   3d86c:			; <UNDEFINED> instruction: 0xf0402c76
   3d870:			; <UNDEFINED> instruction: 0xf8df81ca
   3d874:			; <UNDEFINED> instruction: 0xf8df24dc
   3d878:	ldmpl	sl!, {r2, r3, r4, r6, r7, sl, ip, sp}
   3d87c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   3d880:	bvs	17178d4 <_ZdlPv@@Base+0x16d40e4>
   3d884:			; <UNDEFINED> instruction: 0xf003fb00
   3d888:	ldmdavs	r3!, {fp, sp}
   3d88c:	andmi	pc, r0, #0, 2
   3d890:			; <UNDEFINED> instruction: 0x81aaf2c0
   3d894:			; <UNDEFINED> instruction: 0xf73f429a
   3d898:	bne	6e9568 <_ZdlPv@@Base+0x6a5d78>
   3d89c:			; <UNDEFINED> instruction: 0xf1b86032
   3d8a0:			; <UNDEFINED> instruction: 0xf0000f00
   3d8a4:			; <UNDEFINED> instruction: 0xf1b281ab
   3d8a8:			; <UNDEFINED> instruction: 0xf43f4f00
   3d8ac:	bne	ff069554 <_ZdlPv@@Base+0xff025d64>
   3d8b0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3d8b4:			; <UNDEFINED> instruction: 0xe6246030
   3d8b8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3d8bc:	blcs	1db7148 <_ZdlPv@@Base+0x1d73958>
   3d8c0:	blcs	1eed528 <_ZdlPv@@Base+0x1ea9d38>
   3d8c4:	orrhi	pc, ip, r0
   3d8c8:	strbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3d8cc:			; <UNDEFINED> instruction: 0xf8df2020
   3d8d0:			; <UNDEFINED> instruction: 0xf04f1488
   3d8d4:	ldmpl	fp!, {r0, r9, fp}^
   3d8d8:			; <UNDEFINED> instruction: 0x461a4479
   3d8dc:			; <UNDEFINED> instruction: 0xf7e89300
   3d8e0:			; <UNDEFINED> instruction: 0xf8dffa37
   3d8e4:			; <UNDEFINED> instruction: 0x464a3478
   3d8e8:	ldrbtmi	r6, [fp], #-2096	; 0xfffff7d0
   3d8ec:			; <UNDEFINED> instruction: 0xf7ff6859
   3d8f0:	eorsvs	pc, r0, r1, asr sp	; <UNPREDICTABLE>
   3d8f4:	svceq	0x0000f1ba
   3d8f8:	strtmi	sp, [r8], -r2, lsr #1
   3d8fc:			; <UNDEFINED> instruction: 0xf8e4f7e9
   3d900:			; <UNDEFINED> instruction: 0xf8dfe79e
   3d904:	ldmdavs	r4!, {r2, r3, r4, r6, sl, ip, sp}
   3d908:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   3d90c:			; <UNDEFINED> instruction: 0xf938f7d9
   3d910:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3d914:	ldrbtmi	r4, [fp], #-1610	; 0xfffff9b6
   3d918:			; <UNDEFINED> instruction: 0x4601681b
   3d91c:	blx	10f1a6 <_ZdlPv@@Base+0xcb9b6>
   3d920:			; <UNDEFINED> instruction: 0xf7fff101
   3d924:	eorsvs	pc, r0, r7, lsr sp	; <UNPREDICTABLE>
   3d928:	svceq	0x0000f1ba
   3d92c:	strb	sp, [r4, r8, lsl #1]!
   3d930:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   3d934:			; <UNDEFINED> instruction: 0xf06f2348
   3d938:	ldmdavs	r4!, {lr}
   3d93c:	andls	r4, r2, #2046820352	; 0x7a000000
   3d940:	ldrdlt	pc, [r4], -r2
   3d944:			; <UNDEFINED> instruction: 0xf10bfb03
   3d948:	ldc	7, cr15, [r2], #848	; 0x350
   3d94c:	cfstr32le	mvfx4, [lr, #-516]!	; 0xfffffdfc
   3d950:	rsbvs	pc, r7, #1610612740	; 0x60000004
   3d954:	rsbvs	pc, r6, #1610612748	; 0x6000000c
   3d958:	bicmi	pc, sp, #76, 12	; 0x4c00000
   3d95c:	bicmi	pc, ip, #204, 12	; 0xcc00000
   3d960:	bls	cf1a8 <_ZdlPv@@Base+0x8b9b8>
   3d964:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
   3d968:	movtcs	r8, #34564	; 0x8704
   3d96c:	stmib	sp, {r0, r1, r2, r3, r6, r9, sl, lr}^
   3d970:	strtmi	r3, [r9], r2, lsl #20
   3d974:	strmi	r4, [r3], sl, lsl #13
   3d978:	blx	fe30f1d6 <_ZdlPv@@Base+0xfe2cb9e6>
   3d97c:	strbne	r3, [r4, r4, lsl #4]!
   3d980:	movwne	pc, #31658	; 0x7baa	; <UNPREDICTABLE>
   3d984:	andmi	pc, r0, pc, rrx
   3d988:	strteq	lr, [r2], #3012	; 0xbc4
   3d98c:			; <UNDEFINED> instruction: 0xf8d56034
   3d990:	ldmeq	pc, {r2, pc}^	; <UNPREDICTABLE>
   3d994:	blx	1245a6 <_ZdlPv@@Base+0xe0db6>
   3d998:	pld	[r4, r8, lsl #2]
   3d99c:	adcsmi	lr, r8, #35328	; 0x8a00
   3d9a0:	strbmi	sp, [r3], fp, ror #23
   3d9a4:	ldmib	sp, {r0, r2, r3, r6, r9, sl, lr}^
   3d9a8:	ldrtmi	sl, [r9], r3, lsl #16
   3d9ac:	blx	3255ca <_ZdlPv@@Base+0x2e1dda>
   3d9b0:	stmibmi	lr!, {r0, r3, r8, r9, ip, sp, lr, pc}^
   3d9b4:	strtmi	r2, [r0], -r8, asr #4
   3d9b8:	stmdavs	r9, {r0, r3, r4, r5, r6, sl, lr}
   3d9bc:	vqdmulh.s<illegal width 8>	d15, d3, d2
   3d9c0:	stc2l	7, cr15, [r8], #1020	; 0x3fc
   3d9c4:			; <UNDEFINED> instruction: 0xf1ba6030
   3d9c8:			; <UNDEFINED> instruction: 0xf43f0f00
   3d9cc:			; <UNDEFINED> instruction: 0xe794af39
   3d9d0:	subcs	r4, r8, #236544	; 0x39c00
   3d9d4:	blx	cebca <_ZdlPv@@Base+0x8b3da>
   3d9d8:	ldmdavs	r0!, {r0, r3, r9, ip, sp, lr, pc}
   3d9dc:			; <UNDEFINED> instruction: 0xf7ff6819
   3d9e0:	ldrsbtvs	pc, [r0], -r9	; <UNPREDICTABLE>
   3d9e4:	svceq	0x0000f1ba
   3d9e8:	svcge	0x002af43f
   3d9ec:	blmi	ff777808 <_ZdlPv@@Base+0xff734018>
   3d9f0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   3d9f4:			; <UNDEFINED> instruction: 0xf7da3018
   3d9f8:	bmi	ff7fd58c <_ZdlPv@@Base+0xff7b9d9c>
   3d9fc:	ldmdavs	r4, {r1, r3, r4, r5, r6, sl, lr}^
   3da00:	bl	48a0c <_ZdlPv@@Base+0x521c>
   3da04:	b	141a94c <_ZdlPv@@Base+0x13d715c>
   3da08:	andle	r0, fp, r3, ror #6
   3da0c:	sbcsvc	lr, r4, #4, 22	; 0x1000
   3da10:	b	1409a1c <_ZdlPv@@Base+0x13c622c>
   3da14:	blle	fbe3a4 <_ZdlPv@@Base+0xf7abb4>
   3da18:			; <UNDEFINED> instruction: 0x46214413
   3da1c:			; <UNDEFINED> instruction: 0xf7d41e58
   3da20:	strmi	lr, [r3], -r8, asr #24
   3da24:	tstlt	fp, r0, lsr r8
   3da28:			; <UNDEFINED> instruction: 0xf404fb03
   3da2c:	strtmi	r4, [r1], -sl, asr #12
   3da30:	ldc2	7, cr15, [r0], #1020	; 0x3fc
   3da34:			; <UNDEFINED> instruction: 0xf1ba6030
   3da38:			; <UNDEFINED> instruction: 0xf43f0f00
   3da3c:	ldrb	sl, [ip, -r1, lsl #30]
   3da40:	strbmi	r4, [sl], -sp, asr #23
   3da44:	ldrbtmi	r6, [fp], #-2096	; 0xfffff7d0
   3da48:			; <UNDEFINED> instruction: 0xf7ff6819
   3da4c:	eorsvs	pc, r0, r3, lsr #25
   3da50:	svceq	0x0000f1ba
   3da54:	mrcge	4, 7, APSR_nzcv, cr4, cr15, {1}
   3da58:	ldmdavs	r0!, {r0, r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
   3da5c:	vst1.16	{d20-d22}, [pc], sl
   3da60:			; <UNDEFINED> instruction: 0xf7ff3180
   3da64:	mlasvs	r0, r7, ip, pc	; <UNPREDICTABLE>
   3da68:	svceq	0x0000f1ba
   3da6c:	mcrge	4, 7, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
   3da70:	blmi	fef37784 <_ZdlPv@@Base+0xfeef3f94>
   3da74:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   3da78:			; <UNDEFINED> instruction: 0xf7da3018
   3da7c:	bmi	ff03d508 <_ZdlPv@@Base+0xfeff9d18>
   3da80:	ldmdavs	r4, {r1, r3, r4, r5, r6, sl, lr}^
   3da84:	strmi	r2, [r3], -r1, lsl #24
   3da88:	bl	171dc0 <_ZdlPv@@Base+0x12e5d0>
   3da8c:	stmdacs	r0, {r2, r4, r6, r7, r9, ip, sp, lr}
   3da90:	rsbeq	lr, r2, #323584	; 0x4f000
   3da94:	bne	ff53459c <_ZdlPv@@Base+0xff4f0dac>
   3da98:	cdpne	6, 5, cr4, cr8, cr1, {1}
   3da9c:	stc	7, cr15, [r8], {212}	; 0xd4
   3daa0:	ldr	r4, [pc, r3, asr #4]!
   3daa4:	strhcs	r4, [r4, #-182]!	; 0xffffff4a
   3daa8:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, r7, r9, sp}
   3daac:	blx	ceca2 <_ZdlPv@@Base+0x8b4b2>
   3dab0:	ldmdavs	fp, {r0, r3, r9, ip, sp, lr, pc}
   3dab4:			; <UNDEFINED> instruction: 0xf103fb01
   3dab8:	stc2l	7, cr15, [ip], #-1020	; 0xfffffc04
   3dabc:			; <UNDEFINED> instruction: 0xf1ba6030
   3dac0:			; <UNDEFINED> instruction: 0xf43f0f00
   3dac4:			; <UNDEFINED> instruction: 0xe718aebd
   3dac8:	andcs	r4, r6, #178176	; 0x2b800
   3dacc:			; <UNDEFINED> instruction: 0xe782447b
   3dad0:	ldmpl	fp!, {r0, r1, r5, r7, r8, r9, fp, lr}^
   3dad4:	andscc	r6, r8, r8, lsl r8
   3dad8:	mrc2	7, 3, pc, cr2, cr10, {6}
   3dadc:	ldrbtmi	r4, [sl], #-2730	; 0xfffff556
   3dae0:	stccs	8, cr6, [r1], {84}	; 0x54
   3dae4:	andle	r4, ip, r3, lsl #12
   3dae8:	sbcsvc	lr, r4, #4, 22	; 0x1000
   3daec:	b	1407af4 <_ZdlPv@@Base+0x13c4304>
   3daf0:	vmlal.s<illegal width 8>	q8, d0, d2[4]
   3daf4:	ldrmi	r8, [r3], #-258	; 0xfffffefe
   3daf8:	cdpne	6, 5, cr4, cr8, cr1, {1}
   3dafc:	bl	ff67ba54 <_ZdlPv@@Base+0xff638264>
   3db00:	ldmdavs	r0!, {r0, r1, r9, sl, lr}
   3db04:	blx	129f3a <_ZdlPv@@Base+0xe674a>
   3db08:	rsbcs	pc, r4, #4, 8	; 0x4000000
   3db0c:	vqdmulh.s<illegal width 8>	d15, d9, d2
   3db10:			; <UNDEFINED> instruction: 0xf7ff4621
   3db14:	eorsvs	pc, r0, pc, lsr ip	; <UNPREDICTABLE>
   3db18:	svceq	0x0000f1ba
   3db1c:	mrcge	4, 4, APSR_nzcv, cr0, cr15, {1}
   3db20:	ldmibmi	sl, {r0, r1, r3, r5, r6, r7, r9, sl, sp, lr, pc}
   3db24:	rsbscs	pc, sp, r0, asr #4
   3db28:			; <UNDEFINED> instruction: 0xf0014479
   3db2c:			; <UNDEFINED> instruction: 0xf1bafc71
   3db30:			; <UNDEFINED> instruction: 0xf43f0f00
   3db34:	strbt	sl, [r0], r5, lsl #29
   3db38:	svceq	0x0001f1b9
   3db3c:	mrcge	4, 6, APSR_nzcv, cr10, cr15, {1}
   3db40:			; <UNDEFINED> instruction: 0x46496830
   3db44:	bl	fed7ba9c <_ZdlPv@@Base+0xfed382ac>
   3db48:			; <UNDEFINED> instruction: 0xf1ba6030
   3db4c:			; <UNDEFINED> instruction: 0xf43f0f00
   3db50:			; <UNDEFINED> instruction: 0xe6d2ae77
   3db54:	mulls	r8, r5, r8
   3db58:	svceq	0x0029f1b9
   3db5c:			; <UNDEFINED> instruction: 0xf1b9d067
   3db60:			; <UNDEFINED> instruction: 0xf43f0f00
   3db64:	stmmi	sl, {r0, r2, r6, r9, sl, fp, sp, pc}
   3db68:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   3db6c:	mrrc	7, 13, pc, r4, cr4	; <UNPREDICTABLE>
   3db70:	stmdacs	r0, {r0, r1, r9, sl, lr}
   3db74:			; <UNDEFINED> instruction: 0x4628d052
   3db78:			; <UNDEFINED> instruction: 0xffa6f7e8
   3db7c:	bvc	b18134 <_ZdlPv@@Base+0xad4944>
   3db80:	blcs	f0f428 <_ZdlPv@@Base+0xecbc38>
   3db84:	stccs	15, cr11, [r2], {8}
   3db88:	strcs	fp, [r1], #-3852	; 0xfffff0f4
   3db8c:			; <UNDEFINED> instruction: 0xf0002400
   3db90:			; <UNDEFINED> instruction: 0xf7e380b0
   3db94:	stcge	8, cr15, [r6, #-772]	; 0xfffffcfc
   3db98:	strmi	r4, [r1], -r0, lsr #13
   3db9c:			; <UNDEFINED> instruction: 0xf0024628
   3dba0:	blmi	197c51c <_ZdlPv@@Base+0x1938d2c>
   3dba4:			; <UNDEFINED> instruction: 0x4629487b
   3dba8:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
   3dbac:			; <UNDEFINED> instruction: 0xf7e8461a
   3dbb0:	strt	pc, [r6], #2295	; 0x8f7
   3dbb4:			; <UNDEFINED> instruction: 0x46194878
   3dbb8:	movwls	r4, #9882	; 0x269a
   3dbbc:			; <UNDEFINED> instruction: 0xf7d44478
   3dbc0:	stmdacs	r0, {r2, r3, r5, sl, fp, sp, lr, pc}
   3dbc4:	cfldrdge	mvd15, [r1, #252]	; 0xfc
   3dbc8:	andle	r2, r9, r5, ror ip
   3dbcc:	blls	c8dbc <_ZdlPv@@Base+0x855cc>
   3dbd0:	mrcge	4, 3, APSR_nzcv, cr5, cr15, {1}
   3dbd4:	rsbsle	r2, r2, r0, lsl #24
   3dbd8:	svceq	0x007af1ba
   3dbdc:	addshi	pc, r4, r0
   3dbe0:			; <UNDEFINED> instruction: 0xf04f4654
   3dbe4:	strb	r0, [r5, #2561]	; 0xa01
   3dbe8:	addsmi	r3, sl, #4096	; 0x1000
   3dbec:	stcge	6, cr15, [r7, #1020]	; 0x3fc
   3dbf0:	eorsvs	r1, r2, sl, lsl sl
   3dbf4:	svceq	0x0000f1b8
   3dbf8:	mrcge	4, 2, APSR_nzcv, cr9, cr15, {3}
   3dbfc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3dc00:	eorsvs	lr, r3, pc, ror r4
   3dc04:	blmi	15f71f8 <_ZdlPv@@Base+0x15b3a08>
   3dc08:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   3dc0c:			; <UNDEFINED> instruction: 0xff1af7da
   3dc10:	ldrbtmi	r4, [fp], #-2914	; 0xfffff49e
   3dc14:	blx	117d8a <_ZdlPv@@Base+0xd459a>
   3dc18:	ldrt	pc, [r5], -r0	; <UNPREDICTABLE>
   3dc1c:	svceq	0x003bf1b9
   3dc20:	cfstrdge	mvd15, [r6, #508]!	; 0x1fc
   3dc24:	ldrmi	r4, [ip], -r8, lsr #12
   3dc28:			; <UNDEFINED> instruction: 0xff4ef7e8
   3dc2c:			; <UNDEFINED> instruction: 0xf1bae5e0
   3dc30:			; <UNDEFINED> instruction: 0xf47f0f00
   3dc34:	blmi	1029540 <_ZdlPv@@Base+0xfe5d50>
   3dc38:	ldmdbmi	r9, {r7, sp}^
   3dc3c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3dc40:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   3dc44:	movwls	r4, #1562	; 0x61a
   3dc48:			; <UNDEFINED> instruction: 0xf882f7e8
   3dc4c:			; <UNDEFINED> instruction: 0xf7e84628
   3dc50:			; <UNDEFINED> instruction: 0xf8c6ff3b
   3dc54:	ldrb	sl, [r4], #-0
   3dc58:	vmax.s8	d20, d14, d24
   3dc5c:			; <UNDEFINED> instruction: 0xf7e86b9a
   3dc60:	blmi	e3d934 <_ZdlPv@@Base+0xdfa144>
   3dc64:	sbcmi	pc, ip, #76, 12	; 0x4c00000
   3dc68:	sbcmi	pc, ip, #192, 12	; 0xc000000
   3dc6c:	bleq	37a774 <_ZdlPv@@Base+0x336f84>
   3dc70:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3dc74:	andge	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   3dc78:	ldrmi	r9, [r4], -r2, lsl #8
   3dc7c:	ldrbmi	lr, [r9, #14]
   3dc80:	ldmdavs	r3!, {r0, r3, sl, fp, ip, lr, pc}
   3dc84:	ble	1ce718 <_ZdlPv@@Base+0x18af28>
   3dc88:	andcs	r3, sl, #48, 18	; 0xc0000
   3dc8c:			; <UNDEFINED> instruction: 0xf909fb02
   3dc90:	tstne	r3, r2, lsl #22	; <UNPREDICTABLE>
   3dc94:			; <UNDEFINED> instruction: 0x46286031
   3dc98:			; <UNDEFINED> instruction: 0xff16f7e8
   3dc9c:	bvc	b1824c <_ZdlPv@@Base+0xad4a5c>
   3dca0:	svclt	0x000c2a02
   3dca4:	tstcs	r0, r9, lsl r6
   3dca8:	andeq	pc, r1, sl, lsl r8	; <UNPREDICTABLE>
   3dcac:	mvnle	r2, r0, lsl #16
   3dcb0:	andeq	pc, r2, #-2147483608	; 0x80000028
   3dcb4:	blx	fece4cc4 <_ZdlPv@@Base+0xfeca14d4>
   3dcb8:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   3dcbc:	blmi	7b7200 <_ZdlPv@@Base+0x773a10>
   3dcc0:	ldmdbmi	r8!, {r5, sp}
   3dcc4:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   3dcc8:	movwls	r4, #1562	; 0x61a
   3dccc:			; <UNDEFINED> instruction: 0xf840f7e8
   3dcd0:	svceq	0x0001f1b9
   3dcd4:	mrcge	4, 0, APSR_nzcv, cr1, cr15, {1}
   3dcd8:			; <UNDEFINED> instruction: 0x46496830
   3dcdc:	b	ffa7bc34 <_ZdlPv@@Base+0xffa38444>
   3dce0:			; <UNDEFINED> instruction: 0xe60a6030
   3dce4:	svceq	0x0001f1b9
   3dce8:	ssatmi	fp, #3, r8, lsl #30
   3dcec:	svcge	0x0028f47f
   3dcf0:	strbmi	lr, [ip], -r6, lsr #11
   3dcf4:	cdp2	7, 14, cr15, cr8, cr8, {7}
   3dcf8:	bne	5372e8 <_ZdlPv@@Base+0x4f3af8>
   3dcfc:	cdpne	6, 5, cr4, cr8, cr1, {1}
   3dd00:	b	ff5fbc58 <_ZdlPv@@Base+0xff5b8468>
   3dd04:	ldrbt	r4, [ip], r3, asr #4
   3dd08:	eorcs	r4, r0, sl, lsl #22
   3dd0c:	strtmi	r4, [r2], r6, lsr #18
   3dd10:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   3dd14:	movwls	r4, #1562	; 0x61a
   3dd18:			; <UNDEFINED> instruction: 0xf81af7e8
   3dd1c:			; <UNDEFINED> instruction: 0xf7d4e760
   3dd20:	svclt	0x0000ea5c
   3dd24:	andeq	r0, r3, sl, lsr r8
   3dd28:	andeq	r0, r0, ip, ror r1
   3dd2c:	andeq	r0, r3, ip, lsr #16
   3dd30:	andeq	r0, r0, r0, lsr #5
   3dd34:	andeq	r0, r0, r8, asr #4
   3dd38:	andeq	ip, r0, r2, ror #31
   3dd3c:	ldrdeq	r0, [r3], -r6
   3dd40:	andeq	r0, r0, r4, asr r2
   3dd44:	andeq	ip, r0, r0, asr #26
   3dd48:	muleq	r0, ip, sp
   3dd4c:	andeq	ip, r0, r8, ror ip
   3dd50:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   3dd54:	andeq	r0, r3, r0, ror #15
   3dd58:	andeq	ip, r0, ip, lsr #24
   3dd5c:	muleq	r3, sl, r0
   3dd60:	andeq	r0, r0, ip, ror #4
   3dd64:	andeq	r0, r3, r6, asr #14
   3dd68:	andeq	r9, r3, r8, asr #32
   3dd6c:	andeq	r8, r3, ip, asr #31
   3dd70:			; <UNDEFINED> instruction: 0x00038fb0
   3dd74:	andeq	r0, r3, r0, ror #12
   3dd78:	andeq	r8, r3, lr, lsr pc
   3dd7c:	ldrdeq	r0, [r3], -ip
   3dd80:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   3dd84:			; <UNDEFINED> instruction: 0x00038eb8
   3dd88:	andeq	r0, r3, lr, ror r5
   3dd8c:	andeq	ip, r0, r4, lsl #18
   3dd90:	andeq	ip, r0, sl, lsl #18
   3dd94:	ldrdeq	ip, [r0], -sl
   3dd98:			; <UNDEFINED> instruction: 0x0000c8b8
   3dd9c:	andeq	r0, r3, sl, asr #8
   3dda0:	andeq	ip, r0, lr, lsl r8
   3dda4:	andeq	ip, r0, sl, ror r8
   3dda8:	andeq	ip, r0, sl, lsr #16
   3ddac:	svcmi	0x00f0e92d
   3ddb0:			; <UNDEFINED> instruction: 0xf8dfb087
   3ddb4:	pkhbtmi	r5, r0, ip, lsl #8
   3ddb8:	ldrmi	pc, [r8], #-2271	; 0xfffff721
   3ddbc:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
   3ddc0:			; <UNDEFINED> instruction: 0xf8df4699
   3ddc4:	stmdbpl	ip!, {r2, r4, sl, sp, pc}
   3ddc8:	stmdavs	r4!, {r1, r3, r4, r5, r6, r7, sl, lr}
   3ddcc:			; <UNDEFINED> instruction: 0xf04f9405
   3ddd0:	tstls	r0, r0, lsl #8
   3ddd4:	blx	17fbdda <_ZdlPv@@Base+0x17b85ea>
   3ddd8:	cmnlt	r0, r4, lsl #12
   3dddc:			; <UNDEFINED> instruction: 0xf10d4bff
   3dde0:	bmi	a28 <sqrt@plt-0x11610>
   3dde4:	andls	r4, r1, #2046820352	; 0x7a000000
   3dde8:	andvc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   3ddec:	cmple	sp, r0, lsl #28
   3ddf0:	blcs	d83e4 <_ZdlPv@@Base+0x94bf4>
   3ddf4:	bmi	fff31e2c <_ZdlPv@@Base+0xffeee63c>
   3ddf8:	ldrbtmi	r4, [sl], #-3062	; 0xfffff40a
   3ddfc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3de00:	subsmi	r9, sl, r5, lsl #22
   3de04:	bicshi	pc, r7, r0, asr #32
   3de08:	andlt	r4, r7, r0, lsr #12
   3de0c:	svchi	0x00f0e8bd
   3de10:	vstmdbcc	r5!, {s14-s74}
   3de14:	stmiale	lr!, {r0, r3, r4, r8, sl, fp, sp}^
   3de18:			; <UNDEFINED> instruction: 0xf853a302
   3de1c:	ldrmi	r2, [r3], #-37	; 0xffffffdb
   3de20:	svclt	0x00004718
   3de24:	andeq	r0, r0, r1, ror r0
   3de28:	andeq	r0, r0, r1, ror r0
   3de2c:			; <UNDEFINED> instruction: 0xffffffd3
   3de30:			; <UNDEFINED> instruction: 0xffffffd3
   3de34:			; <UNDEFINED> instruction: 0xffffffd3
   3de38:	andeq	r0, r0, r1, ror r0
   3de3c:	andeq	r0, r0, r1, ror r0
   3de40:			; <UNDEFINED> instruction: 0xffffffd3
   3de44:	andeq	r0, r0, r1, ror r0
   3de48:			; <UNDEFINED> instruction: 0xffffffd3
   3de4c:	andeq	r0, r0, r1, ror r0
   3de50:			; <UNDEFINED> instruction: 0xffffffd3
   3de54:			; <UNDEFINED> instruction: 0xffffffd3
   3de58:			; <UNDEFINED> instruction: 0xffffffd3
   3de5c:			; <UNDEFINED> instruction: 0xffffffd3
   3de60:			; <UNDEFINED> instruction: 0xffffffd3
   3de64:			; <UNDEFINED> instruction: 0xffffffd3
   3de68:			; <UNDEFINED> instruction: 0xffffffd3
   3de6c:			; <UNDEFINED> instruction: 0xffffffd3
   3de70:			; <UNDEFINED> instruction: 0xffffffd3
   3de74:			; <UNDEFINED> instruction: 0xffffffd3
   3de78:	andeq	r0, r0, r1, ror r0
   3de7c:			; <UNDEFINED> instruction: 0xffffffd3
   3de80:	strdeq	r0, [r0], -sp
   3de84:	andeq	r0, r0, r9, asr #1
   3de88:	andeq	r0, r0, r5, lsr #1
   3de8c:			; <UNDEFINED> instruction: 0xf7eb4638
   3de90:	sbfx	pc, r9, #21, #14
   3de94:			; <UNDEFINED> instruction: 0xf7e84638
   3de98:	stmdbls	r0, {r0, r1, r2, r4, r9, sl, fp, ip, sp, lr, pc}
   3de9c:	ldrtmi	r4, [r2], -fp, asr #12
   3dea0:			; <UNDEFINED> instruction: 0xf7ff4658
   3dea4:	ldrshlt	pc, [r8, #167]!	; 0xa7	; <UNPREDICTABLE>
   3dea8:	vmla.f32	d2, d0, d5
   3deac:	ldm	pc, {r2, r3, r7, pc}^	; <UNPREDICTABLE>
   3deb0:	adcsls	pc, r3, r5
   3deb4:	vstmials	sl, {s16-s153}
   3deb8:	bhi	1960890 <_ZdlPv@@Base+0x191d0a0>
   3debc:	bhi	fe2e0828 <_ZdlPv@@Base+0xfe29d038>
   3dec0:	bhi	fe2e08f0 <_ZdlPv@@Base+0xfe29d100>
   3dec4:	addpl	r8, sl, sl, lsl #21
   3dec8:			; <UNDEFINED> instruction: 0xf7e84638
   3decc:	ldmdbvs	fp!, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   3ded0:			; <UNDEFINED> instruction: 0xf0002b02
   3ded4:	stmdbls	r0, {r2, r3, r5, r7, pc}
   3ded8:	ldrtmi	r4, [r2], -fp, asr #12
   3dedc:			; <UNDEFINED> instruction: 0xf7ff4658
   3dee0:	stmdacs	r0, {r0, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   3dee4:	sbcshi	pc, r5, r0, asr #32
   3dee8:	str	r2, [r4, r0, lsl #8]
   3deec:			; <UNDEFINED> instruction: 0xf7e84638
   3def0:	ldmdbvs	sl!, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   3def4:	bcs	dc7e8 <_ZdlPv@@Base+0x98ff8>
   3def8:	blcs	fadb20 <_ZdlPv@@Base+0xf6a330>
   3defc:	teqhi	fp, r0	; <UNPREDICTABLE>
   3df00:	strbmi	r9, [fp], -r0, lsl #18
   3df04:			; <UNDEFINED> instruction: 0x46584632
   3df08:	blx	ff17bf0c <_ZdlPv@@Base+0xff13871c>
   3df0c:	rscle	r2, fp, r0, lsl #16
   3df10:	ldrdcc	pc, [r0], -r8
   3df14:	bne	fe72472c <_ZdlPv@@Base+0xfe6e0f3c>
   3df18:			; <UNDEFINED> instruction: 0xf383fab3
   3df1c:	ands	r0, lr, fp, asr r9
   3df20:			; <UNDEFINED> instruction: 0xf7e84638
   3df24:	ldmdbvs	fp!, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   3df28:			; <UNDEFINED> instruction: 0xf0002b02
   3df2c:	stmdbls	r0, {r0, r3, r4, r7, pc}
   3df30:	ldrtmi	r4, [r2], -fp, asr #12
   3df34:			; <UNDEFINED> instruction: 0xf7ff4658
   3df38:	stmdacs	r0, {r0, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
   3df3c:			; <UNDEFINED> instruction: 0xf8d8d0d4
   3df40:	bls	149f48 <_ZdlPv@@Base+0x106758>
   3df44:	svclt	0x00ac4293
   3df48:	movwcs	r2, #4864	; 0x1300
   3df4c:	andcc	pc, r0, r8, asr #17
   3df50:			; <UNDEFINED> instruction: 0xf8d8e74c
   3df54:	blcs	49f5c <_ZdlPv@@Base+0x676c>
   3df58:	movwcs	fp, #8136	; 0x1fc8
   3df5c:			; <UNDEFINED> instruction: 0xf8c8dd3f
   3df60:	strb	r3, [r3, -r0]
   3df64:	stmdbcs	r0, {r2, r8, fp, ip, pc}
   3df68:	tsthi	sl, r0	; <UNPREDICTABLE>
   3df6c:	ldrdeq	pc, [r0], -r8
   3df70:	ldmib	lr, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3df74:	andeq	pc, r0, r8, asr #17
   3df78:	bls	177c60 <_ZdlPv@@Base+0x134470>
   3df7c:	vmlsl.s8	q9, d0, d0
   3df80:			; <UNDEFINED> instruction: 0xf8d880a9
   3df84:	andle	r3, r4, r0
   3df88:	tstmi	r0, r2, lsl #2	; <UNPREDICTABLE>
   3df8c:	vsubl.s8	q10, d16, d11
   3df90:	bne	fe71e23c <_ZdlPv@@Base+0xfe6daa4c>
   3df94:	andcc	pc, r0, r8, asr #17
   3df98:	blls	177c40 <_ZdlPv@@Base+0x134450>
   3df9c:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   3dfa0:	svclt	0x000880ac
   3dfa4:	ldrdcs	pc, [r0], -r8
   3dfa8:			; <UNDEFINED> instruction: 0xf8d8d009
   3dfac:			; <UNDEFINED> instruction: 0xf64f2000
   3dfb0:			; <UNDEFINED> instruction: 0xf6c771ff
   3dfb4:	bne	ff29a7b8 <_ZdlPv@@Base+0xff256fc8>
   3dfb8:	vrshr.s64	d20, d1, #64
   3dfbc:	ldrmi	r8, [r3], #-165	; 0xffffff5b
   3dfc0:	andcc	pc, r0, r8, asr #17
   3dfc4:	stmdbls	r1, {r1, r4, r8, r9, sl, sp, lr, pc}
   3dfc8:	sbcvc	pc, r4, pc, asr #8
   3dfcc:	blx	879fd8 <_ZdlPv@@Base+0x8367e8>
   3dfd0:			; <UNDEFINED> instruction: 0xf8d8e70c
   3dfd4:	blcs	49fdc <_ZdlPv@@Base+0x67ec>
   3dfd8:	movwcs	fp, #4056	; 0xfd8
   3dfdc:	blls	1756e0 <_ZdlPv@@Base+0x131ef0>
   3dfe0:	svclt	0x00d42b00
   3dfe4:	movwcs	r2, #4864	; 0x1300
   3dfe8:	blls	177ed4 <_ZdlPv@@Base+0x1346e4>
   3dfec:	ldrdpl	pc, [r0], -r8
   3dff0:	blle	1648bf8 <_ZdlPv@@Base+0x1605408>
   3dff4:	stccs	0, cr13, [r0, #-44]	; 0xffffffd4
   3dff8:	vmin.u8	d20, d0, d9
   3dffc:			; <UNDEFINED> instruction: 0xf06f80cd
   3e000:	movwls	r4, #8192	; 0x2000
   3e004:	ldmdb	r4, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3e008:	addmi	r9, r5, #2048	; 0x800
   3e00c:	blx	1b5172 <_ZdlPv@@Base+0x171982>
   3e010:			; <UNDEFINED> instruction: 0xf8c8f503
   3e014:	strbt	r5, [r9], r0
   3e018:	stmdbcs	r0, {r2, r8, fp, ip, pc}
   3e01c:	sbchi	pc, sp, r0
   3e020:	ldrdeq	pc, [r0], -r8
   3e024:	ldmdb	sl, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3e028:	andne	pc, r0, r8, asr #17
   3e02c:	bvc	f37bac <_ZdlPv@@Base+0xef43bc>
   3e030:	rsbsle	r2, r4, sp, lsr fp
   3e034:			; <UNDEFINED> instruction: 0xf47f2b3f
   3e038:	ldrtmi	sl, [r8], -lr, asr #30
   3e03c:	stc2l	7, cr15, [r4, #-928]	; 0xfffffc60
   3e040:	strbmi	r9, [fp], -r0, lsl #18
   3e044:			; <UNDEFINED> instruction: 0x46584632
   3e048:	blx	97c04c <_ZdlPv@@Base+0x93885c>
   3e04c:			; <UNDEFINED> instruction: 0xf43f2800
   3e050:	blls	169d84 <_ZdlPv@@Base+0x126594>
   3e054:	ldrdcs	pc, [r0], -r8
   3e058:			; <UNDEFINED> instruction: 0xf6bf429a
   3e05c:	ldrb	sl, [lr, -r7, asr #29]!
   3e060:	blcs	f9c954 <_ZdlPv@@Base+0xf59164>
   3e064:	blcs	1032230 <_ZdlPv@@Base+0xfeea40>
   3e068:	svcge	0x0061f47f
   3e06c:			; <UNDEFINED> instruction: 0xf7e84638
   3e070:	stmdbls	r0, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   3e074:	ldrtmi	r4, [r2], -fp, asr #12
   3e078:			; <UNDEFINED> instruction: 0xf7ff4658
   3e07c:	stmdacs	r0, {r0, r1, r3, r9, fp, ip, sp, lr, pc}
   3e080:	svcge	0x0032f43f
   3e084:			; <UNDEFINED> instruction: 0xf8d89b04
   3e088:	addsmi	r2, sl, #0
   3e08c:	mcrge	7, 5, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
   3e090:			; <UNDEFINED> instruction: 0xf8d8e765
   3e094:	bls	14a09c <_ZdlPv@@Base+0x1068ac>
   3e098:	svclt	0x00d44293
   3e09c:	movwcs	r2, #4864	; 0x1300
   3e0a0:	andcc	pc, r0, r8, asr #17
   3e0a4:	stccs	6, cr14, [r0, #-648]	; 0xfffffd78
   3e0a8:	smlabteq	r0, r3, r1, pc	; <UNPREDICTABLE>
   3e0ac:			; <UNDEFINED> instruction: 0xf04fdd67
   3e0b0:	movwls	r4, #8192	; 0x2000
   3e0b4:	ldm	r0!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3e0b8:	adcmi	r9, r8, #2048	; 0x800
   3e0bc:	blmi	12f2b60 <_ZdlPv@@Base+0x12af370>
   3e0c0:	stmdami	sl, {sl, sp}^
   3e0c4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   3e0c8:			; <UNDEFINED> instruction: 0x461a4478
   3e0cc:			; <UNDEFINED> instruction: 0xf7e74619
   3e0d0:	ldr	pc, [r0], r7, ror #28
   3e0d4:	ldrdcc	pc, [r0], -r8
   3e0d8:	tstmi	r0, r2, lsl #2	; <UNPREDICTABLE>
   3e0dc:	addmi	r3, fp, #16384	; 0x4000
   3e0e0:	svcge	0x0057f77f
   3e0e4:	strcs	r4, [r0], #-2880	; 0xfffff4c0
   3e0e8:			; <UNDEFINED> instruction: 0xf85a4841
   3e0ec:	ldrbtmi	r3, [r8], #-3
   3e0f0:			; <UNDEFINED> instruction: 0x4619461a
   3e0f4:	cdp2	7, 5, cr15, cr4, cr7, {7}
   3e0f8:			; <UNDEFINED> instruction: 0xf8d8e67d
   3e0fc:			; <UNDEFINED> instruction: 0xf1c32000
   3e100:	addmi	r4, sl, #0, 2
   3e104:	svcge	0x005bf6bf
   3e108:	strcs	r4, [r0], #-2871	; 0xfffff4c9
   3e10c:			; <UNDEFINED> instruction: 0xf85a4839
   3e110:	ldrbtmi	r3, [r8], #-3
   3e114:			; <UNDEFINED> instruction: 0x4619461a
   3e118:	cdp2	7, 4, cr15, cr2, cr7, {7}
   3e11c:	ldrtmi	lr, [r8], -fp, ror #12
   3e120:	ldc2l	7, cr15, [r2], {232}	; 0xe8
   3e124:	strbmi	r9, [fp], -r0, lsl #18
   3e128:			; <UNDEFINED> instruction: 0x46584632
   3e12c:			; <UNDEFINED> instruction: 0xf9b2f7ff
   3e130:			; <UNDEFINED> instruction: 0xf43f2800
   3e134:			; <UNDEFINED> instruction: 0xf8d8aed9
   3e138:	bls	14a140 <_ZdlPv@@Base+0x106950>
   3e13c:	svclt	0x00b44293
   3e140:	movwcs	r2, #4864	; 0x1300
   3e144:	andcc	pc, r0, r8, asr #17
   3e148:			; <UNDEFINED> instruction: 0x4638e650
   3e14c:	ldc2	7, cr15, [ip], #928	; 0x3a0
   3e150:	strbmi	r9, [fp], -r0, lsl #18
   3e154:			; <UNDEFINED> instruction: 0x46584632
   3e158:			; <UNDEFINED> instruction: 0xf99cf7ff
   3e15c:			; <UNDEFINED> instruction: 0xf43f2800
   3e160:			; <UNDEFINED> instruction: 0xf8d8aec3
   3e164:	bls	14a16c <_ZdlPv@@Base+0x10697c>
   3e168:	svclt	0x00cc4293
   3e16c:	movwcs	r2, #4864	; 0x1300
   3e170:	andcc	pc, r0, r8, asr #17
   3e174:			; <UNDEFINED> instruction: 0x4638e63a
   3e178:	stc2	7, cr15, [r6], #928	; 0x3a0
   3e17c:			; <UNDEFINED> instruction: 0xf06fe6c0
   3e180:	movwls	r4, #12288	; 0x3000
   3e184:	andls	r4, r2, #-1610612730	; 0xa0000006
   3e188:	stm	r6, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3e18c:	blls	12499c <_ZdlPv@@Base+0xe11ac>
   3e190:			; <UNDEFINED> instruction: 0xf67f4282
   3e194:			; <UNDEFINED> instruction: 0xe792af3c
   3e198:	andmi	pc, r0, pc, asr #32
   3e19c:	ldrb	r9, [r1, r3, lsl #6]!
   3e1a0:			; <UNDEFINED> instruction: 0x460c4b11
   3e1a4:			; <UNDEFINED> instruction: 0xf85a4814
   3e1a8:	ldrbtmi	r3, [r8], #-3
   3e1ac:			; <UNDEFINED> instruction: 0x4619461a
   3e1b0:	ldc2l	7, cr15, [r6, #924]!	; 0x39c
   3e1b4:			; <UNDEFINED> instruction: 0xf7d4e61f
   3e1b8:	blmi	338200 <_ZdlPv@@Base+0x2f4a10>
   3e1bc:	stmdami	pc, {r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
   3e1c0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   3e1c4:			; <UNDEFINED> instruction: 0x461a4478
   3e1c8:			; <UNDEFINED> instruction: 0xf7e74619
   3e1cc:	ldr	pc, [r2], -r9, ror #27
   3e1d0:	andeq	pc, r2, r2, lsr #30
   3e1d4:	andeq	r0, r0, ip, ror r1
   3e1d8:	andeq	pc, r2, r8, lsl pc	; <UNPREDICTABLE>
   3e1dc:	andeq	r0, r0, r0, lsr #5
   3e1e0:	andeq	ip, r0, r8, asr #12
   3e1e4:	andeq	pc, r2, r6, ror #29
   3e1e8:	andeq	r0, r0, r8, asr #4
   3e1ec:	andeq	ip, r0, ip, asr #9
   3e1f0:	andeq	ip, r0, lr, lsl #9
   3e1f4:	andeq	ip, r0, r6, asr r4
   3e1f8:	andeq	ip, r0, r2, lsl #8
   3e1fc:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
   3e200:	blmi	810a80 <_ZdlPv@@Base+0x7cd290>
   3e204:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   3e208:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   3e20c:	strmi	r4, [ip], -r5, lsl #12
   3e210:	movwls	r6, #6171	; 0x181b
   3e214:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3e218:			; <UNDEFINED> instruction: 0xf87ef7ff
   3e21c:	andcs	fp, r0, r0, asr r9
   3e220:	blmi	610a88 <_ZdlPv@@Base+0x5cd298>
   3e224:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3e228:	blls	98298 <_ZdlPv@@Base+0x54aa8>
   3e22c:	qsuble	r4, sl, r3
   3e230:	ldclt	0, cr11, [r0, #-12]!
   3e234:	strtmi	r2, [r1], -r0, lsl #6
   3e238:			; <UNDEFINED> instruction: 0x4668461a
   3e23c:	ldc2	7, cr15, [r6, #1020]!	; 0x3fc
   3e240:	rscle	r2, ip, r0, lsl #16
   3e244:	blls	50a8c <_ZdlPv@@Base+0xd29c>
   3e248:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
   3e24c:	andle	r2, sl, r1, lsl #18
   3e250:	sbcsvc	lr, r1, r1, lsl #22
   3e254:	b	1408e5c <_ZdlPv@@Base+0x13c566c>
   3e258:	blle	1fe3e0 <_ZdlPv@@Base+0x1babf0>
   3e25c:	stmdacc	r1, {r3, r4, sl, lr}
   3e260:	stmda	r6!, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3e264:	andcs	r4, r1, r3, lsl #12
   3e268:	ldrb	r6, [r9, fp, lsr #32]
   3e26c:	stmdacc	r1, {r6, r7, r9, fp, ip}
   3e270:	ldmda	lr, {r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3e274:	ldrb	r4, [r6, r3, asr #4]!
   3e278:	svc	0x00aef7d3
   3e27c:	ldrdeq	pc, [r2], -ip
   3e280:	andeq	r0, r0, ip, ror r1
   3e284:			; <UNDEFINED> instruction: 0x0002fabc
   3e288:	andeq	pc, r2, r4, lsl lr	; <UNPREDICTABLE>
   3e28c:	blmi	550ae0 <_ZdlPv@@Base+0x50d2f0>
   3e290:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   3e294:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   3e298:	strmi	r4, [ip], -r5, lsl #12
   3e29c:	movwls	r6, #6171	; 0x181b
   3e2a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3e2a4:			; <UNDEFINED> instruction: 0xf838f7ff
   3e2a8:	andcs	fp, r0, r0, asr r9
   3e2ac:	blmi	350ae8 <_ZdlPv@@Base+0x30d2f8>
   3e2b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3e2b4:	blls	98324 <_ZdlPv@@Base+0x54b34>
   3e2b8:	qaddle	r4, sl, sp
   3e2bc:	ldclt	0, cr11, [r0, #-12]!
   3e2c0:	movwcs	r4, #5665	; 0x1621
   3e2c4:	strbtmi	r2, [r8], -r0, lsl #4
   3e2c8:	ldc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
   3e2cc:	rscle	r2, ip, r0, lsl #16
   3e2d0:	andcs	r9, r1, r0, lsl #22
   3e2d4:	strb	r6, [r9, fp, lsr #32]!
   3e2d8:	svc	0x007ef7d3
   3e2dc:	andeq	pc, r2, r0, asr sl	; <UNPREDICTABLE>
   3e2e0:	andeq	r0, r0, ip, ror r1
   3e2e4:	andeq	pc, r2, r0, lsr sl	; <UNPREDICTABLE>
   3e2e8:	blmi	550b3c <_ZdlPv@@Base+0x50d34c>
   3e2ec:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   3e2f0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   3e2f4:	strmi	r4, [ip], -r5, lsl #12
   3e2f8:	movwls	r6, #6171	; 0x181b
   3e2fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3e300:			; <UNDEFINED> instruction: 0xf80af7ff
   3e304:	andcs	fp, r0, r0, asr r9
   3e308:	blmi	350b44 <_ZdlPv@@Base+0x30d354>
   3e30c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3e310:	blls	98380 <_ZdlPv@@Base+0x54b90>
   3e314:	qaddle	r4, sl, sp
   3e318:	ldclt	0, cr11, [r0, #-12]!
   3e31c:	strtmi	r2, [r1], -r0, lsl #6
   3e320:			; <UNDEFINED> instruction: 0x4668461a
   3e324:	stc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
   3e328:	rscle	r2, ip, r0, lsl #16
   3e32c:	andcs	r9, r1, r0, lsl #22
   3e330:	strb	r6, [r9, fp, lsr #32]!
   3e334:	svc	0x0050f7d3
   3e338:	strdeq	pc, [r2], -r4
   3e33c:	andeq	r0, r0, ip, ror r1
   3e340:	ldrdeq	pc, [r2], -r4
   3e344:	blmi	550b98 <_ZdlPv@@Base+0x50d3a8>
   3e348:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   3e34c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   3e350:	ldmdavs	fp, {r2, r9, sl, lr}
   3e354:			; <UNDEFINED> instruction: 0xf04f9301
   3e358:			; <UNDEFINED> instruction: 0xf7fe0300
   3e35c:	ldmdblt	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   3e360:	bmi	3c6368 <_ZdlPv@@Base+0x382b78>
   3e364:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   3e368:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3e36c:	subsmi	r9, sl, r1, lsl #22
   3e370:	andlt	sp, r2, sp, lsl #2
   3e374:	movwcs	fp, #3344	; 0xd10
   3e378:	ldrmi	r4, [sl], -r8, ror #12
   3e37c:			; <UNDEFINED> instruction: 0xf7ff4619
   3e380:	stmdacs	r0, {r0, r2, r4, r8, sl, fp, ip, sp, lr, pc}
   3e384:	blls	7273c <_ZdlPv@@Base+0x2ef4c>
   3e388:	eorvs	r2, r3, r1
   3e38c:			; <UNDEFINED> instruction: 0xf7d3e7e9
   3e390:	svclt	0x0000ef24
   3e394:	muleq	r2, r8, r9
   3e398:	andeq	r0, r0, ip, ror r1
   3e39c:	andeq	pc, r2, sl, ror r9	; <UNPREDICTABLE>
   3e3a0:	bmi	510ff0 <_ZdlPv@@Base+0x4cd800>
   3e3a4:	ldrlt	r4, [r0, #-1147]!	; 0xfffffb85
   3e3a8:	ldmpl	r8, {r2, r9, sl, lr}
   3e3ac:	stmdbvs	r5, {r0, r1, r7, ip, sp, pc}^
   3e3b0:	andle	r2, fp, r2, lsl #26
   3e3b4:	movwcs	r2, #1281	; 0x501
   3e3b8:	ldrmi	r4, [sl], -r0, lsr #12
   3e3bc:	ldc2l	7, cr15, [r6], #1020	; 0x3fc
   3e3c0:	svclt	0x00142800
   3e3c4:	andcs	r4, r0, r8, lsr #12
   3e3c8:	ldclt	0, cr11, [r0, #-12]!
   3e3cc:	blcs	b1cbe0 <_ZdlPv@@Base+0xad93f0>
   3e3d0:	blcs	bb23f4 <_ZdlPv@@Base+0xb6ec04>
   3e3d4:	smlattls	r1, lr, r1, sp
   3e3d8:			; <UNDEFINED> instruction: 0xf7e82503
   3e3dc:	stmdbls	r1, {r0, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   3e3e0:	smlattls	r1, r9, r7, lr
   3e3e4:	blx	1c7c38e <_ZdlPv@@Base+0x1c38b9e>
   3e3e8:	strb	r9, [r4, r1, lsl #18]!
   3e3ec:	andeq	pc, r2, ip, lsr r9	; <UNPREDICTABLE>
   3e3f0:	andeq	r0, r0, r0, lsr #5
   3e3f4:			; <UNDEFINED> instruction: 0x4615b570
   3e3f8:	addlt	r4, r2, ip, lsr sl
   3e3fc:			; <UNDEFINED> instruction: 0x46064b3c
   3e400:			; <UNDEFINED> instruction: 0x460c447a
   3e404:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3e408:			; <UNDEFINED> instruction: 0xf04f9301
   3e40c:			; <UNDEFINED> instruction: 0xf7fe0300
   3e410:	mvnlt	pc, r3, lsl #31
   3e414:	strbtmi	r4, [r8], -r1, lsr #12
   3e418:			; <UNDEFINED> instruction: 0xffc2f7ff
   3e41c:	ldmdale	sp, {r0, r1, fp, sp}^
   3e420:			; <UNDEFINED> instruction: 0xf000e8df
   3e424:	eorseq	r2, r4, #-1073741817	; 0xc0000007
   3e428:	stmdals	r0, {r1, r4, r5, r8, r9, fp, lr}
   3e42c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   3e430:	andle	r2, r9, r1, lsl #18
   3e434:	sbcsvc	lr, r1, #1024	; 0x400
   3e438:	b	1408440 <_ZdlPv@@Base+0x13c4c50>
   3e43c:	blle	ffedcc <_ZdlPv@@Base+0xfbb5dc>
   3e440:	stmdacc	r1, {r4, sl, lr}
   3e444:	svc	0x0034f7d3
   3e448:	andcs	r1, r1, sp, lsr #20
   3e44c:	bmi	ad6528 <_ZdlPv@@Base+0xa92d38>
   3e450:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   3e454:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3e458:	subsmi	r9, sl, r1, lsl #22
   3e45c:	andlt	sp, r2, ip, lsr r1
   3e460:	andcs	fp, r0, r0, ror sp
   3e464:	blmi	9b8438 <_ZdlPv@@Base+0x974c48>
   3e468:	ldrbtmi	r9, [fp], #-2048	; 0xfffff800
   3e46c:	stmdbcs	r1, {r0, r3, r4, fp, sp, lr}
   3e470:	bl	b249c <_ZdlPv@@Base+0x6ecac>
   3e474:	stmdacs	r0, {r0, r4, r6, r7, r8, r9, ip, sp, lr}
   3e478:	cmneq	r3, #323584	; 0x4f000
   3e47c:	ldrmi	sp, [r8], #-2842	; 0xfffff4e6
   3e480:			; <UNDEFINED> instruction: 0xf7d33801
   3e484:	eorsvs	lr, r0, r6, lsl pc
   3e488:	strb	r2, [r0, r1]!
   3e48c:	stmdals	r0, {r2, r3, r4, r8, r9, fp, lr}
   3e490:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   3e494:	andle	r2, r9, r1, lsl #18
   3e498:	bicsvc	lr, r1, #1024	; 0x400
   3e49c:	b	14084a4 <_ZdlPv@@Base+0x13c4cb4>
   3e4a0:	blle	4ff234 <_ZdlPv@@Base+0x4bba44>
   3e4a4:	stmdacc	r1, {r3, r4, sl, lr}
   3e4a8:	svc	0x0002f7d3
   3e4ac:	andcs	r4, r1, r5, lsl #8
   3e4b0:			; <UNDEFINED> instruction: 0xe7cc6035
   3e4b4:	stmdacc	r1, {r3, r4, r9, fp, ip}
   3e4b8:	mrc	7, 7, APSR_nzcv, cr10, cr3, {6}
   3e4bc:	strb	r4, [r2, r0, asr #4]!
   3e4c0:	stmdacc	r1, {r4, r9, fp, ip}
   3e4c4:	mrc	7, 7, APSR_nzcv, cr4, cr3, {6}
   3e4c8:	ldr	r4, [sp, r0, asr #4]!
   3e4cc:	stmdacc	r1, {r3, r4, r9, fp, ip}
   3e4d0:	mcr	7, 7, pc, cr14, cr3, {6}	; <UNPREDICTABLE>
   3e4d4:	strb	r4, [r9, r0, asr #4]!
   3e4d8:	mrc	7, 3, APSR_nzcv, cr14, cr3, {6}
   3e4dc:	addcs	r4, r0, r9, lsl #18
   3e4e0:			; <UNDEFINED> instruction: 0xf0004479
   3e4e4:	mulcs	r1, r5, pc	; <UNPREDICTABLE>
   3e4e8:	svclt	0x0000e7b1
   3e4ec:	andeq	pc, r2, r0, ror #17
   3e4f0:	andeq	r0, r0, ip, ror r1
   3e4f4:	andeq	pc, r2, r0, lsr ip	; <UNPREDICTABLE>
   3e4f8:	andeq	pc, r2, lr, lsl #17
   3e4fc:	strdeq	pc, [r2], -r2
   3e500:	andeq	pc, r2, ip, asr #23
   3e504:	andeq	fp, r0, ip, asr #30
   3e508:			; <UNDEFINED> instruction: 0x4615b570
   3e50c:	addlt	r4, r2, ip, lsl sl
   3e510:			; <UNDEFINED> instruction: 0x46064b1c
   3e514:			; <UNDEFINED> instruction: 0x460c447a
   3e518:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3e51c:			; <UNDEFINED> instruction: 0xf04f9301
   3e520:			; <UNDEFINED> instruction: 0xf7fe0300
   3e524:	ldrshlt	pc, [r0, #-233]	; 0xffffff17	; <UNPREDICTABLE>
   3e528:	strbtmi	r4, [r8], -r1, lsr #12
   3e52c:			; <UNDEFINED> instruction: 0xff38f7ff
   3e530:	ldmdale	lr, {r0, r1, fp, sp}
   3e534:			; <UNDEFINED> instruction: 0xf000e8df
   3e538:	ldrne	r0, [r1], -r2, lsl #26
   3e53c:	bmi	4c6544 <_ZdlPv@@Base+0x482d54>
   3e540:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
   3e544:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3e548:	subsmi	r9, sl, r1, lsl #22
   3e54c:	andlt	sp, r2, pc, lsl #2
   3e550:	blls	6db18 <_ZdlPv@@Base+0x2a328>
   3e554:	eorsvs	r2, r3, r1
   3e558:	bls	78524 <_ZdlPv@@Base+0x34d34>
   3e55c:	strtmi	r2, [sl], #-1
   3e560:			; <UNDEFINED> instruction: 0xe7ec6032
   3e564:	andcs	r9, r1, r0, lsl #20
   3e568:	eorsvs	r1, r2, sl, lsr #21
   3e56c:			; <UNDEFINED> instruction: 0xf7d3e7e7
   3e570:	stmdbmi	r6, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
   3e574:	ldrbtmi	r2, [r9], #-170	; 0xffffff56
   3e578:			; <UNDEFINED> instruction: 0xff4af000
   3e57c:	ldrb	r2, [lr, r1]
   3e580:	andeq	pc, r2, ip, asr #15
   3e584:	andeq	r0, r0, ip, ror r1
   3e588:	muleq	r2, lr, r7
   3e58c:			; <UNDEFINED> instruction: 0x0000beb6
   3e590:	blmi	7d0e0c <_ZdlPv@@Base+0x78d61c>
   3e594:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   3e598:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   3e59c:	strmi	r4, [ip], -r5, lsl #12
   3e5a0:	movwls	r6, #6171	; 0x181b
   3e5a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3e5a8:	mrc2	7, 5, pc, cr6, cr14, {7}
   3e5ac:	tstcs	r0, r0, asr r1
   3e5b0:			; <UNDEFINED> instruction: 0xf7ff4668
   3e5b4:	stmdacs	r3, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   3e5b8:	ldm	pc, {r1, r2, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3e5bc:	stceq	0, cr15, [r2, #-0]
   3e5c0:	andcs	r1, r0, r1, lsl r6
   3e5c4:	blmi	490e14 <_ZdlPv@@Base+0x44d624>
   3e5c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3e5cc:	blls	9863c <_ZdlPv@@Base+0x54e4c>
   3e5d0:	qaddle	r4, sl, pc	; <UNPREDICTABLE>
   3e5d4:	ldclt	0, cr11, [r0, #-12]!
   3e5d8:	andcs	r9, r1, r0, lsl #22
   3e5dc:	ldrb	r6, [r1, fp, lsr #32]!
   3e5e0:	andcs	r9, r1, r0, lsl #18
   3e5e4:	eorvs	r4, r9, r1, lsr #8
   3e5e8:	stmdbls	r0, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   3e5ec:	bne	18865f8 <_ZdlPv@@Base+0x1842e08>
   3e5f0:	strb	r6, [r7, r9, lsr #32]!
   3e5f4:	ldcl	7, cr15, [r0, #844]!	; 0x34c
   3e5f8:	adcscs	r4, pc, r6, lsl #18
   3e5fc:			; <UNDEFINED> instruction: 0xf0004479
   3e600:	andcs	pc, r1, r7, lsl #30
   3e604:	svclt	0x0000e7de
   3e608:	andeq	pc, r2, ip, asr #14
   3e60c:	andeq	r0, r0, ip, ror r1
   3e610:	andeq	pc, r2, r8, lsl r7	; <UNPREDICTABLE>
   3e614:	andeq	fp, r0, r0, lsr lr
   3e618:			; <UNDEFINED> instruction: 0x4615b570
   3e61c:	addlt	r4, r2, ip, lsr sl
   3e620:			; <UNDEFINED> instruction: 0x46064b3c
   3e624:			; <UNDEFINED> instruction: 0x460c447a
   3e628:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3e62c:			; <UNDEFINED> instruction: 0xf04f9301
   3e630:			; <UNDEFINED> instruction: 0xf7fe0300
   3e634:	mvnlt	pc, r1, ror lr	; <UNPREDICTABLE>
   3e638:	strbtmi	r4, [r8], -r1, lsr #12
   3e63c:	mrc2	7, 5, pc, cr0, cr15, {7}
   3e640:	ldmdale	sp, {r0, r1, fp, sp}^
   3e644:			; <UNDEFINED> instruction: 0xf000e8df
   3e648:	eorseq	r2, r4, #-1073741817	; 0xc0000007
   3e64c:	stmdals	r0, {r1, r4, r5, r8, r9, fp, lr}
   3e650:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3e654:	andle	r2, r9, r1, lsl #18
   3e658:	sbcsvc	lr, r1, #1024	; 0x400
   3e65c:	b	1408664 <_ZdlPv@@Base+0x13c4e74>
   3e660:	blle	ffeff0 <_ZdlPv@@Base+0xfbb800>
   3e664:	stmdacc	r1, {r4, sl, lr}
   3e668:	mcr	7, 1, pc, cr2, cr3, {6}	; <UNPREDICTABLE>
   3e66c:	andcs	r1, r1, sp, lsr #20
   3e670:	bmi	ad674c <_ZdlPv@@Base+0xa92f5c>
   3e674:	ldrbtmi	r4, [sl], #-2855	; 0xfffff4d9
   3e678:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3e67c:	subsmi	r9, sl, r1, lsl #22
   3e680:	andlt	sp, r2, ip, lsr r1
   3e684:	andcs	fp, r0, r0, ror sp
   3e688:	blmi	9b865c <_ZdlPv@@Base+0x974e6c>
   3e68c:	ldrbtmi	r9, [fp], #-2048	; 0xfffff800
   3e690:	stmdbcs	r1, {r0, r3, r4, r6, fp, sp, lr}
   3e694:	bl	b26c0 <_ZdlPv@@Base+0x6eed0>
   3e698:	stmdacs	r0, {r0, r4, r6, r7, r8, r9, ip, sp, lr}
   3e69c:	cmneq	r3, #323584	; 0x4f000
   3e6a0:	ldrmi	sp, [r8], #-2842	; 0xfffff4e6
   3e6a4:			; <UNDEFINED> instruction: 0xf7d33801
   3e6a8:	eorsvs	lr, r0, r4, lsl #28
   3e6ac:	strb	r2, [r0, r1]!
   3e6b0:	stmdals	r0, {r2, r3, r4, r8, r9, fp, lr}
   3e6b4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3e6b8:	andle	r2, r9, r1, lsl #18
   3e6bc:	bicsvc	lr, r1, #1024	; 0x400
   3e6c0:	b	14086c8 <_ZdlPv@@Base+0x13c4ed8>
   3e6c4:	blle	4ff458 <_ZdlPv@@Base+0x4bbc68>
   3e6c8:	stmdacc	r1, {r3, r4, sl, lr}
   3e6cc:	ldcl	7, cr15, [r0, #844]!	; 0x34c
   3e6d0:	andcs	r4, r1, r5, lsl #8
   3e6d4:			; <UNDEFINED> instruction: 0xe7cc6035
   3e6d8:	stmdacc	r1, {r3, r4, r9, fp, ip}
   3e6dc:	stcl	7, cr15, [r8, #844]!	; 0x34c
   3e6e0:	strb	r4, [r2, r0, asr #4]!
   3e6e4:	stmdacc	r1, {r4, r9, fp, ip}
   3e6e8:	stcl	7, cr15, [r2, #844]!	; 0x34c
   3e6ec:	ldr	r4, [sp, r0, asr #4]!
   3e6f0:	stmdacc	r1, {r3, r4, r9, fp, ip}
   3e6f4:	ldcl	7, cr15, [ip, #844]	; 0x34c
   3e6f8:	strb	r4, [r9, r0, asr #4]!
   3e6fc:	stcl	7, cr15, [ip, #-844]!	; 0xfffffcb4
   3e700:	addscs	r4, r5, r9, lsl #18
   3e704:			; <UNDEFINED> instruction: 0xf0004479
   3e708:	andcs	pc, r1, r3, lsl #29
   3e70c:	svclt	0x0000e7b1
   3e710:			; <UNDEFINED> instruction: 0x0002f6bc
   3e714:	andeq	r0, r0, ip, ror r1
   3e718:	andeq	pc, r2, ip, lsl #20
   3e71c:	andeq	pc, r2, sl, ror #12
   3e720:	andeq	pc, r2, lr, asr #19
   3e724:	andeq	pc, r2, r8, lsr #19
   3e728:	andeq	fp, r0, r8, lsr #26
   3e72c:	blmi	810fac <_ZdlPv@@Base+0x7cd7bc>
   3e730:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   3e734:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   3e738:	strmi	r4, [ip], -r5, lsl #12
   3e73c:	movwls	r6, #6171	; 0x181b
   3e740:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3e744:	stc2l	7, cr15, [r8, #1016]!	; 0x3f8
   3e748:	andcs	fp, r0, r0, asr r9
   3e74c:	blmi	610fb4 <_ZdlPv@@Base+0x5cd7c4>
   3e750:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3e754:	blls	987c4 <_ZdlPv@@Base+0x54fd4>
   3e758:	qsuble	r4, sl, r3
   3e75c:	ldclt	0, cr11, [r0, #-12]!
   3e760:	strtmi	r2, [r1], -r0, lsl #6
   3e764:			; <UNDEFINED> instruction: 0x4668461a
   3e768:	blx	87c76e <_ZdlPv@@Base+0x838f7e>
   3e76c:	rscle	r2, ip, r0, lsl #16
   3e770:	blls	50fb8 <_ZdlPv@@Base+0xd7c8>
   3e774:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}^
   3e778:	andle	r2, sl, r1, lsl #18
   3e77c:	sbcsvc	lr, r1, r1, lsl #22
   3e780:	b	1409388 <_ZdlPv@@Base+0x13c5b98>
   3e784:	blle	1fe90c <_ZdlPv@@Base+0x1bb11c>
   3e788:	stmdacc	r1, {r3, r4, sl, lr}
   3e78c:	ldc	7, cr15, [r0, #844]	; 0x34c
   3e790:	andcs	r4, r1, r3, lsl #12
   3e794:	ldrb	r6, [r9, fp, lsr #32]
   3e798:	stmdacc	r1, {r6, r7, r9, fp, ip}
   3e79c:	stc	7, cr15, [r8, #844]	; 0x34c
   3e7a0:	ldrb	r4, [r6, r3, asr #4]!
   3e7a4:	ldc	7, cr15, [r8, #-844]	; 0xfffffcb4
   3e7a8:			; <UNDEFINED> instruction: 0x0002f5b0
   3e7ac:	andeq	r0, r0, ip, ror r1
   3e7b0:	muleq	r2, r0, r5
   3e7b4:	andeq	pc, r2, r8, ror #17
   3e7b8:	ldrlt	r4, [r0, #-2830]	; 0xfffff4f2
   3e7bc:			; <UNDEFINED> instruction: 0x4604447b
   3e7c0:	bcs	98830 <_ZdlPv@@Base+0x55040>
   3e7c4:	andvs	fp, r1, r8, lsl #30
   3e7c8:	bl	f27fc <_ZdlPv@@Base+0xaf00c>
   3e7cc:	stmdbcs	r0, {r1, r4, r6, r7, r8, r9, ip, sp, lr}
   3e7d0:	cmneq	r3, #323584	; 0x4f000
   3e7d4:	strmi	sp, [fp], #-2823	; 0xfffff4f9
   3e7d8:	mrcne	6, 2, r4, cr8, cr1, {0}
   3e7dc:	stcl	7, cr15, [r8, #-844]!	; 0xfffffcb4
   3e7e0:	strtmi	r6, [r0], -r0, lsr #32
   3e7e4:	bne	172dc2c <_ZdlPv@@Base+0x16ea43c>
   3e7e8:	mrcne	6, 2, r4, cr8, cr1, {0}
   3e7ec:	stcl	7, cr15, [r0, #-844]!	; 0xfffffcb4
   3e7f0:	ldrb	r4, [r5, r0, asr #4]!
   3e7f4:	andeq	pc, r2, r0, lsr #17
   3e7f8:	ldrlt	r4, [r0, #-2830]	; 0xfffff4f2
   3e7fc:			; <UNDEFINED> instruction: 0x4604447b
   3e800:	bcs	98970 <_ZdlPv@@Base+0x55180>
   3e804:	andvs	fp, r1, r8, lsl #30
   3e808:	bl	f283c <_ZdlPv@@Base+0xaf04c>
   3e80c:	stmdbcs	r0, {r1, r4, r6, r7, r8, r9, ip, sp, lr}
   3e810:	cmneq	r3, #323584	; 0x4f000
   3e814:	strmi	sp, [fp], #-2823	; 0xfffff4f9
   3e818:	mrcne	6, 2, r4, cr8, cr1, {0}
   3e81c:	stcl	7, cr15, [r8, #-844]	; 0xfffffcb4
   3e820:	strtmi	r6, [r0], -r0, lsr #32
   3e824:	bne	172dc6c <_ZdlPv@@Base+0x16ea47c>
   3e828:	mrcne	6, 2, r4, cr8, cr1, {0}
   3e82c:	stcl	7, cr15, [r0, #-844]	; 0xfffffcb4
   3e830:	ldrb	r4, [r5, r0, asr #4]!
   3e834:	andeq	pc, r2, r0, ror #16
   3e838:	ldrbmi	r2, [r0, -r0]!
   3e83c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   3e840:	svclt	0x00004770
   3e844:			; <UNDEFINED> instruction: 0x00009cbe
   3e848:	blmi	4d1094 <_ZdlPv@@Base+0x48d8a4>
   3e84c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   3e850:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   3e854:	strbtmi	r4, [r9], -r4, lsl #12
   3e858:	movwls	r6, #6171	; 0x181b
   3e85c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3e860:	ldmvs	fp, {r0, r1, fp, sp, lr}^
   3e864:	teqlt	r0, r8	; <illegal shifter operand>
   3e868:	strtmi	r6, [r0], -r3, lsr #16
   3e86c:	bls	58cf8 <_ZdlPv@@Base+0x15508>
   3e870:	ldrmi	r6, [r1], #-2651	; 0xfffff5a5
   3e874:	bmi	2506dc <_ZdlPv@@Base+0x20ceec>
   3e878:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   3e87c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3e880:	subsmi	r9, sl, r1, lsl #22
   3e884:	andlt	sp, r2, r1, lsl #2
   3e888:			; <UNDEFINED> instruction: 0xf7d3bd10
   3e88c:	svclt	0x0000eca6
   3e890:	muleq	r2, r4, r4
   3e894:	andeq	r0, r0, ip, ror r1
   3e898:	andeq	pc, r2, r6, ror #8
   3e89c:	blmi	4d10e8 <_ZdlPv@@Base+0x48d8f8>
   3e8a0:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   3e8a4:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   3e8a8:	strbtmi	r4, [r9], -r4, lsl #12
   3e8ac:	movwls	r6, #6171	; 0x181b
   3e8b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3e8b4:	ldmvs	fp, {r0, r1, fp, sp, lr}^
   3e8b8:	teqlt	r0, r8	; <illegal shifter operand>
   3e8bc:	strtmi	r6, [r0], -r3, lsr #16
   3e8c0:	stmdbvs	r2!, {r8, fp, ip, pc}
   3e8c4:	bne	fe299238 <_ZdlPv@@Base+0xfe255a48>
   3e8c8:	bmi	250730 <_ZdlPv@@Base+0x20cf40>
   3e8cc:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   3e8d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3e8d4:	subsmi	r9, sl, r1, lsl #22
   3e8d8:	andlt	sp, r2, r1, lsl #2
   3e8dc:			; <UNDEFINED> instruction: 0xf7d3bd10
   3e8e0:	svclt	0x0000ec7c
   3e8e4:	andeq	pc, r2, r0, asr #8
   3e8e8:	andeq	r0, r0, ip, ror r1
   3e8ec:	andeq	pc, r2, r2, lsl r4	; <UNPREDICTABLE>
   3e8f0:	ldrbmi	r6, [r0, -r1, lsl #2]!
   3e8f4:	sbcvs	r7, r2, r1, lsl #4
   3e8f8:	svclt	0x00004770
   3e8fc:	andcs	r6, r1, r3, asr #18
   3e900:	ldrbmi	r6, [r0, -fp]!
   3e904:	ldrbmi	r6, [r0, -r1, asr #2]!
   3e908:	andsvs	r6, r9, r3, asr #18
   3e90c:	svclt	0x00004770
   3e910:	andcs	r6, r1, r3, asr #18
   3e914:	andvs	r6, fp, fp, lsl r8
   3e918:	svclt	0x00004770
   3e91c:	blmi	191134 <_ZdlPv@@Base+0x14d944>
   3e920:	stmdami	r5, {r1, r3, r4, r5, r6, sl, lr}
   3e924:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   3e928:			; <UNDEFINED> instruction: 0x4619461a
   3e92c:	blt	e7c8d0 <_ZdlPv@@Base+0xe390e0>
   3e930:	andeq	pc, r2, r0, asr #7
   3e934:	andeq	r0, r0, r8, asr #4
   3e938:	andeq	fp, r0, sl, lsr #25
   3e93c:	blmi	191154 <_ZdlPv@@Base+0x14d964>
   3e940:	stmdami	r5, {r1, r3, r4, r5, r6, sl, lr}
   3e944:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   3e948:			; <UNDEFINED> instruction: 0x4619461a
   3e94c:	blt	a7c8f0 <_ZdlPv@@Base+0xa39100>
   3e950:	andeq	pc, r2, r0, lsr #7
   3e954:	andeq	r0, r0, r8, asr #4
   3e958:	andeq	fp, r0, lr, lsr #25
   3e95c:	blmi	191174 <_ZdlPv@@Base+0x14d984>
   3e960:	stmdami	r5, {r1, r3, r4, r5, r6, sl, lr}
   3e964:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   3e968:			; <UNDEFINED> instruction: 0x4619461a
   3e96c:	blt	67c910 <_ZdlPv@@Base+0x639120>
   3e970:	andeq	pc, r2, r0, lsl #7
   3e974:	andeq	r0, r0, r8, asr #4
   3e978:			; <UNDEFINED> instruction: 0x0000bcb2
   3e97c:	blmi	191194 <_ZdlPv@@Base+0x14d9a4>
   3e980:	stmdami	r5, {r1, r3, r4, r5, r6, sl, lr}
   3e984:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   3e988:			; <UNDEFINED> instruction: 0x4619461a
   3e98c:	blt	27c930 <_ZdlPv@@Base+0x239140>
   3e990:	andeq	pc, r2, r0, ror #6
   3e994:	andeq	r0, r0, r8, asr #4
   3e998:			; <UNDEFINED> instruction: 0x0000bcba
   3e99c:	blmi	1911b4 <_ZdlPv@@Base+0x14d9c4>
   3e9a0:	stmdami	r5, {r1, r3, r4, r5, r6, sl, lr}
   3e9a4:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   3e9a8:			; <UNDEFINED> instruction: 0x4619461a
   3e9ac:	ldmiblt	r8!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3e9b0:	andeq	pc, r2, r0, asr #6
   3e9b4:	andeq	r0, r0, r8, asr #4
   3e9b8:	andeq	fp, r0, r6, asr #25
   3e9bc:	bcs	c9d1cc <_ZdlPv@@Base+0xc599dc>
   3e9c0:	stmiavs	r3, {r0, r2, r8, ip, lr, pc}^
   3e9c4:			; <UNDEFINED> instruction: 0xdc092b00
   3e9c8:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   3e9cc:	blmi	3d0794 <_ZdlPv@@Base+0x38cfa4>
   3e9d0:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   3e9d4:	andsvc	r4, sl, r8, lsl r6
   3e9d8:			; <UNDEFINED> instruction: 0x47707059
   3e9dc:	blcs	62be24 <_ZdlPv@@Base+0x5e8634>
   3e9e0:	stmdami	sl, {r1, r7, ip, sp, pc}
   3e9e4:	tstcs	r7, #168, 30	; 0x2a0
   3e9e8:	stmib	sp, {r9, sp}^
   3e9ec:	ldrbtmi	r3, [r8], #-512	; 0xfffffe00
   3e9f0:	andscs	r4, r8, #7168	; 0x1c00
   3e9f4:	strmi	r2, [r4], -r1, lsl #2
   3e9f8:			; <UNDEFINED> instruction: 0xf7d3447b
   3e9fc:	strtmi	lr, [r0], -r8, ror #25
   3ea00:	ldclt	0, cr11, [r0, #-8]
   3ea04:	andeq	r9, r0, r2, lsr fp
   3ea08:	andeq	r7, r3, sl, asr #31
   3ea0c:	andeq	r7, r3, lr, lsr #31
   3ea10:	muleq	r0, r4, ip
   3ea14:	blmi	fea914bc <_ZdlPv@@Base+0xfea4dccc>
   3ea18:	push	{r1, r3, r4, r5, r6, sl, lr}
   3ea1c:	strdlt	r4, [fp], r0
   3ea20:	stmdbge	r3, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ea24:	strmi	r4, [r5], -r6, lsr #29
   3ea28:	movwls	r6, #38939	; 0x981b
   3ea2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3ea30:	ldrbtmi	r6, [lr], #-2051	; 0xfffff7fd
   3ea34:			; <UNDEFINED> instruction: 0x479868db
   3ea38:	stmiami	r2!, {r3, r5, r6, r8, fp, ip, sp, pc}
   3ea3c:	bmi	fe8cfc24 <_ZdlPv@@Base+0xfe88c434>
   3ea40:	ldrbtmi	r4, [sl], #-2974	; 0xfffff462
   3ea44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ea48:	subsmi	r9, sl, r9, lsl #22
   3ea4c:	teqhi	r2, r0, asr #32	; <UNPREDICTABLE>
   3ea50:	pop	{r0, r1, r3, ip, sp, pc}
   3ea54:	bvc	b1fa1c <_ZdlPv@@Base+0xadc22c>
   3ea58:	blcs	12a5a6c <_ZdlPv@@Base+0x126227c>
   3ea5c:	adcshi	pc, sp, r0
   3ea60:	blcs	cb4ac8 <_ZdlPv@@Base+0xc712d8>
   3ea64:	stmiavs	fp!, {r0, r4, r6, r8, ip, lr, pc}^
   3ea68:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   3ea6c:	blcs	1fded18 <_ZdlPv@@Base+0x1f9b528>
   3ea70:	adcshi	pc, r6, r0, asr #6
   3ea74:	cmncs	lr, #9764864	; 0x950000
   3ea78:	addcs	r9, r0, #16777216	; 0x1000000
   3ea7c:	movwls	r4, #1144	; 0x478
   3ea80:	ldreq	pc, [r8], #-256	; 0xffffff00
   3ea84:			; <UNDEFINED> instruction: 0x21014b92
   3ea88:			; <UNDEFINED> instruction: 0x4620447b
   3ea8c:	ldc	7, cr15, [lr], {211}	; 0xd3
   3ea90:	ldrb	r4, [r4, r0, lsr #12]
   3ea94:	eorsle	r2, sl, r1, ror #22
   3ea98:	blcs	1a928d8 <_ZdlPv@@Base+0x1a4f0e8>
   3ea9c:			; <UNDEFINED> instruction: 0xf040447f
   3eaa0:			; <UNDEFINED> instruction: 0xf5048093
   3eaa4:			; <UNDEFINED> instruction: 0xf643431c
   3eaa8:	teqcc	pc, #-536870905	; 0xe0000007
   3eaac:	andeq	pc, r1, #192, 4
   3eab0:	ldmdale	r8!, {r0, r1, r4, r7, r9, lr}^
   3eab4:	eorle	r2, ip, r0, lsl #24
   3eab8:	rscshi	pc, r4, r0, asr #5
   3eabc:	ldrbtmi	r4, [sp], #-3462	; 0xfffff27a
   3eac0:	vqrshl.s8	d19, d8, d2
   3eac4:	addsmi	r7, ip, #1006632960	; 0x3c000000
   3eac8:	ldmdavc	sl!, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
   3eacc:	ldrpl	pc, [ip], #-1444	; 0xfffffa5c
   3ead0:	blcs	bcaec <_ZdlPv@@Base+0x792fc>
   3ead4:	addsmi	r3, ip, #16, 24	; 0x1000
   3ead8:	vfma.f32	<illegal reg q14.5>, q11, q12
   3eadc:			; <UNDEFINED> instruction: 0xf1076967
   3eae0:	vmlal.s8	q8, d6, d8
   3eae4:	vst2.16	{d22,d24}, [pc :128], r6
   3eae8:			; <UNDEFINED> instruction: 0x4620767a
   3eaec:			; <UNDEFINED> instruction: 0xf7d34631
   3eaf0:	stmdacc	r1, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   3eaf4:	stmdacs	r8, {r2, r3, r9, sl, lr}
   3eaf8:	addshi	pc, r0, r0, lsl #4
   3eafc:			; <UNDEFINED> instruction: 0xf000e8df
   3eb00:	sbcgt	sp, r8, lr, asr #1
   3eb04:	mcrls	4, 5, fp, cr10, cr12, {5}
   3eb08:	blcs	107ed2c <_ZdlPv@@Base+0x103b53c>
   3eb0c:	stfcsd	f5, [r0], {92}	; 0x5c
   3eb10:	ldmdami	r2!, {r0, r2, r8, ip, lr, pc}^
   3eb14:	ldrbtmi	r2, [r8], #-816	; 0xfffffcd0
   3eb18:	svccc	0x0018f820
   3eb1c:	blle	1bf8960 <_ZdlPv@@Base+0x1bb5170>
   3eb20:	ldrbtmi	r4, [sl], #-2671	; 0xfffff591
   3eb24:	svcmi	0x006f3218
   3eb28:	strbmi	pc, [pc, #-1614]	; 3e4e2 <__printf_chk@plt+0x2c0b2>	; <UNPREDICTABLE>
   3eb2c:			; <UNDEFINED> instruction: 0xc1b8f8df
   3eb30:	strbvs	pc, [r4, #1732]	; 0x6c4	; <UNPREDICTABLE>
   3eb34:			; <UNDEFINED> instruction: 0x261a447f
   3eb38:	strd	r4, [r0], -ip
   3eb3c:	blx	fe99036e <_ZdlPv@@Base+0xfe94cb7e>
   3eb40:	stmiaeq	r9, {r2, r8}^
   3eb44:	tstmi	r1, r6, lsl #22	; <UNPREDICTABLE>
   3eb48:	stmdblt	r9, {r3, r6, r9, sl, fp, ip}
   3eb4c:	tstcs	sl, r9, lsl r0
   3eb50:	blcs	18854dc <_ZdlPv@@Base+0x1841cec>
   3eb54:	stmibne	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   3eb58:	str	pc, [r1], #-2949	; 0xfffff47b
   3eb5c:			; <UNDEFINED> instruction: 0xf81cbf08
   3eb60:	b	13feb68 <_ZdlPv@@Base+0x13bb378>
   3eb64:	svclt	0x001871e1
   3eb68:	bl	ff09e770 <_ZdlPv@@Base+0xff05af80>
   3eb6c:	ldrmi	r0, [r1], -r4, ror #9
   3eb70:	bleq	bcb7c <_ZdlPv@@Base+0x7938c>
   3eb74:	mvnle	r2, r0, lsl #24
   3eb78:	andvc	r4, ip, ip, asr fp
   3eb7c:	mrcvc	4, 0, r4, cr9, cr11, {3}
   3eb80:	svclt	0x0014292d
   3eb84:	tstcc	r9, #24, 6	; 0x60000000
   3eb88:	movwle	r4, #4755	; 0x1293
   3eb8c:	ldmdavc	r0, {r0, r1, r2, sp, lr, pc}
   3eb90:			; <UNDEFINED> instruction: 0xf8037819
   3eb94:			; <UNDEFINED> instruction: 0xf8020b01
   3eb98:	addsmi	r1, r3, #16384	; 0x4000
   3eb9c:	ldmdami	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, ip, lr, pc}^
   3eba0:	andscc	r4, r8, r8, ror r4
   3eba4:	stcge	7, cr14, [r4, #-300]	; 0xfffffed4
   3eba8:	strtmi	r4, [r8], -r1, lsr #12
   3ebac:	blx	19fabb8 <_ZdlPv@@Base+0x19b73c8>
   3ebb0:	ldmdami	r1, {r4, r6, r8, r9, fp, lr}^
   3ebb4:	ldmpl	r3!, {r0, r3, r5, r9, sl, lr}^
   3ebb8:			; <UNDEFINED> instruction: 0x461a4478
   3ebbc:			; <UNDEFINED> instruction: 0xf8f0f7e7
   3ebc0:			; <UNDEFINED> instruction: 0xf0044620
   3ebc4:	ldr	pc, [sl, -sp, lsl #27]!
   3ebc8:	sbccs	r4, r6, ip, asr #18
   3ebcc:			; <UNDEFINED> instruction: 0xf0004479
   3ebd0:	stmdami	fp, {r0, r1, r2, r3, r4, sl, fp, ip, sp, lr, pc}^
   3ebd4:	andscc	r4, r8, r8, ror r4
   3ebd8:	svcmi	0x004ae731
   3ebdc:			; <UNDEFINED> instruction: 0xe760447f
   3ebe0:	addcs	r4, r0, #4784128	; 0x490000
   3ebe4:	tstcs	r1, r1, lsl #8
   3ebe8:	movwls	r4, #1144	; 0x478
   3ebec:	ldreq	pc, [r8], #-256	; 0xffffff00
   3ebf0:	strtmi	r4, [r0], -r6, asr #22
   3ebf4:			; <UNDEFINED> instruction: 0xf7d3447b
   3ebf8:	strtmi	lr, [r0], -sl, ror #23
   3ebfc:	stmdbmi	r4, {r0, r1, r2, r3, r4, r8, r9, sl, sp, lr, pc}^
   3ec00:	rsbmi	r2, r4, #45	; 0x2d
   3ec04:			; <UNDEFINED> instruction: 0xf1014479
   3ec08:			; <UNDEFINED> instruction: 0x76080219
   3ec0c:	ldmvc	r9!, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}
   3ec10:	ldmdavc	sl!, {r0, r1, r3, r5, r9, sl, lr}
   3ec14:	blne	fcc28 <_ZdlPv@@Base+0xb9438>
   3ec18:	ldrmi	r7, [sp], -sl, rrx
   3ec1c:	movwcs	pc, #27529	; 0x6b89	; <UNPREDICTABLE>
   3ec20:	strbmi	r3, [r7, #-1794]	; 0xfffff8fe
   3ec24:	strbtvc	lr, [r6], pc, asr #20
   3ec28:	strteq	lr, [r3], r6, asr #23
   3ec2c:	svcge	0x005df47f
   3ec30:	movwcs	r4, #2104	; 0x838
   3ec34:	ldrbtmi	r7, [r8], #-43	; 0xffffffd5
   3ec38:	smlad	r0, r8, r0, r3
   3ec3c:	strcc	r7, [r4, #-2235]	; 0xfffff745
   3ec40:			; <UNDEFINED> instruction: 0xf805787a
   3ec44:			; <UNDEFINED> instruction: 0xf8053c03
   3ec48:			; <UNDEFINED> instruction: 0xf8052c04
   3ec4c:			; <UNDEFINED> instruction: 0xf8053c02
   3ec50:	strb	r3, [r3, r1, lsl #24]!
   3ec54:	strcc	r7, [r3, #-2235]	; 0xfffff745
   3ec58:			; <UNDEFINED> instruction: 0xf805787a
   3ec5c:			; <UNDEFINED> instruction: 0xf8053c02
   3ec60:			; <UNDEFINED> instruction: 0xf8052c03
   3ec64:	ldrb	r3, [r9, r1, lsl #24]
   3ec68:			; <UNDEFINED> instruction: 0x462b7879
   3ec6c:			; <UNDEFINED> instruction: 0xf80378ba
   3ec70:	rsbvc	r1, sl, r2, lsl #22
   3ec74:	bfi	r4, sp, #12, #6
   3ec78:			; <UNDEFINED> instruction: 0xf805787b
   3ec7c:	strb	r3, [sp, r1, lsl #22]
   3ec80:			; <UNDEFINED> instruction: 0x462b78b9
   3ec84:			; <UNDEFINED> instruction: 0xf803787a
   3ec88:	rsbvc	r1, sl, r2, lsl #22
   3ec8c:	bfi	r4, sp, (invalid: 12:5)
   3ec90:			; <UNDEFINED> instruction: 0xf80578bb
   3ec94:			; <UNDEFINED> instruction: 0xf8053b01
   3ec98:	strb	r3, [lr, r1, lsl #22]!
   3ec9c:			; <UNDEFINED> instruction: 0xe7ec78bb
   3eca0:			; <UNDEFINED> instruction: 0xe7f878bb
   3eca4:	eorcs	r4, sp, #28, 22	; 0x7000
   3eca8:	ldrbtmi	r4, [fp], #-612	; 0xfffffd9c
   3ecac:	ldreq	pc, [r9, #-259]	; 0xfffffefd
   3ecb0:	smlad	r6, sl, r6, r7
   3ecb4:	b	fe47cc08 <_ZdlPv@@Base+0xfe439418>
   3ecb8:	andeq	pc, r2, r8, asr #5
   3ecbc:	andeq	r0, r0, ip, ror r1
   3ecc0:	andeq	pc, r2, lr, lsr #5
   3ecc4:	andeq	r9, r0, r8, asr #24
   3ecc8:	muleq	r2, lr, r2
   3eccc:	andeq	r7, r3, r0, lsr #30
   3ecd0:	andeq	fp, r0, r4, lsl #24
   3ecd4:	andeq	fp, r0, r4, lsl #24
   3ecd8:	ldrdeq	r7, [r3], -lr
   3ecdc:	andeq	r7, r3, r6, lsl #29
   3ece0:	andeq	r7, r3, sl, ror lr
   3ece4:	andeq	fp, r0, r0, lsr #24
   3ece8:	andeq	fp, r0, ip, lsl ip
   3ecec:	andeq	r7, r3, r0, lsr #28
   3ecf0:	strdeq	r7, [r3], -ip
   3ecf4:	andeq	r0, r0, r8, asr #4
   3ecf8:	strdeq	fp, [r0], -r4
   3ecfc:	andeq	fp, r0, ip, lsl #22
   3ed00:	andeq	r7, r3, r8, asr #27
   3ed04:			; <UNDEFINED> instruction: 0x0000bab8
   3ed08:			; <UNDEFINED> instruction: 0x00037db4
   3ed0c:	muleq	r0, r8, sl
   3ed10:	muleq	r3, r8, sp
   3ed14:	andeq	r7, r3, r6, ror #26
   3ed18:	strdeq	r7, [r3], -r2
   3ed1c:	andcs	r4, r1, lr, lsr sl
   3ed20:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
   3ed24:	strdlt	fp, [r5], r0
   3ed28:	mrcmi	8, 1, r5, cr13, cr3, {6}
   3ed2c:	movwls	r6, #14363	; 0x381b
   3ed30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3ed34:	stc2	7, cr15, [ip, #-944]	; 0xfffffc50
   3ed38:	movwlt	r4, #1150	; 0x47e
   3ed3c:	ldmdami	r9!, {r0, r2, r9, sl, lr}
   3ed40:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   3ed44:			; <UNDEFINED> instruction: 0xf7d53098
   3ed48:	strmi	pc, [r4], -fp, lsl #19
   3ed4c:	eorle	r2, fp, r0, lsl #16
   3ed50:	stmdbge	r2, {r0, r1, fp, sp, lr}
   3ed54:			; <UNDEFINED> instruction: 0x479868db
   3ed58:	svcge	0x0001b9e8
   3ed5c:	andls	r4, r2, r2, lsl #12
   3ed60:			; <UNDEFINED> instruction: 0x46382175
   3ed64:	blx	ff47cd6a <_ZdlPv@@Base+0xff43957a>
   3ed68:	stmdavs	r3!, {r3, r6, r8, ip, sp, pc}
   3ed6c:	stmdbls	r1, {r5, r9, sl, lr}
   3ed70:			; <UNDEFINED> instruction: 0x47986a5b
   3ed74:	ldmpl	r3!, {r2, r3, r5, r8, r9, fp, lr}^
   3ed78:	blcs	5192ec <_ZdlPv@@Base+0x4d5afc>
   3ed7c:			; <UNDEFINED> instruction: 0xf7ebd035
   3ed80:	bmi	afe9c4 <_ZdlPv@@Base+0xabb1d4>
   3ed84:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
   3ed88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3ed8c:	subsmi	r9, sl, r3, lsl #22
   3ed90:	andlt	sp, r5, fp, lsr r1
   3ed94:	svcge	0x0001bdf0
   3ed98:	cmncs	r5, r2, lsl #20
   3ed9c:			; <UNDEFINED> instruction: 0xf7ff4638
   3eda0:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   3eda4:	strb	sp, [sl, r1, ror #3]!
   3eda8:	strmi	sl, [r2], -r1, lsl #30
   3edac:	cmncs	r5, r2
   3edb0:			; <UNDEFINED> instruction: 0xf7ff4638
   3edb4:	stmdacs	r0, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   3edb8:	andscs	sp, r8, r1, ror #1
   3edbc:	ldc2l	0, cr15, [r4], #16
   3edc0:			; <UNDEFINED> instruction: 0xf7d54604
   3edc4:	blmi	6fd298 <_ZdlPv@@Base+0x6b9aa8>
   3edc8:	ldmdami	sl, {r0, r4, r5, r9, sp}
   3edcc:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
   3edd0:	ldrbtmi	r7, [r8], #-546	; 0xfffffdde
   3edd4:	addscc	r3, r8, r8, lsl #6
   3edd8:	strtmi	r6, [r2], -r3, lsr #32
   3eddc:	stmib	r4, {r8, r9, sp}^
   3ede0:	cmnvs	r3, r3, lsl #6
   3ede4:			; <UNDEFINED> instruction: 0xf940f7d5
   3ede8:			; <UNDEFINED> instruction: 0xf7eae7bf
   3edec:	stmdacs	r0, {r0, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   3edf0:	ldrtmi	sp, [r8], -r5, asr #1
   3edf4:			; <UNDEFINED> instruction: 0xf7ff2175
   3edf8:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   3edfc:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r7, ip, lr, pc}
   3ee00:	stmdbls	r1, {r5, r9, sl, lr}
   3ee04:			; <UNDEFINED> instruction: 0x4798699b
   3ee08:			; <UNDEFINED> instruction: 0xf7d3e7b9
   3ee0c:	strtmi	lr, [r0], -r6, ror #19
   3ee10:	stc2l	0, cr15, [lr], #16
   3ee14:	stmib	r6!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3ee18:			; <UNDEFINED> instruction: 0x0002efbe
   3ee1c:	andeq	r0, r0, ip, ror r1
   3ee20:	andeq	lr, r2, r8, lsr #31
   3ee24:	andeq	r7, r3, sl, asr ip
   3ee28:	andeq	r0, r0, r0, lsr #5
   3ee2c:	andeq	lr, r2, sl, asr pc
   3ee30:	andeq	ip, r2, sl, ror r5
   3ee34:	andeq	r7, r3, sl, asr #23
   3ee38:	andcs	r4, r1, r9, asr #20
   3ee3c:	ldrbtmi	r4, [sl], #-2889	; 0xfffff4b7
   3ee40:	strdlt	fp, [r9], r0
   3ee44:	stclmi	8, cr5, [r8, #-844]	; 0xfffffcb4
   3ee48:	movwls	r6, #30747	; 0x781b
   3ee4c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3ee50:	ldc2l	7, cr15, [lr], #-944	; 0xfffffc50
   3ee54:	movtlt	r4, #33917	; 0x847d
   3ee58:	stmdami	r4, {r2, r9, sl, lr}^
   3ee5c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   3ee60:			; <UNDEFINED> instruction: 0xf7d53098
   3ee64:			; <UNDEFINED> instruction: 0x4606f8fd
   3ee68:	eorsle	r2, sl, r0, lsl #16
   3ee6c:	stmiapl	ip!, {r6, r8, r9, fp, lr}^
   3ee70:			; <UNDEFINED> instruction: 0xf7ea4620
   3ee74:	stmdbvs	r3!, {r0, r1, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   3ee78:	eorle	r2, r3, r2, lsl #22
   3ee7c:	stmiapl	pc!, {r0, r2, r3, r4, r5, r9, fp, lr}	; <UNPREDICTABLE>
   3ee80:	bcs	5cf70 <_ZdlPv@@Base+0x19780>
   3ee84:	strcs	sp, [r0, #-69]	; 0xffffffbb
   3ee88:	strcc	r4, [r1, #-1568]	; 0xfffff9e0
   3ee8c:	cdp2	7, 1, cr15, cr12, cr7, {7}
   3ee90:	bvc	919420 <_ZdlPv@@Base+0x8d5c30>
   3ee94:	svclt	0x00182a02
   3ee98:	ldclpl	3, cr2, [fp]
   3ee9c:	mvnsle	r2, r0, lsl #22
   3eea0:			; <UNDEFINED> instruction: 0x462a6833
   3eea4:	teqcs	r1, r0, lsr r6
   3eea8:			; <UNDEFINED> instruction: 0x479869db
   3eeac:	cdp2	7, 7, cr15, cr8, cr11, {7}
   3eeb0:	blmi	b5177c <_ZdlPv@@Base+0xb0df8c>
   3eeb4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3eeb8:	blls	218f28 <_ZdlPv@@Base+0x1d5738>
   3eebc:	qdaddle	r4, sl, r8
   3eec0:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   3eec4:	bvc	891b78 <_ZdlPv@@Base+0x84e388>
   3eec8:	ldclpl	8, cr5, [sl], #-956	; 0xfffffc44
   3eecc:	bicsle	r2, sl, r0, lsl #20
   3eed0:	bicseq	pc, r7, #1
   3eed4:			; <UNDEFINED> instruction: 0xd12b2b41
   3eed8:			; <UNDEFINED> instruction: 0x46306833
   3eedc:			; <UNDEFINED> instruction: 0x479869db
   3eee0:	andscs	lr, r8, r4, ror #15
   3eee4:	stc2l	0, cr15, [r0], #-16
   3eee8:			; <UNDEFINED> instruction: 0xf7d54606
   3eeec:	blmi	93d170 <_ZdlPv@@Base+0x8f9980>
   3eef0:	stmdami	r3!, {r0, r4, r5, r9, sp}
   3eef4:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
   3eef8:	ldrbtmi	r7, [r8], #-562	; 0xfffffdce
   3eefc:	addscc	r3, r8, r8, lsl #6
   3ef00:			; <UNDEFINED> instruction: 0x46326033
   3ef04:	stmib	r6, {r8, r9, sp}^
   3ef08:	cmnvs	r3, r3, lsl #6
   3ef0c:			; <UNDEFINED> instruction: 0xf8acf7d5
   3ef10:			; <UNDEFINED> instruction: 0xf023e7ac
   3ef14:	blcs	37fb5c <_ZdlPv@@Base+0x33c36c>
   3ef18:	blmi	6f3348 <_ZdlPv@@Base+0x6afb58>
   3ef1c:	andpl	pc, r0, pc, asr #8
   3ef20:	stmiapl	fp!, {r0, r3, r4, r8, fp, lr}^
   3ef24:			; <UNDEFINED> instruction: 0x461a4479
   3ef28:			; <UNDEFINED> instruction: 0xf7e69300
   3ef2c:			; <UNDEFINED> instruction: 0xe7bdff11
   3ef30:	stcge	6, cr4, [r2], {32}
   3ef34:	cdp2	7, 15, cr15, cr0, cr1, {7}
   3ef38:	strtmi	r4, [r0], -r1, lsl #12
   3ef3c:			; <UNDEFINED> instruction: 0xf88ef001
   3ef40:	ldmdami	r2, {r4, r8, r9, fp, lr}
   3ef44:	stmiapl	fp!, {r0, r5, r9, sl, lr}^
   3ef48:			; <UNDEFINED> instruction: 0x461a4478
   3ef4c:			; <UNDEFINED> instruction: 0xff28f7e6
   3ef50:			; <UNDEFINED> instruction: 0xf7d3e7ac
   3ef54:	ldrtmi	lr, [r0], -r2, asr #18
   3ef58:	mcrr2	0, 0, pc, sl, cr4	; <UNPREDICTABLE>
   3ef5c:	stmdb	r2, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3ef60:	andeq	lr, r2, r2, lsr #29
   3ef64:	andeq	r0, r0, ip, ror r1
   3ef68:	andeq	lr, r2, ip, lsl #29
   3ef6c:	andeq	r7, r3, lr, lsr fp
   3ef70:	andeq	r0, r0, r0, lsr #5
   3ef74:	andeq	r0, r0, r4, asr r2
   3ef78:	andeq	lr, r2, ip, lsr #28
   3ef7c:	andeq	ip, r2, r2, asr r4
   3ef80:	andeq	r7, r3, r2, lsr #21
   3ef84:	andeq	r0, r0, r8, asr #4
   3ef88:	ldrdeq	fp, [r0], -r4
   3ef8c:	ldrdeq	fp, [r0], -r0
   3ef90:	cfstr32mi	mvfx11, [r8], {16}
   3ef94:	ldrcc	r4, [r8], #1148	; 0x47c
   3ef98:			; <UNDEFINED> instruction: 0xf7d5e001
   3ef9c:	andcs	pc, r0, r9, lsl #17
   3efa0:	blx	ff5fcf5a <_ZdlPv@@Base+0xff5b976a>
   3efa4:	strtmi	r4, [r0], -r1, lsl #12
   3efa8:	mvnsle	r2, r0, lsl #18
   3efac:			; <UNDEFINED> instruction: 0x4010e8bd
   3efb0:	ldcllt	7, cr15, [r6, #940]!	; 0x3ac
   3efb4:	andeq	r7, r3, r8, lsl #20
   3efb8:	andcs	r4, r1, lr, lsl sl
   3efbc:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
   3efc0:	addlt	fp, sl, r0, ror r5
   3efc4:	mrcmi	8, 0, r5, cr13, cr3, {6}
   3efc8:	movwls	r6, #38939	; 0x981b
   3efcc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3efd0:	blx	feffcf8a <_ZdlPv@@Base+0xfefb979a>
   3efd4:	smclt	33870	; 0x844e
   3efd8:	andcs	r4, r1, r4, lsl #12
   3efdc:	blx	fee7cf96 <_ZdlPv@@Base+0xfee397a6>
   3efe0:	teqlt	r8, r5, lsl #12
   3efe4:			; <UNDEFINED> instruction: 0x46214816
   3efe8:	ldrbtmi	r4, [r8], #-1578	; 0xfffff9d6
   3efec:			; <UNDEFINED> instruction: 0xf7d53098
   3eff0:	cmplt	r8, fp, ror #16	; <UNPREDICTABLE>
   3eff4:	ldc2l	7, cr15, [r4, #940]	; 0x3ac
   3eff8:	blmi	411848 <_ZdlPv@@Base+0x3ce058>
   3effc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f000:	blls	299070 <_ZdlPv@@Base+0x255880>
   3f004:	tstle	r2, sl, asr r0
   3f008:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
   3f00c:	strtmi	sl, [r9], -r4, lsl #20
   3f010:	ldrmi	r9, [r0], -r3, lsl #4
   3f014:			; <UNDEFINED> instruction: 0xf822f001
   3f018:	stmdbmi	ip, {r0, r1, r3, r8, r9, fp, lr}
   3f01c:	addvs	pc, r0, pc, asr #8
   3f020:	ldmpl	r3!, {r0, r1, r9, fp, ip, pc}^
   3f024:	movwls	r4, #1145	; 0x479
   3f028:	cdp2	7, 9, cr15, cr2, cr6, {7}
   3f02c:			; <UNDEFINED> instruction: 0xf7d3e7e2
   3f030:	svclt	0x0000e8d4
   3f034:	andeq	lr, r2, r2, lsr #26
   3f038:	andeq	r0, r0, ip, ror r1
   3f03c:	andeq	lr, r2, ip, lsl #26
   3f040:			; <UNDEFINED> instruction: 0x000379b2
   3f044:	andeq	lr, r2, r4, ror #25
   3f048:	andeq	r0, r0, r8, asr #4
   3f04c:	muleq	r0, r0, sp
   3f050:	andcs	fp, r1, r0, lsl r5
   3f054:	blx	1f7d00e <_ZdlPv@@Base+0x1f3981e>
   3f058:	strmi	fp, [r4], -r0, ror #2
   3f05c:			; <UNDEFINED> instruction: 0xf7ec2001
   3f060:			; <UNDEFINED> instruction: 0x4602fb77
   3f064:	blmi	1ab52c <_ZdlPv@@Base+0x167d3c>
   3f068:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
   3f06c:	addseq	pc, r8, r3, lsl #2
   3f070:			; <UNDEFINED> instruction: 0xf80af7d5
   3f074:			; <UNDEFINED> instruction: 0x4010e8bd
   3f078:	ldclt	7, cr15, [r2, #940]	; 0x3ac
   3f07c:	andeq	r7, r3, r2, lsr r9
   3f080:	blmi	c91948 <_ZdlPv@@Base+0xc4e158>
   3f084:	svcmi	0x00f0e92d
   3f088:	addlt	r4, fp, sl, ror r4
   3f08c:	vmlage.f16	s8, s4, s31	; <UNPREDICTABLE>
   3f090:			; <UNDEFINED> instruction: 0xf8df58d3
   3f094:	ldrbtmi	fp, [r9], #-188	; 0xffffff44
   3f098:	ldrsbtge	pc, [r8], pc	; <UNPREDICTABLE>
   3f09c:			; <UNDEFINED> instruction: 0xf8df3198
   3f0a0:			; <UNDEFINED> instruction: 0x463090b8
   3f0a4:	ldmdavs	fp, {r0, r2, r3, r5, r8, sl, fp, lr}
   3f0a8:			; <UNDEFINED> instruction: 0xf04f9309
   3f0ac:	ldrbtmi	r0, [fp], #768	; 0x300
   3f0b0:			; <UNDEFINED> instruction: 0xffb8f7d4
   3f0b4:	movwcs	r4, #1149	; 0x47d
   3f0b8:	svcge	0x000144fa
   3f0bc:			; <UNDEFINED> instruction: 0x46e844f9
   3f0c0:	ands	r9, fp, r1, lsl #6
   3f0c4:	strtmi	sl, [r0], -r4, lsl #24
   3f0c8:			; <UNDEFINED> instruction: 0xffc8f000
   3f0cc:	strtmi	r4, [r1], -r4, lsr #22
   3f0d0:	stmiapl	ip!, {r4, r6, r9, sl, lr}^
   3f0d4:	strtmi	r4, [r2], -r3, lsr #12
   3f0d8:			; <UNDEFINED> instruction: 0xf824f001
   3f0dc:	stmdavs	r3, {fp, ip, pc}
   3f0e0:			; <UNDEFINED> instruction: 0x4798689b
   3f0e4:	strtmi	fp, [r3], -r0, lsr #2
   3f0e8:	strtmi	r4, [r1], -r2, lsr #12
   3f0ec:			; <UNDEFINED> instruction: 0xf81af001
   3f0f0:	strtmi	r4, [r2], -r3, lsr #12
   3f0f4:	strbmi	r4, [r8], -r1, lsr #12
   3f0f8:			; <UNDEFINED> instruction: 0xf814f001
   3f0fc:	ldrtmi	r4, [r9], -r2, asr #12
   3f100:			; <UNDEFINED> instruction: 0xf7d44630
   3f104:	cmplt	r8, pc, ror #30	; <UNPREDICTABLE>
   3f108:	stmdbcs	r0, {r0, r8, fp, ip, pc}
   3f10c:			; <UNDEFINED> instruction: 0x4659d1da
   3f110:	rscvc	pc, r2, pc, asr #8
   3f114:			; <UNDEFINED> instruction: 0xf97cf000
   3f118:	ldrb	r9, [r3, r1, lsl #18]
   3f11c:	stmiapl	fp!, {r0, r4, r8, r9, fp, lr}^
   3f120:			; <UNDEFINED> instruction: 0xf7d36818
   3f124:			; <UNDEFINED> instruction: 0xf7ebe942
   3f128:	bmi	43e61c <_ZdlPv@@Base+0x3fae2c>
   3f12c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   3f130:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3f134:	subsmi	r9, sl, r9, lsl #22
   3f138:	andlt	sp, fp, r2, lsl #2
   3f13c:	svchi	0x00f0e8bd
   3f140:	stmda	sl, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3f144:	andeq	lr, r2, r8, asr ip
   3f148:	andeq	r0, r0, ip, ror r1
   3f14c:	andeq	r7, r3, r6, lsl #18
   3f150:	andeq	fp, r0, sl, lsr #12
   3f154:	andeq	r9, r0, r8, lsr ip
   3f158:	andeq	r8, r0, r8, asr #4
   3f15c:	andeq	lr, r2, ip, lsr #24
   3f160:	andeq	r0, r0, r8, asr #4
   3f164:	andeq	r0, r0, r0, lsr r2
   3f168:			; <UNDEFINED> instruction: 0x0002ebb2
   3f16c:			; <UNDEFINED> instruction: 0x4604b510
   3f170:			; <UNDEFINED> instruction: 0xff5cf7d4
   3f174:	andcs	r4, r0, #5120	; 0x1400
   3f178:			; <UNDEFINED> instruction: 0x46202131
   3f17c:	eorvc	r4, r1, #2063597568	; 0x7b000000
   3f180:	rscvs	r3, r2, r8, lsr r3
   3f184:			; <UNDEFINED> instruction: 0x61226023
   3f188:	svclt	0x0000bd10
   3f18c:	andeq	lr, r2, r4, ror #18
   3f190:			; <UNDEFINED> instruction: 0x4604b510
   3f194:			; <UNDEFINED> instruction: 0xff4af7d4
   3f198:	andcs	r4, r0, #5120	; 0x1400
   3f19c:			; <UNDEFINED> instruction: 0x46202131
   3f1a0:	eorvc	r4, r1, #2063597568	; 0x7b000000
   3f1a4:	rscvs	r3, r2, r8, lsl #6
   3f1a8:	stmib	r4, {r0, r1, r5, sp, lr}^
   3f1ac:	lfmlt	f2, 4, [r0, #-16]
   3f1b0:	andeq	ip, r2, r8, lsr #3
   3f1b4:	addlt	fp, r3, r0, lsr r5
   3f1b8:	strmi	r4, [sp], -r4, lsl #12
   3f1bc:			; <UNDEFINED> instruction: 0xf7d49001
   3f1c0:	blmi	1fee9c <_ZdlPv@@Base+0x1bb6ac>
   3f1c4:			; <UNDEFINED> instruction: 0x46202231
   3f1c8:	ldrbtmi	r6, [fp], #-357	; 0xfffffe9b
   3f1cc:	teqcc	r8, #536870914	; 0x20000002
   3f1d0:	movwcs	r6, #35	; 0x23
   3f1d4:	movwcc	lr, #14788	; 0x39c4
   3f1d8:	ldclt	0, cr11, [r0, #-12]!
   3f1dc:	andeq	ip, r2, lr, ror r1
   3f1e0:	ldrblt	r4, [r0, #-2839]!	; 0xfffff4e9
   3f1e4:			; <UNDEFINED> instruction: 0x4605447b
   3f1e8:			; <UNDEFINED> instruction: 0xf103460e
   3f1ec:			; <UNDEFINED> instruction: 0x46290098
   3f1f0:			; <UNDEFINED> instruction: 0xff36f7d4
   3f1f4:	teqlt	r0, r4, lsl #12
   3f1f8:	ldrtmi	r6, [r1], -r3, lsr #16
   3f1fc:	pop	{r5, r9, sl, lr}
   3f200:	bvs	170f3c8 <_ZdlPv@@Base+0x16cbbd8>
   3f204:	andscs	r4, r8, r8, lsl r7
   3f208:	blx	ff3fb220 <_ZdlPv@@Base+0xff3b7a30>
   3f20c:			; <UNDEFINED> instruction: 0xf7d44604
   3f210:	blmi	37ee4c <_ZdlPv@@Base+0x33b65c>
   3f214:	stmdami	ip, {r0, r4, r5, r9, sp}
   3f218:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
   3f21c:	ldrbtmi	r7, [r8], #-546	; 0xfffffdde
   3f220:	addscc	r3, r8, r8, lsl #6
   3f224:	strtmi	r6, [r2], -r3, lsr #32
   3f228:	stmib	r4, {r8, r9, sp}^
   3f22c:	cmnvs	r3, r3, lsl #6
   3f230:			; <UNDEFINED> instruction: 0xff1af7d4
   3f234:	strtmi	lr, [r0], -r0, ror #15
   3f238:	blx	ff6fb250 <_ZdlPv@@Base+0xff6b7a60>
   3f23c:	svc	0x00d2f7d2
   3f240:			; <UNDEFINED> instruction: 0x000377b8
   3f244:	andeq	ip, r2, lr, lsr #2
   3f248:	andeq	r7, r3, lr, ror r7
   3f24c:	addlt	fp, sl, r0, ror r5
   3f250:	andls	r4, r3, r6, lsr #20
   3f254:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
   3f258:	stmdami	r6!, {r0, r1, r8, sl, fp, ip, pc}
   3f25c:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   3f260:	addscc	r4, r8, r9, lsr #12
   3f264:	movwls	r6, #38939	; 0x981b
   3f268:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3f26c:	mrc2	7, 7, pc, cr8, cr4, {6}
   3f270:	ldrbtmi	r4, [lr], #-3617	; 0xfffff1df
   3f274:	cmplt	r0, r4, lsl #12
   3f278:	blmi	791b00 <_ZdlPv@@Base+0x74e310>
   3f27c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3f280:	blls	2992f0 <_ZdlPv@@Base+0x255b00>
   3f284:	qsuble	r4, sl, sl
   3f288:	andlt	r4, sl, r0, lsr #12
   3f28c:	bge	16e854 <_ZdlPv@@Base+0x12b064>
   3f290:	andls	r4, r3, #42991616	; 0x2900000
   3f294:			; <UNDEFINED> instruction: 0xf0004610
   3f298:	blmi	6bee24 <_ZdlPv@@Base+0x67b634>
   3f29c:	vst2.8	{d20,d22}, [pc :64], r9
   3f2a0:	bls	1174a8 <_ZdlPv@@Base+0xd3cb8>
   3f2a4:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   3f2a8:			; <UNDEFINED> instruction: 0xf7e69300
   3f2ac:	andscs	pc, r8, r1, asr sp	; <UNPREDICTABLE>
   3f2b0:	blx	1efb2c8 <_ZdlPv@@Base+0x1eb7ad8>
   3f2b4:			; <UNDEFINED> instruction: 0xf7d44604
   3f2b8:	blmi	53eda4 <_ZdlPv@@Base+0x4fb5b4>
   3f2bc:	ldmdami	r3, {r0, r4, r5, r9, sp}
   3f2c0:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
   3f2c4:	ldrbtmi	r7, [r8], #-546	; 0xfffffdde
   3f2c8:	addscc	r3, r8, r8, lsl #6
   3f2cc:	strtmi	r6, [r2], -r3, lsr #32
   3f2d0:	stmib	r4, {r8, r9, sp}^
   3f2d4:	cmnvs	r3, r3, lsl #6
   3f2d8:	mcr2	7, 6, pc, cr6, cr4, {6}	; <UNPREDICTABLE>
   3f2dc:			; <UNDEFINED> instruction: 0xf7d2e7cc
   3f2e0:	qsub16mi	lr, r0, ip
   3f2e4:	blx	fe17b2fc <_ZdlPv@@Base+0xfe137b0c>
   3f2e8:	svc	0x007cf7d2
   3f2ec:	andeq	lr, r2, sl, lsl #21
   3f2f0:	andeq	r0, r0, ip, ror r1
   3f2f4:	andeq	r7, r3, lr, lsr r7
   3f2f8:	andeq	lr, r2, lr, ror #20
   3f2fc:	andeq	lr, r2, r4, ror #20
   3f300:	andeq	r0, r0, r8, asr #4
   3f304:	andeq	sl, r0, lr, lsl #22
   3f308:	andeq	ip, r2, r6, lsl #1
   3f30c:	ldrdeq	r7, [r3], -r6
   3f310:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
   3f314:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
   3f318:			; <UNDEFINED> instruction: 0xf7e54478
   3f31c:	ldmdbmi	r2, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   3f320:	ldrbtmi	r4, [r9], #-2066	; 0xfffff7ee
   3f324:			; <UNDEFINED> instruction: 0xf7e54478
   3f328:	ldmdbmi	r1, {r0, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   3f32c:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
   3f330:			; <UNDEFINED> instruction: 0xf7e54478
   3f334:	ldmdbmi	r0, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   3f338:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
   3f33c:			; <UNDEFINED> instruction: 0xf7e54478
   3f340:	stmdbmi	pc, {r0, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   3f344:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
   3f348:			; <UNDEFINED> instruction: 0xf7e54478
   3f34c:	stmdbmi	lr, {r0, r1, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   3f350:	pop	{r1, r2, r3, fp, lr}
   3f354:	ldrbtmi	r4, [r9], #-8
   3f358:			; <UNDEFINED> instruction: 0xf7e54478
   3f35c:	svclt	0x0000bcdf
   3f360:			; <UNDEFINED> instruction: 0xfffffc77
   3f364:	andeq	fp, r0, r4, lsr #8
   3f368:			; <UNDEFINED> instruction: 0xfffff9f7
   3f36c:	andeq	fp, r0, ip, lsl r4
   3f370:			; <UNDEFINED> instruction: 0xfffffb07
   3f374:	andeq	fp, r0, r4, lsl r4
   3f378:			; <UNDEFINED> instruction: 0xfffffc7b
   3f37c:	andeq	fp, r0, ip, lsl #8
   3f380:			; <UNDEFINED> instruction: 0xfffffd07
   3f384:	andeq	fp, r0, r4, lsl #8
   3f388:			; <UNDEFINED> instruction: 0xfffffd27
   3f38c:	strdeq	fp, [r0], -r8
   3f390:	ldrlt	r4, [r0, #-2820]	; 0xfffff4fc
   3f394:	movwcc	r4, #33915	; 0x847b
   3f398:	andvs	r4, r3, r4, lsl #12
   3f39c:	stc2	7, cr15, [r2], #848	; 0x350
   3f3a0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   3f3a4:	andeq	lr, r2, ip, asr #14
   3f3a8:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
   3f3ac:	movwcc	r4, #33915	; 0x847b
   3f3b0:	strmi	r6, [r4], -r3
   3f3b4:	ldc2	7, cr15, [r6], {212}	; 0xd4
   3f3b8:			; <UNDEFINED> instruction: 0xf0044620
   3f3bc:			; <UNDEFINED> instruction: 0x4620fa19
   3f3c0:			; <UNDEFINED> instruction: 0x4620bd10
   3f3c4:	blx	57b3dc <_ZdlPv@@Base+0x537bec>
   3f3c8:	svc	0x000cf7d2
   3f3cc:	andeq	lr, r2, r4, lsr r7
   3f3d0:	ldrlt	r4, [r0, #-2820]	; 0xfffff4fc
   3f3d4:	movwcc	r4, #33915	; 0x847b
   3f3d8:	andvs	r4, r3, r4, lsl #12
   3f3dc:	stc2	7, cr15, [r2], {212}	; 0xd4
   3f3e0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   3f3e4:	andeq	lr, r2, ip, lsl #14
   3f3e8:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
   3f3ec:	movwcc	r4, #33915	; 0x847b
   3f3f0:	strmi	r6, [r4], -r3
   3f3f4:	ldc2l	7, cr15, [r6], #-848	; 0xfffffcb0
   3f3f8:			; <UNDEFINED> instruction: 0xf0044620
   3f3fc:			; <UNDEFINED> instruction: 0x4620f9f9
   3f400:			; <UNDEFINED> instruction: 0x4620bd10
   3f404:			; <UNDEFINED> instruction: 0xf9f4f004
   3f408:	mcr	7, 7, pc, cr12, cr2, {6}	; <UNPREDICTABLE>
   3f40c:	strdeq	lr, [r2], -r4
   3f410:			; <UNDEFINED> instruction: 0x460bb530
   3f414:	addlt	r4, r3, pc, lsl #26
   3f418:	strmi	r4, [r4], -pc, lsl #20
   3f41c:	stmiapl	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}
   3f420:	orrslt	r6, sl, r2, lsl r8
   3f424:	tstls	r1, sp, lsl #16
   3f428:	stmdapl	sp!, {r0, r2, r3, r8, fp, lr}
   3f42c:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
   3f430:	cdp2	0, 4, cr15, cr0, cr5, {0}
   3f434:	stmdbmi	fp, {r0, r8, r9, fp, ip, pc}
   3f438:	stmdavs	r8!, {r1, r5, r9, sl, lr}
   3f43c:			; <UNDEFINED> instruction: 0xf0054479
   3f440:	stmdavs	r8!, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   3f444:	svc	0x00b0f7d2
   3f448:	mrc	7, 3, APSR_nzcv, cr8, cr2, {6}
   3f44c:	stmiapl	sp!, {r0, r1, r9, fp, lr}
   3f450:	svclt	0x0000e7f1
   3f454:	andeq	lr, r2, r4, asr #17
   3f458:	ldrdeq	r0, [r0], -ip
   3f45c:	andeq	r0, r0, r0, lsr r2
   3f460:	strdeq	r8, [r0], -ip
   3f464:	andeq	fp, r0, r8, lsl #7
   3f468:	mvnsmi	lr, sp, lsr #18
   3f46c:	svcmi	0x00202400
   3f470:	ldrbtmi	r2, [pc], #-769	; 3f478 <__printf_chk@plt+0x2d048>
   3f474:	strvc	pc, [r2, #1287]	; 0x507
   3f478:	blcc	13d59c <_ZdlPv@@Base+0xf9dac>
   3f47c:	rsbseq	pc, pc, #52	; 0x34
   3f480:	b	142c014 <_ZdlPv@@Base+0x13e8824>
   3f484:			; <UNDEFINED> instruction: 0xd1230844
   3f488:	mcr	7, 7, pc, cr14, cr2, {6}	; <UNPREDICTABLE>
   3f48c:	strmi	r6, [r6], -r3, lsl #16
   3f490:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
   3f494:	svclt	0x0058059a
   3f498:	strle	r7, [r5, #-44]	; 0xffffffd4
   3f49c:	mrc	7, 2, APSR_nzcv, cr4, cr2, {6}
   3f4a0:			; <UNDEFINED> instruction: 0xf8536803
   3f4a4:	eorvc	r3, fp, r4, lsr #32
   3f4a8:			; <UNDEFINED> instruction: 0xf8336833
   3f4ac:	ldrbeq	r3, [fp, #8]
   3f4b0:			; <UNDEFINED> instruction: 0xf7d2d518
   3f4b4:	strcc	lr, [r1, #-3986]	; 0xfffff06e
   3f4b8:			; <UNDEFINED> instruction: 0xf8536803
   3f4bc:	strcc	r3, [r1], #-36	; 0xffffffdc
   3f4c0:	rsbseq	pc, pc, #52	; 0x34
   3f4c4:	stmdaeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3f4c8:	svccc	0x0001f807
   3f4cc:	sbcsle	fp, fp, r3, ror #5
   3f4d0:			; <UNDEFINED> instruction: 0xf8053401
   3f4d4:			; <UNDEFINED> instruction: 0xf5b43b01
   3f4d8:			; <UNDEFINED> instruction: 0xf8077f80
   3f4dc:	bicle	r3, sp, r1, lsl #30
   3f4e0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3f4e4:	svcmi	0x0001f807
   3f4e8:	strcc	r3, [r1], #-1281	; 0xfffffaff
   3f4ec:	svclt	0x0000e7c6
   3f4f0:	andeq	r7, r3, sl, ror #11
   3f4f4:	movwcs	r1, #3650	; 0xe42
   3f4f8:	svccc	0x0001f802
   3f4fc:			; <UNDEFINED> instruction: 0xf5b33301
   3f500:	mvnsle	r7, r0, lsl #31
   3f504:	svclt	0x00004770
   3f508:	svclt	0x00004770
   3f50c:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
   3f510:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
   3f514:	addlt	fp, r3, r0, lsl #10
   3f518:			; <UNDEFINED> instruction: 0xf7ff9001
   3f51c:	stmdals	r1, {r0, r2, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   3f520:			; <UNDEFINED> instruction: 0xf85db003
   3f524:	ldrbmi	pc, [r0, -r4, lsl #22]!	; <UNPREDICTABLE>
   3f528:	andeq	r7, r3, lr, asr #10
   3f52c:	andeq	r0, r0, r0
   3f530:	svclt	0x00004770
   3f534:	andcs	fp, r0, #240, 8	; 0xf0000000
   3f538:	orrvs	r6, r2, pc, lsl #16
   3f53c:	ldmib	r1, {r1, r3, r7, r8, fp, sp, lr}^
   3f540:	orrvs	r6, r2, r1, lsl #10
   3f544:	andmi	lr, r3, #3424256	; 0x344000
   3f548:	strvc	lr, [r0], -r0, asr #19
   3f54c:	strpl	lr, [r2], #-2496	; 0xfffff640
   3f550:	ldflte	f6, [r0], #8
   3f554:	svclt	0x00004770
   3f558:	stmdavs	sl, {r0, r1, fp, sp, lr}
   3f55c:			; <UNDEFINED> instruction: 0xd10e4293
   3f560:	blcs	10e16c <_ZdlPv@@Base+0xca97c>
   3f564:	ldm	pc, {r1, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3f568:	andeq	pc, ip, #3
   3f56c:	stmdavs	r2, {r2, r3, r8, r9, fp, ip}^
   3f570:	addsmi	r6, sl, #4915200	; 0x4b0000
   3f574:	stmvs	r2, {r0, r1, r8, ip, lr, pc}
   3f578:	addsmi	r6, sl, #9109504	; 0x8b0000
   3f57c:	andcs	sp, r0, r7, lsl r0
   3f580:	stmdavs	r2, {r4, r5, r6, r8, r9, sl, lr}^
   3f584:	addsmi	r6, sl, #4915200	; 0x4b0000
   3f588:	stmvs	r2, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   3f58c:	addsmi	r6, sl, #9109504	; 0x8b0000
   3f590:	stmiavs	r0, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   3f594:	bne	ff0598c8 <_ZdlPv@@Base+0xff0160d8>
   3f598:			; <UNDEFINED> instruction: 0xf080fab0
   3f59c:	ldrbmi	r0, [r0, -r0, asr #18]!
   3f5a0:	stmdavs	fp, {r6, fp, sp, lr}^
   3f5a4:	blx	fec460ac <_ZdlPv@@Base+0xfec028bc>
   3f5a8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3f5ac:	stmiavs	r2, {r4, r5, r6, r8, r9, sl, lr}^
   3f5b0:	addsmi	r6, sl, #13303808	; 0xcb0000
   3f5b4:	stmdbvs	r0, {r0, r1, r5, r6, r7, r8, ip, lr, pc}
   3f5b8:	bne	ff0599ec <_ZdlPv@@Base+0xff0161fc>
   3f5bc:			; <UNDEFINED> instruction: 0xf080fab0
   3f5c0:	ldrbmi	r0, [r0, -r0, asr #18]!
   3f5c4:	ldrbmi	r2, [r0, -r1]!
   3f5c8:			; <UNDEFINED> instruction: 0xf7ffb508
   3f5cc:	blx	fec7f4e8 <_ZdlPv@@Base+0xfec3bcf8>
   3f5d0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   3f5d4:	svclt	0x0000bd08
   3f5d8:	ldmib	r0, {r0, r1, r9, sl, lr}^
   3f5dc:	andvs	r0, sl, r0, lsl #4
   3f5e0:	umaalvs	r6, sl, sl, r8
   3f5e4:	ldrdvs	r6, [sl], sl
   3f5e8:	sbcvs	r6, fp, fp, lsl r9
   3f5ec:	svclt	0x00004770
   3f5f0:	andvs	r2, r3, r0, lsl #6
   3f5f4:	svclt	0x00004770
   3f5f8:	strcs	fp, [r3], #-1040	; 0xfffffbf0
   3f5fc:			; <UNDEFINED> instruction: 0xf64f6004
   3f600:	adcmi	r7, r1, #-16777216	; 0xff000000
   3f604:	strtmi	fp, [r1], -r8, lsr #30
   3f608:	subvs	r4, r1, r2, lsr #5
   3f60c:	strtmi	fp, [r2], -r8, lsr #30
   3f610:	svclt	0x002842a3
   3f614:			; <UNDEFINED> instruction: 0xf85d4623
   3f618:	stmib	r0, {r2, r8, r9, fp, lr}^
   3f61c:	ldrbmi	r2, [r0, -r2, lsl #6]!
   3f620:	strcs	fp, [r1], #-1040	; 0xfffffbf0
   3f624:			; <UNDEFINED> instruction: 0xf64f6004
   3f628:	adcmi	r7, r1, #-16777216	; 0xff000000
   3f62c:	strtmi	fp, [r1], -r8, lsr #30
   3f630:	subvs	r4, r1, r2, lsr #5
   3f634:	strtmi	fp, [r2], -r8, lsr #30
   3f638:	svclt	0x002842a3
   3f63c:			; <UNDEFINED> instruction: 0xf85d4623
   3f640:	stmib	r0, {r2, r8, r9, fp, lr}^
   3f644:	ldrbmi	r2, [r0, -r2, lsl #6]!
   3f648:	strcs	fp, [r2], #-1072	; 0xfffffbd0
   3f64c:			; <UNDEFINED> instruction: 0xf64f6004
   3f650:	adcmi	r7, r1, #-16777216	; 0xff000000
   3f654:	svclt	0x00289d02
   3f658:	adcmi	r4, r2, #34603008	; 0x2100000
   3f65c:	strtmi	fp, [r2], -r8, lsr #30
   3f660:	stmib	r0, {r0, r1, r5, r7, r9, lr}^
   3f664:	svclt	0x00281201
   3f668:	adcmi	r4, ip, #36700160	; 0x2300000
   3f66c:	strtmi	fp, [ip], -r8, lsr #30
   3f670:	strcc	lr, [r3], #-2496	; 0xfffff640
   3f674:			; <UNDEFINED> instruction: 0x4770bc30
   3f678:	mvnsvc	pc, #82837504	; 0x4f00000
   3f67c:			; <UNDEFINED> instruction: 0xf04f4299
   3f680:	andvs	r0, r2, r4, lsl #4
   3f684:	ldrmi	fp, [r9], -r8, lsr #30
   3f688:	ldrbmi	r6, [r0, -r1, asr #32]!
   3f68c:	svcmi	0x00f0e92d
   3f690:	andvs	fp, r1, r3, lsl #1
   3f694:			; <UNDEFINED> instruction: 0xf8df7851
   3f698:	stmdbcs	r3!, {r5, r7, lr, pc}
   3f69c:	ldrbtmi	r9, [ip], #1
   3f6a0:	mrrcne	15, 1, fp, r7, cr5
   3f6a4:			; <UNDEFINED> instruction: 0xf04f1c97
   3f6a8:			; <UNDEFINED> instruction: 0xf04f0e02
   3f6ac:	blcs	42ec4 <__printf_chk@plt+0x30a94>
   3f6b0:	bmi	8f37a4 <_ZdlPv@@Base+0x8affb4>
   3f6b4:			; <UNDEFINED> instruction: 0xf85c2601
   3f6b8:	andcs	r8, r0, #2
   3f6bc:	ldmibcc	pc!, {r0, r1, r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3f6c0:			; <UNDEFINED> instruction: 0xf8194615
   3f6c4:	tsteq	r4, r1, lsl #30
   3f6c8:	eorseq	pc, r0, #164, 2	; 0x29
   3f6cc:	ldrsbtlt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   3f6d0:			; <UNDEFINED> instruction: 0xf818440a
   3f6d4:			; <UNDEFINED> instruction: 0xf1baa001
   3f6d8:	eorle	r0, r8, r0, lsl #30
   3f6dc:	andeq	pc, fp, ip, asr r8	; <UNPREDICTABLE>
   3f6e0:	andge	pc, r1, r0, lsl r8	; <UNPREDICTABLE>
   3f6e4:	svceq	0x0000f1ba
   3f6e8:			; <UNDEFINED> instruction: 0xf8dfd10d
   3f6ec:			; <UNDEFINED> instruction: 0xf1a4a058
   3f6f0:	strmi	r0, [sl], #-599	; 0xfffffda9
   3f6f4:			; <UNDEFINED> instruction: 0xf85c3c37
   3f6f8:			; <UNDEFINED> instruction: 0xf810000a
   3f6fc:			; <UNDEFINED> instruction: 0xf1baa001
   3f700:	andle	r0, r0, r0, lsl #30
   3f704:	strcc	r1, [r1, #-2146]	; 0xfffff79e
   3f708:	bicsle	r4, sl, lr, lsr #11
   3f70c:	svceq	0x0002f1be
   3f710:	bl	f3b1c <_ZdlPv@@Base+0xb032c>
   3f714:	stmdbls	r1, {r1, r9, sp}
   3f718:	strtmi	r4, [pc], #-670	; 3f720 <__printf_chk@plt+0x2d2f0>
   3f71c:	eorcs	pc, r6, r1, asr #16
   3f720:	andeq	pc, r1, #-2147483647	; 0x80000001
   3f724:	ldrmi	sp, [r6], -r1
   3f728:			; <UNDEFINED> instruction: 0xf04fe7c7
   3f72c:	ldrbmi	r0, [r0], -r1, lsl #20
   3f730:	pop	{r0, r1, ip, sp, pc}
   3f734:	svclt	0x00008ff0
   3f738:	andeq	lr, r2, r2, asr #12
   3f73c:			; <UNDEFINED> instruction: 0x000002bc
   3f740:	andeq	r0, r0, r4, asr r2
   3f744:	andeq	r0, r0, r8, lsr r2
   3f748:	strmi	r2, [sl], -r3, lsl #6
   3f74c:			; <UNDEFINED> instruction: 0xf7ff4619
   3f750:	svclt	0x0000bf9d
   3f754:	movwcs	r4, #13834	; 0x360a
   3f758:			; <UNDEFINED> instruction: 0xf7ff2101
   3f75c:	svclt	0x0000bf97
   3f760:	movwcs	r4, #17930	; 0x460a
   3f764:			; <UNDEFINED> instruction: 0xf7ff2102
   3f768:	svclt	0x0000bf91
   3f76c:	movwcs	r4, #5642	; 0x160a
   3f770:			; <UNDEFINED> instruction: 0xf7ff2104
   3f774:	svclt	0x0000bf8b
   3f778:	stmdavs	r4, {r4, r5, r6, r7, sl, ip, sp, pc}
   3f77c:	stccs	12, cr3, [r3], {1}
   3f780:	ldm	pc, {r0, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3f784:	strne	pc, [r8, #-4]
   3f788:	stmdavs	r0, {r3, r6, r9}^
   3f78c:			; <UNDEFINED> instruction: 0x6018bcf0
   3f790:	andvs	r6, r8, r0, lsl r0
   3f794:	stmdavs	r5, {r4, r5, r6, r8, r9, sl, lr}^
   3f798:	ldrbtvc	pc, [pc], #1615	; 3f7a0 <__printf_chk@plt+0x2d370>	; <UNPREDICTABLE>
   3f79c:	andvs	r1, sp, r5, ror #22
   3f7a0:	bne	18999ac <_ZdlPv@@Base+0x18561bc>
   3f7a4:	stmiavs	r2, {r0, r4, sp, lr}^
   3f7a8:	andsvs	r1, ip, r4, lsr #21
   3f7ac:			; <UNDEFINED> instruction: 0x4770bcf0
   3f7b0:			; <UNDEFINED> instruction: 0xf64f6905
   3f7b4:	stmdavs	r7, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp, lr}^
   3f7b8:	streq	pc, [r1], -r8, asr #4
   3f7bc:			; <UNDEFINED> instruction: 0x0c05eba4
   3f7c0:	streq	pc, [r0], -r8, asr #5
   3f7c4:			; <UNDEFINED> instruction: 0xf70cfb07
   3f7c8:	strgt	pc, [r7, -r6, lsr #23]
   3f7cc:	ldrbcc	lr, [r7, #2821]	; 0xb05
   3f7d0:	svclt	0x009442a5
   3f7d4:	blne	986570 <_ZdlPv@@Base+0x942d80>
   3f7d8:	stmdbvs	r1, {r0, r2, r3, sp, lr}
   3f7dc:	bne	1a199f8 <_ZdlPv@@Base+0x19d6208>
   3f7e0:			; <UNDEFINED> instruction: 0xf507fb05
   3f7e4:	strvc	pc, [r5, #-2982]	; 0xfffff45a
   3f7e8:	bicscc	lr, r5, r1, lsl #22
   3f7ec:	svclt	0x009442a1
   3f7f0:	blne	88617c <_ZdlPv@@Base+0x84298c>
   3f7f4:	ldmib	r0, {r0, r4, sp, lr}^
   3f7f8:	bne	1847c0c <_ZdlPv@@Base+0x180441c>
   3f7fc:	vqdmulh.s<illegal width 8>	d15, d0, d2
   3f800:	andeq	pc, r2, #169984	; 0x29800
   3f804:	sbcscc	lr, r2, #1024	; 0x400
   3f808:	svclt	0x009442a2
   3f80c:	blne	9462a4 <_ZdlPv@@Base+0x902ab4>
   3f810:	ldcllt	0, cr6, [r0], #112	; 0x70
   3f814:	stmdavs	r4, {r4, r5, r6, r8, r9, sl, lr}^
   3f818:	stmvs	r1, {r2, r3, sp, lr}
   3f81c:			; <UNDEFINED> instruction: 0x6011bcf0
   3f820:	andsvs	r6, sl, r2, asr #17
   3f824:	stmdbmi	r3, {r4, r5, r6, r8, r9, sl, lr}
   3f828:	addvc	pc, r0, pc, asr #8
   3f82c:	ldrbtmi	fp, [r9], #-3312	; 0xfffff310
   3f830:	stcllt	7, cr15, [lr, #1020]!	; 0x3fc
   3f834:	andeq	sl, r0, r2, asr #31
   3f838:	stmdavs	r4, {r4, r5, r6, r7, sl, ip, sp, pc}
   3f83c:	stccs	12, cr3, [r3], {1}
   3f840:	ldm	pc, {r0, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3f844:	movwne	pc, #45060	; 0xb004	; <UNPREDICTABLE>
   3f848:	stmdavs	r0, {r0, r1, r6, r9}^
   3f84c:			; <UNDEFINED> instruction: 0xf5c0bcf0
   3f850:	rscscc	r4, pc, pc, ror r0	; <UNPREDICTABLE>
   3f854:	andsvs	r6, r0, r8, lsl r0
   3f858:	ldrbmi	r6, [r0, -r8]!
   3f85c:	andvs	r6, ip, r4, asr #16
   3f860:	ldcllt	8, cr6, [r0], #516	; 0x204
   3f864:	stmiavs	r2, {r0, r4, sp, lr}^
   3f868:			; <UNDEFINED> instruction: 0x4770601a
   3f86c:			; <UNDEFINED> instruction: 0xf64f6905
   3f870:	stmdavs	r7, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp, lr}^
   3f874:	streq	pc, [r1], -r8, asr #4
   3f878:			; <UNDEFINED> instruction: 0x0c05eba4
   3f87c:	streq	pc, [r0], -r8, asr #5
   3f880:			; <UNDEFINED> instruction: 0xf70cfb07
   3f884:	strgt	pc, [r7, -r6, lsr #23]
   3f888:	ldrbcc	lr, [r7, #2821]	; 0xb05
   3f88c:	svclt	0x002842a5
   3f890:	andvs	r4, sp, r5, lsr #12
   3f894:	stmvs	r5, {r0, r8, fp, sp, lr}
   3f898:	blx	18623e <_ZdlPv@@Base+0x142a4e>
   3f89c:	blx	fe9fccc2 <_ZdlPv@@Base+0xfe9b94d2>
   3f8a0:	bl	9ccbc <_ZdlPv@@Base+0x594cc>
   3f8a4:	adcmi	r3, r1, #1073741877	; 0x40000035
   3f8a8:	strtmi	fp, [r1], -r8, lsr #30
   3f8ac:	ldmib	r0, {r0, r4, sp, lr}^
   3f8b0:	bne	fe8440c4 <_ZdlPv@@Base+0xfe8008d4>
   3f8b4:			; <UNDEFINED> instruction: 0xf100fb01
   3f8b8:	smlatbeq	r1, r6, fp, pc	; <UNPREDICTABLE>
   3f8bc:	sbcscc	lr, r1, #2048	; 0x800
   3f8c0:	svclt	0x002842a2
   3f8c4:	andsvs	r4, sl, r2, lsr #12
   3f8c8:			; <UNDEFINED> instruction: 0x4770bcf0
   3f8cc:			; <UNDEFINED> instruction: 0xf64f6845
   3f8d0:	blne	199ccd4 <_ZdlPv@@Base+0x19594e4>
   3f8d4:	stmvs	r1, {r0, r2, r3, sp, lr}
   3f8d8:	andsvs	r1, r1, r1, ror #20
   3f8dc:	bne	fe959bec <_ZdlPv@@Base+0xfe9163fc>
   3f8e0:	ldcllt	0, cr6, [r0], #112	; 0x70
   3f8e4:	stmdbmi	r3, {r4, r5, r6, r8, r9, sl, lr}
   3f8e8:	andsne	pc, pc, r0, asr #4
   3f8ec:	ldrbtmi	fp, [r9], #-3312	; 0xfffff310
   3f8f0:	stclt	7, cr15, [lr, #1020]	; 0x3fc
   3f8f4:	andeq	sl, r0, r2, lsl #30
   3f8f8:	mvnsmi	lr, #737280	; 0xb4000
   3f8fc:	stmdavs	r0, {r2, r9, sl, lr}
   3f900:			; <UNDEFINED> instruction: 0xf8dd460d
   3f904:	ldrmi	r8, [r6], -r0, lsr #32
   3f908:	ldrmi	r3, [pc], -r1, lsl #16
   3f90c:	vadd.i8	d2, d0, d3
   3f910:	ldm	pc, {r0, r1, r2, r4, r7, pc}^	; <UNPREDICTABLE>
   3f914:	cdpcc	0, 0, cr15, cr14, cr0, {0}
   3f918:	movwcs	r0, #585	; 0x249
   3f91c:	eorsvs	r6, r3, fp, lsr r0
   3f920:	stmdavs	r3!, {r0, r1, r3, sp, lr}^
   3f924:	cmnmi	pc, #817889280	; 0x30c00000	; <UNPREDICTABLE>
   3f928:			; <UNDEFINED> instruction: 0xf8c833ff
   3f92c:	pop	{ip, sp}
   3f930:	ldmib	r4, {r3, r4, r5, r6, r7, r8, r9, pc}^
   3f934:			; <UNDEFINED> instruction: 0xf64f2002
   3f938:	stmdavs	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr}^
   3f93c:	svclt	0x00284293
   3f940:	addsmi	r4, r8, #19922944	; 0x1300000
   3f944:	ldrmi	fp, [r8], -r8, lsr #30
   3f948:			; <UNDEFINED> instruction: 0xf8c84548
   3f94c:	rsbsle	r0, r0, r0
   3f950:	bl	fea99ae4 <_ZdlPv@@Base+0xfea562f4>
   3f954:	bne	63fd5c <_ZdlPv@@Base+0x5fc56c>
   3f958:	andmi	lr, r0, r0, asr #23
   3f95c:	ldc	7, cr15, [ip], {210}	; 0xd2
   3f960:			; <UNDEFINED> instruction: 0xf8d86028
   3f964:	stmiavs	r0!, {ip, sp}
   3f968:	smlatbeq	r3, r9, fp, lr
   3f96c:	bl	ff046474 <_ZdlPv@@Base+0xff002c84>
   3f970:			; <UNDEFINED> instruction: 0xf7d24000
   3f974:	mlasvs	r0, r2, ip, lr
   3f978:	ldrdcc	pc, [r0], -r8
   3f97c:	bl	fea99d04 <_ZdlPv@@Base+0xfea56514>
   3f980:	bne	ff03fd94 <_ZdlPv@@Base+0xfeffc5a4>
   3f984:	andmi	lr, r0, r0, asr #23
   3f988:	stc	7, cr15, [r6], {210}	; 0xd2
   3f98c:	pop	{r3, r4, r5, sp, lr}
   3f990:	stmdavs	r3!, {r3, r4, r5, r6, r7, r8, r9, pc}^
   3f994:	stmiavs	r3!, {r0, r1, r3, sp, lr}
   3f998:	stmiavs	r3!, {r0, r1, r4, r5, sp, lr}^
   3f99c:	stmdbvs	r3!, {r0, r1, r3, r4, r5, sp, lr}
   3f9a0:	andcc	pc, r0, r8, asr #17
   3f9a4:	mvnshi	lr, #12386304	; 0xbd0000
   3f9a8:	andne	lr, r2, #212, 18	; 0x350000
   3f9ac:	ldmibvc	pc!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3f9b0:	bl	fea99b44 <_ZdlPv@@Base+0xfea56354>
   3f9b4:	bl	fea7fdc0 <_ZdlPv@@Base+0xfea3c5d0>
   3f9b8:	bl	fea801c8 <_ZdlPv@@Base+0xfea3c9d8>
   3f9bc:	addsmi	r0, r9, #201326592	; 0xc000000
   3f9c0:	ldrmi	fp, [r9], -r8, lsr #30
   3f9c4:	svclt	0x0028428a
   3f9c8:	strbmi	r4, [sl, #-1546]	; 0xfffff9f6
   3f9cc:	andcs	pc, r0, r8, asr #17
   3f9d0:	stmdavs	r0!, {r0, r1, r2, r3, r5, ip, lr, pc}^
   3f9d4:	smlatbeq	r2, r9, fp, lr
   3f9d8:	mvnsvc	pc, #1862270976	; 0x6f000000
   3f9dc:	bl	fe850a24 <_ZdlPv@@Base+0xfe80d234>
   3f9e0:			; <UNDEFINED> instruction: 0xf5a04000
   3f9e4:	ldrmi	r3, [r8], #-255	; 0xffffff01
   3f9e8:	mrrc	7, 13, pc, r6, cr2	; <UNPREDICTABLE>
   3f9ec:	rscsvc	pc, pc, #1862270976	; 0x6f000000
   3f9f0:	stmiavs	r3!, {r3, r5, sp, lr}
   3f9f4:	ldrdeq	pc, [r0], -r8
   3f9f8:	smlatbeq	r0, r9, fp, lr
   3f9fc:	bl	fe850a64 <_ZdlPv@@Base+0xfe80d274>
   3fa00:			; <UNDEFINED> instruction: 0xf5a04000
   3fa04:	ldrmi	r3, [r0], #-255	; 0xffffff01
   3fa08:	mcrr	7, 13, pc, r6, cr2	; <UNPREDICTABLE>
   3fa0c:	stmiavs	r3!, {r4, r5, sp, lr}^
   3fa10:	ldrbtvc	pc, [pc], #1135	; 3fa18 <__printf_chk@plt+0x2d5e8>	; <UNPREDICTABLE>
   3fa14:	ldrdeq	pc, [r0], -r8
   3fa18:	smlatbeq	r0, r9, fp, lr
   3fa1c:	bl	fe850a84 <_ZdlPv@@Base+0xfe80d294>
   3fa20:			; <UNDEFINED> instruction: 0xf5a04000
   3fa24:	strtmi	r3, [r0], #-255	; 0xffffff01
   3fa28:	ldc	7, cr15, [r6], #-840	; 0xfffffcb8
   3fa2c:	pop	{r3, r4, r5, sp, lr}
   3fa30:			; <UNDEFINED> instruction: 0xf64f83f8
   3fa34:	strdvs	r7, [fp], -pc	; <UNPREDICTABLE>
   3fa38:	eorsvs	r6, fp, r3, lsr r0
   3fa3c:	mvnshi	lr, #12386304	; 0xbd0000
   3fa40:	vmla.i8	d20, d0, d3
   3fa44:	pop	{r0, r4, r6, ip}
   3fa48:	ldrbtmi	r4, [r9], #-1016	; 0xfffffc08
   3fa4c:	stcllt	7, cr15, [r0], #1020	; 0x3fc
   3fa50:	andeq	sl, r0, r6, lsr #27
   3fa54:	ldrbtlt	r6, [r0], #-2051	; 0xfffff7fd
   3fa58:	blcs	10e664 <_ZdlPv@@Base+0xcae74>
   3fa5c:	ldm	pc, {r1, r2, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3fa60:	andcs	pc, r6, r3
   3fa64:	stmdavs	r3, {r1, r2, r3, r4, r5, r9}^
   3fa68:	andvs	fp, fp, r0, ror ip
   3fa6c:	stmvs	r5, {r4, r5, r6, r8, r9, sl, lr}
   3fa70:	strbcs	pc, [r3], #576	; 0x240	; <UNPREDICTABLE>
   3fa74:	ldrbcs	r6, [lr], r3, asr #16
   3fa78:	blx	159d8a <_ZdlPv@@Base+0x11659a>
   3fa7c:	strbcs	pc, [r7, #-5]	; <UNPREDICTABLE>
   3fa80:	movweq	pc, #15110	; 0x3b06	; <UNPREDICTABLE>
   3fa84:	ldrbpl	pc, [r3], #1604	; 0x644	; <UNPREDICTABLE>
   3fa88:	strbteq	pc, [r2], #-705	; 0xfffffd3f	; <UNPREDICTABLE>
   3fa8c:	rscsvc	pc, pc, pc, asr #12
   3fa90:	movwcc	pc, #11013	; 0x2b05	; <UNPREDICTABLE>
   3fa94:	movwcs	pc, #15268	; 0x3ba4	; <UNPREDICTABLE>
   3fa98:	bl	fe86ec60 <_ZdlPv@@Base+0xfe82b470>
   3fa9c:	mulvs	fp, r3, r3
   3faa0:	stmvs	r4, {r4, r5, r6, r8, r9, sl, lr}
   3faa4:	biccs	pc, r3, #64, 4
   3faa8:	ldrbcs	r6, [lr, #2114]	; 0x842
   3faac:	blx	1093d2 <_ZdlPv@@Base+0xc5be2>
   3fab0:	stmiavs	r4, {r2, r8, r9, ip, sp, lr, pc}^
   3fab4:	andcc	pc, r2, #5120	; 0x1400
   3fab8:	ldrbpl	pc, [r3, #1604]	; 0x644	; <UNPREDICTABLE>
   3fabc:	strbeq	pc, [r2, #-705]!	; 0xfffffd3f	; <UNPREDICTABLE>
   3fac0:			; <UNDEFINED> instruction: 0xf64f6903
   3fac4:	bne	ff11bec8 <_ZdlPv@@Base+0xff0d86d8>
   3fac8:	andcs	pc, r4, #6144	; 0x1800
   3facc:	andmi	pc, r2, #168960	; 0x29400
   3fad0:	bl	fe86ec98 <_ZdlPv@@Base+0xfe82b4a8>
   3fad4:	blx	104526 <_ZdlPv@@Base+0xc0d36>
   3fad8:	andvs	pc, fp, r2, lsl #6
   3fadc:	stmvs	r6, {r4, r5, r6, r8, r9, sl, lr}
   3fae0:	strbcs	pc, [r3], #576	; 0x240	; <UNPREDICTABLE>
   3fae4:	ldrbcs	r6, [lr, #2115]	; 0x843
   3fae8:	blx	159dfa <_ZdlPv@@Base+0x11660a>
   3faec:	strbcs	pc, [r7], #-6	; <UNPREDICTABLE>
   3faf0:	movweq	pc, #15109	; 0x3b05	; <UNPREDICTABLE>
   3faf4:	sbcspl	pc, r3, r4, asr #12
   3faf8:	rsbeq	pc, r2, r1, asr #5
   3fafc:	movwcc	pc, #11012	; 0x2b04	; <UNPREDICTABLE>
   3fb00:	blx	fe86ecca <_ZdlPv@@Base+0xfe82b4da>
   3fb04:	ldmibeq	fp, {r0, r1, r8, r9, sp}
   3fb08:	ldrbmi	r6, [r0, -fp]!
   3fb0c:	vst2.8	{d20,d22}, [pc], r3
   3fb10:	ldcllt	0, cr7, [r0], #-724	; 0xfffffd2c
   3fb14:			; <UNDEFINED> instruction: 0xf7ff4479
   3fb18:	svclt	0x0000bc7b
   3fb1c:	ldrdeq	sl, [r0], -ip
   3fb20:			; <UNDEFINED> instruction: 0x4604b530
   3fb24:	andscs	fp, lr, r9, lsl #1
   3fb28:	b	ffefda78 <_ZdlPv@@Base+0xffeba288>
   3fb2c:	strmi	r6, [r5], -r3, lsr #16
   3fb30:	stmdale	r5!, {r2, r8, r9, fp, sp}
   3fb34:			; <UNDEFINED> instruction: 0xf003e8df
   3fb38:	stclvs	3, cr0, [r2, #-232]	; 0xffffff18
   3fb3c:	ldc	0, cr0, [r4, #156]	; 0x9c
   3fb40:	andscs	r4, lr, #12288	; 0x3000
   3fb44:	tstcs	r1, ip, lsr fp
   3fb48:	bpl	fb1a0 <_ZdlPv@@Base+0xb79b0>
   3fb4c:	mrc	4, 5, r4, cr8, cr11, {3}
   3fb50:	vldr	d4, [r4, #272]	; 0x110
   3fb54:	strtmi	r6, [r8], -r1, lsl #20
   3fb58:	blvc	dbb1dc <_ZdlPv@@Base+0xd779ec>
   3fb5c:	blpl	11bb644 <_ZdlPv@@Base+0x1177e54>
   3fb60:	blvs	11fb648 <_ZdlPv@@Base+0x11b7e58>
   3fb64:	blcc	23b57c <_ZdlPv@@Base+0x1f7d8c>
   3fb68:	blmi	23b584 <_ZdlPv@@Base+0x1f7d94>
   3fb6c:	blpl	23b58c <_ZdlPv@@Base+0x1f7d9c>
   3fb70:	blcc	17b1ac <_ZdlPv@@Base+0x1379bc>
   3fb74:	blmi	fb1b0 <_ZdlPv@@Base+0xb79c0>
   3fb78:	blpl	7b1b4 <_ZdlPv@@Base+0x379c4>
   3fb7c:	stc	7, cr15, [r6], #-840	; 0xfffffcb8
   3fb80:	andlt	r4, r9, r8, lsr #12
   3fb84:	ldc	13, cr11, [r4, #192]	; 0xc0
   3fb88:	andscs	r7, lr, #4096	; 0x1000
   3fb8c:	tstcs	r1, fp, lsr #22
   3fb90:	blpl	a3b214 <_ZdlPv@@Base+0x9f7a24>
   3fb94:	mrc	4, 5, r4, cr8, cr11, {3}
   3fb98:			; <UNDEFINED> instruction: 0xee877b47
   3fb9c:	vstr	d6, [sp, #20]
   3fba0:			; <UNDEFINED> instruction: 0xf7d26b00
   3fba4:			; <UNDEFINED> instruction: 0x4628ec14
   3fba8:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   3fbac:	ldrbtmi	r4, [fp], #-2852	; 0xfffff4dc
   3fbb0:	eorvs	ip, r8, r3, lsl #22
   3fbb4:	rsbvs	r4, r9, r8, lsr #12
   3fbb8:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   3fbbc:	bcc	17b214 <_ZdlPv@@Base+0x137a24>
   3fbc0:	blmi	848440 <_ZdlPv@@Base+0x804c50>
   3fbc4:	ldfs	f2, [r4, #4]
   3fbc8:	ldrbtmi	r4, [fp], #-2563	; 0xfffff5fd
   3fbcc:	bpl	fb224 <_ZdlPv@@Base+0xb7a34>
   3fbd0:	bvs	bb228 <_ZdlPv@@Base+0x77a38>
   3fbd4:	blcc	113b6bc <_ZdlPv@@Base+0x10f7ecc>
   3fbd8:	blvc	5bb25c <_ZdlPv@@Base+0x577a6c>
   3fbdc:	blvs	11fb6c4 <_ZdlPv@@Base+0x11b7ed4>
   3fbe0:	blmi	117b6c8 <_ZdlPv@@Base+0x1137ed8>
   3fbe4:	blpl	11bb6cc <_ZdlPv@@Base+0x1177edc>
   3fbe8:	blcs	23b5fc <_ZdlPv@@Base+0x1f7e0c>
   3fbec:	blcc	23b604 <_ZdlPv@@Base+0x1f7e14>
   3fbf0:	blmi	23b60c <_ZdlPv@@Base+0x1f7e1c>
   3fbf4:	blpl	23b614 <_ZdlPv@@Base+0x1f7e24>
   3fbf8:	blcs	1fb234 <_ZdlPv@@Base+0x1b7a44>
   3fbfc:	blcc	17b238 <_ZdlPv@@Base+0x137a48>
   3fc00:	blmi	fb23c <_ZdlPv@@Base+0xb7a4c>
   3fc04:	blpl	7b240 <_ZdlPv@@Base+0x37a50>
   3fc08:	bl	ff87db58 <_ZdlPv@@Base+0xff83a368>
   3fc0c:	andlt	r4, r9, r8, lsr #12
   3fc10:	ldc	13, cr11, [r4, #192]	; 0xc0
   3fc14:	andscs	r4, lr, #12288	; 0x3000
   3fc18:	tstcs	r1, fp, lsl #22
   3fc1c:	bpl	fb274 <_ZdlPv@@Base+0xb7a84>
   3fc20:	mrc	4, 5, r4, cr8, cr11, {3}
   3fc24:	vldr	d4, [r4, #272]	; 0x110
   3fc28:	ldr	r6, [r4, r1, lsl #20]
   3fc2c:	andhi	pc, r0, pc, lsr #7
   3fc30:	andeq	r0, r0, r0
   3fc34:	rscmi	pc, pc, r0, ror #31
   3fc38:	andeq	sl, r0, r0, ror #25
   3fc3c:	ldrdeq	sl, [r0], -r0
   3fc40:	andeq	r9, r0, r2, asr fp
   3fc44:	andeq	sl, r0, sl, ror ip
   3fc48:	strdeq	sl, [r0], -r4
   3fc4c:	svcmi	0x00f0e92d
   3fc50:	stmibmi	r3, {r0, r3, r7, ip, sp, pc}
   3fc54:	stmmi	r3, {sl, sp}
   3fc58:	stceq	0, cr15, [r1], {79}	; 0x4f
   3fc5c:	ldrbtmi	r4, [r9], #-2946	; 0xfffff47e
   3fc60:	ldrbtmi	r4, [r8], #-3458	; 0xfffff27e
   3fc64:	andlt	pc, r8, #14614528	; 0xdf0000
   3fc68:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
   3fc6c:	ldrbtmi	r9, [fp], #1287	; 0x507
   3fc70:	andvc	pc, r4, #268435456	; 0x10000000
   3fc74:			; <UNDEFINED> instruction: 0xf50b4f7f
   3fc78:	andls	r7, r2, #532480	; 0x82000
   3fc7c:	andvc	pc, r4, #0, 4
   3fc80:			; <UNDEFINED> instruction: 0xf6039203
   3fc84:	blls	20049c <_ZdlPv@@Base+0x1bccac>
   3fc88:			; <UNDEFINED> instruction: 0xf50b447f
   3fc8c:			; <UNDEFINED> instruction: 0xf50b7601
   3fc90:	vmla.i8	<illegal reg q3.5>, <illegal reg q5.5>, <illegal reg q0.5>
   3fc94:	vrshl.s8	d4, d4, d11
   3fc98:			; <UNDEFINED> instruction: 0xf6035804
   3fc9c:	strls	r1, [r6, -r4, lsl #6]
   3fca0:	vhsub.s8	d9, d11, d4
   3fca4:	movwls	r6, #22276	; 0x5704
   3fca8:	blgt	13dddc <_ZdlPv@@Base+0xfa5ec>
   3fcac:			; <UNDEFINED> instruction: 0xf0349700
   3fcb0:	cmnle	ip, pc, ror r3
   3fcb4:			; <UNDEFINED> instruction: 0xf7d29101
   3fcb8:	stmdbls	r1, {r3, r4, r6, r7, r9, fp, sp, lr, pc}
   3fcbc:	stmdavs	r2, {r0, r1, r5, r6}
   3fcc0:	andscs	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
   3fcc4:	addvs	pc, r0, #301989888	; 0x12000000
   3fcc8:	andcs	fp, r1, #28, 30	; 0x70
   3fccc:	andcs	pc, r0, sl, lsl #17
   3fcd0:			; <UNDEFINED> instruction: 0xf88ad101
   3fcd4:	stmdavs	r2, {sp}
   3fcd8:			; <UNDEFINED> instruction: 0xf4125ad2
   3fcdc:	svclt	0x000e7280
   3fce0:	andcs	r7, r1, #50	; 0x32
   3fce4:	stmdavs	r2, {r1, r4, r5, ip, sp, lr}
   3fce8:			; <UNDEFINED> instruction: 0xf4125ad2
   3fcec:	svclt	0x000e7200
   3fcf0:	andcs	pc, r0, r9, lsl #17
   3fcf4:			; <UNDEFINED> instruction: 0xf8892201
   3fcf8:			; <UNDEFINED> instruction: 0xf1a42000
   3fcfc:	bcs	2805c4 <_ZdlPv@@Base+0x23cdd4>
   3fd00:	adchi	pc, sl, r0, asr #4
   3fd04:	eorvc	r2, sl, r0, lsl #4
   3fd08:	bpl	ff4d9d18 <_ZdlPv@@Base+0xff496528>
   3fd0c:	addpl	pc, r0, #301989888	; 0x12000000
   3fd10:	addhi	pc, sp, r0, asr #32
   3fd14:	ldrdgt	pc, [r0, #-143]!	; 0xffffff71
   3fd18:	vqshl.s8	q2, q14, q14
   3fd1c:			; <UNDEFINED> instruction: 0xf80c7c04
   3fd20:	stmdavs	r2, {r2, sp}
   3fd24:			; <UNDEFINED> instruction: 0xf4125ad2
   3fd28:			; <UNDEFINED> instruction: 0xf0405200
   3fd2c:			; <UNDEFINED> instruction: 0xf8888089
   3fd30:	stmdavs	r2, {sp}
   3fd34:			; <UNDEFINED> instruction: 0xf0125ad2
   3fd38:	cmnle	ip, r4, lsl #4
   3fd3c:	teqgt	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   3fd40:			; <UNDEFINED> instruction: 0xf60c44fc
   3fd44:			; <UNDEFINED> instruction: 0xf80c0c04
   3fd48:	stmdavs	r2, {r2, sp}
   3fd4c:			; <UNDEFINED> instruction: 0xf0125ad2
   3fd50:	cmnle	r8, r8, lsl #4
   3fd54:	eorsvc	r9, sl, r0, lsl #30
   3fd58:	bpl	ff4d9d68 <_ZdlPv@@Base+0xff496578>
   3fd5c:	cfstrsmi	mvf15, [r0], {18}
   3fd60:			; <UNDEFINED> instruction: 0xf8dfd14a
   3fd64:	ldrbtmi	lr, [lr], #284	; 0x11c
   3fd68:	andne	pc, r4, #14680064	; 0xe00000
   3fd6c:	andgt	pc, r4, r2, lsl #16
   3fd70:	cdppl	8, 13, cr6, cr2, cr2, {0}
   3fd74:	svclt	0x00a42a00
   3fd78:	cfmadd32cs	mvax0, mvfx15, mvfx4, mvfx14
   3fd7c:	andgt	pc, r4, lr, lsl #16
   3fd80:	stmdavs	r2, {r1, r5, r6, r8, r9, fp, ip, lr, pc}
   3fd84:			; <UNDEFINED> instruction: 0xf10a3401
   3fd88:	strcc	r0, [r1], -r1, lsl #20
   3fd8c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   3fd90:	bpl	ff50d19c <_ZdlPv@@Base+0xff4c99ac>
   3fd94:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   3fd98:	vmlsl.u8	<illegal reg q12.5>, d3, d0
   3fd9c:			; <UNDEFINED> instruction: 0xf80b0340
   3fda0:			; <UNDEFINED> instruction: 0xf0343f01
   3fda4:			; <UNDEFINED> instruction: 0xf102037f
   3fda8:	andls	r0, r0, #268435456	; 0x10000000
   3fdac:	svcls	0x0002d082
   3fdb0:	andcs	pc, r4, #1048576	; 0x100000
   3fdb4:	stceq	6, cr15, [r4], {1}
   3fdb8:	andne	pc, r4, r1, lsl #12
   3fdbc:	strtpl	r2, [r3], #768	; 0x300
   3fdc0:	andcc	pc, ip, r4, lsl #16
   3fdc4:	strbpl	r9, [r3, #2560]!	; 0xa00
   3fdc8:	strcc	r5, [r1], #-1059	; 0xfffffbdd
   3fdcc:	svcvc	0x0080f5b4
   3fdd0:	blcc	bdde0 <_ZdlPv@@Base+0x7a5f0>
   3fdd4:	blcc	bde04 <_ZdlPv@@Base+0x7a614>
   3fdd8:	blcc	bddf8 <_ZdlPv@@Base+0x7a608>
   3fddc:	blcc	bde08 <_ZdlPv@@Base+0x7a618>
   3fde0:	blcc	bddfc <_ZdlPv@@Base+0x7a60c>
   3fde4:	blcc	bde0c <_ZdlPv@@Base+0x7a61c>
   3fde8:			; <UNDEFINED> instruction: 0xf80b9200
   3fdec:			; <UNDEFINED> instruction: 0xf47f3f01
   3fdf0:	andlt	sl, r9, lr, asr pc
   3fdf4:	svchi	0x00f0e8bd
   3fdf8:	andcs	r9, r1, #5, 30
   3fdfc:	stmdavs	r2, {r1, r3, r4, r5, r8, sl, ip, lr}
   3fe00:	bcs	57950 <_ZdlPv@@Base+0x14160>
   3fe04:	bls	236a8c <_ZdlPv@@Base+0x1f329c>
   3fe08:	stceq	0, cr15, [r0], {79}	; 0x4f
   3fe0c:	andcs	pc, r4, #2097152	; 0x200000
   3fe10:	andgt	pc, r4, r2, lsl #16
   3fe14:	svcls	0x0004e7b5
   3fe18:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
   3fe1c:	bpl	ff4d9e2c <_ZdlPv@@Base+0xff49663c>
   3fe20:	andeq	pc, r8, #18
   3fe24:	svcls	0x0000d096
   3fe28:	eorsvc	r2, sl, r1, lsl #4
   3fe2c:	svcls	0x0003e794
   3fe30:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
   3fe34:	bpl	ff4d9e44 <_ZdlPv@@Base+0xff496654>
   3fe38:	andpl	pc, r0, #301989888	; 0x12000000
   3fe3c:	svcge	0x0077f43f
   3fe40:			; <UNDEFINED> instruction: 0xf8882201
   3fe44:	ldrb	r2, [r4, -r0]!
   3fe48:			; <UNDEFINED> instruction: 0xf04f9a06
   3fe4c:			; <UNDEFINED> instruction: 0xf6020c01
   3fe50:			; <UNDEFINED> instruction: 0xf8022204
   3fe54:	ldr	ip, [r4, r4]
   3fe58:	eorvc	r2, sl, r1, lsl #4
   3fe5c:	svclt	0x0000e754
   3fe60:	andeq	r7, r3, r2, lsr #32
   3fe64:	andeq	r7, r3, lr, lsl r0
   3fe68:	andeq	r7, r3, r8, lsl r0
   3fe6c:	andeq	r7, r3, r6, lsl r0
   3fe70:	andeq	r7, r3, r2, lsl r0
   3fe74:	strdeq	r6, [r3], -r8
   3fe78:	andeq	r6, r3, r8, ror #30
   3fe7c:	andeq	r6, r3, r0, asr #30
   3fe80:	andeq	r6, r3, sl, lsl pc
   3fe84:			; <UNDEFINED> instruction: 0xf1001e43
   3fe88:	strdcs	r0, [r0, -pc]
   3fe8c:	svcne	0x0001f803
   3fe90:			; <UNDEFINED> instruction: 0xd1fb4293
   3fe94:	svclt	0x00004770
   3fe98:			; <UNDEFINED> instruction: 0xf1001e43
   3fe9c:	strdcs	r0, [r0, -pc]
   3fea0:	svcne	0x0001f803
   3fea4:			; <UNDEFINED> instruction: 0xd1fb4293
   3fea8:	svclt	0x00004770
   3feac:	mcrne	4, 2, fp, cr3, cr0, {0}
   3feb0:	ldrbteq	pc, [pc], #256	; 3feb8 <__printf_chk@plt+0x2da88>	; <UNPREDICTABLE>
   3feb4:			; <UNDEFINED> instruction: 0xf8032200
   3feb8:	adcmi	r2, r3, #1, 30
   3febc:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   3fec0:	andcs	fp, r1, #-1073741814	; 0xc000000a
   3fec4:			; <UNDEFINED> instruction: 0xf81154c2
   3fec8:	blcs	4fad4 <_ZdlPv@@Base+0xc2e4>
   3fecc:			; <UNDEFINED> instruction: 0xf85dd1fa
   3fed0:	ldrbmi	r4, [r0, -r4, lsl #22]!
   3fed4:	mcrne	4, 2, fp, cr3, cr0, {0}
   3fed8:	ldrbteq	pc, [pc], #256	; 3fee0 <__printf_chk@plt+0x2dab0>	; <UNPREDICTABLE>
   3fedc:			; <UNDEFINED> instruction: 0xf8032200
   3fee0:	adcmi	r2, r3, #1, 30
   3fee4:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   3fee8:	andcs	fp, r1, #-1073741814	; 0xc000000a
   3feec:			; <UNDEFINED> instruction: 0xf81154c2
   3fef0:	blcs	4fafc <_ZdlPv@@Base+0xc30c>
   3fef4:			; <UNDEFINED> instruction: 0xf85dd1fa
   3fef8:	ldrbmi	r4, [r0, -r4, lsl #22]!
   3fefc:	svclt	0x00004770
   3ff00:	stmdbcc	r1, {r4, r5, sl, ip, sp, pc}
   3ff04:	strvc	pc, [r0], #1280	; 0x500
   3ff08:	strcs	r4, [r1, #-1539]	; 0xfffff9fd
   3ff0c:	svccs	0x0001f811
   3ff10:	andsvc	fp, sp, r2, lsl #2
   3ff14:	adcmi	r3, r3, #67108864	; 0x4000000
   3ff18:	ldfltd	f5, [r0], #-992	; 0xfffffc20
   3ff1c:	svclt	0x00004770
   3ff20:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
   3ff24:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
   3ff28:	addlt	fp, r3, r0, lsl #10
   3ff2c:			; <UNDEFINED> instruction: 0xf7ff9001
   3ff30:	stmdals	r1, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
   3ff34:			; <UNDEFINED> instruction: 0xf85db003
   3ff38:	ldrbmi	pc, [r0, -r4, lsl #22]!	; <UNPREDICTABLE>
   3ff3c:	andeq	r6, r3, lr, asr sp
   3ff40:	blmi	dd281c <_ZdlPv@@Base+0xd8f02c>
   3ff44:	ldmdami	r6!, {r1, r3, r4, r5, r6, sl, lr}
   3ff48:	strdlt	fp, [r9], r0
   3ff4c:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   3ff50:	ldmdavs	fp, {r2, r4, r5, r8, r9, sl, fp, lr}
   3ff54:			; <UNDEFINED> instruction: 0xf04f9307
   3ff58:			; <UNDEFINED> instruction: 0xf7d20300
   3ff5c:	ldrbtmi	lr, [pc], #-2636	; 3ff64 <__printf_chk@plt+0x2db34>
   3ff60:			; <UNDEFINED> instruction: 0x4604b1f8
   3ff64:	b	1fdeb4 <_ZdlPv@@Base+0x1ba6c4>
   3ff68:	stmdbge	r1, {r8, r9, sp}
   3ff6c:	andvs	r2, r3, sl, lsl #4
   3ff70:	strtmi	r4, [r0], -r6, lsl #12
   3ff74:	stm	r6, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ff78:	blcs	8da04c <_ZdlPv@@Base+0x89685c>
   3ff7c:	andsle	r4, r4, r5, lsl #12
   3ff80:	stmdbls	r1, {r0, r1, r6, r7, r8, fp, ip, sp, pc}
   3ff84:	eorsle	r4, r5, r1, lsr #5
   3ff88:	bllt	d1dfbc <_ZdlPv@@Base+0xcda7cc>
   3ff8c:	blmi	91282c <_ZdlPv@@Base+0x8cf03c>
   3ff90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3ff94:	blls	21a004 <_ZdlPv@@Base+0x1d6814>
   3ff98:	teqle	sl, sl, asr r0
   3ff9c:	andlt	r4, r9, r8, lsr #12
   3ffa0:			; <UNDEFINED> instruction: 0xf7d2bdf0
   3ffa4:	strmi	lr, [r5], -r2, ror #19
   3ffa8:			; <UNDEFINED> instruction: 0xf100e7f0
   3ffac:	bcc	907b4 <_ZdlPv@@Base+0x4cfc4>
   3ffb0:	stmdale	r1, {r0, r1, r9, ip, sp}
   3ffb4:	mvnle	r2, r0, lsl #26
   3ffb8:	mcrge	6, 0, r4, cr2, cr8, {0}
   3ffbc:	ldm	r0, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ffc0:	ldrtmi	r4, [r0], -r1, lsl #12
   3ffc4:			; <UNDEFINED> instruction: 0xf84af000
   3ffc8:	ldmdami	r9, {r3, r4, r8, r9, fp, lr}
   3ffcc:	ldmpl	fp!, {r0, r4, r5, r9, sl, lr}^
   3ffd0:			; <UNDEFINED> instruction: 0x461a4478
   3ffd4:	cdp2	7, 15, cr15, cr2, cr5, {7}
   3ffd8:	stcge	7, cr14, [r2], {211}	; 0xd3
   3ffdc:			; <UNDEFINED> instruction: 0xf0004620
   3ffe0:	blmi	4fe0dc <_ZdlPv@@Base+0x4ba8ec>
   3ffe4:			; <UNDEFINED> instruction: 0x46214813
   3ffe8:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
   3ffec:			; <UNDEFINED> instruction: 0xf7e5461a
   3fff0:	strb	pc, [fp, r5, ror #29]	; <UNPREDICTABLE>
   3fff4:	stcge	6, cr4, [r2], {33}	; 0x21
   3fff8:			; <UNDEFINED> instruction: 0xf0004620
   3fffc:	blmi	33e0c0 <_ZdlPv@@Base+0x2fa8d0>
   40000:	strtmi	r4, [r1], -sp, lsl #16
   40004:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
   40008:			; <UNDEFINED> instruction: 0xf7e5461a
   4000c:	stmdbls	r1, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   40010:			; <UNDEFINED> instruction: 0xf7d2e7ba
   40014:	svclt	0x0000e8e2
   40018:	muleq	r2, ip, sp
   4001c:	andeq	r0, r0, ip, ror r1
   40020:	andeq	sl, r0, r2, lsr #18
   40024:	andeq	sp, r2, r2, lsl #27
   40028:	andeq	sp, r2, r0, asr sp
   4002c:	andeq	r0, r0, r8, asr #4
   40030:			; <UNDEFINED> instruction: 0x0000a8b4
   40034:	andeq	sl, r0, r2, ror #17
   40038:	muleq	r0, lr, r8
   4003c:			; <UNDEFINED> instruction: 0x4604b510
   40040:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
   40044:	ldmib	r6, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   40048:	blmi	12c490 <_ZdlPv@@Base+0xe8ca0>
   4004c:	andsvs	r4, r8, fp, ror r4
   40050:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   40054:			; <UNDEFINED> instruction: 0x0000a8b6
   40058:	andeq	lr, r2, r4, lsr #32
   4005c:	andvs	r2, r3, r1, lsl #6
   40060:	addvs	fp, r1, r9, lsl #2
   40064:	stmdbmi	r2, {r4, r5, r6, r8, r9, sl, lr}
   40068:	addvs	r4, r1, r9, ror r4
   4006c:	svclt	0x00004770
   40070:	andeq	sl, r0, r4, lsr #17
   40074:	andvs	r2, r2, r0, lsl #4
   40078:	svclt	0x00004770
   4007c:	addvs	r2, r1, r3, lsl #4
   40080:	ldrbmi	r6, [r0, -r2]!
   40084:	addvs	r2, r1, r4, lsl #4
   40088:	ldrbmi	r6, [r0, -r2]!
   4008c:	andvc	r2, r1, #536870912	; 0x20000000
   40090:	ldrbmi	r6, [r0, -r2]!
   40094:	sfm	f2, 4, [r0, #20]
   40098:	andvs	r0, r2, r2, lsl #22
   4009c:	svclt	0x00004770
   400a0:	blx	fec5a0a8 <_ZdlPv@@Base+0xfec168b8>
   400a4:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   400a8:	svclt	0x00004770
   400ac:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   400b0:			; <UNDEFINED> instruction: 0x4c193b01
   400b4:	blcs	1512ac <_ZdlPv@@Base+0x10dabc>
   400b8:	ldm	pc, {r0, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   400bc:	strne	pc, [lr], -r3
   400c0:	andeq	r2, r3, lr, lsl r8
   400c4:	ldmib	r0, {r0, r2, r4, r8, sl, fp, lr}^
   400c8:	ldmdbmi	r5, {r1, r8, r9, sp}
   400cc:	ldrbtmi	r5, [r9], #-2400	; 0xfffff6a0
   400d0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   400d4:			; <UNDEFINED> instruction: 0xf0046800
   400d8:	blmi	470094 <_ZdlPv@@Base+0x42c8a4>
   400dc:	stmiapl	r3!, {r7, fp, sp, lr}^
   400e0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   400e4:			; <UNDEFINED> instruction: 0xf7d26819
   400e8:	blmi	36e6e4 <_ZdlPv@@Base+0x32aef4>
   400ec:	stmiapl	r3!, {r9, fp, ip, sp, lr}^
   400f0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   400f4:			; <UNDEFINED> instruction: 0xf7d26819
   400f8:	stmvs	r0, {r0, r1, r3, r4, r5, r6, fp, ip, sp, pc}
   400fc:	blx	ffc7c110 <_ZdlPv@@Base+0xffc38920>
   40100:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
   40104:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   40108:			; <UNDEFINED> instruction: 0xf7d26819
   4010c:	stmvs	r0, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}
   40110:	blx	87c126 <_ZdlPv@@Base+0x838936>
   40114:	ldcllt	7, cr14, [r0, #-976]!	; 0xfffffc30
   40118:	andeq	sp, r2, ip, lsr #24
   4011c:	andeq	r0, r0, r0, lsr r2
   40120:	andeq	sl, r0, r6, asr #16
   40124:	svcmi	0x00f0e92d
   40128:	ldcmi	0, cr11, [r5, #-524]!	; 0xfffffdf4
   4012c:	movwls	r4, #5636	; 0x1604
   40130:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
   40134:			; <UNDEFINED> instruction: 0x4698d05d
   40138:			; <UNDEFINED> instruction: 0xf8134603
   4013c:			; <UNDEFINED> instruction: 0xb3200b01
   40140:	ldrdls	pc, [r0], #143	; 0x8f
   40144:			; <UNDEFINED> instruction: 0xf8df460e
   40148:	ldrmi	fp, [r7], -r0, asr #1
   4014c:	ldrsbtge	pc, [ip], pc	; <UNPREDICTABLE>
   40150:	ldrbtmi	r4, [fp], #1273	; 0x4f9
   40154:	stmdacs	r5!, {r1, r3, r4, r5, r6, r7, sl, lr}
   40158:	stmdavc	r3!, {r2, r4, r5, r8, ip, lr, pc}^
   4015c:	blcc	98d16c <_ZdlPv@@Base+0x94997c>
   40160:	stmdale	r9, {r1, r2, r3, r8, r9, fp, sp}
   40164:			; <UNDEFINED> instruction: 0xf003e8df
   40168:	stmdaeq	r8, {r0, r1, r2, r5, fp}
   4016c:	stmdaeq	r8, {r3, fp}
   40170:	stmdaeq	r8, {r3, fp}
   40174:	andseq	r1, r4, r1, lsr #22
   40178:	rsbscs	r4, r8, r9, asr #12
   4017c:			; <UNDEFINED> instruction: 0xf948f7ff
   40180:			; <UNDEFINED> instruction: 0xf8134623
   40184:	stmdacs	r0, {r0, r8, r9, fp}
   40188:	andlt	sp, r3, r5, ror #3
   4018c:	svchi	0x00f0e8bd
   40190:	ldrdcc	pc, [r0], -r8
   40194:	strbmi	fp, [r0], -fp, ror #3
   40198:			; <UNDEFINED> instruction: 0xff88f7ff
   4019c:	ldmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   401a0:			; <UNDEFINED> instruction: 0x4638b313
   401a4:			; <UNDEFINED> instruction: 0xff82f7ff
   401a8:	ldmdavs	r3!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   401ac:			; <UNDEFINED> instruction: 0x4630b1b3
   401b0:			; <UNDEFINED> instruction: 0xff7cf7ff
   401b4:	blmi	5fa14c <_ZdlPv@@Base+0x5b695c>
   401b8:	stmiapl	fp!, {r0, r2, r5, sp}^
   401bc:			; <UNDEFINED> instruction: 0xf7d26819
   401c0:	ldrb	lr, [sp, r0, lsl #17]
   401c4:			; <UNDEFINED> instruction: 0x461c4a12
   401c8:	ldmdavs	r9, {r0, r1, r3, r5, r7, fp, ip, lr}
   401cc:	ldmda	r2, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   401d0:			; <UNDEFINED> instruction: 0x4659e7d6
   401d4:			; <UNDEFINED> instruction: 0xf7ff2074
   401d8:	bfi	pc, fp, #18, #11	; <UNPREDICTABLE>
   401dc:	rsbcs	r4, ip, sp, lsl #18
   401e0:			; <UNDEFINED> instruction: 0xf7ff4479
   401e4:			; <UNDEFINED> instruction: 0xe7e2f915
   401e8:	rsbscs	r4, r0, r1, asr r6
   401ec:			; <UNDEFINED> instruction: 0xf910f7ff
   401f0:	stmdbmi	r9, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   401f4:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
   401f8:			; <UNDEFINED> instruction: 0xf90af7ff
   401fc:	cdple	8, 15, cr7, cr15, cr3, {1}
   40200:			; <UNDEFINED> instruction: 0x0002dbb0
   40204:	andeq	sl, r0, r8, asr #15
   40208:	andeq	sl, r0, r6, asr #15
   4020c:	andeq	sl, r0, r4, asr #15
   40210:	andeq	r0, r0, r0, lsr r2
   40214:	andeq	sl, r0, r8, lsr r7
   40218:	andeq	sl, r0, r2, lsr #14
   4021c:	andeq	r0, r0, r0
   40220:	svclt	0x00004770
   40224:	ldrblt	r6, [r8, #2945]!	; 0xb81
   40228:	blmi	94a630 <_ZdlPv@@Base+0x906e40>
   4022c:	blvs	10d1a4c <_ZdlPv@@Base+0x108e25c>
   40230:			; <UNDEFINED> instruction: 0xf103447b
   40234:	andvs	r0, r3, r8, lsl #6
   40238:	strcs	sp, [r0], #-3340	; 0xfffff2f4
   4023c:	blx	1896d6 <_ZdlPv@@Base+0x145ee6>
   40240:	strcc	r2, [r1], #-772	; 0xfffffcfc
   40244:	tstlt	r8, r8, lsl sl
   40248:	stmda	r2, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4024c:	ldrdcs	lr, [sp, -r6]
   40250:	lfmle	f4, 2, [r4], #644	; 0x284
   40254:			; <UNDEFINED> instruction: 0x4610b112
   40258:	svc	0x00faf7d1
   4025c:	strdlt	r6, [r8, -r0]
   40260:	svc	0x00f6f7d1
   40264:			; <UNDEFINED> instruction: 0xb18868b0
   40268:	vrshl.s8	d18, d0, d0
   4026c:	stmdbpl	r4, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr}^
   40270:			; <UNDEFINED> instruction: 0x4620b134
   40274:			; <UNDEFINED> instruction: 0xf00368e4
   40278:			; <UNDEFINED> instruction: 0x2c00fabb
   4027c:	ldmvs	r0!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   40280:	adcsmi	r3, sp, #4, 10	; 0x1000000
   40284:	strdlt	sp, [r8, -r3]
   40288:	svc	0x00e2f7d1
   4028c:	tstlt	r8, r0, ror r9
   40290:	svc	0x00def7d1
   40294:	ldrhlt	r6, [r8, #-144]	; 0xffffff70
   40298:	svc	0x00daf7d1
   4029c:	stmdavs	r3!, {r3, sp, lr, pc}
   402a0:	ldrtvs	r6, [r3], #-2208	; 0xfffff760
   402a4:			; <UNDEFINED> instruction: 0xf7d1b108
   402a8:			; <UNDEFINED> instruction: 0x4620efd4
   402ac:	blx	fe87c2c0 <_ZdlPv@@Base+0xfe838ad0>
   402b0:	stccs	12, cr6, [r0], {52}	; 0x34
   402b4:			; <UNDEFINED> instruction: 0x4630d1f3
   402b8:	svclt	0x0000bdf8
   402bc:	andeq	fp, r2, r8, ror r1
   402c0:			; <UNDEFINED> instruction: 0x4604b510
   402c4:			; <UNDEFINED> instruction: 0xffaef7ff
   402c8:			; <UNDEFINED> instruction: 0xf0034620
   402cc:			; <UNDEFINED> instruction: 0x4620fa91
   402d0:	svclt	0x0000bd10
   402d4:	mvnsmi	lr, sp, lsr #18
   402d8:			; <UNDEFINED> instruction: 0x460c1e16
   402dc:	svclt	0x00cc4680
   402e0:	movwcs	r2, #769	; 0x301
   402e4:	svclt	0x00b42900
   402e8:			; <UNDEFINED> instruction: 0xf0032300
   402ec:	movtlt	r0, #13057	; 0x3301
   402f0:	orrslt	r4, ip, r0, lsr #12
   402f4:	ldrbvc	lr, [r6, #2822]	; 0xb06
   402f8:	svceq	0x0000f1b8
   402fc:	strbeq	lr, [r5, #-2639]!	; 0xfffff5b1
   40300:			; <UNDEFINED> instruction: 0xf06fdb0e
   40304:	strtmi	r4, [r1], -r0
   40308:			; <UNDEFINED> instruction: 0xf7d11b40
   4030c:	strbmi	lr, [r0, #-4050]	; 0xfffff02e
   40310:	blx	276f8e <_ZdlPv@@Base+0x23379e>
   40314:	ldrtmi	r5, [r1], -r4
   40318:	svc	0x00caf7d1
   4031c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   40320:	andmi	pc, r0, r5, asr #3
   40324:			; <UNDEFINED> instruction: 0xf7d14621
   40328:			; <UNDEFINED> instruction: 0xf1c8efb8
   4032c:	addmi	r0, r7, #0, 14
   40330:	blx	2763d6 <_ZdlPv@@Base+0x232be6>
   40334:	ldrtmi	pc, [r1], -r4	; <UNPREDICTABLE>
   40338:			; <UNDEFINED> instruction: 0xf7d11b40
   4033c:	pop	{r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   40340:	ldmdbmi	sp, {r4, r5, r6, r7, r8, pc}
   40344:	ldrbtmi	r2, [r9], #-234	; 0xffffff16
   40348:			; <UNDEFINED> instruction: 0xf862f7ff
   4034c:	mcr	7, 0, lr, cr7, cr0, {6}
   40350:			; <UNDEFINED> instruction: 0xeeb88a90
   40354:	vmls.f64	d6, d23, d23
   40358:			; <UNDEFINED> instruction: 0xeeb84a90
   4035c:	vnmul.f64	d7, d22, d23
   40360:	vmla.f64	d6, d7, d7
   40364:			; <UNDEFINED> instruction: 0xeeb86a90
   40368:			; <UNDEFINED> instruction: 0xee865be7
   4036c:	vmov.f64	d7, #101	; 0x3f280000  0.6562500
   40370:	vadd.f64	d6, d7, d0
   40374:	vmov.f64	d23, #214	; 0xbeb00000 -0.3437500
   40378:	vnmla.f64	d7, d23, d7
   4037c:	pop	{r4, r7, r9, fp}
   40380:	fltdz	f7, r8
   40384:			; <UNDEFINED> instruction: 0xeeb88a90
   40388:	vmls.f64	d6, d23, d23
   4038c:			; <UNDEFINED> instruction: 0xeeb84a90
   40390:	vnmul.f64	d7, d22, d23
   40394:	vmla.f64	d6, d7, d7
   40398:			; <UNDEFINED> instruction: 0xeeb86a90
   4039c:			; <UNDEFINED> instruction: 0xee865be7
   403a0:	vmov.f64	d7, #101	; 0x3f280000  0.6562500
   403a4:	vadd.f64	d6, d7, d0
   403a8:	vcvtr.s32.f64	s15, d6
   403ac:	vnmla.f64	d7, d23, d7
   403b0:	pop	{r4, r7, r9, fp}
   403b4:	svclt	0x000081f0
   403b8:	strdeq	sl, [r0], -r6
   403bc:	mrcne	5, 0, fp, cr7, cr8, {7}
   403c0:	strcs	fp, [r1], #-4044	; 0xfffff034
   403c4:	cfmulsne	mvf2, mvf14, mvf0
   403c8:	streq	pc, [r1, #-4]
   403cc:	svclt	0x00d8460c
   403d0:	stmdbcs	r0, {r8, sl, sp}
   403d4:			; <UNDEFINED> instruction: 0x2100bfb4
   403d8:	tsteq	r1, r5	; <UNPREDICTABLE>
   403dc:	stmdblt	r1!, {r0, r2, r9, sl, lr}
   403e0:	rscscs	r4, ip, r9, lsl r9
   403e4:			; <UNDEFINED> instruction: 0xf7ff4479
   403e8:			; <UNDEFINED> instruction: 0x4620f813
   403ec:	cdp	3, 0, cr11, cr7, cr12, {1}
   403f0:	vstrcs	s10, [r0, #-576]	; 0xfffffdc0
   403f4:	blcc	4fba78 <_ZdlPv@@Base+0x4b8288>
   403f8:	blmi	ffa3bee0 <_ZdlPv@@Base+0xff9f86f0>
   403fc:	bmi	fe47bc20 <_ZdlPv@@Base+0xfe438430>
   40400:	blvc	ffa3bee8 <_ZdlPv@@Base+0xff9f86f8>
   40404:	blmi	23bc9c <_ZdlPv@@Base+0x1f84ac>
   40408:	bvc	fe47bc2c <_ZdlPv@@Base+0xfe43843c>
   4040c:	blpl	ffa3bef4 <_ZdlPv@@Base+0xff9f8704>
   40410:	bvs	fe47bc34 <_ZdlPv@@Base+0xfe438444>
   40414:	blvs	ffa3befc <_ZdlPv@@Base+0xff9f870c>
   40418:	blvc	1bbe30 <_ZdlPv@@Base+0x178640>
   4041c:	blpl	13be3c <_ZdlPv@@Base+0xf864c>
   40420:	blvs	7bf00 <_ZdlPv@@Base+0x38710>
   40424:	blvc	1bbcc8 <_ZdlPv@@Base+0x1784d8>
   40428:	cdp	15, 3, cr11, cr7, cr12, {5}
   4042c:	vadd.f64	d7, d7, d6
   40430:	vcvtr.s32.f64	s15, d6
   40434:	vnmla.f64	d7, d23, d7
   40438:			; <UNDEFINED> instruction: 0xbdf80a90
   4043c:	andhi	pc, r0, pc, lsr #7
   40440:	andeq	r0, r0, r0
   40444:	addmi	r4, pc, r0
   40448:	andeq	sl, r0, r8, asr r5
   4044c:			; <UNDEFINED> instruction: 0x4604b538
   40450:	bmi	5130a0 <_ZdlPv@@Base+0x4cf8b0>
   40454:	stmdavc	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
   40458:	stclpl	8, cr5, [fp], #-628	; 0xfffffd8c
   4045c:			; <UNDEFINED> instruction: 0xf814b123
   40460:	stclpl	15, cr3, [fp], #4
   40464:	mvnsle	r2, r0, lsl #22
   40468:			; <UNDEFINED> instruction: 0xf7d14620
   4046c:	stmdane	r3!, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}
   40470:	stmdble	sl, {r0, r1, r5, r7, r9, lr}
   40474:	and	r4, r1, sl, lsl r6
   40478:	mulle	sl, r4, r2
   4047c:	bcc	91cd0 <_ZdlPv@@Base+0x4e4e0>
   40480:	stcne	8, cr15, [r1], {19}
   40484:	stmdbcs	r0, {r0, r3, r5, r6, sl, fp, ip, lr}
   40488:	andcs	sp, r0, #-2147483587	; 0x8000003d
   4048c:	andsvc	r4, sl, r0, lsr #12
   40490:			; <UNDEFINED> instruction: 0x4623bd38
   40494:	strtmi	r2, [r0], -r0, lsl #4
   40498:	ldclt	0, cr7, [r8, #-104]!	; 0xffffff98
   4049c:	andeq	sp, r2, ip, lsl #17
   404a0:	andeq	r0, r0, r4, lsr r2
   404a4:	addlt	fp, r3, r0, lsr r5
   404a8:			; <UNDEFINED> instruction: 0x460a4615
   404ac:	movwls	r9, #3078	; 0xc06
   404b0:	ldmib	r0, {r0, r1, r3, r5, r9, sl, lr}^
   404b4:	strls	r0, [r1], #-257	; 0xfffffeff
   404b8:	ldc2	7, cr15, [r8], #916	; 0x394
   404bc:	ldclt	0, cr11, [r0, #-12]!
   404c0:	tstcs	r1, r1
   404c4:	andcs	r6, r0, #66	; 0x42
   404c8:	stmib	r0, {r0, r8, sp, lr}^
   404cc:	stmib	r0, {r1, r9, sp}^
   404d0:	ldrbmi	r2, [r0, -r5, lsl #4]!
   404d4:			; <UNDEFINED> instruction: 0x4604b510
   404d8:	smlabblt	r8, r0, r9, r6
   404dc:	mrc	7, 5, APSR_nzcv, cr8, cr1, {6}
   404e0:			; <UNDEFINED> instruction: 0xf7d16860
   404e4:	stmdavs	r0!, {r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   404e8:			; <UNDEFINED> instruction: 0xf7d1b108
   404ec:	qadd16mi	lr, r0, r8
   404f0:	svclt	0x0000bd10
   404f4:	blmi	1252e18 <_ZdlPv@@Base+0x120f628>
   404f8:	push	{r1, r3, r4, r5, r6, sl, lr}
   404fc:			; <UNDEFINED> instruction: 0x46054ff0
   40500:	addlt	r6, r9, r0, lsl #16
   40504:	svcmi	0x004558d3
   40508:	movwls	r6, #30747	; 0x781b
   4050c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   40510:	tstlt	r0, #2130706432	; 0x7f000000
   40514:	blcs	5abc8 <_ZdlPv@@Base+0x173d8>
   40518:			; <UNDEFINED> instruction: 0xf8dfd070
   4051c:	ldrbtmi	r9, [r9], #260	; 0x104
   40520:	mrc	7, 3, APSR_nzcv, cr10, cr1, {6}
   40524:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   40528:	mcrrne	6, 0, r2, r3, cr0
   4052c:	andsle	r4, r3, r4, lsl #12
   40530:	blle	a0a538 <_ZdlPv@@Base+0x9c6d48>
   40534:	ldmpl	fp!, {r0, r1, r3, r4, r5, r8, r9, fp, lr}^
   40538:	tstlt	fp, #6912	; 0x1b00
   4053c:	strbmi	r4, [r0], -r1, lsl #12
   40540:	ldc2	7, cr15, [ip, #1020]	; 0x3fc
   40544:			; <UNDEFINED> instruction: 0xb1a3696b
   40548:	stmdavs	r8!, {r0, r1, r4, r5, r7, r9, sl, lr}
   4054c:			; <UNDEFINED> instruction: 0xf7d1465e
   40550:	mcrrne	14, 6, lr, r3, cr4
   40554:	mvnle	r4, r4, lsl #12
   40558:	andcs	fp, r0, r6, lsl #22
   4055c:	blmi	bd2e2c <_ZdlPv@@Base+0xb8f63c>
   40560:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   40564:	blls	21a5d4 <_ZdlPv@@Base+0x1d6de4>
   40568:	cmple	r0, sl, asr r0
   4056c:	pop	{r0, r3, ip, sp, pc}
   40570:	blmi	be4538 <_ZdlPv@@Base+0xba0d48>
   40574:	strbmi	r4, [r9], -r2, asr #12
   40578:	ldmpl	fp!, {r3, r5, r9, sl, lr}^
   4057c:			; <UNDEFINED> instruction: 0xf7ff9300
   40580:			; <UNDEFINED> instruction: 0xe7e1ff91
   40584:			; <UNDEFINED> instruction: 0xf10668e8
   40588:			; <UNDEFINED> instruction: 0xf8d50b01
   4058c:	strmi	sl, [r3, #24]
   40590:			; <UNDEFINED> instruction: 0x2c0ada21
   40594:	andmi	pc, r6, sl, lsl #16
   40598:			; <UNDEFINED> instruction: 0x465ed1d7
   4059c:			; <UNDEFINED> instruction: 0xf04f69ab
   405a0:	stmdbmi	r3!, {r9}
   405a4:	stmiavs	fp!, {r1, r3, r4, r7, r8, sl, ip, lr}
   405a8:	movwcc	r6, #6570	; 0x19aa
   405ac:	ldmdapl	r8!, {r0, r1, r3, r5, r7, sp, lr}^
   405b0:	stclpl	8, cr7, [r1], {19}
   405b4:			; <UNDEFINED> instruction: 0xf812b121
   405b8:	stclpl	15, cr3, [r1], {1}
   405bc:	mvnsle	r2, r0, lsl #18
   405c0:	blcc	92cab4 <_ZdlPv@@Base+0x8e92c4>
   405c4:	svclt	0x0018692a
   405c8:	bcs	491d4 <_ZdlPv@@Base+0x59e4>
   405cc:	movwcs	fp, #7944	; 0x1f08
   405d0:	stmdavs	r8!, {r0, r1, r4, r7, r8, fp, ip, sp, pc}
   405d4:	subeq	lr, r0, r4, lsr #15
   405d8:	stc	7, cr15, [r2, #836]!	; 0x344
   405dc:	stmiavs	sl!, {r0, r4, r6, r9, sl, lr}^
   405e0:			; <UNDEFINED> instruction: 0xf7d161a8
   405e4:			; <UNDEFINED> instruction: 0x4650ee7c
   405e8:	mrc	7, 1, APSR_nzcv, cr2, cr1, {6}
   405ec:			; <UNDEFINED> instruction: 0xf8d568eb
   405f0:	subseq	sl, fp, r8, lsl r0
   405f4:	strb	r6, [ip, fp, ror #1]
   405f8:	str	r2, [pc, r1]!
   405fc:			; <UNDEFINED> instruction: 0xf7d12080
   40600:	orrcs	lr, r0, #144, 26	; 0x2400
   40604:	strmi	r6, [r2], -fp, ror #1
   40608:			; <UNDEFINED> instruction: 0x61aa6828
   4060c:			; <UNDEFINED> instruction: 0xf7d1e785
   40610:	svclt	0x0000ede4
   40614:	andeq	sp, r2, r8, ror #15
   40618:	andeq	r0, r0, ip, ror r1
   4061c:	ldrdeq	sp, [r2], -r0
   40620:	andeq	sl, r0, r2, asr #8
   40624:	andeq	r0, r0, r4, lsl #6
   40628:	andeq	sp, r2, r0, lsl #15
   4062c:	andeq	r0, r0, r8, asr #4
   40630:	andeq	r0, r0, r4, lsr r2
   40634:	stmdbvs	r4, {r4, sl, ip, sp, pc}^
   40638:			; <UNDEFINED> instruction: 0xf85db114
   4063c:	ldrbmi	r4, [r0, -r4, lsl #22]!
   40640:	blmi	17e7bc <_ZdlPv@@Base+0x13afcc>
   40644:	svclt	0x0000e72e
   40648:	blmi	e92f30 <_ZdlPv@@Base+0xe4f740>
   4064c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   40650:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   40654:	movwls	r6, #14363	; 0x381b
   40658:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   4065c:			; <UNDEFINED> instruction: 0xff50f7e5
   40660:	subsle	r2, lr, r0, lsl #16
   40664:	strmi	r7, [r4], -r3, lsl #16
   40668:	tstle	r2, r3, ror #22
   4066c:	blcs	1a5e780 <_ZdlPv@@Base+0x1a1af90>
   40670:			; <UNDEFINED> instruction: 0x4620d030
   40674:			; <UNDEFINED> instruction: 0xf942f004
   40678:	stfnep	f3, [r0], #-448	; 0xfffffe40
   4067c:	andscs	sl, r0, #16384	; 0x4000
   40680:	stc	7, cr15, [r0, #-836]	; 0xfffffcbc
   40684:	blmi	ad2f38 <_ZdlPv@@Base+0xa8f748>
   40688:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   4068c:	blls	11a6fc <_ZdlPv@@Base+0xd6f0c>
   40690:	qdaddle	r4, sl, r9
   40694:	ldclt	0, cr11, [r0, #-16]
   40698:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
   4069c:			; <UNDEFINED> instruction: 0xf8ad681b
   406a0:	ldceq	0, cr3, [fp], {8}
   406a4:	andcc	pc, sl, sp, lsl #17
   406a8:	ldmdblt	fp, {r0, r1, r5, r6, fp, ip, sp, lr}
   406ac:	stcge	8, cr7, [r2], {35}	; 0x23
   406b0:	andcc	pc, r9, sp, lsl #17
   406b4:			; <UNDEFINED> instruction: 0xf0024620
   406b8:	strmi	pc, [r4], -sp, lsl #31
   406bc:	eorsle	r2, r0, r0, lsl #16
   406c0:			; <UNDEFINED> instruction: 0xf7d1215f
   406c4:	bllt	187c174 <_ZdlPv@@Base+0x1838984>
   406c8:	strtmi	sl, [r0], -r1, lsl #18
   406cc:			; <UNDEFINED> instruction: 0xf7d12210
   406d0:			; <UNDEFINED> instruction: 0xe7d7ecda
   406d4:	blcs	189e8e8 <_ZdlPv@@Base+0x185b0f8>
   406d8:	stmiavc	r3, {r0, r1, r3, r6, r7, r8, ip, lr, pc}^
   406dc:	bicle	r2, r8, r2, ror fp
   406e0:	ldmdacc	r0!, {r8, fp, ip, sp, lr}
   406e4:	blcs	2ad1f8 <_ZdlPv@@Base+0x269a08>
   406e8:	stmdbvc	r3!, {r0, r1, r6, r7, fp, ip, lr, pc}^
   406ec:	sbcle	r2, r9, r0, lsl #22
   406f0:	adcsle	r2, lr, r0, lsl #16
   406f4:	sbcslt	r3, sl, #48, 22	; 0xc000
   406f8:	ldmle	sl!, {r0, r3, r9, fp, sp}
   406fc:	smlatbcs	sl, r2, r9, r7
   40700:	andcc	pc, r0, r1, lsl #22
   40704:	adcsle	r2, sp, r0, lsl #20
   40708:	teqeq	r0, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   4070c:	bcs	2ad27c <_ZdlPv@@Base+0x269a8c>
   40710:	stmibvc	r2!, {r0, r1, r2, r3, r5, r7, fp, ip, lr, pc}^
   40714:	andcc	pc, r0, r1, lsl #22
   40718:			; <UNDEFINED> instruction: 0xd1aa2a00
   4071c:	stcle	8, cr2, [r8], #508	; 0x1fc
   40720:			; <UNDEFINED> instruction: 0xf04fe7b0
   40724:			; <UNDEFINED> instruction: 0xe7ad30ff
   40728:	ldcl	7, cr15, [r6, #-836]	; 0xfffffcbc
   4072c:	muleq	r2, r4, r6
   40730:	andeq	r0, r0, ip, ror r1
   40734:	andeq	sp, r2, r8, asr r6
   40738:	andeq	sl, r0, sl, lsl r9
   4073c:	ldrlt	r4, [r0, #-2834]!	; 0xfffff4ee
   40740:			; <UNDEFINED> instruction: 0x4604447b
   40744:	strcs	fp, [r0, #-131]	; 0xffffff7d
   40748:	stmib	r0, {r3, r8, r9, ip, sp}^
   4074c:	strmi	r3, [r8], -r0, lsl #10
   40750:	strpl	lr, [r2, #-2500]	; 0xfffff63c
   40754:	stmib	r4, {r0, r2, r5, r8, sp, lr}^
   40758:	stmib	r4, {r0, r1, r3, r8, sl, ip, lr}^
   4075c:	stmib	r4, {r0, r2, r3, r8, sl, ip, lr}^
   40760:	tstls	r1, pc, lsl #10
   40764:	stcl	7, cr15, [ip, #836]	; 0x344
   40768:			; <UNDEFINED> instruction: 0xf7d13001
   4076c:	stmdbls	r1, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}
   40770:			; <UNDEFINED> instruction: 0xf7d16160
   40774:	andcs	lr, r0, #896	; 0x380
   40778:	strtmi	r2, [r0], -r0, lsl #6
   4077c:	adcvs	r6, r5, #1073741865	; 0x40000029
   40780:	movwcs	lr, #35268	; 0x89c4
   40784:	ldclt	0, cr11, [r0, #-12]!
   40788:	andeq	sl, r2, r8, ror #24
   4078c:	strlt	r2, [r8, #-2409]	; 0xfffff697
   40790:	andsle	r4, sp, r3, lsl #12
   40794:	ldmdbcs	r0, {r0, r2, r3, fp, ip, lr, pc}^
   40798:	stmdbcs	r3!, {r0, r1, r2, r4, ip, lr, pc}^
   4079c:	blvc	3fbe20 <_ZdlPv@@Base+0x3b8630>
   407a0:	ldfd	f5, [r3, #44]	; 0x2c
   407a4:	andcs	r5, r1, r0, lsl #22
   407a8:	blvs	23c1c4 <_ZdlPv@@Base+0x1f89d4>
   407ac:	blvs	7bdc0 <_ZdlPv@@Base+0x385d0>
   407b0:	ldmdbcs	r0!, {r3, r8, sl, fp, ip, sp, pc}^
   407b4:	blvc	2fbe38 <_ZdlPv@@Base+0x2b8648>
   407b8:	stmdbmi	fp, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
   407bc:	andsne	pc, pc, r0, asr #4
   407c0:			; <UNDEFINED> instruction: 0xf7fe4479
   407c4:	andcs	pc, r0, r5, lsr #28
   407c8:	cdp	13, 11, cr11, cr1, cr8, {0}
   407cc:	strb	r7, [r8, r8, lsl #22]!
   407d0:	blvc	7c2b4 <_ZdlPv@@Base+0x38ac4>
   407d4:	svclt	0x0000e7e5
   407d8:	ldrhi	fp, [lr, #-2130]	; 0xfffff7ae
   407dc:	andmi	r5, r4, fp, ror #3
   407e0:	andeq	r0, r0, r0
   407e4:	subsmi	r0, r2, r0
   407e8:	andeq	sl, r0, ip, ror r1
   407ec:			; <UNDEFINED> instruction: 0x460db5f8
   407f0:	strmi	r6, [r4], -lr, lsl #16
   407f4:	mcrcs	15, 0, r4, cr0, cr1, {0}
   407f8:	blle	6119fc <_ZdlPv@@Base+0x5ce20c>
   407fc:	adcsmi	r6, r3, #35840	; 0x8c00
   40800:	bvs	ff937c18 <_ZdlPv@@Base+0xff8f4428>
   40804:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   40808:	ble	38b410 <_ZdlPv@@Base+0x347c20>
   4080c:	ldmpl	fp!, {r2, r3, r8, r9, fp, lr}^
   40810:	stmdblt	r0, {r3, r4, fp, sp, lr}
   40814:			; <UNDEFINED> instruction: 0x4628bdf8
   40818:			; <UNDEFINED> instruction: 0xff16f7ff
   4081c:	ble	10a824 <_ZdlPv@@Base+0xc7034>
   40820:	bicmi	r6, r0, #104, 16	; 0x680000
   40824:	ldcllt	15, cr0, [r8, #768]!	; 0x300
   40828:	ldcllt	0, cr2, [r8, #4]!
   4082c:	vst2.8	{d20,d22}, [pc], r5
   40830:	ldrbtmi	r7, [r9], #-153	; 0xffffff67
   40834:	stc2l	7, cr15, [ip, #1016]!	; 0x3f8
   40838:	svclt	0x0000e7e0
   4083c:	andeq	sp, r2, r8, ror #9
   40840:	andeq	r0, r0, r8, asr r1
   40844:	andeq	sl, r0, sl, lsl #2
   40848:	ldrbmi	r6, [r0, -r0, lsl #18]!
   4084c:			; <UNDEFINED> instruction: 0x4614b538
   40850:	rsbmi	pc, r0, #111	; 0x6f
   40854:			; <UNDEFINED> instruction: 0x46054294
   40858:	subvs	r6, r1, r3
   4085c:	adceq	fp, r0, r4, lsr pc
   40860:	rscscc	pc, pc, pc, asr #32
   40864:	mrrc	7, 13, pc, ip, cr1	; <UNPREDICTABLE>
   40868:	strmi	r2, [r3], -r0, lsl #24
   4086c:	stcle	0, cr6, [r7, #-672]	; 0xfffffd60
   40870:	addeq	lr, r4, #0, 22
   40874:	mvnscc	pc, pc, asr #32
   40878:	blne	17e98c <_ZdlPv@@Base+0x13b19c>
   4087c:			; <UNDEFINED> instruction: 0xd1fb4293
   40880:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   40884:			; <UNDEFINED> instruction: 0x4604b510
   40888:	smlabblt	r8, r0, r8, r6
   4088c:	stcl	7, cr15, [r0], #836	; 0x344
   40890:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   40894:	mvnsmi	lr, sp, lsr #18
   40898:	stmdavs	sp, {r2, r9, sl, lr}
   4089c:	svcmi	0x00184616
   408a0:	ldrbtmi	r2, [pc], #-3328	; 408a8 <__printf_chk@plt+0x2e478>
   408a4:	blvs	937524 <_ZdlPv@@Base+0x8f3d34>
   408a8:	lfmle	f4, 4, [r4, #-684]	; 0xfffffd54
   408ac:			; <UNDEFINED> instruction: 0xf8536ae3
   408b0:	stmdbcs	r0, {r0, r2, r5, ip}
   408b4:	blvs	18774f8 <_ZdlPv@@Base+0x1833d08>
   408b8:	bmi	4c9d50 <_ZdlPv@@Base+0x486560>
   408bc:	blx	19b352 <_ZdlPv@@Base+0x157b62>
   408c0:	ldmpl	sl!, {r0, r8}
   408c4:	stmiavs	r8, {r1, r4, fp, sp, lr}^
   408c8:	addsmi	fp, r6, #2539520	; 0x26c000
   408cc:	ldrtmi	sp, [r1], -r8
   408d0:	ldrhmi	lr, [r0, #141]!	; 0x8d
   408d4:	blmi	379cd4 <_ZdlPv@@Base+0x3364e4>
   408d8:	ldmpl	fp!, {sp}^
   408dc:	cmnlt	r3, fp, lsl r8
   408e0:	ldrhhi	lr, [r0, #141]!	; 0x8d
   408e4:	vst2.8	{d20,d22}, [pc], r9
   408e8:	ldrbtmi	r7, [r9], #-200	; 0xffffff38
   408ec:	ldc2	7, cr15, [r0, #1016]	; 0x3f8
   408f0:			; <UNDEFINED> instruction: 0x4631e7d9
   408f4:	ldrhmi	lr, [r0, #141]!	; 0x8d
   408f8:			; <UNDEFINED> instruction: 0xf7d1e560
   408fc:	svclt	0x0000ec20
   40900:	andeq	sp, r2, lr, lsr r4
   40904:	andeq	r0, r0, ip, asr r1
   40908:	andeq	r0, r0, r8, asr r1
   4090c:	andeq	sl, r0, r2, asr r0
   40910:			; <UNDEFINED> instruction: 0x4604b510
   40914:	blhi	fbdd0 <_ZdlPv@@Base+0xb85e0>
   40918:	bcc	47c140 <_ZdlPv@@Base+0x438950>
   4091c:			; <UNDEFINED> instruction: 0xffbaf7ff
   40920:	bleq	27bf78 <_ZdlPv@@Base+0x238788>
   40924:	blvc	ff27c40c <_ZdlPv@@Base+0xff238c1c>
   40928:	blvs	3bbfac <_ZdlPv@@Base+0x3787bc>
   4092c:	blvc	7c210 <_ZdlPv@@Base+0x38a20>
   40930:	bleq	3bbfb4 <_ZdlPv@@Base+0x3787c4>
   40934:	blvc	1fc1d8 <_ZdlPv@@Base+0x1b89e8>
   40938:	beq	47c160 <_ZdlPv@@Base+0x438970>
   4093c:	blhi	ff27c424 <_ZdlPv@@Base+0xff238c34>
   40940:	bleq	7c364 <_ZdlPv@@Base+0x38b74>
   40944:	ldcl	7, cr15, [r0], {209}	; 0xd1
   40948:	blvc	7c428 <_ZdlPv@@Base+0x38c38>
   4094c:	blvc	7c174 <_ZdlPv@@Base+0x38984>
   40950:	blhi	fbc4c <_ZdlPv@@Base+0xb845c>
   40954:	blvc	ff23c550 <_ZdlPv@@Base+0xff1f8d60>
   40958:	beq	fe47c1bc <_ZdlPv@@Base+0xfe4389cc>
   4095c:	svclt	0x0000bd10
   40960:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   40964:	strdmi	r2, [r9], -fp
   40968:	andeq	r0, r0, r0
   4096c:	rsbmi	r8, r6, r0
   40970:	mvnsmi	lr, sp, lsr #18
   40974:	stmdavs	sp, {r2, r9, sl, lr}
   40978:	svcmi	0x00184616
   4097c:	ldrbtmi	r2, [pc], #-3328	; 40984 <__printf_chk@plt+0x2e554>
   40980:	blvs	937600 <_ZdlPv@@Base+0x8f3e10>
   40984:	lfmle	f4, 4, [r4, #-684]	; 0xfffffd54
   40988:			; <UNDEFINED> instruction: 0xf8536ae3
   4098c:	stmdbcs	r0, {r0, r2, r5, ip}
   40990:	blvs	18775d4 <_ZdlPv@@Base+0x1833de4>
   40994:	bmi	4c9e2c <_ZdlPv@@Base+0x48663c>
   40998:	blx	19b42e <_ZdlPv@@Base+0x157c3e>
   4099c:	ldmpl	sl!, {r0, r8}
   409a0:	stmdbvs	r8, {r1, r4, fp, sp, lr}
   409a4:	addsmi	fp, r6, #2539520	; 0x26c000
   409a8:	ldrtmi	sp, [r1], -r8
   409ac:	ldrhmi	lr, [r0, #141]!	; 0x8d
   409b0:	blmi	379bf8 <_ZdlPv@@Base+0x336408>
   409b4:	ldmpl	fp!, {sp}^
   409b8:	cmnlt	r3, fp, lsl r8
   409bc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   409c0:	vmla.i8	d20, d0, d9
   409c4:	ldrbtmi	r1, [r9], #-159	; 0xffffff61
   409c8:	stc2	7, cr15, [r2, #-1016]!	; 0xfffffc08
   409cc:			; <UNDEFINED> instruction: 0x4631e7d9
   409d0:	ldrhmi	lr, [r0, #141]!	; 0x8d
   409d4:			; <UNDEFINED> instruction: 0xf7d1e4f2
   409d8:	svclt	0x0000ebb2
   409dc:	andeq	sp, r2, r2, ror #6
   409e0:	andeq	r0, r0, ip, asr r1
   409e4:	andeq	r0, r0, r8, asr r1
   409e8:	andeq	r9, r0, r6, ror pc
   409ec:	mvnsmi	lr, sp, lsr #18
   409f0:	stmdavs	sp, {r2, r9, sl, lr}
   409f4:	svcmi	0x00184616
   409f8:	ldrbtmi	r2, [pc], #-3328	; 40a00 <__printf_chk@plt+0x2e5d0>
   409fc:	blvs	93767c <_ZdlPv@@Base+0x8f3e8c>
   40a00:	lfmle	f4, 4, [r4, #-684]	; 0xfffffd54
   40a04:			; <UNDEFINED> instruction: 0xf8536ae3
   40a08:	stmdbcs	r0, {r0, r2, r5, ip}
   40a0c:	blvs	1877650 <_ZdlPv@@Base+0x1833e60>
   40a10:	bmi	4c9ea8 <_ZdlPv@@Base+0x4866b8>
   40a14:	blx	19b4aa <_ZdlPv@@Base+0x157cba>
   40a18:	ldmpl	sl!, {r0, r8}
   40a1c:	stmibvs	r8, {r1, r4, fp, sp, lr}
   40a20:	addsmi	fp, r6, #2539520	; 0x26c000
   40a24:	ldrtmi	sp, [r1], -r8
   40a28:	ldrhmi	lr, [r0, #141]!	; 0x8d
   40a2c:	blmi	379b7c <_ZdlPv@@Base+0x33638c>
   40a30:	ldmpl	fp!, {sp}^
   40a34:	cmnlt	r3, fp, lsl r8
   40a38:	ldrhhi	lr, [r0, #141]!	; 0x8d
   40a3c:	vst2.8	{d20,d22}, [pc], r9
   40a40:	ldrbtmi	r7, [r9], #-215	; 0xffffff29
   40a44:	stc2l	7, cr15, [r4], #1016	; 0x3f8
   40a48:			; <UNDEFINED> instruction: 0x4631e7d9
   40a4c:	ldrhmi	lr, [r0, #141]!	; 0x8d
   40a50:			; <UNDEFINED> instruction: 0xf7d1e4b4
   40a54:	svclt	0x0000eb74
   40a58:	andeq	sp, r2, r6, ror #5
   40a5c:	andeq	r0, r0, ip, asr r1
   40a60:	andeq	r0, r0, r8, asr r1
   40a64:	strdeq	r9, [r0], -sl
   40a68:	mvnsmi	lr, sp, lsr #18
   40a6c:	stmdavs	sp, {r2, r9, sl, lr}
   40a70:	svcmi	0x00184616
   40a74:	ldrbtmi	r2, [pc], #-3328	; 40a7c <__printf_chk@plt+0x2e64c>
   40a78:	blvs	9376f8 <_ZdlPv@@Base+0x8f3f08>
   40a7c:	lfmle	f4, 4, [r4, #-684]	; 0xfffffd54
   40a80:			; <UNDEFINED> instruction: 0xf8536ae3
   40a84:	stmdbcs	r0, {r0, r2, r5, ip}
   40a88:	blvs	18776cc <_ZdlPv@@Base+0x1833edc>
   40a8c:	bmi	4c9f24 <_ZdlPv@@Base+0x486734>
   40a90:	blx	19b526 <_ZdlPv@@Base+0x157d36>
   40a94:	ldmpl	sl!, {r0, r8}
   40a98:	stmdbvs	r8, {r1, r4, fp, sp, lr}^
   40a9c:	addsmi	fp, r6, #2539520	; 0x26c000
   40aa0:	ldrtmi	sp, [r1], -r8
   40aa4:	ldrhmi	lr, [r0, #141]!	; 0x8d
   40aa8:	blmi	379b00 <_ZdlPv@@Base+0x336310>
   40aac:	ldmpl	fp!, {sp}^
   40ab0:	cmnlt	r3, fp, lsl r8
   40ab4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   40ab8:	vmla.i8	d20, d0, d9
   40abc:	ldrbtmi	r1, [r9], #-189	; 0xffffff43
   40ac0:	stc2	7, cr15, [r6], #1016	; 0x3f8
   40ac4:			; <UNDEFINED> instruction: 0x4631e7d9
   40ac8:	ldrhmi	lr, [r0, #141]!	; 0x8d
   40acc:			; <UNDEFINED> instruction: 0xf7d1e476
   40ad0:	svclt	0x0000eb36
   40ad4:	andeq	sp, r2, sl, ror #4
   40ad8:	andeq	r0, r0, ip, asr r1
   40adc:	andeq	r0, r0, r8, asr r1
   40ae0:	andeq	r9, r0, lr, ror lr
   40ae4:	mvnsmi	lr, sp, lsr #18
   40ae8:	stmdavs	sp, {r2, r9, sl, lr}
   40aec:	svcmi	0x00184616
   40af0:	ldrbtmi	r2, [pc], #-3328	; 40af8 <__printf_chk@plt+0x2e6c8>
   40af4:	blvs	937778 <_ZdlPv@@Base+0x8f3f88>
   40af8:	lfmle	f4, 4, [r5, #-684]	; 0xfffffd54
   40afc:			; <UNDEFINED> instruction: 0xf8536ae3
   40b00:	stmdbcs	r0, {r0, r2, r5, ip}
   40b04:	blvs	187774c <_ZdlPv@@Base+0x1833f5c>
   40b08:	bmi	4c9fa0 <_ZdlPv@@Base+0x4867b0>
   40b0c:	blx	19b5a2 <_ZdlPv@@Base+0x157db2>
   40b10:	ldmpl	sl!, {r0, r8}
   40b14:	stmibvs	r8, {r1, r4, fp, sp, lr}^
   40b18:	addsmi	fp, r6, #2670592	; 0x28c000
   40b1c:	ldrtmi	sp, [r1], -r9
   40b20:	ldrhmi	lr, [r0, #141]!	; 0x8d
   40b24:	bllt	ff5feb28 <_ZdlPv@@Base+0xff5bb338>
   40b28:	andcs	r4, r0, fp, lsl #22
   40b2c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   40b30:	pop	{r0, r1, r5, r6, r8, ip, sp, pc}
   40b34:	stmdbmi	r9, {r4, r5, r6, r7, r8, pc}
   40b38:	rscvc	pc, r6, pc, asr #8
   40b3c:			; <UNDEFINED> instruction: 0xf7fe4479
   40b40:	ldrb	pc, [r8, r7, ror #24]	; <UNPREDICTABLE>
   40b44:	pop	{r0, r4, r5, r9, sl, lr}
   40b48:	ldrt	r4, [r7], #-496	; 0xfffffe10
   40b4c:	b	ffdfea98 <_ZdlPv@@Base+0xffdbb2a8>
   40b50:	andeq	sp, r2, lr, ror #3
   40b54:	andeq	r0, r0, ip, asr r1
   40b58:	andeq	r0, r0, r8, asr r1
   40b5c:	andeq	r9, r0, r0, lsl #28
   40b60:	mcrne	5, 0, fp, cr12, cr8, {1}
   40b64:	blle	192380 <_ZdlPv@@Base+0x14eb90>
   40b68:	svcvc	0x007af5b4
   40b6c:	strcs	fp, [r0], #-3848	; 0xfffff0f8
   40b70:	lfmlt	f6, 4, [r8, #-688]!	; 0xfffffd50
   40b74:	vst2.8	{d20,d22}, [pc], r3
   40b78:	ldrbtmi	r7, [r9], #-237	; 0xffffff13
   40b7c:	mcrr2	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
   40b80:	lfmlt	f6, 4, [r8, #-688]!	; 0xfffffd50
   40b84:	andeq	r9, r0, r2, asr #27
   40b88:	ldrbmi	r6, [r0, -r0, lsl #21]!
   40b8c:	ldrtlt	r4, [r0], #-2568	; 0xfffff5f8
   40b90:	cfstrsmi	mvf4, [r8], {122}	; 0x7a
   40b94:	stmiavs	r0, {r0, r1, r7, r9, fp, sp, lr}^
   40b98:	ldmdavs	r2, {r1, r4, r8, fp, ip, lr}
   40b9c:	addsmi	fp, r1, #835584	; 0xcc000
   40ba0:	ldfltd	f5, [r0], #-4
   40ba4:	ldclt	7, cr4, [r0], #-448	; 0xfffffe40
   40ba8:	bllt	fe57ebac <_ZdlPv@@Base+0xfe53b3bc>
   40bac:	str	fp, [r5], #-3120	; 0xfffff3d0
   40bb0:	andeq	sp, r2, r0, asr r1
   40bb4:	andeq	r0, r0, ip, asr r1
   40bb8:	cfstrsls	mvf11, [r2, #-192]	; 0xffffff40
   40bbc:	andne	lr, r0, #192, 18	; 0x300000
   40bc0:	strcc	lr, [r2, #-2496]	; 0xfffff640
   40bc4:			; <UNDEFINED> instruction: 0x4770bc30
   40bc8:	svcmi	0x00f8e92d
   40bcc:			; <UNDEFINED> instruction: 0xf8d0468a
   40bd0:	ldrmi	r8, [r1], r8
   40bd4:			; <UNDEFINED> instruction: 0xf1b8461f
   40bd8:	eorle	r0, r3, r0, lsl #30
   40bdc:	ldrdcc	pc, [r0], -sl
   40be0:	rsbvs	pc, r1, #68, 12	; 0x4400000
   40be4:	ldrdmi	pc, [r0], -r9
   40be8:	subcs	pc, sl, #200, 4	; 0x8000000c
   40bec:	mvnsne	pc, r0, asr #4
   40bf0:	bl	148c38 <_ZdlPv@@Base+0x105448>
   40bf4:	blx	fe0c9a0a <_ZdlPv@@Base+0xfe08621a>
   40bf8:	ldrbne	r4, [ip, r3, lsl #4]
   40bfc:	bl	ff151c6c <_ZdlPv@@Base+0xff10e47c>
   40c00:	blx	89c92 <_ZdlPv@@Base+0x464a2>
   40c04:	cfstrscs	mvf3, [r0], {20}
   40c08:	rsbmi	fp, r4, #184, 30	; 0x2e0
   40c0c:	stc2l	0, cr15, [ip, #8]
   40c10:	eorcc	pc, r4, r8, asr r8	; <UNPREDICTABLE>
   40c14:	stmdbge	r0, {r6, r7, r8, fp, sp, lr, pc}
   40c18:	movwvc	lr, #10688	; 0x29c0
   40c1c:	eoreq	pc, r4, r8, asr #16
   40c20:	svchi	0x00f8e8bd
   40c24:	vmax.s8	d20, d16, d3
   40c28:			; <UNDEFINED> instruction: 0xf7d170dc
   40c2c:	strcs	lr, [r0, #-2682]	; 0xfffff586
   40c30:			; <UNDEFINED> instruction: 0xf5001f04
   40c34:			; <UNDEFINED> instruction: 0x468066fb
   40c38:	andeq	pc, r8, fp, asr #17
   40c3c:	svcpl	0x0004f844
   40c40:	mvnsle	r4, r6, lsr #5
   40c44:	svclt	0x0000e7ca
   40c48:	stmvs	r4, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
   40c4c:	ldrbtmi	r4, [pc], #-3868	; 40c54 <__printf_chk@plt+0x2e824>
   40c50:	stmdavs	sp, {r2, r4, r5, r6, r8, r9, ip, sp, pc}
   40c54:	ldmdavs	r3, {r1, r2, r3, r4, r9, sl, lr}
   40c58:	stclvs	6, cr15, [r1], #-272	; 0xfffffef0
   40c5c:	sfmcs	f7, 3, [sl], {200}	; 0xc8
   40c60:	cdpne	2, 15, cr15, cr7, cr0, {2}
   40c64:	orrcs	lr, r5, #3072	; 0xc00
   40c68:			; <UNDEFINED> instruction: 0x5c03fb8c
   40c6c:	ldrmi	r1, [ip], #2013	; 0x7dd
   40c70:	strcs	lr, [ip, #-3013]!	; 0xfffff43b
   40c74:	ldrcc	pc, [r5, #-2830]	; 0xfffff4f2
   40c78:	svclt	0x00b82d00
   40c7c:			; <UNDEFINED> instruction: 0xf854426d
   40c80:	ldmdblt	r4, {r0, r2, r5, lr}
   40c84:	stmiavs	r4!, {r2, r4, sp, lr, pc}^
   40c88:	stmdavs	r5!, {r2, r4, r7, r8, ip, sp, pc}
   40c8c:	mvnsle	r4, sp, lsl #5
   40c90:	addsmi	r6, r5, #6619136	; 0x650000
   40c94:	bmi	335478 <_ZdlPv@@Base+0x2f1c88>
   40c98:	stmiavs	r0!, {r0, r1, r7, r9, fp, sp, lr}
   40c9c:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
   40ca0:	adcsmi	fp, r2, #1097728	; 0x10c000
   40ca4:	ldrtmi	sp, [r1], -r5
   40ca8:	ldrhtmi	lr, [r0], #141	; 0x8d
   40cac:	bllt	4fecb0 <_ZdlPv@@Base+0x4bb4c0>
   40cb0:	ldcllt	6, cr4, [r0, #128]!	; 0x80
   40cb4:	pop	{r0, r4, r5, r9, sl, lr}
   40cb8:			; <UNDEFINED> instruction: 0xf7ff40f0
   40cbc:	svclt	0x0000bb7f
   40cc0:	muleq	r2, r2, r0
   40cc4:	andeq	r0, r0, ip, asr r1
   40cc8:	andmi	r6, r8, r0, asr #16
   40ccc:	svclt	0x00004770
   40cd0:			; <UNDEFINED> instruction: 0x4604b570
   40cd4:	cdpmi	8, 1, cr6, cr0, cr13, {0}
   40cd8:	ldrbtmi	r2, [lr], #-3328	; 0xfffff300
   40cdc:	blvs	937938 <_ZdlPv@@Base+0x8f4148>
   40ce0:	sfmle	f4, 4, [sl, #-684]	; 0xfffffd54
   40ce4:			; <UNDEFINED> instruction: 0xf8536ae3
   40ce8:	blcs	4cd84 <_ZdlPv@@Base+0x9594>
   40cec:	eorcs	sp, r4, #5120	; 0x1400
   40cf0:	blx	dba7e <_ZdlPv@@Base+0x9828e>
   40cf4:	stclpl	3, cr15, [r8], {3}
   40cf8:	blmi	2702c0 <_ZdlPv@@Base+0x22cad0>
   40cfc:	ldmpl	r3!, {sp}^
   40d00:	blcs	5ad74 <_ZdlPv@@Base+0x17584>
   40d04:			; <UNDEFINED> instruction: 0xf7d1d1f8
   40d08:	stmdbmi	r5, {r1, r3, r4, r9, fp, sp, lr, pc}
   40d0c:	andscs	pc, r5, r0, asr #4
   40d10:			; <UNDEFINED> instruction: 0xf7fe4479
   40d14:			; <UNDEFINED> instruction: 0xe7e2fb7d
   40d18:	andeq	sp, r2, r6
   40d1c:	andeq	r0, r0, r8, asr r1
   40d20:	andeq	r9, r0, ip, lsr #24
   40d24:			; <UNDEFINED> instruction: 0x460cb5f8
   40d28:	strmi	r6, [r5], -lr, lsl #16
   40d2c:	mcrcs	15, 0, r4, cr0, cr3, {0}
   40d30:	blle	751f34 <_ZdlPv@@Base+0x70e744>
   40d34:	adcsmi	r6, r3, #44032	; 0xac00
   40d38:	bvs	ffb38150 <_ZdlPv@@Base+0xffaf4960>
   40d3c:	eorcc	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   40d40:	ble	3cb948 <_ZdlPv@@Base+0x388158>
   40d44:	ldmpl	fp!, {r1, r2, r3, r8, r9, fp, lr}^
   40d48:	cmplt	r3, fp, lsl r8
   40d4c:			; <UNDEFINED> instruction: 0xf7ff4620
   40d50:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   40d54:			; <UNDEFINED> instruction: 0xbdf8db00
   40d58:	stmdacs	r0, {r5, r6, fp, sp, lr}
   40d5c:			; <UNDEFINED> instruction: 0xf7d1dafb
   40d60:	blvs	1afb520 <_ZdlPv@@Base+0x1ab7d30>
   40d64:	blx	891fe <_ZdlPv@@Base+0x45a0e>
   40d68:	ldmdavs	r8, {r0, r1, r8, r9, sp}^
   40d6c:	stmdbmi	r5, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   40d70:	andvc	pc, r9, pc, asr #8
   40d74:			; <UNDEFINED> instruction: 0xf7fe4479
   40d78:	ldrb	pc, [fp, fp, asr #22]	; <UNPREDICTABLE>
   40d7c:			; <UNDEFINED> instruction: 0x0002cfb0
   40d80:	andeq	r0, r0, r8, asr r1
   40d84:	andeq	r9, r0, r8, asr #23
   40d88:	ldrbmi	lr, [r0, sp, lsr #18]!
   40d8c:			; <UNDEFINED> instruction: 0xf8d14688
   40d90:	addlt	sl, r2, r0
   40d94:	ldrdls	pc, [r0, #143]	; 0x8f
   40d98:			; <UNDEFINED> instruction: 0xf1ba4606
   40d9c:	ldrmi	r0, [r7], -r0, lsl #30
   40da0:			; <UNDEFINED> instruction: 0xf2c044f9
   40da4:	bvs	fed60fe4 <_ZdlPv@@Base+0xfed1d7f4>
   40da8:			; <UNDEFINED> instruction: 0xb1ac463d
   40dac:	andvs	pc, fp, pc, asr #12
   40db0:			; <UNDEFINED> instruction: 0xf6c74621
   40db4:			; <UNDEFINED> instruction: 0xf7d170ff
   40db8:	adcsmi	lr, r8, #124, 20	; 0x7c000
   40dbc:	blx	237b6e <_ZdlPv@@Base+0x1f437e>
   40dc0:			; <UNDEFINED> instruction: 0xf644f404
   40dc4:	vshl.s64	<illegal reg q10.5>, <illegal reg q1.5>, #1
   40dc8:			; <UNDEFINED> instruction: 0xf5040562
   40dcc:	blx	fe19e1be <_ZdlPv@@Base+0xfe15a9ce>
   40dd0:	strbne	r3, [r4, r4, lsl #10]!
   40dd4:	strne	lr, [r5, #3012]!	; 0xbc4
   40dd8:	ldrbmi	r6, [r3, #-2867]	; 0xfffff4cd
   40ddc:	bvs	ffd382b0 <_ZdlPv@@Base+0xffcf4ac0>
   40de0:	eorge	pc, sl, r3, asr r8	; <UNPREDICTABLE>
   40de4:	svceq	0x0000f1ba
   40de8:	blmi	1777aa4 <_ZdlPv@@Base+0x17342b4>
   40dec:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   40df0:	ldrdcc	pc, [r0], -r8
   40df4:	rsbsle	r4, r1, fp, lsr #5
   40df8:			; <UNDEFINED> instruction: 0xf8594b59
   40dfc:	ldmdavs	fp, {r0, r1, ip, sp}
   40e00:	cmnle	fp, r0, lsl #22
   40e04:	stccs	12, cr6, [r0], {52}	; 0x34
   40e08:	addhi	pc, r8, r0
   40e0c:	adcmi	r6, fp, #6488064	; 0x630000
   40e10:	ands	sp, r0, r3, lsl #2
   40e14:	adcmi	r6, fp, #6488064	; 0x630000
   40e18:	strtmi	sp, [r2], -r9, rrx
   40e1c:	stccs	8, cr6, [r0], {36}	; 0x24
   40e20:	strdcs	sp, [ip], -r8
   40e24:	stc2l	0, cr15, [r0], {2}
   40e28:	movwcs	lr, #63958	; 0xf9d6
   40e2c:	strmi	r4, [r4], -r9, lsr #12
   40e30:	stc2	7, cr15, [ip, #-1020]	; 0xfffffc04
   40e34:	stmiavs	r4!, {r2, r4, r5, sl, sp, lr}
   40e38:	eoreq	pc, sl, r4, asr r8	; <UNPREDICTABLE>
   40e3c:	blle	174ae44 <_ZdlPv@@Base+0x1707654>
   40e40:	pop	{r1, ip, sp, pc}
   40e44:	blmi	1222e0c <_ZdlPv@@Base+0x11df61c>
   40e48:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   40e4c:	blcs	5aec0 <_ZdlPv@@Base+0x176d0>
   40e50:			; <UNDEFINED> instruction: 0x4641d078
   40e54:			; <UNDEFINED> instruction: 0xf7ff4630
   40e58:	pld	[r1, r5, ror #30]
   40e5c:	stmdacs	r1, {r3, r7, r8, fp, sp, lr, pc}
   40e60:	tstcs	r8, #808	; 0x328
   40e64:	cmpmi	r8, #24
   40e68:			; <UNDEFINED> instruction: 0xf8594b3c
   40e6c:	ldmdavs	sl, {r0, r1, ip, sp}
   40e70:	rscle	r4, r5, sl, lsr #5
   40e74:			; <UNDEFINED> instruction: 0xf8594b3a
   40e78:	ldmdavs	fp, {r0, r1, ip, sp}
   40e7c:	bicsle	r2, pc, r0, lsl #22
   40e80:	bllt	b1b954 <_ZdlPv@@Base+0xad8164>
   40e84:	ldrhle	r4, [fp], #42	; 0x2a
   40e88:	andlt	r4, r2, r9, lsr r6
   40e8c:			; <UNDEFINED> instruction: 0x47f0e8bd
   40e90:	blt	87ee94 <_ZdlPv@@Base+0x83b6a4>
   40e94:	bmi	fe47c6b8 <_ZdlPv@@Base+0xfe438ec8>
   40e98:	bvc	fe47c6b8 <_ZdlPv@@Base+0xfe438ec8>
   40e9c:	blvc	ffa3c984 <_ZdlPv@@Base+0xff9f9194>
   40ea0:	blmi	b3c524 <_ZdlPv@@Base+0xaf8d34>
   40ea4:	blvs	ff9fc98c <_ZdlPv@@Base+0xff9b919c>
   40ea8:	blvc	23c748 <_ZdlPv@@Base+0x1f8f58>
   40eac:	blpl	7c98c <_ZdlPv@@Base+0x3919c>
   40eb0:	blvs	17c8d4 <_ZdlPv@@Base+0x1390e4>
   40eb4:	blvs	1bc794 <_ZdlPv@@Base+0x178fa4>
   40eb8:	blvc	ff1fcab4 <_ZdlPv@@Base+0xff1b92c4>
   40ebc:	bpl	fe47c720 <_ZdlPv@@Base+0xfe438f30>
   40ec0:	stmdbmi	r9!, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
   40ec4:	adcvc	pc, ip, pc, asr #8
   40ec8:			; <UNDEFINED> instruction: 0xf7fe4479
   40ecc:	strb	pc, [sl, -r1, lsr #21]!	; <UNPREDICTABLE>
   40ed0:	andlt	r4, r2, r9, lsr r6
   40ed4:			; <UNDEFINED> instruction: 0x47f0e8bd
   40ed8:	blt	1c7eedc <_ZdlPv@@Base+0x1c3b6ec>
   40edc:			; <UNDEFINED> instruction: 0x23246b72
   40ee0:	bcs	2ffaf4 <_ZdlPv@@Base+0x2bc304>
   40ee4:	ldrdeq	pc, [r8], -sl
   40ee8:	pop	{r1, ip, sp, pc}
   40eec:	stmdavs	r3!, {r4, r5, r6, r7, r8, r9, sl, pc}
   40ef0:	ldcvs	0, cr6, [r3], #-76	; 0xffffffb4
   40ef4:	ldrtvs	r6, [r4], #-35	; 0xffffffdd
   40ef8:	blvs	1c7ad74 <_ZdlPv@@Base+0x1c37584>
   40efc:	bvs	fed09394 <_ZdlPv@@Base+0xfecc5ba4>
   40f00:	ldrdcs	pc, [r0], -r8
   40f04:	tsteq	sl, r1, lsl #22	; <UNPREDICTABLE>
   40f08:	ldmiblt	r3, {r3, r7, fp, sp, lr}
   40f0c:	mulle	r2, r7, r2
   40f10:			; <UNDEFINED> instruction: 0xf7ff4639
   40f14:			; <UNDEFINED> instruction: 0xf844f9df
   40f18:	ldr	r0, [r1, sl, lsr #32]
   40f1c:	movwls	r2, #4108	; 0x100c
   40f20:	mcrr2	0, 0, pc, r2, cr2	; <UNPREDICTABLE>
   40f24:	blvs	ffce7b30 <_ZdlPv@@Base+0xffca4340>
   40f28:	strmi	r4, [r4], -r9, lsr #12
   40f2c:	stc2	7, cr15, [lr], {255}	; 0xff
   40f30:	ldrtmi	lr, [r9], -r0, lsl #15
   40f34:	blx	10fef38 <_ZdlPv@@Base+0x10bb748>
   40f38:	strtmi	lr, [r0], -sp, ror #15
   40f3c:	mrrc2	0, 0, pc, r8, cr2	; <UNPREDICTABLE>
   40f40:	ldmdb	r0, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   40f44:	ldm	sl!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   40f48:	svclt	0x0000e7f7
   40f4c:	andhi	pc, r0, pc, lsr #7
   40f50:	andeq	r0, r0, r0
   40f54:	addmi	r4, pc, r0
   40f58:	andeq	ip, r2, r0, asr #30
   40f5c:	andeq	r0, r0, ip, asr r1
   40f60:	muleq	r0, r8, r1
   40f64:	andeq	r0, r0, r8, asr r1
   40f68:	andeq	r9, r0, r4, ror sl
   40f6c:	ldrbmi	r6, [r0, -r0, asr #18]!
   40f70:	ldrbmi	r6, [r0, -r0, lsl #19]!
   40f74:			; <UNDEFINED> instruction: 0x4604b570
   40f78:	cdpmi	8, 1, cr6, cr0, cr13, {0}
   40f7c:	ldrbtmi	r2, [lr], #-3328	; 0xfffff300
   40f80:	blvs	937bdc <_ZdlPv@@Base+0x8f43ec>
   40f84:	sfmle	f4, 4, [sl, #-684]	; 0xfffffd54
   40f88:			; <UNDEFINED> instruction: 0xf8536ae3
   40f8c:	blcs	4d028 <_ZdlPv@@Base+0x9838>
   40f90:	blvs	18f7bac <_ZdlPv@@Base+0x18b43bc>
   40f94:	blx	8942e <_ZdlPv@@Base+0x45c3e>
   40f98:	bvs	649bac <_ZdlPv@@Base+0x6063bc>
   40f9c:	blmi	270564 <_ZdlPv@@Base+0x22cd74>
   40fa0:	ldmpl	r3!, {sp}^
   40fa4:	blcs	5b018 <_ZdlPv@@Base+0x17828>
   40fa8:			; <UNDEFINED> instruction: 0xf7d1d1f8
   40fac:	stmdbmi	r5, {r3, r6, r7, fp, sp, lr, pc}
   40fb0:	subcs	pc, r5, r0, asr #4
   40fb4:			; <UNDEFINED> instruction: 0xf7fe4479
   40fb8:	strb	pc, [r2, fp, lsr #20]!	; <UNPREDICTABLE>
   40fbc:	andeq	ip, r2, r2, ror #26
   40fc0:	andeq	r0, r0, r8, asr r1
   40fc4:	andeq	r9, r0, r8, lsl #19
   40fc8:	bmi	113bd8 <_ZdlPv@@Base+0xd03e8>
   40fcc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   40fd0:			; <UNDEFINED> instruction: 0x47706818
   40fd4:	andeq	ip, r2, r4, lsl sp
   40fd8:			; <UNDEFINED> instruction: 0x000001bc
   40fdc:	mvnsmi	lr, sp, lsr #18
   40fe0:	blvs	2127fc <_ZdlPv@@Base+0x1cf00c>
   40fe4:	ldmdbcs	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
   40fe8:	ldrdcs	fp, [r0, ip]
   40fec:	stclle	3, cr6, [r5, #-4]
   40ff0:			; <UNDEFINED> instruction: 0xf06f310a
   40ff4:	addsmi	r4, r9, #96, 6	; 0x80000001
   40ff8:	svclt	0x00a86301
   40ffc:	rscscc	pc, pc, pc, asr #32
   41000:			; <UNDEFINED> instruction: 0xf7d1db3c
   41004:	blvs	afb244 <_ZdlPv@@Base+0xab7a54>
   41008:	rscvs	r2, r8, #0, 20
   4100c:	bl	78430 <_ZdlPv@@Base+0x34c40>
   41010:			; <UNDEFINED> instruction: 0xf04f0382
   41014:			; <UNDEFINED> instruction: 0xf84032ff
   41018:	addsmi	r2, r8, #4, 22	; 0x1000
   4101c:	pop	{r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   41020:	bl	feca17e8 <_ZdlPv@@Base+0xfec5dff8>
   41024:	b	1404d48 <_ZdlPv@@Base+0x13c1558>
   41028:	svclt	0x00a80047
   4102c:	andeq	pc, sl, r1, lsl #2
   41030:	msrmi	SPSR_, #111	; 0x6f
   41034:			; <UNDEFINED> instruction: 0x63284298
   41038:	addeq	fp, r0, r8, lsr pc
   4103c:	ldrdhi	pc, [ip], -r5	; <UNPREDICTABLE>
   41040:			; <UNDEFINED> instruction: 0xf04fbf28
   41044:	ldrshteq	r3, [ip], pc
   41048:	stmda	sl!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4104c:	strbmi	r4, [r1], -r2, lsr #12
   41050:	strmi	r6, [r6], -r8, ror #5
   41054:	stmdb	r2, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   41058:	addmi	r6, r7, #40, 22	; 0xa000
   4105c:	ldmdbne	r2!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   41060:	addeq	lr, r0, r6, lsl #22
   41064:	mvnscc	pc, #79	; 0x4f
   41068:			; <UNDEFINED> instruction: 0xf842da03
   4106c:	addmi	r3, r2, #4, 22	; 0x1000
   41070:			; <UNDEFINED> instruction: 0x4640d1fb
   41074:	ldrhmi	lr, [r0, #141]!	; 0x8d
   41078:	stmialt	r8!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4107c:	strb	r0, [r0, r8, lsl #1]
   41080:			; <UNDEFINED> instruction: 0x4604b570
   41084:	bicslt	r6, r5, r5, asr #22
   41088:			; <UNDEFINED> instruction: 0xf6436bc6
   4108c:	vqdmlal.s<illegal width 8>	q8, d16, d3[4]
   41090:	rsbseq	r3, r0, lr, lsl #7
   41094:	addsmi	r6, r8, #224, 6	; 0x80000003
   41098:			; <UNDEFINED> instruction: 0x2324bf96
   4109c:	rscscc	pc, pc, pc, asr #32
   410a0:			; <UNDEFINED> instruction: 0xf7d14358
   410a4:	eorcs	lr, r4, #4063232	; 0x3e0000
   410a8:	vqdmulh.s<illegal width 8>	d15, d6, d2
   410ac:	cmnvs	r0, #42991616	; 0x2900000
   410b0:	ldmdb	r4, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   410b4:	pop	{r3, r5, r9, sl, lr}
   410b8:			; <UNDEFINED> instruction: 0xf7d14070
   410bc:	tstcs	r0, #13041664	; 0xc70000
   410c0:	andsvc	pc, r0, pc, asr #8
   410c4:			; <UNDEFINED> instruction: 0xf7d163e3
   410c8:	cmnvs	r0, #44, 16	; 0x2c0000
   410cc:	svclt	0x0000bd70
   410d0:			; <UNDEFINED> instruction: 0x4605b5f8
   410d4:	vmlane.f64	d22, d3, d0
   410d8:	bvs	ffbf615c <_ZdlPv@@Base+0xffbb296c>
   410dc:	addeq	lr, r0, #6144	; 0x1800
   410e0:	blcc	b90ec <_ZdlPv@@Base+0x758fc>
   410e4:			; <UNDEFINED> instruction: 0xf852d338
   410e8:	stccs	13, cr4, [r0], {4}
   410ec:	mrrcne	11, 15, sp, ip, cr9
   410f0:	lfmle	f4, 4, [r2, #-640]	; 0xfffffd80
   410f4:			; <UNDEFINED> instruction: 0xf06f00a7
   410f8:	addmi	r4, r4, #96	; 0x60
   410fc:	shasxmi	fp, r8, r4
   41100:	rscscc	pc, pc, pc, asr #32
   41104:	stmda	ip, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   41108:			; <UNDEFINED> instruction: 0x4631463a
   4110c:			; <UNDEFINED> instruction: 0xf7d162e8
   41110:	ldrtmi	lr, [r0], -r6, ror #17
   41114:	ldm	ip, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   41118:	ldmib	r5, {r2, r3, r5, r8, r9, sp, lr}^
   4111c:	addsmi	r0, r8, #939524096	; 0x38000000
   41120:			; <UNDEFINED> instruction: 0xf643da19
   41124:	vqdmlal.s<illegal width 8>	q8, d16, d3[4]
   41128:	addsmi	r3, r8, #939524098	; 0x38000002
   4112c:	svclt	0x00966b6c
   41130:			; <UNDEFINED> instruction: 0xf04f2324
   41134:	cmpmi	r8, #255	; 0xff
   41138:	svc	0x00f2f7d0
   4113c:	eorcs	r6, r4, #175104	; 0x2ac00
   41140:	blx	d29ce <_ZdlPv@@Base+0x8f1de>
   41144:	msrvs	SPSR_f, #805306368	; 0x30000000
   41148:	stmia	r8, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   4114c:			; <UNDEFINED> instruction: 0xf7d14620
   41150:	blvs	feb3b358 <_ZdlPv@@Base+0xfeaf7b68>
   41154:	ldcllt	3, cr6, [r8, #940]!	; 0x3ac
   41158:	ldclle	8, cr2, [lr]
   4115c:	ldrtmi	r2, [ip], -r0, lsl #14
   41160:			; <UNDEFINED> instruction: 0xe7cf4638
   41164:			; <UNDEFINED> instruction: 0x4606b5f8
   41168:	ldrmi	r6, [r5], -pc, lsl #16
   4116c:	blle	64cd74 <_ZdlPv@@Base+0x609584>
   41170:	adcsmi	r6, fp, #52224	; 0xcc00
   41174:	ldmib	r6, {r1, r2, r3, r4, r8, sl, fp, ip, lr, pc}^
   41178:			; <UNDEFINED> instruction: 0xf103320e
   4117c:	ldrmi	r0, [r4, #3073]	; 0xc01
   41180:	blvs	1cb7a34 <_ZdlPv@@Base+0x1c74244>
   41184:	bvs	ffcca21c <_ZdlPv@@Base+0xffc86a2c>
   41188:	strne	pc, [r3], #-2820	; 0xfffff4fc
   4118c:	eorcc	pc, r7, r2, asr #16
   41190:			; <UNDEFINED> instruction: 0xf8c6cd0f
   41194:	strgt	ip, [pc], #-56	; 4119c <__printf_chk@plt+0x2ed6c>
   41198:	strgt	ip, [pc], #-3343	; 411a0 <__printf_chk@plt+0x2ed70>
   4119c:	eorvs	r6, r3, fp, lsr #16
   411a0:	ldmdbmi	r7, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   411a4:	addscs	pc, r6, r0, asr #4
   411a8:			; <UNDEFINED> instruction: 0xf7fe4479
   411ac:	blvs	d3f678 <_ZdlPv@@Base+0xcfbe88>
   411b0:	sfmle	f4, 2, [r0], #748	; 0x2ec
   411b4:			; <UNDEFINED> instruction: 0x46304639
   411b8:			; <UNDEFINED> instruction: 0xff10f7ff
   411bc:	adcsmi	r6, fp, #52224	; 0xcc00
   411c0:	ldmdbmi	r0, {r0, r3, r4, r6, r7, sl, fp, ip, lr, pc}
   411c4:	addscs	pc, r9, r0, asr #4
   411c8:			; <UNDEFINED> instruction: 0xf7fe4479
   411cc:	ldmib	r6, {r0, r5, r8, fp, ip, sp, lr, pc}^
   411d0:			; <UNDEFINED> instruction: 0xf103320e
   411d4:	ldrmi	r0, [r4, #3073]	; 0xc01
   411d8:			; <UNDEFINED> instruction: 0x4630dbd3
   411dc:			; <UNDEFINED> instruction: 0xff50f7ff
   411e0:	andcc	lr, lr, #3506176	; 0x358000
   411e4:	stfeqd	f7, [r1], {3}
   411e8:	blle	ff2d2840 <_ZdlPv@@Base+0xff28f050>
   411ec:	vst2.8	{d20,d22}, [pc], r6
   411f0:	ldrbtmi	r7, [r9], #-39	; 0xffffffd9
   411f4:			; <UNDEFINED> instruction: 0xf90cf7fe
   411f8:			; <UNDEFINED> instruction: 0xf1036bb3
   411fc:	strb	r0, [r0, r1, lsl #24]
   41200:	muleq	r0, r4, r7
   41204:	andeq	r9, r0, r4, ror r7
   41208:	andeq	r9, r0, sl, asr #14
   4120c:			; <UNDEFINED> instruction: 0x4604b570
   41210:	ldmdavs	r6, {r0, r2, r3, fp, sp, lr}
   41214:	svclt	0x00a82e00
   41218:	blle	2cc620 <_ZdlPv@@Base+0x288e30>
   4121c:	adcsmi	r6, r3, #3072	; 0xc00
   41220:	addsmi	sp, sp, #448	; 0x1c0
   41224:	bvs	ff937a64 <_ZdlPv@@Base+0xff8f4274>
   41228:	eorcs	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   4122c:	eorcs	pc, r5, r3, asr #16
   41230:	stmdbmi	r9, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
   41234:	adccs	pc, r5, r0, asr #4
   41238:			; <UNDEFINED> instruction: 0xf7fe4479
   4123c:	blvs	93f5e8 <_ZdlPv@@Base+0x8fbdf8>
   41240:	blle	ffc51cbc <_ZdlPv@@Base+0xffc0e4cc>
   41244:	strtmi	r4, [r0], -r9, lsr #12
   41248:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   4124c:			; <UNDEFINED> instruction: 0xf8536ae3
   41250:			; <UNDEFINED> instruction: 0xf8432026
   41254:	ldcllt	0, cr2, [r0, #-148]!	; 0xffffff6c
   41258:	andeq	r9, r0, r4, lsl #14
   4125c:	svcmi	0x00f0e92d
   41260:	mrcmi	0, 2, fp, cr13, cr1, {6}
   41264:	ldclmi	6, cr4, [sp, #-516]	; 0xfffffdfc
   41268:	ldrbtmi	r4, [lr], #-1567	; 0xfffff9e1
   4126c:	ldrsbge	pc, [r0, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   41270:	movwcs	r4, #7260	; 0x1c5c
   41274:	ldrbtmi	r5, [sl], #2421	; 0x975
   41278:	stmdavs	sp!, {r4, r7, r9, sl, lr}
   4127c:			; <UNDEFINED> instruction: 0xf04f954f
   41280:	cfldr64mi	mvdx0, [r9, #-0]
   41284:	strls	r4, [r6, #-1149]	; 0xfffffb83
   41288:	andeq	pc, r4, sl, asr r8	; <UNPREDICTABLE>
   4128c:	tstls	r4, sp, asr #12
   41290:	andls	r9, r3, r5, lsl #6
   41294:	andls	sl, r7, pc, lsl #16
   41298:	bls	11f34c <_ZdlPv@@Base+0xdbb5c>
   4129c:	stccs	12, cr5, [r0], {212}	; 0xd4
   412a0:	blmi	14f5804 <_ZdlPv@@Base+0x14b2014>
   412a4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   412a8:	movwls	r4, #9883	; 0x269b
   412ac:	strcc	lr, [r1], #-4
   412b0:	bleq	67d6e4 <_ZdlPv@@Base+0x639ef4>
   412b4:	eorle	r2, sl, r9, lsr #24
   412b8:	ldrdvs	pc, [r0], -fp
   412bc:	ldrtmi	r4, [r0], -r9, lsr #12
   412c0:	mrc	7, 6, APSR_nzcv, cr10, cr0, {6}
   412c4:	mvnsle	r2, r0, lsl #16
   412c8:	svceq	0x0000f1b8
   412cc:	bls	f52f0 <_ZdlPv@@Base+0xb1b00>
   412d0:	blx	109f3a <_ZdlPv@@Base+0xc674a>
   412d4:	ldmib	r3, {r2, r8, r9, sp}^
   412d8:	stmib	r8, {r1, r8}^
   412dc:	teqlt	pc, r0, lsl #2
   412e0:	tstcs	r8, #8192	; 0x2000
   412e4:	strcs	pc, [r4], #-2819	; 0xfffff4fd
   412e8:	ldrdeq	lr, [r4, -r4]
   412ec:	smlabteq	r0, r7, r9, lr
   412f0:	tstlt	r3, r4, lsl #22
   412f4:	andcs	r6, r1, lr, lsl r0
   412f8:	blmi	e53bf4 <_ZdlPv@@Base+0xe10404>
   412fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   41300:	blls	141b370 <_ZdlPv@@Base+0x13d7b80>
   41304:	qdsuble	r4, sl, r5
   41308:	pop	{r0, r4, r6, ip, sp, pc}
   4130c:	blls	1a52d4 <_ZdlPv@@Base+0x161ae4>
   41310:	stmdbls	r6, {r0, r1, r3, r5, r6, r7, r8, ip, sp, pc}
   41314:			; <UNDEFINED> instruction: 0xf7d14648
   41318:	strmi	lr, [r4], -lr, asr #16
   4131c:	mcrls	1, 0, fp, cr7, cr8, {5}
   41320:	mvnscs	r4, r2, lsl #12
   41324:			; <UNDEFINED> instruction: 0x46354630
   41328:	svc	0x00bcf7d0
   4132c:			; <UNDEFINED> instruction: 0xf7d04620
   41330:	shsub8mi	lr, r0, r6
   41334:	svc	0x00e4f7d0
   41338:	movwls	r2, #21248	; 0x5300
   4133c:			; <UNDEFINED> instruction: 0xf8104430
   41340:	blcs	2d034c <_ZdlPv@@Base+0x28cb5c>
   41344:	movwcs	fp, #3844	; 0xf04
   41348:	stccc	8, cr15, [r1], {-0}
   4134c:	andcs	lr, r0, r4, lsr #15
   41350:	stmdbmi	r8!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   41354:	beq	d7d790 <_ZdlPv@@Base+0xd39fa0>
   41358:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   4135c:	stcge	6, cr4, [sl], {40}	; 0x28
   41360:	ldrbtmi	sl, [r9], #-3342	; 0xfffff2f2
   41364:			; <UNDEFINED> instruction: 0x464a4653
   41368:	strls	r9, [r0], #-1281	; 0xfffffaff
   4136c:	ldmda	r4, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   41370:	mvnle	r2, r4, lsl #16
   41374:	blvc	7c9e0 <_ZdlPv@@Base+0x391f0>
   41378:	blvc	ff07ce54 <_ZdlPv@@Base+0xff039664>
   4137c:	blx	47cf48 <_ZdlPv@@Base+0x439758>
   41380:	ldc	13, cr13, [r4, #916]	; 0x394
   41384:	vmov.f64	d7, #80	; 0x3e800000  0.250
   41388:	vsqrt.f64	d23, d0
   4138c:	vldrle	s31, [lr, #64]	; 0x40
   41390:	mulne	r0, sl, r8
   41394:			; <UNDEFINED> instruction: 0xf7ff4648
   41398:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   4139c:	stmdavc	r9!, {r0, r1, r2, r4, r6, r7, ip, lr, pc}
   413a0:			; <UNDEFINED> instruction: 0xf7ff4620
   413a4:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   413a8:			; <UNDEFINED> instruction: 0xf1b8d0d1
   413ac:	andle	r0, r3, r0, lsl #30
   413b0:	movwcs	lr, #2521	; 0x9d9
   413b4:	movwcs	lr, #2504	; 0x9c8
   413b8:	ldmib	r4, {r0, r1, r2, r3, r4, r8, ip, sp, pc}^
   413bc:	stmib	r7, {r8, r9, sp}^
   413c0:	blls	149fc8 <_ZdlPv@@Base+0x1067d8>
   413c4:	addsle	r2, r6, r0, lsl #22
   413c8:	andcs	r9, r1, r4, lsl #20
   413cc:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   413d0:			; <UNDEFINED> instruction: 0xe7916013
   413d4:	svc	0x0000f7d0
   413d8:	andeq	ip, r2, r6, ror sl
   413dc:	andeq	r0, r0, ip, ror r1
   413e0:	andeq	ip, r2, sl, ror #20
   413e4:	andeq	r0, r0, r4, asr r2
   413e8:	andeq	r7, r0, r8, lsl r1
   413ec:	andeq	r0, r0, r4, ror r1
   413f0:	andeq	ip, r2, r4, ror #19
   413f4:	andeq	r9, r0, r2, lsr #12
   413f8:	andeq	r9, r0, lr, asr #11
   413fc:	svcmi	0x00f0e92d
   41400:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
   41404:	strmi	r8, [r7], -r2, lsl #22
   41408:	ldrcc	pc, [r4], #2271	; 0x8df
   4140c:			; <UNDEFINED> instruction: 0xf8df6945
   41410:	umlallt	r1, r7, r4, r4
   41414:			; <UNDEFINED> instruction: 0x46284479
   41418:			; <UNDEFINED> instruction: 0xf8df9204
   4141c:	ldrbtmi	r2, [sl], #-1164	; 0xfffffb74
   41420:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   41424:			; <UNDEFINED> instruction: 0xf04f9325
   41428:			; <UNDEFINED> instruction: 0xf8df0300
   4142c:	ldrbtmi	r3, [fp], #-1152	; 0xfffffb80
   41430:			; <UNDEFINED> instruction: 0xf7d09305
   41434:	ldmiblt	r0!, {r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   41438:			; <UNDEFINED> instruction: 0xf0002c00
   4143c:	strcs	r8, [r0], -r0, lsr #1
   41440:	eorvs	r2, r3, r1, lsl #6
   41444:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   41448:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   4144c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   41450:	blls	99b4c0 <_ZdlPv@@Base+0x957cd0>
   41454:			; <UNDEFINED> instruction: 0xf040405a
   41458:			; <UNDEFINED> instruction: 0x463083de
   4145c:	ldc	0, cr11, [sp], #156	; 0x9c
   41460:	pop	{r1, r8, r9, fp, pc}
   41464:	stmdbge	r9, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41468:			; <UNDEFINED> instruction: 0xf0014628
   4146c:	stmdacs	r0, {r0, r2, r3, r5, r8, fp, ip, sp, lr, pc}
   41470:	sbchi	pc, r8, r0
   41474:	movwcs	r9, #2569	; 0xa09
   41478:	vldrge.16	s18, [r5, #-8]	; <UNPREDICTABLE>
   4147c:	ldrthi	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   41480:	ldrtls	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   41484:	ldrtge	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   41488:			; <UNDEFINED> instruction: 0xf8df44f8
   4148c:	ldrbtmi	fp, [r9], #1076	; 0x434
   41490:	tstcs	r6, #3358720	; 0x334000
   41494:	tstls	r8, #-100663296	; 0xfa000000
   41498:	tstls	fp, #-83886080	; 0xfb000000
   4149c:	andsls	r2, r5, r1, lsl #6
   414a0:	tstls	r9, #-2147483642	; 0x80000006
   414a4:	strbmi	lr, [r1], -r8
   414a8:			; <UNDEFINED> instruction: 0xf7d0981b
   414ac:	strbmi	lr, [r9], -ip, lsr #28
   414b0:			; <UNDEFINED> instruction: 0xf7d04604
   414b4:	stmiblt	r8!, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   414b8:			; <UNDEFINED> instruction: 0xf7ff4628
   414bc:	stmdacs	r0, {r0, r1, r3, r4, fp, ip, sp, lr, pc}
   414c0:			; <UNDEFINED> instruction: 0xf8dfd1f1
   414c4:	bls	18e4cc <_ZdlPv@@Base+0x14acdc>
   414c8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   414cc:			; <UNDEFINED> instruction: 0xf0402b00
   414d0:	blls	6e1788 <_ZdlPv@@Base+0x69df98>
   414d4:			; <UNDEFINED> instruction: 0xf0002b00
   414d8:	strcs	r8, [r0], -r5, asr #1
   414dc:			; <UNDEFINED> instruction: 0xf7fe4628
   414e0:			; <UNDEFINED> instruction: 0xe7affff9
   414e4:			; <UNDEFINED> instruction: 0x46204651
   414e8:	svc	0x0038f7d0
   414ec:	stmdacs	r0, {r1, r2, r9, sl, lr}
   414f0:	ldmibmi	r5!, {r2, r4, r5, r6, ip, lr, pc}^
   414f4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   414f8:	svc	0x0030f7d0
   414fc:	stmdacs	r0, {r1, r2, r9, sl, lr}
   41500:	ldmibmi	r2!, {r3, r6, ip, lr, pc}^
   41504:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   41508:	svc	0x0028f7d0
   4150c:			; <UNDEFINED> instruction: 0xf0002800
   41510:	stmibmi	pc!, {r0, r4, r9, pc}^	; <UNPREDICTABLE>
   41514:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   41518:	svc	0x0020f7d0
   4151c:			; <UNDEFINED> instruction: 0xf0002800
   41520:	stmibmi	ip!, {r3, r4, r5, r6, r9, pc}^
   41524:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   41528:	svc	0x0018f7d0
   4152c:			; <UNDEFINED> instruction: 0xf0002800
   41530:	stmibmi	r9!, {r1, r2, r4, r7, pc}^
   41534:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   41538:	svc	0x0010f7d0
   4153c:			; <UNDEFINED> instruction: 0xf0002800
   41540:	stmibmi	r6!, {r2, r3, r4, r7, pc}^
   41544:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   41548:	svc	0x0008f7d0
   4154c:			; <UNDEFINED> instruction: 0xf0002800
   41550:	stmibmi	r3!, {r2, r4, r7, pc}^
   41554:	ldrbtmi	r2, [r9], #-0
   41558:	ldcl	7, cr15, [r4, #832]	; 0x340
   4155c:	ldmvs	lr, {r0, r1, r3, r4, r5, fp, sp, lr}
   41560:			; <UNDEFINED> instruction: 0xf7feb108
   41564:	blmi	ff841338 <_ZdlPv@@Base+0xff7fdb48>
   41568:	addsmi	r4, lr, #2063597568	; 0x7b000000
   4156c:	strtmi	sp, [r1], -r4, lsr #1
   41570:			; <UNDEFINED> instruction: 0x46029c17
   41574:			; <UNDEFINED> instruction: 0x46389b16
   41578:	ldrmi	r9, [r0, r0, lsl #8]!
   4157c:	bls	1bb3f4 <_ZdlPv@@Base+0x177c04>
   41580:	blmi	ff692da0 <_ZdlPv@@Base+0xff64f5b0>
   41584:	ldmpl	r3, {r0, r3, r4, r6, r7, fp, lr}^
   41588:			; <UNDEFINED> instruction: 0x461a4478
   4158c:			; <UNDEFINED> instruction: 0xf7e44619
   41590:	ldrb	pc, [r7, -r7, lsl #24]	; <UNPREDICTABLE>
   41594:			; <UNDEFINED> instruction: 0xf7d04641
   41598:			; <UNDEFINED> instruction: 0x4604edb6
   4159c:			; <UNDEFINED> instruction: 0xf0002800
   415a0:	ldmibmi	r3, {r0, r1, r3, r7, r9, pc}^
   415a4:	ldrbtmi	sl, [r9], #-2576	; 0xfffff5f0
   415a8:	mrc	7, 7, APSR_nzcv, cr6, cr0, {6}
   415ac:			; <UNDEFINED> instruction: 0xf0402801
   415b0:	lfm	f0, 1, [pc, #524]	; 417c4 <__printf_chk@plt+0x2f394>
   415b4:	vldr	d6, [sp, #732]	; 0x2dc
   415b8:	vmov.32	r7, d4[1]
   415bc:	vsqrt.f64	d23, d6
   415c0:	vmov.i16	d15, #0	; 0x0000
   415c4:	lfm	f0, 1, [pc, #484]	; 417b0 <__printf_chk@plt+0x2f380>
   415c8:	vmov.u16	r6, d20[2]
   415cc:	vsqrt.f64	d23, d6
   415d0:	vpmin.s8	d31, d0, d0
   415d4:	sfm	f0, 1, [r7, #452]	; 0x1c4
   415d8:	strb	r7, [sp, -r8, lsl #22]!
   415dc:			; <UNDEFINED> instruction: 0xf7d04641
   415e0:	stmdacs	r0, {r1, r4, r7, r8, sl, fp, sp, lr, pc}
   415e4:	subshi	pc, r9, #0
   415e8:	bge	753cf8 <_ZdlPv@@Base+0x710508>
   415ec:			; <UNDEFINED> instruction: 0xf7d04479
   415f0:	stmdacs	r1, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
   415f4:	subshi	pc, r1, #64	; 0x40
   415f8:	blcs	68270 <_ZdlPv@@Base+0x24a80>
   415fc:	subhi	pc, sp, #64, 6
   41600:	smmlsr	r9, fp, r0, r6
   41604:			; <UNDEFINED> instruction: 0xf47f2c00
   41608:	qadd16mi	sl, r6, sl
   4160c:	ldmdbvs	r9!, {r2, r3, r4, sl, fp, sp, pc}^
   41610:			; <UNDEFINED> instruction: 0xf7fe4620
   41614:	bls	1c0aa8 <_ZdlPv@@Base+0x17d2b8>
   41618:			; <UNDEFINED> instruction: 0x46214bb3
   4161c:	ldmpl	r3, {r1, r2, r4, r5, r7, fp, lr}^
   41620:			; <UNDEFINED> instruction: 0x461a4478
   41624:	blx	fef7f5be <_ZdlPv@@Base+0xfef3bdce>
   41628:	ldmvs	fp!, {r2, r3, r8, r9, sl, sp, lr, pc}^
   4162c:			; <UNDEFINED> instruction: 0x9c05b9ab
   41630:	ldmmi	r2!, {r3, r4, r6, r7, r9, sp}
   41634:	ldmibmi	r3!, {r1, r4, r5, r7, r8, r9, fp, lr}
   41638:	stmdapl	r1!, {r5, fp, ip, lr}^
   4163c:	stmiapl	r4!, {r1, r2, fp, sp, lr}^
   41640:	stmdavs	r8, {r0, r1, r3, r4, r5, r7, r9, fp, sp, lr}
   41644:	vqdmulh.s<illegal width 8>	d15, d6, d2
   41648:	blcs	5b6d4 <_ZdlPv@@Base+0x17ee4>
   4164c:	andshi	pc, r9, #0
   41650:	mrc2	7, 5, pc, cr4, cr14, {7}
   41654:	rscsvs	r2, r8, r1, lsl #12
   41658:	strcs	lr, [r1], -r0, asr #14
   4165c:	movwcs	lr, #5950	; 0x173e
   41660:			; <UNDEFINED> instruction: 0xe729613b
   41664:	strtmi	r4, [r8], -r8, lsr #19
   41668:	ldrbtmi	r4, [r9], #-2975	; 0xfffff461
   4166c:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
   41670:	movwls	r4, #1562	; 0x61a
   41674:			; <UNDEFINED> instruction: 0xff16f7fe
   41678:	bmi	fe97b33c <_ZdlPv@@Base+0xfe937b4c>
   4167c:			; <UNDEFINED> instruction: 0xf8df2300
   41680:	ldrbtmi	sl, [sl], #-656	; 0xfffffd70
   41684:	movwls	r9, #29465	; 0x7319
   41688:	blmi	fe8d2a78 <_ZdlPv@@Base+0xfe88f288>
   4168c:	bcs	47ceb4 <_ZdlPv@@Base+0x4396c4>
   41690:	movwls	r4, #25723	; 0x647b
   41694:	bne	47cefc <_ZdlPv@@Base+0x43970c>
   41698:			; <UNDEFINED> instruction: 0xf7d04620
   4169c:	stmdacs	r0, {r5, r6, r9, sl, fp, sp, lr, pc}
   416a0:	blls	175b8c <_ZdlPv@@Base+0x13239c>
   416a4:	bicsle	r2, r8, r0, lsl #22
   416a8:	rsbls	pc, ip, #14614528	; 0xdf0000
   416ac:	rsblt	pc, ip, #14614528	; 0xdf0000
   416b0:	ldrbtmi	r4, [fp], #1273	; 0x4f9
   416b4:			; <UNDEFINED> instruction: 0xf7fe4628
   416b8:	stmdacs	r0, {r0, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   416bc:	bichi	pc, r9, r0
   416c0:			; <UNDEFINED> instruction: 0x4649981b
   416c4:	ldc	7, cr15, [lr, #-832]	; 0xfffffcc0
   416c8:	stmdacs	r0, {r2, r9, sl, lr}
   416cc:			; <UNDEFINED> instruction: 0x4649d0f2
   416d0:			; <UNDEFINED> instruction: 0xf7d02000
   416d4:			; <UNDEFINED> instruction: 0x4606ed18
   416d8:	sbcsle	r2, fp, r0, lsl #16
   416dc:	andcs	r4, r0, r9, asr #12
   416e0:	ldc	7, cr15, [r0, #-832]	; 0xfffffcc0
   416e4:	stmdacs	r0, {r7, r9, sl, lr}
   416e8:	cmnhi	r6, r0	; <UNPREDICTABLE>
   416ec:			; <UNDEFINED> instruction: 0x4659aa10
   416f0:	mrc	7, 2, APSR_nzcv, cr2, cr0, {6}
   416f4:			; <UNDEFINED> instruction: 0xf0402801
   416f8:			; <UNDEFINED> instruction: 0x46208178
   416fc:	cdp2	7, 11, cr15, cr14, cr4, {7}
   41700:	ldrtmi	r4, [r0], -r4, lsl #12
   41704:	cdp2	7, 11, cr15, cr10, cr4, {7}
   41708:	blls	452f18 <_ZdlPv@@Base+0x40f728>
   4170c:	ldrtmi	r4, [r8], -r1, lsr #12
   41710:	blx	16ff714 <_ZdlPv@@Base+0x16bbf24>
   41714:	stmibmi	r2, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   41718:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   4171c:	mrc	7, 0, APSR_nzcv, cr14, cr0, {6}
   41720:			; <UNDEFINED> instruction: 0xf0402800
   41724:	blls	162000 <_ZdlPv@@Base+0x11e810>
   41728:	orrsle	r2, r6, r0, lsl #22
   4172c:			; <UNDEFINED> instruction: 0x4628461e
   41730:	mcr2	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   41734:			; <UNDEFINED> instruction: 0xf0002800
   41738:	ldmdals	fp, {r0, r3, r7, r8, pc}
   4173c:			; <UNDEFINED> instruction: 0xf7d04651
   41740:	strmi	lr, [r4], -r2, ror #25
   41744:	rscsle	r2, r2, r0, lsl #16
   41748:	andcs	r4, r0, r1, asr r6
   4174c:	ldcl	7, cr15, [sl], {208}	; 0xd0
   41750:			; <UNDEFINED> instruction: 0xf0002800
   41754:	stmdavc	r3, {r1, r4, r7, r8, pc}
   41758:	tstle	r3, r2, lsr #22
   4175c:			; <UNDEFINED> instruction: 0xf0002e00
   41760:	ldmdbmi	r0!, {r3, r6, r7, r8, pc}^
   41764:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   41768:	ldcl	7, cr15, [r8, #832]!	; 0x340
   4176c:			; <UNDEFINED> instruction: 0xf0002800
   41770:			; <UNDEFINED> instruction: 0x462081b7
   41774:	cdp2	7, 8, cr15, cr2, cr4, {7}
   41778:	ldrtmi	r4, [r2], -r1, lsl #12
   4177c:			; <UNDEFINED> instruction: 0xf7ff4638
   41780:	ldrb	pc, [r4, r5, asr #26]	; <UNPREDICTABLE>
   41784:	bge	86c418 <_ZdlPv@@Base+0x828c28>
   41788:	blge	8a639c <_ZdlPv@@Base+0x862bac>
   4178c:	bge	7e5f94 <_ZdlPv@@Base+0x7a27a4>
   41790:	blge	8e63a0 <_ZdlPv@@Base+0x8a2bb0>
   41794:	strcs	r9, [r0], -r6, lsl #18
   41798:	blge	8263a4 <_ZdlPv@@Base+0x7e2bb4>
   4179c:	ldrvs	lr, [pc], -sp, asr #19
   417a0:	strtvs	lr, [r1], -sp, asr #19
   417a4:			; <UNDEFINED> instruction: 0xf7d09623
   417a8:	adcsmi	lr, r0, #248, 26	; 0x3e00
   417ac:	mvnhi	pc, r0, asr #6
   417b0:			; <UNDEFINED> instruction: 0x46304651
   417b4:	stc	7, cr15, [r6], #832	; 0x340
   417b8:			; <UNDEFINED> instruction: 0xf0002800
   417bc:	ldmdbmi	sl, {r0, r2, r3, r6, r7, r8, pc}^
   417c0:	ldrbtmi	sl, [r9], #-2570	; 0xfffff5f6
   417c4:	stcl	7, cr15, [r8, #832]!	; 0x340
   417c8:			; <UNDEFINED> instruction: 0xf0402801
   417cc:	blls	2e1eb0 <_ZdlPv@@Base+0x29e6c0>
   417d0:	vpadd.i8	q1, q8, <illegal reg q15.5>
   417d4:	ldrbmi	r8, [r1], -r5, lsr #3
   417d8:			; <UNDEFINED> instruction: 0xf88d4630
   417dc:			; <UNDEFINED> instruction: 0xf7d03070
   417e0:	pkhbtmi	lr, r0, r2, lsl #25
   417e4:			; <UNDEFINED> instruction: 0xf0002800
   417e8:	stmdbge	fp, {r0, r2, r3, r7, r8, pc}
   417ec:			; <UNDEFINED> instruction: 0xf7d04632
   417f0:	andsls	lr, sp, sl, asr #24
   417f4:	blls	32fc5c <_ZdlPv@@Base+0x2ec46c>
   417f8:			; <UNDEFINED> instruction: 0xf0004543
   417fc:	blmi	ca1f60 <_ZdlPv@@Base+0xc5e770>
   41800:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
   41804:	blcs	5b878 <_ZdlPv@@Base+0x18088>
   41808:	stmdbmi	r8, {r1, r3, r4, r5, r8, ip, lr, pc}^
   4180c:	ldrbtmi	r2, [r9], #-0
   41810:	ldcl	7, cr15, [r8], #-832	; 0xfffffcc0
   41814:	tstlt	r8, #6291456	; 0x600000
   41818:	blcs	b9f82c <_ZdlPv@@Base+0xb5c03c>
   4181c:			; <UNDEFINED> instruction: 0x4630d01a
   41820:	stcl	7, cr15, [lr, #-832]!	; 0xfffffcc0
   41824:			; <UNDEFINED> instruction: 0xf7d03001
   41828:			; <UNDEFINED> instruction: 0x4631ec7c
   4182c:			; <UNDEFINED> instruction: 0xf7d04606
   41830:			; <UNDEFINED> instruction: 0x9624ecb0
   41834:			; <UNDEFINED> instruction: 0x4620493e
   41838:			; <UNDEFINED> instruction: 0xf7d04479
   4183c:	ldmiblt	r0, {r4, r7, r8, sl, fp, sp, lr, pc}
   41840:			; <UNDEFINED> instruction: 0xf7e4981d
   41844:			; <UNDEFINED> instruction: 0x4606fe59
   41848:			; <UNDEFINED> instruction: 0x4638aa1c
   4184c:			; <UNDEFINED> instruction: 0xf7ff4631
   41850:	strb	pc, [ip, -r9, lsl #25]!	; <UNPREDICTABLE>
   41854:	blcs	b9f968 <_ZdlPv@@Base+0xb5c178>
   41858:	stmvc	r3, {r0, r5, r6, r7, r8, ip, lr, pc}
   4185c:	bicsle	r2, lr, r0, lsl #22
   41860:			; <UNDEFINED> instruction: 0x93242300
   41864:	strtmi	lr, [r0], -r6, ror #15
   41868:	cdp2	7, 0, cr15, cr8, cr4, {7}
   4186c:	bge	75308c <_ZdlPv@@Base+0x70f89c>
   41870:			; <UNDEFINED> instruction: 0x46314638
   41874:	ldc2l	7, cr15, [r6], #-1020	; 0xfffffc04
   41878:			; <UNDEFINED> instruction: 0xf7e4981d
   4187c:			; <UNDEFINED> instruction: 0xe77bfe3d
   41880:	ldcl	7, cr15, [r4], #-832	; 0xfffffcc0
   41884:	svclt	0x00c22801
   41888:	cmpmi	r8, #30720	; 0x7800
   4188c:			; <UNDEFINED> instruction: 0xe7bc901e
   41890:	andeq	r0, r0, r0
   41894:	subsmi	r8, r6, r0
   41898:	andeq	r0, r0, r0
   4189c:	subsgt	r8, r6, r0
   418a0:	andeq	r0, r0, ip, ror r1
   418a4:	muleq	r0, r0, r5
   418a8:	andeq	ip, r2, r2, asr #17
   418ac:			; <UNDEFINED> instruction: 0x0002c8b2
   418b0:	muleq	r2, r4, r8
   418b4:	andeq	r9, r0, r8, ror #10
   418b8:	ldrdeq	r7, [r0], -r2
   418bc:	andeq	r9, r0, r4, ror #10
   418c0:	andeq	r9, r0, ip, asr #11
   418c4:	andeq	r0, r0, r8, asr r1
   418c8:	andeq	r9, r0, r6, lsr r5
   418cc:	andeq	r9, r0, r2, asr r5
   418d0:	andeq	r9, r0, r2, ror r5
   418d4:	muleq	r0, sl, fp
   418d8:	andeq	r9, r0, lr, lsl #11
   418dc:	andeq	r9, r0, sl, lsl #11
   418e0:	andeq	r5, r0, lr, lsr #27
   418e4:			; <UNDEFINED> instruction: 0xffffecb5
   418e8:	andeq	r0, r0, r8, asr #4
   418ec:	andeq	r9, r0, r4, lsr #8
   418f0:	andeq	r6, r0, sl, lsr r9
   418f4:	muleq	r0, r0, r6
   418f8:			; <UNDEFINED> instruction: 0x000093b4
   418fc:	strdeq	r0, [r0], -r8
   41900:	andeq	r0, r0, r4, asr r1
   41904:	andeq	r0, r0, ip, asr r1
   41908:	andeq	r9, r0, lr, ror #8
   4190c:	andeq	r9, r0, r2, asr #8
   41910:	andeq	r9, r0, r8, ror #6
   41914:	ldrdeq	r9, [r0], -r8
   41918:	andeq	r9, r0, r0, asr #6
   4191c:	andeq	r8, r0, sl, asr #11
   41920:			; <UNDEFINED> instruction: 0x000093b6
   41924:	andeq	r6, r0, r2, lsr #30
   41928:			; <UNDEFINED> instruction: 0x000084ba
   4192c:	andeq	r9, r0, r2, ror #3
   41930:	andeq	r6, r0, r0, asr lr
   41934:	mcr	12, 0, r4, cr8, cr11, {5}
   41938:	blmi	fef18180 <_ZdlPv@@Base+0xfeed4990>
   4193c:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
   41940:	strtmi	r9, [r5], -r6, lsl #6
   41944:			; <UNDEFINED> instruction: 0x4607463c
   41948:	andcs	r4, r0, r9, lsr #12
   4194c:	bl	ff6ff894 <_ZdlPv@@Base+0xff6bc0a4>
   41950:	biclt	r4, r0, r6, lsl #12
   41954:	blcs	c5f968 <_ZdlPv@@Base+0xc1c178>
   41958:	stmdavc	r3, {r0, r8, ip, lr, pc}^
   4195c:	ldmdavc	r3!, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
   41960:	andsle	r2, r4, r6, ror #22
   41964:			; <UNDEFINED> instruction: 0x46304659
   41968:	ldcl	7, cr15, [r8], #832	; 0x340
   4196c:	cmnle	r1, r0, lsl #16
   41970:	strtmi	r6, [r9], -r3, ror #16
   41974:			; <UNDEFINED> instruction: 0xf0432000
   41978:	rsbvs	r0, r3, r8, lsl #6
   4197c:	bl	ff0ff8c4 <_ZdlPv@@Base+0xff0bc0d4>
   41980:	stmdacs	r0, {r1, r2, r9, sl, lr}
   41984:	mnf<illegal precision>z	f5, f6
   41988:			; <UNDEFINED> instruction: 0x46275a10
   4198c:	ldmdavc	r2!, {r2, r4, r7, r8, sl, sp, lr, pc}^
   41990:	andsle	r2, r1, r6, ror #20
   41994:	mvnle	r2, r6, ror #22
   41998:	bcs	1a9fb68 <_ZdlPv@@Base+0x1a5c378>
   4199c:	blcs	19f59f4 <_ZdlPv@@Base+0x19b2204>
   419a0:	ldmdavc	r3!, {r5, r6, r7, r8, ip, lr, pc}^
   419a4:	bicsle	r2, sp, ip, ror #22
   419a8:	blcs	5fc7c <_ZdlPv@@Base+0x1c48c>
   419ac:	stmdavs	r3!, {r1, r3, r4, r6, r7, r8, ip, lr, pc}^
   419b0:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   419b4:	strb	r6, [r7, r3, rrx]
   419b8:	bcs	5fc88 <_ZdlPv@@Base+0x1c498>
   419bc:	stmdavs	r3!, {r1, r3, r5, r6, r7, r8, ip, lr, pc}^
   419c0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   419c4:	ldr	r6, [pc, r3, rrx]!
   419c8:	bcs	5fc98 <_ZdlPv@@Base+0x1c4a8>
   419cc:	stmdavs	r3!, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}^
   419d0:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   419d4:	ldr	r6, [r7, r3, rrx]!
   419d8:	blcs	68648 <_ZdlPv@@Base+0x24e58>
   419dc:	cfldrdge	mvd15, [sp, #-508]!	; 0xfffffe04
   419e0:			; <UNDEFINED> instruction: 0x46284992
   419e4:	ldrbtmi	r4, [r9], #-2962	; 0xfffff46e
   419e8:	svcge	0x001ce640
   419ec:	ldrtmi	r4, [r8], -r1, asr #12
   419f0:	blx	d7f9f2 <_ZdlPv@@Base+0xd3c202>
   419f4:	blcs	68664 <_ZdlPv@@Base+0x24e74>
   419f8:	cfstrdge	mvd15, [pc, #-508]!	; 41804 <__printf_chk@plt+0x2f3d4>
   419fc:	ldrtmi	r4, [sl], -sp, lsl #19
   41a00:	ldrbtmi	r4, [r9], #-2955	; 0xfffff475
   41a04:	strtmi	r9, [r8], -r5, lsl #24
   41a08:	movwls	r5, #2275	; 0x8e3
   41a0c:	stc2l	7, cr15, [sl, #-1016]	; 0xfffffc08
   41a10:	strbmi	lr, [r1], -r3, ror #10
   41a14:	bl	1dff95c <_ZdlPv@@Base+0x1dbc16c>
   41a18:	stmdacs	r0, {r2, r9, sl, lr}
   41a1c:	rscshi	pc, r2, r0
   41a20:	stcl	7, cr15, [lr], #-832	; 0xfffffcc0
   41a24:			; <UNDEFINED> instruction: 0xf7d03001
   41a28:			; <UNDEFINED> instruction: 0x4621eb7c
   41a2c:			; <UNDEFINED> instruction: 0xf7d061b8
   41a30:	strb	lr, [r1, #-2992]	; 0xfffff450
   41a34:	ldrtmi	r9, [r0], -r6, lsl #18
   41a38:	ldc	7, cr15, [r0], {208}	; 0xd0
   41a3c:			; <UNDEFINED> instruction: 0xf0402800
   41a40:	stmdavs	r3!, {r0, r1, r2, r3, r6, r7, pc}^
   41a44:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   41a48:	ldrb	r6, [sp, -r3, rrx]!
   41a4c:	movwcs	fp, #4582	; 0x11e6
   41a50:	ldrtmi	r9, [r8], -r7, lsl #6
   41a54:	blx	f7fa5a <_ZdlPv@@Base+0xf3c26a>
   41a58:	blmi	1e28274 <_ZdlPv@@Base+0x1de4a84>
   41a5c:	bls	217db0 <_ZdlPv@@Base+0x1d45c0>
   41a60:	tstmi	r3, #1769472	; 0x1b0000
   41a64:	cfstrdge	mvd15, [r1, #508]!	; 0x1fc
   41a68:	blcs	686d8 <_ZdlPv@@Base+0x24ee8>
   41a6c:	cfldrsge	mvf15, [r5, #-508]!	; 0xfffffe04
   41a70:			; <UNDEFINED> instruction: 0x46284972
   41a74:	ldrbtmi	r4, [r9], #-2926	; 0xfffff492
   41a78:	strdlt	lr, [lr, -r8]!
   41a7c:	movwls	r2, #29441	; 0x7301
   41a80:			; <UNDEFINED> instruction: 0xf7fee608
   41a84:	strb	pc, [r5, #3111]!	; 0xc27	; <UNPREDICTABLE>
   41a88:	blcs	686f8 <_ZdlPv@@Base+0x24f08>
   41a8c:	cfstrsge	mvf15, [r5, #-508]!	; 0xfffffe04
   41a90:	strtmi	r4, [r8], -fp, ror #18
   41a94:	ldrbtmi	r4, [r9], #-2918	; 0xfffff49a
   41a98:	blls	6fb240 <_ZdlPv@@Base+0x6b7a50>
   41a9c:			; <UNDEFINED> instruction: 0xf47f2b00
   41aa0:	bls	1acf1c <_ZdlPv@@Base+0x16972c>
   41aa4:	blmi	18d334c <_ZdlPv@@Base+0x188fb5c>
   41aa8:	ldmpl	r3, {r1, r2, r5, r6, r8, fp, lr}^
   41aac:			; <UNDEFINED> instruction: 0x461a4479
   41ab0:			; <UNDEFINED> instruction: 0xf7fe9300
   41ab4:	ldr	pc, [r1, #-3319]	; 0xfffff309
   41ab8:	qadd16mi	sl, r1, ip
   41abc:			; <UNDEFINED> instruction: 0xf7fe4638
   41ac0:	blls	7005fc <_ZdlPv@@Base+0x6bce0c>
   41ac4:			; <UNDEFINED> instruction: 0xf47f2b00
   41ac8:	ldmdbmi	pc, {r0, r3, r8, sl, fp, sp, pc}^	; <UNPREDICTABLE>
   41acc:	blmi	16533bc <_ZdlPv@@Base+0x160fbcc>
   41ad0:	cfstrsls	mvf4, [r5], {121}	; 0x79
   41ad4:	stmiapl	r3!, {r3, r5, r9, sl, lr}^
   41ad8:			; <UNDEFINED> instruction: 0xf7fe9300
   41adc:	ldrbt	pc, [sp], #3299	; 0xce3	; <UNPREDICTABLE>
   41ae0:	blcs	68750 <_ZdlPv@@Base+0x24f60>
   41ae4:	cfldrdge	mvd15, [r9], #508	; 0x1fc
   41ae8:			; <UNDEFINED> instruction: 0x46284958
   41aec:	ldrbtmi	r4, [r9], #-2896	; 0xfffff4b0
   41af0:	blls	6fb1e8 <_ZdlPv@@Base+0x6b79f8>
   41af4:			; <UNDEFINED> instruction: 0xf47f2b00
   41af8:	ldmdbmi	r5, {r4, r5, r6, r7, sl, fp, sp, pc}^
   41afc:	blmi	13533a4 <_ZdlPv@@Base+0x130fbb4>
   41b00:	ldr	r4, [r3, #1145]!	; 0x479
   41b04:			; <UNDEFINED> instruction: 0x4621ae10
   41b08:			; <UNDEFINED> instruction: 0xf7fe4630
   41b0c:	blls	7005b0 <_ZdlPv@@Base+0x6bcdc0>
   41b10:			; <UNDEFINED> instruction: 0xf47f2b00
   41b14:	stmdbmi	pc, {r1, r5, r6, r7, sl, fp, sp, pc}^	; <UNPREDICTABLE>
   41b18:	blmi	11933e8 <_ZdlPv@@Base+0x114fbf8>
   41b1c:			; <UNDEFINED> instruction: 0xe7714479
   41b20:			; <UNDEFINED> instruction: 0x4619ae10
   41b24:			; <UNDEFINED> instruction: 0xf7fe4630
   41b28:	blls	7005d4 <_ZdlPv@@Base+0x6bcde4>
   41b2c:			; <UNDEFINED> instruction: 0xf47f2b00
   41b30:	stmdbmi	r9, {r2, r4, r6, r7, sl, fp, sp, pc}^
   41b34:	blmi	fd3404 <_ZdlPv@@Base+0xf8fc14>
   41b38:			; <UNDEFINED> instruction: 0xe7634479
   41b3c:			; <UNDEFINED> instruction: 0x4621ae10
   41b40:			; <UNDEFINED> instruction: 0xf7fe4630
   41b44:	blls	700578 <_ZdlPv@@Base+0x6bcd88>
   41b48:			; <UNDEFINED> instruction: 0xf47f2b00
   41b4c:	stmdbmi	r3, {r1, r2, r6, r7, sl, fp, sp, pc}^
   41b50:	blmi	e13420 <_ZdlPv@@Base+0xdcfc30>
   41b54:			; <UNDEFINED> instruction: 0xe7554479
   41b58:			; <UNDEFINED> instruction: 0x4621ae10
   41b5c:			; <UNDEFINED> instruction: 0xf7fe4630
   41b60:	blls	70055c <_ZdlPv@@Base+0x6bcd6c>
   41b64:			; <UNDEFINED> instruction: 0xf47f2b00
   41b68:	ldmdbmi	sp!, {r3, r4, r5, r7, sl, fp, sp, pc}
   41b6c:	blmi	c5343c <_ZdlPv@@Base+0xc0fc4c>
   41b70:	smlsldx	r4, r7, r9, r4
   41b74:			; <UNDEFINED> instruction: 0x4621ae10
   41b78:			; <UNDEFINED> instruction: 0xf7fe4630
   41b7c:	blls	700540 <_ZdlPv@@Base+0x6bcd50>
   41b80:			; <UNDEFINED> instruction: 0xf47f2b00
   41b84:	ldmdbmi	r7!, {r1, r3, r5, r7, sl, fp, sp, pc}
   41b88:	blmi	a93458 <_ZdlPv@@Base+0xa4fc68>
   41b8c:			; <UNDEFINED> instruction: 0xe7394479
   41b90:	qadd16mi	sl, r1, ip
   41b94:			; <UNDEFINED> instruction: 0xf7fe4638
   41b98:	blls	700524 <_ZdlPv@@Base+0x6bcd34>
   41b9c:			; <UNDEFINED> instruction: 0xf47f2b00
   41ba0:	ldmdbmi	r1!, {r2, r3, r4, r7, sl, fp, sp, pc}
   41ba4:	blmi	8d3494 <_ZdlPv@@Base+0x88fca4>
   41ba8:			; <UNDEFINED> instruction: 0xe72b4479
   41bac:	strbmi	sl, [r1], -ip, lsl #30
   41bb0:			; <UNDEFINED> instruction: 0xf7fe4638
   41bb4:	mrcge	10, 0, APSR_nzcv, cr0, cr3, {2}
   41bb8:	ldrtmi	r4, [r0], -r1, lsr #12
   41bbc:	blx	13ffbbc <_ZdlPv@@Base+0x13bc3cc>
   41bc0:	blcs	68830 <_ZdlPv@@Base+0x25040>
   41bc4:	cfstrsge	mvf15, [r9], {127}	; 0x7f
   41bc8:			; <UNDEFINED> instruction: 0x46334819
   41bcc:	ldrtmi	r9, [sl], -r5, lsl #24
   41bd0:	stmdapl	r4!, {r1, r2, r5, r8, fp, lr}
   41bd4:			; <UNDEFINED> instruction: 0x46284479
   41bd8:			; <UNDEFINED> instruction: 0xf7fe9400
   41bdc:	ldrbt	pc, [ip], #-3171	; 0xfffff39d	; <UNPREDICTABLE>
   41be0:			; <UNDEFINED> instruction: 0x463e4633
   41be4:	sadd16mi	sl, r9, ip
   41be8:	bpl	47d450 <_ZdlPv@@Base+0x439c60>
   41bec:			; <UNDEFINED> instruction: 0xf7fe4638
   41bf0:	blls	7004cc <_ZdlPv@@Base+0x6bccdc>
   41bf4:			; <UNDEFINED> instruction: 0xf47f2b00
   41bf8:	ldmdbmi	sp, {r0, r4, r5, r6, sl, fp, sp, pc}
   41bfc:	blmi	3534ec <_ZdlPv@@Base+0x30fcfc>
   41c00:			; <UNDEFINED> instruction: 0xe7664479
   41c04:	blcs	68874 <_ZdlPv@@Base+0x25084>
   41c08:	cfstrdge	mvd15, [r7], #-508	; 0xfffffe04
   41c0c:			; <UNDEFINED> instruction: 0x46284919
   41c10:	ldrbtmi	r4, [r9], #-2823	; 0xfffff4f9
   41c14:			; <UNDEFINED> instruction: 0xf7d0e52a
   41c18:	strtmi	lr, [r8], -r0, ror #21
   41c1c:	mrrc2	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
   41c20:	b	ff87fb68 <_ZdlPv@@Base+0xff83c378>
   41c24:	strheq	r9, [r0], -r4
   41c28:	andeq	r9, r0, sl, lsr #2
   41c2c:	andeq	r9, r0, sl, lsl #2
   41c30:	andeq	r0, r0, r8, asr #4
   41c34:	andeq	r9, r0, r2, lsl #2
   41c38:	andeq	r0, r0, r8, asr r1
   41c3c:	andeq	r9, r0, r2, lsr #4
   41c40:	muleq	r0, r6, r1
   41c44:	andeq	r8, r0, r8, asr pc
   41c48:	andeq	r8, r0, r4, ror #30
   41c4c:	andeq	r9, r0, r2, asr r0
   41c50:	andeq	r9, r0, ip, lsl r0
   41c54:	ldrdeq	r9, [r0], -r4
   41c58:	muleq	r0, r4, r0
   41c5c:	andeq	r9, r0, ip, asr r0
   41c60:	andeq	r9, r0, r0, lsr #32
   41c64:	strdeq	r8, [r0], -r0
   41c68:	andeq	r9, r0, ip, lsr #1
   41c6c:	andeq	r9, r0, r4, lsr r0
   41c70:	andeq	r8, r0, ip, ror #28
   41c74:	andeq	r8, r0, r6, lsl #29
   41c78:	addlt	fp, r2, r0, ror r5
   41c7c:	ldrmi	r4, [r6], -sp, lsl #12
   41c80:	subcs	r9, r8, r1
   41c84:	ldc2	0, cr15, [r0, #4]
   41c88:	strmi	r9, [r4], -r1, lsl #18
   41c8c:	ldc2l	7, cr15, [r6, #-1016]	; 0xfffffc08
   41c90:			; <UNDEFINED> instruction: 0x46294632
   41c94:			; <UNDEFINED> instruction: 0xf7ff4620
   41c98:			; <UNDEFINED> instruction: 0x4603fbb1
   41c9c:			; <UNDEFINED> instruction: 0x4620b110
   41ca0:	ldcllt	0, cr11, [r0, #-8]!
   41ca4:	strtmi	r6, [r0], -r2, lsr #16
   41ca8:	ldmdavs	r3, {r2, r3, r4, r9, sl, lr}^
   41cac:			; <UNDEFINED> instruction: 0x46204798
   41cb0:	ldcllt	0, cr11, [r0, #-8]!
   41cb4:			; <UNDEFINED> instruction: 0xf0014620
   41cb8:	pld	[r0, fp	; <illegal shifter operand>]
   41cbc:	svclt	0x0000ea94
   41cc0:	svcmi	0x00f0e92d
   41cc4:	stc	6, cr2, [sp, #-0]
   41cc8:			; <UNDEFINED> instruction: 0xf8df8b04
   41ccc:			; <UNDEFINED> instruction: 0xf8df28a0
   41cd0:	ldrbtmi	r3, [sl], #-2208	; 0xfffff760
   41cd4:	ldmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   41cd8:			; <UNDEFINED> instruction: 0xf8dfb099
   41cdc:	ldmpl	r3, {r2, r3, r4, r7, fp, pc}^
   41ce0:	ldrbtmi	sl, [r8], #-2312	; 0xfffff6f8
   41ce4:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
   41ce8:			; <UNDEFINED> instruction: 0xf04f9317
   41cec:	strls	r0, [r7], -r0, lsl #6
   41cf0:	stc2l	0, cr15, [sl]
   41cf4:			; <UNDEFINED> instruction: 0xf0002800
   41cf8:	mrc	2, 5, r8, cr6, cr14, {0}
   41cfc:	andcs	r8, r1, #0, 22
   41d00:	svcge	0x00109908
   41d04:			; <UNDEFINED> instruction: 0xf8df9214
   41d08:			; <UNDEFINED> instruction: 0xf8df3874
   41d0c:			; <UNDEFINED> instruction: 0xf8df2874
   41d10:	ldrbtmi	r5, [sl], #-2164	; 0xfffff78c
   41d14:	stmib	sp, {r4, ip, pc}^
   41d18:	ldrbtmi	r6, [sp], #-1554	; 0xfffff9ee
   41d1c:	ldrvs	lr, [r5], -sp, asr #19
   41d20:	bcs	47d54c <_ZdlPv@@Base+0x439d5c>
   41d24:			; <UNDEFINED> instruction: 0xf8589111
   41d28:	movwls	r3, #12291	; 0x3003
   41d2c:			; <UNDEFINED> instruction: 0x4638601e
   41d30:	blx	ff87fd32 <_ZdlPv@@Base+0xff83c542>
   41d34:			; <UNDEFINED> instruction: 0xf0002800
   41d38:			; <UNDEFINED> instruction: 0xf8df81db
   41d3c:			; <UNDEFINED> instruction: 0xf04f184c
   41d40:	ldmdals	r6, {r8, fp}
   41d44:			; <UNDEFINED> instruction: 0xf7d04479
   41d48:			; <UNDEFINED> instruction: 0xf8dfe9de
   41d4c:	ldrbtmi	r2, [sl], #-2112	; 0xfffff7c0
   41d50:	ldrmi	r4, [r0], -r2, lsl #13
   41d54:			; <UNDEFINED> instruction: 0xf855e002
   41d58:			; <UNDEFINED> instruction: 0x46990033
   41d5c:			; <UNDEFINED> instruction: 0xf7d04651
   41d60:			; <UNDEFINED> instruction: 0xf109eafe
   41d64:	blx	fec42970 <_ZdlPv@@Base+0xfebff180>
   41d68:	strmi	pc, [r4], -r0, lsl #13
   41d6c:	blcs	28434c <_ZdlPv@@Base+0x240b5c>
   41d70:			; <UNDEFINED> instruction: 0xf046bf88
   41d74:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx1
   41d78:	movtlt	sp, #33005	; 0x80ed
   41d7c:	ldmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   41d80:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   41d84:	b	ffaffccc <_ZdlPv@@Base+0xffabc4dc>
   41d88:	suble	r2, pc, r0, lsl #16
   41d8c:	stmdaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   41d90:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   41d94:	b	ff8ffcdc <_ZdlPv@@Base+0xff8bc4ec>
   41d98:	stmdacs	r0, {r2, r9, sl, lr}
   41d9c:	addshi	pc, r8, r0
   41da0:	ubfxeq	pc, pc, #17, #21
   41da4:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   41da8:	b	ff67fcf0 <_ZdlPv@@Base+0xff63c500>
   41dac:			; <UNDEFINED> instruction: 0xf0002800
   41db0:			; <UNDEFINED> instruction: 0xf8df810b
   41db4:	ldrbmi	r0, [r1], -r8, ror #15
   41db8:			; <UNDEFINED> instruction: 0xf7d04478
   41dbc:	stmdacs	r0, {r4, r6, r7, r9, fp, sp, lr, pc}
   41dc0:			; <UNDEFINED> instruction: 0xf8dfd14c
   41dc4:	andcs	r3, r1, #220, 14	; 0x3700000
   41dc8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   41dcc:			; <UNDEFINED> instruction: 0xe7ae601a
   41dd0:			; <UNDEFINED> instruction: 0x17d0f8df
   41dd4:			; <UNDEFINED> instruction: 0xf7d04479
   41dd8:			; <UNDEFINED> instruction: 0x4606e996
   41ddc:			; <UNDEFINED> instruction: 0xf0002800
   41de0:			; <UNDEFINED> instruction: 0xf8df82fc
   41de4:			; <UNDEFINED> instruction: 0xf8df37c4
   41de8:	ldrbtmi	r1, [fp], #-1988	; 0xfffff83c
   41dec:	stmibeq	r9, {r0, r1, r8, r9, fp, sp, lr, pc}^
   41df0:			; <UNDEFINED> instruction: 0xf8d94479
   41df4:			; <UNDEFINED> instruction: 0xf7d02004
   41df8:	stmdacs	r1, {r4, r6, r7, r9, fp, sp, lr, pc}
   41dfc:			; <UNDEFINED> instruction: 0xf10dd097
   41e00:			; <UNDEFINED> instruction: 0x46310930
   41e04:			; <UNDEFINED> instruction: 0xf7fe4648
   41e08:	blls	5c02b4 <_ZdlPv@@Base+0x57cac4>
   41e0c:			; <UNDEFINED> instruction: 0xf0402b00
   41e10:			; <UNDEFINED> instruction: 0xf8df80a6
   41e14:			; <UNDEFINED> instruction: 0x464a379c
   41e18:			; <UNDEFINED> instruction: 0x1798f8df
   41e1c:			; <UNDEFINED> instruction: 0xf8584638
   41e20:	ldrbtmi	r3, [r9], #-3
   41e24:			; <UNDEFINED> instruction: 0xf7fe9300
   41e28:	adds	pc, r8, sp, lsr fp	; <UNPREDICTABLE>
   41e2c:			; <UNDEFINED> instruction: 0x1788f8df
   41e30:			; <UNDEFINED> instruction: 0xf7d04479
   41e34:	strmi	lr, [r4], -r8, ror #18
   41e38:			; <UNDEFINED> instruction: 0xf0002800
   41e3c:			; <UNDEFINED> instruction: 0xf7d082e3
   41e40:	andcc	lr, r1, r0, ror #20
   41e44:	stmdb	ip!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   41e48:	strmi	r4, [r4], -r1, lsr #12
   41e4c:	stmib	r0!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   41e50:			; <UNDEFINED> instruction: 0x3768f8df
   41e54:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   41e58:			; <UNDEFINED> instruction: 0xe768601c
   41e5c:			; <UNDEFINED> instruction: 0x0760f8df
   41e60:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   41e64:	b	1effdac <_ZdlPv@@Base+0x1ebc5bc>
   41e68:			; <UNDEFINED> instruction: 0xf8dfb930
   41e6c:	andcs	r3, r1, #88, 14	; 0x1600000
   41e70:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   41e74:	smmla	sl, sl, r0, r6
   41e78:			; <UNDEFINED> instruction: 0x074cf8df
   41e7c:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   41e80:	b	1b7fdc8 <_ZdlPv@@Base+0x1b3c5d8>
   41e84:	stmdacs	r0, {r2, r9, sl, lr}
   41e88:	sbcshi	pc, r3, r0
   41e8c:			; <UNDEFINED> instruction: 0x073cf8df
   41e90:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   41e94:	b	18ffddc <_ZdlPv@@Base+0x18bc5ec>
   41e98:			; <UNDEFINED> instruction: 0xf0002800
   41e9c:			; <UNDEFINED> instruction: 0xf8df818c
   41ea0:			; <UNDEFINED> instruction: 0x46510730
   41ea4:			; <UNDEFINED> instruction: 0xf7d04478
   41ea8:	stmdacs	r0, {r1, r3, r4, r6, r9, fp, sp, lr, pc}
   41eac:	adcshi	pc, sl, r0
   41eb0:			; <UNDEFINED> instruction: 0x0720f8df
   41eb4:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   41eb8:	b	147fe00 <_ZdlPv@@Base+0x143c610>
   41ebc:			; <UNDEFINED> instruction: 0xf0402800
   41ec0:			; <UNDEFINED> instruction: 0xf8df8147
   41ec4:	andcs	r3, r1, #20, 14	; 0x500000
   41ec8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   41ecc:			; <UNDEFINED> instruction: 0xe72e601a
   41ed0:			; <UNDEFINED> instruction: 0x1708f8df
   41ed4:			; <UNDEFINED> instruction: 0xf7d04479
   41ed8:			; <UNDEFINED> instruction: 0x4606e916
   41edc:			; <UNDEFINED> instruction: 0xf0002800
   41ee0:			; <UNDEFINED> instruction: 0xf8df82a0
   41ee4:	bge	207adc <_ZdlPv@@Base+0x1c42ec>
   41ee8:			; <UNDEFINED> instruction: 0xf7d04479
   41eec:	stmdacs	r1, {r1, r2, r4, r6, r9, fp, sp, lr, pc}
   41ef0:	addshi	pc, r7, #64	; 0x40
   41ef4:	stmdacs	r0, {r0, r1, r2, fp, ip, pc}
   41ef8:	addshi	pc, r3, #64, 6
   41efc:			; <UNDEFINED> instruction: 0xf06f3001
   41f00:	addsmi	r4, r8, #96, 6	; 0x80000001
   41f04:			; <UNDEFINED> instruction: 0xf04fbfa8
   41f08:	ble	4e30c <_ZdlPv@@Base+0xab1c>
   41f0c:			; <UNDEFINED> instruction: 0xf7d00080
   41f10:			; <UNDEFINED> instruction: 0xf8dfe908
   41f14:	bls	20fa5c <_ZdlPv@@Base+0x1cc26c>
   41f18:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   41f1c:			; <UNDEFINED> instruction: 0xf8ca2a00
   41f20:	stclle	0, cr0, [r2, #-0]
   41f24:			; <UNDEFINED> instruction: 0xb6c0f8df
   41f28:			; <UNDEFINED> instruction: 0x96c0f8df
   41f2c:	ldrbtmi	r4, [r9], #1275	; 0x4fb
   41f30:	andcs	r4, r0, r9, asr r6
   41f34:	stmia	r6!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   41f38:	teqlt	r0, r6, lsl #12
   41f3c:	ldmdals	r6, {r0, r1, r5, sp, lr, pc}
   41f40:			; <UNDEFINED> instruction: 0xf7d04649
   41f44:	strmi	lr, [r6], -r0, ror #17
   41f48:	ldrtmi	fp, [r8], -r8, ror #19
   41f4c:	blx	ff4fff4c <_ZdlPv@@Base+0xff4bc75c>
   41f50:	mvnsle	r2, r0, lsl #16
   41f54:	blcs	68bb0 <_ZdlPv@@Base+0x253c0>
   41f58:	rschi	pc, r0, r0
   41f5c:	ldrtmi	r2, [r8], -r0, lsl #8
   41f60:	blx	fee7ff60 <_ZdlPv@@Base+0xfee3c770>
   41f64:	pkhtbcs	pc, r8, pc, asr #17	; <UNPREDICTABLE>
   41f68:			; <UNDEFINED> instruction: 0x3604f8df
   41f6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   41f70:	blls	61bfe0 <_ZdlPv@@Base+0x5d87f0>
   41f74:			; <UNDEFINED> instruction: 0xf040405a
   41f78:			; <UNDEFINED> instruction: 0x462082df
   41f7c:	ldc	0, cr11, [sp], #100	; 0x64
   41f80:	pop	{r2, r8, r9, fp, pc}
   41f84:	shsub8mi	r8, r0, r0
   41f88:	ldmib	sl!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   41f8c:			; <UNDEFINED> instruction: 0xf7d03001
   41f90:	ldrtmi	lr, [r1], -r8, asr #17
   41f94:			; <UNDEFINED> instruction: 0xf7d04606
   41f98:			; <UNDEFINED> instruction: 0xf8dae8fc
   41f9c:	blls	209fa4 <_ZdlPv@@Base+0x1c67b4>
   41fa0:	eorvs	pc, r4, r2, asr #16
   41fa4:	adcmi	r3, r3, #16777216	; 0x1000000
   41fa8:			; <UNDEFINED> instruction: 0xf8dfdcc2
   41fac:	andcs	r1, r0, r8, asr #12
   41fb0:			; <UNDEFINED> instruction: 0xf7d04479
   41fb4:	stmdacs	r0, {r3, r5, r7, fp, sp, lr, pc}
   41fb8:	adchi	pc, pc, #64	; 0x40
   41fbc:	ldrdcc	pc, [r0], -sl
   41fc0:			; <UNDEFINED> instruction: 0xf8439a07
   41fc4:	ldrt	r0, [r2], r2, lsr #32
   41fc8:			; <UNDEFINED> instruction: 0x162cf8df
   41fcc:			; <UNDEFINED> instruction: 0xf7d04479
   41fd0:	stmdacs	r0, {r1, r3, r4, r7, fp, sp, lr, pc}
   41fd4:	subshi	pc, r6, #0
   41fd8:			; <UNDEFINED> instruction: 0x3620f8df
   41fdc:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   41fe0:			; <UNDEFINED> instruction: 0xa61cf8df
   41fe4:			; <UNDEFINED> instruction: 0xf858ac0a
   41fe8:	ldrbtmi	r6, [sl], #3
   41fec:	strbmi	r4, [sl], -r3, lsr #12
   41ff0:			; <UNDEFINED> instruction: 0xf7ff4631
   41ff4:	stmdacs	r0, {r0, r1, r4, r5, r8, fp, ip, sp, lr, pc}
   41ff8:			; <UNDEFINED> instruction: 0x4651d154
   41ffc:	stm	r2, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   42000:	mvnsle	r2, r0, lsl #16
   42004:	blcs	68c60 <_ZdlPv@@Base+0x25470>
   42008:			; <UNDEFINED> instruction: 0xf8dfd1a8
   4200c:	ldrtmi	r3, [r8], -r4, lsr #11
   42010:	ldrbne	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   42014:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   42018:			; <UNDEFINED> instruction: 0x461a4479
   4201c:			; <UNDEFINED> instruction: 0xf7fe9300
   42020:	ldr	pc, [fp, r1, asr #20]
   42024:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   42028:			; <UNDEFINED> instruction: 0xf8582201
   4202c:	andsvs	r3, sl, r3
   42030:	subcs	lr, r0, sp, ror r6
   42034:	ldmda	r4!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42038:	ldrbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
   4203c:	bleq	be180 <_ZdlPv@@Base+0x7a990>
   42040:	strbcs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   42044:	ldmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   42048:			; <UNDEFINED> instruction: 0xf858447a
   4204c:	cdp	0, 0, cr3, cr9, cr3, {0}
   42050:	movwls	r2, #19088	; 0x4a90
   42054:	mrc	0, 0, r6, cr9, cr8, {0}
   42058:	mulcs	r0, r0, sl
   4205c:	ldmda	r2, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42060:	smlalbblt	r4, r8, r2, r6
   42064:	mnfem	f6, f3
   42068:	ldmdals	r6, {r4, r9, fp, ip}
   4206c:	stmda	sl, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42070:	stmdacs	r0, {r1, r7, r9, sl, lr}
   42074:	teqhi	fp, r0, asr #32	; <UNPREDICTABLE>
   42078:			; <UNDEFINED> instruction: 0xf7fe4638
   4207c:	stmdacs	r0, {r0, r1, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   42080:	blls	5b684c <_ZdlPv@@Base+0x57305c>
   42084:			; <UNDEFINED> instruction: 0xf47f2b00
   42088:			; <UNDEFINED> instruction: 0xf8dfaf6a
   4208c:	ldrtmi	r3, [r8], -r4, lsr #10
   42090:	strne	pc, [r0, #2271]	; 0x8df
   42094:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   42098:			; <UNDEFINED> instruction: 0x461a4479
   4209c:			; <UNDEFINED> instruction: 0xf7fe9300
   420a0:	ldrb	pc, [ip, -r1, lsl #20]	; <UNPREDICTABLE>
   420a4:	vmov.f64	d9, #3	; 0x40180000  2.375
   420a8:	vldr	d4, [sp, #288]	; 0x120
   420ac:			; <UNDEFINED> instruction: 0xf8df6b0a
   420b0:	ldmdavs	fp, {r3, r5, r6, r8, sl, sp}
   420b4:	blpl	37d730 <_ZdlPv@@Base+0x339f40>
   420b8:	cdp	3, 0, cr9, cr7, cr4, {0}
   420bc:			; <UNDEFINED> instruction: 0xf8583a90
   420c0:			; <UNDEFINED> instruction: 0xf8df2002
   420c4:	mrc	5, 5, r3, cr8, cr8, {2}
   420c8:	vmls.f64	d7, d23, d23
   420cc:	vmov.f64	d4, #6	; 0x40300000  2.750
   420d0:	vmov.f64	d6, d4
   420d4:	vmls.f64	d4, d7, d8
   420d8:	vmov.f64	d4, #213	; 0xbea80000 -0.3281250
   420dc:	vstr	d6, [r2, #792]	; 0x318
   420e0:	vmov.f32	s12, #208	; 0xbe800000 -0.250
   420e4:			; <UNDEFINED> instruction: 0xf8587bc4
   420e8:	stc	0, cr3, [r3, #12]
   420ec:	ldr	r7, [lr], -r0, lsl #20
   420f0:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
   420f4:			; <UNDEFINED> instruction: 0xf0402b00
   420f8:	blls	5a23fc <_ZdlPv@@Base+0x55ec0c>
   420fc:			; <UNDEFINED> instruction: 0xf47f2b00
   42100:			; <UNDEFINED> instruction: 0xf8dfaf2d
   42104:	ldrtmi	r3, [r8], -ip, lsr #9
   42108:	ldrne	pc, [r4, #-2271]	; 0xfffff721
   4210c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   42110:			; <UNDEFINED> instruction: 0x461a4479
   42114:			; <UNDEFINED> instruction: 0xf7fe9300
   42118:	ldr	pc, [pc, -r5, asr #19]
   4211c:	ldrcc	pc, [r0], #2271	; 0x8df
   42120:			; <UNDEFINED> instruction: 0xf8df4638
   42124:			; <UNDEFINED> instruction: 0xf8581500
   42128:	ldrbtmi	r3, [r9], #-3
   4212c:	movwls	r4, #1562	; 0x61a
   42130:			; <UNDEFINED> instruction: 0xf9b8f7fe
   42134:			; <UNDEFINED> instruction: 0xf8dfe712
   42138:			; <UNDEFINED> instruction: 0x46043478
   4213c:	strbteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   42140:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   42144:			; <UNDEFINED> instruction: 0x461a4478
   42148:			; <UNDEFINED> instruction: 0xf7e34619
   4214c:	str	pc, [r9, -r9, lsr #28]
   42150:	ldrbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   42154:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   42158:	stmdb	r0, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   4215c:			; <UNDEFINED> instruction: 0xf0002800
   42160:			; <UNDEFINED> instruction: 0xf8df810e
   42164:	ldrbmi	r0, [r1], -ip, asr #9
   42168:			; <UNDEFINED> instruction: 0xf7d04478
   4216c:	stmdacs	r0, {r3, r4, r5, r6, r7, fp, sp, lr, pc}
   42170:	msrhi	SPSR_fs, r0
   42174:	ldrteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   42178:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   4217c:	stmia	lr!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42180:	adcsle	r2, r5, r0, lsl #16
   42184:	ldrtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   42188:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   4218c:	blcs	5c220 <_ZdlPv@@Base+0x18a30>
   42190:	cfstrdge	mvd15, [sp, #252]	; 0xfc
   42194:	strtne	pc, [r4], #2271	; 0x8df
   42198:	ldrbtmi	r2, [r9], #-0
   4219c:	svc	0x00b2f7cf
   421a0:	strmi	r6, [r1], -r4, lsr #16
   421a4:			; <UNDEFINED> instruction: 0xf7feb110
   421a8:			; <UNDEFINED> instruction: 0x4601f951
   421ac:	tstcs	r1, #3620864	; 0x374000
   421b0:	sbfxmi	r4, r0, #12, #1
   421b4:			; <UNDEFINED> instruction: 0x2014e5bb
   421b8:	svc	0x00b2f7cf
   421bc:	strcs	pc, [r0], #2271	; 0x8df
   421c0:			; <UNDEFINED> instruction: 0xf8df2300
   421c4:	ldrmi	r1, [sl], r0, lsl #9
   421c8:			; <UNDEFINED> instruction: 0xf8582605
   421cc:	ldrbtmi	r2, [r9], #-2
   421d0:	movwcc	lr, #2496	; 0x9c0
   421d4:	bne	fe47da00 <_ZdlPv@@Base+0xfe43a210>
   421d8:	movwcc	lr, #10688	; 0x29c0
   421dc:	andsvs	r9, r0, r4, lsl #4
   421e0:	and	r6, lr, r3, lsl #2
   421e4:			; <UNDEFINED> instruction: 0xf7d04648
   421e8:	andcc	lr, r1, ip, lsl #17
   421ec:	svc	0x0098f7cf
   421f0:	strmi	r4, [r4], -r9, asr #12
   421f4:	svc	0x00ccf7cf
   421f8:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
   421fc:	eormi	pc, sl, r3, asr #16
   42200:	mrc	6, 0, r4, cr9, cr10, {6}
   42204:	mulcs	r0, r0, sl
   42208:	svc	0x007cf7cf
   4220c:	pkhtbmi	r4, r1, r4, asr #12
   42210:			; <UNDEFINED> instruction: 0xf43f2800
   42214:			; <UNDEFINED> instruction: 0xf10aad8c
   42218:	ldrbmi	r0, [lr, #-2817]	; 0xfffff4ff
   4221c:	blls	1795ac <_ZdlPv@@Base+0x135dbc>
   42220:	ldmdavs	fp, {r1, r2, r4, r5, r6}
   42224:			; <UNDEFINED> instruction: 0xf06f9305
   42228:	addsmi	r4, lr, #96, 6	; 0x80000001
   4222c:	ldrhteq	fp, [r0], r4
   42230:	rscscc	pc, pc, pc, asr #32
   42234:	svc	0x0074f7cf
   42238:	andsvs	r9, r8, r4, lsl #22
   4223c:	svceq	0x0000f1ba
   42240:	blls	1b6274 <_ZdlPv@@Base+0x172a84>
   42244:	bl	109e54 <_ZdlPv@@Base+0xc6664>
   42248:			; <UNDEFINED> instruction: 0xf8530c8a
   4224c:	strbmi	r1, [r3, #-2820]!	; 0xfffff4fc
   42250:	svcne	0x0004f842
   42254:	ldrmi	sp, [r2, #505]!	; 0x1f9
   42258:	bl	78a7c <_ZdlPv@@Base+0x3528c>
   4225c:	strcc	r0, [r1], #-900	; 0xfffffc7c
   42260:	adcmi	r2, r6, #0, 4
   42264:	blcs	180378 <_ZdlPv@@Base+0x13cb88>
   42268:	blls	1b9654 <_ZdlPv@@Base+0x175e64>
   4226c:	adcsle	r2, r9, r0, lsl #22
   42270:			; <UNDEFINED> instruction: 0xf7cf9805
   42274:	ldr	lr, [r5, lr, ror #31]!
   42278:			; <UNDEFINED> instruction: 0xf8584bf3
   4227c:	ldmdavs	fp, {r0, r1, ip, sp}
   42280:			; <UNDEFINED> instruction: 0xf0002b00
   42284:	blmi	ff622494 <_ZdlPv@@Base+0xff5deca4>
   42288:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   4228c:	blcs	5c300 <_ZdlPv@@Base+0x18b10>
   42290:	rschi	pc, r9, r0
   42294:			; <UNDEFINED> instruction: 0xf8584bdd
   42298:	ldmdavs	fp, {r0, r1, ip, sp}
   4229c:			; <UNDEFINED> instruction: 0xf0002b00
   422a0:	blmi	ffae2720 <_ZdlPv@@Base+0xffa9ef30>
   422a4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   422a8:	blcs	5c31c <_ZdlPv@@Base+0x18b2c>
   422ac:	tsthi	r8, r0, asr #6	; <UNPREDICTABLE>
   422b0:			; <UNDEFINED> instruction: 0xf8584be7
   422b4:	ldmdavs	fp, {r0, r1, ip, sp}
   422b8:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   422bc:	blmi	ff9a268c <_ZdlPv@@Base+0xff95ee9c>
   422c0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   422c4:	blcs	5c338 <_ZdlPv@@Base+0x18b48>
   422c8:	strcs	fp, [r1], #-4040	; 0xfffff038
   422cc:	mcrge	7, 2, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   422d0:	blcs	68f2c <_ZdlPv@@Base+0x2573c>
   422d4:	mcrge	4, 2, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   422d8:			; <UNDEFINED> instruction: 0x46384bb5
   422dc:			; <UNDEFINED> instruction: 0xf85849de
   422e0:	ldrbtmi	r3, [r9], #-3
   422e4:	movwls	r4, #1562	; 0x61a
   422e8:			; <UNDEFINED> instruction: 0xf8dcf7fe
   422ec:	ldmibmi	fp, {r1, r2, r4, r5, r9, sl, sp, lr, pc}^
   422f0:	bge	2acf20 <_ZdlPv@@Base+0x269730>
   422f4:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   422f8:	stmda	lr, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   422fc:	rsble	r2, r8, r1, lsl #16
   42300:	cmple	r1, r2, lsl #16
   42304:	andcc	lr, r9, #3620864	; 0x374000
   42308:	svclt	0x00b4429a
   4230c:	andcs	r2, r1, #0, 4
   42310:	svclt	0x00b42b00
   42314:			; <UNDEFINED> instruction: 0xf0022200
   42318:	bcs	42b24 <__printf_chk@plt+0x306f4>
   4231c:	bls	176434 <_ZdlPv@@Base+0x132c44>
   42320:			; <UNDEFINED> instruction: 0xf8d245cb
   42324:	blle	7aa32c <_ZdlPv@@Base+0x766b3c>
   42328:	movteq	lr, #39503	; 0x9a4f
   4232c:			; <UNDEFINED> instruction: 0xf06f9305
   42330:	bl	fed130b8 <_ZdlPv@@Base+0xfeccf8c8>
   42334:	svclt	0x00cc0f49
   42338:	sbceq	lr, r9, pc, asr #20
   4233c:	rscscc	pc, pc, pc, asr #32
   42340:	cdp	7, 14, cr15, cr14, cr15, {6}
   42344:	b	1428f5c <_ZdlPv@@Base+0x13e576c>
   42348:	ldrbmi	r0, [r1], -r9, lsl #5
   4234c:			; <UNDEFINED> instruction: 0xf7cf6018
   42350:	ldrbmi	lr, [r0], -r6, asr #31
   42354:	svc	0x007cf7cf
   42358:			; <UNDEFINED> instruction: 0xf8dd9b04
   4235c:			; <UNDEFINED> instruction: 0xf8d39014
   42360:	blls	2aa368 <_ZdlPv@@Base+0x266b78>
   42364:	addeq	lr, fp, #10240	; 0x2800
   42368:	stccc	8, cr15, [r4], {66}	; 0x42
   4236c:			; <UNDEFINED> instruction: 0xf0002b00
   42370:	blls	2e270c <_ZdlPv@@Base+0x29ef1c>
   42374:	eorcc	pc, fp, sl, asr #16
   42378:	bleq	fe7ac <_ZdlPv@@Base+0xbafbc>
   4237c:	blmi	fee7bd30 <_ZdlPv@@Base+0xfee38540>
   42380:			; <UNDEFINED> instruction: 0xf8582201
   42384:	andsvs	r3, sl, r3
   42388:	blls	5bb6d4 <_ZdlPv@@Base+0x577ee4>
   4238c:			; <UNDEFINED> instruction: 0xf47f2b00
   42390:	blmi	fe22db2c <_ZdlPv@@Base+0xfe1ea33c>
   42394:	ldmibmi	r3!, {r3, r4, r5, r9, sl, lr}
   42398:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   4239c:			; <UNDEFINED> instruction: 0x461a4479
   423a0:			; <UNDEFINED> instruction: 0xf7fe9300
   423a4:	ldrb	pc, [r9, #2175]	; 0x87f	; <UNPREDICTABLE>
   423a8:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   423ac:			; <UNDEFINED> instruction: 0x46484651
   423b0:	mrc2	7, 2, pc, cr4, cr13, {7}
   423b4:	blcs	69010 <_ZdlPv@@Base+0x25820>
   423b8:	cfldrdge	mvd15, [r1, #508]	; 0x1fc
   423bc:			; <UNDEFINED> instruction: 0x464a4b7c
   423c0:	ldrtmi	r4, [r8], -r9, lsr #19
   423c4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   423c8:	movwls	r4, #1145	; 0x479
   423cc:			; <UNDEFINED> instruction: 0xf86af7fe
   423d0:	blls	2bbaec <_ZdlPv@@Base+0x2782fc>
   423d4:	movwls	r4, #42546	; 0xa632
   423d8:			; <UNDEFINED> instruction: 0xf10de79a
   423dc:			; <UNDEFINED> instruction: 0x46510930
   423e0:			; <UNDEFINED> instruction: 0xf7fd4648
   423e4:	blls	5c1cd8 <_ZdlPv@@Base+0x57e4e8>
   423e8:			; <UNDEFINED> instruction: 0xf47f2b00
   423ec:	blmi	1c6dad4 <_ZdlPv@@Base+0x1c2a2e4>
   423f0:	ldmibmi	lr, {r1, r3, r6, r9, sl, lr}
   423f4:			; <UNDEFINED> instruction: 0xf8584638
   423f8:	ldrbtmi	r3, [r9], #-3
   423fc:			; <UNDEFINED> instruction: 0xf7fe9300
   42400:	str	pc, [ip, #2129]!	; 0x851
   42404:	blcs	69060 <_ZdlPv@@Base+0x25870>
   42408:	cfstrsge	mvf15, [r8, #508]!	; 0x1fc
   4240c:	ldrtmi	r4, [r8], -r8, ror #22
   42410:			; <UNDEFINED> instruction: 0xf8584997
   42414:	ldrbtmi	r3, [r9], #-3
   42418:	movwls	r4, #1562	; 0x61a
   4241c:			; <UNDEFINED> instruction: 0xf842f7fe
   42420:			; <UNDEFINED> instruction: 0xf10de59c
   42424:			; <UNDEFINED> instruction: 0x46310930
   42428:			; <UNDEFINED> instruction: 0xf7fd4648
   4242c:	blls	5c1c90 <_ZdlPv@@Base+0x57e4a0>
   42430:			; <UNDEFINED> instruction: 0xf47f2b00
   42434:	blmi	17eda8c <_ZdlPv@@Base+0x17aa29c>
   42438:	stmibmi	lr, {r1, r3, r6, r9, sl, lr}
   4243c:			; <UNDEFINED> instruction: 0xf8584638
   42440:	ldrbtmi	r3, [r9], #-3
   42444:			; <UNDEFINED> instruction: 0xf7fe9300
   42448:	str	pc, [r8, #2093]	; 0x82d
   4244c:	ldrbtmi	r4, [r9], #-2442	; 0xfffff676
   42450:	cdp	7, 5, cr15, cr8, cr15, {6}
   42454:	subsle	r2, r1, r0, lsl #16
   42458:			; <UNDEFINED> instruction: 0xf882f002
   4245c:			; <UNDEFINED> instruction: 0xf8584b87
   42460:	andsvs	r3, r8, r3
   42464:	blls	5bb5f8 <_ZdlPv@@Base+0x577e08>
   42468:			; <UNDEFINED> instruction: 0xf47f2b00
   4246c:	blmi	146da50 <_ZdlPv@@Base+0x142a260>
   42470:	stmibmi	r3, {r3, r4, r5, r9, sl, lr}
   42474:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   42478:			; <UNDEFINED> instruction: 0x461a4479
   4247c:			; <UNDEFINED> instruction: 0xf7fe9300
   42480:	strb	pc, [fp, #-2065]!	; 0xfffff7ef	; <UNPREDICTABLE>
   42484:	blcs	690e0 <_ZdlPv@@Base+0x258f0>
   42488:	cfstrdge	mvd15, [r8, #-508]!	; 0xfffffe04
   4248c:	ldrtmi	r4, [r8], -r8, asr #22
   42490:			; <UNDEFINED> instruction: 0xf858497c
   42494:	ldrbtmi	r3, [r9], #-3
   42498:	movwls	r4, #1562	; 0x61a
   4249c:			; <UNDEFINED> instruction: 0xf802f7fe
   424a0:	blls	5bba18 <_ZdlPv@@Base+0x578228>
   424a4:			; <UNDEFINED> instruction: 0xf47f2b00
   424a8:	blmi	10ada14 <_ZdlPv@@Base+0x106a224>
   424ac:	ldmdbmi	r6!, {r3, r4, r5, r9, sl, lr}^
   424b0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   424b4:			; <UNDEFINED> instruction: 0x461a4479
   424b8:			; <UNDEFINED> instruction: 0xf7fd9300
   424bc:	strb	pc, [sp, #-4083]	; 0xfffff00d	; <UNPREDICTABLE>
   424c0:	blcs	6911c <_ZdlPv@@Base+0x2592c>
   424c4:	cfstrdge	mvd15, [sl, #-508]	; 0xfffffe04
   424c8:			; <UNDEFINED> instruction: 0x46384b39
   424cc:			; <UNDEFINED> instruction: 0xf858496f
   424d0:	ldrbtmi	r3, [r9], #-3
   424d4:	movwls	r4, #1562	; 0x61a
   424d8:			; <UNDEFINED> instruction: 0xffe4f7fd
   424dc:	blls	5bb9dc <_ZdlPv@@Base+0x5781ec>
   424e0:			; <UNDEFINED> instruction: 0xf47f2b00
   424e4:	blmi	ced9d8 <_ZdlPv@@Base+0xcaa1e8>
   424e8:	stmdbmi	r9!, {r3, r4, r5, r9, sl, lr}^
   424ec:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   424f0:			; <UNDEFINED> instruction: 0x461a4479
   424f4:			; <UNDEFINED> instruction: 0xf7fd9300
   424f8:	str	pc, [pc, #-4053]!	; 4152b <__printf_chk@plt+0x2f0fb>
   424fc:	blcs	69158 <_ZdlPv@@Base+0x25968>
   42500:	cfstrsge	mvf15, [ip, #-508]!	; 0xfffffe04
   42504:	ldrtmi	r4, [r8], -sl, lsr #22
   42508:			; <UNDEFINED> instruction: 0xf8584962
   4250c:	ldrbtmi	r3, [r9], #-3
   42510:	movwls	r4, #1562	; 0x61a
   42514:			; <UNDEFINED> instruction: 0xffc6f7fd
   42518:	blls	5bb9a0 <_ZdlPv@@Base+0x5781b0>
   4251c:			; <UNDEFINED> instruction: 0xf47f2b00
   42520:	blmi	92d99c <_ZdlPv@@Base+0x8ea1ac>
   42524:	ldmdbmi	ip, {r3, r4, r5, r9, sl, lr}^
   42528:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   4252c:			; <UNDEFINED> instruction: 0x461a4479
   42530:			; <UNDEFINED> instruction: 0xf7fd9300
   42534:	ldr	pc, [r1, #-4023]	; 0xfffff049
   42538:	cdp	7, 4, cr15, cr14, cr15, {6}
   4253c:	svceq	0x0001f1bb
   42540:	blge	ffdbf744 <_ZdlPv@@Base+0xffd7bf54>
   42544:	blcs	691a0 <_ZdlPv@@Base+0x259b0>
   42548:	cfstrsge	mvf15, [r8, #-508]	; 0xfffffe04
   4254c:			; <UNDEFINED> instruction: 0x46384b18
   42550:			; <UNDEFINED> instruction: 0xf8584952
   42554:	ldrbtmi	r3, [r9], #-3
   42558:	movwls	r4, #1562	; 0x61a
   4255c:			; <UNDEFINED> instruction: 0xffa2f7fd
   42560:			; <UNDEFINED> instruction: 0x4638e4fc
   42564:			; <UNDEFINED> instruction: 0xffb6f7fd
   42568:	cdp	7, 3, cr15, cr12, cr15, {6}
   4256c:	andeq	ip, r2, lr
   42570:	andeq	r0, r0, ip, ror r1
   42574:	andeq	r8, r0, r2, asr #25
   42578:	strdeq	fp, [r2], -ip
   4257c:	andeq	r0, r0, r4, asr r1
   42580:	ldrdeq	r8, [r0], -lr
   42584:	andeq	fp, r2, r6, asr lr
   42588:	andeq	r8, r0, ip, lsr #25
   4258c:	andeq	r8, r0, r6, ror #30
   42590:	andeq	r8, r0, lr, ror pc
   42594:	andeq	r9, r0, r2
   42598:	strdeq	r8, [r0], -r6
   4259c:	andeq	r9, r0, r8, lsr #32
   425a0:	muleq	r0, r8, r1
   425a4:	andeq	r8, r0, ip, lsl ip
   425a8:	andeq	fp, r2, r6, lsl #27
   425ac:	andeq	r7, r0, ip, lsl #29
   425b0:	andeq	r0, r0, r8, asr #4
   425b4:	andeq	r8, r0, lr, asr #29
   425b8:	andeq	r8, r0, r0, asr #23
   425bc:	andeq	r0, r0, r4, lsl #4
   425c0:	muleq	r0, r2, pc	; <UNPREDICTABLE>
   425c4:	andeq	r0, r0, r8, lsl #6
   425c8:	andeq	r5, r0, r2, ror #16
   425cc:			; <UNDEFINED> instruction: 0x00008fb2
   425d0:	andeq	r8, r0, r8, lsr #31
   425d4:	andeq	r8, r0, r2, lsr #31
   425d8:	andeq	r0, r0, r0, ror r2
   425dc:	andeq	r8, r0, ip, lsl fp
   425e0:	muleq	r0, r4, sp
   425e4:	andeq	r0, r0, r4, lsr #4
   425e8:	andeq	r8, r0, r4, asr #21
   425ec:	andeq	r8, r0, r2, asr #21
   425f0:	andeq	fp, r2, r4, ror sp
   425f4:	andeq	r8, r0, r0, asr #20
   425f8:	andeq	r8, r0, r4, lsr #20
   425fc:	ldrdeq	r0, [r0], -r8
   42600:	andeq	r8, r0, r6, lsl #20
   42604:			; <UNDEFINED> instruction: 0x00008db8
   42608:	andeq	r0, r0, ip, lsl #5
   4260c:	andeq	r0, r0, ip, ror #3
   42610:	andeq	r8, r0, r8, lsr #19
   42614:	andeq	r8, r0, ip, ror #26
   42618:	muleq	r0, ip, r1
   4261c:	andeq	r0, r0, r4, lsr #5
   42620:	andeq	r8, r0, ip, lsr #27
   42624:	andeq	r8, r0, lr, lsl ip
   42628:	andeq	r8, r0, r4, ror fp
   4262c:	andeq	r8, r0, lr, lsl sp
   42630:	andeq	r8, r0, r4, lsl sp
   42634:	andeq	r8, r0, r6, asr r9
   42638:	andeq	r0, r0, r4, ror #5
   4263c:	andeq	r5, r0, sl, ror #2
   42640:	andeq	r0, r0, r0, lsr #4
   42644:	andeq	r8, r0, r2, lsr #16
   42648:	andeq	r0, r0, ip, asr r1
   4264c:	strdeq	r0, [r0], -r8
   42650:	muleq	r0, r4, r2
   42654:	andeq	r0, r0, r4, lsl #3
   42658:	andeq	r8, r0, r6, ror #24
   4265c:	andeq	r4, r0, lr, lsr r8
   42660:	andeq	r0, r0, r8, asr r1
   42664:	andeq	r8, r0, r8, lsr fp
   42668:	andeq	r4, r0, r4, ror r7
   4266c:	ldrdeq	r8, [r0], -r6
   42670:	strdeq	r8, [r0], -r2
   42674:	andeq	r8, r0, sl, ror #17
   42678:	andeq	r8, r0, r2, lsr #11
   4267c:			; <UNDEFINED> instruction: 0x000001bc
   42680:	andeq	r8, r0, r8, ror sl
   42684:	andeq	r8, r0, r2, lsl r9
   42688:	andeq	r8, r0, r4, lsl #21
   4268c:	andeq	r8, r0, lr, asr #20
   42690:	andeq	r8, r0, r8, lsl sl
   42694:	andeq	r8, r0, lr, ror r9
   42698:	andeq	r8, r0, r4, asr #16
   4269c:	ldrdeq	r8, [r0], -r6
   426a0:	bmi	1552b4 <_ZdlPv@@Base+0x111ac4>
   426a4:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   426a8:	andsvs	r6, r8, sl, lsl r8
   426ac:			; <UNDEFINED> instruction: 0x47704610
   426b0:	andeq	fp, r2, ip, lsr r6
   426b4:	andeq	r0, r0, r4, ror #5
   426b8:	stmdami	r2, {r0, r9, sl, lr}
   426bc:			; <UNDEFINED> instruction: 0xf0014478
   426c0:	svclt	0x0000ba91
   426c4:	andeq	r5, r3, r8, ror #1
   426c8:	strdlt	fp, [r3], r0
   426cc:	strmi	r4, [r7], -lr, lsl #12
   426d0:	cdp	7, 1, cr15, cr6, cr15, {6}
   426d4:	bmi	515b24 <_ZdlPv@@Base+0x4d2334>
   426d8:			; <UNDEFINED> instruction: 0x462b447d
   426dc:	strmi	r5, [r4], -sp, lsr #17
   426e0:			; <UNDEFINED> instruction: 0xf7cf6828
   426e4:	strtmi	lr, [r0], #-3598	; 0xfffff1f2
   426e8:			; <UNDEFINED> instruction: 0xf7cf3005
   426ec:	stmdavs	sp!, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
   426f0:			; <UNDEFINED> instruction: 0xf04f4b0d
   426f4:	strdcs	r3, [r1, -pc]
   426f8:	ldrbtmi	r9, [fp], #-1793	; 0xfffff8ff
   426fc:	strmi	r9, [r4], -r0, lsl #10
   42700:	cdp	7, 6, cr15, cr4, cr15, {6}
   42704:	ldrtmi	r4, [r2], -r9, lsl #16
   42708:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   4270c:	blx	fedfe718 <_ZdlPv@@Base+0xfedbaf28>
   42710:	strtmi	r4, [r0], -r5, lsl #12
   42714:	ldc	7, cr15, [ip, #828]	; 0x33c
   42718:	andlt	r4, r3, r8, lsr #12
   4271c:	svclt	0x0000bdf0
   42720:	andeq	fp, r2, r8, lsl #12
   42724:	andeq	r0, r0, r0, ror #3
   42728:	andeq	r8, r0, r6, asr #17
   4272c:	muleq	r3, sl, r0
   42730:	ldrlt	r6, [r0], #-2114	; 0xfffff7be
   42734:	stmdavs	r3, {r2, r6, r7, fp, sp, lr}
   42738:	stmvs	r0, {r2, r4, sl, lr}
   4273c:	bmi	fe47df60 <_ZdlPv@@Base+0xfe43a770>
   42740:	mrc	4, 5, r4, cr8, cr8, {0}
   42744:	vmls.f64	d6, d23, d23
   42748:			; <UNDEFINED> instruction: 0xee260a90
   4274c:	vmov.f64	d3, #134	; 0xc0300000 -2.750
   42750:	vmls.f64	d7, d23, d23
   42754:	vmov.f64	d3, #87	; 0x3eb80000  0.3593750
   42758:	vneg.f64	d19, d0
   4275c:	svclt	0x0008fa10
   42760:	andsle	r2, sl, r0
   42764:	bcs	fe47df80 <_ZdlPv@@Base+0xfe43a790>
   42768:	cdp	0, 11, cr2, cr6, cr1, {0}
   4276c:	vmov.f64	d2, #128	; 0xc0000000 -2.0
   42770:	vmls.f64	d4, d21, d21
   42774:			; <UNDEFINED> instruction: 0xee243a90
   42778:	vmov.f64	d1, #134	; 0xc0300000 -2.750
   4277c:	vmls.f64	d5, d21, d21
   42780:	vdiv.f64	d1, d1, d7
   42784:	vadd.f64	d0, d2, d3
   42788:	vmls.f64	d2, d6, d0
   4278c:	vmla.f64	d4, d7, d2
   42790:	vstr	d5, [r1, #8]
   42794:	vstr	d4, [r1, #8]
   42798:			; <UNDEFINED> instruction: 0xf85d5b00
   4279c:	ldrbmi	r4, [r0, -r4, lsl #22]!
   427a0:	blne	be02c <_ZdlPv@@Base+0x7a83c>
   427a4:	svcmi	0x00f0e92d
   427a8:	blhi	fdc64 <_ZdlPv@@Base+0xba474>
   427ac:	ldmib	sp, {r0, r2, r7, ip, sp, pc}^
   427b0:	ldmib	sp, {r4, r9, fp, ip, pc}^
   427b4:	ldmib	sp, {r1, r4, r8, sl, ip, sp, lr}^
   427b8:	cfmvdlr	mvd0, r6
   427bc:	vmov.f64	d1, #80	; 0x3e800000  0.250
   427c0:	vneg.f64	d1, d0
   427c4:	vsqrt.f64	d24, d1
   427c8:			; <UNDEFINED> instruction: 0xf100fa10
   427cc:			; <UNDEFINED> instruction: 0xf8c58091
   427d0:	ldrmi	r9, [r0], #-0
   427d4:	andls	pc, r0, r7, asr #17
   427d8:	stfeqd	f7, [r0], {194}	; 0xc2
   427dc:	andge	pc, r0, r4, asr #17
   427e0:	stmdaeq	r3, {r0, r8, r9, fp, sp, lr, pc}
   427e4:	andge	pc, r0, r6, asr #17
   427e8:	mvfeqdm	f7, f3
   427ec:	stmdavs	r8!, {ip, pc}
   427f0:	svclt	0x00b84560
   427f4:	andgt	pc, r0, r5, asr #17
   427f8:	blvc	ff27e3f4 <_ZdlPv@@Base+0xff23ac04>
   427fc:	bne	fe47e060 <_ZdlPv@@Base+0xfe43a870>
   42800:	ldmdavs	r8!, {r2, r8, r9, fp, ip, lr, pc}
   42804:	svclt	0x00c84560
   42808:	andgt	pc, r0, r7, asr #17
   4280c:	ldrbmi	r6, [r0, #-2080]!	; 0xfffff7e0
   42810:			; <UNDEFINED> instruction: 0xf8c4bfb8
   42814:	blle	17a81c <_ZdlPv@@Base+0x13702c>
   42818:	ldrbmi	r6, [r0, #-2096]!	; 0xfffff7d0
   4281c:			; <UNDEFINED> instruction: 0xf8c6bfc8
   42820:			; <UNDEFINED> instruction: 0xf1b9e000
   42824:	blle	100642c <_ZdlPv@@Base+0xfc2c3c>
   42828:	svceq	0x0000f1ba
   4282c:			; <UNDEFINED> instruction: 0xf04fbfac
   42830:			; <UNDEFINED> instruction: 0xf04f0b00
   42834:	bcs	45448 <_ZdlPv@@Base+0x1c58>
   42838:	blcs	79cf8 <_ZdlPv@@Base+0x36508>
   4283c:	andcs	fp, r1, #212, 30	; 0x350
   42840:	ldrmi	r2, [r3, #514]	; 0x202
   42844:	andcc	sp, r4, #44, 26	; 0xb00
   42848:	stfeqd	f7, [r0], {193}	; 0xc1
   4284c:	movweq	pc, #12299	; 0x300b	; <UNPREDICTABLE>
   42850:	svclt	0x00082b02
   42854:	andgt	pc, r0, r6, asr #17
   42858:	blcs	136880 <_ZdlPv@@Base+0xf3090>
   4285c:	eorvs	fp, r9, r8, lsl #30
   42860:	blcs	b6878 <_ZdlPv@@Base+0x73088>
   42864:	eorvs	fp, r1, r4, lsl pc
   42868:	andgt	pc, r0, r7, asr #17
   4286c:	bleq	beca0 <_ZdlPv@@Base+0x7b4b0>
   42870:	blle	ffb13ec4 <_ZdlPv@@Base+0xffad06d4>
   42874:	bls	5c968 <_ZdlPv@@Base+0x19178>
   42878:	eorsvs	r4, fp, r3, lsl r4
   4287c:	ldrmi	r6, [sl], #-2091	; 0xfffff7d5
   42880:	ldmdavs	r3!, {r1, r3, r5, sp, lr}
   42884:	eorsvs	r4, r3, r3, asr #8
   42888:	strbmi	r6, [r3], #-2083	; 0xfffff7dd
   4288c:	andlt	r6, r5, r3, lsr #32
   42890:	blhi	fdb8c <_ZdlPv@@Base+0xba39c>
   42894:	svchi	0x00f0e8bd
   42898:	svclt	0x00c82b00
   4289c:	sfmle	f2, 4, [r5, #-12]!
   428a0:	mulle	r9, r3, r5
   428a4:	ubfx	sp, r0, #23, #6
   428a8:	svceq	0x0000f1ba
   428ac:			; <UNDEFINED> instruction: 0xf04fbfac
   428b0:			; <UNDEFINED> instruction: 0xf04f0b01
   428b4:	ldr	r0, [lr, r2, lsl #22]!
   428b8:	b	fe47e0d8 <_ZdlPv@@Base+0xfe43a8e8>
   428bc:	bls	fe47e0e0 <_ZdlPv@@Base+0xfe43a8f0>
   428c0:	blmi	ff9fe3a8 <_ZdlPv@@Base+0xff9babb8>
   428c4:	bgt	fe47e0e4 <_ZdlPv@@Base+0xfe43a8f4>
   428c8:	blpl	ff9fe3b0 <_ZdlPv@@Base+0xff9babc0>
   428cc:	bge	fe47e0ec <_ZdlPv@@Base+0xfe43a8fc>
   428d0:	blvc	ffa3e3b8 <_ZdlPv@@Base+0xff9fabc8>
   428d4:	blvs	ff9fe3bc <_ZdlPv@@Base+0xff9babcc>
   428d8:	blvc	17e17c <_ZdlPv@@Base+0x13a98c>
   428dc:	blvs	1fe178 <_ZdlPv@@Base+0x1ba988>
   428e0:	blvc	ff1fe3b8 <_ZdlPv@@Base+0xff1babc8>
   428e4:	blx	47e4b0 <_ZdlPv@@Base+0x43acc0>
   428e8:	str	sp, [ip, r4, asr #11]!
   428ec:	str	r2, [r8, r0, lsl #4]!
   428f0:	bleq	10be3b8 <_ZdlPv@@Base+0x107abc8>
   428f4:	movwcs	lr, #10701	; 0x29cd
   428f8:	smlabteq	r0, sp, r9, lr
   428fc:	bl	fe780840 <_ZdlPv@@Base+0xfe73d050>
   42900:	movwcs	lr, #10717	; 0x29dd
   42904:	ldrdeq	lr, [r0, -sp]
   42908:	svclt	0x0000e761
   4290c:	svcmi	0x00f0e92d
   42910:	ldmib	r1, {r0, r1, r3, r7, r9, sl, lr}^
   42914:			; <UNDEFINED> instruction: 0xf8d18608
   42918:	ldrmi	lr, [r0, #0]!
   4291c:	ldrbmi	fp, [r6, #-4024]!	; 0xfffff048
   42920:	bl	72820 <_ZdlPv@@Base+0x2f030>
   42924:	ldrbtmi	r0, [r7], -r6, lsl #25
   42928:	ble	7d423c <_ZdlPv@@Base+0x790a4c>
   4292c:	bl	fe9c981c <_ZdlPv@@Base+0xfe98602c>
   42930:	strbmi	r0, [sl, #-2307]	; 0xfffff6fd
   42934:	bl	fea39dc4 <_ZdlPv@@Base+0xfe9f65d4>
   42938:	ldrmi	r0, [r9], #1801	; 0x709
   4293c:	addeq	lr, r3, #0, 22
   42940:	stmibeq	r9, {r8, r9, fp, sp, lr, pc}
   42944:	streq	lr, [r7], #2816	; 0xb00
   42948:	ldmdavs	r5, {r0, r5, fp, sp, lr}
   4294c:	blne	180a5c <_ZdlPv@@Base+0x13d26c>
   42950:			; <UNDEFINED> instruction: 0xf8444591
   42954:	mvnsle	r5, r4, lsl #22
   42958:	svclt	0x00d442b7
   4295c:	andcs	r2, r1, #0, 4
   42960:	svclt	0x00a842b3
   42964:	bcs	4b16c <_ZdlPv@@Base+0x797c>
   42968:	bl	febf70f0 <_ZdlPv@@Base+0xfebb3900>
   4296c:			; <UNDEFINED> instruction: 0xf8cb0606
   42970:	strbmi	lr, [r6], #-36	; 0xffffffdc
   42974:	eorvs	pc, r0, fp, asr #17
   42978:	svchi	0x00f0e8bd
   4297c:	beq	13d58c <_ZdlPv@@Base+0xf9d9c>
   42980:	orreq	lr, r3, #0, 22
   42984:	bl	54314 <_ZdlPv@@Base+0x10b24>
   42988:	ldmdavs	r4, {r1, r3, r7, r8, fp}
   4298c:			; <UNDEFINED> instruction: 0xf843681d
   42990:	ldrmi	r4, [r9, #2820]	; 0xb04
   42994:	blpl	180aa4 <_ZdlPv@@Base+0x13d2b4>
   42998:			; <UNDEFINED> instruction: 0x4653d1f7
   4299c:	svclt	0x0000e7dc
   429a0:	svcmi	0x00f0e92d
   429a4:			; <UNDEFINED> instruction: 0x4692b091
   429a8:	ldcls	8, cr7, [sp], {18}
   429ac:	movwls	r2, #14906	; 0x3a3a
   429b0:	stmdavs	r5!, {r1, r8, ip, pc}^
   429b4:	movwcs	fp, #3852	; 0xf0c
   429b8:	cfmadd32ne	mvax1, mvfx4, mvfx6, mvfx11
   429bc:			; <UNDEFINED> instruction: 0xf8df9304
   429c0:	ldrbtmi	r3, [fp], #-1920	; 0xfffff880
   429c4:	vcgt.u8	d25, d0, d5
   429c8:	stmdavs	r3!, {r2, r6, r7, pc}
   429cc:	rscvs	r2, r2, r0, lsl #4
   429d0:	cmple	r5, r0, lsl #22
   429d4:	eorvs	r2, r3, r1, lsl #6
   429d8:	andcs	r6, r0, #805306374	; 0x30000006
   429dc:	blls	75b270 <_ZdlPv@@Base+0x717a80>
   429e0:	blcs	5af70 <_ZdlPv@@Base+0x17780>
   429e4:	addshi	pc, r7, r0
   429e8:	mvnvs	r2, r1, lsl #6
   429ec:	mulne	r0, sl, r8
   429f0:			; <UNDEFINED> instruction: 0xf000292d
   429f4:	stmdbcs	fp!, {r0, r1, r2, r5, r7, r8, pc}
   429f8:			; <UNDEFINED> instruction: 0x61a2bf1c
   429fc:	tstle	r3, r3, lsr #2
   42a00:	beq	bee30 <_ZdlPv@@Base+0x7b640>
   42a04:			; <UNDEFINED> instruction: 0x612361a2
   42a08:	bvs	191ca98 <_ZdlPv@@Base+0x18d92a8>
   42a0c:	bvs	913460 <_ZdlPv@@Base+0x8cfc70>
   42a10:	rsbvs	fp, r2, #200, 30	; 0x320
   42a14:	stmibvs	r3!, {r1, r3, r4, r7, r9, lr}
   42a18:	eorvs	fp, r2, #184, 30	; 0x2e0
   42a1c:			; <UNDEFINED> instruction: 0xf0002b01
   42a20:	addsmi	r8, r6, #155	; 0x9b
   42a24:	addshi	pc, r0, r0
   42a28:			; <UNDEFINED> instruction: 0xf8509802
   42a2c:	stmdavc	fp!, {r1, r5, ip, lr}
   42a30:	cmnle	r2, sp, lsr #22
   42a34:	blcs	ba0be8 <_ZdlPv@@Base+0xb5d3f8>
   42a38:	stmiavc	fp!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
   42a3c:	cmple	ip, r0, lsl #22
   42a40:	andcc	r6, r1, #143360	; 0x23000
   42a44:	eorvs	r6, r2, r1, ror #20
   42a48:			; <UNDEFINED> instruction: 0xf000428b
   42a4c:	addmi	r8, sl, #0, 4
   42a50:	strtmi	sp, [r1], -r3
   42a54:			; <UNDEFINED> instruction: 0xff5af7ff
   42a58:	rsbvs	r6, r6, #143360	; 0x23000
   42a5c:	rsbs	r6, r5, r6, lsr #32
   42a60:	bcs	5cef0 <_ZdlPv@@Base+0x19700>
   42a64:	stmdbvs	r5!, {r3, r4, r5, r7, ip, lr, pc}^
   42a68:	sbcle	r2, sp, r0, lsl #26
   42a6c:	blcs	60b20 <_ZdlPv@@Base+0x1d330>
   42a70:	blls	136da0 <_ZdlPv@@Base+0xf35b0>
   42a74:	stmdavs	r3!, {r0, r1, r4, r6, r7, r8, ip, sp, pc}
   42a78:	movwls	r9, #31234	; 0x7a02
   42a7c:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   42a80:	stmib	sp, {r0, r4, r6, fp, ip, sp, lr}^
   42a84:	addseq	r3, fp, r9, lsl #4
   42a88:	movwls	r2, #59693	; 0xe92d
   42a8c:	ldrmi	r9, [r3], -r8, lsl #2
   42a90:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
   42a94:	cmplt	sl, fp, lsl sl
   42a98:	blcs	60d0c <_ZdlPv@@Base+0x1d51c>
   42a9c:	rscshi	pc, fp, r0, asr #32
   42aa0:			; <UNDEFINED> instruction: 0xf7cf4650
   42aa4:	stmdacs	r0, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   42aa8:	rscshi	pc, r5, r0
   42aac:	cmnvs	r7, pc, ror #24
   42ab0:	mulhi	r0, r5, r8
   42ab4:			; <UNDEFINED> instruction: 0x46414650
   42ab8:			; <UNDEFINED> instruction: 0xf7cf46c1
   42abc:	stmdavc	fp!, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}^
   42ac0:	rsbsle	r2, fp, r0, lsl #22
   42ac4:	svceq	0x003af1b8
   42ac8:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   42acc:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
   42ad0:	stmdavc	r3, {r1, fp, ip, sp, lr}^
   42ad4:	rsbsle	r2, r5, r7, asr sl
   42ad8:	tstle	r8, sl, lsr fp
   42adc:	stmdavc	sl!, {r0, r1, r7, fp, ip, sp, lr}^
   42ae0:			; <UNDEFINED> instruction: 0xf0002b3a
   42ae4:	stmdavs	r3!, {r1, r2, r3, r5, r7, r8, pc}
   42ae8:			; <UNDEFINED> instruction: 0xf0002a00
   42aec:	movwcc	r8, #4547	; 0x11c3
   42af0:	eorvs	r6, r3, r7, ror #1
   42af4:	cmnvs	r3, r0, lsl #6
   42af8:	stmdavc	fp!, {r0, r3, sp, lr, pc}
   42afc:	suble	r2, sp, sp, lsr #22
   42b00:	teqlt	r3, #2670592	; 0x28c000
   42b04:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   42b08:	rscvs	r3, r5, r1, lsl #4
   42b0c:	strbmi	r6, [r8], -r2, lsr #32
   42b10:	pop	{r0, r4, ip, sp, pc}
   42b14:			; <UNDEFINED> instruction: 0xf8df8ff0
   42b18:	ldrbtmi	r0, [r8], #-1580	; 0xfffff9d4
   42b1c:	stcl	7, cr15, [sl], #-828	; 0xfffffcc4
   42b20:			; <UNDEFINED> instruction: 0xf0002800
   42b24:	movwcs	r8, #4257	; 0x10a1
   42b28:			; <UNDEFINED> instruction: 0xf89a61e3
   42b2c:	stmdbvs	r5!, {ip, sp}^
   42b30:			; <UNDEFINED> instruction: 0xf0002b2d
   42b34:	blcs	b22de8 <_ZdlPv@@Base+0xadf5f8>
   42b38:	blls	7727b0 <_ZdlPv@@Base+0x72efc0>
   42b3c:			; <UNDEFINED> instruction: 0xf00061a3
   42b40:	movwcs	r8, #4256	; 0x10a0
   42b44:	str	r6, [pc, r3, lsr #2]
   42b48:			; <UNDEFINED> instruction: 0x3608e9d4
   42b4c:	svclt	0x001842b3
   42b50:			; <UNDEFINED> instruction: 0xf04f6023
   42b54:			; <UNDEFINED> instruction: 0xe7da39ff
   42b58:	movwne	lr, #35284	; 0x89d4
   42b5c:			; <UNDEFINED> instruction: 0xd07e4299
   42b60:	mulle	r4, sl, r2
   42b64:	strtmi	r9, [r1], -r2, lsl #16
   42b68:	mrc2	7, 6, pc, cr0, cr15, {7}
   42b6c:	addsmi	r6, lr, #2293760	; 0x230000
   42b70:	rschi	pc, lr, r0, asr #6
   42b74:	bl	e9384 <_ZdlPv@@Base+0xa5b94>
   42b78:	and	r0, r4, r3, lsl #3
   42b7c:	eorvs	r3, r3, r1, lsl #6
   42b80:			; <UNDEFINED> instruction: 0xf00042b3
   42b84:			; <UNDEFINED> instruction: 0xf85180e5
   42b88:	ldmdavc	r0, {r2, r8, r9, fp, sp}
   42b8c:	mvnsle	r2, sp, lsr #16
   42b90:	bcs	60ce0 <_ZdlPv@@Base+0x1d4f0>
   42b94:	stmdavs	r2!, {r1, r4, r5, r6, r7, ip, lr, pc}
   42b98:	strb	r6, [r2, -r3, ror #4]
   42b9c:	blcs	60d50 <_ZdlPv@@Base+0x1d560>
   42ba0:			; <UNDEFINED> instruction: 0xf1a3d0ae
   42ba4:	bls	103860 <_ZdlPv@@Base+0xc0070>
   42ba8:			; <UNDEFINED> instruction: 0xf383fab3
   42bac:	bcs	45120 <_ZdlPv@@Base+0x1930>
   42bb0:	movwcs	fp, #3848	; 0xf08
   42bb4:	ldrmi	r3, [sp], #-769	; 0xfffffcff
   42bb8:	ldrb	r6, [sl, -r5, ror #2]
   42bbc:	movwcc	r6, #6179	; 0x1823
   42bc0:	ldrb	r6, [pc, -r3, lsr #32]!
   42bc4:	orrle	r2, r7, fp, lsr fp
   42bc8:	stmdavs	r3!, {r1, r3, r5, r6, fp, ip, sp, lr}
   42bcc:			; <UNDEFINED> instruction: 0xf0002a00
   42bd0:	movwcc	r8, #4502	; 0x1196
   42bd4:	eorvs	r6, r3, r7, ror #1
   42bd8:	ldmdavc	sp!, {r0, r1, r2, r5, r6, r8, sp, lr}
   42bdc:	svclt	0x00182d00
   42be0:			; <UNDEFINED> instruction: 0xf0002d3d
   42be4:			; <UNDEFINED> instruction: 0x463b823e
   42be8:	svcpl	0x0001f813
   42bec:	svclt	0x00182d00
   42bf0:	mvnsle	r2, sp, lsr sp
   42bf4:	stmdbls	r3, {r1, r2, r8, r9, ip, pc}
   42bf8:	blcs	5cc2c <_ZdlPv@@Base+0x1943c>
   42bfc:	eorshi	pc, r3, #0
   42c00:			; <UNDEFINED> instruction: 0xf04f9a06
   42c04:	ldrls	r0, [sp], #-2048	; 0xfffff800
   42c08:	blne	ff4d4634 <_ZdlPv@@Base+0xff490e44>
   42c0c:	strls	r9, [r8], -r7, lsl #10
   42c10:			; <UNDEFINED> instruction: 0xf8cd461d
   42c14:	strbmi	sl, [r6], -r4, lsr #32
   42c18:	ldrsbtlt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   42c1c:			; <UNDEFINED> instruction: 0x46444692
   42c20:	andhi	pc, ip, sp, asr #17
   42c24:	strcs	lr, [r1], -r7
   42c28:	svcpl	0x0010f859
   42c2c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   42c30:			; <UNDEFINED> instruction: 0xf0002d00
   42c34:			; <UNDEFINED> instruction: 0x4639813a
   42c38:			; <UNDEFINED> instruction: 0x46284652
   42c3c:	b	1000b80 <_ZdlPv@@Base+0xfbd390>
   42c40:	strtmi	r4, [r8], -r1, lsl #12
   42c44:	mvnle	r2, r0, lsl #18
   42c48:	bl	1700b8c <_ZdlPv@@Base+0x16bd39c>
   42c4c:			; <UNDEFINED> instruction: 0xf0004550
   42c50:	stfcsd	f0, [r0], {193}	; 0xc1
   42c54:	strbmi	sp, [ip], -r7, ror #3
   42c58:	andhi	pc, ip, sp, asr #17
   42c5c:	addsmi	lr, sl, #228, 14	; 0x3900000
   42c60:	ldrmi	sp, [r3], -r5, lsl #1
   42c64:	str	r6, [r2, r2, lsr #4]
   42c68:	stmdbvs	r5!, {r2, r3, r4, r8, r9, fp, ip, pc}^
   42c6c:			; <UNDEFINED> instruction: 0xf89a61e3
   42c70:	blcs	b8ec78 <_ZdlPv@@Base+0xb4b488>
   42c74:	blcs	b36ca4 <_ZdlPv@@Base+0xaf34b4>
   42c78:	movwcs	fp, #7964	; 0x1f1c
   42c7c:			; <UNDEFINED> instruction: 0xf47f61a3
   42c80:	movwcs	sl, #3936	; 0xf60
   42c84:	beq	bf0b4 <_ZdlPv@@Base+0x7b8c4>
   42c88:	ldrb	r6, [sl, -r3, lsr #3]
   42c8c:			; <UNDEFINED> instruction: 0xf10a2302
   42c90:			; <UNDEFINED> instruction: 0x61a30a01
   42c94:	stmdavc	fp!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}
   42c98:	blcs	54744 <_ZdlPv@@Base+0x10f54>
   42c9c:	blcs	fb2904 <_ZdlPv@@Base+0xf6f114>
   42ca0:	andle	r9, r5, pc, lsl #6
   42ca4:	svccc	0x0001f819
   42ca8:	svclt	0x00182b00
   42cac:	mvnsle	r2, sp, lsr fp
   42cb0:	ldmdavs	pc, {r0, r1, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   42cb4:			; <UNDEFINED> instruction: 0xf0002f00
   42cb8:	bl	feaa2f24 <_ZdlPv@@Base+0xfea5f734>
   42cbc:			; <UNDEFINED> instruction: 0xf04f0205
   42cc0:	ldrmi	r0, [fp], r0, lsl #16
   42cc4:	strls	lr, [fp], -sp, asr #19
   42cc8:	mvnscc	pc, #79	; 0x4f
   42ccc:	eorsge	pc, r4, sp, asr #17
   42cd0:			; <UNDEFINED> instruction: 0x4646941d
   42cd4:			; <UNDEFINED> instruction: 0x46444692
   42cd8:	and	r9, ip, r6, lsl #6
   42cdc:	stmdblt	r3!, {r0, r1, r3, r4, r8, r9, fp, ip, pc}
   42ce0:			; <UNDEFINED> instruction: 0xf8db6860
   42ce4:	addmi	r1, r8, #4
   42ce8:			; <UNDEFINED> instruction: 0x2601d034
   42cec:	svcvc	0x0010f85b
   42cf0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   42cf4:			; <UNDEFINED> instruction: 0x4652b1b7
   42cf8:	ldrtmi	r4, [r8], -r9, lsr #12
   42cfc:	ldmib	lr, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42d00:	mvnsle	r2, r0, lsl #16
   42d04:			; <UNDEFINED> instruction: 0xf7cf4638
   42d08:	ldrbmi	lr, [r0, #-2812]	; 0xfffff504
   42d0c:	stccs	0, cr13, [r0], {68}	; 0x44
   42d10:	ldrbmi	sp, [ip], -r4, ror #3
   42d14:	svcvc	0x0010f85b
   42d18:	andshi	pc, r8, sp, asr #17
   42d1c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   42d20:	mvnle	r2, r0, lsl #30
   42d24:			; <UNDEFINED> instruction: 0x46224633
   42d28:			; <UNDEFINED> instruction: 0x960be9dd
   42d2c:	ldrsbtge	pc, [r4], -sp	; <UNPREDICTABLE>
   42d30:	blcs	69dac <_ZdlPv@@Base+0x265bc>
   42d34:	addhi	pc, lr, r0, asr #32
   42d38:	subsle	r2, r7, r0, lsl #20
   42d3c:			; <UNDEFINED> instruction: 0x8018f8dd
   42d40:	eor	r4, pc, r7, lsl r6	; <UNPREDICTABLE>
   42d44:			; <UNDEFINED> instruction: 0xf10a6123
   42d48:	movwcs	r0, #10753	; 0x2a01
   42d4c:	ldrb	r6, [fp], -r3, lsr #3
   42d50:			; <UNDEFINED> instruction: 0xe721461a
   42d54:			; <UNDEFINED> instruction: 0xf8db68a0
   42d58:	addmi	r1, r8, #8
   42d5c:	stmiavs	r0!, {r0, r2, r6, r7, r8, ip, lr, pc}^
   42d60:	ldrdne	pc, [ip], -fp
   42d64:	svclt	0x00184288
   42d68:	ldr	r2, [pc, r1, lsl #12]!
   42d6c:	cmnlt	r3, r4, lsl #22
   42d70:	blmi	ffda8d8c <_ZdlPv@@Base+0xffd6559c>
   42d74:	stmibvs	r1!, {r1, r9, fp, ip, pc}^
   42d78:	ldmdavs	r2, {r0, r1, r6, r7, fp, ip, lr}
   42d7c:			; <UNDEFINED> instruction: 0x46436818
   42d80:			; <UNDEFINED> instruction: 0xf0002900
   42d84:	ldmibmi	r1!, {r0, r7, pc}^
   42d88:			; <UNDEFINED> instruction: 0xf0024479
   42d8c:			; <UNDEFINED> instruction: 0xf8c4f993
   42d90:			; <UNDEFINED> instruction: 0xf04f8008
   42d94:			; <UNDEFINED> instruction: 0xe6ba093f
   42d98:			; <UNDEFINED> instruction: 0x960be9dd
   42d9c:			; <UNDEFINED> instruction: 0xf8dd465f
   42da0:	ldcls	0, cr10, [sp], {52}	; 0x34
   42da4:	ldmdavs	sl!, {r0, r1, r2, r8, r9, fp, ip, pc}^
   42da8:	eorvs	r3, r3, r1, lsl #6
   42dac:	mulne	r0, r9, r8
   42db0:	bcs	b145c <_ZdlPv@@Base+0x6dc6c>
   42db4:	strtmi	sp, [r8], -sp, rrx
   42db8:	b	fe900cfc <_ZdlPv@@Base+0xfe8bd50c>
   42dbc:	strtmi	r9, [r8], #-2842	; 0xfffff4e6
   42dc0:	tstlt	fp, r0, ror #2
   42dc4:	andhi	pc, r0, r3, asr #17
   42dc8:			; <UNDEFINED> instruction: 0xf8d768bb
   42dcc:	blcs	66e04 <_ZdlPv@@Base+0x23614>
   42dd0:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {1}
   42dd4:	andls	pc, r0, r3, asr #17
   42dd8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   42ddc:	bcs	7c840 <_ZdlPv@@Base+0x39050>
   42de0:	adchi	pc, r6, r0
   42de4:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
   42de8:	strb	r6, [r4, r3, ror #1]!
   42dec:	blcs	69a60 <_ZdlPv@@Base+0x26270>
   42df0:	adcshi	pc, pc, r0
   42df4:	blcs	ba9a1c <_ZdlPv@@Base+0xb6622c>
   42df8:	tsthi	r5, r0	; <UNPREDICTABLE>
   42dfc:	ldrbmi	r9, [r0], -pc, lsl #18
   42e00:	bl	300d44 <_ZdlPv@@Base+0x2bd554>
   42e04:			; <UNDEFINED> instruction: 0xf47f2800
   42e08:	blls	16e754 <_ZdlPv@@Base+0x12af64>
   42e0c:	stmibmi	lr, {r0, r1, r4, r5, r6, r8, ip, sp, pc}^
   42e10:	blls	2e8e2c <_ZdlPv@@Base+0x2a563c>
   42e14:	stmdapl	r0, {r1, r9, fp, ip, pc}^
   42e18:	ldmdavc	fp, {r0, r2, r3, r6, r7, r8, fp, lr}
   42e1c:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
   42e20:	stmdavs	r0, {r8, sl, ip, pc}
   42e24:			; <UNDEFINED> instruction: 0xf946f002
   42e28:	movwls	r6, #38947	; 0x9823
   42e2c:	andcs	r4, r0, #205824	; 0x32400
   42e30:			; <UNDEFINED> instruction: 0xf04f9909
   42e34:	ldrbtmi	r0, [fp], #-2367	; 0xfffff6c1
   42e38:	smlatbcc	r1, r2, r0, r6
   42e3c:	eorvs	r6, r1, r3, ror #2
   42e40:	mvnslt	lr, r5, ror #12
   42e44:	rscvs	r6, r7, r3, lsr #16
   42e48:	eorvs	r3, r3, r1, lsl #6
   42e4c:			; <UNDEFINED> instruction: 0x4613e652
   42e50:	str	r6, [r2], -r2, lsr #4
   42e54:	blcs	69a6c <_ZdlPv@@Base+0x2627c>
   42e58:			; <UNDEFINED> instruction: 0x4628d15b
   42e5c:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
   42e60:	b	1400da4 <_ZdlPv@@Base+0x13bd5b4>
   42e64:	movwcc	r9, #6919	; 0x1b07
   42e68:	movwcs	r6, #35	; 0x23
   42e6c:	strtmi	r6, [r8], #-163	; 0xffffff5d
   42e70:	strb	r6, [ip], -r0, ror #2
   42e74:			; <UNDEFINED> instruction: 0xf000429e
   42e78:	bls	e30fc <_ZdlPv@@Base+0x9f90c>
   42e7c:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   42e80:	eorvs	r3, r3, r1, lsl #6
   42e84:	ldrt	r6, [r5], -r2, ror #1
   42e88:	ldrbtmi	r4, [r9], #-2483	; 0xfffff64d
   42e8c:			; <UNDEFINED> instruction: 0xf912f002
   42e90:	adcsmi	lr, r3, #32768000	; 0x1f40000
   42e94:	adchi	pc, r7, r0, lsl #5
   42e98:	blls	e96d8 <_ZdlPv@@Base+0xa5ee8>
   42e9c:	bls	213ef0 <_ZdlPv@@Base+0x1d0700>
   42ea0:	andcc	r6, r2, #5963776	; 0x5b0000
   42ea4:	rscvs	r6, r3, r2, lsr #32
   42ea8:			; <UNDEFINED> instruction: 0xf8cde785
   42eac:			; <UNDEFINED> instruction: 0x4633b074
   42eb0:	ldmib	sp, {r0, r1, r5, r7, r9, sl, lr}^
   42eb4:			; <UNDEFINED> instruction: 0xf8dd5607
   42eb8:	ldcls	0, cr10, [sp], {36}	; 0x24
   42ebc:			; <UNDEFINED> instruction: 0xf0402b00
   42ec0:			; <UNDEFINED> instruction: 0xf1bb80a4
   42ec4:			; <UNDEFINED> instruction: 0xf0000f00
   42ec8:			; <UNDEFINED> instruction: 0xf8db80ce
   42ecc:	stccs	0, cr3, [r0, #-16]
   42ed0:	blcs	7706c <_ZdlPv@@Base+0x3387c>
   42ed4:	sbcshi	pc, r3, r0
   42ed8:	movwcc	r9, #6918	; 0x1b06
   42edc:	ldrtmi	r6, [r8], -r3, ror #1
   42ee0:	b	400e24 <_ZdlPv@@Base+0x3bd634>
   42ee4:	ldrtmi	r9, [r8], #-2842	; 0xfffff4e6
   42ee8:	tstlt	r3, r0, ror #2
   42eec:	blls	11475c <_ZdlPv@@Base+0xd0f6c>
   42ef0:	ldmib	fp, {r0, r1, r4, sp, lr}^
   42ef4:	blcs	51304 <_ZdlPv@@Base+0xdb14>
   42ef8:	svcge	0x006cf47f
   42efc:	addsmi	lr, lr, #7340032	; 0x700000
   42f00:	addshi	pc, r5, r0
   42f04:			; <UNDEFINED> instruction: 0xf8529a02
   42f08:	movwcc	r7, #4131	; 0x1023
   42f0c:	rscvs	r6, r7, r3, lsr #32
   42f10:	stcls	6, cr14, [r5, #-392]	; 0xfffffe78
   42f14:	bls	d514c <_ZdlPv@@Base+0x9195c>
   42f18:	stmdapl	r8!, {r4, r7, r8, fp, lr}
   42f1c:	ldrbtmi	r9, [r9], #-2826	; 0xfffff4f6
   42f20:	stmdavs	r0, {r1, r4, fp, sp, lr}
   42f24:			; <UNDEFINED> instruction: 0xf8c6f002
   42f28:	stmdbvs	r5!, {r0, r1, r5, fp, sp, lr}^
   42f2c:	ldr	r9, [r4, r7, lsl #6]
   42f30:			; <UNDEFINED> instruction: 0xb1a39b04
   42f34:	stmdals	r7, {r1, r9, fp, ip, pc}
   42f38:	stmdbls	r5, {r0, r1, r7, r8, r9, fp, lr}
   42f3c:	eorpl	pc, r0, r2, asr r8	; <UNPREDICTABLE>
   42f40:	stmiapl	r8, {r1, r4, fp, sp, lr}^
   42f44:	ldmdavs	r9!, {r0, r1, r3, r5, r6, fp, ip, sp, lr}
   42f48:	stmdavs	r0, {r0, r2, r3, r5, r8, r9, fp, sp}
   42f4c:	addshi	pc, r0, r0
   42f50:	tstls	r0, fp, lsr #16
   42f54:	ldrbtmi	r4, [r9], #-2434	; 0xfffff67e
   42f58:			; <UNDEFINED> instruction: 0xf8acf002
   42f5c:	strtmi	r6, [r8], -r5, ror #18
   42f60:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
   42f64:	stmib	ip, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   42f68:	strdvs	r6, [r3], fp	; <UNPREDICTABLE>
   42f6c:	cmnvs	r0, r8, lsr #8
   42f70:	blls	17c6ac <_ZdlPv@@Base+0x138ebc>
   42f74:			; <UNDEFINED> instruction: 0xf43f2b00
   42f78:	blls	26ece4 <_ZdlPv@@Base+0x22b4f4>
   42f7c:			; <UNDEFINED> instruction: 0xf47f2b2d
   42f80:	strtmi	sl, [fp], -r6, asr #30
   42f84:	stcls	8, cr4, [r5, #-448]	; 0xfffffe40
   42f88:	ldmdbmi	r6!, {r1, r9, fp, ip, pc}^
   42f8c:	ldmdavs	r2, {r3, r5, fp, ip, lr}
   42f90:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   42f94:			; <UNDEFINED> instruction: 0xf88ef002
   42f98:	movwls	r6, #38947	; 0x9823
   42f9c:	blcs	bccbc <_ZdlPv@@Base+0x794cc>
   42fa0:	stmdavs	r3!, {r0, r2, r3, r4, r7, r8, ip, lr, pc}
   42fa4:	vrshr.s64	d4, d19, #64
   42fa8:	bls	e31fc <_ZdlPv@@Base+0x9fa0c>
   42fac:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   42fb0:	eorvs	r3, r3, r1, lsl #6
   42fb4:	ldr	r6, [r2, r2, ror #1]
   42fb8:	blcs	69bd0 <_ZdlPv@@Base+0x263e0>
   42fbc:			; <UNDEFINED> instruction: 0xf8c4d145
   42fc0:			; <UNDEFINED> instruction: 0xf89a8008
   42fc4:	blcs	ecefcc <_ZdlPv@@Base+0xe8b7dc>
   42fc8:			; <UNDEFINED> instruction: 0xf04fbf0c
   42fcc:			; <UNDEFINED> instruction: 0xf04f093a
   42fd0:	str	r0, [pc, #2367]	; 43917 <_ZdlPv@@Base+0x127>
   42fd4:	ldmib	sp, {r2, r3, r4, r6, r9, sl, lr}^
   42fd8:			; <UNDEFINED> instruction: 0xf8dd5607
   42fdc:	strbmi	sl, [fp], r4, lsr #32
   42fe0:	andhi	pc, ip, sp, asr #17
   42fe4:	blls	17cdb0 <_ZdlPv@@Base+0x1395c0>
   42fe8:	cmple	r3, r0, lsl #22
   42fec:			; <UNDEFINED> instruction: 0xf7cf4628
   42ff0:	ldmvs	fp!, {r3, r7, r8, fp, sp, lr, pc}^
   42ff4:	strtmi	r6, [r8], #-163	; 0xffffff5d
   42ff8:			; <UNDEFINED> instruction: 0xf89a6160
   42ffc:	blcs	ecf004 <_ZdlPv@@Base+0xe8b814>
   43000:	mcrge	4, 6, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   43004:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   43008:	blls	17c614 <_ZdlPv@@Base+0x138e24>
   4300c:	cmple	r0, r0, lsl #22
   43010:			; <UNDEFINED> instruction: 0xf04f4638
   43014:			; <UNDEFINED> instruction: 0xf7cf093f
   43018:	stmdavs	r3!, {r2, r4, r5, r6, r8, fp, sp, lr, pc}
   4301c:	eorvs	r3, r3, r1, lsl #6
   43020:	cmnvs	r0, r8, lsr r4
   43024:	blls	17c5f8 <_ZdlPv@@Base+0x138e08>
   43028:			; <UNDEFINED> instruction: 0xd1aa2b00
   4302c:	blls	17cc2c <_ZdlPv@@Base+0x13943c>
   43030:	cmple	fp, r0, lsl #22
   43034:	andhi	pc, r8, r4, asr #17
   43038:	mulcc	r0, sl, r8
   4303c:	svclt	0x000c2b3a
   43040:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   43044:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
   43048:	cfstr32ls	mvfx14, [r5, #-388]	; 0xfffffe7c
   4304c:	ldmdami	lr!, {r0, r1, r6, r9, sl, lr}
   43050:	stmdbmi	r5, {r1, r9, fp, ip, pc}^
   43054:	ldmdavs	r2, {r3, r5, fp, ip, lr}
   43058:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   4305c:			; <UNDEFINED> instruction: 0xf82af002
   43060:	strls	lr, [r6, -sp, lsr #15]
   43064:	movwcs	lr, #1479	; 0x5c7
   43068:	ldmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   4306c:	strb	r6, [lr, #-355]	; 0xfffffe9d
   43070:	ldmdbmi	lr!, {r0, r1, r3, r9, sl, lr}
   43074:			; <UNDEFINED> instruction: 0xf0024479
   43078:	stmdbvs	r5!, {r0, r2, r3, r4, fp, ip, sp, lr, pc}^
   4307c:	blls	17ce40 <_ZdlPv@@Base+0x139650>
   43080:	teqle	pc, r0, lsl #22
   43084:			; <UNDEFINED> instruction: 0xf04f4638
   43088:			; <UNDEFINED> instruction: 0xf7cf093f
   4308c:	ldrtmi	lr, [r8], #-2362	; 0xfffff6c6
   43090:	ldr	r6, [ip, #-352]!	; 0xfffffea0
   43094:	stmdals	r7, {r1, r9, fp, ip, pc}
   43098:			; <UNDEFINED> instruction: 0xf852492b
   4309c:	stmdals	r5, {r5, ip, sp}
   430a0:	stmdapl	r0, {r1, r4, fp, sp, lr}^
   430a4:	stmdavs	r0, {r1, r4, r5, r8, fp, lr}
   430a8:			; <UNDEFINED> instruction: 0xf0024479
   430ac:	stmdbvs	r5!, {r0, r1, fp, ip, sp, lr, pc}^
   430b0:	blmi	9bcf28 <_ZdlPv@@Base+0x979738>
   430b4:	stmdavs	r1!, {r0, r2, fp, ip, pc}
   430b8:	stmiapl	r0, {r1, r8, sl, fp, ip, pc}^
   430bc:	eorcc	pc, r1, r5, asr r8	; <UNPREDICTABLE>
   430c0:	stmdavs	sl!, {r2, r3, r5, r8, fp, lr}
   430c4:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
   430c8:			; <UNDEFINED> instruction: 0xfff4f001
   430cc:	ldr	r6, [pc, r7, ror #18]
   430d0:	bllt	ae98e8 <_ZdlPv@@Base+0xaa60f8>
   430d4:	strtmi	r6, [r8], -r5, ror #18
   430d8:	ldmdb	r2, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   430dc:	cmnvs	r0, r8, lsr #8
   430e0:	mulcc	r0, sl, r8
   430e4:			; <UNDEFINED> instruction: 0xf47f2b3a
   430e8:			; <UNDEFINED> instruction: 0xe78bae54
   430ec:	strbmi	r9, [r3], -r5, lsl #26
   430f0:	bls	d514c <_ZdlPv@@Base+0x9195c>
   430f4:	stmdapl	r8!, {r5, r8, fp, lr}
   430f8:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
   430fc:			; <UNDEFINED> instruction: 0xf0016800
   43100:			; <UNDEFINED> instruction: 0xe797ffd9
   43104:	stmdals	r5, {r4, r8, fp, lr}
   43108:			; <UNDEFINED> instruction: 0xf8db9a02
   4310c:	stmdapl	r0, {ip, sp}^
   43110:	ldmdavs	r2, {r1, r3, r4, r8, fp, lr}
   43114:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
   43118:			; <UNDEFINED> instruction: 0xffccf001
   4311c:	ldr	r6, [r1, r7, ror #18]!
   43120:			; <UNDEFINED> instruction: 0xf1034909
   43124:	stmdals	r5, {r7, r8, r9, lr}
   43128:	vstrls	d3, [r2, #-4]
   4312c:	ldmdbmi	r4, {r6, fp, ip, lr}
   43130:			; <UNDEFINED> instruction: 0xf855682a
   43134:	ldrbtmi	r3, [r9], #-35	; 0xffffffdd
   43138:			; <UNDEFINED> instruction: 0xf0016800
   4313c:			; <UNDEFINED> instruction: 0xe7c9ffbb
   43140:	andeq	fp, r2, lr, lsl r3
   43144:	andeq	r8, r0, sl, lsl #10
   43148:	andeq	r0, r0, r0, lsr r2
   4314c:	muleq	r0, r4, r3
   43150:	ldrdeq	r8, [r0], -lr
   43154:	andeq	r5, r0, lr, asr #16
   43158:	andeq	r8, r0, lr, lsr #5
   4315c:	andeq	r8, r0, r6, lsl r1
   43160:	andeq	r8, r0, lr, lsr #2
   43164:	andeq	r8, r0, ip, asr #2
   43168:	strdeq	r8, [r0], -ip
   4316c:	andeq	r7, r0, r0, ror #31
   43170:	andeq	r8, r0, ip
   43174:	strheq	r8, [r0], -r6
   43178:	andeq	r8, r0, sl, asr r0
   4317c:	andeq	r8, r0, sl, lsl #1
   43180:	andeq	r7, r0, lr, ror pc
   43184:	mvnsmi	lr, sp, lsr #18
   43188:			; <UNDEFINED> instruction: 0xf8dfb084
   4318c:	svcls	0x000a8044
   43190:	ldrbtmi	r9, [r8], #3339	; 0xd0b
   43194:			; <UNDEFINED> instruction: 0xf8d84c0f
   43198:	ldrbtmi	r6, [ip], #-0
   4319c:	strls	r9, [r3], #-1792	; 0xfffff900
   431a0:	svcls	0x000c9501
   431a4:	ldrdpl	pc, [r4], -r8
   431a8:	stmib	r4, {r1, r8, r9, sl, ip, pc}^
   431ac:			; <UNDEFINED> instruction: 0xf7ff6500
   431b0:	bmi	2c2194 <_ZdlPv@@Base+0x27e9a4>
   431b4:	blmi	29d240 <_ZdlPv@@Base+0x259a50>
   431b8:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}
   431bc:	andne	pc, r0, r8, asr #17
   431c0:	ldmpl	r3, {r0, r5, r6, r7, fp, sp, lr}^
   431c4:	andpl	pc, r8, r8, asr #17
   431c8:	andlt	r6, r4, r9, lsl r0
   431cc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   431d0:	andeq	sl, r2, lr, ror #29
   431d4:	andeq	r4, r3, sl, asr r6
   431d8:	andeq	sl, r2, r8, lsr #22
   431dc:			; <UNDEFINED> instruction: 0x000001b0
   431e0:	addlt	fp, r4, r0, lsl r5
   431e4:	strcs	r2, [r1], #-768	; 0xfffffd00
   431e8:	movwcc	lr, #2509	; 0x9cd
   431ec:			; <UNDEFINED> instruction: 0xf7ff9402
   431f0:	andlt	pc, r4, r9, asr #31
   431f4:	svclt	0x0000bd10
   431f8:	addlt	fp, r5, r0, lsr r5
   431fc:	cfstrsls	mvf2, [r8, #-0]
   43200:	strmi	lr, [r1], #-2509	; 0xfffff633
   43204:			; <UNDEFINED> instruction: 0xf7ff9500
   43208:			; <UNDEFINED> instruction: 0xb005ffbd
   4320c:	svclt	0x0000bd30
   43210:	addlt	fp, r4, r0, ror r5
   43214:	cfcpysls	mvf2, mvf8
   43218:	strls	r9, [r2], #-3337	; 0xfffff2f7
   4321c:	strls	r9, [r3, #-1536]	; 0xfffffa00
   43220:			; <UNDEFINED> instruction: 0xf7ff9401
   43224:			; <UNDEFINED> instruction: 0xb004fbbd
   43228:	svclt	0x0000bd70
   4322c:	addlt	fp, r5, r0, lsr r5
   43230:	stceq	0, cr15, [r0], {79}	; 0x4f
   43234:	cfstr32ls	mvfx2, [r8], {1}
   43238:			; <UNDEFINED> instruction: 0x5c01e9cd
   4323c:			; <UNDEFINED> instruction: 0xf7ff9400
   43240:	andlt	pc, r5, r1, lsr #31
   43244:	svclt	0x0000bd30
   43248:	addlt	fp, r4, r0, ror r5
   4324c:	stcls	6, cr2, [r8], {-0}
   43250:	strls	r9, [r2], -r9, lsl #26
   43254:	strcs	r9, [r1], #-1024	; 0xfffffc00
   43258:	strls	r9, [r1], #-1283	; 0xfffffafd
   4325c:	blx	fe881262 <_ZdlPv@@Base+0xfe83da72>
   43260:	ldcllt	0, cr11, [r0, #-16]!
   43264:			; <UNDEFINED> instruction: 0x4605b538
   43268:	cmplt	fp, r3, asr #16
   4326c:	stmdavs	fp!, {sl, sp}
   43270:	eorseq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   43274:			; <UNDEFINED> instruction: 0xf7ce3401
   43278:	stmdavs	fp!, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}^
   4327c:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
   43280:	tstlt	r8, r8, lsr #16
   43284:	svc	0x00e4f7ce
   43288:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   4328c:	stmib	r0, {r9, sp}^
   43290:	ldrbmi	r2, [r0, -r0, lsl #4]!
   43294:			; <UNDEFINED> instruction: 0x4604b510
   43298:	addcs	r2, r8, r1, lsl r3
   4329c:			; <UNDEFINED> instruction: 0xf7ce6063
   432a0:	andcs	lr, r0, #64, 30	; 0x100
   432a4:	orreq	pc, r8, r0, lsl #2
   432a8:	stmib	r3, {r0, r1, r9, sl, lr}^
   432ac:	movwcc	r2, #33280	; 0x8200
   432b0:			; <UNDEFINED> instruction: 0xd1fa4299
   432b4:	strtmi	r6, [r0], -r0, lsr #32
   432b8:	ldclt	0, cr6, [r0, #-648]	; 0xfffffd78
   432bc:	svcmi	0x00f0e92d
   432c0:	addlt	r4, r3, r1, lsl #13
   432c4:			; <UNDEFINED> instruction: 0x460e4692
   432c8:	subsle	r2, r9, r0, lsl #18
   432cc:			; <UNDEFINED> instruction: 0xf0004630
   432d0:			; <UNDEFINED> instruction: 0xf8d9fbb5
   432d4:	strbmi	r8, [r1], -r4
   432d8:			; <UNDEFINED> instruction: 0xf7ce9001
   432dc:			; <UNDEFINED> instruction: 0xf8d9eef6
   432e0:			; <UNDEFINED> instruction: 0xf8555000
   432e4:	sbceq	fp, sl, r1, lsr r0
   432e8:	strmi	r1, [ip], -pc, lsr #17
   432ec:	svceq	0x0000f1bb
   432f0:	ands	sp, r7, r9, lsl #2
   432f4:	ldrbtcc	pc, [pc], #264	; 432fc <__printf_chk@plt+0x30ecc>	; <UNPREDICTABLE>
   432f8:	eorslt	pc, r4, r5, asr r8	; <UNPREDICTABLE>
   432fc:	stmiane	pc!, {r1, r5, r6, r7}	; <UNPREDICTABLE>
   43300:	svceq	0x0000f1bb
   43304:	ldrtmi	sp, [r1], -lr
   43308:			; <UNDEFINED> instruction: 0xf7cf4658
   4330c:	orrlt	lr, r8, #40, 16	; 0x280000
   43310:	rscle	r2, pc, r0, lsl #24
   43314:			; <UNDEFINED> instruction: 0xf8553c01
   43318:	rsceq	fp, r2, r4, lsr r0
   4331c:			; <UNDEFINED> instruction: 0xf1bb18af
   43320:	mvnsle	r0, r0, lsl #30
   43324:	svceq	0x0000f1ba
   43328:	addshi	pc, ip, r0
   4332c:	ldrdcc	pc, [r8], -r9
   43330:	svceq	0x0083ebb8
   43334:	ldrmi	fp, [r4], -r8, lsl #31
   43338:	ldrtmi	sp, [r0], -r8, lsr #18
   4333c:	svc	0x00e0f7ce
   43340:	andls	r1, r1, #16896	; 0x4200
   43344:			; <UNDEFINED> instruction: 0xf7ce4610
   43348:	bls	bf2a8 <_ZdlPv@@Base+0x7bab8>
   4334c:			; <UNDEFINED> instruction: 0x46834631
   43350:	svc	0x00c4f7ce
   43354:	ldrdne	pc, [r0], -r9
   43358:	ldrdcs	pc, [r8], -r9
   4335c:			; <UNDEFINED> instruction: 0xf8411908
   43360:	andcc	fp, r1, #4
   43364:	andge	pc, r4, r0, asr #17
   43368:	andcs	pc, r8, r9, asr #17
   4336c:	andlt	r4, r3, r8, asr r6
   43370:	svchi	0x00f0e8bd
   43374:			; <UNDEFINED> instruction: 0xf8c74658
   43378:	andlt	sl, r3, r4
   4337c:	svchi	0x00f0e8bd
   43380:	andscs	r4, pc, r9, lsr r9	; <UNPREDICTABLE>
   43384:			; <UNDEFINED> instruction: 0xf7fc4479
   43388:	ldr	pc, [pc, r3, asr #16]
   4338c:			; <UNDEFINED> instruction: 0xf0004640
   43390:			; <UNDEFINED> instruction: 0xf1b0fb73
   43394:	strmi	r5, [r4], -r0, lsl #31
   43398:	andeq	pc, r4, r9, asr #17
   4339c:	sbceq	fp, r0, r4, lsr pc
   433a0:	rscscc	pc, pc, pc, asr #32
   433a4:	cdp	7, 11, cr15, cr12, cr14, {6}
   433a8:	svclt	0x00581e62
   433ac:	strmi	r2, [r7], -r0, lsl #2
   433b0:			; <UNDEFINED> instruction: 0x4603bf58
   433b4:	bcc	b83d4 <_ZdlPv@@Base+0x74be4>
   433b8:	smlabtne	r0, r3, r9, lr
   433bc:			; <UNDEFINED> instruction: 0xf1031c50
   433c0:	mvnsle	r0, r8, lsl #6
   433c4:	andvc	pc, r0, r9, asr #17
   433c8:	svceq	0x0000f1b8
   433cc:	bl	1b7488 <_ZdlPv@@Base+0x173c98>
   433d0:	strtmi	r0, [ip], -r8, asr #17
   433d4:			; <UNDEFINED> instruction: 0xf7cee004
   433d8:	strcc	lr, [r8], #-3678	; 0xfffff1a2
   433dc:	eorle	r4, r2, r0, lsr #11
   433e0:	stmdacs	r0, {r5, fp, sp, lr}
   433e4:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
   433e8:	rscsle	r2, r4, r0, lsl #22
   433ec:	blx	9ff3f6 <_ZdlPv@@Base+0x9bbc06>
   433f0:	ldrdvc	pc, [r4], -r9
   433f4:			; <UNDEFINED> instruction: 0xf7ce4639
   433f8:			; <UNDEFINED> instruction: 0xf8d9ee68
   433fc:			; <UNDEFINED> instruction: 0xf8522000
   43400:	bl	cf4cc <_ZdlPv@@Base+0x8bcdc>
   43404:	teqlt	fp, r1, asr #1
   43408:	vsubne.f64	d27, d9, d1
   4340c:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   43410:	sbceq	lr, r1, r2, lsl #22
   43414:	mvnsle	r2, r0, lsl #22
   43418:	movwcs	lr, #2516	; 0x9d4
   4341c:	strmi	r3, [r0, #1032]!	; 0x408
   43420:	movwcs	lr, #2496	; 0x9c0
   43424:			; <UNDEFINED> instruction: 0xf8d9d1dc
   43428:			; <UNDEFINED> instruction: 0xf8d97000
   4342c:	stmdals	r1, {r2, pc}
   43430:			; <UNDEFINED> instruction: 0xf7ce4641
   43434:			; <UNDEFINED> instruction: 0xf857ee4a
   43438:	sbceq	r3, ip, r1, lsr r0
   4343c:	ldmdblt	r9!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
   43440:	mvnscc	pc, r8, lsl #2
   43444:	eorscc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
   43448:	blcs	43780 <__printf_chk@plt+0x31350>
   4344c:	stfcsd	f5, [r0, #-988]	; 0xfffffc24
   43450:	svcge	0x0073f43f
   43454:			; <UNDEFINED> instruction: 0xf7ce4628
   43458:			; <UNDEFINED> instruction: 0xe76eeefc
   4345c:	ldrb	r3, [r5, r1, lsl #18]
   43460:	strb	r3, [pc, r1, lsl #18]!
   43464:			; <UNDEFINED> instruction: 0xe78146d3
   43468:	andeq	r7, r0, ip, asr #28
   4346c:	mvnsmi	lr, sp, lsr #18
   43470:	strmi	r4, [lr], -r4, lsl #12
   43474:	ldrtmi	fp, [r0], -r1, asr #6
   43478:	blx	ff87f480 <_ZdlPv@@Base+0xff83bc90>
   4347c:	ldrdhi	pc, [r4], -r4
   43480:			; <UNDEFINED> instruction: 0xf7ce4641
   43484:	stmdavs	r5!, {r1, r5, r9, sl, fp, sp, lr, pc}
   43488:	eorseq	pc, r1, r5, asr r8	; <UNPREDICTABLE>
   4348c:	strbeq	lr, [r1, r5, lsl #22]
   43490:	ldmdblt	r8!, {r2, r3, r9, sl, lr}
   43494:			; <UNDEFINED> instruction: 0xf108e013
   43498:			; <UNDEFINED> instruction: 0xf85534ff
   4349c:	bl	183574 <_ZdlPv@@Base+0x13fd84>
   434a0:	smulbtlt	r0, r4, r7
   434a4:			; <UNDEFINED> instruction: 0xf7ce4631
   434a8:	cmplt	r0, sl, asr pc
   434ac:	rscsle	r2, r2, r0, lsl #24
   434b0:			; <UNDEFINED> instruction: 0xf8553c01
   434b4:	bl	18358c <_ZdlPv@@Base+0x13fd9c>
   434b8:	stmdacs	r0, {r2, r6, r7, r8, r9, sl}
   434bc:	pop	{r1, r4, r5, r6, r7, r8, ip, lr, pc}
   434c0:	ldmdavs	r8!, {r4, r5, r6, r7, r8, pc}^
   434c4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   434c8:	andscs	r4, pc, r2, lsl #18
   434cc:			; <UNDEFINED> instruction: 0xf7fb4479
   434d0:	bfc	pc, (invalid: 31:16)	; <UNPREDICTABLE>
   434d4:	andeq	r7, r0, r4, lsl #26
   434d8:	ldrbmi	lr, [r0, sp, lsr #18]!
   434dc:	stmdavs	pc, {r0, r3, r7, r9, sl, lr}	; <UNPREDICTABLE>
   434e0:	cmnlt	r7, #4, 12	; 0x400000
   434e4:			; <UNDEFINED> instruction: 0xf0004638
   434e8:			; <UNDEFINED> instruction: 0xf8d4faa9
   434ec:	strbmi	r8, [r1], -r4
   434f0:	stcl	7, cr15, [sl, #824]!	; 0x338
   434f4:			; <UNDEFINED> instruction: 0xf8566826
   434f8:	bl	1d75c4 <_ZdlPv@@Base+0x193dd4>
   434fc:	strmi	r0, [ip], -r1, asr #21
   43500:	ands	fp, r4, sp, lsr r9
   43504:	ldrbtcc	pc, [pc], #264	; 4350c <__printf_chk@plt+0x310dc>	; <UNPREDICTABLE>
   43508:	eorspl	pc, r4, r6, asr r8	; <UNPREDICTABLE>
   4350c:	beq	ff17e12c <_ZdlPv@@Base+0xff13a93c>
   43510:	ldrtmi	fp, [r9], -sp, ror #2
   43514:			; <UNDEFINED> instruction: 0xf7ce4628
   43518:	cmplt	r8, r2, lsr #30
   4351c:	rscsle	r2, r1, r0, lsl #24
   43520:			; <UNDEFINED> instruction: 0xf8563c01
   43524:	bl	1d75fc <_ZdlPv@@Base+0x193e0c>
   43528:	vstrcs	s0, [r0, #-784]	; 0xfffffcf0
   4352c:			; <UNDEFINED> instruction: 0x4628d1f1
   43530:			; <UNDEFINED> instruction: 0x87f0e8bd
   43534:	andpl	pc, r0, r9, asr #17
   43538:	ldrdpl	pc, [r4], -sl
   4353c:	pop	{r3, r5, r9, sl, lr}
   43540:	stmdbmi	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
   43544:	ldrbtmi	r2, [r9], #-31	; 0xffffffe1
   43548:			; <UNDEFINED> instruction: 0xff62f7fb
   4354c:	svclt	0x0000e7ca
   43550:	andeq	r7, r0, sl, lsl #25
   43554:	stmib	r0, {r9, sp}^
   43558:	ldrbmi	r1, [r0, -r0, lsl #4]!
   4355c:			; <UNDEFINED> instruction: 0x4606b4f0
   43560:	ldmdavs	r3!, {fp, sp, lr}^
   43564:			; <UNDEFINED> instruction: 0x0700e9d0
   43568:	svclt	0x003842bb
   4356c:	strbeq	lr, [r3, #2816]	; 0xb00
   43570:	ands	sp, r0, r5, lsl #6
   43574:			; <UNDEFINED> instruction: 0xf105429f
   43578:	rsbsvs	r0, r3, r8, lsl #10
   4357c:			; <UNDEFINED> instruction: 0xf850d00b
   43580:	movwcc	r4, #4147	; 0x1033
   43584:	rscsle	r2, r5, r0, lsl #24
   43588:	andcs	r6, r1, sp, ror #16
   4358c:	andsvs	r6, r5, ip
   43590:	ldcllt	0, cr6, [r0], #460	; 0x1cc
   43594:	andcs	r4, r0, r0, ror r7
   43598:			; <UNDEFINED> instruction: 0x4770bcf0
   4359c:			; <UNDEFINED> instruction: 0x4607b5f8
   435a0:	cdpmi	12, 0, cr4, cr11, cr10, {0}
   435a4:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
   435a8:	ldrbvs	pc, [r8, #-1284]	; 0xfffffafc	; <UNPREDICTABLE>
   435ac:			; <UNDEFINED> instruction: 0xf7ce2004
   435b0:	stmdavs	r3!, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
   435b4:	blne	28170c <_ZdlPv@@Base+0x23df1c>
   435b8:	ldrtmi	r4, [r0], -r2, lsl #12
   435bc:			; <UNDEFINED> instruction: 0xf7ff6013
   435c0:	adcmi	pc, ip, #2000	; 0x7d0
   435c4:			; <UNDEFINED> instruction: 0x4638d1f2
   435c8:	svclt	0x0000bdf8
   435cc:	andeq	sl, r2, r8, ror #21
   435d0:	andeq	r4, r3, r6, ror r2
   435d4:	stmdami	r4, {r0, r9, sl, lr}
   435d8:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
   435dc:			; <UNDEFINED> instruction: 0xff46f7ff
   435e0:	stmdavs	r0, {r8, ip, sp, pc}
   435e4:	svclt	0x0000bd08
   435e8:	andeq	r4, r3, r2, asr #4
   435ec:	mcrne	5, 0, fp, cr2, cr0, {7}
   435f0:			; <UNDEFINED> instruction: 0xf04f4c39
   435f4:	ldrbtmi	r0, [ip], #-768	; 0xfffffd00
   435f8:	blle	10e0b8c <_ZdlPv@@Base+0x109d39c>
   435fc:	strbmi	pc, [sp, ip, asr #12]	; <UNPREDICTABLE>
   43600:	andseq	pc, r5, r4, lsl #2
   43604:	strbmi	pc, [ip, ip, asr #13]	; <UNPREDICTABLE>
   43608:	stceq	0, cr15, [sl], {79}	; 0x4f
   4360c:	cdpeq	0, 2, cr15, cr14, cr15, {2}
   43610:	strpl	pc, [r2], #-2983	; 0xfffff459
   43614:	addsmi	r3, r9, #67108864	; 0x4000000
   43618:	ldrbtcc	pc, [pc], r0, lsl #2	; <UNPREDICTABLE>
   4361c:			; <UNDEFINED> instruction: 0xf800bf08
   43620:	b	143e630 <_ZdlPv@@Base+0x13fae40>
   43624:	blx	34497e <_ZdlPv@@Base+0x30118e>
   43628:			; <UNDEFINED> instruction: 0x46222514
   4362c:	ldreq	pc, [r0, #-261]!	; 0xfffffefb
   43630:	stcpl	8, cr15, [r1], {-0}
   43634:	stmdacc	r2, {r2, r3, r8, r9, sl, fp, ip, sp, pc}
   43638:	addsmi	r4, r9, #48, 12	; 0x3000000
   4363c:	stccs	15, cr11, [r0], {216}	; 0xd8
   43640:	stmdbcs	r0, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   43644:	blmi	9baa88 <_ZdlPv@@Base+0x977298>
   43648:	cfldrsvc	mvf4, [sl, #-492]	; 0xfffffe14
   4364c:	teqle	pc, r0, lsr sl	; <UNPREDICTABLE>
   43650:			; <UNDEFINED> instruction: 0x46193314
   43654:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
   43658:	rscsle	r2, sl, r0, lsr sl
   4365c:	svclt	0x001c2a2e
   43660:	andvc	r2, fp, r0, lsl #6
   43664:	ldcllt	0, cr13, [r0]
   43668:	addsmi	r1, r8, #1200	; 0x4b0
   4366c:	eorscs	fp, r0, #5, 30
   43670:	movwcs	r2, #768	; 0x300
   43674:	stccs	8, cr15, [r1], {1}
   43678:	andvc	fp, fp, ip, lsl #30
   4367c:	stccc	8, cr15, [r1], {1}
   43680:	vmla.f32	<illegal reg q13.5>, q11, q8
   43684:	ldrcc	r6, [r5], #-1895	; 0xfffff899
   43688:	strbvs	pc, [r6, -r6, asr #5]!	; <UNPREDICTABLE>
   4368c:	stceq	0, cr15, [sl], {79}	; 0x4f
   43690:	cdpeq	0, 2, cr15, cr14, cr15, {2}
   43694:	streq	pc, [r2, #-2951]	; 0xfffff479
   43698:	movwcc	r1, #6096	; 0x17d0
   4369c:	addmi	r1, fp, #1632	; 0x660
   436a0:			; <UNDEFINED> instruction: 0xf804bf08
   436a4:	bl	ff07e6b4 <_ZdlPv@@Base+0xff03aec4>
   436a8:	blx	343946 <_ZdlPv@@Base+0x300156>
   436ac:			; <UNDEFINED> instruction: 0x46022510
   436b0:	ldreq	pc, [r0, #-453]!	; 0xfffffe3b
   436b4:	stcpl	8, cr15, [r1], {4}
   436b8:	stccc	15, cr11, [r2], {12}
   436bc:	addmi	r4, fp, #52, 12	; 0x3400000
   436c0:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   436c4:			; <UNDEFINED> instruction: 0x232dd1e6
   436c8:			; <UNDEFINED> instruction: 0xf8041e60
   436cc:	ldr	r3, [r8, r1, lsl #24]!
   436d0:	tsteq	r5, r3, lsl #2	; <UNPREDICTABLE>
   436d4:	svclt	0x0000e7c2
   436d8:	andeq	r4, r3, r6, lsr r2
   436dc:	andeq	r4, r3, r4, ror #3
   436e0:	ldrbtlt	r1, [r0], #-3587	; 0xfffff1fd
   436e4:			; <UNDEFINED> instruction: 0x4c19da1c
   436e8:	strbvs	pc, [r7, #-582]!	; 0xfffffdba	; <UNPREDICTABLE>
   436ec:	strbvs	pc, [r6, #-710]!	; 0xfffffd3a	; <UNPREDICTABLE>
   436f0:	ldrbtmi	r2, [ip], #-1546	; 0xfffff9f6
   436f4:	blx	fe19074e <_ZdlPv@@Base+0xfe14cf5e>
   436f8:	ldrbne	r2, [sl, r3, lsl #2]
   436fc:	bl	ff0d4f84 <_ZdlPv@@Base+0xff091794>
   43700:	blx	1c418e <_ZdlPv@@Base+0x18099e>
   43704:			; <UNDEFINED> instruction: 0x46133112
   43708:	eorseq	pc, r0, #1073741872	; 0x40000030
   4370c:	stccs	8, cr15, [r1, #-16]
   43710:	mvnsle	r2, r0, lsl #22
   43714:			; <UNDEFINED> instruction: 0x232d3802
   43718:	stccc	8, cr15, [r1], {4}
   4371c:			; <UNDEFINED> instruction: 0x4770bc70
   43720:			; <UNDEFINED> instruction: 0xf64c480b
   43724:			; <UNDEFINED> instruction: 0xf6cc44cd
   43728:	strcs	r4, [sl, #-1228]	; 0xfffffb34
   4372c:	andscc	r4, r4, r8, ror r4
   43730:	andne	pc, r3, #164, 22	; 0x29000
   43734:	blx	185a86 <_ZdlPv@@Base+0x142296>
   43738:			; <UNDEFINED> instruction: 0x46133112
   4373c:	eorseq	pc, r0, #1073741824	; 0x40000000
   43740:	stccs	8, cr15, [r1, #-0]
   43744:	mvnsle	r2, r0, lsl #22
   43748:			; <UNDEFINED> instruction: 0x4770bc70
   4374c:	andeq	r4, r3, r2, asr r1
   43750:	andeq	r4, r3, r8, lsl r1
   43754:	ldrbtlt	r4, [r0], #-2316	; 0xfffff6f4
   43758:			; <UNDEFINED> instruction: 0xf64c4479
   4375c:	smlawtcc	ip, sp, r5, r4
   43760:	strbmi	pc, [ip, #1740]	; 0x6cc	; <UNPREDICTABLE>
   43764:	blx	fe98cf96 <_ZdlPv@@Base+0xfe9497a6>
   43768:	strmi	r2, [r4], -r0, lsl #6
   4376c:	b	140e798 <_ZdlPv@@Base+0x13cafa8>
   43770:	blx	1c46c6 <_ZdlPv@@Base+0x180ed6>
   43774:			; <UNDEFINED> instruction: 0x46180213
   43778:	teqeq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
   4377c:	stccc	8, cr15, [r1, #-4]
   43780:			; <UNDEFINED> instruction: 0x4608d8f1
   43784:			; <UNDEFINED> instruction: 0x4770bc70
   43788:	andeq	r4, r3, ip, ror #1
   4378c:	addlt	fp, r3, r0, lsl #10
   43790:			; <UNDEFINED> instruction: 0xf7ce9001
   43794:	stmdbls	r1, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   43798:	andcs	r4, r2, r2, lsl #12
   4379c:			; <UNDEFINED> instruction: 0xf85db003
   437a0:			; <UNDEFINED> instruction: 0xf7ceeb04
   437a4:	svclt	0x0000bdc1

000437a8 <_Znwj@@Base>:
   437a8:	cmp	r0, #1
   437aa:	push	{r3, lr}
   437ac:	it	cc
   437ae:	movcc	r0, #1
   437b0:	blx	122f4 <malloc@plt>
   437b4:	ldr	r3, [pc, #40]	; (437e0 <_Znwj@@Base+0x38>)
   437b6:	add	r3, pc
   437b8:	cbz	r0, 437bc <_Znwj@@Base+0x14>
   437ba:	pop	{r3, pc}
   437bc:	ldr	r2, [pc, #36]	; (437e4 <_Znwj@@Base+0x3c>)
   437be:	ldr	r3, [r3, r2]
   437c0:	ldr	r0, [r3, #0]
   437c2:	cbz	r0, 437d0 <_Znwj@@Base+0x28>
   437c4:	bl	4378c <__printf_chk@plt+0x3135c>
   437c8:	ldr	r0, [pc, #28]	; (437e8 <_Znwj@@Base+0x40>)
   437ca:	add	r0, pc
   437cc:	bl	4378c <__printf_chk@plt+0x3135c>
   437d0:	ldr	r0, [pc, #24]	; (437ec <_Znwj@@Base+0x44>)
   437d2:	add	r0, pc
   437d4:	bl	4378c <__printf_chk@plt+0x3135c>
   437d8:	mov.w	r0, #4294967295	; 0xffffffff
   437dc:	blx	12350 <_exit@plt>
   437e0:	add	r5, pc, #168	; (adr r5, 4388c <_ZdlPv@@Base+0x9c>)
   437e2:	movs	r2, r0
   437e4:	lsls	r4, r3, #7
   437e6:	movs	r0, r0
   437e8:	ldr	r5, [pc, #776]	; (43af4 <_ZdlPv@@Base+0x304>)
   437ea:	movs	r0, r0
   437ec:	ldrh	r2, [r7, #38]	; 0x26
	...

000437f0 <_ZdlPv@@Base>:
   437f0:	cbz	r0, 437f6 <_ZdlPv@@Base+0x6>
   437f2:	b.w	12090 <free@plt>
   437f6:	bx	lr
   437f8:	cbz	r0, 437fe <_ZdlPv@@Base+0xe>
   437fa:	b.w	12090 <free@plt>
   437fe:	bx	lr
   43800:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   43804:	movs	r5, #24
   43806:	ldr	r4, [pc, #120]	; (43880 <_ZdlPv@@Base+0x90>)
   43808:	mov	r7, r0
   4380a:	vpush	{d8}
   4380e:	mov	r6, r3
   43810:	add	r4, pc
   43812:	mov.w	r9, #48	; 0x30
   43816:	mov.w	r8, #0
   4381a:	vldr	d8, [pc, #92]	; 43878 <_ZdlPv@@Base+0x88>
   4381e:	mla	r5, r5, r1, r4
   43822:	mov	r4, r2
   43824:	movs	r0, #3
   43826:	adds	r5, #24
   43828:	blx	12120 <_Znaj@plt+0x4>
   4382c:	vmov	s13, r6
   43830:	vmov	s15, r4
   43834:	add.w	r2, r9, #1
   43838:	vcvt.f64.s32	d5, s13
   4383c:	add.w	r3, r4, r4, lsr #31
   43840:	mov	r4, r6
   43842:	asrs	r6, r3, #1
   43844:	vcvt.f64.s32	d7, s15
   43848:	vdiv.f64	d6, d7, d8
   4384c:	vdiv.f64	d7, d5, d8
   43850:	strb.w	r9, [r0, #1]
   43854:	uxtb.w	r9, r2
   43858:	str.w	r0, [r5, #-24]
   4385c:	cmp.w	r9, #56	; 0x38
   43860:	strb	r7, [r0, #0]
   43862:	strb.w	r8, [r0, #2]
   43866:	vstr	d6, [r5, #-16]
   4386a:	vstr	d7, [r5, #-8]
   4386e:	bne.n	43824 <_ZdlPv@@Base+0x34>
   43870:	vpop	{d8}
   43874:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   43878:	str	r6, [r4, #100]	; 0x64
   4387a:	str	r6, [r4, #100]	; 0x64
   4387c:	str	r6, [r4, #100]	; 0x64
   4387e:	ands	r1, r7
   43880:	eors	r4, r7
   43882:	movs	r3, r0
   43884:	push	{r4, r5, lr}
   43886:	mov	r5, r1
   43888:	vpush	{d8-d9}
   4388c:	vmov.f64	d9, d0
   43890:	sub	sp, #12
   43892:	str	r0, [sp, #4]
   43894:	vmov.f64	d8, d1
   43898:	blx	12300 <strlen@plt>
   4389c:	adds	r0, #1
   4389e:	blx	12120 <_Znaj@plt+0x4>
   438a2:	ldr	r1, [sp, #4]
   438a4:	mov	r4, r0
   438a6:	blx	12190 <strcpy@plt>
   438aa:	movs	r3, #24
   438ac:	ldr	r2, [pc, #24]	; (438c8 <_ZdlPv@@Base+0xd8>)
   438ae:	mul.w	r1, r3, r5
   438b2:	add	r2, pc
   438b4:	adds	r3, r2, r1
   438b6:	str	r4, [r2, r1]
   438b8:	vstr	d9, [r3, #8]
   438bc:	vstr	d8, [r3, #16]
   438c0:	add	sp, #12
   438c2:	vpop	{d8-d9}
   438c6:	pop	{r4, r5, pc}
   438c8:	subs	r7, #218	; 0xda
   438ca:	movs	r3, r0
   438cc:	push	{r3, r4, r5, lr}
   438ce:	movw	r2, #1189	; 0x4a5
   438d2:	vpush	{d8-d11}
   438d6:	movw	r3, #841	; 0x349
   438da:	ldr	r4, [pc, #276]	; (439f0 <_ZdlPv@@Base+0x200>)
   438dc:	movs	r1, #0
   438de:	movs	r0, #97	; 0x61
   438e0:	movs	r5, #1
   438e2:	vmov.f64	d8, #33	; 0x41080000  8.5
   438e6:	add	r4, pc
   438e8:	str.w	r5, [r4, #984]	; 0x3d8
   438ec:	bl	43800 <_ZdlPv@@Base+0x10>
   438f0:	mov.w	r3, #1000	; 0x3e8
   438f4:	movw	r2, #1414	; 0x586
   438f8:	movs	r1, #8
   438fa:	movs	r0, #98	; 0x62
   438fc:	bl	43800 <_ZdlPv@@Base+0x10>
   43900:	movw	r3, #917	; 0x395
   43904:	movw	r2, #1297	; 0x511
   43908:	movs	r1, #16
   4390a:	movs	r0, #99	; 0x63
   4390c:	bl	43800 <_ZdlPv@@Base+0x10>
   43910:	movw	r3, #771	; 0x303
   43914:	movw	r2, #1090	; 0x442
   43918:	movs	r1, #24
   4391a:	vmov.f64	d9, #38	; 0x41300000  11.0
   4391e:	movs	r0, #100	; 0x64
   43920:	bl	43800 <_ZdlPv@@Base+0x10>
   43924:	ldr	r0, [pc, #204]	; (439f4 <_ZdlPv@@Base+0x204>)
   43926:	movs	r1, #32
   43928:	add	r0, pc
   4392a:	vmov.f64	d11, #49	; 0x41880000  17.0
   4392e:	vmov.f64	d1, d8
   43932:	vmov.f64	d0, d9
   43936:	bl	43884 <_ZdlPv@@Base+0x94>
   4393a:	ldr	r0, [pc, #188]	; (439f8 <_ZdlPv@@Base+0x208>)
   4393c:	movs	r1, #33	; 0x21
   4393e:	add	r0, pc
   43940:	vmov.f64	d1, d8
   43944:	vmov.f64	d0, #44	; 0x41600000  14.0
   43948:	bl	43884 <_ZdlPv@@Base+0x94>
   4394c:	ldr	r0, [pc, #172]	; (439fc <_ZdlPv@@Base+0x20c>)
   4394e:	movs	r1, #34	; 0x22
   43950:	add	r0, pc
   43952:	vmov.f64	d10, #30	; 0x40f00000  7.5
   43956:	vmov.f64	d1, d9
   4395a:	vmov.f64	d0, d11
   4395e:	bl	43884 <_ZdlPv@@Base+0x94>
   43962:	ldr	r0, [pc, #156]	; (43a00 <_ZdlPv@@Base+0x210>)
   43964:	movs	r1, #35	; 0x23
   43966:	add	r0, pc
   43968:	vmov.f64	d1, d11
   4396c:	vmov.f64	d0, d9
   43970:	bl	43884 <_ZdlPv@@Base+0x94>
   43974:	ldr	r0, [pc, #140]	; (43a04 <_ZdlPv@@Base+0x214>)
   43976:	movs	r1, #36	; 0x24
   43978:	add	r0, pc
   4397a:	vmov.f64	d0, d8
   4397e:	vmov.f64	d1, #22	; 0x40b00000  5.5
   43982:	bl	43884 <_ZdlPv@@Base+0x94>
   43986:	ldr	r0, [pc, #128]	; (43a08 <_ZdlPv@@Base+0x218>)
   43988:	movs	r1, #37	; 0x25
   4398a:	add	r0, pc
   4398c:	vmov.f64	d1, d10
   43990:	vmov.f64	d0, #36	; 0x41200000  10.0
   43994:	bl	43884 <_ZdlPv@@Base+0x94>
   43998:	ldr	r0, [pc, #112]	; (43a0c <_ZdlPv@@Base+0x21c>)
   4399a:	vldr	d1, [pc, #60]	; 439d8 <_ZdlPv@@Base+0x1e8>
   4399e:	movs	r1, #38	; 0x26
   439a0:	add	r0, pc
   439a2:	vmov.f64	d0, #35	; 0x41180000  9.5
   439a6:	bl	43884 <_ZdlPv@@Base+0x94>
   439aa:	ldr	r0, [pc, #100]	; (43a10 <_ZdlPv@@Base+0x220>)
   439ac:	movs	r1, #39	; 0x27
   439ae:	add	r0, pc
   439b0:	vmov.f64	d0, d10
   439b4:	vmov.f64	d1, #15	; 0x40780000  3.875
   439b8:	bl	43884 <_ZdlPv@@Base+0x94>
   439bc:	vpop	{d8-d11}
   439c0:	movs	r1, #40	; 0x28
   439c2:	ldr	r0, [pc, #80]	; (43a14 <_ZdlPv@@Base+0x224>)
   439c4:	vldr	d1, [pc, #24]	; 439e0 <_ZdlPv@@Base+0x1f0>
   439c8:	add	r0, pc
   439ca:	ldmia.w	sp!, {r3, r4, r5, lr}
   439ce:	vldr	d0, [pc, #24]	; 439e8 <_ZdlPv@@Base+0x1f8>
   439d2:	b.n	43884 <_ZdlPv@@Base+0x94>
   439d4:	nop.w
   439d8:	movs	r0, r0
   439da:	movs	r0, r0
   439dc:	strh	r0, [r0, #0]
   439de:	ands	r0, r2
   439e0:	cmp	r2, #85	; 0x55
   439e2:	ldr	r2, [pc, #596]	; (43c38 <_ZdlPv@@Base+0x448>)
   439e4:	strh	r5, [r4, r2]
   439e6:	ands	r1, r2
   439e8:	cmp	r2, #85	; 0x55
   439ea:	ldr	r2, [pc, #596]	; (43c40 <_ZdlPv@@Base+0x450>)
   439ec:	strh	r5, [r4, r2]
   439ee:	ands	r1, r4
   439f0:	subs	r7, #166	; 0xa6
   439f2:	movs	r3, r0
   439f4:	ldrh	r4, [r6, #28]
   439f6:	movs	r0, r0
   439f8:	ldrh	r6, [r4, #28]
   439fa:	movs	r0, r0
   439fc:	ldrh	r4, [r3, #28]
   439fe:	movs	r0, r0
   43a00:	ldrh	r6, [r1, #28]
   43a02:	movs	r0, r0
   43a04:	ldrh	r4, [r0, #28]
   43a06:	movs	r0, r0
   43a08:	ldrh	r6, [r7, #26]
   43a0a:	movs	r0, r0
   43a0c:	ldrh	r4, [r6, #26]
   43a0e:	movs	r0, r0
   43a10:	ldrh	r6, [r5, #26]
   43a12:	movs	r0, r0
   43a14:	cmp	r5, #52	; 0x34
   43a16:	movs	r0, r0
   43a18:	ldr	r3, [pc, #28]	; (43a38 <_ZdlPv@@Base+0x248>)
   43a1a:	add	r3, pc
   43a1c:	ldr.w	r3, [r3, #984]	; 0x3d8
   43a20:	cbz	r3, 43a24 <_ZdlPv@@Base+0x234>
   43a22:	bx	lr
   43a24:	push	{lr}
   43a26:	sub	sp, #12
   43a28:	str	r0, [sp, #4]
   43a2a:	bl	438cc <_ZdlPv@@Base+0xdc>
   43a2e:	ldr	r0, [sp, #4]
   43a30:	add	sp, #12
   43a32:	ldr.w	pc, [sp], #4
   43a36:	nop
   43a38:	subs	r6, #114	; 0x72
   43a3a:	movs	r3, r0
   43a3c:	push	{r4, lr}
   43a3e:	mov	r4, r0
   43a40:	cbz	r0, 43a66 <_ZdlPv@@Base+0x276>
   43a42:	ldrb	r0, [r4, #0]
   43a44:	mov	r2, r4
   43a46:	cbnz	r0, 43a5c <_ZdlPv@@Base+0x26c>
   43a48:	b.n	43a64 <_ZdlPv@@Base+0x274>
   43a4a:	add.w	r0, r3, r0, lsl #4
   43a4e:	ands.w	r1, r0, #4026531840	; 0xf0000000
   43a52:	bic.w	r3, r0, #4026531840	; 0xf0000000
   43a56:	it	ne
   43a58:	eorne.w	r0, r3, r1, lsr #24
   43a5c:	ldrb.w	r3, [r2, #1]!
   43a60:	cmp	r3, #0
   43a62:	bne.n	43a4a <_ZdlPv@@Base+0x25a>
   43a64:	pop	{r4, pc}
   43a66:	ldr	r1, [pc, #12]	; (43a74 <_ZdlPv@@Base+0x284>)
   43a68:	movs	r0, #27
   43a6a:	add	r1, pc
   43a6c:	bl	3f410 <__printf_chk@plt+0x2cfe0>
   43a70:	b.n	43a42 <_ZdlPv@@Base+0x252>
   43a72:	nop
   43a74:	ldrh	r2, [r7, #20]
   43a76:	movs	r0, r0
   43a78:	push	{r3, r4, r5, r6, r7, lr}
   43a7a:	cmp	r0, #100	; 0x64
   43a7c:	ldr	r6, [pc, #52]	; (43ab4 <_ZdlPv@@Base+0x2c4>)
   43a7e:	add	r6, pc
   43a80:	bls.n	43aae <_ZdlPv@@Base+0x2be>
   43a82:	ldr	r4, [pc, #52]	; (43ab8 <_ZdlPv@@Base+0x2c8>)
   43a84:	mov	r5, r0
   43a86:	ldr	r7, [pc, #52]	; (43abc <_ZdlPv@@Base+0x2cc>)
   43a88:	movw	r0, #503	; 0x1f7
   43a8c:	add	r4, pc
   43a8e:	add	r7, pc
   43a90:	adds	r4, #8
   43a92:	b.n	43aa8 <_ZdlPv@@Base+0x2b8>
   43a94:	cbnz	r0, 43aa4 <_ZdlPv@@Base+0x2b4>
   43a96:	ldr	r3, [pc, #40]	; (43ac0 <_ZdlPv@@Base+0x2d0>)
   43a98:	mov	r0, r7
   43a9a:	ldr	r3, [r6, r3]
   43a9c:	mov	r2, r3
   43a9e:	mov	r1, r3
   43aa0:	bl	25dbc <__printf_chk@plt+0x1398c>
   43aa4:	ldr.w	r0, [r4], #4
   43aa8:	cmp	r5, r0
   43aaa:	bcs.n	43a94 <_ZdlPv@@Base+0x2a4>
   43aac:	pop	{r3, r4, r5, r6, r7, pc}
   43aae:	movs	r0, #101	; 0x65
   43ab0:	pop	{r3, r4, r5, r6, r7, pc}
   43ab2:	nop
   43ab4:	add	r2, pc, #392	; (adr r2, 43c40 <_ZdlPv@@Base+0x450>)
   43ab6:	movs	r2, r0
   43ab8:	ldrh	r0, [r2, #22]
   43aba:	movs	r0, r0
   43abc:	ldrh	r2, [r7, #20]
   43abe:	movs	r0, r0
   43ac0:	lsls	r0, r1, #9
   43ac2:	movs	r0, r0
   43ac4:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43ac8:	mov	r8, r0
   43aca:	ldr.w	r9, [sp, #40]	; 0x28
   43ace:	mov	r5, r1
   43ad0:	mov	r7, r2
   43ad2:	mov	r4, r3
   43ad4:	cmp	r3, #0
   43ad6:	bne.n	43b68 <_ZdlPv@@Base+0x378>
   43ad8:	cbz	r5, 43af2 <_ZdlPv@@Base+0x302>
   43ada:	mov	r0, r5
   43adc:	blx	123f4 <getenv@plt>
   43ae0:	mov	r6, r0
   43ae2:	cbz	r0, 43af2 <_ZdlPv@@Base+0x302>
   43ae4:	ldrb	r3, [r0, #0]
   43ae6:	movs	r5, #1
   43ae8:	cbz	r3, 43af6 <_ZdlPv@@Base+0x306>
   43aea:	blx	12300 <strlen@plt>
   43aee:	adds	r5, r0, #2
   43af0:	b.n	43af6 <_ZdlPv@@Base+0x306>
   43af2:	movs	r5, #1
   43af4:	movs	r6, #0
   43af6:	cmp.w	r9, #0
   43afa:	mov	sl, r4
   43afc:	ite	ne
   43afe:	movne.w	fp, #2
   43b02:	moveq.w	fp, #0
   43b06:	cbz	r4, 43b0e <_ZdlPv@@Base+0x31e>
   43b08:	ldrb	r0, [r4, #0]
   43b0a:	mov	sl, r0
   43b0c:	cbnz	r0, 43b5c <_ZdlPv@@Base+0x36c>
   43b0e:	add	r5, fp
   43b10:	mov	r0, r7
   43b12:	cbz	r7, 43b18 <_ZdlPv@@Base+0x328>
   43b14:	ldrb	r0, [r7, #0]
   43b16:	cbnz	r0, 43b54 <_ZdlPv@@Base+0x364>
   43b18:	add	r5, sl
   43b1a:	add	r0, r5
   43b1c:	blx	12120 <_Znaj@plt+0x4>
   43b20:	movs	r3, #0
   43b22:	mov	r5, r0
   43b24:	str.w	r0, [r8]
   43b28:	strb	r3, [r0, #0]
   43b2a:	cbz	r6, 43b30 <_ZdlPv@@Base+0x340>
   43b2c:	ldrb	r3, [r6, #0]
   43b2e:	cbnz	r3, 43b8a <_ZdlPv@@Base+0x39a>
   43b30:	cmp.w	r9, #0
   43b34:	bne.n	43b74 <_ZdlPv@@Base+0x384>
   43b36:	cbz	r4, 43b3c <_ZdlPv@@Base+0x34c>
   43b38:	ldrb	r3, [r4, #0]
   43b3a:	cbnz	r3, 43baa <_ZdlPv@@Base+0x3ba>
   43b3c:	cbz	r7, 43b42 <_ZdlPv@@Base+0x352>
   43b3e:	ldrb	r3, [r7, #0]
   43b40:	cbnz	r3, 43ba0 <_ZdlPv@@Base+0x3b0>
   43b42:	mov	r0, r5
   43b44:	blx	12300 <strlen@plt>
   43b48:	mov	r3, r0
   43b4a:	mov	r0, r8
   43b4c:	str.w	r3, [r8, #4]
   43b50:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43b54:	mov	r0, r7
   43b56:	blx	12300 <strlen@plt>
   43b5a:	b.n	43b18 <_ZdlPv@@Base+0x328>
   43b5c:	mov	r0, r4
   43b5e:	blx	12300 <strlen@plt>
   43b62:	add.w	sl, r0, #1
   43b66:	b.n	43b0e <_ZdlPv@@Base+0x31e>
   43b68:	ldr	r0, [pc, #88]	; (43bc4 <_ZdlPv@@Base+0x3d4>)
   43b6a:	add	r0, pc
   43b6c:	blx	123f4 <getenv@plt>
   43b70:	mov	r4, r0
   43b72:	b.n	43ad8 <_ZdlPv@@Base+0x2e8>
   43b74:	mov	r0, r5
   43b76:	blx	12300 <strlen@plt>
   43b7a:	ldr	r3, [pc, #76]	; (43bc8 <_ZdlPv@@Base+0x3d8>)
   43b7c:	movs	r2, #46	; 0x2e
   43b7e:	add	r3, pc
   43b80:	ldrh	r3, [r3, #0]
   43b82:	strb	r2, [r5, r0]
   43b84:	adds	r0, #1
   43b86:	strh	r3, [r5, r0]
   43b88:	b.n	43b36 <_ZdlPv@@Base+0x346>
   43b8a:	mov	r1, r6
   43b8c:	blx	120ec <stpcpy@plt>
   43b90:	ldr	r3, [pc, #56]	; (43bcc <_ZdlPv@@Base+0x3dc>)
   43b92:	add	r3, pc
   43b94:	ldrh	r3, [r3, #0]
   43b96:	strh	r3, [r0, #0]
   43b98:	cmp.w	r9, #0
   43b9c:	beq.n	43b36 <_ZdlPv@@Base+0x346>
   43b9e:	b.n	43b74 <_ZdlPv@@Base+0x384>
   43ba0:	mov	r1, r7
   43ba2:	mov	r0, r5
   43ba4:	blx	121a8 <strcat@plt>
   43ba8:	b.n	43b42 <_ZdlPv@@Base+0x352>
   43baa:	mov	r0, r5
   43bac:	blx	12300 <strlen@plt>
   43bb0:	mov	r1, r4
   43bb2:	add	r0, r5
   43bb4:	blx	120ec <stpcpy@plt>
   43bb8:	ldr	r3, [pc, #20]	; (43bd0 <_ZdlPv@@Base+0x3e0>)
   43bba:	add	r3, pc
   43bbc:	ldrh	r3, [r3, #0]
   43bbe:	strh	r3, [r0, #0]
   43bc0:	b.n	43b3c <_ZdlPv@@Base+0x34c>
   43bc2:	nop
   43bc4:	ldrh	r2, [r1, #18]
   43bc6:	movs	r0, r0
   43bc8:	strb	r2, [r6, #29]
   43bca:	movs	r0, r0
   43bcc:	strb	r6, [r3, #29]
   43bce:	movs	r0, r0
   43bd0:	strb	r6, [r6, #28]
   43bd2:	movs	r0, r0
   43bd4:	push	{r4, lr}
   43bd6:	mov	r4, r0
   43bd8:	ldr	r0, [r0, #0]
   43bda:	cbz	r0, 43be0 <_ZdlPv@@Base+0x3f0>
   43bdc:	blx	12250 <_ZdaPv@plt+0x4>
   43be0:	mov	r0, r4
   43be2:	pop	{r4, pc}
   43be4:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43be8:	mov	r5, r0
   43bea:	ldr.w	r8, [r0]
   43bee:	mov	sl, r1
   43bf0:	mov	r0, r8
   43bf2:	blx	12300 <strlen@plt>
   43bf6:	mov	r4, r0
   43bf8:	mov	r0, sl
   43bfa:	blx	12300 <strlen@plt>
   43bfe:	mov	r6, r0
   43c00:	adds	r0, r4, r0
   43c02:	adds	r0, #2
   43c04:	blx	12120 <_Znaj@plt+0x4>
   43c08:	ldr.w	r9, [r5, #4]
   43c0c:	mov	r1, r8
   43c0e:	sub.w	r4, r4, r9
   43c12:	mov	r2, r4
   43c14:	str	r0, [r5, #0]
   43c16:	add.w	fp, r0, r4
   43c1a:	mov	r7, r0
   43c1c:	blx	122dc <memcpy@plt>
   43c20:	cmp.w	r9, #0
   43c24:	beq.n	43c5a <_ZdlPv@@Base+0x46a>
   43c26:	add.w	r5, fp, r6
   43c2a:	mov	r1, sl
   43c2c:	adds	r5, #1
   43c2e:	mov	r2, r6
   43c30:	mov	r0, fp
   43c32:	blx	122dc <memcpy@plt>
   43c36:	movs	r3, #58	; 0x3a
   43c38:	strb.w	r3, [fp, r6]
   43c3c:	add.w	r6, r5, r9
   43c40:	add.w	r1, r8, r4
   43c44:	mov	r2, r9
   43c46:	mov	r0, r5
   43c48:	blx	122dc <memcpy@plt>
   43c4c:	movs	r3, #0
   43c4e:	mov	r0, r8
   43c50:	strb	r3, [r6, #0]
   43c52:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43c56:	b.w	1224c <_ZdaPv@plt>
   43c5a:	add.w	fp, fp, #1
   43c5e:	mov	r2, r6
   43c60:	add	r6, fp
   43c62:	mov	r1, sl
   43c64:	mov	r0, fp
   43c66:	movs	r5, #58	; 0x3a
   43c68:	strb	r5, [r7, r4]
   43c6a:	blx	122dc <memcpy@plt>
   43c6e:	movs	r3, #0
   43c70:	mov	r0, r8
   43c72:	strb	r3, [r6, #0]
   43c74:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43c78:	b.w	1224c <_ZdaPv@plt>
   43c7c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43c80:	sub	sp, #12
   43c82:	mov	r4, r0
   43c84:	mov	r7, r1
   43c86:	str	r2, [sp, #4]
   43c88:	cmp	r1, #0
   43c8a:	beq.n	43d6a <_ZdlPv@@Base+0x57a>
   43c8c:	ldrb	r3, [r7, #0]
   43c8e:	cmp	r3, #47	; 0x2f
   43c90:	beq.n	43d24 <_ZdlPv@@Base+0x534>
   43c92:	ldr	r6, [r4, #0]
   43c94:	ldrb	r3, [r6, #0]
   43c96:	cmp	r3, #0
   43c98:	beq.n	43d24 <_ZdlPv@@Base+0x534>
   43c9a:	mov	r0, r7
   43c9c:	ldr.w	fp, [pc, #248]	; 43d98 <_ZdlPv@@Base+0x5a8>
   43ca0:	blx	12300 <strlen@plt>
   43ca4:	ldr.w	sl, [pc, #244]	; 43d9c <_ZdlPv@@Base+0x5ac>
   43ca8:	add	fp, pc
   43caa:	add	sl, pc
   43cac:	add.w	r8, r0, #1
   43cb0:	b.n	43d0c <_ZdlPv@@Base+0x51c>
   43cb2:	cmp	r6, r4
   43cb4:	sub.w	r9, r4, r6
   43cb8:	mov	r0, fp
   43cba:	bcs.n	43cc8 <_ZdlPv@@Base+0x4d8>
   43cbc:	ldrb.w	r1, [r4, #-1]
   43cc0:	blx	12418 <strchr@plt>
   43cc4:	cmp	r0, #0
   43cc6:	beq.n	43d46 <_ZdlPv@@Base+0x556>
   43cc8:	add.w	r0, r8, r9
   43ccc:	blx	12120 <_Znaj@plt+0x4>
   43cd0:	mov	r1, r6
   43cd2:	mov	r2, r9
   43cd4:	mov	r5, r0
   43cd6:	blx	122dc <memcpy@plt>
   43cda:	mov	r1, r7
   43cdc:	add.w	r0, r5, r9
   43ce0:	blx	12190 <strcpy@plt>
   43ce4:	mov	r0, r5
   43ce6:	bl	44560 <_ZdlPv@@Base+0xd70>
   43cea:	adds	r6, r4, #1
   43cec:	mov	r9, r0
   43cee:	mov	r0, r5
   43cf0:	blx	12250 <_ZdaPv@plt+0x4>
   43cf4:	mov	r1, sl
   43cf6:	mov	r0, r9
   43cf8:	blx	123b4 <fopen64@plt>
   43cfc:	mov	r5, r0
   43cfe:	mov	r0, r9
   43d00:	cmp	r5, #0
   43d02:	bne.n	43d80 <_ZdlPv@@Base+0x590>
   43d04:	blx	12094 <free@plt+0x4>
   43d08:	ldrb	r3, [r4, #0]
   43d0a:	cbz	r3, 43d76 <_ZdlPv@@Base+0x586>
   43d0c:	movs	r1, #58	; 0x3a
   43d0e:	mov	r0, r6
   43d10:	blx	12418 <strchr@plt>
   43d14:	mov	r4, r0
   43d16:	cmp	r0, #0
   43d18:	bne.n	43cb2 <_ZdlPv@@Base+0x4c2>
   43d1a:	mov	r0, r6
   43d1c:	blx	12300 <strlen@plt>
   43d20:	adds	r4, r6, r0
   43d22:	b.n	43cb2 <_ZdlPv@@Base+0x4c2>
   43d24:	ldr	r1, [pc, #120]	; (43da0 <_ZdlPv@@Base+0x5b0>)
   43d26:	mov	r0, r7
   43d28:	add	r1, pc
   43d2a:	blx	123b4 <fopen64@plt>
   43d2e:	mov	r5, r0
   43d30:	cbz	r0, 43d76 <_ZdlPv@@Base+0x586>
   43d32:	ldr	r4, [sp, #4]
   43d34:	cbz	r4, 43d3e <_ZdlPv@@Base+0x54e>
   43d36:	mov	r0, r7
   43d38:	bl	44560 <_ZdlPv@@Base+0xd70>
   43d3c:	str	r0, [r4, #0]
   43d3e:	mov	r0, r5
   43d40:	add	sp, #12
   43d42:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43d46:	add.w	r3, r9, #1
   43d4a:	str	r3, [sp, #0]
   43d4c:	add.w	r0, r3, r8
   43d50:	blx	12120 <_Znaj@plt+0x4>
   43d54:	mov	r1, r6
   43d56:	mov	r2, r9
   43d58:	mov	r5, r0
   43d5a:	blx	122dc <memcpy@plt>
   43d5e:	ldr	r3, [sp, #0]
   43d60:	movs	r1, #47	; 0x2f
   43d62:	strb.w	r1, [r5, r9]
   43d66:	mov	r9, r3
   43d68:	b.n	43cda <_ZdlPv@@Base+0x4ea>
   43d6a:	ldr	r1, [pc, #56]	; (43da4 <_ZdlPv@@Base+0x5b4>)
   43d6c:	movs	r0, #97	; 0x61
   43d6e:	add	r1, pc
   43d70:	bl	3f410 <__printf_chk@plt+0x2cfe0>
   43d74:	b.n	43c8c <_ZdlPv@@Base+0x49c>
   43d76:	movs	r5, #0
   43d78:	mov	r0, r5
   43d7a:	add	sp, #12
   43d7c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43d80:	ldr	r3, [sp, #4]
   43d82:	cbz	r3, 43d90 <_ZdlPv@@Base+0x5a0>
   43d84:	mov	r0, r5
   43d86:	str.w	r9, [r3]
   43d8a:	add	sp, #12
   43d8c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43d90:	blx	12094 <free@plt+0x4>
   43d94:	b.n	43d3e <_ZdlPv@@Base+0x54e>
   43d96:	nop
   43d98:	strb	r0, [r5, #23]
   43d9a:	movs	r0, r0
   43d9c:	mov	sl, lr
   43d9e:	movs	r0, r0
   43da0:	mov	r4, lr
   43da2:	movs	r0, r0
   43da4:	ldrh	r6, [r1, #2]
   43da6:	movs	r0, r0
   43da8:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43dac:	mov	r7, r0
   43dae:	vpush	{d8}
   43db2:	mov	r5, r1
   43db4:	ldr.w	r9, [pc, #408]	; 43f50 <_ZdlPv@@Base+0x760>
   43db8:	mov	r8, r2
   43dba:	mov	r6, r3
   43dbc:	add	r9, pc
   43dbe:	sub	sp, #12
   43dc0:	cmp	r3, #0
   43dc2:	beq.w	43eec <_ZdlPv@@Base+0x6fc>
   43dc6:	movs	r1, #114	; 0x72
   43dc8:	mov	r0, r6
   43dca:	blx	12418 <strchr@plt>
   43dce:	mov	r4, r0
   43dd0:	cmp	r5, #0
   43dd2:	beq.n	43e94 <_ZdlPv@@Base+0x6a4>
   43dd4:	ldrb	r3, [r5, #0]
   43dd6:	cmp	r3, #45	; 0x2d
   43dd8:	beq.n	43e8e <_ZdlPv@@Base+0x69e>
   43dda:	cmp	r4, #0
   43ddc:	beq.n	43ec2 <_ZdlPv@@Base+0x6d2>
   43dde:	ldrb	r3, [r5, #0]
   43de0:	cmp	r3, #47	; 0x2f
   43de2:	beq.n	43ec2 <_ZdlPv@@Base+0x6d2>
   43de4:	ldr.w	sl, [r7]
   43de8:	ldrb.w	r2, [sl]
   43dec:	cmp	r2, #0
   43dee:	beq.n	43ec2 <_ZdlPv@@Base+0x6d2>
   43df0:	ldr	r3, [pc, #352]	; (43f54 <_ZdlPv@@Base+0x764>)
   43df2:	mov	r0, r5
   43df4:	mov	r7, sl
   43df6:	add	r3, pc
   43df8:	vmov	s16, r3
   43dfc:	blx	12300 <strlen@plt>
   43e00:	str.w	r8, [sp, #4]
   43e04:	add.w	r9, r0, #1
   43e08:	b.n	43e76 <_ZdlPv@@Base+0x686>
   43e0a:	cmp	r7, r4
   43e0c:	sub.w	r8, r4, r7
   43e10:	bcs.n	43e22 <_ZdlPv@@Base+0x632>
   43e12:	vmov	r0, s16
   43e16:	ldrb.w	r1, [r4, #-1]
   43e1a:	blx	12418 <strchr@plt>
   43e1e:	cmp	r0, #0
   43e20:	beq.n	43ef2 <_ZdlPv@@Base+0x702>
   43e22:	add.w	r0, r9, r8
   43e26:	blx	12120 <_Znaj@plt+0x4>
   43e2a:	mov	r1, r7
   43e2c:	mov	r2, r8
   43e2e:	mov	sl, r0
   43e30:	blx	122dc <memcpy@plt>
   43e34:	mov	r1, r5
   43e36:	add.w	r0, sl, r8
   43e3a:	blx	12190 <strcpy@plt>
   43e3e:	mov	r0, sl
   43e40:	bl	44560 <_ZdlPv@@Base+0xd70>
   43e44:	mov	r7, r0
   43e46:	mov	r0, sl
   43e48:	blx	12250 <_ZdaPv@plt+0x4>
   43e4c:	mov	r1, r6
   43e4e:	mov	r0, r7
   43e50:	blx	123b4 <fopen64@plt>
   43e54:	mov	sl, r0
   43e56:	cmp	r0, #0
   43e58:	bne.n	43f36 <_ZdlPv@@Base+0x746>
   43e5a:	blx	12374 <__errno_location@plt>
   43e5e:	mov	r8, r0
   43e60:	mov	r0, r7
   43e62:	ldr.w	r7, [r8]
   43e66:	blx	12094 <free@plt+0x4>
   43e6a:	cmp	r7, #2
   43e6c:	bne.n	43f30 <_ZdlPv@@Base+0x740>
   43e6e:	ldrb	r2, [r4, #0]
   43e70:	cmp	r2, #0
   43e72:	beq.n	43f30 <_ZdlPv@@Base+0x740>
   43e74:	adds	r7, r4, #1
   43e76:	movs	r1, #58	; 0x3a
   43e78:	mov	r0, r7
   43e7a:	blx	12418 <strchr@plt>
   43e7e:	mov	r4, r0
   43e80:	cmp	r0, #0
   43e82:	bne.n	43e0a <_ZdlPv@@Base+0x61a>
   43e84:	mov	r0, r7
   43e86:	blx	12300 <strlen@plt>
   43e8a:	adds	r4, r7, r0
   43e8c:	b.n	43e0a <_ZdlPv@@Base+0x61a>
   43e8e:	ldrb	r3, [r5, #1]
   43e90:	cmp	r3, #0
   43e92:	bne.n	43dda <_ZdlPv@@Base+0x5ea>
   43e94:	cmp.w	r8, #0
   43e98:	beq.n	43eaa <_ZdlPv@@Base+0x6ba>
   43e9a:	cmp	r4, #0
   43e9c:	beq.n	43f2a <_ZdlPv@@Base+0x73a>
   43e9e:	ldr	r0, [pc, #184]	; (43f58 <_ZdlPv@@Base+0x768>)
   43ea0:	add	r0, pc
   43ea2:	bl	44560 <_ZdlPv@@Base+0xd70>
   43ea6:	str.w	r0, [r8]
   43eaa:	cbz	r4, 43f14 <_ZdlPv@@Base+0x724>
   43eac:	ldr	r3, [pc, #172]	; (43f5c <_ZdlPv@@Base+0x76c>)
   43eae:	ldr.w	r3, [r9, r3]
   43eb2:	ldr.w	sl, [r3]
   43eb6:	mov	r0, sl
   43eb8:	add	sp, #12
   43eba:	vpop	{d8}
   43ebe:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43ec2:	mov	r1, r6
   43ec4:	mov	r0, r5
   43ec6:	blx	123b4 <fopen64@plt>
   43eca:	mov	sl, r0
   43ecc:	cmp	r0, #0
   43ece:	beq.n	43eb6 <_ZdlPv@@Base+0x6c6>
   43ed0:	cmp.w	r8, #0
   43ed4:	beq.n	43eb6 <_ZdlPv@@Base+0x6c6>
   43ed6:	mov	r0, r5
   43ed8:	bl	44560 <_ZdlPv@@Base+0xd70>
   43edc:	str.w	r0, [r8]
   43ee0:	mov	r0, sl
   43ee2:	add	sp, #12
   43ee4:	vpop	{d8}
   43ee8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43eec:	ldr	r6, [pc, #112]	; (43f60 <_ZdlPv@@Base+0x770>)
   43eee:	add	r6, pc
   43ef0:	b.n	43dc6 <_ZdlPv@@Base+0x5d6>
   43ef2:	add.w	fp, r8, #1
   43ef6:	add.w	r0, fp, r9
   43efa:	blx	12120 <_Znaj@plt+0x4>
   43efe:	mov	r2, r8
   43f00:	mov	r1, r7
   43f02:	mov	sl, r0
   43f04:	blx	122dc <memcpy@plt>
   43f08:	mov.w	r3, #47	; 0x2f
   43f0c:	strb.w	r3, [sl, r8]
   43f10:	mov	r8, fp
   43f12:	b.n	43e34 <_ZdlPv@@Base+0x644>
   43f14:	ldr	r3, [pc, #76]	; (43f64 <_ZdlPv@@Base+0x774>)
   43f16:	ldr.w	r3, [r9, r3]
   43f1a:	ldr.w	sl, [r3]
   43f1e:	mov	r0, sl
   43f20:	add	sp, #12
   43f22:	vpop	{d8}
   43f26:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43f2a:	ldr	r0, [pc, #60]	; (43f68 <_ZdlPv@@Base+0x778>)
   43f2c:	add	r0, pc
   43f2e:	b.n	43ea2 <_ZdlPv@@Base+0x6b2>
   43f30:	str.w	r7, [r8]
   43f34:	b.n	43eb6 <_ZdlPv@@Base+0x6c6>
   43f36:	ldr.w	r8, [sp, #4]
   43f3a:	cmp.w	r8, #0
   43f3e:	beq.n	43f46 <_ZdlPv@@Base+0x756>
   43f40:	str.w	r7, [r8]
   43f44:	b.n	43eb6 <_ZdlPv@@Base+0x6c6>
   43f46:	mov	r0, r7
   43f48:	blx	12094 <free@plt+0x4>
   43f4c:	b.n	43eb6 <_ZdlPv@@Base+0x6c6>
   43f4e:	nop
   43f50:	ldr	r7, [sp, #144]	; 0x90
   43f52:	movs	r2, r0
   43f54:	strb	r2, [r3, #18]
   43f56:	movs	r0, r0
   43f58:	strh	r4, [r0, #58]	; 0x3a
   43f5a:	movs	r0, r0
   43f5c:	lsls	r0, r2, #5
   43f5e:	movs	r0, r0
   43f60:	add	lr, r5
   43f62:	movs	r0, r0
   43f64:	lsls	r4, r5, #10
   43f66:	movs	r0, r0
   43f68:	strh	r0, [r0, #54]	; 0x36
   43f6a:	movs	r0, r0
   43f6c:	push	{r3, r4, r5, lr}
   43f6e:	mov	r4, r2
   43f70:	cmp	r1, r4
   43f72:	mov	r5, r3
   43f74:	mov	r2, r0
   43f76:	it	ge
   43f78:	strge	r1, [r3, #0]
   43f7a:	bge.n	43f94 <_ZdlPv@@Base+0x7a4>
   43f7c:	cbz	r2, 43f82 <_ZdlPv@@Base+0x792>
   43f7e:	blx	12250 <_ZdaPv@plt+0x4>
   43f82:	cbz	r4, 43f90 <_ZdlPv@@Base+0x7a0>
   43f84:	lsls	r0, r4, #1
   43f86:	str	r0, [r5, #0]
   43f88:	ldmia.w	sp!, {r3, r4, r5, lr}
   43f8c:	b.w	1211c <_Znaj@plt>
   43f90:	mov	r0, r4
   43f92:	str	r4, [r5, #0]
   43f94:	pop	{r3, r4, r5, pc}
   43f96:	nop
   43f98:	cmp	r1, r3
   43f9a:	push	{r3, r4, r5, r6, r7, lr}
   43f9c:	mov	r5, r0
   43f9e:	bge.n	43fd0 <_ZdlPv@@Base+0x7e0>
   43fa0:	mov	r4, r3
   43fa2:	cbz	r3, 43fc0 <_ZdlPv@@Base+0x7d0>
   43fa4:	lsls	r0, r3, #1
   43fa6:	ldr	r3, [sp, #24]
   43fa8:	mov	r6, r2
   43faa:	str	r0, [r3, #0]
   43fac:	blx	12120 <_Znaj@plt+0x4>
   43fb0:	cmp	r6, #0
   43fb2:	it	ne
   43fb4:	cmpne	r4, r6
   43fb6:	mov	r7, r0
   43fb8:	bgt.n	43fda <_ZdlPv@@Base+0x7ea>
   43fba:	cbnz	r5, 43fe2 <_ZdlPv@@Base+0x7f2>
   43fbc:	mov	r0, r7
   43fbe:	pop	{r3, r4, r5, r6, r7, pc}
   43fc0:	cbz	r0, 43fc6 <_ZdlPv@@Base+0x7d6>
   43fc2:	blx	12250 <_ZdaPv@plt+0x4>
   43fc6:	ldr	r3, [sp, #24]
   43fc8:	movs	r7, #0
   43fca:	mov	r0, r7
   43fcc:	str	r7, [r3, #0]
   43fce:	pop	{r3, r4, r5, r6, r7, pc}
   43fd0:	ldr	r3, [sp, #24]
   43fd2:	mov	r7, r0
   43fd4:	mov	r0, r7
   43fd6:	str	r1, [r3, #0]
   43fd8:	pop	{r3, r4, r5, r6, r7, pc}
   43fda:	mov	r2, r6
   43fdc:	mov	r1, r5
   43fde:	blx	122dc <memcpy@plt>
   43fe2:	mov	r0, r5
   43fe4:	blx	12250 <_ZdaPv@plt+0x4>
   43fe8:	mov	r0, r7
   43fea:	pop	{r3, r4, r5, r6, r7, pc}
   43fec:	movs	r2, #0
   43fee:	strd	r2, r2, [r0]
   43ff2:	str	r2, [r0, #8]
   43ff4:	bx	lr
   43ff6:	nop
   43ff8:	cmp	r2, #0
   43ffa:	push	{r4, r5, r6, lr}
   43ffc:	mov	r4, r0
   43ffe:	mov	r5, r2
   44000:	mov	r6, r1
   44002:	str	r2, [r0, #4]
   44004:	blt.n	44024 <_ZdlPv@@Base+0x834>
   44006:	itt	eq
   44008:	streq	r2, [r0, #8]
   4400a:	streq	r2, [r0, #0]
   4400c:	beq.n	44020 <_ZdlPv@@Base+0x830>
   4400e:	lsls	r0, r5, #1
   44010:	str	r0, [r4, #8]
   44012:	blx	12120 <_Znaj@plt+0x4>
   44016:	mov	r2, r5
   44018:	mov	r1, r6
   4401a:	str	r0, [r4, #0]
   4401c:	blx	122dc <memcpy@plt>
   44020:	mov	r0, r4
   44022:	pop	{r4, r5, r6, pc}
   44024:	ldr	r1, [pc, #8]	; (44030 <_ZdlPv@@Base+0x840>)
   44026:	movs	r0, #87	; 0x57
   44028:	add	r1, pc
   4402a:	bl	3f410 <__printf_chk@plt+0x2cfe0>
   4402e:	b.n	4400e <_ZdlPv@@Base+0x81e>
   44030:	strh	r4, [r1, #46]	; 0x2e
   44032:	movs	r0, r0
   44034:	push	{r3, r4, r5, lr}
   44036:	mov	r4, r0
   44038:	mov	r5, r1
   4403a:	cbz	r1, 44066 <_ZdlPv@@Base+0x876>
   4403c:	mov	r0, r1
   4403e:	blx	12300 <strlen@plt>
   44042:	str	r0, [r4, #4]
   44044:	cbz	r0, 4405e <_ZdlPv@@Base+0x86e>
   44046:	lsls	r0, r0, #1
   44048:	str	r0, [r4, #8]
   4404a:	blx	12120 <_Znaj@plt+0x4>
   4404e:	ldr	r2, [r4, #4]
   44050:	str	r0, [r4, #0]
   44052:	cbz	r2, 4405a <_ZdlPv@@Base+0x86a>
   44054:	mov	r1, r5
   44056:	blx	122dc <memcpy@plt>
   4405a:	mov	r0, r4
   4405c:	pop	{r3, r4, r5, pc}
   4405e:	str	r0, [r4, #8]
   44060:	str	r0, [r4, #0]
   44062:	mov	r0, r4
   44064:	pop	{r3, r4, r5, pc}
   44066:	strd	r1, r1, [r0]
   4406a:	mov	r0, r4
   4406c:	str	r1, [r4, #8]
   4406e:	pop	{r3, r4, r5, pc}
   44070:	push	{r3, r4, r5, lr}
   44072:	movs	r3, #2
   44074:	mov	r4, r0
   44076:	movs	r2, #1
   44078:	strd	r2, r3, [r0, #4]
   4407c:	mov	r0, r3
   4407e:	mov	r5, r1
   44080:	blx	12120 <_Znaj@plt+0x4>
   44084:	mov	r3, r0
   44086:	mov	r0, r4
   44088:	str	r3, [r4, #0]
   4408a:	strb	r5, [r3, #0]
   4408c:	pop	{r3, r4, r5, pc}
   4408e:	nop
   44090:	push	{r3, r4, r5, lr}
   44092:	mov	r4, r0
   44094:	ldr	r0, [r1, #4]
   44096:	str	r0, [r4, #4]
   44098:	cbz	r0, 440b8 <_ZdlPv@@Base+0x8c8>
   4409a:	lsls	r0, r0, #1
   4409c:	str	r0, [r4, #8]
   4409e:	mov	r5, r1
   440a0:	blx	12120 <_Znaj@plt+0x4>
   440a4:	ldr	r2, [r4, #4]
   440a6:	str	r0, [r4, #0]
   440a8:	cbnz	r2, 440ae <_ZdlPv@@Base+0x8be>
   440aa:	mov	r0, r4
   440ac:	pop	{r3, r4, r5, pc}
   440ae:	ldr	r1, [r5, #0]
   440b0:	blx	122dc <memcpy@plt>
   440b4:	mov	r0, r4
   440b6:	pop	{r3, r4, r5, pc}
   440b8:	str	r0, [r4, #8]
   440ba:	str	r0, [r4, #0]
   440bc:	mov	r0, r4
   440be:	pop	{r3, r4, r5, pc}
   440c0:	push	{r4, lr}
   440c2:	mov	r4, r0
   440c4:	ldr	r0, [r0, #0]
   440c6:	cbz	r0, 440cc <_ZdlPv@@Base+0x8dc>
   440c8:	blx	12250 <_ZdaPv@plt+0x4>
   440cc:	mov	r0, r4
   440ce:	pop	{r4, pc}
   440d0:	push	{r3, r4, r5, lr}
   440d2:	add.w	r3, r0, #8
   440d6:	ldr	r2, [r1, #4]
   440d8:	mov	r4, r0
   440da:	mov	r5, r1
   440dc:	ldr	r1, [r0, #8]
   440de:	ldr	r0, [r0, #0]
   440e0:	bl	43f6c <_ZdlPv@@Base+0x77c>
   440e4:	ldr	r2, [r5, #4]
   440e6:	strd	r0, r2, [r4]
   440ea:	cbnz	r2, 440f0 <_ZdlPv@@Base+0x900>
   440ec:	mov	r0, r4
   440ee:	pop	{r3, r4, r5, pc}
   440f0:	ldr	r1, [r5, #0]
   440f2:	blx	122dc <memcpy@plt>
   440f6:	mov	r0, r4
   440f8:	pop	{r3, r4, r5, pc}
   440fa:	nop
   440fc:	push	{r4, r5, r6, lr}
   440fe:	mov	r4, r0
   44100:	cbz	r1, 44124 <_ZdlPv@@Base+0x934>
   44102:	mov	r0, r1
   44104:	mov	r5, r1
   44106:	blx	12300 <strlen@plt>
   4410a:	ldr	r1, [r4, #8]
   4410c:	add.w	r3, r4, #8
   44110:	mov	r6, r0
   44112:	mov	r2, r0
   44114:	ldr	r0, [r4, #0]
   44116:	bl	43f6c <_ZdlPv@@Base+0x77c>
   4411a:	strd	r0, r6, [r4]
   4411e:	cbnz	r6, 44138 <_ZdlPv@@Base+0x948>
   44120:	mov	r0, r4
   44122:	pop	{r4, r5, r6, pc}
   44124:	ldr	r0, [r0, #0]
   44126:	cbz	r0, 4412c <_ZdlPv@@Base+0x93c>
   44128:	blx	12250 <_ZdaPv@plt+0x4>
   4412c:	movs	r3, #0
   4412e:	mov	r0, r4
   44130:	strd	r3, r3, [r4]
   44134:	str	r3, [r4, #8]
   44136:	pop	{r4, r5, r6, pc}
   44138:	mov	r2, r6
   4413a:	mov	r1, r5
   4413c:	blx	122dc <memcpy@plt>
   44140:	mov	r0, r4
   44142:	pop	{r4, r5, r6, pc}
   44144:	push	{r3, r4, r5, lr}
   44146:	movs	r2, #1
   44148:	mov	r4, r0
   4414a:	add.w	r3, r0, #8
   4414e:	mov	r5, r1
   44150:	ldr	r1, [r0, #8]
   44152:	ldr	r0, [r0, #0]
   44154:	bl	43f6c <_ZdlPv@@Base+0x77c>
   44158:	movs	r2, #1
   4415a:	str	r2, [r4, #4]
   4415c:	mov	r3, r0
   4415e:	str	r0, [r4, #0]
   44160:	mov	r0, r4
   44162:	strb	r5, [r3, #0]
   44164:	pop	{r3, r4, r5, pc}
   44166:	nop
   44168:	push	{r3, r4, r5, lr}
   4416a:	mov	r5, r0
   4416c:	ldr	r0, [r0, #0]
   4416e:	mov	r4, r1
   44170:	cbz	r0, 44176 <_ZdlPv@@Base+0x986>
   44172:	blx	12250 <_ZdaPv@plt+0x4>
   44176:	ldrd	r1, r2, [r4, #4]
   4417a:	movs	r3, #0
   4417c:	ldr	r0, [r4, #0]
   4417e:	str	r2, [r5, #8]
   44180:	strd	r0, r1, [r5]
   44184:	strd	r3, r3, [r4]
   44188:	str	r3, [r4, #8]
   4418a:	pop	{r3, r4, r5, pc}
   4418c:	push	{r4, r5, lr}
   4418e:	mov	r5, r0
   44190:	ldr	r2, [r0, #4]
   44192:	mov	r4, r0
   44194:	ldr.w	r0, [r5], #8
   44198:	sub	sp, #12
   4419a:	ldr	r1, [r4, #8]
   4419c:	adds	r3, r2, #1
   4419e:	str	r5, [sp, #0]
   441a0:	bl	43f98 <_ZdlPv@@Base+0x7a8>
   441a4:	str	r0, [r4, #0]
   441a6:	add	sp, #12
   441a8:	pop	{r4, r5, pc}
   441aa:	nop
   441ac:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   441b0:	mov	r4, r0
   441b2:	sub	sp, #8
   441b4:	cbz	r1, 441dc <_ZdlPv@@Base+0x9ec>
   441b6:	mov	r0, r1
   441b8:	mov	r5, r1
   441ba:	blx	12300 <strlen@plt>
   441be:	ldr	r7, [r4, #4]
   441c0:	ldr	r1, [r4, #8]
   441c2:	add.w	r8, r0, r7
   441c6:	mov	r6, r0
   441c8:	cmp	r1, r8
   441ca:	ldr	r0, [r4, #0]
   441cc:	blt.n	441e4 <_ZdlPv@@Base+0x9f4>
   441ce:	add	r0, r7
   441d0:	mov	r2, r6
   441d2:	mov	r1, r5
   441d4:	blx	122dc <memcpy@plt>
   441d8:	str.w	r8, [r4, #4]
   441dc:	mov	r0, r4
   441de:	add	sp, #8
   441e0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   441e4:	add.w	r3, r4, #8
   441e8:	mov	r2, r7
   441ea:	str	r3, [sp, #0]
   441ec:	mov	r3, r8
   441ee:	bl	43f98 <_ZdlPv@@Base+0x7a8>
   441f2:	ldr	r7, [r4, #4]
   441f4:	str	r0, [r4, #0]
   441f6:	b.n	441ce <_ZdlPv@@Base+0x9de>
   441f8:	ldr	r2, [r1, #4]
   441fa:	push	{r4, r5, r6, r7, lr}
   441fc:	mov	r4, r0
   441fe:	sub	sp, #12
   44200:	cbz	r2, 4421a <_ZdlPv@@Base+0xa2a>
   44202:	mov	r5, r1
   44204:	ldrd	r6, r1, [r0, #4]
   44208:	ldr	r0, [r0, #0]
   4420a:	adds	r7, r2, r6
   4420c:	cmp	r1, r7
   4420e:	blt.n	44220 <_ZdlPv@@Base+0xa30>
   44210:	ldr	r1, [r5, #0]
   44212:	add	r0, r6
   44214:	blx	122dc <memcpy@plt>
   44218:	str	r7, [r4, #4]
   4421a:	mov	r0, r4
   4421c:	add	sp, #12
   4421e:	pop	{r4, r5, r6, r7, pc}
   44220:	mov	r2, r6
   44222:	add.w	r3, r4, #8
   44226:	str	r3, [sp, #0]
   44228:	mov	r3, r7
   4422a:	bl	43f98 <_ZdlPv@@Base+0x7a8>
   4422e:	ldr	r2, [r5, #4]
   44230:	ldr	r6, [r4, #4]
   44232:	str	r0, [r4, #0]
   44234:	b.n	44210 <_ZdlPv@@Base+0xa20>
   44236:	nop
   44238:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   4423c:	subs	r5, r2, #0
   4423e:	sub	sp, #8
   44240:	ble.n	44262 <_ZdlPv@@Base+0xa72>
   44242:	mov	r7, r1
   44244:	ldrd	r6, r1, [r0, #4]
   44248:	mov	r4, r0
   4424a:	ldr	r0, [r0, #0]
   4424c:	add.w	r8, r6, r5
   44250:	cmp	r1, r8
   44252:	blt.n	44268 <_ZdlPv@@Base+0xa78>
   44254:	add	r0, r6
   44256:	mov	r2, r5
   44258:	mov	r1, r7
   4425a:	blx	122dc <memcpy@plt>
   4425e:	str.w	r8, [r4, #4]
   44262:	add	sp, #8
   44264:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   44268:	add.w	r3, r4, #8
   4426c:	mov	r2, r6
   4426e:	str	r3, [sp, #0]
   44270:	mov	r3, r8
   44272:	bl	43f98 <_ZdlPv@@Base+0x7a8>
   44276:	ldr	r6, [r4, #4]
   44278:	str	r0, [r4, #0]
   4427a:	b.n	44254 <_ZdlPv@@Base+0xa64>
   4427c:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   44280:	mov	r4, r0
   44282:	ldr	r6, [sp, #32]
   44284:	mov	r8, r1
   44286:	mov	r5, r2
   44288:	mov	r7, r3
   4428a:	cmp	r6, #0
   4428c:	it	ge
   4428e:	cmpge	r2, #0
   44290:	blt.n	442a2 <_ZdlPv@@Base+0xab2>
   44292:	adds	r0, r5, r6
   44294:	str	r0, [r4, #4]
   44296:	cbnz	r0, 442b4 <_ZdlPv@@Base+0xac4>
   44298:	str	r0, [r4, #8]
   4429a:	str	r0, [r4, #0]
   4429c:	mov	r0, r4
   4429e:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   442a2:	ldr	r1, [pc, #72]	; (442ec <_ZdlPv@@Base+0xafc>)
   442a4:	movs	r0, #215	; 0xd7
   442a6:	add	r1, pc
   442a8:	bl	3f410 <__printf_chk@plt+0x2cfe0>
   442ac:	adds	r0, r5, r6
   442ae:	str	r0, [r4, #4]
   442b0:	cmp	r0, #0
   442b2:	beq.n	44298 <_ZdlPv@@Base+0xaa8>
   442b4:	lsls	r0, r0, #1
   442b6:	str	r0, [r4, #8]
   442b8:	blx	12120 <_Znaj@plt+0x4>
   442bc:	mov	r9, r0
   442be:	str	r0, [r4, #0]
   442c0:	cbz	r5, 442dc <_ZdlPv@@Base+0xaec>
   442c2:	mov	r1, r8
   442c4:	mov	r2, r5
   442c6:	blx	122dc <memcpy@plt>
   442ca:	cmp	r6, #0
   442cc:	beq.n	4429c <_ZdlPv@@Base+0xaac>
   442ce:	add.w	r0, r9, r5
   442d2:	mov	r2, r6
   442d4:	mov	r1, r7
   442d6:	blx	122dc <memcpy@plt>
   442da:	b.n	4429c <_ZdlPv@@Base+0xaac>
   442dc:	mov	r2, r6
   442de:	mov	r1, r7
   442e0:	blx	122dc <memcpy@plt>
   442e4:	mov	r0, r4
   442e6:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   442ea:	nop
   442ec:	strh	r6, [r1, #26]
   442ee:	movs	r0, r0
   442f0:	ldr	r2, [r0, #4]
   442f2:	push	{r3, lr}
   442f4:	mov	r3, r0
   442f6:	ldr	r0, [r1, #4]
   442f8:	cmp	r2, r0
   442fa:	bgt.n	44302 <_ZdlPv@@Base+0xb12>
   442fc:	movs	r0, #1
   442fe:	cbnz	r2, 44314 <_ZdlPv@@Base+0xb24>
   44300:	pop	{r3, pc}
   44302:	cmp	r0, #0
   44304:	beq.n	44300 <_ZdlPv@@Base+0xb10>
   44306:	mov	r2, r0
   44308:	ldr	r1, [r1, #0]
   4430a:	ldr	r0, [r3, #0]
   4430c:	blx	123c0 <memcmp@plt>
   44310:	lsrs	r0, r0, #31
   44312:	pop	{r3, pc}
   44314:	ldr	r1, [r1, #0]
   44316:	ldr	r0, [r3, #0]
   44318:	blx	123c0 <memcmp@plt>
   4431c:	cmp	r0, #0
   4431e:	ite	gt
   44320:	movgt	r0, #0
   44322:	movle	r0, #1
   44324:	pop	{r3, pc}
   44326:	nop
   44328:	ldr	r2, [r0, #4]
   4432a:	push	{r3, lr}
   4432c:	mov	r3, r0
   4432e:	ldr	r0, [r1, #4]
   44330:	cmp	r2, r0
   44332:	bge.n	4433a <_ZdlPv@@Base+0xb4a>
   44334:	movs	r0, #1
   44336:	cbnz	r2, 4434c <_ZdlPv@@Base+0xb5c>
   44338:	pop	{r3, pc}
   4433a:	cmp	r0, #0
   4433c:	beq.n	44338 <_ZdlPv@@Base+0xb48>
   4433e:	mov	r2, r0
   44340:	ldr	r1, [r1, #0]
   44342:	ldr	r0, [r3, #0]
   44344:	blx	123c0 <memcmp@plt>
   44348:	lsrs	r0, r0, #31
   4434a:	pop	{r3, pc}
   4434c:	ldr	r1, [r1, #0]
   4434e:	ldr	r0, [r3, #0]
   44350:	blx	123c0 <memcmp@plt>
   44354:	cmp	r0, #0
   44356:	ite	gt
   44358:	movgt	r0, #0
   4435a:	movle	r0, #1
   4435c:	pop	{r3, pc}
   4435e:	nop
   44360:	ldr	r2, [r1, #4]
   44362:	push	{r3, lr}
   44364:	mov	r3, r0
   44366:	ldr	r0, [r0, #4]
   44368:	cmp	r0, r2
   4436a:	blt.n	44372 <_ZdlPv@@Base+0xb82>
   4436c:	movs	r0, #1
   4436e:	cbnz	r2, 4438a <_ZdlPv@@Base+0xb9a>
   44370:	pop	{r3, pc}
   44372:	cmp	r0, #0
   44374:	beq.n	44370 <_ZdlPv@@Base+0xb80>
   44376:	mov	r2, r0
   44378:	ldr	r1, [r1, #0]
   4437a:	ldr	r0, [r3, #0]
   4437c:	blx	123c0 <memcmp@plt>
   44380:	cmp	r0, #0
   44382:	ite	le
   44384:	movle	r0, #0
   44386:	movgt	r0, #1
   44388:	pop	{r3, pc}
   4438a:	ldr	r1, [r1, #0]
   4438c:	ldr	r0, [r3, #0]
   4438e:	blx	123c0 <memcmp@plt>
   44392:	mvns	r0, r0
   44394:	lsrs	r0, r0, #31
   44396:	pop	{r3, pc}
   44398:	ldr	r2, [r1, #4]
   4439a:	push	{r3, lr}
   4439c:	mov	r3, r0
   4439e:	ldr	r0, [r0, #4]
   443a0:	cmp	r0, r2
   443a2:	ble.n	443aa <_ZdlPv@@Base+0xbba>
   443a4:	movs	r0, #1
   443a6:	cbnz	r2, 443c2 <_ZdlPv@@Base+0xbd2>
   443a8:	pop	{r3, pc}
   443aa:	cmp	r0, #0
   443ac:	beq.n	443a8 <_ZdlPv@@Base+0xbb8>
   443ae:	mov	r2, r0
   443b0:	ldr	r1, [r1, #0]
   443b2:	ldr	r0, [r3, #0]
   443b4:	blx	123c0 <memcmp@plt>
   443b8:	cmp	r0, #0
   443ba:	ite	le
   443bc:	movle	r0, #0
   443be:	movgt	r0, #1
   443c0:	pop	{r3, pc}
   443c2:	ldr	r1, [r1, #0]
   443c4:	ldr	r0, [r3, #0]
   443c6:	blx	123c0 <memcmp@plt>
   443ca:	mvns	r0, r0
   443cc:	lsrs	r0, r0, #31
   443ce:	pop	{r3, pc}
   443d0:	push	{r4, r5, r6, lr}
   443d2:	subs	r4, r1, #0
   443d4:	sub	sp, #8
   443d6:	mov	r5, r0
   443d8:	blt.n	443e6 <_ZdlPv@@Base+0xbf6>
   443da:	ldr	r1, [r5, #8]
   443dc:	cmp	r1, r4
   443de:	blt.n	443f8 <_ZdlPv@@Base+0xc08>
   443e0:	str	r4, [r5, #4]
   443e2:	add	sp, #8
   443e4:	pop	{r4, r5, r6, pc}
   443e6:	ldr	r1, [pc, #40]	; (44410 <_ZdlPv@@Base+0xc20>)
   443e8:	movw	r0, #263	; 0x107
   443ec:	add	r1, pc
   443ee:	bl	3f410 <__printf_chk@plt+0x2cfe0>
   443f2:	ldr	r1, [r5, #8]
   443f4:	cmp	r1, r4
   443f6:	bge.n	443e0 <_ZdlPv@@Base+0xbf0>
   443f8:	mov	r6, r5
   443fa:	ldr	r2, [r5, #4]
   443fc:	ldr.w	r0, [r6], #8
   44400:	mov	r3, r4
   44402:	str	r6, [sp, #0]
   44404:	bl	43f98 <_ZdlPv@@Base+0x7a8>
   44408:	str	r4, [r5, #4]
   4440a:	str	r0, [r5, #0]
   4440c:	add	sp, #8
   4440e:	pop	{r4, r5, r6, pc}
   44410:	strh	r0, [r1, #16]
   44412:	movs	r0, r0
   44414:	movs	r3, #0
   44416:	str	r3, [r0, #4]
   44418:	bx	lr
   4441a:	nop
   4441c:	push	{r4, lr}
   4441e:	ldr	r4, [r0, #0]
   44420:	cbz	r4, 44430 <_ZdlPv@@Base+0xc40>
   44422:	ldr	r2, [r0, #4]
   44424:	mov	r0, r4
   44426:	blx	1238c <memchr@plt>
   4442a:	cbz	r0, 44430 <_ZdlPv@@Base+0xc40>
   4442c:	subs	r0, r0, r4
   4442e:	pop	{r4, pc}
   44430:	mov.w	r0, #4294967295	; 0xffffffff
   44434:	pop	{r4, pc}
   44436:	nop
   44438:	push	{r3, r4, r5, lr}
   4443a:	ldrd	r4, r5, [r0]
   4443e:	cmp	r5, #0
   44440:	add.w	r0, r5, #1
   44444:	ble.n	4447c <_ZdlPv@@Base+0xc8c>
   44446:	add	r5, r4
   44448:	subs	r4, #1
   4444a:	subs	r5, #1
   4444c:	movs	r1, #0
   4444e:	mov	r3, r4
   44450:	ldrb.w	r2, [r3, #1]!
   44454:	cbnz	r2, 44458 <_ZdlPv@@Base+0xc68>
   44456:	adds	r1, #1
   44458:	cmp	r3, r5
   4445a:	bne.n	44450 <_ZdlPv@@Base+0xc60>
   4445c:	subs	r0, r0, r1
   4445e:	blx	122f4 <malloc@plt>
   44462:	mov	r1, r0
   44464:	ldrb.w	r2, [r4, #1]!
   44468:	mov	r3, r1
   4446a:	cbz	r2, 44472 <_ZdlPv@@Base+0xc82>
   4446c:	strb.w	r2, [r3], #1
   44470:	mov	r1, r3
   44472:	cmp	r4, r5
   44474:	bne.n	44464 <_ZdlPv@@Base+0xc74>
   44476:	movs	r3, #0
   44478:	strb	r3, [r1, #0]
   4447a:	pop	{r3, r4, r5, pc}
   4447c:	blx	122f4 <malloc@plt>
   44480:	movs	r3, #0
   44482:	mov	r1, r0
   44484:	strb	r3, [r1, #0]
   44486:	pop	{r3, r4, r5, pc}
   44488:	push	{r3, r4, r5, r6, r7, lr}
   4448a:	mov	r5, r0
   4448c:	ldrd	r0, r2, [r0]
   44490:	subs	r7, r2, #1
   44492:	bmi.n	444c2 <_ZdlPv@@Base+0xcd2>
   44494:	add	r2, r0
   44496:	mov	r3, r7
   44498:	b.n	4449e <_ZdlPv@@Base+0xcae>
   4449a:	subs	r3, #1
   4449c:	bcc.n	444e8 <_ZdlPv@@Base+0xcf8>
   4449e:	ldrb.w	r1, [r2, #-1]!
   444a2:	cmp	r1, #32
   444a4:	beq.n	4449a <_ZdlPv@@Base+0xcaa>
   444a6:	cbz	r3, 44504 <_ZdlPv@@Base+0xd14>
   444a8:	ldrb	r2, [r0, #0]
   444aa:	cmp	r2, #32
   444ac:	bne.n	444fa <_ZdlPv@@Base+0xd0a>
   444ae:	add	r3, r0
   444b0:	adds	r2, r0, #1
   444b2:	subs	r6, r3, r2
   444b4:	mov	r4, r2
   444b6:	ldrb.w	r1, [r2], #1
   444ba:	cmp	r1, #32
   444bc:	beq.n	444b2 <_ZdlPv@@Base+0xcc2>
   444be:	cmp	r7, r6
   444c0:	bne.n	444c4 <_ZdlPv@@Base+0xcd4>
   444c2:	pop	{r3, r4, r5, r6, r7, pc}
   444c4:	cmp	r6, #0
   444c6:	blt.n	444e8 <_ZdlPv@@Base+0xcf8>
   444c8:	ldr	r0, [r5, #8]
   444ca:	adds	r6, #1
   444cc:	str	r6, [r5, #4]
   444ce:	blx	12120 <_Znaj@plt+0x4>
   444d2:	mov	r1, r4
   444d4:	ldr	r2, [r5, #4]
   444d6:	mov	r4, r0
   444d8:	blx	122dc <memcpy@plt>
   444dc:	ldr	r0, [r5, #0]
   444de:	cbz	r0, 444e4 <_ZdlPv@@Base+0xcf4>
   444e0:	blx	12250 <_ZdaPv@plt+0x4>
   444e4:	str	r4, [r5, #0]
   444e6:	pop	{r3, r4, r5, r6, r7, pc}
   444e8:	movs	r4, #0
   444ea:	str	r4, [r5, #4]
   444ec:	cmp	r0, #0
   444ee:	beq.n	444c2 <_ZdlPv@@Base+0xcd2>
   444f0:	blx	12250 <_ZdaPv@plt+0x4>
   444f4:	str	r4, [r5, #0]
   444f6:	str	r4, [r5, #8]
   444f8:	pop	{r3, r4, r5, r6, r7, pc}
   444fa:	cmp	r7, r3
   444fc:	beq.n	444c2 <_ZdlPv@@Base+0xcd2>
   444fe:	mov	r4, r0
   44500:	mov	r6, r3
   44502:	b.n	444c8 <_ZdlPv@@Base+0xcd8>
   44504:	cmp	r7, #0
   44506:	bne.n	444fe <_ZdlPv@@Base+0xd0e>
   44508:	pop	{r3, r4, r5, r6, r7, pc}
   4450a:	nop
   4450c:	push	{r4, r5, r6, lr}
   4450e:	ldrd	r4, r5, [r0]
   44512:	cmp	r5, #0
   44514:	ble.n	4452c <_ZdlPv@@Base+0xd3c>
   44516:	add	r5, r4
   44518:	subs	r4, #1
   4451a:	subs	r5, #1
   4451c:	mov	r6, r1
   4451e:	ldrb.w	r0, [r4, #1]!
   44522:	mov	r1, r6
   44524:	blx	121f4 <putc@plt+0x4>
   44528:	cmp	r4, r5
   4452a:	bne.n	4451e <_ZdlPv@@Base+0xd2e>
   4452c:	pop	{r4, r5, r6, pc}
   4452e:	nop
   44530:	push	{r4, r5, lr}
   44532:	sub	sp, #12
   44534:	ldr	r5, [pc, #32]	; (44558 <_ZdlPv@@Base+0xd68>)
   44536:	mov	r4, r0
   44538:	ldr	r3, [pc, #32]	; (4455c <_ZdlPv@@Base+0xd6c>)
   4453a:	movs	r2, #12
   4453c:	add	r5, pc
   4453e:	str	r1, [sp, #0]
   44540:	add	r3, pc
   44542:	movs	r1, #1
   44544:	mov	r0, r5
   44546:	blx	123cc <__sprintf_chk@plt>
   4454a:	mov	r1, r5
   4454c:	mov	r0, r4
   4454e:	bl	44034 <_ZdlPv@@Base+0x844>
   44552:	mov	r0, r4
   44554:	add	sp, #12
   44556:	pop	{r4, r5, pc}
   44558:	adds	r7, #48	; 0x30
   4455a:	movs	r3, r0
   4455c:	ldrsb	r4, [r7, r4]
   4455e:	movs	r0, r0
   44560:	push	{r4, lr}
   44562:	mov	r4, r0
   44564:	sub	sp, #8
   44566:	cbz	r0, 44580 <_ZdlPv@@Base+0xd90>
   44568:	blx	12300 <strlen@plt>
   4456c:	adds	r2, r0, #1
   4456e:	str	r2, [sp, #4]
   44570:	mov	r0, r2
   44572:	blx	122f4 <malloc@plt>
   44576:	mov	r1, r4
   44578:	ldr	r2, [sp, #4]
   4457a:	mov	r4, r0
   4457c:	blx	122dc <memcpy@plt>
   44580:	mov	r0, r4
   44582:	add	sp, #8
   44584:	pop	{r4, pc}
   44586:	nop
   44588:	push	{r4, lr}
   4458a:	mov	r3, r1
   4458c:	mov	r4, r0
   4458e:	cbz	r1, 445a0 <_ZdlPv@@Base+0xdb0>
   44590:	ldrb	r3, [r1, #0]
   44592:	cbz	r3, 4459c <_ZdlPv@@Base+0xdac>
   44594:	bl	445ac <_ZdlPv@@Base+0xdbc>
   44598:	mov	r0, r4
   4459a:	pop	{r4, pc}
   4459c:	ldr	r3, [pc, #8]	; (445a8 <_ZdlPv@@Base+0xdb8>)
   4459e:	add	r3, pc
   445a0:	mov	r0, r4
   445a2:	str	r3, [r4, #0]
   445a4:	pop	{r4, pc}
   445a6:	nop
   445a8:	lsrs	r6, r4
   445aa:	movs	r0, r0
   445ac:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   445b0:	sub	sp, #20
   445b2:	ldr	r7, [pc, #644]	; (44838 <_ZdlPv@@Base+0x1048>)
   445b4:	mov	r9, r0
   445b6:	str	r2, [sp, #4]
   445b8:	mov	r4, r1
   445ba:	ldr	r2, [pc, #640]	; (4483c <_ZdlPv@@Base+0x104c>)
   445bc:	add	r7, pc
   445be:	ldr	r3, [pc, #640]	; (44840 <_ZdlPv@@Base+0x1050>)
   445c0:	add	r2, pc
   445c2:	ldr	r5, [r7, #0]
   445c4:	ldr.w	fp, [pc, #636]	; 44844 <_ZdlPv@@Base+0x1054>
   445c8:	ldr	r3, [r2, r3]
   445ca:	add	fp, pc
   445cc:	ldr	r3, [r3, #0]
   445ce:	str	r3, [sp, #12]
   445d0:	mov.w	r3, #0
   445d4:	cmp	r5, #0
   445d6:	beq.w	447e2 <_ZdlPv@@Base+0xff2>
   445da:	ldr	r3, [r7, #4]
   445dc:	str	r3, [sp, #0]
   445de:	ldrb	r7, [r4, #0]
   445e0:	mov	sl, r5
   445e2:	cbz	r7, 445f8 <_ZdlPv@@Base+0xe08>
   445e4:	ldrb	r2, [r4, #1]
   445e6:	cmp	r2, #0
   445e8:	bne.w	447c6 <_ZdlPv@@Base+0xfd6>
   445ec:	ldr	r1, [sp, #0]
   445ee:	mov	r0, r7
   445f0:	blx	120c8 <__aeabi_uidivmod@plt>
   445f4:	add.w	sl, r5, r1, lsl #2
   445f8:	ldr.w	r6, [sl]
   445fc:	cbz	r6, 44646 <_ZdlPv@@Base+0xe56>
   445fe:	ldr	r3, [sp, #0]
   44600:	add.w	r8, r3, #1073741824	; 0x40000000
   44604:	add.w	r8, r8, #4294967295	; 0xffffffff
   44608:	mov.w	r8, r8, lsl #2
   4460c:	b.n	4461e <_ZdlPv@@Base+0xe2e>
   4460e:	cmp	sl, r5
   44610:	ite	eq
   44612:	addeq	sl, r8
   44614:	subne.w	sl, sl, #4
   44618:	ldr.w	r6, [sl]
   4461c:	cbz	r6, 44646 <_ZdlPv@@Base+0xe56>
   4461e:	mov	r1, r6
   44620:	mov	r0, r4
   44622:	blx	1235c <strcmp@plt>
   44626:	cmp	r0, #0
   44628:	bne.n	4460e <_ZdlPv@@Base+0xe1e>
   4462a:	str.w	r6, [r9]
   4462e:	ldr	r2, [pc, #536]	; (44848 <_ZdlPv@@Base+0x1058>)
   44630:	ldr	r3, [pc, #524]	; (44840 <_ZdlPv@@Base+0x1050>)
   44632:	add	r2, pc
   44634:	ldr	r3, [r2, r3]
   44636:	ldr	r2, [r3, #0]
   44638:	ldr	r3, [sp, #12]
   4463a:	eors	r2, r3
   4463c:	bne.w	4482a <_ZdlPv@@Base+0x103a>
   44640:	add	sp, #20
   44642:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44646:	ldr	r3, [sp, #4]
   44648:	cmp	r3, #2
   4464a:	itt	eq
   4464c:	moveq	r3, #0
   4464e:	streq.w	r3, [r9]
   44652:	beq.n	4462e <_ZdlPv@@Base+0xe3e>
   44654:	ldr	r1, [pc, #500]	; (4484c <_ZdlPv@@Base+0x105c>)
   44656:	ldr	r3, [sp, #0]
   44658:	add	r1, pc
   4465a:	subs	r2, r3, #1
   4465c:	ldr	r0, [r1, #8]
   4465e:	cmp	r2, r0
   44660:	ble.n	44684 <_ZdlPv@@Base+0xe94>
   44662:	vldr	s15, [sp]
   44666:	vldr	d6, [pc, #456]	; 44830 <_ZdlPv@@Base+0x1040>
   4466a:	vcvt.f64.s32	d7, s15
   4466e:	vmul.f64	d7, d7, d6
   44672:	vmov	s13, r0
   44676:	vcvt.f64.s32	d6, s13
   4467a:	vcmpe.f64	d6, d7
   4467e:	vmrs	APSR_nzcv, fpscr
   44682:	blt.n	4475e <_ZdlPv@@Base+0xf6e>
   44684:	ldr	r6, [sp, #0]
   44686:	cmp.w	r6, #502	; 0x1f6
   4468a:	bls.w	44816 <_ZdlPv@@Base+0x1026>
   4468e:	ldr.w	r8, [pc, #448]	; 44850 <_ZdlPv@@Base+0x1060>
   44692:	movw	r3, #1009	; 0x3f1
   44696:	ldr.w	sl, [pc, #444]	; 44854 <_ZdlPv@@Base+0x1064>
   4469a:	add	r8, pc
   4469c:	add	sl, pc
   4469e:	add.w	r8, r8, #12
   446a2:	b.n	446ba <_ZdlPv@@Base+0xeca>
   446a4:	cbnz	r3, 446b6 <_ZdlPv@@Base+0xec6>
   446a6:	ldr	r3, [pc, #432]	; (44858 <_ZdlPv@@Base+0x1068>)
   446a8:	mov	r0, sl
   446aa:	ldr.w	r3, [fp, r3]
   446ae:	mov	r2, r3
   446b0:	mov	r1, r3
   446b2:	bl	25dbc <__printf_chk@plt+0x1398c>
   446b6:	ldr.w	r3, [r8], #4
   446ba:	cmp	r3, r6
   446bc:	bls.n	446a4 <_ZdlPv@@Base+0xeb4>
   446be:	ldr	r2, [pc, #412]	; (4485c <_ZdlPv@@Base+0x106c>)
   446c0:	mvn.w	r1, #3758096384	; 0xe0000000
   446c4:	cmp	r3, r1
   446c6:	mov.w	r0, #0
   446ca:	add	r2, pc
   446cc:	strd	r3, r0, [r2, #4]
   446d0:	ite	cc
   446d2:	lslcc	r0, r3, #2
   446d4:	movcs.w	r0, #4294967295	; 0xffffffff
   446d8:	blx	12120 <_Znaj@plt+0x4>
   446dc:	ldr	r2, [pc, #384]	; (44860 <_ZdlPv@@Base+0x1070>)
   446de:	add	r2, pc
   446e0:	ldr	r3, [r2, #4]
   446e2:	cmp	r3, #0
   446e4:	str	r0, [r2, #0]
   446e6:	itt	gt
   446e8:	addgt.w	r3, r0, r3, lsl #2
   446ec:	movgt	r2, #0
   446ee:	ble.n	446f8 <_ZdlPv@@Base+0xf08>
   446f0:	str.w	r2, [r0], #4
   446f4:	cmp	r3, r0
   446f6:	bne.n	446f0 <_ZdlPv@@Base+0xf00>
   446f8:	ldr	r3, [sp, #0]
   446fa:	add.w	r6, r3, #1073741824	; 0x40000000
   446fe:	subs	r6, #1
   44700:	add.w	r6, r5, r6, lsl #2
   44704:	cmp	r6, r5
   44706:	it	cs
   44708:	addcs.w	r8, sp, #8
   4470c:	bcc.n	4471e <_ZdlPv@@Base+0xf2e>
   4470e:	ldr.w	r1, [r6], #-4
   44712:	movs	r2, #1
   44714:	mov	r0, r8
   44716:	bl	44588 <_ZdlPv@@Base+0xd98>
   4471a:	cmp	r6, r5
   4471c:	bcs.n	4470e <_ZdlPv@@Base+0xf1e>
   4471e:	ldr	r6, [pc, #324]	; (44864 <_ZdlPv@@Base+0x1074>)
   44720:	mov	r0, r5
   44722:	blx	12250 <_ZdaPv@plt+0x4>
   44726:	mov	r0, r7
   44728:	add	r6, pc
   4472a:	mov	r7, r6
   4472c:	ldrd	r5, r6, [r6]
   44730:	mov	r1, r6
   44732:	blx	120c8 <__aeabi_uidivmod@plt>
   44736:	ldr	r0, [r7, #8]
   44738:	ldr.w	r2, [r5, r1, lsl #2]
   4473c:	add.w	sl, r5, r1, lsl #2
   44740:	cbz	r2, 4475e <_ZdlPv@@Base+0xf6e>
   44742:	add.w	r2, r6, #1073741824	; 0x40000000
   44746:	subs	r2, #1
   44748:	lsls	r1, r2, #2
   4474a:	cmp	r5, sl
   4474c:	ite	eq
   4474e:	addeq.w	sl, r5, r1
   44752:	subne.w	sl, sl, #4
   44756:	ldr.w	r3, [sl]
   4475a:	cmp	r3, #0
   4475c:	bne.n	4474a <_ZdlPv@@Base+0xf5a>
   4475e:	ldr	r6, [pc, #264]	; (44868 <_ZdlPv@@Base+0x1078>)
   44760:	adds	r0, #1
   44762:	ldr	r3, [sp, #4]
   44764:	add	r6, pc
   44766:	cmp	r3, #1
   44768:	str	r0, [r6, #8]
   4476a:	itt	eq
   4476c:	streq.w	r4, [sl]
   44770:	streq.w	r4, [r9]
   44774:	beq.w	4462e <_ZdlPv@@Base+0xe3e>
   44778:	mov	r0, r4
   4477a:	blx	12300 <strlen@plt>
   4477e:	ldr	r2, [r6, #12]
   44780:	adds	r5, r0, #1
   44782:	cbz	r2, 4478a <_ZdlPv@@Base+0xf9a>
   44784:	ldr	r1, [r6, #16]
   44786:	cmp	r5, r1
   44788:	ble.n	447a4 <_ZdlPv@@Base+0xfb4>
   4478a:	ldr	r6, [pc, #224]	; (4486c <_ZdlPv@@Base+0x107c>)
   4478c:	cmp.w	r5, #1024	; 0x400
   44790:	mov	r0, r5
   44792:	add	r6, pc
   44794:	it	lt
   44796:	movlt.w	r0, #1024	; 0x400
   4479a:	str	r0, [r6, #16]
   4479c:	blx	12120 <_Znaj@plt+0x4>
   447a0:	mov	r2, r0
   447a2:	str	r0, [r6, #12]
   447a4:	mov	r1, r4
   447a6:	mov	r0, r2
   447a8:	blx	12190 <strcpy@plt>
   447ac:	ldr	r1, [pc, #192]	; (44870 <_ZdlPv@@Base+0x1080>)
   447ae:	add	r1, pc
   447b0:	ldrd	r2, r0, [r1, #12]
   447b4:	subs	r0, r0, r5
   447b6:	add	r5, r2
   447b8:	str.w	r2, [sl]
   447bc:	str.w	r2, [r9]
   447c0:	strd	r5, r0, [r1, #12]
   447c4:	b.n	4462e <_ZdlPv@@Base+0xe3e>
   447c6:	ldrb	r3, [r4, #2]
   447c8:	add.w	r7, r2, r7, lsl #7
   447cc:	adds	r2, r4, #2
   447ce:	cmp	r3, #0
   447d0:	beq.w	445ec <_ZdlPv@@Base+0xdfc>
   447d4:	add.w	r7, r3, r7, lsl #4
   447d8:	ldrb.w	r3, [r2, #1]!
   447dc:	cmp	r3, #0
   447de:	bne.n	447d4 <_ZdlPv@@Base+0xfe4>
   447e0:	b.n	445ec <_ZdlPv@@Base+0xdfc>
   447e2:	mov.w	r0, #404	; 0x194
   447e6:	movs	r3, #101	; 0x65
   447e8:	str	r3, [r7, #4]
   447ea:	blx	12120 <_Znaj@plt+0x4>
   447ee:	ldr	r3, [r7, #4]
   447f0:	cmp	r3, #0
   447f2:	str	r3, [sp, #0]
   447f4:	mov	r5, r0
   447f6:	str	r0, [r7, #0]
   447f8:	ble.n	4480c <_ZdlPv@@Base+0x101c>
   447fa:	ldr	r3, [sp, #0]
   447fc:	movs	r2, #0
   447fe:	add.w	r1, r0, r3, lsl #2
   44802:	mov	r3, r0
   44804:	str.w	r2, [r3], #4
   44808:	cmp	r1, r3
   4480a:	bne.n	44804 <_ZdlPv@@Base+0x1014>
   4480c:	ldr	r3, [pc, #100]	; (44874 <_ZdlPv@@Base+0x1084>)
   4480e:	movs	r2, #0
   44810:	add	r3, pc
   44812:	str	r2, [r3, #8]
   44814:	b.n	445de <_ZdlPv@@Base+0xdee>
   44816:	ldr	r3, [pc, #96]	; (44878 <_ZdlPv@@Base+0x1088>)
   44818:	movw	r1, #503	; 0x1f7
   4481c:	movs	r2, #0
   4481e:	movw	r0, #2012	; 0x7dc
   44822:	add	r3, pc
   44824:	strd	r1, r2, [r3, #4]
   44828:	b.n	446d8 <_ZdlPv@@Base+0xee8>
   4482a:	blx	121d8 <__stack_chk_fail@plt>
   4482e:	nop
   44830:	adds	r3, #51	; 0x33
   44832:	adds	r3, #51	; 0x33
   44834:	adds	r3, #51	; 0x33
   44836:	subs	r7, #211	; 0xd3
   44838:	adds	r6, #188	; 0xbc
   4483a:	movs	r3, r0
   4483c:	str	r7, [sp, #128]	; 0x80
   4483e:	movs	r2, r0
   44840:	lsls	r4, r7, #5
   44842:	movs	r0, r0
   44844:	str	r7, [sp, #88]	; 0x58
   44846:	movs	r2, r0
   44848:	str	r6, [sp, #696]	; 0x2b8
   4484a:	movs	r2, r0
   4484c:	adds	r6, #32
   4484e:	movs	r3, r0
   44850:	ldrb	r2, [r2, #30]
   44852:	movs	r0, r0
   44854:	ldrb	r4, [r7, #29]
   44856:	movs	r0, r0
   44858:	lsls	r0, r1, #9
   4485a:	movs	r0, r0
   4485c:	adds	r5, #174	; 0xae
   4485e:	movs	r3, r0
   44860:	adds	r5, #154	; 0x9a
   44862:	movs	r3, r0
   44864:	adds	r5, #80	; 0x50
   44866:	movs	r3, r0
   44868:	adds	r5, #20
   4486a:	movs	r3, r0
   4486c:	adds	r4, #230	; 0xe6
   4486e:	movs	r3, r0
   44870:	adds	r4, #202	; 0xca
   44872:	movs	r3, r0
   44874:	adds	r4, #104	; 0x68
   44876:	movs	r3, r0
   44878:	adds	r4, #86	; 0x56
   4487a:	movs	r3, r0
   4487c:	ldr	r2, [pc, #108]	; (448ec <_ZdlPv@@Base+0x10fc>)
   4487e:	ldr	r3, [pc, #112]	; (448f0 <_ZdlPv@@Base+0x1100>)
   44880:	add	r2, pc
   44882:	push	{r4, r5, lr}
   44884:	sub	sp, #20
   44886:	ldr	r3, [r2, r3]
   44888:	mov	r5, r1
   4488a:	ldr	r3, [r3, #0]
   4488c:	str	r3, [sp, #12]
   4488e:	mov.w	r3, #0
   44892:	str	r0, [sp, #4]
   44894:	blx	12300 <strlen@plt>
   44898:	mov	r4, r0
   4489a:	mov	r0, r5
   4489c:	blx	12300 <strlen@plt>
   448a0:	add	r0, r4
   448a2:	adds	r0, #1
   448a4:	blx	12120 <_Znaj@plt+0x4>
   448a8:	ldr	r1, [sp, #4]
   448aa:	mov	r4, r0
   448ac:	blx	120ec <stpcpy@plt>
   448b0:	mov	r1, r5
   448b2:	blx	12190 <strcpy@plt>
   448b6:	ldrb	r3, [r4, #0]
   448b8:	cbz	r3, 448e0 <_ZdlPv@@Base+0x10f0>
   448ba:	add	r0, sp, #8
   448bc:	movs	r2, #0
   448be:	mov	r1, r4
   448c0:	bl	445ac <_ZdlPv@@Base+0xdbc>
   448c4:	mov	r0, r4
   448c6:	blx	12250 <_ZdaPv@plt+0x4>
   448ca:	ldr	r2, [pc, #40]	; (448f4 <_ZdlPv@@Base+0x1104>)
   448cc:	ldr	r3, [pc, #32]	; (448f0 <_ZdlPv@@Base+0x1100>)
   448ce:	add	r2, pc
   448d0:	ldr	r0, [sp, #8]
   448d2:	ldr	r3, [r2, r3]
   448d4:	ldr	r2, [r3, #0]
   448d6:	ldr	r3, [sp, #12]
   448d8:	eors	r2, r3
   448da:	bne.n	448e8 <_ZdlPv@@Base+0x10f8>
   448dc:	add	sp, #20
   448de:	pop	{r4, r5, pc}
   448e0:	ldr	r3, [pc, #20]	; (448f8 <_ZdlPv@@Base+0x1108>)
   448e2:	add	r3, pc
   448e4:	str	r3, [sp, #8]
   448e6:	b.n	448c4 <_ZdlPv@@Base+0x10d4>
   448e8:	blx	121d8 <__stack_chk_fail@plt>
   448ec:	str	r4, [sp, #384]	; 0x180
   448ee:	movs	r2, r0
   448f0:	lsls	r4, r7, #5
   448f2:	movs	r0, r0
   448f4:	str	r4, [sp, #72]	; 0x48
   448f6:	movs	r2, r0
   448f8:	subs	r5, #162	; 0xa2
   448fa:	movs	r0, r0
   448fc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   44900:	ldrb	r3, [r0, #0]
   44902:	ldr	r6, [pc, #144]	; (44994 <_ZdlPv@@Base+0x11a4>)
   44904:	cmp	r3, #117	; 0x75
   44906:	add	r6, pc
   44908:	bne.n	44962 <_ZdlPv@@Base+0x1172>
   4490a:	ldr	r3, [pc, #140]	; (44998 <_ZdlPv@@Base+0x11a8>)
   4490c:	adds	r0, #1
   4490e:	mov	r8, r0
   44910:	ldr.w	lr, [r6, r3]
   44914:	ldrb.w	r9, [r8]
   44918:	mov	r1, r8
   4491a:	movs	r2, #0
   4491c:	mov	r3, r9
   4491e:	b.n	44938 <_ZdlPv@@Base+0x1148>
   44920:	add.w	r2, sl, r2, lsl #4
   44924:	cmp.w	r2, #1114112	; 0x110000
   44928:	add.w	r4, r1, #1
   4492c:	bge.n	44962 <_ZdlPv@@Base+0x1172>
   4492e:	ldrb	r3, [r1, #1]
   44930:	cbz	r3, 44968 <_ZdlPv@@Base+0x1178>
   44932:	cmp	r3, #95	; 0x5f
   44934:	beq.n	44968 <_ZdlPv@@Base+0x1178>
   44936:	mov	r1, r4
   44938:	ldrb.w	r4, [lr, r3]
   4493c:	sub.w	r7, r3, #55	; 0x37
   44940:	ldr	r5, [pc, #88]	; (4499c <_ZdlPv@@Base+0x11ac>)
   44942:	sub.w	sl, r3, #48	; 0x30
   44946:	ldr.w	ip, [pc, #88]	; 449a0 <_ZdlPv@@Base+0x11b0>
   4494a:	cbz	r4, 44962 <_ZdlPv@@Base+0x1172>
   4494c:	ldr	r4, [r6, r5]
   4494e:	ldrb	r4, [r4, r3]
   44950:	cmp	r4, #0
   44952:	bne.n	44920 <_ZdlPv@@Base+0x1130>
   44954:	ldr.w	r4, [r6, ip]
   44958:	add.w	r2, r7, r2, lsl #4
   4495c:	ldrb	r3, [r4, r3]
   4495e:	cmp	r3, #0
   44960:	bne.n	44924 <_ZdlPv@@Base+0x1134>
   44962:	movs	r0, #0
   44964:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   44968:	sub.w	r5, r2, #55296	; 0xd800
   4496c:	cmp.w	r5, #2048	; 0x800
   44970:	bcc.n	44962 <_ZdlPv@@Base+0x1172>
   44972:	cmp.w	r2, #65536	; 0x10000
   44976:	blt.n	44988 <_ZdlPv@@Base+0x1198>
   44978:	cmp.w	r9, #48	; 0x30
   4497c:	beq.n	44962 <_ZdlPv@@Base+0x1172>
   4497e:	cmp	r3, #0
   44980:	beq.n	44964 <_ZdlPv@@Base+0x1174>
   44982:	add.w	r8, r1, #2
   44986:	b.n	44914 <_ZdlPv@@Base+0x1124>
   44988:	sub.w	r8, r4, r8
   4498c:	cmp.w	r8, #4
   44990:	beq.n	4497e <_ZdlPv@@Base+0x118e>
   44992:	b.n	44962 <_ZdlPv@@Base+0x1172>
   44994:	str	r3, [sp, #872]	; 0x368
   44996:	movs	r2, r0
   44998:	lsls	r4, r7, #10
   4499a:	movs	r0, r0
   4499c:	lsls	r4, r2, #9
   4499e:	movs	r0, r0
   449a0:	lsls	r0, r7, #8
   449a2:	movs	r0, r0
   449a4:	push	{r3, r4, r5, lr}
   449a6:	mov	r5, r0
   449a8:	ldr	r3, [r0, #4]
   449aa:	cbz	r3, 449c0 <_ZdlPv@@Base+0x11d0>
   449ac:	movs	r4, #0
   449ae:	ldr	r3, [r5, #0]
   449b0:	ldr.w	r0, [r3, r4, lsl #3]
   449b4:	adds	r4, #1
   449b6:	blx	12094 <free@plt+0x4>
   449ba:	ldr	r3, [r5, #4]
   449bc:	cmp	r3, r4
   449be:	bhi.n	449ae <_ZdlPv@@Base+0x11be>
   449c0:	ldr	r0, [r5, #0]
   449c2:	cbz	r0, 449c8 <_ZdlPv@@Base+0x11d8>
   449c4:	blx	12250 <_ZdaPv@plt+0x4>
   449c8:	mov	r0, r5
   449ca:	pop	{r3, r4, r5, pc}
   449cc:	movs	r2, #0
   449ce:	strd	r2, r2, [r0]
   449d2:	bx	lr
   449d4:	push	{r4, lr}
   449d6:	mov	r4, r0
   449d8:	movs	r3, #17
   449da:	movs	r0, #136	; 0x88
   449dc:	str	r3, [r4, #4]
   449de:	blx	12120 <_Znaj@plt+0x4>
   449e2:	movs	r2, #0
   449e4:	add.w	r1, r0, #136	; 0x88
   449e8:	mov	r3, r0
   449ea:	strd	r2, r2, [r3]
   449ee:	adds	r3, #8
   449f0:	cmp	r1, r3
   449f2:	bne.n	449ea <_ZdlPv@@Base+0x11fa>
   449f4:	str	r0, [r4, #0]
   449f6:	mov	r0, r4
   449f8:	str	r2, [r4, #8]
   449fa:	pop	{r4, pc}
   449fc:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44a00:	mov	r9, r0
   44a02:	sub	sp, #12
   44a04:	mov	sl, r2
   44a06:	mov	r6, r1
   44a08:	cmp	r1, #0
   44a0a:	beq.n	44ac0 <_ZdlPv@@Base+0x12d0>
   44a0c:	mov	r0, r6
   44a0e:	bl	43a3c <_ZdlPv@@Base+0x24c>
   44a12:	ldr.w	r8, [r9, #4]
   44a16:	mov	r1, r8
   44a18:	str	r0, [sp, #4]
   44a1a:	blx	120c8 <__aeabi_uidivmod@plt>
   44a1e:	ldr.w	r5, [r9]
   44a22:	ldr.w	fp, [r5, r1, lsl #3]
   44a26:	lsls	r2, r1, #3
   44a28:	adds	r7, r5, r2
   44a2a:	mov	r4, r1
   44a2c:	cmp.w	fp, #0
   44a30:	bne.n	44a46 <_ZdlPv@@Base+0x1256>
   44a32:	b.n	44a64 <_ZdlPv@@Base+0x1274>
   44a34:	add.w	r4, r8, #4294967295	; 0xffffffff
   44a38:	ldr.w	fp, [r5, r4, lsl #3]
   44a3c:	lsls	r2, r4, #3
   44a3e:	adds	r7, r5, r2
   44a40:	cmp.w	fp, #0
   44a44:	beq.n	44a64 <_ZdlPv@@Base+0x1274>
   44a46:	mov	r1, r6
   44a48:	mov	r0, fp
   44a4a:	blx	1235c <strcmp@plt>
   44a4e:	cbz	r0, 44ab4 <_ZdlPv@@Base+0x12c4>
   44a50:	cmp	r4, #0
   44a52:	beq.n	44a34 <_ZdlPv@@Base+0x1244>
   44a54:	subs	r4, #1
   44a56:	ldr.w	fp, [r5, r4, lsl #3]
   44a5a:	lsls	r2, r4, #3
   44a5c:	adds	r7, r5, r2
   44a5e:	cmp.w	fp, #0
   44a62:	bne.n	44a46 <_ZdlPv@@Base+0x1256>
   44a64:	cmp.w	sl, #0
   44a68:	beq.w	44ba4 <_ZdlPv@@Base+0x13b4>
   44a6c:	ldr.w	r3, [r9, #8]
   44a70:	cmp.w	r8, r3, lsl #2
   44a74:	it	hi
   44a76:	movhi	r4, r2
   44a78:	bls.n	44acc <_ZdlPv@@Base+0x12dc>
   44a7a:	mov	r0, r6
   44a7c:	blx	12300 <strlen@plt>
   44a80:	adds	r2, r0, #1
   44a82:	str	r2, [sp, #4]
   44a84:	mov	r0, r2
   44a86:	blx	122f4 <malloc@plt>
   44a8a:	ldr	r2, [sp, #4]
   44a8c:	mov	r1, r6
   44a8e:	mov	fp, r0
   44a90:	blx	122dc <memcpy@plt>
   44a94:	ldr.w	r1, [r9]
   44a98:	ldr.w	r2, [r9, #8]
   44a9c:	adds	r0, r1, r4
   44a9e:	str.w	fp, [r1, r4]
   44aa2:	adds	r2, #1
   44aa4:	str.w	sl, [r0, #4]
   44aa8:	str.w	r2, [r9, #8]
   44aac:	mov	r0, fp
   44aae:	add	sp, #12
   44ab0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44ab4:	mov	r0, fp
   44ab6:	str.w	sl, [r7, #4]
   44aba:	add	sp, #12
   44abc:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44ac0:	ldr	r1, [pc, #228]	; (44ba8 <_ZdlPv@@Base+0x13b8>)
   44ac2:	movs	r0, #31
   44ac4:	add	r1, pc
   44ac6:	bl	3f410 <__printf_chk@plt+0x2cfe0>
   44aca:	b.n	44a0c <_ZdlPv@@Base+0x121c>
   44acc:	mov	r0, r8
   44ace:	bl	43a78 <_ZdlPv@@Base+0x288>
   44ad2:	cmp.w	r0, #268435456	; 0x10000000
   44ad6:	mov	r4, r0
   44ad8:	str.w	r0, [r9, #4]
   44adc:	ite	cc
   44ade:	lslcc	r0, r0, #3
   44ae0:	movcs.w	r0, #4294967295	; 0xffffffff
   44ae4:	blx	12120 <_Znaj@plt+0x4>
   44ae8:	subs	r2, r4, #1
   44aea:	it	pl
   44aec:	movpl	r1, #0
   44aee:	mov	r7, r0
   44af0:	it	pl
   44af2:	movpl	r3, r0
   44af4:	bmi.n	44b04 <_ZdlPv@@Base+0x1314>
   44af6:	subs	r2, #1
   44af8:	strd	r1, r1, [r3]
   44afc:	adds	r0, r2, #1
   44afe:	add.w	r3, r3, #8
   44b02:	bne.n	44af6 <_ZdlPv@@Base+0x1306>
   44b04:	str.w	r7, [r9]
   44b08:	cmp.w	r8, #0
   44b0c:	beq.n	44b6a <_ZdlPv@@Base+0x137a>
   44b0e:	add.w	r8, r5, r8, lsl #3
   44b12:	mov	r4, r5
   44b14:	b.n	44b20 <_ZdlPv@@Base+0x1330>
   44b16:	blx	12094 <free@plt+0x4>
   44b1a:	adds	r4, #8
   44b1c:	cmp	r8, r4
   44b1e:	beq.n	44b66 <_ZdlPv@@Base+0x1376>
   44b20:	ldr	r0, [r4, #0]
   44b22:	cmp	r0, #0
   44b24:	beq.n	44b1a <_ZdlPv@@Base+0x132a>
   44b26:	ldr	r3, [r4, #4]
   44b28:	cmp	r3, #0
   44b2a:	beq.n	44b16 <_ZdlPv@@Base+0x1326>
   44b2c:	bl	43a3c <_ZdlPv@@Base+0x24c>
   44b30:	ldr.w	r7, [r9, #4]
   44b34:	mov	r1, r7
   44b36:	blx	120c8 <__aeabi_uidivmod@plt>
   44b3a:	ldr.w	r2, [r9]
   44b3e:	ldr.w	r3, [r2, r1, lsl #3]
   44b42:	add.w	r0, r2, r1, lsl #3
   44b46:	cbz	r3, 44b58 <_ZdlPv@@Base+0x1368>
   44b48:	cbnz	r1, 44b9c <_ZdlPv@@Base+0x13ac>
   44b4a:	subs	r1, r7, #1
   44b4c:	ldr.w	r3, [r2, r1, lsl #3]
   44b50:	add.w	r0, r2, r1, lsl #3
   44b54:	cmp	r3, #0
   44b56:	bne.n	44b48 <_ZdlPv@@Base+0x1358>
   44b58:	ldrd	r2, r3, [r4]
   44b5c:	adds	r4, #8
   44b5e:	cmp	r8, r4
   44b60:	strd	r2, r3, [r0]
   44b64:	bne.n	44b20 <_ZdlPv@@Base+0x1330>
   44b66:	ldr.w	r7, [r9]
   44b6a:	ldr.w	r8, [r9, #4]
   44b6e:	ldr	r0, [sp, #4]
   44b70:	mov	r1, r8
   44b72:	blx	120c8 <__aeabi_uidivmod@plt>
   44b76:	ldr.w	r3, [r7, r1, lsl #3]
   44b7a:	lsls	r4, r1, #3
   44b7c:	cbz	r3, 44b8e <_ZdlPv@@Base+0x139e>
   44b7e:	cbnz	r1, 44ba0 <_ZdlPv@@Base+0x13b0>
   44b80:	add.w	r1, r8, #4294967295	; 0xffffffff
   44b84:	ldr.w	r3, [r7, r1, lsl #3]
   44b88:	lsls	r4, r1, #3
   44b8a:	cmp	r3, #0
   44b8c:	bne.n	44b7e <_ZdlPv@@Base+0x138e>
   44b8e:	cmp	r5, #0
   44b90:	beq.w	44a7a <_ZdlPv@@Base+0x128a>
   44b94:	mov	r0, r5
   44b96:	blx	12250 <_ZdaPv@plt+0x4>
   44b9a:	b.n	44a7a <_ZdlPv@@Base+0x128a>
   44b9c:	subs	r1, #1
   44b9e:	b.n	44b4c <_ZdlPv@@Base+0x135c>
   44ba0:	subs	r1, #1
   44ba2:	b.n	44b84 <_ZdlPv@@Base+0x1394>
   44ba4:	mov	fp, sl
   44ba6:	b.n	44aac <_ZdlPv@@Base+0x12bc>
   44ba8:	ldrb	r4, [r5, #14]
   44baa:	movs	r0, r0
   44bac:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   44bb0:	mov	r4, r0
   44bb2:	mov	r6, r1
   44bb4:	cbz	r1, 44c08 <_ZdlPv@@Base+0x1418>
   44bb6:	mov	r0, r6
   44bb8:	bl	43a3c <_ZdlPv@@Base+0x24c>
   44bbc:	ldr.w	r8, [r4, #4]
   44bc0:	mov	r1, r8
   44bc2:	blx	120c8 <__aeabi_uidivmod@plt>
   44bc6:	ldr	r5, [r4, #0]
   44bc8:	ldr.w	r0, [r5, r1, lsl #3]
   44bcc:	add.w	r7, r5, r1, lsl #3
   44bd0:	mov	r4, r1
   44bd2:	cbnz	r0, 44be4 <_ZdlPv@@Base+0x13f4>
   44bd4:	b.n	44bfe <_ZdlPv@@Base+0x140e>
   44bd6:	add.w	r4, r8, #4294967295	; 0xffffffff
   44bda:	ldr.w	r0, [r5, r4, lsl #3]
   44bde:	add.w	r7, r5, r4, lsl #3
   44be2:	cbz	r0, 44bfe <_ZdlPv@@Base+0x140e>
   44be4:	mov	r1, r6
   44be6:	blx	1235c <strcmp@plt>
   44bea:	cbz	r0, 44c02 <_ZdlPv@@Base+0x1412>
   44bec:	cmp	r4, #0
   44bee:	beq.n	44bd6 <_ZdlPv@@Base+0x13e6>
   44bf0:	subs	r4, #1
   44bf2:	ldr.w	r0, [r5, r4, lsl #3]
   44bf6:	add.w	r7, r5, r4, lsl #3
   44bfa:	cmp	r0, #0
   44bfc:	bne.n	44be4 <_ZdlPv@@Base+0x13f4>
   44bfe:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   44c02:	ldr	r0, [r7, #4]
   44c04:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   44c08:	ldr	r1, [pc, #8]	; (44c14 <_ZdlPv@@Base+0x1424>)
   44c0a:	movs	r0, #31
   44c0c:	add	r1, pc
   44c0e:	bl	3f410 <__printf_chk@plt+0x2cfe0>
   44c12:	b.n	44bb6 <_ZdlPv@@Base+0x13c6>
   44c14:	ldrb	r4, [r4, #9]
   44c16:	movs	r0, r0
   44c18:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   44c1c:	mov	r9, r1
   44c1e:	ldr	r7, [r1, #0]
   44c20:	mov	r4, r0
   44c22:	cbz	r7, 44c82 <_ZdlPv@@Base+0x1492>
   44c24:	mov	r0, r7
   44c26:	bl	43a3c <_ZdlPv@@Base+0x24c>
   44c2a:	ldr.w	r8, [r4, #4]
   44c2e:	mov	r1, r8
   44c30:	blx	120c8 <__aeabi_uidivmod@plt>
   44c34:	ldr	r6, [r4, #0]
   44c36:	ldr.w	r5, [r6, r1, lsl #3]
   44c3a:	add.w	sl, r6, r1, lsl #3
   44c3e:	mov	r4, r1
   44c40:	cbnz	r5, 44c52 <_ZdlPv@@Base+0x1462>
   44c42:	b.n	44c6e <_ZdlPv@@Base+0x147e>
   44c44:	add.w	r4, r8, #4294967295	; 0xffffffff
   44c48:	ldr.w	r5, [r6, r4, lsl #3]
   44c4c:	add.w	sl, r6, r4, lsl #3
   44c50:	cbz	r5, 44c6e <_ZdlPv@@Base+0x147e>
   44c52:	mov	r1, r7
   44c54:	mov	r0, r5
   44c56:	blx	1235c <strcmp@plt>
   44c5a:	cbz	r0, 44c74 <_ZdlPv@@Base+0x1484>
   44c5c:	cmp	r4, #0
   44c5e:	beq.n	44c44 <_ZdlPv@@Base+0x1454>
   44c60:	subs	r4, #1
   44c62:	ldr.w	r5, [r6, r4, lsl #3]
   44c66:	add.w	sl, r6, r4, lsl #3
   44c6a:	cmp	r5, #0
   44c6c:	bne.n	44c52 <_ZdlPv@@Base+0x1462>
   44c6e:	mov	r0, r5
   44c70:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   44c74:	str.w	r5, [r9]
   44c78:	ldr.w	r5, [sl, #4]
   44c7c:	mov	r0, r5
   44c7e:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   44c82:	ldr	r1, [pc, #12]	; (44c90 <_ZdlPv@@Base+0x14a0>)
   44c84:	movs	r0, #31
   44c86:	add	r1, pc
   44c88:	bl	3f410 <__printf_chk@plt+0x2cfe0>
   44c8c:	b.n	44c24 <_ZdlPv@@Base+0x1434>
   44c8e:	nop
   44c90:	ldrb	r2, [r5, #7]
   44c92:	movs	r0, r0
   44c94:	movs	r2, #0
   44c96:	strd	r1, r2, [r0]
   44c9a:	bx	lr
   44c9c:	push	{r4, r5, r6, r7}
   44c9e:	mov	r6, r0
   44ca0:	ldr	r0, [r0, #0]
   44ca2:	ldr	r3, [r6, #4]
   44ca4:	ldrd	r0, r7, [r0]
   44ca8:	cmp	r3, r7
   44caa:	it	cc
   44cac:	addcc.w	r5, r0, r3, lsl #3
   44cb0:	bcc.n	44cbe <_ZdlPv@@Base+0x14ce>
   44cb2:	b.n	44cd6 <_ZdlPv@@Base+0x14e6>
   44cb4:	cmp	r7, r3
   44cb6:	add.w	r5, r5, #8
   44cba:	str	r3, [r6, #4]
   44cbc:	beq.n	44cd6 <_ZdlPv@@Base+0x14e6>
   44cbe:	ldr.w	r4, [r0, r3, lsl #3]
   44cc2:	adds	r3, #1
   44cc4:	cmp	r4, #0
   44cc6:	beq.n	44cb4 <_ZdlPv@@Base+0x14c4>
   44cc8:	ldr	r5, [r5, #4]
   44cca:	movs	r0, #1
   44ccc:	str	r4, [r1, #0]
   44cce:	str	r5, [r2, #0]
   44cd0:	str	r3, [r6, #4]
   44cd2:	pop	{r4, r5, r6, r7}
   44cd4:	bx	lr
   44cd6:	movs	r0, #0
   44cd8:	pop	{r4, r5, r6, r7}
   44cda:	bx	lr
   44cdc:	push	{r3, r4, r5, r6, r7, lr}
   44cde:	mov	r7, r0
   44ce0:	ldr	r4, [pc, #40]	; (44d0c <_ZdlPv@@Base+0x151c>)
   44ce2:	ldr	r6, [pc, #44]	; (44d10 <_ZdlPv@@Base+0x1520>)
   44ce4:	add	r4, pc
   44ce6:	add	r6, pc
   44ce8:	add.w	r5, r4, #3104	; 0xc20
   44cec:	movs	r0, #4
   44cee:	blx	12120 <_Znaj@plt+0x4>
   44cf2:	ldr	r3, [r4, #4]
   44cf4:	ldr.w	r1, [r4], #8
   44cf8:	mov	r2, r0
   44cfa:	mov	r0, r6
   44cfc:	str	r3, [r2, #0]
   44cfe:	bl	449fc <_ZdlPv@@Base+0x120c>
   44d02:	cmp	r4, r5
   44d04:	bne.n	44cec <_ZdlPv@@Base+0x14fc>
   44d06:	mov	r0, r7
   44d08:	pop	{r3, r4, r5, r6, r7, pc}
   44d0a:	nop
   44d0c:	add	r2, pc, #160	; (adr r2, 44db0 <_ZdlPv@@Base+0x15c0>)
   44d0e:	movs	r2, r0
   44d10:	cmp	r7, #182	; 0xb6
   44d12:	movs	r3, r0
   44d14:	mov	r1, r0
   44d16:	ldr	r0, [pc, #16]	; (44d28 <_ZdlPv@@Base+0x1538>)
   44d18:	push	{r3, lr}
   44d1a:	add	r0, pc
   44d1c:	bl	44bac <_ZdlPv@@Base+0x13bc>
   44d20:	cbz	r0, 44d24 <_ZdlPv@@Base+0x1534>
   44d22:	ldr	r0, [r0, #0]
   44d24:	pop	{r3, pc}
   44d26:	nop
   44d28:	cmp	r7, #130	; 0x82
   44d2a:	movs	r3, r0
   44d2c:	push	{r3, r4, r5, lr}
   44d2e:	mov	r5, r0
   44d30:	ldr	r3, [r0, #4]
   44d32:	cbz	r3, 44d48 <_ZdlPv@@Base+0x1558>
   44d34:	movs	r4, #0
   44d36:	ldr	r3, [r5, #0]
   44d38:	ldr.w	r0, [r3, r4, lsl #3]
   44d3c:	adds	r4, #1
   44d3e:	blx	12094 <free@plt+0x4>
   44d42:	ldr	r3, [r5, #4]
   44d44:	cmp	r3, r4
   44d46:	bhi.n	44d36 <_ZdlPv@@Base+0x1546>
   44d48:	ldr	r0, [r5, #0]
   44d4a:	cbz	r0, 44d50 <_ZdlPv@@Base+0x1560>
   44d4c:	blx	12250 <_ZdaPv@plt+0x4>
   44d50:	mov	r0, r5
   44d52:	pop	{r3, r4, r5, pc}
   44d54:	movs	r2, #0
   44d56:	strd	r2, r2, [r0]
   44d5a:	bx	lr
   44d5c:	push	{r4, lr}
   44d5e:	mov	r4, r0
   44d60:	movs	r3, #17
   44d62:	movs	r0, #136	; 0x88
   44d64:	str	r3, [r4, #4]
   44d66:	blx	12120 <_Znaj@plt+0x4>
   44d6a:	movs	r2, #0
   44d6c:	add.w	r1, r0, #136	; 0x88
   44d70:	mov	r3, r0
   44d72:	strd	r2, r2, [r3]
   44d76:	adds	r3, #8
   44d78:	cmp	r1, r3
   44d7a:	bne.n	44d72 <_ZdlPv@@Base+0x1582>
   44d7c:	str	r0, [r4, #0]
   44d7e:	mov	r0, r4
   44d80:	str	r2, [r4, #8]
   44d82:	pop	{r4, pc}
   44d84:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44d88:	mov	r9, r0
   44d8a:	sub	sp, #12
   44d8c:	mov	sl, r2
   44d8e:	mov	r6, r1
   44d90:	cmp	r1, #0
   44d92:	beq.n	44e48 <_ZdlPv@@Base+0x1658>
   44d94:	mov	r0, r6
   44d96:	bl	43a3c <_ZdlPv@@Base+0x24c>
   44d9a:	ldr.w	r8, [r9, #4]
   44d9e:	mov	r1, r8
   44da0:	str	r0, [sp, #4]
   44da2:	blx	120c8 <__aeabi_uidivmod@plt>
   44da6:	ldr.w	r5, [r9]
   44daa:	ldr.w	fp, [r5, r1, lsl #3]
   44dae:	lsls	r2, r1, #3
   44db0:	adds	r7, r5, r2
   44db2:	mov	r4, r1
   44db4:	cmp.w	fp, #0
   44db8:	bne.n	44dce <_ZdlPv@@Base+0x15de>
   44dba:	b.n	44dec <_ZdlPv@@Base+0x15fc>
   44dbc:	add.w	r4, r8, #4294967295	; 0xffffffff
   44dc0:	ldr.w	fp, [r5, r4, lsl #3]
   44dc4:	lsls	r2, r4, #3
   44dc6:	adds	r7, r5, r2
   44dc8:	cmp.w	fp, #0
   44dcc:	beq.n	44dec <_ZdlPv@@Base+0x15fc>
   44dce:	mov	r1, r6
   44dd0:	mov	r0, fp
   44dd2:	blx	1235c <strcmp@plt>
   44dd6:	cbz	r0, 44e3c <_ZdlPv@@Base+0x164c>
   44dd8:	cmp	r4, #0
   44dda:	beq.n	44dbc <_ZdlPv@@Base+0x15cc>
   44ddc:	subs	r4, #1
   44dde:	ldr.w	fp, [r5, r4, lsl #3]
   44de2:	lsls	r2, r4, #3
   44de4:	adds	r7, r5, r2
   44de6:	cmp.w	fp, #0
   44dea:	bne.n	44dce <_ZdlPv@@Base+0x15de>
   44dec:	cmp.w	sl, #0
   44df0:	beq.w	44f2c <_ZdlPv@@Base+0x173c>
   44df4:	ldr.w	r3, [r9, #8]
   44df8:	cmp.w	r8, r3, lsl #2
   44dfc:	it	hi
   44dfe:	movhi	r4, r2
   44e00:	bls.n	44e54 <_ZdlPv@@Base+0x1664>
   44e02:	mov	r0, r6
   44e04:	blx	12300 <strlen@plt>
   44e08:	adds	r2, r0, #1
   44e0a:	str	r2, [sp, #4]
   44e0c:	mov	r0, r2
   44e0e:	blx	122f4 <malloc@plt>
   44e12:	ldr	r2, [sp, #4]
   44e14:	mov	r1, r6
   44e16:	mov	fp, r0
   44e18:	blx	122dc <memcpy@plt>
   44e1c:	ldr.w	r1, [r9]
   44e20:	ldr.w	r2, [r9, #8]
   44e24:	adds	r0, r1, r4
   44e26:	str.w	fp, [r1, r4]
   44e2a:	adds	r2, #1
   44e2c:	str.w	sl, [r0, #4]
   44e30:	str.w	r2, [r9, #8]
   44e34:	mov	r0, fp
   44e36:	add	sp, #12
   44e38:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44e3c:	mov	r0, fp
   44e3e:	str.w	sl, [r7, #4]
   44e42:	add	sp, #12
   44e44:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44e48:	ldr	r1, [pc, #228]	; (44f30 <_ZdlPv@@Base+0x1740>)
   44e4a:	movs	r0, #35	; 0x23
   44e4c:	add	r1, pc
   44e4e:	bl	3f410 <__printf_chk@plt+0x2cfe0>
   44e52:	b.n	44d94 <_ZdlPv@@Base+0x15a4>
   44e54:	mov	r0, r8
   44e56:	bl	43a78 <_ZdlPv@@Base+0x288>
   44e5a:	cmp.w	r0, #268435456	; 0x10000000
   44e5e:	mov	r4, r0
   44e60:	str.w	r0, [r9, #4]
   44e64:	ite	cc
   44e66:	lslcc	r0, r0, #3
   44e68:	movcs.w	r0, #4294967295	; 0xffffffff
   44e6c:	blx	12120 <_Znaj@plt+0x4>
   44e70:	subs	r2, r4, #1
   44e72:	it	pl
   44e74:	movpl	r1, #0
   44e76:	mov	r7, r0
   44e78:	it	pl
   44e7a:	movpl	r3, r0
   44e7c:	bmi.n	44e8c <_ZdlPv@@Base+0x169c>
   44e7e:	subs	r2, #1
   44e80:	strd	r1, r1, [r3]
   44e84:	adds	r0, r2, #1
   44e86:	add.w	r3, r3, #8
   44e8a:	bne.n	44e7e <_ZdlPv@@Base+0x168e>
   44e8c:	str.w	r7, [r9]
   44e90:	cmp.w	r8, #0
   44e94:	beq.n	44ef2 <_ZdlPv@@Base+0x1702>
   44e96:	add.w	r8, r5, r8, lsl #3
   44e9a:	mov	r4, r5
   44e9c:	b.n	44ea8 <_ZdlPv@@Base+0x16b8>
   44e9e:	blx	12094 <free@plt+0x4>
   44ea2:	adds	r4, #8
   44ea4:	cmp	r8, r4
   44ea6:	beq.n	44eee <_ZdlPv@@Base+0x16fe>
   44ea8:	ldr	r0, [r4, #0]
   44eaa:	cmp	r0, #0
   44eac:	beq.n	44ea2 <_ZdlPv@@Base+0x16b2>
   44eae:	ldr	r3, [r4, #4]
   44eb0:	cmp	r3, #0
   44eb2:	beq.n	44e9e <_ZdlPv@@Base+0x16ae>
   44eb4:	bl	43a3c <_ZdlPv@@Base+0x24c>
   44eb8:	ldr.w	r7, [r9, #4]
   44ebc:	mov	r1, r7
   44ebe:	blx	120c8 <__aeabi_uidivmod@plt>
   44ec2:	ldr.w	r2, [r9]
   44ec6:	ldr.w	r3, [r2, r1, lsl #3]
   44eca:	add.w	r0, r2, r1, lsl #3
   44ece:	cbz	r3, 44ee0 <_ZdlPv@@Base+0x16f0>
   44ed0:	cbnz	r1, 44f24 <_ZdlPv@@Base+0x1734>
   44ed2:	subs	r1, r7, #1
   44ed4:	ldr.w	r3, [r2, r1, lsl #3]
   44ed8:	add.w	r0, r2, r1, lsl #3
   44edc:	cmp	r3, #0
   44ede:	bne.n	44ed0 <_ZdlPv@@Base+0x16e0>
   44ee0:	ldrd	r2, r3, [r4]
   44ee4:	adds	r4, #8
   44ee6:	cmp	r8, r4
   44ee8:	strd	r2, r3, [r0]
   44eec:	bne.n	44ea8 <_ZdlPv@@Base+0x16b8>
   44eee:	ldr.w	r7, [r9]
   44ef2:	ldr.w	r8, [r9, #4]
   44ef6:	ldr	r0, [sp, #4]
   44ef8:	mov	r1, r8
   44efa:	blx	120c8 <__aeabi_uidivmod@plt>
   44efe:	ldr.w	r3, [r7, r1, lsl #3]
   44f02:	lsls	r4, r1, #3
   44f04:	cbz	r3, 44f16 <_ZdlPv@@Base+0x1726>
   44f06:	cbnz	r1, 44f28 <_ZdlPv@@Base+0x1738>
   44f08:	add.w	r1, r8, #4294967295	; 0xffffffff
   44f0c:	ldr.w	r3, [r7, r1, lsl #3]
   44f10:	lsls	r4, r1, #3
   44f12:	cmp	r3, #0
   44f14:	bne.n	44f06 <_ZdlPv@@Base+0x1716>
   44f16:	cmp	r5, #0
   44f18:	beq.w	44e02 <_ZdlPv@@Base+0x1612>
   44f1c:	mov	r0, r5
   44f1e:	blx	12250 <_ZdaPv@plt+0x4>
   44f22:	b.n	44e02 <_ZdlPv@@Base+0x1612>
   44f24:	subs	r1, #1
   44f26:	b.n	44ed4 <_ZdlPv@@Base+0x16e4>
   44f28:	subs	r1, #1
   44f2a:	b.n	44f0c <_ZdlPv@@Base+0x171c>
   44f2c:	mov	fp, sl
   44f2e:	b.n	44e34 <_ZdlPv@@Base+0x1644>
   44f30:	ldrb	r0, [r3, #13]
   44f32:	movs	r0, r0
   44f34:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   44f38:	mov	r4, r0
   44f3a:	mov	r6, r1
   44f3c:	cbz	r1, 44f90 <_ZdlPv@@Base+0x17a0>
   44f3e:	mov	r0, r6
   44f40:	bl	43a3c <_ZdlPv@@Base+0x24c>
   44f44:	ldr.w	r8, [r4, #4]
   44f48:	mov	r1, r8
   44f4a:	blx	120c8 <__aeabi_uidivmod@plt>
   44f4e:	ldr	r5, [r4, #0]
   44f50:	ldr.w	r0, [r5, r1, lsl #3]
   44f54:	add.w	r7, r5, r1, lsl #3
   44f58:	mov	r4, r1
   44f5a:	cbnz	r0, 44f6c <_ZdlPv@@Base+0x177c>
   44f5c:	b.n	44f86 <_ZdlPv@@Base+0x1796>
   44f5e:	add.w	r4, r8, #4294967295	; 0xffffffff
   44f62:	ldr.w	r0, [r5, r4, lsl #3]
   44f66:	add.w	r7, r5, r4, lsl #3
   44f6a:	cbz	r0, 44f86 <_ZdlPv@@Base+0x1796>
   44f6c:	mov	r1, r6
   44f6e:	blx	1235c <strcmp@plt>
   44f72:	cbz	r0, 44f8a <_ZdlPv@@Base+0x179a>
   44f74:	cmp	r4, #0
   44f76:	beq.n	44f5e <_ZdlPv@@Base+0x176e>
   44f78:	subs	r4, #1
   44f7a:	ldr.w	r0, [r5, r4, lsl #3]
   44f7e:	add.w	r7, r5, r4, lsl #3
   44f82:	cmp	r0, #0
   44f84:	bne.n	44f6c <_ZdlPv@@Base+0x177c>
   44f86:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   44f8a:	ldr	r0, [r7, #4]
   44f8c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   44f90:	ldr	r1, [pc, #8]	; (44f9c <_ZdlPv@@Base+0x17ac>)
   44f92:	movs	r0, #35	; 0x23
   44f94:	add	r1, pc
   44f96:	bl	3f410 <__printf_chk@plt+0x2cfe0>
   44f9a:	b.n	44f3e <_ZdlPv@@Base+0x174e>
   44f9c:	ldrb	r0, [r2, #8]
   44f9e:	movs	r0, r0
   44fa0:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   44fa4:	mov	r9, r1
   44fa6:	ldr	r7, [r1, #0]
   44fa8:	mov	r4, r0
   44faa:	cbz	r7, 4500a <_ZdlPv@@Base+0x181a>
   44fac:	mov	r0, r7
   44fae:	bl	43a3c <_ZdlPv@@Base+0x24c>
   44fb2:	ldr.w	r8, [r4, #4]
   44fb6:	mov	r1, r8
   44fb8:	blx	120c8 <__aeabi_uidivmod@plt>
   44fbc:	ldr	r6, [r4, #0]
   44fbe:	ldr.w	r5, [r6, r1, lsl #3]
   44fc2:	add.w	sl, r6, r1, lsl #3
   44fc6:	mov	r4, r1
   44fc8:	cbnz	r5, 44fda <_ZdlPv@@Base+0x17ea>
   44fca:	b.n	44ff6 <_ZdlPv@@Base+0x1806>
   44fcc:	add.w	r4, r8, #4294967295	; 0xffffffff
   44fd0:	ldr.w	r5, [r6, r4, lsl #3]
   44fd4:	add.w	sl, r6, r4, lsl #3
   44fd8:	cbz	r5, 44ff6 <_ZdlPv@@Base+0x1806>
   44fda:	mov	r1, r7
   44fdc:	mov	r0, r5
   44fde:	blx	1235c <strcmp@plt>
   44fe2:	cbz	r0, 44ffc <_ZdlPv@@Base+0x180c>
   44fe4:	cmp	r4, #0
   44fe6:	beq.n	44fcc <_ZdlPv@@Base+0x17dc>
   44fe8:	subs	r4, #1
   44fea:	ldr.w	r5, [r6, r4, lsl #3]
   44fee:	add.w	sl, r6, r4, lsl #3
   44ff2:	cmp	r5, #0
   44ff4:	bne.n	44fda <_ZdlPv@@Base+0x17ea>
   44ff6:	mov	r0, r5
   44ff8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   44ffc:	str.w	r5, [r9]
   45000:	ldr.w	r5, [sl, #4]
   45004:	mov	r0, r5
   45006:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   4500a:	ldr	r1, [pc, #12]	; (45018 <_ZdlPv@@Base+0x1828>)
   4500c:	movs	r0, #35	; 0x23
   4500e:	add	r1, pc
   45010:	bl	3f410 <__printf_chk@plt+0x2cfe0>
   45014:	b.n	44fac <_ZdlPv@@Base+0x17bc>
   45016:	nop
   45018:	ldrb	r6, [r2, #6]
   4501a:	movs	r0, r0
   4501c:	movs	r2, #0
   4501e:	strd	r1, r2, [r0]
   45022:	bx	lr
   45024:	push	{r4, r5, r6, r7}
   45026:	mov	r6, r0
   45028:	ldr	r0, [r0, #0]
   4502a:	ldr	r3, [r6, #4]
   4502c:	ldrd	r0, r7, [r0]
   45030:	cmp	r3, r7
   45032:	it	cc
   45034:	addcc.w	r5, r0, r3, lsl #3
   45038:	bcc.n	45046 <_ZdlPv@@Base+0x1856>
   4503a:	b.n	4505e <_ZdlPv@@Base+0x186e>
   4503c:	cmp	r7, r3
   4503e:	add.w	r5, r5, #8
   45042:	str	r3, [r6, #4]
   45044:	beq.n	4505e <_ZdlPv@@Base+0x186e>
   45046:	ldr.w	r4, [r0, r3, lsl #3]
   4504a:	adds	r3, #1
   4504c:	cmp	r4, #0
   4504e:	beq.n	4503c <_ZdlPv@@Base+0x184c>
   45050:	ldr	r5, [r5, #4]
   45052:	movs	r0, #1
   45054:	str	r4, [r1, #0]
   45056:	str	r5, [r2, #0]
   45058:	str	r3, [r6, #4]
   4505a:	pop	{r4, r5, r6, r7}
   4505c:	bx	lr
   4505e:	movs	r0, #0
   45060:	pop	{r4, r5, r6, r7}
   45062:	bx	lr
   45064:	push	{r3, r4, r5, r6, r7, lr}
   45066:	mov	r7, r0
   45068:	ldr	r4, [pc, #40]	; (45094 <_ZdlPv@@Base+0x18a4>)
   4506a:	ldr	r6, [pc, #44]	; (45098 <_ZdlPv@@Base+0x18a8>)
   4506c:	add	r4, pc
   4506e:	add.w	r5, r4, #16384	; 0x4000
   45072:	add	r6, pc
   45074:	adds	r5, #96	; 0x60
   45076:	movs	r0, #4
   45078:	blx	12120 <_Znaj@plt+0x4>
   4507c:	ldr	r3, [r4, #4]
   4507e:	ldr.w	r1, [r4], #8
   45082:	mov	r2, r0
   45084:	mov	r0, r6
   45086:	str	r3, [r2, #0]
   45088:	bl	44d84 <_ZdlPv@@Base+0x1594>
   4508c:	cmp	r4, r5
   4508e:	bne.n	45076 <_ZdlPv@@Base+0x1886>
   45090:	mov	r0, r7
   45092:	pop	{r3, r4, r5, r6, r7, pc}
   45094:	add	r2, sp, #768	; 0x300
   45096:	movs	r2, r0
   45098:	cmp	r4, #58	; 0x3a
   4509a:	movs	r3, r0
   4509c:	mov	r1, r0
   4509e:	ldr	r0, [pc, #16]	; (450b0 <_ZdlPv@@Base+0x18c0>)
   450a0:	push	{r3, lr}
   450a2:	add	r0, pc
   450a4:	bl	44f34 <_ZdlPv@@Base+0x1744>
   450a8:	cbz	r0, 450ac <_ZdlPv@@Base+0x18bc>
   450aa:	ldr	r0, [r0, #0]
   450ac:	pop	{r3, pc}
   450ae:	nop
   450b0:	cmp	r4, #10
   450b2:	movs	r3, r0
   450b4:	push	{r1, r2, r3}
   450b6:	ldr.w	ip, [pc, #192]	; 45178 <_ZdlPv@@Base+0x1988>
   450ba:	push	{r4, r5, r6, r7, lr}
   450bc:	sub.w	sp, sp, #2016	; 0x7e0
   450c0:	addw	r3, sp, #2036	; 0x7f4
   450c4:	ldr	r5, [pc, #180]	; (4517c <_ZdlPv@@Base+0x198c>)
   450c6:	add	ip, pc
   450c8:	add	r4, sp, #4
   450ca:	ldr.w	r2, [r3], #4
   450ce:	add	r7, sp, #12
   450d0:	ldr.w	r5, [ip, r5]
   450d4:	mov	r1, r4
   450d6:	mov	r6, r0
   450d8:	mov	r0, r7
   450da:	ldr	r5, [r5, #0]
   450dc:	str.w	r5, [sp, #2012]	; 0x7dc
   450e0:	mov.w	r5, #0
   450e4:	mov.w	r5, #2000	; 0x7d0
   450e8:	str	r3, [sp, #8]
   450ea:	str	r5, [sp, #4]
   450ec:	bl	45190 <_ZdlPv@@Base+0x19a0>
   450f0:	ldr	r4, [r4, #0]
   450f2:	cbz	r0, 45150 <_ZdlPv@@Base+0x1960>
   450f4:	mov	r3, r6
   450f6:	mov	r2, r4
   450f8:	movs	r1, #1
   450fa:	mov	r5, r0
   450fc:	blx	122d0 <fwrite@plt+0x4>
   45100:	cmp	r0, r4
   45102:	bcc.n	45130 <_ZdlPv@@Base+0x1940>
   45104:	cmp	r5, r7
   45106:	beq.n	4510e <_ZdlPv@@Base+0x191e>
   45108:	mov	r0, r5
   4510a:	blx	12094 <free@plt+0x4>
   4510e:	subs	r0, r4, #0
   45110:	blt.n	4515c <_ZdlPv@@Base+0x196c>
   45112:	ldr	r2, [pc, #108]	; (45180 <_ZdlPv@@Base+0x1990>)
   45114:	ldr	r3, [pc, #100]	; (4517c <_ZdlPv@@Base+0x198c>)
   45116:	add	r2, pc
   45118:	ldr	r3, [r2, r3]
   4511a:	ldr	r2, [r3, #0]
   4511c:	ldr.w	r3, [sp, #2012]	; 0x7dc
   45120:	eors	r2, r3
   45122:	bne.n	45172 <_ZdlPv@@Base+0x1982>
   45124:	add.w	sp, sp, #2016	; 0x7e0
   45128:	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   4512c:	add	sp, #12
   4512e:	bx	lr
   45130:	cmp	r5, r7
   45132:	it	eq
   45134:	moveq.w	r0, #4294967295	; 0xffffffff
   45138:	beq.n	45112 <_ZdlPv@@Base+0x1922>
   4513a:	blx	12374 <__errno_location@plt>
   4513e:	mov	r4, r0
   45140:	mov	r0, r5
   45142:	ldr	r5, [r4, #0]
   45144:	blx	12094 <free@plt+0x4>
   45148:	mov.w	r0, #4294967295	; 0xffffffff
   4514c:	str	r5, [r4, #0]
   4514e:	b.n	45112 <_ZdlPv@@Base+0x1922>
   45150:	mov	r0, r6
   45152:	bl	45184 <_ZdlPv@@Base+0x1994>
   45156:	mov.w	r0, #4294967295	; 0xffffffff
   4515a:	b.n	45112 <_ZdlPv@@Base+0x1922>
   4515c:	blx	12374 <__errno_location@plt>
   45160:	movs	r2, #75	; 0x4b
   45162:	mov	r3, r0
   45164:	mov	r0, r6
   45166:	str	r2, [r3, #0]
   45168:	bl	45184 <_ZdlPv@@Base+0x1994>
   4516c:	mov.w	r0, #4294967295	; 0xffffffff
   45170:	b.n	45112 <_ZdlPv@@Base+0x1922>
   45172:	blx	121d8 <__stack_chk_fail@plt>
   45176:	nop
   45178:	ldrh	r2, [r3, #32]
   4517a:	movs	r2, r0
   4517c:	lsls	r4, r7, #5
   4517e:	movs	r0, r0
   45180:	ldrh	r2, [r1, #30]
   45182:	movs	r2, r0
   45184:	ldr	r3, [r0, #0]
   45186:	orr.w	r3, r3, #32
   4518a:	str	r3, [r0, #0]
   4518c:	bx	lr
   4518e:	nop
   45190:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45194:	sub.w	sp, sp, #572	; 0x23c
   45198:	add	r7, sp, #32
   4519a:	mov	r6, r2
   4519c:	add.w	r5, r7, #208	; 0xd0
   451a0:	add.w	r4, r7, #88	; 0x58
   451a4:	str	r5, [r7, #28]
   451a6:	mov	r5, r0
   451a8:	str	r5, [r7, #40]	; 0x28
   451aa:	mov	r0, r2
   451ac:	ldr.w	r5, [pc, #2556]	; 45bac <_ZdlPv@@Base+0x23bc>
   451b0:	str	r4, [r7, #60]	; 0x3c
   451b2:	mov	r4, r1
   451b4:	str	r4, [r7, #20]
   451b6:	mov	r4, r3
   451b8:	ldr.w	r3, [pc, #2548]	; 45bb0 <_ZdlPv@@Base+0x23c0>
   451bc:	add	r5, pc
   451be:	ldr.w	r8, [r7, #60]	; 0x3c
   451c2:	ldr	r1, [r7, #28]
   451c4:	ldr	r3, [r5, r3]
   451c6:	mov	r2, r8
   451c8:	ldr	r3, [r3, #0]
   451ca:	str.w	r3, [r7, #532]	; 0x214
   451ce:	mov.w	r3, #0
   451d2:	bl	45c68 <_ZdlPv@@Base+0x2478>
   451d6:	cmp	r0, #0
   451d8:	blt.w	4563c <_ZdlPv@@Base+0x1e4c>
   451dc:	mov	r0, r4
   451de:	mov	r1, r8
   451e0:	bl	45bb8 <_ZdlPv@@Base+0x23c8>
   451e4:	ldr	r3, [r7, #28]
   451e6:	cmp	r0, #0
   451e8:	blt.w	45a8e <_ZdlPv@@Base+0x229e>
   451ec:	ldr	r2, [r3, #8]
   451ee:	ldr	r3, [r3, #12]
   451f0:	adds	r2, #7
   451f2:	it	cs
   451f4:	movcs.w	r2, #4294967295	; 0xffffffff
   451f8:	adds	r3, r3, r2
   451fa:	bcs.w	45622 <_ZdlPv@@Base+0x1e32>
   451fe:	movs	r0, #6
   45200:	adds	r0, r3, r0
   45202:	bcs.w	45622 <_ZdlPv@@Base+0x1e32>
   45206:	cmp.w	r0, #4000	; 0xfa0
   4520a:	bcc.w	453ac <_ZdlPv@@Base+0x1bbc>
   4520e:	adds	r5, r0, #1
   45210:	beq.w	45622 <_ZdlPv@@Base+0x1e32>
   45214:	blx	122f4 <malloc@plt>
   45218:	str	r0, [r7, #52]	; 0x34
   4521a:	cmp	r0, #0
   4521c:	beq.w	45622 <_ZdlPv@@Base+0x1e32>
   45220:	ldr	r3, [r7, #40]	; 0x28
   45222:	str	r0, [r7, #16]
   45224:	cmp	r3, #0
   45226:	beq.w	453c6 <_ZdlPv@@Base+0x1bd6>
   4522a:	ldr	r3, [r7, #20]
   4522c:	ldr.w	r9, [r3]
   45230:	ldr	r3, [r7, #28]
   45232:	movs	r4, #0
   45234:	ldr	r5, [r7, #40]	; 0x28
   45236:	str	r4, [r7, #24]
   45238:	ldr.w	fp, [r3, #4]
   4523c:	ldr.w	r3, [fp]
   45240:	cmp	r3, r6
   45242:	beq.w	45596 <_ZdlPv@@Base+0x1da6>
   45246:	sub.w	r8, r3, r6
   4524a:	adds.w	sl, r4, r8
   4524e:	it	cs
   45250:	movcs.w	sl, #4294967295	; 0xffffffff
   45254:	cmp	r9, sl
   45256:	bcs.n	452b2 <_ZdlPv@@Base+0x1ac2>
   45258:	cmp.w	r9, #0
   4525c:	beq.w	4560a <_ZdlPv@@Base+0x1e1a>
   45260:	blt.w	455a2 <_ZdlPv@@Base+0x1db2>
   45264:	mov.w	r9, r9, lsl #1
   45268:	cmp	r9, sl
   4526a:	it	cc
   4526c:	movcc	r9, sl
   4526e:	cmp.w	r9, #4294967295	; 0xffffffff
   45272:	beq.w	455a2 <_ZdlPv@@Base+0x1db2>
   45276:	ldr	r2, [r7, #40]	; 0x28
   45278:	subs	r3, r5, r2
   4527a:	cmp	r5, r2
   4527c:	it	ne
   4527e:	cmpne	r5, #0
   45280:	clz	r3, r3
   45284:	mov.w	r3, r3, lsr #5
   45288:	str	r3, [r7, #68]	; 0x44
   4528a:	bne.w	45610 <_ZdlPv@@Base+0x1e20>
   4528e:	mov	r0, r9
   45290:	blx	122f4 <malloc@plt>
   45294:	ldr	r3, [r7, #68]	; 0x44
   45296:	cmp	r0, #0
   45298:	beq.w	455a2 <_ZdlPv@@Base+0x1db2>
   4529c:	cmp	r4, #0
   4529e:	it	eq
   452a0:	moveq	r3, #0
   452a2:	cmp	r3, #0
   452a4:	beq.w	45a8a <_ZdlPv@@Base+0x229a>
   452a8:	mov	r1, r5
   452aa:	mov	r2, r4
   452ac:	mov	r5, r0
   452ae:	blx	122dc <memcpy@plt>
   452b2:	adds	r0, r5, r4
   452b4:	mov	r2, r8
   452b6:	mov	r1, r6
   452b8:	blx	122dc <memcpy@plt>
   452bc:	ldr	r3, [r7, #28]
   452be:	ldr	r2, [r7, #24]
   452c0:	ldr	r3, [r3, #0]
   452c2:	cmp	r3, r2
   452c4:	beq.w	45acc <_ZdlPv@@Base+0x22dc>
   452c8:	ldrb.w	r2, [fp, #36]	; 0x24
   452cc:	ldr.w	r3, [fp, #40]	; 0x28
   452d0:	cmp	r2, #37	; 0x25
   452d2:	beq.w	45514 <_ZdlPv@@Base+0x1d24>
   452d6:	adds	r4, r3, #1
   452d8:	beq.w	45ba8 <_ZdlPv@@Base+0x23b8>
   452dc:	ldr	r1, [r7, #60]	; 0x3c
   452de:	lsls	r3, r3, #4
   452e0:	cmp	r2, #110	; 0x6e
   452e2:	ldr	r6, [r1, #4]
   452e4:	add.w	r1, r6, r3
   452e8:	ldr	r4, [r6, r3]
   452ea:	beq.w	45502 <_ZdlPv@@Base+0x1d12>
   452ee:	ldr.w	r3, [fp, #8]
   452f2:	movs	r2, #37	; 0x25
   452f4:	ldr	r1, [r7, #52]	; 0x34
   452f6:	lsls	r0, r3, #31
   452f8:	strb	r2, [r1, #0]
   452fa:	itete	pl
   452fc:	addpl	r2, r1, #1
   452fe:	ldrmi	r1, [r7, #52]	; 0x34
   45300:	strpl	r2, [r7, #64]	; 0x40
   45302:	addmi	r2, r1, #2
   45304:	ittt	mi
   45306:	strmi	r2, [r7, #64]	; 0x40
   45308:	movmi	r2, #39	; 0x27
   4530a:	strbmi	r2, [r1, #1]
   4530c:	lsls	r1, r3, #30
   4530e:	itttt	mi
   45310:	ldrmi	r2, [r7, #64]	; 0x40
   45312:	movmi	r1, #45	; 0x2d
   45314:	strbmi.w	r1, [r2], #1
   45318:	strmi	r2, [r7, #64]	; 0x40
   4531a:	lsls	r2, r3, #29
   4531c:	itttt	mi
   4531e:	ldrmi	r2, [r7, #64]	; 0x40
   45320:	movmi	r1, #43	; 0x2b
   45322:	strbmi.w	r1, [r2], #1
   45326:	strmi	r2, [r7, #64]	; 0x40
   45328:	lsls	r0, r3, #28
   4532a:	itttt	mi
   4532c:	ldrmi	r2, [r7, #64]	; 0x40
   4532e:	movmi	r1, #32
   45330:	strbmi.w	r1, [r2], #1
   45334:	strmi	r2, [r7, #64]	; 0x40
   45336:	lsls	r1, r3, #27
   45338:	itttt	mi
   4533a:	ldrmi	r2, [r7, #64]	; 0x40
   4533c:	movmi	r1, #35	; 0x23
   4533e:	strbmi.w	r1, [r2], #1
   45342:	strmi	r2, [r7, #64]	; 0x40
   45344:	lsls	r2, r3, #25
   45346:	itttt	mi
   45348:	ldrmi	r2, [r7, #64]	; 0x40
   4534a:	movmi	r1, #73	; 0x49
   4534c:	strbmi.w	r1, [r2], #1
   45350:	strmi	r2, [r7, #64]	; 0x40
   45352:	lsls	r0, r3, #26
   45354:	ittt	mi
   45356:	ldrmi	r3, [r7, #64]	; 0x40
   45358:	movmi	r2, #48	; 0x30
   4535a:	strbmi.w	r2, [r3], #1
   4535e:	ldrd	r1, r2, [fp, #12]
   45362:	it	mi
   45364:	strmi	r3, [r7, #64]	; 0x40
   45366:	cmp	r1, r2
   45368:	beq.n	45378 <_ZdlPv@@Base+0x1b88>
   4536a:	ldr	r3, [r7, #64]	; 0x40
   4536c:	subs	r2, r2, r1
   4536e:	mov	r0, r3
   45370:	add	r3, r2
   45372:	str	r3, [r7, #64]	; 0x40
   45374:	blx	122dc <memcpy@plt>
   45378:	ldrd	r1, r2, [fp, #24]
   4537c:	cmp	r1, r2
   4537e:	beq.n	4538e <_ZdlPv@@Base+0x1b9e>
   45380:	ldr	r3, [r7, #64]	; 0x40
   45382:	subs	r2, r2, r1
   45384:	mov	r0, r3
   45386:	add	r3, r2
   45388:	str	r3, [r7, #64]	; 0x40
   4538a:	blx	122dc <memcpy@plt>
   4538e:	subs	r3, r4, #7
   45390:	cmp	r3, #9
   45392:	bhi.n	453e0 <_ZdlPv@@Base+0x1bf0>
   45394:	tbh	[pc, r3, lsl #1]
   45398:	movs	r7, r3
   4539a:	movs	r7, r3
   4539c:	movs	r2, r3
   4539e:	movs	r2, r3
   453a0:	movs	r4, r4
   453a2:	lsls	r6, r0, #11
   453a4:	movs	r4, r4
   453a6:	movs	r7, r3
   453a8:	movs	r4, r4
   453aa:	movs	r7, r3
   453ac:	adds	r3, #13
   453ae:	movs	r2, #0
   453b0:	bic.w	r3, r3, #7
   453b4:	str	r2, [r7, #16]
   453b6:	sub.w	sp, sp, r3
   453ba:	add	r3, sp, #32
   453bc:	str	r3, [r7, #52]	; 0x34
   453be:	ldr	r3, [r7, #40]	; 0x28
   453c0:	cmp	r3, #0
   453c2:	bne.w	4522a <_ZdlPv@@Base+0x1a3a>
   453c6:	ldr.w	r9, [r7, #40]	; 0x28
   453ca:	b.n	45230 <_ZdlPv@@Base+0x1a40>
   453cc:	ldr	r3, [r7, #64]	; 0x40
   453ce:	movs	r2, #108	; 0x6c
   453d0:	strb.w	r2, [r3], #1
   453d4:	str	r3, [r7, #64]	; 0x40
   453d6:	ldr	r3, [r7, #64]	; 0x40
   453d8:	movs	r2, #108	; 0x6c
   453da:	strb.w	r2, [r3], #1
   453de:	str	r3, [r7, #64]	; 0x40
   453e0:	ldrb.w	r3, [fp, #36]	; 0x24
   453e4:	mov.w	r0, #0
   453e8:	ldr	r2, [r7, #64]	; 0x40
   453ea:	strb	r0, [r2, #1]
   453ec:	strb	r3, [r2, #0]
   453ee:	ldr.w	r3, [fp, #20]
   453f2:	adds	r1, r3, #1
   453f4:	beq.w	45636 <_ZdlPv@@Base+0x1e46>
   453f8:	lsls	r3, r3, #4
   453fa:	adds	r2, r6, r3
   453fc:	ldr	r3, [r6, r3]
   453fe:	cmp	r3, #5
   45400:	bne.w	45ba8 <_ZdlPv@@Base+0x23b8>
   45404:	ldr	r2, [r2, #8]
   45406:	mov.w	r8, #1
   4540a:	str	r2, [r7, #80]	; 0x50
   4540c:	ldr.w	r3, [fp, #32]
   45410:	adds	r2, r3, #1
   45412:	beq.n	4542e <_ZdlPv@@Base+0x1c3e>
   45414:	lsls	r3, r3, #4
   45416:	adds	r2, r6, r3
   45418:	ldr	r3, [r6, r3]
   4541a:	cmp	r3, #5
   4541c:	bne.w	45ba8 <_ZdlPv@@Base+0x23b8>
   45420:	ldr	r2, [r2, #8]
   45422:	add.w	r3, r7, #80	; 0x50
   45426:	str.w	r2, [r3, r8, lsl #2]
   4542a:	add.w	r8, r8, #1
   4542e:	movs	r3, #2
   45430:	adds.w	r3, sl, r3
   45434:	str	r3, [r7, #36]	; 0x24
   45436:	bcs.w	4559a <_ZdlPv@@Base+0x1daa>
   4543a:	cmp	r9, r3
   4543c:	bcs.w	45a22 <_ZdlPv@@Base+0x2232>
   45440:	cmp.w	r9, #0
   45444:	bne.w	458fc <_ZdlPv@@Base+0x210c>
   45448:	ldr	r3, [r7, #36]	; 0x24
   4544a:	cmp	r3, #12
   4544c:	it	ls
   4544e:	movls.w	r9, #12
   45452:	bhi.w	4590c <_ZdlPv@@Base+0x211c>
   45456:	ldr	r2, [r7, #40]	; 0x28
   45458:	subs	r3, r5, r2
   4545a:	cmp	r5, r2
   4545c:	it	ne
   4545e:	cmpne	r5, #0
   45460:	clz	r3, r3
   45464:	mov.w	r3, r3, lsr #5
   45468:	str	r3, [r7, #68]	; 0x44
   4546a:	bne.w	45a10 <_ZdlPv@@Base+0x2220>
   4546e:	mov	r0, r9
   45470:	blx	122f4 <malloc@plt>
   45474:	ldr	r3, [r7, #68]	; 0x44
   45476:	mov	r6, r0
   45478:	cmp	r0, #0
   4547a:	beq.w	455a2 <_ZdlPv@@Base+0x1db2>
   4547e:	cmp.w	sl, #0
   45482:	it	eq
   45484:	moveq	r3, #0
   45486:	cbz	r3, 45490 <_ZdlPv@@Base+0x1ca0>
   45488:	mov	r1, r5
   4548a:	mov	r2, sl
   4548c:	blx	122dc <memcpy@plt>
   45490:	mov.w	r3, #0
   45494:	strb.w	r3, [r6, sl]
   45498:	subs	r3, r4, #1
   4549a:	str	r3, [r7, #44]	; 0x2c
   4549c:	blx	12374 <__errno_location@plt>
   454a0:	add.w	r4, r7, #76	; 0x4c
   454a4:	sub.w	r5, r9, sl
   454a8:	str.w	fp, [r7, #48]	; 0x30
   454ac:	str	r5, [r7, #68]	; 0x44
   454ae:	ldr	r3, [r0, #0]
   454b0:	str	r0, [r7, #56]	; 0x38
   454b2:	str	r3, [r7, #12]
   454b4:	add.w	r3, r7, #80	; 0x50
   454b8:	str	r3, [r7, #32]
   454ba:	mov.w	r3, #4294967295	; 0xffffffff
   454be:	str	r3, [r4, #0]
   454c0:	ldr	r3, [r7, #56]	; 0x38
   454c2:	ldr	r1, [r7, #68]	; 0x44
   454c4:	mov	r2, r3
   454c6:	cmp	r1, #0
   454c8:	mov.w	r3, #0
   454cc:	str	r3, [r2, #0]
   454ce:	ldr	r3, [r7, #44]	; 0x2c
   454d0:	it	lt
   454d2:	mvnlt.w	r1, #2147483648	; 0x80000000
   454d6:	cmp	r3, #16
   454d8:	bhi.w	45ba8 <_ZdlPv@@Base+0x23b8>
   454dc:	tbh	[pc, r3, lsl #1]
   454e0:	lsls	r7, r7, #7
   454e2:	lsls	r1, r6, #7
   454e4:	lsls	r3, r1, #7
   454e6:	lsls	r5, r5, #6
   454e8:	lsls	r6, r0, #3
   454ea:	lsls	r6, r0, #3
   454ec:	lsls	r6, r0, #3
   454ee:	lsls	r6, r0, #3
   454f0:	lsls	r0, r7, #4
   454f2:	lsls	r0, r7, #4
   454f4:	lsls	r6, r1, #6
   454f6:	lsls	r6, r1, #6
   454f8:	lsls	r6, r0, #3
   454fa:	lsls	r6, r0, #3
   454fc:	lsls	r6, r0, #3
   454fe:	lsls	r6, r0, #3
   45500:	lsls	r6, r0, #3
   45502:	subs	r4, #18
   45504:	cmp	r4, #4
   45506:	bhi.w	45ba8 <_ZdlPv@@Base+0x23b8>
   4550a:	tbb	[pc, r4]
   4550e:	add	r5, pc, #680	; (adr r5, 457b8 <_ZdlPv@@Base+0x1fc8>)
   45510:	ldr	r1, [sp, #612]	; 0x264
   45512:	lsls	r6, r3, #2
   45514:	adds	r3, #1
   45516:	bne.w	45ba8 <_ZdlPv@@Base+0x23b8>
   4551a:	movs	r4, #1
   4551c:	adds.w	r4, sl, r4
   45520:	it	cs
   45522:	movcs.w	r4, #4294967295	; 0xffffffff
   45526:	cmp	r9, r4
   45528:	bcs.n	45578 <_ZdlPv@@Base+0x1d88>
   4552a:	cmp.w	r9, #0
   4552e:	bne.w	4591a <_ZdlPv@@Base+0x212a>
   45532:	mov.w	r9, #12
   45536:	cmp	r9, r4
   45538:	it	cc
   4553a:	movcc	r9, r4
   4553c:	cmp.w	r9, #4294967295	; 0xffffffff
   45540:	beq.n	455a2 <_ZdlPv@@Base+0x1db2>
   45542:	ldr	r3, [r7, #40]	; 0x28
   45544:	subs	r6, r5, r3
   45546:	cmp	r5, r3
   45548:	it	ne
   4554a:	cmpne	r5, #0
   4554c:	clz	r6, r6
   45550:	mov.w	r6, r6, lsr #5
   45554:	bne.w	45a78 <_ZdlPv@@Base+0x2288>
   45558:	mov	r0, r9
   4555a:	blx	122f4 <malloc@plt>
   4555e:	cbz	r0, 455a2 <_ZdlPv@@Base+0x1db2>
   45560:	cmp.w	sl, #0
   45564:	it	eq
   45566:	moveq	r6, #0
   45568:	cmp	r6, #0
   4556a:	beq.w	45ac8 <_ZdlPv@@Base+0x22d8>
   4556e:	mov	r1, r5
   45570:	mov	r2, sl
   45572:	mov	r5, r0
   45574:	blx	122dc <memcpy@plt>
   45578:	movs	r3, #37	; 0x25
   4557a:	strb.w	r3, [r5, sl]
   4557e:	ldr.w	r6, [fp, #4]
   45582:	add.w	fp, fp, #44	; 0x2c
   45586:	ldr	r3, [r7, #24]
   45588:	adds	r3, #1
   4558a:	str	r3, [r7, #24]
   4558c:	ldr.w	r3, [fp]
   45590:	cmp	r3, r6
   45592:	bne.w	45246 <_ZdlPv@@Base+0x1a56>
   45596:	mov	sl, r4
   45598:	b.n	452bc <_ZdlPv@@Base+0x1acc>
   4559a:	cmp.w	r9, #4294967295	; 0xffffffff
   4559e:	beq.w	45a22 <_ZdlPv@@Base+0x2232>
   455a2:	blx	12374 <__errno_location@plt>
   455a6:	str	r0, [r7, #56]	; 0x38
   455a8:	ldr	r3, [r7, #40]	; 0x28
   455aa:	cmp	r5, r3
   455ac:	it	ne
   455ae:	cmpne	r5, #0
   455b0:	bne.w	45936 <_ZdlPv@@Base+0x2146>
   455b4:	ldr	r3, [r7, #16]
   455b6:	cbz	r3, 455be <_ZdlPv@@Base+0x1dce>
   455b8:	mov	r0, r3
   455ba:	blx	12094 <free@plt+0x4>
   455be:	ldr	r3, [r7, #28]
   455c0:	ldr	r0, [r3, #4]
   455c2:	add.w	r3, r7, #224	; 0xe0
   455c6:	cmp	r0, r3
   455c8:	beq.n	455ce <_ZdlPv@@Base+0x1dde>
   455ca:	blx	12094 <free@plt+0x4>
   455ce:	ldr	r3, [r7, #60]	; 0x3c
   455d0:	ldr	r0, [r3, #4]
   455d2:	add.w	r3, r7, #96	; 0x60
   455d6:	cmp	r0, r3
   455d8:	beq.n	455de <_ZdlPv@@Base+0x1dee>
   455da:	blx	12094 <free@plt+0x4>
   455de:	ldr	r2, [r7, #56]	; 0x38
   455e0:	movs	r5, #0
   455e2:	movs	r3, #12
   455e4:	str	r3, [r2, #0]
   455e6:	ldr.w	r2, [pc, #1484]	; 45bb4 <_ZdlPv@@Base+0x23c4>
   455ea:	ldr.w	r3, [pc, #1476]	; 45bb0 <_ZdlPv@@Base+0x23c0>
   455ee:	add	r2, pc
   455f0:	ldr	r3, [r2, r3]
   455f2:	ldr	r2, [r3, #0]
   455f4:	ldr.w	r3, [r7, #532]	; 0x214
   455f8:	eors	r2, r3
   455fa:	bne.w	45ba4 <_ZdlPv@@Base+0x23b4>
   455fe:	mov	r0, r5
   45600:	add.w	r7, r7, #540	; 0x21c
   45604:	mov	sp, r7
   45606:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4560a:	mov.w	r9, #12
   4560e:	b.n	45268 <_ZdlPv@@Base+0x1a78>
   45610:	mov	r1, r9
   45612:	mov	r0, r5
   45614:	blx	12184 <realloc@plt>
   45618:	cmp	r0, #0
   4561a:	beq.w	45930 <_ZdlPv@@Base+0x2140>
   4561e:	mov	r5, r0
   45620:	b.n	452b2 <_ZdlPv@@Base+0x1ac2>
   45622:	blx	12374 <__errno_location@plt>
   45626:	ldr	r3, [r7, #28]
   45628:	str	r0, [r7, #56]	; 0x38
   4562a:	ldr	r0, [r3, #4]
   4562c:	add.w	r3, r7, #224	; 0xe0
   45630:	cmp	r0, r3
   45632:	bne.n	455ca <_ZdlPv@@Base+0x1dda>
   45634:	b.n	455ce <_ZdlPv@@Base+0x1dde>
   45636:	mov.w	r8, #0
   4563a:	b.n	4540c <_ZdlPv@@Base+0x1c1c>
   4563c:	movs	r5, #0
   4563e:	b.n	455e6 <_ZdlPv@@Base+0x1df6>
   45640:	ldr	r3, [r1, #8]
   45642:	mov	r4, sl
   45644:	str.w	sl, [r3]
   45648:	b.n	4557e <_ZdlPv@@Base+0x1d8e>
   4564a:	ldr	r3, [r1, #8]
   4564c:	movs	r2, #0
   4564e:	mov	r4, sl
   45650:	str.w	sl, [r3]
   45654:	str	r2, [r3, #4]
   45656:	b.n	4557e <_ZdlPv@@Base+0x1d8e>
   45658:	ldr	r3, [r1, #8]
   4565a:	mov	r4, sl
   4565c:	strh.w	sl, [r3]
   45660:	b.n	4557e <_ZdlPv@@Base+0x1d8e>
   45662:	ldr	r3, [r1, #8]
   45664:	mov	r4, sl
   45666:	strb.w	sl, [r3]
   4566a:	b.n	4557e <_ZdlPv@@Base+0x1d8e>
   4566c:	ldr	r3, [r7, #48]	; 0x30
   4566e:	cmp.w	r8, #1
   45672:	add.w	r0, r6, sl
   45676:	ldr	r2, [r3, #40]	; 0x28
   45678:	ldr	r3, [r7, #60]	; 0x3c
   4567a:	ldr	r3, [r3, #4]
   4567c:	add.w	r3, r3, r2, lsl #4
   45680:	ldr	r2, [r3, #8]
   45682:	beq.w	45854 <_ZdlPv@@Base+0x2064>
   45686:	cmp.w	r8, #2
   4568a:	beq.w	45898 <_ZdlPv@@Base+0x20a8>
   4568e:	strd	r2, r4, [sp, #4]
   45692:	mov.w	r3, #4294967295	; 0xffffffff
   45696:	ldr	r2, [r7, #52]	; 0x34
   45698:	str	r1, [r7, #8]
   4569a:	str	r2, [sp, #0]
   4569c:	movs	r2, #1
   4569e:	blx	1230c <__snprintf_chk@plt>
   456a2:	ldr	r1, [r7, #8]
   456a4:	ldr	r2, [r4, #0]
   456a6:	cmp	r2, #0
   456a8:	blt.n	45796 <_ZdlPv@@Base+0x1fa6>
   456aa:	cmp	r2, r1
   456ac:	mov	r3, r2
   456ae:	bcs.n	456c0 <_ZdlPv@@Base+0x1ed0>
   456b0:	add.w	ip, r6, r2
   456b4:	ldrb.w	ip, [ip, sl]
   456b8:	cmp.w	ip, #0
   456bc:	bne.w	45ba8 <_ZdlPv@@Base+0x23b8>
   456c0:	cmp	r2, r0
   456c2:	bge.n	456c8 <_ZdlPv@@Base+0x1ed8>
   456c4:	mov	r3, r0
   456c6:	str	r0, [r4, #0]
   456c8:	adds	r2, r3, #1
   456ca:	cmp	r2, r1
   456cc:	bcc.w	45a26 <_ZdlPv@@Base+0x2236>
   456d0:	mvn.w	r2, #2147483648	; 0x80000000
   456d4:	cmp	r1, r2
   456d6:	beq.w	45a3a <_ZdlPv@@Base+0x224a>
   456da:	ldr	r2, [r7, #36]	; 0x24
   456dc:	add	r3, r2
   456de:	cmp	sl, r3
   456e0:	it	hi
   456e2:	movhi.w	r3, #4294967295	; 0xffffffff
   456e6:	cmp.w	r9, #0
   456ea:	blt.w	4593e <_ZdlPv@@Base+0x214e>
   456ee:	mov.w	r2, r9, lsl #1
   456f2:	cmp	r3, r2
   456f4:	it	cc
   456f6:	movcc	r3, r2
   456f8:	cmp	r9, r3
   456fa:	bcs.w	454ba <_ZdlPv@@Base+0x1cca>
   456fe:	cmp	r2, r3
   45700:	it	cc
   45702:	movcc	r2, r3
   45704:	cmp.w	r2, #4294967295	; 0xffffffff
   45708:	mov	r9, r2
   4570a:	beq.w	45946 <_ZdlPv@@Base+0x2156>
   4570e:	ldr	r3, [r7, #40]	; 0x28
   45710:	subs	r5, r6, r3
   45712:	cmp	r6, r3
   45714:	it	ne
   45716:	cmpne	r6, #0
   45718:	clz	r5, r5
   4571c:	mov.w	r5, r5, lsr #5
   45720:	bne.w	4594a <_ZdlPv@@Base+0x215a>
   45724:	mov	r0, r2
   45726:	blx	122f4 <malloc@plt>
   4572a:	cmp	r0, #0
   4572c:	beq.w	45946 <_ZdlPv@@Base+0x2156>
   45730:	cmp.w	sl, #0
   45734:	it	eq
   45736:	moveq	r5, #0
   45738:	cmp	r5, #0
   4573a:	beq.w	4596a <_ZdlPv@@Base+0x217a>
   4573e:	mov	r1, r6
   45740:	mov	r2, sl
   45742:	mov	r6, r0
   45744:	blx	122dc <memcpy@plt>
   45748:	sub.w	r3, r9, sl
   4574c:	str	r3, [r7, #68]	; 0x44
   4574e:	b.n	454ba <_ZdlPv@@Base+0x1cca>
   45750:	ldr	r3, [r7, #48]	; 0x30
   45752:	cmp.w	r8, #1
   45756:	add.w	r0, r6, sl
   4575a:	ldr	r2, [r3, #40]	; 0x28
   4575c:	ldr	r3, [r7, #60]	; 0x3c
   4575e:	ldr	r3, [r3, #4]
   45760:	add.w	r3, r3, r2, lsl #4
   45764:	ldrd	r2, r3, [r3, #8]
   45768:	mov	fp, r2
   4576a:	mov	ip, r3
   4576c:	beq.w	459ec <_ZdlPv@@Base+0x21fc>
   45770:	cmp.w	r8, #2
   45774:	beq.w	459c0 <_ZdlPv@@Base+0x21d0>
   45778:	strd	r2, r3, [sp, #8]
   4577c:	mov.w	r3, #4294967295	; 0xffffffff
   45780:	ldr	r2, [r7, #52]	; 0x34
   45782:	str	r4, [sp, #16]
   45784:	str	r1, [r7, #8]
   45786:	str	r2, [sp, #0]
   45788:	movs	r2, #1
   4578a:	blx	1230c <__snprintf_chk@plt>
   4578e:	ldr	r2, [r4, #0]
   45790:	ldr	r1, [r7, #8]
   45792:	cmp	r2, #0
   45794:	bge.n	456aa <_ZdlPv@@Base+0x1eba>
   45796:	ldr	r3, [r7, #64]	; 0x40
   45798:	ldrb	r3, [r3, #1]
   4579a:	cmp	r3, #0
   4579c:	bne.w	45960 <_ZdlPv@@Base+0x2170>
   457a0:	cmp	r0, #0
   457a2:	bge.n	456c4 <_ZdlPv@@Base+0x1ed4>
   457a4:	ldr	r3, [r7, #56]	; 0x38
   457a6:	ldr.w	fp, [r7, #48]	; 0x30
   457aa:	ldr	r4, [r3, #0]
   457ac:	cbnz	r4, 457be <_ZdlPv@@Base+0x1fce>
   457ae:	ldrb.w	r3, [fp, #36]	; 0x24
   457b2:	and.w	r3, r3, #239	; 0xef
   457b6:	cmp	r3, #99	; 0x63
   457b8:	ite	eq
   457ba:	moveq	r4, #84	; 0x54
   457bc:	movne	r4, #22
   457be:	ldr	r3, [r7, #40]	; 0x28
   457c0:	cmp	r6, r3
   457c2:	it	ne
   457c4:	cmpne	r6, #0
   457c6:	bne.w	45ab8 <_ZdlPv@@Base+0x22c8>
   457ca:	ldr	r3, [r7, #16]
   457cc:	cbz	r3, 457d4 <_ZdlPv@@Base+0x1fe4>
   457ce:	mov	r0, r3
   457d0:	blx	12094 <free@plt+0x4>
   457d4:	ldr	r3, [r7, #28]
   457d6:	ldr	r0, [r3, #4]
   457d8:	add.w	r3, r7, #224	; 0xe0
   457dc:	cmp	r0, r3
   457de:	beq.n	457e4 <_ZdlPv@@Base+0x1ff4>
   457e0:	blx	12094 <free@plt+0x4>
   457e4:	ldr	r3, [r7, #60]	; 0x3c
   457e6:	ldr	r0, [r3, #4]
   457e8:	add.w	r3, r7, #96	; 0x60
   457ec:	cmp	r0, r3
   457ee:	beq.n	457f4 <_ZdlPv@@Base+0x2004>
   457f0:	blx	12094 <free@plt+0x4>
   457f4:	ldr	r3, [r7, #56]	; 0x38
   457f6:	movs	r5, #0
   457f8:	str	r4, [r3, #0]
   457fa:	b.n	455e6 <_ZdlPv@@Base+0x1df6>
   457fc:	ldr	r3, [r7, #48]	; 0x30
   457fe:	cmp.w	r8, #1
   45802:	add.w	r0, r6, sl
   45806:	ldr	r2, [r3, #40]	; 0x28
   45808:	ldr	r3, [r7, #60]	; 0x3c
   4580a:	ldr	r3, [r3, #4]
   4580c:	add.w	r3, r3, r2, lsl #4
   45810:	vldr	d7, [r3, #8]
   45814:	beq.w	4599c <_ZdlPv@@Base+0x21ac>
   45818:	cmp.w	r8, #2
   4581c:	beq.w	45974 <_ZdlPv@@Base+0x2184>
   45820:	ldr	r2, [r7, #52]	; 0x34
   45822:	mov.w	r3, #4294967295	; 0xffffffff
   45826:	vstr	d7, [sp, #8]
   4582a:	str	r4, [sp, #16]
   4582c:	str	r2, [sp, #0]
   4582e:	movs	r2, #1
   45830:	str	r1, [r7, #8]
   45832:	blx	1230c <__snprintf_chk@plt>
   45836:	ldr	r1, [r7, #8]
   45838:	b.n	456a4 <_ZdlPv@@Base+0x1eb4>
   4583a:	ldr	r3, [r7, #48]	; 0x30
   4583c:	cmp.w	r8, #1
   45840:	add.w	r0, r6, sl
   45844:	ldr	r2, [r3, #40]	; 0x28
   45846:	ldr	r3, [r7, #60]	; 0x3c
   45848:	ldr	r3, [r3, #4]
   4584a:	add.w	r3, r3, r2, lsl #4
   4584e:	ldrh	r2, [r3, #8]
   45850:	bne.w	45686 <_ZdlPv@@Base+0x1e96>
   45854:	ldr	r3, [r7, #32]
   45856:	str	r1, [r7, #4]
   45858:	ldr	r5, [r3, #0]
   4585a:	mov.w	r3, #4294967295	; 0xffffffff
   4585e:	str	r2, [sp, #8]
   45860:	mov	r2, r8
   45862:	str	r4, [sp, #12]
   45864:	str	r5, [r7, #8]
   45866:	ldr	r5, [r7, #52]	; 0x34
   45868:	str	r5, [sp, #0]
   4586a:	ldr	r5, [r7, #8]
   4586c:	str	r5, [sp, #4]
   4586e:	blx	1230c <__snprintf_chk@plt>
   45872:	ldr	r1, [r7, #4]
   45874:	b.n	456a4 <_ZdlPv@@Base+0x1eb4>
   45876:	ldr	r3, [r7, #48]	; 0x30
   45878:	cmp.w	r8, #1
   4587c:	add.w	r0, r6, sl
   45880:	ldr	r2, [r3, #40]	; 0x28
   45882:	ldr	r3, [r7, #60]	; 0x3c
   45884:	ldr	r3, [r3, #4]
   45886:	add.w	r3, r3, r2, lsl #4
   4588a:	ldrsh.w	r2, [r3, #8]
   4588e:	beq.n	45854 <_ZdlPv@@Base+0x2064>
   45890:	cmp.w	r8, #2
   45894:	bne.w	4568e <_ZdlPv@@Base+0x1e9e>
   45898:	ldr	r3, [r7, #32]
   4589a:	ldr	r5, [r3, #4]
   4589c:	ldr	r3, [r3, #0]
   4589e:	strd	r2, r4, [sp, #12]
   458a2:	movs	r2, #1
   458a4:	str	r5, [r7, #8]
   458a6:	ldr	r5, [r7, #52]	; 0x34
   458a8:	str	r3, [r7, #4]
   458aa:	mov.w	r3, #4294967295	; 0xffffffff
   458ae:	str	r5, [sp, #0]
   458b0:	ldr	r5, [r7, #8]
   458b2:	str	r1, [r7, #8]
   458b4:	str	r5, [sp, #8]
   458b6:	ldr	r5, [r7, #4]
   458b8:	str	r5, [sp, #4]
   458ba:	blx	1230c <__snprintf_chk@plt>
   458be:	ldr	r1, [r7, #8]
   458c0:	b.n	456a4 <_ZdlPv@@Base+0x1eb4>
   458c2:	ldr	r3, [r7, #48]	; 0x30
   458c4:	cmp.w	r8, #1
   458c8:	add.w	r0, r6, sl
   458cc:	ldr	r2, [r3, #40]	; 0x28
   458ce:	ldr	r3, [r7, #60]	; 0x3c
   458d0:	ldr	r3, [r3, #4]
   458d2:	add.w	r3, r3, r2, lsl #4
   458d6:	ldrb	r2, [r3, #8]
   458d8:	bne.w	45686 <_ZdlPv@@Base+0x1e96>
   458dc:	b.n	45854 <_ZdlPv@@Base+0x2064>
   458de:	ldr	r3, [r7, #48]	; 0x30
   458e0:	cmp.w	r8, #1
   458e4:	add.w	r0, r6, sl
   458e8:	ldr	r2, [r3, #40]	; 0x28
   458ea:	ldr	r3, [r7, #60]	; 0x3c
   458ec:	ldr	r3, [r3, #4]
   458ee:	add.w	r3, r3, r2, lsl #4
   458f2:	ldrsb.w	r2, [r3, #8]
   458f6:	bne.w	45686 <_ZdlPv@@Base+0x1e96>
   458fa:	b.n	45854 <_ZdlPv@@Base+0x2064>
   458fc:	blt.w	455a2 <_ZdlPv@@Base+0x1db2>
   45900:	ldr	r3, [r7, #36]	; 0x24
   45902:	mov.w	r9, r9, lsl #1
   45906:	cmp	r9, r3
   45908:	bcs.w	45456 <_ZdlPv@@Base+0x1c66>
   4590c:	ldr	r3, [r7, #36]	; 0x24
   4590e:	adds	r3, #1
   45910:	beq.w	455a2 <_ZdlPv@@Base+0x1db2>
   45914:	ldr.w	r9, [r7, #36]	; 0x24
   45918:	b.n	45456 <_ZdlPv@@Base+0x1c66>
   4591a:	blt.w	455a2 <_ZdlPv@@Base+0x1db2>
   4591e:	mov.w	r9, r9, lsl #1
   45922:	b.n	45536 <_ZdlPv@@Base+0x1d46>
   45924:	ldr	r3, [r7, #64]	; 0x40
   45926:	movs	r2, #76	; 0x4c
   45928:	strb.w	r2, [r3], #1
   4592c:	str	r3, [r7, #64]	; 0x40
   4592e:	b.n	453e0 <_ZdlPv@@Base+0x1bf0>
   45930:	blx	12374 <__errno_location@plt>
   45934:	str	r0, [r7, #56]	; 0x38
   45936:	mov	r0, r5
   45938:	blx	12094 <free@plt+0x4>
   4593c:	b.n	455b4 <_ZdlPv@@Base+0x1dc4>
   4593e:	cmp.w	r9, #4294967295	; 0xffffffff
   45942:	beq.w	454ba <_ZdlPv@@Base+0x1cca>
   45946:	mov	r5, r6
   45948:	b.n	455a8 <_ZdlPv@@Base+0x1db8>
   4594a:	mov	r1, r9
   4594c:	mov	r0, r6
   4594e:	blx	12184 <realloc@plt>
   45952:	cmp	r0, #0
   45954:	beq.n	45946 <_ZdlPv@@Base+0x2156>
   45956:	sub.w	r3, r9, sl
   4595a:	mov	r6, r0
   4595c:	str	r3, [r7, #68]	; 0x44
   4595e:	b.n	454ba <_ZdlPv@@Base+0x1cca>
   45960:	ldr	r3, [r7, #64]	; 0x40
   45962:	mov.w	r2, #0
   45966:	strb	r2, [r3, #1]
   45968:	b.n	454ba <_ZdlPv@@Base+0x1cca>
   4596a:	sub.w	r3, r9, sl
   4596e:	mov	r6, r0
   45970:	str	r3, [r7, #68]	; 0x44
   45972:	b.n	454ba <_ZdlPv@@Base+0x1cca>
   45974:	ldr	r3, [r7, #32]
   45976:	ldr	r2, [r7, #52]	; 0x34
   45978:	str	r1, [r7, #4]
   4597a:	ldr	r5, [r3, #4]
   4597c:	ldr	r3, [r3, #0]
   4597e:	str	r2, [sp, #0]
   45980:	movs	r2, #1
   45982:	str	r5, [sp, #8]
   45984:	str	r3, [r7, #8]
   45986:	mov.w	r3, #4294967295	; 0xffffffff
   4598a:	ldr	r5, [r7, #8]
   4598c:	vstr	d7, [sp, #16]
   45990:	str	r4, [sp, #24]
   45992:	str	r5, [sp, #4]
   45994:	blx	1230c <__snprintf_chk@plt>
   45998:	ldr	r1, [r7, #4]
   4599a:	b.n	456a4 <_ZdlPv@@Base+0x1eb4>
   4599c:	ldr	r3, [r7, #32]
   4599e:	mov	r2, r8
   459a0:	str	r1, [r7, #4]
   459a2:	ldr	r5, [r3, #0]
   459a4:	mov.w	r3, #4294967295	; 0xffffffff
   459a8:	vstr	d7, [sp, #8]
   459ac:	str	r4, [sp, #16]
   459ae:	str	r5, [r7, #8]
   459b0:	ldr	r5, [r7, #52]	; 0x34
   459b2:	str	r5, [sp, #0]
   459b4:	ldr	r5, [r7, #8]
   459b6:	str	r5, [sp, #4]
   459b8:	blx	1230c <__snprintf_chk@plt>
   459bc:	ldr	r1, [r7, #4]
   459be:	b.n	456a4 <_ZdlPv@@Base+0x1eb4>
   459c0:	ldr	r3, [r7, #32]
   459c2:	mov	r2, fp
   459c4:	str	r1, [r7, #4]
   459c6:	ldr	r5, [r3, #4]
   459c8:	ldr	r3, [r3, #0]
   459ca:	str	r4, [sp, #24]
   459cc:	str	r5, [sp, #8]
   459ce:	str	r3, [r7, #8]
   459d0:	mov	r3, ip
   459d2:	ldr	r5, [r7, #8]
   459d4:	strd	r2, r3, [sp, #16]
   459d8:	mov.w	r3, #4294967295	; 0xffffffff
   459dc:	ldr	r2, [r7, #52]	; 0x34
   459de:	str	r5, [sp, #4]
   459e0:	str	r2, [sp, #0]
   459e2:	movs	r2, #1
   459e4:	blx	1230c <__snprintf_chk@plt>
   459e8:	ldr	r1, [r7, #4]
   459ea:	b.n	456a4 <_ZdlPv@@Base+0x1eb4>
   459ec:	ldr	r3, [r7, #32]
   459ee:	mov	r2, r8
   459f0:	str	r1, [r7, #4]
   459f2:	ldr	r5, [r3, #0]
   459f4:	mov.w	r3, #4294967295	; 0xffffffff
   459f8:	str	r4, [sp, #16]
   459fa:	strd	fp, ip, [sp, #8]
   459fe:	str	r5, [r7, #8]
   45a00:	ldr	r5, [r7, #52]	; 0x34
   45a02:	str	r5, [sp, #0]
   45a04:	ldr	r5, [r7, #8]
   45a06:	str	r5, [sp, #4]
   45a08:	blx	1230c <__snprintf_chk@plt>
   45a0c:	ldr	r1, [r7, #4]
   45a0e:	b.n	456a4 <_ZdlPv@@Base+0x1eb4>
   45a10:	mov	r1, r9
   45a12:	mov	r0, r5
   45a14:	blx	12184 <realloc@plt>
   45a18:	mov	r6, r0
   45a1a:	cmp	r0, #0
   45a1c:	bne.w	45490 <_ZdlPv@@Base+0x1ca0>
   45a20:	b.n	455a2 <_ZdlPv@@Base+0x1db2>
   45a22:	mov	r6, r5
   45a24:	b.n	45490 <_ZdlPv@@Base+0x1ca0>
   45a26:	add.w	r4, sl, r3
   45a2a:	ldr	r3, [r7, #56]	; 0x38
   45a2c:	ldr.w	fp, [r7, #48]	; 0x30
   45a30:	mov	r5, r6
   45a32:	mov	r2, r3
   45a34:	ldr	r3, [r7, #12]
   45a36:	str	r3, [r2, #0]
   45a38:	b.n	4557e <_ZdlPv@@Base+0x1d8e>
   45a3a:	ldr	r3, [r7, #40]	; 0x28
   45a3c:	cmp	r6, r3
   45a3e:	it	ne
   45a40:	cmpne	r6, #0
   45a42:	bne.n	45ac0 <_ZdlPv@@Base+0x22d0>
   45a44:	ldr	r3, [r7, #16]
   45a46:	cbz	r3, 45a4e <_ZdlPv@@Base+0x225e>
   45a48:	mov	r0, r3
   45a4a:	blx	12094 <free@plt+0x4>
   45a4e:	ldr	r3, [r7, #28]
   45a50:	ldr	r0, [r3, #4]
   45a52:	add.w	r3, r7, #224	; 0xe0
   45a56:	cmp	r0, r3
   45a58:	beq.n	45a5e <_ZdlPv@@Base+0x226e>
   45a5a:	blx	12094 <free@plt+0x4>
   45a5e:	ldr	r3, [r7, #60]	; 0x3c
   45a60:	ldr	r0, [r3, #4]
   45a62:	add.w	r3, r7, #96	; 0x60
   45a66:	cmp	r0, r3
   45a68:	beq.n	45a6e <_ZdlPv@@Base+0x227e>
   45a6a:	blx	12094 <free@plt+0x4>
   45a6e:	ldr	r2, [r7, #56]	; 0x38
   45a70:	movs	r3, #75	; 0x4b
   45a72:	movs	r5, #0
   45a74:	str	r3, [r2, #0]
   45a76:	b.n	455e6 <_ZdlPv@@Base+0x1df6>
   45a78:	mov	r1, r9
   45a7a:	mov	r0, r5
   45a7c:	blx	12184 <realloc@plt>
   45a80:	cmp	r0, #0
   45a82:	beq.w	45930 <_ZdlPv@@Base+0x2140>
   45a86:	mov	r5, r0
   45a88:	b.n	45578 <_ZdlPv@@Base+0x1d88>
   45a8a:	mov	r5, r0
   45a8c:	b.n	452b2 <_ZdlPv@@Base+0x1ac2>
   45a8e:	ldr	r0, [r3, #4]
   45a90:	add.w	r3, r7, #224	; 0xe0
   45a94:	cmp	r0, r3
   45a96:	beq.n	45a9c <_ZdlPv@@Base+0x22ac>
   45a98:	blx	12094 <free@plt+0x4>
   45a9c:	ldr	r3, [r7, #60]	; 0x3c
   45a9e:	ldr	r0, [r3, #4]
   45aa0:	add.w	r3, r7, #96	; 0x60
   45aa4:	cmp	r0, r3
   45aa6:	beq.n	45aac <_ZdlPv@@Base+0x22bc>
   45aa8:	blx	12094 <free@plt+0x4>
   45aac:	blx	12374 <__errno_location@plt>
   45ab0:	movs	r5, #0
   45ab2:	movs	r3, #22
   45ab4:	str	r3, [r0, #0]
   45ab6:	b.n	455e6 <_ZdlPv@@Base+0x1df6>
   45ab8:	mov	r0, r6
   45aba:	blx	12094 <free@plt+0x4>
   45abe:	b.n	457ca <_ZdlPv@@Base+0x1fda>
   45ac0:	mov	r0, r6
   45ac2:	blx	12094 <free@plt+0x4>
   45ac6:	b.n	45a44 <_ZdlPv@@Base+0x2254>
   45ac8:	mov	r5, r0
   45aca:	b.n	45578 <_ZdlPv@@Base+0x1d88>
   45acc:	movs	r4, #1
   45ace:	adds.w	r4, sl, r4
   45ad2:	bcs.n	45b9c <_ZdlPv@@Base+0x23ac>
   45ad4:	cmp	r9, r4
   45ad6:	bcs.n	45b1e <_ZdlPv@@Base+0x232e>
   45ad8:	cmp.w	r9, #0
   45adc:	bne.n	45b82 <_ZdlPv@@Base+0x2392>
   45ade:	cmp	r4, #12
   45ae0:	it	ls
   45ae2:	movls.w	r9, #12
   45ae6:	bhi.n	45b8e <_ZdlPv@@Base+0x239e>
   45ae8:	ldr	r3, [r7, #40]	; 0x28
   45aea:	subs	r6, r5, r3
   45aec:	cmp	r5, r3
   45aee:	it	ne
   45af0:	cmpne	r5, #0
   45af2:	clz	r6, r6
   45af6:	mov.w	r6, r6, lsr #5
   45afa:	bne.n	45b70 <_ZdlPv@@Base+0x2380>
   45afc:	mov	r0, r9
   45afe:	blx	122f4 <malloc@plt>
   45b02:	cmp	r0, #0
   45b04:	beq.w	455a2 <_ZdlPv@@Base+0x1db2>
   45b08:	cmp.w	sl, #0
   45b0c:	it	eq
   45b0e:	moveq	r6, #0
   45b10:	cmp	r6, #0
   45b12:	beq.n	45b98 <_ZdlPv@@Base+0x23a8>
   45b14:	mov	r1, r5
   45b16:	mov	r2, sl
   45b18:	mov	r5, r0
   45b1a:	blx	122dc <memcpy@plt>
   45b1e:	movs	r3, #0
   45b20:	strb.w	r3, [r5, sl]
   45b24:	ldr	r3, [r7, #40]	; 0x28
   45b26:	cmp	r5, r3
   45b28:	it	ne
   45b2a:	cmpne	r9, r4
   45b2c:	bhi.n	45b60 <_ZdlPv@@Base+0x2370>
   45b2e:	ldr	r3, [r7, #16]
   45b30:	cbz	r3, 45b38 <_ZdlPv@@Base+0x2348>
   45b32:	mov	r0, r3
   45b34:	blx	12094 <free@plt+0x4>
   45b38:	ldr	r3, [r7, #28]
   45b3a:	ldr	r0, [r3, #4]
   45b3c:	add.w	r3, r7, #224	; 0xe0
   45b40:	cmp	r0, r3
   45b42:	beq.n	45b48 <_ZdlPv@@Base+0x2358>
   45b44:	blx	12094 <free@plt+0x4>
   45b48:	ldr	r3, [r7, #60]	; 0x3c
   45b4a:	ldr	r0, [r3, #4]
   45b4c:	add.w	r3, r7, #96	; 0x60
   45b50:	cmp	r0, r3
   45b52:	beq.n	45b58 <_ZdlPv@@Base+0x2368>
   45b54:	blx	12094 <free@plt+0x4>
   45b58:	ldr	r3, [r7, #20]
   45b5a:	str.w	sl, [r3]
   45b5e:	b.n	455e6 <_ZdlPv@@Base+0x1df6>
   45b60:	mov	r0, r5
   45b62:	mov	r1, r4
   45b64:	blx	12184 <realloc@plt>
   45b68:	cmp	r0, #0
   45b6a:	it	ne
   45b6c:	movne	r5, r0
   45b6e:	b.n	45b2e <_ZdlPv@@Base+0x233e>
   45b70:	mov	r1, r9
   45b72:	mov	r0, r5
   45b74:	blx	12184 <realloc@plt>
   45b78:	cmp	r0, #0
   45b7a:	beq.w	45930 <_ZdlPv@@Base+0x2140>
   45b7e:	mov	r5, r0
   45b80:	b.n	45b1e <_ZdlPv@@Base+0x232e>
   45b82:	blt.w	455a2 <_ZdlPv@@Base+0x1db2>
   45b86:	mov.w	r9, r9, lsl #1
   45b8a:	cmp	r9, r4
   45b8c:	bcs.n	45ae8 <_ZdlPv@@Base+0x22f8>
   45b8e:	adds	r3, r4, #1
   45b90:	it	ne
   45b92:	movne	r9, r4
   45b94:	bne.n	45ae8 <_ZdlPv@@Base+0x22f8>
   45b96:	b.n	455a2 <_ZdlPv@@Base+0x1db2>
   45b98:	mov	r5, r0
   45b9a:	b.n	45b1e <_ZdlPv@@Base+0x232e>
   45b9c:	cmp.w	r9, #4294967295	; 0xffffffff
   45ba0:	beq.n	45b1e <_ZdlPv@@Base+0x232e>
   45ba2:	b.n	455a2 <_ZdlPv@@Base+0x1db2>
   45ba4:	blx	121d8 <__stack_chk_fail@plt>
   45ba8:	blx	1213c <abort@plt>
   45bac:	ldrh	r4, [r4, #24]
   45bae:	movs	r2, r0
   45bb0:	lsls	r4, r7, #5
   45bb2:	movs	r0, r0
   45bb4:	strh	r2, [r6, #54]	; 0x36
   45bb6:	movs	r2, r0
   45bb8:	ldrd	r3, r2, [r1]
   45bbc:	cmp	r3, #0
   45bbe:	beq.n	45c54 <_ZdlPv@@Base+0x2464>
   45bc0:	push	{r4, r5, r6, r7}
   45bc2:	adds	r2, #8
   45bc4:	ldr	r5, [pc, #152]	; (45c60 <_ZdlPv@@Base+0x2470>)
   45bc6:	movs	r4, #0
   45bc8:	ldr.w	ip, [pc, #152]	; 45c64 <_ZdlPv@@Base+0x2474>
   45bcc:	add	r5, pc
   45bce:	add	ip, pc
   45bd0:	ldr.w	r3, [r2, #-8]
   45bd4:	subs	r3, #1
   45bd6:	cmp	r3, #21
   45bd8:	bhi.n	45c58 <_ZdlPv@@Base+0x2468>
   45bda:	tbb	[pc, r3]
   45bde:	movs	r2, #34	; 0x22
   45be0:	subs	r6, r3, #0
   45be2:	lsrs	r3, r1, #12
   45be4:	lsrs	r3, r1, #12
   45be6:	asrs	r6, r2, #24
   45be8:	movs	r6, #38	; 0x26
   45bea:	lsrs	r3, r1, #12
   45bec:	adds	r5, #46	; 0x2e
   45bee:	lsrs	r3, r1, #12
   45bf0:	lsrs	r3, r1, #12
   45bf2:	lsrs	r3, r1, #12
   45bf4:	ldr.w	r3, [r0], #4
   45bf8:	str	r3, [r2, #0]
   45bfa:	ldr	r3, [r1, #0]
   45bfc:	adds	r4, #1
   45bfe:	adds	r2, #16
   45c00:	cmp	r3, r4
   45c02:	bhi.n	45bd0 <_ZdlPv@@Base+0x23e0>
   45c04:	movs	r0, #0
   45c06:	pop	{r4, r5, r6, r7}
   45c08:	bx	lr
   45c0a:	adds	r0, #7
   45c0c:	bic.w	r0, r0, #7
   45c10:	ldrd	r6, r7, [r0], #8
   45c14:	strd	r6, r7, [r2]
   45c18:	b.n	45bfa <_ZdlPv@@Base+0x240a>
   45c1a:	ldr.w	r3, [r0], #4
   45c1e:	strh	r3, [r2, #0]
   45c20:	b.n	45bfa <_ZdlPv@@Base+0x240a>
   45c22:	ldr.w	r3, [r0], #4
   45c26:	strb	r3, [r2, #0]
   45c28:	b.n	45bfa <_ZdlPv@@Base+0x240a>
   45c2a:	adds	r0, #7
   45c2c:	bic.w	r0, r0, #7
   45c30:	ldrd	r6, r7, [r0], #8
   45c34:	strd	r6, r7, [r2]
   45c38:	b.n	45bfa <_ZdlPv@@Base+0x240a>
   45c3a:	ldr.w	r3, [r0], #4
   45c3e:	cmp	r3, #0
   45c40:	bne.n	45bf8 <_ZdlPv@@Base+0x2408>
   45c42:	str.w	ip, [r2]
   45c46:	b.n	45bfa <_ZdlPv@@Base+0x240a>
   45c48:	ldr.w	r3, [r0], #4
   45c4c:	cmp	r3, #0
   45c4e:	bne.n	45bf8 <_ZdlPv@@Base+0x2408>
   45c50:	str	r5, [r2, #0]
   45c52:	b.n	45bfa <_ZdlPv@@Base+0x240a>
   45c54:	movs	r0, #0
   45c56:	bx	lr
   45c58:	mov.w	r0, #4294967295	; 0xffffffff
   45c5c:	b.n	45c06 <_ZdlPv@@Base+0x2416>
   45c5e:	nop
   45c60:	cdp2	0, 12, cr0, cr0, cr0, {0}
   45c64:	cdp2	0, 11, cr0, cr6, cr0, {0}
   45c68:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45c6c:	mov	fp, r2
   45c6e:	sub	sp, #52	; 0x34
   45c70:	movs	r2, #0
   45c72:	mov	r3, r1
   45c74:	mov	r7, r1
   45c76:	mov	r8, r0
   45c78:	mov	r0, fp
   45c7a:	str.w	r2, [r3], #16
   45c7e:	movs	r1, #7
   45c80:	str	r3, [r7, #4]
   45c82:	mov	r6, r2
   45c84:	str.w	r2, [r0], #8
   45c88:	mov	sl, r2
   45c8a:	str	r1, [sp, #4]
   45c8c:	str	r2, [sp, #24]
   45c8e:	strd	r0, r2, [sp, #8]
   45c92:	str	r2, [sp, #28]
   45c94:	movw	r2, #39321	; 0x9999
   45c98:	str	r1, [sp, #20]
   45c9a:	movt	r2, #6553	; 0x1999
   45c9e:	movw	r1, #29789	; 0x745d
   45ca2:	str	r3, [sp, #32]
   45ca4:	movt	r1, #1489	; 0x5d1
   45ca8:	str.w	r0, [fp, #4]
   45cac:	str	r2, [sp, #36]	; 0x24
   45cae:	str	r1, [sp, #40]	; 0x28
   45cb0:	b.n	45cb6 <_ZdlPv@@Base+0x24c6>
   45cb2:	cmp	r0, #37	; 0x25
   45cb4:	beq.n	45cd8 <_ZdlPv@@Base+0x24e8>
   45cb6:	mov	r2, r8
   45cb8:	ldrb.w	r0, [r8], #1
   45cbc:	mov	r5, r8
   45cbe:	cmp	r0, #0
   45cc0:	bne.n	45cb2 <_ZdlPv@@Base+0x24c2>
   45cc2:	movs	r1, #44	; 0x2c
   45cc4:	mul.w	r1, r1, r6
   45cc8:	str	r2, [r3, r1]
   45cca:	ldr	r3, [sp, #12]
   45ccc:	str	r3, [r7, #8]
   45cce:	ldr	r3, [sp, #24]
   45cd0:	str	r3, [r7, #12]
   45cd2:	add	sp, #52	; 0x34
   45cd4:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45cd8:	movs	r1, #44	; 0x2c
   45cda:	mul.w	r0, r1, r6
   45cde:	mov.w	r1, #4294967295	; 0xffffffff
   45ce2:	adds	r6, r3, r0
   45ce4:	str	r2, [r3, r0]
   45ce6:	strd	sl, sl, [r6, #8]
   45cea:	str.w	sl, [r6, #16]
   45cee:	strd	sl, sl, [r6, #24]
   45cf2:	str	r1, [r6, #20]
   45cf4:	str	r1, [r6, #32]
   45cf6:	str	r1, [r6, #40]	; 0x28
   45cf8:	ldrb.w	r4, [r8]
   45cfc:	sub.w	r0, r4, #48	; 0x30
   45d00:	uxtb	r3, r0
   45d02:	cmp	r3, #9
   45d04:	bls.w	46076 <_ZdlPv@@Base+0x2886>
   45d08:	mov.w	r9, #4294967295	; 0xffffffff
   45d0c:	b.n	45d32 <_ZdlPv@@Base+0x2542>
   45d0e:	cmp	r4, #45	; 0x2d
   45d10:	beq.n	45d44 <_ZdlPv@@Base+0x2554>
   45d12:	cmp	r4, #43	; 0x2b
   45d14:	beq.n	45d4e <_ZdlPv@@Base+0x255e>
   45d16:	cmp	r4, #32
   45d18:	beq.n	45d58 <_ZdlPv@@Base+0x2568>
   45d1a:	cmp	r4, #35	; 0x23
   45d1c:	beq.n	45d62 <_ZdlPv@@Base+0x2572>
   45d1e:	cmp	r4, #48	; 0x30
   45d20:	beq.n	45d6c <_ZdlPv@@Base+0x257c>
   45d22:	cmp	r4, #73	; 0x49
   45d24:	bne.n	45d76 <_ZdlPv@@Base+0x2586>
   45d26:	ldr	r3, [r6, #8]
   45d28:	orr.w	r3, r3, #64	; 0x40
   45d2c:	str	r3, [r6, #8]
   45d2e:	ldrb	r4, [r1, #0]
   45d30:	mov	r5, r1
   45d32:	cmp	r4, #39	; 0x27
   45d34:	add.w	r1, r5, #1
   45d38:	bne.n	45d0e <_ZdlPv@@Base+0x251e>
   45d3a:	ldr	r3, [r6, #8]
   45d3c:	orr.w	r3, r3, #1
   45d40:	str	r3, [r6, #8]
   45d42:	b.n	45d2e <_ZdlPv@@Base+0x253e>
   45d44:	ldr	r3, [r6, #8]
   45d46:	orr.w	r3, r3, #2
   45d4a:	str	r3, [r6, #8]
   45d4c:	b.n	45d2e <_ZdlPv@@Base+0x253e>
   45d4e:	ldr	r3, [r6, #8]
   45d50:	orr.w	r3, r3, #4
   45d54:	str	r3, [r6, #8]
   45d56:	b.n	45d2e <_ZdlPv@@Base+0x253e>
   45d58:	ldr	r3, [r6, #8]
   45d5a:	orr.w	r3, r3, #8
   45d5e:	str	r3, [r6, #8]
   45d60:	b.n	45d2e <_ZdlPv@@Base+0x253e>
   45d62:	ldr	r3, [r6, #8]
   45d64:	orr.w	r3, r3, #16
   45d68:	str	r3, [r6, #8]
   45d6a:	b.n	45d2e <_ZdlPv@@Base+0x253e>
   45d6c:	ldr	r3, [r6, #8]
   45d6e:	orr.w	r3, r3, #32
   45d72:	str	r3, [r6, #8]
   45d74:	b.n	45d2e <_ZdlPv@@Base+0x253e>
   45d76:	cmp	r4, #42	; 0x2a
   45d78:	beq.w	45e86 <_ZdlPv@@Base+0x2696>
   45d7c:	sub.w	r3, r4, #48	; 0x30
   45d80:	cmp	r3, #9
   45d82:	bls.w	4628e <_ZdlPv@@Base+0x2a9e>
   45d86:	cmp	r4, #46	; 0x2e
   45d88:	beq.w	45f36 <_ZdlPv@@Base+0x2746>
   45d8c:	adds	r5, #1
   45d8e:	movs	r3, #0
   45d90:	movs	r1, #1
   45d92:	b.n	45d98 <_ZdlPv@@Base+0x25a8>
   45d94:	ldrb.w	r4, [r5], #1
   45d98:	cmp	r4, #104	; 0x68
   45d9a:	mov	r8, r5
   45d9c:	ittt	eq
   45d9e:	andeq.w	r2, r3, #1
   45da2:	lsleq.w	r2, r1, r2
   45da6:	orreq	r3, r2
   45da8:	beq.n	45d94 <_ZdlPv@@Base+0x25a4>
   45daa:	cmp	r4, #76	; 0x4c
   45dac:	it	eq
   45dae:	orreq.w	r3, r3, #4
   45db2:	beq.n	45d94 <_ZdlPv@@Base+0x25a4>
   45db4:	cmp	r4, #108	; 0x6c
   45db6:	it	eq
   45db8:	addeq	r3, #8
   45dba:	beq.n	45d94 <_ZdlPv@@Base+0x25a4>
   45dbc:	cmp	r4, #106	; 0x6a
   45dbe:	it	eq
   45dc0:	addeq	r3, #16
   45dc2:	beq.n	45d94 <_ZdlPv@@Base+0x25a4>
   45dc4:	and.w	r2, r4, #223	; 0xdf
   45dc8:	cmp	r2, #90	; 0x5a
   45dca:	beq.n	45d94 <_ZdlPv@@Base+0x25a4>
   45dcc:	cmp	r4, #116	; 0x74
   45dce:	beq.n	45d94 <_ZdlPv@@Base+0x25a4>
   45dd0:	sub.w	r2, r4, #37	; 0x25
   45dd4:	cmp	r2, #83	; 0x53
   45dd6:	bhi.w	460c6 <_ZdlPv@@Base+0x28d6>
   45dda:	tbh	[pc, r2, lsl #1]
   45dde:	lsls	r6, r3, #4
   45de0:	lsls	r4, r6, #5
   45de2:	lsls	r4, r6, #5
   45de4:	lsls	r4, r6, #5
   45de6:	lsls	r4, r6, #5
   45de8:	lsls	r4, r6, #5
   45dea:	lsls	r4, r6, #5
   45dec:	lsls	r4, r6, #5
   45dee:	lsls	r4, r6, #5
   45df0:	lsls	r4, r6, #5
   45df2:	lsls	r4, r6, #5
   45df4:	lsls	r4, r6, #5
   45df6:	lsls	r4, r6, #5
   45df8:	lsls	r4, r6, #5
   45dfa:	lsls	r4, r6, #5
   45dfc:	lsls	r4, r6, #5
   45dfe:	lsls	r4, r6, #5
   45e00:	lsls	r4, r6, #5
   45e02:	lsls	r4, r6, #5
   45e04:	lsls	r4, r6, #5
   45e06:	lsls	r4, r6, #5
   45e08:	lsls	r4, r6, #5
   45e0a:	lsls	r4, r6, #5
   45e0c:	lsls	r4, r6, #5
   45e0e:	lsls	r4, r6, #5
   45e10:	lsls	r4, r6, #5
   45e12:	lsls	r4, r6, #5
   45e14:	lsls	r4, r6, #5
   45e16:	lsls	r6, r3, #6
   45e18:	lsls	r4, r6, #5
   45e1a:	lsls	r6, r3, #8
   45e1c:	lsls	r4, r6, #5
   45e1e:	lsls	r6, r3, #6
   45e20:	lsls	r6, r3, #6
   45e22:	lsls	r6, r3, #6
   45e24:	lsls	r4, r6, #5
   45e26:	lsls	r4, r6, #5
   45e28:	lsls	r4, r6, #5
   45e2a:	lsls	r4, r6, #5
   45e2c:	lsls	r4, r6, #5
   45e2e:	lsls	r4, r6, #5
   45e30:	lsls	r4, r6, #5
   45e32:	lsls	r4, r6, #5
   45e34:	lsls	r4, r6, #5
   45e36:	lsls	r4, r6, #5
   45e38:	lsls	r4, r6, #5
   45e3a:	lsls	r1, r4, #11
   45e3c:	lsls	r4, r6, #5
   45e3e:	lsls	r4, r6, #5
   45e40:	lsls	r4, r6, #5
   45e42:	lsls	r4, r6, #5
   45e44:	lsls	r6, r4, #7
   45e46:	lsls	r4, r6, #5
   45e48:	lsls	r4, r6, #5
   45e4a:	lsls	r4, r6, #5
   45e4c:	lsls	r4, r6, #5
   45e4e:	lsls	r4, r6, #5
   45e50:	lsls	r4, r6, #5
   45e52:	lsls	r4, r6, #5
   45e54:	lsls	r4, r6, #5
   45e56:	lsls	r6, r3, #6
   45e58:	lsls	r4, r6, #5
   45e5a:	lsls	r0, r3, #8
   45e5c:	lsls	r7, r7, #7
   45e5e:	lsls	r6, r3, #6
   45e60:	lsls	r6, r3, #6
   45e62:	lsls	r6, r3, #6
   45e64:	lsls	r4, r6, #5
   45e66:	lsls	r7, r7, #7
   45e68:	lsls	r4, r6, #5
   45e6a:	lsls	r4, r6, #5
   45e6c:	lsls	r4, r6, #5
   45e6e:	lsls	r4, r6, #5
   45e70:	lsls	r3, r4, #3
   45e72:	lsls	r6, r4, #7
   45e74:	lsls	r6, r3, #11
   45e76:	lsls	r4, r6, #5
   45e78:	lsls	r4, r6, #5
   45e7a:	lsls	r2, r4, #8
   45e7c:	lsls	r4, r6, #5
   45e7e:	lsls	r6, r4, #7
   45e80:	lsls	r4, r6, #5
   45e82:	lsls	r4, r6, #5
   45e84:	lsls	r6, r4, #7
   45e86:	ldr	r3, [sp, #12]
   45e88:	str	r5, [r6, #12]
   45e8a:	str	r1, [r6, #16]
   45e8c:	cmp	r3, #1
   45e8e:	ldrb	r2, [r5, #1]
   45e90:	it	cc
   45e92:	movcc	r3, #1
   45e94:	str	r3, [sp, #12]
   45e96:	subs	r2, #48	; 0x30
   45e98:	uxtb	r3, r2
   45e9a:	cmp	r3, #9
   45e9c:	bls.w	46156 <_ZdlPv@@Base+0x2966>
   45ea0:	ldr	r2, [sp, #28]
   45ea2:	adds	r3, r2, #1
   45ea4:	str	r2, [r6, #20]
   45ea6:	adds	r2, #1
   45ea8:	beq.w	460c6 <_ZdlPv@@Base+0x28d6>
   45eac:	mov	r5, r1
   45eae:	ldr	r4, [sp, #28]
   45eb0:	str	r3, [sp, #28]
   45eb2:	ldr	r2, [sp, #4]
   45eb4:	ldr.w	r3, [fp, #4]
   45eb8:	cmp	r2, r4
   45eba:	bhi.w	46360 <_ZdlPv@@Base+0x2b70>
   45ebe:	ldr	r2, [sp, #4]
   45ec0:	lsls	r2, r2, #1
   45ec2:	str	r2, [sp, #4]
   45ec4:	cmp	r2, r4
   45ec6:	itt	ls
   45ec8:	addls	r2, r4, #1
   45eca:	strls	r2, [sp, #4]
   45ecc:	ldr	r2, [sp, #4]
   45ece:	cmp.w	r2, #268435456	; 0x10000000
   45ed2:	bcs.w	4641a <_ZdlPv@@Base+0x2c2a>
   45ed6:	lsls	r1, r2, #4
   45ed8:	ldr	r2, [sp, #8]
   45eda:	cmp	r2, r3
   45edc:	beq.w	46366 <_ZdlPv@@Base+0x2b76>
   45ee0:	mov	r0, r3
   45ee2:	blx	12184 <realloc@plt>
   45ee6:	ldr.w	r1, [fp, #4]
   45eea:	mov	r3, r0
   45eec:	cmp	r0, #0
   45eee:	beq.w	46418 <_ZdlPv@@Base+0x2c28>
   45ef2:	ldr	r0, [sp, #8]
   45ef4:	ldr.w	r2, [fp]
   45ef8:	cmp	r0, r1
   45efa:	beq.w	46378 <_ZdlPv@@Base+0x2b88>
   45efe:	str.w	r3, [fp, #4]
   45f02:	cmp	r2, r4
   45f04:	bhi.n	45f1c <_ZdlPv@@Base+0x272c>
   45f06:	sub.w	r0, r3, #16
   45f0a:	adds	r2, #1
   45f0c:	cmp	r2, r4
   45f0e:	mov.w	r1, r2, lsl #4
   45f12:	str.w	sl, [r0, r1]
   45f16:	bls.n	45f0a <_ZdlPv@@Base+0x271a>
   45f18:	str.w	r2, [fp]
   45f1c:	lsls	r4, r4, #4
   45f1e:	ldr	r2, [r3, r4]
   45f20:	cmp	r2, #0
   45f22:	bne.w	462bc <_ZdlPv@@Base+0x2acc>
   45f26:	mov	r1, r5
   45f28:	movs	r2, #5
   45f2a:	str	r2, [r3, r4]
   45f2c:	ldrb.w	r4, [r1], #1
   45f30:	cmp	r4, #46	; 0x2e
   45f32:	bne.w	45d8c <_ZdlPv@@Base+0x259c>
   45f36:	ldrb	r3, [r5, #1]
   45f38:	str	r5, [r6, #24]
   45f3a:	cmp	r3, #42	; 0x2a
   45f3c:	bne.w	460f2 <_ZdlPv@@Base+0x2902>
   45f40:	ldr	r3, [sp, #24]
   45f42:	adds	r1, r5, #2
   45f44:	str	r1, [r6, #28]
   45f46:	cmp	r3, #2
   45f48:	mov	r8, r1
   45f4a:	it	cc
   45f4c:	movcc	r3, #2
   45f4e:	str	r3, [sp, #24]
   45f50:	ldrb	r3, [r5, #2]
   45f52:	subs	r3, #48	; 0x30
   45f54:	uxtb	r2, r3
   45f56:	cmp	r2, #9
   45f58:	bls.w	463ba <_ZdlPv@@Base+0x2bca>
   45f5c:	ldr	r4, [r6, #32]
   45f5e:	adds	r5, r4, #1
   45f60:	beq.w	463a8 <_ZdlPv@@Base+0x2bb8>
   45f64:	ldr	r2, [sp, #4]
   45f66:	ldr.w	r3, [fp, #4]
   45f6a:	cmp	r2, r4
   45f6c:	bls.w	46324 <_ZdlPv@@Base+0x2b34>
   45f70:	ldr.w	r2, [fp]
   45f74:	cmp	r2, r4
   45f76:	bhi.n	45f8e <_ZdlPv@@Base+0x279e>
   45f78:	sub.w	r0, r3, #16
   45f7c:	adds	r2, #1
   45f7e:	cmp	r2, r4
   45f80:	mov.w	r1, r2, lsl #4
   45f84:	str.w	sl, [r0, r1]
   45f88:	bls.n	45f7c <_ZdlPv@@Base+0x278c>
   45f8a:	str.w	r2, [fp]
   45f8e:	lsls	r4, r4, #4
   45f90:	ldr	r2, [r3, r4]
   45f92:	cmp	r2, #0
   45f94:	bne.w	46316 <_ZdlPv@@Base+0x2b26>
   45f98:	movs	r2, #5
   45f9a:	mov	r5, r8
   45f9c:	str	r2, [r3, r4]
   45f9e:	ldrb.w	r4, [r8]
   45fa2:	b.n	45d8c <_ZdlPv@@Base+0x259c>
   45fa4:	cmp	r3, #15
   45fa6:	bgt.w	4638e <_ZdlPv@@Base+0x2b9e>
   45faa:	lsls	r1, r3, #29
   45fac:	bmi.w	4638e <_ZdlPv@@Base+0x2b9e>
   45fb0:	cmp	r3, #7
   45fb2:	itt	gt
   45fb4:	movgt	r3, #21
   45fb6:	strgt	r3, [sp, #16]
   45fb8:	bgt.n	45fce <_ZdlPv@@Base+0x27de>
   45fba:	lsls	r2, r3, #30
   45fbc:	itt	mi
   45fbe:	movmi	r3, #18
   45fc0:	strmi	r3, [sp, #16]
   45fc2:	bmi.n	45fce <_ZdlPv@@Base+0x27de>
   45fc4:	and.w	r3, r3, #1
   45fc8:	rsb	r3, r3, #20
   45fcc:	str	r3, [sp, #16]
   45fce:	cmp.w	r9, #4294967295	; 0xffffffff
   45fd2:	it	ne
   45fd4:	strne.w	r9, [r6, #40]	; 0x28
   45fd8:	beq.w	4627a <_ZdlPv@@Base+0x2a8a>
   45fdc:	ldr	r2, [sp, #4]
   45fde:	ldr.w	r3, [fp, #4]
   45fe2:	cmp	r2, r9
   45fe4:	bls.w	4622e <_ZdlPv@@Base+0x2a3e>
   45fe8:	ldr.w	r2, [fp]
   45fec:	cmp	r2, r9
   45fee:	bhi.n	46006 <_ZdlPv@@Base+0x2816>
   45ff0:	sub.w	r0, r3, #16
   45ff4:	adds	r2, #1
   45ff6:	cmp	r2, r9
   45ff8:	mov.w	r1, r2, lsl #4
   45ffc:	str.w	sl, [r0, r1]
   46000:	bls.n	45ff4 <_ZdlPv@@Base+0x2804>
   46002:	str.w	r2, [fp]
   46006:	mov.w	r9, r9, lsl #4
   4600a:	ldr.w	r2, [r3, r9]
   4600e:	cmp	r2, #0
   46010:	bne.w	46270 <_ZdlPv@@Base+0x2a80>
   46014:	ldr	r2, [sp, #16]
   46016:	str.w	r2, [r3, r9]
   4601a:	strb.w	r4, [r6, #36]	; 0x24
   4601e:	ldr	r3, [r7, #0]
   46020:	str	r5, [r6, #4]
   46022:	adds	r6, r3, #1
   46024:	ldr	r3, [sp, #20]
   46026:	str	r6, [r7, #0]
   46028:	cmp	r3, r6
   4602a:	it	hi
   4602c:	ldrhi	r3, [r7, #4]
   4602e:	bhi.w	45cb6 <_ZdlPv@@Base+0x24c6>
   46032:	ldr	r3, [sp, #20]
   46034:	cmp	r3, #0
   46036:	blt.w	46444 <_ZdlPv@@Base+0x2c54>
   4603a:	ldr	r3, [sp, #20]
   4603c:	ldr	r2, [sp, #40]	; 0x28
   4603e:	cmp.w	r2, r3, lsl #1
   46042:	mov.w	r4, r3, lsl #1
   46046:	bcc.w	46444 <_ZdlPv@@Base+0x2c54>
   4604a:	movs	r1, #88	; 0x58
   4604c:	ldr	r5, [r7, #4]
   4604e:	mul.w	r1, r1, r3
   46052:	ldr	r3, [sp, #32]
   46054:	cmp	r3, r5
   46056:	beq.n	46134 <_ZdlPv@@Base+0x2944>
   46058:	mov	r0, r5
   4605a:	blx	12184 <realloc@plt>
   4605e:	mov	r3, r0
   46060:	cmp	r0, #0
   46062:	beq.w	46444 <_ZdlPv@@Base+0x2c54>
   46066:	ldrd	r6, r5, [r7]
   4606a:	ldr	r2, [sp, #32]
   4606c:	cmp	r2, r5
   4606e:	beq.n	46142 <_ZdlPv@@Base+0x2952>
   46070:	str	r4, [sp, #20]
   46072:	str	r3, [r7, #4]
   46074:	b.n	45cb6 <_ZdlPv@@Base+0x24c6>
   46076:	mov	r2, r8
   46078:	ldrb.w	r3, [r2, #1]!
   4607c:	sub.w	r1, r3, #48	; 0x30
   46080:	cmp	r1, #9
   46082:	bls.n	46078 <_ZdlPv@@Base+0x2888>
   46084:	cmp	r3, #36	; 0x24
   46086:	bne.w	45d08 <_ZdlPv@@Base+0x2518>
   4608a:	ldr	r5, [sp, #36]	; 0x24
   4608c:	movs	r3, #0
   4608e:	movs	r1, #10
   46090:	b.n	4609a <_ZdlPv@@Base+0x28aa>
   46092:	uxtb	r4, r0
   46094:	cmp	r4, #9
   46096:	bhi.w	46406 <_ZdlPv@@Base+0x2c16>
   4609a:	cmp	r3, r5
   4609c:	mov	r2, r8
   4609e:	ite	ls
   460a0:	mulls	r3, r1
   460a2:	movhi.w	r3, #4294967295	; 0xffffffff
   460a6:	adds.w	r9, r0, r3
   460aa:	ldrb.w	r0, [r8, #1]
   460ae:	add.w	r8, r8, #1
   460b2:	sub.w	r0, r0, #48	; 0x30
   460b6:	mov	r3, r9
   460b8:	bcc.n	46092 <_ZdlPv@@Base+0x28a2>
   460ba:	uxtb	r4, r0
   460bc:	mov.w	r3, #4294967295	; 0xffffffff
   460c0:	cmp	r4, #9
   460c2:	mov	r2, r8
   460c4:	bls.n	460a6 <_ZdlPv@@Base+0x28b6>
   460c6:	ldr.w	r3, [fp, #4]
   460ca:	ldr	r2, [sp, #8]
   460cc:	cmp	r2, r3
   460ce:	beq.n	460d6 <_ZdlPv@@Base+0x28e6>
   460d0:	mov	r0, r3
   460d2:	blx	12094 <free@plt+0x4>
   460d6:	ldr	r0, [r7, #4]
   460d8:	ldr	r3, [sp, #32]
   460da:	cmp	r3, r0
   460dc:	beq.n	460e2 <_ZdlPv@@Base+0x28f2>
   460de:	blx	12094 <free@plt+0x4>
   460e2:	blx	12374 <__errno_location@plt>
   460e6:	movs	r2, #22
   460e8:	mov	r3, r0
   460ea:	mov.w	r0, #4294967295	; 0xffffffff
   460ee:	str	r2, [r3, #0]
   460f0:	b.n	45cd2 <_ZdlPv@@Base+0x24e2>
   460f2:	ldrb	r3, [r5, #1]
   460f4:	subs	r3, #48	; 0x30
   460f6:	cmp	r3, #9
   460f8:	bhi.w	46458 <_ZdlPv@@Base+0x2c68>
   460fc:	ldrb.w	r3, [r1, #1]!
   46100:	subs	r3, #48	; 0x30
   46102:	cmp	r3, #9
   46104:	bls.n	460fc <_ZdlPv@@Base+0x290c>
   46106:	subs	r3, r1, r5
   46108:	mov	r5, r1
   4610a:	ldr	r2, [sp, #24]
   4610c:	str	r1, [r6, #28]
   4610e:	cmp	r2, r3
   46110:	ldrb	r4, [r1, #0]
   46112:	it	cc
   46114:	movcc	r2, r3
   46116:	str	r2, [sp, #24]
   46118:	b.n	45d8c <_ZdlPv@@Base+0x259c>
   4611a:	cmp	r3, #15
   4611c:	itt	gt
   4611e:	movgt	r3, #12
   46120:	strgt	r3, [sp, #16]
   46122:	bgt.w	45fce <_ZdlPv@@Base+0x27de>
   46126:	tst.w	r3, #4
   4612a:	ite	ne
   4612c:	movne	r3, #12
   4612e:	moveq	r3, #11
   46130:	str	r3, [sp, #16]
   46132:	b.n	45fce <_ZdlPv@@Base+0x27de>
   46134:	mov	r0, r1
   46136:	blx	122f4 <malloc@plt>
   4613a:	mov	r3, r0
   4613c:	cmp	r0, #0
   4613e:	beq.w	462e6 <_ZdlPv@@Base+0x2af6>
   46142:	movs	r2, #44	; 0x2c
   46144:	mov	r0, r3
   46146:	mul.w	r2, r2, r6
   4614a:	mov	r1, r5
   4614c:	blx	122dc <memcpy@plt>
   46150:	ldr	r6, [r7, #0]
   46152:	mov	r3, r0
   46154:	b.n	46070 <_ZdlPv@@Base+0x2880>
   46156:	mov	r0, r1
   46158:	ldrb.w	r3, [r0, #1]!
   4615c:	sub.w	r4, r3, #48	; 0x30
   46160:	cmp	r4, #9
   46162:	bls.n	46158 <_ZdlPv@@Base+0x2968>
   46164:	cmp	r3, #36	; 0x24
   46166:	bne.w	45ea0 <_ZdlPv@@Base+0x26b0>
   4616a:	mov	r3, r1
   4616c:	movs	r0, #10
   4616e:	movs	r1, #0
   46170:	b.n	4617e <_ZdlPv@@Base+0x298e>
   46172:	uxtb.w	ip, r2
   46176:	cmp.w	ip, #9
   4617a:	bhi.w	4644a <_ZdlPv@@Base+0x2c5a>
   4617e:	ldr	r4, [sp, #36]	; 0x24
   46180:	mov	r5, r3
   46182:	cmp	r1, r4
   46184:	ite	ls
   46186:	mulls	r1, r0
   46188:	movhi.w	r1, #4294967295	; 0xffffffff
   4618c:	adds	r4, r2, r1
   4618e:	ldrb	r2, [r3, #1]
   46190:	add.w	r3, r3, #1
   46194:	sub.w	r2, r2, #48	; 0x30
   46198:	mov	r1, r4
   4619a:	bcc.n	46172 <_ZdlPv@@Base+0x2982>
   4619c:	uxtb	r4, r2
   4619e:	mov.w	r1, #4294967295	; 0xffffffff
   461a2:	cmp	r4, #9
   461a4:	mov	r5, r3
   461a6:	bls.n	4618c <_ZdlPv@@Base+0x299c>
   461a8:	b.n	460c6 <_ZdlPv@@Base+0x28d6>
   461aa:	cmp	r3, #15
   461ac:	bgt.w	46388 <_ZdlPv@@Base+0x2b98>
   461b0:	lsls	r2, r3, #29
   461b2:	bmi.w	46388 <_ZdlPv@@Base+0x2b98>
   461b6:	cmp	r3, #7
   461b8:	itt	gt
   461ba:	movgt	r3, #8
   461bc:	strgt	r3, [sp, #16]
   461be:	bgt.w	45fce <_ZdlPv@@Base+0x27de>
   461c2:	lsls	r0, r3, #30
   461c4:	itt	mi
   461c6:	movmi	r3, #2
   461c8:	strmi	r3, [sp, #16]
   461ca:	bmi.w	45fce <_ZdlPv@@Base+0x27de>
   461ce:	tst.w	r3, #1
   461d2:	ite	ne
   461d4:	movne	r3, #4
   461d6:	moveq	r3, #6
   461d8:	str	r3, [sp, #16]
   461da:	b.n	45fce <_ZdlPv@@Base+0x27de>
   461dc:	cmp	r3, #15
   461de:	bgt.w	46394 <_ZdlPv@@Base+0x2ba4>
   461e2:	lsls	r0, r3, #29
   461e4:	bmi.w	46394 <_ZdlPv@@Base+0x2ba4>
   461e8:	cmp	r3, #7
   461ea:	itt	gt
   461ec:	movgt	r3, #7
   461ee:	strgt	r3, [sp, #16]
   461f0:	bgt.w	45fce <_ZdlPv@@Base+0x27de>
   461f4:	lsls	r1, r3, #30
   461f6:	itt	mi
   461f8:	movmi	r3, #1
   461fa:	strmi	r3, [sp, #16]
   461fc:	bmi.w	45fce <_ZdlPv@@Base+0x27de>
   46200:	tst.w	r3, #1
   46204:	ite	ne
   46206:	movne	r3, #3
   46208:	moveq	r3, #5
   4620a:	str	r3, [sp, #16]
   4620c:	b.n	45fce <_ZdlPv@@Base+0x27de>
   4620e:	cmp	r3, #7
   46210:	ite	gt
   46212:	movgt	r3, #14
   46214:	movle	r3, #13
   46216:	str	r3, [sp, #16]
   46218:	b.n	45fce <_ZdlPv@@Base+0x27de>
   4621a:	movs	r3, #14
   4621c:	movs	r4, #99	; 0x63
   4621e:	str	r3, [sp, #16]
   46220:	b.n	45fce <_ZdlPv@@Base+0x27de>
   46222:	cmp	r3, #7
   46224:	ite	gt
   46226:	movgt	r3, #16
   46228:	movle	r3, #15
   4622a:	str	r3, [sp, #16]
   4622c:	b.n	45fce <_ZdlPv@@Base+0x27de>
   4622e:	ldr	r2, [sp, #4]
   46230:	lsls	r2, r2, #1
   46232:	str	r2, [sp, #4]
   46234:	cmp	r2, r9
   46236:	itt	ls
   46238:	addls.w	r2, r9, #1
   4623c:	strls	r2, [sp, #4]
   4623e:	ldr	r2, [sp, #4]
   46240:	cmp.w	r2, #268435456	; 0x10000000
   46244:	bcs.w	4641a <_ZdlPv@@Base+0x2c2a>
   46248:	lsls	r1, r2, #4
   4624a:	ldr	r2, [sp, #8]
   4624c:	cmp	r2, r3
   4624e:	beq.n	462ca <_ZdlPv@@Base+0x2ada>
   46250:	mov	r0, r3
   46252:	blx	12184 <realloc@plt>
   46256:	mov	r3, r0
   46258:	cmp	r0, #0
   4625a:	beq.w	46444 <_ZdlPv@@Base+0x2c54>
   4625e:	ldr.w	r2, [fp, #4]
   46262:	ldr	r1, [sp, #8]
   46264:	cmp	r1, r2
   46266:	beq.w	46472 <_ZdlPv@@Base+0x2c82>
   4626a:	str.w	r3, [fp, #4]
   4626e:	b.n	45fe8 <_ZdlPv@@Base+0x27f8>
   46270:	ldr	r1, [sp, #16]
   46272:	cmp	r2, r1
   46274:	beq.w	4601a <_ZdlPv@@Base+0x282a>
   46278:	b.n	460ca <_ZdlPv@@Base+0x28da>
   4627a:	ldr	r2, [sp, #28]
   4627c:	adds	r3, r2, #1
   4627e:	str	r2, [r6, #40]	; 0x28
   46280:	adds	r2, #1
   46282:	beq.w	460c6 <_ZdlPv@@Base+0x28d6>
   46286:	ldr.w	r9, [sp, #28]
   4628a:	str	r3, [sp, #28]
   4628c:	b.n	45fdc <_ZdlPv@@Base+0x27ec>
   4628e:	str	r5, [r6, #12]
   46290:	mov	r0, r5
   46292:	ldrb	r3, [r5, #0]
   46294:	subs	r3, #48	; 0x30
   46296:	cmp	r3, #9
   46298:	bhi.n	462a8 <_ZdlPv@@Base+0x2ab8>
   4629a:	mov	r3, r0
   4629c:	ldrb.w	r2, [r0, #1]!
   462a0:	subs	r2, #48	; 0x30
   462a2:	cmp	r2, #9
   462a4:	bls.n	4629a <_ZdlPv@@Base+0x2aaa>
   462a6:	adds	r1, r3, #2
   462a8:	ldr	r3, [sp, #12]
   462aa:	subs	r5, r0, r5
   462ac:	str	r0, [r6, #16]
   462ae:	cmp	r3, r5
   462b0:	ldrb	r4, [r0, #0]
   462b2:	it	cc
   462b4:	movcc	r3, r5
   462b6:	mov	r5, r0
   462b8:	str	r3, [sp, #12]
   462ba:	b.n	45d86 <_ZdlPv@@Base+0x2596>
   462bc:	cmp	r2, #5
   462be:	bne.w	460ca <_ZdlPv@@Base+0x28da>
   462c2:	mov	r1, r5
   462c4:	ldrb.w	r4, [r1], #1
   462c8:	b.n	45d86 <_ZdlPv@@Base+0x2596>
   462ca:	mov	r0, r1
   462cc:	str	r3, [sp, #44]	; 0x2c
   462ce:	blx	122f4 <malloc@plt>
   462d2:	ldr	r3, [sp, #44]	; 0x2c
   462d4:	cbz	r0, 462f6 <_ZdlPv@@Base+0x2b06>
   462d6:	ldr.w	r2, [fp]
   462da:	mov	r1, r3
   462dc:	lsls	r2, r2, #4
   462de:	blx	122dc <memcpy@plt>
   462e2:	mov	r3, r0
   462e4:	b.n	4626a <_ZdlPv@@Base+0x2a7a>
   462e6:	ldr.w	r3, [fp, #4]
   462ea:	ldr	r2, [sp, #8]
   462ec:	cmp	r2, r3
   462ee:	beq.n	46302 <_ZdlPv@@Base+0x2b12>
   462f0:	mov	r0, r3
   462f2:	blx	12094 <free@plt+0x4>
   462f6:	ldr	r0, [r7, #4]
   462f8:	ldr	r3, [sp, #32]
   462fa:	cmp	r3, r0
   462fc:	beq.n	46302 <_ZdlPv@@Base+0x2b12>
   462fe:	blx	12094 <free@plt+0x4>
   46302:	blx	12374 <__errno_location@plt>
   46306:	movs	r2, #12
   46308:	mov	r3, r0
   4630a:	mov.w	r0, #4294967295	; 0xffffffff
   4630e:	str	r2, [r3, #0]
   46310:	add	sp, #52	; 0x34
   46312:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46316:	cmp	r2, #5
   46318:	bne.w	460ca <_ZdlPv@@Base+0x28da>
   4631c:	ldrb.w	r4, [r8]
   46320:	mov	r5, r8
   46322:	b.n	45d8c <_ZdlPv@@Base+0x259c>
   46324:	ldr	r2, [sp, #4]
   46326:	lsls	r2, r2, #1
   46328:	str	r2, [sp, #4]
   4632a:	cmp	r2, r4
   4632c:	itt	ls
   4632e:	addls	r2, r4, #1
   46330:	strls	r2, [sp, #4]
   46332:	ldr	r2, [sp, #4]
   46334:	cmp.w	r2, #268435456	; 0x10000000
   46338:	bcs.n	4641a <_ZdlPv@@Base+0x2c2a>
   4633a:	lsls	r1, r2, #4
   4633c:	ldr	r2, [sp, #8]
   4633e:	cmp	r2, r3
   46340:	beq.n	46424 <_ZdlPv@@Base+0x2c34>
   46342:	mov	r0, r3
   46344:	blx	12184 <realloc@plt>
   46348:	mov	r3, r0
   4634a:	cmp	r0, #0
   4634c:	beq.n	46444 <_ZdlPv@@Base+0x2c54>
   4634e:	ldr.w	r2, [fp, #4]
   46352:	ldr	r1, [sp, #8]
   46354:	cmp	r1, r2
   46356:	beq.w	4646e <_ZdlPv@@Base+0x2c7e>
   4635a:	str.w	r3, [fp, #4]
   4635e:	b.n	45f70 <_ZdlPv@@Base+0x2780>
   46360:	ldr.w	r2, [fp]
   46364:	b.n	45f02 <_ZdlPv@@Base+0x2712>
   46366:	mov	r0, r1
   46368:	blx	122f4 <malloc@plt>
   4636c:	cmp	r0, #0
   4636e:	beq.n	462f6 <_ZdlPv@@Base+0x2b06>
   46370:	ldr.w	r2, [fp]
   46374:	mov	r3, r0
   46376:	ldr	r1, [sp, #8]
   46378:	lsls	r2, r2, #4
   4637a:	mov	r0, r3
   4637c:	blx	122dc <memcpy@plt>
   46380:	ldr.w	r2, [fp]
   46384:	mov	r3, r0
   46386:	b.n	45efe <_ZdlPv@@Base+0x270e>
   46388:	movs	r3, #10
   4638a:	str	r3, [sp, #16]
   4638c:	b.n	45fce <_ZdlPv@@Base+0x27de>
   4638e:	movs	r3, #22
   46390:	str	r3, [sp, #16]
   46392:	b.n	45fce <_ZdlPv@@Base+0x27de>
   46394:	movs	r3, #9
   46396:	str	r3, [sp, #16]
   46398:	b.n	45fce <_ZdlPv@@Base+0x27de>
   4639a:	movs	r3, #17
   4639c:	str	r3, [sp, #16]
   4639e:	b.n	45fce <_ZdlPv@@Base+0x27de>
   463a0:	movs	r3, #16
   463a2:	movs	r4, #115	; 0x73
   463a4:	str	r3, [sp, #16]
   463a6:	b.n	45fce <_ZdlPv@@Base+0x27de>
   463a8:	ldr	r2, [sp, #28]
   463aa:	adds	r3, r2, #1
   463ac:	str	r2, [r6, #32]
   463ae:	adds	r2, #1
   463b0:	beq.w	460c6 <_ZdlPv@@Base+0x28d6>
   463b4:	ldr	r4, [sp, #28]
   463b6:	str	r3, [sp, #28]
   463b8:	b.n	45f64 <_ZdlPv@@Base+0x2774>
   463ba:	mov	r0, r1
   463bc:	ldrb.w	r2, [r0, #1]!
   463c0:	sub.w	r4, r2, #48	; 0x30
   463c4:	cmp	r4, #9
   463c6:	bls.n	463bc <_ZdlPv@@Base+0x2bcc>
   463c8:	cmp	r2, #36	; 0x24
   463ca:	bne.w	45f5c <_ZdlPv@@Base+0x276c>
   463ce:	movs	r2, #0
   463d0:	movs	r0, #10
   463d2:	b.n	463da <_ZdlPv@@Base+0x2bea>
   463d4:	uxtb	r5, r3
   463d6:	cmp	r5, #9
   463d8:	bhi.n	4645e <_ZdlPv@@Base+0x2c6e>
   463da:	ldr	r4, [sp, #36]	; 0x24
   463dc:	mov	ip, r1
   463de:	cmp	r2, r4
   463e0:	ite	ls
   463e2:	mulls	r2, r0
   463e4:	movhi.w	r2, #4294967295	; 0xffffffff
   463e8:	adds	r4, r3, r2
   463ea:	ldrb	r3, [r1, #1]
   463ec:	add.w	r1, r1, #1
   463f0:	sub.w	r3, r3, #48	; 0x30
   463f4:	mov	r2, r4
   463f6:	bcc.n	463d4 <_ZdlPv@@Base+0x2be4>
   463f8:	uxtb	r4, r3
   463fa:	mov.w	r2, #4294967295	; 0xffffffff
   463fe:	cmp	r4, #9
   46400:	mov	ip, r1
   46402:	bls.n	463e8 <_ZdlPv@@Base+0x2bf8>
   46404:	b.n	460c6 <_ZdlPv@@Base+0x28d6>
   46406:	add.w	r9, r9, #4294967295	; 0xffffffff
   4640a:	cmn.w	r9, #3
   4640e:	bhi.w	460c6 <_ZdlPv@@Base+0x28d6>
   46412:	ldrb	r4, [r2, #2]
   46414:	adds	r5, r2, #2
   46416:	b.n	45d32 <_ZdlPv@@Base+0x2542>
   46418:	mov	r3, r1
   4641a:	ldr	r2, [sp, #8]
   4641c:	cmp	r2, r3
   4641e:	bne.w	462f0 <_ZdlPv@@Base+0x2b00>
   46422:	b.n	462f6 <_ZdlPv@@Base+0x2b06>
   46424:	mov	r0, r1
   46426:	str	r3, [sp, #16]
   46428:	blx	122f4 <malloc@plt>
   4642c:	ldr	r3, [sp, #16]
   4642e:	cmp	r0, #0
   46430:	beq.w	462f6 <_ZdlPv@@Base+0x2b06>
   46434:	ldr.w	r2, [fp]
   46438:	mov	r1, r3
   4643a:	lsls	r2, r2, #4
   4643c:	blx	122dc <memcpy@plt>
   46440:	mov	r3, r0
   46442:	b.n	4635a <_ZdlPv@@Base+0x2b6a>
   46444:	ldr.w	r3, [fp, #4]
   46448:	b.n	4641a <_ZdlPv@@Base+0x2c2a>
   4644a:	subs	r4, #1
   4644c:	adds	r2, r4, #3
   4644e:	bhi.w	460c6 <_ZdlPv@@Base+0x28d6>
   46452:	adds	r5, #2
   46454:	str	r4, [r6, #20]
   46456:	b.n	45eb2 <_ZdlPv@@Base+0x26c2>
   46458:	mov	r5, r1
   4645a:	movs	r3, #1
   4645c:	b.n	4610a <_ZdlPv@@Base+0x291a>
   4645e:	subs	r4, #1
   46460:	adds	r3, r4, #3
   46462:	bhi.w	460c6 <_ZdlPv@@Base+0x28d6>
   46466:	add.w	r8, ip, #2
   4646a:	str	r4, [r6, #32]
   4646c:	b.n	45f64 <_ZdlPv@@Base+0x2774>
   4646e:	mov	r3, r1
   46470:	b.n	46434 <_ZdlPv@@Base+0x2c44>
   46472:	mov	r3, r1
   46474:	b.n	462d6 <_ZdlPv@@Base+0x2ae6>
   46476:	nop
   46478:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   4647c:	mov	r7, r0
   4647e:	ldr	r6, [pc, #48]	; (464b0 <_ZdlPv@@Base+0x2cc0>)
   46480:	mov	r8, r1
   46482:	ldr	r5, [pc, #48]	; (464b4 <_ZdlPv@@Base+0x2cc4>)
   46484:	mov	r9, r2
   46486:	add	r6, pc
   46488:	blx	12018 <sqrt@plt-0x20>
   4648c:	add	r5, pc
   4648e:	subs	r6, r6, r5
   46490:	asrs	r6, r6, #2
   46492:	beq.n	464aa <_ZdlPv@@Base+0x2cba>
   46494:	subs	r5, #4
   46496:	movs	r4, #0
   46498:	ldr.w	r3, [r5, #4]!
   4649c:	adds	r4, #1
   4649e:	mov	r2, r9
   464a0:	mov	r1, r8
   464a2:	mov	r0, r7
   464a4:	blx	r3
   464a6:	cmp	r6, r4
   464a8:	bne.n	46498 <_ZdlPv@@Base+0x2ca8>
   464aa:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   464ae:	nop
   464b0:	ldr	r1, [pc, #568]	; (466ec <_ZdlPv@@Base+0x2efc>)
   464b2:	movs	r2, r0
   464b4:	ldr	r1, [pc, #176]	; (46568 <_ZdlPv@@Base+0x2d78>)
   464b6:	movs	r2, r0
   464b8:	bx	lr
   464ba:	nop

Disassembly of section .fini:

000464bc <.fini>:
   464bc:	push	{r3, lr}
   464c0:	pop	{r3, pc}
