# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 4 4 5 7
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 3 3
BLOCK 4 0
BLOCK 4 1
BLOCK 4 3
# CONTEXT CPU 0 4
# CONTEXT CPU 1 4
CPU 4 2 2
# CONTEXT CPU 3 4
BLOCK 5 2
UNBLOCK 5 0
UNBLOCK 5 1
UNBLOCK 5 3
CPU 5 4 0
CPU 5 5 1
# CONTEXT CPU 2 5
CPU 5 6 3
UNBLOCK 6 2
CPU 6 4 0
CPU 6 5 1
CPU 6 7 2
CPU 6 6 3
CPU 7 4 0
CPU 7 5 1
CPU 7 7 2
CPU 7 6 3
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
# CONTEXT CPU 2 8
CPU 8 6 3
CPU 9 8 0
CPU 9 9 1
CPU 9 10 2
# CONTEXT CPU 3 9
BLOCK 10 8
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 10 2
CPU 10 11 3
BLOCK 11 10
UNBLOCK 11 8
CPU 11 12 0
CPU 11 9 1
# CONTEXT CPU 2 11
CPU 11 11 3
BLOCK 12 9
UNBLOCK 12 10
CPU 12 12 0
# CONTEXT CPU 1 12
CPU 12 13 2
CPU 12 11 3
BLOCK 13 12
UNBLOCK 13 9
# CONTEXT CPU 0 13
CPU 13 14 1
CPU 13 13 2
CPU 13 11 3
BLOCK 14 14
BLOCK 14 11
UNBLOCK 14 12
CPU 14 0 0
# CONTEXT CPU 1 14
CPU 14 13 2
# CONTEXT CPU 3 14
BLOCK 15 13
UNBLOCK 15 11
UNBLOCK 15 14
CPU 15 0 0
CPU 15 1 1
# CONTEXT CPU 2 15
CPU 15 3 3
UNBLOCK 16 13
CPU 16 0 0
CPU 16 1 1
CPU 16 2 2
CPU 16 3 3
CPU 17 0 0
CPU 17 1 1
CPU 17 2 2
CPU 17 3 3
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
# CONTEXT CPU 2 18
# CONTEXT CPU 3 18
CPU 19 4 0
CPU 19 5 1
CPU 19 7 2
CPU 19 6 3
BLOCK 20 4
# CONTEXT CPU 0 20
CPU 20 5 1
CPU 20 7 2
CPU 20 6 3
BLOCK 21 7
UNBLOCK 21 4
CPU 21 8 0
CPU 21 5 1
# CONTEXT CPU 2 21
CPU 21 6 3
BLOCK 22 5
UNBLOCK 22 7
CPU 22 8 0
# CONTEXT CPU 1 22
CPU 22 10 2
CPU 22 6 3
BLOCK 23 6
UNBLOCK 23 5
CPU 23 8 0
CPU 23 9 1
CPU 23 10 2
# CONTEXT CPU 3 23
BLOCK 24 10
UNBLOCK 24 6
CPU 24 8 0
CPU 24 9 1
# CONTEXT CPU 2 24
# CONTEXT CPU 3 24
UNBLOCK 25 10
CPU 25 8 0
CPU 25 9 1
# CONTEXT CPU 2 25
# CONTEXT CPU 3 25
# CONTEXT CPU 0 26
# CONTEXT CPU 1 26
# CONTEXT CPU 2 26
CPU 26 12 3
# CONTEXT CPU 0 27
# CONTEXT CPU 1 27
CPU 27 11 2
CPU 27 12 3
BLOCK 28 12
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
CPU 28 11 2
# CONTEXT CPU 3 28
UNBLOCK 29 12
CPU 29 14 0
CPU 29 13 1
CPU 29 11 2
# CONTEXT CPU 3 29
BLOCK 30 14
BLOCK 30 13
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
# CONTEXT CPU 3 30
UNBLOCK 31 13
UNBLOCK 31 14
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
# CONTEXT CPU 2 31
CPU 31 0 3
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
CPU 32 0 3
EXIT 33 0 3
CPU 33 1 0
CPU 33 2 1
CPU 33 3 2
# CONTEXT CPU 3 33
CPU 34 1 0
CPU 34 2 1
CPU 34 3 2
# CONTEXT CPU 3 34
CPU 35 1 0
CPU 35 2 1
CPU 35 3 2
# CONTEXT CPU 3 35
EXIT 36 1 0
EXIT 36 2 1
EXIT 36 3 2
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
CPU 36 4 3
# CONTEXT CPU 0 37
CPU 37 5 1
# CONTEXT CPU 2 37
CPU 37 4 3
# CONTEXT CPU 0 38
CPU 38 5 1
# CONTEXT CPU 2 38
CPU 38 4 3
CPU 39 7 0
CPU 39 5 1
CPU 39 6 2
CPU 39 4 3
EXIT 40 5 1
EXIT 40 6 2
CPU 40 7 0
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
CPU 40 4 3
EXIT 41 4 3
CPU 41 7 0
# CONTEXT CPU 1 41
# CONTEXT CPU 2 41
# CONTEXT CPU 3 41
CPU 42 7 0
# CONTEXT CPU 1 42
# CONTEXT CPU 2 42
# CONTEXT CPU 3 42
CPU 43 7 0
CPU 43 10 1
CPU 43 8 2
# CONTEXT CPU 3 43
EXIT 44 7 0
# CONTEXT CPU 0 44
CPU 44 10 1
CPU 44 8 2
CPU 44 9 3
BLOCK 45 8
BLOCK 45 9
# CONTEXT CPU 0 45
CPU 45 10 1
# CONTEXT CPU 2 45
# CONTEXT CPU 3 45
UNBLOCK 46 8
UNBLOCK 46 9
# CONTEXT CPU 0 46
CPU 46 10 1
CPU 46 11 2
# CONTEXT CPU 3 46
BLOCK 47 11
CPU 47 12 0
CPU 47 10 1
# CONTEXT CPU 2 47
# CONTEXT CPU 3 47
BLOCK 48 12
EXIT 48 10 1
UNBLOCK 48 11
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
CPU 48 13 3
BLOCK 49 13
UNBLOCK 49 12
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
UNBLOCK 50 13
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
CPU 50 14 2
# CONTEXT CPU 3 50
BLOCK 51 14
CPU 51 8 0
CPU 51 9 1
# CONTEXT CPU 2 51
# CONTEXT CPU 3 51
EXIT 52 8 0
UNBLOCK 52 14
# CONTEXT CPU 0 52
CPU 52 9 1
# CONTEXT CPU 2 52
CPU 52 11 3
EXIT 53 9 1
EXIT 53 11 3
# CONTEXT CPU 0 53
# CONTEXT CPU 1 53
# CONTEXT CPU 2 53
CPU 53 -1 3
# CONTEXT CPU 0 54
# CONTEXT CPU 1 54
CPU 54 12 2
CPU 54 -1 3
BLOCK 55 12
CPU 55 13 0
# CONTEXT CPU 1 55
CPU 55 -1 2
CPU 55 -1 3
UNBLOCK 56 12
CPU 56 13 0
CPU 56 14 1
# CONTEXT CPU 2 56
CPU 56 -1 3
BLOCK 57 14
CPU 57 13 0
CPU 57 -1 1
CPU 57 12 2
CPU 57 -1 3
BLOCK 58 13
UNBLOCK 58 14
# CONTEXT CPU 0 58
CPU 58 -1 1
CPU 58 12 2
CPU 58 -1 3
UNBLOCK 59 13
# CONTEXT CPU 0 59
# CONTEXT CPU 1 59
CPU 59 12 2
CPU 59 -1 3
EXIT 60 12 2
# CONTEXT CPU 0 60
# CONTEXT CPU 1 60
CPU 60 -1 2
CPU 60 -1 3
CPU 61 14 0
# CONTEXT CPU 1 61
CPU 61 -1 2
CPU 61 -1 3
BLOCK 62 14
CPU 62 -1 0
CPU 62 13 1
CPU 62 -1 2
CPU 62 -1 3
EXIT 63 13 1
UNBLOCK 63 14
# CONTEXT CPU 0 63
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
CPU 64 14 0
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
BLOCK 65 14
CPU 65 -1 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
UNBLOCK 66 14
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
CPU 67 14 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
BLOCK 68 14
CPU 68 -1 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
UNBLOCK 69 14
# CONTEXT CPU 0 69
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
CPU 70 14 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
BLOCK 71 14
CPU 71 -1 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
UNBLOCK 72 14
# CONTEXT CPU 0 72
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
CPU 73 14 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
EXIT 74 14 0
CPU 74 -1 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
