Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 31 02:29:53 2019
| Host         : 612-40 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file package_control_sets_placed.rpt
| Design       : package
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    35 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            1 |
|      4 |           13 |
|      5 |            4 |
|      6 |            2 |
|      7 |            5 |
|      8 |            1 |
|     10 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             307 |          140 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           15 |
| Yes          | No                    | No                     |              70 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             145 |           58 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------+--------------------+------------------+----------------+
|    Clock Signal    |            Enable Signal            |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------------+--------------------+------------------+----------------+
|  clk2_reg_n_0_BUFG | segs0[7]_i_1_n_0                    | segs0[6]_i_1_n_0   |                1 |              2 |
|  clk1_reg_n_0      |                                     |                    |                1 |              3 |
|  clk2_reg_n_0_BUFG | incode2[3]_i_1_n_0                  |                    |                1 |              4 |
|  clk2_reg_n_0_BUFG | len[7]_i_1_n_0                      |                    |                1 |              4 |
|  clk2_reg_n_0_BUFG | boxnow                              | iscorrect0         |                1 |              4 |
|  clk2_reg_n_0_BUFG | len[7]_i_1_n_0                      | len[3]_i_1_n_0     |                2 |              4 |
|  clk2_reg_n_0_BUFG | midbox[3]_i_1_n_0                   |                    |                1 |              4 |
|  clk2_reg_n_0_BUFG | flag                                |                    |                1 |              4 |
|  clk2_reg_n_0_BUFG | rbox                                |                    |                1 |              4 |
|  clk_IBUF_BUFG     |                                     | count2[3]_i_1_n_0  |                1 |              4 |
|  clk_IBUF_BUFG     | FSM_sequential_nextstate[3]_i_1_n_0 | x0_IBUF            |                3 |              4 |
|  clk3_reg_n_0      |                                     |                    |                2 |              4 |
|  clk2_reg_n_0_BUFG | incode3[3]_i_1_n_0                  |                    |                1 |              4 |
|  clk2_reg_n_0_BUFG | incode1                             |                    |                1 |              4 |
|  clk2_reg_n_0_BUFG | incode0                             |                    |                1 |              4 |
|  clk2_reg_n_0_BUFG | boxnum                              |                    |                2 |              5 |
|  clk2_reg_n_0_BUFG | x0_IBUF                             |                    |                2 |              5 |
|  clk_IBUF_BUFG     |                                     |                    |                4 |              5 |
|  clk2_reg_n_0_BUFG | segs0[7]_i_1_n_0                    |                    |                1 |              5 |
|  clk2_reg_n_0_BUFG | en                                  |                    |                1 |              6 |
|  clk_IBUF_BUFG     |                                     | clk3               |                2 |              6 |
|  clk2_reg_n_0_BUFG | hexreg5                             | hexreg20_in[5]     |                6 |              7 |
|  clk2_reg_n_0_BUFG | hexreg4[7]_i_1_n_0                  | hexreg20_in[5]     |                5 |              7 |
|  clk2_reg_n_0_BUFG | hexreg6                             | hexreg20_in[5]     |                7 |              7 |
|  clk2_reg_n_0_BUFG | segs1[7]_i_1_n_0                    |                    |                6 |              7 |
|  clk2_reg_n_0_BUFG | hexreg7                             | hexreg20_in[5]     |                5 |              7 |
|  clk2_reg_n_0_BUFG |                                     | clear              |                4 |              8 |
|  clk2_reg_n_0_BUFG | hexreg0                             |                    |                3 |             10 |
|  clk2_reg_n_0_BUFG |                                     | rcode[0]_i_1_n_0   |                4 |             16 |
|  clk_IBUF_BUFG     |                                     | clk1               |                4 |             16 |
|  clk2_reg_n_0_BUFG | srcode                              | srcode0            |                5 |             16 |
|  clk_IBUF_BUFG     | count1[27]_i_2_n_0                  | count1[27]_i_1_n_0 |                8 |             28 |
|  clk2_reg_n_0_BUFG | srcode0                             | count4[29]_i_1_n_0 |                8 |             29 |
|  clk_IBUF_BUFG     | count5[29]_i_2_n_0                  | count5[29]_i_1_n_0 |                7 |             30 |
|  clk2_reg_n_0_BUFG |                                     |                    |              133 |            295 |
+--------------------+-------------------------------------+--------------------+------------------+----------------+


