
emmc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <get_clock_divider>:
   0:	e59f30ac 	ldr	r3, [pc, #172]	; b4 <get_clock_divider+0xb4>
   4:	e1500003 	cmp	r0, r3
   8:	9a000007 	bls	2c <get_clock_divider+0x2c>
   c:	e59f20a4 	ldr	r2, [pc, #164]	; b8 <get_clock_divider+0xb8>
  10:	e0823092 	umull	r3, r2, r2, r0
  14:	e1a02c22 	lsr	r2, r2, #24
  18:	e59f309c 	ldr	r3, [pc, #156]	; bc <get_clock_divider+0xbc>
  1c:	e0030293 	mul	r3, r3, r2
  20:	e1500003 	cmp	r0, r3
  24:	13a02000 	movne	r2, #0
  28:	ea000000 	b	30 <get_clock_divider+0x30>
  2c:	e3a02001 	mov	r2, #1
  30:	e3a0001f 	mov	r0, #31
  34:	e3500000 	cmp	r0, #0
  38:	ba000007 	blt	5c <get_clock_divider+0x5c>
  3c:	e3a03001 	mov	r3, #1
  40:	e1a03013 	lsl	r3, r3, r0
  44:	e1120003 	tst	r2, r3
  48:	02400001 	subeq	r0, r0, #1
  4c:	0afffff8 	beq	34 <get_clock_divider+0x34>
  50:	e1d23003 	bics	r3, r2, r3
  54:	12800001 	addne	r0, r0, #1
  58:	ea000000 	b	60 <get_clock_divider+0x60>
  5c:	e3e00000 	mvn	r0, #0
  60:	e3700001 	cmn	r0, #1
  64:	0a000003 	beq	78 <get_clock_divider+0x78>
  68:	e350001f 	cmp	r0, #31
  6c:	da000002 	ble	7c <get_clock_divider+0x7c>
  70:	e3a0001f 	mov	r0, #31
  74:	ea000002 	b	84 <get_clock_divider+0x84>
  78:	e3a0001f 	mov	r0, #31
  7c:	e3500000 	cmp	r0, #0
  80:	0a000002 	beq	90 <get_clock_divider+0x90>
  84:	e2400001 	sub	r0, r0, #1
  88:	e3a03001 	mov	r3, #1
  8c:	e1a00013 	lsl	r0, r3, r0
  90:	e3500b01 	cmp	r0, #1024	; 0x400
  94:	a59f0024 	ldrge	r0, [pc, #36]	; c0 <get_clock_divider+0xc0>
  98:	e1a03440 	asr	r3, r0, #8
  9c:	e1a00400 	lsl	r0, r0, #8
  a0:	e6ff0070 	uxth	r0, r0
  a4:	e1a03303 	lsl	r3, r3, #6
  a8:	e6ef3073 	uxtb	r3, r3
  ac:	e1800003 	orr	r0, r0, r3
  b0:	e12fff1e 	bx	lr
  b4:	02faf07f 	rscseq	pc, sl, #127	; 0x7f
  b8:	55e63b89 	strbpl	r3, [r6, #2953]!	; 0xb89
  bc:	02faf080 	rscseq	pc, sl, #128	; 0x80
  c0:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>

000000c4 <sd_error_mask>:
  c4:	e2800010 	add	r0, r0, #16
  c8:	e3a03001 	mov	r3, #1
  cc:	e1a00013 	lsl	r0, r3, r0
  d0:	e12fff1e 	bx	lr

000000d4 <set_last_error>:
  d4:	e1a03820 	lsr	r3, r0, #16
  d8:	e1a03803 	lsl	r3, r3, #16
  dc:	e59f2008 	ldr	r2, [pc, #8]	; ec <set_last_error+0x18>
  e0:	e5823040 	str	r3, [r2, #64]	; 0x40
  e4:	e5820044 	str	r0, [r2, #68]	; 0x44
  e8:	e12fff1e 	bx	lr
  ec:	00000000 	andeq	r0, r0, r0

000000f0 <reset_command>:
  f0:	e92d4010 	push	{r4, lr}
  f4:	e59f2058 	ldr	r2, [pc, #88]	; 154 <reset_command+0x64>
  f8:	e592302c 	ldr	r3, [r2, #44]	; 0x2c
  fc:	e3833402 	orr	r3, r3, #33554432	; 0x2000000
 100:	e582302c 	str	r3, [r2, #44]	; 0x2c
 104:	e3a04000 	mov	r4, #0
 108:	e59f3048 	ldr	r3, [pc, #72]	; 158 <reset_command+0x68>
 10c:	e1540003 	cmp	r4, r3
 110:	ca000007 	bgt	134 <reset_command+0x44>
 114:	e59f3038 	ldr	r3, [pc, #56]	; 154 <reset_command+0x64>
 118:	e593302c 	ldr	r3, [r3, #44]	; 0x2c
 11c:	e3130402 	tst	r3, #33554432	; 0x2000000
 120:	0a000009 	beq	14c <reset_command+0x5c>
 124:	e3a00001 	mov	r0, #1
 128:	ebfffffe 	bl	0 <delay_ms>
 12c:	e2844001 	add	r4, r4, #1
 130:	eafffff4 	b	108 <reset_command+0x18>
 134:	e59f3018 	ldr	r3, [pc, #24]	; 154 <reset_command+0x64>
 138:	e593102c 	ldr	r1, [r3, #44]	; 0x2c
 13c:	e59f0018 	ldr	r0, [pc, #24]	; 15c <reset_command+0x6c>
 140:	ebfffffe 	bl	0 <printk>
 144:	e3a00000 	mov	r0, #0
 148:	e8bd8010 	pop	{r4, pc}
 14c:	e3a00001 	mov	r0, #1
 150:	e8bd8010 	pop	{r4, pc}
 154:	20300000 	eorscs	r0, r0, r0
 158:	0000270f 	andeq	r2, r0, pc, lsl #14
 15c:	00000000 	andeq	r0, r0, r0

00000160 <wait_reg_mask>:
 160:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 164:	e1a07000 	mov	r7, r0
 168:	e1a06001 	mov	r6, r1
 16c:	e1a08002 	mov	r8, r2
 170:	e1a05003 	mov	r5, r3
 174:	e3a04000 	mov	r4, #0
 178:	ea000005 	b	194 <wait_reg_mask+0x34>
 17c:	e1a00008 	mov	r0, r8
 180:	e3500000 	cmp	r0, #0
 184:	18bd81f0 	popne	{r4, r5, r6, r7, r8, pc}
 188:	e3a00064 	mov	r0, #100	; 0x64
 18c:	ebfffffe 	bl	0 <delay_us>
 190:	e2844001 	add	r4, r4, #1
 194:	e0853105 	add	r3, r5, r5, lsl #2
 198:	e1540083 	cmp	r4, r3, lsl #1
 19c:	8a000004 	bhi	1b4 <wait_reg_mask+0x54>
 1a0:	e5973000 	ldr	r3, [r7]
 1a4:	e1130006 	tst	r3, r6
 1a8:	1afffff3 	bne	17c <wait_reg_mask+0x1c>
 1ac:	e2280001 	eor	r0, r8, #1
 1b0:	eafffff2 	b	180 <wait_reg_mask+0x20>
 1b4:	e3a00000 	mov	r0, #0
 1b8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

000001bc <do_data_transfer>:
 1bc:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1c0:	e24dd008 	sub	sp, sp, #8
 1c4:	e58d0004 	str	r0, [sp, #4]
 1c8:	e5dd3004 	ldrb	r3, [sp, #4]
 1cc:	e3130010 	tst	r3, #16
 1d0:	0a000005 	beq	1ec <do_data_transfer+0x30>
 1d4:	e3a07000 	mov	r7, #0
 1d8:	e3a05020 	mov	r5, #32
 1dc:	e59f30c0 	ldr	r3, [pc, #192]	; 2a4 <do_data_transfer+0xe8>
 1e0:	e5934038 	ldr	r4, [r3, #56]	; 0x38
 1e4:	e3a06000 	mov	r6, #0
 1e8:	ea00000c 	b	220 <do_data_transfer+0x64>
 1ec:	e3a07001 	mov	r7, #1
 1f0:	e3a05010 	mov	r5, #16
 1f4:	eafffff8 	b	1dc <do_data_transfer+0x20>
 1f8:	ebffffb5 	bl	d4 <set_last_error>
 1fc:	e3a00000 	mov	r0, #0
 200:	ea000025 	b	29c <do_data_transfer+0xe0>
 204:	e4941004 	ldr	r1, [r4], #4
 208:	e59f2098 	ldr	r2, [pc, #152]	; 2a8 <do_data_transfer+0xec>
 20c:	e5821020 	str	r1, [r2, #32]
 210:	e2433004 	sub	r3, r3, #4
 214:	e3530000 	cmp	r3, #0
 218:	1afffff9 	bne	204 <do_data_transfer+0x48>
 21c:	e2866001 	add	r6, r6, #1
 220:	e59f307c 	ldr	r3, [pc, #124]	; 2a4 <do_data_transfer+0xe8>
 224:	e5933004 	ldr	r3, [r3, #4]
 228:	e1530006 	cmp	r3, r6
 22c:	9a000019 	bls	298 <do_data_transfer+0xdc>
 230:	e3858902 	orr	r8, r5, #32768	; 0x8000
 234:	e3a03e7d 	mov	r3, #2000	; 0x7d0
 238:	e3a02001 	mov	r2, #1
 23c:	e1a01008 	mov	r1, r8
 240:	e59f0064 	ldr	r0, [pc, #100]	; 2ac <do_data_transfer+0xf0>
 244:	ebffffc5 	bl	160 <wait_reg_mask>
 248:	e59f3058 	ldr	r3, [pc, #88]	; 2a8 <do_data_transfer+0xec>
 24c:	e5930030 	ldr	r0, [r3, #48]	; 0x30
 250:	e5838030 	str	r8, [r3, #48]	; 0x30
 254:	e1e03805 	mvn	r3, r5, lsl #16
 258:	e1e03823 	mvn	r3, r3, lsr #16
 25c:	e0033000 	and	r3, r3, r0
 260:	e1530005 	cmp	r3, r5
 264:	1affffe3 	bne	1f8 <do_data_transfer+0x3c>
 268:	e59f3034 	ldr	r3, [pc, #52]	; 2a4 <do_data_transfer+0xe8>
 26c:	e5933010 	ldr	r3, [r3, #16]
 270:	e3570000 	cmp	r7, #0
 274:	1affffe6 	bne	214 <do_data_transfer+0x58>
 278:	ea000003 	b	28c <do_data_transfer+0xd0>
 27c:	e59f2024 	ldr	r2, [pc, #36]	; 2a8 <do_data_transfer+0xec>
 280:	e5922020 	ldr	r2, [r2, #32]
 284:	e4842004 	str	r2, [r4], #4
 288:	e2433004 	sub	r3, r3, #4
 28c:	e3530000 	cmp	r3, #0
 290:	1afffff9 	bne	27c <do_data_transfer+0xc0>
 294:	eaffffe0 	b	21c <do_data_transfer+0x60>
 298:	e3a00001 	mov	r0, #1
 29c:	e28dd008 	add	sp, sp, #8
 2a0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 2a4:	00000000 	andeq	r0, r0, r0
 2a8:	20300000 	eorscs	r0, r0, r0
 2ac:	20300030 	eorscs	r0, r0, r0, lsr r0

000002b0 <emmc_issue_command>:
 2b0:	e92d4030 	push	{r4, r5, lr}
 2b4:	e24dd014 	sub	sp, sp, #20
 2b8:	e58d0004 	str	r0, [sp, #4]
 2bc:	e1a05002 	mov	r5, r2
 2c0:	e59d2004 	ldr	r2, [sp, #4]
 2c4:	e59f31c8 	ldr	r3, [pc, #456]	; 494 <emmc_issue_command+0x1e4>
 2c8:	e583200c 	str	r2, [r3, #12]
 2cc:	e593200c 	ldr	r2, [r3, #12]
 2d0:	e58d200c 	str	r2, [sp, #12]
 2d4:	e5932004 	ldr	r2, [r3, #4]
 2d8:	e3520801 	cmp	r2, #65536	; 0x10000
 2dc:	2a000014 	bcs	334 <emmc_issue_command+0x84>
 2e0:	e59f31ac 	ldr	r3, [pc, #428]	; 494 <emmc_issue_command+0x1e4>
 2e4:	e5933010 	ldr	r3, [r3, #16]
 2e8:	e1832802 	orr	r2, r3, r2, lsl #16
 2ec:	e59f31a4 	ldr	r3, [pc, #420]	; 498 <emmc_issue_command+0x1e8>
 2f0:	e5832004 	str	r2, [r3, #4]
 2f4:	e5831008 	str	r1, [r3, #8]
 2f8:	e59d200c 	ldr	r2, [sp, #12]
 2fc:	e583200c 	str	r2, [r3, #12]
 300:	e3a04000 	mov	r4, #0
 304:	e1a02004 	mov	r2, r4
 308:	e1540005 	cmp	r4, r5
 30c:	2a00000d 	bcs	348 <emmc_issue_command+0x98>
 310:	e59f3180 	ldr	r3, [pc, #384]	; 498 <emmc_issue_command+0x1e8>
 314:	e5931030 	ldr	r1, [r3, #48]	; 0x30
 318:	e59f317c 	ldr	r3, [pc, #380]	; 49c <emmc_issue_command+0x1ec>
 31c:	e1110003 	tst	r1, r3
 320:	1a000008 	bne	348 <emmc_issue_command+0x98>
 324:	e3a00001 	mov	r0, #1
 328:	ebfffffe 	bl	0 <delay_ms>
 32c:	e2844001 	add	r4, r4, #1
 330:	eafffff3 	b	304 <emmc_issue_command+0x54>
 334:	e1a01002 	mov	r1, r2
 338:	e59f0160 	ldr	r0, [pc, #352]	; 4a0 <emmc_issue_command+0x1f0>
 33c:	ebfffffe 	bl	0 <printk>
 340:	e3a00000 	mov	r0, #0
 344:	ea000034 	b	41c <emmc_issue_command+0x16c>
 348:	e1520005 	cmp	r2, r5
 34c:	2a000034 	bcs	424 <emmc_issue_command+0x174>
 350:	e59f3140 	ldr	r3, [pc, #320]	; 498 <emmc_issue_command+0x1e8>
 354:	e5930030 	ldr	r0, [r3, #48]	; 0x30
 358:	e59f2144 	ldr	r2, [pc, #324]	; 4a4 <emmc_issue_command+0x1f4>
 35c:	e5832030 	str	r2, [r3, #48]	; 0x30
 360:	e3c03cff 	bic	r3, r0, #65280	; 0xff00
 364:	e3c330fe 	bic	r3, r3, #254	; 0xfe
 368:	e3530001 	cmp	r3, #1
 36c:	1a000032 	bne	43c <emmc_issue_command+0x18c>
 370:	e5dd3006 	ldrb	r3, [sp, #6]
 374:	e2033003 	and	r3, r3, #3
 378:	e3530001 	cmp	r3, #1
 37c:	0a000033 	beq	450 <emmc_issue_command+0x1a0>
 380:	e6af2073 	sxtb	r2, r3
 384:	e3520000 	cmp	r2, #0
 388:	0a000006 	beq	3a8 <emmc_issue_command+0xf8>
 38c:	e2833002 	add	r3, r3, #2
 390:	e2033003 	and	r3, r3, #3
 394:	e3530001 	cmp	r3, #1
 398:	959f30f8 	ldrls	r3, [pc, #248]	; 498 <emmc_issue_command+0x1e8>
 39c:	95932010 	ldrls	r2, [r3, #16]
 3a0:	959f30ec 	ldrls	r3, [pc, #236]	; 494 <emmc_issue_command+0x1e4>
 3a4:	95832014 	strls	r2, [r3, #20]
 3a8:	e5dd4006 	ldrb	r4, [sp, #6]
 3ac:	e2145020 	ands	r5, r4, #32
 3b0:	1a000031 	bne	47c <emmc_issue_command+0x1cc>
 3b4:	e2044003 	and	r4, r4, #3
 3b8:	e3540003 	cmp	r4, #3
 3bc:	0a000001 	beq	3c8 <emmc_issue_command+0x118>
 3c0:	e3550000 	cmp	r5, #0
 3c4:	0a000011 	beq	410 <emmc_issue_command+0x160>
 3c8:	e3a03e7d 	mov	r3, #2000	; 0x7d0
 3cc:	e3a02001 	mov	r2, #1
 3d0:	e59f10d0 	ldr	r1, [pc, #208]	; 4a8 <emmc_issue_command+0x1f8>
 3d4:	e59f00d0 	ldr	r0, [pc, #208]	; 4ac <emmc_issue_command+0x1fc>
 3d8:	ebffff60 	bl	160 <wait_reg_mask>
 3dc:	e59f30b4 	ldr	r3, [pc, #180]	; 498 <emmc_issue_command+0x1e8>
 3e0:	e5930030 	ldr	r0, [r3, #48]	; 0x30
 3e4:	e59f20c4 	ldr	r2, [pc, #196]	; 4b0 <emmc_issue_command+0x200>
 3e8:	e5832030 	str	r2, [r3, #48]	; 0x30
 3ec:	e3c03cff 	bic	r3, r0, #65280	; 0xff00
 3f0:	e3c330fd 	bic	r3, r3, #253	; 0xfd
 3f4:	e2822811 	add	r2, r2, #1114112	; 0x110000
 3f8:	e3530002 	cmp	r3, #2
 3fc:	11530002 	cmpne	r3, r2
 400:	1a000020 	bne	488 <emmc_issue_command+0x1d8>
 404:	e59f308c 	ldr	r3, [pc, #140]	; 498 <emmc_issue_command+0x1e8>
 408:	e59f20a0 	ldr	r2, [pc, #160]	; 4b0 <emmc_issue_command+0x200>
 40c:	e5832030 	str	r2, [r3, #48]	; 0x30
 410:	e3a00001 	mov	r0, #1
 414:	e59f3078 	ldr	r3, [pc, #120]	; 494 <emmc_issue_command+0x1e4>
 418:	e5c30000 	strb	r0, [r3]
 41c:	e28dd014 	add	sp, sp, #20
 420:	e8bd8030 	pop	{r4, r5, pc}
 424:	e59f0088 	ldr	r0, [pc, #136]	; 4b4 <emmc_issue_command+0x204>
 428:	ebfffffe 	bl	0 <printk>
 42c:	e3a00000 	mov	r0, #0
 430:	e59f305c 	ldr	r3, [pc, #92]	; 494 <emmc_issue_command+0x1e4>
 434:	e5c30000 	strb	r0, [r3]
 438:	eafffff7 	b	41c <emmc_issue_command+0x16c>
 43c:	ebffff24 	bl	d4 <set_last_error>
 440:	e3a00000 	mov	r0, #0
 444:	e59f3048 	ldr	r3, [pc, #72]	; 494 <emmc_issue_command+0x1e4>
 448:	e5c30000 	strb	r0, [r3]
 44c:	eafffff2 	b	41c <emmc_issue_command+0x16c>
 450:	e59f2040 	ldr	r2, [pc, #64]	; 498 <emmc_issue_command+0x1e8>
 454:	e5921010 	ldr	r1, [r2, #16]
 458:	e59f3034 	ldr	r3, [pc, #52]	; 494 <emmc_issue_command+0x1e4>
 45c:	e5831014 	str	r1, [r3, #20]
 460:	e5921014 	ldr	r1, [r2, #20]
 464:	e5831018 	str	r1, [r3, #24]
 468:	e5921018 	ldr	r1, [r2, #24]
 46c:	e583101c 	str	r1, [r3, #28]
 470:	e592201c 	ldr	r2, [r2, #28]
 474:	e5832020 	str	r2, [r3, #32]
 478:	eaffffca 	b	3a8 <emmc_issue_command+0xf8>
 47c:	e59d0004 	ldr	r0, [sp, #4]
 480:	ebffff4d 	bl	1bc <do_data_transfer>
 484:	eaffffca 	b	3b4 <emmc_issue_command+0x104>
 488:	ebffff11 	bl	d4 <set_last_error>
 48c:	e3a00000 	mov	r0, #0
 490:	eaffffe1 	b	41c <emmc_issue_command+0x16c>
 494:	00000000 	andeq	r0, r0, r0
 498:	20300000 	eorscs	r0, r0, r0
 49c:	00008001 	andeq	r8, r0, r1
 4a0:	00000038 	andeq	r0, r0, r8, lsr r0
 4a4:	ffff0001 			; <UNDEFINED> instruction: 0xffff0001
 4a8:	00008002 	andeq	r8, r0, r2
 4ac:	20300030 	eorscs	r0, r0, r0, lsr r0
 4b0:	ffff0002 			; <UNDEFINED> instruction: 0xffff0002
 4b4:	00000060 	andeq	r0, r0, r0, rrx

000004b8 <emmc_command>:
 4b8:	e92d4010 	push	{r4, lr}
 4bc:	e3500000 	cmp	r0, #0
 4c0:	ba00000b 	blt	4f4 <emmc_command+0x3c>
 4c4:	e59fc048 	ldr	ip, [pc, #72]	; 514 <emmc_command+0x5c>
 4c8:	e59f3048 	ldr	r3, [pc, #72]	; 518 <emmc_command+0x60>
 4cc:	e7930100 	ldr	r0, [r3, r0, lsl #2]
 4d0:	e58c0008 	str	r0, [ip, #8]
 4d4:	e59c0008 	ldr	r0, [ip, #8]
 4d8:	e59330e0 	ldr	r3, [r3, #224]	; 0xe0
 4dc:	e1500003 	cmp	r0, r3
 4e0:	0a000007 	beq	504 <emmc_command+0x4c>
 4e4:	e59f3028 	ldr	r3, [pc, #40]	; 514 <emmc_command+0x5c>
 4e8:	e5930008 	ldr	r0, [r3, #8]
 4ec:	ebffff6f 	bl	2b0 <emmc_issue_command>
 4f0:	e8bd8010 	pop	{r4, pc}
 4f4:	e59f0020 	ldr	r0, [pc, #32]	; 51c <emmc_command+0x64>
 4f8:	ebfffffe 	bl	0 <printk>
 4fc:	e3a00000 	mov	r0, #0
 500:	e8bd8010 	pop	{r4, pc}
 504:	e59f0014 	ldr	r0, [pc, #20]	; 520 <emmc_command+0x68>
 508:	ebfffffe 	bl	0 <printk>
 50c:	e3a00000 	mov	r0, #0
 510:	e8bd8010 	pop	{r4, pc}
	...
 51c:	0000008c 	andeq	r0, r0, ip, lsl #1
 520:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>

00000524 <check_v2_card>:
 524:	e92d4010 	push	{r4, lr}
 528:	e3a020c8 	mov	r2, #200	; 0xc8
 52c:	e59f10a0 	ldr	r1, [pc, #160]	; 5d4 <check_v2_card+0xb0>
 530:	e3a00008 	mov	r0, #8
 534:	ebffffdf 	bl	4b8 <emmc_command>
 538:	e2504000 	subs	r4, r0, #0
 53c:	1a000017 	bne	5a0 <check_v2_card+0x7c>
 540:	e59f3090 	ldr	r3, [pc, #144]	; 5d8 <check_v2_card+0xb4>
 544:	e5933040 	ldr	r3, [r3, #64]	; 0x40
 548:	e3530000 	cmp	r3, #0
 54c:	0a000006 	beq	56c <check_v2_card+0x48>
 550:	e3130801 	tst	r3, #65536	; 0x10000
 554:	0a00000e 	beq	594 <check_v2_card+0x70>
 558:	ebfffee4 	bl	f0 <reset_command>
 55c:	e3500000 	cmp	r0, #0
 560:	1a000004 	bne	578 <check_v2_card+0x54>
 564:	e1a04000 	mov	r4, r0
 568:	ea000013 	b	5bc <check_v2_card+0x98>
 56c:	e59f0068 	ldr	r0, [pc, #104]	; 5dc <check_v2_card+0xb8>
 570:	ebfffffe 	bl	0 <printk>
 574:	ea000010 	b	5bc <check_v2_card+0x98>
 578:	e3a00000 	mov	r0, #0
 57c:	ebfffed0 	bl	c4 <sd_error_mask>
 580:	e59f3058 	ldr	r3, [pc, #88]	; 5e0 <check_v2_card+0xbc>
 584:	e5830030 	str	r0, [r3, #48]	; 0x30
 588:	e59f0054 	ldr	r0, [pc, #84]	; 5e4 <check_v2_card+0xc0>
 58c:	ebfffffe 	bl	0 <printk>
 590:	ea000009 	b	5bc <check_v2_card+0x98>
 594:	e59f004c 	ldr	r0, [pc, #76]	; 5e8 <check_v2_card+0xc4>
 598:	ebfffffe 	bl	0 <printk>
 59c:	ea000006 	b	5bc <check_v2_card+0x98>
 5a0:	e59f3030 	ldr	r3, [pc, #48]	; 5d8 <check_v2_card+0xb4>
 5a4:	e5931014 	ldr	r1, [r3, #20]
 5a8:	e1a03a01 	lsl	r3, r1, #20
 5ac:	e1a03a23 	lsr	r3, r3, #20
 5b0:	e59f201c 	ldr	r2, [pc, #28]	; 5d4 <check_v2_card+0xb0>
 5b4:	e1530002 	cmp	r3, r2
 5b8:	1a000001 	bne	5c4 <check_v2_card+0xa0>
 5bc:	e1a00004 	mov	r0, r4
 5c0:	e8bd8010 	pop	{r4, pc}
 5c4:	e59f0020 	ldr	r0, [pc, #32]	; 5ec <check_v2_card+0xc8>
 5c8:	ebfffffe 	bl	0 <printk>
 5cc:	e3a04000 	mov	r4, #0
 5d0:	eafffff9 	b	5bc <check_v2_card+0x98>
 5d4:	000001aa 	andeq	r0, r0, sl, lsr #3
 5d8:	00000000 	andeq	r0, r0, r0
 5dc:	000000cc 	andeq	r0, r0, ip, asr #1
 5e0:	20300000 	eorscs	r0, r0, r0
 5e4:	000000ec 	andeq	r0, r0, ip, ror #1
 5e8:	00000110 	andeq	r0, r0, r0, lsl r1
 5ec:	00000138 	andeq	r0, r0, r8, lsr r1

000005f0 <check_usable_card>:
 5f0:	e92d4010 	push	{r4, lr}
 5f4:	e3a02ffa 	mov	r2, #1000	; 0x3e8
 5f8:	e3a01000 	mov	r1, #0
 5fc:	e3a00005 	mov	r0, #5
 600:	ebffffac 	bl	4b8 <emmc_command>
 604:	e2504000 	subs	r4, r0, #0
 608:	1a000010 	bne	650 <check_usable_card+0x60>
 60c:	e59f3050 	ldr	r3, [pc, #80]	; 664 <check_usable_card+0x74>
 610:	e5933040 	ldr	r3, [r3, #64]	; 0x40
 614:	e3530000 	cmp	r3, #0
 618:	0a000009 	beq	644 <check_usable_card+0x54>
 61c:	e3130801 	tst	r3, #65536	; 0x10000
 620:	0a00000c 	beq	658 <check_usable_card+0x68>
 624:	ebfffeb1 	bl	f0 <reset_command>
 628:	e2504000 	subs	r4, r0, #0
 62c:	0a000007 	beq	650 <check_usable_card+0x60>
 630:	e3a00000 	mov	r0, #0
 634:	ebfffea2 	bl	c4 <sd_error_mask>
 638:	e59f3028 	ldr	r3, [pc, #40]	; 668 <check_usable_card+0x78>
 63c:	e5830030 	str	r0, [r3, #48]	; 0x30
 640:	ea000002 	b	650 <check_usable_card+0x60>
 644:	e59f0020 	ldr	r0, [pc, #32]	; 66c <check_usable_card+0x7c>
 648:	ebfffffe 	bl	0 <printk>
 64c:	e3a04001 	mov	r4, #1
 650:	e1a00004 	mov	r0, r4
 654:	e8bd8010 	pop	{r4, pc}
 658:	e59f0010 	ldr	r0, [pc, #16]	; 670 <check_usable_card+0x80>
 65c:	ebfffffe 	bl	0 <printk>
 660:	eafffffa 	b	650 <check_usable_card+0x60>
 664:	00000000 	andeq	r0, r0, r0
 668:	20300000 	eorscs	r0, r0, r0
 66c:	00000158 	andeq	r0, r0, r8, asr r1
 670:	0000017c 	andeq	r0, r0, ip, ror r1

00000674 <check_rca>:
 674:	e92d4010 	push	{r4, lr}
 678:	e3a02e7d 	mov	r2, #2000	; 0x7d0
 67c:	e3a01000 	mov	r1, #0
 680:	e3a00002 	mov	r0, #2
 684:	ebffff8b 	bl	4b8 <emmc_command>
 688:	e2504000 	subs	r4, r0, #0
 68c:	0a00000d 	beq	6c8 <check_rca+0x54>
 690:	e3a02e7d 	mov	r2, #2000	; 0x7d0
 694:	e3a01000 	mov	r1, #0
 698:	e3a00003 	mov	r0, #3
 69c:	ebffff85 	bl	4b8 <emmc_command>
 6a0:	e2504000 	subs	r4, r0, #0
 6a4:	0a00000a 	beq	6d4 <check_rca+0x60>
 6a8:	e59f2040 	ldr	r2, [pc, #64]	; 6f0 <check_rca+0x7c>
 6ac:	e5923014 	ldr	r3, [r2, #20]
 6b0:	e1a01823 	lsr	r1, r3, #16
 6b4:	e5821028 	str	r1, [r2, #40]	; 0x28
 6b8:	e3130c01 	tst	r3, #256	; 0x100
 6bc:	0a000007 	beq	6e0 <check_rca+0x6c>
 6c0:	e1a00004 	mov	r0, r4
 6c4:	e8bd8010 	pop	{r4, pc}
 6c8:	e59f0024 	ldr	r0, [pc, #36]	; 6f4 <check_rca+0x80>
 6cc:	ebfffffe 	bl	0 <printk>
 6d0:	eafffffa 	b	6c0 <check_rca+0x4c>
 6d4:	e59f001c 	ldr	r0, [pc, #28]	; 6f8 <check_rca+0x84>
 6d8:	ebfffffe 	bl	0 <printk>
 6dc:	eafffff7 	b	6c0 <check_rca+0x4c>
 6e0:	e59f0014 	ldr	r0, [pc, #20]	; 6fc <check_rca+0x88>
 6e4:	ebfffffe 	bl	0 <printk>
 6e8:	e3a04000 	mov	r4, #0
 6ec:	eafffff3 	b	6c0 <check_rca+0x4c>
 6f0:	00000000 	andeq	r0, r0, r0
 6f4:	000001a0 	andeq	r0, r0, r0, lsr #3
 6f8:	000001c0 	andeq	r0, r0, r0, asr #3
 6fc:	000001e8 	andeq	r0, r0, r8, ror #3

00000700 <select_card>:
 700:	e92d4010 	push	{r4, lr}
 704:	e59f3058 	ldr	r3, [pc, #88]	; 764 <select_card+0x64>
 708:	e5931028 	ldr	r1, [r3, #40]	; 0x28
 70c:	e3a02e7d 	mov	r2, #2000	; 0x7d0
 710:	e1a01801 	lsl	r1, r1, #16
 714:	e3a00007 	mov	r0, #7
 718:	ebffff66 	bl	4b8 <emmc_command>
 71c:	e2504000 	subs	r4, r0, #0
 720:	0a000008 	beq	748 <select_card+0x48>
 724:	e59f3038 	ldr	r3, [pc, #56]	; 764 <select_card+0x64>
 728:	e5931014 	ldr	r1, [r3, #20]
 72c:	e1a014a1 	lsr	r1, r1, #9
 730:	e201100f 	and	r1, r1, #15
 734:	e2413003 	sub	r3, r1, #3
 738:	e3530001 	cmp	r3, #1
 73c:	8a000004 	bhi	754 <select_card+0x54>
 740:	e1a00004 	mov	r0, r4
 744:	e8bd8010 	pop	{r4, pc}
 748:	e59f0018 	ldr	r0, [pc, #24]	; 768 <select_card+0x68>
 74c:	ebfffffe 	bl	0 <printk>
 750:	eafffffa 	b	740 <select_card+0x40>
 754:	e59f0010 	ldr	r0, [pc, #16]	; 76c <select_card+0x6c>
 758:	ebfffffe 	bl	0 <printk>
 75c:	e3a04000 	mov	r4, #0
 760:	eafffff6 	b	740 <select_card+0x40>
 764:	00000000 	andeq	r0, r0, r0
 768:	00000208 	andeq	r0, r0, r8, lsl #4
 76c:	0000022c 	andeq	r0, r0, ip, lsr #4

00000770 <do_data_command>:
 770:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 774:	e24dd00c 	sub	sp, sp, #12
 778:	e1a0c001 	mov	ip, r1
 77c:	e1a01002 	mov	r1, r2
 780:	e1a05003 	mov	r5, r3
 784:	e59f3114 	ldr	r3, [pc, #276]	; 8a0 <do_data_command+0x130>
 788:	e5d33024 	ldrb	r3, [r3, #36]	; 0x24
 78c:	e3530000 	cmp	r3, #0
 790:	01a05485 	lsleq	r5, r5, #9
 794:	e59f3104 	ldr	r3, [pc, #260]	; 8a0 <do_data_command+0x130>
 798:	e5932010 	ldr	r2, [r3, #16]
 79c:	e1520001 	cmp	r2, r1
 7a0:	8a000010 	bhi	7e8 <do_data_command+0x78>
 7a4:	e3520c02 	cmp	r2, #512	; 0x200
 7a8:	1a000012 	bne	7f8 <do_data_command+0x88>
 7ac:	e1a034a1 	lsr	r3, r1, #9
 7b0:	e59f20e8 	ldr	r2, [pc, #232]	; 8a0 <do_data_command+0x130>
 7b4:	e5823004 	str	r3, [r2, #4]
 7b8:	e1a02b81 	lsl	r2, r1, #23
 7bc:	e1a02ba2 	lsr	r2, r2, #23
 7c0:	e3520000 	cmp	r2, #0
 7c4:	1a000013 	bne	818 <do_data_command+0xa8>
 7c8:	e59f20d0 	ldr	r2, [pc, #208]	; 8a0 <do_data_command+0x130>
 7cc:	e582c038 	str	ip, [r2, #56]	; 0x38
 7d0:	e3500000 	cmp	r0, #0
 7d4:	0a000013 	beq	828 <do_data_command+0xb8>
 7d8:	e3530001 	cmp	r3, #1
 7dc:	9a000011 	bls	828 <do_data_command+0xb8>
 7e0:	e3a07019 	mov	r7, #25
 7e4:	ea000017 	b	848 <do_data_command+0xd8>
 7e8:	e59f00b4 	ldr	r0, [pc, #180]	; 8a4 <do_data_command+0x134>
 7ec:	ebfffffe 	bl	0 <printk>
 7f0:	e3a04000 	mov	r4, #0
 7f4:	ea000026 	b	894 <do_data_command+0x124>
 7f8:	e59f30a8 	ldr	r3, [pc, #168]	; 8a8 <do_data_command+0x138>
 7fc:	e58d3000 	str	r3, [sp]
 800:	e59f30a4 	ldr	r3, [pc, #164]	; 8ac <do_data_command+0x13c>
 804:	e59f20a4 	ldr	r2, [pc, #164]	; 8b0 <do_data_command+0x140>
 808:	e59f10a4 	ldr	r1, [pc, #164]	; 8b4 <do_data_command+0x144>
 80c:	e59f00a4 	ldr	r0, [pc, #164]	; 8b8 <do_data_command+0x148>
 810:	ebfffffe 	bl	0 <printk>
 814:	ebfffffe 	bl	0 <clean_reboot>
 818:	e59f009c 	ldr	r0, [pc, #156]	; 8bc <do_data_command+0x14c>
 81c:	ebfffffe 	bl	0 <printk>
 820:	e3a04000 	mov	r4, #0
 824:	ea00001a 	b	894 <do_data_command+0x124>
 828:	e3500000 	cmp	r0, #0
 82c:	1a000004 	bne	844 <do_data_command+0xd4>
 830:	e3530001 	cmp	r3, #1
 834:	83a07012 	movhi	r7, #18
 838:	8a000002 	bhi	848 <do_data_command+0xd8>
 83c:	e3a07011 	mov	r7, #17
 840:	ea000000 	b	848 <do_data_command+0xd8>
 844:	e3a07018 	mov	r7, #24
 848:	e3a06000 	mov	r6, #0
 84c:	e3560002 	cmp	r6, #2
 850:	ca00000e 	bgt	890 <do_data_command+0x120>
 854:	e59f2064 	ldr	r2, [pc, #100]	; 8c0 <do_data_command+0x150>
 858:	e1a01005 	mov	r1, r5
 85c:	e1a00007 	mov	r0, r7
 860:	ebffff14 	bl	4b8 <emmc_command>
 864:	e2504000 	subs	r4, r0, #0
 868:	1a000009 	bne	894 <do_data_command+0x124>
 86c:	e2866001 	add	r6, r6, #1
 870:	e3560002 	cmp	r6, #2
 874:	ca000002 	bgt	884 <do_data_command+0x114>
 878:	e59f0044 	ldr	r0, [pc, #68]	; 8c4 <do_data_command+0x154>
 87c:	ebfffffe 	bl	0 <printk>
 880:	eafffff1 	b	84c <do_data_command+0xdc>
 884:	e59f003c 	ldr	r0, [pc, #60]	; 8c8 <do_data_command+0x158>
 888:	ebfffffe 	bl	0 <printk>
 88c:	ea000000 	b	894 <do_data_command+0x124>
 890:	e3a04001 	mov	r4, #1
 894:	e1a00004 	mov	r0, r4
 898:	e28dd00c 	add	sp, sp, #12
 89c:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 8a0:	00000000 	andeq	r0, r0, r0
 8a4:	0000024c 	andeq	r0, r0, ip, asr #4
 8a8:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
 8ac:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
 8b0:	000000e4 	andeq	r0, r0, r4, ror #1
 8b4:	0000026c 	andeq	r0, r0, ip, ror #4
 8b8:	00000284 	andeq	r0, r0, r4, lsl #5
 8bc:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 8c0:	00001388 	andeq	r1, r0, r8, lsl #7
 8c4:	000002ec 	andeq	r0, r0, ip, ror #5
 8c8:	00000310 	andeq	r0, r0, r0, lsl r3

000008cc <emmc_setup_clock>:
 8cc:	e92d4070 	push	{r4, r5, r6, lr}
 8d0:	e59f5074 	ldr	r5, [pc, #116]	; 94c <emmc_setup_clock+0x80>
 8d4:	e3a03000 	mov	r3, #0
 8d8:	e585303c 	str	r3, [r5, #60]	; 0x3c
 8dc:	e595402c 	ldr	r4, [r5, #44]	; 0x2c
 8e0:	e3844001 	orr	r4, r4, #1
 8e4:	e59f0064 	ldr	r0, [pc, #100]	; 950 <emmc_setup_clock+0x84>
 8e8:	ebfffdc4 	bl	0 <get_clock_divider>
 8ec:	e1844000 	orr	r4, r4, r0
 8f0:	e3c4480f 	bic	r4, r4, #983040	; 0xf0000
 8f4:	e384480b 	orr	r4, r4, #720896	; 0xb0000
 8f8:	e585402c 	str	r4, [r5, #44]	; 0x2c
 8fc:	e3a03e7d 	mov	r3, #2000	; 0x7d0
 900:	e3a02001 	mov	r2, #1
 904:	e3a01002 	mov	r1, #2
 908:	e59f0044 	ldr	r0, [pc, #68]	; 954 <emmc_setup_clock+0x88>
 90c:	ebfffe13 	bl	160 <wait_reg_mask>
 910:	e2504000 	subs	r4, r0, #0
 914:	0a000009 	beq	940 <emmc_setup_clock+0x74>
 918:	e3a0001e 	mov	r0, #30
 91c:	ebfffffe 	bl	0 <delay_ms>
 920:	e59f2024 	ldr	r2, [pc, #36]	; 94c <emmc_setup_clock+0x80>
 924:	e592302c 	ldr	r3, [r2, #44]	; 0x2c
 928:	e3833004 	orr	r3, r3, #4
 92c:	e582302c 	str	r3, [r2, #44]	; 0x2c
 930:	e3a0001e 	mov	r0, #30
 934:	ebfffffe 	bl	0 <delay_ms>
 938:	e1a00004 	mov	r0, r4
 93c:	e8bd8070 	pop	{r4, r5, r6, pc}
 940:	e59f0010 	ldr	r0, [pc, #16]	; 958 <emmc_setup_clock+0x8c>
 944:	ebfffffe 	bl	0 <printk>
 948:	eafffffa 	b	938 <emmc_setup_clock+0x6c>
 94c:	20300000 	eorscs	r0, r0, r0
 950:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
 954:	2030002c 	eorscs	r0, r0, ip, lsr #32
 958:	00000334 	andeq	r0, r0, r4, lsr r3

0000095c <emmc_app_command>:
 95c:	e92d4070 	push	{r4, r5, r6, lr}
 960:	e59f307c 	ldr	r3, [pc, #124]	; 9e4 <emmc_app_command+0x88>
 964:	e0833100 	add	r3, r3, r0, lsl #2
 968:	e5d33003 	ldrb	r3, [r3, #3]
 96c:	e203303f 	and	r3, r3, #63	; 0x3f
 970:	e353003b 	cmp	r3, #59	; 0x3b
 974:	8a000016 	bhi	9d4 <emmc_app_command+0x78>
 978:	e1a04000 	mov	r4, r0
 97c:	e1a05001 	mov	r5, r1
 980:	e59f3060 	ldr	r3, [pc, #96]	; 9e8 <emmc_app_command+0x8c>
 984:	e59f2058 	ldr	r2, [pc, #88]	; 9e4 <emmc_app_command+0x88>
 988:	e59220dc 	ldr	r2, [r2, #220]	; 0xdc
 98c:	e5832008 	str	r2, [r3, #8]
 990:	e5931028 	ldr	r1, [r3, #40]	; 0x28
 994:	e3510000 	cmp	r1, #0
 998:	11a01801 	lslne	r1, r1, #16
 99c:	e3a02e7d 	mov	r2, #2000	; 0x7d0
 9a0:	e59f3040 	ldr	r3, [pc, #64]	; 9e8 <emmc_app_command+0x8c>
 9a4:	e5930008 	ldr	r0, [r3, #8]
 9a8:	ebfffe40 	bl	2b0 <emmc_issue_command>
 9ac:	e3500000 	cmp	r0, #0
 9b0:	08bd8070 	popeq	{r4, r5, r6, pc}
 9b4:	e59f3028 	ldr	r3, [pc, #40]	; 9e4 <emmc_app_command+0x88>
 9b8:	e7930104 	ldr	r0, [r3, r4, lsl #2]
 9bc:	e59f3024 	ldr	r3, [pc, #36]	; 9e8 <emmc_app_command+0x8c>
 9c0:	e5830008 	str	r0, [r3, #8]
 9c4:	e3a02e7d 	mov	r2, #2000	; 0x7d0
 9c8:	e1a01005 	mov	r1, r5
 9cc:	ebfffe37 	bl	2b0 <emmc_issue_command>
 9d0:	e8bd8070 	pop	{r4, r5, r6, pc}
 9d4:	e59f0010 	ldr	r0, [pc, #16]	; 9ec <emmc_app_command+0x90>
 9d8:	ebfffffe 	bl	0 <printk>
 9dc:	e3a00000 	mov	r0, #0
 9e0:	e8bd8070 	pop	{r4, r5, r6, pc}
	...
 9ec:	00000354 	andeq	r0, r0, r4, asr r3

000009f0 <check_ocr>:
 9f0:	e92d4010 	push	{r4, lr}
 9f4:	e3a02e7d 	mov	r2, #2000	; 0x7d0
 9f8:	e3a01000 	mov	r1, #0
 9fc:	e3a00029 	mov	r0, #41	; 0x29
 a00:	ebfffffe 	bl	95c <emmc_app_command>
 a04:	e2504000 	subs	r4, r0, #0
 a08:	0a000005 	beq	a24 <check_ocr+0x34>
 a0c:	e59f2020 	ldr	r2, [pc, #32]	; a34 <check_ocr+0x44>
 a10:	e5923014 	ldr	r3, [r2, #20]
 a14:	e1a03423 	lsr	r3, r3, #8
 a18:	e1c232b6 	strh	r3, [r2, #38]	; 0x26
 a1c:	e1a00004 	mov	r0, r4
 a20:	e8bd8010 	pop	{r4, pc}
 a24:	e3a01001 	mov	r1, #1
 a28:	e59f0008 	ldr	r0, [pc, #8]	; a38 <check_ocr+0x48>
 a2c:	ebfffffe 	bl	0 <printk>
 a30:	eafffff9 	b	a1c <check_ocr+0x2c>
 a34:	00000000 	andeq	r0, r0, r0
 a38:	00000374 	andeq	r0, r0, r4, ror r3

00000a3c <check_sdhc_support>:
 a3c:	e92d4070 	push	{r4, r5, r6, lr}
 a40:	e1a05000 	mov	r5, r0
 a44:	ea00000d 	b	a80 <check_sdhc_support+0x44>
 a48:	e3a01101 	mov	r1, #1073741824	; 0x40000000
 a4c:	e3a02e7d 	mov	r2, #2000	; 0x7d0
 a50:	e38118ff 	orr	r1, r1, #16711680	; 0xff0000
 a54:	e3811902 	orr	r1, r1, #32768	; 0x8000
 a58:	e3a00029 	mov	r0, #41	; 0x29
 a5c:	ebfffffe 	bl	95c <emmc_app_command>
 a60:	e2504000 	subs	r4, r0, #0
 a64:	0a000009 	beq	a90 <check_sdhc_support+0x54>
 a68:	e59f304c 	ldr	r3, [pc, #76]	; abc <check_sdhc_support+0x80>
 a6c:	e5933014 	ldr	r3, [r3, #20]
 a70:	e3530000 	cmp	r3, #0
 a74:	ba000009 	blt	aa0 <check_sdhc_support+0x64>
 a78:	e3a00f7d 	mov	r0, #500	; 0x1f4
 a7c:	ebfffffe 	bl	0 <delay_ms>
 a80:	e3550000 	cmp	r5, #0
 a84:	1affffef 	bne	a48 <check_sdhc_support+0xc>
 a88:	e3a01000 	mov	r1, #0
 a8c:	eaffffee 	b	a4c <check_sdhc_support+0x10>
 a90:	e59f0028 	ldr	r0, [pc, #40]	; ac0 <check_sdhc_support+0x84>
 a94:	ebfffffe 	bl	0 <printk>
 a98:	e1a00004 	mov	r0, r4
 a9c:	e8bd8070 	pop	{r4, r5, r6, pc}
 aa0:	e1a01423 	lsr	r1, r3, #8
 aa4:	e59f2010 	ldr	r2, [pc, #16]	; abc <check_sdhc_support+0x80>
 aa8:	e1c212b6 	strh	r1, [r2, #38]	; 0x26
 aac:	e1a03f23 	lsr	r3, r3, #30
 ab0:	e2033001 	and	r3, r3, #1
 ab4:	e5c23024 	strb	r3, [r2, #36]	; 0x24
 ab8:	eafffff6 	b	a98 <check_sdhc_support+0x5c>
 abc:	00000000 	andeq	r0, r0, r0
 ac0:	000003a0 	andeq	r0, r0, r0, lsr #7

00000ac4 <set_scr>:
 ac4:	e92d4010 	push	{r4, lr}
 ac8:	e59f313c 	ldr	r3, [pc, #316]	; c0c <set_scr+0x148>
 acc:	e5d33024 	ldrb	r3, [r3, #36]	; 0x24
 ad0:	e3530000 	cmp	r3, #0
 ad4:	1a000005 	bne	af0 <set_scr+0x2c>
 ad8:	e3a02e7d 	mov	r2, #2000	; 0x7d0
 adc:	e3a01c02 	mov	r1, #512	; 0x200
 ae0:	e3a00010 	mov	r0, #16
 ae4:	ebfffe73 	bl	4b8 <emmc_command>
 ae8:	e2504000 	subs	r4, r0, #0
 aec:	0a00002a 	beq	b9c <set_scr+0xd8>
 af0:	e59f2118 	ldr	r2, [pc, #280]	; c10 <set_scr+0x14c>
 af4:	e5923004 	ldr	r3, [r2, #4]
 af8:	e3c33eff 	bic	r3, r3, #4080	; 0xff0
 afc:	e3c3300f 	bic	r3, r3, #15
 b00:	e3833c02 	orr	r3, r3, #512	; 0x200
 b04:	e5823004 	str	r3, [r2, #4]
 b08:	e59f30fc 	ldr	r3, [pc, #252]	; c0c <set_scr+0x148>
 b0c:	e2832048 	add	r2, r3, #72	; 0x48
 b10:	e5832038 	str	r2, [r3, #56]	; 0x38
 b14:	e3a02008 	mov	r2, #8
 b18:	e5832010 	str	r2, [r3, #16]
 b1c:	e3a02001 	mov	r2, #1
 b20:	e5832004 	str	r2, [r3, #4]
 b24:	e59f20e8 	ldr	r2, [pc, #232]	; c14 <set_scr+0x150>
 b28:	e3a01000 	mov	r1, #0
 b2c:	e3a00033 	mov	r0, #51	; 0x33
 b30:	ebfffffe 	bl	95c <emmc_app_command>
 b34:	e2504000 	subs	r4, r0, #0
 b38:	0a00001a 	beq	ba8 <set_scr+0xe4>
 b3c:	e59f10c8 	ldr	r1, [pc, #200]	; c0c <set_scr+0x148>
 b40:	e3a03c02 	mov	r3, #512	; 0x200
 b44:	e5813010 	str	r3, [r1, #16]
 b48:	e5913048 	ldr	r3, [r1, #72]	; 0x48
 b4c:	e1a02403 	lsl	r2, r3, #8
 b50:	e20228ff 	and	r2, r2, #16711680	; 0xff0000
 b54:	e1822c03 	orr	r2, r2, r3, lsl #24
 b58:	e1a03423 	lsr	r3, r3, #8
 b5c:	e2033cff 	and	r3, r3, #65280	; 0xff00
 b60:	e1823003 	orr	r3, r2, r3
 b64:	e3e00000 	mvn	r0, #0
 b68:	e5810054 	str	r0, [r1, #84]	; 0x54
 b6c:	e1a02c22 	lsr	r2, r2, #24
 b70:	e1a017a3 	lsr	r1, r3, #15
 b74:	e2011001 	and	r1, r1, #1
 b78:	e1a03523 	lsr	r3, r3, #10
 b7c:	e2033001 	and	r3, r3, #1
 b80:	e212200f 	ands	r2, r2, #15
 b84:	1a00000a 	bne	bb4 <set_scr+0xf0>
 b88:	e59f307c 	ldr	r3, [pc, #124]	; c0c <set_scr+0x148>
 b8c:	e3a02001 	mov	r2, #1
 b90:	e5832054 	str	r2, [r3, #84]	; 0x54
 b94:	e1a00004 	mov	r0, r4
 b98:	e8bd8010 	pop	{r4, pc}
 b9c:	e59f0074 	ldr	r0, [pc, #116]	; c18 <set_scr+0x154>
 ba0:	ebfffffe 	bl	0 <printk>
 ba4:	eafffffa 	b	b94 <set_scr+0xd0>
 ba8:	e59f006c 	ldr	r0, [pc, #108]	; c1c <set_scr+0x158>
 bac:	ebfffffe 	bl	0 <printk>
 bb0:	eafffff7 	b	b94 <set_scr+0xd0>
 bb4:	e3520001 	cmp	r2, #1
 bb8:	0a000006 	beq	bd8 <set_scr+0x114>
 bbc:	e3520002 	cmp	r2, #2
 bc0:	1afffff3 	bne	b94 <set_scr+0xd0>
 bc4:	e3510000 	cmp	r1, #0
 bc8:	1a000006 	bne	be8 <set_scr+0x124>
 bcc:	e59f3038 	ldr	r3, [pc, #56]	; c0c <set_scr+0x148>
 bd0:	e5832054 	str	r2, [r3, #84]	; 0x54
 bd4:	eaffffee 	b	b94 <set_scr+0xd0>
 bd8:	e59f302c 	ldr	r3, [pc, #44]	; c0c <set_scr+0x148>
 bdc:	e3a0200b 	mov	r2, #11
 be0:	e5832054 	str	r2, [r3, #84]	; 0x54
 be4:	eaffffea 	b	b94 <set_scr+0xd0>
 be8:	e3530000 	cmp	r3, #0
 bec:	059f2018 	ldreq	r2, [pc, #24]	; c0c <set_scr+0x148>
 bf0:	03a01003 	moveq	r1, #3
 bf4:	05821054 	streq	r1, [r2, #84]	; 0x54
 bf8:	e3530000 	cmp	r3, #0
 bfc:	159f3008 	ldrne	r3, [pc, #8]	; c0c <set_scr+0x148>
 c00:	13a02004 	movne	r2, #4
 c04:	15832054 	strne	r2, [r3, #84]	; 0x54
 c08:	eaffffe1 	b	b94 <set_scr+0xd0>
 c0c:	00000000 	andeq	r0, r0, r0
 c10:	20300000 	eorscs	r0, r0, r0
 c14:	00007530 	andeq	r7, r0, r0, lsr r5
 c18:	000003c4 	andeq	r0, r0, r4, asr #7
 c1c:	000003e8 	andeq	r0, r0, r8, ror #7

00000c20 <emmc_card_reset>:
 c20:	e92d4070 	push	{r4, r5, r6, lr}
 c24:	e59f30fc 	ldr	r3, [pc, #252]	; d28 <emmc_card_reset+0x108>
 c28:	e3a02401 	mov	r2, #16777216	; 0x1000000
 c2c:	e583202c 	str	r2, [r3, #44]	; 0x2c
 c30:	e3a03e7d 	mov	r3, #2000	; 0x7d0
 c34:	e3a02000 	mov	r2, #0
 c38:	e3a01407 	mov	r1, #117440512	; 0x7000000
 c3c:	e59f00e8 	ldr	r0, [pc, #232]	; d2c <emmc_card_reset+0x10c>
 c40:	ebfffd46 	bl	160 <wait_reg_mask>
 c44:	e2504000 	subs	r4, r0, #0
 c48:	0a00002f 	beq	d0c <emmc_card_reset+0xec>
 c4c:	ebfffffe 	bl	8cc <emmc_setup_clock>
 c50:	e2504000 	subs	r4, r0, #0
 c54:	0a00002e 	beq	d14 <emmc_card_reset+0xf4>
 c58:	e59f30c8 	ldr	r3, [pc, #200]	; d28 <emmc_card_reset+0x108>
 c5c:	e3a04000 	mov	r4, #0
 c60:	e5834038 	str	r4, [r3, #56]	; 0x38
 c64:	e3e02000 	mvn	r2, #0
 c68:	e5832030 	str	r2, [r3, #48]	; 0x30
 c6c:	e5832034 	str	r2, [r3, #52]	; 0x34
 c70:	e3a000cb 	mov	r0, #203	; 0xcb
 c74:	ebfffffe 	bl	0 <delay_ms>
 c78:	e59f30b0 	ldr	r3, [pc, #176]	; d30 <emmc_card_reset+0x110>
 c7c:	e5834004 	str	r4, [r3, #4]
 c80:	e583400c 	str	r4, [r3, #12]
 c84:	e5c34000 	strb	r4, [r3]
 c88:	e5834010 	str	r4, [r3, #16]
 c8c:	e3a02e7d 	mov	r2, #2000	; 0x7d0
 c90:	e1a01004 	mov	r1, r4
 c94:	e1a00004 	mov	r0, r4
 c98:	ebfffe06 	bl	4b8 <emmc_command>
 c9c:	e2504000 	subs	r4, r0, #0
 ca0:	0a00001d 	beq	d1c <emmc_card_reset+0xfc>
 ca4:	ebfffe1e 	bl	524 <check_v2_card>
 ca8:	e1a05000 	mov	r5, r0
 cac:	ebfffe4f 	bl	5f0 <check_usable_card>
 cb0:	e2504000 	subs	r4, r0, #0
 cb4:	0a000016 	beq	d14 <emmc_card_reset+0xf4>
 cb8:	ebffff4c 	bl	9f0 <check_ocr>
 cbc:	e2504000 	subs	r4, r0, #0
 cc0:	0a000013 	beq	d14 <emmc_card_reset+0xf4>
 cc4:	e1a00005 	mov	r0, r5
 cc8:	ebffff5b 	bl	a3c <check_sdhc_support>
 ccc:	e2504000 	subs	r4, r0, #0
 cd0:	0a00000f 	beq	d14 <emmc_card_reset+0xf4>
 cd4:	e3a0000a 	mov	r0, #10
 cd8:	ebfffffe 	bl	0 <delay_ms>
 cdc:	ebfffe64 	bl	674 <check_rca>
 ce0:	e2504000 	subs	r4, r0, #0
 ce4:	0a00000a 	beq	d14 <emmc_card_reset+0xf4>
 ce8:	ebfffe84 	bl	700 <select_card>
 cec:	e2504000 	subs	r4, r0, #0
 cf0:	0a000007 	beq	d14 <emmc_card_reset+0xf4>
 cf4:	ebffff72 	bl	ac4 <set_scr>
 cf8:	e2504000 	subs	r4, r0, #0
 cfc:	159f3024 	ldrne	r3, [pc, #36]	; d28 <emmc_card_reset+0x108>
 d00:	13e02000 	mvnne	r2, #0
 d04:	15832030 	strne	r2, [r3, #48]	; 0x30
 d08:	ea000001 	b	d14 <emmc_card_reset+0xf4>
 d0c:	e59f0020 	ldr	r0, [pc, #32]	; d34 <emmc_card_reset+0x114>
 d10:	ebfffffe 	bl	0 <printk>
 d14:	e1a00004 	mov	r0, r4
 d18:	e8bd8070 	pop	{r4, r5, r6, pc}
 d1c:	e59f0014 	ldr	r0, [pc, #20]	; d38 <emmc_card_reset+0x118>
 d20:	ebfffffe 	bl	0 <printk>
 d24:	eafffffa 	b	d14 <emmc_card_reset+0xf4>
 d28:	20300000 	eorscs	r0, r0, r0
 d2c:	2030002c 	eorscs	r0, r0, ip, lsr #32
 d30:	00000000 	andeq	r0, r0, r0
 d34:	00000408 	andeq	r0, r0, r8, lsl #8
 d38:	00000428 	andeq	r0, r0, r8, lsr #8

00000d3c <emmc_read>:
 d3c:	e92d4030 	push	{r4, r5, lr}
 d40:	e24dd00c 	sub	sp, sp, #12
 d44:	e1a03b82 	lsl	r3, r2, #23
 d48:	e1a03ba3 	lsr	r3, r3, #23
 d4c:	e3530000 	cmp	r3, #0
 d50:	1a000009 	bne	d7c <emmc_read+0x40>
 d54:	e1a05000 	mov	r5, r0
 d58:	e1a04002 	mov	r4, r2
 d5c:	e1a03000 	mov	r3, r0
 d60:	e3a00000 	mov	r0, #0
 d64:	ebfffe81 	bl	770 <do_data_command>
 d68:	e3500000 	cmp	r0, #0
 d6c:	0a00000a 	beq	d9c <emmc_read+0x60>
 d70:	e1a00004 	mov	r0, r4
 d74:	e28dd00c 	add	sp, sp, #12
 d78:	e8bd8030 	pop	{r4, r5, pc}
 d7c:	e59f3030 	ldr	r3, [pc, #48]	; db4 <emmc_read+0x78>
 d80:	e58d3000 	str	r3, [sp]
 d84:	e59f302c 	ldr	r3, [pc, #44]	; db8 <emmc_read+0x7c>
 d88:	e59f202c 	ldr	r2, [pc, #44]	; dbc <emmc_read+0x80>
 d8c:	e59f102c 	ldr	r1, [pc, #44]	; dc0 <emmc_read+0x84>
 d90:	e59f002c 	ldr	r0, [pc, #44]	; dc4 <emmc_read+0x88>
 d94:	ebfffffe 	bl	0 <printk>
 d98:	ebfffffe 	bl	0 <clean_reboot>
 d9c:	e1a02004 	mov	r2, r4
 da0:	e1a01005 	mov	r1, r5
 da4:	e59f001c 	ldr	r0, [pc, #28]	; dc8 <emmc_read+0x8c>
 da8:	ebfffffe 	bl	0 <printk>
 dac:	e3e00000 	mvn	r0, #0
 db0:	eaffffef 	b	d74 <emmc_read+0x38>
 db4:	00000448 	andeq	r0, r0, r8, asr #8
 db8:	000002dd 	ldrdeq	r0, [r0], -sp
 dbc:	000000f4 	strdeq	r0, [r0], -r4
 dc0:	0000026c 	andeq	r0, r0, ip, ror #4
 dc4:	00000284 	andeq	r0, r0, r4, lsl #5
 dc8:	00000458 	andeq	r0, r0, r8, asr r4

00000dcc <emmc_write>:
 dcc:	e92d4010 	push	{r4, lr}
 dd0:	e24dd008 	sub	sp, sp, #8
 dd4:	e1a04002 	mov	r4, r2
 dd8:	e1a02b82 	lsl	r2, r2, #23
 ddc:	e1a02ba2 	lsr	r2, r2, #23
 de0:	e3520000 	cmp	r2, #0
 de4:	1a000008 	bne	e0c <emmc_write+0x40>
 de8:	e1a03000 	mov	r3, r0
 dec:	e1a02004 	mov	r2, r4
 df0:	e3a00001 	mov	r0, #1
 df4:	ebfffe5d 	bl	770 <do_data_command>
 df8:	e3500000 	cmp	r0, #0
 dfc:	0a00000a 	beq	e2c <emmc_write+0x60>
 e00:	e1a00004 	mov	r0, r4
 e04:	e28dd008 	add	sp, sp, #8
 e08:	e8bd8010 	pop	{r4, pc}
 e0c:	e59f302c 	ldr	r3, [pc, #44]	; e40 <emmc_write+0x74>
 e10:	e58d3000 	str	r3, [sp]
 e14:	e3a03e2f 	mov	r3, #752	; 0x2f0
 e18:	e59f2024 	ldr	r2, [pc, #36]	; e44 <emmc_write+0x78>
 e1c:	e59f1024 	ldr	r1, [pc, #36]	; e48 <emmc_write+0x7c>
 e20:	e59f0024 	ldr	r0, [pc, #36]	; e4c <emmc_write+0x80>
 e24:	ebfffffe 	bl	0 <printk>
 e28:	ebfffffe 	bl	0 <clean_reboot>
 e2c:	e1a01000 	mov	r1, r0
 e30:	e59f0018 	ldr	r0, [pc, #24]	; e50 <emmc_write+0x84>
 e34:	ebfffffe 	bl	0 <printk>
 e38:	e3e00000 	mvn	r0, #0
 e3c:	eafffff0 	b	e04 <emmc_write+0x38>
 e40:	00000448 	andeq	r0, r0, r8, asr #8
 e44:	00000100 	andeq	r0, r0, r0, lsl #2
 e48:	0000026c 	andeq	r0, r0, ip, ror #4
 e4c:	00000284 	andeq	r0, r0, r4, lsl #5
 e50:	00000484 	andeq	r0, r0, r4, lsl #9

00000e54 <emmc_init>:
 e54:	e92d4070 	push	{r4, r5, r6, lr}
 e58:	e3a01000 	mov	r1, #0
 e5c:	e3a00022 	mov	r0, #34	; 0x22
 e60:	ebfffffe 	bl	0 <gpio_set_function>
 e64:	e3a01000 	mov	r1, #0
 e68:	e3a00023 	mov	r0, #35	; 0x23
 e6c:	ebfffffe 	bl	0 <gpio_set_function>
 e70:	e3a01000 	mov	r1, #0
 e74:	e3a00024 	mov	r0, #36	; 0x24
 e78:	ebfffffe 	bl	0 <gpio_set_function>
 e7c:	e3a01000 	mov	r1, #0
 e80:	e3a00025 	mov	r0, #37	; 0x25
 e84:	ebfffffe 	bl	0 <gpio_set_function>
 e88:	e3a01000 	mov	r1, #0
 e8c:	e3a00026 	mov	r0, #38	; 0x26
 e90:	ebfffffe 	bl	0 <gpio_set_function>
 e94:	e3a01000 	mov	r1, #0
 e98:	e3a00027 	mov	r0, #39	; 0x27
 e9c:	ebfffffe 	bl	0 <gpio_set_function>
 ea0:	e3a01007 	mov	r1, #7
 ea4:	e3a00030 	mov	r0, #48	; 0x30
 ea8:	ebfffffe 	bl	0 <gpio_set_function>
 eac:	e3a01007 	mov	r1, #7
 eb0:	e3a00031 	mov	r0, #49	; 0x31
 eb4:	ebfffffe 	bl	0 <gpio_set_function>
 eb8:	e3a01007 	mov	r1, #7
 ebc:	e3a00032 	mov	r0, #50	; 0x32
 ec0:	ebfffffe 	bl	0 <gpio_set_function>
 ec4:	e3a01007 	mov	r1, #7
 ec8:	e3a00033 	mov	r0, #51	; 0x33
 ecc:	ebfffffe 	bl	0 <gpio_set_function>
 ed0:	e3a01007 	mov	r1, #7
 ed4:	e3a00034 	mov	r0, #52	; 0x34
 ed8:	ebfffffe 	bl	0 <gpio_set_function>
 edc:	e59f305c 	ldr	r3, [pc, #92]	; f40 <emmc_init+0xec>
 ee0:	e3a00000 	mov	r0, #0
 ee4:	e5830004 	str	r0, [r3, #4]
 ee8:	e583000c 	str	r0, [r3, #12]
 eec:	e5c30000 	strb	r0, [r3]
 ef0:	e5830010 	str	r0, [r3, #16]
 ef4:	e5c30024 	strb	r0, [r3, #36]	; 0x24
 ef8:	e1c302b6 	strh	r0, [r3, #38]	; 0x26
 efc:	e5830028 	str	r0, [r3, #40]	; 0x28
 f00:	e583003c 	str	r0, [r3, #60]	; 0x3c
 f04:	e1a05000 	mov	r5, r0
 f08:	e1a04000 	mov	r4, r0
 f0c:	e3550009 	cmp	r5, #9
 f10:	ca000008 	bgt	f38 <emmc_init+0xe4>
 f14:	ebffff41 	bl	c20 <emmc_card_reset>
 f18:	e2504000 	subs	r4, r0, #0
 f1c:	1a000005 	bne	f38 <emmc_init+0xe4>
 f20:	e3a00064 	mov	r0, #100	; 0x64
 f24:	ebfffffe 	bl	0 <delay_ms>
 f28:	e59f0014 	ldr	r0, [pc, #20]	; f44 <emmc_init+0xf0>
 f2c:	ebfffffe 	bl	0 <printk>
 f30:	e2855001 	add	r5, r5, #1
 f34:	eafffff4 	b	f0c <emmc_init+0xb8>
 f38:	e1a00004 	mov	r0, r4
 f3c:	e8bd8070 	pop	{r4, r5, r6, pc}
 f40:	00000000 	andeq	r0, r0, r0
 f44:	000004a0 	andeq	r0, r0, r0, lsr #9

Disassembly of section .bss:

00000000 <device>:
	...

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	434d4d45 	movtmi	r4, #56645	; 0xdd45
   4:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
   8:	6f43203a 	svcvs	0x0043203a
   c:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
  10:	696c2064 	stmdbvs	ip!, {r2, r5, r6, sp}^
  14:	6620656e 	strtvs	r6, [r0], -lr, ror #10
  18:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0xfffff69f
  1c:	6f742064 	svcvs	0x00742064
  20:	73657220 	cmnvc	r5, #32, 4
  24:	70207465 	eorvc	r7, r0, r5, ror #8
  28:	65706f72 	ldrbvs	r6, [r0, #-3954]!	; 0xfffff08e
  2c:	3a796c72 	bcc	1e5b1fc <emmc_init+0x1e5a3a8>
  30:	0a782520 	beq	1e094b8 <emmc_init+0x1e08664>
  34:	00000000 	andeq	r0, r0, r0
  38:	434d4d45 	movtmi	r4, #56645	; 0xdd45
  3c:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
  40:	7274203a 	rsbsvc	r2, r4, #58	; 0x3a
  44:	66736e61 	ldrbtvs	r6, [r3], -r1, ror #28
  48:	6c427265 	sfmvs	f7, 2, [r2], {101}	; 0x65
  4c:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
  50:	6f6f7420 	svcvs	0x006f7420
  54:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
  58:	203a6567 	eorscs	r6, sl, r7, ror #10
  5c:	000a6425 	andeq	r6, sl, r5, lsr #8
  60:	434d4d45 	movtmi	r4, #56645	; 0xdd45
  64:	5241575f 	subpl	r5, r1, #24903680	; 0x17c0000
  68:	65203a4e 	strvs	r3, [r0, #-2638]!	; 0xfffff5b2
  6c:	5f636d6d 	svcpl	0x00636d6d
  70:	75737369 	ldrbvc	r7, [r3, #-873]!	; 0xfffffc97
  74:	6f635f65 	svcvs	0x00635f65
  78:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
  7c:	69742064 	ldmdbvs	r4!, {r2, r5, r6, sp}^
  80:	2064656d 	rsbcs	r6, r4, sp, ror #10
  84:	0a74756f 	beq	1d1d648 <emmc_init+0x1d1c7f4>
  88:	00000000 	andeq	r0, r0, r0
  8c:	434d4d45 	movtmi	r4, #56645	; 0xdd45
  90:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
  94:	4f43203a 	svcmi	0x0043203a
  98:	4e414d4d 	cdpmi	13, 4, cr4, cr1, cr13, {2}
  9c:	52452044 	subpl	r2, r5, #68	; 0x44
  a0:	20524f52 	subscs	r4, r2, r2, asr pc
  a4:	20544f4e 	subscs	r4, r4, lr, asr #30
  a8:	0a505041 	beq	14141b4 <emmc_init+0x1413360>
  ac:	00000000 	andeq	r0, r0, r0
  b0:	434d4d45 	movtmi	r4, #56645	; 0xdd45
  b4:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
  b8:	4e49203a 	mcrmi	0, 2, r2, cr9, cr10, {1}
  bc:	494c4156 	stmdbmi	ip, {r1, r2, r4, r6, r8, lr}^
  c0:	4f432044 	svcmi	0x00432044
  c4:	4e414d4d 	cdpmi	13, 4, cr4, cr1, cr13, {2}
  c8:	000a2144 	andeq	r2, sl, r4, asr #2
  cc:	434d4d45 	movtmi	r4, #56645	; 0xdd45
  d0:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
  d4:	4553203a 	ldrbmi	r2, [r3, #-58]	; 0xffffffc6
  d8:	495f444e 	ldmdbmi	pc, {r1, r2, r3, r6, sl, lr}^	; <UNPREDICTABLE>
  dc:	4f435f46 	svcmi	0x00435f46
  e0:	5420444e 	strtpl	r4, [r0], #-1102	; 0xfffffbb2
  e4:	6f656d69 	svcvs	0x00656d69
  e8:	000a7475 	andeq	r7, sl, r5, ror r4
  ec:	434d4d45 	movtmi	r4, #56645	; 0xdd45
  f0:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
  f4:	4553203a 	ldrbmi	r2, [r3, #-58]	; 0xffffffc6
  f8:	495f444e 	ldmdbmi	pc, {r1, r2, r3, r6, sl, lr}^	; <UNPREDICTABLE>
  fc:	4f435f46 	svcmi	0x00435f46
 100:	4320444e 			; <UNDEFINED> instruction: 0x4320444e
 104:	5420444d 	strtpl	r4, [r0], #-1101	; 0xfffffbb3
 108:	4f454d49 	svcmi	0x00454d49
 10c:	000a5455 	andeq	r5, sl, r5, asr r4
 110:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 114:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 118:	6146203a 	cmpvs	r6, sl, lsr r0
 11c:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
 120:	65732065 	ldrbvs	r2, [r3, #-101]!	; 0xffffff9b
 124:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 128:	45532067 	ldrbmi	r2, [r3, #-103]	; 0xffffff99
 12c:	495f444e 	ldmdbmi	pc, {r1, r2, r3, r6, sl, lr}^	; <UNPREDICTABLE>
 130:	4f435f46 	svcmi	0x00435f46
 134:	000a444e 	andeq	r4, sl, lr, asr #8
 138:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 13c:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 140:	6e55203a 	mrcvs	0, 2, r2, cr5, cr10, {1}
 144:	62617375 	rsbvs	r7, r1, #-738197503	; 0xd4000001
 148:	5320656c 			; <UNDEFINED> instruction: 0x5320656c
 14c:	61432044 	cmpvs	r3, r4, asr #32
 150:	203a6472 	eorscs	r6, sl, r2, ror r4
 154:	000a7825 	andeq	r7, sl, r5, lsr #16
 158:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 15c:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 160:	5443203a 	strbpl	r2, [r3], #-58	; 0xffffffc6
 164:	65534f49 	ldrbvs	r4, [r3, #-3913]	; 0xfffff0b7
 168:	43704f74 	cmnmi	r0, #116, 30	; 0x1d0
 16c:	20646e6f 	rsbcs	r6, r4, pc, ror #28
 170:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
 174:	0a74756f 	beq	1d1d738 <emmc_init+0x1d1c8e4>
 178:	00000000 	andeq	r0, r0, r0
 17c:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 180:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 184:	4453203a 	ldrbmi	r2, [r3], #-58	; 0xffffffc6
 188:	43204f49 			; <UNDEFINED> instruction: 0x43204f49
 18c:	20647261 	rsbcs	r7, r4, r1, ror #4
 190:	20746f6e 	rsbscs	r6, r4, lr, ror #30
 194:	70707573 	rsbsvc	r7, r0, r3, ror r5
 198:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0xfffffd91
 19c:	00000a64 	andeq	r0, r0, r4, ror #20
 1a0:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 1a4:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 1a8:	6146203a 	cmpvs	r6, sl, lsr r0
 1ac:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xfffff397
 1b0:	206f7420 	rsbcs	r7, pc, r0, lsr #8
 1b4:	646e6573 	strbtvs	r6, [lr], #-1395	; 0xfffffa8d
 1b8:	44494320 	strbmi	r4, [r9], #-800	; 0xfffffce0
 1bc:	0000000a 	andeq	r0, r0, sl
 1c0:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 1c4:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 1c8:	6146203a 	cmpvs	r6, sl, lsr r0
 1cc:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xfffff397
 1d0:	206f7420 	rsbcs	r7, pc, r0, lsr #8
 1d4:	646e6573 	strbtvs	r6, [lr], #-1395	; 0xfffffa8d
 1d8:	6c655220 	sfmvs	f5, 2, [r5], #-128	; 0xffffff80
 1dc:	76697461 	strbtvc	r7, [r9], -r1, ror #8
 1e0:	64412065 	strbvs	r2, [r1], #-101	; 0xffffff9b
 1e4:	000a7264 	andeq	r7, sl, r4, ror #4
 1e8:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 1ec:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 1f0:	6146203a 	cmpvs	r6, sl, lsr r0
 1f4:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xfffff397
 1f8:	206f7420 	rsbcs	r7, pc, r0, lsr #8
 1fc:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 200:	41435220 	cmpmi	r3, r0, lsr #4
 204:	0000000a 	andeq	r0, r0, sl
 208:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 20c:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 210:	6146203a 	cmpvs	r6, sl, lsr r0
 214:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xfffff397
 218:	206f7420 	rsbcs	r7, pc, r0, lsr #8
 21c:	656c6573 	strbvs	r6, [ip, #-1395]!	; 0xfffffa8d
 220:	63207463 			; <UNDEFINED> instruction: 0x63207463
 224:	0a647261 	beq	191cbb0 <emmc_init+0x191bd5c>
 228:	00000000 	andeq	r0, r0, r0
 22c:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 230:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 234:	6e49203a 	mcrvs	0, 2, r2, cr9, cr10, {1}
 238:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 23c:	74532064 	ldrbvc	r2, [r3], #-100	; 0xffffff9c
 240:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
 244:	6425203a 	strtvs	r2, [r5], #-58	; 0xffffffc6
 248:	0000000a 	andeq	r0, r0, sl
 24c:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 250:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 254:	4e49203a 	mcrmi	0, 2, r2, cr9, cr10, {1}
 258:	494c4156 	stmdbmi	ip, {r1, r2, r4, r6, r8, lr}^
 25c:	4c422044 	mcrrmi	0, 4, r2, r2, cr4
 260:	204b434f 	subcs	r4, fp, pc, asr #6
 264:	455a4953 	ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad
 268:	000a203a 	andeq	r2, sl, sl, lsr r0
 26c:	65747865 	ldrbvs	r7, [r4, #-2149]!	; 0xfffff79b
 270:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
 274:	646f632d 	strbtvs	r6, [pc], #-813	; 27c <.rodata.str1.4+0x27c>
 278:	6d652f65 	stclvs	15, cr2, [r5, #-404]!	; 0xfffffe6c
 27c:	632e636d 			; <UNDEFINED> instruction: 0x632e636d
 280:	00000000 	andeq	r0, r0, r0
 284:	253a7325 	ldrcs	r7, [sl, #-805]!	; 0xfffffcdb
 288:	64253a73 	strtvs	r3, [r5], #-2675	; 0xfffff58d
 28c:	4245443a 	submi	r4, r5, #973078528	; 0x3a000000
 290:	453a4755 	ldrmi	r4, [sl, #-1877]!	; 0xfffff8ab
 294:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
 298:	7341203a 	movtvc	r2, #4154	; 0x103a
 29c:	74726573 	ldrbtvc	r6, [r2], #-1395	; 0xfffffa8d
 2a0:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 2a4:	60732560 	rsbsvs	r2, r3, r0, ror #10
 2a8:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
 2ac:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
 2b0:	0000000a 	andeq	r0, r0, sl
 2b4:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
 2b8:	622e6563 	eorvs	r6, lr, #415236096	; 0x18c00000
 2bc:	6b636f6c 	blvs	18dc074 <emmc_init+0x18db220>
 2c0:	7a69735f 	bvc	1a5d044 <emmc_init+0x1a5c1f0>
 2c4:	3d3d2065 	ldccc	0, cr2, [sp, #-404]!	; 0xfffffe6c
 2c8:	32313520 	eorscc	r3, r1, #32, 10	; 0x8000000
 2cc:	00000000 	andeq	r0, r0, r0
 2d0:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 2d4:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 2d8:	4142203a 	cmpmi	r2, sl, lsr r0
 2dc:	4c422044 	mcrrmi	0, 4, r2, r2, cr4
 2e0:	204b434f 	subcs	r4, fp, pc, asr #6
 2e4:	455a4953 	ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad
 2e8:	0000000a 	andeq	r0, r0, sl
 2ec:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 2f0:	5241575f 	subpl	r5, r1, #24903680	; 0x17c0000
 2f4:	52203a4e 	eorpl	r3, r0, #319488	; 0x4e000
 2f8:	79727465 	ldmdbvc	r2!, {r0, r2, r5, r6, sl, ip, sp, lr}^
 2fc:	20676e69 	rsbcs	r6, r7, r9, ror #28
 300:	61746164 	cmnvs	r4, r4, ror #2
 304:	6d6f6320 	stclvs	3, cr6, [pc, #-128]!	; 28c <.rodata.str1.4+0x28c>
 308:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
 30c:	0000000a 	andeq	r0, r0, sl
 310:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 314:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 318:	6947203a 	stmdbvs	r7, {r1, r3, r4, r5, sp}^
 31c:	676e6976 			; <UNDEFINED> instruction: 0x676e6976
 320:	20707520 	rsbscs	r7, r0, r0, lsr #10
 324:	61746164 	cmnvs	r4, r4, ror #2
 328:	6d6f6320 	stclvs	3, cr6, [pc, #-128]!	; 2b0 <.rodata.str1.4+0x2b0>
 32c:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
 330:	0000000a 	andeq	r0, r0, sl
 334:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 338:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 33c:	4453203a 	ldrbmi	r2, [r3], #-58	; 0xffffffc6
 340:	4f4c4320 	svcmi	0x004c4320
 344:	4e204b43 	vnmulmi.f64	d4, d0, d3
 348:	5320544f 			; <UNDEFINED> instruction: 0x5320544f
 34c:	4c424154 	stfmie	f4, [r2], {84}	; 0x54
 350:	00000a45 	andeq	r0, r0, r5, asr #20
 354:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 358:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 35c:	4e49203a 	mcrmi	0, 2, r2, cr9, cr10, {1}
 360:	494c4156 	stmdbmi	ip, {r1, r2, r4, r6, r8, lr}^
 364:	50412044 	subpl	r2, r1, r4, asr #32
 368:	4f432050 	svcmi	0x00432050
 36c:	4e414d4d 	cdpmi	13, 4, cr4, cr1, cr13, {2}
 370:	00000a44 	andeq	r0, r0, r4, asr #20
 374:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 378:	5241575f 	subpl	r5, r1, #24903680	; 0x17c0000
 37c:	41203a4e 			; <UNDEFINED> instruction: 0x41203a4e
 380:	43205050 			; <UNDEFINED> instruction: 0x43205050
 384:	4f20444d 	svcmi	0x0020444d
 388:	43205243 			; <UNDEFINED> instruction: 0x43205243
 38c:	4b434548 	blmi	10d18b4 <emmc_init+0x10d0a60>
 390:	59525420 	ldmdbpl	r2, {r5, sl, ip, lr}^
 394:	20642520 	rsbcs	r2, r4, r0, lsr #10
 398:	4c494146 	stfmie	f4, [r9], {70}	; 0x46
 39c:	000a4445 	andeq	r4, sl, r5, asr #8
 3a0:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 3a4:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 3a8:	5041203a 	subpl	r2, r1, sl, lsr r0
 3ac:	4d432050 	stclmi	0, cr2, [r3, #-320]	; 0xfffffec0
 3b0:	31342044 	teqcc	r4, r4, asr #32
 3b4:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
 3b8:	2044454c 	subcs	r4, r4, ip, asr #10
 3bc:	0a646e32 	beq	191bc8c <emmc_init+0x191ae38>
 3c0:	00000000 	andeq	r0, r0, r0
 3c4:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 3c8:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 3cc:	6146203a 	cmpvs	r6, sl, lsr r0
 3d0:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xfffff397
 3d4:	206f7420 	rsbcs	r7, pc, r0, lsr #8
 3d8:	20746573 	rsbscs	r6, r4, r3, ror r5
 3dc:	636f6c62 	cmnvs	pc, #25088	; 0x6200
 3e0:	656c206b 	strbvs	r2, [ip, #-107]!	; 0xffffff95
 3e4:	00000a6e 	andeq	r0, r0, lr, ror #20
 3e8:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 3ec:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 3f0:	6146203a 	cmpvs	r6, sl, lsr r0
 3f4:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xfffff397
 3f8:	206f7420 	rsbcs	r7, pc, r0, lsr #8
 3fc:	646e6573 	strbtvs	r6, [lr], #-1395	; 0xfffffa8d
 400:	52435320 	subpl	r5, r3, #32, 6	; 0x80000000
 404:	0000000a 	andeq	r0, r0, sl
 408:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 40c:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 410:	6143203a 	cmpvs	r3, sl, lsr r0
 414:	72206472 	eorvc	r6, r0, #1912602624	; 0x72000000
 418:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
 41c:	6d697420 	cfstrdvs	mvd7, [r9, #-128]!	; 0xffffff80
 420:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xfffff09b
 424:	00000a21 	andeq	r0, r0, r1, lsr #20
 428:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 42c:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 430:	4f4e203a 	svcmi	0x004e203a
 434:	5f4f4720 	svcpl	0x004f4720
 438:	454c4449 	strbmi	r4, [ip, #-1097]	; 0xfffffbb7
 43c:	53455220 	movtpl	r5, #21024	; 0x5220
 440:	534e4f50 	movtpl	r4, #61264	; 0xef50
 444:	00000a45 	andeq	r0, r0, r5, asr #20
 448:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 44c:	35202520 	strcc	r2, [r0, #-1312]!	; 0xfffffae0
 450:	3d203231 	sfmcc	f3, 4, [r0, #-196]!	; 0xffffff3c
 454:	0030203d 	eorseq	r2, r0, sp, lsr r0
 458:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 45c:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 460:	4552203a 	ldrbmi	r2, [r2, #-58]	; 0xffffffc6
 464:	46204441 	strtmi	r4, [r0], -r1, asr #8
 468:	454c4941 	strbmi	r4, [ip, #-2369]	; 0xfffff6bf
 46c:	73203a44 			; <UNDEFINED> instruction: 0x73203a44
 470:	6f746365 	svcvs	0x00746365
 474:	64253d72 	strtvs	r3, [r5], #-3442	; 0xfffff28e
 478:	6973202c 	ldmdbvs	r3!, {r2, r3, r5, sp}^
 47c:	253d657a 	ldrcs	r6, [sp, #-1402]!	; 0xfffffa86
 480:	00000a64 	andeq	r0, r0, r4, ror #20
 484:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 488:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
 48c:	5257203a 	subspl	r2, r7, #58	; 0x3a
 490:	20455449 	subcs	r5, r5, r9, asr #8
 494:	4c494146 	stfmie	f4, [r9], {70}	; 0x46
 498:	203a4445 	eorscs	r4, sl, r5, asr #8
 49c:	000a6425 	andeq	r6, sl, r5, lsr #8
 4a0:	434d4d45 	movtmi	r4, #56645	; 0xdd45
 4a4:	5241575f 	subpl	r5, r1, #24903680	; 0x17c0000
 4a8:	46203a4e 	strtmi	r3, [r0], -lr, asr #20
 4ac:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0xfffff69f
 4b0:	6f742064 	svcvs	0x00742064
 4b4:	73657220 	cmnvc	r5, #32, 4
 4b8:	63207465 			; <UNDEFINED> instruction: 0x63207465
 4bc:	2c647261 	sfmcs	f7, 2, [r4], #-388	; 0xfffffe7c
 4c0:	79727420 	ldmdbvc	r2!, {r5, sl, ip, sp, lr}^
 4c4:	20676e69 	rsbcs	r6, r7, r9, ror #28
 4c8:	69616761 	stmdbvs	r1!, {r0, r5, r6, r8, r9, sl, sp, lr}^
 4cc:	2e2e2e6e 	cdpcs	14, 2, cr2, cr14, cr14, {3}
 4d0:	Address 0x00000000000004d0 is out of bounds.


Disassembly of section .rodata:

00000000 <commands>:
   0:	00000000 	andeq	r0, r0, r0
   4:	cfff03ff 	svcgt	0x00ff03ff
   8:	02090000 	andeq	r0, r9, #0
   c:	030a0000 	movweq	r0, #40960	; 0xa000
  10:	04000000 	streq	r0, [r0], #-0
  14:	05010000 	streq	r0, [r1, #-0]
  18:	060a0000 	streq	r0, [sl], -r0
  1c:	070b0000 	streq	r0, [fp, -r0]
  20:	080a0000 	stmdaeq	sl, {}	; <UNPREDICTABLE>
  24:	09090000 	stmdbeq	r9, {}	; <UNPREDICTABLE>
  28:	cfff03ff 	svcgt	0x00ff03ff
  2c:	cfff03ff 	svcgt	0x00ff03ff
  30:	cfff03ff 	svcgt	0x00ff03ff
  34:	cfff03ff 	svcgt	0x00ff03ff
  38:	cfff03ff 	svcgt	0x00ff03ff
  3c:	cfff03ff 	svcgt	0x00ff03ff
  40:	100a0000 	andne	r0, sl, r0
  44:	112a0010 			; <UNDEFINED> instruction: 0x112a0010
  48:	122a0036 	eorne	r0, sl, #54	; 0x36
  4c:	cfff03ff 	svcgt	0x00ff03ff
  50:	cfff03ff 	svcgt	0x00ff03ff
  54:	cfff03ff 	svcgt	0x00ff03ff
  58:	cfff03ff 	svcgt	0x00ff03ff
  5c:	cfff03ff 	svcgt	0x00ff03ff
  60:	182a0000 	stmdane	sl!, {}	; <UNPREDICTABLE>
  64:	192a0026 	stmdbne	sl!, {r1, r2, r5}
  68:	cfff03ff 	svcgt	0x00ff03ff
  6c:	cfff03ff 	svcgt	0x00ff03ff
  70:	cfff03ff 	svcgt	0x00ff03ff
  74:	cfff03ff 	svcgt	0x00ff03ff
  78:	cfff03ff 	svcgt	0x00ff03ff
  7c:	cfff03ff 	svcgt	0x00ff03ff
  80:	cfff03ff 	svcgt	0x00ff03ff
  84:	cfff03ff 	svcgt	0x00ff03ff
  88:	cfff03ff 	svcgt	0x00ff03ff
  8c:	cfff03ff 	svcgt	0x00ff03ff
  90:	cfff03ff 	svcgt	0x00ff03ff
  94:	cfff03ff 	svcgt	0x00ff03ff
  98:	cfff03ff 	svcgt	0x00ff03ff
  9c:	cfff03ff 	svcgt	0x00ff03ff
  a0:	cfff03ff 	svcgt	0x00ff03ff
  a4:	29020000 	stmdbcs	r2, {}	; <UNPREDICTABLE>
  a8:	cfff03ff 	svcgt	0x00ff03ff
  ac:	cfff03ff 	svcgt	0x00ff03ff
  b0:	cfff03ff 	svcgt	0x00ff03ff
  b4:	cfff03ff 	svcgt	0x00ff03ff
  b8:	cfff03ff 	svcgt	0x00ff03ff
  bc:	cfff03ff 	svcgt	0x00ff03ff
  c0:	cfff03ff 	svcgt	0x00ff03ff
  c4:	cfff03ff 	svcgt	0x00ff03ff
  c8:	cfff03ff 	svcgt	0x00ff03ff
  cc:	332a0010 			; <UNDEFINED> instruction: 0x332a0010
  d0:	cfff03ff 	svcgt	0x00ff03ff
  d4:	cfff03ff 	svcgt	0x00ff03ff
  d8:	cfff03ff 	svcgt	0x00ff03ff
  dc:	370a0000 	strcc	r0, [sl, -r0]

000000e0 <INVALID_CMD>:
  e0:	cfff03ff 	svcgt	0x00ff03ff

000000e4 <__FUNCTION__.1>:
  e4:	645f6f64 	ldrbvs	r6, [pc], #-3940	; ec <__FUNCTION__.1+0x8>
  e8:	5f617461 	svcpl	0x00617461
  ec:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
  f0:	00646e61 	rsbeq	r6, r4, r1, ror #28

000000f4 <__FUNCTION__.2>:
  f4:	636d6d65 	cmnvs	sp, #6464	; 0x1940
  f8:	6165725f 	cmnvs	r5, pc, asr r2
  fc:	00000064 	andeq	r0, r0, r4, rrx

00000100 <__FUNCTION__.0>:
 100:	636d6d65 	cmnvs	sp, #6464	; 0x1940
 104:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
 108:	Address 0x0000000000000108 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	000017c1 	andeq	r1, r0, r1, asr #15
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000478 	andeq	r0, r0, r8, ror r4
      10:	0003f00c 	andeq	pc, r3, ip
      14:	00000a00 	andeq	r0, r0, r0, lsl #20
      18:	00000000 	andeq	r0, r0, r0
      1c:	000f4800 	andeq	r4, pc, r0, lsl #16
      20:	00000000 	andeq	r0, r0, r0
      24:	07080200 	streq	r0, [r8, -r0, lsl #4]
      28:	00000217 	andeq	r0, r0, r7, lsl r2
      2c:	fc070402 	stc2	4, cr0, [r7], {2}
      30:	03000000 	movweq	r0, #0
      34:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
      38:	01020074 	tsteq	r2, r4, ror r0
      3c:	0007e906 	andeq	lr, r7, r6, lsl #18
      40:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
      44:	0000062a 	andeq	r0, r0, sl, lsr #12
      48:	47050402 	strmi	r0, [r5, -r2, lsl #8]
      4c:	02000006 	andeq	r0, r0, #6
      50:	04190508 	ldreq	r0, [r9], #-1288	; 0xfffffaf8
      54:	98040000 	stmdals	r4, {}	; <UNPREDICTABLE>
      58:	02000003 	andeq	r0, r0, #3
      5c:	0062182e 	rsbeq	r1, r2, lr, lsr #16
      60:	01020000 	mrseq	r0, (UNDEF: 2)
      64:	00076408 	andeq	r6, r7, r8, lsl #8
      68:	05d40400 	ldrbeq	r0, [r4, #1024]	; 0x400
      6c:	31020000 	mrscc	r0, (UNDEF: 2)
      70:	00007519 	andeq	r7, r0, r9, lsl r5
      74:	07020200 	streq	r0, [r2, -r0, lsl #4]
      78:	00000805 	andeq	r0, r0, r5, lsl #16
      7c:	00019904 	andeq	r9, r1, r4, lsl #18
      80:	19340200 	ldmdbne	r4!, {r9}
      84:	00000088 	andeq	r0, r0, r8, lsl #1
      88:	fa070402 	blx	1c1098 <emmc_init+0x1c0244>
      8c:	04000006 	streq	r0, [r0], #-6
      90:	0000067a 	andeq	r0, r0, sl, ror r6
      94:	25193702 	ldrcs	r3, [r9, #-1794]	; 0xfffff8fe
      98:	05000000 	streq	r0, [r0, #-0]
      9c:	08010204 	stmdaeq	r1, {r2, r9}
      a0:	00000337 	andeq	r0, r0, r7, lsr r3
      a4:	00009d06 	andeq	r9, r0, r6, lsl #26
      a8:	01070700 	tsteq	r7, r0, lsl #14
      ac:	00000062 	andeq	r0, r0, r2, rrx
      b0:	e80e0c04 	stmda	lr, {r2, sl, fp}
      b4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
      b8:	00000754 	andeq	r0, r0, r4, asr r7
      bc:	08180800 	ldmdaeq	r8, {fp}
      c0:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
      c4:	000001f9 	strdeq	r0, [r0], -r9
      c8:	02080804 	andeq	r0, r8, #4, 16	; 0x40000
      cc:	08050000 	stmdaeq	r5, {}	; <UNPREDICTABLE>
      d0:	000006c9 	andeq	r0, r0, r9, asr #13
      d4:	022e0806 	eoreq	r0, lr, #393216	; 0x60000
      d8:	08070000 	stmdaeq	r7, {}	; <UNPREDICTABLE>
      dc:	0000023d 	andeq	r0, r0, sp, lsr r2
      e0:	024c0803 	subeq	r0, ip, #196608	; 0x30000
      e4:	00020000 	andeq	r0, r2, r0
      e8:	00387509 	eorseq	r7, r8, r9, lsl #10
      ec:	56110903 	ldrpl	r0, [r1], -r3, lsl #18
      f0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
      f4:	00363175 	eorseq	r3, r6, r5, ror r1
      f8:	69120a03 	ldmdbvs	r2, {r0, r1, r9, fp}
      fc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     100:	00323375 	eorseq	r3, r2, r5, ror r3
     104:	7c120b03 			; <UNDEFINED> instruction: 0x7c120b03
     108:	0a000000 	beq	110 <.debug_info+0x110>
     10c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     110:	34367509 	ldrtcc	r7, [r6], #-1289	; 0xfffffaf7
     114:	120c0300 	andne	r0, ip, #0, 6
     118:	0000008f 	andeq	r0, r0, pc, lsl #1
     11c:	0005dd04 	andeq	sp, r5, r4, lsl #26
     120:	160e0300 	strne	r0, [lr], -r0, lsl #6
     124:	0000010b 	andeq	r0, r0, fp, lsl #2
     128:	1703040b 	strne	r0, [r3, -fp, lsl #8]
     12c:	00021209 	andeq	r1, r2, r9, lsl #4
     130:	03120c00 	tsteq	r2, #0, 24
     134:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     138:	0000e808 	andeq	lr, r0, r8, lsl #16
     13c:	07010100 	streq	r0, [r1, -r0, lsl #2]
     140:	06180c00 	ldreq	r0, [r8], -r0, lsl #24
     144:	19030000 	stmdbne	r3, {}	; <UNPREDICTABLE>
     148:	0000e808 	andeq	lr, r0, r8, lsl #16
     14c:	06010100 	streq	r0, [r1], -r0, lsl #2
     150:	07990c00 	ldreq	r0, [r9, r0, lsl #24]
     154:	1a030000 	bne	c015c <emmc_init+0xbf308>
     158:	0000e808 	andeq	lr, r0, r8, lsl #16
     15c:	04020100 	streq	r0, [r2], #-256	; 0xffffff00
     160:	00000c00 	andeq	r0, r0, r0, lsl #24
     164:	1b030000 	blne	c016c <emmc_init+0xbf318>
     168:	0000e808 	andeq	lr, r0, r8, lsl #16
     16c:	03010100 	movweq	r0, #4352	; 0x1100
     170:	07bf0c00 	ldreq	r0, [pc, r0, lsl #24]!
     174:	1c030000 	stcne	0, cr0, [r3], {-0}
     178:	0000e808 	andeq	lr, r0, r8, lsl #16
     17c:	02010100 	andeq	r0, r1, #0, 2
     180:	03190c00 	tsteq	r9, #0, 24
     184:	1d030000 	stcne	0, cr0, [r3, #-0]
     188:	0000f309 	andeq	pc, r0, r9, lsl #6
     18c:	000a0200 	andeq	r0, sl, r0, lsl #4
     190:	00b20c00 	adcseq	r0, r2, r0, lsl #24
     194:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
     198:	0000e808 	andeq	lr, r0, r8, lsl #16
     19c:	06020100 	streq	r0, [r2], -r0, lsl #2
     1a0:	07a60c02 	streq	r0, [r6, r2, lsl #24]!
     1a4:	1f030000 	svcne	0x00030000
     1a8:	0000e808 	andeq	lr, r0, r8, lsl #16
     1ac:	05010100 	streq	r0, [r1, #-256]	; 0xffffff00
     1b0:	01a20c02 			; <UNDEFINED> instruction: 0x01a20c02
     1b4:	20030000 	andcs	r0, r3, r0
     1b8:	0000e808 	andeq	lr, r0, r8, lsl #16
     1bc:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
     1c0:	01b50c02 			; <UNDEFINED> instruction: 0x01b50c02
     1c4:	21030000 	mrscs	r0, (UNDEF: 3)
     1c8:	0000e808 	andeq	lr, r0, r8, lsl #16
     1cc:	03010100 	movweq	r0, #4352	; 0x1100
     1d0:	02f40c02 	rscseq	r0, r4, #512	; 0x200
     1d4:	22030000 	andcs	r0, r3, #0
     1d8:	0000e808 	andeq	lr, r0, r8, lsl #16
     1dc:	02010100 	andeq	r0, r1, #0, 2
     1e0:	074f0c02 	strbeq	r0, [pc, -r2, lsl #24]
     1e4:	23030000 	movwcs	r0, #12288	; 0x3000
     1e8:	0000e808 	andeq	lr, r0, r8, lsl #16
     1ec:	00020100 	andeq	r0, r2, r0, lsl #2
     1f0:	01f30c02 	mvnseq	r0, r2, lsl #24
     1f4:	24030000 	strcs	r0, [r3], #-0
     1f8:	0000e808 	andeq	lr, r0, r8, lsl #16
     1fc:	02060100 	andeq	r0, r6, #0, 2
     200:	07ab0c03 	streq	r0, [fp, r3, lsl #24]!
     204:	25030000 	strcs	r0, [r3, #-0]
     208:	0000e808 	andeq	lr, r0, r8, lsl #16
     20c:	00020100 	andeq	r0, r2, r0, lsl #2
     210:	f1040003 	cps	#3
     214:	03000006 	movweq	r0, #6
     218:	01280326 			; <UNDEFINED> instruction: 0x01280326
     21c:	12060000 	andne	r0, r6, #0
     220:	07000002 	streq	r0, [r0, -r2]
     224:	00620107 	rsbeq	r0, r2, r7, lsl #2
     228:	2a030000 	bcs	c0230 <emmc_init+0xbf3dc>
     22c:	00024a0e 	andeq	r4, r2, lr, lsl #20
     230:	01680800 	cmneq	r8, r0, lsl #16
     234:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     238:	00000624 	andeq	r0, r0, r4, lsr #12
     23c:	06130801 	ldreq	r0, [r3], -r1, lsl #16
     240:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     244:	0000016f 	andeq	r0, r0, pc, ror #2
     248:	07070003 	streq	r0, [r7, -r3]
     24c:	00006201 	andeq	r6, r0, r1, lsl #4
     250:	0e310300 	cdpeq	3, 3, cr0, cr1, cr0, {0}
     254:	000002ad 	andeq	r0, r0, sp, lsr #5
     258:	00078508 	andeq	r8, r7, r8, lsl #10
     25c:	a0080000 	andge	r0, r8, r0
     260:	02000003 	andeq	r0, r0, #3
     264:	0003cd08 	andeq	ip, r3, r8, lsl #26
     268:	e6080300 	str	r0, [r8], -r0, lsl #6
     26c:	05000000 	streq	r0, [r0, #-0]
     270:	00053408 	andeq	r3, r5, r8, lsl #8
     274:	3c080700 	stccc	7, cr0, [r8], {-0}
     278:	08000001 	stmdaeq	r0, {r0}
     27c:	00034d08 	andeq	r4, r3, r8, lsl #26
     280:	77081000 	strvc	r1, [r8, -r0]
     284:	11000008 	tstne	r0, r8
     288:	00083f08 	andeq	r3, r8, r8, lsl #30
     28c:	c0081200 	andgt	r1, r8, r0, lsl #4
     290:	18000003 	stmdane	r0, {r0, r1}
     294:	00008308 	andeq	r8, r0, r8, lsl #6
     298:	05081900 	streq	r1, [r8, #-2304]	; 0xfffff700
     29c:	29000004 	stmdbcs	r0, {r2}
     2a0:	00089b08 	andeq	r9, r8, r8, lsl #22
     2a4:	a1083300 	mrsge	r3, (UNDEF: 56)
     2a8:	37000002 	strcc	r0, [r0, -r2]
     2ac:	009b0400 	addseq	r0, fp, r0, lsl #8
     2b0:	40030000 	andmi	r0, r3, r0
     2b4:	00024a03 	andeq	r4, r2, r3, lsl #20
     2b8:	03100b00 	tsteq	r0, #0, 22
     2bc:	02ea0942 	rsceq	r0, sl, #1081344	; 0x108000
     2c0:	730d0000 	movwvc	r0, #53248	; 0xd000
     2c4:	03007263 	movweq	r7, #611	; 0x263
     2c8:	02ea0943 	rsceq	r0, sl, #1097728	; 0x10c000
     2cc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     2d0:	0000077a 	andeq	r0, r0, sl, ror r7
     2d4:	ff094403 			; <UNDEFINED> instruction: 0xff094403
     2d8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     2dc:	0001090e 	andeq	r0, r1, lr, lsl #18
     2e0:	09450300 	stmdbeq	r5, {r8, r9}^
     2e4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     2e8:	ff0f000c 			; <UNDEFINED> instruction: 0xff0f000c
     2ec:	fa000000 	blx	2f4 <.debug_info+0x2f4>
     2f0:	10000002 	andne	r0, r0, r2
     2f4:	0000002c 	andeq	r0, r0, ip, lsr #32
     2f8:	d1040001 	tstle	r4, r1
     2fc:	03000001 	movweq	r0, #1
     300:	02b90346 	adcseq	r0, r9, #402653185	; 0x18000001
     304:	07070000 	streq	r0, [r7, -r0]
     308:	00006201 	andeq	r6, r0, r1, lsl #4
     30c:	0e480300 	cdpeq	3, 4, cr0, cr8, cr0, {0}
     310:	0000035d 	andeq	r0, r0, sp, asr r3
     314:	00065908 	andeq	r5, r6, r8, lsl #18
     318:	d8080000 	stmdale	r8, {}	; <UNPREDICTABLE>
     31c:	01000006 	tsteq	r0, r6
     320:	00026008 	andeq	r6, r2, r8
     324:	f5080200 			; <UNDEFINED> instruction: 0xf5080200
     328:	03000007 	movweq	r0, #7
     32c:	00084e08 	andeq	r4, r8, r8, lsl #28
     330:	8e080400 	cfcpyshi	mvf0, mvf8
     334:	05000007 	streq	r0, [r0, #-7]
     338:	00074108 	andeq	r4, r7, r8, lsl #2
     33c:	4e080600 	cfmadd32mi	mvax0, mvfx0, mvfx8, mvfx0
     340:	07000004 	streq	r0, [r0, -r4]
     344:	0003ab08 	andeq	sl, r3, r8, lsl #22
     348:	6e080800 	cdpvs	8, 0, cr0, cr8, cr0, {0}
     34c:	09000003 	stmdbeq	r0, {r0, r1}
     350:	00056208 	andeq	r6, r5, r8, lsl #4
     354:	72080a00 	andvc	r0, r8, #0, 20
     358:	0b000006 	bleq	378 <.debug_info+0x378>
     35c:	06500400 	ldrbeq	r0, [r0], -r0, lsl #8
     360:	55030000 	strpl	r0, [r3, #-0]
     364:	00030603 	andeq	r0, r3, r3, lsl #12
     368:	03580b00 	cmpeq	r8, #0, 22
     36c:	04360957 	ldrteq	r0, [r6], #-2391	; 0xfffff6a9
     370:	550e0000 	strpl	r0, [lr, #-0]
     374:	03000005 	movweq	r0, #5
     378:	04360a58 	ldrteq	r0, [r6], #-2648	; 0xfffff5a8
     37c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     380:	000003e0 	andeq	r0, r0, r0, ror #7
     384:	ff095903 			; <UNDEFINED> instruction: 0xff095903
     388:	04000000 	streq	r0, [r0], #-0
     38c:	0002fc0e 	andeq	pc, r2, lr, lsl #24
     390:	0e5a0300 	cdpeq	3, 5, cr0, cr10, cr0, {0}
     394:	00000212 	andeq	r0, r0, r2, lsl r2
     398:	01860e08 	orreq	r0, r6, r8, lsl #28
     39c:	5b030000 	blpl	c03a4 <emmc_init+0xbf550>
     3a0:	00011c0b 	andeq	r1, r1, fp, lsl #24
     3a4:	830e0c00 	movwhi	r0, #60416	; 0xec00
     3a8:	03000006 	movweq	r0, #6
     3ac:	00ff095c 	rscseq	r0, pc, ip, asr r9	; <UNPREDICTABLE>
     3b0:	0e100000 	cdpeq	0, 1, cr0, cr0, cr0, {0}
     3b4:	000001de 	ldrdeq	r0, [r0], -lr
     3b8:	3d095d03 	stccc	13, cr5, [r9, #-12]
     3bc:	14000004 	strne	r0, [r0], #-4
     3c0:	0003200e 	andeq	r2, r3, lr
     3c4:	0a5e0300 	beq	1780fcc <emmc_init+0x1780178>
     3c8:	00000436 	andeq	r0, r0, r6, lsr r4
     3cc:	636f0d24 	cmnvs	pc, #36, 26	; 0x900
     3d0:	5f030072 	svcpl	0x00030072
     3d4:	0000f309 	andeq	pc, r0, r9, lsl #6
     3d8:	720d2600 	andvc	r2, sp, #0, 12
     3dc:	03006163 	movweq	r6, #355	; 0x163
     3e0:	00ff0960 	rscseq	r0, pc, r0, ror #18
     3e4:	0e280000 	cdpeq	0, 2, cr0, cr8, cr0, {0}
     3e8:	000002a7 	andeq	r0, r0, r7, lsr #5
     3ec:	10096103 	andne	r6, r9, r3, lsl #2
     3f0:	30000001 	andcc	r0, r0, r1
     3f4:	0000df0e 	andeq	sp, r0, lr, lsl #30
     3f8:	0b620300 	bleq	1881000 <emmc_init+0x18801ac>
     3fc:	0000009b 	muleq	r0, fp, r0
     400:	02960e38 	addseq	r0, r6, #56, 28	; 0x380
     404:	63030000 	movwvs	r0, #12288	; 0x3000
     408:	0000ff09 	andeq	pc, r0, r9, lsl #30
     40c:	e60e3c00 	str	r3, [lr], -r0, lsl #24
     410:	03000006 	movweq	r0, #6
     414:	00ff0964 	rscseq	r0, pc, r4, ror #18
     418:	0e400000 	cdpeq	0, 4, cr0, cr0, cr0, {0}
     41c:	0000085d 	andeq	r0, r0, sp, asr r8
     420:	ff096503 			; <UNDEFINED> instruction: 0xff096503
     424:	44000000 	strmi	r0, [r0], #-0
     428:	7263730d 	rsbvc	r7, r3, #872415232	; 0x34000000
     42c:	12660300 	rsbne	r0, r6, #0, 6
     430:	000002fa 	strdeq	r0, [r0], -sl
     434:	01020048 	tsteq	r2, r8, asr #32
     438:	0002c002 	andeq	ip, r2, r2
     43c:	00ff0f00 	rscseq	r0, pc, r0, lsl #30
     440:	044d0000 	strbeq	r0, [sp], #-0
     444:	2c100000 	ldccs	0, cr0, [r0], {-0}
     448:	03000000 	movweq	r0, #0
     44c:	00d30400 	sbcseq	r0, r3, r0, lsl #8
     450:	67030000 	strvs	r0, [r3, -r0]
     454:	00036903 	andeq	r6, r3, r3, lsl #18
     458:	01001100 	mrseq	r1, (UNDEF: 16)
     45c:	dd096903 	vstrle.16	s12, [r9, #-6]	; <UNPREDICTABLE>
     460:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
     464:	00000546 	andeq	r0, r0, r6, asr #10
     468:	1c0b6a03 			; <UNDEFINED> instruction: 0x1c0b6a03
     46c:	00000001 	andeq	r0, r0, r1
     470:	00068e0e 	andeq	r8, r6, lr, lsl #28
     474:	0b6b0300 	bleq	1ac107c <emmc_init+0x1ac0228>
     478:	0000011c 	andeq	r0, r0, ip, lsl r1
     47c:	05410e04 	strbeq	r0, [r1, #-3588]	; 0xfffff1fc
     480:	6c030000 	stcvs	0, cr0, [r3], {-0}
     484:	00011c0b 	andeq	r1, r1, fp, lsl #24
     488:	750e0800 	strvc	r0, [lr, #-2048]	; 0xfffff800
     48c:	03000000 	movweq	r0, #0
     490:	011c0b6d 	tsteq	ip, sp, ror #22
     494:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
     498:	0000006c 	andeq	r0, r0, ip, rrx
     49c:	ed0b6e03 	stc	14, cr6, [fp, #-12]
     4a0:	10000005 	andne	r0, r0, r5
     4a4:	0003760e 	andeq	r7, r3, lr, lsl #12
     4a8:	0b6f0300 	bleq	1bc10b0 <emmc_init+0x1bc025c>
     4ac:	0000011c 	andeq	r0, r0, ip, lsl r1
     4b0:	066b0e20 	strbteq	r0, [fp], -r0, lsr #28
     4b4:	70030000 	andvc	r0, r3, r0
     4b8:	00011c0b 	andeq	r1, r1, fp, lsl #24
     4bc:	f40e2400 	vst3.8	{d2-d4}, [lr], r0
     4c0:	03000000 	movweq	r0, #0
     4c4:	06020b71 			; <UNDEFINED> instruction: 0x06020b71
     4c8:	0e280000 	cdpeq	0, 2, cr0, cr8, cr0, {0}
     4cc:	000002d6 	ldrdeq	r0, [r0], -r6
     4d0:	1c0b7203 	sfmne	f7, 4, [fp], {3}
     4d4:	30000001 	andcc	r0, r0, r1
     4d8:	0002710e 	andeq	r7, r2, lr, lsl #2
     4dc:	0b730300 	bleq	1cc10e4 <emmc_init+0x1cc0290>
     4e0:	0000011c 	andeq	r0, r0, ip, lsl r1
     4e4:	05710e34 	ldrbeq	r0, [r1, #-3636]!	; 0xfffff1cc
     4e8:	74030000 	strvc	r0, [r3], #-0
     4ec:	00011c0b 	andeq	r1, r1, fp, lsl #24
     4f0:	eb0e3800 	bl	38e4f8 <emmc_init+0x38d6a4>
     4f4:	03000002 	movweq	r0, #2
     4f8:	011c0b75 	tsteq	ip, r5, ror fp
     4fc:	0e3c0000 	cdpeq	0, 3, cr0, cr12, cr0, {0}
     500:	0000025b 	andeq	r0, r0, fp, asr r2
     504:	1c0b7603 	stcne	6, cr7, [fp], {3}
     508:	40000001 	andmi	r0, r0, r1
     50c:	00054b0e 	andeq	r4, r5, lr, lsl #22
     510:	0b770300 	bleq	1dc1118 <emmc_init+0x1dc02c4>
     514:	0000011c 	andeq	r0, r0, ip, lsl r1
     518:	07a60e44 	streq	r0, [r6, r4, asr #28]!
     51c:	78030000 	stmdavc	r3, {}	; <UNPREDICTABLE>
     520:	0006020b 	andeq	r0, r6, fp, lsl #4
     524:	3d0e4800 	stccc	8, cr4, [lr, #-0]
     528:	03000006 	movweq	r0, #6
     52c:	011c0b79 	tsteq	ip, r9, ror fp
     530:	0e500000 	cdpeq	0, 5, cr0, cr0, cr0, {0}
     534:	000007ab 	andeq	r0, r0, fp, lsr #15
     538:	170b7a03 	strne	r7, [fp, -r3, lsl #20]
     53c:	54000006 	strpl	r0, [r0], #-6
     540:	0006b30e 	andeq	fp, r6, lr, lsl #6
     544:	0b7b0300 	bleq	1ec114c <emmc_init+0x1ec02f8>
     548:	0000011c 	andeq	r0, r0, ip, lsl r1
     54c:	012f0e70 			; <UNDEFINED> instruction: 0x012f0e70
     550:	7c030000 	stcvc	0, cr0, [r3], {-0}
     554:	00011c0b 	andeq	r1, r1, fp, lsl #24
     558:	b00e7400 	andlt	r7, lr, r0, lsl #8
     55c:	03000007 	movweq	r0, #7
     560:	06020b7d 			; <UNDEFINED> instruction: 0x06020b7d
     564:	0e780000 	cdpeq	0, 7, cr0, cr8, cr0, {0}
     568:	0000045e 	andeq	r0, r0, lr, asr r4
     56c:	1c0b7e03 	stcne	14, cr7, [fp], {3}
     570:	80000001 	andhi	r0, r0, r1
     574:	0001490e 	andeq	r4, r1, lr, lsl #18
     578:	0b7f0300 	bleq	1fc1180 <emmc_init+0x1fc032c>
     57c:	0000011c 	andeq	r0, r0, ip, lsl r1
     580:	05b80e84 	ldreq	r0, [r8, #3716]!	; 0xe84
     584:	80030000 	andhi	r0, r3, r0
     588:	00011c0b 	andeq	r1, r1, fp, lsl #24
     58c:	100e8800 	andne	r8, lr, r0, lsl #16
     590:	03000004 	movweq	r0, #4
     594:	011c0b81 	tsteq	ip, r1, lsl #23
     598:	0e8c0000 	cdpeq	0, 8, cr0, cr12, cr0, {0}
     59c:	0000052b 	andeq	r0, r0, fp, lsr #10
     5a0:	1c0b8203 	sfmne	f0, 1, [fp], {3}
     5a4:	90000001 	andls	r0, r0, r1
     5a8:	0007b50e 	andeq	fp, r7, lr, lsl #10
     5ac:	0b830300 	bleq	fe0c11b4 <emmc_init+0xfe0c0360>
     5b0:	0000062c 	andeq	r0, r0, ip, lsr #12
     5b4:	02c60e94 	sbceq	r0, r6, #148, 28	; 0x940
     5b8:	84030000 	strhi	r0, [r3], #-0
     5bc:	00011c0b 	andeq	r1, r1, fp, lsl #24
     5c0:	ba0ef000 	blt	3bc5c8 <emmc_init+0x3bb774>
     5c4:	03000007 	movweq	r0, #7
     5c8:	06020b85 	streq	r0, [r2], -r5, lsl #23
     5cc:	0ef40000 	cdpeq	0, 15, cr0, cr4, cr0, {0}
     5d0:	000007d9 	ldrdeq	r0, [r0], -r9
     5d4:	1c0b8603 	stcne	6, cr8, [fp], {3}
     5d8:	fc000001 	stc2	0, cr0, [r0], {1}
     5dc:	011c0f00 	tsteq	ip, r0, lsl #30
     5e0:	05ed0000 	strbeq	r0, [sp, #0]!
     5e4:	2c100000 	ldccs	0, cr0, [r0], {-0}
     5e8:	03000000 	movweq	r0, #0
     5ec:	05dd0a00 	ldrbeq	r0, [sp, #2560]	; 0xa00
     5f0:	1c0f0000 	stcne	0, cr0, [pc], {-0}
     5f4:	02000001 	andeq	r0, r0, #1
     5f8:	10000006 	andne	r0, r0, r6
     5fc:	0000002c 	andeq	r0, r0, ip, lsr #32
     600:	f20a0001 	vhadd.s8	d0, d10, d1
     604:	0f000005 	svceq	0x00000005
     608:	0000011c 	andeq	r0, r0, ip, lsl r1
     60c:	00000617 	andeq	r0, r0, r7, lsl r6
     610:	00002c10 	andeq	r2, r0, r0, lsl ip
     614:	0a000600 	beq	1e1c <emmc_init+0xfc8>
     618:	00000607 	andeq	r0, r0, r7, lsl #12
     61c:	00011c0f 	andeq	r1, r1, pc, lsl #24
     620:	00062c00 	andeq	r2, r6, r0, lsl #24
     624:	002c1000 	eoreq	r1, ip, r0
     628:	00160000 	andseq	r0, r6, r0
     62c:	00061c0a 	andeq	r1, r6, sl, lsl #24
     630:	08350400 	ldmdaeq	r5!, {sl}
     634:	87030000 	strhi	r0, [r3, -r0]
     638:	00045903 	andeq	r5, r4, r3, lsl #18
     63c:	01781200 	cmneq	r8, r0, lsl #4
     640:	7d010000 	stcvc	0, cr0, [r1, #-0]
     644:	00044d14 	andeq	r4, r4, r4, lsl sp
     648:	00030500 	andeq	r0, r3, r0, lsl #10
     64c:	12000000 	andne	r0, r0, #0
     650:	0000038c 	andeq	r0, r0, ip, lsl #7
     654:	1e177f01 	cdpne	15, 1, cr7, cr7, cr1, {0}
     658:	05000002 	streq	r0, [r0, #-2]
     65c:	0000e003 	andeq	lr, r0, r3
     660:	021e0f00 	andseq	r0, lr, #0, 30
     664:	06710000 	ldrbteq	r0, [r1], -r0
     668:	2c100000 	ldccs	0, cr0, [r0], {-0}
     66c:	37000000 	strcc	r0, [r0, -r0]
     670:	06610600 	strbteq	r0, [r1], -r0, lsl #12
     674:	a1120000 	tstge	r2, r0
     678:	01000005 	tsteq	r0, r5
     67c:	06711781 	ldrbteq	r1, [r1], -r1, lsl #15
     680:	03050000 	movweq	r0, #20480	; 0x5000
     684:	00000000 	andeq	r0, r0, r0
     688:	00037b13 	andeq	r7, r3, r3, lsl fp
     68c:	02fa0100 	rscseq	r0, sl, #0, 2
     690:	00043606 	andeq	r3, r4, r6, lsl #12
     694:	000e5400 	andeq	r5, lr, r0, lsl #8
     698:	0000f400 	andeq	pc, r0, r0, lsl #8
     69c:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
     6a0:	14000008 	strne	r0, [r0], #-8
     6a4:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
     6a8:	08031101 	stmdaeq	r3, {r0, r8, ip}
     6ac:	00000436 	andeq	r0, r0, r6, lsr r4
     6b0:	00000008 	andeq	r0, r0, r8
     6b4:	00000000 	andeq	r0, r0, r0
     6b8:	00009815 	andeq	r9, r0, r5, lsl r8
     6bc:	00070500 	andeq	r0, r7, r0, lsl #10
     6c0:	00691600 	rsbeq	r1, r9, r0, lsl #12
     6c4:	0c031201 	sfmeq	f1, 4, [r3], {1}
     6c8:	00000033 	andeq	r0, r0, r3, lsr r0
     6cc:	00000041 	andeq	r0, r0, r1, asr #32
     6d0:	0000003d 	andeq	r0, r0, sp, lsr r0
     6d4:	000f1817 	andeq	r1, pc, r7, lsl r8	; <UNPREDICTABLE>
     6d8:	000bd300 	andeq	sp, fp, r0, lsl #6
     6dc:	0f281800 	svceq	0x00281800
     6e0:	17880000 	strne	r0, [r8, r0]
     6e4:	06f10000 	ldrbteq	r0, [r1], r0
     6e8:	01190000 	tsteq	r9, r0
     6ec:	64080250 	strvs	r0, [r8], #-592	; 0xfffffdb0
     6f0:	0f301a00 	svceq	0x00301a00
     6f4:	17940000 	ldrne	r0, [r4, r0]
     6f8:	01190000 	tsteq	r9, r0
     6fc:	a0030550 	andge	r0, r3, r0, asr r5
     700:	00000004 	andeq	r0, r0, r4
     704:	0e641800 	cdpeq	8, 6, cr1, cr4, cr0, {0}
     708:	17a00000 	strne	r0, [r0, r0]!
     70c:	071e0000 	ldreq	r0, [lr, -r0]
     710:	01190000 	tsteq	r9, r0
     714:	22080250 	andcs	r0, r8, #80, 4
     718:	01510119 	cmpeq	r1, r9, lsl r1
     71c:	70180030 	andsvc	r0, r8, r0, lsr r0
     720:	a000000e 	andge	r0, r0, lr
     724:	37000017 	smladcc	r0, r7, r0, r0
     728:	19000007 	stmdbne	r0, {r0, r1, r2}
     72c:	08025001 	stmdaeq	r2, {r0, ip, lr}
     730:	51011923 	tstpl	r1, r3, lsr #18
     734:	18003001 	stmdane	r0, {r0, ip, sp}
     738:	00000e7c 	andeq	r0, r0, ip, ror lr
     73c:	000017a0 	andeq	r1, r0, r0, lsr #15
     740:	00000750 	andeq	r0, r0, r0, asr r7
     744:	02500119 	subseq	r0, r0, #1073741830	; 0x40000006
     748:	01192408 	tsteq	r9, r8, lsl #8
     74c:	00300151 	eorseq	r0, r0, r1, asr r1
     750:	000e8818 	andeq	r8, lr, r8, lsl r8
     754:	0017a000 	andseq	sl, r7, r0
     758:	00076900 	andeq	r6, r7, r0, lsl #18
     75c:	50011900 	andpl	r1, r1, r0, lsl #18
     760:	19250802 	stmdbne	r5!, {r1, fp}
     764:	30015101 	andcc	r5, r1, r1, lsl #2
     768:	0e941800 	cdpeq	8, 9, cr1, cr4, cr0, {0}
     76c:	17a00000 	strne	r0, [r0, r0]!
     770:	07820000 	streq	r0, [r2, r0]
     774:	01190000 	tsteq	r9, r0
     778:	26080250 			; <UNDEFINED> instruction: 0x26080250
     77c:	01510119 	cmpeq	r1, r9, lsl r1
     780:	a0180030 	andsge	r0, r8, r0, lsr r0
     784:	a000000e 	andge	r0, r0, lr
     788:	9b000017 	blls	7ec <.debug_info+0x7ec>
     78c:	19000007 	stmdbne	r0, {r0, r1, r2}
     790:	08025001 	stmdaeq	r2, {r0, ip, lr}
     794:	51011927 	tstpl	r1, r7, lsr #18
     798:	18003001 	stmdane	r0, {r0, ip, sp}
     79c:	00000eac 	andeq	r0, r0, ip, lsr #29
     7a0:	000017a0 	andeq	r1, r0, r0, lsr #15
     7a4:	000007b4 			; <UNDEFINED> instruction: 0x000007b4
     7a8:	02500119 	subseq	r0, r0, #1073741830	; 0x40000006
     7ac:	01193008 	tsteq	r9, r8
     7b0:	00370151 	eorseq	r0, r7, r1, asr r1
     7b4:	000eb818 	andeq	fp, lr, r8, lsl r8
     7b8:	0017a000 	andseq	sl, r7, r0
     7bc:	0007cd00 	andeq	ip, r7, r0, lsl #26
     7c0:	50011900 	andpl	r1, r1, r0, lsl #18
     7c4:	19310802 	ldmdbne	r1!, {r1, fp}
     7c8:	37015101 	strcc	r5, [r1, -r1, lsl #2]
     7cc:	0ec41800 	cdpeq	8, 12, cr1, cr4, cr0, {0}
     7d0:	17a00000 	strne	r0, [r0, r0]!
     7d4:	07e60000 	strbeq	r0, [r6, r0]!
     7d8:	01190000 	tsteq	r9, r0
     7dc:	32080250 	andcc	r0, r8, #80, 4
     7e0:	01510119 	cmpeq	r1, r9, lsl r1
     7e4:	d0180037 	andsle	r0, r8, r7, lsr r0
     7e8:	a000000e 	andge	r0, r0, lr
     7ec:	ff000017 			; <UNDEFINED> instruction: 0xff000017
     7f0:	19000007 	stmdbne	r0, {r0, r1, r2}
     7f4:	08025001 	stmdaeq	r2, {r0, ip, lr}
     7f8:	51011933 	tstpl	r1, r3, lsr r9
     7fc:	1a003701 	bne	e408 <emmc_init+0xd5b4>
     800:	00000edc 	ldrdeq	r0, [r0], -ip
     804:	000017a0 	andeq	r1, r0, r0, lsr #15
     808:	02500119 	subseq	r0, r0, #1073741830	; 0x40000006
     80c:	01193408 	tsteq	r9, r8, lsl #8
     810:	00370151 	eorseq	r0, r7, r1, asr r1
     814:	02e01b00 	rsceq	r1, r0, #0, 22
     818:	ef010000 	svc	0x00010000
     81c:	00330502 	eorseq	r0, r3, r2, lsl #10
     820:	0dcc0000 	stcleq	0, cr0, [ip]
     824:	00880000 	addeq	r0, r8, r0
     828:	9c010000 	stcls	0, cr0, [r1], {-0}
     82c:	0000090f 	andeq	r0, r0, pc, lsl #18
     830:	0003851c 	andeq	r8, r3, ip, lsl r5
     834:	02ef0100 	rsceq	r0, pc, #0, 2
     838:	0000ff14 	andeq	pc, r0, r4, lsl pc	; <UNPREDICTABLE>
     83c:	00006a00 	andeq	r6, r0, r0, lsl #20
     840:	00006000 	andeq	r6, r0, r0
     844:	00df1c00 	sbcseq	r1, pc, r0, lsl #24
     848:	ef010000 	svc	0x00010000
     84c:	090f2002 	stmdbeq	pc, {r1, sp}	; <UNPREDICTABLE>
     850:	00b70000 	adcseq	r0, r7, r0
     854:	00af0000 	adceq	r0, pc, r0
     858:	501c0000 	andspl	r0, ip, r0
     85c:	01000005 	tsteq	r0, r5
     860:	ff2c02ef 			; <UNDEFINED> instruction: 0xff2c02ef
     864:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
     868:	f1000000 	cps	#0
     86c:	1d000000 	stcne	0, cr0, [r0, #-0]
     870:	000000c0 	andeq	r0, r0, r0, asr #1
     874:	00000925 	andeq	r0, r0, r5, lsr #18
     878:	01000305 	tsteq	r0, r5, lsl #6
     87c:	72160000 	andsvc	r0, r6, #0
     880:	02f20100 	rscseq	r0, r2, #0, 2
     884:	00003307 	andeq	r3, r0, r7, lsl #6
     888:	00011900 	andeq	r1, r1, r0, lsl #18
     88c:	00011300 	andeq	r1, r1, r0, lsl #6
     890:	0df81800 	ldcleq	8, cr1, [r8]
     894:	0a460000 	beq	118089c <emmc_init+0x117fa48>
     898:	08b80000 	ldmeq	r8!, {}	; <UNPREDICTABLE>
     89c:	01190000 	tsteq	r9, r0
     8a0:	19310150 	ldmdbne	r1!, {r4, r6, r8}
     8a4:	f3035101 	vrhadd.u8	d5, d3, d1
     8a8:	01195101 	tsteq	r9, r1, lsl #2
     8ac:	00740252 	rsbseq	r0, r4, r2, asr r2
     8b0:	03530119 	cmpeq	r3, #1073741830	; 0x40000006
     8b4:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
     8b8:	000e2818 	andeq	r2, lr, r8, lsl r8
     8bc:	00179400 	andseq	r9, r7, r0, lsl #8
     8c0:	0008f200 	andeq	pc, r8, r0, lsl #4
     8c4:	50011900 	andpl	r1, r1, r0, lsl #18
     8c8:	02840305 	addeq	r0, r4, #335544320	; 0x14000000
     8cc:	01190000 	tsteq	r9, r0
     8d0:	6c030551 	cfstr32vs	mvfx0, [r3], {81}	; 0x51
     8d4:	19000002 	stmdbne	r0, {r1}
     8d8:	03055201 	movweq	r5, #20993	; 0x5201
     8dc:	00000100 	andeq	r0, r0, r0, lsl #2
     8e0:	03530119 	cmpeq	r3, #1073741830	; 0x40000006
     8e4:	1902f00a 	stmdbne	r2, {r1, r3, ip, sp, lr, pc}
     8e8:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     8ec:	00044803 	andeq	r4, r4, r3, lsl #16
     8f0:	2c170000 	ldccs	0, cr0, [r7], {-0}
     8f4:	ac00000e 	stcge	0, cr0, [r0], {14}
     8f8:	1a000017 	bne	95c <.debug_info+0x95c>
     8fc:	00000e38 	andeq	r0, r0, r8, lsr lr
     900:	00001794 	muleq	r0, r4, r7
     904:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
     908:	00048403 	andeq	r8, r4, r3, lsl #8
     90c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     910:	0000e804 	andeq	lr, r0, r4, lsl #16
     914:	00a40f00 	adceq	r0, r4, r0, lsl #30
     918:	09250000 	stmdbeq	r5!, {}	; <UNPREDICTABLE>
     91c:	2c100000 	ldccs	0, cr0, [r0], {-0}
     920:	0a000000 	beq	928 <.debug_info+0x928>
     924:	09150600 	ldmdbeq	r5, {r9, sl}
     928:	6e1b0000 	cdpvs	0, 1, cr0, cr11, cr0, {0}
     92c:	01000004 	tsteq	r0, r4
     930:	330502dc 	movwcc	r0, #21212	; 0x52dc
     934:	3c000000 	stccc	0, cr0, [r0], {-0}
     938:	9000000d 	andls	r0, r0, sp
     93c:	01000000 	mrseq	r0, (UNDEF: 0)
     940:	000a319c 	muleq	sl, ip, r1
     944:	03851c00 	orreq	r1, r5, #0, 24
     948:	dc010000 	stcle	0, cr0, [r1], {-0}
     94c:	00ff1302 	rscseq	r1, pc, r2, lsl #6
     950:	014e0000 	mrseq	r0, (UNDEF: 78)
     954:	01420000 	mrseq	r0, (UNDEF: 66)
     958:	df1c0000 	svcle	0x001c0000
     95c:	01000000 	mrseq	r0, (UNDEF: 0)
     960:	0f1f02dc 	svceq	0x001f02dc
     964:	a3000009 	movwge	r0, #9
     968:	9b000001 	blls	974 <.debug_info+0x974>
     96c:	1c000001 	stcne	0, cr0, [r0], {1}
     970:	00000550 	andeq	r0, r0, r0, asr r5
     974:	2b02dc01 	blcs	b7980 <emmc_init+0xb6b2c>
     978:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     97c:	000001e7 	andeq	r0, r0, r7, ror #3
     980:	000001dd 	ldrdeq	r0, [r0], -sp
     984:	0000c01d 	andeq	ip, r0, sp, lsl r0
     988:	000a4100 	andeq	r4, sl, r0, lsl #2
     98c:	f4030500 	vst3.8	{d0,d2,d4}, [r3], r0
     990:	14000000 	strne	r0, [r0], #-0
     994:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
     998:	0802e601 	stmdaeq	r2, {r0, r9, sl, sp, lr, pc}
     99c:	00000436 	andeq	r0, r0, r6, lsr r4
     9a0:	0000022d 	andeq	r0, r0, sp, lsr #4
     9a4:	00000229 	andeq	r0, r0, r9, lsr #4
     9a8:	000d6818 	andeq	r6, sp, r8, lsl r8
     9ac:	000a4600 	andeq	r4, sl, r0, lsl #12
     9b0:	0009ce00 	andeq	ip, r9, r0, lsl #28
     9b4:	50011900 	andpl	r1, r1, r0, lsl #18
     9b8:	01193001 	tsteq	r9, r1
     9bc:	01f30351 	mvnseq	r0, r1, asr r3
     9c0:	52011951 	andpl	r1, r1, #1327104	; 0x144000
     9c4:	19007402 	stmdbne	r0, {r1, sl, ip, sp, lr}
     9c8:	75025301 	strvc	r5, [r2, #-769]	; 0xfffffcff
     9cc:	98180000 	ldmdals	r8, {}	; <UNPREDICTABLE>
     9d0:	9400000d 	strls	r0, [r0], #-13
     9d4:	08000017 	stmdaeq	r0, {r0, r1, r2, r4}
     9d8:	1900000a 	stmdbne	r0, {r1, r3}
     9dc:	03055001 	movweq	r5, #20481	; 0x5001
     9e0:	00000284 	andeq	r0, r0, r4, lsl #5
     9e4:	05510119 	ldrbeq	r0, [r1, #-281]	; 0xfffffee7
     9e8:	00026c03 	andeq	r6, r2, r3, lsl #24
     9ec:	52011900 	andpl	r1, r1, #0, 18
     9f0:	00f40305 	rscseq	r0, r4, r5, lsl #6
     9f4:	01190000 	tsteq	r9, r0
     9f8:	dd0a0353 	stcle	3, cr0, [sl, #-332]	; 0xfffffeb4
     9fc:	7d021902 	vstrvc.16	s2, [r2, #-4]	; <UNPREDICTABLE>
     a00:	48030500 	stmdami	r3, {r8, sl}
     a04:	00000004 	andeq	r0, r0, r4
     a08:	000d9c17 	andeq	r9, sp, r7, lsl ip
     a0c:	0017ac00 	andseq	sl, r7, r0, lsl #24
     a10:	0dac1a00 			; <UNDEFINED> instruction: 0x0dac1a00
     a14:	17940000 	ldrne	r0, [r4, r0]
     a18:	01190000 	tsteq	r9, r0
     a1c:	58030550 	stmdapl	r3, {r4, r6, r8, sl}
     a20:	19000004 	stmdbne	r0, {r2}
     a24:	75025101 	strvc	r5, [r2, #-257]	; 0xfffffeff
     a28:	52011900 	andpl	r1, r1, #0, 18
     a2c:	00007402 	andeq	r7, r0, r2, lsl #8
     a30:	00a40f00 	adceq	r0, r4, r0, lsl #30
     a34:	0a410000 	beq	1040a3c <emmc_init+0x103fbe8>
     a38:	2c100000 	ldccs	0, cr0, [r0], {-0}
     a3c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     a40:	0a310600 	beq	c42248 <emmc_init+0xc413f4>
     a44:	7a1f0000 	bvc	7c0a4c <emmc_init+0x7bfbf8>
     a48:	01000002 	tsteq	r0, r2
     a4c:	360d02a7 	strcc	r0, [sp], -r7, lsr #5
     a50:	70000004 	andvc	r0, r0, r4
     a54:	5c000007 	stcpl	0, cr0, [r0], {7}
     a58:	01000001 	tsteq	r0, r1
     a5c:	000bbe9c 	muleq	fp, ip, lr
     a60:	042e1c00 	strteq	r1, [lr], #-3072	; 0xfffff400
     a64:	a7010000 	strge	r0, [r1, -r0]
     a68:	04362202 	ldrteq	r2, [r6], #-514	; 0xfffffdfe
     a6c:	025b0000 	subseq	r0, fp, #0
     a70:	024b0000 	subeq	r0, fp, #0
     a74:	62200000 	eorvs	r0, r0, #0
     a78:	02a70100 	adceq	r0, r7, #0, 2
     a7c:	00090f2d 	andeq	r0, r9, sp, lsr #30
     a80:	0002d900 	andeq	sp, r2, r0, lsl #18
     a84:	0002c700 	andeq	ip, r2, r0, lsl #14
     a88:	07ca1c00 	strbeq	r1, [sl, r0, lsl #24]
     a8c:	a7010000 	strge	r0, [r1, -r0]
     a90:	00ff3402 	rscseq	r3, pc, r2, lsl #8
     a94:	03620000 	cmneq	r2, #0
     a98:	03500000 	cmpeq	r0, #0
     a9c:	341c0000 	ldrcc	r0, [ip], #-0
     aa0:	01000006 	tsteq	r0, r6
     aa4:	ff3f02a7 			; <UNDEFINED> instruction: 0xff3f02a7
     aa8:	dd000000 	stcle	0, cr0, [r0, #-0]
     aac:	d9000003 	stmdble	r0, {r0, r1}
     ab0:	1d000003 	stcne	0, cr0, [r0, #-12]
     ab4:	000000c0 	andeq	r0, r0, r0, asr #1
     ab8:	00000bce 	andeq	r0, r0, lr, asr #23
     abc:	00e40305 	rsceq	r0, r4, r5, lsl #6
     ac0:	ad140000 	ldcge	0, cr0, [r4, #-0]
     ac4:	01000001 	tsteq	r0, r1
     ac8:	ad0c02bd 	sfmge	f0, 4, [ip, #-756]	; 0xfffffd0c
     acc:	01000002 	tsteq	r0, r2
     ad0:	fb000004 	blx	aea <.debug_info+0xaea>
     ad4:	14000003 	strne	r0, [r0], #-3
     ad8:	00000829 	andeq	r0, r0, r9, lsr #16
     adc:	0702c701 	streq	ip, [r2, -r1, lsl #14]
     ae0:	00000033 	andeq	r0, r0, r3, lsr r0
     ae4:	00000430 	andeq	r0, r0, r0, lsr r4
     ae8:	0000042c 	andeq	r0, r0, ip, lsr #8
     aec:	00028a14 	andeq	r8, r2, r4, lsl sl
     af0:	02c80100 	sbceq	r0, r8, #0, 2
     af4:	00003307 	andeq	r3, r0, r7, lsl #6
     af8:	00045100 	andeq	r5, r4, r0, lsl #2
     afc:	00044f00 	andeq	r4, r4, r0, lsl #30
     b00:	07f01800 	ldrbeq	r1, [r0, r0, lsl #16]!
     b04:	17940000 	ldrne	r0, [r4, r0]
     b08:	0b180000 	bleq	600b10 <emmc_init+0x5ffcbc>
     b0c:	01190000 	tsteq	r9, r0
     b10:	4c030550 	cfstr32mi	mvfx0, [r3], {80}	; 0x50
     b14:	00000002 	andeq	r0, r0, r2
     b18:	00081418 	andeq	r1, r8, r8, lsl r4
     b1c:	00179400 	andseq	r9, r7, r0, lsl #8
     b20:	000b5200 	andeq	r5, fp, r0, lsl #4
     b24:	50011900 	andpl	r1, r1, r0, lsl #18
     b28:	02840305 	addeq	r0, r4, #335544320	; 0x14000000
     b2c:	01190000 	tsteq	r9, r0
     b30:	6c030551 	cfstr32vs	mvfx0, [r3], {81}	; 0x51
     b34:	19000002 	stmdbne	r0, {r1}
     b38:	03055201 	movweq	r5, #20993	; 0x5201
     b3c:	000000e4 	andeq	r0, r0, r4, ror #1
     b40:	03530119 	cmpeq	r3, #1073741830	; 0x40000006
     b44:	1902b10a 	stmdbne	r2, {r1, r3, r8, ip, sp, pc}
     b48:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     b4c:	0002b403 	andeq	fp, r2, r3, lsl #8
     b50:	18170000 	ldmdane	r7, {}	; <UNPREDICTABLE>
     b54:	ac000008 	stcge	0, cr0, [r0], {8}
     b58:	18000017 	stmdane	r0, {r0, r1, r2, r4}
     b5c:	00000820 	andeq	r0, r0, r0, lsr #16
     b60:	00001794 	muleq	r0, r4, r7
     b64:	00000b72 	andeq	r0, r0, r2, ror fp
     b68:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
     b6c:	0002d003 	andeq	sp, r2, r3
     b70:	64180000 	ldrvs	r0, [r8], #-0
     b74:	66000008 	strvs	r0, [r0], -r8
     b78:	93000012 	movwls	r0, #18
     b7c:	1900000b 	stmdbne	r0, {r0, r1, r3}
     b80:	77025001 	strvc	r5, [r2, -r1]
     b84:	51011900 	tstpl	r1, r0, lsl #18
     b88:	19007502 	stmdbne	r0, {r1, r8, sl, ip, sp, lr}
     b8c:	0a035201 	beq	d5398 <emmc_init+0xd4544>
     b90:	18001388 	stmdane	r0, {r3, r7, r8, r9, ip}
     b94:	00000880 	andeq	r0, r0, r0, lsl #17
     b98:	00001794 	muleq	r0, r4, r7
     b9c:	00000baa 	andeq	r0, r0, sl, lsr #23
     ba0:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
     ba4:	0002ec03 	andeq	lr, r2, r3, lsl #24
     ba8:	8c1a0000 	ldchi	0, cr0, [sl], {-0}
     bac:	94000008 	strls	r0, [r0], #-8
     bb0:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
     bb4:	03055001 	movweq	r5, #20481	; 0x5001
     bb8:	00000310 	andeq	r0, r0, r0, lsl r3
     bbc:	a40f0000 	strge	r0, [pc], #-0	; bc4 <.debug_info+0xbc4>
     bc0:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
     bc4:	1000000b 	andne	r0, r0, fp
     bc8:	0000002c 	andeq	r0, r0, ip, lsr #32
     bcc:	be06000f 	cdplt	0, 0, cr0, cr6, cr15, {0}
     bd0:	2100000b 	tstcs	r0, fp
     bd4:	00000111 	andeq	r0, r0, r1, lsl r1
     bd8:	0d025901 	vstreq.16	s10, [r2, #-2]	; <UNPREDICTABLE>
     bdc:	00000436 	andeq	r0, r0, r6, lsr r4
     be0:	00000c20 	andeq	r0, r0, r0, lsr #24
     be4:	0000011c 	andeq	r0, r0, ip, lsl r1
     be8:	0cf39c01 	ldcleq	12, cr9, [r3], #4
     bec:	99140000 	ldmdbls	r4, {}	; <UNPREDICTABLE>
     bf0:	01000005 	tsteq	r0, r5
     bf4:	36080280 	strcc	r0, [r8], -r0, lsl #5
     bf8:	67000004 	strvs	r0, [r0, -r4]
     bfc:	65000004 	strvs	r0, [r0, #-4]
     c00:	18000004 	stmdane	r0, {r2}
     c04:	00000c44 	andeq	r0, r0, r4, asr #24
     c08:	000016e9 	andeq	r1, r0, r9, ror #13
     c0c:	00000c2d 	andeq	r0, r0, sp, lsr #24
     c10:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
     c14:	30002c0c 	andcc	r2, r0, ip, lsl #24
     c18:	51011920 	tstpl	r1, r0, lsr #18
     c1c:	24464c03 	strbcs	r4, [r6], #-3075	; 0xfffff3fd
     c20:	01520119 	cmpeq	r2, r9, lsl r1
     c24:	53011930 	movwpl	r1, #6448	; 0x1930
     c28:	07d00a03 	ldrbeq	r0, [r0, r3, lsl #20]
     c2c:	0c501700 	mrrceq	7, 0, r1, r0, cr0
     c30:	156b0000 	strbne	r0, [fp, #-0]!
     c34:	78180000 	ldmdavc	r8, {}	; <UNPREDICTABLE>
     c38:	8800000c 	stmdahi	r0, {r2, r3}
     c3c:	4a000017 	bmi	ca0 <.debug_info+0xca0>
     c40:	1900000c 	stmdbne	r0, {r2, r3}
     c44:	08025001 	stmdaeq	r2, {r0, ip, lr}
     c48:	9c1800cb 	ldcls	0, cr0, [r8], {203}	; 0xcb
     c4c:	6600000c 	strvs	r0, [r0], -ip
     c50:	6b000012 	blvs	ca0 <.debug_info+0xca0>
     c54:	1900000c 	stmdbne	r0, {r2, r3}
     c58:	74025001 	strvc	r5, [r2], #-1
     c5c:	51011900 	tstpl	r1, r0, lsl #18
     c60:	19007402 	stmdbne	r0, {r1, sl, ip, sp, lr}
     c64:	0a035201 	beq	d5470 <emmc_init+0xd461c>
     c68:	170007d0 			; <UNDEFINED> instruction: 0x170007d0
     c6c:	00000ca8 	andeq	r0, r0, r8, lsr #25
     c70:	00001093 	muleq	r0, r3, r0
     c74:	000cb017 	andeq	fp, ip, r7, lsl r0
     c78:	00101200 	andseq	r1, r0, r0, lsl #4
     c7c:	0cbc1700 	ldceq	7, cr1, [ip]
     c80:	0ef30000 	cdpeq	0, 15, cr0, cr3, cr0, {0}
     c84:	cc180000 	ldcgt	0, cr0, [r8], {-0}
     c88:	6e00000c 	cdpvs	0, 0, cr0, cr0, cr12, {0}
     c8c:	9a00000f 	bls	cd0 <.debug_info+0xcd0>
     c90:	1900000c 	stmdbne	r0, {r2, r3}
     c94:	75025001 	strvc	r5, [r2, #-1]
     c98:	dc180000 	ldcle	0, cr0, [r8], {-0}
     c9c:	8800000c 	stmdahi	r0, {r2, r3}
     ca0:	ad000017 	stcge	0, cr0, [r0, #-92]	; 0xffffffa4
     ca4:	1900000c 	stmdbne	r0, {r2, r3}
     ca8:	3a015001 	bcc	54cb4 <emmc_init+0x53e60>
     cac:	0ce01700 	stcleq	7, cr1, [r0]
     cb0:	0e580000 	cdpeq	0, 5, cr0, cr8, cr0, {0}
     cb4:	ec170000 	ldc	0, cr0, [r7], {-0}
     cb8:	e300000c 	movw	r0, #12
     cbc:	1700000d 	strne	r0, [r0, -sp]
     cc0:	00000cf8 	strdeq	r0, [r0], -r8
     cc4:	00000cf3 	strdeq	r0, [r0], -r3
     cc8:	000d1418 	andeq	r1, sp, r8, lsl r4
     ccc:	00179400 	andseq	r9, r7, r0, lsl #8
     cd0:	000cdf00 	andeq	sp, ip, r0, lsl #30
     cd4:	50011900 	andpl	r1, r1, r0, lsl #18
     cd8:	04080305 	streq	r0, [r8], #-773	; 0xfffffcfb
     cdc:	1a000000 	bne	ce4 <.debug_info+0xce4>
     ce0:	00000d24 	andeq	r0, r0, r4, lsr #26
     ce4:	00001794 	muleq	r0, r4, r7
     ce8:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
     cec:	00042803 	andeq	r2, r4, r3, lsl #16
     cf0:	21000000 	mrscs	r0, (UNDEF: 0)
     cf4:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     cf8:	0d022201 	sfmeq	f2, 4, [r2, #-4]
     cfc:	00000436 	andeq	r0, r0, r6, lsr r4
     d00:	00000ac4 	andeq	r0, r0, r4, asr #21
     d04:	0000015c 	andeq	r0, r0, ip, asr r1
     d08:	0de39c01 	stcleq	12, cr9, [r3, #4]!
     d0c:	62160000 	andsvs	r0, r6, #0
     d10:	01006373 	tsteq	r0, r3, ror r3
     d14:	ff07022a 			; <UNDEFINED> instruction: 0xff07022a
     d18:	82000000 	andhi	r0, r0, #0
     d1c:	7a000004 	bvc	d34 <.debug_info+0xd34>
     d20:	14000004 	strne	r0, [r0], #-4
     d24:	00000587 	andeq	r0, r0, r7, lsl #11
     d28:	07023c01 	streq	r3, [r2, -r1, lsl #24]
     d2c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     d30:	000004c1 	andeq	r0, r0, r1, asr #9
     d34:	000004bb 			; <UNDEFINED> instruction: 0x000004bb
     d38:	00086c14 	andeq	r6, r8, r4, lsl ip
     d3c:	023e0100 	eorseq	r0, lr, #0, 2
     d40:	0000ff07 	andeq	pc, r0, r7, lsl #30
     d44:	00055b00 	andeq	r5, r5, r0, lsl #22
     d48:	00054d00 	andeq	r4, r5, r0, lsl #26
     d4c:	088f1400 	stmeq	pc, {sl, ip}	; <UNPREDICTABLE>
     d50:	3f010000 	svccc	0x00010000
     d54:	00ff0702 	rscseq	r0, pc, r2, lsl #14
     d58:	06080000 	streq	r0, [r8], -r0
     d5c:	06020000 	streq	r0, [r2], -r0
     d60:	95140000 	ldrls	r0, [r4, #-0]
     d64:	01000008 	tsteq	r0, r8
     d68:	ff070240 			; <UNDEFINED> instruction: 0xff070240
     d6c:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
     d70:	58000006 	stmdapl	r0, {r1, r2}
     d74:	18000006 	stmdane	r0, {r1, r2}
     d78:	00000ae8 	andeq	r0, r0, r8, ror #21
     d7c:	00001266 	andeq	r1, r0, r6, ror #4
     d80:	00000d98 	muleq	r0, r8, sp
     d84:	01500119 	cmpeq	r0, r9, lsl r1
     d88:	51011940 	tstpl	r1, r0, asr #18
     d8c:	02000a03 	andeq	r0, r0, #12288	; 0x3000
     d90:	03520119 	cmpeq	r2, #1073741830	; 0x40000006
     d94:	0007d00a 	andeq	sp, r7, sl
     d98:	000b3418 	andeq	r3, fp, r8, lsl r4
     d9c:	00115800 	andseq	r5, r1, r0, lsl #16
     da0:	000db800 	andeq	fp, sp, r0, lsl #16
     da4:	50011900 	andpl	r1, r1, r0, lsl #18
     da8:	19330802 	ldmdbne	r3!, {r1, fp}
     dac:	30015101 	andcc	r5, r1, r1, lsl #2
     db0:	03520119 	cmpeq	r2, #1073741830	; 0x40000006
     db4:	0075300a 	rsbseq	r3, r5, sl
     db8:	000ba418 	andeq	sl, fp, r8, lsl r4
     dbc:	00179400 	andseq	r9, r7, r0, lsl #8
     dc0:	000dcf00 	andeq	ip, sp, r0, lsl #30
     dc4:	50011900 	andpl	r1, r1, r0, lsl #18
     dc8:	03c40305 	biceq	r0, r4, #335544320	; 0x14000000
     dcc:	1a000000 	bne	dd4 <.debug_info+0xdd4>
     dd0:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
     dd4:	00001794 	muleq	r0, r4, r7
     dd8:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
     ddc:	0003e803 	andeq	lr, r3, r3, lsl #16
     de0:	21000000 	mrscs	r0, (UNDEF: 0)
     de4:	00000883 	andeq	r0, r0, r3, lsl #17
     de8:	0d020e01 	stceq	14, cr0, [r2, #-4]
     dec:	00000436 	andeq	r0, r0, r6, lsr r4
     df0:	00000700 	andeq	r0, r0, r0, lsl #14
     df4:	00000070 	andeq	r0, r0, r0, ror r0
     df8:	0e589c01 	cdpeq	12, 5, cr9, cr8, cr1, {0}
     dfc:	6b140000 	blvs	500e04 <emmc_init+0x4fffb0>
     e00:	01000006 	tsteq	r0, r6
     e04:	ff070216 			; <UNDEFINED> instruction: 0xff070216
     e08:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
     e0c:	64000007 	strvs	r0, [r0], #-7
     e10:	18000007 	stmdane	r0, {r0, r1, r2}
     e14:	0000071c 	andeq	r0, r0, ip, lsl r7
     e18:	00001266 	andeq	r1, r0, r6, ror #4
     e1c:	00000e2d 	andeq	r0, r0, sp, lsr #28
     e20:	01500119 	cmpeq	r0, r9, lsl r1
     e24:	52011937 	andpl	r1, r1, #901120	; 0xdc000
     e28:	07d00a03 	ldrbeq	r0, [r0, r3, lsl #20]
     e2c:	07501800 	ldrbeq	r1, [r0, -r0, lsl #16]
     e30:	17940000 	ldrne	r0, [r4, r0]
     e34:	0e440000 	cdpeq	0, 4, cr0, cr4, cr0, {0}
     e38:	01190000 	tsteq	r9, r0
     e3c:	08030550 	stmdaeq	r3, {r4, r6, r8, sl}
     e40:	00000002 	andeq	r0, r0, r2
     e44:	00075c1a 	andeq	r5, r7, sl, lsl ip
     e48:	00179400 	andseq	r9, r7, r0, lsl #8
     e4c:	50011900 	andpl	r1, r1, r0, lsl #18
     e50:	022c0305 	eoreq	r0, ip, #335544320	; 0x14000000
     e54:	00000000 	andeq	r0, r0, r0
     e58:	00073721 	andeq	r3, r7, r1, lsr #14
     e5c:	01eb0100 	mvneq	r0, r0, lsl #2
     e60:	0004360d 	andeq	r3, r4, sp, lsl #12
     e64:	00067400 	andeq	r7, r6, r0, lsl #8
     e68:	00008c00 	andeq	r8, r0, r0, lsl #24
     e6c:	f39c0100 	vaddw.u16	q0, q6, d0
     e70:	1800000e 	stmdane	r0, {r1, r2, r3}
     e74:	00000688 	andeq	r0, r0, r8, lsl #13
     e78:	00001266 	andeq	r1, r0, r6, ror #4
     e7c:	00000e92 	muleq	r0, r2, lr
     e80:	01500119 	cmpeq	r0, r9, lsl r1
     e84:	51011932 	tstpl	r1, r2, lsr r9
     e88:	01193001 	tsteq	r9, r1
     e8c:	d00a0352 	andle	r0, sl, r2, asr r3
     e90:	a0180007 	andsge	r0, r8, r7
     e94:	66000006 	strvs	r0, [r0], -r6
     e98:	b1000012 	tstlt	r0, r2, lsl r0
     e9c:	1900000e 	stmdbne	r0, {r1, r2, r3}
     ea0:	33015001 	movwcc	r5, #4097	; 0x1001
     ea4:	01510119 	cmpeq	r1, r9, lsl r1
     ea8:	52011930 	andpl	r1, r1, #48, 18	; 0xc0000
     eac:	07d00a03 	ldrbeq	r0, [r0, r3, lsl #20]
     eb0:	06d01800 	ldrbeq	r1, [r0], r0, lsl #16
     eb4:	17940000 	ldrne	r0, [r4, r0]
     eb8:	0ec80000 	cdpeq	0, 12, cr0, cr8, cr0, {0}
     ebc:	01190000 	tsteq	r9, r0
     ec0:	a0030550 	andge	r0, r3, r0, asr r5
     ec4:	00000001 	andeq	r0, r0, r1
     ec8:	0006dc18 	andeq	sp, r6, r8, lsl ip
     ecc:	00179400 	andseq	r9, r7, r0, lsl #8
     ed0:	000edf00 	andeq	sp, lr, r0, lsl #30
     ed4:	50011900 	andpl	r1, r1, r0, lsl #18
     ed8:	01c00305 	biceq	r0, r0, r5, lsl #6
     edc:	1a000000 	bne	ee4 <.debug_info+0xee4>
     ee0:	000006e8 	andeq	r0, r0, r8, ror #13
     ee4:	00001794 	muleq	r0, r4, r7
     ee8:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
     eec:	0001e803 	andeq	lr, r1, r3, lsl #16
     ef0:	21000000 	mrscs	r0, (UNDEF: 0)
     ef4:	000005e3 	andeq	r0, r0, r3, ror #11
     ef8:	0d01cd01 	stceq	13, cr12, [r1, #-4]
     efc:	00000436 	andeq	r0, r0, r6, lsr r4
     f00:	000009f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f04:	0000004c 	andeq	r0, r0, ip, asr #32
     f08:	0f6e9c01 	svceq	0x006e9c01
     f0c:	7f140000 	svcvc	0x00140000
     f10:	01000001 	tsteq	r0, r1
     f14:	360801ce 	strcc	r0, [r8], -lr, asr #3
     f18:	8c000004 	stchi	0, cr0, [r0], {4}
     f1c:	86000007 	strhi	r0, [r0], -r7
     f20:	22000007 	andcs	r0, r0, #7
     f24:	00000060 	andeq	r0, r0, r0, rrx
     f28:	01006923 	tsteq	r0, r3, lsr #18
     f2c:	330c01d0 	movwcc	r0, #49616	; 0xc1d0
     f30:	00000000 	andeq	r0, r0, r0
     f34:	000a0418 	andeq	r0, sl, r8, lsl r4
     f38:	00115800 	andseq	r5, r1, r0, lsl #16
     f3c:	000f5400 	andeq	r5, pc, r0, lsl #8
     f40:	50011900 	andpl	r1, r1, r0, lsl #18
     f44:	19290802 	stmdbne	r9!, {r1, fp}
     f48:	30015101 	andcc	r5, r1, r1, lsl #2
     f4c:	03520119 	cmpeq	r2, #1073741830	; 0x40000006
     f50:	0007d00a 	andeq	sp, r7, sl
     f54:	000a301a 	andeq	r3, sl, sl, lsl r0
     f58:	00179400 	andseq	r9, r7, r0, lsl #8
     f5c:	50011900 	andpl	r1, r1, r0, lsl #18
     f60:	03740305 	cmneq	r4, #335544320	; 0x14000000
     f64:	01190000 	tsteq	r9, r0
     f68:	00310151 	eorseq	r0, r1, r1, asr r1
     f6c:	341f0000 	ldrcc	r0, [pc], #-0	; f74 <.debug_info+0xf74>
     f70:	01000004 	tsteq	r0, r4
     f74:	360d01b1 			; <UNDEFINED> instruction: 0x360d01b1
     f78:	3c000004 	stccc	0, cr0, [r0], {4}
     f7c:	8800000a 	stmdahi	r0, {r1, r3}
     f80:	01000000 	mrseq	r0, (UNDEF: 0)
     f84:	0010129c 	mulseq	r0, ip, r2
     f88:	05991c00 	ldreq	r1, [r9, #3072]	; 0xc00
     f8c:	b1010000 	mrslt	r0, (UNDEF: 1)
     f90:	04362501 	ldrteq	r2, [r6], #-1281	; 0xfffffaff
     f94:	07bc0000 	ldreq	r0, [ip, r0]!
     f98:	07b80000 	ldreq	r0, [r8, r0]!
     f9c:	ae140000 	cdpge	0, 1, cr0, cr4, cr0, {0}
     fa0:	01000002 	tsteq	r0, r2
     fa4:	360801b2 			; <UNDEFINED> instruction: 0x360801b2
     fa8:	e3000004 	movw	r0, #4
     fac:	dd000007 	stcle	0, cr0, [r0, #-28]	; 0xffffffe4
     fb0:	22000007 	andcs	r0, r0, #7
     fb4:	00000078 	andeq	r0, r0, r8, ror r0
     fb8:	0006c014 	andeq	ip, r6, r4, lsl r0
     fbc:	01b50100 			; <UNDEFINED> instruction: 0x01b50100
     fc0:	0000ff09 	andeq	pc, r0, r9, lsl #30
     fc4:	00081500 	andeq	r1, r8, r0, lsl #10
     fc8:	00080f00 	andeq	r0, r8, r0, lsl #30
     fcc:	0a601800 	beq	1806fd4 <emmc_init+0x1806180>
     fd0:	11580000 	cmpne	r8, r0
     fd4:	0fe80000 	svceq	0x00e80000
     fd8:	01190000 	tsteq	r9, r0
     fdc:	29080250 	stmdbcs	r8, {r4, r6, r9}
     fe0:	03520119 	cmpeq	r2, #1073741830	; 0x40000006
     fe4:	0007d00a 	andeq	sp, r7, sl
     fe8:	000a8018 	andeq	r8, sl, r8, lsl r0
     fec:	00178800 	andseq	r8, r7, r0, lsl #16
     ff0:	000ffd00 	andeq	pc, pc, r0, lsl #26
     ff4:	50011900 	andpl	r1, r1, r0, lsl #18
     ff8:	01f40a03 	mvnseq	r0, r3, lsl #20
     ffc:	0a981a00 	beq	fe607804 <emmc_init+0xfe6069b0>
    1000:	17940000 	ldrne	r0, [r4, r0]
    1004:	01190000 	tsteq	r9, r0
    1008:	a0030550 	andge	r0, r3, r0, asr r5
    100c:	00000003 	andeq	r0, r0, r3
    1010:	c2210000 	eorgt	r0, r1, #0
    1014:	01000005 	tsteq	r0, r5
    1018:	360d019b 			; <UNDEFINED> instruction: 0x360d019b
    101c:	f0000004 			; <UNDEFINED> instruction: 0xf0000004
    1020:	84000005 	strhi	r0, [r0], #-5
    1024:	01000000 	mrseq	r0, (UNDEF: 0)
    1028:	0010939c 	mulseq	r0, ip, r3
    102c:	06041800 	streq	r1, [r4], -r0, lsl #16
    1030:	12660000 	rsbne	r0, r6, #0
    1034:	104c0000 	subne	r0, ip, r0
    1038:	01190000 	tsteq	r9, r0
    103c:	19350150 	ldmdbne	r5!, {r4, r6, r8}
    1040:	30015101 	andcc	r5, r1, r1, lsl #2
    1044:	03520119 	cmpeq	r2, #1073741830	; 0x40000006
    1048:	0003e80a 	andeq	lr, r3, sl, lsl #16
    104c:	00062817 	andeq	r2, r6, r7, lsl r8
    1050:	00120b00 	andseq	r0, r2, r0, lsl #22
    1054:	06381800 	ldrteq	r1, [r8], -r0, lsl #16
    1058:	153c0000 	ldrne	r0, [ip, #-0]!
    105c:	10680000 	rsbne	r0, r8, r0
    1060:	01190000 	tsteq	r9, r0
    1064:	00300150 	eorseq	r0, r0, r0, asr r1
    1068:	00064c18 	andeq	r4, r6, r8, lsl ip
    106c:	00179400 	andseq	r9, r7, r0, lsl #8
    1070:	00107f00 	andseq	r7, r0, r0, lsl #30
    1074:	50011900 	andpl	r1, r1, r0, lsl #18
    1078:	01580305 	cmpeq	r8, r5, lsl #6
    107c:	1a000000 	bne	1084 <.debug_info+0x1084>
    1080:	00000660 	andeq	r0, r0, r0, ror #12
    1084:	00001794 	muleq	r0, r4, r7
    1088:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
    108c:	00017c03 	andeq	r7, r1, r3, lsl #24
    1090:	21000000 	mrscs	r0, (UNDEF: 0)
    1094:	00000121 	andeq	r0, r0, r1, lsr #2
    1098:	0d017c01 	stceq	12, cr7, [r1, #-4]
    109c:	00000436 	andeq	r0, r0, r6, lsr r4
    10a0:	00000524 	andeq	r0, r0, r4, lsr #10
    10a4:	000000cc 	andeq	r0, r0, ip, asr #1
    10a8:	11589c01 	cmpne	r8, r1, lsl #24
    10ac:	ec140000 	ldc	0, cr0, [r4], {-0}
    10b0:	01000001 	tsteq	r0, r1
    10b4:	3608017d 			; <UNDEFINED> instruction: 0x3608017d
    10b8:	44000004 	strmi	r0, [r0], #-4
    10bc:	40000008 	andmi	r0, r0, r8
    10c0:	18000008 	stmdane	r0, {r3}
    10c4:	00000538 	andeq	r0, r0, r8, lsr r5
    10c8:	00001266 	andeq	r1, r0, r6, ror #4
    10cc:	000010e3 	andeq	r1, r0, r3, ror #1
    10d0:	01500119 	cmpeq	r0, r9, lsl r1
    10d4:	51011938 	tstpl	r1, r8, lsr r9
    10d8:	01aa0a03 			; <UNDEFINED> instruction: 0x01aa0a03
    10dc:	02520119 	subseq	r0, r2, #1073741830	; 0x40000006
    10e0:	1700c808 	strne	ip, [r0, -r8, lsl #16]
    10e4:	0000055c 	andeq	r0, r0, ip, asr r5
    10e8:	0000120b 	andeq	r1, r0, fp, lsl #4
    10ec:	00057418 	andeq	r7, r5, r8, lsl r4
    10f0:	00179400 	andseq	r9, r7, r0, lsl #8
    10f4:	00110300 	andseq	r0, r1, r0, lsl #6
    10f8:	50011900 	andpl	r1, r1, r0, lsl #18
    10fc:	00cc0305 	sbceq	r0, ip, r5, lsl #6
    1100:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1104:	00000580 	andeq	r0, r0, r0, lsl #11
    1108:	0000153c 	andeq	r1, r0, ip, lsr r5
    110c:	00001116 	andeq	r1, r0, r6, lsl r1
    1110:	01500119 	cmpeq	r0, r9, lsl r1
    1114:	90180030 	andsls	r0, r8, r0, lsr r0
    1118:	94000005 	strls	r0, [r0], #-5
    111c:	2d000017 	stccs	0, cr0, [r0, #-92]	; 0xffffffa4
    1120:	19000011 	stmdbne	r0, {r0, r4}
    1124:	03055001 	movweq	r5, #20481	; 0x5001
    1128:	000000ec 	andeq	r0, r0, ip, ror #1
    112c:	059c1800 	ldreq	r1, [ip, #2048]	; 0x800
    1130:	17940000 	ldrne	r0, [r4, r0]
    1134:	11440000 	mrsne	r0, (UNDEF: 68)
    1138:	01190000 	tsteq	r9, r0
    113c:	10030550 	andne	r0, r3, r0, asr r5
    1140:	00000001 	andeq	r0, r0, r1
    1144:	0005cc1a 	andeq	ip, r5, sl, lsl ip
    1148:	00179400 	andseq	r9, r7, r0, lsl #8
    114c:	50011900 	andpl	r1, r1, r0, lsl #18
    1150:	01380305 	teqeq	r8, r5, lsl #6
    1154:	00000000 	andeq	r0, r0, r0
    1158:	00070c1b 	andeq	r0, r7, fp, lsl ip
    115c:	01640100 	cmneq	r4, r0, lsl #2
    1160:	00043606 	andeq	r3, r4, r6, lsl #12
    1164:	00095c00 	andeq	r5, r9, r0, lsl #24
    1168:	00009400 	andeq	r9, r0, r0, lsl #8
    116c:	0b9c0100 	bleq	fe701574 <emmc_init+0xfe700720>
    1170:	1c000012 	stcne	0, cr0, [r0], {18}
    1174:	000001ad 	andeq	r0, r0, sp, lsr #3
    1178:	1b016401 	blne	5a184 <emmc_init+0x59330>
    117c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1180:	0000086c 	andeq	r0, r0, ip, ror #16
    1184:	00000864 	andeq	r0, r0, r4, ror #16
    1188:	67726120 	ldrbvs	r6, [r2, -r0, lsr #2]!
    118c:	01640100 	cmneq	r4, r0, lsl #2
    1190:	0000ff28 	andeq	pc, r0, r8, lsr #30
    1194:	0008ab00 	andeq	sl, r8, r0, lsl #22
    1198:	0008a300 	andeq	sl, r8, r0, lsl #6
    119c:	07721c00 	ldrbeq	r1, [r2, -r0, lsl #24]!
    11a0:	64010000 	strvs	r0, [r1], #-0
    11a4:	00ff3101 	rscseq	r3, pc, r1, lsl #2
    11a8:	08ea0000 	stmiaeq	sl!, {}^	; <UNPREDICTABLE>
    11ac:	08e20000 	stmiaeq	r2!, {}^	; <UNPREDICTABLE>
    11b0:	72160000 	andsvc	r0, r6, #0
    11b4:	01006163 	tsteq	r0, r3, ror #2
    11b8:	ff07016d 			; <UNDEFINED> instruction: 0xff07016d
    11bc:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    11c0:	24000009 	strcs	r0, [r0], #-9
    11c4:	18000009 	stmdane	r0, {r0, r3}
    11c8:	000009ac 	andeq	r0, r0, ip, lsr #19
    11cc:	00001307 	andeq	r1, r0, r7, lsl #6
    11d0:	000011dc 	ldrdeq	r1, [r0], -ip
    11d4:	03520119 	cmpeq	r2, #1073741830	; 0x40000006
    11d8:	0007d00a 	andeq	sp, r7, sl
    11dc:	0009d018 	andeq	sp, r9, r8, lsl r0
    11e0:	00130700 	andseq	r0, r3, r0, lsl #14
    11e4:	0011f700 	andseq	pc, r1, r0, lsl #14
    11e8:	51011900 	tstpl	r1, r0, lsl #18
    11ec:	19007502 	stmdbne	r0, {r1, r8, sl, ip, sp, lr}
    11f0:	0a035201 	beq	d59fc <emmc_init+0xd4ba8>
    11f4:	1a0007d0 	bne	313c <emmc_init+0x22e8>
    11f8:	000009dc 	ldrdeq	r0, [r0], -ip
    11fc:	00001794 	muleq	r0, r4, r7
    1200:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
    1204:	00035403 	andeq	r5, r3, r3, lsl #8
    1208:	21000000 	mrscs	r0, (UNDEF: 0)
    120c:	000000a4 	andeq	r0, r0, r4, lsr #1
    1210:	0d015401 	cfstrseq	mvf5, [r1, #-4]
    1214:	00000436 	andeq	r0, r0, r6, lsr r4
    1218:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    121c:	00000070 	andeq	r0, r0, r0, ror r0
    1220:	12669c01 	rsbne	r9, r6, #256	; 0x100
    1224:	18150000 	ldmdane	r5, {}	; <UNPREDICTABLE>
    1228:	52000000 	andpl	r0, r0, #0
    122c:	16000012 			; <UNDEFINED> instruction: 0x16000012
    1230:	57010069 	strpl	r0, [r1, -r9, rrx]
    1234:	00330c01 	eorseq	r0, r3, r1, lsl #24
    1238:	094b0000 	stmdbeq	fp, {}^	; <UNPREDICTABLE>
    123c:	09470000 	stmdbeq	r7, {}^	; <UNPREDICTABLE>
    1240:	2c1a0000 	ldccs	0, cr0, [sl], {-0}
    1244:	88000001 	stmdahi	r0, {r0}
    1248:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    124c:	31015001 	tstcc	r1, r1
    1250:	441a0000 	ldrmi	r0, [sl], #-0
    1254:	94000001 	strls	r0, [r0], #-1
    1258:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    125c:	03055001 	movweq	r5, #20481	; 0x5001
    1260:	00000000 	andeq	r0, r0, r0
    1264:	8c1f0000 	ldchi	0, cr0, [pc], {-0}
    1268:	01000005 	tsteq	r0, r5
    126c:	360d0143 	strcc	r0, [sp], -r3, asr #2
    1270:	b8000004 	stmdalt	r0, {r2}
    1274:	6c000004 	stcvs	0, cr0, [r0], {4}
    1278:	01000000 	mrseq	r0, (UNDEF: 0)
    127c:	0013079c 	mulseq	r3, ip, r7
    1280:	01ad1c00 			; <UNDEFINED> instruction: 0x01ad1c00
    1284:	43010000 	movwmi	r0, #4096	; 0x1000
    1288:	00ff1e01 	rscseq	r1, pc, r1, lsl #28
    128c:	09720000 	ldmdbeq	r2!, {}^	; <UNPREDICTABLE>
    1290:	096a0000 	stmdbeq	sl!, {}^	; <UNPREDICTABLE>
    1294:	61200000 			; <UNDEFINED> instruction: 0x61200000
    1298:	01006772 	tsteq	r0, r2, ror r7
    129c:	ff2b0143 			; <UNDEFINED> instruction: 0xff2b0143
    12a0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    12a4:	ac000009 	stcge	0, cr0, [r0], {9}
    12a8:	1c000009 	stcne	0, cr0, [r0], {9}
    12ac:	00000772 	andeq	r0, r0, r2, ror r7
    12b0:	34014301 	strcc	r4, [r1], #-769	; 0xfffffcff
    12b4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    12b8:	00000a17 	andeq	r0, r0, r7, lsl sl
    12bc:	00000a0b 	andeq	r0, r0, fp, lsl #20
    12c0:	0004f018 	andeq	pc, r4, r8, lsl r0	; <UNPREDICTABLE>
    12c4:	00130700 	andseq	r0, r3, r0, lsl #14
    12c8:	0012dc00 	andseq	sp, r2, r0, lsl #24
    12cc:	51011900 	tstpl	r1, r0, lsl #18
    12d0:	5101f303 	tstpl	r1, r3, lsl #6	; <UNPREDICTABLE>
    12d4:	03520119 	cmpeq	r2, #1073741830	; 0x40000006
    12d8:	005201f3 	ldrsheq	r0, [r2], #-19	; 0xffffffed
    12dc:	0004fc18 	andeq	pc, r4, r8, lsl ip	; <UNPREDICTABLE>
    12e0:	00179400 	andseq	r9, r7, r0, lsl #8
    12e4:	0012f300 	andseq	pc, r2, r0, lsl #6
    12e8:	50011900 	andpl	r1, r1, r0, lsl #18
    12ec:	008c0305 	addeq	r0, ip, r5, lsl #6
    12f0:	1a000000 	bne	12f8 <.debug_info+0x12f8>
    12f4:	0000050c 	andeq	r0, r0, ip, lsl #10
    12f8:	00001794 	muleq	r0, r4, r7
    12fc:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
    1300:	0000b003 	andeq	fp, r0, r3
    1304:	24000000 	strcs	r0, [r0], #-0
    1308:	0000035b 	andeq	r0, r0, fp, asr r3
    130c:	360ded01 	strcc	lr, [sp], -r1, lsl #26
    1310:	b0000004 	andlt	r0, r0, r4
    1314:	08000002 	stmdaeq	r0, {r1}
    1318:	01000002 	tsteq	r0, r2
    131c:	0014359c 	mulseq	r4, ip, r5
    1320:	6d632500 	cfstr64vs	mvdx2, [r3, #-0]
    1324:	ed010064 	stc	0, cr0, [r1, #-400]	; 0xfffffe70
    1328:	00021229 	andeq	r1, r2, r9, lsr #4
    132c:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    1330:	67726126 	ldrbvs	r6, [r2, -r6, lsr #2]!
    1334:	32ed0100 	rsccc	r0, sp, #0, 2
    1338:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    133c:	00000a72 	andeq	r0, r0, r2, ror sl
    1340:	00000a6a 	andeq	r0, r0, sl, ror #20
    1344:	00077227 	andeq	r7, r7, r7, lsr #4
    1348:	3bed0100 	blcc	ffb41750 <emmc_init+0xffb408fc>
    134c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1350:	00000ab6 			; <UNDEFINED> instruction: 0x00000ab6
    1354:	00000aac 	andeq	r0, r0, ip, lsr #21
    1358:	00034112 	andeq	r4, r3, r2, lsl r1
    135c:	09ef0100 	stmibeq	pc!, {r8}^	; <UNPREDICTABLE>
    1360:	0000011c 	andeq	r0, r0, ip, lsl r1
    1364:	286c9102 	stmdacs	ip!, {r1, r8, ip, pc}^
    1368:	00000871 	andeq	r0, r0, r1, ror r8
    136c:	3307fa01 	movwcc	pc, #31233	; 0x7a01	; <UNPREDICTABLE>
    1370:	07000000 	streq	r0, [r0, -r0]
    1374:	fb00000b 	blx	13aa <.debug_info+0x13aa>
    1378:	1400000a 	strne	r0, [r0], #-10
    137c:	0000072e 	andeq	r0, r0, lr, lsr #14
    1380:	07010e01 	streq	r0, [r1, -r1, lsl #28]
    1384:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1388:	00000b5c 	andeq	r0, r0, ip, asr fp
    138c:	00000b52 	andeq	r0, r0, r2, asr fp
    1390:	00031029 	andeq	r1, r3, r9, lsr #32
    1394:	00002400 	andeq	r2, r0, r0, lsl #8
    1398:	0013c100 	andseq	ip, r3, r0, lsl #2
    139c:	65722a00 	ldrbvs	r2, [r2, #-2560]!	; 0xfffff600
    13a0:	fd010067 	stc2	0, cr0, [r1, #-412]	; 0xfffffe64
    13a4:	0000ff09 	andeq	pc, r0, r9, lsl #30
    13a8:	000b9d00 	andeq	r9, fp, r0, lsl #26
    13ac:	000b9b00 	andeq	r9, fp, r0, lsl #22
    13b0:	032c1a00 			; <UNDEFINED> instruction: 0x032c1a00
    13b4:	17880000 	strne	r0, [r8, r0]
    13b8:	01190000 	tsteq	r9, r0
    13bc:	00310150 	eorseq	r0, r1, r0, asr r1
    13c0:	03401800 	movteq	r1, #2048	; 0x800
    13c4:	17940000 	ldrne	r0, [r4, r0]
    13c8:	13d80000 	bicsne	r0, r8, #0
    13cc:	01190000 	tsteq	r9, r0
    13d0:	38030550 	stmdacc	r3, {r4, r6, r8, sl}
    13d4:	00000000 	andeq	r0, r0, r0
    13d8:	0003dc18 	andeq	sp, r3, r8, lsl ip
    13dc:	0016e900 	andseq	lr, r6, r0, lsl #18
    13e0:	00140200 	andseq	r0, r4, r0, lsl #4
    13e4:	50011900 	andpl	r1, r1, r0, lsl #18
    13e8:	00300c05 	eorseq	r0, r0, r5, lsl #24
    13ec:	01192030 	tsteq	r9, r0, lsr r0
    13f0:	020a0351 	andeq	r0, sl, #1140850689	; 0x44000001
    13f4:	52011980 	andpl	r1, r1, #128, 18	; 0x200000
    13f8:	01193101 	tsteq	r9, r1, lsl #2
    13fc:	d00a0353 	andle	r0, sl, r3, asr r3
    1400:	2c180007 	ldccs	0, cr0, [r8], {7}
    1404:	94000004 	strls	r0, [r0], #-4
    1408:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    140c:	19000014 	stmdbne	r0, {r2, r4}
    1410:	03055001 	movweq	r5, #20481	; 0x5001
    1414:	00000060 	andeq	r0, r0, r0, rrx
    1418:	04401700 	strbeq	r1, [r0], #-1792	; 0xfffff900
    141c:	15170000 	ldrne	r0, [r7, #-0]
    1420:	84170000 	ldrhi	r0, [r7], #-0
    1424:	35000004 	strcc	r0, [r0, #-4]
    1428:	17000014 	smladne	r0, r4, r0, r0
    142c:	0000048c 	andeq	r0, r0, ip, lsl #9
    1430:	00001517 	andeq	r1, r0, r7, lsl r5
    1434:	071d2400 	ldreq	r2, [sp, -r0, lsl #8]
    1438:	c5010000 	strgt	r0, [r1, #-0]
    143c:	0004360d 	andeq	r3, r4, sp, lsl #12
    1440:	0001bc00 	andeq	fp, r1, r0, lsl #24
    1444:	0000f400 	andeq	pc, r0, r0, lsl #8
    1448:	119c0100 	orrsne	r0, ip, r0, lsl #2
    144c:	25000015 	strcs	r0, [r0, #-21]	; 0xffffffeb
    1450:	00646d63 	rsbeq	r6, r4, r3, ror #26
    1454:	1227c501 	eorne	ip, r7, #4194304	; 0x400000
    1458:	02000002 	andeq	r0, r0, #2
    145c:	ed286491 	cfstrs	mvf6, [r8, #-580]!	; 0xfffffdbc
    1460:	01000005 	tsteq	r0, r5
    1464:	00ff07c6 	rscseq	r0, pc, r6, asr #15
    1468:	0bb80000 	bleq	fee01470 <emmc_init+0xfee0061c>
    146c:	0bb00000 	bleq	fec01474 <emmc_init+0xfec00620>
    1470:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
    1474:	01000004 	tsteq	r0, r4
    1478:	043608c7 	ldrteq	r0, [r6], #-2247	; 0xfffff739
    147c:	0bf60000 	bleq	ffd81484 <emmc_init+0xffd80630>
    1480:	0bee0000 	bleq	ffb81488 <emmc_init+0xffb80634>
    1484:	76280000 	strtvc	r0, [r8], -r0
    1488:	01000003 	tsteq	r0, r3
    148c:	151108d0 	ldrne	r0, [r1, #-2256]	; 0xfffff730
    1490:	0c380000 	ldceq	0, cr0, [r8], #-0
    1494:	0c2c0000 	stceq	0, cr0, [ip], #-0
    1498:	30220000 	eorcc	r0, r2, r0
    149c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    14a0:	0000069f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    14a4:	330cd201 	movwcc	sp, #49665	; 0xc201
    14a8:	8a000000 	bhi	14b0 <.debug_info+0x14b0>
    14ac:	8600000c 	strhi	r0, [r0], -ip
    14b0:	2200000c 	andcs	r0, r0, #12
    14b4:	00000048 	andeq	r0, r0, r8, asr #32
    14b8:	00072e28 	andeq	r2, r7, r8, lsr #28
    14bc:	09d40100 	ldmibeq	r4, {r8}^
    14c0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    14c4:	00000caf 	andeq	r0, r0, pc, lsr #25
    14c8:	00000ca9 	andeq	r0, r0, r9, lsr #25
    14cc:	00042728 	andeq	r2, r4, r8, lsr #14
    14d0:	09dd0100 	ldmibeq	sp, {r8}^
    14d4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    14d8:	00000cdc 	ldrdeq	r0, [r0], -ip
    14dc:	00000cd8 	ldrdeq	r0, [r0], -r8
    14e0:	0001fc17 	andeq	pc, r1, r7, lsl ip	; <UNPREDICTABLE>
    14e4:	00151700 	andseq	r1, r5, r0, lsl #14
    14e8:	02481a00 	subeq	r1, r8, #0, 20
    14ec:	16e90000 	strbtne	r0, [r9], r0
    14f0:	01190000 	tsteq	r9, r0
    14f4:	300c0550 	andcc	r0, ip, r0, asr r5
    14f8:	19203000 	stmdbne	r0!, {ip, sp}
    14fc:	78025101 	stmdavc	r2, {r0, r8, ip, lr}
    1500:	52011900 	andpl	r1, r1, #0, 18
    1504:	01193101 	tsteq	r9, r1, lsl #2
    1508:	d00a0353 	andle	r0, sl, r3, asr r3
    150c:	00000007 	andeq	r0, r0, r7
    1510:	ff041e00 			; <UNDEFINED> instruction: 0xff041e00
    1514:	2b000000 	blcs	151c <.debug_info+0x151c>
    1518:	00000159 	andeq	r0, r0, r9, asr r1
    151c:	d40dc001 	strle	ip, [sp], #-1
    1520:	1c000000 	stcne	0, cr0, [r0], {-0}
    1524:	01000000 	mrseq	r0, (UNDEF: 0)
    1528:	00153c9c 	mulseq	r5, ip, ip
    152c:	072e2c00 	streq	r2, [lr, -r0, lsl #24]!
    1530:	c0010000 	andgt	r0, r1, r0
    1534:	0000ff20 	andeq	pc, r0, r0, lsr #30
    1538:	00500100 	subseq	r0, r0, r0, lsl #2
    153c:	0005aa24 	andeq	sl, r5, r4, lsr #20
    1540:	0cbc0100 	ldfeqs	f0, [ip]
    1544:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1548:	000000c4 	andeq	r0, r0, r4, asr #1
    154c:	00000010 	andeq	r0, r0, r0, lsl r0
    1550:	156b9c01 	strbne	r9, [fp, #-3073]!	; 0xfffff3ff
    1554:	65260000 	strvs	r0, [r6, #-0]!
    1558:	01007272 	tsteq	r0, r2, ror r2
    155c:	035d23bc 	cmpeq	sp, #188, 6	; 0xf0000002
    1560:	0cfe0000 	ldcleq	0, cr0, [lr]
    1564:	0cfa0000 	ldcleq	0, cr0, [sl]
    1568:	2d000000 	stccs	0, cr0, [r0, #-0]
    156c:	000001c0 	andeq	r0, r0, r0, asr #3
    1570:	36065f01 	strcc	r5, [r6], -r1, lsl #30
    1574:	cc000004 	stcgt	0, cr0, [r0], {4}
    1578:	90000008 	andls	r0, r0, r8
    157c:	01000000 	mrseq	r0, (UNDEF: 0)
    1580:	0016209c 	mulseq	r6, ip, r0
    1584:	033c2e00 	teqeq	ip, #0, 28
    1588:	64010000 	strvs	r0, [r1], #-0
    158c:	0000ff07 	andeq	pc, r0, r7, lsl #30
    1590:	e6b28000 	ldrt	r8, [r2], r0
    1594:	006e2a0e 	rsbeq	r2, lr, lr, lsl #20
    1598:	ff076601 			; <UNDEFINED> instruction: 0xff076601
    159c:	21000000 	mrscs	r0, (UNDEF: 0)
    15a0:	1f00000d 	svcne	0x0000000d
    15a4:	1800000d 	stmdane	r0, {r0, r2, r3}
    15a8:	000008ec 	andeq	r0, r0, ip, ror #17
    15ac:	00001620 	andeq	r1, r0, r0, lsr #12
    15b0:	000015be 			; <UNDEFINED> instruction: 0x000015be
    15b4:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
    15b8:	e6b2800c 	ldrt	r8, [r2], ip
    15bc:	1018000e 	andsne	r0, r8, lr
    15c0:	e9000009 	stmdb	r0, {r0, r3}
    15c4:	e6000016 			; <UNDEFINED> instruction: 0xe6000016
    15c8:	19000015 	stmdbne	r0, {r0, r2, r4}
    15cc:	0c055001 	stceq	0, cr5, [r5], {1}
    15d0:	2030002c 	eorscs	r0, r0, ip, lsr #32
    15d4:	01510119 	cmpeq	r1, r9, lsl r1
    15d8:	52011932 	andpl	r1, r1, #819200	; 0xc8000
    15dc:	01193101 	tsteq	r9, r1, lsl #2
    15e0:	d00a0353 	andle	r0, sl, r3, asr r3
    15e4:	20180007 	andscs	r0, r8, r7
    15e8:	88000009 	stmdahi	r0, {r0, r3}
    15ec:	f9000017 			; <UNDEFINED> instruction: 0xf9000017
    15f0:	19000015 	stmdbne	r0, {r0, r2, r4}
    15f4:	4e015001 	cdpmi	0, 0, cr5, cr1, cr1, {0}
    15f8:	09381800 	ldmdbeq	r8!, {fp, ip}
    15fc:	17880000 	strne	r0, [r8, r0]
    1600:	160c0000 	strne	r0, [ip], -r0
    1604:	01190000 	tsteq	r9, r0
    1608:	004e0150 	subeq	r0, lr, r0, asr r1
    160c:	0009481a 	andeq	r4, r9, sl, lsl r8
    1610:	00179400 	andseq	r9, r7, r0, lsl #8
    1614:	50011900 	andpl	r1, r1, r0, lsl #18
    1618:	03340305 	teqeq	r4, #335544320	; 0x14000000
    161c:	00000000 	andeq	r0, r0, r0
    1620:	00032524 	andeq	r2, r3, r4, lsr #10
    1624:	0c140100 	ldfeqs	f0, [r4], {-0}
    1628:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    162c:	00000000 	andeq	r0, r0, r0
    1630:	000000c4 	andeq	r0, r0, r4, asr #1
    1634:	16e99c01 	strbtne	r9, [r9], r1, lsl #24
    1638:	96270000 	strtls	r0, [r7], -r0
    163c:	01000002 	tsteq	r0, r2
    1640:	00ff2214 	rscseq	r2, pc, r4, lsl r2	; <UNPREDICTABLE>
    1644:	0d380000 	ldceq	0, cr0, [r8, #-0]
    1648:	0d340000 	ldceq	0, cr0, [r4, #-0]
    164c:	7c280000 	stcvc	0, cr0, [r8], #-0
    1650:	01000005 	tsteq	r0, r5
    1654:	00ff0716 	rscseq	r0, pc, r6, lsl r7	; <UNPREDICTABLE>
    1658:	0d6b0000 	stcleq	0, cr0, [fp, #-0]
    165c:	0d590000 	ldcleq	0, cr0, [r9, #-0]
    1660:	642a0000 	strtvs	r0, [sl], #-0
    1664:	01007669 	tsteq	r0, r9, ror #12
    1668:	00330720 	eorseq	r0, r3, r0, lsr #14
    166c:	0e230000 	cdpeq	0, 2, cr0, cr3, cr0, {0}
    1670:	0e170000 	cdpeq	0, 1, cr0, cr7, cr0, {0}
    1674:	93280000 			; <UNDEFINED> instruction: 0x93280000
    1678:	01000000 	mrseq	r0, (UNDEF: 0)
    167c:	00ff0740 	rscseq	r0, pc, r0, asr #14
    1680:	0e730000 	cdpeq	0, 7, cr0, cr3, cr0, {0}
    1684:	0e710000 	cdpeq	0, 7, cr0, cr1, cr0, {0}
    1688:	cd280000 	stcgt	0, cr0, [r8, #-0]
    168c:	01000000 	mrseq	r0, (UNDEF: 0)
    1690:	00ff0741 	rscseq	r0, pc, r1, asr #14
    1694:	0e8d0000 	cdpeq	0, 8, cr0, cr13, cr0, {0}
    1698:	0e8b0000 	cdpeq	0, 8, cr0, cr11, cr0, {0}
    169c:	722a0000 	eorvc	r0, sl, #0
    16a0:	01007465 	tsteq	r0, r5, ror #8
    16a4:	00ff0742 	rscseq	r0, pc, r2, asr #14
    16a8:	0ea80000 	cdpeq	0, 10, cr0, cr8, cr0, {0}
    16ac:	0ea40000 	cdpeq	0, 10, cr0, cr4, cr0, {0}
    16b0:	302f0000 	eorcc	r0, pc, r0
    16b4:	2c000000 	stccs	0, cr0, [r0], {-0}
    16b8:	2a000000 	bcs	16c0 <.debug_info+0x16c0>
    16bc:	01006266 	tsteq	r0, r6, ror #4
    16c0:	00330c21 	eorseq	r0, r3, r1, lsr #24
    16c4:	0ed30000 	cdpeq	0, 13, cr0, cr3, cr0, {0}
    16c8:	0ecb0000 	cdpeq	0, 12, cr0, cr11, cr0, {0}
    16cc:	00220000 	eoreq	r0, r2, r0
    16d0:	2a000000 	bcs	16d8 <.debug_info+0x16d8>
    16d4:	01007462 	tsteq	r0, r2, ror #8
    16d8:	00ff0922 	rscseq	r0, pc, r2, lsr #18
    16dc:	0f100000 	svceq	0x00100000
    16e0:	0f0a0000 	svceq	0x000a0000
    16e4:	00000000 	andeq	r0, r0, r0
    16e8:	06a52400 	strteq	r2, [r5], r0, lsl #8
    16ec:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    16f0:	0004360d 	andeq	r3, r4, sp, lsl #12
    16f4:	00016000 	andeq	r6, r1, r0
    16f8:	00005c00 	andeq	r5, r0, r0, lsl #24
    16fc:	829c0100 	addshi	r0, ip, #0, 2
    1700:	26000017 			; <UNDEFINED> instruction: 0x26000017
    1704:	00676572 	rsbeq	r6, r7, r2, ror r5
    1708:	82220801 	eorhi	r0, r2, #65536	; 0x10000
    170c:	45000017 	strmi	r0, [r0, #-23]	; 0xffffffe9
    1710:	4100000f 	tstmi	r0, pc
    1714:	2700000f 	strcs	r0, [r0, -pc]
    1718:	0000056c 	andeq	r0, r0, ip, ror #10
    171c:	ff2b0801 			; <UNDEFINED> instruction: 0xff2b0801
    1720:	67000000 	strvs	r0, [r0, -r0]
    1724:	6300000f 	movwvs	r0, #15
    1728:	2600000f 	strcs	r0, [r0], -pc
    172c:	00746573 	rsbseq	r6, r4, r3, ror r5
    1730:	36360801 	ldrtcc	r0, [r6], -r1, lsl #16
    1734:	89000004 	stmdbhi	r0, {r2}
    1738:	8500000f 	strhi	r0, [r0, #-15]
    173c:	2700000f 	strcs	r0, [r0, -pc]
    1740:	00000772 	andeq	r0, r0, r2, ror r7
    1744:	ff3f0801 			; <UNDEFINED> instruction: 0xff3f0801
    1748:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    174c:	aa00000f 	bge	1790 <.debug_info+0x1790>
    1750:	2f00000f 	svccs	0x0000000f
    1754:	00000174 	andeq	r0, r0, r4, ror r1
    1758:	00000040 	andeq	r0, r0, r0, asr #32
    175c:	00006528 	andeq	r6, r0, r8, lsr #10
    1760:	0c090100 	stfeqs	f0, [r9], {-0}
    1764:	00000033 	andeq	r0, r0, r3, lsr r0
    1768:	00000fd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    176c:	00000fcc 	andeq	r0, r0, ip, asr #31
    1770:	0001901a 	andeq	r9, r1, sl, lsl r0
    1774:	0017b800 	andseq	fp, r7, r0, lsl #16
    1778:	50011900 	andpl	r1, r1, r0, lsl #18
    177c:	00640802 	rsbeq	r0, r4, r2, lsl #16
    1780:	041e0000 	ldreq	r0, [lr], #-0
    1784:	0000011c 	andeq	r0, r0, ip, lsl r1
    1788:	00030930 	andeq	r0, r3, r0, lsr r9
    178c:	00030900 	andeq	r0, r3, r0, lsl #18
    1790:	06680500 	strbteq	r0, [r8], -r0, lsl #10
    1794:	00044730 	andeq	r4, r4, r0, lsr r7
    1798:	00044700 	andeq	r4, r4, r0, lsl #14
    179c:	05310500 	ldreq	r0, [r1, #-1280]!	; 0xfffffb00
    17a0:	00060130 	andeq	r0, r6, r0, lsr r1
    17a4:	00060100 	andeq	r0, r6, r0, lsl #2
    17a8:	06190400 	ldreq	r0, [r9], -r0, lsl #8
    17ac:	0005f430 	andeq	pc, r5, r0, lsr r4	; <UNPREDICTABLE>
    17b0:	0005f400 	andeq	pc, r5, r0, lsl #8
    17b4:	067a0500 	ldrbteq	r0, [sl], -r0, lsl #10
    17b8:	0007d030 	andeq	sp, r7, r0, lsr r0
    17bc:	0007d000 	andeq	sp, r7, r0
    17c0:	06650500 	strbteq	r0, [r5], -r0, lsl #10
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0024 	bleq	2c00ac <emmc_init+0x2bf258>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <emmc_init+0xe829ec>
  30:	0b390b3b 	bleq	e42d24 <emmc_init+0xe41ed0>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	0b000f05 	bleq	3c54 <emmc_init+0x2e00>
  3c:	0600000b 	streq	r0, [r0], -fp
  40:	13490026 	movtne	r0, #36902	; 0x9026
  44:	04070000 	streq	r0, [r7], #-0
  48:	0b0b3e01 	bleq	2cf854 <emmc_init+0x2cea00>
  4c:	3a13490b 	bcc	4d2480 <emmc_init+0x4d162c>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	0013010b 	andseq	r0, r3, fp, lsl #2
  58:	00280800 	eoreq	r0, r8, r0, lsl #16
  5c:	0b1c0e03 	bleq	703870 <emmc_init+0x702a1c>
  60:	16090000 	strne	r0, [r9], -r0
  64:	3a080300 	bcc	200c6c <emmc_init+0x1ffe18>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	0013490b 	andseq	r4, r3, fp, lsl #18
  70:	00350a00 	eorseq	r0, r5, r0, lsl #20
  74:	00001349 	andeq	r1, r0, r9, asr #6
  78:	0b01130b 	bleq	44cac <emmc_init+0x43e58>
  7c:	3b0b3a0b 	blcc	2ce8b0 <emmc_init+0x2cda5c>
  80:	010b390b 	tsteq	fp, fp, lsl #18
  84:	0c000013 	stceq	0, cr0, [r0], {19}
  88:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
  8c:	0b3b0b3a 	bleq	ec2d7c <emmc_init+0xec1f28>
  90:	13490b39 	movtne	r0, #39737	; 0x9b39
  94:	0b0d0b0b 	bleq	342cc8 <emmc_init+0x341e74>
  98:	0b380b0c 	bleq	e02cd0 <emmc_init+0xe01e7c>
  9c:	0d0d0000 	stceq	0, cr0, [sp, #-0]
  a0:	3a080300 	bcc	200ca8 <emmc_init+0x1ffe54>
  a4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  ac:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
  b0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
  b4:	0b3b0b3a 	bleq	ec2da4 <emmc_init+0xec1f50>
  b8:	13490b39 	movtne	r0, #39737	; 0x9b39
  bc:	00000b38 	andeq	r0, r0, r8, lsr fp
  c0:	4901010f 	stmdbmi	r1, {r0, r1, r2, r3, r8}
  c4:	00130113 	andseq	r0, r3, r3, lsl r1
  c8:	00211000 	eoreq	r1, r1, r0
  cc:	0b2f1349 	bleq	bc4df8 <emmc_init+0xbc3fa4>
  d0:	13110000 	tstne	r1, #0
  d4:	3a050b01 	bcc	142ce0 <emmc_init+0x141e8c>
  d8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  dc:	0013010b 	andseq	r0, r3, fp, lsl #2
  e0:	00341200 	eorseq	r1, r4, r0, lsl #4
  e4:	0b3a0e03 	bleq	e838f8 <emmc_init+0xe82aa4>
  e8:	0b390b3b 	bleq	e42ddc <emmc_init+0xe41f88>
  ec:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  f0:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
  f4:	03193f01 	tsteq	r9, #1, 30
  f8:	3b0b3a0e 	blcc	2ce938 <emmc_init+0x2cdae4>
  fc:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
 100:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 104:	97184006 	ldrls	r4, [r8, -r6]
 108:	13011942 	movwne	r1, #6466	; 0x1942
 10c:	34140000 	ldrcc	r0, [r4], #-0
 110:	3a0e0300 	bcc	380d18 <emmc_init+0x37fec4>
 114:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 118:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 11c:	1742b717 	smlaldne	fp, r2, r7, r7
 120:	0b150000 	bleq	540128 <emmc_init+0x53f2d4>
 124:	01175501 	tsteq	r7, r1, lsl #10
 128:	16000013 			; <UNDEFINED> instruction: 0x16000013
 12c:	08030034 	stmdaeq	r3, {r2, r4, r5}
 130:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 134:	13490b39 	movtne	r0, #39737	; 0x9b39
 138:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 13c:	17000017 	smladne	r0, r7, r0, r0
 140:	00018289 	andeq	r8, r1, r9, lsl #5
 144:	13310111 	teqne	r1, #1073741828	; 0x40000004
 148:	89180000 	ldmdbhi	r8, {}	; <UNPREDICTABLE>
 14c:	11010182 	smlabbne	r1, r2, r1, r0
 150:	01133101 	tsteq	r3, r1, lsl #2
 154:	19000013 	stmdbne	r0, {r0, r1, r4}
 158:	0001828a 	andeq	r8, r1, sl, lsl #5
 15c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 160:	1a000018 	bne	1c8 <.debug_abbrev+0x1c8>
 164:	01018289 	smlabbeq	r1, r9, r2, r8
 168:	13310111 	teqne	r1, #1073741828	; 0x40000004
 16c:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
 170:	03193f01 	tsteq	r9, #1, 30
 174:	3b0b3a0e 	blcc	2ce9b4 <emmc_init+0x2cdb60>
 178:	270b3905 	strcs	r3, [fp, -r5, lsl #18]
 17c:	11134919 	tstne	r3, r9, lsl r9
 180:	40061201 	andmi	r1, r6, r1, lsl #4
 184:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 188:	00001301 	andeq	r1, r0, r1, lsl #6
 18c:	0300051c 	movweq	r0, #1308	; 0x51c
 190:	3b0b3a0e 	blcc	2ce9d0 <emmc_init+0x2cdb7c>
 194:	490b3905 	stmdbmi	fp, {r0, r2, r8, fp, ip, sp}
 198:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 19c:	00001742 	andeq	r1, r0, r2, asr #14
 1a0:	0300341d 	movweq	r3, #1053	; 0x41d
 1a4:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
 1a8:	00180219 	andseq	r0, r8, r9, lsl r2
 1ac:	000f1e00 	andeq	r1, pc, r0, lsl #28
 1b0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 1b4:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
 1b8:	3a0e0301 	bcc	380dc4 <emmc_init+0x37ff70>
 1bc:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 1c0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 1c4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 1c8:	97184006 	ldrls	r4, [r8, -r6]
 1cc:	13011942 	movwne	r1, #6466	; 0x1942
 1d0:	05200000 	streq	r0, [r0, #-0]!
 1d4:	3a080300 	bcc	200ddc <emmc_init+0x1fff88>
 1d8:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 1dc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 1e0:	1742b717 	smlaldne	fp, r2, r7, r7
 1e4:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
 1e8:	3a0e0301 	bcc	380df4 <emmc_init+0x37ffa0>
 1ec:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 1f0:	1113490b 	tstne	r3, fp, lsl #18
 1f4:	40061201 	andmi	r1, r6, r1, lsl #4
 1f8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 1fc:	00001301 	andeq	r1, r0, r1, lsl #6
 200:	55010b22 	strpl	r0, [r1, #-2850]	; 0xfffff4de
 204:	23000017 	movwcs	r0, #23
 208:	08030034 	stmdaeq	r3, {r2, r4, r5}
 20c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 210:	13490b39 	movtne	r0, #39737	; 0x9b39
 214:	00000b1c 	andeq	r0, r0, ip, lsl fp
 218:	03012e24 	movweq	r2, #7716	; 0x1e24
 21c:	3b0b3a0e 	blcc	2cea5c <emmc_init+0x2cdc08>
 220:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 224:	11134919 	tstne	r3, r9, lsl r9
 228:	40061201 	andmi	r1, r6, r1, lsl #4
 22c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 230:	00001301 	andeq	r1, r0, r1, lsl #6
 234:	03000525 	movweq	r0, #1317	; 0x525
 238:	3b0b3a08 	blcc	2cea60 <emmc_init+0x2cdc0c>
 23c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 240:	00180213 	andseq	r0, r8, r3, lsl r2
 244:	00052600 	andeq	r2, r5, r0, lsl #12
 248:	0b3a0803 	bleq	e8225c <emmc_init+0xe81408>
 24c:	0b390b3b 	bleq	e42f40 <emmc_init+0xe420ec>
 250:	17021349 	strne	r1, [r2, -r9, asr #6]
 254:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 258:	00052700 	andeq	r2, r5, r0, lsl #14
 25c:	0b3a0e03 	bleq	e83a70 <emmc_init+0xe82c1c>
 260:	0b390b3b 	bleq	e42f54 <emmc_init+0xe42100>
 264:	17021349 	strne	r1, [r2, -r9, asr #6]
 268:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 26c:	00342800 	eorseq	r2, r4, r0, lsl #16
 270:	0b3a0e03 	bleq	e83a84 <emmc_init+0xe82c30>
 274:	0b390b3b 	bleq	e42f68 <emmc_init+0xe42114>
 278:	17021349 	strne	r1, [r2, -r9, asr #6]
 27c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 280:	010b2900 	tsteq	fp, r0, lsl #18
 284:	06120111 			; <UNDEFINED> instruction: 0x06120111
 288:	00001301 	andeq	r1, r0, r1, lsl #6
 28c:	0300342a 	movweq	r3, #1066	; 0x42a
 290:	3b0b3a08 	blcc	2ceab8 <emmc_init+0x2cdc64>
 294:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 298:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 29c:	00001742 	andeq	r1, r0, r2, asr #14
 2a0:	03012e2b 	movweq	r2, #7723	; 0x1e2b
 2a4:	3b0b3a0e 	blcc	2ceae4 <emmc_init+0x2cdc90>
 2a8:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 2ac:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 2b0:	97184006 	ldrls	r4, [r8, -r6]
 2b4:	13011942 	movwne	r1, #6466	; 0x1942
 2b8:	052c0000 	streq	r0, [ip, #-0]!
 2bc:	3a0e0300 	bcc	380ec4 <emmc_init+0x380070>
 2c0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 2c4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 2c8:	2d000018 	stccs	0, cr0, [r0, #-96]	; 0xffffffa0
 2cc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 2d0:	0b3a0e03 	bleq	e83ae4 <emmc_init+0xe82c90>
 2d4:	0b390b3b 	bleq	e42fc8 <emmc_init+0xe42174>
 2d8:	01111349 	tsteq	r1, r9, asr #6
 2dc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 2e0:	01194297 			; <UNDEFINED> instruction: 0x01194297
 2e4:	2e000013 	mcrcs	0, 0, r0, cr0, cr3, {0}
 2e8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 2ec:	0b3b0b3a 	bleq	ec2fdc <emmc_init+0xec2188>
 2f0:	13490b39 	movtne	r0, #39737	; 0x9b39
 2f4:	0000061c 	andeq	r0, r0, ip, lsl r6
 2f8:	11010b2f 	tstne	r1, pc, lsr #22
 2fc:	00061201 	andeq	r1, r6, r1, lsl #4
 300:	002e3000 	eoreq	r3, lr, r0
 304:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 308:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 30c:	0b3b0b3a 	bleq	ec2ffc <emmc_init+0xec21a8>
 310:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000001 	andeq	r0, r0, r1
   4:	00000000 	andeq	r0, r0, r0
   8:	00000f04 	andeq	r0, r0, r4, lsl #30
   c:	00000f0c 	andeq	r0, r0, ip, lsl #30
  10:	9f300002 	svcls	0x00300002
  14:	00000f0c 	andeq	r0, r0, ip, lsl #30
  18:	00000f18 	andeq	r0, r0, r8, lsl pc
  1c:	18540001 	ldmdane	r4, {r0}^
  20:	2400000f 	strcs	r0, [r0], #-15
  24:	0100000f 	tsteq	r0, pc
  28:	0f385000 	svceq	0x00385000
  2c:	0f480000 	svceq	0x00480000
  30:	00010000 	andeq	r0, r1, r0
  34:	00000054 	andeq	r0, r0, r4, asr r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000300 	andeq	r0, r0, r0, lsl #6
  40:	000f0400 	andeq	r0, pc, r0, lsl #8
  44:	000f0c00 	andeq	r0, pc, r0, lsl #24
  48:	30000200 	andcc	r0, r0, r0, lsl #4
  4c:	000f0c9f 	muleq	pc, pc, ip	; <UNPREDICTABLE>
  50:	000f4800 	andeq	r4, pc, r0, lsl #16
  54:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
  68:	0dcc0000 	stcleq	0, cr0, [ip]
  6c:	0df40000 	ldcleq	0, cr0, [r4]
  70:	00010000 	andeq	r0, r1, r0
  74:	000df450 	andeq	pc, sp, r0, asr r4	; <UNPREDICTABLE>
  78:	000df700 	andeq	pc, sp, r0, lsl #14
  7c:	53000100 	movwpl	r0, #256	; 0x100
  80:	00000df7 	strdeq	r0, [r0], -r7
  84:	00000e0c 	andeq	r0, r0, ip, lsl #28
  88:	01f30004 	mvnseq	r0, r4
  8c:	0e0c9f50 	mcreq	15, 0, r9, cr12, cr0, {2}
  90:	0e240000 	cdpeq	0, 2, cr0, cr4, cr0, {0}
  94:	00010000 	andeq	r0, r1, r0
  98:	000e2450 	andeq	r2, lr, r0, asr r4
  9c:	000e5400 	andeq	r5, lr, r0, lsl #8
  a0:	f3000400 	vshl.u8	d0, d0, d0
  a4:	009f5001 	addseq	r5, pc, r1
	...
  b4:	cc000000 	stcgt	0, cr0, [r0], {-0}
  b8:	f700000d 			; <UNDEFINED> instruction: 0xf700000d
  bc:	0100000d 	tsteq	r0, sp
  c0:	0df75100 	ldfeqe	f5, [r7]
  c4:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
  c8:	00040000 	andeq	r0, r4, r0
  cc:	9f5101f3 	svcls	0x005101f3
  d0:	00000e0c 	andeq	r0, r0, ip, lsl #28
  d4:	00000e20 	andeq	r0, r0, r0, lsr #28
  d8:	20510001 	subscs	r0, r1, r1
  dc:	5400000e 	strpl	r0, [r0], #-14
  e0:	0400000e 	streq	r0, [r0], #-14
  e4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  f4:	000dcc00 	andeq	ip, sp, r0, lsl #24
  f8:	000ddc00 	andeq	sp, sp, r0, lsl #24
  fc:	52000100 	andpl	r0, r0, #0, 2
 100:	00000ddc 	ldrdeq	r0, [r0], -ip
 104:	00000e54 	andeq	r0, r0, r4, asr lr
 108:	00540001 	subseq	r0, r4, r1
	...
 118:	000df800 	andeq	pc, sp, r0, lsl #16
 11c:	000e0400 	andeq	r0, lr, r0, lsl #8
 120:	50000100 	andpl	r0, r0, r0, lsl #2
 124:	00000e2c 	andeq	r0, r0, ip, lsr #28
 128:	00000e34 	andeq	r0, r0, r4, lsr lr
 12c:	34500001 	ldrbcc	r0, [r0], #-1
 130:	3700000e 	strcc	r0, [r0, -lr]
 134:	0100000e 	tsteq	r0, lr
 138:	00005100 	andeq	r5, r0, r0, lsl #2
	...
 14c:	0d3c0000 	ldceq	0, cr0, [ip, #-0]
 150:	0d640000 	stcleq	0, cr0, [r4, #-0]
 154:	00010000 	andeq	r0, r1, r0
 158:	000d6450 	andeq	r6, sp, r0, asr r4
 15c:	000d6700 	andeq	r6, sp, r0, lsl #14
 160:	53000100 	movwpl	r0, #256	; 0x100
 164:	00000d67 	andeq	r0, r0, r7, ror #26
 168:	00000d7c 	andeq	r0, r0, ip, ror sp
 16c:	7c550001 	mrrcvc	0, 0, r0, r5, cr1
 170:	9400000d 	strls	r0, [r0], #-13
 174:	0100000d 	tsteq	r0, sp
 178:	0d945000 	ldceq	0, cr5, [r4]
 17c:	0d9c0000 	ldceq	0, cr0, [ip]
 180:	00040000 	andeq	r0, r4, r0
 184:	9f5001f3 	svcls	0x005001f3
 188:	00000d9c 	muleq	r0, ip, sp
 18c:	00000dcc 	andeq	r0, r0, ip, asr #27
 190:	00550001 	subseq	r0, r5, r1
	...
 1a0:	3c000000 	stccc	0, cr0, [r0], {-0}
 1a4:	6700000d 	strvs	r0, [r0, -sp]
 1a8:	0100000d 	tsteq	r0, sp
 1ac:	0d675100 	stfeqe	f5, [r7, #-0]
 1b0:	0d7c0000 	ldcleq	0, cr0, [ip, #-0]
 1b4:	00040000 	andeq	r0, r4, r0
 1b8:	9f5101f3 	svcls	0x005101f3
 1bc:	00000d7c 	andeq	r0, r0, ip, ror sp
 1c0:	00000d90 	muleq	r0, r0, sp
 1c4:	90510001 	subsls	r0, r1, r1
 1c8:	cc00000d 	stcgt	0, cr0, [r0], {13}
 1cc:	0400000d 	streq	r0, [r0], #-13
 1d0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 1d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 1e4:	3c000000 	stccc	0, cr0, [r0], {-0}
 1e8:	6700000d 	strvs	r0, [r0, -sp]
 1ec:	0100000d 	tsteq	r0, sp
 1f0:	0d675200 	sfmeq	f5, 2, [r7, #-0]
 1f4:	0d7c0000 	ldcleq	0, cr0, [ip, #-0]
 1f8:	00010000 	andeq	r0, r1, r0
 1fc:	000d7c54 	andeq	r7, sp, r4, asr ip
 200:	000d8c00 	andeq	r8, sp, r0, lsl #24
 204:	52000100 	andpl	r0, r0, #0, 2
 208:	00000d8c 	andeq	r0, r0, ip, lsl #27
 20c:	00000d9c 	muleq	r0, ip, sp
 210:	01f30004 	mvnseq	r0, r4
 214:	0d9c9f52 	ldceq	15, cr9, [ip, #328]	; 0x148
 218:	0dcc0000 	stcleq	0, cr0, [ip]
 21c:	00010000 	andeq	r0, r1, r0
 220:	00000054 	andeq	r0, r0, r4, asr r0
	...
 22c:	000d6800 	andeq	r6, sp, r0, lsl #16
 230:	000d7400 	andeq	r7, sp, r0, lsl #8
 234:	50000100 	andpl	r0, r0, r0, lsl #2
 238:	00000d9c 	muleq	r0, ip, sp
 23c:	00000da8 	andeq	r0, r0, r8, lsr #27
 240:	00500001 	subseq	r0, r0, r1
	...
 258:	70000000 	andvc	r0, r0, r0
 25c:	ec000007 	stc	0, cr0, [r0], {7}
 260:	01000007 	tsteq	r0, r7
 264:	07ec5000 	strbeq	r5, [ip, r0]!
 268:	07f80000 	ldrbeq	r0, [r8, r0]!
 26c:	00040000 	andeq	r0, r4, r0
 270:	9f5001f3 	svcls	0x005001f3
 274:	000007f8 	strdeq	r0, [r0], -r8
 278:	00000810 	andeq	r0, r0, r0, lsl r8
 27c:	10500001 	subsne	r0, r0, r1
 280:	18000008 	stmdane	r0, {r3}
 284:	04000008 	streq	r0, [r0], #-8
 288:	5001f300 	andpl	pc, r1, r0, lsl #6
 28c:	0008189f 	muleq	r8, pc, r8	; <UNPREDICTABLE>
 290:	00081c00 	andeq	r1, r8, r0, lsl #24
 294:	50000100 	andpl	r0, r0, r0, lsl #2
 298:	0000081c 	andeq	r0, r0, ip, lsl r8
 29c:	00000828 	andeq	r0, r0, r8, lsr #16
 2a0:	01f30004 	mvnseq	r0, r4
 2a4:	08289f50 	stmdaeq	r8!, {r4, r6, r8, r9, sl, fp, ip, pc}
 2a8:	084c0000 	stmdaeq	ip, {}^	; <UNPREDICTABLE>
 2ac:	00010000 	andeq	r0, r1, r0
 2b0:	00084c50 	andeq	r4, r8, r0, asr ip
 2b4:	0008cc00 	andeq	ip, r8, r0, lsl #24
 2b8:	f3000400 	vshl.u8	d0, d0, d0
 2bc:	009f5001 	addseq	r5, pc, r1
	...
 2d8:	00077000 	andeq	r7, r7, r0
 2dc:	00078000 	andeq	r8, r7, r0
 2e0:	51000100 	mrspl	r0, (UNDEF: 16)
 2e4:	00000780 	andeq	r0, r0, r0, lsl #15
 2e8:	000007ef 	andeq	r0, r0, pc, ror #15
 2ec:	ef5c0001 	svc	0x005c0001
 2f0:	f8000007 			; <UNDEFINED> instruction: 0xf8000007
 2f4:	04000007 	streq	r0, [r0], #-7
 2f8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 2fc:	0007f89f 	muleq	r7, pc, r8	; <UNPREDICTABLE>
 300:	00081300 	andeq	r1, r8, r0, lsl #6
 304:	5c000100 	stfpls	f0, [r0], {-0}
 308:	00000813 	andeq	r0, r0, r3, lsl r8
 30c:	00000818 	andeq	r0, r0, r8, lsl r8
 310:	01f30004 	mvnseq	r0, r4
 314:	08189f51 	ldmdaeq	r8, {r0, r4, r6, r8, r9, sl, fp, ip, pc}
 318:	081f0000 	ldmdaeq	pc, {}	; <UNPREDICTABLE>
 31c:	00010000 	andeq	r0, r1, r0
 320:	00081f5c 	andeq	r1, r8, ip, asr pc
 324:	00082800 	andeq	r2, r8, r0, lsl #16
 328:	f3000400 	vshl.u8	d0, d0, d0
 32c:	289f5101 	ldmcs	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
 330:	4c000008 	stcmi	0, cr0, [r0], {8}
 334:	01000008 	tsteq	r0, r8
 338:	084c5c00 	stmdaeq	ip, {sl, fp, ip, lr}^
 33c:	08cc0000 	stmiaeq	ip, {}^	; <UNPREDICTABLE>
 340:	00040000 	andeq	r0, r4, r0
 344:	9f5101f3 	svcls	0x005101f3
	...
 360:	07700000 	ldrbeq	r0, [r0, -r0]!
 364:	079c0000 	ldreq	r0, [ip, r0]
 368:	00010000 	andeq	r0, r1, r0
 36c:	00079c52 	andeq	r9, r7, r2, asr ip
 370:	0007ef00 	andeq	lr, r7, r0, lsl #30
 374:	51000100 	mrspl	r0, (UNDEF: 16)
 378:	000007ef 	andeq	r0, r0, pc, ror #15
 37c:	000007f8 	strdeq	r0, [r0], -r8
 380:	01f30004 	mvnseq	r0, r4
 384:	07f89f52 	ubfxeq	r9, r2, #30, #25
 388:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
 38c:	00010000 	andeq	r0, r1, r0
 390:	00080c51 	andeq	r0, r8, r1, asr ip
 394:	00081800 	andeq	r1, r8, r0, lsl #16
 398:	f3000400 	vshl.u8	d0, d0, d0
 39c:	189f5201 	ldmne	pc, {r0, r9, ip, lr}	; <UNPREDICTABLE>
 3a0:	1f000008 	svcne	0x00000008
 3a4:	01000008 	tsteq	r0, r8
 3a8:	081f5100 	ldmdaeq	pc, {r8, ip, lr}	; <UNPREDICTABLE>
 3ac:	08280000 	stmdaeq	r8!, {}	; <UNPREDICTABLE>
 3b0:	00040000 	andeq	r0, r4, r0
 3b4:	9f5201f3 	svcls	0x005201f3
 3b8:	00000828 	andeq	r0, r0, r8, lsr #16
 3bc:	0000084c 	andeq	r0, r0, ip, asr #16
 3c0:	4c510001 	mrrcmi	0, 0, r0, r1, cr1
 3c4:	cc000008 	stcgt	0, cr0, [r0], {8}
 3c8:	04000008 	streq	r0, [r0], #-8
 3cc:	5201f300 	andpl	pc, r1, #0, 6
 3d0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 3dc:	00077000 	andeq	r7, r7, r0
 3e0:	00078800 	andeq	r8, r7, r0, lsl #16
 3e4:	53000100 	movwpl	r0, #256	; 0x100
 3e8:	00000788 	andeq	r0, r0, r8, lsl #15
 3ec:	000008a0 	andeq	r0, r0, r0, lsr #17
 3f0:	00550001 	subseq	r0, r5, r1
 3f4:	00000000 	andeq	r0, r0, r0
 3f8:	01000000 	mrseq	r0, (UNDEF: 0)
 3fc:	00000000 	andeq	r0, r0, r0
 400:	0007d000 	andeq	sp, r7, r0
 404:	0007e800 	andeq	lr, r7, r0, lsl #16
 408:	41000200 	mrsmi	r0, R8_usr
 40c:	0008289f 	muleq	r8, pc, r8	; <UNPREDICTABLE>
 410:	00084800 	andeq	r4, r8, r0, lsl #16
 414:	41000200 	mrsmi	r0, R8_usr
 418:	0008489f 	muleq	r8, pc, r8	; <UNPREDICTABLE>
 41c:	00089400 	andeq	r9, r8, r0, lsl #8
 420:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
 42c:	00000001 	andeq	r0, r0, r1
 430:	00000848 	andeq	r0, r0, r8, asr #16
 434:	0000084c 	andeq	r0, r0, ip, asr #16
 438:	9f300002 	svcls	0x00300002
 43c:	0000084c 	andeq	r0, r0, ip, asr #16
 440:	00000894 	muleq	r0, r4, r8
 444:	00560001 	subseq	r0, r6, r1
 448:	00000000 	andeq	r0, r0, r0
 44c:	02000000 	andeq	r0, r0, #0
 450:	00084800 	andeq	r4, r8, r0, lsl #16
 454:	00089400 	andeq	r9, r8, r0, lsl #8
 458:	33000200 	movwcc	r0, #512	; 0x200
 45c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 460:	00000000 	andeq	r0, r0, r0
 464:	ac000000 	stcge	0, cr0, [r0], {-0}
 468:	0c00000c 	stceq	0, cr0, [r0], {12}
 46c:	0100000d 	tsteq	r0, sp
 470:	00005500 	andeq	r5, r0, r0, lsl #10
	...
 480:	0af80000 	beq	ffe00488 <emmc_init+0xffdff634>
 484:	0afc0000 	beq	fff0048c <emmc_init+0xffeff638>
 488:	00010000 	andeq	r0, r1, r0
 48c:	000b0053 	andeq	r0, fp, r3, asr r0
 490:	000b0c00 	andeq	r0, fp, r0, lsl #24
 494:	53000100 	movwpl	r0, #256	; 0x100
 498:	00000b0c 	andeq	r0, r0, ip, lsl #22
 49c:	00000b10 	andeq	r0, r0, r0, lsl fp
 4a0:	04720002 	ldrbteq	r0, [r2], #-2
 4a4:	00000b10 	andeq	r0, r0, r0, lsl fp
 4a8:	00000b33 	andeq	r0, r0, r3, lsr fp
 4ac:	040c0005 	streq	r0, [ip], #-5
 4b0:	00203000 	eoreq	r3, r0, r0
	...
 4c0:	000b6400 	andeq	r6, fp, r0, lsl #8
 4c4:	000b7c00 	andeq	r7, fp, r0, lsl #24
 4c8:	03000c00 	movweq	r0, #3072	; 0xc00
 4cc:	00000048 	andeq	r0, r0, r8, asr #32
 4d0:	73254806 			; <UNDEFINED> instruction: 0x73254806
 4d4:	7c9f2100 	ldfvcs	f2, [pc], {0}
 4d8:	9400000b 	strls	r0, [r0], #-11
 4dc:	2d00000b 	stccs	0, cr0, [r0, #-44]	; 0xffffffd4
 4e0:	00480300 	subeq	r0, r8, r0, lsl #6
 4e4:	38060000 	stmdacc	r6, {}	; <UNPREDICTABLE>
 4e8:	40ff0824 	rscsmi	r0, pc, r4, lsr #16
 4ec:	48031a24 	stmdami	r3, {r2, r5, r9, fp, ip}
 4f0:	06000000 	streq	r0, [r0], -r0
 4f4:	000a2538 	andeq	r2, sl, r8, lsr r5
 4f8:	03211aff 			; <UNDEFINED> instruction: 0x03211aff
 4fc:	00000048 	andeq	r0, r0, r8, asr #32
 500:	21244806 			; <UNDEFINED> instruction: 0x21244806
 504:	00004803 	andeq	r4, r0, r3, lsl #16
 508:	25480600 	strbcs	r0, [r8, #-1536]	; 0xfffffa00
 50c:	0bb49f21 	bleq	fed28198 <emmc_init+0xfed27344>
 510:	0c200000 	stceq	0, cr0, [r0], #-0
 514:	002d0000 	eoreq	r0, sp, r0
 518:	00004803 	andeq	r4, r0, r3, lsl #16
 51c:	24380600 	ldrtcs	r0, [r8], #-1536	; 0xfffffa00
 520:	2440ff08 	strbcs	pc, [r0], #-3848	; 0xfffff0f8	; <UNPREDICTABLE>
 524:	0048031a 	subeq	r0, r8, sl, lsl r3
 528:	38060000 	stmdacc	r6, {}	; <UNPREDICTABLE>
 52c:	ff000a25 			; <UNDEFINED> instruction: 0xff000a25
 530:	4803211a 	stmdami	r3, {r1, r3, r4, r8, sp}
 534:	06000000 	streq	r0, [r0], -r0
 538:	03212448 			; <UNDEFINED> instruction: 0x03212448
 53c:	00000048 	andeq	r0, r0, r8, asr #32
 540:	21254806 			; <UNDEFINED> instruction: 0x21254806
 544:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 558:	70000000 	andvc	r0, r0, r0
 55c:	8400000b 	strhi	r0, [r0], #-11
 560:	0500000b 	streq	r0, [r0, #-11]
 564:	3f007200 	svccc	0x00007200
 568:	0b849f1a 	bleq	fe1281d8 <emmc_init+0xfe127384>
 56c:	0b900000 	bleq	fe400574 <emmc_init+0xfe3ff720>
 570:	00010000 	andeq	r0, r1, r0
 574:	000b9052 	andeq	r9, fp, r2, asr r0
 578:	000b9400 	andeq	r9, fp, r0, lsl #8
 57c:	03001b00 	movweq	r1, #2816	; 0xb00
 580:	00000048 	andeq	r0, r0, r8, asr #32
 584:	08243806 	stmdaeq	r4!, {r1, r2, fp, ip, sp}
 588:	1a2440ff 	bne	91098c <emmc_init+0x90fb38>
 58c:	00004803 	andeq	r4, r0, r3, lsl #16
 590:	24480600 	strbcs	r0, [r8], #-1536	; 0xfffffa00
 594:	3f254821 	svccc	0x00254821
 598:	0bb49f1a 	bleq	fed28208 <emmc_init+0xfed273b4>
 59c:	0be00000 	bleq	ff8005a4 <emmc_init+0xff7ff750>
 5a0:	00010000 	andeq	r0, r1, r0
 5a4:	000be052 	andeq	lr, fp, r2, asr r0
 5a8:	000be800 	andeq	lr, fp, r0, lsl #16
 5ac:	03001b00 	movweq	r1, #2816	; 0xb00
 5b0:	00000048 	andeq	r0, r0, r8, asr #32
 5b4:	08243806 	stmdaeq	r4!, {r1, r2, fp, ip, sp}
 5b8:	1a2440ff 	bne	9109bc <emmc_init+0x90fb68>
 5bc:	00004803 	andeq	r4, r0, r3, lsl #16
 5c0:	24480600 	strbcs	r0, [r8], #-1536	; 0xfffffa00
 5c4:	3f254821 	svccc	0x00254821
 5c8:	0be89f1a 	bleq	ffa28238 <emmc_init+0xffa273e4>
 5cc:	0bf00000 	bleq	ffc005d4 <emmc_init+0xffbff780>
 5d0:	00010000 	andeq	r0, r1, r0
 5d4:	000bf052 	andeq	pc, fp, r2, asr r0	; <UNPREDICTABLE>
 5d8:	000c2000 	andeq	r2, ip, r0
 5dc:	03001b00 	movweq	r1, #2816	; 0xb00
 5e0:	00000048 	andeq	r0, r0, r8, asr #32
 5e4:	08243806 	stmdaeq	r4!, {r1, r2, fp, ip, sp}
 5e8:	1a2440ff 	bne	9109ec <emmc_init+0x90fb98>
 5ec:	00004803 	andeq	r4, r0, r3, lsl #16
 5f0:	24480600 	strbcs	r0, [r8], #-1536	; 0xfffffa00
 5f4:	3f254821 	svccc	0x00254821
 5f8:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
 608:	00000b78 	andeq	r0, r0, r8, ror fp
 60c:	00000b94 	muleq	r0, r4, fp
 610:	b4510001 	ldrblt	r0, [r1], #-1
 614:	f400000b 	vst4.8	{d0-d3}, [r0], fp
 618:	0100000b 	tsteq	r0, fp
 61c:	0bf45100 	bleq	ffd14a24 <emmc_init+0xffd13bd0>
 620:	0c200000 	stceq	0, cr0, [r0], #-0
 624:	00280000 	eoreq	r0, r8, r0
 628:	00004803 	andeq	r4, r0, r3, lsl #16
 62c:	24380600 	ldrtcs	r0, [r8], #-1536	; 0xfffffa00
 630:	2440ff08 	strbcs	pc, [r0], #-3848	; 0xfffff0f8	; <UNPREDICTABLE>
 634:	0048031a 	subeq	r0, r8, sl, lsl r3
 638:	38060000 	stmdacc	r6, {}	; <UNPREDICTABLE>
 63c:	ff000a25 			; <UNDEFINED> instruction: 0xff000a25
 640:	4803211a 	stmdami	r3, {r1, r3, r4, r8, sp}
 644:	06000000 	streq	r0, [r0], -r0
 648:	3f212448 	svccc	0x00212448
 64c:	9f1a3125 	svcls	0x001a3125
	...
 668:	00000b80 	andeq	r0, r0, r0, lsl #23
 66c:	00000b8c 	andeq	r0, r0, ip, lsl #23
 670:	8c530001 	mrrchi	0, 0, r0, r3, cr1
 674:	9400000b 	strls	r0, [r0], #-11
 678:	2800000b 	stmdacs	r0, {r0, r1, r3}
 67c:	00480300 	subeq	r0, r8, r0, lsl #6
 680:	38060000 	stmdacc	r6, {}	; <UNPREDICTABLE>
 684:	40ff0824 	rscsmi	r0, pc, r4, lsr #16
 688:	48031a24 	stmdami	r3, {r2, r5, r9, fp, ip}
 68c:	06000000 	streq	r0, [r0], -r0
 690:	000a2538 	andeq	r2, sl, r8, lsr r5
 694:	03211aff 			; <UNDEFINED> instruction: 0x03211aff
 698:	00000048 	andeq	r0, r0, r8, asr #32
 69c:	21244806 			; <UNDEFINED> instruction: 0x21244806
 6a0:	1a31253a 	bne	c49b90 <emmc_init+0xc48d3c>
 6a4:	000bb49f 	muleq	fp, pc, r4	; <UNPREDICTABLE>
 6a8:	000bd000 	andeq	sp, fp, r0
 6ac:	53000100 	movwpl	r0, #256	; 0x100
 6b0:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 6b4:	00000bd8 	ldrdeq	r0, [r0], -r8
 6b8:	48030028 	stmdami	r3, {r3, r5}
 6bc:	06000000 	streq	r0, [r0], -r0
 6c0:	ff082438 			; <UNDEFINED> instruction: 0xff082438
 6c4:	031a2440 	tsteq	sl, #64, 8	; 0x40000000
 6c8:	00000048 	andeq	r0, r0, r8, asr #32
 6cc:	0a253806 	beq	94e6ec <emmc_init+0x94d898>
 6d0:	211aff00 	tstcs	sl, r0, lsl #30	; <UNPREDICTABLE>
 6d4:	00004803 	andeq	r4, r0, r3, lsl #16
 6d8:	24480600 	strbcs	r0, [r8], #-1536	; 0xfffffa00
 6dc:	31253a21 			; <UNDEFINED> instruction: 0x31253a21
 6e0:	0bd89f1a 	bleq	ff628350 <emmc_init+0xff6274fc>
 6e4:	0bdc0000 	bleq	ff7006ec <emmc_init+0xff6ff898>
 6e8:	00010000 	andeq	r0, r1, r0
 6ec:	000bdc53 	andeq	sp, fp, r3, asr ip
 6f0:	000be800 	andeq	lr, fp, r0, lsl #16
 6f4:	03002800 	movweq	r2, #2048	; 0x800
 6f8:	00000048 	andeq	r0, r0, r8, asr #32
 6fc:	08243806 	stmdaeq	r4!, {r1, r2, fp, ip, sp}
 700:	1a2440ff 	bne	910b04 <emmc_init+0x90fcb0>
 704:	00004803 	andeq	r4, r0, r3, lsl #16
 708:	25380600 	ldrcs	r0, [r8, #-1536]!	; 0xfffffa00
 70c:	1aff000a 	bne	fffc073c <emmc_init+0xfffbf8e8>
 710:	00480321 	subeq	r0, r8, r1, lsr #6
 714:	48060000 	stmdami	r6, {}	; <UNPREDICTABLE>
 718:	253a2124 	ldrcs	r2, [sl, #-292]!	; 0xfffffedc
 71c:	e89f1a31 	ldm	pc, {r0, r4, r5, r9, fp, ip}	; <UNPREDICTABLE>
 720:	0000000b 	andeq	r0, r0, fp
 724:	0100000c 	tsteq	r0, ip
 728:	0c005300 	stceq	3, cr5, [r0], {-0}
 72c:	0c200000 	stceq	0, cr0, [r0], #-0
 730:	00280000 	eoreq	r0, r8, r0
 734:	00004803 	andeq	r4, r0, r3, lsl #16
 738:	24380600 	ldrtcs	r0, [r8], #-1536	; 0xfffffa00
 73c:	2440ff08 	strbcs	pc, [r0], #-3848	; 0xfffff0f8	; <UNPREDICTABLE>
 740:	0048031a 	subeq	r0, r8, sl, lsl r3
 744:	38060000 	stmdacc	r6, {}	; <UNPREDICTABLE>
 748:	ff000a25 			; <UNDEFINED> instruction: 0xff000a25
 74c:	4803211a 	stmdami	r3, {r1, r3, r4, r8, sp}
 750:	06000000 	streq	r0, [r0], -r0
 754:	3a212448 	bcc	84987c <emmc_init+0x848a28>
 758:	9f1a3125 	svcls	0x001a3125
	...
 768:	00000734 	andeq	r0, r0, r4, lsr r7
 76c:	00000740 	andeq	r0, r0, r0, asr #14
 770:	54510001 	ldrbpl	r0, [r1], #-1
 774:	5b000007 	blpl	798 <.debug_loc+0x798>
 778:	01000007 	tsteq	r0, r7
 77c:	00005100 	andeq	r5, r0, r0, lsl #2
 780:	00000000 	andeq	r0, r0, r0
 784:	00010000 	andeq	r0, r1, r0
 788:	00000200 	andeq	r0, r0, r0, lsl #4
 78c:	000009f4 	strdeq	r0, [r0], -r4
 790:	00000a0c 	andeq	r0, r0, ip, lsl #20
 794:	9f300002 	svcls	0x00300002
 798:	00000a0c 	andeq	r0, r0, ip, lsl #20
 79c:	00000a1c 	andeq	r0, r0, ip, lsl sl
 7a0:	9f310002 	svcls	0x00310002
 7a4:	00000a24 	andeq	r0, r0, r4, lsr #20
 7a8:	00000a3c 	andeq	r0, r0, ip, lsr sl
 7ac:	9f300002 	svcls	0x00300002
	...
 7bc:	00000a3c 	andeq	r0, r0, ip, lsr sl
 7c0:	00000a48 	andeq	r0, r0, r8, asr #20
 7c4:	48500001 	ldmdami	r0, {r0}^
 7c8:	c400000a 	strgt	r0, [r0], #-10
 7cc:	0400000a 	streq	r0, [r0], #-10
 7d0:	5001f300 	andpl	pc, r1, r0, lsl #6
 7d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 7d8:	00000000 	andeq	r0, r0, r0
 7dc:	00010100 	andeq	r0, r1, r0, lsl #2
 7e0:	44000101 	strmi	r0, [r0], #-257	; 0xfffffeff
 7e4:	9800000a 	stmdals	r0, {r1, r3}
 7e8:	0200000a 	andeq	r0, r0, #10
 7ec:	a09f3100 	addsge	r3, pc, r0, lsl #2
 7f0:	b800000a 	stmdalt	r0, {r1, r3}
 7f4:	0200000a 	andeq	r0, r0, #10
 7f8:	b89f3100 	ldmlt	pc, {r8, ip, sp}	; <UNPREDICTABLE>
 7fc:	c400000a 	strgt	r0, [r0], #-10
 800:	0200000a 	andeq	r0, r0, #10
 804:	009f3000 	addseq	r3, pc, r0
	...
 810:	03000000 	movweq	r0, #0
 814:	000a4800 	andeq	r4, sl, r0, lsl #16
 818:	000a4c00 	andeq	r4, sl, r0, lsl #24
 81c:	30000200 	andcc	r0, r0, r0, lsl #4
 820:	000a4c9f 	muleq	sl, pc, ip	; <UNPREDICTABLE>
 824:	000a5400 	andeq	r5, sl, r0, lsl #8
 828:	51000100 	mrspl	r0, (UNDEF: 16)
 82c:	00000a80 	andeq	r0, r0, r0, lsl #21
 830:	00000a90 	muleq	r0, r0, sl
 834:	9f300002 	svcls	0x00300002
	...
 840:	00000001 	andeq	r0, r0, r1
 844:	00000528 	andeq	r0, r0, r8, lsr #10
 848:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
 84c:	9f300002 	svcls	0x00300002
 850:	000005c4 	andeq	r0, r0, r4, asr #11
 854:	000005f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 858:	9f300002 	svcls	0x00300002
	...
 86c:	0000095c 	andeq	r0, r0, ip, asr r9
 870:	000009a8 	andeq	r0, r0, r8, lsr #19
 874:	a8500001 	ldmdage	r0, {r0}^
 878:	d4000009 	strle	r0, [r0], #-9
 87c:	01000009 	tsteq	r0, r9
 880:	09d45400 	ldmibeq	r4, {sl, ip, lr}^
 884:	09d80000 	ldmibeq	r8, {}^	; <UNPREDICTABLE>
 888:	00010000 	andeq	r0, r1, r0
 88c:	0009d850 	andeq	sp, r9, r0, asr r8
 890:	0009f000 	andeq	pc, r9, r0
 894:	f3000400 	vshl.u8	d0, d0, d0
 898:	009f5001 	addseq	r5, pc, r1
	...
 8a8:	5c000000 	stcpl	0, cr0, [r0], {-0}
 8ac:	94000009 	strls	r0, [r0], #-9
 8b0:	01000009 	tsteq	r0, r9
 8b4:	09945100 	ldmibeq	r4, {r8, ip, lr}
 8b8:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
 8bc:	00010000 	andeq	r0, r1, r0
 8c0:	0009d455 	andeq	sp, r9, r5, asr r4
 8c4:	0009db00 	andeq	sp, r9, r0, lsl #22
 8c8:	51000100 	mrspl	r0, (UNDEF: 16)
 8cc:	000009db 	ldrdeq	r0, [r0], -fp
 8d0:	000009f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 8d4:	01f30004 	mvnseq	r0, r4
 8d8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
 8e8:	095c0000 	ldmdbeq	ip, {}^	; <UNPREDICTABLE>
 8ec:	09880000 	stmibeq	r8, {}	; <UNPREDICTABLE>
 8f0:	00010000 	andeq	r0, r1, r0
 8f4:	00098852 	andeq	r8, r9, r2, asr r8
 8f8:	0009d400 	andeq	sp, r9, r0, lsl #8
 8fc:	f3000400 	vshl.u8	d0, d0, d0
 900:	d49f5201 	ldrle	r5, [pc], #513	; 908 <.debug_loc+0x908>
 904:	db000009 	blle	930 <.debug_loc+0x930>
 908:	01000009 	tsteq	r0, r9
 90c:	09db5200 	ldmibeq	fp, {r9, ip, lr}^
 910:	09f00000 	ldmibeq	r0!, {}^	; <UNPREDICTABLE>
 914:	00040000 	andeq	r0, r4, r0
 918:	9f5201f3 	svcls	0x005201f3
	...
 924:	00000001 	andeq	r0, r0, r1
 928:	00000990 	muleq	r0, r0, r9
 92c:	0000099c 	muleq	r0, ip, r9
 930:	9f300002 	svcls	0x00300002
 934:	0000099c 	muleq	r0, ip, r9
 938:	000009ab 	andeq	r0, r0, fp, lsr #19
 93c:	00510001 	subseq	r0, r1, r1
 940:	00000000 	andeq	r0, r0, r0
 944:	02000000 	andeq	r0, r0, #0
 948:	04000000 	streq	r0, [r0], #-0
 94c:	08000001 	stmdaeq	r0, {r0}
 950:	02000001 	andeq	r0, r0, #1
 954:	089f3000 	ldmeq	pc, {ip, sp}	; <UNPREDICTABLE>
 958:	60000001 	andvs	r0, r0, r1
 95c:	01000001 	tsteq	r0, r1
 960:	00005400 	andeq	r5, r0, r0, lsl #8
	...
 970:	04b80000 	ldrteq	r0, [r8], #0
 974:	04d00000 	ldrbeq	r0, [r0], #0
 978:	00010000 	andeq	r0, r1, r0
 97c:	0004d050 	andeq	sp, r4, r0, asr r0
 980:	0004f400 	andeq	pc, r4, r0, lsl #8
 984:	f3000400 	vshl.u8	d0, d0, d0
 988:	f49f5001 			; <UNDEFINED> instruction: 0xf49f5001
 98c:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
 990:	01000004 	tsteq	r0, r4
 994:	04f85000 	ldrbteq	r5, [r8], #0
 998:	05240000 	streq	r0, [r4, #-0]!
 99c:	00040000 	andeq	r0, r4, r0
 9a0:	9f5001f3 	svcls	0x005001f3
	...
 9b8:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
 9bc:	000004ef 	andeq	r0, r0, pc, ror #9
 9c0:	ef510001 	svc	0x00510001
 9c4:	f4000004 	vst4.8	{d0-d3}, [r0], r4
 9c8:	04000004 	streq	r0, [r0], #-4
 9cc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 9d0:	0004f49f 	muleq	r4, pc, r4	; <UNPREDICTABLE>
 9d4:	0004fb00 	andeq	pc, r4, r0, lsl #22
 9d8:	51000100 	mrspl	r0, (UNDEF: 16)
 9dc:	000004fb 	strdeq	r0, [r0], -fp
 9e0:	00000504 	andeq	r0, r0, r4, lsl #10
 9e4:	01f30004 	mvnseq	r0, r4
 9e8:	05049f51 	streq	r9, [r4, #-3921]	; 0xfffff0af
 9ec:	050b0000 	streq	r0, [fp, #-0]
 9f0:	00010000 	andeq	r0, r1, r0
 9f4:	00050b51 	andeq	r0, r5, r1, asr fp
 9f8:	00052400 	andeq	r2, r5, r0, lsl #8
 9fc:	f3000400 	vshl.u8	d0, d0, d0
 a00:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 a14:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 a18:	ef000004 	svc	0x00000004
 a1c:	01000004 	tsteq	r0, r4
 a20:	04ef5200 	strbteq	r5, [pc], #512	; a28 <.debug_loc+0xa28>
 a24:	04f40000 	ldrbteq	r0, [r4], #0
 a28:	00040000 	andeq	r0, r4, r0
 a2c:	9f5201f3 	svcls	0x005201f3
 a30:	000004f4 	strdeq	r0, [r0], -r4
 a34:	000004fb 	strdeq	r0, [r0], -fp
 a38:	fb520001 	blx	1480a46 <emmc_init+0x147fbf2>
 a3c:	04000004 	streq	r0, [r0], #-4
 a40:	04000005 	streq	r0, [r0], #-5
 a44:	5201f300 	andpl	pc, r1, #0, 6
 a48:	0005049f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
 a4c:	00050b00 	andeq	r0, r5, r0, lsl #22
 a50:	52000100 	andpl	r0, r0, #0, 2
 a54:	0000050b 	andeq	r0, r0, fp, lsl #10
 a58:	00000524 	andeq	r0, r0, r4, lsr #10
 a5c:	01f30004 	mvnseq	r0, r4
 a60:	00009f52 	andeq	r9, r0, r2, asr pc
	...
 a70:	02b00000 	adcseq	r0, r0, #0
 a74:	03040000 	movweq	r0, #16384	; 0x4000
 a78:	00010000 	andeq	r0, r1, r0
 a7c:	00030451 	andeq	r0, r3, r1, asr r4
 a80:	00033400 	andeq	r3, r3, r0, lsl #8
 a84:	f3000400 	vshl.u8	d0, d0, d0
 a88:	349f5101 	ldrcc	r5, [pc], #257	; a90 <.debug_loc+0xa90>
 a8c:	38000003 	stmdacc	r0, {r0, r1}
 a90:	01000003 	tsteq	r0, r3
 a94:	03385100 	teqeq	r8, #0, 2
 a98:	04b80000 	ldrteq	r0, [r8], #0
 a9c:	00040000 	andeq	r0, r4, r0
 aa0:	9f5101f3 	svcls	0x005101f3
	...
 ab4:	02b00000 	adcseq	r0, r0, #0
 ab8:	02c40000 	sbceq	r0, r4, #0
 abc:	00010000 	andeq	r0, r1, r0
 ac0:	0002c452 	andeq	ip, r2, r2, asr r4
 ac4:	0003b000 	andeq	fp, r3, r0
 ac8:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 acc:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
 ad0:	00000424 	andeq	r0, r0, r4, lsr #8
 ad4:	01f30004 	mvnseq	r0, r4
 ad8:	04249f52 	strteq	r9, [r4], #-3922	; 0xfffff0ae
 adc:	047c0000 	ldrbteq	r0, [ip], #-0
 ae0:	00010000 	andeq	r0, r1, r0
 ae4:	00047c55 	andeq	r7, r4, r5, asr ip
 ae8:	0004b800 	andeq	fp, r4, r0, lsl #16
 aec:	f3000400 	vshl.u8	d0, d0, d0
 af0:	009f5201 	addseq	r5, pc, r1, lsl #4
 af4:	00000000 	andeq	r0, r0, r0
 af8:	01000000 	mrseq	r0, (UNDEF: 0)
	...
 b08:	04000003 	streq	r0, [r0], #-3
 b0c:	02000003 	andeq	r0, r0, #3
 b10:	049f3000 	ldreq	r3, [pc], #0	; b18 <.debug_loc+0xb18>
 b14:	34000003 	strcc	r0, [r0], #-3
 b18:	01000003 	tsteq	r0, r3
 b1c:	03485400 	movteq	r5, #33792	; 0x8400
 b20:	035c0000 	cmpeq	ip, #0
 b24:	00010000 	andeq	r0, r1, r0
 b28:	00035c52 	andeq	r5, r3, r2, asr ip
 b2c:	0003ac00 	andeq	sl, r3, r0, lsl #24
 b30:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 b34:	00000424 	andeq	r0, r0, r4, lsr #8
 b38:	0000042b 	andeq	r0, r0, fp, lsr #8
 b3c:	2b520001 	blcs	1480b48 <emmc_init+0x147fcf4>
 b40:	7c000004 	stcvc	0, cr0, [r0], {4}
 b44:	01000004 	tsteq	r0, r4
 b48:	00005400 	andeq	r5, r0, r0, lsl #8
	...
 b5c:	00000358 	andeq	r0, r0, r8, asr r3
 b60:	000003b4 			; <UNDEFINED> instruction: 0x000003b4
 b64:	e4500001 	ldrb	r0, [r0], #-1
 b68:	10000003 	andne	r0, r0, r3
 b6c:	01000004 	tsteq	r0, r4
 b70:	043c5000 	ldrteq	r5, [ip], #-0
 b74:	043f0000 	ldrteq	r0, [pc], #-0	; b7c <.debug_loc+0xb7c>
 b78:	00010000 	andeq	r0, r1, r0
 b7c:	00045050 	andeq	r5, r4, r0, asr r0
 b80:	00048000 	andeq	r8, r4, r0
 b84:	50000100 	andpl	r0, r0, r0, lsl #2
 b88:	00000488 	andeq	r0, r0, r8, lsl #9
 b8c:	0000048b 	andeq	r0, r0, fp, lsl #9
 b90:	00500001 	subseq	r0, r0, r1
	...
 b9c:	00031800 	andeq	r1, r3, r0, lsl #16
 ba0:	00032b00 	andeq	r2, r3, r0, lsl #22
 ba4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
 bb0:	00000001 	andeq	r0, r0, r1
 bb4:	00000000 	andeq	r0, r0, r0
 bb8:	000001c8 	andeq	r0, r0, r8, asr #3
 bbc:	000001dc 	ldrdeq	r0, [r0], -ip
 bc0:	9f300002 	svcls	0x00300002
 bc4:	000001dc 	ldrdeq	r0, [r0], -ip
 bc8:	000001ec 	andeq	r0, r0, ip, ror #3
 bcc:	ec550001 	mrrc	0, 0, r0, r5, cr1
 bd0:	f8000001 			; <UNDEFINED> instruction: 0xf8000001
 bd4:	02000001 	andeq	r0, r0, #1
 bd8:	f89f3000 			; <UNDEFINED> instruction: 0xf89f3000
 bdc:	a4000001 	strge	r0, [r0], #-1
 be0:	01000002 	tsteq	r0, r2
 be4:	00005500 	andeq	r5, r0, r0, lsl #10
 be8:	00000000 	andeq	r0, r0, r0
 bec:	00020000 	andeq	r0, r2, r0
 bf0:	00000000 	andeq	r0, r0, r0
 bf4:	01c80000 	biceq	r0, r8, r0
 bf8:	01dc0000 	bicseq	r0, ip, r0
 bfc:	00020000 	andeq	r0, r2, r0
 c00:	01dc9f30 	bicseq	r9, ip, r0, lsr pc
 c04:	01ec0000 	mvneq	r0, r0
 c08:	00010000 	andeq	r0, r1, r0
 c0c:	0001ec57 	andeq	lr, r1, r7, asr ip
 c10:	0001f800 	andeq	pc, r1, r0, lsl #16
 c14:	30000200 	andcc	r0, r0, r0, lsl #4
 c18:	0001f89f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
 c1c:	0002a400 	andeq	sl, r2, r0, lsl #8
 c20:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
 c2c:	01000000 	mrseq	r0, (UNDEF: 0)
 c30:	01000001 	tsteq	r0, r1
 c34:	00000001 	andeq	r0, r0, r1
 c38:	000001e4 	andeq	r0, r0, r4, ror #3
 c3c:	000001ec 	andeq	r0, r0, ip, ror #3
 c40:	f8540001 			; <UNDEFINED> instruction: 0xf8540001
 c44:	04000001 	streq	r0, [r0], #-1
 c48:	01000002 	tsteq	r0, r2
 c4c:	02045400 	andeq	r5, r4, #0, 8
 c50:	02080000 	andeq	r0, r8, #0
 c54:	00030000 	andeq	r0, r3, r0
 c58:	089f0474 	ldmeq	pc, {r2, r4, r5, r6, sl}	; <UNPREDICTABLE>
 c5c:	7c000002 	stcvc	0, cr0, [r0], {2}
 c60:	01000002 	tsteq	r0, r2
 c64:	027c5400 	rsbseq	r5, ip, #0, 8
 c68:	02880000 	addeq	r0, r8, #0
 c6c:	00030000 	andeq	r0, r3, r0
 c70:	889f0474 	ldmhi	pc, {r2, r4, r5, r6, sl}	; <UNPREDICTABLE>
 c74:	a4000002 	strge	r0, [r0], #-2
 c78:	01000002 	tsteq	r0, r2
 c7c:	00005400 	andeq	r5, r0, r0, lsl #8
 c80:	00000000 	andeq	r0, r0, r0
 c84:	00020000 	andeq	r0, r2, r0
 c88:	01e40000 	mvneq	r0, r0
 c8c:	01ec0000 	mvneq	r0, r0
 c90:	00020000 	andeq	r0, r2, r0
 c94:	01f89f30 	mvnseq	r9, r0, lsr pc
 c98:	02a40000 	adceq	r0, r4, #0
 c9c:	00010000 	andeq	r0, r1, r0
 ca0:	00000056 	andeq	r0, r0, r6, asr r0
	...
 cac:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
 cb0:	fb000001 	blx	cbe <.debug_loc+0xcbe>
 cb4:	01000001 	tsteq	r0, r1
 cb8:	02045000 	andeq	r5, r4, #0
 cbc:	02200000 	eoreq	r0, r0, #0
 cc0:	00010000 	andeq	r0, r1, r0
 cc4:	00025050 	andeq	r5, r2, r0, asr r0
 cc8:	00029800 	andeq	r9, r2, r0, lsl #16
 ccc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
 cdc:	00000204 	andeq	r0, r0, r4, lsl #4
 ce0:	00000220 	andeq	r0, r0, r0, lsr #4
 ce4:	70530001 	subsvc	r0, r3, r1
 ce8:	98000002 	stmdals	r0, {r1}
 cec:	01000002 	tsteq	r0, r2
 cf0:	00005300 	andeq	r5, r0, r0, lsl #6
	...
 cfc:	00c40000 	sbceq	r0, r4, r0
 d00:	00c80000 	sbceq	r0, r8, r0
 d04:	00010000 	andeq	r0, r1, r0
 d08:	0000c850 	andeq	ip, r0, r0, asr r8
 d0c:	0000d400 	andeq	sp, r0, r0, lsl #8
 d10:	f3000400 	vshl.u8	d0, d0, d0
 d14:	009f5001 	addseq	r5, pc, r1
	...
 d20:	0008e000 	andeq	lr, r8, r0
 d24:	00091400 	andeq	r1, r9, r0, lsl #8
 d28:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 d3c:	00000034 	andeq	r0, r0, r4, lsr r0
 d40:	34500001 	ldrbcc	r0, [r0], #-1
 d44:	c4000000 	strgt	r0, [r0], #-0
 d48:	04000000 	streq	r0, [r0], #-0
 d4c:	5001f300 	andpl	pc, r1, r0, lsl #6
 d50:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 d54:	00000000 	andeq	r0, r0, r0
 d58:	00000200 	andeq	r0, r0, r0, lsl #4
 d5c:	00000000 	andeq	r0, r0, r0
 d60:	02020000 	andeq	r0, r2, #0
	...
 d6c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 d70:	02000000 	andeq	r0, r0, #0
 d74:	189f3100 	ldmne	pc, {r8, ip, sp}	; <UNPREDICTABLE>
 d78:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 d7c:	01000000 	mrseq	r0, (UNDEF: 0)
 d80:	00285200 	eoreq	r5, r8, r0, lsl #4
 d84:	002c0000 	eoreq	r0, ip, r0
 d88:	001a0000 	andseq	r0, sl, r0
 d8c:	2cf70070 	ldclcs	0, cr0, [r7], #448	; 0x1c0
 d90:	890c25f7 	stmdbhi	ip, {r0, r1, r2, r4, r5, r6, r7, r8, sl, sp}
 d94:	f755e63b 			; <UNDEFINED> instruction: 0xf755e63b
 d98:	20081e25 	andcs	r1, r8, r5, lsr #28
 d9c:	f72525f7 			; <UNDEFINED> instruction: 0xf72525f7
 da0:	4800f72c 	stmdami	r0, {r2, r3, r5, r8, r9, sl, ip, sp, lr, pc}
 da4:	002c9f25 	eoreq	r9, ip, r5, lsr #30
 da8:	00300000 	eorseq	r0, r0, r0
 dac:	00020000 	andeq	r0, r2, r0
 db0:	00309f31 	eorseq	r9, r0, r1, lsr pc
 db4:	00500000 	subseq	r0, r0, r0
 db8:	00010000 	andeq	r0, r1, r0
 dbc:	00005052 	andeq	r5, r0, r2, asr r0
 dc0:	00005400 	andeq	r5, r0, r0, lsl #8
 dc4:	73000700 	movwvc	r0, #1792	; 0x700
 dc8:	00722000 	rsbseq	r2, r2, r0
 dcc:	00549f1a 	subseq	r9, r4, sl, lsl pc
 dd0:	00580000 	subseq	r0, r8, r0
 dd4:	00110000 	andseq	r0, r1, r0
 dd8:	0070fe09 	rsbseq	pc, r0, r9, lsl #28
 ddc:	17241414 			; <UNDEFINED> instruction: 0x17241414
 de0:	2520231f 	strcs	r2, [r0, #-799]!	; 0xfffffce1
 de4:	1a007221 	bne	1d670 <emmc_init+0x1c81c>
 de8:	0000589f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
 dec:	00005c00 	andeq	r5, r0, r0, lsl #24
 df0:	09001100 	stmdbeq	r0, {r8, ip}
 df4:	147f70fe 	ldrbtne	r7, [pc], #-254	; dfc <.debug_loc+0xdfc>
 df8:	1f172414 	svcne	0x00172414
 dfc:	21252023 			; <UNDEFINED> instruction: 0x21252023
 e00:	9f1a0072 	svcls	0x001a0072
 e04:	0000005c 	andeq	r0, r0, ip, asr r0
 e08:	00000060 	andeq	r0, r0, r0, rrx
 e0c:	00520001 	subseq	r0, r2, r1
 e10:	00000000 	andeq	r0, r0, r0
 e14:	01000000 	mrseq	r0, (UNDEF: 0)
 e18:	00000101 	andeq	r0, r0, r1, lsl #2
 e1c:	00000000 	andeq	r0, r0, r0
 e20:	30000000 	andcc	r0, r0, r0
 e24:	50000000 	andpl	r0, r0, r0
 e28:	03000000 	movweq	r0, #0
 e2c:	9fff0900 	svcls	0x00ff0900
 e30:	00000050 	andeq	r0, r0, r0, asr r0
 e34:	0000005c 	andeq	r0, r0, ip, asr r0
 e38:	5c500001 	mrrcpl	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 e3c:	60000000 	andvs	r0, r0, r0
 e40:	03000000 	movweq	r0, #0
 e44:	9fff0900 	svcls	0x00ff0900
 e48:	00000060 	andeq	r0, r0, r0, rrx
 e4c:	00000074 	andeq	r0, r0, r4, ror r0
 e50:	78500001 	ldmdavc	r0, {r0}^
 e54:	84000000 	strhi	r0, [r0], #-0
 e58:	01000000 	mrseq	r0, (UNDEF: 0)
 e5c:	00905000 	addseq	r5, r0, r0
 e60:	00a00000 	adceq	r0, r0, r0
 e64:	00010000 	andeq	r0, r1, r0
 e68:	00000050 	andeq	r0, r0, r0, asr r0
 e6c:	00000000 	andeq	r0, r0, r0
 e70:	98000100 	stmdals	r0, {r8}
 e74:	a0000000 	andge	r0, r0, r0
 e78:	06000000 	streq	r0, [r0], -r0
 e7c:	08007000 	stmdaeq	r0, {ip, sp, lr}
 e80:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
	...
 e8c:	00009c00 	andeq	r9, r0, r0, lsl #24
 e90:	0000a800 	andeq	sl, r0, r0, lsl #16
 e94:	73000500 	movwvc	r0, #1280	; 0x500
 e98:	9f1a3300 	svcls	0x001a3300
	...
 ea8:	000000ac 	andeq	r0, r0, ip, lsr #1
 eac:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 eb0:	00700006 	rsbseq	r0, r0, r6
 eb4:	9f210073 	svcls	0x00210073
 eb8:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 ebc:	000000c4 	andeq	r0, r0, r4, asr #1
 ec0:	00500001 	subseq	r0, r0, r1
 ec4:	00000000 	andeq	r0, r0, r0
 ec8:	03000000 	movweq	r0, #0
 ecc:	00000000 	andeq	r0, r0, r0
 ed0:	30000000 	andcc	r0, r0, r0
 ed4:	34000000 	strcc	r0, [r0], #-0
 ed8:	02000000 	andeq	r0, r0, #0
 edc:	349f4f00 	ldrcc	r4, [pc], #3840	; ee4 <.debug_loc+0xee4>
 ee0:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 ee4:	01000000 	mrseq	r0, (UNDEF: 0)
 ee8:	00585000 	subseq	r5, r8, r0
 eec:	005c0000 	subseq	r0, ip, r0
 ef0:	00030000 	andeq	r0, r3, r0
 ef4:	5c9f7f70 	ldcpl	15, cr7, [pc], {112}	; 0x70
 ef8:	60000000 	andvs	r0, r0, r0
 efc:	01000000 	mrseq	r0, (UNDEF: 0)
 f00:	00005000 	andeq	r5, r0, r0
	...
 f10:	00000044 	andeq	r0, r0, r4, asr #32
 f14:	00000054 	andeq	r0, r0, r4, asr r0
 f18:	54530001 	ldrbpl	r0, [r3], #-1
 f1c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 f20:	05000000 	streq	r0, [r0, #-0]
 f24:	00703100 	rsbseq	r3, r0, r0, lsl #2
 f28:	00589f24 	subseq	r9, r8, r4, lsr #30
 f2c:	005c0000 	subseq	r0, ip, r0
 f30:	00050000 	andeq	r0, r5, r0
 f34:	247f7031 	ldrbtcs	r7, [pc], #-49	; f3c <.debug_loc+0xf3c>
 f38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 f44:	00016000 	andeq	r6, r1, r0
 f48:	00017c00 	andeq	r7, r1, r0, lsl #24
 f4c:	50000100 	andpl	r0, r0, r0, lsl #2
 f50:	0000017c 	andeq	r0, r0, ip, ror r1
 f54:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 f58:	00570001 	subseq	r0, r7, r1
	...
 f64:	60000000 	andvs	r0, r0, r0
 f68:	7c000001 	stcvc	0, cr0, [r0], {1}
 f6c:	01000001 	tsteq	r0, r1
 f70:	017c5100 	cmneq	ip, r0, lsl #2
 f74:	01bc0000 			; <UNDEFINED> instruction: 0x01bc0000
 f78:	00010000 	andeq	r0, r1, r0
 f7c:	00000056 	andeq	r0, r0, r6, asr r0
	...
 f88:	00016000 	andeq	r6, r1, r0
 f8c:	00017c00 	andeq	r7, r1, r0, lsl #24
 f90:	52000100 	andpl	r0, r0, #0, 2
 f94:	0000017c 	andeq	r0, r0, ip, ror r1
 f98:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 f9c:	01f30004 	mvnseq	r0, r4
 fa0:	00009f52 	andeq	r9, r0, r2, asr pc
	...
 fac:	01600000 	cmneq	r0, r0
 fb0:	017c0000 	cmneq	ip, r0
 fb4:	00010000 	andeq	r0, r1, r0
 fb8:	00017c53 	andeq	r7, r1, r3, asr ip
 fbc:	0001bc00 	andeq	fp, r1, r0, lsl #24
 fc0:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
 fcc:	00000002 	andeq	r0, r0, r2
 fd0:	00000174 	andeq	r0, r0, r4, ror r1
 fd4:	0000017c 	andeq	r0, r0, ip, ror r1
 fd8:	9f300002 	svcls	0x00300002
 fdc:	0000017c 	andeq	r0, r0, ip, ror r1
 fe0:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
 fe4:	00540001 	subseq	r0, r4, r1
 fe8:	00000000 	andeq	r0, r0, r0
 fec:	Address 0x0000000000000fec is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000f48 	andeq	r0, r0, r8, asr #30
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	0000003c 	andeq	r0, r0, ip, lsr r0
   4:	00000048 	andeq	r0, r0, r8, asr #32
   8:	00000050 	andeq	r0, r0, r0, asr r0
   c:	0000005c 	andeq	r0, r0, ip, asr r0
	...
  18:	00000104 	andeq	r0, r0, r4, lsl #2
  1c:	00000134 	andeq	r0, r0, r4, lsr r1
  20:	0000014c 	andeq	r0, r0, ip, asr #2
  24:	00000150 	andeq	r0, r0, r0, asr r1
	...
  30:	000001e4 	andeq	r0, r0, r4, ror #3
  34:	000001ec 	andeq	r0, r0, ip, ror #3
  38:	000001f8 	strdeq	r0, [r0], -r8
  3c:	00000298 	muleq	r0, r8, r2
	...
  48:	000001f8 	strdeq	r0, [r0], -r8
  4c:	0000021c 	andeq	r0, r0, ip, lsl r2
  50:	00000230 	andeq	r0, r0, r0, lsr r2
  54:	00000298 	muleq	r0, r8, r2
	...
  60:	000009f4 	strdeq	r0, [r0], -r4
  64:	00000a0c 	andeq	r0, r0, ip, lsl #20
  68:	00000a24 	andeq	r0, r0, r4, lsr #20
  6c:	00000a3c 	andeq	r0, r0, ip, lsr sl
	...
  78:	00000a48 	andeq	r0, r0, r8, asr #20
  7c:	00000a80 	andeq	r0, r0, r0, lsl #21
  80:	00000a80 	andeq	r0, r0, r0, lsl #21
  84:	00000a98 	muleq	r0, r8, sl
  88:	00000aa0 	andeq	r0, r0, r0, lsr #21
  8c:	00000ab8 			; <UNDEFINED> instruction: 0x00000ab8
	...
  98:	00000f04 	andeq	r0, r0, r4, lsl #30
  9c:	00000f08 	andeq	r0, r0, r8, lsl #30
  a0:	00000f0c 	andeq	r0, r0, ip, lsl #30
  a4:	00000f38 	andeq	r0, r0, r8, lsr pc
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000d28 	andeq	r0, r0, r8, lsr #26
   4:	00f20003 	rscseq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	65010000 	strvs	r0, [r1, #-0]
  1c:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
  20:	2d6c616e 	stfcse	f6, [ip, #-440]!	; 0xfffffe48
  24:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  28:	73752f00 	cmnvc	r5, #0, 30
  2c:	706f2f72 	rsbvc	r2, pc, r2, ror pc	; <UNPREDICTABLE>
  30:	63672f74 	cmnvs	r7, #116, 30	; 0x1d0
  34:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
  38:	6f6e2d6d 	svcvs	0x006e2d6d
  3c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  40:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  44:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  48:	3230322d 	eorscc	r3, r0, #-805306366	; 0xd0000002
  4c:	30312e31 	eorscc	r2, r1, r1, lsr lr
  50:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  54:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  58:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  5c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  60:	61652d65 	cmnvs	r5, r5, ror #26
  64:	312f6962 			; <UNDEFINED> instruction: 0x312f6962
  68:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
  6c:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  70:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  74:	682f0065 	stmdavs	pc!, {r0, r2, r5, r6}	; <UNPREDICTABLE>
  78:	2f656d6f 	svccs	0x00656d6f
  7c:	6b696173 	blvs	1a58650 <emmc_init+0x1a577fc>
  80:	6f442f6f 	svcvs	0x00442f6f
  84:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  88:	2f73746e 	svccs	0x0073746e
  8c:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
  90:	64726f66 	ldrbtvs	r6, [r2], #-3942	; 0xfffff09a
  94:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
  98:	5f726574 	svcpl	0x00726574
  9c:	325f3432 	subscc	r3, pc, #838860800	; 0x32000000
  a0:	73632f35 	cmnvc	r3, #53, 30	; 0xd4
  a4:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  a8:	6972702f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, ip, sp, lr}^
  ac:	73632d76 	cmnvc	r3, #7552	; 0x1d80
  b0:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  b4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  b8:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  bc:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  c0:	00006564 	andeq	r6, r0, r4, ror #10
  c4:	636d6d65 	cmnvs	sp, #6464	; 0x1940
  c8:	0100632e 	tsteq	r0, lr, lsr #6
  cc:	74730000 	ldrbtvc	r0, [r3], #-0
  d0:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  d4:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  d8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  dc:	6d650000 	stclvs	0, cr0, [r5, #-0]
  e0:	682e636d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, sp, lr}
  e4:	00000100 	andeq	r0, r0, r0, lsl #2
  e8:	6f697067 	svcvs	0x00697067
  ec:	0300682e 	movweq	r6, #2094	; 0x82e
  f0:	70720000 	rsbsvc	r0, r2, r0
  f4:	00682e69 	rsbeq	r2, r8, r9, ror #28
  f8:	00000003 	andeq	r0, r0, r3
  fc:	05002e05 	streq	r2, [r0, #-3589]	; 0xfffff1fb
 100:	00000002 	andeq	r0, r0, r2
 104:	01130300 	tsteq	r3, r0, lsl #6
 108:	14140305 	ldrne	r0, [r4], #-773	; 0xfffffcfb
 10c:	01060605 	tsteq	r6, r5, lsl #12
 110:	67060505 	strvs	r0, [r6, -r5, lsl #10]
 114:	01061005 	tsteq	r6, r5
 118:	68060505 	stmdavs	r6, {r0, r2, r8, sl}
 11c:	01061405 	tsteq	r6, r5, lsl #8
 120:	054a0805 	strbeq	r0, [sl, #-2053]	; 0xfffff7fb
 124:	052e2f12 	streq	r2, [lr, #-3858]!	; 0xfffff0ee
 128:	2e7a0307 	cdpcs	3, 7, cr0, cr10, cr7, {0}
 12c:	03060305 	movweq	r0, #25349	; 0x6305
 130:	05132e0a 	ldreq	r2, [r3, #-3594]	; 0xfffff1f6
 134:	0c050108 	stfeqs	f0, [r5], {8}
 138:	15050106 	strne	r0, [r5, #-262]	; 0xfffffefa
 13c:	01040200 	mrseq	r0, R12_usr
 140:	03052e06 	movweq	r2, #24070	; 0x5e06
 144:	01040200 	mrseq	r0, R12_usr
 148:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 14c:	11054b06 	tstne	r5, r6, lsl #22
 150:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 154:	08054c06 	stmdaeq	r5, {r1, r2, sl, fp, lr}
 158:	1e050106 	adfnes	f0, f5, f6
 15c:	02040200 	andeq	r0, r4, #0, 4
 160:	20052b06 	andcs	r2, r5, r6, lsl #22
 164:	02040200 	andeq	r0, r4, #0, 4
 168:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 16c:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
 170:	13320607 	teqne	r2, #7340032	; 0x700000
 174:	060a0514 			; <UNDEFINED> instruction: 0x060a0514
 178:	09052e01 	stmdbeq	r5, {r0, r9, sl, fp, sp}
 17c:	0c051306 	stceq	3, cr1, [r5], {6}
 180:	2e2e0106 	sufcse	f0, f6, f6
 184:	77030705 	strvc	r0, [r3, -r5, lsl #14]
 188:	06030501 	streq	r0, [r3], -r1, lsl #10
 18c:	052e1003 	streq	r1, [lr, #-3]!
 190:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 194:	054e0603 	strbeq	r0, [lr, #-1539]	; 0xfffff9fd
 198:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 19c:	2a2e4b09 	bcs	b92dc8 <emmc_init+0xb91f74>
 1a0:	35060305 	strcc	r0, [r6, #-773]	; 0xfffffcfb
 1a4:	01060605 	tsteq	r6, r5, lsl #12
 1a8:	4b060505 	blmi	1815c4 <emmc_init+0x180770>
 1ac:	01061605 	tsteq	r6, r5, lsl #12
 1b0:	052e0905 	streq	r0, [lr, #-2309]!	; 0xfffff6fb
 1b4:	054d0603 	strbeq	r0, [sp, #-1539]	; 0xfffff9fd
 1b8:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 1bc:	03052f09 	movweq	r2, #24329	; 0x5f09
 1c0:	05133106 	ldreq	r3, [r3, #-262]	; 0xfffffefa
 1c4:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
 1c8:	052f0603 	streq	r0, [pc, #-1539]!	; fffffbcd <emmc_init+0xffffed79>
 1cc:	2e010616 	mcrcs	6, 0, r0, cr1, cr6, {0}
 1d0:	2e2e2505 	cfsh64cs	mvdx2, mvdx14, #5
 1d4:	30060305 	andcc	r0, r6, r5, lsl #6
 1d8:	13060105 	movwne	r0, #24837	; 0x6105
 1dc:	0628052e 	strteq	r0, [r8], -lr, lsr #10
 1e0:	9e00f703 	cdpls	7, 0, cr15, cr0, cr3, {0}
 1e4:	05130305 	ldreq	r0, [r3, #-773]	; 0xfffffcfb
 1e8:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
 1ec:	2a052f01 	bcs	14bdf8 <emmc_init+0x14afa4>
 1f0:	03056806 	movweq	r6, #22534	; 0x5806
 1f4:	06200513 			; <UNDEFINED> instruction: 0x06200513
 1f8:	4a150501 	bmi	541604 <emmc_init+0x5407b0>
 1fc:	4b060305 	blmi	180e18 <emmc_init+0x17ffc4>
 200:	01061905 	tsteq	r6, r5, lsl #18
 204:	052f0105 	streq	r0, [pc, #-261]!	; 107 <.debug_line+0x107>
 208:	9103061d 	tstls	r3, sp, lsl r6
 20c:	03054a01 	movweq	r4, #23041	; 0x5a01
 210:	0614052f 	ldreq	r0, [r4], -pc, lsr #10
 214:	06030501 	streq	r0, [r3], -r1, lsl #10
 218:	01080584 	smlabbeq	r8, r4, r5, r0
 21c:	01060c05 	tsteq	r6, r5, lsl #24
 220:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 224:	2e060104 	adfcss	f0, f6, f4
 228:	02000305 	andeq	r0, r0, #335544320	; 0x14000000
 22c:	01060104 	tsteq	r6, r4, lsl #2
 230:	67060505 	strvs	r0, [r6, -r5, lsl #10]
 234:	01061905 	tsteq	r6, r5, lsl #18
 238:	054a0805 	strbeq	r0, [sl, #-2053]	; 0xfffff7fb
 23c:	04020005 	streq	r0, [r2], #-5
 240:	054e0602 	strbeq	r0, [lr, #-1538]	; 0xfffff9fe
 244:	0402001a 	streq	r0, [r2], #-26	; 0xffffffe6
 248:	1b054502 	blne	151658 <emmc_init+0x150804>
 24c:	02040200 	andeq	r0, r4, #0, 4
 250:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 254:	002e0204 	eoreq	r0, lr, r4, lsl #4
 258:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 25c:	1a060305 	bne	180e78 <emmc_init+0x180024>
 260:	060a0584 	streq	r0, [sl], -r4, lsl #11
 264:	030e0501 	movweq	r0, #58625	; 0xe501
 268:	01054a78 	tsteq	r5, r8, ror sl
 26c:	052e0903 	streq	r0, [lr, #-2307]!	; 0xfffff6fd
 270:	a6030648 	strge	r0, [r3], -r8, asr #12
 274:	0106827d 	tsteq	r6, sp, ror r2
 278:	9f060305 	svcls	0x00060305
 27c:	05010805 	streq	r0, [r1, #-2053]	; 0xfffff7fb
 280:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 284:	09052e03 	stmdbeq	r5, {r0, r1, r9, sl, fp, sp}
 288:	0008052f 	andeq	r0, r8, pc, lsr #10
 28c:	2e040402 	cdpcs	4, 0, cr0, cr4, cr2, {0}
 290:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 294:	4e060204 	cdpmi	2, 0, cr0, cr6, cr4, {0}
 298:	02003005 	andeq	r3, r0, #5
 29c:	05450204 	strbeq	r0, [r5, #-516]	; 0xfffffdfc
 2a0:	04020036 	streq	r0, [r2], #-54	; 0xffffffca
 2a4:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 2a8:	04020018 	streq	r0, [r2], #-24	; 0xffffffe8
 2ac:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
 2b0:	0402002a 	streq	r0, [r2], #-42	; 0xffffffd6
 2b4:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 2b8:	04020003 	streq	r0, [r2], #-3
 2bc:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 2c0:	0a054b06 	beq	152ee0 <emmc_init+0x15208c>
 2c4:	09050106 	stmdbeq	r5, {r1, r2, r8}
 2c8:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 2cc:	02004a02 	andeq	r4, r0, #8192	; 0x2000
 2d0:	054a0204 	strbeq	r0, [sl, #-516]	; 0xfffffdfc
 2d4:	0105190a 	tsteq	r5, sl, lsl #18
 2d8:	062c052f 	strteq	r0, [ip], -pc, lsr #10
 2dc:	2e01b303 	cdpcs	3, 0, cr11, cr1, cr3, {0}
 2e0:	13670305 	cmnne	r7, #335544320	; 0x14000000
 2e4:	06070514 			; <UNDEFINED> instruction: 0x06070514
 2e8:	2e060501 	cfsh32cs	mvfx0, mvfx6, #1
 2ec:	05480805 	strbeq	r0, [r8, #-2053]	; 0xfffff7fb
 2f0:	0305310c 	movweq	r3, #20748	; 0x510c
 2f4:	08053406 	stmdaeq	r5, {r1, r2, sl, ip, sp}
 2f8:	03050106 	movweq	r0, #20742	; 0x5106
 2fc:	08054c06 	stmdaeq	r5, {r1, r2, sl, fp, lr}
 300:	060c0501 	streq	r0, [ip], -r1, lsl #10
 304:	2e030501 	cfsh32cs	mvfx0, mvfx3, #1
 308:	0d0b052e 	cfstr32eq	mvfx0, [fp, #-184]	; 0xffffff48
 30c:	052d0c05 	streq	r0, [sp, #-3077]!	; 0xfffff3fb
 310:	0c030607 	stceq	6, cr0, [r3], {7}
 314:	0e052f4a 	cdpeq	15, 0, cr2, cr5, cr10, {2}
 318:	09050106 	stmdbeq	r5, {r1, r2, r8}
 31c:	02040200 	andeq	r0, r4, #0, 4
 320:	16055206 	strne	r5, [r5], -r6, lsl #4
 324:	02040200 	andeq	r0, r4, #0, 4
 328:	14050106 	strne	r0, [r5], #-262	; 0xfffffefa
 32c:	02040200 	andeq	r0, r4, #0, 4
 330:	001a052e 	andseq	r0, sl, lr, lsr #10
 334:	06020402 	streq	r0, [r2], -r2, lsl #8
 338:	00210549 	eoreq	r0, r1, r9, asr #10
 33c:	06020402 	streq	r0, [r2], -r2, lsl #8
 340:	000e0501 	andeq	r0, lr, r1, lsl #10
 344:	06010402 	streq	r0, [r1], -r2, lsl #8
 348:	0007052e 	andeq	r0, r7, lr, lsr #10
 34c:	06010402 	streq	r0, [r1], -r2, lsl #8
 350:	04020001 	streq	r0, [r2], #-1
 354:	37054a01 	strcc	r4, [r5, -r1, lsl #20]
 358:	02040200 	andeq	r0, r4, #0, 4
 35c:	01720306 	cmneq	r2, r6, lsl #6
 360:	02003c05 	andeq	r3, r0, #1280	; 0x500
 364:	01060204 	tsteq	r6, r4, lsl #4
 368:	02001705 	andeq	r1, r0, #1310720	; 0x140000
 36c:	2e060104 	adfcss	f0, f6, f4
 370:	02002505 	andeq	r2, r0, #20971520	; 0x1400000
 374:	01060104 	tsteq	r6, r4, lsl #2
 378:	02000305 	andeq	r0, r0, #335544320	; 0x14000000
 37c:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 380:	bb4b0605 	bllt	12c1b9c <emmc_init+0x12c0d48>
 384:	01060905 	tsteq	r6, r5, lsl #18
 388:	4b060505 	blmi	1817a4 <emmc_init+0x180950>
 38c:	01061505 	tsteq	r6, r5, lsl #10
 390:	30060505 	andcc	r0, r6, r5, lsl #10
 394:	01062105 	tsteq	r6, r5, lsl #2
 398:	054a1305 	strbeq	r1, [sl, #-773]	; 0xfffffcfb
 39c:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
 3a0:	09055006 	stmdbeq	r5, {r1, r2, ip, lr}
 3a4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 3a8:	08054c06 	stmdaeq	r5, {r1, r2, sl, fp, lr}
 3ac:	09050106 	stmdbeq	r5, {r1, r2, r8}
 3b0:	02040200 	andeq	r0, r4, #0, 4
 3b4:	17056c06 	strne	r6, [r5, -r6, lsl #24]
 3b8:	02040200 	andeq	r0, r4, #0, 4
 3bc:	11050106 	tstne	r5, r6, lsl #2
 3c0:	02040200 	andeq	r0, r4, #0, 4
 3c4:	001a054a 	andseq	r0, sl, sl, asr #10
 3c8:	06020402 	streq	r0, [r2], -r2, lsl #8
 3cc:	0021052d 	eoreq	r0, r1, sp, lsr #10
 3d0:	06020402 	streq	r0, [r2], -r2, lsl #8
 3d4:	000e0501 	andeq	r0, lr, r1, lsl #10
 3d8:	06010402 	streq	r0, [r1], -r2, lsl #8
 3dc:	0007052e 	andeq	r0, r7, lr, lsr #10
 3e0:	06010402 	streq	r0, [r1], -r2, lsl #8
 3e4:	04020001 	streq	r0, [r2], #-1
 3e8:	02004a01 	andeq	r4, r0, #4096	; 0x1000
 3ec:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 3f0:	0105180a 	tsteq	r5, sl, lsl #16
 3f4:	44054a2f 	strmi	r4, [r5], #-2607	; 0xfffff5d1
 3f8:	02050006 	andeq	r0, r5, #6
 3fc:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
 400:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
 404:	05830603 	streq	r0, [r3, #1539]	; 0x603
 408:	0501061f 	streq	r0, [r1, #-1567]	; 0xfffff9e1
 40c:	03052e1d 	movweq	r2, #24093	; 0x5e1d
 410:	1d054b06 	vstrne	d4, [r5, #-24]	; 0xffffffe8
 414:	09050106 	stmdbeq	r5, {r1, r2, r8}
 418:	0603052e 	streq	r0, [r3], -lr, lsr #10
 41c:	060d0530 			; <UNDEFINED> instruction: 0x060d0530
 420:	2e060501 	cfsh32cs	mvfx0, mvfx6, #1
 424:	4f060305 	svcmi	0x00060305
 428:	01062205 	tsteq	r6, r5, lsl #4
 42c:	054a2e05 	strbeq	r2, [sl, #-3589]	; 0xfffff1fb
 430:	03052e1a 	movweq	r2, #24090	; 0x5e1a
 434:	0e054b06 	vmlaeq.f64	d4, d5, d6
 438:	03050106 	movweq	r0, #20742	; 0x5106
 43c:	17052f06 	strne	r2, [r5, -r6, lsl #30]
 440:	03050106 	movweq	r0, #20742	; 0x5106
 444:	05144c06 	ldreq	r4, [r4, #-3078]	; 0xfffff3fa
 448:	05100607 	ldreq	r0, [r0, #-1543]	; 0xfffff9f9
 44c:	05300608 	ldreq	r0, [r0, #-1544]!	; 0xfffff9f8
 450:	0501060f 	streq	r0, [r1, #-1551]	; 0xfffff9f1
 454:	05052e08 	streq	r2, [r5, #-3592]	; 0xfffff1f8
 458:	09054b06 	stmdbeq	r5, {r1, r2, r8, r9, fp, lr}
 45c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 460:	08054c06 	stmdaeq	r5, {r1, r2, sl, fp, lr}
 464:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 468:	054b6a06 	strbeq	r6, [fp, #-2566]	; 0xfffff5fa
 46c:	2e01060a 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx10
 470:	0605052e 	streq	r0, [r5], -lr, lsr #10
 474:	06016e03 	streq	r6, [r1], -r3, lsl #28
 478:	054b062e 	strbeq	r0, [fp, #-1582]	; 0xfffff9d2
 47c:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 480:	14030603 	strne	r0, [r3], #-1539	; 0xfffff9fd
 484:	0606054a 	streq	r0, [r6], -sl, asr #10
 488:	06030501 	streq	r0, [r3], -r1, lsl #10
 48c:	06070551 			; <UNDEFINED> instruction: 0x06070551
 490:	06030501 	streq	r0, [r3], -r1, lsl #10
 494:	0613054c 	ldreq	r0, [r3], -ip, asr #10
 498:	03052e01 	movweq	r2, #24065	; 0x5e01
 49c:	11053006 	tstne	r5, r6
 4a0:	06050106 	streq	r0, [r5], -r6, lsl #2
 4a4:	0603054a 	streq	r0, [r3], -sl, asr #10
 4a8:	054a0c03 	strbeq	r0, [sl, #-3075]	; 0xfffff3fd
 4ac:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 4b0:	07054a03 	streq	r4, [r5, -r3, lsl #20]
 4b4:	2f05f506 	svccs	0x0005f506
 4b8:	1f050106 	svcne	0x00050106
 4bc:	0607054a 	streq	r0, [r7], -sl, asr #10
 4c0:	0303054b 	movweq	r0, #13643	; 0x354b
 4c4:	0705010a 	streq	r0, [r5, -sl, lsl #2]
 4c8:	06050106 	streq	r0, [r5], -r6, lsl #2
 4cc:	03052e2e 	movweq	r2, #24110	; 0x5e2e
 4d0:	19053206 	stmdbne	r5, {r1, r2, r9, ip, sp}
 4d4:	06050106 	streq	r0, [r5], -r6, lsl #2
 4d8:	0025052e 	eoreq	r0, r5, lr, lsr #10
 4dc:	4a010402 	bmi	414ec <emmc_init+0x40698>
 4e0:	4b060505 	blmi	1818fc <emmc_init+0x180aa8>
 4e4:	060e059f 			; <UNDEFINED> instruction: 0x060e059f
 4e8:	06050501 	streq	r0, [r5], -r1, lsl #10
 4ec:	0615054c 	ldreq	r0, [r5], -ip, asr #10
 4f0:	06050501 	streq	r0, [r5], -r1, lsl #10
 4f4:	0613054c 	ldreq	r0, [r3], -ip, asr #10
 4f8:	4a080501 	bmi	201904 <emmc_init+0x200ab0>
 4fc:	87060505 	strhi	r0, [r6, -r5, lsl #10]
 500:	01061505 	tsteq	r6, r5, lsl #10
 504:	69060305 	stmdbvs	r6, {r0, r2, r8, r9}
 508:	01061705 	tsteq	r6, r5, lsl #14
 50c:	68060305 	stmdavs	r6, {r0, r2, r8, r9}
 510:	13060105 	movwne	r0, #24837	; 0x6105
 514:	03060505 	movweq	r0, #25861	; 0x6505
 518:	054b4a48 	strbeq	r4, [fp, #-2632]	; 0xfffff5b8
 51c:	05010619 	streq	r0, [r1, #-1561]	; 0xfffff9e7
 520:	05670605 	strbeq	r0, [r7, #-1541]!	; 0xfffff9fb
 524:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 528:	09030605 	stmdbeq	r3, {r0, r2, r9, sl}
 52c:	1430142e 	ldrtne	r1, [r0], #-1070	; 0xfffffbd2
 530:	01061905 	tsteq	r6, r5, lsl #18
 534:	67060505 	strvs	r0, [r6, -r5, lsl #10]
 538:	01060c05 	tsteq	r6, r5, lsl #24
 53c:	03060705 	movweq	r0, #26373	; 0x6705
 540:	2f052e0a 	svccs	0x00052e0a
 544:	1f050106 	svcne	0x00050106
 548:	0607054a 	streq	r0, [r7], -sl, asr #10
 54c:	062f054b 	strteq	r0, [pc], -fp, asr #10
 550:	2e1f0501 	cfmul32cs	mvfx0, mvfx15, mvfx1
 554:	2f060705 	svccs	0x00060705
 558:	01062f05 	tsteq	r6, r5, lsl #30
 55c:	052e1f05 	streq	r1, [lr, #-3845]!	; 0xfffff0fb
 560:	052f0607 	streq	r0, [pc, #-1543]!	; ffffff61 <emmc_init+0xfffff10d>
 564:	0501062f 	streq	r0, [r1, #-1583]	; 0xfffff9d1
 568:	07052e1f 	smladeq	r5, pc, lr, r2	; <UNPREDICTABLE>
 56c:	05052f06 	streq	r2, [r5, #-3846]	; 0xfffff0fa
 570:	052e0632 	streq	r0, [lr, #-1586]!	; 0xfffff9ce
 574:	0a030607 	beq	c1d98 <emmc_init+0xc0f44>
 578:	0e052f4a 	cdpeq	15, 0, cr2, cr5, cr10, {2}
 57c:	3d050106 	stfccs	f0, [r5, #-24]	; 0xffffffe8
 580:	080b0306 	stmdaeq	fp, {r1, r2, r8, r9}
 584:	05010658 	streq	r0, [r1, #-1624]	; 0xfffff9a8
 588:	052f0603 	streq	r0, [pc, #-1539]!	; ffffff8d <emmc_init+0xfffff139>
 58c:	2e010606 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx6
 590:	34060305 	strcc	r0, [r6], #-773	; 0xfffffcfb
 594:	01061705 	tsteq	r6, r5, lsl #14
 598:	06030566 	streq	r0, [r3], -r6, ror #10
 59c:	06070530 			; <UNDEFINED> instruction: 0x06070530
 5a0:	2e270501 	cfsh64cs	mvdx0, mvdx7, #1
 5a4:	052e0605 	streq	r0, [lr, #-1541]!	; 0xfffff9fb
 5a8:	054f0603 	strbeq	r0, [pc, #-1539]	; ffffffad <emmc_init+0xfffff159>
 5ac:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 5b0:	05056701 	streq	r6, [r5, #-1793]	; 0xfffff8ff
 5b4:	2e740306 	cdpcs	3, 7, cr0, cr4, cr6, {0}
 5b8:	2f062e06 	svccs	0x00062e06
 5bc:	01060c05 	tsteq	r6, r5, lsl #24
 5c0:	50060505 	andpl	r0, r6, r5, lsl #10
 5c4:	060c054b 	streq	r0, [ip], -fp, asr #10
 5c8:	061d0501 	ldreq	r0, [sp], -r1, lsl #10
 5cc:	05ba2e03 	ldreq	r2, [sl, #3587]!	; 0xe03
 5d0:	05142f03 	ldreq	r2, [r4, #-3843]	; 0xfffff0fd
 5d4:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
 5d8:	05058206 	streq	r8, [r5, #-518]	; 0xfffffdfa
 5dc:	0f054b06 	svceq	0x00054b06
 5e0:	08050106 	stmdaeq	r5, {r1, r2, r8}
 5e4:	060c054a 	streq	r0, [ip], -sl, asr #10
 5e8:	060f054d 	streq	r0, [pc], -sp, asr #10
 5ec:	06070501 	streq	r0, [r7], -r1, lsl #10
 5f0:	060c054c 	streq	r0, [ip], -ip, asr #10
 5f4:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 5f8:	054b1005 	strbeq	r1, [fp, #-5]
 5fc:	6d460607 	stclvs	6, cr0, [r6, #-28]	; 0xffffffe4
 600:	01061905 	tsteq	r6, r5, lsl #18
 604:	054a1705 	strbeq	r1, [sl, #-1797]	; 0xfffff8fb
 608:	684b0607 	stmdavs	fp, {r0, r1, r2, r9, sl}^
 60c:	060e054b 	streq	r0, [lr], -fp, asr #10
 610:	06050501 	streq	r0, [r5], -r1, lsl #10
 614:	061e0531 			; <UNDEFINED> instruction: 0x061e0531
 618:	4a220501 	bmi	881a24 <emmc_init+0x880bd0>
 61c:	054a0805 	strbeq	r0, [sl, #-2053]	; 0xfffff7fb
 620:	66090301 	strvs	r0, [r9], -r1, lsl #6
 624:	03060705 	movweq	r0, #26373	; 0x6705
 628:	054b4a78 	strbeq	r4, [fp, #-2680]	; 0xfffff588
 62c:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 630:	09030621 	stmdbeq	r3, {r0, r5, r9, sl}
 634:	03052008 	movweq	r2, #20488	; 0x5008
 638:	0608052f 	streq	r0, [r8], -pc, lsr #10
 63c:	82060501 	andhi	r0, r6, #4194304	; 0x400000
 640:	4b060505 	blmi	181a5c <emmc_init+0x180c08>
 644:	01060f05 	tsteq	r6, r5, lsl #30
 648:	054a0805 	strbeq	r0, [sl, #-2053]	; 0xfffff7fb
 64c:	054d060c 	strbeq	r0, [sp, #-1548]	; 0xfffff9f4
 650:	0501060f 	streq	r0, [r1, #-1551]	; 0xfffff9f1
 654:	054d0607 	strbeq	r0, [sp, #-1543]	; 0xfffff9f9
 658:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 65c:	07052e0a 	streq	r2, [r5, -sl, lsl #28]
 660:	19054e06 	stmdbne	r5, {r1, r2, r9, sl, fp, lr}
 664:	17050106 	strne	r0, [r5, -r6, lsl #2]
 668:	0607054a 	streq	r0, [r7], -sl, asr #10
 66c:	05667803 	strbeq	r7, [r6, #-2051]!	; 0xfffff7fd
 670:	0f03060a 	svceq	0x0003060a
 674:	2f01054a 	svccs	0x0001054a
 678:	03060705 	movweq	r0, #26373	; 0x6705
 67c:	054b4a7a 	strbeq	r4, [fp, #-2682]	; 0xfffff586
 680:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 684:	c1030619 	tstgt	r3, r9, lsl r6
 688:	03059e00 	movweq	r9, #24064	; 0x5e00
 68c:	0608052f 	streq	r0, [r8], -pc, lsr #10
 690:	82060501 	andhi	r0, r6, #4194304	; 0x400000
 694:	50060305 	andpl	r0, r6, r5, lsl #6
 698:	06080514 			; <UNDEFINED> instruction: 0x06080514
 69c:	82060501 	andhi	r0, r6, #4194304	; 0x400000
 6a0:	50060305 	andpl	r0, r6, r5, lsl #6
 6a4:	01062505 	tsteq	r6, r5, lsl #10
 6a8:	054a2905 	strbeq	r2, [sl, #-2309]	; 0xfffff6fb
 6ac:	03052e0e 	movweq	r2, #24078	; 0x5e0e
 6b0:	0a033006 	beq	cc6d0 <emmc_init+0xcb87c>
 6b4:	06060501 	streq	r0, [r6], -r1, lsl #10
 6b8:	50010501 	andpl	r0, r1, r1, lsl #10
 6bc:	03060505 	movweq	r0, #25861	; 0x6505
 6c0:	054c4a61 	strbeq	r4, [ip, #-2657]	; 0xfffff59f
 6c4:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 6c8:	4c340605 	ldcmi	6, cr0, [r4], #-20	; 0xffffffec
 6cc:	01060c05 	tsteq	r6, r5, lsl #24
 6d0:	03060505 	movweq	r0, #25861	; 0x6505
 6d4:	054b2e10 	strbeq	r2, [fp, #-3600]	; 0xfffff1f0
 6d8:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 6dc:	05c0061b 	strbeq	r0, [r0, #1563]	; 0x61b
 6e0:	2a052f03 	bcs	14c2f4 <emmc_init+0x14b4a0>
 6e4:	08050106 	stmdaeq	r5, {r1, r2, r8}
 6e8:	8206054a 	andhi	r0, r6, #310378496	; 0x12800000
 6ec:	4f060305 	svcmi	0x00060305
 6f0:	06250514 			; <UNDEFINED> instruction: 0x06250514
 6f4:	4a290501 	bmi	a41b00 <emmc_init+0xa40cac>
 6f8:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
 6fc:	05300603 	ldreq	r0, [r0, #-1539]!	; 0xfffff9fd
 700:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
 704:	01052e06 	tsteq	r5, r6, lsl #28
 708:	06050552 			; <UNDEFINED> instruction: 0x06050552
 70c:	4b4a7003 	blmi	129c720 <emmc_init+0x129b8cc>
 710:	01060c05 	tsteq	r6, r5, lsl #24
 714:	36060505 	strcc	r0, [r6], -r5, lsl #10
 718:	060c054b 	streq	r0, [ip], -fp, asr #10
 71c:	06490501 	strbeq	r0, [r9], -r1, lsl #10
 720:	9e018d03 	cdpls	13, 0, cr8, cr1, cr3, {0}
 724:	05820106 	streq	r0, [r2, #262]	; 0x106
 728:	052f0603 	streq	r0, [pc, #-1539]!	; 12d <.debug_line+0x12d>
 72c:	2e01060e 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx14
 730:	052e0605 	streq	r0, [lr, #-1541]!	; 0xfffff9fb
 734:	052f0605 	streq	r0, [pc, #-1541]!	; 137 <.debug_line+0x137>
 738:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 73c:	05310603 	ldreq	r0, [r1, #-1539]!	; 0xfffff9fd
 740:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
 744:	03054a06 	movweq	r4, #23046	; 0x5a06
 748:	00014f06 	andeq	r4, r1, r6, lsl #30
 74c:	4a020402 	bmi	8175c <emmc_init+0x80908>
 750:	02040200 	andeq	r0, r4, #0, 4
 754:	00220514 	eoreq	r0, r2, r4, lsl r5
 758:	06020402 	streq	r0, [r2], -r2, lsl #8
 75c:	001a0501 	andseq	r0, sl, r1, lsl #10
 760:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 764:	02000305 	andeq	r0, r0, #335544320	; 0x14000000
 768:	4d060204 	sfmmi	f0, 4, [r6, #-16]
 76c:	02000d05 	andeq	r0, r0, #320	; 0x140
 770:	01060204 	tsteq	r6, r4, lsl #4
 774:	02000605 	andeq	r0, r0, #5242880	; 0x500000
 778:	054a0204 	strbeq	r0, [sl, #-516]	; 0xfffffdfc
 77c:	054f0603 	strbeq	r0, [pc, #-1539]	; 181 <.debug_line+0x181>
 780:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
 784:	144c0603 	strbne	r0, [ip], #-1539	; 0xfffff9fd
 788:	01060605 	tsteq	r6, r5, lsl #12
 78c:	02000d05 	andeq	r0, r0, #320	; 0x140
 790:	4b4a0104 	blmi	1280ba8 <emmc_init+0x127fd54>
 794:	03060505 	movweq	r0, #25861	; 0x6505
 798:	2e064a6d 	vmlscs.f32	s8, s12, s27
 79c:	0c052f06 	stceq	15, cr2, [r5], {6}
 7a0:	03050106 	movweq	r0, #20742	; 0x5106
 7a4:	01040200 	mrseq	r0, R12_usr
 7a8:	02004d06 	andeq	r4, r0, #384	; 0x180
 7ac:	9e060104 	adflss	f0, f6, f4
 7b0:	01040200 	mrseq	r0, R12_usr
 7b4:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 7b8:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
 7bc:	2e063405 	cdpcs	4, 0, cr3, cr6, cr5, {0}
 7c0:	0c052f06 	stceq	15, cr2, [r5], {6}
 7c4:	0a050106 	beq	140be4 <emmc_init+0x13fd90>
 7c8:	4a090306 	bmi	2413e8 <emmc_init+0x240594>
 7cc:	01060d05 	tsteq	r6, r5, lsl #26
 7d0:	4c060a05 			; <UNDEFINED> instruction: 0x4c060a05
 7d4:	01061505 	tsteq	r6, r5, lsl #10
 7d8:	052f0d05 	streq	r0, [pc, #-3333]!	; fffffadb <emmc_init+0xffffec87>
 7dc:	4a79030c 	bmi	1e41414 <emmc_init+0x1e405c0>
 7e0:	054f0d05 	strbeq	r0, [pc, #-3333]	; fffffae3 <emmc_init+0xffffec8f>
 7e4:	13330603 	teqne	r3, #3145728	; 0x300000
 7e8:	07051414 	smladeq	r5, r4, r4, r1
 7ec:	08050d06 	stmdaeq	r5, {r1, r2, r8, sl, fp}
 7f0:	05053306 	streq	r3, [r5, #-774]	; 0xfffffcfa
 7f4:	0609054b 	streq	r0, [r9], -fp, asr #10
 7f8:	82080501 	andhi	r0, r8, #4194304	; 0x400000
 7fc:	4e060505 	cfsh32mi	mvfx0, mvfx6, #5
 800:	01060805 	tsteq	r6, r5, lsl #16
 804:	0607052e 	streq	r0, [r7], -lr, lsr #10
 808:	054b684b 	strbeq	r6, [fp, #-2123]	; 0xfffff7b5
 80c:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 810:	0105320a 	tsteq	r5, sl, lsl #4
 814:	1905662f 	stmdbne	r5, {r0, r1, r2, r3, r5, r9, sl, sp, lr}
 818:	02050006 	andeq	r0, r5, #6
 81c:	000008cc 	andeq	r0, r0, ip, asr #17
 820:	017b8503 	cmneq	fp, r3, lsl #10
 824:	052f0305 	streq	r0, [pc, #-773]!	; 527 <.debug_line+0x527>
 828:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 82c:	146a0603 	strbtne	r0, [sl], #-1539	; 0xfffff9fd
 830:	01060705 	tsteq	r6, r5, lsl #14
 834:	2f060305 	svccs	0x00060305
 838:	01060505 	tsteq	r6, r5, lsl #10
 83c:	2f060305 	svccs	0x00060305
 840:	01060805 	tsteq	r6, r5, lsl #16
 844:	054a0505 	strbeq	r0, [sl, #-1285]	; 0xfffffafb
 848:	052f0603 	streq	r0, [pc, #-1539]!	; 24d <.debug_line+0x24d>
 84c:	05010605 	streq	r0, [r1, #-1541]	; 0xfffff9fb
 850:	052f0603 	streq	r0, [pc, #-1539]!	; 255 <.debug_line+0x255>
 854:	05010605 	streq	r0, [r1, #-1541]	; 0xfffff9fb
 858:	05300603 	ldreq	r0, [r0, #-1539]!	; 0xfffff9fd
 85c:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
 860:	05300603 	ldreq	r0, [r0, #-1539]!	; 0xfffff9fd
 864:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
 868:	052e9e06 	streq	r9, [lr, #-3590]!	; 0xfffff1fa
 86c:	4d330603 	ldcmi	6, cr0, [r3, #-12]!
 870:	01061405 	tsteq	r6, r5, lsl #8
 874:	84060305 	strhi	r0, [r6], #-773	; 0xfffffcfb
 878:	0601054c 	streq	r0, [r1], -ip, asr #10
 87c:	06050513 			; <UNDEFINED> instruction: 0x06050513
 880:	4b4a7403 	blmi	129d894 <emmc_init+0x129ca40>
 884:	01060c05 	tsteq	r6, r5, lsl #24
 888:	03063a05 	movweq	r3, #27141	; 0x6a05
 88c:	069e01f4 			; <UNDEFINED> instruction: 0x069e01f4
 890:	06030501 	streq	r0, [r3], -r1, lsl #10
 894:	06180530 			; <UNDEFINED> instruction: 0x06180530
 898:	82060501 	andhi	r0, r6, #4194304	; 0x400000
 89c:	87060305 	strhi	r0, [r6, -r5, lsl #6]
 8a0:	01061705 	tsteq	r6, r5, lsl #14
 8a4:	0603054a 	streq	r0, [r3], -sl, asr #10
 8a8:	0d05144c 	cfstrseq	mvf1, [r5, #-304]	; 0xfffffed0
 8ac:	06050106 	streq	r0, [r5], -r6, lsl #2
 8b0:	0605052e 	streq	r0, [r5], -lr, lsr #10
 8b4:	0609052f 	streq	r0, [r9], -pc, lsr #10
 8b8:	06030501 	streq	r0, [r3], -r1, lsl #10
 8bc:	06070531 			; <UNDEFINED> instruction: 0x06070531
 8c0:	06056601 	streq	r6, [r5], -r1, lsl #12
 8c4:	0605052e 	streq	r0, [r5], -lr, lsr #10
 8c8:	0619054b 	ldreq	r0, [r9], -fp, asr #10
 8cc:	06050501 	streq	r0, [r5], -r1, lsl #10
 8d0:	060c0584 	streq	r0, [ip], -r4, lsl #11
 8d4:	6a010501 	bvs	41ce0 <emmc_init+0x40e8c>
 8d8:	03060505 	movweq	r0, #25861	; 0x6505
 8dc:	2e062e6d 	cdpcs	14, 0, cr2, cr6, cr13, {3}
 8e0:	0c052f06 	stceq	15, cr2, [r5], {6}
 8e4:	19050106 	stmdbne	r5, {r1, r2, r8}
 8e8:	00e50306 	rsceq	r0, r5, r6, lsl #6
 8ec:	2f03059e 	svccs	0x0003059e
 8f0:	01080514 	tsteq	r8, r4, lsl r5
 8f4:	05011105 	streq	r1, [r1, #-261]	; 0xfffffefb
 8f8:	0a051305 	beq	145514 <emmc_init+0x1446c0>
 8fc:	08050106 	stmdaeq	r5, {r1, r2, r8}
 900:	06050582 	streq	r0, [r5], -r2, lsl #11
 904:	05010651 	streq	r0, [r1, #-1617]	; 0xfffff9af
 908:	17190603 	ldrne	r0, [r9, -r3, lsl #12]
 90c:	01062505 	tsteq	r6, r5, lsl #10
 910:	054a2905 	strbeq	r2, [sl, #-2309]	; 0xfffff6fb
 914:	03052e0e 	movweq	r2, #24078	; 0x5e0e
 918:	05143006 	ldreq	r3, [r4, #-6]
 91c:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
 920:	69030607 	stmdbvs	r3, {r0, r1, r2, r9, sl}
 924:	0505674a 	streq	r6, [r5, #-1866]	; 0xfffff8b6
 928:	032e0517 			; <UNDEFINED> instruction: 0x032e0517
 92c:	01066659 	tsteq	r6, r9, asr r6
 930:	4b060305 	blmi	18154c <emmc_init+0x1806f8>
 934:	06080514 			; <UNDEFINED> instruction: 0x06080514
 938:	32100501 	andscc	r0, r0, #4194304	; 0x400000
 93c:	31060505 	tstcc	r6, r5, lsl #10
 940:	01060a05 	tsteq	r6, r5, lsl #20
 944:	6608054a 	strvs	r0, [r8], -sl, asr #10
 948:	4f060505 	svcmi	0x00060505
 94c:	01061d05 	tsteq	r6, r5, lsl #26
 950:	054a0805 	strbeq	r0, [sl, #-2053]	; 0xfffff7fb
 954:	134f0607 	movtne	r0, #62983	; 0xf607
 958:	08054a06 	stmdaeq	r5, {r1, r2, r9, fp, lr}
 95c:	016e0306 	cmneq	lr, r6, lsl #6
 960:	14130505 	ldrne	r0, [r3], #-1285	; 0xfffffafb
 964:	01060805 	tsteq	r6, r5, lsl #16
 968:	05480905 	strbeq	r0, [r8, #-2309]	; 0xfffff6fb
 96c:	4b510607 	blmi	1442190 <emmc_init+0x144133c>
 970:	01050106 	tsteq	r5, r6, lsl #2
 974:	05010e03 	streq	r0, [r1, #-3587]	; 0xfffff1fd
 978:	76030607 	strvc	r0, [r3], -r7, lsl #12
 97c:	062d054a 	strteq	r0, [sp], -sl, asr #10
 980:	2e120501 	cfmul32cs	mvfx0, mvfx2, mvfx1
 984:	4b060705 	blmi	1825a0 <emmc_init+0x18174c>
 988:	01062f05 	tsteq	r6, r5, lsl #30
 98c:	052e3b05 	streq	r3, [lr, #-2821]!	; 0xfffff4fb
 990:	07052e13 	smladeq	r5, r3, lr, r2
 994:	01062f06 	tsteq	r6, r6, lsl #30
 998:	03060805 	movweq	r0, #26629	; 0x6805
 99c:	17050171 	smlsdxne	r5, r1, r1, r0
 9a0:	6600ee03 	strvs	lr, [r0], -r3, lsl #28
 9a4:	052f0305 	streq	r0, [pc, #-773]!	; 6a7 <.debug_line+0x6a7>
 9a8:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 9ac:	05054a06 	streq	r4, [r5, #-2566]	; 0xfffff5fa
 9b0:	0a054b06 	beq	1535d0 <emmc_init+0x15277c>
 9b4:	08050106 	stmdaeq	r5, {r1, r2, r8}
 9b8:	06030582 	streq	r0, [r3], -r2, lsl #11
 9bc:	06070550 			; <UNDEFINED> instruction: 0x06070550
 9c0:	06030501 	streq	r0, [r3], -r1, lsl #10
 9c4:	0607054b 	streq	r0, [r7], -fp, asr #10
 9c8:	03052e01 	movweq	r2, #24065	; 0x5e01
 9cc:	07052f06 	streq	r2, [r5, -r6, lsl #30]
 9d0:	03050106 	movweq	r0, #20742	; 0x5106
 9d4:	1a052f06 	bne	14c5f4 <emmc_init+0x14b7a0>
 9d8:	03050106 	movweq	r0, #20742	; 0x5106
 9dc:	11053006 	tstne	r5, r6
 9e0:	2e2e0106 	sufcse	f0, f6, f6
 9e4:	2f060305 	svccs	0x00060305
 9e8:	01061505 	tsteq	r6, r5, lsl #10
 9ec:	4b060305 	blmi	181608 <emmc_init+0x1807b4>
 9f0:	01061a05 	tsteq	r6, r5, lsl #20
 9f4:	4c060305 	stcmi	3, cr0, [r6], {5}
 9f8:	01060805 	tsteq	r6, r5, lsl #16
 9fc:	05820605 	streq	r0, [r2, #1541]	; 0x605
 a00:	144f0603 	strbne	r0, [pc], #-1539	; a08 <.debug_line+0xa08>
 a04:	01061505 	tsteq	r6, r5, lsl #10
 a08:	68060305 	stmdavs	r6, {r0, r2, r8, r9}
 a0c:	01060e05 	tsteq	r6, r5, lsl #28
 a10:	d7060305 	strle	r0, [r6, -r5, lsl #6]
 a14:	01061605 	tsteq	r6, r5, lsl #12
 a18:	4b060305 	blmi	181634 <emmc_init+0x1807e0>
 a1c:	01061405 	tsteq	r6, r5, lsl #8
 a20:	2f060305 	svccs	0x00060305
 a24:	01061505 	tsteq	r6, r5, lsl #10
 a28:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
 a2c:	052f0603 	streq	r0, [pc, #-1539]!	; 431 <.debug_line+0x431>
 a30:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
 a34:	03052e07 	movweq	r2, #24071	; 0x5e07
 a38:	06053006 	streq	r3, [r5], -r6
 a3c:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 a40:	052f0605 	streq	r0, [pc, #-1541]!	; 443 <.debug_line+0x443>
 a44:	2e010618 	mcrcs	6, 0, r0, cr1, cr8, {0}
 a48:	0301052e 	movweq	r0, #5422	; 0x152e
 a4c:	07052e14 	smladeq	r5, r4, lr, r2
 a50:	4a4e0306 	bmi	1381670 <emmc_init+0x138081c>
 a54:	060e054b 	streq	r0, [lr], -fp, asr #10
 a58:	06050501 	streq	r0, [r5], -r1, lsl #10
 a5c:	4b2e0e03 	blmi	b84270 <emmc_init+0xb8341c>
 a60:	01060c05 	tsteq	r6, r5, lsl #24
 a64:	03060a05 	movweq	r0, #27141	; 0x6a05
 a68:	0d052e0f 	stceq	14, cr2, [r5, #-60]	; 0xffffffc4
 a6c:	0a050106 	beq	140e8c <emmc_init+0x140038>
 a70:	0d054c06 	stceq	12, cr4, [r5, #-24]	; 0xffffffe8
 a74:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 a78:	08054c06 	stmdaeq	r5, {r1, r2, sl, fp, lr}
 a7c:	07050106 	streq	r0, [r5, -r6, lsl #2]
 a80:	1a054b06 	bne	1536a0 <emmc_init+0x15284c>
 a84:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 a88:	05460605 	strbeq	r0, [r6, #-1541]	; 0xfffff9fb
 a8c:	2e010618 	mcrcs	6, 0, r0, cr1, cr8, {0}
 a90:	060c052e 	streq	r0, [ip], -lr, lsr #10
 a94:	1307054f 	movwne	r0, #30031	; 0x754f
 a98:	01060a05 	tsteq	r6, r5, lsl #20
 a9c:	2f060905 	svccs	0x00060905
 aa0:	01061c05 	tsteq	r6, r5, lsl #24
 aa4:	07052e2e 	streq	r2, [r5, -lr, lsr #28]
 aa8:	0a053006 	beq	14cac8 <emmc_init+0x14bc74>
 aac:	09050106 	stmdbeq	r5, {r1, r2, r8}
 ab0:	1c052f06 	stcne	15, cr2, [r5], {6}
 ab4:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 ab8:	0a03061f 	beq	c233c <emmc_init+0xc14e8>
 abc:	2f0305f2 	svccs	0x000305f2
 ac0:	01061405 	tsteq	r6, r5, lsl #8
 ac4:	68060305 	stmdavs	r6, {r0, r2, r8, r9}
 ac8:	06080514 			; <UNDEFINED> instruction: 0x06080514
 acc:	9e060501 	cfsh32ls	mvfx0, mvfx6, #1
 ad0:	03060305 	movweq	r0, #25349	; 0x6305
 ad4:	08054a0d 	stmdaeq	r5, {r0, r2, r3, r9, fp, lr}
 ad8:	06050106 	streq	r0, [r5], -r6, lsl #2
 adc:	0603052e 	streq	r0, [r3], -lr, lsr #10
 ae0:	0614054f 	ldreq	r0, [r4], -pc, asr #10
 ae4:	06030501 	streq	r0, [r3], -r1, lsl #10
 ae8:	06130567 	ldreq	r0, [r3], -r7, ror #10
 aec:	06030501 	streq	r0, [r3], -r1, lsl #10
 af0:	0612054b 	ldreq	r0, [r2], -fp, asr #10
 af4:	06030501 	streq	r0, [r3], -r1, lsl #10
 af8:	1a054c30 	bne	153bc0 <emmc_init+0x152d6c>
 afc:	03050106 	movweq	r0, #20742	; 0x5106
 b00:	1d054b06 	vstrne	d4, [r5, #-24]	; 0xffffffe8
 b04:	03050106 	movweq	r0, #20742	; 0x5106
 b08:	17052f06 	strne	r2, [r5, -r6, lsl #30]
 b0c:	03050106 	movweq	r0, #20742	; 0x5106
 b10:	15052f06 	strne	r2, [r5, #-3846]	; 0xfffff0fa
 b14:	03050106 	movweq	r0, #20742	; 0x5106
 b18:	08053006 	stmdaeq	r5, {r1, r2, ip, sp}
 b1c:	06050106 	streq	r0, [r5], -r6, lsl #2
 b20:	06030582 	streq	r0, [r3], -r2, lsl #11
 b24:	0612054f 	ldreq	r0, [r2], -pc, asr #10
 b28:	06030501 	streq	r0, [r3], -r1, lsl #10
 b2c:	0608054c 	streq	r0, [r8], -ip, asr #10
 b30:	2e060501 	cfsh32cs	mvfx0, mvfx6, #1
 b34:	4e060305 	cdpmi	3, 0, cr0, cr6, cr5, {0}
 b38:	01060805 	tsteq	r6, r5, lsl #16
 b3c:	052e0605 	streq	r0, [lr, #-1541]!	; 0xfffff9fb
 b40:	054e0603 	strbeq	r0, [lr, #-1539]	; 0xfffff9fd
 b44:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
 b48:	03054a06 	movweq	r4, #23046	; 0x5a06
 b4c:	054c5106 	strbeq	r5, [ip, #-262]	; 0xfffffefa
 b50:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
 b54:	03052e06 	movweq	r2, #24070	; 0x5e06
 b58:	08054e06 	stmdaeq	r5, {r1, r2, r9, sl, fp, lr}
 b5c:	06050106 	streq	r0, [r5], -r6, lsl #2
 b60:	0603052e 	streq	r0, [r3], -lr, lsr #10
 b64:	0608054e 	streq	r0, [r8], -lr, asr #10
 b68:	2e060501 	cfsh32cs	mvfx0, mvfx6, #1
 b6c:	33060305 	movwcc	r0, #25349	; 0x6305
 b70:	01061305 	tsteq	r6, r5, lsl #6
 b74:	68060305 	stmdavs	r6, {r0, r2, r8, r9}
 b78:	060a0514 			; <UNDEFINED> instruction: 0x060a0514
 b7c:	06050501 	streq	r0, [r5], -r1, lsl #10
 b80:	2e7fbb03 	vaddcs.f64	d27, d15, d3
 b84:	0601054b 	streq	r0, [r1], -fp, asr #10
 b88:	0100c503 	tsteq	r0, r3, lsl #10
 b8c:	03060505 	movweq	r0, #25861	; 0x6505
 b90:	054b4a57 	strbeq	r4, [fp, #-2647]	; 0xfffff5a9
 b94:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 b98:	df030631 	svcle	0x00030631
 b9c:	0106ba00 	tsteq	r6, r0, lsl #20
 ba0:	4b060305 	blmi	1817bc <emmc_init+0x180968>
 ba4:	04020001 	streq	r0, [r2], #-1
 ba8:	0200ba02 	andeq	fp, r0, #8192	; 0x2000
 bac:	09030204 	stmdbeq	r3, {r2, r9}
 bb0:	00120501 	andseq	r0, r2, r1, lsl #10
 bb4:	06020402 	streq	r0, [r2], -r2, lsl #8
 bb8:	04020001 	streq	r0, [r2], #-1
 bbc:	03054a02 	movweq	r4, #23042	; 0x5a02
 bc0:	02040200 	andeq	r0, r4, #0, 4
 bc4:	06052f06 	streq	r2, [r5], -r6, lsl #30
 bc8:	02040200 	andeq	r0, r4, #0, 4
 bcc:	03050106 	movweq	r0, #20742	; 0x5106
 bd0:	0a054f06 	beq	1547f0 <emmc_init+0x15399c>
 bd4:	01050106 	tsteq	r5, r6, lsl #2
 bd8:	0003052f 	andeq	r0, r3, pc, lsr #10
 bdc:	06010402 	streq	r0, [r1], -r2, lsl #8
 be0:	004a7003 	subeq	r7, sl, r3
 be4:	06010402 	streq	r0, [r1], -r2, lsl #8
 be8:	04020082 	streq	r0, [r2], #-130	; 0xffffff7e
 bec:	02002e01 	andeq	r2, r0, #1, 28
 bf0:	002e0104 	eoreq	r0, lr, r4, lsl #2
 bf4:	06010402 	streq	r0, [r1], -r2, lsl #8
 bf8:	0305052e 	movweq	r0, #21806	; 0x552e
 bfc:	66062e0b 	strvs	r2, [r6], -fp, lsl #28
 c00:	0c052f06 	stceq	15, cr2, [r5], {6}
 c04:	32050106 	andcc	r0, r5, #-2147483647	; 0x80000001
 c08:	0106f806 	tsteq	r6, r6, lsl #16	; <UNPREDICTABLE>
 c0c:	67060305 	strvs	r0, [r6, -r5, lsl #6]
 c10:	002e0601 	eoreq	r0, lr, r1, lsl #12
 c14:	06020402 	streq	r0, [r2], -r2, lsl #8
 c18:	04020082 	streq	r0, [r2], #-130	; 0xffffff7e
 c1c:	0b051402 	bleq	145c2c <emmc_init+0x144dd8>
 c20:	02040200 	andeq	r0, r4, #0, 4
 c24:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 c28:	054a0204 	strbeq	r0, [sl, #-516]	; 0xfffffdfc
 c2c:	04020003 	streq	r0, [r2], #-3
 c30:	052f0602 	streq	r0, [pc, #-1538]!	; 636 <.debug_line+0x636>
 c34:	04020006 	streq	r0, [r2], #-6
 c38:	00010602 	andeq	r0, r1, r2, lsl #12
 c3c:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 c40:	32060305 	andcc	r0, r6, #335544320	; 0x14000000
 c44:	01060a05 	tsteq	r6, r5, lsl #20
 c48:	052f0105 	streq	r0, [pc, #-261]!	; b4b <.debug_line+0xb4b>
 c4c:	04020003 	streq	r0, [r2], #-3
 c50:	78030601 	stmdavc	r3, {r0, r9, sl}
 c54:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
 c58:	009e0601 	addseq	r0, lr, r1, lsl #12
 c5c:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 c60:	01040200 	mrseq	r0, R12_usr
 c64:	05052e06 	streq	r2, [r5, #-3590]	; 0xfffff1fa
 c68:	064a0632 			; <UNDEFINED> instruction: 0x064a0632
 c6c:	060c052f 	streq	r0, [ip], -pc, lsr #10
 c70:	06120501 	ldreq	r0, [r2], -r1, lsl #10
 c74:	2f0305db 	svccs	0x000305db
 c78:	67676767 	strbvs	r6, [r7, -r7, ror #14]!
 c7c:	67676867 	strbvs	r6, [r7, -r7, ror #16]!
 c80:	05686767 	strbeq	r6, [r8, #-1895]!	; 0xfffff899
 c84:	0501061a 	streq	r0, [r1, #-1562]	; 0xfffff9e6
 c88:	05670603 	strbeq	r0, [r7, #-1539]!	; 0xfffff9fd
 c8c:	0501061d 	streq	r0, [r1, #-1565]	; 0xfffff9e3
 c90:	052f0603 	streq	r0, [pc, #-1539]!	; 695 <.debug_line+0x695>
 c94:	05010617 	streq	r0, [r1, #-1559]	; 0xfffff9e9
 c98:	052f0603 	streq	r0, [pc, #-1539]!	; 69d <.debug_line+0x69d>
 c9c:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
 ca0:	052f0603 	streq	r0, [pc, #-1539]!	; 6a5 <.debug_line+0x6a5>
 ca4:	0501060f 	streq	r0, [r1, #-1551]	; 0xfffff9f1
 ca8:	052f0603 	streq	r0, [pc, #-1539]!	; 6ad <.debug_line+0x6ad>
 cac:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 cb0:	052f0603 	streq	r0, [pc, #-1539]!	; 6b5 <.debug_line+0x6b5>
 cb4:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 cb8:	052f0603 	streq	r0, [pc, #-1539]!	; 6bd <.debug_line+0x6bd>
 cbc:	05010615 	streq	r0, [r1, #-1557]	; 0xfffff9eb
 cc0:	13300603 	teqne	r0, #3145728	; 0x300000
 cc4:	05010805 	streq	r0, [r1, #-2053]	; 0xfffff7fb
 cc8:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 ccc:	11052d08 	tstne	r5, r8, lsl #26
 cd0:	01040200 	mrseq	r0, R12_usr
 cd4:	03052f06 	movweq	r2, #24326	; 0x5f06
 cd8:	01040200 	mrseq	r0, R12_usr
 cdc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 ce0:	0f054b06 	svceq	0x00054b06
 ce4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 ce8:	08053006 	stmdaeq	r5, {r1, r2, ip, sp}
 cec:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 cf0:	02040200 	andeq	r0, r4, #0, 4
 cf4:	02004e06 	andeq	r4, r0, #6, 28	; 0x60
 cf8:	2e060204 	cdpcs	2, 0, cr0, cr6, cr4, {0}
 cfc:	02040200 	andeq	r0, r4, #0, 4
 d00:	17052f06 	strne	r2, [r5, -r6, lsl #30]
 d04:	02040200 	andeq	r0, r4, #0, 4
 d08:	054a7803 	strbeq	r7, [sl, #-2051]	; 0xfffff7fd
 d0c:	04020018 	streq	r0, [r2], #-24	; 0xffffffe8
 d10:	00010602 	andeq	r0, r1, r2, lsl #12
 d14:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 d18:	02040200 	andeq	r0, r4, #0, 4
 d1c:	0603052e 	streq	r0, [r3], -lr, lsr #10
 d20:	05010b03 	streq	r0, [r1, #-2819]	; 0xfffff4fd
 d24:	02170601 	andseq	r0, r7, #1048576	; 0x100000
 d28:	01010008 	tsteq	r1, r8

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	65726964 	ldrbvs	r6, [r2, #-2404]!	; 0xfffff69c
   4:	6f697463 	svcvs	0x00697463
   8:	682f006e 	stmdavs	pc!, {r1, r2, r3, r5, r6}	; <UNPREDICTABLE>
   c:	2f656d6f 	svccs	0x00656d6f
  10:	6b696173 	blvs	1a585e4 <emmc_init+0x1a57790>
  14:	6f442f6f 	svcvs	0x00442f6f
  18:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  1c:	2f73746e 	svccs	0x0073746e
  20:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
  24:	64726f66 	ldrbtvs	r6, [r2], #-3942	; 0xfffff09a
  28:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
  2c:	5f726574 	svcpl	0x00726574
  30:	325f3432 	subscc	r3, pc, #838860800	; 0x32000000
  34:	73632f35 	cmnvc	r3, #53, 30	; 0xd4
  38:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  3c:	6972702f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, ip, sp, lr}^
  40:	73632d76 	cmnvc	r3, #7552	; 0x1d80
  44:	65303431 	ldrvs	r3, [r0, #-1073]!	; 0xfffffbcf
  48:	62616c2f 	rsbvs	r6, r1, #12032	; 0x2f00
  4c:	36312f73 	shsub16cc	r2, r1, r3
  50:	7461662d 	strbtvc	r6, [r1], #-1581	; 0xfffff9d3
  54:	722d3233 	eorvc	r3, sp, #805306371	; 0x30000003
  58:	6f646165 	svcvs	0x00646165
  5c:	2f796c6e 	svccs	0x00796c6e
  60:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  64:	63796300 	cmnvs	r9, #0, 6
  68:	0073656c 	rsbseq	r6, r3, ip, ror #10
  6c:	70736572 	rsbsvc	r6, r3, r2, ror r5
  70:	65736e6f 	ldrbvs	r6, [r3, #-3695]!	; 0xfffff191
  74:	646d6300 	strbtvs	r6, [sp], #-768	; 0xfffffd00
  78:	6566785f 	strbvs	r7, [r6, #-2143]!	; 0xfffff7a1
  7c:	6f6d5f72 	svcvs	0x006d5f72
  80:	43006564 	movwmi	r6, #1380	; 0x564
  84:	69725754 	ldmdbvs	r2!, {r2, r4, r6, r8, r9, sl, ip, lr}^
  88:	754d6574 	strbvc	r6, [sp, #-1396]	; 0xfffffa8c
  8c:	7069746c 	rsbvc	r7, r9, ip, ror #8
  90:	6600656c 	strvs	r6, [r0], -ip, ror #10
  94:	53716572 	cmnpl	r1, #478150656	; 0x1c800000
  98:	63006c65 	movwvs	r6, #3173	; 0xc65
  9c:	745f646d 	ldrbvc	r6, [pc], #-1133	; a4 <.debug_str+0xa4>
  a0:	00657079 	rsbeq	r7, r5, r9, ror r0
  a4:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  a8:	6f635f74 	svcvs	0x00635f74
  ac:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
  b0:	65720064 	ldrbvs	r0, [r2, #-100]!	; 0xffffff9c
  b4:	6e6f7073 	mcrvs	0, 3, r7, cr15, cr3, {3}
  b8:	745f6573 	ldrbvc	r6, [pc], #-1395	; c0 <.debug_str+0xc0>
  bc:	00657079 	rsbeq	r7, r5, r9, ror r0
  c0:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  c4:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  c8:	5f5f4e4f 	svcpl	0x005f4e4f
  cc:	70707500 	rsbsvc	r7, r0, r0, lsl #10
  d0:	65007265 	strvs	r7, [r0, #-613]	; 0xfffffd9b
  d4:	5f636d6d 	svcpl	0x00636d6d
  d8:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
  dc:	62006563 	andvs	r6, r0, #415236096	; 0x18c00000
  e0:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
  e4:	54430072 	strbpl	r0, [r3], #-114	; 0xffffff8e
  e8:	65534f49 	ldrbvs	r4, [r3, #-3913]	; 0xfffff0b7
  ec:	43704f74 	cmnmi	r0, #116, 30	; 0x1d0
  f0:	00646e6f 	rsbeq	r6, r4, pc, ror #28
  f4:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xfffff09d
  f8:	006c6f72 	rsbeq	r6, ip, r2, ror pc
  fc:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 100:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 104:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 108:	72657600 	rsbvc	r7, r5, #0, 12
 10c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 110:	6d6d6500 	cfstr64vs	mvdx6, [sp, #-0]
 114:	61635f63 	cmnvs	r3, r3, ror #30
 118:	725f6472 	subsvc	r6, pc, #1912602624	; 0x72000000
 11c:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
 120:	65686300 	strbvs	r6, [r8, #-768]!	; 0xfffffd00
 124:	765f6b63 	ldrbvc	r6, [pc], -r3, ror #22
 128:	61635f32 	cmnvs	r3, r2, lsr pc
 12c:	64006472 	strvs	r6, [r0], #-1138	; 0xfffffb8e
 130:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
 134:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
 138:	00676966 	rsbeq	r6, r7, r6, ror #18
 13c:	65535443 	ldrbvs	r5, [r3, #-1091]	; 0xfffffbbd
 140:	6649646e 	strbvs	r6, [r9], -lr, ror #8
 144:	646e6f43 	strbtvs	r6, [lr], #-3907	; 0xfffff0bd
 148:	74786500 	ldrbtvc	r6, [r8], #-1280	; 0xfffffb00
 14c:	6669665f 			; <UNDEFINED> instruction: 0x6669665f
 150:	6e655f6f 	cdpvs	15, 6, cr5, cr5, cr15, {3}
 154:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 158:	74657300 	strbtvc	r7, [r5], #-768	; 0xfffffd00
 15c:	73616c5f 	cmnvc	r1, #24320	; 0x5f00
 160:	72655f74 	rsbvc	r5, r5, #116, 30	; 0x1d0
 164:	00726f72 	rsbseq	r6, r2, r2, ror pc
 168:	6f4e5452 	svcvs	0x004e5452
 16c:	5200656e 	andpl	r6, r0, #461373440	; 0x1b800000
 170:	42383454 	eorsmi	r3, r8, #84, 8	; 0x54000000
 174:	00797375 	rsbseq	r7, r9, r5, ror r3
 178:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
 17c:	70006563 	andvc	r6, r0, r3, ror #10
 180:	65737361 	ldrbvs	r7, [r3, #-865]!	; 0xfffffc9f
 184:	616c0064 	cmnvs	ip, r4, rrx
 188:	635f7473 	cmpvs	pc, #1929379840	; 0x73000000
 18c:	616d6d6f 	cmnvs	sp, pc, ror #26
 190:	765f646e 	ldrbvc	r6, [pc], -lr, ror #8
 194:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
 198:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 19c:	5f323374 	svcpl	0x00323374
 1a0:	72630074 	rsbvc	r0, r3, #116	; 0x74
 1a4:	6e655f63 	cdpvs	15, 6, cr5, cr5, cr3, {3}
 1a8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 1ac:	6d6f6300 	stclvs	3, cr6, [pc, #-0]	; 1b4 <.debug_str+0x1b4>
 1b0:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
 1b4:	78646900 	stmdavc	r4!, {r8, fp, sp, lr}^
 1b8:	616e655f 	cmnvs	lr, pc, asr r5
 1bc:	00656c62 	rsbeq	r6, r5, r2, ror #24
 1c0:	636d6d65 	cmnvs	sp, #6464	; 0x1940
 1c4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 1c8:	635f7075 	cmpvs	pc, #117	; 0x75
 1cc:	6b636f6c 	blvs	18dbf84 <emmc_init+0x18db130>
 1d0:	72637300 	rsbvc	r7, r3, #0, 6
 1d4:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
 1d8:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0xfffffc97
 1dc:	616c0072 	smcvs	49154	; 0xc002
 1e0:	725f7473 	subsvc	r7, pc, #1929379840	; 0x73000000
 1e4:	6f707365 	svcvs	0x00707365
 1e8:	0065736e 	rsbeq	r7, r5, lr, ror #6
 1ec:	61433276 	hvcvs	13094	; 0x3326
 1f0:	69006472 	stmdbvs	r0, {r1, r4, r5, r6, sl, sp, lr}
 1f4:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
 1f8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 1fc:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
 200:	415f434e 	cmpmi	pc, lr, asr #6
 204:	0030544c 	eorseq	r5, r0, ip, asr #8
 208:	4f495047 	svcmi	0x00495047
 20c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 210:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 214:	6c003154 	stfvss	f3, [r0], {84}	; 0x54
 218:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 21c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 220:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 224:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 228:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 22c:	50470074 	subpl	r0, r7, r4, ror r0
 230:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 234:	5f434e55 	svcpl	0x00434e55
 238:	33544c41 	cmpcc	r4, #16640	; 0x4100
 23c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 240:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
 244:	415f434e 	cmpmi	pc, lr, asr #6
 248:	0034544c 	eorseq	r5, r4, ip, asr #8
 24c:	4f495047 	svcmi	0x00495047
 250:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 254:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 258:	63003554 	movwvs	r3, #1364	; 0x554
 25c:	00317061 	eorseq	r7, r1, r1, rrx
 260:	43454453 	movtmi	r4, #21587	; 0x5453
 264:	616d6d6f 	cmnvs	sp, pc, ror #26
 268:	6e45646e 	cdpvs	4, 4, cr6, cr5, cr14, {3}
 26c:	74694264 	strbtvc	r4, [r9], #-612	; 0xfffffd9c
 270:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
 274:	73616d5f 	cmnvc	r1, #6080	; 0x17c0
 278:	6f64006b 	svcvs	0x0064006b
 27c:	7461645f 	strbtvc	r6, [r1], #-1119	; 0xfffffba1
 280:	6f635f61 	svcvs	0x00635f61
 284:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
 288:	616d0064 	cmnvs	sp, r4, rrx
 28c:	65725f78 	ldrbvs	r5, [r2, #-3960]!	; 0xfffff088
 290:	65697274 	strbvs	r7, [r9, #-628]!	; 0xfffffd8c
 294:	61620073 	smcvs	8195	; 0x2003
 298:	635f6573 	cmpvs	pc, #482344960	; 0x1cc00000
 29c:	6b636f6c 	blvs	18dc054 <emmc_init+0x18db200>
 2a0:	41544300 	cmpmi	r4, r0, lsl #6
 2a4:	6f007070 	svcvs	0x00007070
 2a8:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
 2ac:	61630074 	smcvs	12292	; 0x3004
 2b0:	625f6472 	subsvs	r6, pc, #1912602624	; 0x72000000
 2b4:	00797375 	rsbseq	r7, r9, r5, ror r3
 2b8:	5f746573 	svcpl	0x00746573
 2bc:	00726373 	rsbseq	r6, r2, r3, ror r3
 2c0:	6f6f425f 	svcvs	0x006f425f
 2c4:	7073006c 	rsbsvc	r0, r3, ip, rrx
 2c8:	6e695f69 	cdpvs	15, 6, cr5, cr9, cr9, {3}
 2cc:	75735f74 	ldrbvc	r5, [r3, #-3956]!	; 0xfffff08c
 2d0:	726f7070 	rsbvc	r7, pc, #112	; 0x70
 2d4:	6e690074 	mcrvs	0, 3, r0, cr9, cr4, {3}
 2d8:	6c665f74 	stclvs	15, cr5, [r6], #-464	; 0xfffffe30
 2dc:	00736761 	rsbseq	r6, r3, r1, ror #14
 2e0:	636d6d65 	cmnvs	sp, #6464	; 0x1940
 2e4:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
 2e8:	63006574 	movwvs	r6, #1396	; 0x574
 2ec:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
 2f0:	00326c6f 	eorseq	r6, r2, pc, ror #24
 2f4:	645f7369 	ldrbvs	r7, [pc], #-873	; 2fc <.debug_str+0x2fc>
 2f8:	00617461 	rsbeq	r7, r1, r1, ror #8
 2fc:	7473616c 	ldrbtvc	r6, [r3], #-364	; 0xfffffe94
 300:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!	; 18c <.debug_str+0x18c>
 304:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
 308:	6c656400 	cfstrdvs	mvd6, [r5], #-0
 30c:	6d5f7961 	vldrvs.16	s15, [pc, #-194]	; 252 <.debug_str+0x252>	; <UNPREDICTABLE>
 310:	65720073 	ldrbvs	r0, [r2, #-115]!	; 0xffffff8d
 314:	615f7073 	cmpvs	pc, r3, ror r0	; <UNPREDICTABLE>
 318:	73657200 	cmnvc	r5, #0, 4
 31c:	00625f70 	rsbeq	r5, r2, r0, ror pc
 320:	63686473 	cmnvs	r8, #1929379840	; 0x73000000
 324:	74656700 	strbtvc	r6, [r5], #-1792	; 0xfffff900
 328:	6f6c635f 	svcvs	0x006c635f
 32c:	645f6b63 	ldrbvs	r6, [pc], #-2915	; 334 <.debug_str+0x334>
 330:	64697669 	strbtvs	r7, [r9], #-1641	; 0xfffff997
 334:	63007265 	movwvs	r7, #613	; 0x265
 338:	00726168 	rsbseq	r6, r2, r8, ror #2
 33c:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0xfffffe8e
 340:	6d6f6300 	stclvs	3, cr6, [pc, #-0]	; 348 <.debug_str+0x348>
 344:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
 348:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
 34c:	53544300 	cmppl	r4, #0, 6
 350:	6c427465 	cfstrdvs	mvd7, [r2], {101}	; 0x65
 354:	4c6b636f 	stclmi	3, cr6, [fp], #-444	; 0xfffffe44
 358:	65006e65 	strvs	r6, [r0, #-3685]	; 0xfffff19b
 35c:	5f636d6d 	svcpl	0x00636d6d
 360:	75737369 	ldrbvc	r7, [r3, #-873]!	; 0xfffffc97
 364:	6f635f65 	svcvs	0x00635f65
 368:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
 36c:	44530064 	ldrbmi	r0, [r3], #-100	; 0xffffff9c
 370:	6d444145 	stfvse	f4, [r4, #-276]	; 0xfffffeec
 374:	61640061 	cmnvs	r4, r1, rrx
 378:	65006174 	strvs	r6, [r0, #-372]	; 0xfffffe8c
 37c:	5f636d6d 	svcpl	0x00636d6d
 380:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
 384:	63657300 	cmnvs	r5, #0, 6
 388:	00726f74 	rsbseq	r6, r2, r4, ror pc
 38c:	41564e49 	cmpmi	r6, r9, asr #28
 390:	5f44494c 	svcpl	0x0044494c
 394:	00444d43 	subeq	r4, r4, r3, asr #26
 398:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 39c:	00745f38 	rsbseq	r5, r4, r8, lsr pc
 3a0:	65535443 	ldrbvs	r5, [r3, #-1091]	; 0xfffffbbd
 3a4:	6943646e 	stmdbvs	r3, {r1, r2, r3, r5, r6, sl, sp, lr}^
 3a8:	53006564 	movwpl	r6, #1380	; 0x564
 3ac:	75414544 	strbvc	r4, [r1, #-1348]	; 0xfffffabc
 3b0:	6d436f74 	stclvs	15, cr6, [r3, #-464]	; 0xfffffe30
 3b4:	00323164 	eorseq	r3, r2, r4, ror #2
 3b8:	63637573 	cmnvs	r3, #482344960	; 0x1cc00000
 3bc:	00737365 	rsbseq	r7, r3, r5, ror #6
 3c0:	72575443 	subsvc	r5, r7, #1124073472	; 0x43000000
 3c4:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
 3c8:	6b636f6c 	blvs	18dc180 <emmc_init+0x18db32c>
 3cc:	53544300 	cmppl	r4, #0, 6
 3d0:	52646e65 	rsbpl	r6, r4, #1616	; 0x650
 3d4:	74616c65 	strbtvc	r6, [r1], #-3173	; 0xfffff39b
 3d8:	41657669 	cmnmi	r5, r9, ror #12
 3dc:	00726464 	rsbseq	r6, r2, r4, ror #8
 3e0:	6e617274 	mcrvs	2, 3, r7, cr1, cr4, {3}
 3e4:	72656673 	rsbvc	r6, r5, #120586240	; 0x7300000
 3e8:	6f6c625f 	svcvs	0x006c625f
 3ec:	00736b63 	rsbseq	r6, r3, r3, ror #22
 3f0:	65747865 	ldrbvs	r7, [r4, #-2149]!	; 0xfffff79b
 3f4:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
 3f8:	646f632d 	strbtvs	r6, [pc], #-813	; 400 <.debug_str+0x400>
 3fc:	6d652f65 	stclvs	15, cr2, [r5, #-404]!	; 0xfffffe6c
 400:	632e636d 			; <UNDEFINED> instruction: 0x632e636d
 404:	4f544300 	svcmi	0x00544300
 408:	68437263 	stmdavs	r3, {r0, r1, r5, r6, r9, ip, sp, lr}^
 40c:	006b6365 	rsbeq	r6, fp, r5, ror #6
 410:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 414:	5244535f 	subpl	r5, r4, #2080374785	; 0x7c000001
 418:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 41c:	6f6c2067 	svcvs	0x006c2067
 420:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 424:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 428:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xfffff19b
 42c:	72770068 	rsbsvc	r0, r7, #104	; 0x68
 430:	00657469 	rsbeq	r7, r5, r9, ror #8
 434:	63656863 	cmnvs	r5, #6488064	; 0x630000
 438:	64735f6b 	ldrbtvs	r5, [r3], #-3947	; 0xfffff095
 43c:	735f6368 	cmpvc	pc, #104, 6	; 0xa0000001
 440:	6f707075 	svcvs	0x00707075
 444:	70007472 	andvc	r7, r0, r2, ror r4
 448:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 44c:	4453006b 	ldrbmi	r0, [r3], #-107	; 0xffffff95
 450:	72754345 	rsbsvc	r4, r5, #335544321	; 0x14000001
 454:	746e6572 	strbtvc	r6, [lr], #-1394	; 0xfffffa8e
 458:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
 45c:	78650074 	stmdavc	r5!, {r2, r4, r5, r6}^
 460:	69665f74 	stmdbvs	r6!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 464:	635f6f66 	cmpvs	pc, #408	; 0x198
 468:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
 46c:	6d650067 	stclvs	0, cr0, [r5, #-412]!	; 0xfffffe64
 470:	725f636d 	subsvc	r6, pc, #-1275068415	; 0xb4000001
 474:	00646165 	rsbeq	r6, r4, r5, ror #2
 478:	20554e47 	subscs	r4, r5, r7, asr #28
 47c:	20393943 	eorscs	r3, r9, r3, asr #18
 480:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
 484:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 488:	30313230 	eorscc	r3, r1, r0, lsr r2
 48c:	20343238 	eorscs	r3, r4, r8, lsr r2
 490:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 494:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 498:	6d2d2029 	stcvs	0, cr2, [sp, #-164]!	; 0xffffff5c
 49c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 4a0:	316d7261 	cmncc	sp, r1, ror #4
 4a4:	6a363731 	bvs	d8e170 <emmc_init+0xd8d31c>
 4a8:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 4ac:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 4b0:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 4b4:	316d7261 	cmncc	sp, r1, ror #4
 4b8:	6a363731 	bvs	d8e184 <emmc_init+0xd8d330>
 4bc:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 4c0:	6e6d2d20 	cdpvs	13, 6, cr2, cr13, cr0, {1}
 4c4:	6e752d6f 	cdpvs	13, 7, cr2, cr5, cr15, {3}
 4c8:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 4cc:	2d64656e 	cfstr64cs	mvdx6, [r4, #-440]!	; 0xfffffe48
 4d0:	65636361 	strbvs	r6, [r3, #-865]!	; 0xfffffc9f
 4d4:	2d207373 	stccs	3, cr7, [r0, #-460]!	; 0xfffffe34
 4d8:	3d70746d 	cfldrdcc	mvd7, [r0, #-436]!	; 0xfffffe4c
 4dc:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 4e0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 4e4:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 4e8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 4ec:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 4f0:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 4f4:	206d7261 	rsbcs	r7, sp, r1, ror #4
 4f8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 4fc:	613d6863 	teqvs	sp, r3, ror #16
 500:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 504:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 508:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 50c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 510:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 514:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 518:	20393975 	eorscs	r3, r9, r5, ror r9
 51c:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 520:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 524:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 528:	7400676e 	strvc	r6, [r0], #-1902	; 0xfffff892
 52c:	5f656e75 	svcpl	0x00656e75
 530:	00524444 	subseq	r4, r2, r4, asr #8
 534:	65535443 	ldrbvs	r5, [r3, #-1091]	; 0xfffffbbd
 538:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
 53c:	64726143 	ldrbtvs	r6, [r2], #-323	; 0xfffffebd
 540:	67726100 	ldrbvs	r6, [r2, -r0, lsl #2]!
 544:	72610031 	rsbvc	r0, r1, #49	; 0x31
 548:	63003267 	movwvs	r3, #615	; 0x267
 54c:	00327061 	eorseq	r7, r2, r1, rrx
 550:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 554:	73616c00 	cmnvc	r1, #0, 24
 558:	75735f74 	ldrbvc	r5, [r3, #-3956]!	; 0xfffff08c
 55c:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
 560:	44530073 	ldrbmi	r0, [r3], #-115	; 0xffffff8d
 564:	6e755445 	cdpvs	4, 7, cr5, cr5, cr5, {2}
 568:	00676e69 	rsbeq	r6, r7, r9, ror #28
 56c:	6b73616d 	blvs	1cd8b28 <emmc_init+0x1cd7cd4>
 570:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
 574:	616e655f 	cmnvs	lr, pc, asr r5
 578:	00656c62 	rsbeq	r6, r5, r2, ror #24
 57c:	67726174 			; <UNDEFINED> instruction: 0x67726174
 580:	645f7465 	ldrbvs	r7, [pc], #-1125	; 588 <.debug_str+0x588>
 584:	73007669 	movwvc	r7, #1641	; 0x669
 588:	00307263 	eorseq	r7, r0, r3, ror #4
 58c:	636d6d65 	cmnvs	sp, #6464	; 0x1940
 590:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!	; 41c <.debug_str+0x41c>
 594:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
 598:	5f327600 	svcpl	0x00327600
 59c:	64726163 	ldrbtvs	r6, [r2], #-355	; 0xfffffe9d
 5a0:	6d6f6300 	stclvs	3, cr6, [pc, #-0]	; 5a8 <.debug_str+0x5a8>
 5a4:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
 5a8:	64730073 	ldrbtvs	r0, [r3], #-115	; 0xffffff8d
 5ac:	7272655f 	rsbsvc	r6, r2, #398458880	; 0x17c00000
 5b0:	6d5f726f 	lfmvs	f7, 2, [pc, #-444]	; 3fc <.debug_str+0x3fc>
 5b4:	006b7361 	rsbeq	r7, fp, r1, ror #6
 5b8:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 5bc:	6574735f 	ldrbvs	r7, [r4, #-863]!	; 0xfffffca1
 5c0:	68630070 	stmdavs	r3!, {r4, r5, r6}^
 5c4:	5f6b6365 	svcpl	0x006b6365
 5c8:	62617375 	rsbvs	r7, r1, #-738197503	; 0xd4000001
 5cc:	635f656c 	cmpvs	pc, #108, 10	; 0x1b000000
 5d0:	00647261 	rsbeq	r7, r4, r1, ror #4
 5d4:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 5d8:	745f3631 	ldrbvc	r3, [pc], #-1585	; 5e0 <.debug_str+0x5e0>
 5dc:	67657200 	strbvs	r7, [r5, -r0, lsl #4]!
 5e0:	63003233 	movwvs	r3, #563	; 0x233
 5e4:	6b636568 	blvs	18d9b8c <emmc_init+0x18d8d38>
 5e8:	72636f5f 	rsbvc	r6, r3, #380	; 0x17c
 5ec:	49727700 	ldmdbmi	r2!, {r8, r9, sl, ip, sp, lr}^
 5f0:	00747072 	rsbseq	r7, r4, r2, ror r0
 5f4:	61656c63 	cmnvs	r5, r3, ror #24
 5f8:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
 5fc:	746f6f62 	strbtvc	r6, [pc], #-3938	; 604 <.debug_str+0x604>
 600:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 604:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
 608:	75665f74 	strbvc	r5, [r6, #-3956]!	; 0xfffff08c
 60c:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 610:	52006e6f 	andpl	r6, r0, #1776	; 0x6f0
 614:	00383454 	eorseq	r3, r8, r4, asr r4
 618:	636f6c62 	cmnvs	pc, #25088	; 0x6200
 61c:	6f635f6b 	svcvs	0x00635f6b
 620:	00746e75 	rsbseq	r6, r4, r5, ror lr
 624:	33315452 	teqcc	r1, #1375731712	; 0x52000000
 628:	68730036 	ldmdavs	r3!, {r1, r2, r4, r5}^
 62c:	2074726f 	rsbscs	r7, r4, pc, ror #4
 630:	00746e69 	rsbseq	r6, r4, r9, ror #28
 634:	636f6c62 	cmnvs	pc, #25088	; 0x6200
 638:	6f6e5f6b 	svcvs	0x006e5f6b
 63c:	726f6600 	rsbvc	r6, pc, #0, 12
 640:	695f6563 	ldmdbvs	pc, {r0, r1, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 644:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
 648:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 64c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 650:	655f6473 	ldrbvs	r6, [pc, #-1139]	; 1e5 <.debug_str+0x1e5>
 654:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
 658:	45445300 	strbmi	r5, [r4, #-768]	; 0xfffffd00
 65c:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
 660:	54646e61 	strbtpl	r6, [r4], #-3681	; 0xfffff19f
 664:	6f656d69 	svcvs	0x00656d69
 668:	73007475 	movwvc	r7, #1141	; 0x475
 66c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
 670:	44530073 	ldrbmi	r0, [r3], #-115	; 0xffffff8d
 674:	76735245 	ldrbtvc	r5, [r3], -r5, asr #4
 678:	69750064 	ldmdbvs	r5!, {r2, r5, r6}^
 67c:	3436746e 	ldrtcc	r7, [r6], #-1134	; 0xfffffb92
 680:	6200745f 	andvs	r7, r0, #1593835520	; 0x5f000000
 684:	6b636f6c 	blvs	18dc43c <emmc_init+0x18db5e8>
 688:	7a69735f 	bvc	1a5d40c <emmc_init+0x1a5c5b8>
 68c:	6c620065 	stclvs	0, cr0, [r2], #-404	; 0xfffffe6c
 690:	5f6b636f 	svcpl	0x006b636f
 694:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
 698:	756f635f 	strbvc	r6, [pc, #-863]!	; 341 <.debug_str+0x341>
 69c:	6200746e 	andvs	r7, r0, #1845493760	; 0x6e000000
 6a0:	6b636f6c 	blvs	18dc458 <emmc_init+0x18db604>
 6a4:	69617700 	stmdbvs	r1!, {r8, r9, sl, ip, sp, lr}^
 6a8:	65725f74 	ldrbvs	r5, [r2, #-3956]!	; 0xfffff08c
 6ac:	616d5f67 	cmnvs	sp, r7, ror #30
 6b0:	62006b73 	andvs	r6, r0, #117760	; 0x1cc00
 6b4:	5f746f6f 	svcpl	0x00746f6f
 6b8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 6bc:	0074756f 	rsbseq	r7, r4, pc, ror #10
 6c0:	665f3276 			; <UNDEFINED> instruction: 0x665f3276
 6c4:	7367616c 	cmnvc	r7, #108, 2
 6c8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 6cc:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
 6d0:	415f434e 	cmpmi	pc, lr, asr #6
 6d4:	0032544c 	eorseq	r5, r2, ip, asr #8
 6d8:	43454453 	movtmi	r4, #21587	; 0x5453
 6dc:	616d6d6f 	cmnvs	sp, pc, ror #26
 6e0:	7243646e 	subvc	r6, r3, #1845493760	; 0x6e000000
 6e4:	616c0063 	cmnvs	ip, r3, rrx
 6e8:	655f7473 	ldrbvs	r7, [pc, #-1139]	; 27d <.debug_str+0x27d>
 6ec:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
 6f0:	6d6d6500 	cfstr64vs	mvdx6, [sp, #-0]
 6f4:	6d635f63 	stclvs	15, cr5, [r3, #-396]!	; 0xfffffe74
 6f8:	6f6c0064 	svcvs	0x006c0064
 6fc:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 700:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 704:	2064656e 	rsbcs	r6, r4, lr, ror #10
 708:	00746e69 	rsbseq	r6, r4, r9, ror #28
 70c:	636d6d65 	cmnvs	sp, #6464	; 0x1940
 710:	7070615f 	rsbsvc	r6, r0, pc, asr r1
 714:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!	; 5a0 <.debug_str+0x5a0>
 718:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
 71c:	5f6f6400 	svcpl	0x006f6400
 720:	61746164 	cmnvs	r4, r4, ror #2
 724:	6172745f 	cmnvs	r2, pc, asr r4
 728:	6566736e 	strbvs	r7, [r6, #-878]!	; 0xfffffc92
 72c:	6e690072 	mcrvs	0, 3, r0, cr9, cr2, {3}
 730:	765f7274 			; <UNDEFINED> instruction: 0x765f7274
 734:	63006c61 	movwvs	r6, #3169	; 0xc61
 738:	6b636568 	blvs	18d9ce0 <emmc_init+0x18d8e8c>
 73c:	6163725f 	cmnvs	r3, pc, asr r2
 740:	45445300 	strbmi	r5, [r4, #-768]	; 0xfffffd00
 744:	61746144 	cmnvs	r4, r4, asr #2
 748:	42646e45 	rsbmi	r6, r4, #1104	; 0x450
 74c:	74007469 	strvc	r7, [r0], #-1129	; 0xfffffb97
 750:	00657079 	rsbeq	r7, r5, r9, ror r0
 754:	4f495047 	svcmi	0x00495047
 758:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 75c:	4e495f43 	cdpmi	15, 4, cr5, cr9, cr3, {2}
 760:	00545550 	subseq	r5, r4, r0, asr r5
 764:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 768:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 76c:	61686320 	cmnvs	r8, r0, lsr #6
 770:	69740072 	ldmdbvs	r4!, {r1, r4, r5, r6}^
 774:	756f656d 	strbvc	r6, [pc, #-1389]!	; 20f <.debug_str+0x20f>
 778:	75620074 	strbvc	r0, [r2, #-116]!	; 0xffffff8c
 77c:	69775f73 	ldmdbvs	r7!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 780:	73687464 	cmnvc	r8, #100, 8	; 0x64000000
 784:	47544300 	ldrbmi	r4, [r4, -r0, lsl #6]
 788:	6c64496f 			; <UNDEFINED> instruction: 0x6c64496f
 78c:	44530065 	ldrbmi	r0, [r3], #-101	; 0xffffff9b
 790:	74614445 	strbtvc	r4, [r1], #-1093	; 0xfffffbbb
 794:	63724361 	cmnvs	r2, #-2080374783	; 0x84000001
 798:	74756100 	ldrbtvc	r6, [r5], #-256	; 0xffffff00
 79c:	6f635f6f 	svcvs	0x00635f6f
 7a0:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
 7a4:	65720064 	ldrbvs	r0, [r2, #-100]!	; 0xffffff9c
 7a8:	72003073 	andvc	r3, r0, #115	; 0x73
 7ac:	00317365 	eorseq	r7, r1, r5, ror #6
 7b0:	32736572 	rsbscc	r6, r3, #478150656	; 0x1c800000
 7b4:	73657200 	cmnvc	r5, #0, 4
 7b8:	65720033 	ldrbvs	r0, [r2, #-51]!	; 0xffffffcd
 7bc:	6d003473 	cfstrsvs	mvf3, [r0, #-460]	; 0xfffffe34
 7c0:	69746c75 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
 7c4:	636f6c62 	cmnvs	pc, #25088	; 0x6200
 7c8:	7362006b 	cmnvc	r2, #107	; 0x6b
 7cc:	00657a69 	rsbeq	r7, r5, r9, ror #20
 7d0:	616c6564 	cmnvs	ip, r4, ror #10
 7d4:	73755f79 	cmnvc	r5, #484	; 0x1e4
 7d8:	6f6c7300 	svcvs	0x006c7300
 7dc:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
 7e0:	74735f74 	ldrbtvc	r5, [r3], #-3956	; 0xfffff08c
 7e4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
 7e8:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 7ec:	2064656e 	rsbcs	r6, r4, lr, ror #10
 7f0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 7f4:	45445300 	strbmi	r5, [r4, #-768]	; 0xfffffd00
 7f8:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
 7fc:	49646e61 	stmdbmi	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 800:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
 804:	6f687300 	svcvs	0x00687300
 808:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 80c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 810:	2064656e 	rsbcs	r6, r4, lr, ror #10
 814:	00746e69 	rsbseq	r6, r4, r9, ror #28
 818:	4f495047 	svcmi	0x00495047
 81c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 820:	554f5f43 	strbpl	r5, [pc, #-3907]	; fffff8e5 <emmc_init+0xffffea91>
 824:	54555054 	ldrbpl	r5, [r5], #-84	; 0xffffffac
 828:	74657200 	strbtvc	r7, [r5], #-512	; 0xfffffe00
 82c:	635f7972 	cmpvs	pc, #1867776	; 0x1c8000
 830:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
 834:	6d6d6500 	cfstr64vs	mvdx6, [sp, #-0]
 838:	65725f63 	ldrbvs	r5, [r2, #-3939]!	; 0xfffff09d
 83c:	43007367 	movwmi	r7, #871	; 0x367
 840:	61655254 	cmnvs	r5, r4, asr r2
 844:	6c754d64 	ldclvs	13, cr4, [r5], #-400	; 0xfffffe70
 848:	6c706974 			; <UNDEFINED> instruction: 0x6c706974
 84c:	44530065 	ldrbmi	r0, [r3], #-101	; 0xffffff9b
 850:	74614445 	strbtvc	r4, [r1], #-1093	; 0xfffffbbb
 854:	6d695461 	cfstrdvs	mvd5, [r9, #-388]!	; 0xfffffe7c
 858:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xfffff09b
 85c:	73616c00 	cmnvc	r1, #0, 24
 860:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
 864:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 868:	00747075 	rsbseq	r7, r4, r5, ror r0
 86c:	63657073 	cmnvs	r5, #115	; 0x73
 870:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
 874:	43007365 	movwmi	r7, #869	; 0x365
 878:	61655254 	cmnvs	r5, r4, asr r2
 87c:	6f6c4264 	svcvs	0x006c4264
 880:	73006b63 	movwvc	r6, #2915	; 0xb63
 884:	63656c65 	cmnvs	r5, #25856	; 0x6500
 888:	61635f74 	smcvs	13812	; 0x35f4
 88c:	73006472 	movwvc	r6, #1138	; 0x472
 890:	33636570 	cmncc	r3, #112, 10	; 0x1c000000
 894:	65707300 	ldrbvs	r7, [r0, #-768]!	; 0xfffffd00
 898:	43003463 	movwmi	r3, #1123	; 0x463
 89c:	6e655354 	mcrvs	3, 3, r5, cr5, cr4, {2}
 8a0:	52435364 	subpl	r5, r3, #100, 6	; 0x90000001
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <emmc_init+0xfffff07c>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	000000c4 	andeq	r0, r0, r4, asr #1
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	000000c4 	andeq	r0, r0, r4, asr #1
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	000000d4 	ldrdeq	r0, [r0], -r4
  3c:	0000001c 	andeq	r0, r0, ip, lsl r0
  40:	00000014 	andeq	r0, r0, r4, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  4c:	00000070 	andeq	r0, r0, r0, ror r0
  50:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  54:	00018e02 	andeq	r8, r1, r2, lsl #28
  58:	0000001c 	andeq	r0, r0, ip, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	00000160 	andeq	r0, r0, r0, ror #2
  64:	0000005c 	andeq	r0, r0, ip, asr r0
  68:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
  6c:	86058506 	strhi	r8, [r5], -r6, lsl #10
  70:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	00000024 	andeq	r0, r0, r4, lsr #32
  7c:	00000000 	andeq	r0, r0, r0
  80:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
  84:	000000f4 	strdeq	r0, [r0], -r4
  88:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
  8c:	86058506 	strhi	r8, [r5], -r6, lsl #10
  90:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
  94:	42018e02 	andmi	r8, r1, #2, 28
  98:	6e02200e 	cdpvs	0, 0, cr2, cr2, cr14, {0}
  9c:	0000180e 	andeq	r1, r0, lr, lsl #16
  a0:	00000020 	andeq	r0, r0, r0, lsr #32
  a4:	00000000 	andeq	r0, r0, r0
  a8:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
  ac:	00000208 	andeq	r0, r0, r8, lsl #4
  b0:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
  b4:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  b8:	200e4201 	andcs	r4, lr, r1, lsl #4
  bc:	0e0ab402 	cdpeq	4, 0, cr11, cr10, cr2, {0}
  c0:	000b420c 	andeq	r4, fp, ip, lsl #4
  c4:	00000014 	andeq	r0, r0, r4, lsl r0
  c8:	00000000 	andeq	r0, r0, r0
  cc:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
  d0:	0000006c 	andeq	r0, r0, ip, rrx
  d4:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  d8:	00018e02 	andeq	r8, r1, r2, lsl #28
  dc:	00000014 	andeq	r0, r0, r4, lsl r0
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00000524 	andeq	r0, r0, r4, lsr #10
  e8:	000000cc 	andeq	r0, r0, ip, asr #1
  ec:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  f0:	00018e02 	andeq	r8, r1, r2, lsl #28
  f4:	00000014 	andeq	r0, r0, r4, lsl r0
  f8:	00000000 	andeq	r0, r0, r0
  fc:	000005f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 100:	00000084 	andeq	r0, r0, r4, lsl #1
 104:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 108:	00018e02 	andeq	r8, r1, r2, lsl #28
 10c:	00000014 	andeq	r0, r0, r4, lsl r0
 110:	00000000 	andeq	r0, r0, r0
 114:	00000674 	andeq	r0, r0, r4, ror r6
 118:	0000008c 	andeq	r0, r0, ip, lsl #1
 11c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 120:	00018e02 	andeq	r8, r1, r2, lsl #28
 124:	00000014 	andeq	r0, r0, r4, lsl r0
 128:	00000000 	andeq	r0, r0, r0
 12c:	00000700 	andeq	r0, r0, r0, lsl #14
 130:	00000070 	andeq	r0, r0, r0, ror r0
 134:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 138:	00018e02 	andeq	r8, r1, r2, lsl #28
 13c:	00000020 	andeq	r0, r0, r0, lsr #32
 140:	00000000 	andeq	r0, r0, r0
 144:	00000770 	andeq	r0, r0, r0, ror r7
 148:	0000015c 	andeq	r0, r0, ip, asr r1
 14c:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
 150:	86048505 	strhi	r8, [r4], -r5, lsl #10
 154:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
 158:	200e4201 	andcs	r4, lr, r1, lsl #4
 15c:	140e9202 	strne	r9, [lr], #-514	; 0xfffffdfe
 160:	00000018 	andeq	r0, r0, r8, lsl r0
 164:	00000000 	andeq	r0, r0, r0
 168:	000008cc 	andeq	r0, r0, ip, asr #17
 16c:	00000090 	muleq	r0, r0, r0
 170:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
 174:	86038504 	strhi	r8, [r3], -r4, lsl #10
 178:	00018e02 	andeq	r8, r1, r2, lsl #28
 17c:	00000018 	andeq	r0, r0, r8, lsl r0
 180:	00000000 	andeq	r0, r0, r0
 184:	0000095c 	andeq	r0, r0, ip, asr r9
 188:	00000094 	muleq	r0, r4, r0
 18c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
 190:	86038504 	strhi	r8, [r3], -r4, lsl #10
 194:	00018e02 	andeq	r8, r1, r2, lsl #28
 198:	00000014 	andeq	r0, r0, r4, lsl r0
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	000009f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1a4:	0000004c 	andeq	r0, r0, ip, asr #32
 1a8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 1ac:	00018e02 	andeq	r8, r1, r2, lsl #28
 1b0:	00000018 	andeq	r0, r0, r8, lsl r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	00000a3c 	andeq	r0, r0, ip, lsr sl
 1bc:	00000088 	andeq	r0, r0, r8, lsl #1
 1c0:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
 1c4:	86038504 	strhi	r8, [r3], -r4, lsl #10
 1c8:	00018e02 	andeq	r8, r1, r2, lsl #28
 1cc:	00000014 	andeq	r0, r0, r4, lsl r0
 1d0:	00000000 	andeq	r0, r0, r0
 1d4:	00000ac4 	andeq	r0, r0, r4, asr #21
 1d8:	0000015c 	andeq	r0, r0, ip, asr r1
 1dc:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 1e0:	00018e02 	andeq	r8, r1, r2, lsl #28
 1e4:	00000018 	andeq	r0, r0, r8, lsl r0
 1e8:	00000000 	andeq	r0, r0, r0
 1ec:	00000c20 	andeq	r0, r0, r0, lsr #24
 1f0:	0000011c 	andeq	r0, r0, ip, lsl r1
 1f4:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
 1f8:	86038504 	strhi	r8, [r3], -r4, lsl #10
 1fc:	00018e02 	andeq	r8, r1, r2, lsl #28
 200:	00000020 	andeq	r0, r0, r0, lsr #32
 204:	00000000 	andeq	r0, r0, r0
 208:	00000d3c 	andeq	r0, r0, ip, lsr sp
 20c:	00000090 	muleq	r0, r0, r0
 210:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
 214:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
 218:	180e4201 	stmdane	lr, {r0, r9, lr}
 21c:	0c0e0a5a 			; <UNDEFINED> instruction: 0x0c0e0a5a
 220:	00000b42 	andeq	r0, r0, r2, asr #22
 224:	0000001c 	andeq	r0, r0, ip, lsl r0
 228:	00000000 	andeq	r0, r0, r0
 22c:	00000dcc 	andeq	r0, r0, ip, asr #27
 230:	00000088 	andeq	r0, r0, r8, lsl #1
 234:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 238:	42018e02 	andmi	r8, r1, #2, 28
 23c:	0a5a100e 	beq	168427c <emmc_init+0x1683428>
 240:	0b42080e 	bleq	1082280 <emmc_init+0x108142c>
 244:	00000018 	andeq	r0, r0, r8, lsl r0
 248:	00000000 	andeq	r0, r0, r0
 24c:	00000e54 	andeq	r0, r0, r4, asr lr
 250:	000000f4 	strdeq	r0, [r0], -r4
 254:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
 258:	86038504 	strhi	r8, [r3], -r4, lsl #10
 25c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	5a4b3605 	bpl	12cd82c <emmc_init+0x12cc9d8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <emmc_init+0x455dc>
  28:	44011e01 	strmi	r1, [r1], #-3585	; 0xfffff1ff
  2c:	Address 0x000000000000002c is out of bounds.

