[2025-09-18 05:24:26] START suite=qualcomm_srv trace=srv187_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv187_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2767783 heartbeat IPC: 3.613 cumulative IPC: 3.613 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5193466 cumulative IPC: 3.851 (Simulation time: 00 hr 01 min 09 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5193466 cumulative IPC: 3.851 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5193467 heartbeat IPC: 4.123 cumulative IPC: 5 (Simulation time: 00 hr 01 min 09 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 12246495 heartbeat IPC: 1.418 cumulative IPC: 1.418 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 19324600 heartbeat IPC: 1.413 cumulative IPC: 1.415 (Simulation time: 00 hr 03 min 11 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 26325219 heartbeat IPC: 1.428 cumulative IPC: 1.42 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 33696734 heartbeat IPC: 1.357 cumulative IPC: 1.403 (Simulation time: 00 hr 05 min 14 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 41099785 heartbeat IPC: 1.351 cumulative IPC: 1.393 (Simulation time: 00 hr 06 min 13 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 48260706 heartbeat IPC: 1.396 cumulative IPC: 1.393 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 55457439 heartbeat IPC: 1.39 cumulative IPC: 1.393 (Simulation time: 00 hr 08 min 10 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 62544838 heartbeat IPC: 1.411 cumulative IPC: 1.395 (Simulation time: 00 hr 09 min 12 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv187_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000027 cycles: 69890641 heartbeat IPC: 1.361 cumulative IPC: 1.391 (Simulation time: 00 hr 10 min 17 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 71992915 cumulative IPC: 1.389 (Simulation time: 00 hr 11 min 21 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 71992915 cumulative IPC: 1.389 (Simulation time: 00 hr 11 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv187_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.389 instructions: 100000000 cycles: 71992915
CPU 0 Branch Prediction Accuracy: 93.85% MPKI: 11.49 Average ROB Occupancy at Mispredict: 34.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00203
BRANCH_INDIRECT: 0.423
BRANCH_CONDITIONAL: 10.85
BRANCH_DIRECT_CALL: 0.0027
BRANCH_INDIRECT_CALL: 0.2072
BRANCH_RETURN: 0.00325


====Backend Stall Breakdown====
ROB_STALL: 802083
LQ_STALL: 0
SQ_STALL: 6223


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 119.031746
REPLAY_LOAD: 84.628654
NON_REPLAY_LOAD: 31.66391

== Total ==
ADDR_TRANS: 67491
REPLAY_LOAD: 83867
NON_REPLAY_LOAD: 650725

== Counts ==
ADDR_TRANS: 567
REPLAY_LOAD: 991
NON_REPLAY_LOAD: 20551

cpu0->cpu0_STLB TOTAL        ACCESS:    1814692 HIT:    1805034 MISS:       9658 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1814692 HIT:    1805034 MISS:       9658 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 166.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8080374 HIT:    7667062 MISS:     413312 MSHR_MERGE:       1814
cpu0->cpu0_L2C LOAD         ACCESS:    7355309 HIT:    7015547 MISS:     339762 MSHR_MERGE:         17
cpu0->cpu0_L2C RFO          ACCESS:     191173 HIT:     146254 MISS:      44919 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      28426 HIT:      20891 MISS:       7535 MSHR_MERGE:       1797
cpu0->cpu0_L2C WRITE        ACCESS:     486390 HIT:     482190 MISS:       4200 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      19076 HIT:       2180 MISS:      16896 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      17168 ISSUED:      17168 USEFUL:       2720 USELESS:       1090
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 42.05 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15689462 HIT:    7171356 MISS:    8518106 MSHR_MERGE:    2223543
cpu0->cpu0_L1I LOAD         ACCESS:   15689462 HIT:    7171356 MISS:    8518106 MSHR_MERGE:    2223543
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.53 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27416530 HIT:   25474768 MISS:    1941762 MSHR_MERGE:     659508
cpu0->cpu0_L1D LOAD         ACCESS:   15000431 HIT:   13555428 MISS:    1445003 MSHR_MERGE:     384258
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:      33138 HIT:      20885 MISS:      12253 MSHR_MERGE:        995
cpu0->cpu0_L1D WRITE        ACCESS:   12362741 HIT:   11897444 MISS:     465297 MSHR_MERGE:     274122
cpu0->cpu0_L1D TRANSLATION  ACCESS:      20220 HIT:       1011 MISS:      19209 MSHR_MERGE:        133
cpu0->cpu0_L1D PREFETCH REQUESTED:      34395 ISSUED:      33138 USEFUL:       4038 USELESS:       7205
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 24.01 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13061993 HIT:   11084108 MISS:    1977885 MSHR_MERGE:    1025106
cpu0->cpu0_ITLB LOAD         ACCESS:   13061993 HIT:   11084108 MISS:    1977885 MSHR_MERGE:    1025106
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.071 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25805241 HIT:   24557322 MISS:    1247919 MSHR_MERGE:     386006
cpu0->cpu0_DTLB LOAD         ACCESS:   25805241 HIT:   24557322 MISS:    1247919 MSHR_MERGE:     386006
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.774 cycles
cpu0->LLC TOTAL        ACCESS:     595567 HIT:     534744 MISS:      60823 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     339744 HIT:     298502 MISS:      41242 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      44919 HIT:      34334 MISS:      10585 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:       5738 HIT:       2795 MISS:       2943 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     188270 HIT:     187925 MISS:        345 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      16896 HIT:      11188 MISS:       5708 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 89.86 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1344
  ROW_BUFFER_MISS:      59130
  AVG DBUS CONGESTED CYCLE: 6.514
Channel 0 WQ ROW_BUFFER_HIT:       3817
  ROW_BUFFER_MISS:      26590
  FULL:          0
Channel 0 REFRESHES ISSUED:       6000

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       660875       314685        73680        10193
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           46         1052          704
  STLB miss resolved @ L2C                0            9          160         2410         1343
  STLB miss resolved @ LLC                0           68          375         8717         1449
  STLB miss resolved @ MEM                0            7          181         3385         3548

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             146807        47376      1465267        18891         2569
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7            3          199          260
  STLB miss resolved @ L2C                0            8            8          390          896
  STLB miss resolved @ LLC                0           13           34          776          592
  STLB miss resolved @ MEM                0            0           15          386         1234
[2025-09-18 05:35:47] END   suite=qualcomm_srv trace=srv187_ap (rc=0)
