
*** Running vivado
    with args -log vis_centroid.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vis_centroid.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source vis_centroid.tcl -notrace
Command: synth_design -top vis_centroid -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11396 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 345.902 ; gain = 101.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vis_centroid' [C:/git/SR/lab11/zad11_1/vis_centroid/vis_centroid.srcs/sources_1/new/vis_centroid.v:23]
	Parameter IMG_W bound to: 1280 - type: integer 
	Parameter IMG_H bound to: 720 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vis_centroid' (1#1) [C:/git/SR/lab11/zad11_1/vis_centroid/vis_centroid.srcs/sources_1/new/vis_centroid.v:23]
WARNING: [Synth 8-3331] design vis_centroid has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design vis_centroid has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design vis_centroid has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design vis_centroid has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design vis_centroid has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design vis_centroid has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design vis_centroid has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design vis_centroid has unconnected port pixel_in[16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 397.977 ; gain = 153.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 397.977 ; gain = 153.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 397.977 ; gain = 153.164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_pos" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'pixel_out_16' [C:/git/SR/lab11/zad11_1/vis_centroid/vis_centroid.srcs/sources_1/new/vis_centroid.v:70]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 397.977 ; gain = 153.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vis_centroid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "x_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design vis_centroid has unconnected port pixel_in[23]
WARNING: [Synth 8-3331] design vis_centroid has unconnected port pixel_in[22]
WARNING: [Synth 8-3331] design vis_centroid has unconnected port pixel_in[21]
WARNING: [Synth 8-3331] design vis_centroid has unconnected port pixel_in[20]
WARNING: [Synth 8-3331] design vis_centroid has unconnected port pixel_in[19]
WARNING: [Synth 8-3331] design vis_centroid has unconnected port pixel_in[18]
WARNING: [Synth 8-3331] design vis_centroid has unconnected port pixel_in[17]
WARNING: [Synth 8-3331] design vis_centroid has unconnected port pixel_in[16]
WARNING: [Synth 8-3332] Sequential element (y_pos_reg[0]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (y_pos_reg[1]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (y_pos_reg[2]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (y_pos_reg[3]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (y_pos_reg[4]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (y_pos_reg[5]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (y_pos_reg[6]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (y_pos_reg[7]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (y_pos_reg[8]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (y_pos_reg[9]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (y_pos_reg[10]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (x_pos_reg[0]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (x_pos_reg[1]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (x_pos_reg[2]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (x_pos_reg[3]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (x_pos_reg[4]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (x_pos_reg[5]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (x_pos_reg[6]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (x_pos_reg[7]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (x_pos_reg[8]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (x_pos_reg[9]) is unused and will be removed from module vis_centroid.
WARNING: [Synth 8-3332] Sequential element (x_pos_reg[10]) is unused and will be removed from module vis_centroid.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 521.691 ; gain = 276.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 521.691 ; gain = 276.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 521.691 ; gain = 276.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 521.691 ; gain = 276.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 521.691 ; gain = 276.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 521.691 ; gain = 276.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 521.691 ; gain = 276.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 521.691 ; gain = 276.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 521.691 ; gain = 276.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |    19|
|2     |OBUF |    27|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    46|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 521.691 ; gain = 276.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 521.691 ; gain = 276.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 521.691 ; gain = 276.879
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 631.559 ; gain = 399.316
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab11/zad11_1/vis_centroid/vis_centroid.runs/synth_1/vis_centroid.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vis_centroid_utilization_synth.rpt -pb vis_centroid_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 631.559 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 20 16:52:18 2018...
