\hypertarget{struct_m_p_u___type}{}\doxysection{MPU\+\_\+\+Type Struct Reference}
\label{struct_m_p_u___type}\index{MPU\_Type@{MPU\_Type}}


MPU -\/ Register Layout Typedef.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_p_u___type_afb421388460a6f91dc5a6a192d886912}{CESR}}
\begin{DoxyCompactList}\small\item\em Control/\+Error Status Register, offset\+: 0x0. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_m_p_u___type_af18bafaac3b2ce682652a0ce35d863c5}{RESERVED\+\_\+0}} \mbox{[}12\mbox{]}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t \mbox{\hyperlink{struct_m_p_u___type_aaafc8f097baa38e6a29b751eb0b97316}{EAR}}\\
\>\>{\em Error Address Register, slave port 0..Error Address Register, slave port 4, array offset: 0x10, array step: 0x8. }\\
\>\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}} uint32\_t \mbox{\hyperlink{struct_m_p_u___type_aaec2dafc0fa1bdd2c7bd75d2eb12dbef}{EDR}}\\
\>\>{\em Error Detail Register, slave port 0..Error Detail Register, slave port 4, array offset: 0x14, array step: 0x8. }\\
\} \mbox{\hyperlink{struct_m_p_u___type_abf1eb653f2e8679b6317da17ed9fdf1b}{EAR\_EDR}} \mbox{[}\mbox{\hyperlink{group___m_p_u___peripheral___access___layer_gaede95f5b619d44a23385d208d8463ee6}{MPU\_EAR\_EDR\_COUNT}}\mbox{]}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_m_p_u___type_aed973faccea151edaf3bdaa2664da441}{RESERVED\+\_\+1}} \mbox{[}968\mbox{]}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_m_p_u___type_a821a0a45a9a29769080940eebb8550d9}{WORD0}}\\
\>\>{\em Region Descriptor 0, Word 0..Region Descriptor 15, Word 0, array offset: 0x400, array step: 0x10. }\\
\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_m_p_u___type_a9092b2359729c2cbd906dfff0471d867}{WORD1}}\\
\>\>{\em Region Descriptor 0, Word 1..Region Descriptor 15, Word 1, array offset: 0x404, array step: 0x10. }\\
\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_m_p_u___type_a1a3df8d262252d9074e7dc83f0015ecd}{WORD2}}\\
\>\>{\em Region Descriptor 0, Word 2..Region Descriptor 15, Word 2, array offset: 0x408, array step: 0x10. }\\
\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_m_p_u___type_a2d9c0e16e7e72a49e3b4dc786d3e4d72}{WORD3}}\\
\>\>{\em Region Descriptor 0, Word 3..Region Descriptor 15, Word 3, array offset: 0x40C, array step: 0x10. }\\
\} \mbox{\hyperlink{struct_m_p_u___type_afd0434f822501cefc2f007212ed384eb}{RGD}} \mbox{[}\mbox{\hyperlink{group___m_p_u___peripheral___access___layer_ga50a1987748ccc3a679c3c470c8a0e6f7}{MPU\_RGD\_COUNT}}\mbox{]}\\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_m_p_u___type_ad345eafffc6e218c60358a67c541ee16}{RESERVED\+\_\+2}} \mbox{[}768\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_m_p_u___type_acb1a6751f4f7e9d7920b6b2db9ad8713}{RGDAAC}} \mbox{[}\mbox{\hyperlink{group___m_p_u___peripheral___access___layer_ga3c9e3005f465d9c7fa3eac67cc8e2890}{MPU\+\_\+\+RGDAAC\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Region Descriptor Alternate Access Control 0..Region Descriptor Alternate Access Control 15, array offset\+: 0x800, array step\+: 0x4. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
MPU -\/ Register Layout Typedef. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_m_p_u___type_afb421388460a6f91dc5a6a192d886912}\label{struct_m_p_u___type_afb421388460a6f91dc5a6a192d886912}} 
\index{MPU\_Type@{MPU\_Type}!CESR@{CESR}}
\index{CESR@{CESR}!MPU\_Type@{MPU\_Type}}
\doxysubsubsection{\texorpdfstring{CESR}{CESR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CESR}



Control/\+Error Status Register, offset\+: 0x0. 

\mbox{\Hypertarget{struct_m_p_u___type_aaafc8f097baa38e6a29b751eb0b97316}\label{struct_m_p_u___type_aaafc8f097baa38e6a29b751eb0b97316}} 
\index{MPU\_Type@{MPU\_Type}!EAR@{EAR}}
\index{EAR@{EAR}!MPU\_Type@{MPU\_Type}}
\doxysubsubsection{\texorpdfstring{EAR}{EAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t EAR}



Error Address Register, slave port 0..Error Address Register, slave port 4, array offset\+: 0x10, array step\+: 0x8. 

\mbox{\Hypertarget{struct_m_p_u___type_abf1eb653f2e8679b6317da17ed9fdf1b}\label{struct_m_p_u___type_abf1eb653f2e8679b6317da17ed9fdf1b}} 
\index{MPU\_Type@{MPU\_Type}!EAR\_EDR@{EAR\_EDR}}
\index{EAR\_EDR@{EAR\_EDR}!MPU\_Type@{MPU\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct \{ ... \}  EAR\+\_\+\+EDR\mbox{[}\mbox{\hyperlink{group___m_p_u___peripheral___access___layer_gaede95f5b619d44a23385d208d8463ee6}{MPU\+\_\+\+EAR\+\_\+\+EDR\+\_\+\+COUNT}}\mbox{]}}

\mbox{\Hypertarget{struct_m_p_u___type_aaec2dafc0fa1bdd2c7bd75d2eb12dbef}\label{struct_m_p_u___type_aaec2dafc0fa1bdd2c7bd75d2eb12dbef}} 
\index{MPU\_Type@{MPU\_Type}!EDR@{EDR}}
\index{EDR@{EDR}!MPU\_Type@{MPU\_Type}}
\doxysubsubsection{\texorpdfstring{EDR}{EDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t EDR}



Error Detail Register, slave port 0..Error Detail Register, slave port 4, array offset\+: 0x14, array step\+: 0x8. 

\mbox{\Hypertarget{struct_m_p_u___type_af18bafaac3b2ce682652a0ce35d863c5}\label{struct_m_p_u___type_af18bafaac3b2ce682652a0ce35d863c5}} 
\index{MPU\_Type@{MPU\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!MPU\_Type@{MPU\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}12\mbox{]}}

\mbox{\Hypertarget{struct_m_p_u___type_aed973faccea151edaf3bdaa2664da441}\label{struct_m_p_u___type_aed973faccea151edaf3bdaa2664da441}} 
\index{MPU\_Type@{MPU\_Type}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!MPU\_Type@{MPU\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}968\mbox{]}}

\mbox{\Hypertarget{struct_m_p_u___type_ad345eafffc6e218c60358a67c541ee16}\label{struct_m_p_u___type_ad345eafffc6e218c60358a67c541ee16}} 
\index{MPU\_Type@{MPU\_Type}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!MPU\_Type@{MPU\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}768\mbox{]}}

\mbox{\Hypertarget{struct_m_p_u___type_afd0434f822501cefc2f007212ed384eb}\label{struct_m_p_u___type_afd0434f822501cefc2f007212ed384eb}} 
\index{MPU\_Type@{MPU\_Type}!RGD@{RGD}}
\index{RGD@{RGD}!MPU\_Type@{MPU\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct \{ ... \}  RGD\mbox{[}\mbox{\hyperlink{group___m_p_u___peripheral___access___layer_ga50a1987748ccc3a679c3c470c8a0e6f7}{MPU\+\_\+\+RGD\+\_\+\+COUNT}}\mbox{]}}

\mbox{\Hypertarget{struct_m_p_u___type_acb1a6751f4f7e9d7920b6b2db9ad8713}\label{struct_m_p_u___type_acb1a6751f4f7e9d7920b6b2db9ad8713}} 
\index{MPU\_Type@{MPU\_Type}!RGDAAC@{RGDAAC}}
\index{RGDAAC@{RGDAAC}!MPU\_Type@{MPU\_Type}}
\doxysubsubsection{\texorpdfstring{RGDAAC}{RGDAAC}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RGDAAC\mbox{[}\mbox{\hyperlink{group___m_p_u___peripheral___access___layer_ga3c9e3005f465d9c7fa3eac67cc8e2890}{MPU\+\_\+\+RGDAAC\+\_\+\+COUNT}}\mbox{]}}



Region Descriptor Alternate Access Control 0..Region Descriptor Alternate Access Control 15, array offset\+: 0x800, array step\+: 0x4. 

\mbox{\Hypertarget{struct_m_p_u___type_a821a0a45a9a29769080940eebb8550d9}\label{struct_m_p_u___type_a821a0a45a9a29769080940eebb8550d9}} 
\index{MPU\_Type@{MPU\_Type}!WORD0@{WORD0}}
\index{WORD0@{WORD0}!MPU\_Type@{MPU\_Type}}
\doxysubsubsection{\texorpdfstring{WORD0}{WORD0}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WORD0}



Region Descriptor 0, Word 0..Region Descriptor 15, Word 0, array offset\+: 0x400, array step\+: 0x10. 

\mbox{\Hypertarget{struct_m_p_u___type_a9092b2359729c2cbd906dfff0471d867}\label{struct_m_p_u___type_a9092b2359729c2cbd906dfff0471d867}} 
\index{MPU\_Type@{MPU\_Type}!WORD1@{WORD1}}
\index{WORD1@{WORD1}!MPU\_Type@{MPU\_Type}}
\doxysubsubsection{\texorpdfstring{WORD1}{WORD1}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WORD1}



Region Descriptor 0, Word 1..Region Descriptor 15, Word 1, array offset\+: 0x404, array step\+: 0x10. 

\mbox{\Hypertarget{struct_m_p_u___type_a1a3df8d262252d9074e7dc83f0015ecd}\label{struct_m_p_u___type_a1a3df8d262252d9074e7dc83f0015ecd}} 
\index{MPU\_Type@{MPU\_Type}!WORD2@{WORD2}}
\index{WORD2@{WORD2}!MPU\_Type@{MPU\_Type}}
\doxysubsubsection{\texorpdfstring{WORD2}{WORD2}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WORD2}



Region Descriptor 0, Word 2..Region Descriptor 15, Word 2, array offset\+: 0x408, array step\+: 0x10. 

\mbox{\Hypertarget{struct_m_p_u___type_a2d9c0e16e7e72a49e3b4dc786d3e4d72}\label{struct_m_p_u___type_a2d9c0e16e7e72a49e3b4dc786d3e4d72}} 
\index{MPU\_Type@{MPU\_Type}!WORD3@{WORD3}}
\index{WORD3@{WORD3}!MPU\_Type@{MPU\_Type}}
\doxysubsubsection{\texorpdfstring{WORD3}{WORD3}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WORD3}



Region Descriptor 0, Word 3..Region Descriptor 15, Word 3, array offset\+: 0x40C, array step\+: 0x10. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
