
RTOS_02 - TASK-001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044cc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  0800466c  0800466c  0001466c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004728  08004728  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08004728  08004728  00014728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004730  08004730  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004730  08004730  00014730  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004734  08004734  00014734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08004738  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012e2c  20000078  080047b0  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20012ea4  080047b0  00022ea4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000125d2  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028a8  00000000  00000000  0003267a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ed0  00000000  00000000  00034f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000db8  00000000  00000000  00035df8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018071  00000000  00000000  00036bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fb47  00000000  00000000  0004ec21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094e08  00000000  00000000  0005e768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f3570  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043d0  00000000  00000000  000f35c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004654 	.word	0x08004654

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	08004654 	.word	0x08004654

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b96e 	b.w	80004d4 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	468c      	mov	ip, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	f040 8083 	bne.w	8000326 <__udivmoddi4+0x116>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d947      	bls.n	80002b6 <__udivmoddi4+0xa6>
 8000226:	fab2 f282 	clz	r2, r2
 800022a:	b142      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022c:	f1c2 0020 	rsb	r0, r2, #32
 8000230:	fa24 f000 	lsr.w	r0, r4, r0
 8000234:	4091      	lsls	r1, r2
 8000236:	4097      	lsls	r7, r2
 8000238:	ea40 0c01 	orr.w	ip, r0, r1
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbbc f6f8 	udiv	r6, ip, r8
 8000248:	fa1f fe87 	uxth.w	lr, r7
 800024c:	fb08 c116 	mls	r1, r8, r6, ip
 8000250:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000254:	fb06 f10e 	mul.w	r1, r6, lr
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18fb      	adds	r3, r7, r3
 800025e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000262:	f080 8119 	bcs.w	8000498 <__udivmoddi4+0x288>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8116 	bls.w	8000498 <__udivmoddi4+0x288>
 800026c:	3e02      	subs	r6, #2
 800026e:	443b      	add	r3, r7
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0f8 	udiv	r0, r3, r8
 8000278:	fb08 3310 	mls	r3, r8, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fe0e 	mul.w	lr, r0, lr
 8000284:	45a6      	cmp	lr, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	193c      	adds	r4, r7, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295
 800028e:	f080 8105 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000292:	45a6      	cmp	lr, r4
 8000294:	f240 8102 	bls.w	800049c <__udivmoddi4+0x28c>
 8000298:	3802      	subs	r0, #2
 800029a:	443c      	add	r4, r7
 800029c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002a0:	eba4 040e 	sub.w	r4, r4, lr
 80002a4:	2600      	movs	r6, #0
 80002a6:	b11d      	cbz	r5, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c5 4300 	strd	r4, r3, [r5]
 80002b0:	4631      	mov	r1, r6
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	b902      	cbnz	r2, 80002ba <__udivmoddi4+0xaa>
 80002b8:	deff      	udf	#255	; 0xff
 80002ba:	fab2 f282 	clz	r2, r2
 80002be:	2a00      	cmp	r2, #0
 80002c0:	d150      	bne.n	8000364 <__udivmoddi4+0x154>
 80002c2:	1bcb      	subs	r3, r1, r7
 80002c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c8:	fa1f f887 	uxth.w	r8, r7
 80002cc:	2601      	movs	r6, #1
 80002ce:	fbb3 fcfe 	udiv	ip, r3, lr
 80002d2:	0c21      	lsrs	r1, r4, #16
 80002d4:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002dc:	fb08 f30c 	mul.w	r3, r8, ip
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d907      	bls.n	80002f4 <__udivmoddi4+0xe4>
 80002e4:	1879      	adds	r1, r7, r1
 80002e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002ea:	d202      	bcs.n	80002f2 <__udivmoddi4+0xe2>
 80002ec:	428b      	cmp	r3, r1
 80002ee:	f200 80e9 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 80002f2:	4684      	mov	ip, r0
 80002f4:	1ac9      	subs	r1, r1, r3
 80002f6:	b2a3      	uxth	r3, r4
 80002f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80002fc:	fb0e 1110 	mls	r1, lr, r0, r1
 8000300:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000304:	fb08 f800 	mul.w	r8, r8, r0
 8000308:	45a0      	cmp	r8, r4
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x10c>
 800030c:	193c      	adds	r4, r7, r4
 800030e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x10a>
 8000314:	45a0      	cmp	r8, r4
 8000316:	f200 80d9 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 800031a:	4618      	mov	r0, r3
 800031c:	eba4 0408 	sub.w	r4, r4, r8
 8000320:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000324:	e7bf      	b.n	80002a6 <__udivmoddi4+0x96>
 8000326:	428b      	cmp	r3, r1
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x12e>
 800032a:	2d00      	cmp	r5, #0
 800032c:	f000 80b1 	beq.w	8000492 <__udivmoddi4+0x282>
 8000330:	2600      	movs	r6, #0
 8000332:	e9c5 0100 	strd	r0, r1, [r5]
 8000336:	4630      	mov	r0, r6
 8000338:	4631      	mov	r1, r6
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	fab3 f683 	clz	r6, r3
 8000342:	2e00      	cmp	r6, #0
 8000344:	d14a      	bne.n	80003dc <__udivmoddi4+0x1cc>
 8000346:	428b      	cmp	r3, r1
 8000348:	d302      	bcc.n	8000350 <__udivmoddi4+0x140>
 800034a:	4282      	cmp	r2, r0
 800034c:	f200 80b8 	bhi.w	80004c0 <__udivmoddi4+0x2b0>
 8000350:	1a84      	subs	r4, r0, r2
 8000352:	eb61 0103 	sbc.w	r1, r1, r3
 8000356:	2001      	movs	r0, #1
 8000358:	468c      	mov	ip, r1
 800035a:	2d00      	cmp	r5, #0
 800035c:	d0a8      	beq.n	80002b0 <__udivmoddi4+0xa0>
 800035e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000362:	e7a5      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000364:	f1c2 0320 	rsb	r3, r2, #32
 8000368:	fa20 f603 	lsr.w	r6, r0, r3
 800036c:	4097      	lsls	r7, r2
 800036e:	fa01 f002 	lsl.w	r0, r1, r2
 8000372:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000376:	40d9      	lsrs	r1, r3
 8000378:	4330      	orrs	r0, r6
 800037a:	0c03      	lsrs	r3, r0, #16
 800037c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000380:	fa1f f887 	uxth.w	r8, r7
 8000384:	fb0e 1116 	mls	r1, lr, r6, r1
 8000388:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800038c:	fb06 f108 	mul.w	r1, r6, r8
 8000390:	4299      	cmp	r1, r3
 8000392:	fa04 f402 	lsl.w	r4, r4, r2
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x19c>
 8000398:	18fb      	adds	r3, r7, r3
 800039a:	f106 3cff 	add.w	ip, r6, #4294967295
 800039e:	f080 808d 	bcs.w	80004bc <__udivmoddi4+0x2ac>
 80003a2:	4299      	cmp	r1, r3
 80003a4:	f240 808a 	bls.w	80004bc <__udivmoddi4+0x2ac>
 80003a8:	3e02      	subs	r6, #2
 80003aa:	443b      	add	r3, r7
 80003ac:	1a5b      	subs	r3, r3, r1
 80003ae:	b281      	uxth	r1, r0
 80003b0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003b4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb00 f308 	mul.w	r3, r0, r8
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x1c4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003ca:	d273      	bcs.n	80004b4 <__udivmoddi4+0x2a4>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d971      	bls.n	80004b4 <__udivmoddi4+0x2a4>
 80003d0:	3802      	subs	r0, #2
 80003d2:	4439      	add	r1, r7
 80003d4:	1acb      	subs	r3, r1, r3
 80003d6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003da:	e778      	b.n	80002ce <__udivmoddi4+0xbe>
 80003dc:	f1c6 0c20 	rsb	ip, r6, #32
 80003e0:	fa03 f406 	lsl.w	r4, r3, r6
 80003e4:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e8:	431c      	orrs	r4, r3
 80003ea:	fa20 f70c 	lsr.w	r7, r0, ip
 80003ee:	fa01 f306 	lsl.w	r3, r1, r6
 80003f2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003f6:	fa21 f10c 	lsr.w	r1, r1, ip
 80003fa:	431f      	orrs	r7, r3
 80003fc:	0c3b      	lsrs	r3, r7, #16
 80003fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000402:	fa1f f884 	uxth.w	r8, r4
 8000406:	fb0e 1119 	mls	r1, lr, r9, r1
 800040a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800040e:	fb09 fa08 	mul.w	sl, r9, r8
 8000412:	458a      	cmp	sl, r1
 8000414:	fa02 f206 	lsl.w	r2, r2, r6
 8000418:	fa00 f306 	lsl.w	r3, r0, r6
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x220>
 800041e:	1861      	adds	r1, r4, r1
 8000420:	f109 30ff 	add.w	r0, r9, #4294967295
 8000424:	d248      	bcs.n	80004b8 <__udivmoddi4+0x2a8>
 8000426:	458a      	cmp	sl, r1
 8000428:	d946      	bls.n	80004b8 <__udivmoddi4+0x2a8>
 800042a:	f1a9 0902 	sub.w	r9, r9, #2
 800042e:	4421      	add	r1, r4
 8000430:	eba1 010a 	sub.w	r1, r1, sl
 8000434:	b2bf      	uxth	r7, r7
 8000436:	fbb1 f0fe 	udiv	r0, r1, lr
 800043a:	fb0e 1110 	mls	r1, lr, r0, r1
 800043e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000442:	fb00 f808 	mul.w	r8, r0, r8
 8000446:	45b8      	cmp	r8, r7
 8000448:	d907      	bls.n	800045a <__udivmoddi4+0x24a>
 800044a:	19e7      	adds	r7, r4, r7
 800044c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000450:	d22e      	bcs.n	80004b0 <__udivmoddi4+0x2a0>
 8000452:	45b8      	cmp	r8, r7
 8000454:	d92c      	bls.n	80004b0 <__udivmoddi4+0x2a0>
 8000456:	3802      	subs	r0, #2
 8000458:	4427      	add	r7, r4
 800045a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800045e:	eba7 0708 	sub.w	r7, r7, r8
 8000462:	fba0 8902 	umull	r8, r9, r0, r2
 8000466:	454f      	cmp	r7, r9
 8000468:	46c6      	mov	lr, r8
 800046a:	4649      	mov	r1, r9
 800046c:	d31a      	bcc.n	80004a4 <__udivmoddi4+0x294>
 800046e:	d017      	beq.n	80004a0 <__udivmoddi4+0x290>
 8000470:	b15d      	cbz	r5, 800048a <__udivmoddi4+0x27a>
 8000472:	ebb3 020e 	subs.w	r2, r3, lr
 8000476:	eb67 0701 	sbc.w	r7, r7, r1
 800047a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800047e:	40f2      	lsrs	r2, r6
 8000480:	ea4c 0202 	orr.w	r2, ip, r2
 8000484:	40f7      	lsrs	r7, r6
 8000486:	e9c5 2700 	strd	r2, r7, [r5]
 800048a:	2600      	movs	r6, #0
 800048c:	4631      	mov	r1, r6
 800048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e70b      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e9      	b.n	8000270 <__udivmoddi4+0x60>
 800049c:	4618      	mov	r0, r3
 800049e:	e6fd      	b.n	800029c <__udivmoddi4+0x8c>
 80004a0:	4543      	cmp	r3, r8
 80004a2:	d2e5      	bcs.n	8000470 <__udivmoddi4+0x260>
 80004a4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a8:	eb69 0104 	sbc.w	r1, r9, r4
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7df      	b.n	8000470 <__udivmoddi4+0x260>
 80004b0:	4608      	mov	r0, r1
 80004b2:	e7d2      	b.n	800045a <__udivmoddi4+0x24a>
 80004b4:	4660      	mov	r0, ip
 80004b6:	e78d      	b.n	80003d4 <__udivmoddi4+0x1c4>
 80004b8:	4681      	mov	r9, r0
 80004ba:	e7b9      	b.n	8000430 <__udivmoddi4+0x220>
 80004bc:	4666      	mov	r6, ip
 80004be:	e775      	b.n	80003ac <__udivmoddi4+0x19c>
 80004c0:	4630      	mov	r0, r6
 80004c2:	e74a      	b.n	800035a <__udivmoddi4+0x14a>
 80004c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c8:	4439      	add	r1, r7
 80004ca:	e713      	b.n	80002f4 <__udivmoddi4+0xe4>
 80004cc:	3802      	subs	r0, #2
 80004ce:	443c      	add	r4, r7
 80004d0:	e724      	b.n	800031c <__udivmoddi4+0x10c>
 80004d2:	bf00      	nop

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b088      	sub	sp, #32
 80004dc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004de:	f000 fa17 	bl	8000910 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004e2:	f000 f843 	bl	800056c <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  status = xTaskCreate(task1_handler, "Task-1", 200, "Hello - T1", 2, &task1_handle);
 80004e6:	f107 0308 	add.w	r3, r7, #8
 80004ea:	9301      	str	r3, [sp, #4]
 80004ec:	2302      	movs	r3, #2
 80004ee:	9300      	str	r3, [sp, #0]
 80004f0:	4b18      	ldr	r3, [pc, #96]	; (8000554 <main+0x7c>)
 80004f2:	22c8      	movs	r2, #200	; 0xc8
 80004f4:	4918      	ldr	r1, [pc, #96]	; (8000558 <main+0x80>)
 80004f6:	4819      	ldr	r0, [pc, #100]	; (800055c <main+0x84>)
 80004f8:	f001 fd96 	bl	8002028 <xTaskCreate>
 80004fc:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 80004fe:	697b      	ldr	r3, [r7, #20]
 8000500:	2b01      	cmp	r3, #1
 8000502:	d00a      	beq.n	800051a <main+0x42>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000508:	f383 8811 	msr	BASEPRI, r3
 800050c:	f3bf 8f6f 	isb	sy
 8000510:	f3bf 8f4f 	dsb	sy
 8000514:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000516:	bf00      	nop
 8000518:	e7fe      	b.n	8000518 <main+0x40>

  status = xTaskCreate(task2_handler, "Task-2", 200, "Hello - T2", 2, &task2_handle);
 800051a:	1d3b      	adds	r3, r7, #4
 800051c:	9301      	str	r3, [sp, #4]
 800051e:	2302      	movs	r3, #2
 8000520:	9300      	str	r3, [sp, #0]
 8000522:	4b0f      	ldr	r3, [pc, #60]	; (8000560 <main+0x88>)
 8000524:	22c8      	movs	r2, #200	; 0xc8
 8000526:	490f      	ldr	r1, [pc, #60]	; (8000564 <main+0x8c>)
 8000528:	480f      	ldr	r0, [pc, #60]	; (8000568 <main+0x90>)
 800052a:	f001 fd7d 	bl	8002028 <xTaskCreate>
 800052e:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 8000530:	697b      	ldr	r3, [r7, #20]
 8000532:	2b01      	cmp	r3, #1
 8000534:	d00a      	beq.n	800054c <main+0x74>
        __asm volatile
 8000536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800053a:	f383 8811 	msr	BASEPRI, r3
 800053e:	f3bf 8f6f 	isb	sy
 8000542:	f3bf 8f4f 	dsb	sy
 8000546:	60fb      	str	r3, [r7, #12]
    }
 8000548:	bf00      	nop
 800054a:	e7fe      	b.n	800054a <main+0x72>

  // start the scheduler
  vTaskStartScheduler();
 800054c:	f001 fee8 	bl	8002320 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000550:	e7fe      	b.n	8000550 <main+0x78>
 8000552:	bf00      	nop
 8000554:	0800466c 	.word	0x0800466c
 8000558:	08004678 	.word	0x08004678
 800055c:	0800062d 	.word	0x0800062d
 8000560:	08004680 	.word	0x08004680
 8000564:	0800468c 	.word	0x0800468c
 8000568:	0800063d 	.word	0x0800063d

0800056c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b094      	sub	sp, #80	; 0x50
 8000570:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000572:	f107 0320 	add.w	r3, r7, #32
 8000576:	2230      	movs	r2, #48	; 0x30
 8000578:	2100      	movs	r1, #0
 800057a:	4618      	mov	r0, r3
 800057c:	f003 fb8e 	bl	8003c9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000580:	f107 030c 	add.w	r3, r7, #12
 8000584:	2200      	movs	r2, #0
 8000586:	601a      	str	r2, [r3, #0]
 8000588:	605a      	str	r2, [r3, #4]
 800058a:	609a      	str	r2, [r3, #8]
 800058c:	60da      	str	r2, [r3, #12]
 800058e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000590:	2300      	movs	r3, #0
 8000592:	60bb      	str	r3, [r7, #8]
 8000594:	4b23      	ldr	r3, [pc, #140]	; (8000624 <SystemClock_Config+0xb8>)
 8000596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000598:	4a22      	ldr	r2, [pc, #136]	; (8000624 <SystemClock_Config+0xb8>)
 800059a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800059e:	6413      	str	r3, [r2, #64]	; 0x40
 80005a0:	4b20      	ldr	r3, [pc, #128]	; (8000624 <SystemClock_Config+0xb8>)
 80005a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005a8:	60bb      	str	r3, [r7, #8]
 80005aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80005ac:	2300      	movs	r3, #0
 80005ae:	607b      	str	r3, [r7, #4]
 80005b0:	4b1d      	ldr	r3, [pc, #116]	; (8000628 <SystemClock_Config+0xbc>)
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80005b8:	4a1b      	ldr	r2, [pc, #108]	; (8000628 <SystemClock_Config+0xbc>)
 80005ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80005be:	6013      	str	r3, [r2, #0]
 80005c0:	4b19      	ldr	r3, [pc, #100]	; (8000628 <SystemClock_Config+0xbc>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80005c8:	607b      	str	r3, [r7, #4]
 80005ca:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005cc:	2302      	movs	r3, #2
 80005ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d0:	2301      	movs	r3, #1
 80005d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005d4:	2310      	movs	r3, #16
 80005d6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005d8:	2300      	movs	r3, #0
 80005da:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005dc:	f107 0320 	add.w	r3, r7, #32
 80005e0:	4618      	mov	r0, r3
 80005e2:	f000 fab9 	bl	8000b58 <HAL_RCC_OscConfig>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80005ec:	f000 f840 	bl	8000670 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f0:	230f      	movs	r3, #15
 80005f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005f4:	2300      	movs	r3, #0
 80005f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005f8:	2300      	movs	r3, #0
 80005fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005fc:	2300      	movs	r3, #0
 80005fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000600:	2300      	movs	r3, #0
 8000602:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000604:	f107 030c 	add.w	r3, r7, #12
 8000608:	2100      	movs	r1, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f000 fd1c 	bl	8001048 <HAL_RCC_ClockConfig>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000616:	f000 f82b 	bl	8000670 <Error_Handler>
  }
}
 800061a:	bf00      	nop
 800061c:	3750      	adds	r7, #80	; 0x50
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40023800 	.word	0x40023800
 8000628:	40007000 	.word	0x40007000

0800062c <task1_handler>:

/* USER CODE BEGIN 4 */
static void task1_handler(void*  parameters)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b082      	sub	sp, #8
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
	while (1)
	{
		printf("%s\n", (char*)parameters);
 8000634:	6878      	ldr	r0, [r7, #4]
 8000636:	f003 fba7 	bl	8003d88 <puts>
 800063a:	e7fb      	b.n	8000634 <task1_handler+0x8>

0800063c <task2_handler>:
	}
}
static void task2_handler(void*  parameters)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
	while (1)
		{
			printf("%s\n", (char*)parameters);
 8000644:	6878      	ldr	r0, [r7, #4]
 8000646:	f003 fb9f 	bl	8003d88 <puts>
 800064a:	e7fb      	b.n	8000644 <task2_handler+0x8>

0800064c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a04      	ldr	r2, [pc, #16]	; (800066c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800065a:	4293      	cmp	r3, r2
 800065c:	d101      	bne.n	8000662 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800065e:	f000 f979 	bl	8000954 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000662:	bf00      	nop
 8000664:	3708      	adds	r7, #8
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	40000800 	.word	0x40000800

08000670 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000674:	b672      	cpsid	i
}
 8000676:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000678:	e7fe      	b.n	8000678 <Error_Handler+0x8>
	...

0800067c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800067c:	b480      	push	{r7}
 800067e:	b083      	sub	sp, #12
 8000680:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000682:	2300      	movs	r3, #0
 8000684:	607b      	str	r3, [r7, #4]
 8000686:	4b10      	ldr	r3, [pc, #64]	; (80006c8 <HAL_MspInit+0x4c>)
 8000688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800068a:	4a0f      	ldr	r2, [pc, #60]	; (80006c8 <HAL_MspInit+0x4c>)
 800068c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000690:	6453      	str	r3, [r2, #68]	; 0x44
 8000692:	4b0d      	ldr	r3, [pc, #52]	; (80006c8 <HAL_MspInit+0x4c>)
 8000694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000696:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800069a:	607b      	str	r3, [r7, #4]
 800069c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800069e:	2300      	movs	r3, #0
 80006a0:	603b      	str	r3, [r7, #0]
 80006a2:	4b09      	ldr	r3, [pc, #36]	; (80006c8 <HAL_MspInit+0x4c>)
 80006a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006a6:	4a08      	ldr	r2, [pc, #32]	; (80006c8 <HAL_MspInit+0x4c>)
 80006a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006ac:	6413      	str	r3, [r2, #64]	; 0x40
 80006ae:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <HAL_MspInit+0x4c>)
 80006b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006b6:	603b      	str	r3, [r7, #0]
 80006b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006ba:	bf00      	nop
 80006bc:	370c      	adds	r7, #12
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	40023800 	.word	0x40023800

080006cc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b08c      	sub	sp, #48	; 0x30
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80006d4:	2300      	movs	r3, #0
 80006d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80006d8:	2300      	movs	r3, #0
 80006da:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 80006dc:	2200      	movs	r2, #0
 80006de:	6879      	ldr	r1, [r7, #4]
 80006e0:	201e      	movs	r0, #30
 80006e2:	f000 fa0f 	bl	8000b04 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80006e6:	201e      	movs	r0, #30
 80006e8:	f000 fa28 	bl	8000b3c <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80006ec:	2300      	movs	r3, #0
 80006ee:	60fb      	str	r3, [r7, #12]
 80006f0:	4b1e      	ldr	r3, [pc, #120]	; (800076c <HAL_InitTick+0xa0>)
 80006f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f4:	4a1d      	ldr	r2, [pc, #116]	; (800076c <HAL_InitTick+0xa0>)
 80006f6:	f043 0304 	orr.w	r3, r3, #4
 80006fa:	6413      	str	r3, [r2, #64]	; 0x40
 80006fc:	4b1b      	ldr	r3, [pc, #108]	; (800076c <HAL_InitTick+0xa0>)
 80006fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000700:	f003 0304 	and.w	r3, r3, #4
 8000704:	60fb      	str	r3, [r7, #12]
 8000706:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000708:	f107 0210 	add.w	r2, r7, #16
 800070c:	f107 0314 	add.w	r3, r7, #20
 8000710:	4611      	mov	r1, r2
 8000712:	4618      	mov	r0, r3
 8000714:	f000 fe54 	bl	80013c0 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000718:	f000 fe3e 	bl	8001398 <HAL_RCC_GetPCLK1Freq>
 800071c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800071e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000720:	4a13      	ldr	r2, [pc, #76]	; (8000770 <HAL_InitTick+0xa4>)
 8000722:	fba2 2303 	umull	r2, r3, r2, r3
 8000726:	0c9b      	lsrs	r3, r3, #18
 8000728:	3b01      	subs	r3, #1
 800072a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 800072c:	4b11      	ldr	r3, [pc, #68]	; (8000774 <HAL_InitTick+0xa8>)
 800072e:	4a12      	ldr	r2, [pc, #72]	; (8000778 <HAL_InitTick+0xac>)
 8000730:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8000732:	4b10      	ldr	r3, [pc, #64]	; (8000774 <HAL_InitTick+0xa8>)
 8000734:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000738:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800073a:	4a0e      	ldr	r2, [pc, #56]	; (8000774 <HAL_InitTick+0xa8>)
 800073c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800073e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000740:	4b0c      	ldr	r3, [pc, #48]	; (8000774 <HAL_InitTick+0xa8>)
 8000742:	2200      	movs	r2, #0
 8000744:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000746:	4b0b      	ldr	r3, [pc, #44]	; (8000774 <HAL_InitTick+0xa8>)
 8000748:	2200      	movs	r2, #0
 800074a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 800074c:	4809      	ldr	r0, [pc, #36]	; (8000774 <HAL_InitTick+0xa8>)
 800074e:	f000 fe69 	bl	8001424 <HAL_TIM_Base_Init>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d104      	bne.n	8000762 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8000758:	4806      	ldr	r0, [pc, #24]	; (8000774 <HAL_InitTick+0xa8>)
 800075a:	f000 febd 	bl	80014d8 <HAL_TIM_Base_Start_IT>
 800075e:	4603      	mov	r3, r0
 8000760:	e000      	b.n	8000764 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000762:	2301      	movs	r3, #1
}
 8000764:	4618      	mov	r0, r3
 8000766:	3730      	adds	r7, #48	; 0x30
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	40023800 	.word	0x40023800
 8000770:	431bde83 	.word	0x431bde83
 8000774:	20012e08 	.word	0x20012e08
 8000778:	40000800 	.word	0x40000800

0800077c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000780:	e7fe      	b.n	8000780 <NMI_Handler+0x4>

08000782 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000782:	b480      	push	{r7}
 8000784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000786:	e7fe      	b.n	8000786 <HardFault_Handler+0x4>

08000788 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800078c:	e7fe      	b.n	800078c <MemManage_Handler+0x4>

0800078e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800078e:	b480      	push	{r7}
 8000790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000792:	e7fe      	b.n	8000792 <BusFault_Handler+0x4>

08000794 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000798:	e7fe      	b.n	8000798 <UsageFault_Handler+0x4>

0800079a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800079a:	b480      	push	{r7}
 800079c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800079e:	bf00      	nop
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr

080007a8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80007ac:	4802      	ldr	r0, [pc, #8]	; (80007b8 <TIM4_IRQHandler+0x10>)
 80007ae:	f000 fef5 	bl	800159c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	20012e08 	.word	0x20012e08

080007bc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b086      	sub	sp, #24
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	60f8      	str	r0, [r7, #12]
 80007c4:	60b9      	str	r1, [r7, #8]
 80007c6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007c8:	2300      	movs	r3, #0
 80007ca:	617b      	str	r3, [r7, #20]
 80007cc:	e00a      	b.n	80007e4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80007ce:	f3af 8000 	nop.w
 80007d2:	4601      	mov	r1, r0
 80007d4:	68bb      	ldr	r3, [r7, #8]
 80007d6:	1c5a      	adds	r2, r3, #1
 80007d8:	60ba      	str	r2, [r7, #8]
 80007da:	b2ca      	uxtb	r2, r1
 80007dc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007de:	697b      	ldr	r3, [r7, #20]
 80007e0:	3301      	adds	r3, #1
 80007e2:	617b      	str	r3, [r7, #20]
 80007e4:	697a      	ldr	r2, [r7, #20]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	429a      	cmp	r2, r3
 80007ea:	dbf0      	blt.n	80007ce <_read+0x12>
	}

return len;
 80007ec:	687b      	ldr	r3, [r7, #4]
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	3718      	adds	r7, #24
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}

080007f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80007f6:	b580      	push	{r7, lr}
 80007f8:	b086      	sub	sp, #24
 80007fa:	af00      	add	r7, sp, #0
 80007fc:	60f8      	str	r0, [r7, #12]
 80007fe:	60b9      	str	r1, [r7, #8]
 8000800:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000802:	2300      	movs	r3, #0
 8000804:	617b      	str	r3, [r7, #20]
 8000806:	e009      	b.n	800081c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000808:	68bb      	ldr	r3, [r7, #8]
 800080a:	1c5a      	adds	r2, r3, #1
 800080c:	60ba      	str	r2, [r7, #8]
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	4618      	mov	r0, r3
 8000812:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	3301      	adds	r3, #1
 800081a:	617b      	str	r3, [r7, #20]
 800081c:	697a      	ldr	r2, [r7, #20]
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	429a      	cmp	r2, r3
 8000822:	dbf1      	blt.n	8000808 <_write+0x12>
	}
	return len;
 8000824:	687b      	ldr	r3, [r7, #4]
}
 8000826:	4618      	mov	r0, r3
 8000828:	3718      	adds	r7, #24
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}

0800082e <_close>:

int _close(int file)
{
 800082e:	b480      	push	{r7}
 8000830:	b083      	sub	sp, #12
 8000832:	af00      	add	r7, sp, #0
 8000834:	6078      	str	r0, [r7, #4]
	return -1;
 8000836:	f04f 33ff 	mov.w	r3, #4294967295
}
 800083a:	4618      	mov	r0, r3
 800083c:	370c      	adds	r7, #12
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr

08000846 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000846:	b480      	push	{r7}
 8000848:	b083      	sub	sp, #12
 800084a:	af00      	add	r7, sp, #0
 800084c:	6078      	str	r0, [r7, #4]
 800084e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000856:	605a      	str	r2, [r3, #4]
	return 0;
 8000858:	2300      	movs	r3, #0
}
 800085a:	4618      	mov	r0, r3
 800085c:	370c      	adds	r7, #12
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr

08000866 <_isatty>:

int _isatty(int file)
{
 8000866:	b480      	push	{r7}
 8000868:	b083      	sub	sp, #12
 800086a:	af00      	add	r7, sp, #0
 800086c:	6078      	str	r0, [r7, #4]
	return 1;
 800086e:	2301      	movs	r3, #1
}
 8000870:	4618      	mov	r0, r3
 8000872:	370c      	adds	r7, #12
 8000874:	46bd      	mov	sp, r7
 8000876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087a:	4770      	bx	lr

0800087c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800087c:	b480      	push	{r7}
 800087e:	b085      	sub	sp, #20
 8000880:	af00      	add	r7, sp, #0
 8000882:	60f8      	str	r0, [r7, #12]
 8000884:	60b9      	str	r1, [r7, #8]
 8000886:	607a      	str	r2, [r7, #4]
	return 0;
 8000888:	2300      	movs	r3, #0
}
 800088a:	4618      	mov	r0, r3
 800088c:	3714      	adds	r7, #20
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr
	...

08000898 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800089c:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <SystemInit+0x20>)
 800089e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80008a2:	4a05      	ldr	r2, [pc, #20]	; (80008b8 <SystemInit+0x20>)
 80008a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80008a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008ac:	bf00      	nop
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	e000ed00 	.word	0xe000ed00

080008bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80008bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80008f4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80008c0:	480d      	ldr	r0, [pc, #52]	; (80008f8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80008c2:	490e      	ldr	r1, [pc, #56]	; (80008fc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80008c4:	4a0e      	ldr	r2, [pc, #56]	; (8000900 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008c8:	e002      	b.n	80008d0 <LoopCopyDataInit>

080008ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ce:	3304      	adds	r3, #4

080008d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008d4:	d3f9      	bcc.n	80008ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008d6:	4a0b      	ldr	r2, [pc, #44]	; (8000904 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80008d8:	4c0b      	ldr	r4, [pc, #44]	; (8000908 <LoopFillZerobss+0x26>)
  movs r3, #0
 80008da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008dc:	e001      	b.n	80008e2 <LoopFillZerobss>

080008de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008e0:	3204      	adds	r2, #4

080008e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008e4:	d3fb      	bcc.n	80008de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80008e6:	f7ff ffd7 	bl	8000898 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008ea:	f003 f9a5 	bl	8003c38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008ee:	f7ff fdf3 	bl	80004d8 <main>
  bx  lr    
 80008f2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80008f4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80008f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008fc:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000900:	08004738 	.word	0x08004738
  ldr r2, =_sbss
 8000904:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000908:	20012ea4 	.word	0x20012ea4

0800090c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800090c:	e7fe      	b.n	800090c <ADC_IRQHandler>
	...

08000910 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000914:	4b0e      	ldr	r3, [pc, #56]	; (8000950 <HAL_Init+0x40>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a0d      	ldr	r2, [pc, #52]	; (8000950 <HAL_Init+0x40>)
 800091a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800091e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000920:	4b0b      	ldr	r3, [pc, #44]	; (8000950 <HAL_Init+0x40>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a0a      	ldr	r2, [pc, #40]	; (8000950 <HAL_Init+0x40>)
 8000926:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800092a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800092c:	4b08      	ldr	r3, [pc, #32]	; (8000950 <HAL_Init+0x40>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a07      	ldr	r2, [pc, #28]	; (8000950 <HAL_Init+0x40>)
 8000932:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000936:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000938:	2003      	movs	r0, #3
 800093a:	f000 f8d8 	bl	8000aee <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800093e:	200f      	movs	r0, #15
 8000940:	f7ff fec4 	bl	80006cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000944:	f7ff fe9a 	bl	800067c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000948:	2300      	movs	r3, #0
}
 800094a:	4618      	mov	r0, r3
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	40023c00 	.word	0x40023c00

08000954 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000958:	4b06      	ldr	r3, [pc, #24]	; (8000974 <HAL_IncTick+0x20>)
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	461a      	mov	r2, r3
 800095e:	4b06      	ldr	r3, [pc, #24]	; (8000978 <HAL_IncTick+0x24>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	4413      	add	r3, r2
 8000964:	4a04      	ldr	r2, [pc, #16]	; (8000978 <HAL_IncTick+0x24>)
 8000966:	6013      	str	r3, [r2, #0]
}
 8000968:	bf00      	nop
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr
 8000972:	bf00      	nop
 8000974:	20000008 	.word	0x20000008
 8000978:	20012e50 	.word	0x20012e50

0800097c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  return uwTick;
 8000980:	4b03      	ldr	r3, [pc, #12]	; (8000990 <HAL_GetTick+0x14>)
 8000982:	681b      	ldr	r3, [r3, #0]
}
 8000984:	4618      	mov	r0, r3
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr
 800098e:	bf00      	nop
 8000990:	20012e50 	.word	0x20012e50

08000994 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000994:	b480      	push	{r7}
 8000996:	b085      	sub	sp, #20
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	f003 0307 	and.w	r3, r3, #7
 80009a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009a4:	4b0c      	ldr	r3, [pc, #48]	; (80009d8 <__NVIC_SetPriorityGrouping+0x44>)
 80009a6:	68db      	ldr	r3, [r3, #12]
 80009a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009aa:	68ba      	ldr	r2, [r7, #8]
 80009ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009b0:	4013      	ands	r3, r2
 80009b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009b8:	68bb      	ldr	r3, [r7, #8]
 80009ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009c6:	4a04      	ldr	r2, [pc, #16]	; (80009d8 <__NVIC_SetPriorityGrouping+0x44>)
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	60d3      	str	r3, [r2, #12]
}
 80009cc:	bf00      	nop
 80009ce:	3714      	adds	r7, #20
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr
 80009d8:	e000ed00 	.word	0xe000ed00

080009dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009e0:	4b04      	ldr	r3, [pc, #16]	; (80009f4 <__NVIC_GetPriorityGrouping+0x18>)
 80009e2:	68db      	ldr	r3, [r3, #12]
 80009e4:	0a1b      	lsrs	r3, r3, #8
 80009e6:	f003 0307 	and.w	r3, r3, #7
}
 80009ea:	4618      	mov	r0, r3
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr
 80009f4:	e000ed00 	.word	0xe000ed00

080009f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	4603      	mov	r3, r0
 8000a00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	db0b      	blt.n	8000a22 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a0a:	79fb      	ldrb	r3, [r7, #7]
 8000a0c:	f003 021f 	and.w	r2, r3, #31
 8000a10:	4907      	ldr	r1, [pc, #28]	; (8000a30 <__NVIC_EnableIRQ+0x38>)
 8000a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a16:	095b      	lsrs	r3, r3, #5
 8000a18:	2001      	movs	r0, #1
 8000a1a:	fa00 f202 	lsl.w	r2, r0, r2
 8000a1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a22:	bf00      	nop
 8000a24:	370c      	adds	r7, #12
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	e000e100 	.word	0xe000e100

08000a34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a34:	b480      	push	{r7}
 8000a36:	b083      	sub	sp, #12
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	6039      	str	r1, [r7, #0]
 8000a3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	db0a      	blt.n	8000a5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	b2da      	uxtb	r2, r3
 8000a4c:	490c      	ldr	r1, [pc, #48]	; (8000a80 <__NVIC_SetPriority+0x4c>)
 8000a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a52:	0112      	lsls	r2, r2, #4
 8000a54:	b2d2      	uxtb	r2, r2
 8000a56:	440b      	add	r3, r1
 8000a58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a5c:	e00a      	b.n	8000a74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	b2da      	uxtb	r2, r3
 8000a62:	4908      	ldr	r1, [pc, #32]	; (8000a84 <__NVIC_SetPriority+0x50>)
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	f003 030f 	and.w	r3, r3, #15
 8000a6a:	3b04      	subs	r3, #4
 8000a6c:	0112      	lsls	r2, r2, #4
 8000a6e:	b2d2      	uxtb	r2, r2
 8000a70:	440b      	add	r3, r1
 8000a72:	761a      	strb	r2, [r3, #24]
}
 8000a74:	bf00      	nop
 8000a76:	370c      	adds	r7, #12
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr
 8000a80:	e000e100 	.word	0xe000e100
 8000a84:	e000ed00 	.word	0xe000ed00

08000a88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b089      	sub	sp, #36	; 0x24
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	f003 0307 	and.w	r3, r3, #7
 8000a9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a9c:	69fb      	ldr	r3, [r7, #28]
 8000a9e:	f1c3 0307 	rsb	r3, r3, #7
 8000aa2:	2b04      	cmp	r3, #4
 8000aa4:	bf28      	it	cs
 8000aa6:	2304      	movcs	r3, #4
 8000aa8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000aaa:	69fb      	ldr	r3, [r7, #28]
 8000aac:	3304      	adds	r3, #4
 8000aae:	2b06      	cmp	r3, #6
 8000ab0:	d902      	bls.n	8000ab8 <NVIC_EncodePriority+0x30>
 8000ab2:	69fb      	ldr	r3, [r7, #28]
 8000ab4:	3b03      	subs	r3, #3
 8000ab6:	e000      	b.n	8000aba <NVIC_EncodePriority+0x32>
 8000ab8:	2300      	movs	r3, #0
 8000aba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000abc:	f04f 32ff 	mov.w	r2, #4294967295
 8000ac0:	69bb      	ldr	r3, [r7, #24]
 8000ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac6:	43da      	mvns	r2, r3
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	401a      	ands	r2, r3
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ad0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8000ada:	43d9      	mvns	r1, r3
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ae0:	4313      	orrs	r3, r2
         );
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3724      	adds	r7, #36	; 0x24
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr

08000aee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aee:	b580      	push	{r7, lr}
 8000af0:	b082      	sub	sp, #8
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000af6:	6878      	ldr	r0, [r7, #4]
 8000af8:	f7ff ff4c 	bl	8000994 <__NVIC_SetPriorityGrouping>
}
 8000afc:	bf00      	nop
 8000afe:	3708      	adds	r7, #8
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}

08000b04 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b086      	sub	sp, #24
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	60b9      	str	r1, [r7, #8]
 8000b0e:	607a      	str	r2, [r7, #4]
 8000b10:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b12:	2300      	movs	r3, #0
 8000b14:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b16:	f7ff ff61 	bl	80009dc <__NVIC_GetPriorityGrouping>
 8000b1a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b1c:	687a      	ldr	r2, [r7, #4]
 8000b1e:	68b9      	ldr	r1, [r7, #8]
 8000b20:	6978      	ldr	r0, [r7, #20]
 8000b22:	f7ff ffb1 	bl	8000a88 <NVIC_EncodePriority>
 8000b26:	4602      	mov	r2, r0
 8000b28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b2c:	4611      	mov	r1, r2
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f7ff ff80 	bl	8000a34 <__NVIC_SetPriority>
}
 8000b34:	bf00      	nop
 8000b36:	3718      	adds	r7, #24
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f7ff ff54 	bl	80009f8 <__NVIC_EnableIRQ>
}
 8000b50:	bf00      	nop
 8000b52:	3708      	adds	r7, #8
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b086      	sub	sp, #24
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d101      	bne.n	8000b6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b66:	2301      	movs	r3, #1
 8000b68:	e264      	b.n	8001034 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	f003 0301 	and.w	r3, r3, #1
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d075      	beq.n	8000c62 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000b76:	4ba3      	ldr	r3, [pc, #652]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000b78:	689b      	ldr	r3, [r3, #8]
 8000b7a:	f003 030c 	and.w	r3, r3, #12
 8000b7e:	2b04      	cmp	r3, #4
 8000b80:	d00c      	beq.n	8000b9c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b82:	4ba0      	ldr	r3, [pc, #640]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000b84:	689b      	ldr	r3, [r3, #8]
 8000b86:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000b8a:	2b08      	cmp	r3, #8
 8000b8c:	d112      	bne.n	8000bb4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b8e:	4b9d      	ldr	r3, [pc, #628]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000b96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000b9a:	d10b      	bne.n	8000bb4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b9c:	4b99      	ldr	r3, [pc, #612]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d05b      	beq.n	8000c60 <HAL_RCC_OscConfig+0x108>
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d157      	bne.n	8000c60 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000bb0:	2301      	movs	r3, #1
 8000bb2:	e23f      	b.n	8001034 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bbc:	d106      	bne.n	8000bcc <HAL_RCC_OscConfig+0x74>
 8000bbe:	4b91      	ldr	r3, [pc, #580]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4a90      	ldr	r2, [pc, #576]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000bc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bc8:	6013      	str	r3, [r2, #0]
 8000bca:	e01d      	b.n	8000c08 <HAL_RCC_OscConfig+0xb0>
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000bd4:	d10c      	bne.n	8000bf0 <HAL_RCC_OscConfig+0x98>
 8000bd6:	4b8b      	ldr	r3, [pc, #556]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a8a      	ldr	r2, [pc, #552]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000bdc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000be0:	6013      	str	r3, [r2, #0]
 8000be2:	4b88      	ldr	r3, [pc, #544]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	4a87      	ldr	r2, [pc, #540]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000be8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bec:	6013      	str	r3, [r2, #0]
 8000bee:	e00b      	b.n	8000c08 <HAL_RCC_OscConfig+0xb0>
 8000bf0:	4b84      	ldr	r3, [pc, #528]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a83      	ldr	r2, [pc, #524]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000bf6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bfa:	6013      	str	r3, [r2, #0]
 8000bfc:	4b81      	ldr	r3, [pc, #516]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a80      	ldr	r2, [pc, #512]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000c02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d013      	beq.n	8000c38 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c10:	f7ff feb4 	bl	800097c <HAL_GetTick>
 8000c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c16:	e008      	b.n	8000c2a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c18:	f7ff feb0 	bl	800097c <HAL_GetTick>
 8000c1c:	4602      	mov	r2, r0
 8000c1e:	693b      	ldr	r3, [r7, #16]
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	2b64      	cmp	r3, #100	; 0x64
 8000c24:	d901      	bls.n	8000c2a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000c26:	2303      	movs	r3, #3
 8000c28:	e204      	b.n	8001034 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c2a:	4b76      	ldr	r3, [pc, #472]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d0f0      	beq.n	8000c18 <HAL_RCC_OscConfig+0xc0>
 8000c36:	e014      	b.n	8000c62 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c38:	f7ff fea0 	bl	800097c <HAL_GetTick>
 8000c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c3e:	e008      	b.n	8000c52 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c40:	f7ff fe9c 	bl	800097c <HAL_GetTick>
 8000c44:	4602      	mov	r2, r0
 8000c46:	693b      	ldr	r3, [r7, #16]
 8000c48:	1ad3      	subs	r3, r2, r3
 8000c4a:	2b64      	cmp	r3, #100	; 0x64
 8000c4c:	d901      	bls.n	8000c52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000c4e:	2303      	movs	r3, #3
 8000c50:	e1f0      	b.n	8001034 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c52:	4b6c      	ldr	r3, [pc, #432]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d1f0      	bne.n	8000c40 <HAL_RCC_OscConfig+0xe8>
 8000c5e:	e000      	b.n	8000c62 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f003 0302 	and.w	r3, r3, #2
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d063      	beq.n	8000d36 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000c6e:	4b65      	ldr	r3, [pc, #404]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000c70:	689b      	ldr	r3, [r3, #8]
 8000c72:	f003 030c 	and.w	r3, r3, #12
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d00b      	beq.n	8000c92 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c7a:	4b62      	ldr	r3, [pc, #392]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000c7c:	689b      	ldr	r3, [r3, #8]
 8000c7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000c82:	2b08      	cmp	r3, #8
 8000c84:	d11c      	bne.n	8000cc0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c86:	4b5f      	ldr	r3, [pc, #380]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d116      	bne.n	8000cc0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c92:	4b5c      	ldr	r3, [pc, #368]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f003 0302 	and.w	r3, r3, #2
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d005      	beq.n	8000caa <HAL_RCC_OscConfig+0x152>
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	68db      	ldr	r3, [r3, #12]
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d001      	beq.n	8000caa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	e1c4      	b.n	8001034 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000caa:	4b56      	ldr	r3, [pc, #344]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	691b      	ldr	r3, [r3, #16]
 8000cb6:	00db      	lsls	r3, r3, #3
 8000cb8:	4952      	ldr	r1, [pc, #328]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000cbe:	e03a      	b.n	8000d36 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	68db      	ldr	r3, [r3, #12]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d020      	beq.n	8000d0a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000cc8:	4b4f      	ldr	r3, [pc, #316]	; (8000e08 <HAL_RCC_OscConfig+0x2b0>)
 8000cca:	2201      	movs	r2, #1
 8000ccc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000cce:	f7ff fe55 	bl	800097c <HAL_GetTick>
 8000cd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cd4:	e008      	b.n	8000ce8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cd6:	f7ff fe51 	bl	800097c <HAL_GetTick>
 8000cda:	4602      	mov	r2, r0
 8000cdc:	693b      	ldr	r3, [r7, #16]
 8000cde:	1ad3      	subs	r3, r2, r3
 8000ce0:	2b02      	cmp	r3, #2
 8000ce2:	d901      	bls.n	8000ce8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000ce4:	2303      	movs	r3, #3
 8000ce6:	e1a5      	b.n	8001034 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ce8:	4b46      	ldr	r3, [pc, #280]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	f003 0302 	and.w	r3, r3, #2
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d0f0      	beq.n	8000cd6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cf4:	4b43      	ldr	r3, [pc, #268]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	691b      	ldr	r3, [r3, #16]
 8000d00:	00db      	lsls	r3, r3, #3
 8000d02:	4940      	ldr	r1, [pc, #256]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000d04:	4313      	orrs	r3, r2
 8000d06:	600b      	str	r3, [r1, #0]
 8000d08:	e015      	b.n	8000d36 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d0a:	4b3f      	ldr	r3, [pc, #252]	; (8000e08 <HAL_RCC_OscConfig+0x2b0>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d10:	f7ff fe34 	bl	800097c <HAL_GetTick>
 8000d14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d16:	e008      	b.n	8000d2a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d18:	f7ff fe30 	bl	800097c <HAL_GetTick>
 8000d1c:	4602      	mov	r2, r0
 8000d1e:	693b      	ldr	r3, [r7, #16]
 8000d20:	1ad3      	subs	r3, r2, r3
 8000d22:	2b02      	cmp	r3, #2
 8000d24:	d901      	bls.n	8000d2a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000d26:	2303      	movs	r3, #3
 8000d28:	e184      	b.n	8001034 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d2a:	4b36      	ldr	r3, [pc, #216]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f003 0302 	and.w	r3, r3, #2
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d1f0      	bne.n	8000d18 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f003 0308 	and.w	r3, r3, #8
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d030      	beq.n	8000da4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	695b      	ldr	r3, [r3, #20]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d016      	beq.n	8000d78 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d4a:	4b30      	ldr	r3, [pc, #192]	; (8000e0c <HAL_RCC_OscConfig+0x2b4>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d50:	f7ff fe14 	bl	800097c <HAL_GetTick>
 8000d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d56:	e008      	b.n	8000d6a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d58:	f7ff fe10 	bl	800097c <HAL_GetTick>
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	1ad3      	subs	r3, r2, r3
 8000d62:	2b02      	cmp	r3, #2
 8000d64:	d901      	bls.n	8000d6a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000d66:	2303      	movs	r3, #3
 8000d68:	e164      	b.n	8001034 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d6a:	4b26      	ldr	r3, [pc, #152]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000d6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000d6e:	f003 0302 	and.w	r3, r3, #2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d0f0      	beq.n	8000d58 <HAL_RCC_OscConfig+0x200>
 8000d76:	e015      	b.n	8000da4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d78:	4b24      	ldr	r3, [pc, #144]	; (8000e0c <HAL_RCC_OscConfig+0x2b4>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d7e:	f7ff fdfd 	bl	800097c <HAL_GetTick>
 8000d82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d84:	e008      	b.n	8000d98 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d86:	f7ff fdf9 	bl	800097c <HAL_GetTick>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	693b      	ldr	r3, [r7, #16]
 8000d8e:	1ad3      	subs	r3, r2, r3
 8000d90:	2b02      	cmp	r3, #2
 8000d92:	d901      	bls.n	8000d98 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000d94:	2303      	movs	r3, #3
 8000d96:	e14d      	b.n	8001034 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d98:	4b1a      	ldr	r3, [pc, #104]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000d9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000d9c:	f003 0302 	and.w	r3, r3, #2
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d1f0      	bne.n	8000d86 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f003 0304 	and.w	r3, r3, #4
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	f000 80a0 	beq.w	8000ef2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000db2:	2300      	movs	r3, #0
 8000db4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000db6:	4b13      	ldr	r3, [pc, #76]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d10f      	bne.n	8000de2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	60bb      	str	r3, [r7, #8]
 8000dc6:	4b0f      	ldr	r3, [pc, #60]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dca:	4a0e      	ldr	r2, [pc, #56]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000dcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dd0:	6413      	str	r3, [r2, #64]	; 0x40
 8000dd2:	4b0c      	ldr	r3, [pc, #48]	; (8000e04 <HAL_RCC_OscConfig+0x2ac>)
 8000dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dda:	60bb      	str	r3, [r7, #8]
 8000ddc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000dde:	2301      	movs	r3, #1
 8000de0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000de2:	4b0b      	ldr	r3, [pc, #44]	; (8000e10 <HAL_RCC_OscConfig+0x2b8>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d121      	bne.n	8000e32 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000dee:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <HAL_RCC_OscConfig+0x2b8>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a07      	ldr	r2, [pc, #28]	; (8000e10 <HAL_RCC_OscConfig+0x2b8>)
 8000df4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000df8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000dfa:	f7ff fdbf 	bl	800097c <HAL_GetTick>
 8000dfe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e00:	e011      	b.n	8000e26 <HAL_RCC_OscConfig+0x2ce>
 8000e02:	bf00      	nop
 8000e04:	40023800 	.word	0x40023800
 8000e08:	42470000 	.word	0x42470000
 8000e0c:	42470e80 	.word	0x42470e80
 8000e10:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e14:	f7ff fdb2 	bl	800097c <HAL_GetTick>
 8000e18:	4602      	mov	r2, r0
 8000e1a:	693b      	ldr	r3, [r7, #16]
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	2b02      	cmp	r3, #2
 8000e20:	d901      	bls.n	8000e26 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8000e22:	2303      	movs	r3, #3
 8000e24:	e106      	b.n	8001034 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e26:	4b85      	ldr	r3, [pc, #532]	; (800103c <HAL_RCC_OscConfig+0x4e4>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d0f0      	beq.n	8000e14 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	689b      	ldr	r3, [r3, #8]
 8000e36:	2b01      	cmp	r3, #1
 8000e38:	d106      	bne.n	8000e48 <HAL_RCC_OscConfig+0x2f0>
 8000e3a:	4b81      	ldr	r3, [pc, #516]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000e3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e3e:	4a80      	ldr	r2, [pc, #512]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000e40:	f043 0301 	orr.w	r3, r3, #1
 8000e44:	6713      	str	r3, [r2, #112]	; 0x70
 8000e46:	e01c      	b.n	8000e82 <HAL_RCC_OscConfig+0x32a>
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	689b      	ldr	r3, [r3, #8]
 8000e4c:	2b05      	cmp	r3, #5
 8000e4e:	d10c      	bne.n	8000e6a <HAL_RCC_OscConfig+0x312>
 8000e50:	4b7b      	ldr	r3, [pc, #492]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000e52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e54:	4a7a      	ldr	r2, [pc, #488]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000e56:	f043 0304 	orr.w	r3, r3, #4
 8000e5a:	6713      	str	r3, [r2, #112]	; 0x70
 8000e5c:	4b78      	ldr	r3, [pc, #480]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000e5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e60:	4a77      	ldr	r2, [pc, #476]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000e62:	f043 0301 	orr.w	r3, r3, #1
 8000e66:	6713      	str	r3, [r2, #112]	; 0x70
 8000e68:	e00b      	b.n	8000e82 <HAL_RCC_OscConfig+0x32a>
 8000e6a:	4b75      	ldr	r3, [pc, #468]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e6e:	4a74      	ldr	r2, [pc, #464]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000e70:	f023 0301 	bic.w	r3, r3, #1
 8000e74:	6713      	str	r3, [r2, #112]	; 0x70
 8000e76:	4b72      	ldr	r3, [pc, #456]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000e78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e7a:	4a71      	ldr	r2, [pc, #452]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000e7c:	f023 0304 	bic.w	r3, r3, #4
 8000e80:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	689b      	ldr	r3, [r3, #8]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d015      	beq.n	8000eb6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e8a:	f7ff fd77 	bl	800097c <HAL_GetTick>
 8000e8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e90:	e00a      	b.n	8000ea8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e92:	f7ff fd73 	bl	800097c <HAL_GetTick>
 8000e96:	4602      	mov	r2, r0
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	1ad3      	subs	r3, r2, r3
 8000e9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d901      	bls.n	8000ea8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	e0c5      	b.n	8001034 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ea8:	4b65      	ldr	r3, [pc, #404]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000eaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000eac:	f003 0302 	and.w	r3, r3, #2
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d0ee      	beq.n	8000e92 <HAL_RCC_OscConfig+0x33a>
 8000eb4:	e014      	b.n	8000ee0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000eb6:	f7ff fd61 	bl	800097c <HAL_GetTick>
 8000eba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ebc:	e00a      	b.n	8000ed4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ebe:	f7ff fd5d 	bl	800097c <HAL_GetTick>
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	1ad3      	subs	r3, r2, r3
 8000ec8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d901      	bls.n	8000ed4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	e0af      	b.n	8001034 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ed4:	4b5a      	ldr	r3, [pc, #360]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000ed6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ed8:	f003 0302 	and.w	r3, r3, #2
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d1ee      	bne.n	8000ebe <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000ee0:	7dfb      	ldrb	r3, [r7, #23]
 8000ee2:	2b01      	cmp	r3, #1
 8000ee4:	d105      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ee6:	4b56      	ldr	r3, [pc, #344]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eea:	4a55      	ldr	r2, [pc, #340]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000eec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ef0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	699b      	ldr	r3, [r3, #24]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	f000 809b 	beq.w	8001032 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000efc:	4b50      	ldr	r3, [pc, #320]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000efe:	689b      	ldr	r3, [r3, #8]
 8000f00:	f003 030c 	and.w	r3, r3, #12
 8000f04:	2b08      	cmp	r3, #8
 8000f06:	d05c      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	2b02      	cmp	r3, #2
 8000f0e:	d141      	bne.n	8000f94 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f10:	4b4c      	ldr	r3, [pc, #304]	; (8001044 <HAL_RCC_OscConfig+0x4ec>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f16:	f7ff fd31 	bl	800097c <HAL_GetTick>
 8000f1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f1c:	e008      	b.n	8000f30 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f1e:	f7ff fd2d 	bl	800097c <HAL_GetTick>
 8000f22:	4602      	mov	r2, r0
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	1ad3      	subs	r3, r2, r3
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d901      	bls.n	8000f30 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8000f2c:	2303      	movs	r3, #3
 8000f2e:	e081      	b.n	8001034 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f30:	4b43      	ldr	r3, [pc, #268]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d1f0      	bne.n	8000f1e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	69da      	ldr	r2, [r3, #28]
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6a1b      	ldr	r3, [r3, #32]
 8000f44:	431a      	orrs	r2, r3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f4a:	019b      	lsls	r3, r3, #6
 8000f4c:	431a      	orrs	r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f52:	085b      	lsrs	r3, r3, #1
 8000f54:	3b01      	subs	r3, #1
 8000f56:	041b      	lsls	r3, r3, #16
 8000f58:	431a      	orrs	r2, r3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f5e:	061b      	lsls	r3, r3, #24
 8000f60:	4937      	ldr	r1, [pc, #220]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000f62:	4313      	orrs	r3, r2
 8000f64:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f66:	4b37      	ldr	r3, [pc, #220]	; (8001044 <HAL_RCC_OscConfig+0x4ec>)
 8000f68:	2201      	movs	r2, #1
 8000f6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f6c:	f7ff fd06 	bl	800097c <HAL_GetTick>
 8000f70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f72:	e008      	b.n	8000f86 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f74:	f7ff fd02 	bl	800097c <HAL_GetTick>
 8000f78:	4602      	mov	r2, r0
 8000f7a:	693b      	ldr	r3, [r7, #16]
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	2b02      	cmp	r3, #2
 8000f80:	d901      	bls.n	8000f86 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8000f82:	2303      	movs	r3, #3
 8000f84:	e056      	b.n	8001034 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f86:	4b2e      	ldr	r3, [pc, #184]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d0f0      	beq.n	8000f74 <HAL_RCC_OscConfig+0x41c>
 8000f92:	e04e      	b.n	8001032 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f94:	4b2b      	ldr	r3, [pc, #172]	; (8001044 <HAL_RCC_OscConfig+0x4ec>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f9a:	f7ff fcef 	bl	800097c <HAL_GetTick>
 8000f9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000fa0:	e008      	b.n	8000fb4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fa2:	f7ff fceb 	bl	800097c <HAL_GetTick>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	693b      	ldr	r3, [r7, #16]
 8000faa:	1ad3      	subs	r3, r2, r3
 8000fac:	2b02      	cmp	r3, #2
 8000fae:	d901      	bls.n	8000fb4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	e03f      	b.n	8001034 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000fb4:	4b22      	ldr	r3, [pc, #136]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d1f0      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x44a>
 8000fc0:	e037      	b.n	8001032 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	699b      	ldr	r3, [r3, #24]
 8000fc6:	2b01      	cmp	r3, #1
 8000fc8:	d101      	bne.n	8000fce <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e032      	b.n	8001034 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8000fce:	4b1c      	ldr	r3, [pc, #112]	; (8001040 <HAL_RCC_OscConfig+0x4e8>)
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	699b      	ldr	r3, [r3, #24]
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d028      	beq.n	800102e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	d121      	bne.n	800102e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	d11a      	bne.n	800102e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000ff8:	68fa      	ldr	r2, [r7, #12]
 8000ffa:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000ffe:	4013      	ands	r3, r2
 8001000:	687a      	ldr	r2, [r7, #4]
 8001002:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001004:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001006:	4293      	cmp	r3, r2
 8001008:	d111      	bne.n	800102e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001014:	085b      	lsrs	r3, r3, #1
 8001016:	3b01      	subs	r3, #1
 8001018:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800101a:	429a      	cmp	r2, r3
 800101c:	d107      	bne.n	800102e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001028:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800102a:	429a      	cmp	r2, r3
 800102c:	d001      	beq.n	8001032 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	e000      	b.n	8001034 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001032:	2300      	movs	r3, #0
}
 8001034:	4618      	mov	r0, r3
 8001036:	3718      	adds	r7, #24
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40007000 	.word	0x40007000
 8001040:	40023800 	.word	0x40023800
 8001044:	42470060 	.word	0x42470060

08001048 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
 8001050:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d101      	bne.n	800105c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001058:	2301      	movs	r3, #1
 800105a:	e0cc      	b.n	80011f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800105c:	4b68      	ldr	r3, [pc, #416]	; (8001200 <HAL_RCC_ClockConfig+0x1b8>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f003 0307 	and.w	r3, r3, #7
 8001064:	683a      	ldr	r2, [r7, #0]
 8001066:	429a      	cmp	r2, r3
 8001068:	d90c      	bls.n	8001084 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800106a:	4b65      	ldr	r3, [pc, #404]	; (8001200 <HAL_RCC_ClockConfig+0x1b8>)
 800106c:	683a      	ldr	r2, [r7, #0]
 800106e:	b2d2      	uxtb	r2, r2
 8001070:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001072:	4b63      	ldr	r3, [pc, #396]	; (8001200 <HAL_RCC_ClockConfig+0x1b8>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f003 0307 	and.w	r3, r3, #7
 800107a:	683a      	ldr	r2, [r7, #0]
 800107c:	429a      	cmp	r2, r3
 800107e:	d001      	beq.n	8001084 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001080:	2301      	movs	r3, #1
 8001082:	e0b8      	b.n	80011f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f003 0302 	and.w	r3, r3, #2
 800108c:	2b00      	cmp	r3, #0
 800108e:	d020      	beq.n	80010d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f003 0304 	and.w	r3, r3, #4
 8001098:	2b00      	cmp	r3, #0
 800109a:	d005      	beq.n	80010a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800109c:	4b59      	ldr	r3, [pc, #356]	; (8001204 <HAL_RCC_ClockConfig+0x1bc>)
 800109e:	689b      	ldr	r3, [r3, #8]
 80010a0:	4a58      	ldr	r2, [pc, #352]	; (8001204 <HAL_RCC_ClockConfig+0x1bc>)
 80010a2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80010a6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f003 0308 	and.w	r3, r3, #8
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d005      	beq.n	80010c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010b4:	4b53      	ldr	r3, [pc, #332]	; (8001204 <HAL_RCC_ClockConfig+0x1bc>)
 80010b6:	689b      	ldr	r3, [r3, #8]
 80010b8:	4a52      	ldr	r2, [pc, #328]	; (8001204 <HAL_RCC_ClockConfig+0x1bc>)
 80010ba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80010be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010c0:	4b50      	ldr	r3, [pc, #320]	; (8001204 <HAL_RCC_ClockConfig+0x1bc>)
 80010c2:	689b      	ldr	r3, [r3, #8]
 80010c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	494d      	ldr	r1, [pc, #308]	; (8001204 <HAL_RCC_ClockConfig+0x1bc>)
 80010ce:	4313      	orrs	r3, r2
 80010d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f003 0301 	and.w	r3, r3, #1
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d044      	beq.n	8001168 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	2b01      	cmp	r3, #1
 80010e4:	d107      	bne.n	80010f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010e6:	4b47      	ldr	r3, [pc, #284]	; (8001204 <HAL_RCC_ClockConfig+0x1bc>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d119      	bne.n	8001126 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e07f      	b.n	80011f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	2b02      	cmp	r3, #2
 80010fc:	d003      	beq.n	8001106 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001102:	2b03      	cmp	r3, #3
 8001104:	d107      	bne.n	8001116 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001106:	4b3f      	ldr	r3, [pc, #252]	; (8001204 <HAL_RCC_ClockConfig+0x1bc>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800110e:	2b00      	cmp	r3, #0
 8001110:	d109      	bne.n	8001126 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001112:	2301      	movs	r3, #1
 8001114:	e06f      	b.n	80011f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001116:	4b3b      	ldr	r3, [pc, #236]	; (8001204 <HAL_RCC_ClockConfig+0x1bc>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f003 0302 	and.w	r3, r3, #2
 800111e:	2b00      	cmp	r3, #0
 8001120:	d101      	bne.n	8001126 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001122:	2301      	movs	r3, #1
 8001124:	e067      	b.n	80011f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001126:	4b37      	ldr	r3, [pc, #220]	; (8001204 <HAL_RCC_ClockConfig+0x1bc>)
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	f023 0203 	bic.w	r2, r3, #3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	4934      	ldr	r1, [pc, #208]	; (8001204 <HAL_RCC_ClockConfig+0x1bc>)
 8001134:	4313      	orrs	r3, r2
 8001136:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001138:	f7ff fc20 	bl	800097c <HAL_GetTick>
 800113c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800113e:	e00a      	b.n	8001156 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001140:	f7ff fc1c 	bl	800097c <HAL_GetTick>
 8001144:	4602      	mov	r2, r0
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	f241 3288 	movw	r2, #5000	; 0x1388
 800114e:	4293      	cmp	r3, r2
 8001150:	d901      	bls.n	8001156 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001152:	2303      	movs	r3, #3
 8001154:	e04f      	b.n	80011f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001156:	4b2b      	ldr	r3, [pc, #172]	; (8001204 <HAL_RCC_ClockConfig+0x1bc>)
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	f003 020c 	and.w	r2, r3, #12
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	429a      	cmp	r2, r3
 8001166:	d1eb      	bne.n	8001140 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001168:	4b25      	ldr	r3, [pc, #148]	; (8001200 <HAL_RCC_ClockConfig+0x1b8>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f003 0307 	and.w	r3, r3, #7
 8001170:	683a      	ldr	r2, [r7, #0]
 8001172:	429a      	cmp	r2, r3
 8001174:	d20c      	bcs.n	8001190 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001176:	4b22      	ldr	r3, [pc, #136]	; (8001200 <HAL_RCC_ClockConfig+0x1b8>)
 8001178:	683a      	ldr	r2, [r7, #0]
 800117a:	b2d2      	uxtb	r2, r2
 800117c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800117e:	4b20      	ldr	r3, [pc, #128]	; (8001200 <HAL_RCC_ClockConfig+0x1b8>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0307 	and.w	r3, r3, #7
 8001186:	683a      	ldr	r2, [r7, #0]
 8001188:	429a      	cmp	r2, r3
 800118a:	d001      	beq.n	8001190 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800118c:	2301      	movs	r3, #1
 800118e:	e032      	b.n	80011f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	f003 0304 	and.w	r3, r3, #4
 8001198:	2b00      	cmp	r3, #0
 800119a:	d008      	beq.n	80011ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800119c:	4b19      	ldr	r3, [pc, #100]	; (8001204 <HAL_RCC_ClockConfig+0x1bc>)
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	4916      	ldr	r1, [pc, #88]	; (8001204 <HAL_RCC_ClockConfig+0x1bc>)
 80011aa:	4313      	orrs	r3, r2
 80011ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f003 0308 	and.w	r3, r3, #8
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d009      	beq.n	80011ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80011ba:	4b12      	ldr	r3, [pc, #72]	; (8001204 <HAL_RCC_ClockConfig+0x1bc>)
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	691b      	ldr	r3, [r3, #16]
 80011c6:	00db      	lsls	r3, r3, #3
 80011c8:	490e      	ldr	r1, [pc, #56]	; (8001204 <HAL_RCC_ClockConfig+0x1bc>)
 80011ca:	4313      	orrs	r3, r2
 80011cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80011ce:	f000 f821 	bl	8001214 <HAL_RCC_GetSysClockFreq>
 80011d2:	4602      	mov	r2, r0
 80011d4:	4b0b      	ldr	r3, [pc, #44]	; (8001204 <HAL_RCC_ClockConfig+0x1bc>)
 80011d6:	689b      	ldr	r3, [r3, #8]
 80011d8:	091b      	lsrs	r3, r3, #4
 80011da:	f003 030f 	and.w	r3, r3, #15
 80011de:	490a      	ldr	r1, [pc, #40]	; (8001208 <HAL_RCC_ClockConfig+0x1c0>)
 80011e0:	5ccb      	ldrb	r3, [r1, r3]
 80011e2:	fa22 f303 	lsr.w	r3, r2, r3
 80011e6:	4a09      	ldr	r2, [pc, #36]	; (800120c <HAL_RCC_ClockConfig+0x1c4>)
 80011e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80011ea:	4b09      	ldr	r3, [pc, #36]	; (8001210 <HAL_RCC_ClockConfig+0x1c8>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff fa6c 	bl	80006cc <HAL_InitTick>

  return HAL_OK;
 80011f4:	2300      	movs	r3, #0
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3710      	adds	r7, #16
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40023c00 	.word	0x40023c00
 8001204:	40023800 	.word	0x40023800
 8001208:	080046ac 	.word	0x080046ac
 800120c:	20000000 	.word	0x20000000
 8001210:	20000004 	.word	0x20000004

08001214 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001214:	b5b0      	push	{r4, r5, r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800121a:	2100      	movs	r1, #0
 800121c:	6079      	str	r1, [r7, #4]
 800121e:	2100      	movs	r1, #0
 8001220:	60f9      	str	r1, [r7, #12]
 8001222:	2100      	movs	r1, #0
 8001224:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001226:	2100      	movs	r1, #0
 8001228:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800122a:	4952      	ldr	r1, [pc, #328]	; (8001374 <HAL_RCC_GetSysClockFreq+0x160>)
 800122c:	6889      	ldr	r1, [r1, #8]
 800122e:	f001 010c 	and.w	r1, r1, #12
 8001232:	2908      	cmp	r1, #8
 8001234:	d00d      	beq.n	8001252 <HAL_RCC_GetSysClockFreq+0x3e>
 8001236:	2908      	cmp	r1, #8
 8001238:	f200 8094 	bhi.w	8001364 <HAL_RCC_GetSysClockFreq+0x150>
 800123c:	2900      	cmp	r1, #0
 800123e:	d002      	beq.n	8001246 <HAL_RCC_GetSysClockFreq+0x32>
 8001240:	2904      	cmp	r1, #4
 8001242:	d003      	beq.n	800124c <HAL_RCC_GetSysClockFreq+0x38>
 8001244:	e08e      	b.n	8001364 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001246:	4b4c      	ldr	r3, [pc, #304]	; (8001378 <HAL_RCC_GetSysClockFreq+0x164>)
 8001248:	60bb      	str	r3, [r7, #8]
       break;
 800124a:	e08e      	b.n	800136a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800124c:	4b4b      	ldr	r3, [pc, #300]	; (800137c <HAL_RCC_GetSysClockFreq+0x168>)
 800124e:	60bb      	str	r3, [r7, #8]
      break;
 8001250:	e08b      	b.n	800136a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001252:	4948      	ldr	r1, [pc, #288]	; (8001374 <HAL_RCC_GetSysClockFreq+0x160>)
 8001254:	6849      	ldr	r1, [r1, #4]
 8001256:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800125a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800125c:	4945      	ldr	r1, [pc, #276]	; (8001374 <HAL_RCC_GetSysClockFreq+0x160>)
 800125e:	6849      	ldr	r1, [r1, #4]
 8001260:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001264:	2900      	cmp	r1, #0
 8001266:	d024      	beq.n	80012b2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001268:	4942      	ldr	r1, [pc, #264]	; (8001374 <HAL_RCC_GetSysClockFreq+0x160>)
 800126a:	6849      	ldr	r1, [r1, #4]
 800126c:	0989      	lsrs	r1, r1, #6
 800126e:	4608      	mov	r0, r1
 8001270:	f04f 0100 	mov.w	r1, #0
 8001274:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001278:	f04f 0500 	mov.w	r5, #0
 800127c:	ea00 0204 	and.w	r2, r0, r4
 8001280:	ea01 0305 	and.w	r3, r1, r5
 8001284:	493d      	ldr	r1, [pc, #244]	; (800137c <HAL_RCC_GetSysClockFreq+0x168>)
 8001286:	fb01 f003 	mul.w	r0, r1, r3
 800128a:	2100      	movs	r1, #0
 800128c:	fb01 f102 	mul.w	r1, r1, r2
 8001290:	1844      	adds	r4, r0, r1
 8001292:	493a      	ldr	r1, [pc, #232]	; (800137c <HAL_RCC_GetSysClockFreq+0x168>)
 8001294:	fba2 0101 	umull	r0, r1, r2, r1
 8001298:	1863      	adds	r3, r4, r1
 800129a:	4619      	mov	r1, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	461a      	mov	r2, r3
 80012a0:	f04f 0300 	mov.w	r3, #0
 80012a4:	f7fe ff9c 	bl	80001e0 <__aeabi_uldivmod>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4613      	mov	r3, r2
 80012ae:	60fb      	str	r3, [r7, #12]
 80012b0:	e04a      	b.n	8001348 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80012b2:	4b30      	ldr	r3, [pc, #192]	; (8001374 <HAL_RCC_GetSysClockFreq+0x160>)
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	099b      	lsrs	r3, r3, #6
 80012b8:	461a      	mov	r2, r3
 80012ba:	f04f 0300 	mov.w	r3, #0
 80012be:	f240 10ff 	movw	r0, #511	; 0x1ff
 80012c2:	f04f 0100 	mov.w	r1, #0
 80012c6:	ea02 0400 	and.w	r4, r2, r0
 80012ca:	ea03 0501 	and.w	r5, r3, r1
 80012ce:	4620      	mov	r0, r4
 80012d0:	4629      	mov	r1, r5
 80012d2:	f04f 0200 	mov.w	r2, #0
 80012d6:	f04f 0300 	mov.w	r3, #0
 80012da:	014b      	lsls	r3, r1, #5
 80012dc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80012e0:	0142      	lsls	r2, r0, #5
 80012e2:	4610      	mov	r0, r2
 80012e4:	4619      	mov	r1, r3
 80012e6:	1b00      	subs	r0, r0, r4
 80012e8:	eb61 0105 	sbc.w	r1, r1, r5
 80012ec:	f04f 0200 	mov.w	r2, #0
 80012f0:	f04f 0300 	mov.w	r3, #0
 80012f4:	018b      	lsls	r3, r1, #6
 80012f6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80012fa:	0182      	lsls	r2, r0, #6
 80012fc:	1a12      	subs	r2, r2, r0
 80012fe:	eb63 0301 	sbc.w	r3, r3, r1
 8001302:	f04f 0000 	mov.w	r0, #0
 8001306:	f04f 0100 	mov.w	r1, #0
 800130a:	00d9      	lsls	r1, r3, #3
 800130c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001310:	00d0      	lsls	r0, r2, #3
 8001312:	4602      	mov	r2, r0
 8001314:	460b      	mov	r3, r1
 8001316:	1912      	adds	r2, r2, r4
 8001318:	eb45 0303 	adc.w	r3, r5, r3
 800131c:	f04f 0000 	mov.w	r0, #0
 8001320:	f04f 0100 	mov.w	r1, #0
 8001324:	0299      	lsls	r1, r3, #10
 8001326:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800132a:	0290      	lsls	r0, r2, #10
 800132c:	4602      	mov	r2, r0
 800132e:	460b      	mov	r3, r1
 8001330:	4610      	mov	r0, r2
 8001332:	4619      	mov	r1, r3
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	461a      	mov	r2, r3
 8001338:	f04f 0300 	mov.w	r3, #0
 800133c:	f7fe ff50 	bl	80001e0 <__aeabi_uldivmod>
 8001340:	4602      	mov	r2, r0
 8001342:	460b      	mov	r3, r1
 8001344:	4613      	mov	r3, r2
 8001346:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001348:	4b0a      	ldr	r3, [pc, #40]	; (8001374 <HAL_RCC_GetSysClockFreq+0x160>)
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	0c1b      	lsrs	r3, r3, #16
 800134e:	f003 0303 	and.w	r3, r3, #3
 8001352:	3301      	adds	r3, #1
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001358:	68fa      	ldr	r2, [r7, #12]
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001360:	60bb      	str	r3, [r7, #8]
      break;
 8001362:	e002      	b.n	800136a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001364:	4b04      	ldr	r3, [pc, #16]	; (8001378 <HAL_RCC_GetSysClockFreq+0x164>)
 8001366:	60bb      	str	r3, [r7, #8]
      break;
 8001368:	bf00      	nop
    }
  }
  return sysclockfreq;
 800136a:	68bb      	ldr	r3, [r7, #8]
}
 800136c:	4618      	mov	r0, r3
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bdb0      	pop	{r4, r5, r7, pc}
 8001374:	40023800 	.word	0x40023800
 8001378:	00f42400 	.word	0x00f42400
 800137c:	017d7840 	.word	0x017d7840

08001380 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001384:	4b03      	ldr	r3, [pc, #12]	; (8001394 <HAL_RCC_GetHCLKFreq+0x14>)
 8001386:	681b      	ldr	r3, [r3, #0]
}
 8001388:	4618      	mov	r0, r3
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	20000000 	.word	0x20000000

08001398 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800139c:	f7ff fff0 	bl	8001380 <HAL_RCC_GetHCLKFreq>
 80013a0:	4602      	mov	r2, r0
 80013a2:	4b05      	ldr	r3, [pc, #20]	; (80013b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	0a9b      	lsrs	r3, r3, #10
 80013a8:	f003 0307 	and.w	r3, r3, #7
 80013ac:	4903      	ldr	r1, [pc, #12]	; (80013bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80013ae:	5ccb      	ldrb	r3, [r1, r3]
 80013b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40023800 	.word	0x40023800
 80013bc:	080046bc 	.word	0x080046bc

080013c0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	220f      	movs	r2, #15
 80013ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80013d0:	4b12      	ldr	r3, [pc, #72]	; (800141c <HAL_RCC_GetClockConfig+0x5c>)
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	f003 0203 	and.w	r2, r3, #3
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80013dc:	4b0f      	ldr	r3, [pc, #60]	; (800141c <HAL_RCC_GetClockConfig+0x5c>)
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80013e8:	4b0c      	ldr	r3, [pc, #48]	; (800141c <HAL_RCC_GetClockConfig+0x5c>)
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80013f4:	4b09      	ldr	r3, [pc, #36]	; (800141c <HAL_RCC_GetClockConfig+0x5c>)
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	08db      	lsrs	r3, r3, #3
 80013fa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001402:	4b07      	ldr	r3, [pc, #28]	; (8001420 <HAL_RCC_GetClockConfig+0x60>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0207 	and.w	r2, r3, #7
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	601a      	str	r2, [r3, #0]
}
 800140e:	bf00      	nop
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	40023800 	.word	0x40023800
 8001420:	40023c00 	.word	0x40023c00

08001424 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d101      	bne.n	8001436 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	e041      	b.n	80014ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800143c:	b2db      	uxtb	r3, r3
 800143e:	2b00      	cmp	r3, #0
 8001440:	d106      	bne.n	8001450 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2200      	movs	r2, #0
 8001446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f000 f839 	bl	80014c2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2202      	movs	r2, #2
 8001454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	3304      	adds	r3, #4
 8001460:	4619      	mov	r1, r3
 8001462:	4610      	mov	r0, r2
 8001464:	f000 f9ca 	bl	80017fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2201      	movs	r2, #1
 800146c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2201      	movs	r2, #1
 8001474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2201      	movs	r2, #1
 800147c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2201      	movs	r2, #1
 8001484:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2201      	movs	r2, #1
 800148c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2201      	movs	r2, #1
 8001494:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2201      	movs	r2, #1
 800149c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2201      	movs	r2, #1
 80014a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2201      	movs	r2, #1
 80014ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2201      	movs	r2, #1
 80014b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80014b8:	2300      	movs	r3, #0
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80014ca:	bf00      	nop
 80014cc:	370c      	adds	r7, #12
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
	...

080014d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80014d8:	b480      	push	{r7}
 80014da:	b085      	sub	sp, #20
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d001      	beq.n	80014f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80014ec:	2301      	movs	r3, #1
 80014ee:	e044      	b.n	800157a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2202      	movs	r2, #2
 80014f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	68da      	ldr	r2, [r3, #12]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f042 0201 	orr.w	r2, r2, #1
 8001506:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a1e      	ldr	r2, [pc, #120]	; (8001588 <HAL_TIM_Base_Start_IT+0xb0>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d018      	beq.n	8001544 <HAL_TIM_Base_Start_IT+0x6c>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800151a:	d013      	beq.n	8001544 <HAL_TIM_Base_Start_IT+0x6c>
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a1a      	ldr	r2, [pc, #104]	; (800158c <HAL_TIM_Base_Start_IT+0xb4>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d00e      	beq.n	8001544 <HAL_TIM_Base_Start_IT+0x6c>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4a19      	ldr	r2, [pc, #100]	; (8001590 <HAL_TIM_Base_Start_IT+0xb8>)
 800152c:	4293      	cmp	r3, r2
 800152e:	d009      	beq.n	8001544 <HAL_TIM_Base_Start_IT+0x6c>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a17      	ldr	r2, [pc, #92]	; (8001594 <HAL_TIM_Base_Start_IT+0xbc>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d004      	beq.n	8001544 <HAL_TIM_Base_Start_IT+0x6c>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a16      	ldr	r2, [pc, #88]	; (8001598 <HAL_TIM_Base_Start_IT+0xc0>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d111      	bne.n	8001568 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	f003 0307 	and.w	r3, r3, #7
 800154e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	2b06      	cmp	r3, #6
 8001554:	d010      	beq.n	8001578 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f042 0201 	orr.w	r2, r2, #1
 8001564:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001566:	e007      	b.n	8001578 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f042 0201 	orr.w	r2, r2, #1
 8001576:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	3714      	adds	r7, #20
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	40010000 	.word	0x40010000
 800158c:	40000400 	.word	0x40000400
 8001590:	40000800 	.word	0x40000800
 8001594:	40000c00 	.word	0x40000c00
 8001598:	40014000 	.word	0x40014000

0800159c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	691b      	ldr	r3, [r3, #16]
 80015aa:	f003 0302 	and.w	r3, r3, #2
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d122      	bne.n	80015f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	f003 0302 	and.w	r3, r3, #2
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d11b      	bne.n	80015f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f06f 0202 	mvn.w	r2, #2
 80015c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2201      	movs	r2, #1
 80015ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	699b      	ldr	r3, [r3, #24]
 80015d6:	f003 0303 	and.w	r3, r3, #3
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d003      	beq.n	80015e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f000 f8ee 	bl	80017c0 <HAL_TIM_IC_CaptureCallback>
 80015e4:	e005      	b.n	80015f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f000 f8e0 	bl	80017ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	f000 f8f1 	bl	80017d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2200      	movs	r2, #0
 80015f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	691b      	ldr	r3, [r3, #16]
 80015fe:	f003 0304 	and.w	r3, r3, #4
 8001602:	2b04      	cmp	r3, #4
 8001604:	d122      	bne.n	800164c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	f003 0304 	and.w	r3, r3, #4
 8001610:	2b04      	cmp	r3, #4
 8001612:	d11b      	bne.n	800164c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f06f 0204 	mvn.w	r2, #4
 800161c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2202      	movs	r2, #2
 8001622:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800162e:	2b00      	cmp	r3, #0
 8001630:	d003      	beq.n	800163a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f000 f8c4 	bl	80017c0 <HAL_TIM_IC_CaptureCallback>
 8001638:	e005      	b.n	8001646 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	f000 f8b6 	bl	80017ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f000 f8c7 	bl	80017d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	691b      	ldr	r3, [r3, #16]
 8001652:	f003 0308 	and.w	r3, r3, #8
 8001656:	2b08      	cmp	r3, #8
 8001658:	d122      	bne.n	80016a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	f003 0308 	and.w	r3, r3, #8
 8001664:	2b08      	cmp	r3, #8
 8001666:	d11b      	bne.n	80016a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f06f 0208 	mvn.w	r2, #8
 8001670:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2204      	movs	r2, #4
 8001676:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	69db      	ldr	r3, [r3, #28]
 800167e:	f003 0303 	and.w	r3, r3, #3
 8001682:	2b00      	cmp	r3, #0
 8001684:	d003      	beq.n	800168e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f000 f89a 	bl	80017c0 <HAL_TIM_IC_CaptureCallback>
 800168c:	e005      	b.n	800169a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800168e:	6878      	ldr	r0, [r7, #4]
 8001690:	f000 f88c 	bl	80017ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f000 f89d 	bl	80017d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	691b      	ldr	r3, [r3, #16]
 80016a6:	f003 0310 	and.w	r3, r3, #16
 80016aa:	2b10      	cmp	r3, #16
 80016ac:	d122      	bne.n	80016f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	f003 0310 	and.w	r3, r3, #16
 80016b8:	2b10      	cmp	r3, #16
 80016ba:	d11b      	bne.n	80016f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f06f 0210 	mvn.w	r2, #16
 80016c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2208      	movs	r2, #8
 80016ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	69db      	ldr	r3, [r3, #28]
 80016d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d003      	beq.n	80016e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f000 f870 	bl	80017c0 <HAL_TIM_IC_CaptureCallback>
 80016e0:	e005      	b.n	80016ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016e2:	6878      	ldr	r0, [r7, #4]
 80016e4:	f000 f862 	bl	80017ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f000 f873 	bl	80017d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2200      	movs	r2, #0
 80016f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	691b      	ldr	r3, [r3, #16]
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d10e      	bne.n	8001720 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	68db      	ldr	r3, [r3, #12]
 8001708:	f003 0301 	and.w	r3, r3, #1
 800170c:	2b01      	cmp	r3, #1
 800170e:	d107      	bne.n	8001720 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f06f 0201 	mvn.w	r2, #1
 8001718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800171a:	6878      	ldr	r0, [r7, #4]
 800171c:	f7fe ff96 	bl	800064c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	691b      	ldr	r3, [r3, #16]
 8001726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800172a:	2b80      	cmp	r3, #128	; 0x80
 800172c:	d10e      	bne.n	800174c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	68db      	ldr	r3, [r3, #12]
 8001734:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001738:	2b80      	cmp	r3, #128	; 0x80
 800173a:	d107      	bne.n	800174c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f000 f8e2 	bl	8001910 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001756:	2b40      	cmp	r3, #64	; 0x40
 8001758:	d10e      	bne.n	8001778 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001764:	2b40      	cmp	r3, #64	; 0x40
 8001766:	d107      	bne.n	8001778 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001770:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f000 f838 	bl	80017e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	691b      	ldr	r3, [r3, #16]
 800177e:	f003 0320 	and.w	r3, r3, #32
 8001782:	2b20      	cmp	r3, #32
 8001784:	d10e      	bne.n	80017a4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	f003 0320 	and.w	r3, r3, #32
 8001790:	2b20      	cmp	r3, #32
 8001792:	d107      	bne.n	80017a4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f06f 0220 	mvn.w	r2, #32
 800179c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f000 f8ac 	bl	80018fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80017a4:	bf00      	nop
 80017a6:	3708      	adds	r7, #8
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}

080017ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80017c8:	bf00      	nop
 80017ca:	370c      	adds	r7, #12
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80017dc:	bf00      	nop
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	4a34      	ldr	r2, [pc, #208]	; (80018e0 <TIM_Base_SetConfig+0xe4>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d00f      	beq.n	8001834 <TIM_Base_SetConfig+0x38>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800181a:	d00b      	beq.n	8001834 <TIM_Base_SetConfig+0x38>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a31      	ldr	r2, [pc, #196]	; (80018e4 <TIM_Base_SetConfig+0xe8>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d007      	beq.n	8001834 <TIM_Base_SetConfig+0x38>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4a30      	ldr	r2, [pc, #192]	; (80018e8 <TIM_Base_SetConfig+0xec>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d003      	beq.n	8001834 <TIM_Base_SetConfig+0x38>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	4a2f      	ldr	r2, [pc, #188]	; (80018ec <TIM_Base_SetConfig+0xf0>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d108      	bne.n	8001846 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800183a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	68fa      	ldr	r2, [r7, #12]
 8001842:	4313      	orrs	r3, r2
 8001844:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4a25      	ldr	r2, [pc, #148]	; (80018e0 <TIM_Base_SetConfig+0xe4>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d01b      	beq.n	8001886 <TIM_Base_SetConfig+0x8a>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001854:	d017      	beq.n	8001886 <TIM_Base_SetConfig+0x8a>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4a22      	ldr	r2, [pc, #136]	; (80018e4 <TIM_Base_SetConfig+0xe8>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d013      	beq.n	8001886 <TIM_Base_SetConfig+0x8a>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a21      	ldr	r2, [pc, #132]	; (80018e8 <TIM_Base_SetConfig+0xec>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d00f      	beq.n	8001886 <TIM_Base_SetConfig+0x8a>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4a20      	ldr	r2, [pc, #128]	; (80018ec <TIM_Base_SetConfig+0xf0>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d00b      	beq.n	8001886 <TIM_Base_SetConfig+0x8a>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4a1f      	ldr	r2, [pc, #124]	; (80018f0 <TIM_Base_SetConfig+0xf4>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d007      	beq.n	8001886 <TIM_Base_SetConfig+0x8a>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4a1e      	ldr	r2, [pc, #120]	; (80018f4 <TIM_Base_SetConfig+0xf8>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d003      	beq.n	8001886 <TIM_Base_SetConfig+0x8a>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4a1d      	ldr	r2, [pc, #116]	; (80018f8 <TIM_Base_SetConfig+0xfc>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d108      	bne.n	8001898 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800188c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	68fa      	ldr	r2, [r7, #12]
 8001894:	4313      	orrs	r3, r2
 8001896:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	695b      	ldr	r3, [r3, #20]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	68fa      	ldr	r2, [r7, #12]
 80018aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	689a      	ldr	r2, [r3, #8]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	4a08      	ldr	r2, [pc, #32]	; (80018e0 <TIM_Base_SetConfig+0xe4>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d103      	bne.n	80018cc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	691a      	ldr	r2, [r3, #16]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2201      	movs	r2, #1
 80018d0:	615a      	str	r2, [r3, #20]
}
 80018d2:	bf00      	nop
 80018d4:	3714      	adds	r7, #20
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	40010000 	.word	0x40010000
 80018e4:	40000400 	.word	0x40000400
 80018e8:	40000800 	.word	0x40000800
 80018ec:	40000c00 	.word	0x40000c00
 80018f0:	40014000 	.word	0x40014000
 80018f4:	40014400 	.word	0x40014400
 80018f8:	40014800 	.word	0x40014800

080018fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001904:	bf00      	nop
 8001906:	370c      	adds	r7, #12
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr

08001910 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001918:	bf00      	nop
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f103 0208 	add.w	r2, r3, #8
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	f04f 32ff 	mov.w	r2, #4294967295
 800193c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	f103 0208 	add.w	r2, r3, #8
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	f103 0208 	add.w	r2, r3, #8
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001958:	bf00      	nop
 800195a:	370c      	adds	r7, #12
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr

08001964 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2200      	movs	r2, #0
 8001970:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001972:	bf00      	nop
 8001974:	370c      	adds	r7, #12
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr

0800197e <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800197e:	b480      	push	{r7}
 8001980:	b085      	sub	sp, #20
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
 8001986:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001994:	d103      	bne.n	800199e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	691b      	ldr	r3, [r3, #16]
 800199a:	60fb      	str	r3, [r7, #12]
 800199c:	e00c      	b.n	80019b8 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	3308      	adds	r3, #8
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	e002      	b.n	80019ac <vListInsert+0x2e>
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	68ba      	ldr	r2, [r7, #8]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d2f6      	bcs.n	80019a6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	685a      	ldr	r2, [r3, #4]
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	683a      	ldr	r2, [r7, #0]
 80019c6:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	68fa      	ldr	r2, [r7, #12]
 80019cc:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	683a      	ldr	r2, [r7, #0]
 80019d2:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	1c5a      	adds	r2, r3, #1
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	601a      	str	r2, [r3, #0]
}
 80019e4:	bf00      	nop
 80019e6:	3714      	adds	r7, #20
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr

080019f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80019f0:	b480      	push	{r7}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	691b      	ldr	r3, [r3, #16]
 80019fc:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	6892      	ldr	r2, [r2, #8]
 8001a06:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	6852      	ldr	r2, [r2, #4]
 8001a10:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d103      	bne.n	8001a24 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689a      	ldr	r2, [r3, #8]
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2200      	movs	r2, #0
 8001a28:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	1e5a      	subs	r2, r3, #1
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681b      	ldr	r3, [r3, #0]
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b086      	sub	sp, #24
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d10a      	bne.n	8001a72 <xQueueGenericReset+0x2e>
        __asm volatile
 8001a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a60:	f383 8811 	msr	BASEPRI, r3
 8001a64:	f3bf 8f6f 	isb	sy
 8001a68:	f3bf 8f4f 	dsb	sy
 8001a6c:	60fb      	str	r3, [r7, #12]
    }
 8001a6e:	bf00      	nop
 8001a70:	e7fe      	b.n	8001a70 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d05d      	beq.n	8001b34 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d059      	beq.n	8001b34 <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a88:	2100      	movs	r1, #0
 8001a8a:	fba3 2302 	umull	r2, r3, r3, r2
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d000      	beq.n	8001a94 <xQueueGenericReset+0x50>
 8001a92:	2101      	movs	r1, #1
 8001a94:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d14c      	bne.n	8001b34 <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 8001a9a:	f001 fded 	bl	8003678 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001aa6:	6939      	ldr	r1, [r7, #16]
 8001aa8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001aaa:	fb01 f303 	mul.w	r3, r1, r3
 8001aae:	441a      	add	r2, r3
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001aca:	3b01      	subs	r3, #1
 8001acc:	6939      	ldr	r1, [r7, #16]
 8001ace:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001ad0:	fb01 f303 	mul.w	r3, r1, r3
 8001ad4:	441a      	add	r2, r3
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	22ff      	movs	r2, #255	; 0xff
 8001ade:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	22ff      	movs	r2, #255	; 0xff
 8001ae6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d114      	bne.n	8001b1a <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	691b      	ldr	r3, [r3, #16]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d01a      	beq.n	8001b2e <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	3310      	adds	r3, #16
 8001afc:	4618      	mov	r0, r3
 8001afe:	f000 ff57 	bl	80029b0 <xTaskRemoveFromEventList>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d012      	beq.n	8001b2e <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001b08:	4b15      	ldr	r3, [pc, #84]	; (8001b60 <xQueueGenericReset+0x11c>)
 8001b0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	f3bf 8f4f 	dsb	sy
 8001b14:	f3bf 8f6f 	isb	sy
 8001b18:	e009      	b.n	8001b2e <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	3310      	adds	r3, #16
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff ff00 	bl	8001924 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	3324      	adds	r3, #36	; 0x24
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff fefb 	bl	8001924 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8001b2e:	f001 fdd3 	bl	80036d8 <vPortExitCritical>
 8001b32:	e001      	b.n	8001b38 <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d10a      	bne.n	8001b54 <xQueueGenericReset+0x110>
        __asm volatile
 8001b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b42:	f383 8811 	msr	BASEPRI, r3
 8001b46:	f3bf 8f6f 	isb	sy
 8001b4a:	f3bf 8f4f 	dsb	sy
 8001b4e:	60bb      	str	r3, [r7, #8]
    }
 8001b50:	bf00      	nop
 8001b52:	e7fe      	b.n	8001b52 <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8001b54:	697b      	ldr	r3, [r7, #20]
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3718      	adds	r7, #24
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	e000ed04 	.word	0xe000ed04

08001b64 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b08a      	sub	sp, #40	; 0x28
 8001b68:	af02      	add	r7, sp, #8
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	4613      	mov	r3, r2
 8001b70:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8001b72:	2300      	movs	r3, #0
 8001b74:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d02e      	beq.n	8001bda <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	68ba      	ldr	r2, [r7, #8]
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	fba3 2302 	umull	r2, r3, r3, r2
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d000      	beq.n	8001b8c <xQueueGenericCreate+0x28>
 8001b8a:	2101      	movs	r1, #1
 8001b8c:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d123      	bne.n	8001bda <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	68ba      	ldr	r2, [r7, #8]
 8001b96:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8001b9a:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8001b9e:	d81c      	bhi.n	8001bda <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	68ba      	ldr	r2, [r7, #8]
 8001ba4:	fb02 f303 	mul.w	r3, r2, r3
 8001ba8:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	3350      	adds	r3, #80	; 0x50
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f001 fe44 	bl	800383c <pvPortMalloc>
 8001bb4:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d01c      	beq.n	8001bf6 <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	3350      	adds	r3, #80	; 0x50
 8001bc4:	617b      	str	r3, [r7, #20]
                         * deleted. */
                        pxNewQueue->ucStaticallyAllocated = pdFALSE;
                    }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001bc6:	79fa      	ldrb	r2, [r7, #7]
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	9300      	str	r3, [sp, #0]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	697a      	ldr	r2, [r7, #20]
 8001bd0:	68b9      	ldr	r1, [r7, #8]
 8001bd2:	68f8      	ldr	r0, [r7, #12]
 8001bd4:	f000 f814 	bl	8001c00 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8001bd8:	e00d      	b.n	8001bf6 <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d10a      	bne.n	8001bf6 <xQueueGenericCreate+0x92>
        __asm volatile
 8001be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001be4:	f383 8811 	msr	BASEPRI, r3
 8001be8:	f3bf 8f6f 	isb	sy
 8001bec:	f3bf 8f4f 	dsb	sy
 8001bf0:	613b      	str	r3, [r7, #16]
    }
 8001bf2:	bf00      	nop
 8001bf4:	e7fe      	b.n	8001bf4 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8001bf6:	69fb      	ldr	r3, [r7, #28]
    }
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3720      	adds	r7, #32
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	60f8      	str	r0, [r7, #12]
 8001c08:	60b9      	str	r1, [r7, #8]
 8001c0a:	607a      	str	r2, [r7, #4]
 8001c0c:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d103      	bne.n	8001c1c <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001c14:	69bb      	ldr	r3, [r7, #24]
 8001c16:	69ba      	ldr	r2, [r7, #24]
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	e002      	b.n	8001c22 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001c1c:	69bb      	ldr	r3, [r7, #24]
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8001c22:	69bb      	ldr	r3, [r7, #24]
 8001c24:	68fa      	ldr	r2, [r7, #12]
 8001c26:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8001c28:	69bb      	ldr	r3, [r7, #24]
 8001c2a:	68ba      	ldr	r2, [r7, #8]
 8001c2c:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001c2e:	2101      	movs	r1, #1
 8001c30:	69b8      	ldr	r0, [r7, #24]
 8001c32:	f7ff ff07 	bl	8001a44 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	78fa      	ldrb	r2, [r7, #3]
 8001c3a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8001c3e:	bf00      	nop
 8001c40:	3710      	adds	r7, #16
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
	...

08001c48 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b08c      	sub	sp, #48	; 0x30
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	60f8      	str	r0, [r7, #12]
 8001c50:	60b9      	str	r1, [r7, #8]
 8001c52:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8001c54:	2300      	movs	r3, #0
 8001c56:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8001c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d10a      	bne.n	8001c78 <xQueueReceive+0x30>
        __asm volatile
 8001c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c66:	f383 8811 	msr	BASEPRI, r3
 8001c6a:	f3bf 8f6f 	isb	sy
 8001c6e:	f3bf 8f4f 	dsb	sy
 8001c72:	623b      	str	r3, [r7, #32]
    }
 8001c74:	bf00      	nop
 8001c76:	e7fe      	b.n	8001c76 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d103      	bne.n	8001c86 <xQueueReceive+0x3e>
 8001c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d101      	bne.n	8001c8a <xQueueReceive+0x42>
 8001c86:	2301      	movs	r3, #1
 8001c88:	e000      	b.n	8001c8c <xQueueReceive+0x44>
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d10a      	bne.n	8001ca6 <xQueueReceive+0x5e>
        __asm volatile
 8001c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c94:	f383 8811 	msr	BASEPRI, r3
 8001c98:	f3bf 8f6f 	isb	sy
 8001c9c:	f3bf 8f4f 	dsb	sy
 8001ca0:	61fb      	str	r3, [r7, #28]
    }
 8001ca2:	bf00      	nop
 8001ca4:	e7fe      	b.n	8001ca4 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001ca6:	f001 f893 	bl	8002dd0 <xTaskGetSchedulerState>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d102      	bne.n	8001cb6 <xQueueReceive+0x6e>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d101      	bne.n	8001cba <xQueueReceive+0x72>
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e000      	b.n	8001cbc <xQueueReceive+0x74>
 8001cba:	2300      	movs	r3, #0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d10a      	bne.n	8001cd6 <xQueueReceive+0x8e>
        __asm volatile
 8001cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cc4:	f383 8811 	msr	BASEPRI, r3
 8001cc8:	f3bf 8f6f 	isb	sy
 8001ccc:	f3bf 8f4f 	dsb	sy
 8001cd0:	61bb      	str	r3, [r7, #24]
    }
 8001cd2:	bf00      	nop
 8001cd4:	e7fe      	b.n	8001cd4 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8001cd6:	f001 fccf 	bl	8003678 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cde:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d01f      	beq.n	8001d26 <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001ce6:	68b9      	ldr	r1, [r7, #8]
 8001ce8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001cea:	f000 f88d 	bl	8001e08 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf0:	1e5a      	subs	r2, r3, #1
 8001cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cf4:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cf8:	691b      	ldr	r3, [r3, #16]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d00f      	beq.n	8001d1e <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d00:	3310      	adds	r3, #16
 8001d02:	4618      	mov	r0, r3
 8001d04:	f000 fe54 	bl	80029b0 <xTaskRemoveFromEventList>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d007      	beq.n	8001d1e <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8001d0e:	4b3d      	ldr	r3, [pc, #244]	; (8001e04 <xQueueReceive+0x1bc>)
 8001d10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d14:	601a      	str	r2, [r3, #0]
 8001d16:	f3bf 8f4f 	dsb	sy
 8001d1a:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8001d1e:	f001 fcdb 	bl	80036d8 <vPortExitCritical>
                return pdPASS;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e069      	b.n	8001dfa <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d103      	bne.n	8001d34 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8001d2c:	f001 fcd4 	bl	80036d8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8001d30:	2300      	movs	r3, #0
 8001d32:	e062      	b.n	8001dfa <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8001d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d106      	bne.n	8001d48 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8001d3a:	f107 0310 	add.w	r3, r7, #16
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f000 ff0c 	bl	8002b5c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8001d44:	2301      	movs	r3, #1
 8001d46:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8001d48:	f001 fcc6 	bl	80036d8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8001d4c:	f000 fb3a 	bl	80023c4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8001d50:	f001 fc92 	bl	8003678 <vPortEnterCritical>
 8001d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d56:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001d5a:	b25b      	sxtb	r3, r3
 8001d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d60:	d103      	bne.n	8001d6a <xQueueReceive+0x122>
 8001d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d64:	2200      	movs	r2, #0
 8001d66:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d6c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001d70:	b25b      	sxtb	r3, r3
 8001d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d76:	d103      	bne.n	8001d80 <xQueueReceive+0x138>
 8001d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001d80:	f001 fcaa 	bl	80036d8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001d84:	1d3a      	adds	r2, r7, #4
 8001d86:	f107 0310 	add.w	r3, r7, #16
 8001d8a:	4611      	mov	r1, r2
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f000 fefb 	bl	8002b88 <xTaskCheckForTimeOut>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d123      	bne.n	8001de0 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001d98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001d9a:	f000 f8ad 	bl	8001ef8 <prvIsQueueEmpty>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d017      	beq.n	8001dd4 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8001da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001da6:	3324      	adds	r3, #36	; 0x24
 8001da8:	687a      	ldr	r2, [r7, #4]
 8001daa:	4611      	mov	r1, r2
 8001dac:	4618      	mov	r0, r3
 8001dae:	f000 fd95 	bl	80028dc <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8001db2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001db4:	f000 f84e 	bl	8001e54 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8001db8:	f000 fb12 	bl	80023e0 <xTaskResumeAll>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d189      	bne.n	8001cd6 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8001dc2:	4b10      	ldr	r3, [pc, #64]	; (8001e04 <xQueueReceive+0x1bc>)
 8001dc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001dc8:	601a      	str	r2, [r3, #0]
 8001dca:	f3bf 8f4f 	dsb	sy
 8001dce:	f3bf 8f6f 	isb	sy
 8001dd2:	e780      	b.n	8001cd6 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8001dd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001dd6:	f000 f83d 	bl	8001e54 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8001dda:	f000 fb01 	bl	80023e0 <xTaskResumeAll>
 8001dde:	e77a      	b.n	8001cd6 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8001de0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001de2:	f000 f837 	bl	8001e54 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8001de6:	f000 fafb 	bl	80023e0 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001dea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001dec:	f000 f884 	bl	8001ef8 <prvIsQueueEmpty>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	f43f af6f 	beq.w	8001cd6 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8001df8:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3730      	adds	r7, #48	; 0x30
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	e000ed04 	.word	0xe000ed04

08001e08 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d018      	beq.n	8001e4c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	68da      	ldr	r2, [r3, #12]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e22:	441a      	add	r2, r3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	68da      	ldr	r2, [r3, #12]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d303      	bcc.n	8001e3c <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	68d9      	ldr	r1, [r3, #12]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e44:	461a      	mov	r2, r3
 8001e46:	6838      	ldr	r0, [r7, #0]
 8001e48:	f001 ff1a 	bl	8003c80 <memcpy>
    }
}
 8001e4c:	bf00      	nop
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8001e5c:	f001 fc0c 	bl	8003678 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001e66:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001e68:	e011      	b.n	8001e8e <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d012      	beq.n	8001e98 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	3324      	adds	r3, #36	; 0x24
 8001e76:	4618      	mov	r0, r3
 8001e78:	f000 fd9a 	bl	80029b0 <xTaskRemoveFromEventList>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8001e82:	f000 fee7 	bl	8002c54 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8001e86:	7bfb      	ldrb	r3, [r7, #15]
 8001e88:	3b01      	subs	r3, #1
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8001e8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	dce9      	bgt.n	8001e6a <prvUnlockQueue+0x16>
 8001e96:	e000      	b.n	8001e9a <prvUnlockQueue+0x46>
                        break;
 8001e98:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	22ff      	movs	r2, #255	; 0xff
 8001e9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8001ea2:	f001 fc19 	bl	80036d8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8001ea6:	f001 fbe7 	bl	8003678 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001eb0:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001eb2:	e011      	b.n	8001ed8 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	691b      	ldr	r3, [r3, #16]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d012      	beq.n	8001ee2 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	3310      	adds	r3, #16
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f000 fd75 	bl	80029b0 <xTaskRemoveFromEventList>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8001ecc:	f000 fec2 	bl	8002c54 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8001ed0:	7bbb      	ldrb	r3, [r7, #14]
 8001ed2:	3b01      	subs	r3, #1
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8001ed8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	dce9      	bgt.n	8001eb4 <prvUnlockQueue+0x60>
 8001ee0:	e000      	b.n	8001ee4 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8001ee2:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	22ff      	movs	r2, #255	; 0xff
 8001ee8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8001eec:	f001 fbf4 	bl	80036d8 <vPortExitCritical>
}
 8001ef0:	bf00      	nop
 8001ef2:	3710      	adds	r7, #16
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8001f00:	f001 fbba 	bl	8003678 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d102      	bne.n	8001f12 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	e001      	b.n	8001f16 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8001f12:	2300      	movs	r3, #0
 8001f14:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8001f16:	f001 fbdf 	bl	80036d8 <vPortExitCritical>

    return xReturn;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8001f24:	b480      	push	{r7}
 8001f26:	b087      	sub	sp, #28
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        configASSERT( xQueue );
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d10a      	bne.n	8001f4a <vQueueAddToRegistry+0x26>
        __asm volatile
 8001f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f38:	f383 8811 	msr	BASEPRI, r3
 8001f3c:	f3bf 8f6f 	isb	sy
 8001f40:	f3bf 8f4f 	dsb	sy
 8001f44:	60fb      	str	r3, [r7, #12]
    }
 8001f46:	bf00      	nop
 8001f48:	e7fe      	b.n	8001f48 <vQueueAddToRegistry+0x24>

        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	613b      	str	r3, [r7, #16]

        if( pcQueueName != NULL )
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d024      	beq.n	8001f9e <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001f54:	2300      	movs	r3, #0
 8001f56:	617b      	str	r3, [r7, #20]
 8001f58:	e01e      	b.n	8001f98 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8001f5a:	4a18      	ldr	r2, [pc, #96]	; (8001fbc <vQueueAddToRegistry+0x98>)
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	00db      	lsls	r3, r3, #3
 8001f60:	4413      	add	r3, r2
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d105      	bne.n	8001f76 <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	4a13      	ldr	r2, [pc, #76]	; (8001fbc <vQueueAddToRegistry+0x98>)
 8001f70:	4413      	add	r3, r2
 8001f72:	613b      	str	r3, [r7, #16]
                    break;
 8001f74:	e013      	b.n	8001f9e <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d10a      	bne.n	8001f92 <vQueueAddToRegistry+0x6e>
 8001f7c:	4a0f      	ldr	r2, [pc, #60]	; (8001fbc <vQueueAddToRegistry+0x98>)
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d104      	bne.n	8001f92 <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	00db      	lsls	r3, r3, #3
 8001f8c:	4a0b      	ldr	r2, [pc, #44]	; (8001fbc <vQueueAddToRegistry+0x98>)
 8001f8e:	4413      	add	r3, r2
 8001f90:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	3301      	adds	r3, #1
 8001f96:	617b      	str	r3, [r7, #20]
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	2b07      	cmp	r3, #7
 8001f9c:	d9dd      	bls.n	8001f5a <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d005      	beq.n	8001fb0 <vQueueAddToRegistry+0x8c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	683a      	ldr	r2, [r7, #0]
 8001fa8:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8001fb0:	bf00      	nop
 8001fb2:	371c      	adds	r7, #28
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr
 8001fbc:	20012e54 	.word	0x20012e54

08001fc0 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	60f8      	str	r0, [r7, #12]
 8001fc8:	60b9      	str	r1, [r7, #8]
 8001fca:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8001fd0:	f001 fb52 	bl	8003678 <vPortEnterCritical>
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001fda:	b25b      	sxtb	r3, r3
 8001fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fe0:	d103      	bne.n	8001fea <vQueueWaitForMessageRestricted+0x2a>
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001ff0:	b25b      	sxtb	r3, r3
 8001ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ff6:	d103      	bne.n	8002000 <vQueueWaitForMessageRestricted+0x40>
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002000:	f001 fb6a 	bl	80036d8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002008:	2b00      	cmp	r3, #0
 800200a:	d106      	bne.n	800201a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	3324      	adds	r3, #36	; 0x24
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	68b9      	ldr	r1, [r7, #8]
 8002014:	4618      	mov	r0, r3
 8002016:	f000 fc85 	bl	8002924 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800201a:	6978      	ldr	r0, [r7, #20]
 800201c:	f7ff ff1a 	bl	8001e54 <prvUnlockQueue>
    }
 8002020:	bf00      	nop
 8002022:	3718      	adds	r7, #24
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002028:	b580      	push	{r7, lr}
 800202a:	b08c      	sub	sp, #48	; 0x30
 800202c:	af04      	add	r7, sp, #16
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	603b      	str	r3, [r7, #0]
 8002034:	4613      	mov	r3, r2
 8002036:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002038:	88fb      	ldrh	r3, [r7, #6]
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	4618      	mov	r0, r3
 800203e:	f001 fbfd 	bl	800383c <pvPortMalloc>
 8002042:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d00e      	beq.n	8002068 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800204a:	2058      	movs	r0, #88	; 0x58
 800204c:	f001 fbf6 	bl	800383c <pvPortMalloc>
 8002050:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d003      	beq.n	8002060 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002058:	69fb      	ldr	r3, [r7, #28]
 800205a:	697a      	ldr	r2, [r7, #20]
 800205c:	631a      	str	r2, [r3, #48]	; 0x30
 800205e:	e005      	b.n	800206c <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFreeStack( pxStack );
 8002060:	6978      	ldr	r0, [r7, #20]
 8002062:	f001 fccb 	bl	80039fc <vPortFree>
 8002066:	e001      	b.n	800206c <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002068:	2300      	movs	r3, #0
 800206a:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d013      	beq.n	800209a <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002072:	88fa      	ldrh	r2, [r7, #6]
 8002074:	2300      	movs	r3, #0
 8002076:	9303      	str	r3, [sp, #12]
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	9302      	str	r3, [sp, #8]
 800207c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800207e:	9301      	str	r3, [sp, #4]
 8002080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002082:	9300      	str	r3, [sp, #0]
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	68b9      	ldr	r1, [r7, #8]
 8002088:	68f8      	ldr	r0, [r7, #12]
 800208a:	f000 f80e 	bl	80020aa <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800208e:	69f8      	ldr	r0, [r7, #28]
 8002090:	f000 f8b0 	bl	80021f4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002094:	2301      	movs	r3, #1
 8002096:	61bb      	str	r3, [r7, #24]
 8002098:	e002      	b.n	80020a0 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800209a:	f04f 33ff 	mov.w	r3, #4294967295
 800209e:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80020a0:	69bb      	ldr	r3, [r7, #24]
    }
 80020a2:	4618      	mov	r0, r3
 80020a4:	3720      	adds	r7, #32
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80020aa:	b580      	push	{r7, lr}
 80020ac:	b088      	sub	sp, #32
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	60f8      	str	r0, [r7, #12]
 80020b2:	60b9      	str	r1, [r7, #8]
 80020b4:	607a      	str	r2, [r7, #4]
 80020b6:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80020b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020ba:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	461a      	mov	r2, r3
 80020c2:	21a5      	movs	r1, #165	; 0xa5
 80020c4:	f001 fdea 	bl	8003c9c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80020c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80020d2:	3b01      	subs	r3, #1
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	4413      	add	r3, r2
 80020d8:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	f023 0307 	bic.w	r3, r3, #7
 80020e0:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80020e2:	69bb      	ldr	r3, [r7, #24]
 80020e4:	f003 0307 	and.w	r3, r3, #7
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d00a      	beq.n	8002102 <prvInitialiseNewTask+0x58>
        __asm volatile
 80020ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020f0:	f383 8811 	msr	BASEPRI, r3
 80020f4:	f3bf 8f6f 	isb	sy
 80020f8:	f3bf 8f4f 	dsb	sy
 80020fc:	617b      	str	r3, [r7, #20]
    }
 80020fe:	bf00      	nop
 8002100:	e7fe      	b.n	8002100 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d01f      	beq.n	8002148 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002108:	2300      	movs	r3, #0
 800210a:	61fb      	str	r3, [r7, #28]
 800210c:	e012      	b.n	8002134 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800210e:	68ba      	ldr	r2, [r7, #8]
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	4413      	add	r3, r2
 8002114:	7819      	ldrb	r1, [r3, #0]
 8002116:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	4413      	add	r3, r2
 800211c:	3334      	adds	r3, #52	; 0x34
 800211e:	460a      	mov	r2, r1
 8002120:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002122:	68ba      	ldr	r2, [r7, #8]
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	4413      	add	r3, r2
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d006      	beq.n	800213c <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	3301      	adds	r3, #1
 8002132:	61fb      	str	r3, [r7, #28]
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	2b09      	cmp	r3, #9
 8002138:	d9e9      	bls.n	800210e <prvInitialiseNewTask+0x64>
 800213a:	e000      	b.n	800213e <prvInitialiseNewTask+0x94>
            {
                break;
 800213c:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800213e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002140:	2200      	movs	r2, #0
 8002142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002146:	e003      	b.n	8002150 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800214a:	2200      	movs	r2, #0
 800214c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8002150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002152:	2b04      	cmp	r3, #4
 8002154:	d90a      	bls.n	800216c <prvInitialiseNewTask+0xc2>
        __asm volatile
 8002156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800215a:	f383 8811 	msr	BASEPRI, r3
 800215e:	f3bf 8f6f 	isb	sy
 8002162:	f3bf 8f4f 	dsb	sy
 8002166:	613b      	str	r3, [r7, #16]
    }
 8002168:	bf00      	nop
 800216a:	e7fe      	b.n	800216a <prvInitialiseNewTask+0xc0>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800216c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800216e:	2b04      	cmp	r3, #4
 8002170:	d901      	bls.n	8002176 <prvInitialiseNewTask+0xcc>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002172:	2304      	movs	r3, #4
 8002174:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002178:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800217a:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 800217c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800217e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002180:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002184:	2200      	movs	r2, #0
 8002186:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800218a:	3304      	adds	r3, #4
 800218c:	4618      	mov	r0, r3
 800218e:	f7ff fbe9 	bl	8001964 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002194:	3318      	adds	r3, #24
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff fbe4 	bl	8001964 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800219c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800219e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021a0:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80021a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021a4:	f1c3 0205 	rsb	r2, r3, #5
 80021a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021aa:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80021ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021b0:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80021b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021b4:	3350      	adds	r3, #80	; 0x50
 80021b6:	2204      	movs	r2, #4
 80021b8:	2100      	movs	r1, #0
 80021ba:	4618      	mov	r0, r3
 80021bc:	f001 fd6e 	bl	8003c9c <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 80021c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021c2:	3354      	adds	r3, #84	; 0x54
 80021c4:	2201      	movs	r2, #1
 80021c6:	2100      	movs	r1, #0
 80021c8:	4618      	mov	r0, r3
 80021ca:	f001 fd67 	bl	8003c9c <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80021ce:	683a      	ldr	r2, [r7, #0]
 80021d0:	68f9      	ldr	r1, [r7, #12]
 80021d2:	69b8      	ldr	r0, [r7, #24]
 80021d4:	f001 f91e 	bl	8003414 <pxPortInitialiseStack>
 80021d8:	4602      	mov	r2, r0
 80021da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021dc:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80021de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d002      	beq.n	80021ea <prvInitialiseNewTask+0x140>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80021e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021e8:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80021ea:	bf00      	nop
 80021ec:	3720      	adds	r7, #32
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
	...

080021f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80021fc:	f001 fa3c 	bl	8003678 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002200:	4b40      	ldr	r3, [pc, #256]	; (8002304 <prvAddNewTaskToReadyList+0x110>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	3301      	adds	r3, #1
 8002206:	4a3f      	ldr	r2, [pc, #252]	; (8002304 <prvAddNewTaskToReadyList+0x110>)
 8002208:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800220a:	4b3f      	ldr	r3, [pc, #252]	; (8002308 <prvAddNewTaskToReadyList+0x114>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d109      	bne.n	8002226 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002212:	4a3d      	ldr	r2, [pc, #244]	; (8002308 <prvAddNewTaskToReadyList+0x114>)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002218:	4b3a      	ldr	r3, [pc, #232]	; (8002304 <prvAddNewTaskToReadyList+0x110>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2b01      	cmp	r3, #1
 800221e:	d110      	bne.n	8002242 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002220:	f000 fd3c 	bl	8002c9c <prvInitialiseTaskLists>
 8002224:	e00d      	b.n	8002242 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002226:	4b39      	ldr	r3, [pc, #228]	; (800230c <prvAddNewTaskToReadyList+0x118>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d109      	bne.n	8002242 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800222e:	4b36      	ldr	r3, [pc, #216]	; (8002308 <prvAddNewTaskToReadyList+0x114>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002238:	429a      	cmp	r2, r3
 800223a:	d802      	bhi.n	8002242 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 800223c:	4a32      	ldr	r2, [pc, #200]	; (8002308 <prvAddNewTaskToReadyList+0x114>)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002242:	4b33      	ldr	r3, [pc, #204]	; (8002310 <prvAddNewTaskToReadyList+0x11c>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	3301      	adds	r3, #1
 8002248:	4a31      	ldr	r2, [pc, #196]	; (8002310 <prvAddNewTaskToReadyList+0x11c>)
 800224a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800224c:	4b30      	ldr	r3, [pc, #192]	; (8002310 <prvAddNewTaskToReadyList+0x11c>)
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002258:	2201      	movs	r2, #1
 800225a:	409a      	lsls	r2, r3
 800225c:	4b2d      	ldr	r3, [pc, #180]	; (8002314 <prvAddNewTaskToReadyList+0x120>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4313      	orrs	r3, r2
 8002262:	4a2c      	ldr	r2, [pc, #176]	; (8002314 <prvAddNewTaskToReadyList+0x120>)
 8002264:	6013      	str	r3, [r2, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800226a:	492b      	ldr	r1, [pc, #172]	; (8002318 <prvAddNewTaskToReadyList+0x124>)
 800226c:	4613      	mov	r3, r2
 800226e:	009b      	lsls	r3, r3, #2
 8002270:	4413      	add	r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	440b      	add	r3, r1
 8002276:	3304      	adds	r3, #4
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	68fa      	ldr	r2, [r7, #12]
 8002280:	609a      	str	r2, [r3, #8]
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	689a      	ldr	r2, [r3, #8]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	60da      	str	r2, [r3, #12]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	3204      	adds	r2, #4
 8002292:	605a      	str	r2, [r3, #4]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	1d1a      	adds	r2, r3, #4
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	609a      	str	r2, [r3, #8]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022a0:	4613      	mov	r3, r2
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	4413      	add	r3, r2
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	4a1b      	ldr	r2, [pc, #108]	; (8002318 <prvAddNewTaskToReadyList+0x124>)
 80022aa:	441a      	add	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	615a      	str	r2, [r3, #20]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022b4:	4918      	ldr	r1, [pc, #96]	; (8002318 <prvAddNewTaskToReadyList+0x124>)
 80022b6:	4613      	mov	r3, r2
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	4413      	add	r3, r2
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	440b      	add	r3, r1
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	1c59      	adds	r1, r3, #1
 80022c4:	4814      	ldr	r0, [pc, #80]	; (8002318 <prvAddNewTaskToReadyList+0x124>)
 80022c6:	4613      	mov	r3, r2
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	4413      	add	r3, r2
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	4403      	add	r3, r0
 80022d0:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80022d2:	f001 fa01 	bl	80036d8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80022d6:	4b0d      	ldr	r3, [pc, #52]	; (800230c <prvAddNewTaskToReadyList+0x118>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d00e      	beq.n	80022fc <prvAddNewTaskToReadyList+0x108>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80022de:	4b0a      	ldr	r3, [pc, #40]	; (8002308 <prvAddNewTaskToReadyList+0x114>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d207      	bcs.n	80022fc <prvAddNewTaskToReadyList+0x108>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80022ec:	4b0b      	ldr	r3, [pc, #44]	; (800231c <prvAddNewTaskToReadyList+0x128>)
 80022ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80022f2:	601a      	str	r2, [r3, #0]
 80022f4:	f3bf 8f4f 	dsb	sy
 80022f8:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80022fc:	bf00      	nop
 80022fe:	3710      	adds	r7, #16
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	2000016c 	.word	0x2000016c
 8002308:	20000094 	.word	0x20000094
 800230c:	20000178 	.word	0x20000178
 8002310:	20000188 	.word	0x20000188
 8002314:	20000174 	.word	0x20000174
 8002318:	20000098 	.word	0x20000098
 800231c:	e000ed04 	.word	0xe000ed04

08002320 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b086      	sub	sp, #24
 8002324:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8002326:	4b20      	ldr	r3, [pc, #128]	; (80023a8 <vTaskStartScheduler+0x88>)
 8002328:	9301      	str	r3, [sp, #4]
 800232a:	2300      	movs	r3, #0
 800232c:	9300      	str	r3, [sp, #0]
 800232e:	2300      	movs	r3, #0
 8002330:	2282      	movs	r2, #130	; 0x82
 8002332:	491e      	ldr	r1, [pc, #120]	; (80023ac <vTaskStartScheduler+0x8c>)
 8002334:	481e      	ldr	r0, [pc, #120]	; (80023b0 <vTaskStartScheduler+0x90>)
 8002336:	f7ff fe77 	bl	8002028 <xTaskCreate>
 800233a:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2b01      	cmp	r3, #1
 8002340:	d102      	bne.n	8002348 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8002342:	f000 fde3 	bl	8002f0c <xTimerCreateTimerTask>
 8002346:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	2b01      	cmp	r3, #1
 800234c:	d116      	bne.n	800237c <vTaskStartScheduler+0x5c>
        __asm volatile
 800234e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002352:	f383 8811 	msr	BASEPRI, r3
 8002356:	f3bf 8f6f 	isb	sy
 800235a:	f3bf 8f4f 	dsb	sy
 800235e:	60bb      	str	r3, [r7, #8]
    }
 8002360:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8002362:	4b14      	ldr	r3, [pc, #80]	; (80023b4 <vTaskStartScheduler+0x94>)
 8002364:	f04f 32ff 	mov.w	r2, #4294967295
 8002368:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800236a:	4b13      	ldr	r3, [pc, #76]	; (80023b8 <vTaskStartScheduler+0x98>)
 800236c:	2201      	movs	r2, #1
 800236e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002370:	4b12      	ldr	r3, [pc, #72]	; (80023bc <vTaskStartScheduler+0x9c>)
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002376:	f001 f8dd 	bl	8003534 <xPortStartScheduler>
 800237a:	e00e      	b.n	800239a <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002382:	d10a      	bne.n	800239a <vTaskStartScheduler+0x7a>
        __asm volatile
 8002384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002388:	f383 8811 	msr	BASEPRI, r3
 800238c:	f3bf 8f6f 	isb	sy
 8002390:	f3bf 8f4f 	dsb	sy
 8002394:	607b      	str	r3, [r7, #4]
    }
 8002396:	bf00      	nop
 8002398:	e7fe      	b.n	8002398 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800239a:	4b09      	ldr	r3, [pc, #36]	; (80023c0 <vTaskStartScheduler+0xa0>)
 800239c:	681b      	ldr	r3, [r3, #0]
}
 800239e:	bf00      	nop
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	20000190 	.word	0x20000190
 80023ac:	08004694 	.word	0x08004694
 80023b0:	08002c6d 	.word	0x08002c6d
 80023b4:	2000018c 	.word	0x2000018c
 80023b8:	20000178 	.word	0x20000178
 80023bc:	20000170 	.word	0x20000170
 80023c0:	2000000c 	.word	0x2000000c

080023c4 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80023c8:	4b04      	ldr	r3, [pc, #16]	; (80023dc <vTaskSuspendAll+0x18>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	3301      	adds	r3, #1
 80023ce:	4a03      	ldr	r2, [pc, #12]	; (80023dc <vTaskSuspendAll+0x18>)
 80023d0:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80023d2:	bf00      	nop
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr
 80023dc:	20000194 	.word	0x20000194

080023e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b088      	sub	sp, #32
 80023e4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80023ea:	2300      	movs	r3, #0
 80023ec:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80023ee:	4b71      	ldr	r3, [pc, #452]	; (80025b4 <xTaskResumeAll+0x1d4>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d10a      	bne.n	800240c <xTaskResumeAll+0x2c>
        __asm volatile
 80023f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023fa:	f383 8811 	msr	BASEPRI, r3
 80023fe:	f3bf 8f6f 	isb	sy
 8002402:	f3bf 8f4f 	dsb	sy
 8002406:	607b      	str	r3, [r7, #4]
    }
 8002408:	bf00      	nop
 800240a:	e7fe      	b.n	800240a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800240c:	f001 f934 	bl	8003678 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8002410:	4b68      	ldr	r3, [pc, #416]	; (80025b4 <xTaskResumeAll+0x1d4>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	3b01      	subs	r3, #1
 8002416:	4a67      	ldr	r2, [pc, #412]	; (80025b4 <xTaskResumeAll+0x1d4>)
 8002418:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800241a:	4b66      	ldr	r3, [pc, #408]	; (80025b4 <xTaskResumeAll+0x1d4>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2b00      	cmp	r3, #0
 8002420:	f040 80c0 	bne.w	80025a4 <xTaskResumeAll+0x1c4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002424:	4b64      	ldr	r3, [pc, #400]	; (80025b8 <xTaskResumeAll+0x1d8>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	f000 80bb 	beq.w	80025a4 <xTaskResumeAll+0x1c4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800242e:	e08a      	b.n	8002546 <xTaskResumeAll+0x166>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002430:	4b62      	ldr	r3, [pc, #392]	; (80025bc <xTaskResumeAll+0x1dc>)
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	68db      	ldr	r3, [r3, #12]
 8002436:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800243c:	613b      	str	r3, [r7, #16]
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	69db      	ldr	r3, [r3, #28]
 8002442:	69fa      	ldr	r2, [r7, #28]
 8002444:	6a12      	ldr	r2, [r2, #32]
 8002446:	609a      	str	r2, [r3, #8]
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	6a1b      	ldr	r3, [r3, #32]
 800244c:	69fa      	ldr	r2, [r7, #28]
 800244e:	69d2      	ldr	r2, [r2, #28]
 8002450:	605a      	str	r2, [r3, #4]
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	3318      	adds	r3, #24
 800245a:	429a      	cmp	r2, r3
 800245c:	d103      	bne.n	8002466 <xTaskResumeAll+0x86>
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	6a1a      	ldr	r2, [r3, #32]
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	605a      	str	r2, [r3, #4]
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	2200      	movs	r2, #0
 800246a:	629a      	str	r2, [r3, #40]	; 0x28
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	1e5a      	subs	r2, r3, #1
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	695b      	ldr	r3, [r3, #20]
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	69fa      	ldr	r2, [r7, #28]
 8002482:	68d2      	ldr	r2, [r2, #12]
 8002484:	609a      	str	r2, [r3, #8]
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	69fa      	ldr	r2, [r7, #28]
 800248c:	6892      	ldr	r2, [r2, #8]
 800248e:	605a      	str	r2, [r3, #4]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	685a      	ldr	r2, [r3, #4]
 8002494:	69fb      	ldr	r3, [r7, #28]
 8002496:	3304      	adds	r3, #4
 8002498:	429a      	cmp	r2, r3
 800249a:	d103      	bne.n	80024a4 <xTaskResumeAll+0xc4>
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	68da      	ldr	r2, [r3, #12]
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	605a      	str	r2, [r3, #4]
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	2200      	movs	r2, #0
 80024a8:	615a      	str	r2, [r3, #20]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	1e5a      	subs	r2, r3, #1
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 80024b4:	69fb      	ldr	r3, [r7, #28]
 80024b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b8:	2201      	movs	r2, #1
 80024ba:	409a      	lsls	r2, r3
 80024bc:	4b40      	ldr	r3, [pc, #256]	; (80025c0 <xTaskResumeAll+0x1e0>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	4a3f      	ldr	r2, [pc, #252]	; (80025c0 <xTaskResumeAll+0x1e0>)
 80024c4:	6013      	str	r3, [r2, #0]
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024ca:	493e      	ldr	r1, [pc, #248]	; (80025c4 <xTaskResumeAll+0x1e4>)
 80024cc:	4613      	mov	r3, r2
 80024ce:	009b      	lsls	r3, r3, #2
 80024d0:	4413      	add	r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	440b      	add	r3, r1
 80024d6:	3304      	adds	r3, #4
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	60bb      	str	r3, [r7, #8]
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	68ba      	ldr	r2, [r7, #8]
 80024e0:	609a      	str	r2, [r3, #8]
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	689a      	ldr	r2, [r3, #8]
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	60da      	str	r2, [r3, #12]
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	69fa      	ldr	r2, [r7, #28]
 80024f0:	3204      	adds	r2, #4
 80024f2:	605a      	str	r2, [r3, #4]
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	1d1a      	adds	r2, r3, #4
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	609a      	str	r2, [r3, #8]
 80024fc:	69fb      	ldr	r3, [r7, #28]
 80024fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002500:	4613      	mov	r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	4413      	add	r3, r2
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	4a2e      	ldr	r2, [pc, #184]	; (80025c4 <xTaskResumeAll+0x1e4>)
 800250a:	441a      	add	r2, r3
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	615a      	str	r2, [r3, #20]
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002514:	492b      	ldr	r1, [pc, #172]	; (80025c4 <xTaskResumeAll+0x1e4>)
 8002516:	4613      	mov	r3, r2
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	4413      	add	r3, r2
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	440b      	add	r3, r1
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	1c59      	adds	r1, r3, #1
 8002524:	4827      	ldr	r0, [pc, #156]	; (80025c4 <xTaskResumeAll+0x1e4>)
 8002526:	4613      	mov	r3, r2
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	4413      	add	r3, r2
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	4403      	add	r3, r0
 8002530:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002536:	4b24      	ldr	r3, [pc, #144]	; (80025c8 <xTaskResumeAll+0x1e8>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800253c:	429a      	cmp	r2, r3
 800253e:	d302      	bcc.n	8002546 <xTaskResumeAll+0x166>
                    {
                        xYieldPending = pdTRUE;
 8002540:	4b22      	ldr	r3, [pc, #136]	; (80025cc <xTaskResumeAll+0x1ec>)
 8002542:	2201      	movs	r2, #1
 8002544:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002546:	4b1d      	ldr	r3, [pc, #116]	; (80025bc <xTaskResumeAll+0x1dc>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	2b00      	cmp	r3, #0
 800254c:	f47f af70 	bne.w	8002430 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <xTaskResumeAll+0x17a>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002556:	f000 fc1f 	bl	8002d98 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800255a:	4b1d      	ldr	r3, [pc, #116]	; (80025d0 <xTaskResumeAll+0x1f0>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d010      	beq.n	8002588 <xTaskResumeAll+0x1a8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002566:	f000 f847 	bl	80025f8 <xTaskIncrementTick>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d002      	beq.n	8002576 <xTaskResumeAll+0x196>
                            {
                                xYieldPending = pdTRUE;
 8002570:	4b16      	ldr	r3, [pc, #88]	; (80025cc <xTaskResumeAll+0x1ec>)
 8002572:	2201      	movs	r2, #1
 8002574:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	3b01      	subs	r3, #1
 800257a:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1f1      	bne.n	8002566 <xTaskResumeAll+0x186>

                        xPendedTicks = 0;
 8002582:	4b13      	ldr	r3, [pc, #76]	; (80025d0 <xTaskResumeAll+0x1f0>)
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002588:	4b10      	ldr	r3, [pc, #64]	; (80025cc <xTaskResumeAll+0x1ec>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d009      	beq.n	80025a4 <xTaskResumeAll+0x1c4>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8002590:	2301      	movs	r3, #1
 8002592:	61bb      	str	r3, [r7, #24]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8002594:	4b0f      	ldr	r3, [pc, #60]	; (80025d4 <xTaskResumeAll+0x1f4>)
 8002596:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	f3bf 8f4f 	dsb	sy
 80025a0:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80025a4:	f001 f898 	bl	80036d8 <vPortExitCritical>

    return xAlreadyYielded;
 80025a8:	69bb      	ldr	r3, [r7, #24]
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3720      	adds	r7, #32
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20000194 	.word	0x20000194
 80025b8:	2000016c 	.word	0x2000016c
 80025bc:	2000012c 	.word	0x2000012c
 80025c0:	20000174 	.word	0x20000174
 80025c4:	20000098 	.word	0x20000098
 80025c8:	20000094 	.word	0x20000094
 80025cc:	20000180 	.word	0x20000180
 80025d0:	2000017c 	.word	0x2000017c
 80025d4:	e000ed04 	.word	0xe000ed04

080025d8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80025de:	4b05      	ldr	r3, [pc, #20]	; (80025f4 <xTaskGetTickCount+0x1c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80025e4:	687b      	ldr	r3, [r7, #4]
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	370c      	adds	r7, #12
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	20000170 	.word	0x20000170

080025f8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b08a      	sub	sp, #40	; 0x28
 80025fc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80025fe:	2300      	movs	r3, #0
 8002600:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002602:	4b7d      	ldr	r3, [pc, #500]	; (80027f8 <xTaskIncrementTick+0x200>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	2b00      	cmp	r3, #0
 8002608:	f040 80ec 	bne.w	80027e4 <xTaskIncrementTick+0x1ec>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800260c:	4b7b      	ldr	r3, [pc, #492]	; (80027fc <xTaskIncrementTick+0x204>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	3301      	adds	r3, #1
 8002612:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002614:	4a79      	ldr	r2, [pc, #484]	; (80027fc <xTaskIncrementTick+0x204>)
 8002616:	6a3b      	ldr	r3, [r7, #32]
 8002618:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800261a:	6a3b      	ldr	r3, [r7, #32]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d120      	bne.n	8002662 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8002620:	4b77      	ldr	r3, [pc, #476]	; (8002800 <xTaskIncrementTick+0x208>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00a      	beq.n	8002640 <xTaskIncrementTick+0x48>
        __asm volatile
 800262a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800262e:	f383 8811 	msr	BASEPRI, r3
 8002632:	f3bf 8f6f 	isb	sy
 8002636:	f3bf 8f4f 	dsb	sy
 800263a:	607b      	str	r3, [r7, #4]
    }
 800263c:	bf00      	nop
 800263e:	e7fe      	b.n	800263e <xTaskIncrementTick+0x46>
 8002640:	4b6f      	ldr	r3, [pc, #444]	; (8002800 <xTaskIncrementTick+0x208>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	61fb      	str	r3, [r7, #28]
 8002646:	4b6f      	ldr	r3, [pc, #444]	; (8002804 <xTaskIncrementTick+0x20c>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a6d      	ldr	r2, [pc, #436]	; (8002800 <xTaskIncrementTick+0x208>)
 800264c:	6013      	str	r3, [r2, #0]
 800264e:	4a6d      	ldr	r2, [pc, #436]	; (8002804 <xTaskIncrementTick+0x20c>)
 8002650:	69fb      	ldr	r3, [r7, #28]
 8002652:	6013      	str	r3, [r2, #0]
 8002654:	4b6c      	ldr	r3, [pc, #432]	; (8002808 <xTaskIncrementTick+0x210>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	3301      	adds	r3, #1
 800265a:	4a6b      	ldr	r2, [pc, #428]	; (8002808 <xTaskIncrementTick+0x210>)
 800265c:	6013      	str	r3, [r2, #0]
 800265e:	f000 fb9b 	bl	8002d98 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002662:	4b6a      	ldr	r3, [pc, #424]	; (800280c <xTaskIncrementTick+0x214>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	6a3a      	ldr	r2, [r7, #32]
 8002668:	429a      	cmp	r2, r3
 800266a:	f0c0 80a6 	bcc.w	80027ba <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800266e:	4b64      	ldr	r3, [pc, #400]	; (8002800 <xTaskIncrementTick+0x208>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d104      	bne.n	8002682 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002678:	4b64      	ldr	r3, [pc, #400]	; (800280c <xTaskIncrementTick+0x214>)
 800267a:	f04f 32ff 	mov.w	r2, #4294967295
 800267e:	601a      	str	r2, [r3, #0]
                    break;
 8002680:	e09b      	b.n	80027ba <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002682:	4b5f      	ldr	r3, [pc, #380]	; (8002800 <xTaskIncrementTick+0x208>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8002692:	6a3a      	ldr	r2, [r7, #32]
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	429a      	cmp	r2, r3
 8002698:	d203      	bcs.n	80026a2 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800269a:	4a5c      	ldr	r2, [pc, #368]	; (800280c <xTaskIncrementTick+0x214>)
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 80026a0:	e08b      	b.n	80027ba <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80026a2:	69bb      	ldr	r3, [r7, #24]
 80026a4:	695b      	ldr	r3, [r3, #20]
 80026a6:	613b      	str	r3, [r7, #16]
 80026a8:	69bb      	ldr	r3, [r7, #24]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	68d2      	ldr	r2, [r2, #12]
 80026b0:	609a      	str	r2, [r3, #8]
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	68db      	ldr	r3, [r3, #12]
 80026b6:	69ba      	ldr	r2, [r7, #24]
 80026b8:	6892      	ldr	r2, [r2, #8]
 80026ba:	605a      	str	r2, [r3, #4]
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	685a      	ldr	r2, [r3, #4]
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	3304      	adds	r3, #4
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d103      	bne.n	80026d0 <xTaskIncrementTick+0xd8>
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	68da      	ldr	r2, [r3, #12]
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	605a      	str	r2, [r3, #4]
 80026d0:	69bb      	ldr	r3, [r7, #24]
 80026d2:	2200      	movs	r2, #0
 80026d4:	615a      	str	r2, [r3, #20]
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	1e5a      	subs	r2, r3, #1
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d01e      	beq.n	8002726 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ec:	60fb      	str	r3, [r7, #12]
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	69db      	ldr	r3, [r3, #28]
 80026f2:	69ba      	ldr	r2, [r7, #24]
 80026f4:	6a12      	ldr	r2, [r2, #32]
 80026f6:	609a      	str	r2, [r3, #8]
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	6a1b      	ldr	r3, [r3, #32]
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	69d2      	ldr	r2, [r2, #28]
 8002700:	605a      	str	r2, [r3, #4]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	685a      	ldr	r2, [r3, #4]
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	3318      	adds	r3, #24
 800270a:	429a      	cmp	r2, r3
 800270c:	d103      	bne.n	8002716 <xTaskIncrementTick+0x11e>
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	6a1a      	ldr	r2, [r3, #32]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	605a      	str	r2, [r3, #4]
 8002716:	69bb      	ldr	r3, [r7, #24]
 8002718:	2200      	movs	r2, #0
 800271a:	629a      	str	r2, [r3, #40]	; 0x28
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	1e5a      	subs	r2, r3, #1
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800272a:	2201      	movs	r2, #1
 800272c:	409a      	lsls	r2, r3
 800272e:	4b38      	ldr	r3, [pc, #224]	; (8002810 <xTaskIncrementTick+0x218>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4313      	orrs	r3, r2
 8002734:	4a36      	ldr	r2, [pc, #216]	; (8002810 <xTaskIncrementTick+0x218>)
 8002736:	6013      	str	r3, [r2, #0]
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800273c:	4935      	ldr	r1, [pc, #212]	; (8002814 <xTaskIncrementTick+0x21c>)
 800273e:	4613      	mov	r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	4413      	add	r3, r2
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	440b      	add	r3, r1
 8002748:	3304      	adds	r3, #4
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	60bb      	str	r3, [r7, #8]
 800274e:	69bb      	ldr	r3, [r7, #24]
 8002750:	68ba      	ldr	r2, [r7, #8]
 8002752:	609a      	str	r2, [r3, #8]
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	689a      	ldr	r2, [r3, #8]
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	60da      	str	r2, [r3, #12]
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	69ba      	ldr	r2, [r7, #24]
 8002762:	3204      	adds	r2, #4
 8002764:	605a      	str	r2, [r3, #4]
 8002766:	69bb      	ldr	r3, [r7, #24]
 8002768:	1d1a      	adds	r2, r3, #4
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	609a      	str	r2, [r3, #8]
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002772:	4613      	mov	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	4413      	add	r3, r2
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	4a26      	ldr	r2, [pc, #152]	; (8002814 <xTaskIncrementTick+0x21c>)
 800277c:	441a      	add	r2, r3
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	615a      	str	r2, [r3, #20]
 8002782:	69bb      	ldr	r3, [r7, #24]
 8002784:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002786:	4923      	ldr	r1, [pc, #140]	; (8002814 <xTaskIncrementTick+0x21c>)
 8002788:	4613      	mov	r3, r2
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	4413      	add	r3, r2
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	440b      	add	r3, r1
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	1c59      	adds	r1, r3, #1
 8002796:	481f      	ldr	r0, [pc, #124]	; (8002814 <xTaskIncrementTick+0x21c>)
 8002798:	4613      	mov	r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	4413      	add	r3, r2
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	4403      	add	r3, r0
 80027a2:	6019      	str	r1, [r3, #0]
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80027a4:	69bb      	ldr	r3, [r7, #24]
 80027a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027a8:	4b1b      	ldr	r3, [pc, #108]	; (8002818 <xTaskIncrementTick+0x220>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ae:	429a      	cmp	r2, r3
 80027b0:	f4ff af5d 	bcc.w	800266e <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 80027b4:	2301      	movs	r3, #1
 80027b6:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80027b8:	e759      	b.n	800266e <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80027ba:	4b17      	ldr	r3, [pc, #92]	; (8002818 <xTaskIncrementTick+0x220>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027c0:	4914      	ldr	r1, [pc, #80]	; (8002814 <xTaskIncrementTick+0x21c>)
 80027c2:	4613      	mov	r3, r2
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	4413      	add	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	440b      	add	r3, r1
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d901      	bls.n	80027d6 <xTaskIncrementTick+0x1de>
                {
                    xSwitchRequired = pdTRUE;
 80027d2:	2301      	movs	r3, #1
 80027d4:	627b      	str	r3, [r7, #36]	; 0x24
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80027d6:	4b11      	ldr	r3, [pc, #68]	; (800281c <xTaskIncrementTick+0x224>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d007      	beq.n	80027ee <xTaskIncrementTick+0x1f6>
                {
                    xSwitchRequired = pdTRUE;
 80027de:	2301      	movs	r3, #1
 80027e0:	627b      	str	r3, [r7, #36]	; 0x24
 80027e2:	e004      	b.n	80027ee <xTaskIncrementTick+0x1f6>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80027e4:	4b0e      	ldr	r3, [pc, #56]	; (8002820 <xTaskIncrementTick+0x228>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	3301      	adds	r3, #1
 80027ea:	4a0d      	ldr	r2, [pc, #52]	; (8002820 <xTaskIncrementTick+0x228>)
 80027ec:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80027ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3728      	adds	r7, #40	; 0x28
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	20000194 	.word	0x20000194
 80027fc:	20000170 	.word	0x20000170
 8002800:	20000124 	.word	0x20000124
 8002804:	20000128 	.word	0x20000128
 8002808:	20000184 	.word	0x20000184
 800280c:	2000018c 	.word	0x2000018c
 8002810:	20000174 	.word	0x20000174
 8002814:	20000098 	.word	0x20000098
 8002818:	20000094 	.word	0x20000094
 800281c:	20000180 	.word	0x20000180
 8002820:	2000017c 	.word	0x2000017c

08002824 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002824:	b480      	push	{r7}
 8002826:	b087      	sub	sp, #28
 8002828:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800282a:	4b27      	ldr	r3, [pc, #156]	; (80028c8 <vTaskSwitchContext+0xa4>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8002832:	4b26      	ldr	r3, [pc, #152]	; (80028cc <vTaskSwitchContext+0xa8>)
 8002834:	2201      	movs	r2, #1
 8002836:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8002838:	e03f      	b.n	80028ba <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 800283a:	4b24      	ldr	r3, [pc, #144]	; (80028cc <vTaskSwitchContext+0xa8>)
 800283c:	2200      	movs	r2, #0
 800283e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002840:	4b23      	ldr	r3, [pc, #140]	; (80028d0 <vTaskSwitchContext+0xac>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	fab3 f383 	clz	r3, r3
 800284c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800284e:	7afb      	ldrb	r3, [r7, #11]
 8002850:	f1c3 031f 	rsb	r3, r3, #31
 8002854:	617b      	str	r3, [r7, #20]
 8002856:	491f      	ldr	r1, [pc, #124]	; (80028d4 <vTaskSwitchContext+0xb0>)
 8002858:	697a      	ldr	r2, [r7, #20]
 800285a:	4613      	mov	r3, r2
 800285c:	009b      	lsls	r3, r3, #2
 800285e:	4413      	add	r3, r2
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	440b      	add	r3, r1
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d10a      	bne.n	8002880 <vTaskSwitchContext+0x5c>
        __asm volatile
 800286a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800286e:	f383 8811 	msr	BASEPRI, r3
 8002872:	f3bf 8f6f 	isb	sy
 8002876:	f3bf 8f4f 	dsb	sy
 800287a:	607b      	str	r3, [r7, #4]
    }
 800287c:	bf00      	nop
 800287e:	e7fe      	b.n	800287e <vTaskSwitchContext+0x5a>
 8002880:	697a      	ldr	r2, [r7, #20]
 8002882:	4613      	mov	r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	4413      	add	r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	4a12      	ldr	r2, [pc, #72]	; (80028d4 <vTaskSwitchContext+0xb0>)
 800288c:	4413      	add	r3, r2
 800288e:	613b      	str	r3, [r7, #16]
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	685a      	ldr	r2, [r3, #4]
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	605a      	str	r2, [r3, #4]
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	685a      	ldr	r2, [r3, #4]
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	3308      	adds	r3, #8
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d104      	bne.n	80028b0 <vTaskSwitchContext+0x8c>
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	685a      	ldr	r2, [r3, #4]
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	605a      	str	r2, [r3, #4]
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	68db      	ldr	r3, [r3, #12]
 80028b6:	4a08      	ldr	r2, [pc, #32]	; (80028d8 <vTaskSwitchContext+0xb4>)
 80028b8:	6013      	str	r3, [r2, #0]
}
 80028ba:	bf00      	nop
 80028bc:	371c      	adds	r7, #28
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	20000194 	.word	0x20000194
 80028cc:	20000180 	.word	0x20000180
 80028d0:	20000174 	.word	0x20000174
 80028d4:	20000098 	.word	0x20000098
 80028d8:	20000094 	.word	0x20000094

080028dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d10a      	bne.n	8002902 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 80028ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028f0:	f383 8811 	msr	BASEPRI, r3
 80028f4:	f3bf 8f6f 	isb	sy
 80028f8:	f3bf 8f4f 	dsb	sy
 80028fc:	60fb      	str	r3, [r7, #12]
    }
 80028fe:	bf00      	nop
 8002900:	e7fe      	b.n	8002900 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002902:	4b07      	ldr	r3, [pc, #28]	; (8002920 <vTaskPlaceOnEventList+0x44>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	3318      	adds	r3, #24
 8002908:	4619      	mov	r1, r3
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7ff f837 	bl	800197e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002910:	2101      	movs	r1, #1
 8002912:	6838      	ldr	r0, [r7, #0]
 8002914:	f000 fa7a 	bl	8002e0c <prvAddCurrentTaskToDelayedList>
}
 8002918:	bf00      	nop
 800291a:	3710      	adds	r7, #16
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	20000094 	.word	0x20000094

08002924 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8002924:	b580      	push	{r7, lr}
 8002926:	b086      	sub	sp, #24
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d10a      	bne.n	800294c <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8002936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800293a:	f383 8811 	msr	BASEPRI, r3
 800293e:	f3bf 8f6f 	isb	sy
 8002942:	f3bf 8f4f 	dsb	sy
 8002946:	613b      	str	r3, [r7, #16]
    }
 8002948:	bf00      	nop
 800294a:	e7fe      	b.n	800294a <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	617b      	str	r3, [r7, #20]
 8002952:	4b16      	ldr	r3, [pc, #88]	; (80029ac <vTaskPlaceOnEventListRestricted+0x88>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	697a      	ldr	r2, [r7, #20]
 8002958:	61da      	str	r2, [r3, #28]
 800295a:	4b14      	ldr	r3, [pc, #80]	; (80029ac <vTaskPlaceOnEventListRestricted+0x88>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	697a      	ldr	r2, [r7, #20]
 8002960:	6892      	ldr	r2, [r2, #8]
 8002962:	621a      	str	r2, [r3, #32]
 8002964:	4b11      	ldr	r3, [pc, #68]	; (80029ac <vTaskPlaceOnEventListRestricted+0x88>)
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	3218      	adds	r2, #24
 800296e:	605a      	str	r2, [r3, #4]
 8002970:	4b0e      	ldr	r3, [pc, #56]	; (80029ac <vTaskPlaceOnEventListRestricted+0x88>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f103 0218 	add.w	r2, r3, #24
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	609a      	str	r2, [r3, #8]
 800297c:	4b0b      	ldr	r3, [pc, #44]	; (80029ac <vTaskPlaceOnEventListRestricted+0x88>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	68fa      	ldr	r2, [r7, #12]
 8002982:	629a      	str	r2, [r3, #40]	; 0x28
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	1c5a      	adds	r2, r3, #1
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d002      	beq.n	800299a <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 8002994:	f04f 33ff 	mov.w	r3, #4294967295
 8002998:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800299a:	6879      	ldr	r1, [r7, #4]
 800299c:	68b8      	ldr	r0, [r7, #8]
 800299e:	f000 fa35 	bl	8002e0c <prvAddCurrentTaskToDelayedList>
    }
 80029a2:	bf00      	nop
 80029a4:	3718      	adds	r7, #24
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	20000094 	.word	0x20000094

080029b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80029b0:	b480      	push	{r7}
 80029b2:	b08b      	sub	sp, #44	; 0x2c
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80029c0:	6a3b      	ldr	r3, [r7, #32]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d10a      	bne.n	80029dc <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 80029c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029ca:	f383 8811 	msr	BASEPRI, r3
 80029ce:	f3bf 8f6f 	isb	sy
 80029d2:	f3bf 8f4f 	dsb	sy
 80029d6:	60fb      	str	r3, [r7, #12]
    }
 80029d8:	bf00      	nop
 80029da:	e7fe      	b.n	80029da <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80029dc:	6a3b      	ldr	r3, [r7, #32]
 80029de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029e0:	61fb      	str	r3, [r7, #28]
 80029e2:	6a3b      	ldr	r3, [r7, #32]
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	6a3a      	ldr	r2, [r7, #32]
 80029e8:	6a12      	ldr	r2, [r2, #32]
 80029ea:	609a      	str	r2, [r3, #8]
 80029ec:	6a3b      	ldr	r3, [r7, #32]
 80029ee:	6a1b      	ldr	r3, [r3, #32]
 80029f0:	6a3a      	ldr	r2, [r7, #32]
 80029f2:	69d2      	ldr	r2, [r2, #28]
 80029f4:	605a      	str	r2, [r3, #4]
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	685a      	ldr	r2, [r3, #4]
 80029fa:	6a3b      	ldr	r3, [r7, #32]
 80029fc:	3318      	adds	r3, #24
 80029fe:	429a      	cmp	r2, r3
 8002a00:	d103      	bne.n	8002a0a <xTaskRemoveFromEventList+0x5a>
 8002a02:	6a3b      	ldr	r3, [r7, #32]
 8002a04:	6a1a      	ldr	r2, [r3, #32]
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	605a      	str	r2, [r3, #4]
 8002a0a:	6a3b      	ldr	r3, [r7, #32]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	629a      	str	r2, [r3, #40]	; 0x28
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	1e5a      	subs	r2, r3, #1
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002a1a:	4b4a      	ldr	r3, [pc, #296]	; (8002b44 <xTaskRemoveFromEventList+0x194>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d15e      	bne.n	8002ae0 <xTaskRemoveFromEventList+0x130>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8002a22:	6a3b      	ldr	r3, [r7, #32]
 8002a24:	695b      	ldr	r3, [r3, #20]
 8002a26:	617b      	str	r3, [r7, #20]
 8002a28:	6a3b      	ldr	r3, [r7, #32]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	6a3a      	ldr	r2, [r7, #32]
 8002a2e:	68d2      	ldr	r2, [r2, #12]
 8002a30:	609a      	str	r2, [r3, #8]
 8002a32:	6a3b      	ldr	r3, [r7, #32]
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	6a3a      	ldr	r2, [r7, #32]
 8002a38:	6892      	ldr	r2, [r2, #8]
 8002a3a:	605a      	str	r2, [r3, #4]
 8002a3c:	697b      	ldr	r3, [r7, #20]
 8002a3e:	685a      	ldr	r2, [r3, #4]
 8002a40:	6a3b      	ldr	r3, [r7, #32]
 8002a42:	3304      	adds	r3, #4
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d103      	bne.n	8002a50 <xTaskRemoveFromEventList+0xa0>
 8002a48:	6a3b      	ldr	r3, [r7, #32]
 8002a4a:	68da      	ldr	r2, [r3, #12]
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	605a      	str	r2, [r3, #4]
 8002a50:	6a3b      	ldr	r3, [r7, #32]
 8002a52:	2200      	movs	r2, #0
 8002a54:	615a      	str	r2, [r3, #20]
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	1e5a      	subs	r2, r3, #1
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8002a60:	6a3b      	ldr	r3, [r7, #32]
 8002a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a64:	2201      	movs	r2, #1
 8002a66:	409a      	lsls	r2, r3
 8002a68:	4b37      	ldr	r3, [pc, #220]	; (8002b48 <xTaskRemoveFromEventList+0x198>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	4a36      	ldr	r2, [pc, #216]	; (8002b48 <xTaskRemoveFromEventList+0x198>)
 8002a70:	6013      	str	r3, [r2, #0]
 8002a72:	6a3b      	ldr	r3, [r7, #32]
 8002a74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a76:	4935      	ldr	r1, [pc, #212]	; (8002b4c <xTaskRemoveFromEventList+0x19c>)
 8002a78:	4613      	mov	r3, r2
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	4413      	add	r3, r2
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	440b      	add	r3, r1
 8002a82:	3304      	adds	r3, #4
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	613b      	str	r3, [r7, #16]
 8002a88:	6a3b      	ldr	r3, [r7, #32]
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	609a      	str	r2, [r3, #8]
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	689a      	ldr	r2, [r3, #8]
 8002a92:	6a3b      	ldr	r3, [r7, #32]
 8002a94:	60da      	str	r2, [r3, #12]
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	6a3a      	ldr	r2, [r7, #32]
 8002a9c:	3204      	adds	r2, #4
 8002a9e:	605a      	str	r2, [r3, #4]
 8002aa0:	6a3b      	ldr	r3, [r7, #32]
 8002aa2:	1d1a      	adds	r2, r3, #4
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	609a      	str	r2, [r3, #8]
 8002aa8:	6a3b      	ldr	r3, [r7, #32]
 8002aaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002aac:	4613      	mov	r3, r2
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	4413      	add	r3, r2
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	4a25      	ldr	r2, [pc, #148]	; (8002b4c <xTaskRemoveFromEventList+0x19c>)
 8002ab6:	441a      	add	r2, r3
 8002ab8:	6a3b      	ldr	r3, [r7, #32]
 8002aba:	615a      	str	r2, [r3, #20]
 8002abc:	6a3b      	ldr	r3, [r7, #32]
 8002abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ac0:	4922      	ldr	r1, [pc, #136]	; (8002b4c <xTaskRemoveFromEventList+0x19c>)
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	4413      	add	r3, r2
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	440b      	add	r3, r1
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	1c59      	adds	r1, r3, #1
 8002ad0:	481e      	ldr	r0, [pc, #120]	; (8002b4c <xTaskRemoveFromEventList+0x19c>)
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	4413      	add	r3, r2
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	4403      	add	r3, r0
 8002adc:	6019      	str	r1, [r3, #0]
 8002ade:	e01b      	b.n	8002b18 <xTaskRemoveFromEventList+0x168>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002ae0:	4b1b      	ldr	r3, [pc, #108]	; (8002b50 <xTaskRemoveFromEventList+0x1a0>)
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	61bb      	str	r3, [r7, #24]
 8002ae6:	6a3b      	ldr	r3, [r7, #32]
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	61da      	str	r2, [r3, #28]
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	689a      	ldr	r2, [r3, #8]
 8002af0:	6a3b      	ldr	r3, [r7, #32]
 8002af2:	621a      	str	r2, [r3, #32]
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	6a3a      	ldr	r2, [r7, #32]
 8002afa:	3218      	adds	r2, #24
 8002afc:	605a      	str	r2, [r3, #4]
 8002afe:	6a3b      	ldr	r3, [r7, #32]
 8002b00:	f103 0218 	add.w	r2, r3, #24
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	609a      	str	r2, [r3, #8]
 8002b08:	6a3b      	ldr	r3, [r7, #32]
 8002b0a:	4a11      	ldr	r2, [pc, #68]	; (8002b50 <xTaskRemoveFromEventList+0x1a0>)
 8002b0c:	629a      	str	r2, [r3, #40]	; 0x28
 8002b0e:	4b10      	ldr	r3, [pc, #64]	; (8002b50 <xTaskRemoveFromEventList+0x1a0>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	3301      	adds	r3, #1
 8002b14:	4a0e      	ldr	r2, [pc, #56]	; (8002b50 <xTaskRemoveFromEventList+0x1a0>)
 8002b16:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002b18:	6a3b      	ldr	r3, [r7, #32]
 8002b1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b1c:	4b0d      	ldr	r3, [pc, #52]	; (8002b54 <xTaskRemoveFromEventList+0x1a4>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d905      	bls.n	8002b32 <xTaskRemoveFromEventList+0x182>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8002b26:	2301      	movs	r3, #1
 8002b28:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8002b2a:	4b0b      	ldr	r3, [pc, #44]	; (8002b58 <xTaskRemoveFromEventList+0x1a8>)
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	601a      	str	r2, [r3, #0]
 8002b30:	e001      	b.n	8002b36 <xTaskRemoveFromEventList+0x186>
    }
    else
    {
        xReturn = pdFALSE;
 8002b32:	2300      	movs	r3, #0
 8002b34:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 8002b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	372c      	adds	r7, #44	; 0x2c
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr
 8002b44:	20000194 	.word	0x20000194
 8002b48:	20000174 	.word	0x20000174
 8002b4c:	20000098 	.word	0x20000098
 8002b50:	2000012c 	.word	0x2000012c
 8002b54:	20000094 	.word	0x20000094
 8002b58:	20000180 	.word	0x20000180

08002b5c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b083      	sub	sp, #12
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002b64:	4b06      	ldr	r3, [pc, #24]	; (8002b80 <vTaskInternalSetTimeOutState+0x24>)
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8002b6c:	4b05      	ldr	r3, [pc, #20]	; (8002b84 <vTaskInternalSetTimeOutState+0x28>)
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	605a      	str	r2, [r3, #4]
}
 8002b74:	bf00      	nop
 8002b76:	370c      	adds	r7, #12
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr
 8002b80:	20000184 	.word	0x20000184
 8002b84:	20000170 	.word	0x20000170

08002b88 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b088      	sub	sp, #32
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d10a      	bne.n	8002bae <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8002b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b9c:	f383 8811 	msr	BASEPRI, r3
 8002ba0:	f3bf 8f6f 	isb	sy
 8002ba4:	f3bf 8f4f 	dsb	sy
 8002ba8:	613b      	str	r3, [r7, #16]
    }
 8002baa:	bf00      	nop
 8002bac:	e7fe      	b.n	8002bac <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d10a      	bne.n	8002bca <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8002bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bb8:	f383 8811 	msr	BASEPRI, r3
 8002bbc:	f3bf 8f6f 	isb	sy
 8002bc0:	f3bf 8f4f 	dsb	sy
 8002bc4:	60fb      	str	r3, [r7, #12]
    }
 8002bc6:	bf00      	nop
 8002bc8:	e7fe      	b.n	8002bc8 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8002bca:	f000 fd55 	bl	8003678 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8002bce:	4b1f      	ldr	r3, [pc, #124]	; (8002c4c <xTaskCheckForTimeOut+0xc4>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	69ba      	ldr	r2, [r7, #24]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be6:	d102      	bne.n	8002bee <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8002be8:	2300      	movs	r3, #0
 8002bea:	61fb      	str	r3, [r7, #28]
 8002bec:	e026      	b.n	8002c3c <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	4b17      	ldr	r3, [pc, #92]	; (8002c50 <xTaskCheckForTimeOut+0xc8>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d00a      	beq.n	8002c10 <xTaskCheckForTimeOut+0x88>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	69ba      	ldr	r2, [r7, #24]
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d305      	bcc.n	8002c10 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8002c04:	2301      	movs	r3, #1
 8002c06:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	601a      	str	r2, [r3, #0]
 8002c0e:	e015      	b.n	8002c3c <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	697a      	ldr	r2, [r7, #20]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d20b      	bcs.n	8002c32 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	1ad2      	subs	r2, r2, r3
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	f7ff ff98 	bl	8002b5c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	61fb      	str	r3, [r7, #28]
 8002c30:	e004      	b.n	8002c3c <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	2200      	movs	r2, #0
 8002c36:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8002c3c:	f000 fd4c 	bl	80036d8 <vPortExitCritical>

    return xReturn;
 8002c40:	69fb      	ldr	r3, [r7, #28]
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3720      	adds	r7, #32
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	20000170 	.word	0x20000170
 8002c50:	20000184 	.word	0x20000184

08002c54 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8002c58:	4b03      	ldr	r3, [pc, #12]	; (8002c68 <vTaskMissedYield+0x14>)
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	601a      	str	r2, [r3, #0]
}
 8002c5e:	bf00      	nop
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr
 8002c68:	20000180 	.word	0x20000180

08002c6c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002c74:	f000 f852 	bl	8002d1c <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002c78:	4b06      	ldr	r3, [pc, #24]	; (8002c94 <prvIdleTask+0x28>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d9f9      	bls.n	8002c74 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8002c80:	4b05      	ldr	r3, [pc, #20]	; (8002c98 <prvIdleTask+0x2c>)
 8002c82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c86:	601a      	str	r2, [r3, #0]
 8002c88:	f3bf 8f4f 	dsb	sy
 8002c8c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002c90:	e7f0      	b.n	8002c74 <prvIdleTask+0x8>
 8002c92:	bf00      	nop
 8002c94:	20000098 	.word	0x20000098
 8002c98:	e000ed04 	.word	0xe000ed04

08002c9c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	607b      	str	r3, [r7, #4]
 8002ca6:	e00c      	b.n	8002cc2 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	4613      	mov	r3, r2
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	4413      	add	r3, r2
 8002cb0:	009b      	lsls	r3, r3, #2
 8002cb2:	4a12      	ldr	r2, [pc, #72]	; (8002cfc <prvInitialiseTaskLists+0x60>)
 8002cb4:	4413      	add	r3, r2
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7fe fe34 	bl	8001924 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	607b      	str	r3, [r7, #4]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b04      	cmp	r3, #4
 8002cc6:	d9ef      	bls.n	8002ca8 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002cc8:	480d      	ldr	r0, [pc, #52]	; (8002d00 <prvInitialiseTaskLists+0x64>)
 8002cca:	f7fe fe2b 	bl	8001924 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8002cce:	480d      	ldr	r0, [pc, #52]	; (8002d04 <prvInitialiseTaskLists+0x68>)
 8002cd0:	f7fe fe28 	bl	8001924 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002cd4:	480c      	ldr	r0, [pc, #48]	; (8002d08 <prvInitialiseTaskLists+0x6c>)
 8002cd6:	f7fe fe25 	bl	8001924 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002cda:	480c      	ldr	r0, [pc, #48]	; (8002d0c <prvInitialiseTaskLists+0x70>)
 8002cdc:	f7fe fe22 	bl	8001924 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8002ce0:	480b      	ldr	r0, [pc, #44]	; (8002d10 <prvInitialiseTaskLists+0x74>)
 8002ce2:	f7fe fe1f 	bl	8001924 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002ce6:	4b0b      	ldr	r3, [pc, #44]	; (8002d14 <prvInitialiseTaskLists+0x78>)
 8002ce8:	4a05      	ldr	r2, [pc, #20]	; (8002d00 <prvInitialiseTaskLists+0x64>)
 8002cea:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002cec:	4b0a      	ldr	r3, [pc, #40]	; (8002d18 <prvInitialiseTaskLists+0x7c>)
 8002cee:	4a05      	ldr	r2, [pc, #20]	; (8002d04 <prvInitialiseTaskLists+0x68>)
 8002cf0:	601a      	str	r2, [r3, #0]
}
 8002cf2:	bf00      	nop
 8002cf4:	3708      	adds	r7, #8
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	20000098 	.word	0x20000098
 8002d00:	200000fc 	.word	0x200000fc
 8002d04:	20000110 	.word	0x20000110
 8002d08:	2000012c 	.word	0x2000012c
 8002d0c:	20000140 	.word	0x20000140
 8002d10:	20000158 	.word	0x20000158
 8002d14:	20000124 	.word	0x20000124
 8002d18:	20000128 	.word	0x20000128

08002d1c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002d22:	e019      	b.n	8002d58 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8002d24:	f000 fca8 	bl	8003678 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d28:	4b10      	ldr	r3, [pc, #64]	; (8002d6c <prvCheckTasksWaitingTermination+0x50>)
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	3304      	adds	r3, #4
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7fe fe5b 	bl	80019f0 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002d3a:	4b0d      	ldr	r3, [pc, #52]	; (8002d70 <prvCheckTasksWaitingTermination+0x54>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	3b01      	subs	r3, #1
 8002d40:	4a0b      	ldr	r2, [pc, #44]	; (8002d70 <prvCheckTasksWaitingTermination+0x54>)
 8002d42:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002d44:	4b0b      	ldr	r3, [pc, #44]	; (8002d74 <prvCheckTasksWaitingTermination+0x58>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	4a0a      	ldr	r2, [pc, #40]	; (8002d74 <prvCheckTasksWaitingTermination+0x58>)
 8002d4c:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002d4e:	f000 fcc3 	bl	80036d8 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f000 f810 	bl	8002d78 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002d58:	4b06      	ldr	r3, [pc, #24]	; (8002d74 <prvCheckTasksWaitingTermination+0x58>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1e1      	bne.n	8002d24 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002d60:	bf00      	nop
 8002d62:	bf00      	nop
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	20000140 	.word	0x20000140
 8002d70:	2000016c 	.word	0x2000016c
 8002d74:	20000154 	.word	0x20000154

08002d78 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFreeStack( pxTCB->pxStack );
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d84:	4618      	mov	r0, r3
 8002d86:	f000 fe39 	bl	80039fc <vPortFree>
                vPortFree( pxTCB );
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f000 fe36 	bl	80039fc <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002d90:	bf00      	nop
 8002d92:	3708      	adds	r7, #8
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002d98:	b480      	push	{r7}
 8002d9a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002d9c:	4b0a      	ldr	r3, [pc, #40]	; (8002dc8 <prvResetNextTaskUnblockTime+0x30>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d104      	bne.n	8002db0 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002da6:	4b09      	ldr	r3, [pc, #36]	; (8002dcc <prvResetNextTaskUnblockTime+0x34>)
 8002da8:	f04f 32ff 	mov.w	r2, #4294967295
 8002dac:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002dae:	e005      	b.n	8002dbc <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002db0:	4b05      	ldr	r3, [pc, #20]	; (8002dc8 <prvResetNextTaskUnblockTime+0x30>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a04      	ldr	r2, [pc, #16]	; (8002dcc <prvResetNextTaskUnblockTime+0x34>)
 8002dba:	6013      	str	r3, [r2, #0]
}
 8002dbc:	bf00      	nop
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	20000124 	.word	0x20000124
 8002dcc:	2000018c 	.word	0x2000018c

08002dd0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8002dd6:	4b0b      	ldr	r3, [pc, #44]	; (8002e04 <xTaskGetSchedulerState+0x34>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d102      	bne.n	8002de4 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8002dde:	2301      	movs	r3, #1
 8002de0:	607b      	str	r3, [r7, #4]
 8002de2:	e008      	b.n	8002df6 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002de4:	4b08      	ldr	r3, [pc, #32]	; (8002e08 <xTaskGetSchedulerState+0x38>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d102      	bne.n	8002df2 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8002dec:	2302      	movs	r3, #2
 8002dee:	607b      	str	r3, [r7, #4]
 8002df0:	e001      	b.n	8002df6 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8002df2:	2300      	movs	r3, #0
 8002df4:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8002df6:	687b      	ldr	r3, [r7, #4]
    }
 8002df8:	4618      	mov	r0, r3
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr
 8002e04:	20000178 	.word	0x20000178
 8002e08:	20000194 	.word	0x20000194

08002e0c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b086      	sub	sp, #24
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002e16:	4b36      	ldr	r3, [pc, #216]	; (8002ef0 <prvAddCurrentTaskToDelayedList+0xe4>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	617b      	str	r3, [r7, #20]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002e1c:	4b35      	ldr	r3, [pc, #212]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	3304      	adds	r3, #4
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7fe fde4 	bl	80019f0 <uxListRemove>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d10b      	bne.n	8002e46 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002e2e:	4b31      	ldr	r3, [pc, #196]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e34:	2201      	movs	r2, #1
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	43da      	mvns	r2, r3
 8002e3c:	4b2e      	ldr	r3, [pc, #184]	; (8002ef8 <prvAddCurrentTaskToDelayedList+0xec>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4013      	ands	r3, r2
 8002e42:	4a2d      	ldr	r2, [pc, #180]	; (8002ef8 <prvAddCurrentTaskToDelayedList+0xec>)
 8002e44:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e4c:	d124      	bne.n	8002e98 <prvAddCurrentTaskToDelayedList+0x8c>
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d021      	beq.n	8002e98 <prvAddCurrentTaskToDelayedList+0x8c>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002e54:	4b29      	ldr	r3, [pc, #164]	; (8002efc <prvAddCurrentTaskToDelayedList+0xf0>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	613b      	str	r3, [r7, #16]
 8002e5a:	4b26      	ldr	r3, [pc, #152]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	693a      	ldr	r2, [r7, #16]
 8002e60:	609a      	str	r2, [r3, #8]
 8002e62:	4b24      	ldr	r3, [pc, #144]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	693a      	ldr	r2, [r7, #16]
 8002e68:	6892      	ldr	r2, [r2, #8]
 8002e6a:	60da      	str	r2, [r3, #12]
 8002e6c:	4b21      	ldr	r3, [pc, #132]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	3204      	adds	r2, #4
 8002e76:	605a      	str	r2, [r3, #4]
 8002e78:	4b1e      	ldr	r3, [pc, #120]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	1d1a      	adds	r2, r3, #4
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	609a      	str	r2, [r3, #8]
 8002e82:	4b1c      	ldr	r3, [pc, #112]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	4a1d      	ldr	r2, [pc, #116]	; (8002efc <prvAddCurrentTaskToDelayedList+0xf0>)
 8002e88:	615a      	str	r2, [r3, #20]
 8002e8a:	4b1c      	ldr	r3, [pc, #112]	; (8002efc <prvAddCurrentTaskToDelayedList+0xf0>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	3301      	adds	r3, #1
 8002e90:	4a1a      	ldr	r2, [pc, #104]	; (8002efc <prvAddCurrentTaskToDelayedList+0xf0>)
 8002e92:	6013      	str	r3, [r2, #0]
 8002e94:	bf00      	nop

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002e96:	e026      	b.n	8002ee6 <prvAddCurrentTaskToDelayedList+0xda>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8002e98:	697a      	ldr	r2, [r7, #20]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	60fb      	str	r3, [r7, #12]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002ea0:	4b14      	ldr	r3, [pc, #80]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68fa      	ldr	r2, [r7, #12]
 8002ea6:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8002ea8:	68fa      	ldr	r2, [r7, #12]
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d209      	bcs.n	8002ec4 <prvAddCurrentTaskToDelayedList+0xb8>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002eb0:	4b13      	ldr	r3, [pc, #76]	; (8002f00 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	4b0f      	ldr	r3, [pc, #60]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	3304      	adds	r3, #4
 8002eba:	4619      	mov	r1, r3
 8002ebc:	4610      	mov	r0, r2
 8002ebe:	f7fe fd5e 	bl	800197e <vListInsert>
}
 8002ec2:	e010      	b.n	8002ee6 <prvAddCurrentTaskToDelayedList+0xda>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002ec4:	4b0f      	ldr	r3, [pc, #60]	; (8002f04 <prvAddCurrentTaskToDelayedList+0xf8>)
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	4b0a      	ldr	r3, [pc, #40]	; (8002ef4 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	3304      	adds	r3, #4
 8002ece:	4619      	mov	r1, r3
 8002ed0:	4610      	mov	r0, r2
 8002ed2:	f7fe fd54 	bl	800197e <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8002ed6:	4b0c      	ldr	r3, [pc, #48]	; (8002f08 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	68fa      	ldr	r2, [r7, #12]
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d202      	bcs.n	8002ee6 <prvAddCurrentTaskToDelayedList+0xda>
                        xNextTaskUnblockTime = xTimeToWake;
 8002ee0:	4a09      	ldr	r2, [pc, #36]	; (8002f08 <prvAddCurrentTaskToDelayedList+0xfc>)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6013      	str	r3, [r2, #0]
}
 8002ee6:	bf00      	nop
 8002ee8:	3718      	adds	r7, #24
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	20000170 	.word	0x20000170
 8002ef4:	20000094 	.word	0x20000094
 8002ef8:	20000174 	.word	0x20000174
 8002efc:	20000158 	.word	0x20000158
 8002f00:	20000128 	.word	0x20000128
 8002f04:	20000124 	.word	0x20000124
 8002f08:	2000018c 	.word	0x2000018c

08002f0c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8002f12:	2300      	movs	r3, #0
 8002f14:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8002f16:	f000 fa47 	bl	80033a8 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8002f1a:	4b11      	ldr	r3, [pc, #68]	; (8002f60 <xTimerCreateTimerTask+0x54>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d00b      	beq.n	8002f3a <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8002f22:	4b10      	ldr	r3, [pc, #64]	; (8002f64 <xTimerCreateTimerTask+0x58>)
 8002f24:	9301      	str	r3, [sp, #4]
 8002f26:	2302      	movs	r3, #2
 8002f28:	9300      	str	r3, [sp, #0]
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002f30:	490d      	ldr	r1, [pc, #52]	; (8002f68 <xTimerCreateTimerTask+0x5c>)
 8002f32:	480e      	ldr	r0, [pc, #56]	; (8002f6c <xTimerCreateTimerTask+0x60>)
 8002f34:	f7ff f878 	bl	8002028 <xTaskCreate>
 8002f38:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d10a      	bne.n	8002f56 <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8002f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f44:	f383 8811 	msr	BASEPRI, r3
 8002f48:	f3bf 8f6f 	isb	sy
 8002f4c:	f3bf 8f4f 	dsb	sy
 8002f50:	603b      	str	r3, [r7, #0]
    }
 8002f52:	bf00      	nop
 8002f54:	e7fe      	b.n	8002f54 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8002f56:	687b      	ldr	r3, [r7, #4]
    }
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3708      	adds	r7, #8
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	200001c8 	.word	0x200001c8
 8002f64:	200001cc 	.word	0x200001cc
 8002f68:	0800469c 	.word	0x0800469c
 8002f6c:	08003015 	.word	0x08003015

08002f70 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	60f8      	str	r0, [r7, #12]
 8002f78:	60b9      	str	r1, [r7, #8]
 8002f7a:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8002f7c:	e008      	b.n	8002f90 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	699b      	ldr	r3, [r3, #24]
 8002f82:	68ba      	ldr	r2, [r7, #8]
 8002f84:	4413      	add	r3, r2
 8002f86:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6a1b      	ldr	r3, [r3, #32]
 8002f8c:	68f8      	ldr	r0, [r7, #12]
 8002f8e:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	699a      	ldr	r2, [r3, #24]
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	18d1      	adds	r1, r2, r3
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f000 f8dd 	bl	800315c <prvInsertTimerInActiveList>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d1ea      	bne.n	8002f7e <prvReloadTimer+0xe>
        }
    }
 8002fa8:	bf00      	nop
 8002faa:	bf00      	nop
 8002fac:	3710      	adds	r7, #16
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
	...

08002fb4 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002fbe:	4b14      	ldr	r3, [pc, #80]	; (8003010 <prvProcessExpiredTimer+0x5c>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	3304      	adds	r3, #4
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7fe fd0f 	bl	80019f0 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002fd8:	f003 0304 	and.w	r3, r3, #4
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d005      	beq.n	8002fec <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8002fe0:	683a      	ldr	r2, [r7, #0]
 8002fe2:	6879      	ldr	r1, [r7, #4]
 8002fe4:	68f8      	ldr	r0, [r7, #12]
 8002fe6:	f7ff ffc3 	bl	8002f70 <prvReloadTimer>
 8002fea:	e008      	b.n	8002ffe <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002ff2:	f023 0301 	bic.w	r3, r3, #1
 8002ff6:	b2da      	uxtb	r2, r3
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6a1b      	ldr	r3, [r3, #32]
 8003002:	68f8      	ldr	r0, [r7, #12]
 8003004:	4798      	blx	r3
    }
 8003006:	bf00      	nop
 8003008:	3710      	adds	r7, #16
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	200001c0 	.word	0x200001c0

08003014 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800301c:	f107 0308 	add.w	r3, r7, #8
 8003020:	4618      	mov	r0, r3
 8003022:	f000 f857 	bl	80030d4 <prvGetNextExpireTime>
 8003026:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	4619      	mov	r1, r3
 800302c:	68f8      	ldr	r0, [r7, #12]
 800302e:	f000 f803 	bl	8003038 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003032:	f000 f8d5 	bl	80031e0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003036:	e7f1      	b.n	800301c <prvTimerTask+0x8>

08003038 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003038:	b580      	push	{r7, lr}
 800303a:	b084      	sub	sp, #16
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003042:	f7ff f9bf 	bl	80023c4 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003046:	f107 0308 	add.w	r3, r7, #8
 800304a:	4618      	mov	r0, r3
 800304c:	f000 f866 	bl	800311c <prvSampleTimeNow>
 8003050:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d130      	bne.n	80030ba <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d10a      	bne.n	8003074 <prvProcessTimerOrBlockTask+0x3c>
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	429a      	cmp	r2, r3
 8003064:	d806      	bhi.n	8003074 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003066:	f7ff f9bb 	bl	80023e0 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800306a:	68f9      	ldr	r1, [r7, #12]
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f7ff ffa1 	bl	8002fb4 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003072:	e024      	b.n	80030be <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d008      	beq.n	800308c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800307a:	4b13      	ldr	r3, [pc, #76]	; (80030c8 <prvProcessTimerOrBlockTask+0x90>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d101      	bne.n	8003088 <prvProcessTimerOrBlockTask+0x50>
 8003084:	2301      	movs	r3, #1
 8003086:	e000      	b.n	800308a <prvProcessTimerOrBlockTask+0x52>
 8003088:	2300      	movs	r3, #0
 800308a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800308c:	4b0f      	ldr	r3, [pc, #60]	; (80030cc <prvProcessTimerOrBlockTask+0x94>)
 800308e:	6818      	ldr	r0, [r3, #0]
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	683a      	ldr	r2, [r7, #0]
 8003098:	4619      	mov	r1, r3
 800309a:	f7fe ff91 	bl	8001fc0 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800309e:	f7ff f99f 	bl	80023e0 <xTaskResumeAll>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d10a      	bne.n	80030be <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80030a8:	4b09      	ldr	r3, [pc, #36]	; (80030d0 <prvProcessTimerOrBlockTask+0x98>)
 80030aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030ae:	601a      	str	r2, [r3, #0]
 80030b0:	f3bf 8f4f 	dsb	sy
 80030b4:	f3bf 8f6f 	isb	sy
    }
 80030b8:	e001      	b.n	80030be <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80030ba:	f7ff f991 	bl	80023e0 <xTaskResumeAll>
    }
 80030be:	bf00      	nop
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	200001c4 	.word	0x200001c4
 80030cc:	200001c8 	.word	0x200001c8
 80030d0:	e000ed04 	.word	0xe000ed04

080030d4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80030d4:	b480      	push	{r7}
 80030d6:	b085      	sub	sp, #20
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80030dc:	4b0e      	ldr	r3, [pc, #56]	; (8003118 <prvGetNextExpireTime+0x44>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d101      	bne.n	80030ea <prvGetNextExpireTime+0x16>
 80030e6:	2201      	movs	r2, #1
 80030e8:	e000      	b.n	80030ec <prvGetNextExpireTime+0x18>
 80030ea:	2200      	movs	r2, #0
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d105      	bne.n	8003104 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80030f8:	4b07      	ldr	r3, [pc, #28]	; (8003118 <prvGetNextExpireTime+0x44>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	60fb      	str	r3, [r7, #12]
 8003102:	e001      	b.n	8003108 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003104:	2300      	movs	r3, #0
 8003106:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003108:	68fb      	ldr	r3, [r7, #12]
    }
 800310a:	4618      	mov	r0, r3
 800310c:	3714      	adds	r7, #20
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	200001c0 	.word	0x200001c0

0800311c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003124:	f7ff fa58 	bl	80025d8 <xTaskGetTickCount>
 8003128:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800312a:	4b0b      	ldr	r3, [pc, #44]	; (8003158 <prvSampleTimeNow+0x3c>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	68fa      	ldr	r2, [r7, #12]
 8003130:	429a      	cmp	r2, r3
 8003132:	d205      	bcs.n	8003140 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003134:	f000 f912 	bl	800335c <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	601a      	str	r2, [r3, #0]
 800313e:	e002      	b.n	8003146 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003146:	4a04      	ldr	r2, [pc, #16]	; (8003158 <prvSampleTimeNow+0x3c>)
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800314c:	68fb      	ldr	r3, [r7, #12]
    }
 800314e:	4618      	mov	r0, r3
 8003150:	3710      	adds	r7, #16
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	200001d0 	.word	0x200001d0

0800315c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800315c:	b580      	push	{r7, lr}
 800315e:	b086      	sub	sp, #24
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
 8003168:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800316a:	2300      	movs	r3, #0
 800316c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	68ba      	ldr	r2, [r7, #8]
 8003172:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	68fa      	ldr	r2, [r7, #12]
 8003178:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800317a:	68ba      	ldr	r2, [r7, #8]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	429a      	cmp	r2, r3
 8003180:	d812      	bhi.n	80031a8 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	1ad2      	subs	r2, r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	429a      	cmp	r2, r3
 800318e:	d302      	bcc.n	8003196 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003190:	2301      	movs	r3, #1
 8003192:	617b      	str	r3, [r7, #20]
 8003194:	e01b      	b.n	80031ce <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003196:	4b10      	ldr	r3, [pc, #64]	; (80031d8 <prvInsertTimerInActiveList+0x7c>)
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	3304      	adds	r3, #4
 800319e:	4619      	mov	r1, r3
 80031a0:	4610      	mov	r0, r2
 80031a2:	f7fe fbec 	bl	800197e <vListInsert>
 80031a6:	e012      	b.n	80031ce <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d206      	bcs.n	80031be <prvInsertTimerInActiveList+0x62>
 80031b0:	68ba      	ldr	r2, [r7, #8]
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d302      	bcc.n	80031be <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80031b8:	2301      	movs	r3, #1
 80031ba:	617b      	str	r3, [r7, #20]
 80031bc:	e007      	b.n	80031ce <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80031be:	4b07      	ldr	r3, [pc, #28]	; (80031dc <prvInsertTimerInActiveList+0x80>)
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	3304      	adds	r3, #4
 80031c6:	4619      	mov	r1, r3
 80031c8:	4610      	mov	r0, r2
 80031ca:	f7fe fbd8 	bl	800197e <vListInsert>
            }
        }

        return xProcessTimerNow;
 80031ce:	697b      	ldr	r3, [r7, #20]
    }
 80031d0:	4618      	mov	r0, r3
 80031d2:	3718      	adds	r7, #24
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	200001c4 	.word	0x200001c4
 80031dc:	200001c0 	.word	0x200001c0

080031e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b088      	sub	sp, #32
 80031e4:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80031e6:	e0a6      	b.n	8003336 <prvProcessReceivedCommands+0x156>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	f2c0 80a2 	blt.w	8003334 <prvProcessReceivedCommands+0x154>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	695b      	ldr	r3, [r3, #20]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d004      	beq.n	8003206 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	3304      	adds	r3, #4
 8003200:	4618      	mov	r0, r3
 8003202:	f7fe fbf5 	bl	80019f0 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003206:	1d3b      	adds	r3, r7, #4
 8003208:	4618      	mov	r0, r3
 800320a:	f7ff ff87 	bl	800311c <prvSampleTimeNow>
 800320e:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	3b01      	subs	r3, #1
 8003214:	2b08      	cmp	r3, #8
 8003216:	f200 808e 	bhi.w	8003336 <prvProcessReceivedCommands+0x156>
 800321a:	a201      	add	r2, pc, #4	; (adr r2, 8003220 <prvProcessReceivedCommands+0x40>)
 800321c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003220:	08003245 	.word	0x08003245
 8003224:	08003245 	.word	0x08003245
 8003228:	080032ad 	.word	0x080032ad
 800322c:	080032c1 	.word	0x080032c1
 8003230:	0800330b 	.word	0x0800330b
 8003234:	08003245 	.word	0x08003245
 8003238:	08003245 	.word	0x08003245
 800323c:	080032ad 	.word	0x080032ad
 8003240:	080032c1 	.word	0x080032c1
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003244:	69fb      	ldr	r3, [r7, #28]
 8003246:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800324a:	f043 0301 	orr.w	r3, r3, #1
 800324e:	b2da      	uxtb	r2, r3
 8003250:	69fb      	ldr	r3, [r7, #28]
 8003252:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003256:	68fa      	ldr	r2, [r7, #12]
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	699b      	ldr	r3, [r3, #24]
 800325c:	18d1      	adds	r1, r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	69f8      	ldr	r0, [r7, #28]
 8003264:	f7ff ff7a 	bl	800315c <prvInsertTimerInActiveList>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d063      	beq.n	8003336 <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003274:	f003 0304 	and.w	r3, r3, #4
 8003278:	2b00      	cmp	r3, #0
 800327a:	d009      	beq.n	8003290 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800327c:	68fa      	ldr	r2, [r7, #12]
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	699b      	ldr	r3, [r3, #24]
 8003282:	4413      	add	r3, r2
 8003284:	69ba      	ldr	r2, [r7, #24]
 8003286:	4619      	mov	r1, r3
 8003288:	69f8      	ldr	r0, [r7, #28]
 800328a:	f7ff fe71 	bl	8002f70 <prvReloadTimer>
 800328e:	e008      	b.n	80032a2 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003296:	f023 0301 	bic.w	r3, r3, #1
 800329a:	b2da      	uxtb	r2, r3
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	6a1b      	ldr	r3, [r3, #32]
 80032a6:	69f8      	ldr	r0, [r7, #28]
 80032a8:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80032aa:	e044      	b.n	8003336 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80032b2:	f023 0301 	bic.w	r3, r3, #1
 80032b6:	b2da      	uxtb	r2, r3
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 80032be:	e03a      	b.n	8003336 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80032c6:	f043 0301 	orr.w	r3, r3, #1
 80032ca:	b2da      	uxtb	r2, r3
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80032d2:	68fa      	ldr	r2, [r7, #12]
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	699b      	ldr	r3, [r3, #24]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d10a      	bne.n	80032f6 <prvProcessReceivedCommands+0x116>
        __asm volatile
 80032e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032e4:	f383 8811 	msr	BASEPRI, r3
 80032e8:	f3bf 8f6f 	isb	sy
 80032ec:	f3bf 8f4f 	dsb	sy
 80032f0:	617b      	str	r3, [r7, #20]
    }
 80032f2:	bf00      	nop
 80032f4:	e7fe      	b.n	80032f4 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	699a      	ldr	r2, [r3, #24]
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	18d1      	adds	r1, r2, r3
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	69ba      	ldr	r2, [r7, #24]
 8003302:	69f8      	ldr	r0, [r7, #28]
 8003304:	f7ff ff2a 	bl	800315c <prvInsertTimerInActiveList>
                        break;
 8003308:	e015      	b.n	8003336 <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003310:	f003 0302 	and.w	r3, r3, #2
 8003314:	2b00      	cmp	r3, #0
 8003316:	d103      	bne.n	8003320 <prvProcessReceivedCommands+0x140>
                                {
                                    vPortFree( pxTimer );
 8003318:	69f8      	ldr	r0, [r7, #28]
 800331a:	f000 fb6f 	bl	80039fc <vPortFree>
 800331e:	e00a      	b.n	8003336 <prvProcessReceivedCommands+0x156>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003326:	f023 0301 	bic.w	r3, r3, #1
 800332a:	b2da      	uxtb	r2, r3
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003332:	e000      	b.n	8003336 <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8003334:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003336:	4b08      	ldr	r3, [pc, #32]	; (8003358 <prvProcessReceivedCommands+0x178>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f107 0108 	add.w	r1, r7, #8
 800333e:	2200      	movs	r2, #0
 8003340:	4618      	mov	r0, r3
 8003342:	f7fe fc81 	bl	8001c48 <xQueueReceive>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	f47f af4d 	bne.w	80031e8 <prvProcessReceivedCommands+0x8>
        }
    }
 800334e:	bf00      	nop
 8003350:	bf00      	nop
 8003352:	3720      	adds	r7, #32
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	200001c8 	.word	0x200001c8

0800335c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003362:	e009      	b.n	8003378 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003364:	4b0e      	ldr	r3, [pc, #56]	; (80033a0 <prvSwitchTimerLists+0x44>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800336e:	f04f 31ff 	mov.w	r1, #4294967295
 8003372:	6838      	ldr	r0, [r7, #0]
 8003374:	f7ff fe1e 	bl	8002fb4 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003378:	4b09      	ldr	r3, [pc, #36]	; (80033a0 <prvSwitchTimerLists+0x44>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d1f0      	bne.n	8003364 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8003382:	4b07      	ldr	r3, [pc, #28]	; (80033a0 <prvSwitchTimerLists+0x44>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8003388:	4b06      	ldr	r3, [pc, #24]	; (80033a4 <prvSwitchTimerLists+0x48>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a04      	ldr	r2, [pc, #16]	; (80033a0 <prvSwitchTimerLists+0x44>)
 800338e:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8003390:	4a04      	ldr	r2, [pc, #16]	; (80033a4 <prvSwitchTimerLists+0x48>)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6013      	str	r3, [r2, #0]
    }
 8003396:	bf00      	nop
 8003398:	3708      	adds	r7, #8
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	200001c0 	.word	0x200001c0
 80033a4:	200001c4 	.word	0x200001c4

080033a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80033a8:	b580      	push	{r7, lr}
 80033aa:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80033ac:	f000 f964 	bl	8003678 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80033b0:	4b12      	ldr	r3, [pc, #72]	; (80033fc <prvCheckForValidListAndQueue+0x54>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d11d      	bne.n	80033f4 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 80033b8:	4811      	ldr	r0, [pc, #68]	; (8003400 <prvCheckForValidListAndQueue+0x58>)
 80033ba:	f7fe fab3 	bl	8001924 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80033be:	4811      	ldr	r0, [pc, #68]	; (8003404 <prvCheckForValidListAndQueue+0x5c>)
 80033c0:	f7fe fab0 	bl	8001924 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80033c4:	4b10      	ldr	r3, [pc, #64]	; (8003408 <prvCheckForValidListAndQueue+0x60>)
 80033c6:	4a0e      	ldr	r2, [pc, #56]	; (8003400 <prvCheckForValidListAndQueue+0x58>)
 80033c8:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80033ca:	4b10      	ldr	r3, [pc, #64]	; (800340c <prvCheckForValidListAndQueue+0x64>)
 80033cc:	4a0d      	ldr	r2, [pc, #52]	; (8003404 <prvCheckForValidListAndQueue+0x5c>)
 80033ce:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80033d0:	2200      	movs	r2, #0
 80033d2:	210c      	movs	r1, #12
 80033d4:	200a      	movs	r0, #10
 80033d6:	f7fe fbc5 	bl	8001b64 <xQueueGenericCreate>
 80033da:	4603      	mov	r3, r0
 80033dc:	4a07      	ldr	r2, [pc, #28]	; (80033fc <prvCheckForValidListAndQueue+0x54>)
 80033de:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 80033e0:	4b06      	ldr	r3, [pc, #24]	; (80033fc <prvCheckForValidListAndQueue+0x54>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d005      	beq.n	80033f4 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80033e8:	4b04      	ldr	r3, [pc, #16]	; (80033fc <prvCheckForValidListAndQueue+0x54>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4908      	ldr	r1, [pc, #32]	; (8003410 <prvCheckForValidListAndQueue+0x68>)
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7fe fd98 	bl	8001f24 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80033f4:	f000 f970 	bl	80036d8 <vPortExitCritical>
    }
 80033f8:	bf00      	nop
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	200001c8 	.word	0x200001c8
 8003400:	20000198 	.word	0x20000198
 8003404:	200001ac 	.word	0x200001ac
 8003408:	200001c0 	.word	0x200001c0
 800340c:	200001c4 	.word	0x200001c4
 8003410:	080046a4 	.word	0x080046a4

08003414 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003414:	b480      	push	{r7}
 8003416:	b085      	sub	sp, #20
 8003418:	af00      	add	r7, sp, #0
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	60b9      	str	r1, [r7, #8]
 800341e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	3b04      	subs	r3, #4
 8003424:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800342c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	3b04      	subs	r3, #4
 8003432:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	f023 0201 	bic.w	r2, r3, #1
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	3b04      	subs	r3, #4
 8003442:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003444:	4a0c      	ldr	r2, [pc, #48]	; (8003478 <pxPortInitialiseStack+0x64>)
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	3b14      	subs	r3, #20
 800344e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	3b04      	subs	r3, #4
 800345a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f06f 0202 	mvn.w	r2, #2
 8003462:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	3b20      	subs	r3, #32
 8003468:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800346a:	68fb      	ldr	r3, [r7, #12]
}
 800346c:	4618      	mov	r0, r3
 800346e:	3714      	adds	r7, #20
 8003470:	46bd      	mov	sp, r7
 8003472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003476:	4770      	bx	lr
 8003478:	0800347d 	.word	0x0800347d

0800347c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800347c:	b480      	push	{r7}
 800347e:	b085      	sub	sp, #20
 8003480:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8003482:	2300      	movs	r3, #0
 8003484:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003486:	4b12      	ldr	r3, [pc, #72]	; (80034d0 <prvTaskExitError+0x54>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800348e:	d00a      	beq.n	80034a6 <prvTaskExitError+0x2a>
        __asm volatile
 8003490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003494:	f383 8811 	msr	BASEPRI, r3
 8003498:	f3bf 8f6f 	isb	sy
 800349c:	f3bf 8f4f 	dsb	sy
 80034a0:	60fb      	str	r3, [r7, #12]
    }
 80034a2:	bf00      	nop
 80034a4:	e7fe      	b.n	80034a4 <prvTaskExitError+0x28>
        __asm volatile
 80034a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034aa:	f383 8811 	msr	BASEPRI, r3
 80034ae:	f3bf 8f6f 	isb	sy
 80034b2:	f3bf 8f4f 	dsb	sy
 80034b6:	60bb      	str	r3, [r7, #8]
    }
 80034b8:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80034ba:	bf00      	nop
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d0fc      	beq.n	80034bc <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80034c2:	bf00      	nop
 80034c4:	bf00      	nop
 80034c6:	3714      	adds	r7, #20
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr
 80034d0:	20000010 	.word	0x20000010
	...

080034e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80034e0:	4b07      	ldr	r3, [pc, #28]	; (8003500 <pxCurrentTCBConst2>)
 80034e2:	6819      	ldr	r1, [r3, #0]
 80034e4:	6808      	ldr	r0, [r1, #0]
 80034e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034ea:	f380 8809 	msr	PSP, r0
 80034ee:	f3bf 8f6f 	isb	sy
 80034f2:	f04f 0000 	mov.w	r0, #0
 80034f6:	f380 8811 	msr	BASEPRI, r0
 80034fa:	4770      	bx	lr
 80034fc:	f3af 8000 	nop.w

08003500 <pxCurrentTCBConst2>:
 8003500:	20000094 	.word	0x20000094
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003504:	bf00      	nop
 8003506:	bf00      	nop

08003508 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8003508:	4808      	ldr	r0, [pc, #32]	; (800352c <prvPortStartFirstTask+0x24>)
 800350a:	6800      	ldr	r0, [r0, #0]
 800350c:	6800      	ldr	r0, [r0, #0]
 800350e:	f380 8808 	msr	MSP, r0
 8003512:	f04f 0000 	mov.w	r0, #0
 8003516:	f380 8814 	msr	CONTROL, r0
 800351a:	b662      	cpsie	i
 800351c:	b661      	cpsie	f
 800351e:	f3bf 8f4f 	dsb	sy
 8003522:	f3bf 8f6f 	isb	sy
 8003526:	df00      	svc	0
 8003528:	bf00      	nop
 800352a:	0000      	.short	0x0000
 800352c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8003530:	bf00      	nop
 8003532:	bf00      	nop

08003534 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b086      	sub	sp, #24
 8003538:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800353a:	4b46      	ldr	r3, [pc, #280]	; (8003654 <xPortStartScheduler+0x120>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a46      	ldr	r2, [pc, #280]	; (8003658 <xPortStartScheduler+0x124>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d10a      	bne.n	800355a <xPortStartScheduler+0x26>
        __asm volatile
 8003544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003548:	f383 8811 	msr	BASEPRI, r3
 800354c:	f3bf 8f6f 	isb	sy
 8003550:	f3bf 8f4f 	dsb	sy
 8003554:	613b      	str	r3, [r7, #16]
    }
 8003556:	bf00      	nop
 8003558:	e7fe      	b.n	8003558 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800355a:	4b3e      	ldr	r3, [pc, #248]	; (8003654 <xPortStartScheduler+0x120>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a3f      	ldr	r2, [pc, #252]	; (800365c <xPortStartScheduler+0x128>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d10a      	bne.n	800357a <xPortStartScheduler+0x46>
        __asm volatile
 8003564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003568:	f383 8811 	msr	BASEPRI, r3
 800356c:	f3bf 8f6f 	isb	sy
 8003570:	f3bf 8f4f 	dsb	sy
 8003574:	60fb      	str	r3, [r7, #12]
    }
 8003576:	bf00      	nop
 8003578:	e7fe      	b.n	8003578 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800357a:	4b39      	ldr	r3, [pc, #228]	; (8003660 <xPortStartScheduler+0x12c>)
 800357c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	781b      	ldrb	r3, [r3, #0]
 8003582:	b2db      	uxtb	r3, r3
 8003584:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	22ff      	movs	r2, #255	; 0xff
 800358a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	781b      	ldrb	r3, [r3, #0]
 8003590:	b2db      	uxtb	r3, r3
 8003592:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003594:	78fb      	ldrb	r3, [r7, #3]
 8003596:	b2db      	uxtb	r3, r3
 8003598:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800359c:	b2da      	uxtb	r2, r3
 800359e:	4b31      	ldr	r3, [pc, #196]	; (8003664 <xPortStartScheduler+0x130>)
 80035a0:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80035a2:	4b31      	ldr	r3, [pc, #196]	; (8003668 <xPortStartScheduler+0x134>)
 80035a4:	2207      	movs	r2, #7
 80035a6:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80035a8:	e009      	b.n	80035be <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 80035aa:	4b2f      	ldr	r3, [pc, #188]	; (8003668 <xPortStartScheduler+0x134>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	3b01      	subs	r3, #1
 80035b0:	4a2d      	ldr	r2, [pc, #180]	; (8003668 <xPortStartScheduler+0x134>)
 80035b2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80035b4:	78fb      	ldrb	r3, [r7, #3]
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	005b      	lsls	r3, r3, #1
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80035be:	78fb      	ldrb	r3, [r7, #3]
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035c6:	2b80      	cmp	r3, #128	; 0x80
 80035c8:	d0ef      	beq.n	80035aa <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80035ca:	4b27      	ldr	r3, [pc, #156]	; (8003668 <xPortStartScheduler+0x134>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f1c3 0307 	rsb	r3, r3, #7
 80035d2:	2b04      	cmp	r3, #4
 80035d4:	d00a      	beq.n	80035ec <xPortStartScheduler+0xb8>
        __asm volatile
 80035d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035da:	f383 8811 	msr	BASEPRI, r3
 80035de:	f3bf 8f6f 	isb	sy
 80035e2:	f3bf 8f4f 	dsb	sy
 80035e6:	60bb      	str	r3, [r7, #8]
    }
 80035e8:	bf00      	nop
 80035ea:	e7fe      	b.n	80035ea <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80035ec:	4b1e      	ldr	r3, [pc, #120]	; (8003668 <xPortStartScheduler+0x134>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	021b      	lsls	r3, r3, #8
 80035f2:	4a1d      	ldr	r2, [pc, #116]	; (8003668 <xPortStartScheduler+0x134>)
 80035f4:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80035f6:	4b1c      	ldr	r3, [pc, #112]	; (8003668 <xPortStartScheduler+0x134>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80035fe:	4a1a      	ldr	r2, [pc, #104]	; (8003668 <xPortStartScheduler+0x134>)
 8003600:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	b2da      	uxtb	r2, r3
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	701a      	strb	r2, [r3, #0]
        }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800360a:	4b18      	ldr	r3, [pc, #96]	; (800366c <xPortStartScheduler+0x138>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a17      	ldr	r2, [pc, #92]	; (800366c <xPortStartScheduler+0x138>)
 8003610:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003614:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003616:	4b15      	ldr	r3, [pc, #84]	; (800366c <xPortStartScheduler+0x138>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a14      	ldr	r2, [pc, #80]	; (800366c <xPortStartScheduler+0x138>)
 800361c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003620:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003622:	f000 f8db 	bl	80037dc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003626:	4b12      	ldr	r3, [pc, #72]	; (8003670 <xPortStartScheduler+0x13c>)
 8003628:	2200      	movs	r2, #0
 800362a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800362c:	f000 f8fa 	bl	8003824 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003630:	4b10      	ldr	r3, [pc, #64]	; (8003674 <xPortStartScheduler+0x140>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a0f      	ldr	r2, [pc, #60]	; (8003674 <xPortStartScheduler+0x140>)
 8003636:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800363a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800363c:	f7ff ff64 	bl	8003508 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003640:	f7ff f8f0 	bl	8002824 <vTaskSwitchContext>
    prvTaskExitError();
 8003644:	f7ff ff1a 	bl	800347c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3718      	adds	r7, #24
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	e000ed00 	.word	0xe000ed00
 8003658:	410fc271 	.word	0x410fc271
 800365c:	410fc270 	.word	0x410fc270
 8003660:	e000e400 	.word	0xe000e400
 8003664:	200001d4 	.word	0x200001d4
 8003668:	200001d8 	.word	0x200001d8
 800366c:	e000ed20 	.word	0xe000ed20
 8003670:	20000010 	.word	0x20000010
 8003674:	e000ef34 	.word	0xe000ef34

08003678 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
        __asm volatile
 800367e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003682:	f383 8811 	msr	BASEPRI, r3
 8003686:	f3bf 8f6f 	isb	sy
 800368a:	f3bf 8f4f 	dsb	sy
 800368e:	607b      	str	r3, [r7, #4]
    }
 8003690:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003692:	4b0f      	ldr	r3, [pc, #60]	; (80036d0 <vPortEnterCritical+0x58>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	3301      	adds	r3, #1
 8003698:	4a0d      	ldr	r2, [pc, #52]	; (80036d0 <vPortEnterCritical+0x58>)
 800369a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800369c:	4b0c      	ldr	r3, [pc, #48]	; (80036d0 <vPortEnterCritical+0x58>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d10f      	bne.n	80036c4 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80036a4:	4b0b      	ldr	r3, [pc, #44]	; (80036d4 <vPortEnterCritical+0x5c>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00a      	beq.n	80036c4 <vPortEnterCritical+0x4c>
        __asm volatile
 80036ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036b2:	f383 8811 	msr	BASEPRI, r3
 80036b6:	f3bf 8f6f 	isb	sy
 80036ba:	f3bf 8f4f 	dsb	sy
 80036be:	603b      	str	r3, [r7, #0]
    }
 80036c0:	bf00      	nop
 80036c2:	e7fe      	b.n	80036c2 <vPortEnterCritical+0x4a>
    }
}
 80036c4:	bf00      	nop
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr
 80036d0:	20000010 	.word	0x20000010
 80036d4:	e000ed04 	.word	0xe000ed04

080036d8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80036de:	4b12      	ldr	r3, [pc, #72]	; (8003728 <vPortExitCritical+0x50>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d10a      	bne.n	80036fc <vPortExitCritical+0x24>
        __asm volatile
 80036e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ea:	f383 8811 	msr	BASEPRI, r3
 80036ee:	f3bf 8f6f 	isb	sy
 80036f2:	f3bf 8f4f 	dsb	sy
 80036f6:	607b      	str	r3, [r7, #4]
    }
 80036f8:	bf00      	nop
 80036fa:	e7fe      	b.n	80036fa <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80036fc:	4b0a      	ldr	r3, [pc, #40]	; (8003728 <vPortExitCritical+0x50>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	3b01      	subs	r3, #1
 8003702:	4a09      	ldr	r2, [pc, #36]	; (8003728 <vPortExitCritical+0x50>)
 8003704:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003706:	4b08      	ldr	r3, [pc, #32]	; (8003728 <vPortExitCritical+0x50>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d105      	bne.n	800371a <vPortExitCritical+0x42>
 800370e:	2300      	movs	r3, #0
 8003710:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8003718:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800371a:	bf00      	nop
 800371c:	370c      	adds	r7, #12
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr
 8003726:	bf00      	nop
 8003728:	20000010 	.word	0x20000010
 800372c:	00000000 	.word	0x00000000

08003730 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8003730:	f3ef 8009 	mrs	r0, PSP
 8003734:	f3bf 8f6f 	isb	sy
 8003738:	4b15      	ldr	r3, [pc, #84]	; (8003790 <pxCurrentTCBConst>)
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	f01e 0f10 	tst.w	lr, #16
 8003740:	bf08      	it	eq
 8003742:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003746:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800374a:	6010      	str	r0, [r2, #0]
 800374c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003750:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003754:	f380 8811 	msr	BASEPRI, r0
 8003758:	f3bf 8f4f 	dsb	sy
 800375c:	f3bf 8f6f 	isb	sy
 8003760:	f7ff f860 	bl	8002824 <vTaskSwitchContext>
 8003764:	f04f 0000 	mov.w	r0, #0
 8003768:	f380 8811 	msr	BASEPRI, r0
 800376c:	bc09      	pop	{r0, r3}
 800376e:	6819      	ldr	r1, [r3, #0]
 8003770:	6808      	ldr	r0, [r1, #0]
 8003772:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003776:	f01e 0f10 	tst.w	lr, #16
 800377a:	bf08      	it	eq
 800377c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003780:	f380 8809 	msr	PSP, r0
 8003784:	f3bf 8f6f 	isb	sy
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop
 800378c:	f3af 8000 	nop.w

08003790 <pxCurrentTCBConst>:
 8003790:	20000094 	.word	0x20000094
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003794:	bf00      	nop
 8003796:	bf00      	nop

08003798 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b082      	sub	sp, #8
 800379c:	af00      	add	r7, sp, #0
        __asm volatile
 800379e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037a2:	f383 8811 	msr	BASEPRI, r3
 80037a6:	f3bf 8f6f 	isb	sy
 80037aa:	f3bf 8f4f 	dsb	sy
 80037ae:	607b      	str	r3, [r7, #4]
    }
 80037b0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80037b2:	f7fe ff21 	bl	80025f8 <xTaskIncrementTick>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d003      	beq.n	80037c4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80037bc:	4b06      	ldr	r3, [pc, #24]	; (80037d8 <SysTick_Handler+0x40>)
 80037be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80037c2:	601a      	str	r2, [r3, #0]
 80037c4:	2300      	movs	r3, #0
 80037c6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	f383 8811 	msr	BASEPRI, r3
    }
 80037ce:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80037d0:	bf00      	nop
 80037d2:	3708      	adds	r7, #8
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	e000ed04 	.word	0xe000ed04

080037dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80037e0:	4b0b      	ldr	r3, [pc, #44]	; (8003810 <vPortSetupTimerInterrupt+0x34>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80037e6:	4b0b      	ldr	r3, [pc, #44]	; (8003814 <vPortSetupTimerInterrupt+0x38>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80037ec:	4b0a      	ldr	r3, [pc, #40]	; (8003818 <vPortSetupTimerInterrupt+0x3c>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a0a      	ldr	r2, [pc, #40]	; (800381c <vPortSetupTimerInterrupt+0x40>)
 80037f2:	fba2 2303 	umull	r2, r3, r2, r3
 80037f6:	099b      	lsrs	r3, r3, #6
 80037f8:	4a09      	ldr	r2, [pc, #36]	; (8003820 <vPortSetupTimerInterrupt+0x44>)
 80037fa:	3b01      	subs	r3, #1
 80037fc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80037fe:	4b04      	ldr	r3, [pc, #16]	; (8003810 <vPortSetupTimerInterrupt+0x34>)
 8003800:	2207      	movs	r2, #7
 8003802:	601a      	str	r2, [r3, #0]
}
 8003804:	bf00      	nop
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr
 800380e:	bf00      	nop
 8003810:	e000e010 	.word	0xe000e010
 8003814:	e000e018 	.word	0xe000e018
 8003818:	20000000 	.word	0x20000000
 800381c:	10624dd3 	.word	0x10624dd3
 8003820:	e000e014 	.word	0xe000e014

08003824 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8003824:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003834 <vPortEnableVFP+0x10>
 8003828:	6801      	ldr	r1, [r0, #0]
 800382a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800382e:	6001      	str	r1, [r0, #0]
 8003830:	4770      	bx	lr
 8003832:	0000      	.short	0x0000
 8003834:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8003838:	bf00      	nop
 800383a:	bf00      	nop

0800383c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b08a      	sub	sp, #40	; 0x28
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8003844:	2300      	movs	r3, #0
 8003846:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8003848:	f7fe fdbc 	bl	80023c4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800384c:	4b65      	ldr	r3, [pc, #404]	; (80039e4 <pvPortMalloc+0x1a8>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d101      	bne.n	8003858 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003854:	f000 f934 	bl	8003ac0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003858:	4b63      	ldr	r3, [pc, #396]	; (80039e8 <pvPortMalloc+0x1ac>)
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	4013      	ands	r3, r2
 8003860:	2b00      	cmp	r3, #0
 8003862:	f040 80a7 	bne.w	80039b4 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) &&
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d02d      	beq.n	80038c8 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800386c:	2208      	movs	r2, #8
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) &&
 8003872:	687a      	ldr	r2, [r7, #4]
 8003874:	429a      	cmp	r2, r3
 8003876:	d227      	bcs.n	80038c8 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8003878:	2208      	movs	r2, #8
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4413      	add	r3, r2
 800387e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f003 0307 	and.w	r3, r3, #7
 8003886:	2b00      	cmp	r3, #0
 8003888:	d021      	beq.n	80038ce <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) )
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	f023 0307 	bic.w	r3, r3, #7
 8003890:	3308      	adds	r3, #8
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	429a      	cmp	r2, r3
 8003896:	d214      	bcs.n	80038c2 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	f023 0307 	bic.w	r3, r3, #7
 800389e:	3308      	adds	r3, #8
 80038a0:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f003 0307 	and.w	r3, r3, #7
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d010      	beq.n	80038ce <pvPortMalloc+0x92>
        __asm volatile
 80038ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038b0:	f383 8811 	msr	BASEPRI, r3
 80038b4:	f3bf 8f6f 	isb	sy
 80038b8:	f3bf 8f4f 	dsb	sy
 80038bc:	617b      	str	r3, [r7, #20]
    }
 80038be:	bf00      	nop
 80038c0:	e7fe      	b.n	80038c0 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80038c2:	2300      	movs	r3, #0
 80038c4:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80038c6:	e002      	b.n	80038ce <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 80038c8:	2300      	movs	r3, #0
 80038ca:	607b      	str	r3, [r7, #4]
 80038cc:	e000      	b.n	80038d0 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80038ce:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d06e      	beq.n	80039b4 <pvPortMalloc+0x178>
 80038d6:	4b45      	ldr	r3, [pc, #276]	; (80039ec <pvPortMalloc+0x1b0>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d869      	bhi.n	80039b4 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80038e0:	4b43      	ldr	r3, [pc, #268]	; (80039f0 <pvPortMalloc+0x1b4>)
 80038e2:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80038e4:	4b42      	ldr	r3, [pc, #264]	; (80039f0 <pvPortMalloc+0x1b4>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80038ea:	e004      	b.n	80038f6 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 80038ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ee:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80038f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80038f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d903      	bls.n	8003908 <pvPortMalloc+0xcc>
 8003900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d1f1      	bne.n	80038ec <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8003908:	4b36      	ldr	r3, [pc, #216]	; (80039e4 <pvPortMalloc+0x1a8>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800390e:	429a      	cmp	r2, r3
 8003910:	d050      	beq.n	80039b4 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003912:	6a3b      	ldr	r3, [r7, #32]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2208      	movs	r2, #8
 8003918:	4413      	add	r3, r2
 800391a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800391c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	6a3b      	ldr	r3, [r7, #32]
 8003922:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003926:	685a      	ldr	r2, [r3, #4]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	1ad2      	subs	r2, r2, r3
 800392c:	2308      	movs	r3, #8
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	429a      	cmp	r2, r3
 8003932:	d91f      	bls.n	8003974 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003934:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4413      	add	r3, r2
 800393a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	f003 0307 	and.w	r3, r3, #7
 8003942:	2b00      	cmp	r3, #0
 8003944:	d00a      	beq.n	800395c <pvPortMalloc+0x120>
        __asm volatile
 8003946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800394a:	f383 8811 	msr	BASEPRI, r3
 800394e:	f3bf 8f6f 	isb	sy
 8003952:	f3bf 8f4f 	dsb	sy
 8003956:	613b      	str	r3, [r7, #16]
    }
 8003958:	bf00      	nop
 800395a:	e7fe      	b.n	800395a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800395c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395e:	685a      	ldr	r2, [r3, #4]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	1ad2      	subs	r2, r2, r3
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800396e:	69b8      	ldr	r0, [r7, #24]
 8003970:	f000 f908 	bl	8003b84 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003974:	4b1d      	ldr	r3, [pc, #116]	; (80039ec <pvPortMalloc+0x1b0>)
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	4a1b      	ldr	r2, [pc, #108]	; (80039ec <pvPortMalloc+0x1b0>)
 8003980:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003982:	4b1a      	ldr	r3, [pc, #104]	; (80039ec <pvPortMalloc+0x1b0>)
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	4b1b      	ldr	r3, [pc, #108]	; (80039f4 <pvPortMalloc+0x1b8>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	429a      	cmp	r2, r3
 800398c:	d203      	bcs.n	8003996 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800398e:	4b17      	ldr	r3, [pc, #92]	; (80039ec <pvPortMalloc+0x1b0>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a18      	ldr	r2, [pc, #96]	; (80039f4 <pvPortMalloc+0x1b8>)
 8003994:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003998:	685a      	ldr	r2, [r3, #4]
 800399a:	4b13      	ldr	r3, [pc, #76]	; (80039e8 <pvPortMalloc+0x1ac>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	431a      	orrs	r2, r3
 80039a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a2:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80039a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a6:	2200      	movs	r2, #0
 80039a8:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80039aa:	4b13      	ldr	r3, [pc, #76]	; (80039f8 <pvPortMalloc+0x1bc>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	3301      	adds	r3, #1
 80039b0:	4a11      	ldr	r2, [pc, #68]	; (80039f8 <pvPortMalloc+0x1bc>)
 80039b2:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80039b4:	f7fe fd14 	bl	80023e0 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	f003 0307 	and.w	r3, r3, #7
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d00a      	beq.n	80039d8 <pvPortMalloc+0x19c>
        __asm volatile
 80039c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039c6:	f383 8811 	msr	BASEPRI, r3
 80039ca:	f3bf 8f6f 	isb	sy
 80039ce:	f3bf 8f4f 	dsb	sy
 80039d2:	60fb      	str	r3, [r7, #12]
    }
 80039d4:	bf00      	nop
 80039d6:	e7fe      	b.n	80039d6 <pvPortMalloc+0x19a>
    return pvReturn;
 80039d8:	69fb      	ldr	r3, [r7, #28]
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3728      	adds	r7, #40	; 0x28
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	20012de4 	.word	0x20012de4
 80039e8:	20012df8 	.word	0x20012df8
 80039ec:	20012de8 	.word	0x20012de8
 80039f0:	20012ddc 	.word	0x20012ddc
 80039f4:	20012dec 	.word	0x20012dec
 80039f8:	20012df0 	.word	0x20012df0

080039fc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b086      	sub	sp, #24
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d04d      	beq.n	8003aaa <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8003a0e:	2308      	movs	r3, #8
 8003a10:	425b      	negs	r3, r3
 8003a12:	697a      	ldr	r2, [r7, #20]
 8003a14:	4413      	add	r3, r2
 8003a16:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	685a      	ldr	r2, [r3, #4]
 8003a20:	4b24      	ldr	r3, [pc, #144]	; (8003ab4 <vPortFree+0xb8>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4013      	ands	r3, r2
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d10a      	bne.n	8003a40 <vPortFree+0x44>
        __asm volatile
 8003a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a2e:	f383 8811 	msr	BASEPRI, r3
 8003a32:	f3bf 8f6f 	isb	sy
 8003a36:	f3bf 8f4f 	dsb	sy
 8003a3a:	60fb      	str	r3, [r7, #12]
    }
 8003a3c:	bf00      	nop
 8003a3e:	e7fe      	b.n	8003a3e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d00a      	beq.n	8003a5e <vPortFree+0x62>
        __asm volatile
 8003a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a4c:	f383 8811 	msr	BASEPRI, r3
 8003a50:	f3bf 8f6f 	isb	sy
 8003a54:	f3bf 8f4f 	dsb	sy
 8003a58:	60bb      	str	r3, [r7, #8]
    }
 8003a5a:	bf00      	nop
 8003a5c:	e7fe      	b.n	8003a5c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	685a      	ldr	r2, [r3, #4]
 8003a62:	4b14      	ldr	r3, [pc, #80]	; (8003ab4 <vPortFree+0xb8>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4013      	ands	r3, r2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d01e      	beq.n	8003aaa <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d11a      	bne.n	8003aaa <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	685a      	ldr	r2, [r3, #4]
 8003a78:	4b0e      	ldr	r3, [pc, #56]	; (8003ab4 <vPortFree+0xb8>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	43db      	mvns	r3, r3
 8003a7e:	401a      	ands	r2, r3
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003a84:	f7fe fc9e 	bl	80023c4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	685a      	ldr	r2, [r3, #4]
 8003a8c:	4b0a      	ldr	r3, [pc, #40]	; (8003ab8 <vPortFree+0xbc>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4413      	add	r3, r2
 8003a92:	4a09      	ldr	r2, [pc, #36]	; (8003ab8 <vPortFree+0xbc>)
 8003a94:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003a96:	6938      	ldr	r0, [r7, #16]
 8003a98:	f000 f874 	bl	8003b84 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8003a9c:	4b07      	ldr	r3, [pc, #28]	; (8003abc <vPortFree+0xc0>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	4a06      	ldr	r2, [pc, #24]	; (8003abc <vPortFree+0xc0>)
 8003aa4:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8003aa6:	f7fe fc9b 	bl	80023e0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8003aaa:	bf00      	nop
 8003aac:	3718      	adds	r7, #24
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	20012df8 	.word	0x20012df8
 8003ab8:	20012de8 	.word	0x20012de8
 8003abc:	20012df4 	.word	0x20012df4

08003ac0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b085      	sub	sp, #20
 8003ac4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003ac6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8003aca:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8003acc:	4b27      	ldr	r3, [pc, #156]	; (8003b6c <prvHeapInit+0xac>)
 8003ace:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d00c      	beq.n	8003af4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	3307      	adds	r3, #7
 8003ade:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f023 0307 	bic.w	r3, r3, #7
 8003ae6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003ae8:	68ba      	ldr	r2, [r7, #8]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	4a1f      	ldr	r2, [pc, #124]	; (8003b6c <prvHeapInit+0xac>)
 8003af0:	4413      	add	r3, r2
 8003af2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003af8:	4a1d      	ldr	r2, [pc, #116]	; (8003b70 <prvHeapInit+0xb0>)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8003afe:	4b1c      	ldr	r3, [pc, #112]	; (8003b70 <prvHeapInit+0xb0>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	68ba      	ldr	r2, [r7, #8]
 8003b08:	4413      	add	r3, r2
 8003b0a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8003b0c:	2208      	movs	r2, #8
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	1a9b      	subs	r3, r3, r2
 8003b12:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f023 0307 	bic.w	r3, r3, #7
 8003b1a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	4a15      	ldr	r2, [pc, #84]	; (8003b74 <prvHeapInit+0xb4>)
 8003b20:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8003b22:	4b14      	ldr	r3, [pc, #80]	; (8003b74 <prvHeapInit+0xb4>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	2200      	movs	r2, #0
 8003b28:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8003b2a:	4b12      	ldr	r3, [pc, #72]	; (8003b74 <prvHeapInit+0xb4>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	68fa      	ldr	r2, [r7, #12]
 8003b3a:	1ad2      	subs	r2, r2, r3
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003b40:	4b0c      	ldr	r3, [pc, #48]	; (8003b74 <prvHeapInit+0xb4>)
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	4a0a      	ldr	r2, [pc, #40]	; (8003b78 <prvHeapInit+0xb8>)
 8003b4e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	4a09      	ldr	r2, [pc, #36]	; (8003b7c <prvHeapInit+0xbc>)
 8003b56:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003b58:	4b09      	ldr	r3, [pc, #36]	; (8003b80 <prvHeapInit+0xc0>)
 8003b5a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003b5e:	601a      	str	r2, [r3, #0]
}
 8003b60:	bf00      	nop
 8003b62:	3714      	adds	r7, #20
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr
 8003b6c:	200001dc 	.word	0x200001dc
 8003b70:	20012ddc 	.word	0x20012ddc
 8003b74:	20012de4 	.word	0x20012de4
 8003b78:	20012dec 	.word	0x20012dec
 8003b7c:	20012de8 	.word	0x20012de8
 8003b80:	20012df8 	.word	0x20012df8

08003b84 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003b84:	b480      	push	{r7}
 8003b86:	b085      	sub	sp, #20
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003b8c:	4b28      	ldr	r3, [pc, #160]	; (8003c30 <prvInsertBlockIntoFreeList+0xac>)
 8003b8e:	60fb      	str	r3, [r7, #12]
 8003b90:	e002      	b.n	8003b98 <prvInsertBlockIntoFreeList+0x14>
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	60fb      	str	r3, [r7, #12]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	687a      	ldr	r2, [r7, #4]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d8f7      	bhi.n	8003b92 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	68ba      	ldr	r2, [r7, #8]
 8003bac:	4413      	add	r3, r2
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d108      	bne.n	8003bc6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	685a      	ldr	r2, [r3, #4]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	441a      	add	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	68ba      	ldr	r2, [r7, #8]
 8003bd0:	441a      	add	r2, r3
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d118      	bne.n	8003c0c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	4b15      	ldr	r3, [pc, #84]	; (8003c34 <prvInsertBlockIntoFreeList+0xb0>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d00d      	beq.n	8003c02 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685a      	ldr	r2, [r3, #4]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	441a      	add	r2, r3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	601a      	str	r2, [r3, #0]
 8003c00:	e008      	b.n	8003c14 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003c02:	4b0c      	ldr	r3, [pc, #48]	; (8003c34 <prvInsertBlockIntoFreeList+0xb0>)
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	601a      	str	r2, [r3, #0]
 8003c0a:	e003      	b.n	8003c14 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8003c14:	68fa      	ldr	r2, [r7, #12]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d002      	beq.n	8003c22 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003c22:	bf00      	nop
 8003c24:	3714      	adds	r7, #20
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	20012ddc 	.word	0x20012ddc
 8003c34:	20012de4 	.word	0x20012de4

08003c38 <__libc_init_array>:
 8003c38:	b570      	push	{r4, r5, r6, lr}
 8003c3a:	4d0d      	ldr	r5, [pc, #52]	; (8003c70 <__libc_init_array+0x38>)
 8003c3c:	4c0d      	ldr	r4, [pc, #52]	; (8003c74 <__libc_init_array+0x3c>)
 8003c3e:	1b64      	subs	r4, r4, r5
 8003c40:	10a4      	asrs	r4, r4, #2
 8003c42:	2600      	movs	r6, #0
 8003c44:	42a6      	cmp	r6, r4
 8003c46:	d109      	bne.n	8003c5c <__libc_init_array+0x24>
 8003c48:	4d0b      	ldr	r5, [pc, #44]	; (8003c78 <__libc_init_array+0x40>)
 8003c4a:	4c0c      	ldr	r4, [pc, #48]	; (8003c7c <__libc_init_array+0x44>)
 8003c4c:	f000 fd02 	bl	8004654 <_init>
 8003c50:	1b64      	subs	r4, r4, r5
 8003c52:	10a4      	asrs	r4, r4, #2
 8003c54:	2600      	movs	r6, #0
 8003c56:	42a6      	cmp	r6, r4
 8003c58:	d105      	bne.n	8003c66 <__libc_init_array+0x2e>
 8003c5a:	bd70      	pop	{r4, r5, r6, pc}
 8003c5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c60:	4798      	blx	r3
 8003c62:	3601      	adds	r6, #1
 8003c64:	e7ee      	b.n	8003c44 <__libc_init_array+0xc>
 8003c66:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c6a:	4798      	blx	r3
 8003c6c:	3601      	adds	r6, #1
 8003c6e:	e7f2      	b.n	8003c56 <__libc_init_array+0x1e>
 8003c70:	08004730 	.word	0x08004730
 8003c74:	08004730 	.word	0x08004730
 8003c78:	08004730 	.word	0x08004730
 8003c7c:	08004734 	.word	0x08004734

08003c80 <memcpy>:
 8003c80:	440a      	add	r2, r1
 8003c82:	4291      	cmp	r1, r2
 8003c84:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c88:	d100      	bne.n	8003c8c <memcpy+0xc>
 8003c8a:	4770      	bx	lr
 8003c8c:	b510      	push	{r4, lr}
 8003c8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c96:	4291      	cmp	r1, r2
 8003c98:	d1f9      	bne.n	8003c8e <memcpy+0xe>
 8003c9a:	bd10      	pop	{r4, pc}

08003c9c <memset>:
 8003c9c:	4402      	add	r2, r0
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d100      	bne.n	8003ca6 <memset+0xa>
 8003ca4:	4770      	bx	lr
 8003ca6:	f803 1b01 	strb.w	r1, [r3], #1
 8003caa:	e7f9      	b.n	8003ca0 <memset+0x4>

08003cac <_puts_r>:
 8003cac:	b570      	push	{r4, r5, r6, lr}
 8003cae:	460e      	mov	r6, r1
 8003cb0:	4605      	mov	r5, r0
 8003cb2:	b118      	cbz	r0, 8003cbc <_puts_r+0x10>
 8003cb4:	6983      	ldr	r3, [r0, #24]
 8003cb6:	b90b      	cbnz	r3, 8003cbc <_puts_r+0x10>
 8003cb8:	f000 fa48 	bl	800414c <__sinit>
 8003cbc:	69ab      	ldr	r3, [r5, #24]
 8003cbe:	68ac      	ldr	r4, [r5, #8]
 8003cc0:	b913      	cbnz	r3, 8003cc8 <_puts_r+0x1c>
 8003cc2:	4628      	mov	r0, r5
 8003cc4:	f000 fa42 	bl	800414c <__sinit>
 8003cc8:	4b2c      	ldr	r3, [pc, #176]	; (8003d7c <_puts_r+0xd0>)
 8003cca:	429c      	cmp	r4, r3
 8003ccc:	d120      	bne.n	8003d10 <_puts_r+0x64>
 8003cce:	686c      	ldr	r4, [r5, #4]
 8003cd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003cd2:	07db      	lsls	r3, r3, #31
 8003cd4:	d405      	bmi.n	8003ce2 <_puts_r+0x36>
 8003cd6:	89a3      	ldrh	r3, [r4, #12]
 8003cd8:	0598      	lsls	r0, r3, #22
 8003cda:	d402      	bmi.n	8003ce2 <_puts_r+0x36>
 8003cdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003cde:	f000 fad3 	bl	8004288 <__retarget_lock_acquire_recursive>
 8003ce2:	89a3      	ldrh	r3, [r4, #12]
 8003ce4:	0719      	lsls	r1, r3, #28
 8003ce6:	d51d      	bpl.n	8003d24 <_puts_r+0x78>
 8003ce8:	6923      	ldr	r3, [r4, #16]
 8003cea:	b1db      	cbz	r3, 8003d24 <_puts_r+0x78>
 8003cec:	3e01      	subs	r6, #1
 8003cee:	68a3      	ldr	r3, [r4, #8]
 8003cf0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	60a3      	str	r3, [r4, #8]
 8003cf8:	bb39      	cbnz	r1, 8003d4a <_puts_r+0x9e>
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	da38      	bge.n	8003d70 <_puts_r+0xc4>
 8003cfe:	4622      	mov	r2, r4
 8003d00:	210a      	movs	r1, #10
 8003d02:	4628      	mov	r0, r5
 8003d04:	f000 f848 	bl	8003d98 <__swbuf_r>
 8003d08:	3001      	adds	r0, #1
 8003d0a:	d011      	beq.n	8003d30 <_puts_r+0x84>
 8003d0c:	250a      	movs	r5, #10
 8003d0e:	e011      	b.n	8003d34 <_puts_r+0x88>
 8003d10:	4b1b      	ldr	r3, [pc, #108]	; (8003d80 <_puts_r+0xd4>)
 8003d12:	429c      	cmp	r4, r3
 8003d14:	d101      	bne.n	8003d1a <_puts_r+0x6e>
 8003d16:	68ac      	ldr	r4, [r5, #8]
 8003d18:	e7da      	b.n	8003cd0 <_puts_r+0x24>
 8003d1a:	4b1a      	ldr	r3, [pc, #104]	; (8003d84 <_puts_r+0xd8>)
 8003d1c:	429c      	cmp	r4, r3
 8003d1e:	bf08      	it	eq
 8003d20:	68ec      	ldreq	r4, [r5, #12]
 8003d22:	e7d5      	b.n	8003cd0 <_puts_r+0x24>
 8003d24:	4621      	mov	r1, r4
 8003d26:	4628      	mov	r0, r5
 8003d28:	f000 f888 	bl	8003e3c <__swsetup_r>
 8003d2c:	2800      	cmp	r0, #0
 8003d2e:	d0dd      	beq.n	8003cec <_puts_r+0x40>
 8003d30:	f04f 35ff 	mov.w	r5, #4294967295
 8003d34:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003d36:	07da      	lsls	r2, r3, #31
 8003d38:	d405      	bmi.n	8003d46 <_puts_r+0x9a>
 8003d3a:	89a3      	ldrh	r3, [r4, #12]
 8003d3c:	059b      	lsls	r3, r3, #22
 8003d3e:	d402      	bmi.n	8003d46 <_puts_r+0x9a>
 8003d40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003d42:	f000 faa2 	bl	800428a <__retarget_lock_release_recursive>
 8003d46:	4628      	mov	r0, r5
 8003d48:	bd70      	pop	{r4, r5, r6, pc}
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	da04      	bge.n	8003d58 <_puts_r+0xac>
 8003d4e:	69a2      	ldr	r2, [r4, #24]
 8003d50:	429a      	cmp	r2, r3
 8003d52:	dc06      	bgt.n	8003d62 <_puts_r+0xb6>
 8003d54:	290a      	cmp	r1, #10
 8003d56:	d004      	beq.n	8003d62 <_puts_r+0xb6>
 8003d58:	6823      	ldr	r3, [r4, #0]
 8003d5a:	1c5a      	adds	r2, r3, #1
 8003d5c:	6022      	str	r2, [r4, #0]
 8003d5e:	7019      	strb	r1, [r3, #0]
 8003d60:	e7c5      	b.n	8003cee <_puts_r+0x42>
 8003d62:	4622      	mov	r2, r4
 8003d64:	4628      	mov	r0, r5
 8003d66:	f000 f817 	bl	8003d98 <__swbuf_r>
 8003d6a:	3001      	adds	r0, #1
 8003d6c:	d1bf      	bne.n	8003cee <_puts_r+0x42>
 8003d6e:	e7df      	b.n	8003d30 <_puts_r+0x84>
 8003d70:	6823      	ldr	r3, [r4, #0]
 8003d72:	250a      	movs	r5, #10
 8003d74:	1c5a      	adds	r2, r3, #1
 8003d76:	6022      	str	r2, [r4, #0]
 8003d78:	701d      	strb	r5, [r3, #0]
 8003d7a:	e7db      	b.n	8003d34 <_puts_r+0x88>
 8003d7c:	080046e8 	.word	0x080046e8
 8003d80:	08004708 	.word	0x08004708
 8003d84:	080046c8 	.word	0x080046c8

08003d88 <puts>:
 8003d88:	4b02      	ldr	r3, [pc, #8]	; (8003d94 <puts+0xc>)
 8003d8a:	4601      	mov	r1, r0
 8003d8c:	6818      	ldr	r0, [r3, #0]
 8003d8e:	f7ff bf8d 	b.w	8003cac <_puts_r>
 8003d92:	bf00      	nop
 8003d94:	20000014 	.word	0x20000014

08003d98 <__swbuf_r>:
 8003d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d9a:	460e      	mov	r6, r1
 8003d9c:	4614      	mov	r4, r2
 8003d9e:	4605      	mov	r5, r0
 8003da0:	b118      	cbz	r0, 8003daa <__swbuf_r+0x12>
 8003da2:	6983      	ldr	r3, [r0, #24]
 8003da4:	b90b      	cbnz	r3, 8003daa <__swbuf_r+0x12>
 8003da6:	f000 f9d1 	bl	800414c <__sinit>
 8003daa:	4b21      	ldr	r3, [pc, #132]	; (8003e30 <__swbuf_r+0x98>)
 8003dac:	429c      	cmp	r4, r3
 8003dae:	d12b      	bne.n	8003e08 <__swbuf_r+0x70>
 8003db0:	686c      	ldr	r4, [r5, #4]
 8003db2:	69a3      	ldr	r3, [r4, #24]
 8003db4:	60a3      	str	r3, [r4, #8]
 8003db6:	89a3      	ldrh	r3, [r4, #12]
 8003db8:	071a      	lsls	r2, r3, #28
 8003dba:	d52f      	bpl.n	8003e1c <__swbuf_r+0x84>
 8003dbc:	6923      	ldr	r3, [r4, #16]
 8003dbe:	b36b      	cbz	r3, 8003e1c <__swbuf_r+0x84>
 8003dc0:	6923      	ldr	r3, [r4, #16]
 8003dc2:	6820      	ldr	r0, [r4, #0]
 8003dc4:	1ac0      	subs	r0, r0, r3
 8003dc6:	6963      	ldr	r3, [r4, #20]
 8003dc8:	b2f6      	uxtb	r6, r6
 8003dca:	4283      	cmp	r3, r0
 8003dcc:	4637      	mov	r7, r6
 8003dce:	dc04      	bgt.n	8003dda <__swbuf_r+0x42>
 8003dd0:	4621      	mov	r1, r4
 8003dd2:	4628      	mov	r0, r5
 8003dd4:	f000 f926 	bl	8004024 <_fflush_r>
 8003dd8:	bb30      	cbnz	r0, 8003e28 <__swbuf_r+0x90>
 8003dda:	68a3      	ldr	r3, [r4, #8]
 8003ddc:	3b01      	subs	r3, #1
 8003dde:	60a3      	str	r3, [r4, #8]
 8003de0:	6823      	ldr	r3, [r4, #0]
 8003de2:	1c5a      	adds	r2, r3, #1
 8003de4:	6022      	str	r2, [r4, #0]
 8003de6:	701e      	strb	r6, [r3, #0]
 8003de8:	6963      	ldr	r3, [r4, #20]
 8003dea:	3001      	adds	r0, #1
 8003dec:	4283      	cmp	r3, r0
 8003dee:	d004      	beq.n	8003dfa <__swbuf_r+0x62>
 8003df0:	89a3      	ldrh	r3, [r4, #12]
 8003df2:	07db      	lsls	r3, r3, #31
 8003df4:	d506      	bpl.n	8003e04 <__swbuf_r+0x6c>
 8003df6:	2e0a      	cmp	r6, #10
 8003df8:	d104      	bne.n	8003e04 <__swbuf_r+0x6c>
 8003dfa:	4621      	mov	r1, r4
 8003dfc:	4628      	mov	r0, r5
 8003dfe:	f000 f911 	bl	8004024 <_fflush_r>
 8003e02:	b988      	cbnz	r0, 8003e28 <__swbuf_r+0x90>
 8003e04:	4638      	mov	r0, r7
 8003e06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e08:	4b0a      	ldr	r3, [pc, #40]	; (8003e34 <__swbuf_r+0x9c>)
 8003e0a:	429c      	cmp	r4, r3
 8003e0c:	d101      	bne.n	8003e12 <__swbuf_r+0x7a>
 8003e0e:	68ac      	ldr	r4, [r5, #8]
 8003e10:	e7cf      	b.n	8003db2 <__swbuf_r+0x1a>
 8003e12:	4b09      	ldr	r3, [pc, #36]	; (8003e38 <__swbuf_r+0xa0>)
 8003e14:	429c      	cmp	r4, r3
 8003e16:	bf08      	it	eq
 8003e18:	68ec      	ldreq	r4, [r5, #12]
 8003e1a:	e7ca      	b.n	8003db2 <__swbuf_r+0x1a>
 8003e1c:	4621      	mov	r1, r4
 8003e1e:	4628      	mov	r0, r5
 8003e20:	f000 f80c 	bl	8003e3c <__swsetup_r>
 8003e24:	2800      	cmp	r0, #0
 8003e26:	d0cb      	beq.n	8003dc0 <__swbuf_r+0x28>
 8003e28:	f04f 37ff 	mov.w	r7, #4294967295
 8003e2c:	e7ea      	b.n	8003e04 <__swbuf_r+0x6c>
 8003e2e:	bf00      	nop
 8003e30:	080046e8 	.word	0x080046e8
 8003e34:	08004708 	.word	0x08004708
 8003e38:	080046c8 	.word	0x080046c8

08003e3c <__swsetup_r>:
 8003e3c:	4b32      	ldr	r3, [pc, #200]	; (8003f08 <__swsetup_r+0xcc>)
 8003e3e:	b570      	push	{r4, r5, r6, lr}
 8003e40:	681d      	ldr	r5, [r3, #0]
 8003e42:	4606      	mov	r6, r0
 8003e44:	460c      	mov	r4, r1
 8003e46:	b125      	cbz	r5, 8003e52 <__swsetup_r+0x16>
 8003e48:	69ab      	ldr	r3, [r5, #24]
 8003e4a:	b913      	cbnz	r3, 8003e52 <__swsetup_r+0x16>
 8003e4c:	4628      	mov	r0, r5
 8003e4e:	f000 f97d 	bl	800414c <__sinit>
 8003e52:	4b2e      	ldr	r3, [pc, #184]	; (8003f0c <__swsetup_r+0xd0>)
 8003e54:	429c      	cmp	r4, r3
 8003e56:	d10f      	bne.n	8003e78 <__swsetup_r+0x3c>
 8003e58:	686c      	ldr	r4, [r5, #4]
 8003e5a:	89a3      	ldrh	r3, [r4, #12]
 8003e5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003e60:	0719      	lsls	r1, r3, #28
 8003e62:	d42c      	bmi.n	8003ebe <__swsetup_r+0x82>
 8003e64:	06dd      	lsls	r5, r3, #27
 8003e66:	d411      	bmi.n	8003e8c <__swsetup_r+0x50>
 8003e68:	2309      	movs	r3, #9
 8003e6a:	6033      	str	r3, [r6, #0]
 8003e6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003e70:	81a3      	strh	r3, [r4, #12]
 8003e72:	f04f 30ff 	mov.w	r0, #4294967295
 8003e76:	e03e      	b.n	8003ef6 <__swsetup_r+0xba>
 8003e78:	4b25      	ldr	r3, [pc, #148]	; (8003f10 <__swsetup_r+0xd4>)
 8003e7a:	429c      	cmp	r4, r3
 8003e7c:	d101      	bne.n	8003e82 <__swsetup_r+0x46>
 8003e7e:	68ac      	ldr	r4, [r5, #8]
 8003e80:	e7eb      	b.n	8003e5a <__swsetup_r+0x1e>
 8003e82:	4b24      	ldr	r3, [pc, #144]	; (8003f14 <__swsetup_r+0xd8>)
 8003e84:	429c      	cmp	r4, r3
 8003e86:	bf08      	it	eq
 8003e88:	68ec      	ldreq	r4, [r5, #12]
 8003e8a:	e7e6      	b.n	8003e5a <__swsetup_r+0x1e>
 8003e8c:	0758      	lsls	r0, r3, #29
 8003e8e:	d512      	bpl.n	8003eb6 <__swsetup_r+0x7a>
 8003e90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e92:	b141      	cbz	r1, 8003ea6 <__swsetup_r+0x6a>
 8003e94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e98:	4299      	cmp	r1, r3
 8003e9a:	d002      	beq.n	8003ea2 <__swsetup_r+0x66>
 8003e9c:	4630      	mov	r0, r6
 8003e9e:	f000 fa59 	bl	8004354 <_free_r>
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	6363      	str	r3, [r4, #52]	; 0x34
 8003ea6:	89a3      	ldrh	r3, [r4, #12]
 8003ea8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003eac:	81a3      	strh	r3, [r4, #12]
 8003eae:	2300      	movs	r3, #0
 8003eb0:	6063      	str	r3, [r4, #4]
 8003eb2:	6923      	ldr	r3, [r4, #16]
 8003eb4:	6023      	str	r3, [r4, #0]
 8003eb6:	89a3      	ldrh	r3, [r4, #12]
 8003eb8:	f043 0308 	orr.w	r3, r3, #8
 8003ebc:	81a3      	strh	r3, [r4, #12]
 8003ebe:	6923      	ldr	r3, [r4, #16]
 8003ec0:	b94b      	cbnz	r3, 8003ed6 <__swsetup_r+0x9a>
 8003ec2:	89a3      	ldrh	r3, [r4, #12]
 8003ec4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003ec8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ecc:	d003      	beq.n	8003ed6 <__swsetup_r+0x9a>
 8003ece:	4621      	mov	r1, r4
 8003ed0:	4630      	mov	r0, r6
 8003ed2:	f000 f9ff 	bl	80042d4 <__smakebuf_r>
 8003ed6:	89a0      	ldrh	r0, [r4, #12]
 8003ed8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003edc:	f010 0301 	ands.w	r3, r0, #1
 8003ee0:	d00a      	beq.n	8003ef8 <__swsetup_r+0xbc>
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	60a3      	str	r3, [r4, #8]
 8003ee6:	6963      	ldr	r3, [r4, #20]
 8003ee8:	425b      	negs	r3, r3
 8003eea:	61a3      	str	r3, [r4, #24]
 8003eec:	6923      	ldr	r3, [r4, #16]
 8003eee:	b943      	cbnz	r3, 8003f02 <__swsetup_r+0xc6>
 8003ef0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003ef4:	d1ba      	bne.n	8003e6c <__swsetup_r+0x30>
 8003ef6:	bd70      	pop	{r4, r5, r6, pc}
 8003ef8:	0781      	lsls	r1, r0, #30
 8003efa:	bf58      	it	pl
 8003efc:	6963      	ldrpl	r3, [r4, #20]
 8003efe:	60a3      	str	r3, [r4, #8]
 8003f00:	e7f4      	b.n	8003eec <__swsetup_r+0xb0>
 8003f02:	2000      	movs	r0, #0
 8003f04:	e7f7      	b.n	8003ef6 <__swsetup_r+0xba>
 8003f06:	bf00      	nop
 8003f08:	20000014 	.word	0x20000014
 8003f0c:	080046e8 	.word	0x080046e8
 8003f10:	08004708 	.word	0x08004708
 8003f14:	080046c8 	.word	0x080046c8

08003f18 <__sflush_r>:
 8003f18:	898a      	ldrh	r2, [r1, #12]
 8003f1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f1e:	4605      	mov	r5, r0
 8003f20:	0710      	lsls	r0, r2, #28
 8003f22:	460c      	mov	r4, r1
 8003f24:	d458      	bmi.n	8003fd8 <__sflush_r+0xc0>
 8003f26:	684b      	ldr	r3, [r1, #4]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	dc05      	bgt.n	8003f38 <__sflush_r+0x20>
 8003f2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	dc02      	bgt.n	8003f38 <__sflush_r+0x20>
 8003f32:	2000      	movs	r0, #0
 8003f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003f3a:	2e00      	cmp	r6, #0
 8003f3c:	d0f9      	beq.n	8003f32 <__sflush_r+0x1a>
 8003f3e:	2300      	movs	r3, #0
 8003f40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003f44:	682f      	ldr	r7, [r5, #0]
 8003f46:	602b      	str	r3, [r5, #0]
 8003f48:	d032      	beq.n	8003fb0 <__sflush_r+0x98>
 8003f4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003f4c:	89a3      	ldrh	r3, [r4, #12]
 8003f4e:	075a      	lsls	r2, r3, #29
 8003f50:	d505      	bpl.n	8003f5e <__sflush_r+0x46>
 8003f52:	6863      	ldr	r3, [r4, #4]
 8003f54:	1ac0      	subs	r0, r0, r3
 8003f56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003f58:	b10b      	cbz	r3, 8003f5e <__sflush_r+0x46>
 8003f5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003f5c:	1ac0      	subs	r0, r0, r3
 8003f5e:	2300      	movs	r3, #0
 8003f60:	4602      	mov	r2, r0
 8003f62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003f64:	6a21      	ldr	r1, [r4, #32]
 8003f66:	4628      	mov	r0, r5
 8003f68:	47b0      	blx	r6
 8003f6a:	1c43      	adds	r3, r0, #1
 8003f6c:	89a3      	ldrh	r3, [r4, #12]
 8003f6e:	d106      	bne.n	8003f7e <__sflush_r+0x66>
 8003f70:	6829      	ldr	r1, [r5, #0]
 8003f72:	291d      	cmp	r1, #29
 8003f74:	d82c      	bhi.n	8003fd0 <__sflush_r+0xb8>
 8003f76:	4a2a      	ldr	r2, [pc, #168]	; (8004020 <__sflush_r+0x108>)
 8003f78:	40ca      	lsrs	r2, r1
 8003f7a:	07d6      	lsls	r6, r2, #31
 8003f7c:	d528      	bpl.n	8003fd0 <__sflush_r+0xb8>
 8003f7e:	2200      	movs	r2, #0
 8003f80:	6062      	str	r2, [r4, #4]
 8003f82:	04d9      	lsls	r1, r3, #19
 8003f84:	6922      	ldr	r2, [r4, #16]
 8003f86:	6022      	str	r2, [r4, #0]
 8003f88:	d504      	bpl.n	8003f94 <__sflush_r+0x7c>
 8003f8a:	1c42      	adds	r2, r0, #1
 8003f8c:	d101      	bne.n	8003f92 <__sflush_r+0x7a>
 8003f8e:	682b      	ldr	r3, [r5, #0]
 8003f90:	b903      	cbnz	r3, 8003f94 <__sflush_r+0x7c>
 8003f92:	6560      	str	r0, [r4, #84]	; 0x54
 8003f94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f96:	602f      	str	r7, [r5, #0]
 8003f98:	2900      	cmp	r1, #0
 8003f9a:	d0ca      	beq.n	8003f32 <__sflush_r+0x1a>
 8003f9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003fa0:	4299      	cmp	r1, r3
 8003fa2:	d002      	beq.n	8003faa <__sflush_r+0x92>
 8003fa4:	4628      	mov	r0, r5
 8003fa6:	f000 f9d5 	bl	8004354 <_free_r>
 8003faa:	2000      	movs	r0, #0
 8003fac:	6360      	str	r0, [r4, #52]	; 0x34
 8003fae:	e7c1      	b.n	8003f34 <__sflush_r+0x1c>
 8003fb0:	6a21      	ldr	r1, [r4, #32]
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	4628      	mov	r0, r5
 8003fb6:	47b0      	blx	r6
 8003fb8:	1c41      	adds	r1, r0, #1
 8003fba:	d1c7      	bne.n	8003f4c <__sflush_r+0x34>
 8003fbc:	682b      	ldr	r3, [r5, #0]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d0c4      	beq.n	8003f4c <__sflush_r+0x34>
 8003fc2:	2b1d      	cmp	r3, #29
 8003fc4:	d001      	beq.n	8003fca <__sflush_r+0xb2>
 8003fc6:	2b16      	cmp	r3, #22
 8003fc8:	d101      	bne.n	8003fce <__sflush_r+0xb6>
 8003fca:	602f      	str	r7, [r5, #0]
 8003fcc:	e7b1      	b.n	8003f32 <__sflush_r+0x1a>
 8003fce:	89a3      	ldrh	r3, [r4, #12]
 8003fd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fd4:	81a3      	strh	r3, [r4, #12]
 8003fd6:	e7ad      	b.n	8003f34 <__sflush_r+0x1c>
 8003fd8:	690f      	ldr	r7, [r1, #16]
 8003fda:	2f00      	cmp	r7, #0
 8003fdc:	d0a9      	beq.n	8003f32 <__sflush_r+0x1a>
 8003fde:	0793      	lsls	r3, r2, #30
 8003fe0:	680e      	ldr	r6, [r1, #0]
 8003fe2:	bf08      	it	eq
 8003fe4:	694b      	ldreq	r3, [r1, #20]
 8003fe6:	600f      	str	r7, [r1, #0]
 8003fe8:	bf18      	it	ne
 8003fea:	2300      	movne	r3, #0
 8003fec:	eba6 0807 	sub.w	r8, r6, r7
 8003ff0:	608b      	str	r3, [r1, #8]
 8003ff2:	f1b8 0f00 	cmp.w	r8, #0
 8003ff6:	dd9c      	ble.n	8003f32 <__sflush_r+0x1a>
 8003ff8:	6a21      	ldr	r1, [r4, #32]
 8003ffa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003ffc:	4643      	mov	r3, r8
 8003ffe:	463a      	mov	r2, r7
 8004000:	4628      	mov	r0, r5
 8004002:	47b0      	blx	r6
 8004004:	2800      	cmp	r0, #0
 8004006:	dc06      	bgt.n	8004016 <__sflush_r+0xfe>
 8004008:	89a3      	ldrh	r3, [r4, #12]
 800400a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800400e:	81a3      	strh	r3, [r4, #12]
 8004010:	f04f 30ff 	mov.w	r0, #4294967295
 8004014:	e78e      	b.n	8003f34 <__sflush_r+0x1c>
 8004016:	4407      	add	r7, r0
 8004018:	eba8 0800 	sub.w	r8, r8, r0
 800401c:	e7e9      	b.n	8003ff2 <__sflush_r+0xda>
 800401e:	bf00      	nop
 8004020:	20400001 	.word	0x20400001

08004024 <_fflush_r>:
 8004024:	b538      	push	{r3, r4, r5, lr}
 8004026:	690b      	ldr	r3, [r1, #16]
 8004028:	4605      	mov	r5, r0
 800402a:	460c      	mov	r4, r1
 800402c:	b913      	cbnz	r3, 8004034 <_fflush_r+0x10>
 800402e:	2500      	movs	r5, #0
 8004030:	4628      	mov	r0, r5
 8004032:	bd38      	pop	{r3, r4, r5, pc}
 8004034:	b118      	cbz	r0, 800403e <_fflush_r+0x1a>
 8004036:	6983      	ldr	r3, [r0, #24]
 8004038:	b90b      	cbnz	r3, 800403e <_fflush_r+0x1a>
 800403a:	f000 f887 	bl	800414c <__sinit>
 800403e:	4b14      	ldr	r3, [pc, #80]	; (8004090 <_fflush_r+0x6c>)
 8004040:	429c      	cmp	r4, r3
 8004042:	d11b      	bne.n	800407c <_fflush_r+0x58>
 8004044:	686c      	ldr	r4, [r5, #4]
 8004046:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d0ef      	beq.n	800402e <_fflush_r+0xa>
 800404e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004050:	07d0      	lsls	r0, r2, #31
 8004052:	d404      	bmi.n	800405e <_fflush_r+0x3a>
 8004054:	0599      	lsls	r1, r3, #22
 8004056:	d402      	bmi.n	800405e <_fflush_r+0x3a>
 8004058:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800405a:	f000 f915 	bl	8004288 <__retarget_lock_acquire_recursive>
 800405e:	4628      	mov	r0, r5
 8004060:	4621      	mov	r1, r4
 8004062:	f7ff ff59 	bl	8003f18 <__sflush_r>
 8004066:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004068:	07da      	lsls	r2, r3, #31
 800406a:	4605      	mov	r5, r0
 800406c:	d4e0      	bmi.n	8004030 <_fflush_r+0xc>
 800406e:	89a3      	ldrh	r3, [r4, #12]
 8004070:	059b      	lsls	r3, r3, #22
 8004072:	d4dd      	bmi.n	8004030 <_fflush_r+0xc>
 8004074:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004076:	f000 f908 	bl	800428a <__retarget_lock_release_recursive>
 800407a:	e7d9      	b.n	8004030 <_fflush_r+0xc>
 800407c:	4b05      	ldr	r3, [pc, #20]	; (8004094 <_fflush_r+0x70>)
 800407e:	429c      	cmp	r4, r3
 8004080:	d101      	bne.n	8004086 <_fflush_r+0x62>
 8004082:	68ac      	ldr	r4, [r5, #8]
 8004084:	e7df      	b.n	8004046 <_fflush_r+0x22>
 8004086:	4b04      	ldr	r3, [pc, #16]	; (8004098 <_fflush_r+0x74>)
 8004088:	429c      	cmp	r4, r3
 800408a:	bf08      	it	eq
 800408c:	68ec      	ldreq	r4, [r5, #12]
 800408e:	e7da      	b.n	8004046 <_fflush_r+0x22>
 8004090:	080046e8 	.word	0x080046e8
 8004094:	08004708 	.word	0x08004708
 8004098:	080046c8 	.word	0x080046c8

0800409c <std>:
 800409c:	2300      	movs	r3, #0
 800409e:	b510      	push	{r4, lr}
 80040a0:	4604      	mov	r4, r0
 80040a2:	e9c0 3300 	strd	r3, r3, [r0]
 80040a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80040aa:	6083      	str	r3, [r0, #8]
 80040ac:	8181      	strh	r1, [r0, #12]
 80040ae:	6643      	str	r3, [r0, #100]	; 0x64
 80040b0:	81c2      	strh	r2, [r0, #14]
 80040b2:	6183      	str	r3, [r0, #24]
 80040b4:	4619      	mov	r1, r3
 80040b6:	2208      	movs	r2, #8
 80040b8:	305c      	adds	r0, #92	; 0x5c
 80040ba:	f7ff fdef 	bl	8003c9c <memset>
 80040be:	4b05      	ldr	r3, [pc, #20]	; (80040d4 <std+0x38>)
 80040c0:	6263      	str	r3, [r4, #36]	; 0x24
 80040c2:	4b05      	ldr	r3, [pc, #20]	; (80040d8 <std+0x3c>)
 80040c4:	62a3      	str	r3, [r4, #40]	; 0x28
 80040c6:	4b05      	ldr	r3, [pc, #20]	; (80040dc <std+0x40>)
 80040c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80040ca:	4b05      	ldr	r3, [pc, #20]	; (80040e0 <std+0x44>)
 80040cc:	6224      	str	r4, [r4, #32]
 80040ce:	6323      	str	r3, [r4, #48]	; 0x30
 80040d0:	bd10      	pop	{r4, pc}
 80040d2:	bf00      	nop
 80040d4:	080044c9 	.word	0x080044c9
 80040d8:	080044eb 	.word	0x080044eb
 80040dc:	08004523 	.word	0x08004523
 80040e0:	08004547 	.word	0x08004547

080040e4 <_cleanup_r>:
 80040e4:	4901      	ldr	r1, [pc, #4]	; (80040ec <_cleanup_r+0x8>)
 80040e6:	f000 b8af 	b.w	8004248 <_fwalk_reent>
 80040ea:	bf00      	nop
 80040ec:	08004025 	.word	0x08004025

080040f0 <__sfmoreglue>:
 80040f0:	b570      	push	{r4, r5, r6, lr}
 80040f2:	1e4a      	subs	r2, r1, #1
 80040f4:	2568      	movs	r5, #104	; 0x68
 80040f6:	4355      	muls	r5, r2
 80040f8:	460e      	mov	r6, r1
 80040fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80040fe:	f000 f979 	bl	80043f4 <_malloc_r>
 8004102:	4604      	mov	r4, r0
 8004104:	b140      	cbz	r0, 8004118 <__sfmoreglue+0x28>
 8004106:	2100      	movs	r1, #0
 8004108:	e9c0 1600 	strd	r1, r6, [r0]
 800410c:	300c      	adds	r0, #12
 800410e:	60a0      	str	r0, [r4, #8]
 8004110:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004114:	f7ff fdc2 	bl	8003c9c <memset>
 8004118:	4620      	mov	r0, r4
 800411a:	bd70      	pop	{r4, r5, r6, pc}

0800411c <__sfp_lock_acquire>:
 800411c:	4801      	ldr	r0, [pc, #4]	; (8004124 <__sfp_lock_acquire+0x8>)
 800411e:	f000 b8b3 	b.w	8004288 <__retarget_lock_acquire_recursive>
 8004122:	bf00      	nop
 8004124:	20012e9c 	.word	0x20012e9c

08004128 <__sfp_lock_release>:
 8004128:	4801      	ldr	r0, [pc, #4]	; (8004130 <__sfp_lock_release+0x8>)
 800412a:	f000 b8ae 	b.w	800428a <__retarget_lock_release_recursive>
 800412e:	bf00      	nop
 8004130:	20012e9c 	.word	0x20012e9c

08004134 <__sinit_lock_acquire>:
 8004134:	4801      	ldr	r0, [pc, #4]	; (800413c <__sinit_lock_acquire+0x8>)
 8004136:	f000 b8a7 	b.w	8004288 <__retarget_lock_acquire_recursive>
 800413a:	bf00      	nop
 800413c:	20012e97 	.word	0x20012e97

08004140 <__sinit_lock_release>:
 8004140:	4801      	ldr	r0, [pc, #4]	; (8004148 <__sinit_lock_release+0x8>)
 8004142:	f000 b8a2 	b.w	800428a <__retarget_lock_release_recursive>
 8004146:	bf00      	nop
 8004148:	20012e97 	.word	0x20012e97

0800414c <__sinit>:
 800414c:	b510      	push	{r4, lr}
 800414e:	4604      	mov	r4, r0
 8004150:	f7ff fff0 	bl	8004134 <__sinit_lock_acquire>
 8004154:	69a3      	ldr	r3, [r4, #24]
 8004156:	b11b      	cbz	r3, 8004160 <__sinit+0x14>
 8004158:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800415c:	f7ff bff0 	b.w	8004140 <__sinit_lock_release>
 8004160:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004164:	6523      	str	r3, [r4, #80]	; 0x50
 8004166:	4b13      	ldr	r3, [pc, #76]	; (80041b4 <__sinit+0x68>)
 8004168:	4a13      	ldr	r2, [pc, #76]	; (80041b8 <__sinit+0x6c>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	62a2      	str	r2, [r4, #40]	; 0x28
 800416e:	42a3      	cmp	r3, r4
 8004170:	bf04      	itt	eq
 8004172:	2301      	moveq	r3, #1
 8004174:	61a3      	streq	r3, [r4, #24]
 8004176:	4620      	mov	r0, r4
 8004178:	f000 f820 	bl	80041bc <__sfp>
 800417c:	6060      	str	r0, [r4, #4]
 800417e:	4620      	mov	r0, r4
 8004180:	f000 f81c 	bl	80041bc <__sfp>
 8004184:	60a0      	str	r0, [r4, #8]
 8004186:	4620      	mov	r0, r4
 8004188:	f000 f818 	bl	80041bc <__sfp>
 800418c:	2200      	movs	r2, #0
 800418e:	60e0      	str	r0, [r4, #12]
 8004190:	2104      	movs	r1, #4
 8004192:	6860      	ldr	r0, [r4, #4]
 8004194:	f7ff ff82 	bl	800409c <std>
 8004198:	68a0      	ldr	r0, [r4, #8]
 800419a:	2201      	movs	r2, #1
 800419c:	2109      	movs	r1, #9
 800419e:	f7ff ff7d 	bl	800409c <std>
 80041a2:	68e0      	ldr	r0, [r4, #12]
 80041a4:	2202      	movs	r2, #2
 80041a6:	2112      	movs	r1, #18
 80041a8:	f7ff ff78 	bl	800409c <std>
 80041ac:	2301      	movs	r3, #1
 80041ae:	61a3      	str	r3, [r4, #24]
 80041b0:	e7d2      	b.n	8004158 <__sinit+0xc>
 80041b2:	bf00      	nop
 80041b4:	080046c4 	.word	0x080046c4
 80041b8:	080040e5 	.word	0x080040e5

080041bc <__sfp>:
 80041bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041be:	4607      	mov	r7, r0
 80041c0:	f7ff ffac 	bl	800411c <__sfp_lock_acquire>
 80041c4:	4b1e      	ldr	r3, [pc, #120]	; (8004240 <__sfp+0x84>)
 80041c6:	681e      	ldr	r6, [r3, #0]
 80041c8:	69b3      	ldr	r3, [r6, #24]
 80041ca:	b913      	cbnz	r3, 80041d2 <__sfp+0x16>
 80041cc:	4630      	mov	r0, r6
 80041ce:	f7ff ffbd 	bl	800414c <__sinit>
 80041d2:	3648      	adds	r6, #72	; 0x48
 80041d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80041d8:	3b01      	subs	r3, #1
 80041da:	d503      	bpl.n	80041e4 <__sfp+0x28>
 80041dc:	6833      	ldr	r3, [r6, #0]
 80041de:	b30b      	cbz	r3, 8004224 <__sfp+0x68>
 80041e0:	6836      	ldr	r6, [r6, #0]
 80041e2:	e7f7      	b.n	80041d4 <__sfp+0x18>
 80041e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80041e8:	b9d5      	cbnz	r5, 8004220 <__sfp+0x64>
 80041ea:	4b16      	ldr	r3, [pc, #88]	; (8004244 <__sfp+0x88>)
 80041ec:	60e3      	str	r3, [r4, #12]
 80041ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80041f2:	6665      	str	r5, [r4, #100]	; 0x64
 80041f4:	f000 f847 	bl	8004286 <__retarget_lock_init_recursive>
 80041f8:	f7ff ff96 	bl	8004128 <__sfp_lock_release>
 80041fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004200:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004204:	6025      	str	r5, [r4, #0]
 8004206:	61a5      	str	r5, [r4, #24]
 8004208:	2208      	movs	r2, #8
 800420a:	4629      	mov	r1, r5
 800420c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004210:	f7ff fd44 	bl	8003c9c <memset>
 8004214:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004218:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800421c:	4620      	mov	r0, r4
 800421e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004220:	3468      	adds	r4, #104	; 0x68
 8004222:	e7d9      	b.n	80041d8 <__sfp+0x1c>
 8004224:	2104      	movs	r1, #4
 8004226:	4638      	mov	r0, r7
 8004228:	f7ff ff62 	bl	80040f0 <__sfmoreglue>
 800422c:	4604      	mov	r4, r0
 800422e:	6030      	str	r0, [r6, #0]
 8004230:	2800      	cmp	r0, #0
 8004232:	d1d5      	bne.n	80041e0 <__sfp+0x24>
 8004234:	f7ff ff78 	bl	8004128 <__sfp_lock_release>
 8004238:	230c      	movs	r3, #12
 800423a:	603b      	str	r3, [r7, #0]
 800423c:	e7ee      	b.n	800421c <__sfp+0x60>
 800423e:	bf00      	nop
 8004240:	080046c4 	.word	0x080046c4
 8004244:	ffff0001 	.word	0xffff0001

08004248 <_fwalk_reent>:
 8004248:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800424c:	4606      	mov	r6, r0
 800424e:	4688      	mov	r8, r1
 8004250:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004254:	2700      	movs	r7, #0
 8004256:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800425a:	f1b9 0901 	subs.w	r9, r9, #1
 800425e:	d505      	bpl.n	800426c <_fwalk_reent+0x24>
 8004260:	6824      	ldr	r4, [r4, #0]
 8004262:	2c00      	cmp	r4, #0
 8004264:	d1f7      	bne.n	8004256 <_fwalk_reent+0xe>
 8004266:	4638      	mov	r0, r7
 8004268:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800426c:	89ab      	ldrh	r3, [r5, #12]
 800426e:	2b01      	cmp	r3, #1
 8004270:	d907      	bls.n	8004282 <_fwalk_reent+0x3a>
 8004272:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004276:	3301      	adds	r3, #1
 8004278:	d003      	beq.n	8004282 <_fwalk_reent+0x3a>
 800427a:	4629      	mov	r1, r5
 800427c:	4630      	mov	r0, r6
 800427e:	47c0      	blx	r8
 8004280:	4307      	orrs	r7, r0
 8004282:	3568      	adds	r5, #104	; 0x68
 8004284:	e7e9      	b.n	800425a <_fwalk_reent+0x12>

08004286 <__retarget_lock_init_recursive>:
 8004286:	4770      	bx	lr

08004288 <__retarget_lock_acquire_recursive>:
 8004288:	4770      	bx	lr

0800428a <__retarget_lock_release_recursive>:
 800428a:	4770      	bx	lr

0800428c <__swhatbuf_r>:
 800428c:	b570      	push	{r4, r5, r6, lr}
 800428e:	460e      	mov	r6, r1
 8004290:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004294:	2900      	cmp	r1, #0
 8004296:	b096      	sub	sp, #88	; 0x58
 8004298:	4614      	mov	r4, r2
 800429a:	461d      	mov	r5, r3
 800429c:	da07      	bge.n	80042ae <__swhatbuf_r+0x22>
 800429e:	2300      	movs	r3, #0
 80042a0:	602b      	str	r3, [r5, #0]
 80042a2:	89b3      	ldrh	r3, [r6, #12]
 80042a4:	061a      	lsls	r2, r3, #24
 80042a6:	d410      	bmi.n	80042ca <__swhatbuf_r+0x3e>
 80042a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80042ac:	e00e      	b.n	80042cc <__swhatbuf_r+0x40>
 80042ae:	466a      	mov	r2, sp
 80042b0:	f000 f970 	bl	8004594 <_fstat_r>
 80042b4:	2800      	cmp	r0, #0
 80042b6:	dbf2      	blt.n	800429e <__swhatbuf_r+0x12>
 80042b8:	9a01      	ldr	r2, [sp, #4]
 80042ba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80042be:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80042c2:	425a      	negs	r2, r3
 80042c4:	415a      	adcs	r2, r3
 80042c6:	602a      	str	r2, [r5, #0]
 80042c8:	e7ee      	b.n	80042a8 <__swhatbuf_r+0x1c>
 80042ca:	2340      	movs	r3, #64	; 0x40
 80042cc:	2000      	movs	r0, #0
 80042ce:	6023      	str	r3, [r4, #0]
 80042d0:	b016      	add	sp, #88	; 0x58
 80042d2:	bd70      	pop	{r4, r5, r6, pc}

080042d4 <__smakebuf_r>:
 80042d4:	898b      	ldrh	r3, [r1, #12]
 80042d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80042d8:	079d      	lsls	r5, r3, #30
 80042da:	4606      	mov	r6, r0
 80042dc:	460c      	mov	r4, r1
 80042de:	d507      	bpl.n	80042f0 <__smakebuf_r+0x1c>
 80042e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80042e4:	6023      	str	r3, [r4, #0]
 80042e6:	6123      	str	r3, [r4, #16]
 80042e8:	2301      	movs	r3, #1
 80042ea:	6163      	str	r3, [r4, #20]
 80042ec:	b002      	add	sp, #8
 80042ee:	bd70      	pop	{r4, r5, r6, pc}
 80042f0:	ab01      	add	r3, sp, #4
 80042f2:	466a      	mov	r2, sp
 80042f4:	f7ff ffca 	bl	800428c <__swhatbuf_r>
 80042f8:	9900      	ldr	r1, [sp, #0]
 80042fa:	4605      	mov	r5, r0
 80042fc:	4630      	mov	r0, r6
 80042fe:	f000 f879 	bl	80043f4 <_malloc_r>
 8004302:	b948      	cbnz	r0, 8004318 <__smakebuf_r+0x44>
 8004304:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004308:	059a      	lsls	r2, r3, #22
 800430a:	d4ef      	bmi.n	80042ec <__smakebuf_r+0x18>
 800430c:	f023 0303 	bic.w	r3, r3, #3
 8004310:	f043 0302 	orr.w	r3, r3, #2
 8004314:	81a3      	strh	r3, [r4, #12]
 8004316:	e7e3      	b.n	80042e0 <__smakebuf_r+0xc>
 8004318:	4b0d      	ldr	r3, [pc, #52]	; (8004350 <__smakebuf_r+0x7c>)
 800431a:	62b3      	str	r3, [r6, #40]	; 0x28
 800431c:	89a3      	ldrh	r3, [r4, #12]
 800431e:	6020      	str	r0, [r4, #0]
 8004320:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004324:	81a3      	strh	r3, [r4, #12]
 8004326:	9b00      	ldr	r3, [sp, #0]
 8004328:	6163      	str	r3, [r4, #20]
 800432a:	9b01      	ldr	r3, [sp, #4]
 800432c:	6120      	str	r0, [r4, #16]
 800432e:	b15b      	cbz	r3, 8004348 <__smakebuf_r+0x74>
 8004330:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004334:	4630      	mov	r0, r6
 8004336:	f000 f93f 	bl	80045b8 <_isatty_r>
 800433a:	b128      	cbz	r0, 8004348 <__smakebuf_r+0x74>
 800433c:	89a3      	ldrh	r3, [r4, #12]
 800433e:	f023 0303 	bic.w	r3, r3, #3
 8004342:	f043 0301 	orr.w	r3, r3, #1
 8004346:	81a3      	strh	r3, [r4, #12]
 8004348:	89a0      	ldrh	r0, [r4, #12]
 800434a:	4305      	orrs	r5, r0
 800434c:	81a5      	strh	r5, [r4, #12]
 800434e:	e7cd      	b.n	80042ec <__smakebuf_r+0x18>
 8004350:	080040e5 	.word	0x080040e5

08004354 <_free_r>:
 8004354:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004356:	2900      	cmp	r1, #0
 8004358:	d048      	beq.n	80043ec <_free_r+0x98>
 800435a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800435e:	9001      	str	r0, [sp, #4]
 8004360:	2b00      	cmp	r3, #0
 8004362:	f1a1 0404 	sub.w	r4, r1, #4
 8004366:	bfb8      	it	lt
 8004368:	18e4      	addlt	r4, r4, r3
 800436a:	f000 f947 	bl	80045fc <__malloc_lock>
 800436e:	4a20      	ldr	r2, [pc, #128]	; (80043f0 <_free_r+0x9c>)
 8004370:	9801      	ldr	r0, [sp, #4]
 8004372:	6813      	ldr	r3, [r2, #0]
 8004374:	4615      	mov	r5, r2
 8004376:	b933      	cbnz	r3, 8004386 <_free_r+0x32>
 8004378:	6063      	str	r3, [r4, #4]
 800437a:	6014      	str	r4, [r2, #0]
 800437c:	b003      	add	sp, #12
 800437e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004382:	f000 b941 	b.w	8004608 <__malloc_unlock>
 8004386:	42a3      	cmp	r3, r4
 8004388:	d90b      	bls.n	80043a2 <_free_r+0x4e>
 800438a:	6821      	ldr	r1, [r4, #0]
 800438c:	1862      	adds	r2, r4, r1
 800438e:	4293      	cmp	r3, r2
 8004390:	bf04      	itt	eq
 8004392:	681a      	ldreq	r2, [r3, #0]
 8004394:	685b      	ldreq	r3, [r3, #4]
 8004396:	6063      	str	r3, [r4, #4]
 8004398:	bf04      	itt	eq
 800439a:	1852      	addeq	r2, r2, r1
 800439c:	6022      	streq	r2, [r4, #0]
 800439e:	602c      	str	r4, [r5, #0]
 80043a0:	e7ec      	b.n	800437c <_free_r+0x28>
 80043a2:	461a      	mov	r2, r3
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	b10b      	cbz	r3, 80043ac <_free_r+0x58>
 80043a8:	42a3      	cmp	r3, r4
 80043aa:	d9fa      	bls.n	80043a2 <_free_r+0x4e>
 80043ac:	6811      	ldr	r1, [r2, #0]
 80043ae:	1855      	adds	r5, r2, r1
 80043b0:	42a5      	cmp	r5, r4
 80043b2:	d10b      	bne.n	80043cc <_free_r+0x78>
 80043b4:	6824      	ldr	r4, [r4, #0]
 80043b6:	4421      	add	r1, r4
 80043b8:	1854      	adds	r4, r2, r1
 80043ba:	42a3      	cmp	r3, r4
 80043bc:	6011      	str	r1, [r2, #0]
 80043be:	d1dd      	bne.n	800437c <_free_r+0x28>
 80043c0:	681c      	ldr	r4, [r3, #0]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	6053      	str	r3, [r2, #4]
 80043c6:	4421      	add	r1, r4
 80043c8:	6011      	str	r1, [r2, #0]
 80043ca:	e7d7      	b.n	800437c <_free_r+0x28>
 80043cc:	d902      	bls.n	80043d4 <_free_r+0x80>
 80043ce:	230c      	movs	r3, #12
 80043d0:	6003      	str	r3, [r0, #0]
 80043d2:	e7d3      	b.n	800437c <_free_r+0x28>
 80043d4:	6825      	ldr	r5, [r4, #0]
 80043d6:	1961      	adds	r1, r4, r5
 80043d8:	428b      	cmp	r3, r1
 80043da:	bf04      	itt	eq
 80043dc:	6819      	ldreq	r1, [r3, #0]
 80043de:	685b      	ldreq	r3, [r3, #4]
 80043e0:	6063      	str	r3, [r4, #4]
 80043e2:	bf04      	itt	eq
 80043e4:	1949      	addeq	r1, r1, r5
 80043e6:	6021      	streq	r1, [r4, #0]
 80043e8:	6054      	str	r4, [r2, #4]
 80043ea:	e7c7      	b.n	800437c <_free_r+0x28>
 80043ec:	b003      	add	sp, #12
 80043ee:	bd30      	pop	{r4, r5, pc}
 80043f0:	20012dfc 	.word	0x20012dfc

080043f4 <_malloc_r>:
 80043f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043f6:	1ccd      	adds	r5, r1, #3
 80043f8:	f025 0503 	bic.w	r5, r5, #3
 80043fc:	3508      	adds	r5, #8
 80043fe:	2d0c      	cmp	r5, #12
 8004400:	bf38      	it	cc
 8004402:	250c      	movcc	r5, #12
 8004404:	2d00      	cmp	r5, #0
 8004406:	4606      	mov	r6, r0
 8004408:	db01      	blt.n	800440e <_malloc_r+0x1a>
 800440a:	42a9      	cmp	r1, r5
 800440c:	d903      	bls.n	8004416 <_malloc_r+0x22>
 800440e:	230c      	movs	r3, #12
 8004410:	6033      	str	r3, [r6, #0]
 8004412:	2000      	movs	r0, #0
 8004414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004416:	f000 f8f1 	bl	80045fc <__malloc_lock>
 800441a:	4921      	ldr	r1, [pc, #132]	; (80044a0 <_malloc_r+0xac>)
 800441c:	680a      	ldr	r2, [r1, #0]
 800441e:	4614      	mov	r4, r2
 8004420:	b99c      	cbnz	r4, 800444a <_malloc_r+0x56>
 8004422:	4f20      	ldr	r7, [pc, #128]	; (80044a4 <_malloc_r+0xb0>)
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	b923      	cbnz	r3, 8004432 <_malloc_r+0x3e>
 8004428:	4621      	mov	r1, r4
 800442a:	4630      	mov	r0, r6
 800442c:	f000 f83c 	bl	80044a8 <_sbrk_r>
 8004430:	6038      	str	r0, [r7, #0]
 8004432:	4629      	mov	r1, r5
 8004434:	4630      	mov	r0, r6
 8004436:	f000 f837 	bl	80044a8 <_sbrk_r>
 800443a:	1c43      	adds	r3, r0, #1
 800443c:	d123      	bne.n	8004486 <_malloc_r+0x92>
 800443e:	230c      	movs	r3, #12
 8004440:	6033      	str	r3, [r6, #0]
 8004442:	4630      	mov	r0, r6
 8004444:	f000 f8e0 	bl	8004608 <__malloc_unlock>
 8004448:	e7e3      	b.n	8004412 <_malloc_r+0x1e>
 800444a:	6823      	ldr	r3, [r4, #0]
 800444c:	1b5b      	subs	r3, r3, r5
 800444e:	d417      	bmi.n	8004480 <_malloc_r+0x8c>
 8004450:	2b0b      	cmp	r3, #11
 8004452:	d903      	bls.n	800445c <_malloc_r+0x68>
 8004454:	6023      	str	r3, [r4, #0]
 8004456:	441c      	add	r4, r3
 8004458:	6025      	str	r5, [r4, #0]
 800445a:	e004      	b.n	8004466 <_malloc_r+0x72>
 800445c:	6863      	ldr	r3, [r4, #4]
 800445e:	42a2      	cmp	r2, r4
 8004460:	bf0c      	ite	eq
 8004462:	600b      	streq	r3, [r1, #0]
 8004464:	6053      	strne	r3, [r2, #4]
 8004466:	4630      	mov	r0, r6
 8004468:	f000 f8ce 	bl	8004608 <__malloc_unlock>
 800446c:	f104 000b 	add.w	r0, r4, #11
 8004470:	1d23      	adds	r3, r4, #4
 8004472:	f020 0007 	bic.w	r0, r0, #7
 8004476:	1ac2      	subs	r2, r0, r3
 8004478:	d0cc      	beq.n	8004414 <_malloc_r+0x20>
 800447a:	1a1b      	subs	r3, r3, r0
 800447c:	50a3      	str	r3, [r4, r2]
 800447e:	e7c9      	b.n	8004414 <_malloc_r+0x20>
 8004480:	4622      	mov	r2, r4
 8004482:	6864      	ldr	r4, [r4, #4]
 8004484:	e7cc      	b.n	8004420 <_malloc_r+0x2c>
 8004486:	1cc4      	adds	r4, r0, #3
 8004488:	f024 0403 	bic.w	r4, r4, #3
 800448c:	42a0      	cmp	r0, r4
 800448e:	d0e3      	beq.n	8004458 <_malloc_r+0x64>
 8004490:	1a21      	subs	r1, r4, r0
 8004492:	4630      	mov	r0, r6
 8004494:	f000 f808 	bl	80044a8 <_sbrk_r>
 8004498:	3001      	adds	r0, #1
 800449a:	d1dd      	bne.n	8004458 <_malloc_r+0x64>
 800449c:	e7cf      	b.n	800443e <_malloc_r+0x4a>
 800449e:	bf00      	nop
 80044a0:	20012dfc 	.word	0x20012dfc
 80044a4:	20012e00 	.word	0x20012e00

080044a8 <_sbrk_r>:
 80044a8:	b538      	push	{r3, r4, r5, lr}
 80044aa:	4d06      	ldr	r5, [pc, #24]	; (80044c4 <_sbrk_r+0x1c>)
 80044ac:	2300      	movs	r3, #0
 80044ae:	4604      	mov	r4, r0
 80044b0:	4608      	mov	r0, r1
 80044b2:	602b      	str	r3, [r5, #0]
 80044b4:	f000 f8c0 	bl	8004638 <_sbrk>
 80044b8:	1c43      	adds	r3, r0, #1
 80044ba:	d102      	bne.n	80044c2 <_sbrk_r+0x1a>
 80044bc:	682b      	ldr	r3, [r5, #0]
 80044be:	b103      	cbz	r3, 80044c2 <_sbrk_r+0x1a>
 80044c0:	6023      	str	r3, [r4, #0]
 80044c2:	bd38      	pop	{r3, r4, r5, pc}
 80044c4:	20012ea0 	.word	0x20012ea0

080044c8 <__sread>:
 80044c8:	b510      	push	{r4, lr}
 80044ca:	460c      	mov	r4, r1
 80044cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044d0:	f000 f8a0 	bl	8004614 <_read_r>
 80044d4:	2800      	cmp	r0, #0
 80044d6:	bfab      	itete	ge
 80044d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80044da:	89a3      	ldrhlt	r3, [r4, #12]
 80044dc:	181b      	addge	r3, r3, r0
 80044de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80044e2:	bfac      	ite	ge
 80044e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80044e6:	81a3      	strhlt	r3, [r4, #12]
 80044e8:	bd10      	pop	{r4, pc}

080044ea <__swrite>:
 80044ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044ee:	461f      	mov	r7, r3
 80044f0:	898b      	ldrh	r3, [r1, #12]
 80044f2:	05db      	lsls	r3, r3, #23
 80044f4:	4605      	mov	r5, r0
 80044f6:	460c      	mov	r4, r1
 80044f8:	4616      	mov	r6, r2
 80044fa:	d505      	bpl.n	8004508 <__swrite+0x1e>
 80044fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004500:	2302      	movs	r3, #2
 8004502:	2200      	movs	r2, #0
 8004504:	f000 f868 	bl	80045d8 <_lseek_r>
 8004508:	89a3      	ldrh	r3, [r4, #12]
 800450a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800450e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004512:	81a3      	strh	r3, [r4, #12]
 8004514:	4632      	mov	r2, r6
 8004516:	463b      	mov	r3, r7
 8004518:	4628      	mov	r0, r5
 800451a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800451e:	f000 b817 	b.w	8004550 <_write_r>

08004522 <__sseek>:
 8004522:	b510      	push	{r4, lr}
 8004524:	460c      	mov	r4, r1
 8004526:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800452a:	f000 f855 	bl	80045d8 <_lseek_r>
 800452e:	1c43      	adds	r3, r0, #1
 8004530:	89a3      	ldrh	r3, [r4, #12]
 8004532:	bf15      	itete	ne
 8004534:	6560      	strne	r0, [r4, #84]	; 0x54
 8004536:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800453a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800453e:	81a3      	strheq	r3, [r4, #12]
 8004540:	bf18      	it	ne
 8004542:	81a3      	strhne	r3, [r4, #12]
 8004544:	bd10      	pop	{r4, pc}

08004546 <__sclose>:
 8004546:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800454a:	f000 b813 	b.w	8004574 <_close_r>
	...

08004550 <_write_r>:
 8004550:	b538      	push	{r3, r4, r5, lr}
 8004552:	4d07      	ldr	r5, [pc, #28]	; (8004570 <_write_r+0x20>)
 8004554:	4604      	mov	r4, r0
 8004556:	4608      	mov	r0, r1
 8004558:	4611      	mov	r1, r2
 800455a:	2200      	movs	r2, #0
 800455c:	602a      	str	r2, [r5, #0]
 800455e:	461a      	mov	r2, r3
 8004560:	f7fc f949 	bl	80007f6 <_write>
 8004564:	1c43      	adds	r3, r0, #1
 8004566:	d102      	bne.n	800456e <_write_r+0x1e>
 8004568:	682b      	ldr	r3, [r5, #0]
 800456a:	b103      	cbz	r3, 800456e <_write_r+0x1e>
 800456c:	6023      	str	r3, [r4, #0]
 800456e:	bd38      	pop	{r3, r4, r5, pc}
 8004570:	20012ea0 	.word	0x20012ea0

08004574 <_close_r>:
 8004574:	b538      	push	{r3, r4, r5, lr}
 8004576:	4d06      	ldr	r5, [pc, #24]	; (8004590 <_close_r+0x1c>)
 8004578:	2300      	movs	r3, #0
 800457a:	4604      	mov	r4, r0
 800457c:	4608      	mov	r0, r1
 800457e:	602b      	str	r3, [r5, #0]
 8004580:	f7fc f955 	bl	800082e <_close>
 8004584:	1c43      	adds	r3, r0, #1
 8004586:	d102      	bne.n	800458e <_close_r+0x1a>
 8004588:	682b      	ldr	r3, [r5, #0]
 800458a:	b103      	cbz	r3, 800458e <_close_r+0x1a>
 800458c:	6023      	str	r3, [r4, #0]
 800458e:	bd38      	pop	{r3, r4, r5, pc}
 8004590:	20012ea0 	.word	0x20012ea0

08004594 <_fstat_r>:
 8004594:	b538      	push	{r3, r4, r5, lr}
 8004596:	4d07      	ldr	r5, [pc, #28]	; (80045b4 <_fstat_r+0x20>)
 8004598:	2300      	movs	r3, #0
 800459a:	4604      	mov	r4, r0
 800459c:	4608      	mov	r0, r1
 800459e:	4611      	mov	r1, r2
 80045a0:	602b      	str	r3, [r5, #0]
 80045a2:	f7fc f950 	bl	8000846 <_fstat>
 80045a6:	1c43      	adds	r3, r0, #1
 80045a8:	d102      	bne.n	80045b0 <_fstat_r+0x1c>
 80045aa:	682b      	ldr	r3, [r5, #0]
 80045ac:	b103      	cbz	r3, 80045b0 <_fstat_r+0x1c>
 80045ae:	6023      	str	r3, [r4, #0]
 80045b0:	bd38      	pop	{r3, r4, r5, pc}
 80045b2:	bf00      	nop
 80045b4:	20012ea0 	.word	0x20012ea0

080045b8 <_isatty_r>:
 80045b8:	b538      	push	{r3, r4, r5, lr}
 80045ba:	4d06      	ldr	r5, [pc, #24]	; (80045d4 <_isatty_r+0x1c>)
 80045bc:	2300      	movs	r3, #0
 80045be:	4604      	mov	r4, r0
 80045c0:	4608      	mov	r0, r1
 80045c2:	602b      	str	r3, [r5, #0]
 80045c4:	f7fc f94f 	bl	8000866 <_isatty>
 80045c8:	1c43      	adds	r3, r0, #1
 80045ca:	d102      	bne.n	80045d2 <_isatty_r+0x1a>
 80045cc:	682b      	ldr	r3, [r5, #0]
 80045ce:	b103      	cbz	r3, 80045d2 <_isatty_r+0x1a>
 80045d0:	6023      	str	r3, [r4, #0]
 80045d2:	bd38      	pop	{r3, r4, r5, pc}
 80045d4:	20012ea0 	.word	0x20012ea0

080045d8 <_lseek_r>:
 80045d8:	b538      	push	{r3, r4, r5, lr}
 80045da:	4d07      	ldr	r5, [pc, #28]	; (80045f8 <_lseek_r+0x20>)
 80045dc:	4604      	mov	r4, r0
 80045de:	4608      	mov	r0, r1
 80045e0:	4611      	mov	r1, r2
 80045e2:	2200      	movs	r2, #0
 80045e4:	602a      	str	r2, [r5, #0]
 80045e6:	461a      	mov	r2, r3
 80045e8:	f7fc f948 	bl	800087c <_lseek>
 80045ec:	1c43      	adds	r3, r0, #1
 80045ee:	d102      	bne.n	80045f6 <_lseek_r+0x1e>
 80045f0:	682b      	ldr	r3, [r5, #0]
 80045f2:	b103      	cbz	r3, 80045f6 <_lseek_r+0x1e>
 80045f4:	6023      	str	r3, [r4, #0]
 80045f6:	bd38      	pop	{r3, r4, r5, pc}
 80045f8:	20012ea0 	.word	0x20012ea0

080045fc <__malloc_lock>:
 80045fc:	4801      	ldr	r0, [pc, #4]	; (8004604 <__malloc_lock+0x8>)
 80045fe:	f7ff be43 	b.w	8004288 <__retarget_lock_acquire_recursive>
 8004602:	bf00      	nop
 8004604:	20012e98 	.word	0x20012e98

08004608 <__malloc_unlock>:
 8004608:	4801      	ldr	r0, [pc, #4]	; (8004610 <__malloc_unlock+0x8>)
 800460a:	f7ff be3e 	b.w	800428a <__retarget_lock_release_recursive>
 800460e:	bf00      	nop
 8004610:	20012e98 	.word	0x20012e98

08004614 <_read_r>:
 8004614:	b538      	push	{r3, r4, r5, lr}
 8004616:	4d07      	ldr	r5, [pc, #28]	; (8004634 <_read_r+0x20>)
 8004618:	4604      	mov	r4, r0
 800461a:	4608      	mov	r0, r1
 800461c:	4611      	mov	r1, r2
 800461e:	2200      	movs	r2, #0
 8004620:	602a      	str	r2, [r5, #0]
 8004622:	461a      	mov	r2, r3
 8004624:	f7fc f8ca 	bl	80007bc <_read>
 8004628:	1c43      	adds	r3, r0, #1
 800462a:	d102      	bne.n	8004632 <_read_r+0x1e>
 800462c:	682b      	ldr	r3, [r5, #0]
 800462e:	b103      	cbz	r3, 8004632 <_read_r+0x1e>
 8004630:	6023      	str	r3, [r4, #0]
 8004632:	bd38      	pop	{r3, r4, r5, pc}
 8004634:	20012ea0 	.word	0x20012ea0

08004638 <_sbrk>:
 8004638:	4b04      	ldr	r3, [pc, #16]	; (800464c <_sbrk+0x14>)
 800463a:	6819      	ldr	r1, [r3, #0]
 800463c:	4602      	mov	r2, r0
 800463e:	b909      	cbnz	r1, 8004644 <_sbrk+0xc>
 8004640:	4903      	ldr	r1, [pc, #12]	; (8004650 <_sbrk+0x18>)
 8004642:	6019      	str	r1, [r3, #0]
 8004644:	6818      	ldr	r0, [r3, #0]
 8004646:	4402      	add	r2, r0
 8004648:	601a      	str	r2, [r3, #0]
 800464a:	4770      	bx	lr
 800464c:	20012e04 	.word	0x20012e04
 8004650:	20012ea8 	.word	0x20012ea8

08004654 <_init>:
 8004654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004656:	bf00      	nop
 8004658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800465a:	bc08      	pop	{r3}
 800465c:	469e      	mov	lr, r3
 800465e:	4770      	bx	lr

08004660 <_fini>:
 8004660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004662:	bf00      	nop
 8004664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004666:	bc08      	pop	{r3}
 8004668:	469e      	mov	lr, r3
 800466a:	4770      	bx	lr
