// Seed: 909245803
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_11;
  assign id_3 = id_2;
  or (id_5, id_8, id_9, id_1, id_2, id_7, id_12, id_6);
  id_12 :
  assert property (@(posedge id_7 or posedge 1'b0 or id_6 or 1) 1) module_1 = 1;
  module_0(
      id_11
  );
  wor id_13 = id_6;
endmodule
