Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 31 20:19:39 2023
| Host         : SelimiPc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_module_timing_summary_routed.rpt -pb Top_module_timing_summary_routed.pb -rpx Top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     93          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (181)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 70 register/latch pins with no clock driven by root clock pin: clk_slower_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_P1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_P1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_P1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_P1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_P2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_P2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_P2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_P2_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: vga/clock_refresher_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (181)
--------------------------------------------------
 There are 181 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.826        0.000                      0                   19        0.308        0.000                      0                   19        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.826        0.000                      0                   19        0.308        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 clk_slower_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.968ns (29.811%)  route 2.279ns (70.189%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.564     5.085    i_clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clk_slower_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_slower_reg[17]/Q
                         net (fo=1, routed)           0.556     6.159    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.255 r  clk_BUFG_inst/O
                         net (fo=71, routed)          1.723     7.978    clk_BUFG
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.354     8.332 r  clk_slower_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.332    clk_slower_reg[16]_i_1_n_6
    SLICE_X34Y46         FDRE                                         r  clk_slower_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.444    14.785    i_clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clk_slower_reg[17]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.159    clk_slower_reg[17]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 clk_slower_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 1.745ns (67.175%)  route 0.853ns (32.825%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    i_clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_slower_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    clk_slower_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  clk_slower_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    clk_slower_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  clk_slower_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    clk_slower_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  clk_slower_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    clk_slower_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.463 r  clk_slower_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    clk_slower_reg[12]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.682 r  clk_slower_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.682    clk_slower_reg[16]_i_1_n_7
    SLICE_X34Y46         FDRE                                         r  clk_slower_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.444    14.785    i_clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clk_slower_reg[16]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    clk_slower_reg[16]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 clk_slower_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 1.732ns (67.010%)  route 0.853ns (32.990%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    i_clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_slower_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    clk_slower_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  clk_slower_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    clk_slower_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  clk_slower_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    clk_slower_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  clk_slower_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    clk_slower_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.669 r  clk_slower_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.669    clk_slower_reg[12]_i_1_n_6
    SLICE_X34Y45         FDRE                                         r  clk_slower_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.444    14.785    i_clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  clk_slower_reg[13]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    clk_slower_reg[13]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  7.465    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 clk_slower_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 1.724ns (66.908%)  route 0.853ns (33.092%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    i_clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_slower_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    clk_slower_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  clk_slower_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    clk_slower_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  clk_slower_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    clk_slower_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  clk_slower_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    clk_slower_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.661 r  clk_slower_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.661    clk_slower_reg[12]_i_1_n_4
    SLICE_X34Y45         FDRE                                         r  clk_slower_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.444    14.785    i_clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  clk_slower_reg[15]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    clk_slower_reg[15]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.549ns  (required time - arrival time)
  Source:                 clk_slower_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 1.648ns (65.902%)  route 0.853ns (34.098%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    i_clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_slower_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    clk_slower_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  clk_slower_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    clk_slower_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  clk_slower_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    clk_slower_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  clk_slower_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    clk_slower_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.585 r  clk_slower_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.585    clk_slower_reg[12]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  clk_slower_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.444    14.785    i_clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  clk_slower_reg[14]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    clk_slower_reg[14]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  7.549    

Slack (MET) :             7.569ns  (required time - arrival time)
  Source:                 clk_slower_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 1.628ns (65.627%)  route 0.853ns (34.373%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    i_clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_slower_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    clk_slower_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  clk_slower_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    clk_slower_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  clk_slower_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    clk_slower_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.346 r  clk_slower_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.346    clk_slower_reg[8]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.565 r  clk_slower_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.565    clk_slower_reg[12]_i_1_n_7
    SLICE_X34Y45         FDRE                                         r  clk_slower_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.444    14.785    i_clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  clk_slower_reg[12]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    clk_slower_reg[12]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  7.569    

Slack (MET) :             7.582ns  (required time - arrival time)
  Source:                 clk_slower_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 1.615ns (65.446%)  route 0.853ns (34.554%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    i_clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_slower_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    clk_slower_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  clk_slower_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    clk_slower_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  clk_slower_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    clk_slower_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.552 r  clk_slower_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.552    clk_slower_reg[8]_i_1_n_6
    SLICE_X34Y44         FDRE                                         r  clk_slower_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.444    14.785    i_clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  clk_slower_reg[9]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    15.134    clk_slower_reg[9]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  7.582    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 clk_slower_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 1.607ns (65.334%)  route 0.853ns (34.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    i_clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_slower_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    clk_slower_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  clk_slower_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    clk_slower_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  clk_slower_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    clk_slower_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.544 r  clk_slower_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.544    clk_slower_reg[8]_i_1_n_4
    SLICE_X34Y44         FDRE                                         r  clk_slower_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.444    14.785    i_clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  clk_slower_reg[11]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    15.134    clk_slower_reg[11]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.544    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.666ns  (required time - arrival time)
  Source:                 clk_slower_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 1.531ns (64.228%)  route 0.853ns (35.772%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    i_clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_slower_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    clk_slower_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  clk_slower_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    clk_slower_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  clk_slower_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    clk_slower_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.468 r  clk_slower_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.468    clk_slower_reg[8]_i_1_n_5
    SLICE_X34Y44         FDRE                                         r  clk_slower_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.444    14.785    i_clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  clk_slower_reg[10]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    15.134    clk_slower_reg[10]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                  7.666    

Slack (MET) :             7.686ns  (required time - arrival time)
  Source:                 clk_slower_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.511ns (63.926%)  route 0.853ns (36.074%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.563     5.084    i_clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  clk_slower_reg[1]/Q
                         net (fo=1, routed)           0.853     6.455    clk_slower_reg_n_0_[1]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.112 r  clk_slower_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.112    clk_slower_reg[0]_i_1_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.229 r  clk_slower_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.229    clk_slower_reg[4]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.448 r  clk_slower_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.448    clk_slower_reg[8]_i_1_n_7
    SLICE_X34Y44         FDRE                                         r  clk_slower_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.444    14.785    i_clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  clk_slower_reg[8]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    15.134    clk_slower_reg[8]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  7.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 clk_slower_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.561     1.444    i_clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  clk_slower_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    clk_slower_reg_n_0_[0]
    SLICE_X34Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  clk_slower[0]_i_2/O
                         net (fo=1, routed)           0.000     1.816    clk_slower[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.886 r  clk_slower_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    clk_slower_reg[0]_i_1_n_7
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.830     1.957    i_clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.578    clk_slower_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clk_slower_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.562     1.445    i_clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  clk_slower_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_slower_reg[11]/Q
                         net (fo=1, routed)           0.173     1.782    clk_slower_reg_n_0_[11]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.891 r  clk_slower_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    clk_slower_reg[8]_i_1_n_4
    SLICE_X34Y44         FDRE                                         r  clk_slower_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.831     1.958    i_clk_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  clk_slower_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_slower_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clk_slower_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.561     1.444    i_clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  clk_slower_reg[3]/Q
                         net (fo=1, routed)           0.173     1.781    clk_slower_reg_n_0_[3]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.890 r  clk_slower_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    clk_slower_reg[0]_i_1_n_4
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.830     1.957    i_clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.578    clk_slower_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clk_slower_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.562     1.445    i_clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  clk_slower_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_slower_reg[12]/Q
                         net (fo=1, routed)           0.170     1.780    clk_slower_reg_n_0_[12]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  clk_slower_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    clk_slower_reg[12]_i_1_n_7
    SLICE_X34Y45         FDRE                                         r  clk_slower_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.831     1.958    i_clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  clk_slower_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_slower_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clk_slower_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.562     1.445    i_clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clk_slower_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_slower_reg[16]/Q
                         net (fo=1, routed)           0.170     1.780    clk_slower_reg_n_0_[16]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  clk_slower_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    clk_slower_reg[16]_i_1_n_7
    SLICE_X34Y46         FDRE                                         r  clk_slower_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.831     1.958    i_clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clk_slower_reg[16]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_slower_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 clk_slower_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.561     1.444    i_clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  clk_slower_reg[0]/Q
                         net (fo=1, routed)           0.163     1.771    clk_slower_reg_n_0_[0]
    SLICE_X34Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.816 r  clk_slower[0]_i_2/O
                         net (fo=1, routed)           0.000     1.816    clk_slower[0]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.921 r  clk_slower_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.921    clk_slower_reg[0]_i_1_n_6
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.830     1.957    i_clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  clk_slower_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.578    clk_slower_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 clk_slower_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.562     1.445    i_clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  clk_slower_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_slower_reg[12]/Q
                         net (fo=1, routed)           0.170     1.780    clk_slower_reg_n_0_[12]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.930 r  clk_slower_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.930    clk_slower_reg[12]_i_1_n_6
    SLICE_X34Y45         FDRE                                         r  clk_slower_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.831     1.958    i_clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  clk_slower_reg[13]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_slower_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 clk_slower_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.562     1.445    i_clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clk_slower_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_slower_reg[16]/Q
                         net (fo=1, routed)           0.170     1.780    clk_slower_reg_n_0_[16]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.930 r  clk_slower_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.930    clk_slower_reg[16]_i_1_n_6
    SLICE_X34Y46         FDRE                                         r  clk_slower_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.831     1.958    i_clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clk_slower_reg[17]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_slower_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 clk_slower_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.273ns (54.366%)  route 0.229ns (45.634%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.562     1.445    i_clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  clk_slower_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_slower_reg[15]/Q
                         net (fo=1, routed)           0.229     1.838    clk_slower_reg_n_0_[15]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.947 r  clk_slower_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    clk_slower_reg[12]_i_1_n_4
    SLICE_X34Y45         FDRE                                         r  clk_slower_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.831     1.958    i_clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  clk_slower_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_slower_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 clk_slower_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_slower_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.273ns (54.366%)  route 0.229ns (45.634%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.562     1.445    i_clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  clk_slower_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_slower_reg[7]/Q
                         net (fo=1, routed)           0.229     1.838    clk_slower_reg_n_0_[7]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.947 r  clk_slower_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    clk_slower_reg[4]_i_1_n_4
    SLICE_X34Y43         FDRE                                         r  clk_slower_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.831     1.958    i_clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  clk_slower_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_slower_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.368    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y42   clk_slower_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   clk_slower_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   clk_slower_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   clk_slower_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   clk_slower_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   clk_slower_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   clk_slower_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clk_slower_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clk_slower_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   clk_slower_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   clk_slower_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   clk_slower_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   clk_slower_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   clk_slower_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   clk_slower_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_slower_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_slower_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_slower_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_slower_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   clk_slower_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   clk_slower_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   clk_slower_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   clk_slower_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   clk_slower_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   clk_slower_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_slower_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_slower_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_slower_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   clk_slower_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           195 Endpoints
Min Delay           195 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Gkeeper1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.714ns  (logic 5.592ns (35.588%)  route 10.122ns (64.412%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE                         0.000     0.000 r  Gkeeper1_reg[2]/C
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Gkeeper1_reg[2]/Q
                         net (fo=46, routed)          2.163     2.619    Gkeeper1_reg[2]
    SLICE_X10Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.743 r  ball_x[8]_i_35/O
                         net (fo=4, routed)           0.828     3.572    vga/o_red_OBUF[3]_inst_i_237_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.124     3.696 r  vga/o_red_OBUF[3]_inst_i_313/O
                         net (fo=1, routed)           0.000     3.696    vga/o_red_OBUF[3]_inst_i_313_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.072 r  vga/o_red_OBUF[3]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000     4.072    vga/o_red_OBUF[3]_inst_i_237_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.326 f  vga/o_red_OBUF[3]_inst_i_121/CO[0]
                         net (fo=1, routed)           1.201     5.526    vga/red435_in
    SLICE_X5Y23          LUT5 (Prop_lut5_I2_O)        0.367     5.893 f  vga/o_red_OBUF[3]_inst_i_33/O
                         net (fo=2, routed)           0.991     6.884    vga/o_red_OBUF[3]_inst_i_33_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.008 r  vga/o_red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.339     8.348    vga/o_red_OBUF[3]_inst_i_9_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124     8.472 r  vga/o_red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.113     9.585    vga/o_red_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.124     9.709 r  vga/o_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.486    12.195    o_red_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    15.714 r  o_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.714    o_red[1]
    H19                                                               r  o_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.687ns  (logic 6.151ns (39.215%)  route 9.535ns (60.785%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE                         0.000     0.000 r  ball_y_reg[0]/C
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  ball_y_reg[0]/Q
                         net (fo=13, routed)          1.478     1.956    ball_y[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.295     2.251 r  o_red_OBUF[3]_inst_i_387/O
                         net (fo=3, routed)           0.950     3.201    o_red_OBUF[3]_inst_i_387_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.152     3.353 r  o_red_OBUF[3]_inst_i_378/O
                         net (fo=2, routed)           1.011     4.365    vga/o_red_OBUF[3]_inst_i_131_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.352     4.717 r  vga/o_red_OBUF[3]_inst_i_259/O
                         net (fo=1, routed)           0.000     4.717    vga/o_red_OBUF[3]_inst_i_259_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.070 r  vga/o_red_OBUF[3]_inst_i_131/CO[0]
                         net (fo=1, routed)           1.170     6.240    vga/red776_in
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.367     6.607 r  vga/o_red_OBUF[3]_inst_i_38/O
                         net (fo=2, routed)           0.741     7.348    vga/o_red_OBUF[3]_inst_i_38_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.472 f  vga/o_red_OBUF[3]_inst_i_10/O
                         net (fo=3, routed)           0.947     8.419    vga/o_red_OBUF[3]_inst_i_10_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.152     8.571 r  vga/o_green_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.418     8.989    vga/o_green_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.348     9.337 r  vga/o_green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.819    12.156    o_green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    15.687 r  o_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.687    o_green[3]
    D17                                                               r  o_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gkeeper1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.578ns  (logic 5.597ns (35.928%)  route 9.981ns (64.072%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE                         0.000     0.000 r  Gkeeper1_reg[2]/C
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Gkeeper1_reg[2]/Q
                         net (fo=46, routed)          2.163     2.619    Gkeeper1_reg[2]
    SLICE_X10Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.743 r  ball_x[8]_i_35/O
                         net (fo=4, routed)           0.828     3.572    vga/o_red_OBUF[3]_inst_i_237_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.124     3.696 r  vga/o_red_OBUF[3]_inst_i_313/O
                         net (fo=1, routed)           0.000     3.696    vga/o_red_OBUF[3]_inst_i_313_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.072 r  vga/o_red_OBUF[3]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000     4.072    vga/o_red_OBUF[3]_inst_i_237_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.326 f  vga/o_red_OBUF[3]_inst_i_121/CO[0]
                         net (fo=1, routed)           1.201     5.526    vga/red435_in
    SLICE_X5Y23          LUT5 (Prop_lut5_I2_O)        0.367     5.893 f  vga/o_red_OBUF[3]_inst_i_33/O
                         net (fo=2, routed)           0.991     6.884    vga/o_red_OBUF[3]_inst_i_33_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.008 r  vga/o_red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.339     8.348    vga/o_red_OBUF[3]_inst_i_9_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124     8.472 r  vga/o_red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.113     9.585    vga/o_red_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.124     9.709 r  vga/o_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.345    12.054    o_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    15.578 r  o_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.578    o_red[0]
    G19                                                               r  o_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gkeeper1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.284ns  (logic 5.597ns (36.619%)  route 9.687ns (63.381%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE                         0.000     0.000 r  Gkeeper1_reg[2]/C
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Gkeeper1_reg[2]/Q
                         net (fo=46, routed)          2.163     2.619    Gkeeper1_reg[2]
    SLICE_X10Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.743 r  ball_x[8]_i_35/O
                         net (fo=4, routed)           0.828     3.572    vga/o_red_OBUF[3]_inst_i_237_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.124     3.696 r  vga/o_red_OBUF[3]_inst_i_313/O
                         net (fo=1, routed)           0.000     3.696    vga/o_red_OBUF[3]_inst_i_313_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.072 r  vga/o_red_OBUF[3]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000     4.072    vga/o_red_OBUF[3]_inst_i_237_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.326 f  vga/o_red_OBUF[3]_inst_i_121/CO[0]
                         net (fo=1, routed)           1.201     5.526    vga/red435_in
    SLICE_X5Y23          LUT5 (Prop_lut5_I2_O)        0.367     5.893 f  vga/o_red_OBUF[3]_inst_i_33/O
                         net (fo=2, routed)           0.991     6.884    vga/o_red_OBUF[3]_inst_i_33_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.008 r  vga/o_red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.339     8.348    vga/o_red_OBUF[3]_inst_i_9_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124     8.472 r  vga/o_red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.113     9.585    vga/o_red_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.124     9.709 r  vga/o_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.052    11.760    o_red_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    15.284 r  o_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.284    o_red[2]
    J19                                                               r  o_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.183ns  (logic 6.126ns (40.350%)  route 9.057ns (59.650%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE                         0.000     0.000 r  ball_y_reg[0]/C
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  ball_y_reg[0]/Q
                         net (fo=13, routed)          1.478     1.956    ball_y[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.295     2.251 r  o_red_OBUF[3]_inst_i_387/O
                         net (fo=3, routed)           0.950     3.201    o_red_OBUF[3]_inst_i_387_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.152     3.353 r  o_red_OBUF[3]_inst_i_378/O
                         net (fo=2, routed)           1.011     4.365    vga/o_red_OBUF[3]_inst_i_131_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.352     4.717 r  vga/o_red_OBUF[3]_inst_i_259/O
                         net (fo=1, routed)           0.000     4.717    vga/o_red_OBUF[3]_inst_i_259_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.070 r  vga/o_red_OBUF[3]_inst_i_131/CO[0]
                         net (fo=1, routed)           1.170     6.240    vga/red776_in
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.367     6.607 r  vga/o_red_OBUF[3]_inst_i_38/O
                         net (fo=2, routed)           0.741     7.348    vga/o_red_OBUF[3]_inst_i_38_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.472 f  vga/o_red_OBUF[3]_inst_i_10/O
                         net (fo=3, routed)           0.947     8.419    vga/o_red_OBUF[3]_inst_i_10_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.152     8.571 r  vga/o_green_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.418     8.989    vga/o_green_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.348     9.337 r  vga/o_green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.341    11.678    o_green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    15.183 r  o_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.183    o_green[1]
    H17                                                               r  o_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.056ns  (logic 6.150ns (40.848%)  route 8.906ns (59.152%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE                         0.000     0.000 r  ball_y_reg[0]/C
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  ball_y_reg[0]/Q
                         net (fo=13, routed)          1.478     1.956    ball_y[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.295     2.251 r  o_red_OBUF[3]_inst_i_387/O
                         net (fo=3, routed)           0.950     3.201    o_red_OBUF[3]_inst_i_387_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.152     3.353 r  o_red_OBUF[3]_inst_i_378/O
                         net (fo=2, routed)           1.011     4.365    vga/o_red_OBUF[3]_inst_i_131_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.352     4.717 r  vga/o_red_OBUF[3]_inst_i_259/O
                         net (fo=1, routed)           0.000     4.717    vga/o_red_OBUF[3]_inst_i_259_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.070 r  vga/o_red_OBUF[3]_inst_i_131/CO[0]
                         net (fo=1, routed)           1.170     6.240    vga/red776_in
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.367     6.607 r  vga/o_red_OBUF[3]_inst_i_38/O
                         net (fo=2, routed)           0.741     7.348    vga/o_red_OBUF[3]_inst_i_38_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.472 f  vga/o_red_OBUF[3]_inst_i_10/O
                         net (fo=3, routed)           0.947     8.419    vga/o_red_OBUF[3]_inst_i_10_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.152     8.571 r  vga/o_green_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.418     8.989    vga/o_green_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.348     9.337 r  vga/o_green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.190    11.527    o_green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    15.056 r  o_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.056    o_green[2]
    G17                                                               r  o_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Gkeeper1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.054ns  (logic 5.575ns (37.035%)  route 9.479ns (62.965%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE                         0.000     0.000 r  Gkeeper1_reg[2]/C
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Gkeeper1_reg[2]/Q
                         net (fo=46, routed)          2.163     2.619    Gkeeper1_reg[2]
    SLICE_X10Y20         LUT6 (Prop_lut6_I4_O)        0.124     2.743 r  ball_x[8]_i_35/O
                         net (fo=4, routed)           0.828     3.572    vga/o_red_OBUF[3]_inst_i_237_0
    SLICE_X8Y20          LUT4 (Prop_lut4_I0_O)        0.124     3.696 r  vga/o_red_OBUF[3]_inst_i_313/O
                         net (fo=1, routed)           0.000     3.696    vga/o_red_OBUF[3]_inst_i_313_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.072 r  vga/o_red_OBUF[3]_inst_i_237/CO[3]
                         net (fo=1, routed)           0.000     4.072    vga/o_red_OBUF[3]_inst_i_237_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.326 f  vga/o_red_OBUF[3]_inst_i_121/CO[0]
                         net (fo=1, routed)           1.201     5.526    vga/red435_in
    SLICE_X5Y23          LUT5 (Prop_lut5_I2_O)        0.367     5.893 f  vga/o_red_OBUF[3]_inst_i_33/O
                         net (fo=2, routed)           0.991     6.884    vga/o_red_OBUF[3]_inst_i_33_n_0
    SLICE_X5Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.008 r  vga/o_red_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.339     8.348    vga/o_red_OBUF[3]_inst_i_9_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.124     8.472 r  vga/o_red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.113     9.585    vga/o_red_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I1_O)        0.124     9.709 r  vga/o_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.843    11.552    o_red_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    15.054 r  o_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.054    o_red[3]
    N19                                                               r  o_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.755ns  (logic 6.142ns (41.627%)  route 8.613ns (58.373%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT3=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE                         0.000     0.000 r  ball_y_reg[0]/C
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  ball_y_reg[0]/Q
                         net (fo=13, routed)          1.478     1.956    ball_y[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.295     2.251 r  o_red_OBUF[3]_inst_i_387/O
                         net (fo=3, routed)           0.950     3.201    o_red_OBUF[3]_inst_i_387_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.152     3.353 r  o_red_OBUF[3]_inst_i_378/O
                         net (fo=2, routed)           1.011     4.365    vga/o_red_OBUF[3]_inst_i_131_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.352     4.717 r  vga/o_red_OBUF[3]_inst_i_259/O
                         net (fo=1, routed)           0.000     4.717    vga/o_red_OBUF[3]_inst_i_259_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.070 r  vga/o_red_OBUF[3]_inst_i_131/CO[0]
                         net (fo=1, routed)           1.170     6.240    vga/red776_in
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.367     6.607 r  vga/o_red_OBUF[3]_inst_i_38/O
                         net (fo=2, routed)           0.741     7.348    vga/o_red_OBUF[3]_inst_i_38_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.472 f  vga/o_red_OBUF[3]_inst_i_10/O
                         net (fo=3, routed)           0.947     8.419    vga/o_red_OBUF[3]_inst_i_10_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.152     8.571 r  vga/o_green_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.418     8.989    vga/o_green_OBUF[3]_inst_i_3_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.348     9.337 r  vga/o_green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.897    11.234    o_green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    14.755 r  o_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.755    o_green[0]
    J17                                                               r  o_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.586ns  (logic 5.894ns (40.407%)  route 8.692ns (59.593%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT3=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE                         0.000     0.000 r  ball_y_reg[0]/C
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  ball_y_reg[0]/Q
                         net (fo=13, routed)          1.478     1.956    ball_y[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.295     2.251 r  o_red_OBUF[3]_inst_i_387/O
                         net (fo=3, routed)           0.950     3.201    o_red_OBUF[3]_inst_i_387_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.152     3.353 r  o_red_OBUF[3]_inst_i_378/O
                         net (fo=2, routed)           1.011     4.365    vga/o_red_OBUF[3]_inst_i_131_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.352     4.717 r  vga/o_red_OBUF[3]_inst_i_259/O
                         net (fo=1, routed)           0.000     4.717    vga/o_red_OBUF[3]_inst_i_259_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.070 r  vga/o_red_OBUF[3]_inst_i_131/CO[0]
                         net (fo=1, routed)           1.170     6.240    vga/red776_in
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.367     6.607 r  vga/o_red_OBUF[3]_inst_i_38/O
                         net (fo=2, routed)           0.741     7.348    vga/o_red_OBUF[3]_inst_i_38_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.472 f  vga/o_red_OBUF[3]_inst_i_10/O
                         net (fo=3, routed)           0.724     8.196    vga/o_red_OBUF[3]_inst_i_10_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.124     8.320 r  vga/o_blue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.566     8.886    vga/o_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  vga/o_blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.051    11.061    o_blue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.586 r  o_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.586    o_blue[3]
    J18                                                               r  o_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.423ns  (logic 5.872ns (40.714%)  route 8.551ns (59.286%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT3=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE                         0.000     0.000 r  ball_y_reg[0]/C
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  ball_y_reg[0]/Q
                         net (fo=13, routed)          1.478     1.956    ball_y[0]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.295     2.251 r  o_red_OBUF[3]_inst_i_387/O
                         net (fo=3, routed)           0.950     3.201    o_red_OBUF[3]_inst_i_387_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.152     3.353 r  o_red_OBUF[3]_inst_i_378/O
                         net (fo=2, routed)           1.011     4.365    vga/o_red_OBUF[3]_inst_i_131_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I1_O)        0.352     4.717 r  vga/o_red_OBUF[3]_inst_i_259/O
                         net (fo=1, routed)           0.000     4.717    vga/o_red_OBUF[3]_inst_i_259_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.070 r  vga/o_red_OBUF[3]_inst_i_131/CO[0]
                         net (fo=1, routed)           1.170     6.240    vga/red776_in
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.367     6.607 r  vga/o_red_OBUF[3]_inst_i_38/O
                         net (fo=2, routed)           0.741     7.348    vga/o_red_OBUF[3]_inst_i_38_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I4_O)        0.124     7.472 f  vga/o_red_OBUF[3]_inst_i_10/O
                         net (fo=3, routed)           0.724     8.196    vga/o_red_OBUF[3]_inst_i_10_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I2_O)        0.124     8.320 r  vga/o_blue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.566     8.886    vga/o_blue_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  vga/o_blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.910    10.920    o_blue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    14.423 r  o_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.423    o_blue[1]
    L18                                                               r  o_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ball_x_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ball_x_prev_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE                         0.000     0.000 r  ball_x_reg[1]/C
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ball_x_reg[1]/Q
                         net (fo=13, routed)          0.069     0.210    ball_x[1]
    SLICE_X13Y22         FDRE                                         r  ball_x_prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ball_x_prev_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE                         0.000     0.000 r  ball_x_reg[5]/C
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ball_x_reg[5]/Q
                         net (fo=7, routed)           0.124     0.265    ball_x[5]
    SLICE_X11Y24         FDRE                                         r  ball_x_prev_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_sync_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.484%)  route 0.094ns (33.516%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  vga/v_count_reg_reg[3]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_count_reg_reg[3]/Q
                         net (fo=74, routed)          0.094     0.235    vga/r_y[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.280 r  vga/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     0.280    vga/v_sync_next
    SLICE_X0Y18          FDRE                                         r  vga/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ball_x_prev_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.164ns (55.838%)  route 0.130ns (44.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE                         0.000     0.000 r  ball_x_reg[3]/C
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ball_x_reg[3]/Q
                         net (fo=9, routed)           0.130     0.294    ball_x[3]
    SLICE_X12Y24         FDRE                                         r  ball_x_prev_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_x_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ball_x_prev_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.164ns (52.973%)  route 0.146ns (47.027%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE                         0.000     0.000 r  ball_x_reg[6]/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ball_x_reg[6]/Q
                         net (fo=7, routed)           0.146     0.310    ball_x[6]
    SLICE_X10Y23         FDRE                                         r  ball_x_prev_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_y_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ball_y_prev_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.871%)  route 0.188ns (57.129%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE                         0.000     0.000 r  ball_y_reg[4]/C
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ball_y_reg[4]/Q
                         net (fo=7, routed)           0.188     0.329    ball_y[4]
    SLICE_X14Y18         FDRE                                         r  ball_y_prev_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ball_x_prev_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.839%)  route 0.188ns (57.161%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE                         0.000     0.000 r  ball_x_reg[0]/C
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ball_x_reg[0]/Q
                         net (fo=13, routed)          0.188     0.329    ball_x[0]
    SLICE_X11Y23         FDRE                                         r  ball_x_prev_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.278%)  route 0.157ns (45.722%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  vga/v_count_reg_reg[3]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_count_reg_reg[3]/Q
                         net (fo=74, routed)          0.157     0.298    vga/r_y[3]
    SLICE_X0Y17          LUT6 (Prop_lut6_I2_O)        0.045     0.343 r  vga/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.343    vga/p_0_in__0[5]
    SLICE_X0Y17          FDRE                                         r  vga/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_y_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ball_y_prev_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.164ns (47.811%)  route 0.179ns (52.189%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE                         0.000     0.000 r  ball_y_reg[5]/C
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ball_y_reg[5]/Q
                         net (fo=7, routed)           0.179     0.343    ball_y[5]
    SLICE_X14Y18         FDRE                                         r  ball_y_prev_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_x_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ball_x_prev_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.164ns (47.647%)  route 0.180ns (52.353%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE                         0.000     0.000 r  ball_x_reg[7]/C
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ball_x_reg[7]/Q
                         net (fo=7, routed)           0.180     0.344    ball_x[7]
    SLICE_X10Y23         FDRE                                         r  ball_x_prev_reg[7]/D
  -------------------------------------------------------------------    -------------------





