Determining the location of the ModelSim executable...

Using: /home/leonardo/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off main -c main --vector_source="/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/Waveform.vwf" --testbench_file="/home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/qsim/ALU/Waveform.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Tue Mar 20 14:29:11 2018Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off main -c main --vector_source="/home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/Waveform.vwf" --testbench_file="/home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/qsim/ALU/Waveform.vwf.vt"
 when writing test bench files
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/qsim/" main -c main

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Tue Mar 20 14:29:13 2018Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/qsim/" main -c mainInfo (204019): Generated file main.vo in folder "/home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings    Info: Peak virtual memory: 1056 megabytes    Info: Processing ended: Tue Mar 20 14:29:14 2018    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/qsim/main.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/leonardo/intelFPGA_lite/17.1/modelsim_ase/linuxaloem//vsim -c -do main.do

Reading pref.tcl
# 10.5b
# do main.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:15 on Mar 20,2018# vlog -work work main.vo # -- Compiling module ALU
# -- Compiling module hard_block
# # Top level modules:# 	ALU
# End time: 14:29:15 on Mar 20,2018, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:15 on Mar 20,2018# vlog -work work ALU/Waveform.vwf.vt 
# -- Compiling module ALU_vlg_vec_tst
# 
# Top level modules:# 	ALU_vlg_vec_tst
# End time: 14:29:15 on Mar 20,2018, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ALU_vlg_vec_tst # Start time: 14:29:15 on Mar 20,2018# Loading work.ALU_vlg_vec_tst# Loading work.ALU# Loading work.hard_block# Loading cycloneive_ver.cycloneive_io_obuf# Loading cycloneive_ver.cycloneive_io_ibuf# Loading cycloneive_ver.cycloneive_lcell_comb# Loading cycloneive_ver.cycloneive_mac_mult# Loading cycloneive_ver.cycloneive_mac_data_reg# Loading cycloneive_ver.cycloneive_mac_sign_reg# Loading cycloneive_ver.cycloneive_mac_mult_internal# Loading cycloneive_ver.cycloneive_mac_out# Loading cycloneive_ver.cycloneive_clkctrl# Loading cycloneive_ver.cycloneive_mux41# Loading cycloneive_ver.cycloneive_ena_reg
# after#26
# ** Note: $stop    : ALU/Waveform.vwf.vt(54)#    Time: 1 us  Iteration: 0  Instance: /ALU_vlg_vec_tst
# Break in Module ALU_vlg_vec_tst at ALU/Waveform.vwf.vt line 54
# Stopped at ALU/Waveform.vwf.vt line 54
# End time: 14:29:16 on Mar 20,2018, Elapsed time: 0:00:01# Errors: 0, Warnings: 0
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/leonardo/Documents/college/Lab AOC/CoreBassier/ALU/Waveform.vwf...

Reading /home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/qsim/main.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/leonardo/Documents/college/Lab AOC/CoreBassier/simulation/qsim/main_20180320142916.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.