// Seed: 1757613759
module module_0 (
    input wor id_0,
    input wor id_1
);
endmodule
module module_1 #(
    parameter id_2 = 32'd26,
    parameter id_8 = 32'd40
) (
    input wor id_0,
    input wor id_1,
    input uwire _id_2,
    output uwire id_3,
    output tri id_4,
    output wand id_5,
    input wire id_6,
    input uwire id_7,
    output uwire _id_8,
    output uwire id_9,
    input supply0 id_10,
    input tri id_11,
    input tri id_12,
    input supply1 id_13,
    output wire id_14,
    input wire id_15
);
  logic [id_2  *  id_8 : -1] id_17, id_18;
  module_0 modCall_1 (
      id_15,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
