

================================================================
== Vitis HLS Report for 'backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2'
================================================================
* Date:           Sat Apr 12 12:18:38 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.746 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       42|       42|  0.420 us|  0.420 us|   41|   41|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1_VITIS_LOOP_45_2  |       40|       40|         2|          1|          1|    40|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.74>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../layer.h:45->../layer.h:184]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../layer.h:44->../layer.h:184]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln44 = store i4 0, i4 %i" [../layer.h:44->../layer.h:184]   --->   Operation 9 'store' 'store_ln44' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln45 = store i3 0, i3 %j" [../layer.h:45->../layer.h:184]   --->   Operation 10 'store' 'store_ln45' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [../layer.h:44->../layer.h:184]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.88ns)   --->   "%icmp_ln44 = icmp_eq  i6 %indvar_flatten_load, i6 40" [../layer.h:44->../layer.h:184]   --->   Operation 13 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.88ns)   --->   "%add_ln44 = add i6 %indvar_flatten_load, i6 1" [../layer.h:44->../layer.h:184]   --->   Operation 14 'add' 'add_ln44' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc8.i, void %_Z9transposeILm10ELm4EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.exitStub" [../layer.h:44->../layer.h:184]   --->   Operation 15 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [../layer.h:45->../layer.h:184]   --->   Operation 16 'load' 'j_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [../layer.h:44->../layer.h:184]   --->   Operation 17 'load' 'i_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%i_27 = add i4 %i_load, i4 1" [../layer.h:44->../layer.h:184]   --->   Operation 18 'add' 'i_27' <Predicate = (!icmp_ln44)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.74ns)   --->   "%icmp_ln45 = icmp_eq  i3 %j_load, i3 4" [../layer.h:45->../layer.h:184]   --->   Operation 19 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.27ns)   --->   "%select_ln44 = select i1 %icmp_ln45, i3 0, i3 %j_load" [../layer.h:44->../layer.h:184]   --->   Operation 20 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.45ns)   --->   "%select_ln44_1 = select i1 %icmp_ln45, i4 %i_27, i4 %i_load" [../layer.h:44->../layer.h:184]   --->   Operation 21 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i4 %select_ln44_1" [../layer.h:44->../layer.h:184]   --->   Operation 22 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%select_ln44_1_cast = zext i4 %select_ln44_1" [../layer.h:44->../layer.h:184]   --->   Operation 23 'zext' 'select_ln44_1_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%w_l_plus1_0_addr = getelementptr i25 %w_l_plus1_0, i64 0, i64 %zext_ln44" [../layer.h:44->../layer.h:184]   --->   Operation 24 'getelementptr' 'w_l_plus1_0_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%w_l_plus1_1_addr = getelementptr i25 %w_l_plus1_1, i64 0, i64 %zext_ln44" [../layer.h:44->../layer.h:184]   --->   Operation 25 'getelementptr' 'w_l_plus1_1_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%w_l_plus1_2_addr = getelementptr i25 %w_l_plus1_2, i64 0, i64 %zext_ln44" [../layer.h:44->../layer.h:184]   --->   Operation 26 'getelementptr' 'w_l_plus1_2_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%w_l_plus1_3_addr = getelementptr i25 %w_l_plus1_3, i64 0, i64 %zext_ln44" [../layer.h:44->../layer.h:184]   --->   Operation 27 'getelementptr' 'w_l_plus1_3_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.79ns)   --->   "%w_l_plus1_0_load = load i4 %w_l_plus1_0_addr" [../layer.h:44->../layer.h:184]   --->   Operation 28 'load' 'w_l_plus1_0_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 29 [2/2] (0.79ns)   --->   "%w_l_plus1_1_load = load i4 %w_l_plus1_1_addr" [../layer.h:44->../layer.h:184]   --->   Operation 29 'load' 'w_l_plus1_1_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 30 [2/2] (0.79ns)   --->   "%w_l_plus1_2_load = load i4 %w_l_plus1_2_addr" [../layer.h:44->../layer.h:184]   --->   Operation 30 'load' 'w_l_plus1_2_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 31 [2/2] (0.79ns)   --->   "%w_l_plus1_3_load = load i4 %w_l_plus1_3_addr" [../layer.h:44->../layer.h:184]   --->   Operation 31 'load' 'w_l_plus1_3_load' <Predicate = (!icmp_ln44)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln44, i3 0" [../layer.h:46->../layer.h:184]   --->   Operation 32 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln44, i1 0" [../layer.h:46->../layer.h:184]   --->   Operation 33 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %tmp_10" [../layer.h:46->../layer.h:184]   --->   Operation 34 'zext' 'zext_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_1 = add i6 %tmp_9, i6 %zext_ln46" [../layer.h:46->../layer.h:184]   --->   Operation 35 'add' 'add_ln46_1' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln46 = add i6 %add_ln46_1, i6 %select_ln44_1_cast" [../layer.h:46->../layer.h:184]   --->   Operation 36 'add' 'add_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i3 %select_ln44" [../layer.h:45->../layer.h:184]   --->   Operation 37 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.74ns)   --->   "%j_1 = add i3 %select_ln44, i3 1" [../layer.h:45->../layer.h:184]   --->   Operation 38 'add' 'j_1' <Predicate = (!icmp_ln44)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln44 = store i6 %add_ln44, i6 %indvar_flatten" [../layer.h:44->../layer.h:184]   --->   Operation 39 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.48>
ST_1 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln44 = store i4 %select_ln44_1, i4 %i" [../layer.h:44->../layer.h:184]   --->   Operation 40 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.48>
ST_1 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln45 = store i3 %j_1, i3 %j" [../layer.h:45->../layer.h:184]   --->   Operation 41 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.48>
ST_1 : Operation 54 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_1_VITIS_LOOP_45_2_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.79ns)   --->   "%w_l_plus1_0_load = load i4 %w_l_plus1_0_addr" [../layer.h:44->../layer.h:184]   --->   Operation 44 'load' 'w_l_plus1_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 45 [1/2] (0.79ns)   --->   "%w_l_plus1_1_load = load i4 %w_l_plus1_1_addr" [../layer.h:44->../layer.h:184]   --->   Operation 45 'load' 'w_l_plus1_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 46 [1/2] (0.79ns)   --->   "%w_l_plus1_2_load = load i4 %w_l_plus1_2_addr" [../layer.h:44->../layer.h:184]   --->   Operation 46 'load' 'w_l_plus1_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 47 [1/2] (0.79ns)   --->   "%w_l_plus1_3_load = load i4 %w_l_plus1_3_addr" [../layer.h:44->../layer.h:184]   --->   Operation 47 'load' 'w_l_plus1_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i6 %add_ln46" [../layer.h:46->../layer.h:184]   --->   Operation 48 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%w_l_plus1_T_addr = getelementptr i25 %w_l_plus1_T, i64 0, i64 %zext_ln46_1" [../layer.h:46->../layer.h:184]   --->   Operation 49 'getelementptr' 'w_l_plus1_T_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:45->../layer.h:184]   --->   Operation 50 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.60ns)   --->   "%tmp = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %w_l_plus1_0_load, i2 1, i25 %w_l_plus1_1_load, i2 2, i25 %w_l_plus1_2_load, i2 3, i25 %w_l_plus1_3_load, i25 0, i2 %trunc_ln45" [../layer.h:46->../layer.h:184]   --->   Operation 51 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.79ns)   --->   "%store_ln46 = store i25 %tmp, i6 %w_l_plus1_T_addr" [../layer.h:46->../layer.h:184]   --->   Operation 52 'store' 'store_ln46' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 40> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc.i" [../layer.h:45->../layer.h:184]   --->   Operation 53 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 2.746ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln45', ../layer.h:45->../layer.h:184) of constant 0 on local variable 'j', ../layer.h:45->../layer.h:184 [11]  (0.489 ns)
	'load' operation 3 bit ('j_load', ../layer.h:45->../layer.h:184) on local variable 'j', ../layer.h:45->../layer.h:184 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln45', ../layer.h:45->../layer.h:184) [24]  (0.746 ns)
	'select' operation 3 bit ('select_ln44', ../layer.h:44->../layer.h:184) [25]  (0.275 ns)
	'add' operation 3 bit ('j', ../layer.h:45->../layer.h:184) [48]  (0.746 ns)
	'store' operation 0 bit ('store_ln45', ../layer.h:45->../layer.h:184) of variable 'j', ../layer.h:45->../layer.h:184 on local variable 'j', ../layer.h:45->../layer.h:184 [51]  (0.489 ns)

 <State 2>: 2.185ns
The critical path consists of the following:
	'load' operation 25 bit ('w_l_plus1_0_load', ../layer.h:44->../layer.h:184) on array 'w_l_plus1_0' [33]  (0.790 ns)
	'sparsemux' operation 25 bit ('tmp', ../layer.h:46->../layer.h:184) [46]  (0.605 ns)
	'store' operation 0 bit ('store_ln46', ../layer.h:46->../layer.h:184) of variable 'tmp', ../layer.h:46->../layer.h:184 on array 'w_l_plus1_T' [47]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
