###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        19288   # Number of WRITE/WRITEP commands
num_reads_done                 =      2103770   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1843444   # Number of read row buffer hits
num_read_cmds                  =      2103760   # Number of READ/READP commands
num_writes_done                =        19295   # Number of read requests issued
num_write_row_hits             =         9476   # Number of write row buffer hits
num_act_cmds                   =       271809   # Number of ACT commands
num_pre_cmds                   =       271786   # Number of PRE commands
num_ondemand_pres              =       245928   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9642993   # Cyles of rank active rank.0
rank_active_cycles.1           =      9609689   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       357007   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       390311   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1942436   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        83337   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        29130   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        18382   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        14846   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9950   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6768   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4770   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3263   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2367   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7826   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            2   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =            7   # Write cmd latency (cycles)
write_latency[80-99]           =            9   # Write cmd latency (cycles)
write_latency[100-119]         =           17   # Write cmd latency (cycles)
write_latency[120-139]         =           17   # Write cmd latency (cycles)
write_latency[140-159]         =           22   # Write cmd latency (cycles)
write_latency[160-179]         =           33   # Write cmd latency (cycles)
write_latency[180-199]         =           27   # Write cmd latency (cycles)
write_latency[200-]            =        19152   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       583048   # Read request latency (cycles)
read_latency[40-59]            =       232507   # Read request latency (cycles)
read_latency[60-79]            =       191038   # Read request latency (cycles)
read_latency[80-99]            =       130335   # Read request latency (cycles)
read_latency[100-119]          =       104786   # Read request latency (cycles)
read_latency[120-139]          =        90395   # Read request latency (cycles)
read_latency[140-159]          =        72486   # Read request latency (cycles)
read_latency[160-179]          =        60171   # Read request latency (cycles)
read_latency[180-199]          =        51661   # Read request latency (cycles)
read_latency[200-]             =       587328   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.62857e+07   # Write energy
read_energy                    =  8.48236e+09   # Read energy
act_energy                     =  7.43669e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.71363e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.87349e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01723e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99645e+09   # Active standby energy rank.1
average_read_latency           =      223.305   # Average read request latency (cycles)
average_interarrival           =      4.71014   # Average request interarrival latency (cycles)
total_energy                   =  2.23994e+10   # Total energy (pJ)
average_power                  =      2239.94   # Average power (mW)
average_bandwidth              =      18.1168   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        20192   # Number of WRITE/WRITEP commands
num_reads_done                 =      2209820   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1794589   # Number of read row buffer hits
num_read_cmds                  =      2209813   # Number of READ/READP commands
num_writes_done                =        20218   # Number of read requests issued
num_write_row_hits             =        10634   # Number of write row buffer hits
num_act_cmds                   =       427493   # Number of ACT commands
num_pre_cmds                   =       427468   # Number of PRE commands
num_ondemand_pres              =       402405   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9641071   # Cyles of rank active rank.0
rank_active_cycles.1           =      9634810   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       358929   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       365190   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2055503   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        85055   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        26553   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        17339   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        14555   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         9077   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5975   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4163   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2814   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2089   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6973   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            3   # Write cmd latency (cycles)
write_latency[80-99]           =           11   # Write cmd latency (cycles)
write_latency[100-119]         =            8   # Write cmd latency (cycles)
write_latency[120-139]         =           13   # Write cmd latency (cycles)
write_latency[140-159]         =           12   # Write cmd latency (cycles)
write_latency[160-179]         =            8   # Write cmd latency (cycles)
write_latency[180-199]         =           24   # Write cmd latency (cycles)
write_latency[200-]            =        20113   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       414234   # Read request latency (cycles)
read_latency[40-59]            =       181519   # Read request latency (cycles)
read_latency[60-79]            =       193429   # Read request latency (cycles)
read_latency[80-99]            =       136093   # Read request latency (cycles)
read_latency[100-119]          =       117839   # Read request latency (cycles)
read_latency[120-139]          =       109098   # Read request latency (cycles)
read_latency[140-159]          =        89727   # Read request latency (cycles)
read_latency[160-179]          =        76847   # Read request latency (cycles)
read_latency[180-199]          =        66733   # Read request latency (cycles)
read_latency[200-]             =       824288   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.00798e+08   # Write energy
read_energy                    =  8.90997e+09   # Read energy
act_energy                     =  1.16962e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72286e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.75291e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01603e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01212e+09   # Active standby energy rank.1
average_read_latency           =      285.475   # Average read request latency (cycles)
average_interarrival           =      4.48411   # Average request interarrival latency (cycles)
total_energy                   =  2.32608e+10   # Total energy (pJ)
average_power                  =      2326.08   # Average power (mW)
average_bandwidth              =      19.0297   # Average bandwidth
