// Seed: 1003936304
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.type_0 = 0;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input wor id_2,
    output wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6
    , id_17,
    output tri0 id_7,
    input wire id_8,
    output tri id_9,
    input wire id_10,
    input tri id_11,
    output tri0 id_12,
    output tri id_13,
    output wor id_14,
    input tri1 id_15
);
  wire id_18;
  supply1 id_19 = id_10 < 1;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18
  );
  wire id_20 = 1;
  always @(1 or posedge id_11) #1;
endmodule
