[2021-09-09 10:06:15,460]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-09 10:06:15,460]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:17,624]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; ".

Peak memory: 36147200 bytes

[2021-09-09 10:07:17,625]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:19,072]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.10 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.05 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.22 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.22 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     1.00 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45936640 bytes

[2021-09-09 10:07:19,145]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-09 10:07:19,146]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:23,516]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :22819
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :22819
score:100
	Report mapping result:
		klut_size()     :24066
		klut.num_gates():22860
		max delay       :37
		max area        :22819
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :725
		LUT fanins:3	 numbers :706
		LUT fanins:4	 numbers :21390
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 174768128 bytes

[2021-09-09 10:07:23,517]mapper_test.py:220:[INFO]: area: 22860 level: 37
[2021-09-09 12:07:51,035]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-09 12:07:51,035]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:08:57,160]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; ".

Peak memory: 36220928 bytes

[2021-09-09 12:08:57,161]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:08:58,756]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.10 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.11 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.12 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.05 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.11 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.05 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.23 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.23 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     1.08 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 46145536 bytes

[2021-09-09 12:08:58,825]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-09 12:08:58,825]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:09:27,908]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:64
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :22819
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:27
area :37510
score:100
	Report mapping result:
		klut_size()     :38655
		klut.num_gates():37449
		max delay       :27
		max area        :37510
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1943
		LUT fanins:3	 numbers :1531
		LUT fanins:4	 numbers :33936
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 426975232 bytes

[2021-09-09 12:09:27,909]mapper_test.py:220:[INFO]: area: 37449 level: 27
[2021-09-09 13:37:33,954]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-09 13:37:33,954]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:38:37,014]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; ".

Peak memory: 35778560 bytes

[2021-09-09 13:38:37,015]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:38:38,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.10 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.10 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.22 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.22 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     1.01 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45551616 bytes

[2021-09-09 13:38:38,540]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-09 13:38:38,541]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:39:06,041]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:64
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :22822
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:27
area :37515
score:100
	Report mapping result:
		klut_size()     :38663
		klut.num_gates():37457
		max delay       :27
		max area        :37515
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1953
		LUT fanins:3	 numbers :1534
		LUT fanins:4	 numbers :33931
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 427032576 bytes

[2021-09-09 13:39:06,042]mapper_test.py:220:[INFO]: area: 37457 level: 27
[2021-09-09 15:09:59,038]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-09 15:09:59,038]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:09:59,038]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:10:00,629]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.10 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.11 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.11 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.05 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.11 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.05 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.24 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.05 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.24 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.05 sec
Total time =     1.11 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45707264 bytes

[2021-09-09 15:10:00,702]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-09 15:10:00,702]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:10:31,010]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:64
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23192
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:27
area :39959
score:100
	Report mapping result:
		klut_size()     :41099
		klut.num_gates():39893
		max delay       :27
		max area        :39959
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9720
		LUT fanins:3	 numbers :14172
		LUT fanins:4	 numbers :15962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 427085824 bytes

[2021-09-09 15:10:31,010]mapper_test.py:220:[INFO]: area: 39893 level: 27
[2021-09-09 15:39:03,209]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-09 15:39:03,209]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:39:03,210]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:39:04,797]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.10 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.11 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.11 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.05 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.11 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.05 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.24 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.05 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.24 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.05 sec
Total time =     1.10 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45588480 bytes

[2021-09-09 15:39:04,871]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-09 15:39:04,871]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:39:35,045]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:64
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23192
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:27
area :39959
score:100
	Report mapping result:
		klut_size()     :41099
		klut.num_gates():39893
		max delay       :27
		max area        :39959
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9720
		LUT fanins:3	 numbers :14172
		LUT fanins:4	 numbers :15962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 427122688 bytes

[2021-09-09 15:39:35,045]mapper_test.py:220:[INFO]: area: 39893 level: 27
[2021-09-09 16:17:06,649]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-09 16:17:06,649]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:17:06,649]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:17:08,239]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.10 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.11 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.11 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.05 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.11 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.05 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.24 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.05 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.24 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.05 sec
Total time =     1.10 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45735936 bytes

[2021-09-09 16:17:08,311]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-09 16:17:08,311]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:17:38,579]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:64
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23192
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:27
area :39959
score:100
	Report mapping result:
		klut_size()     :41099
		klut.num_gates():39893
		max delay       :27
		max area        :39959
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9720
		LUT fanins:3	 numbers :14172
		LUT fanins:4	 numbers :15962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 427028480 bytes

[2021-09-09 16:17:38,580]mapper_test.py:220:[INFO]: area: 39893 level: 27
[2021-09-09 16:51:51,636]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-09 16:51:51,636]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:51:51,637]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:51:53,402]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.10 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.10 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.11 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.05 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.12 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.05 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.24 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.05 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.23 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.05 sec
Total time =     1.10 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45748224 bytes

[2021-09-09 16:51:53,472]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-09 16:51:53,473]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:52:24,056]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:64
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23192
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:27
area :39959
score:100
	Report mapping result:
		klut_size()     :41099
		klut.num_gates():39893
		max delay       :27
		max area        :39959
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9720
		LUT fanins:3	 numbers :14172
		LUT fanins:4	 numbers :15962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 427286528 bytes

[2021-09-09 16:52:24,057]mapper_test.py:220:[INFO]: area: 39893 level: 27
[2021-09-09 17:28:11,364]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-09 17:28:11,365]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:28:11,365]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:28:12,994]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.10 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.11 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.11 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.05 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.11 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.05 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.24 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.05 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.24 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.05 sec
Total time =     1.10 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 46006272 bytes

[2021-09-09 17:28:13,068]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-09 17:28:13,068]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:28:43,156]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:64
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23192
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:27
area :39960
score:100
	Report mapping result:
		klut_size()     :41100
		klut.num_gates():39894
		max delay       :27
		max area        :39960
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9720
		LUT fanins:3	 numbers :14172
		LUT fanins:4	 numbers :15963
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 427053056 bytes

[2021-09-09 17:28:43,156]mapper_test.py:220:[INFO]: area: 39894 level: 27
[2021-09-13 23:32:38,750]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-13 23:32:38,751]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:32:38,751]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:32:40,174]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.97 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45756416 bytes

[2021-09-13 23:32:40,245]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-13 23:32:40,246]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:04,467]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:63
	current map manager:
		current min nodes:43009
		current min depth:63
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23192
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :48263
score:100
	Report mapping result:
		klut_size()     :43534
		klut.num_gates():42328
		max delay       :26
		max area        :48263
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9664
		LUT fanins:3	 numbers :16155
		LUT fanins:4	 numbers :16470
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 348160000 bytes

[2021-09-13 23:33:04,468]mapper_test.py:220:[INFO]: area: 42328 level: 26
[2021-09-13 23:42:50,903]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-13 23:42:50,903]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:50,903]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:52,383]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.10 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.22 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.22 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     1.00 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45776896 bytes

[2021-09-13 23:42:52,453]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-13 23:42:52,453]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:56,728]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23192
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23192
score:100
	Report mapping result:
		klut_size()     :24439
		klut.num_gates():23233
		max delay       :37
		max area        :23192
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :4587
		LUT fanins:3	 numbers :6537
		LUT fanins:4	 numbers :12070
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 168869888 bytes

[2021-09-13 23:42:56,728]mapper_test.py:220:[INFO]: area: 23233 level: 37
[2021-09-14 09:02:38,954]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-14 09:02:38,954]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:02:38,954]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:02:40,405]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.97 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45379584 bytes

[2021-09-14 09:02:40,478]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-14 09:02:40,478]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:06,889]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:64
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23192
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:27
area :39960
score:100
	Report mapping result:
		klut_size()     :41100
		klut.num_gates():39894
		max delay       :27
		max area        :39960
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9720
		LUT fanins:3	 numbers :14172
		LUT fanins:4	 numbers :15963
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 427110400 bytes

[2021-09-14 09:03:06,890]mapper_test.py:220:[INFO]: area: 39894 level: 27
[2021-09-14 09:21:49,073]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-14 09:21:49,073]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:49,074]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:50,513]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.96 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45547520 bytes

[2021-09-14 09:21:50,583]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-14 09:21:50,583]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:54,819]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23192
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23192
score:100
	Report mapping result:
		klut_size()     :24439
		klut.num_gates():23233
		max delay       :37
		max area        :23192
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :4587
		LUT fanins:3	 numbers :6537
		LUT fanins:4	 numbers :12070
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 174280704 bytes

[2021-09-14 09:21:54,820]mapper_test.py:220:[INFO]: area: 23233 level: 37
[2021-09-15 15:35:43,939]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-15 15:35:43,939]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:35:43,940]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:35:45,218]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.88 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45395968 bytes

[2021-09-15 15:35:45,289]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-15 15:35:45,289]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:07,906]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:66
	current map manager:
		current min nodes:43009
		current min depth:66
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23192
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :40550
score:100
	Report mapping result:
		klut_size()     :41702
		klut.num_gates():40496
		max delay       :28
		max area        :40550
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9551
		LUT fanins:3	 numbers :14676
		LUT fanins:4	 numbers :16230
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 344862720 bytes

[2021-09-15 15:36:07,907]mapper_test.py:220:[INFO]: area: 40496 level: 28
[2021-09-15 15:55:07,357]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-15 15:55:07,358]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:07,358]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:08,633]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.08 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.88 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45527040 bytes

[2021-09-15 15:55:08,706]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-15 15:55:08,706]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:12,322]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23192
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23192
score:100
	Report mapping result:
		klut_size()     :24439
		klut.num_gates():23233
		max delay       :37
		max area        :23192
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :4587
		LUT fanins:3	 numbers :6537
		LUT fanins:4	 numbers :12070
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 59863040 bytes

[2021-09-15 15:55:12,323]mapper_test.py:220:[INFO]: area: 23233 level: 37
[2021-09-18 14:06:11,574]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-18 14:06:11,574]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:06:11,575]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:06:12,923]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.08 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.88 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45592576 bytes

[2021-09-18 14:06:12,994]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-18 14:06:12,995]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:06:33,961]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:64
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23192
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:27
area :41442
score:100
	Report mapping result:
		klut_size()     :42391
		klut.num_gates():41185
		max delay       :27
		max area        :41442
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9769
		LUT fanins:3	 numbers :14801
		LUT fanins:4	 numbers :16576
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 300630016 bytes

[2021-09-18 14:06:33,962]mapper_test.py:220:[INFO]: area: 41185 level: 27
[2021-09-18 16:30:43,968]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-18 16:30:43,969]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:30:43,969]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:30:45,261]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.89 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45817856 bytes

[2021-09-18 16:30:45,332]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-18 16:30:45,332]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:05,725]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:76
	current map manager:
		current min nodes:43009
		current min depth:64
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23192
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:27
area :41299
score:100
	Report mapping result:
		klut_size()     :42235
		klut.num_gates():41029
		max delay       :27
		max area        :41299
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9492
		LUT fanins:3	 numbers :15186
		LUT fanins:4	 numbers :16312
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 243191808 bytes

[2021-09-18 16:31:05,726]mapper_test.py:220:[INFO]: area: 41029 level: 27
[2021-09-22 09:00:13,141]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-22 09:00:13,141]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:13,141]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:14,467]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.08 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.88 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45539328 bytes

[2021-09-22 09:00:14,540]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-22 09:00:14,540]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:25,691]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:77
	Report mapping result:
		klut_size()     :35014
		klut.num_gates():33808
		max delay       :32
		max area        :33984
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :7466
		LUT fanins:3	 numbers :11521
		LUT fanins:4	 numbers :14782
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 156254208 bytes

[2021-09-22 09:00:25,692]mapper_test.py:220:[INFO]: area: 33808 level: 32
[2021-09-22 11:29:23,813]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-22 11:29:23,813]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:29:23,814]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:29:25,169]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.90 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45518848 bytes

[2021-09-22 11:29:25,238]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-22 11:29:25,238]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:29:45,685]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:64
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :40405
score:100
	Report mapping result:
		klut_size()     :41333
		klut.num_gates():40127
		max delay       :28
		max area        :40405
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9235
		LUT fanins:3	 numbers :15148
		LUT fanins:4	 numbers :15705
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 180494336 bytes

[2021-09-22 11:29:45,685]mapper_test.py:220:[INFO]: area: 40127 level: 28
[2021-09-23 16:48:34,453]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-23 16:48:34,454]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:48:34,454]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:48:35,822]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.91 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45453312 bytes

[2021-09-23 16:48:35,893]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-23 16:48:35,893]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:48:59,503]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
balancing!
	current map manager:
		current min nodes:43009
		current min depth:77
rewriting!
	current map manager:
		current min nodes:43009
		current min depth:77
balancing!
	current map manager:
		current min nodes:43009
		current min depth:64
rewriting!
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :40405
score:100
	Report mapping result:
		klut_size()     :41333
		klut.num_gates():40127
		max delay       :28
		max area        :40405
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9235
		LUT fanins:3	 numbers :15148
		LUT fanins:4	 numbers :15705
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 193970176 bytes

[2021-09-23 16:48:59,504]mapper_test.py:220:[INFO]: area: 40127 level: 28
[2021-09-23 17:11:28,919]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-23 17:11:28,919]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:11:28,919]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:11:30,296]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.90 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45858816 bytes

[2021-09-23 17:11:30,367]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-23 17:11:30,368]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:11:50,854]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
balancing!
	current map manager:
		current min nodes:43009
		current min depth:77
rewriting!
	current map manager:
		current min nodes:43009
		current min depth:77
balancing!
	current map manager:
		current min nodes:43009
		current min depth:64
rewriting!
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :40405
score:100
	Report mapping result:
		klut_size()     :41333
		klut.num_gates():40127
		max delay       :28
		max area        :40405
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9235
		LUT fanins:3	 numbers :15148
		LUT fanins:4	 numbers :15705
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 180592640 bytes

[2021-09-23 17:11:50,854]mapper_test.py:220:[INFO]: area: 40127 level: 28
[2021-09-23 18:13:07,758]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-23 18:13:07,758]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:13:07,759]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:13:09,040]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.88 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45461504 bytes

[2021-09-23 18:13:09,112]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-23 18:13:09,112]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:13:32,083]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
balancing!
	current map manager:
		current min nodes:43009
		current min depth:77
rewriting!
	current map manager:
		current min nodes:43009
		current min depth:77
balancing!
	current map manager:
		current min nodes:43009
		current min depth:64
rewriting!
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :40405
score:100
	Report mapping result:
		klut_size()     :41333
		klut.num_gates():40127
		max delay       :28
		max area        :40405
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9235
		LUT fanins:3	 numbers :15148
		LUT fanins:4	 numbers :15705
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 193835008 bytes

[2021-09-23 18:13:32,083]mapper_test.py:220:[INFO]: area: 40127 level: 28
[2021-09-27 16:40:14,141]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-27 16:40:14,141]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:40:14,142]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:40:15,467]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.08 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.90 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45453312 bytes

[2021-09-27 16:40:15,537]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-27 16:40:15,537]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:40:37,322]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
balancing!
	current map manager:
		current min nodes:43009
		current min depth:77
rewriting!
	current map manager:
		current min nodes:43009
		current min depth:77
balancing!
	current map manager:
		current min nodes:43009
		current min depth:64
rewriting!
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :40405
score:100
	Report mapping result:
		klut_size()     :41333
		klut.num_gates():40127
		max delay       :28
		max area        :40405
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9235
		LUT fanins:3	 numbers :15148
		LUT fanins:4	 numbers :15705
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 221581312 bytes

[2021-09-27 16:40:37,323]mapper_test.py:220:[INFO]: area: 40127 level: 28
[2021-09-27 17:46:57,445]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-27 17:46:57,446]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:46:57,446]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:46:58,810]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.08 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.90 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45449216 bytes

[2021-09-27 17:46:58,880]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-27 17:46:58,881]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:20,868]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
balancing!
	current map manager:
		current min nodes:43009
		current min depth:77
rewriting!
	current map manager:
		current min nodes:43009
		current min depth:77
balancing!
	current map manager:
		current min nodes:43009
		current min depth:65
rewriting!
	current map manager:
		current min nodes:43009
		current min depth:65
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :40945
score:100
	Report mapping result:
		klut_size()     :41872
		klut.num_gates():40666
		max delay       :28
		max area        :40945
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :8910
		LUT fanins:3	 numbers :15835
		LUT fanins:4	 numbers :15882
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 223490048 bytes

[2021-09-27 17:47:20,868]mapper_test.py:220:[INFO]: area: 40666 level: 28
[2021-09-28 02:13:11,161]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-28 02:13:11,161]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:13:11,161]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:13:12,461]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.08 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.89 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45445120 bytes

[2021-09-28 02:13:12,533]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-28 02:13:12,533]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:13:34,298]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:64
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :40405
score:100
	Report mapping result:
		klut_size()     :41333
		klut.num_gates():40127
		max delay       :28
		max area        :40405
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9235
		LUT fanins:3	 numbers :15148
		LUT fanins:4	 numbers :15705
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 193990656 bytes

[2021-09-28 02:13:34,298]mapper_test.py:220:[INFO]: area: 40127 level: 28
[2021-09-28 16:52:31,149]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-28 16:52:31,150]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:52:31,150]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:52:32,536]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.10 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.91 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45514752 bytes

[2021-09-28 16:52:32,608]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-28 16:52:32,608]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:52:52,786]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:64
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :40405
score:100
	Report mapping result:
		klut_size()     :41333
		klut.num_gates():40127
		max delay       :28
		max area        :40405
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9235
		LUT fanins:3	 numbers :15148
		LUT fanins:4	 numbers :15705
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 180551680 bytes

[2021-09-28 16:52:52,787]mapper_test.py:220:[INFO]: area: 40127 level: 28
[2021-09-28 17:31:33,393]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-09-28 17:31:33,393]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:31:33,393]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:31:34,707]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.08 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.89 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45477888 bytes

[2021-09-28 17:31:34,780]mapper_test.py:156:[INFO]: area: 16385 level: 37
[2021-09-28 17:31:34,780]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:31:55,428]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:64
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :40405
score:100
	Report mapping result:
		klut_size()     :41333
		klut.num_gates():40127
		max delay       :28
		max area        :40405
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9235
		LUT fanins:3	 numbers :15148
		LUT fanins:4	 numbers :15705
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 274075648 bytes

[2021-09-28 17:31:55,429]mapper_test.py:220:[INFO]: area: 40127 level: 28
[2021-10-09 10:43:22,257]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-09 10:43:22,257]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:22,257]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:23,536]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.08 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.88 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45854720 bytes

[2021-10-09 10:43:23,607]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-09 10:43:23,608]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:35,554]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:63
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :43197
score:100
	Report mapping result:
		klut_size()     :44120
		klut.num_gates():42914
		max delay       :26
		max area        :43197
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :10038
		LUT fanins:3	 numbers :16097
		LUT fanins:4	 numbers :16740
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 92577792 bytes

[2021-10-09 10:43:35,554]mapper_test.py:224:[INFO]: area: 42914 level: 26
[2021-10-09 11:25:54,509]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-09 11:25:54,509]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:54,509]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:55,818]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.90 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45346816 bytes

[2021-10-09 11:25:55,888]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-09 11:25:55,888]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:07,261]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:63
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :43189
score:100
	Report mapping result:
		klut_size()     :44120
		klut.num_gates():42914
		max delay       :26
		max area        :43189
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :10038
		LUT fanins:3	 numbers :16096
		LUT fanins:4	 numbers :16741
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 125014016 bytes

[2021-10-09 11:26:07,262]mapper_test.py:224:[INFO]: area: 42914 level: 26
[2021-10-09 16:34:01,197]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-09 16:34:01,197]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:01,198]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:02,497]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.08 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.90 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45682688 bytes

[2021-10-09 16:34:02,568]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-09 16:34:02,569]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:09,410]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:106
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
	Report mapping result:
		klut_size()     :24440
		klut.num_gates():23234
		max delay       :37
		max area        :23193
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :4587
		LUT fanins:3	 numbers :6535
		LUT fanins:4	 numbers :12073
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 70123520 bytes

[2021-10-09 16:34:09,411]mapper_test.py:224:[INFO]: area: 23234 level: 37
[2021-10-09 16:51:04,431]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-09 16:51:04,432]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:04,432]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:05,726]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.19 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.90 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45711360 bytes

[2021-10-09 16:51:05,797]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-09 16:51:05,797]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:12,713]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:106
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
	Report mapping result:
		klut_size()     :24440
		klut.num_gates():23234
		max delay       :37
		max area        :23193
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :4587
		LUT fanins:3	 numbers :6535
		LUT fanins:4	 numbers :12073
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 70119424 bytes

[2021-10-09 16:51:12,714]mapper_test.py:224:[INFO]: area: 23234 level: 37
[2021-10-12 11:03:00,167]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-12 11:03:00,167]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:03:00,168]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:03:01,529]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.94 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45309952 bytes

[2021-10-12 11:03:01,604]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-12 11:03:01,604]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:03:23,306]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:64
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :40097
score:100
	Report mapping result:
		klut_size()     :41083
		klut.num_gates():39877
		max delay       :28
		max area        :40097
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9636
		LUT fanins:3	 numbers :14472
		LUT fanins:4	 numbers :15730
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 141180928 bytes

[2021-10-12 11:03:23,307]mapper_test.py:224:[INFO]: area: 39877 level: 28
[2021-10-12 11:20:12,908]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-12 11:20:12,909]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:12,909]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:14,314]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.94 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45432832 bytes

[2021-10-12 11:20:14,386]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-12 11:20:14,387]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:26,859]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:63
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:26
area :43197
score:100
	Report mapping result:
		klut_size()     :44120
		klut.num_gates():42914
		max delay       :26
		max area        :43197
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :10038
		LUT fanins:3	 numbers :16097
		LUT fanins:4	 numbers :16740
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 92225536 bytes

[2021-10-12 11:20:26,860]mapper_test.py:224:[INFO]: area: 42914 level: 26
[2021-10-12 13:38:29,234]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-12 13:38:29,234]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:38:29,234]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:38:30,652]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.94 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45731840 bytes

[2021-10-12 13:38:30,722]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-12 13:38:30,723]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:38:52,464]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:64
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :40097
score:100
	Report mapping result:
		klut_size()     :41083
		klut.num_gates():39877
		max delay       :28
		max area        :40097
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9636
		LUT fanins:3	 numbers :14472
		LUT fanins:4	 numbers :15730
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 140967936 bytes

[2021-10-12 13:38:52,465]mapper_test.py:224:[INFO]: area: 39877 level: 28
[2021-10-12 15:09:07,431]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-12 15:09:07,432]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:09:07,432]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:09:08,846]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.94 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45621248 bytes

[2021-10-12 15:09:08,916]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-12 15:09:08,917]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:09:30,857]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:64
	current map manager:
		current min nodes:43009
		current min depth:64
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :40097
score:100
	Report mapping result:
		klut_size()     :41083
		klut.num_gates():39877
		max delay       :28
		max area        :40097
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9636
		LUT fanins:3	 numbers :14472
		LUT fanins:4	 numbers :15730
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 140328960 bytes

[2021-10-12 15:09:30,857]mapper_test.py:224:[INFO]: area: 39877 level: 28
[2021-10-12 18:54:08,011]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-12 18:54:08,011]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:54:08,011]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:54:09,377]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.95 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45551616 bytes

[2021-10-12 18:54:09,448]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-12 18:54:09,448]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:54:32,578]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:65
	current map manager:
		current min nodes:43009
		current min depth:65
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :41293
score:100
	Report mapping result:
		klut_size()     :42239
		klut.num_gates():41033
		max delay       :28
		max area        :41293
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9843
		LUT fanins:3	 numbers :14391
		LUT fanins:4	 numbers :16760
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 93638656 bytes

[2021-10-12 18:54:32,579]mapper_test.py:224:[INFO]: area: 41033 level: 28
[2021-10-18 11:47:39,204]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-18 11:47:39,204]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:47:39,205]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:47:40,573]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.94 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45228032 bytes

[2021-10-18 11:47:40,644]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-18 11:47:40,644]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:03,672]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:65
	current map manager:
		current min nodes:43009
		current min depth:65
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :41293
score:100
	Report mapping result:
		klut_size()     :42239
		klut.num_gates():41033
		max delay       :28
		max area        :41293
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9843
		LUT fanins:3	 numbers :14391
		LUT fanins:4	 numbers :16760
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 93528064 bytes

[2021-10-18 11:48:03,673]mapper_test.py:224:[INFO]: area: 41033 level: 28
[2021-10-18 12:04:37,184]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-18 12:04:37,184]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:37,184]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:38,592]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.94 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45346816 bytes

[2021-10-18 12:04:38,662]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-18 12:04:38,662]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:41,082]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
	Report mapping result:
		klut_size()     :24440
		klut.num_gates():23234
		max delay       :37
		max area        :23193
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :4587
		LUT fanins:3	 numbers :6535
		LUT fanins:4	 numbers :12073
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 54427648 bytes

[2021-10-18 12:04:41,083]mapper_test.py:224:[INFO]: area: 23234 level: 37
[2021-10-19 14:12:33,029]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-19 14:12:33,029]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:33,030]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:34,385]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.93 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45486080 bytes

[2021-10-19 14:12:34,455]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-19 14:12:34,455]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:36,879]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
	Report mapping result:
		klut_size()     :24440
		klut.num_gates():23234
		max delay       :37
		max area        :23193
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :4587
		LUT fanins:3	 numbers :6535
		LUT fanins:4	 numbers :12073
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 54689792 bytes

[2021-10-19 14:12:36,880]mapper_test.py:224:[INFO]: area: 23234 level: 37
[2021-10-22 13:35:20,408]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-22 13:35:20,408]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:20,409]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:21,796]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.93 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45469696 bytes

[2021-10-22 13:35:21,867]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-22 13:35:21,867]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:32,255]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
	Report mapping result:
		klut_size()     :24440
		klut.num_gates():23234
		max delay       :37
		max area        :23193
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :4587
		LUT fanins:3	 numbers :6535
		LUT fanins:4	 numbers :12073
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 57487360 bytes

[2021-10-22 13:35:32,255]mapper_test.py:224:[INFO]: area: 23234 level: 37
[2021-10-22 13:56:13,235]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-22 13:56:13,235]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:13,235]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:14,626]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.93 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45768704 bytes

[2021-10-22 13:56:14,698]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-22 13:56:14,698]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:25,098]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
	Report mapping result:
		klut_size()     :24440
		klut.num_gates():23234
		max delay       :37
		max area        :23193
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :4587
		LUT fanins:3	 numbers :6535
		LUT fanins:4	 numbers :12073
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 57573376 bytes

[2021-10-22 13:56:25,098]mapper_test.py:224:[INFO]: area: 23234 level: 37
[2021-10-22 14:02:54,103]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-22 14:02:54,104]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:54,104]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:55,446]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.93 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45596672 bytes

[2021-10-22 14:02:55,517]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-22 14:02:55,518]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:57,927]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
	Report mapping result:
		klut_size()     :24440
		klut.num_gates():23234
		max delay       :37
		max area        :23193
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :4587
		LUT fanins:3	 numbers :6535
		LUT fanins:4	 numbers :12073
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 54489088 bytes

[2021-10-22 14:02:57,928]mapper_test.py:224:[INFO]: area: 23234 level: 37
[2021-10-22 14:06:15,289]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-22 14:06:15,289]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:15,289]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:16,633]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.93 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45355008 bytes

[2021-10-22 14:06:16,702]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-22 14:06:16,702]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:19,077]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
	Report mapping result:
		klut_size()     :24440
		klut.num_gates():23234
		max delay       :37
		max area        :23193
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :4587
		LUT fanins:3	 numbers :6535
		LUT fanins:4	 numbers :12073
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 54497280 bytes

[2021-10-22 14:06:19,077]mapper_test.py:224:[INFO]: area: 23234 level: 37
[2021-10-23 13:37:02,774]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-23 13:37:02,774]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:37:02,774]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:37:04,171]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.95 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45326336 bytes

[2021-10-23 13:37:04,242]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-23 13:37:04,242]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:37:25,606]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:65
	current map manager:
		current min nodes:43009
		current min depth:65
process set_nodes_refs()
process derive_final_mapping()
delay:31
area :36960
score:100
	Report mapping result:
		klut_size()     :38008
		klut.num_gates():36802
		max delay       :31
		max area        :36960
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9798
		LUT fanins:3	 numbers :11135
		LUT fanins:4	 numbers :15830
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 93462528 bytes

[2021-10-23 13:37:25,607]mapper_test.py:224:[INFO]: area: 36802 level: 31
[2021-10-24 17:48:44,918]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-24 17:48:44,918]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:48:44,919]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:48:46,269]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.93 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45391872 bytes

[2021-10-24 17:48:46,340]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-24 17:48:46,340]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:08,667]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:65
	current map manager:
		current min nodes:43009
		current min depth:65
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:31
area :36960
score:100
	Report mapping result:
		klut_size()     :38008
		klut.num_gates():36802
		max delay       :31
		max area        :36960
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9798
		LUT fanins:3	 numbers :11135
		LUT fanins:4	 numbers :15830
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 93560832 bytes

[2021-10-24 17:49:08,668]mapper_test.py:224:[INFO]: area: 36802 level: 31
[2021-10-24 18:09:10,039]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-24 18:09:10,039]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:09:10,039]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:09:11,440]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.93 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45699072 bytes

[2021-10-24 18:09:11,510]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-24 18:09:11,511]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:09:34,287]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:77
	current map manager:
		current min nodes:43009
		current min depth:65
	current map manager:
		current min nodes:43009
		current min depth:65
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :23193
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:28
area :41293
score:100
	Report mapping result:
		klut_size()     :42239
		klut.num_gates():41033
		max delay       :28
		max area        :41293
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9843
		LUT fanins:3	 numbers :14391
		LUT fanins:4	 numbers :16760
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 93560832 bytes

[2021-10-24 18:09:34,288]mapper_test.py:224:[INFO]: area: 41033 level: 28
[2021-10-26 10:26:08,526]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-26 10:26:08,526]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:08,526]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:09,945]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.94 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45555712 bytes

[2021-10-26 10:26:10,017]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-26 10:26:10,017]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:13,078]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	current map manager:
		current min nodes:43009
		current min depth:106
	Report mapping result:
		klut_size()     :23191
		klut.num_gates():21985
		max delay       :37
		max area        :23193
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1045
		LUT fanins:3	 numbers :7440
		LUT fanins:4	 numbers :13461
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 54468608 bytes

[2021-10-26 10:26:13,078]mapper_test.py:224:[INFO]: area: 21985 level: 37
[2021-10-26 11:07:08,732]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-26 11:07:08,732]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:07:08,733]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:07:10,122]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.93 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45219840 bytes

[2021-10-26 11:07:10,193]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-26 11:07:10,193]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:07:34,944]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	Report mapping result:
		klut_size()     :38031
		klut.num_gates():36825
		max delay       :28
		max area        :41293
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :2709
		LUT fanins:3	 numbers :12985
		LUT fanins:4	 numbers :21092
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 93376512 bytes

[2021-10-26 11:07:34,944]mapper_test.py:224:[INFO]: area: 36825 level: 28
[2021-10-26 11:27:43,413]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-26 11:27:43,414]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:27:43,414]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:27:44,793]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.94 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45629440 bytes

[2021-10-26 11:27:44,861]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-26 11:27:44,861]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:07,406]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	Report mapping result:
		klut_size()     :34396
		klut.num_gates():33190
		max delay       :31
		max area        :36960
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :2489
		LUT fanins:3	 numbers :11192
		LUT fanins:4	 numbers :19470
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 93503488 bytes

[2021-10-26 11:28:07,407]mapper_test.py:224:[INFO]: area: 33190 level: 31
[2021-10-26 12:25:47,696]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-26 12:25:47,696]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:25:47,696]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:25:49,095]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.93 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45395968 bytes

[2021-10-26 12:25:49,165]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-26 12:25:49,166]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:10,722]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	Report mapping result:
		klut_size()     :42239
		klut.num_gates():41033
		max delay       :28
		max area        :41293
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :9843
		LUT fanins:3	 numbers :14391
		LUT fanins:4	 numbers :16760
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 93343744 bytes

[2021-10-26 12:26:10,723]mapper_test.py:224:[INFO]: area: 41033 level: 28
[2021-10-26 14:13:34,895]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-26 14:13:34,895]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:34,895]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:36,289]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.93 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45551616 bytes

[2021-10-26 14:13:36,360]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-26 14:13:36,360]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:38,945]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	Report mapping result:
		klut_size()     :23191
		klut.num_gates():21985
		max delay       :37
		max area        :23193
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1045
		LUT fanins:3	 numbers :7440
		LUT fanins:4	 numbers :13461
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 54624256 bytes

[2021-10-26 14:13:38,946]mapper_test.py:224:[INFO]: area: 21985 level: 37
[2021-10-29 16:10:40,129]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-10-29 16:10:40,129]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:40,130]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:41,535]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.93 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45568000 bytes

[2021-10-29 16:10:41,614]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-10-29 16:10:41,614]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:44,147]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	Report mapping result:
		klut_size()     :30996
		klut.num_gates():29790
		max delay       :38
		max area        :29746
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1808
		LUT fanins:3	 numbers :9687
		LUT fanins:4	 numbers :18256
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
Peak memory: 55361536 bytes

[2021-10-29 16:10:44,148]mapper_test.py:224:[INFO]: area: 29790 level: 38
[2021-11-03 09:52:39,872]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-03 09:52:39,872]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:39,873]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:41,247]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.95 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45821952 bytes

[2021-11-03 09:52:41,317]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-03 09:52:41,318]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:46,298]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	Report mapping result:
		klut_size()     :30996
		klut.num_gates():29790
		max delay       :37
		max area        :23193
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1808
		LUT fanins:3	 numbers :9687
		LUT fanins:4	 numbers :18256
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig_output.v
	Peak memory: 63700992 bytes

[2021-11-03 09:52:46,299]mapper_test.py:226:[INFO]: area: 29790 level: 37
[2021-11-03 10:04:51,284]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-03 10:04:51,284]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:51,284]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:52,699]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.95 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45432832 bytes

[2021-11-03 10:04:52,768]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-03 10:04:52,768]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:57,902]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	Report mapping result:
		klut_size()     :31449
		klut.num_gates():30243
		max delay       :37
		max area        :23192
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1779
		LUT fanins:3	 numbers :8482
		LUT fanins:4	 numbers :19943
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig_output.v
	Peak memory: 63860736 bytes

[2021-11-03 10:04:57,903]mapper_test.py:226:[INFO]: area: 30243 level: 37
[2021-11-03 13:44:51,386]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-03 13:44:51,387]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:51,387]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:52,819]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.96 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45506560 bytes

[2021-11-03 13:44:52,890]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-03 13:44:52,890]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:58,024]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	Report mapping result:
		klut_size()     :31449
		klut.num_gates():30243
		max delay       :37
		max area        :23192
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1779
		LUT fanins:3	 numbers :8482
		LUT fanins:4	 numbers :19943
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig_output.v
	Peak memory: 64020480 bytes

[2021-11-03 13:44:58,025]mapper_test.py:226:[INFO]: area: 30243 level: 37
[2021-11-03 13:51:06,428]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-03 13:51:06,428]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:06,428]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:07,865]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.96 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45531136 bytes

[2021-11-03 13:51:07,945]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-03 13:51:07,945]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:13,097]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	Report mapping result:
		klut_size()     :31449
		klut.num_gates():30243
		max delay       :37
		max area        :23192
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1779
		LUT fanins:3	 numbers :8482
		LUT fanins:4	 numbers :19943
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig_output.v
	Peak memory: 63823872 bytes

[2021-11-03 13:51:13,098]mapper_test.py:226:[INFO]: area: 30243 level: 37
[2021-11-04 15:58:04,447]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-04 15:58:04,448]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:04,448]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:05,880]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.95 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45617152 bytes

[2021-11-04 15:58:05,950]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-04 15:58:05,950]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:11,601]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
	Report mapping result:
		klut_size()     :23022
		klut.num_gates():21816
		max delay       :38
		max area        :21772
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1021
		LUT fanins:3	 numbers :6112
		LUT fanins:4	 numbers :14644
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig_output.v
	Peak memory: 60940288 bytes

[2021-11-04 15:58:11,602]mapper_test.py:226:[INFO]: area: 21816 level: 38
[2021-11-16 12:28:46,286]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-16 12:28:46,286]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:46,287]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:47,646]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.94 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45580288 bytes

[2021-11-16 12:28:47,717]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-16 12:28:47,718]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:50,537]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
Mapping time: 1.1396 secs
	Report mapping result:
		klut_size()     :23022
		klut.num_gates():21816
		max delay       :38
		max area        :21772
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1021
		LUT fanins:3	 numbers :6112
		LUT fanins:4	 numbers :14644
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
	Peak memory: 54722560 bytes

[2021-11-16 12:28:50,538]mapper_test.py:228:[INFO]: area: 21816 level: 38
[2021-11-16 14:17:44,080]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-16 14:17:44,081]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:44,081]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:45,472]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.93 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45408256 bytes

[2021-11-16 14:17:45,542]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-16 14:17:45,542]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:48,382]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
Mapping time: 1.12938 secs
	Report mapping result:
		klut_size()     :23022
		klut.num_gates():21816
		max delay       :38
		max area        :21772
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1021
		LUT fanins:3	 numbers :6112
		LUT fanins:4	 numbers :14644
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
	Peak memory: 54423552 bytes

[2021-11-16 14:17:48,382]mapper_test.py:228:[INFO]: area: 21816 level: 38
[2021-11-16 14:24:05,613]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-16 14:24:05,613]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:05,613]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:07,036]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.94 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45469696 bytes

[2021-11-16 14:24:07,106]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-16 14:24:07,106]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:10,047]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
Mapping time: 1.18394 secs
	Report mapping result:
		klut_size()     :23022
		klut.num_gates():21816
		max delay       :38
		max area        :21772
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1021
		LUT fanins:3	 numbers :6112
		LUT fanins:4	 numbers :14644
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
	Peak memory: 54587392 bytes

[2021-11-16 14:24:10,047]mapper_test.py:228:[INFO]: area: 21816 level: 38
[2021-11-17 16:36:43,312]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-17 16:36:43,314]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:43,314]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:44,678]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.93 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45490176 bytes

[2021-11-17 16:36:44,749]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-17 16:36:44,750]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:47,613]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
Mapping time: 1.15028 secs
	Report mapping result:
		klut_size()     :23022
		klut.num_gates():21816
		max delay       :38
		max area        :21772
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1021
		LUT fanins:3	 numbers :6112
		LUT fanins:4	 numbers :14644
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
	Peak memory: 56385536 bytes

[2021-11-17 16:36:47,614]mapper_test.py:228:[INFO]: area: 21816 level: 38
[2021-11-18 10:19:21,927]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-18 10:19:21,927]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:21,927]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:23,338]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.94 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45498368 bytes

[2021-11-18 10:19:23,410]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-18 10:19:23,410]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:26,929]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
Mapping time: 1.83269 secs
	Report mapping result:
		klut_size()     :23022
		klut.num_gates():21816
		max delay       :38
		max area        :21816
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1021
		LUT fanins:3	 numbers :6112
		LUT fanins:4	 numbers :14644
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
	Peak memory: 62664704 bytes

[2021-11-18 10:19:26,930]mapper_test.py:228:[INFO]: area: 21816 level: 38
[2021-11-23 16:12:12,533]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-23 16:12:12,533]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:12,534]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:13,934]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.93 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45469696 bytes

[2021-11-23 16:12:14,001]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-23 16:12:14,002]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:17,582]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
Mapping time: 1.86599 secs
	Report mapping result:
		klut_size()     :22788
		klut.num_gates():21582
		max delay       :38
		max area        :21582
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1522
		LUT fanins:3	 numbers :5164
		LUT fanins:4	 numbers :14857
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
	Peak memory: 62582784 bytes

[2021-11-23 16:12:17,583]mapper_test.py:228:[INFO]: area: 21582 level: 38
[2021-11-23 16:43:11,184]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-23 16:43:11,184]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:11,185]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:12,558]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.95 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45629440 bytes

[2021-11-23 16:43:12,632]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-23 16:43:12,632]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:16,199]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
Mapping time: 1.8633 secs
	Report mapping result:
		klut_size()     :22788
		klut.num_gates():21582
		max delay       :38
		max area        :21582
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1522
		LUT fanins:3	 numbers :5164
		LUT fanins:4	 numbers :14857
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
	Peak memory: 62062592 bytes

[2021-11-23 16:43:16,200]mapper_test.py:228:[INFO]: area: 21582 level: 38
[2021-11-24 11:39:20,108]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-24 11:39:20,109]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:20,109]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:21,456]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.93 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45539328 bytes

[2021-11-24 11:39:21,526]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-24 11:39:21,527]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:23,292]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
Mapping time: 0.046105 secs
	Report mapping result:
		klut_size()     :24439
		klut.num_gates():23233
		max delay       :37
		max area        :23192
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :4587
		LUT fanins:3	 numbers :6538
		LUT fanins:4	 numbers :12069
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
	Peak memory: 54861824 bytes

[2021-11-24 11:39:23,293]mapper_test.py:228:[INFO]: area: 23233 level: 37
[2021-11-24 12:02:33,970]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-24 12:02:33,970]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:33,970]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:35,374]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.94 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45441024 bytes

[2021-11-24 12:02:35,448]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-24 12:02:35,449]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:37,162]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
Mapping time: 0.045643 secs
	Report mapping result:
		klut_size()     :24439
		klut.num_gates():23233
		max delay       :37
		max area        :23192
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :4587
		LUT fanins:3	 numbers :6538
		LUT fanins:4	 numbers :12069
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
	Peak memory: 54943744 bytes

[2021-11-24 12:02:37,163]mapper_test.py:228:[INFO]: area: 23233 level: 37
[2021-11-24 12:06:22,757]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-24 12:06:22,757]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:22,757]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:24,160]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.10 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.94 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45559808 bytes

[2021-11-24 12:06:24,228]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-24 12:06:24,228]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:27,127]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
Mapping time: 1.16802 secs
	Report mapping result:
		klut_size()     :23022
		klut.num_gates():21816
		max delay       :38
		max area        :21772
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1021
		LUT fanins:3	 numbers :6112
		LUT fanins:4	 numbers :14644
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
	Peak memory: 56213504 bytes

[2021-11-24 12:06:27,128]mapper_test.py:228:[INFO]: area: 21816 level: 38
[2021-11-24 12:11:56,609]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-24 12:11:56,609]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:56,610]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:57,955]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.93 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45359104 bytes

[2021-11-24 12:11:58,027]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-24 12:11:58,027]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:59,982]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
[i] total time =  0.36 secs
Mapping time: 0.35792 secs
	Report mapping result:
		klut_size()     :17607
		klut.num_gates():16401
		max delay       :64
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1397
		LUT fanins:3	 numbers :2978
		LUT fanins:4	 numbers :11987
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
	Peak memory: 149274624 bytes

[2021-11-24 12:11:59,983]mapper_test.py:228:[INFO]: area: 16401 level: 64
[2021-11-24 12:58:21,085]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-24 12:58:21,085]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:21,085]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:22,430]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.93 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45821952 bytes

[2021-11-24 12:58:22,501]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-24 12:58:22,501]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:25,299]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
Mapping time: 1.14069 secs
	Report mapping result:
		klut_size()     :23022
		klut.num_gates():21816
		max delay       :38
		max area        :21772
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1021
		LUT fanins:3	 numbers :6112
		LUT fanins:4	 numbers :14644
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
	Peak memory: 56233984 bytes

[2021-11-24 12:58:25,299]mapper_test.py:228:[INFO]: area: 21816 level: 38
[2021-11-24 13:14:08,864]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-24 13:14:08,864]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:14:08,864]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:14:10,274]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.95 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45391872 bytes

[2021-11-24 13:14:10,346]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-24 13:14:10,346]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:14:34,163]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
Mapping time: 1.14458 secs
Mapping time: 1.79992 secs
	Report mapping result:
		klut_size()     :36419
		klut.num_gates():35213
		max delay       :29
		max area        :35294
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :1580
		LUT fanins:3	 numbers :2378
		LUT fanins:4	 numbers :31216
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
	Peak memory: 96034816 bytes

[2021-11-24 13:14:34,164]mapper_test.py:228:[INFO]: area: 35213 level: 29
[2021-11-24 13:36:54,589]mapper_test.py:79:[INFO]: run case "mem_ctrl"
[2021-11-24 13:36:54,589]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:36:54,589]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:36:55,990]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   41804.  Ch =     0.  Total mem =    6.08 MB. Peak cut mem =    0.40 MB.
P:  Del =   37.00.  Ar =   23002.0.  Edge =    76381.  Cut =   241058.  T =     0.09 sec
P:  Del =   37.00.  Ar =   19634.0.  Edge =    73944.  Cut =   234157.  T =     0.09 sec
P:  Del =   37.00.  Ar =   16807.0.  Edge =    61210.  Cut =   236702.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16622.0.  Edge =    60677.  Cut =   236702.  T =     0.04 sec
F:  Del =   37.00.  Ar =   16623.0.  Edge =    60767.  Cut =   230101.  T =     0.09 sec
E:  Del =   37.00.  Ar =   16423.0.  Edge =    60289.  Cut =   230101.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16362.0.  Edge =    56302.  Cut =   230579.  T =     0.21 sec
E:  Del =   37.00.  Ar =   16351.0.  Edge =    56290.  Cut =   230579.  T =     0.04 sec
A:  Del =   37.00.  Ar =   16346.0.  Edge =    56258.  Cut =   230318.  T =     0.20 sec
E:  Del =   37.00.  Ar =   16346.0.  Edge =    56259.  Cut =   230318.  T =     0.04 sec
Total time =     0.94 sec
Duplicated 273 gates to decouple the CO drivers.
Const        =        1      0.01 %
Buffer       =      234      1.41 %
Inverter     =       39      0.23 %
And          =     3385     20.37 %
Or           =        0      0.00 %
Other        =    12961     77.98 %
TOTAL        =    16620    100.00 %
Level =    0.  COs =    1.     0.1 %
Level =    1.  COs =  371.    30.2 %
Level =    2.  COs =   38.    33.3 %
Level =    3.  COs =   81.    39.9 %
Level =    4.  COs =  139.    51.2 %
Level =    5.  COs =   17.    52.6 %
Level =    6.  COs =   29.    54.9 %
Level =    7.  COs =   13.    56.0 %
Level =    8.  COs =   64.    61.2 %
Level =    9.  COs =   79.    67.6 %
Level =   10.  COs =   25.    69.6 %
Level =   11.  COs =   17.    71.0 %
Level =   12.  COs =   11.    71.9 %
Level =   13.  COs =   16.    73.2 %
Level =   14.  COs =  151.    85.5 %
Level =   15.  COs =    9.    86.2 %
Level =   16.  COs =    7.    86.8 %
Level =   17.  COs =    2.    86.9 %
Level =   18.  COs =    1.    87.0 %
Level =   19.  COs =    4.    87.3 %
Level =   20.  COs =   10.    88.1 %
Level =   21.  COs =    7.    88.7 %
Level =   22.  COs =   11.    89.6 %
Level =   23.  COs =    6.    90.1 %
Level =   24.  COs =   11.    91.0 %
Level =   25.  COs =   14.    92.1 %
Level =   26.  COs =   12.    93.1 %
Level =   27.  COs =    2.    93.3 %
Level =   28.  COs =    3.    93.5 %
Level =   29.  COs =    2.    93.7 %
Level =   30.  COs =    4.    94.0 %
Level =   31.  COs =    4.    94.3 %
Level =   32.  COs =    4.    94.6 %
Level =   33.  COs =   14.    95.8 %
Level =   34.  COs =    5.    96.2 %
Level =   35.  COs =   12.    97.2 %
Level =   36.  COs =    9.    97.9 %
Level =   37.  COs =   26.   100.0 %
Peak memory: 45510656 bytes

[2021-11-24 13:36:56,065]mapper_test.py:160:[INFO]: area: 16385 level: 37
[2021-11-24 13:36:56,065]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:16,973]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.opt.aig
Mapping time: 0.045854 secs
Mapping time: 0.080764 secs
	Report mapping result:
		klut_size()     :42082
		klut.num_gates():40876
		max delay       :28
		max area        :41139
	LUTs statics:
		LUT fanins:1	 numbers :39
		LUT fanins:2	 numbers :10247
		LUT fanins:3	 numbers :14799
		LUT fanins:4	 numbers :15791
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/mem_ctrl/mem_ctrl.ifpga.v
	Peak memory: 92925952 bytes

[2021-11-24 13:37:16,974]mapper_test.py:228:[INFO]: area: 40876 level: 28
