evM0CR0_A.val
 * @brief .
 * @author xiawei(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devM0CR0_A : device CLMA
{
    parameter
    (
        config string CP_CR0PREMUX_SEL := "MX",
        config string CP_CR0POSTMUX_SEL := "CX"
    );
    port
    (
        input M0,
        output CR0
    );
}; // end of device devM0CR0_A


structure netlist of devM0CR0_A
{
    wire        ntM0       ;
    wire        ntQC0      ;
    wire        ntCR0      ;

    ntM0        <= M0      ;
    CR0         <= ntCR0   ;

    device CRPREMUX CR0PREMUX
    parameter map
    (
        CP_CRPREMUX_SEL     =>    CP_CR0PREMUX_SEL
    )
    port map
    (
        MX                  =>    ntM0,
        Q                   =>    ntQC0
    );

    device CRPOSTMUX CR0POSTMUX
    parameter map
    (
        CP_CRPOSTMUX_SEL     =>    CP_CR0POSTMUX_SEL
    )
    port map
    (
        CX                   =>    ntQC0,
        Q                    =>    ntCR0
    );

}; // end of structure netlist of devM0CR0_A



