[22579.910989] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.910992] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.910993] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.910996] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.910998] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911000] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911003] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911004] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911006] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.911009] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911015] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.911017] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911018] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[4600089]
[22579.911019] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[2]
[22579.911020] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.911021] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[4600089]
[22579.911021] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[2]
[22579.911022] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[68010a0]
[22579.911023] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.911024] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911025] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911026] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911027] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911028] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911029] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911029] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911030] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.911031] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911034] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.911035] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911035] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.911036] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.911038] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.911044] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002d8f0[v] to 6804230[p]
[22579.911045] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[22579.911045] nvidia-uvm: v-p
[22579.911046] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1:NVC6B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.911047] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[22579.911047] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[22579.911050] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000400)[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:4
[22579.911051] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:4
[22579.911051] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000400)[400], d1:[1]
[22579.911052] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000404)[404], d2:[2002d8f0]
[22579.911053] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[22579.911054] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:[1]
[22579.911055] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:[2002d8f0]
[22579.911056] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:[0]
[22579.911057] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:[6804230]
[22579.911057] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[22579.911058] nvidia-uvm: Do copy once
[22579.911059] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:copy_this_time[10], count:1
[22579.911066] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value[4002181], count:1
[22579.911066] nvidia-uvm: Do copy done
[22579.911067] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.911069] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911070] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911070] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911071] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911072] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911075] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911076] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911076] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.911077] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911080] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.911081] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911083] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.911084] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911085] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.911086] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.911087] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.911088] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.911090] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.911091] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911092] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911092] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911093] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911094] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911095] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911098] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911099] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.911100] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911102] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.911105] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911106] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.911106] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.911108] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.911118] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.911119] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911120] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.911121] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.911122] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.911125] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.911126] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.911127] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.911128] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6823000]
[22579.911129] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[200], count:1
[22579.911131] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.911132] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.911134] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911134] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911135] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911136] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911137] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911138] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911139] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911139] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.911140] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911144] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.911145] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911146] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[4800089]
[22579.911147] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[2]
[22579.911148] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.911149] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[4800089]
[22579.911150] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[2]
[22579.911151] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[68010a0]
[22579.911151] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.911152] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911153] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911154] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911155] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911156] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911158] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911159] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911160] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.911162] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911167] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.911169] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911171] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.911172] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.911174] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.911182] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002da1c[v] to 6804240[p]
[22579.911183] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[22579.911184] nvidia-uvm: v-p
[22579.911185] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1:NVC6B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.911186] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[22579.911186] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[22579.911189] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000400)[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:4
[22579.911190] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:4
[22579.911190] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000400)[400], d1:[1]
[22579.911191] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000404)[404], d2:[2002da1c]
[22579.911192] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[22579.911193] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:[1]
[22579.911194] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:[2002da1c]
[22579.911195] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:[0]
[22579.911196] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:[6804240]
[22579.911197] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[22579.911197] nvidia-uvm: Do copy once
[22579.911198] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:copy_this_time[10], count:1
[22579.911201] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value[4002181], count:1
[22579.911201] nvidia-uvm: Do copy done
[22579.911202] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.911203] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911204] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911205] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911206] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911207] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911208] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911208] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911209] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.911210] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911213] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.911214] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911216] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.911219] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911220] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.911222] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.911225] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.911226] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.911229] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.911231] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911232] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911234] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911237] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911240] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911242] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911243] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911246] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.911248] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911251] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.911252] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911252] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.911255] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.911260] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.911272] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.911273] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911274] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.911275] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.911276] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.911279] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.911280] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.911281] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.911282] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[682b000]
[22579.911283] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[200], count:1
[22579.911285] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.911286] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.911288] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911288] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911289] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911290] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911291] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911292] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911292] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911293] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.911294] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911298] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.911299] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911300] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[4a00089]
[22579.911301] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[2]
[22579.911302] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.911303] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[4a00089]
[22579.911304] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[2]
[22579.911305] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[68010a0]
[22579.911305] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.911307] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911307] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911308] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911309] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911310] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911311] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911311] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911312] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.911313] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911316] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.911317] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911317] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.911318] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.911320] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.911326] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002db48[v] to 6804250[p]
[22579.911327] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[22579.911327] nvidia-uvm: v-p
[22579.911328] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1:NVC6B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.911329] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[22579.911329] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[22579.911332] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000400)[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:4
[22579.911333] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:4
[22579.911335] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000400)[400], d1:[1]
[22579.911336] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000404)[404], d2:[2002db48]
[22579.911337] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[22579.911339] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:[1]
[22579.911342] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:[2002db48]
[22579.911343] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:[0]
[22579.911345] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:[6804250]
[22579.911347] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[22579.911348] nvidia-uvm: Do copy once
[22579.911350] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:copy_this_time[10], count:1
[22579.911354] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value[4002181], count:1
[22579.911355] nvidia-uvm: Do copy done
[22579.911357] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.911360] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911363] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911365] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911365] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911366] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911367] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911368] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911369] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.911370] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911371] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.911372] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911373] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.911374] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911375] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.911375] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.911376] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.911377] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.911378] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.911379] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911380] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911381] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911381] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911382] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911383] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911384] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911385] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.911386] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911388] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.911389] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911390] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.911391] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.911392] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.911400] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.911403] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911406] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.911407] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.911410] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.911413] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.911414] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.911415] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.911416] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[682a000]
[22579.911418] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[200], count:1
[22579.911420] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.911421] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.911422] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911423] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911424] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911425] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911425] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911426] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911427] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911428] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.911429] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911432] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.911434] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911435] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[89]
[22579.911436] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[18000]
[22579.911437] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.911437] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[89]
[22579.911438] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[18000]
[22579.911439] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[68000a0]
[22579.911440] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.911441] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911442] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911443] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911443] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911444] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911445] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911446] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911446] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.911447] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911450] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.911451] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911451] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.911452] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.911454] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.911461] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002dc74[v] to 6829000[p]
[22579.911462] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[22579.911462] nvidia-uvm: v-p
[22579.911463] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1:NVC6B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.911465] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[22579.911466] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[22579.911469] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000400)[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:4
[22579.911470] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:4
[22579.911471] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000400)[400], d1:[1]
[22579.911471] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000404)[404], d2:[2002dc74]
[22579.911474] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[22579.911479] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:[1]
[22579.911480] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:[2002dc74]
[22579.911481] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:[0]
[22579.911482] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:[6829000]
[22579.911484] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[22579.911489] nvidia-uvm: Do copy once
[22579.911490] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:copy_this_time[10], count:1
[22579.911492] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value[4002181], count:1
[22579.911493] nvidia-uvm: Do copy done
[22579.911499] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.911500] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911501] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.911503] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.911510] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.911513] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.911514] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.911514] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.911515] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6828000]
[22579.911517] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[1], count:1
[22579.911519] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.911520] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.911521] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911522] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.911523] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.911524] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.911526] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.911527] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.911528] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.911529] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6827000]
[22579.911530] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[1], count:1
[22579.911533] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.911534] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.911535] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911535] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.911536] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.911538] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.911540] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.911541] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.911542] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.911543] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6800018]
[22579.911546] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[1], count:1
[22579.911549] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.911551] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.911554] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911555] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911557] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911560] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911560] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911561] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911564] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911566] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.911567] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911570] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.911573] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911574] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.911577] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911579] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.911580] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.911583] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.911585] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[68002a0]
[22579.911586] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.911589] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911591] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911592] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911594] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911596] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911597] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911601] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911603] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.911605] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911609] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.911611] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911616] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.911617] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.911618] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.911711] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.911716] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911719] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.911723] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.911727] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.911732] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.911739] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.911744] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.911753] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[682c000]
[22579.911760] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[200], count:1
[22579.911765] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.911775] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.911779] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911784] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911785] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911786] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911787] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911788] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911789] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911790] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.911790] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911794] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.911796] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911797] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[4c00089]
[22579.911798] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[2]
[22579.911798] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.911799] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[4c00089]
[22579.911800] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[2]
[22579.911801] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[68010a0]
[22579.911802] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.911803] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911804] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911805] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911806] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911809] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911810] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911811] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911813] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.911815] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911818] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.911821] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911823] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.911826] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.911828] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.911835] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002de3c[v] to 6804260[p]
[22579.911835] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[22579.911836] nvidia-uvm: v-p
[22579.911837] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1:NVC6B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.911838] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[22579.911838] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[22579.911841] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000400)[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:4
[22579.911841] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:4
[22579.911842] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000400)[400], d1:[1]
[22579.911843] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000404)[404], d2:[2002de3c]
[22579.911844] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[22579.911845] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:[1]
[22579.911846] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:[2002de3c]
[22579.911847] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:[0]
[22579.911848] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:[6804260]
[22579.911848] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[22579.911849] nvidia-uvm: Do copy once
[22579.911850] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:copy_this_time[10], count:1
[22579.911852] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value[4002181], count:1
[22579.911852] nvidia-uvm: Do copy done
[22579.911854] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.911855] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911856] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911857] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911857] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911858] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911859] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911860] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911861] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.911862] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911863] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.911864] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911865] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.911866] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911867] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.911867] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.911868] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.911869] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.911870] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.911871] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911872] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911873] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911874] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911875] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911875] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911876] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911877] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.911878] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911881] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.911881] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911882] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.911883] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.911885] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.911893] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.911894] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911895] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.911897] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.911900] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.911902] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.911903] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.911904] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.911905] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6804270]
[22579.911907] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[2], count:1
[22579.911913] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.911915] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.911918] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911919] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911922] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911923] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911924] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911925] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911925] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911926] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.911927] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911931] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.911932] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911933] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[4e00089]
[22579.911933] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[2]
[22579.911934] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.911935] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[4e00089]
[22579.911935] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[2]
[22579.911936] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.911937] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.911938] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911939] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911939] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911940] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911941] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.911942] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.911942] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.911943] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.911944] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.911946] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.911947] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911947] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.911948] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.911950] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.911957] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.911960] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.911961] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.911962] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.911967] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.911973] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.911975] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.911978] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.911979] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[682f000]
[22579.911982] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[200], count:1
[22579.911986] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.911988] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.911991] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.911992] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.911994] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.911996] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.911997] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912000] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912002] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912003] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.912005] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912010] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.912015] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912016] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[5000089]
[22579.912017] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[2]
[22579.912018] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.912020] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[5000089]
[22579.912026] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[2]
[22579.912027] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[68010a0]
[22579.912028] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.912029] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912031] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912032] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912032] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912033] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912034] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912035] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912035] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.912036] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912042] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.912042] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912043] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.912044] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.912045] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.912053] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002dff8[v] to 6804280[p]
[22579.912057] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[22579.912057] nvidia-uvm: v-p
[22579.912058] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1:NVC6B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.912059] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[22579.912059] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[22579.912062] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000400)[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:4
[22579.912062] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:4
[22579.912063] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000400)[400], d1:[1]
[22579.912064] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000404)[404], d2:[2002dff8]
[22579.912065] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[22579.912066] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:[1]
[22579.912066] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:[2002dff8]
[22579.912067] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:[0]
[22579.912068] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:[6804280]
[22579.912068] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[22579.912069] nvidia-uvm: Do copy once
[22579.912070] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:copy_this_time[10], count:1
[22579.912072] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value[4002181], count:1
[22579.912072] nvidia-uvm: Do copy done
[22579.912073] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.912075] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912075] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912076] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912077] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912077] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912078] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912079] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912079] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.912080] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912082] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.912082] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912083] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.912084] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912084] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.912085] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.912086] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.912087] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.912087] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.912088] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912089] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912090] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912091] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912091] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912092] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912093] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912093] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.912094] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912097] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.912097] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912098] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.912099] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.912100] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.912108] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.912110] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912113] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.912114] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.912117] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.912121] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.912123] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.912126] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.912127] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6832000]
[22579.912130] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[200], count:1
[22579.912134] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.912137] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.912139] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912140] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912142] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912144] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912147] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912148] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912148] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912149] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.912150] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912154] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.912155] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912155] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[5200089]
[22579.912156] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[2]
[22579.912157] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.912158] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[5200089]
[22579.912158] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[2]
[22579.912159] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[68010a0]
[22579.912160] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.912161] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912162] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912162] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912163] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912164] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912164] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912165] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912166] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.912167] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912169] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.912170] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912170] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.912171] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.912173] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.912179] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002e124[v] to 6804290[p]
[22579.912180] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[22579.912181] nvidia-uvm: v-p
[22579.912184] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1:NVC6B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.912186] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[22579.912187] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[22579.912190] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000400)[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:4
[22579.912194] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:4
[22579.912195] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000400)[400], d1:[1]
[22579.912195] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000404)[404], d2:[2002e124]
[22579.912197] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[22579.912199] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:[1]
[22579.912200] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:[2002e124]
[22579.912201] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:[0]
[22579.912202] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:[6804290]
[22579.912202] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[22579.912202] nvidia-uvm: Do copy once
[22579.912204] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:copy_this_time[10], count:1
[22579.912206] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value[4002181], count:1
[22579.912211] nvidia-uvm: Do copy done
[22579.912213] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.912214] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912215] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.912216] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.912222] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.912225] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.912227] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.912229] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.912230] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6803080]
[22579.912231] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[1], count:1
[22579.912233] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.912235] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.912237] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912238] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.912239] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.912240] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.912242] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.912245] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.912246] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.912247] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6802000]
[22579.912248] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[1], count:1
[22579.912250] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.912253] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.912254] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912255] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912255] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912256] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912259] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912259] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912260] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912261] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.912262] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912263] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.912265] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912266] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.912269] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912272] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.912272] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.912276] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.912276] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801220]
[22579.912277] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.912279] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912279] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912280] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912281] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912282] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912283] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912283] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912284] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.912285] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912287] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.912288] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912289] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.912289] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.912291] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.912298] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.912299] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912300] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.912300] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.912302] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.912304] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.912305] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.912305] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.912306] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6807000]
[22579.912308] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[2], count:1
[22579.912309] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.912310] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.912312] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912312] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912313] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912314] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912314] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912315] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912316] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912316] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.912317] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912321] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.912322] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912323] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[89]
[22579.912323] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[100]
[22579.912324] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.912325] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[89]
[22579.912326] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[100]
[22579.912326] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.912327] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.912328] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912329] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912329] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912330] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912331] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912332] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912332] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912333] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.912334] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912336] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.912337] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912338] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.912338] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.912340] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.912347] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.912348] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912348] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.912349] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.912350] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.912353] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.912353] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.912354] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.912355] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6807100]
[22579.912356] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[2], count:1
[22579.912358] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.912359] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.912360] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912361] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912362] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912362] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912363] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912364] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912365] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912365] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.912366] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912370] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.912371] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912371] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[2000089]
[22579.912372] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[100]
[22579.912373] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.912374] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[2000089]
[22579.912374] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[100]
[22579.912375] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.912376] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.912377] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912378] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912378] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912379] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912380] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912380] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912381] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912382] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.912383] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912385] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.912386] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912386] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.912387] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.912389] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.912395] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.912395] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912396] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.912397] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.912398] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.912400] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.912401] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.912402] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.912403] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6806000]
[22579.912404] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[1], count:1
[22579.912406] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.912407] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.912408] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912409] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.912409] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.912411] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.912413] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.912414] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.912414] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.912415] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6802020]
[22579.912416] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[1], count:1
[22579.912418] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.912419] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.912420] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912421] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912422] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912423] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912423] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912424] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912425] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912425] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.912426] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912428] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.912429] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912434] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.912437] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912441] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.912444] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.912447] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.912453] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801220]
[22579.912457] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.912462] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912466] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912470] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912475] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912479] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912483] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912486] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912489] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.912492] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912501] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.912510] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912514] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.912518] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.912527] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.912547] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.912554] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912557] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.912560] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.912567] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.912575] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.912578] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.912582] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.912588] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6837700]
[22579.912593] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[96], count:1
[22579.912595] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.912596] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.912598] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912598] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912599] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912602] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912603] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912604] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912604] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912605] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.912606] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912610] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.912614] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912615] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[6e000091]
[22579.912616] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[7ffb]
[22579.912618] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.912619] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[6e000091]
[22579.912620] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[7ffb]
[22579.912621] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.912622] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.912625] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912625] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912626] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912629] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912630] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912631] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912632] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912633] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.912633] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912637] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.912642] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912643] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.912644] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.912648] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.912657] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.912658] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912659] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.912659] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.912661] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.912663] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.912664] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.912665] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.912666] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6808ed8]
[22579.912667] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[1], count:1
[22579.912670] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.912671] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.912672] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912673] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912673] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912674] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912675] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912676] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912677] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912677] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.912678] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912680] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.912680] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912681] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.912682] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912683] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.912683] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.912685] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.912686] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[68011a0]
[22579.912687] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.912690] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912692] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912695] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912696] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912697] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912697] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912698] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912699] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.912699] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912702] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.912702] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912703] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.912704] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.912706] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.912712] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.912713] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912714] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.912714] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.912715] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.912718] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.912719] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.912719] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.912720] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6809900]
[22579.912722] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[1e], count:1
[22579.912723] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.912725] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.912726] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912726] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912729] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912730] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912731] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912735] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912737] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912738] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.912739] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912743] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.912744] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912745] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[9200008d]
[22579.912746] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[7ffb]
[22579.912746] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.912747] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[9200008d]
[22579.912748] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[7ffb]
[22579.912749] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.912749] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.912750] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912751] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912752] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912753] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912753] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912754] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912755] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912755] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.912756] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912759] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.912759] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912760] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.912761] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.912762] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.912769] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.912770] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912771] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.912771] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.912772] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.912779] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.912780] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.912781] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.912784] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[68099f0]
[22579.912785] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[2], count:1
[22579.912787] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.912788] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.912790] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912792] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912793] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912793] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912794] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912795] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912795] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912796] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.912798] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912804] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.912805] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912806] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[93e00089]
[22579.912807] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[7ffb]
[22579.912809] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.912815] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[93e00089]
[22579.912815] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[7ffb]
[22579.912816] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.912817] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.912818] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912820] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912821] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912821] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912822] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912823] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912823] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912824] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.912826] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912829] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.912830] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912831] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.912831] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.912833] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.912842] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.912843] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912844] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.912844] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.912845] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.912848] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.912849] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.912850] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.912850] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6809a00]
[22579.912852] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[2], count:1
[22579.912853] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.912855] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.912856] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912856] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912857] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912858] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912859] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912859] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912860] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912861] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.912861] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912865] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.912866] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912867] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[94000089]
[22579.912867] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[7ffb]
[22579.912868] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.912869] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[94000089]
[22579.912870] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[7ffb]
[22579.912870] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.912871] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.912872] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912873] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912874] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912876] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912878] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912880] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912882] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912883] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.912884] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912890] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.912892] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912894] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.912896] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.912899] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.912908] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.912909] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912910] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.912911] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.912912] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.912914] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.912915] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.912916] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.912917] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6809a10]
[22579.912918] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[2], count:1
[22579.912920] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.912921] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.912922] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912923] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912923] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912924] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912925] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912926] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912926] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912927] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.912928] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912931] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.912937] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912938] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[94200089]
[22579.912938] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[7ffb]
[22579.912939] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.912940] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[94200089]
[22579.912941] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[7ffb]
[22579.912943] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.912943] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.912945] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.912945] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.912946] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.912947] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.912949] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.912950] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.912950] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.912951] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.912952] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.912955] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.912959] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912960] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.912961] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.912962] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.912971] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.912986] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.912987] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.912987] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.912989] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.912993] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.912994] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.912995] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.912995] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[682d000]
[22579.912997] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[200], count:1
[22579.913000] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.913005] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.913006] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913007] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913008] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913010] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913011] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913012] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913013] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913014] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.913014] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913020] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.913023] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913025] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[94400089]
[22579.913026] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[7ffb]
[22579.913028] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.913031] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[94400089]
[22579.913032] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[7ffb]
[22579.913034] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[68010a0]
[22579.913037] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.913039] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913041] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913044] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913045] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913047] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913050] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913051] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913053] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.913055] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913058] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.913062] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913063] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.913066] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.913069] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.913076] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002e7fc[v] to 6809a20[p]
[22579.913076] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[22579.913077] nvidia-uvm: v-p
[22579.913078] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1:NVC6B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.913079] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[22579.913079] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[22579.913081] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000400)[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:4
[22579.913082] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:4
[22579.913083] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000400)[400], d1:[1]
[22579.913084] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000404)[404], d2:[2002e7fc]
[22579.913084] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[22579.913085] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:[1]
[22579.913086] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:[2002e7fc]
[22579.913087] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:[0]
[22579.913087] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:[6809a20]
[22579.913088] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[22579.913088] nvidia-uvm: Do copy once
[22579.913089] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:copy_this_time[10], count:1
[22579.913091] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value[4002181], count:1
[22579.913092] nvidia-uvm: Do copy done
[22579.913093] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.913094] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913095] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913095] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913096] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913097] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913098] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913098] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913099] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.913100] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913101] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.913102] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913102] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.913103] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913106] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.913106] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.913107] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.913109] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.913111] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.913112] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913115] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913119] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913119] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913120] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913121] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913128] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913132] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.913135] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913140] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.913146] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913149] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.913155] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.913162] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.913172] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.913179] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913179] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.913180] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.913182] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.913190] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.913199] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.913206] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.913210] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[682e000]
[22579.913215] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[200], count:1
[22579.913221] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.913228] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.913235] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913236] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913243] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913247] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913253] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913259] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913262] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913265] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.913268] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913277] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.913284] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913287] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[94600089]
[22579.913291] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[7ffb]
[22579.913298] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.913306] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[94600089]
[22579.913315] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[7ffb]
[22579.913319] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[68010a0]
[22579.913324] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.913328] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913336] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913349] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913355] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913356] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913357] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913358] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913359] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.913359] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913362] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.913363] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913364] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.913365] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.913367] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.913373] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002e928[v] to 6809a30[p]
[22579.913373] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[22579.913374] nvidia-uvm: v-p
[22579.913375] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1:NVC6B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.913376] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[22579.913376] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[22579.913379] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000400)[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:4
[22579.913380] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:4
[22579.913380] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000400)[400], d1:[1]
[22579.913381] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000404)[404], d2:[2002e928]
[22579.913382] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[22579.913383] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:[1]
[22579.913384] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:[2002e928]
[22579.913385] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:[0]
[22579.913386] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:[6809a30]
[22579.913387] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[22579.913387] nvidia-uvm: Do copy once
[22579.913388] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:copy_this_time[10], count:1
[22579.913391] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value[4002181], count:1
[22579.913391] nvidia-uvm: Do copy done
[22579.913392] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.913393] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913394] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913395] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913396] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913397] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913397] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913398] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913399] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.913400] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913401] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.913402] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913403] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.913404] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913407] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.913407] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.913408] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.913410] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.913411] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.913412] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913412] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913413] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913414] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913416] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913417] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913418] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913419] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.913419] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913422] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.913423] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913426] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.913427] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.913428] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.913440] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.913441] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913442] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.913443] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.913444] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.913447] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.913448] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.913449] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.913450] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6830000]
[22579.913451] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[200], count:1
[22579.913453] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.913454] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.913455] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913456] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913457] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913457] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913458] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913459] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913460] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913460] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.913461] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913465] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.913466] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913467] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[94800089]
[22579.913467] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[7ffb]
[22579.913468] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.913469] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[94800089]
[22579.913470] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[7ffb]
[22579.913470] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[68010a0]
[22579.913471] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.913472] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913473] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913473] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913474] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913475] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913476] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913476] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913477] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.913478] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913480] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.913481] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913482] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.913482] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.913484] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.913490] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002ea54[v] to 6809a40[p]
[22579.913491] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[22579.913492] nvidia-uvm: v-p
[22579.913494] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1:NVC6B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.913496] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[22579.913497] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[22579.913500] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000400)[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:4
[22579.913504] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:4
[22579.913505] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000400)[400], d1:[1]
[22579.913509] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000404)[404], d2:[2002ea54]
[22579.913510] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[22579.913513] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:[1]
[22579.913516] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:[2002ea54]
[22579.913518] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:[0]
[22579.913520] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:[6809a40]
[22579.913520] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[22579.913521] nvidia-uvm: Do copy once
[22579.913523] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:copy_this_time[10], count:1
[22579.913525] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value[4002181], count:1
[22579.913525] nvidia-uvm: Do copy done
[22579.913526] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.913528] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913528] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913529] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913530] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913530] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913531] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913532] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913533] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.913533] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913535] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.913535] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913536] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.913537] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913537] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.913538] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.913539] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.913540] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.913540] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.913541] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913542] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913543] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913544] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913544] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913545] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913546] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913548] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.913549] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913553] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.913555] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913557] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.913559] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.913563] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.913572] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.913573] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913574] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.913575] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.913576] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.913579] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.913579] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.913580] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.913581] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6809a50]
[22579.913582] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[2], count:1
[22579.913584] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.913585] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.913586] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913587] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913588] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913588] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913589] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913590] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913591] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913591] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.913592] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913596] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.913597] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913597] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[94a00089]
[22579.913598] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[7ffb]
[22579.913599] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.913600] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[94a00089]
[22579.913600] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[7ffb]
[22579.913601] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.913602] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.913603] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913604] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913604] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913605] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913606] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913606] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913607] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913608] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.913609] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913611] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.913612] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913612] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.913618] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.913620] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.913627] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.913628] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913629] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.913631] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.913633] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.913635] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.913636] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.913637] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.913639] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6831000]
[22579.913642] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[1], count:1
[22579.913644] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.913645] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.913646] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913649] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913650] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913650] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913651] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913654] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913655] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913656] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.913656] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913660] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.913662] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913665] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[94c00080]
[22579.913668] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[7ffb]
[22579.913669] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.913669] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[94c00080]
[22579.913670] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[7ffb]
[22579.913671] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801080]
[22579.913672] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.913674] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.913675] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913676] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.913676] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.913678] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.913683] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002ebfc[v] to 6809a60[p]
[22579.913684] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[22579.913684] nvidia-uvm: v-p
[22579.913685] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1:NVC6B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.913686] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[22579.913686] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[22579.913689] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000400)[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:4
[22579.913689] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:4
[22579.913690] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000400)[400], d1:[1]
[22579.913691] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000404)[404], d2:[2002ebfc]
[22579.913692] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[22579.913692] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:[1]
[22579.913693] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:[2002ebfc]
[22579.913694] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:[0]
[22579.913695] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:[6809a60]
[22579.913695] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[22579.913696] nvidia-uvm: Do copy once
[22579.913697] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:copy_this_time[10], count:1
[22579.913701] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value[4002181], count:1
[22579.913703] nvidia-uvm: Do copy done
[22579.913705] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.913708] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913710] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913711] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913713] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913715] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913716] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913717] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913720] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.913721] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913725] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.913727] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913728] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.913730] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913732] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.913733] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.913735] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.913737] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.913738] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.913743] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913746] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913747] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913747] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913748] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913749] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913750] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913750] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.913751] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913754] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.913754] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913755] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.913756] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.913757] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.913764] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.913765] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913766] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.913766] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.913768] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.913770] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.913771] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.913772] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.913772] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6809a70]
[22579.913774] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[2], count:1
[22579.913776] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.913777] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.913778] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913781] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913782] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913782] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913783] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913784] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913785] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913786] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.913787] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913791] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.913793] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913794] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[94e00089]
[22579.913795] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[7ffb]
[22579.913796] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.913797] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[94e00089]
[22579.913797] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[7ffb]
[22579.913803] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.913804] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.913805] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913805] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913808] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913809] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913810] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913810] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913811] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913812] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.913815] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913818] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.913820] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913821] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.913821] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.913823] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.913830] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.913831] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913834] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.913836] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.913837] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.913840] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.913841] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.913842] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.913848] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6833000]
[22579.913849] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[200], count:1
[22579.913851] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.913854] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.913855] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913855] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913856] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913857] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913858] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913859] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913861] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913862] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.913863] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913866] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.913869] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913870] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[95000089]
[22579.913871] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[7ffb]
[22579.913872] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.913872] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[95000089]
[22579.913873] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[7ffb]
[22579.913874] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[68010a0]
[22579.913875] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.913877] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913880] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913881] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913883] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913885] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913888] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913889] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913890] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.913891] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913893] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.913894] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913895] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.913895] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.913897] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.913903] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002edb8[v] to 6809a80[p]
[22579.913903] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[22579.913904] nvidia-uvm: v-p
[22579.913905] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1:NVC6B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.913905] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[22579.913906] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[22579.913908] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000400)[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:4
[22579.913909] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:4
[22579.913910] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000400)[400], d1:[1]
[22579.913910] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000404)[404], d2:[2002edb8]
[22579.913911] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[22579.913912] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:[1]
[22579.913913] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:[2002edb8]
[22579.913914] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:[0]
[22579.913914] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:[6809a80]
[22579.913915] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[22579.913915] nvidia-uvm: Do copy once
[22579.913916] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:copy_this_time[10], count:1
[22579.913918] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value[4002181], count:1
[22579.913919] nvidia-uvm: Do copy done
[22579.913920] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.913921] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913923] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913924] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913925] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913927] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913929] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913930] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913932] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.913934] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913936] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.913939] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913941] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.913944] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913945] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.913946] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.913947] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.913947] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.913948] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.913950] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913950] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913951] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913952] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913952] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913953] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913954] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913955] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.913955] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.913958] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.913958] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913959] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.913960] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.913961] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.913968] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.913969] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.913970] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.913971] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.913972] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.913974] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.913975] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.913976] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.913978] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6834000]
[22579.913979] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[200], count:1
[22579.913982] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.913985] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.913987] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.913989] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.913991] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.913992] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.913993] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.913994] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.913995] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.913995] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.913996] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.914000] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.914002] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914009] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[95200089]
[22579.914010] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[7ffb]
[22579.914010] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.914011] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[95200089]
[22579.914012] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[7ffb]
[22579.914014] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[68010a0]
[22579.914019] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.914020] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.914021] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914022] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.914024] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.914030] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.914030] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.914031] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.914032] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.914033] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.914036] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.914037] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.914038] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.914040] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.914041] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.914048] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002eee4[v] to 6809a90[p]
[22579.914050] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[22579.914050] nvidia-uvm: v-p
[22579.914051] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1:NVC6B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.914053] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[22579.914053] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[22579.914056] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000400)[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:4
[22579.914056] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:4
[22579.914058] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000400)[400], d1:[1]
[22579.914059] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000404)[404], d2:[2002eee4]
[22579.914060] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[22579.914061] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:[1]
[22579.914062] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:[2002eee4]
[22579.914062] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:[0]
[22579.914063] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:[6809a90]
[22579.914064] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[22579.914064] nvidia-uvm: Do copy once
[22579.914067] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:copy_this_time[10], count:1
[22579.914070] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value[4002181], count:1
[22579.914070] nvidia-uvm: Do copy done
[22579.914072] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.914074] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.914075] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914076] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.914077] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.914078] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.914079] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.914079] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.914080] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.914082] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.914085] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.914089] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914090] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.914091] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.914096] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.914099] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.914103] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.914106] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.914112] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.914115] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.914118] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914126] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.914132] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.914136] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.914140] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.914148] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.914157] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.914165] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.914172] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.914178] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.914185] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.914188] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.914194] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.914208] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.914212] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.914218] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.914226] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.914234] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.914242] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.914243] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.914250] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.914256] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6835000]
[22579.914260] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[200], count:1
[22579.914273] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.914281] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.914289] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.914294] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.914301] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.914304] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.914312] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.914315] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.914321] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.914326] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6836000]
[22579.914335] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[133], count:1
[22579.914345] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.914346] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.914347] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.914348] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914349] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.914350] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.914351] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.914352] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.914352] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.914353] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.914354] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.914358] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.914359] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914360] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[9540008a]
[22579.914361] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[7ffb]
[22579.914362] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.914363] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[9540008a]
[22579.914364] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[7ffb]
[22579.914365] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[68010a0]
[22579.914365] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.914367] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.914367] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914368] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.914369] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.914370] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.914371] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.914372] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.914372] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.914373] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.914376] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.914378] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.914379] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.914380] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.914384] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.914392] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002f044[v] to 6809aa0[p]
[22579.914396] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[22579.914397] nvidia-uvm: v-p
[22579.914398] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1:NVC6B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.914399] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[22579.914399] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[22579.914402] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000400)[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:4
[22579.914405] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:4
[22579.914406] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000400)[400], d1:[1]
[22579.914407] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000404)[404], d2:[2002f044]
[22579.914407] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[22579.914409] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:[1]
[22579.914411] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:[2002f044]
[22579.914412] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:[0]
[22579.914412] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:[6809aa0]
[22579.914414] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[22579.914416] nvidia-uvm: Do copy once
[22579.914417] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:copy_this_time[10], count:1
[22579.914419] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value[4002181], count:1
[22579.914420] nvidia-uvm: Do copy done
[22579.914421] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.914424] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.914425] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914426] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.914427] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.914427] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.914430] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.914431] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.914436] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.914437] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.914438] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.914441] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914442] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.914442] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.914443] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.914444] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.914445] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.914446] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.914448] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.914454] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.914455] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914456] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.914456] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.914460] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.914461] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.914461] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.914462] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.914463] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.914465] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.914466] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.914467] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.914467] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.914469] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.914471] nvidia-uvm: uvm_hal_volta_ce_memcopy from 12002f0e0[v] to 6809ab0[p]
[22579.914472] nvidia-uvm: uvm_hal_ampere_ce_phys_mode
[22579.914472] nvidia-uvm: v-p
[22579.914474] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C6B5[4], a1:NVC6B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.914474] nvidia-uvm: uvm_hal_ampere_ce_phys_mode done
[22579.914474] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out
[22579.914477] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000400)[400], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_in)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:4
[22579.914477] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:4
[22579.914478] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000400)[400], d1:[1]
[22579.914479] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000404)[404], d2:[2002f0e0]
[22579.914480] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C0B5[4], count:4
[22579.914480] nvidia-uvm: __NV_PUSH_4U:a1:NVC0B5_OFFSET_IN_UPPER[400], d1:[1]
[22579.914481] nvidia-uvm: __NV_PUSH_4U:a2:NVC0B5_OFFSET_IN_LOWER[404], d2:[2002f0e0]
[22579.914482] nvidia-uvm: __NV_PUSH_4U:a3:NVC0B5_OFFSET_OUT_UPPER[408], d3:[0]
[22579.914483] nvidia-uvm: __NV_PUSH_4U:a4:NVC0B5_OFFSET_OUT_LOWER[40c], d4:[6809ab0]
[22579.914483] nvidia-uvm: uvm_hal_pascal_ce_offset_in_out done
[22579.914484] nvidia-uvm: Do copy once
[22579.914485] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:copy_this_time[10], count:1
[22579.914487] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_src_dst_type | launch_dma_plc_mode | copy_type_value | pipelined_value[4002181], count:1
[22579.914487] nvidia-uvm: Do copy done
[22579.914488] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.914491] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.914492] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914494] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.914497] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.914499] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.914500] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.914501] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.914502] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.914502] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.914504] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.914505] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914505] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.914506] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.914507] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.914508] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.914508] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.914509] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.914510] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.914511] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.914511] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914512] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.914513] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.914514] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.914514] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.914515] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.914516] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.914516] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.914519] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.914520] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.914520] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.914521] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.914523] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.914530] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.914532] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.914533] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.914534] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.914539] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.914544] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.914546] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.914547] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.914549] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6809ac0]
[22579.914552] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[2], count:1
[22579.914556] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.914559] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.914560] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.914563] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914568] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.914569] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.914570] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.914570] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.914571] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.914573] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.914578] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.914582] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:({ NvU32 _v = (log2_invalidation_size); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))<<((( (0 != 0) ? 5:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 5:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 5:0 )) % 32)+((( (0 != 0) ? 5:0 )) % 32)))); } while (0); } while (0); val; }) | ((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ({ NvU32 _v = (va_lo); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))<<((( (0 != 0) ? 31:12 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 31:12 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0 != 0) ? 31:12 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 31:12 )) % 32)+((( (0
[22579.914584] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914585] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[95800089]
[22579.914586] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[7ffb]
[22579.914587] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.914588] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[95800089]
[22579.914588] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[7ffb]
[22579.914589] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[6801120]
[22579.914590] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[50000000]
[22579.914592] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.914594] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914595] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.914596] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.914597] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.914597] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.914598] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.914599] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.914600] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.914604] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.914604] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.914605] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.914606] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.914609] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22579.914616] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.914617] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.914618] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.914619] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.914620] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.914623] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.914624] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.914630] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.914631] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6808ee0]
[22579.914632] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[1], count:1
[22579.914634] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.914641] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.914641] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.914643] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.914644] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.914645] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.914648] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.914649] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.914652] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.914653] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6802ff8]
[22579.914654] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[1], count:1
[22579.914656] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.914658] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000700)[700], d1:(NvU32)value[0], count:3
[22579.914660] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.914661] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000700)[700], d1:[0]
[22579.914662] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000704)[704], d2:[0]
[22579.914663] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_SET_DST_PHYS_MODE[264], d1:ce_aperture(dst.aperture)[0], count:1
[22579.914665] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000408)[408], d1:({ NvU32 _v = (((NvU32)(((NvU64)(offset_out)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[0], count:2
[22579.914668] nvidia-uvm: __NV_PUSH_2U:subch: UVM_SUBCHANNEL_C0B5[4], count:2
[22579.914670] nvidia-uvm: __NV_PUSH_2U:a1:NVC0B5_OFFSET_OUT_UPPER[408], d1:[0]
[22579.914671] nvidia-uvm: __NV_PUSH_2U:a2:NVC0B5_OFFSET_OUT_LOWER[40c], d2:[6801000]
[22579.914676] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LINE_LENGTH_IN[418], d1:memset_this_time[1], count:1
[22579.914679] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:(((0x00000001))<<((( (0 != 0) ? 7:7 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 8:8 )) % 32)) | (((0x00000000))<<((( (0 != 0) ? 9:9 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 10:10 )) % 32)) | flush_value | launch_dma_dst_type | launch_dma_plc_mode | pipelined_value[4002581], count:1
[22579.914682] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_A16F[0], a1:NVA16F_WFI[78], d1:0[0], count:1
[22579.914684] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.914686] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914689] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.914690] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.914693] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.914695] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.914696] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.914698] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[1]
[22579.914701] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.914703] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:((0x00000000)<<((( (0 != 0) ? 11:11 )) % 32)) | ((2)<<((( (0 != 0) ? 7:6 )) % 32))[80], count:4
[22579.914706] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914708] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[80]
[22579.914712] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.914712] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C56F[0], count:4
[22579.914713] nvidia-uvm: __NV_PUSH_4U:a1:NVC56F_MEM_OP_A[28], d1:[80]
[22579.914714] nvidia-uvm: __NV_PUSH_4U:a2:NVC56F_MEM_OP_B[2c], d2:[0]
[22579.914715] nvidia-uvm: __NV_PUSH_4U:a3:NVC56F_MEM_OP_C[30], d3:[68012a0]
[22579.914716] nvidia-uvm: __NV_PUSH_4U:a4:NVC56F_MEM_OP_D[34], d4:[48000000]
[22579.914717] nvidia-uvm: __NV_PUSH_1U:subch: 0[0], a1:(0x00000028)[28], d1:0[0], count:4
[22579.914718] nvidia-uvm: __NV_PUSH_2U:subch: 0[0], count:4
[22579.914718] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000028)[28], d1:[0]
[22579.914719] nvidia-uvm: __NV_PUSH_2U:a2:(0x0000002c)[2c], d2:[0]
[22579.914720] nvidia-uvm: __NV_PUSH_4U:subch: UVM_SUBCHANNEL_C06F[0], count:4
[22579.914720] nvidia-uvm: __NV_PUSH_4U:a1:NVC06F_MEM_OP_A[28], d1:[0]
[22579.914721] nvidia-uvm: __NV_PUSH_4U:a2:NVC06F_MEM_OP_B[2c], d2:[0]
[22579.914722] nvidia-uvm: __NV_PUSH_4U:a3:NVC06F_MEM_OP_C[30], d3:[0]
[22579.914722] nvidia-uvm: __NV_PUSH_4U:a4:NVC06F_MEM_OP_D[34], d4:[28000000]
[22579.914725] nvidia-uvm: __NV_PUSH_1U:subch: 4[4], a1:(0x00000240)[240], d1:({ NvU32 _v = (((NvU32)(((NvU64)(gpu_va)) >> 32))); NvU32 val = (((_v)&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))<<((( (0 != 0) ? 16:0 )) % 32)); do { ((void)sizeof(!(_v == (((val)>>((( (0 != 0) ? 16:0 )) % 32))&(0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32))))))); do { if (0) printk("v 0x%x mask 0x%x\n", _v, (0xFFFFFFFFU>>(31-((( (1 != 0) ? 16:0 )) % 32)+((( (0 != 0) ? 16:0 )) % 32)))); } while (0); } while (0); val; })[1], count:3
[22579.914726] nvidia-uvm: __NV_PUSH_2U:subch: 4[4], count:3
[22579.914726] nvidia-uvm: __NV_PUSH_2U:a1:(0x00000240)[240], d1:[1]
[22579.914727] nvidia-uvm: __NV_PUSH_2U:a2:(0x00000244)[244], d2:[21000000]
[22579.914729] nvidia-uvm: __NV_PUSH_1U:subch: UVM_SUBCHANNEL_C3B5[4], a1:NVC3B5_LAUNCH_DMA[300], d1:volta_get_flush_value(push) | (((0x00000000))<<((( (0 != 0) ? 1:0 )) % 32)) | (((0x00000001))<<((( (0 != 0) ? 4:3 )) % 32)) | launch_dma_plc_mode[400000c], count:1
[22580.062942] NVRM serverFreeResourceTree: hObject 0x0 not found for client 0xc1e00007
