#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jun 17 14:31:23 2019
# Process ID: 25221
# Current directory: /home/brad/artiq/artiq/board-support/duke2/gateware
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/brad/artiq/artiq/board-support/duke2/gateware/vivado.log
# Journal file: /home/brad/artiq/artiq/board-support/duke2/gateware/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7a100t-fgg484-2
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_i2f.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_i2f.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_i2f.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_branch_predictor_saturation_counter.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_branch_predictor_saturation_counter.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_branch_predictor_saturation_counter.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx-sprs.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_espresso.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_espresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_espresso.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_addsub.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_addsub.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_addsub.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx-defines.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx-defines.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx-defines.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_prontoespresso.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_prontoespresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_prontoespresso.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cache_lru.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cache_lru.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cache_lru.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_espresso.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_espresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_espresso.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_immu.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_immu.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_immu.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_f2i.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_f2i.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_f2i.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_dmmu.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_dmmu.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_dmmu.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_true_dpram_sclk.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_true_dpram_sclk.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_true_dpram_sclk.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_top.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_top.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_top.v:]
# add_files {top.v}
# set_property library work [get_files {top.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_lsu_espresso.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_lsu_espresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_lsu_espresso.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_prontoespresso.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_prontoespresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_prontoespresso.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_pic.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_pic.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_pic.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_cmp.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_cmp.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_cmp.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_decode.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_decode.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_decode.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_prontoespresso.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_prontoespresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_prontoespresso.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_rnd.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_rnd.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_rnd.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_pcu.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_pcu.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_pcu.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ticktimer.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ticktimer.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ticktimer.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_muldiv.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_muldiv.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/pfpu32/pfpu32_muldiv.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_branch_predictor_simple.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_branch_predictor_simple.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_branch_predictor_simple.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_icache.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_icache.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_icache.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_espresso.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_espresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_espresso.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_branch_predictor_gshare.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_branch_predictor_gshare.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_branch_predictor_gshare.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_rf_espresso.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_rf_espresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_rf_espresso.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v}
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v:]
# add_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_espresso.v}
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
# set_property library work [get_files {/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_espresso.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_espresso.v:]
# read_xdc top.xdc
# synth_design -top top -part xc7a100t-fgg484-2
Command: synth_design -top top -part xc7a100t-fgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1335.891 ; gain = 102.887 ; free physical = 3320 ; free virtual = 5069
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:2]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:1136]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:1140]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:1143]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:1145]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:1152]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:1443]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:1448]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:1487]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:1492]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:2929]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:2956]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:2957]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:3182]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:3187]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:3209]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:3214]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:3236]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:3241]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:3263]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:3268]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:3290]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:3295]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:3317]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:3322]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:3344]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:3349]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:3371]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:3376]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4444]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4449]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4488]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4493]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4532]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4537]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4576]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4581]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4620]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4625]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4662]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4667]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4704]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4709]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4746]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4751]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4788]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4793]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4841]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:4857]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5246]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5264]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5282]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5300]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5318]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5336]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5354]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5372]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5390]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5408]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5426]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5444]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5472]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5490]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5508]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5526]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5544]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5562]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5580]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5598]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5616]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5634]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5652]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5670]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5700]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5718]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5736]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5754]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5772]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5790]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5808]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5826]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5844]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5862]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5880]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5898]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5916]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5934]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5952]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5970]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:5988]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:6006]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:6024]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:6042]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:6060]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:6078]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:6096]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:6114]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:6132]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:6150]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:6168]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:6186]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'mem_5.init' is read successfully [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44306]
INFO: [Synth 8-3876] $readmem data file 'latency_compensation.init' is read successfully [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:45997]
INFO: [Synth 8-3876] $readmem data file 'en_replaces_rom.init' is read successfully [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46137]
INFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_1.init' is read successfully [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46149]
INFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_2.init' is read successfully [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46161]
INFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_3.init' is read successfully [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46173]
INFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_4.init' is read successfully [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46185]
INFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_5.init' is read successfully [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46197]
INFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_6.init' is read successfully [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46209]
INFO: [Synth 8-3876] $readmem data file 'en_replaces_rom_7.init' is read successfully [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46221]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:14584]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15108]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:36747]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:38052]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:38214]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:38268]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39216]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39291]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39571]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39679]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39716]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39728]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39740]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39850]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39897]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39948]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39970]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:40120]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:40164]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:40984]
INFO: [Synth 8-155] case statement is not full and has no default [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41219]
INFO: [Synth 8-6157] synthesizing module 'mor1kx' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:18]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_CPU0 bound to: CAPPUCCINO - type: string 
	Parameter FEATURE_DATACACHE bound to: ENABLED - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter OPTION_DCACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter OPTION_DCACHE_SNOOP bound to: NONE - type: string 
	Parameter FEATURE_DMMU bound to: NONE - type: string 
	Parameter FEATURE_DMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter FEATURE_IMMU bound to: NONE - type: string 
	Parameter FEATURE_IMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_TIMER bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: NONE - type: string 
	Parameter OPTION_PERFCOUNTERS_NUM bound to: 0 - type: integer 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_RANGE bound to: NONE - type: string 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_OVERFLOW bound to: NONE - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 0 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_RF_WORDS bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 23'b10000000000000000000000 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: NONE - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter OPTION_SHIFTER bound to: BARREL - type: string 
	Parameter FEATURE_STORE_BUFFER bound to: ENABLED - type: string 
	Parameter OPTION_STORE_BUFFER_DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter FEATURE_MULTICORE bound to: NONE - type: string 
	Parameter FEATURE_TRACEPORT_EXEC bound to: NONE - type: string 
	Parameter BUS_IF_TYPE bound to: WISHBONE32 - type: string 
	Parameter IBUS_WB_TYPE bound to: B3_REGISTERED_FEEDBACK - type: string 
	Parameter DBUS_WB_TYPE bound to: B3_REGISTERED_FEEDBACK - type: string 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_bus_if_wb32' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v:19]
	Parameter BUS_IF_TYPE bound to: B3_REGISTERED_FEEDBACK - type: string 
	Parameter BURST_LENGTH bound to: 4 - type: integer 
	Parameter BADDR_WITH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_bus_if_wb32' (1#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_bus_if_wb32.v:19]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_cpu' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v:21]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_CPU bound to: CAPPUCCINO - type: string 
	Parameter FEATURE_DATACACHE bound to: ENABLED - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter OPTION_DCACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter OPTION_DCACHE_SNOOP bound to: NONE - type: string 
	Parameter FEATURE_DMMU bound to: NONE - type: string 
	Parameter FEATURE_DMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter FEATURE_IMMU bound to: NONE - type: string 
	Parameter FEATURE_IMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_TIMER bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: NONE - type: string 
	Parameter OPTION_PERFCOUNTERS_NUM bound to: 0 - type: integer 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_RANGE bound to: NONE - type: string 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_OVERFLOW bound to: NONE - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 0 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_RF_WORDS bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 23'b10000000000000000000000 
	Parameter OPTION_TCM_FETCHER bound to: DISABLED - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter OPTION_SHIFTER bound to: BARREL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: NONE - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_MSYNC bound to: ENABLED - type: string 
	Parameter FEATURE_PSYNC bound to: NONE - type: string 
	Parameter FEATURE_CSYNC bound to: NONE - type: string 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
	Parameter FEATURE_STORE_BUFFER bound to: ENABLED - type: string 
	Parameter OPTION_STORE_BUFFER_DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter FEATURE_MULTICORE bound to: NONE - type: string 
	Parameter FEATURE_TRACEPORT_EXEC bound to: NONE - type: string 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_cpu_cappuccino' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:17]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter FEATURE_DATACACHE bound to: ENABLED - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter OPTION_DCACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter OPTION_DCACHE_SNOOP bound to: NONE - type: string 
	Parameter FEATURE_DMMU bound to: NONE - type: string 
	Parameter FEATURE_DMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter FEATURE_IMMU bound to: NONE - type: string 
	Parameter FEATURE_IMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_TIMER bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: NONE - type: string 
	Parameter OPTION_PERFCOUNTERS_NUM bound to: 0 - type: integer 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_RANGE bound to: NONE - type: string 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_OVERFLOW bound to: NONE - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 0 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_RF_WORDS bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 23'b10000000000000000000000 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter OPTION_SHIFTER bound to: BARREL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: NONE - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_MSYNC bound to: ENABLED - type: string 
	Parameter FEATURE_PSYNC bound to: NONE - type: string 
	Parameter FEATURE_CSYNC bound to: NONE - type: string 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
	Parameter FEATURE_STORE_BUFFER bound to: ENABLED - type: string 
	Parameter OPTION_STORE_BUFFER_DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter FEATURE_MULTICORE bound to: NONE - type: string 
	Parameter FEATURE_TRACEPORT_EXEC bound to: NONE - type: string 
	Parameter FEATURE_BRANCH_PREDICTOR bound to: SIMPLE - type: string 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_fetch_cappuccino' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:21]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 23'b10000000000000000000000 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter FEATURE_IMMU bound to: NONE - type: string 
	Parameter FEATURE_IMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter TLB_RELOAD bound to: 3'b010 
	Parameter IC_REFILL bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_icache' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_icache.v:17]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter IDLE bound to: 4'b0001 
	Parameter READ bound to: 4'b0010 
	Parameter REFILL bound to: 4'b0100 
	Parameter INVALIDATE bound to: 4'b1000 
	Parameter WAY_WIDTH bound to: 4'b1100 
	Parameter TAG_WIDTH bound to: 5'b10011 
	Parameter TAGMEM_WAY_WIDTH bound to: 20 - type: integer 
	Parameter TAGMEM_WAY_VALID bound to: 19 - type: integer 
	Parameter TAG_LRU_WIDTH bound to: 0 - type: integer 
	Parameter TAG_LRU_WIDTH_BITS bound to: 1 - type: integer 
	Parameter TAGMEM_WIDTH bound to: 20 - type: integer 
	Parameter TAG_LRU_MSB bound to: 19 - type: integer 
	Parameter TAG_LRU_LSB bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_simple_dpram_sclk' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter ENABLE_BYPASS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_simple_dpram_sclk' (2#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_simple_dpram_sclk__parameterized0' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
	Parameter ADDR_WIDTH bound to: 4'b1000 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter ENABLE_BYPASS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_simple_dpram_sclk__parameterized0' (2#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
WARNING: [Synth 8-3848] Net spr_bus_dat_o in module/entity mor1kx_icache does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_icache.v:54]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_icache' (3#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_icache.v:17]
WARNING: [Synth 8-6014] Unused sequential element tlb_reload_data_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:432]
WARNING: [Synth 8-6014] Unused sequential element tlb_reload_ack_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:379]
WARNING: [Synth 8-3848] Net spr_bus_dat_immu_o in module/entity mor1kx_fetch_cappuccino does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:48]
WARNING: [Synth 8-3848] Net spr_bus_ack_immu_o in module/entity mor1kx_fetch_cappuccino does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:49]
WARNING: [Synth 8-3848] Net immu_phys_addr in module/entity mor1kx_fetch_cappuccino does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:134]
WARNING: [Synth 8-3848] Net tlb_reload_addr in module/entity mor1kx_fetch_cappuccino does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:145]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_fetch_cappuccino' (4#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:21]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_decode' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_decode.v:25]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 23'b10000000000000000000000 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_RANGE bound to: NONE - type: string 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: NONE - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter FEATURE_MSYNC bound to: ENABLED - type: string 
	Parameter FEATURE_PSYNC bound to: NONE - type: string 
	Parameter FEATURE_CSYNC bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_decode' (5#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_decode.v:25]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_decode_execute_cappuccino' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v:22]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 23'b10000000000000000000000 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_DELAY_SLOT bound to: ENABLED - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_INBUILT_CHECKERS bound to: ENABLED - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_decode_execute_cappuccino' (6#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v:22]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_branch_prediction' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v:20]
	Parameter FEATURE_BRANCH_PREDICTOR bound to: SIMPLE - type: string 
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_branch_predictor_simple' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_branch_predictor_simple.v:17]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_branch_predictor_simple' (7#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_branch_predictor_simple.v:17]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_branch_prediction' (8#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_branch_prediction.v:20]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_execute_alu' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v:19]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter FEATURE_OVERFLOW bound to: NONE - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: NONE - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter OPTION_SHIFTER bound to: BARREL - type: string 
	Parameter CALCULATE_BRANCH_DEST bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_execute_alu' (9#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v:19]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_lsu_cappuccino' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:21]
	Parameter FEATURE_DATACACHE bound to: ENABLED - type: string 
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter OPTION_DCACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter OPTION_DCACHE_SNOOP bound to: NONE - type: string 
	Parameter FEATURE_DMMU bound to: NONE - type: string 
	Parameter FEATURE_DMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_STORE_BUFFER bound to: ENABLED - type: string 
	Parameter OPTION_STORE_BUFFER_DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter WRITE bound to: 3'b010 
	Parameter TLB_RELOAD bound to: 3'b011 
	Parameter DC_REFILL bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_store_buffer' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v:16]
	Parameter DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter FIFO_DATA_WIDTH bound to: 101 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_simple_dpram_sclk__parameterized1' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 101 - type: integer 
	Parameter CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter ENABLE_BYPASS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_simple_dpram_sclk__parameterized1' (9#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_store_buffer' (10#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_store_buffer.v:16]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_dcache' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:17]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter OPTION_DCACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter OPTION_DCACHE_SNOOP bound to: NONE - type: string 
	Parameter IDLE bound to: 5'b00001 
	Parameter READ bound to: 5'b00010 
	Parameter WRITE bound to: 5'b00100 
	Parameter REFILL bound to: 5'b01000 
	Parameter INVALIDATE bound to: 5'b10000 
	Parameter WAY_WIDTH bound to: 4'b1100 
	Parameter TAG_WIDTH bound to: 5'b10011 
	Parameter TAGMEM_WAY_WIDTH bound to: 20 - type: integer 
	Parameter TAGMEM_WAY_VALID bound to: 19 - type: integer 
	Parameter TAG_LRU_WIDTH bound to: 0 - type: integer 
	Parameter TAG_LRU_WIDTH_BITS bound to: 1 - type: integer 
	Parameter TAGMEM_WIDTH bound to: 20 - type: integer 
	Parameter TAG_LRU_MSB bound to: 19 - type: integer 
	Parameter TAG_LRU_LSB bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_simple_dpram_sclk__parameterized2' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter ENABLE_BYPASS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_simple_dpram_sclk__parameterized2' (10#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_simple_dpram_sclk__parameterized3' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
	Parameter ADDR_WIDTH bound to: 4'b1000 
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter ENABLE_BYPASS bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_simple_dpram_sclk__parameterized3' (10#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
WARNING: [Synth 8-6014] Unused sequential element snoop_check_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:271]
WARNING: [Synth 8-6014] Unused sequential element snoop_tag_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:367]
WARNING: [Synth 8-6014] Unused sequential element snoop_windex_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:366]
WARNING: [Synth 8-3848] Net cpu_err_o in module/entity mor1kx_dcache does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:39]
WARNING: [Synth 8-3848] Net spr_bus_dat_o in module/entity mor1kx_dcache does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_dcache' (11#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_dcache.v:17]
WARNING: [Synth 8-6014] Unused sequential element except_dtlb_miss_r_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:267]
WARNING: [Synth 8-6014] Unused sequential element except_dpagefault_r_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:275]
WARNING: [Synth 8-6014] Unused sequential element tlb_reload_data_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:497]
WARNING: [Synth 8-6014] Unused sequential element tlb_reload_ack_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:401]
WARNING: [Synth 8-3848] Net dmmu_phys_addr in module/entity mor1kx_lsu_cappuccino does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:169]
WARNING: [Synth 8-3848] Net tlb_reload_addr in module/entity mor1kx_lsu_cappuccino does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:178]
WARNING: [Synth 8-3848] Net spr_bus_dat_dmmu_o in module/entity mor1kx_lsu_cappuccino does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:93]
WARNING: [Synth 8-3848] Net spr_bus_ack_dmmu_o in module/entity mor1kx_lsu_cappuccino does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:94]
WARNING: [Synth 8-3848] Net dc_hit_o in module/entity mor1kx_lsu_cappuccino does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:99]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_lsu_cappuccino' (12#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_lsu_cappuccino.v:21]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_wb_mux_cappuccino' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v:19]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_wb_mux_cappuccino' (13#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_wb_mux_cappuccino.v:19]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_rf_cappuccino' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v:19]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh:28]
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 0 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_RF_WORDS bound to: 32 - type: integer 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter RF_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_simple_dpram_sclk__parameterized4' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter ENABLE_BYPASS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_simple_dpram_sclk__parameterized4' (13#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_simple_dpram_sclk.v:15]
WARNING: [Synth 8-6104] Input port 'in' has an internal driver [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_utils.vh:28]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_rf_cappuccino' (14#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_rf_cappuccino.v:19]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_execute_ctrl_cappuccino' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v:20]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 23'b10000000000000000000000 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_execute_ctrl_cappuccino' (15#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v:20]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_ctrl_cappuccino' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:29]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 23'b10000000000000000000000 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_RANGE bound to: NONE - type: string 
	Parameter FEATURE_DATACACHE bound to: ENABLED - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter FEATURE_DMMU bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter FEATURE_IMMU bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_TIMER bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: NONE - type: string 
	Parameter OPTION_PERFCOUNTERS_NUM bound to: 0 - type: integer 
	Parameter FEATURE_PMU bound to: NONE - type: string 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_MULTICORE bound to: NONE - type: string 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 0 - type: integer 
	Parameter FEATURE_OVERFLOW bound to: NONE - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter SPR_SR_WIDTH bound to: 16 - type: integer 
	Parameter SPR_SR_RESET_VALUE bound to: 16'b1000000000000001 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_pic' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_pic.v:17]
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_pic.v:137]
WARNING: [Synth 8-693] zero replication count - replication ignored [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_pic.v:140]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_pic' (16#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_pic.v:17]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_cfgrs' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v:24]
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_RANGE bound to: NONE - type: string 
	Parameter FEATURE_DATACACHE bound to: ENABLED - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter FEATURE_DMMU bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter FEATURE_IMMU bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter FEATURE_TIMER bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: NONE - type: string 
	Parameter OPTION_PERFCOUNTERS_NUM bound to: 0 - type: integer 
	Parameter FEATURE_PMU bound to: NONE - type: string 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 0 - type: integer 
	Parameter FEATURE_OVERFLOW bound to: NONE - type: string 
	Parameter FEATURE_DELAYSLOT bound to: ENABLED - type: string 
	Parameter FEATURE_EVBAR bound to: ENABLED - type: string 
	Parameter FEATURE_AECSR bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_cfgrs' (17#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cfgrs.v:24]
WARNING: [Synth 8-6014] Unused sequential element no_du.spr_dmr1_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1455]
WARNING: [Synth 8-6014] Unused sequential element no_du.spr_dmr2_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1456]
WARNING: [Synth 8-6014] Unused sequential element no_du.spr_dsr_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1457]
WARNING: [Synth 8-6014] Unused sequential element no_du.spr_drr_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1458]
INFO: [Synth 8-4471] merging register 'no_du.cpu_stall_reg' into 'no_du.du_npc_written_reg' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1460]
WARNING: [Synth 8-6014] Unused sequential element no_du.cpu_stall_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1460]
WARNING: [Synth 8-6014] Unused sequential element last_branch_target_pc_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:545]
WARNING: [Synth 8-3848] Net stall_on_trap in module/entity mor1kx_ctrl_cappuccino does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:317]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_ctrl_cappuccino' (18#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:29]
WARNING: [Synth 8-6014] Unused sequential element traceport_stage_decode_insn_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:1563]
WARNING: [Synth 8-6014] Unused sequential element traceport_stage_exec_insn_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:1564]
INFO: [Synth 8-4471] merging register 'traceport_exec_pc_o_reg[31:0]' into 'traceport_exec_insn_o_reg[31:0]' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:1566]
WARNING: [Synth 8-6014] Unused sequential element traceport_exec_pc_o_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:1566]
WARNING: [Synth 8-3848] Net traceport_exec_jb_o in module/entity mor1kx_cpu_cappuccino does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:142]
WARNING: [Synth 8-3848] Net traceport_exec_jal_o in module/entity mor1kx_cpu_cappuccino does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:143]
WARNING: [Synth 8-3848] Net traceport_exec_jr_o in module/entity mor1kx_cpu_cappuccino does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:144]
WARNING: [Synth 8-3848] Net traceport_exec_jbtarget_o in module/entity mor1kx_cpu_cappuccino does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:145]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_cpu_cappuccino' (19#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:17]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_cpu' (20#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx' (21#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:18]
WARNING: [Synth 8-350] instance 'mor1kx' of module 'mor1kx' requires 49 connections, but only 27 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41541]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19625]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (22#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19625]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25882]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 14.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (23#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25882]
WARNING: [Synth 8-350] instance 'MMCME2_BASE' of module 'MMCME2_BASE' requires 18 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41633]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40136]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (24#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40136]
WARNING: [Synth 8-350] instance 'PLLE2_BASE' of module 'PLLE2_BASE' requires 12 connections, but only 5 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41649]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (25#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3906]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (26#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3906]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41702]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:21509]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (27#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:21509]
WARNING: [Synth 8-350] instance 'IDELAYCTRL' of module 'IDELAYCTRL' requires 3 connections, but only 2 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41702]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:31227]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (28#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:31227]
WARNING: [Synth 8-350] instance 'OSERDESE2' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41713]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (29#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27289]
WARNING: [Synth 8-350] instance 'OSERDESE2_1' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41741]
WARNING: [Synth 8-350] instance 'OSERDESE2_2' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41763]
WARNING: [Synth 8-350] instance 'OSERDESE2_3' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41785]
WARNING: [Synth 8-350] instance 'OSERDESE2_4' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41807]
WARNING: [Synth 8-350] instance 'OSERDESE2_5' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41829]
WARNING: [Synth 8-350] instance 'OSERDESE2_6' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41851]
WARNING: [Synth 8-350] instance 'OSERDESE2_7' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41873]
WARNING: [Synth 8-350] instance 'OSERDESE2_8' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41895]
WARNING: [Synth 8-350] instance 'OSERDESE2_9' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41917]
WARNING: [Synth 8-350] instance 'OSERDESE2_10' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41939]
WARNING: [Synth 8-350] instance 'OSERDESE2_11' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41961]
WARNING: [Synth 8-350] instance 'OSERDESE2_12' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:41983]
WARNING: [Synth 8-350] instance 'OSERDESE2_13' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42005]
WARNING: [Synth 8-350] instance 'OSERDESE2_14' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42027]
WARNING: [Synth 8-350] instance 'OSERDESE2_15' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42049]
WARNING: [Synth 8-350] instance 'OSERDESE2_16' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42071]
WARNING: [Synth 8-350] instance 'OSERDESE2_17' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42093]
WARNING: [Synth 8-350] instance 'OSERDESE2_18' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42115]
WARNING: [Synth 8-350] instance 'OSERDESE2_19' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42137]
WARNING: [Synth 8-350] instance 'OSERDESE2_20' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42159]
WARNING: [Synth 8-350] instance 'OSERDESE2_21' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42181]
WARNING: [Synth 8-350] instance 'OSERDESE2_22' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42203]
WARNING: [Synth 8-350] instance 'OSERDESE2_23' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42225]
WARNING: [Synth 8-350] instance 'OSERDESE2_24' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42247]
WARNING: [Synth 8-350] instance 'OSERDESE2_25' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42269]
WARNING: [Synth 8-350] instance 'OSERDESE2_26' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42291]
INFO: [Synth 8-6157] synthesizing module 'OBUFTDS' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27506]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFTDS' (30#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:27506]
WARNING: [Synth 8-350] instance 'OSERDESE2_27' of module 'OSERDESE2' requires 27 connections, but only 13 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42323]
WARNING: [Synth 8-350] instance 'OSERDESE2_28' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42345]
WARNING: [Synth 8-350] instance 'OSERDESE2_29' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42377]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25012]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (31#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25012]
WARNING: [Synth 8-350] instance 'ISERDESE2' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42403]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:21522]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (32#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:21522]
WARNING: [Synth 8-350] instance 'IDELAYE2' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42430]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (33#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
WARNING: [Synth 8-350] instance 'OSERDESE2_30' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42453]
WARNING: [Synth 8-350] instance 'ISERDESE2_1' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42479]
WARNING: [Synth 8-350] instance 'IDELAYE2_1' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42506]
WARNING: [Synth 8-350] instance 'OSERDESE2_31' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42529]
WARNING: [Synth 8-350] instance 'ISERDESE2_2' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42555]
WARNING: [Synth 8-350] instance 'IDELAYE2_2' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42582]
WARNING: [Synth 8-350] instance 'OSERDESE2_32' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42605]
WARNING: [Synth 8-350] instance 'ISERDESE2_3' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42631]
WARNING: [Synth 8-350] instance 'IDELAYE2_3' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42658]
WARNING: [Synth 8-350] instance 'OSERDESE2_33' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42681]
WARNING: [Synth 8-350] instance 'ISERDESE2_4' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42707]
WARNING: [Synth 8-350] instance 'IDELAYE2_4' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42734]
WARNING: [Synth 8-350] instance 'OSERDESE2_34' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42757]
WARNING: [Synth 8-350] instance 'ISERDESE2_5' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42783]
WARNING: [Synth 8-350] instance 'IDELAYE2_5' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42810]
WARNING: [Synth 8-350] instance 'OSERDESE2_35' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42833]
WARNING: [Synth 8-350] instance 'ISERDESE2_6' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42859]
WARNING: [Synth 8-350] instance 'IDELAYE2_6' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42886]
WARNING: [Synth 8-350] instance 'OSERDESE2_36' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42909]
WARNING: [Synth 8-350] instance 'ISERDESE2_7' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42935]
WARNING: [Synth 8-350] instance 'IDELAYE2_7' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42962]
WARNING: [Synth 8-350] instance 'OSERDESE2_37' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:42985]
WARNING: [Synth 8-350] instance 'ISERDESE2_8' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43011]
WARNING: [Synth 8-350] instance 'IDELAYE2_8' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43038]
WARNING: [Synth 8-350] instance 'OSERDESE2_38' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43061]
WARNING: [Synth 8-350] instance 'ISERDESE2_9' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43087]
WARNING: [Synth 8-350] instance 'IDELAYE2_9' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43114]
WARNING: [Synth 8-350] instance 'OSERDESE2_39' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43137]
WARNING: [Synth 8-350] instance 'ISERDESE2_10' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43163]
WARNING: [Synth 8-350] instance 'IDELAYE2_10' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43190]
WARNING: [Synth 8-350] instance 'OSERDESE2_40' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43213]
WARNING: [Synth 8-350] instance 'ISERDESE2_11' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43239]
WARNING: [Synth 8-350] instance 'IDELAYE2_11' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43266]
WARNING: [Synth 8-350] instance 'OSERDESE2_41' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43289]
WARNING: [Synth 8-350] instance 'ISERDESE2_12' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43315]
WARNING: [Synth 8-350] instance 'IDELAYE2_12' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43342]
WARNING: [Synth 8-350] instance 'OSERDESE2_42' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43365]
WARNING: [Synth 8-350] instance 'ISERDESE2_13' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43391]
WARNING: [Synth 8-350] instance 'IDELAYE2_13' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43418]
WARNING: [Synth 8-350] instance 'OSERDESE2_43' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43441]
WARNING: [Synth 8-350] instance 'ISERDESE2_14' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43467]
WARNING: [Synth 8-350] instance 'IDELAYE2_14' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43494]
WARNING: [Synth 8-350] instance 'OSERDESE2_44' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43517]
WARNING: [Synth 8-350] instance 'ISERDESE2_15' of module 'ISERDESE2' requires 28 connections, but only 15 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43543]
WARNING: [Synth 8-350] instance 'IDELAYE2_15' of module 'IDELAYE2' requires 12 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43570]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43597]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50881]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (34#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50881]
WARNING: [Synth 8-350] instance 'STARTUPE2' of module 'STARTUPE2' requires 13 connections, but only 9 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43597]
INFO: [Synth 8-6157] synthesizing module 'GTPE2_COMMON' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:9990]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK0_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK1_INVERTED bound to: 1'b0 
	Parameter IS_PLL0LOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_PLL1LOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter PLL0_CFG bound to: 27'b000000111110000001111011100 
	Parameter PLL0_DMON_CFG bound to: 1'b0 
	Parameter PLL0_FBDIV bound to: 4 - type: integer 
	Parameter PLL0_FBDIV_45 bound to: 5 - type: integer 
	Parameter PLL0_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL0_LOCK_CFG bound to: 9'b111101000 
	Parameter PLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter PLL1_CFG bound to: 27'b000000111110000001111011100 
	Parameter PLL1_DMON_CFG bound to: 1'b0 
	Parameter PLL1_FBDIV bound to: 4 - type: integer 
	Parameter PLL1_FBDIV_45 bound to: 5 - type: integer 
	Parameter PLL1_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL1_LOCK_CFG bound to: 9'b111101000 
	Parameter PLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter PLL_CLKOUT_CFG bound to: 8'b00000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter SIM_PLL0REFCLK_SEL bound to: 3'b001 
	Parameter SIM_PLL1REFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_COMMON' (35#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:9990]
WARNING: [Synth 8-350] instance 'GTPE2_COMMON' of module 'GTPE2_COMMON' requires 48 connections, but only 15 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43616]
INFO: [Synth 8-6157] synthesizing module 'GTPE2_CHANNEL' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:9288]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 20'b00000000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter CFOK_CFG bound to: 43'b1001001000000000000000001000000111010000000 
	Parameter CFOK_CFG2 bound to: 7'b0100000 
	Parameter CFOK_CFG3 bound to: 7'b0100000 
	Parameter CFOK_CFG4 bound to: 1'b0 
	Parameter CFOK_CFG5 bound to: 2'b00 
	Parameter CFOK_CFG6 bound to: 4'b0000 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_COMMON_SWING bound to: 1'b0 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 9 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 7 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000010000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CLKRSVD0_INVERTED bound to: 1'b0 
	Parameter IS_CLKRSVD1_INVERTED bound to: 1'b0 
	Parameter IS_DMONITORCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_SIGVALIDCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter LOOPBACK_CFG bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_LOOPBACK_CFG bound to: 1'b0 
	Parameter PMA_RSV bound to: 819 - type: integer 
	Parameter PMA_RSV2 bound to: 8256 - type: integer 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 4'b0000 
	Parameter PMA_RSV5 bound to: 1'b0 
	Parameter PMA_RSV6 bound to: 1'b0 
	Parameter PMA_RSV7 bound to: 1'b0 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 83'b00000000000000100010000011111111110000010000110000000100001000100000001000000010000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b001001 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPMRESET_TIME bound to: 7'b0001111 
	Parameter RXLPM_BIAS_STARTUP_DISABLE bound to: 1'b0 
	Parameter RXLPM_CFG bound to: 4'b0110 
	Parameter RXLPM_CFG1 bound to: 1'b0 
	Parameter RXLPM_CM_CFG bound to: 1'b0 
	Parameter RXLPM_GC_CFG bound to: 9'b111100010 
	Parameter RXLPM_GC_CFG2 bound to: 3'b001 
	Parameter RXLPM_HF_CFG bound to: 14'b00001111110000 
	Parameter RXLPM_HF_CFG2 bound to: 5'b01010 
	Parameter RXLPM_HF_CFG3 bound to: 4'b0000 
	Parameter RXLPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXLPM_INCM_CFG bound to: 1'b0 
	Parameter RXLPM_IPCM_CFG bound to: 1'b1 
	Parameter RXLPM_LF_CFG bound to: 18'b000000001111110000 
	Parameter RXLPM_LF_CFG2 bound to: 5'b01010 
	Parameter RXLPM_OSINT_CFG bound to: 3'b100 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOSCALRESET_TIMEOUT bound to: 5'b00000 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b110000000000000000000010 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 3'b000 
	Parameter RXPI_CFG1 bound to: 1'b1 
	Parameter RXPI_CFG2 bound to: 1'b1 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_BIAS_CFG bound to: 16'b0000111100110011 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b01 
	Parameter RX_CM_TRIM bound to: 4'b0000 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 14'b00000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DISPERR_SEQ_MATCH bound to: FALSE - type: string 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SATA_PLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOOB_CFG bound to: 1'b0 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b0 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_CFG5 bound to: 3'b000 
	Parameter TXPI_GREY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_CHANNEL' (36#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:9288]
WARNING: [Synth 8-689] width (2) of port connection 'TXCHARDISPMODE' does not match port width (4) of module 'GTPE2_CHANNEL' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43970]
WARNING: [Synth 8-689] width (2) of port connection 'TXCHARDISPVAL' does not match port width (4) of module 'GTPE2_CHANNEL' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43971]
WARNING: [Synth 8-689] width (16) of port connection 'TXDATA' does not match port width (32) of module 'GTPE2_CHANNEL' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43976]
WARNING: [Synth 8-689] width (2) of port connection 'RXCHARISK' does not match port width (4) of module 'GTPE2_CHANNEL' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44033]
WARNING: [Synth 8-689] width (16) of port connection 'RXDATA' does not match port width (32) of module 'GTPE2_CHANNEL' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44034]
WARNING: [Synth 8-689] width (2) of port connection 'RXDISPERR' does not match port width (4) of module 'GTPE2_CHANNEL' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44035]
WARNING: [Synth 8-350] instance 'GTPE2_CHANNEL' of module 'GTPE2_CHANNEL' requires 227 connections, but only 173 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43867]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:808]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (37#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:808]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE__parameterized0' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25882]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE__parameterized0' (37#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25882]
WARNING: [Synth 8-350] instance 'MMCME2_BASE_1' of module 'MMCME2_BASE' requires 18 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44059]
WARNING: [Synth 8-350] instance 'MMCME2_BASE_2' of module 'MMCME2_BASE' requires 18 connections, but only 7 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44085]
INFO: [Synth 8-6157] synthesizing module 'mor1kx__parameterized0' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:18]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_CPU0 bound to: CAPPUCCINO - type: string 
	Parameter FEATURE_DATACACHE bound to: ENABLED - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter OPTION_DCACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter OPTION_DCACHE_SNOOP bound to: NONE - type: string 
	Parameter FEATURE_DMMU bound to: NONE - type: string 
	Parameter FEATURE_DMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter FEATURE_IMMU bound to: NONE - type: string 
	Parameter FEATURE_IMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_TIMER bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: NONE - type: string 
	Parameter OPTION_PERFCOUNTERS_NUM bound to: 0 - type: integer 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_RANGE bound to: NONE - type: string 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_OVERFLOW bound to: NONE - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 0 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_RF_WORDS bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 31'b1000000100000000000000000000000 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: NONE - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter OPTION_SHIFTER bound to: BARREL - type: string 
	Parameter FEATURE_STORE_BUFFER bound to: ENABLED - type: string 
	Parameter OPTION_STORE_BUFFER_DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter FEATURE_MULTICORE bound to: NONE - type: string 
	Parameter FEATURE_TRACEPORT_EXEC bound to: NONE - type: string 
	Parameter BUS_IF_TYPE bound to: WISHBONE32 - type: string 
	Parameter IBUS_WB_TYPE bound to: B3_REGISTERED_FEEDBACK - type: string 
	Parameter DBUS_WB_TYPE bound to: B3_REGISTERED_FEEDBACK - type: string 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_cpu__parameterized0' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v:21]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_CPU bound to: CAPPUCCINO - type: string 
	Parameter FEATURE_DATACACHE bound to: ENABLED - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter OPTION_DCACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter OPTION_DCACHE_SNOOP bound to: NONE - type: string 
	Parameter FEATURE_DMMU bound to: NONE - type: string 
	Parameter FEATURE_DMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter FEATURE_IMMU bound to: NONE - type: string 
	Parameter FEATURE_IMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_TIMER bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: NONE - type: string 
	Parameter OPTION_PERFCOUNTERS_NUM bound to: 0 - type: integer 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_RANGE bound to: NONE - type: string 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_OVERFLOW bound to: NONE - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 0 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_RF_WORDS bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 31'b1000000100000000000000000000000 
	Parameter OPTION_TCM_FETCHER bound to: DISABLED - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter OPTION_SHIFTER bound to: BARREL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: NONE - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_MSYNC bound to: ENABLED - type: string 
	Parameter FEATURE_PSYNC bound to: NONE - type: string 
	Parameter FEATURE_CSYNC bound to: NONE - type: string 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
	Parameter FEATURE_STORE_BUFFER bound to: ENABLED - type: string 
	Parameter OPTION_STORE_BUFFER_DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter FEATURE_MULTICORE bound to: NONE - type: string 
	Parameter FEATURE_TRACEPORT_EXEC bound to: NONE - type: string 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_cpu_cappuccino__parameterized0' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:17]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter FEATURE_DATACACHE bound to: ENABLED - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter OPTION_DCACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter OPTION_DCACHE_SNOOP bound to: NONE - type: string 
	Parameter FEATURE_DMMU bound to: NONE - type: string 
	Parameter FEATURE_DMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter FEATURE_IMMU bound to: NONE - type: string 
	Parameter FEATURE_IMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_TIMER bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: NONE - type: string 
	Parameter OPTION_PERFCOUNTERS_NUM bound to: 0 - type: integer 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_RANGE bound to: NONE - type: string 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_OVERFLOW bound to: NONE - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_CLEAR_ON_INIT bound to: 0 - type: integer 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 0 - type: integer 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter OPTION_RF_WORDS bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 31'b1000000100000000000000000000000 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter OPTION_SHIFTER bound to: BARREL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: NONE - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_MSYNC bound to: ENABLED - type: string 
	Parameter FEATURE_PSYNC bound to: NONE - type: string 
	Parameter FEATURE_CSYNC bound to: NONE - type: string 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
	Parameter FEATURE_STORE_BUFFER bound to: ENABLED - type: string 
	Parameter OPTION_STORE_BUFFER_DEPTH_WIDTH bound to: 8 - type: integer 
	Parameter FEATURE_MULTICORE bound to: NONE - type: string 
	Parameter FEATURE_TRACEPORT_EXEC bound to: NONE - type: string 
	Parameter FEATURE_BRANCH_PREDICTOR bound to: SIMPLE - type: string 
INFO: [Synth 8-6157] synthesizing module 'mor1kx_fetch_cappuccino__parameterized0' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:21]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 31'b1000000100000000000000000000000 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter OPTION_ICACHE_LIMIT_WIDTH bound to: 5'b11111 
	Parameter FEATURE_IMMU bound to: NONE - type: string 
	Parameter FEATURE_IMMU_HW_TLB_RELOAD bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter TLB_RELOAD bound to: 3'b010 
	Parameter IC_REFILL bound to: 3'b011 
WARNING: [Synth 8-6014] Unused sequential element tlb_reload_data_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:432]
WARNING: [Synth 8-6014] Unused sequential element tlb_reload_ack_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:379]
WARNING: [Synth 8-3848] Net spr_bus_dat_immu_o in module/entity mor1kx_fetch_cappuccino__parameterized0 does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:48]
WARNING: [Synth 8-3848] Net spr_bus_ack_immu_o in module/entity mor1kx_fetch_cappuccino__parameterized0 does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:49]
WARNING: [Synth 8-3848] Net immu_phys_addr in module/entity mor1kx_fetch_cappuccino__parameterized0 does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:134]
WARNING: [Synth 8-3848] Net tlb_reload_addr in module/entity mor1kx_fetch_cappuccino__parameterized0 does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:145]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_fetch_cappuccino__parameterized0' (37#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_fetch_cappuccino.v:21]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_decode__parameterized0' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_decode.v:25]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 31'b1000000100000000000000000000000 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_RANGE bound to: NONE - type: string 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_DIVIDER bound to: SERIAL - type: string 
	Parameter FEATURE_ADDC bound to: ENABLED - type: string 
	Parameter FEATURE_SRA bound to: ENABLED - type: string 
	Parameter FEATURE_ROR bound to: NONE - type: string 
	Parameter FEATURE_EXT bound to: NONE - type: string 
	Parameter FEATURE_CMOV bound to: ENABLED - type: string 
	Parameter FEATURE_FFL1 bound to: ENABLED - type: string 
	Parameter FEATURE_ATOMIC bound to: ENABLED - type: string 
	Parameter FEATURE_MSYNC bound to: ENABLED - type: string 
	Parameter FEATURE_PSYNC bound to: NONE - type: string 
	Parameter FEATURE_CSYNC bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_CUST1 bound to: NONE - type: string 
	Parameter FEATURE_CUST2 bound to: NONE - type: string 
	Parameter FEATURE_CUST3 bound to: NONE - type: string 
	Parameter FEATURE_CUST4 bound to: NONE - type: string 
	Parameter FEATURE_CUST5 bound to: NONE - type: string 
	Parameter FEATURE_CUST6 bound to: NONE - type: string 
	Parameter FEATURE_CUST7 bound to: NONE - type: string 
	Parameter FEATURE_CUST8 bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_decode__parameterized0' (37#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_decode.v:25]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_decode_execute_cappuccino__parameterized0' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v:22]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 31'b1000000100000000000000000000000 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_DELAY_SLOT bound to: ENABLED - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_INBUILT_CHECKERS bound to: ENABLED - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_decode_execute_cappuccino__parameterized0' (37#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_decode_execute_cappuccino.v:22]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_execute_ctrl_cappuccino__parameterized0' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v:20]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 31'b1000000100000000000000000000000 
	Parameter OPTION_RF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_MULTIPLIER bound to: THREESTAGE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_execute_ctrl_cappuccino__parameterized0' (37#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v:20]
INFO: [Synth 8-6157] synthesizing module 'mor1kx_ctrl_cappuccino__parameterized0' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:29]
	Parameter OPTION_OPERAND_WIDTH bound to: 32 - type: integer 
	Parameter OPTION_RESET_PC bound to: 31'b1000000100000000000000000000000 
	Parameter FEATURE_SYSCALL bound to: NONE - type: string 
	Parameter FEATURE_TRAP bound to: NONE - type: string 
	Parameter FEATURE_RANGE bound to: NONE - type: string 
	Parameter FEATURE_DATACACHE bound to: ENABLED - type: string 
	Parameter OPTION_DCACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_DCACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_DCACHE_WAYS bound to: 1'b1 
	Parameter FEATURE_DMMU bound to: NONE - type: string 
	Parameter OPTION_DMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_DMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_INSTRUCTIONCACHE bound to: ENABLED - type: string 
	Parameter OPTION_ICACHE_BLOCK_WIDTH bound to: 3'b100 
	Parameter OPTION_ICACHE_SET_WIDTH bound to: 4'b1000 
	Parameter OPTION_ICACHE_WAYS bound to: 1'b1 
	Parameter FEATURE_IMMU bound to: NONE - type: string 
	Parameter OPTION_IMMU_SET_WIDTH bound to: 6 - type: integer 
	Parameter OPTION_IMMU_WAYS bound to: 1 - type: integer 
	Parameter FEATURE_TIMER bound to: NONE - type: string 
	Parameter FEATURE_DEBUGUNIT bound to: NONE - type: string 
	Parameter FEATURE_PERFCOUNTERS bound to: NONE - type: string 
	Parameter OPTION_PERFCOUNTERS_NUM bound to: 0 - type: integer 
	Parameter FEATURE_PMU bound to: NONE - type: string 
	Parameter FEATURE_MAC bound to: NONE - type: string 
	Parameter FEATURE_FPU bound to: NONE - type: string 
	Parameter FEATURE_MULTICORE bound to: NONE - type: string 
	Parameter FEATURE_PIC bound to: ENABLED - type: string 
	Parameter OPTION_PIC_TRIGGER bound to: LEVEL - type: string 
	Parameter OPTION_PIC_NMI_WIDTH bound to: 0 - type: integer 
	Parameter FEATURE_DSX bound to: ENABLED - type: string 
	Parameter FEATURE_FASTCONTEXTS bound to: NONE - type: string 
	Parameter OPTION_RF_NUM_SHADOW_GPR bound to: 0 - type: integer 
	Parameter FEATURE_OVERFLOW bound to: NONE - type: string 
	Parameter FEATURE_CARRY_FLAG bound to: ENABLED - type: string 
	Parameter SPR_SR_WIDTH bound to: 16 - type: integer 
	Parameter SPR_SR_RESET_VALUE bound to: 16'b1000000000000001 
WARNING: [Synth 8-6014] Unused sequential element no_du.spr_dmr1_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1455]
WARNING: [Synth 8-6014] Unused sequential element no_du.spr_dmr2_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1456]
WARNING: [Synth 8-6014] Unused sequential element no_du.spr_dsr_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1457]
WARNING: [Synth 8-6014] Unused sequential element no_du.spr_drr_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1458]
INFO: [Synth 8-4471] merging register 'no_du.cpu_stall_reg' into 'no_du.du_npc_written_reg' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1460]
WARNING: [Synth 8-6014] Unused sequential element no_du.cpu_stall_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:1460]
WARNING: [Synth 8-6014] Unused sequential element last_branch_target_pc_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:545]
WARNING: [Synth 8-3848] Net stall_on_trap in module/entity mor1kx_ctrl_cappuccino__parameterized0 does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:317]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_ctrl_cappuccino__parameterized0' (37#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_ctrl_cappuccino.v:29]
WARNING: [Synth 8-6014] Unused sequential element traceport_stage_decode_insn_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:1563]
WARNING: [Synth 8-6014] Unused sequential element traceport_stage_exec_insn_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:1564]
INFO: [Synth 8-4471] merging register 'traceport_exec_pc_o_reg[31:0]' into 'traceport_exec_insn_o_reg[31:0]' [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:1566]
WARNING: [Synth 8-6014] Unused sequential element traceport_exec_pc_o_reg was removed.  [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:1566]
WARNING: [Synth 8-3848] Net traceport_exec_jb_o in module/entity mor1kx_cpu_cappuccino__parameterized0 does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:142]
WARNING: [Synth 8-3848] Net traceport_exec_jal_o in module/entity mor1kx_cpu_cappuccino__parameterized0 does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:143]
WARNING: [Synth 8-3848] Net traceport_exec_jr_o in module/entity mor1kx_cpu_cappuccino__parameterized0 does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:144]
WARNING: [Synth 8-3848] Net traceport_exec_jbtarget_o in module/entity mor1kx_cpu_cappuccino__parameterized0 does not have driver. [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:145]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_cpu_cappuccino__parameterized0' (37#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu_cappuccino.v:17]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx_cpu__parameterized0' (37#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_cpu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mor1kx__parameterized0' (37#1) [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:18]
WARNING: [Synth 8-350] instance 'mor1kx_1' of module 'mor1kx' requires 49 connections, but only 27 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44267]
WARNING: [Synth 8-350] instance 'OSERDESE2_45' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44320]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_INTERMDISABLE' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22851]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_INTERMDISABLE' (38#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22851]
WARNING: [Synth 8-350] instance 'IOBUFDS_INTERMDISABLE' of module 'IOBUFDS_INTERMDISABLE' requires 7 connections, but only 6 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44343]
WARNING: [Synth 8-350] instance 'OSERDESE2_46' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44357]
WARNING: [Synth 8-350] instance 'IOBUFDS_INTERMDISABLE_1' of module 'IOBUFDS_INTERMDISABLE' requires 7 connections, but only 6 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44380]
WARNING: [Synth 8-350] instance 'OSERDESE2_47' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44394]
WARNING: [Synth 8-350] instance 'IOBUFDS_INTERMDISABLE_2' of module 'IOBUFDS_INTERMDISABLE' requires 7 connections, but only 6 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44417]
WARNING: [Synth 8-350] instance 'OSERDESE2_48' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44431]
WARNING: [Synth 8-350] instance 'IOBUFDS_INTERMDISABLE_3' of module 'IOBUFDS_INTERMDISABLE' requires 7 connections, but only 6 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44454]
WARNING: [Synth 8-350] instance 'OSERDESE2_49' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44468]
WARNING: [Synth 8-350] instance 'IOBUFDS_INTERMDISABLE_4' of module 'IOBUFDS_INTERMDISABLE' requires 7 connections, but only 6 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44491]
WARNING: [Synth 8-350] instance 'OSERDESE2_50' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44505]
WARNING: [Synth 8-350] instance 'IOBUFDS_INTERMDISABLE_5' of module 'IOBUFDS_INTERMDISABLE' requires 7 connections, but only 6 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44528]
WARNING: [Synth 8-350] instance 'OSERDESE2_51' of module 'OSERDESE2' requires 27 connections, but only 16 given [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44542]
INFO: [Common 17-14] Message 'Synth 8-350' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2__parameterized0' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25012]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2__parameterized0' (38#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25012]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_INTERMDISABLE__parameterized0' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22851]
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_INTERMDISABLE__parameterized0' (38#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22851]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22677]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (39#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22677]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19911]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (40#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19911]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT bound to: 12 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 3 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.001000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (41#1) [/opt/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
WARNING: [Synth 8-6014] Unused sequential element main_stb_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:32322]
WARNING: [Synth 8-6014] Unused sequential element main_data_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:32323]
WARNING: [Synth 8-6014] Unused sequential element main_rtio_core_outputs_record24_rec_seqn_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:33169]
WARNING: [Synth 8-6014] Unused sequential element main_rtio_core_outputs_record31_rec_seqn_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:33405]
WARNING: [Synth 8-6014] Unused sequential element main_rtio_core_outputs_record32_rec_seqn_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:33623]
WARNING: [Synth 8-6014] Unused sequential element main_rtio_core_outputs_record39_rec_seqn_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:33647]
WARNING: [Synth 8-6014] Unused sequential element main_rtio_core_outputs_record41_rec_seqn_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:33657]
WARNING: [Synth 8-6014] Unused sequential element main_rtio_core_outputs_record42_rec_seqn_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:33665]
WARNING: [Synth 8-6014] Unused sequential element main_rtio_core_outputs_record43_rec_seqn_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:33733]
WARNING: [Synth 8-6014] Unused sequential element main_rtio_core_outputs_record44_rec_seqn_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:33741]
WARNING: [Synth 8-6014] Unused sequential element main_rtio_core_outputs_record45_rec_seqn_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:33809]
WARNING: [Synth 8-6014] Unused sequential element main_rtio_core_outputs_record46_rec_seqn_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:33817]
WARNING: [Synth 8-6014] Unused sequential element main_rtio_core_outputs_record40_rec_seqn_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:33883]
WARNING: [Synth 8-6014] Unused sequential element main_rtio_core_outputs_record47_rec_seqn_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:33891]
WARNING: [Synth 8-6014] Unused sequential element main_spimaster0_config_padding0_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:36091]
WARNING: [Synth 8-6014] Unused sequential element main_spimaster1_config_padding0_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:36301]
WARNING: [Synth 8-6014] Unused sequential element main_spimaster0_config_cs_polarity1_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:11917]
WARNING: [Synth 8-6014] Unused sequential element main_spimaster0_config_padding1_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:36511]
WARNING: [Synth 8-6014] Unused sequential element main_spimaster0_config_cs1_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:11916]
WARNING: [Synth 8-6014] Unused sequential element main_spimaster0_interface_cs3_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:36522]
WARNING: [Synth 8-6014] Unused sequential element main_spimaster1_config_padding1_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:36563]
WARNING: [Synth 8-6014] Unused sequential element main_spimaster2_config_padding_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:36631]
WARNING: [Synth 8-6014] Unused sequential element main_selected_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:36744]
WARNING: [Synth 8-6014] Unused sequential element builder_sync_t_lhs_array_muxed0_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:37173]
WARNING: [Synth 8-6014] Unused sequential element builder_sync_t_lhs_array_muxed1_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:37977]
WARNING: [Synth 8-6014] Unused sequential element builder_sync_t_lhs_array_muxed2_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:37996]
WARNING: [Synth 8-6014] Unused sequential element main_dma_dma_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:38259]
WARNING: [Synth 8-6014] Unused sequential element main_dma_time_offset_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:38266]
WARNING: [Synth 8-6014] Unused sequential element main_cri_con_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:38283]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_ddrphy_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39288]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39456]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_phaseinjector0_command_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39460]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_phaseinjector0_address_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39467]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_phaseinjector0_baddress_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39471]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_phaseinjector0_wrdata_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39484]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_phaseinjector1_command_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39488]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_phaseinjector1_address_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39495]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_phaseinjector1_baddress_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39499]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_phaseinjector1_wrdata_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39512]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_phaseinjector2_command_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39516]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_phaseinjector2_address_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39523]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_phaseinjector2_baddress_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39527]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_phaseinjector2_wrdata_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39540]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_phaseinjector3_command_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39544]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_phaseinjector3_address_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39551]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_phaseinjector3_baddress_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39555]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_phaseinjector3_wrdata_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39568]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_writer_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39661]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_reader_slot_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39665]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_reader_length_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39672]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_reader_eventmanager_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39676]
WARNING: [Synth 8-6014] Unused sequential element main_i2c_out_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39694]
WARNING: [Synth 8-6014] Unused sequential element main_i2c_oe_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39698]
WARNING: [Synth 8-6014] Unused sequential element main_add_identifier_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39713]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_kernel_cpu_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39725]
WARNING: [Synth 8-6014] Unused sequential element main_leds_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39737]
WARNING: [Synth 8-6014] Unused sequential element main_rtio_analyzer_enable_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39815]
WARNING: [Synth 8-6014] Unused sequential element main_rtio_analyzer_dma_base_address_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39831]
WARNING: [Synth 8-6014] Unused sequential element main_rtio_analyzer_dma_last_address_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39847]
WARNING: [Synth 8-6014] Unused sequential element main_rtio_crg_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39894]
WARNING: [Synth 8-6014] Unused sequential element main_mon_chan_sel_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39933]
WARNING: [Synth 8-6014] Unused sequential element main_mon_probe_sel_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39937]
WARNING: [Synth 8-6014] Unused sequential element main_inj_chan_sel_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39941]
WARNING: [Synth 8-6014] Unused sequential element main_inj_override_sel_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39945]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_spiflash_bitbang_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39963]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_spiflash_bitbang_en_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:39967]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_timer0_load_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:40084]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_timer0_reload_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:40109]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_timer0_en_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:40113]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_timer0_eventmanager_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:40117]
WARNING: [Synth 8-6014] Unused sequential element main_genericstandalone_genericstandalone_genericstandalone_tmpu_enable_null_re_reg was removed.  [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:40144]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'main_rtio_core_outputs_record1_rec_nondata_replace_occured_reg' into 'main_rtio_core_outputs_record1_rec_replace_occured_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:32387]
INFO: [Synth 8-4471] merging register 'main_rtio_core_outputs_record3_rec_replace_occured_reg' into 'main_rtio_core_outputs_record1_rec_replace_occured_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:32462]
INFO: [Synth 8-4471] merging register 'main_rtio_core_outputs_record3_rec_nondata_replace_occured_reg' into 'main_rtio_core_outputs_record1_rec_replace_occured_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:32463]
INFO: [Synth 8-4471] merging register 'main_rtio_core_outputs_record5_rec_replace_occured_reg' into 'main_rtio_core_outputs_record1_rec_replace_occured_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:32538]
INFO: [Synth 8-4471] merging register 'main_rtio_core_outputs_record5_rec_nondata_replace_occured_reg' into 'main_rtio_core_outputs_record1_rec_replace_occured_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:32539]
INFO: [Synth 8-4471] merging register 'main_rtio_core_outputs_record7_rec_replace_occured_reg' into 'main_rtio_core_outputs_record1_rec_replace_occured_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:32614]
INFO: [Synth 8-4471] merging register 'main_rtio_core_outputs_record7_rec_nondata_replace_occured_reg' into 'main_rtio_core_outputs_record1_rec_replace_occured_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:32615]
INFO: [Synth 8-4471] merging register 'memadr_59_reg[12:0]' into 'memadr_58_reg[12:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46400]
INFO: [Synth 8-4471] merging register 'memadr_60_reg[12:0]' into 'memadr_58_reg[12:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46410]
INFO: [Synth 8-4471] merging register 'memadr_61_reg[12:0]' into 'memadr_58_reg[12:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46420]
INFO: [Synth 8-4471] merging register 'memadr_62_reg[12:0]' into 'memadr_58_reg[12:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46430]
INFO: [Synth 8-4471] merging register 'memadr_63_reg[12:0]' into 'memadr_58_reg[12:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46440]
INFO: [Synth 8-4471] merging register 'memadr_64_reg[12:0]' into 'memadr_58_reg[12:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46450]
INFO: [Synth 8-4471] merging register 'memadr_65_reg[12:0]' into 'memadr_58_reg[12:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46460]
INFO: [Synth 8-4471] merging register 'memadr_66_reg[12:0]' into 'memadr_58_reg[12:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46470]
INFO: [Synth 8-4471] merging register 'memadr_67_reg[12:0]' into 'memadr_58_reg[12:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46480]
INFO: [Synth 8-4471] merging register 'memadr_68_reg[12:0]' into 'memadr_58_reg[12:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46490]
INFO: [Synth 8-4471] merging register 'memadr_69_reg[12:0]' into 'memadr_58_reg[12:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46500]
INFO: [Synth 8-4471] merging register 'memadr_70_reg[12:0]' into 'memadr_58_reg[12:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46510]
INFO: [Synth 8-4471] merging register 'memadr_71_reg[12:0]' into 'memadr_58_reg[12:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46520]
INFO: [Synth 8-4471] merging register 'memadr_72_reg[12:0]' into 'memadr_58_reg[12:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46530]
INFO: [Synth 8-4471] merging register 'memadr_73_reg[12:0]' into 'memadr_58_reg[12:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46540]
INFO: [Synth 8-4471] merging register 'memadr_76_reg[8:0]' into 'memadr_74_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46565]
INFO: [Synth 8-4471] merging register 'memadr_77_reg[8:0]' into 'memadr_75_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46571]
INFO: [Synth 8-4471] merging register 'memadr_78_reg[8:0]' into 'memadr_74_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46581]
INFO: [Synth 8-4471] merging register 'memadr_79_reg[8:0]' into 'memadr_75_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46587]
INFO: [Synth 8-4471] merging register 'memadr_80_reg[8:0]' into 'memadr_74_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46597]
INFO: [Synth 8-4471] merging register 'memadr_81_reg[8:0]' into 'memadr_75_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46603]
INFO: [Synth 8-4471] merging register 'memadr_84_reg[8:0]' into 'memadr_82_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46629]
INFO: [Synth 8-4471] merging register 'memadr_85_reg[8:0]' into 'memadr_83_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46635]
INFO: [Synth 8-4471] merging register 'memadr_86_reg[8:0]' into 'memadr_82_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46645]
INFO: [Synth 8-4471] merging register 'memadr_87_reg[8:0]' into 'memadr_83_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46651]
INFO: [Synth 8-4471] merging register 'memadr_88_reg[8:0]' into 'memadr_82_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46661]
INFO: [Synth 8-4471] merging register 'memadr_89_reg[8:0]' into 'memadr_83_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46667]
INFO: [Synth 8-4471] merging register 'memadr_92_reg[8:0]' into 'memadr_90_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46693]
INFO: [Synth 8-4471] merging register 'memadr_93_reg[8:0]' into 'memadr_91_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46699]
INFO: [Synth 8-4471] merging register 'memadr_94_reg[8:0]' into 'memadr_90_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46709]
INFO: [Synth 8-4471] merging register 'memadr_95_reg[8:0]' into 'memadr_91_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46715]
INFO: [Synth 8-4471] merging register 'memadr_96_reg[8:0]' into 'memadr_90_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46725]
INFO: [Synth 8-4471] merging register 'memadr_97_reg[8:0]' into 'memadr_91_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46731]
INFO: [Synth 8-4471] merging register 'memadr_100_reg[8:0]' into 'memadr_98_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46757]
INFO: [Synth 8-4471] merging register 'memadr_101_reg[8:0]' into 'memadr_99_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46763]
INFO: [Synth 8-4471] merging register 'memadr_102_reg[8:0]' into 'memadr_98_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46773]
INFO: [Synth 8-4471] merging register 'memadr_103_reg[8:0]' into 'memadr_99_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46779]
INFO: [Synth 8-4471] merging register 'memadr_104_reg[8:0]' into 'memadr_98_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46789]
INFO: [Synth 8-4471] merging register 'memadr_105_reg[8:0]' into 'memadr_99_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46795]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_genericstandalone_tx_converter_converter_source_payload_data_reg' and it is trimmed from '10' to '9' bits. [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:10650]
WARNING: [Synth 8-3936] Found unconnected internal register 'builder_comb_rhs_array_muxed70_reg' and it is trimmed from '30' to '25' bits. [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15723]
WARNING: [Synth 8-3936] Found unconnected internal register 'builder_comb_rhs_array_muxed13_reg' and it is trimmed from '512' to '64' bits. [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15064]
INFO: [Synth 8-4471] merging register 'memadr_9_reg[8:0]' into 'memadr_7_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44191]
INFO: [Synth 8-4471] merging register 'memadr_11_reg[8:0]' into 'memadr_7_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44207]
INFO: [Synth 8-4471] merging register 'memadr_13_reg[8:0]' into 'memadr_7_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:44223]
INFO: [Synth 8-4471] merging register 'memadr_1_reg[12:0]' into 'memadr_58_reg[12:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:43592]
INFO: [Synth 8-4471] merging register 'memadr_75_reg[8:0]' into 'memadr_7_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46555]
INFO: [Synth 8-4471] merging register 'memadr_82_reg[8:0]' into 'memadr_74_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46613]
INFO: [Synth 8-4471] merging register 'memadr_83_reg[8:0]' into 'memadr_7_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46619]
INFO: [Synth 8-4471] merging register 'memadr_90_reg[8:0]' into 'memadr_74_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46677]
INFO: [Synth 8-4471] merging register 'memadr_91_reg[8:0]' into 'memadr_7_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46683]
INFO: [Synth 8-4471] merging register 'memadr_98_reg[8:0]' into 'memadr_74_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46741]
INFO: [Synth 8-4471] merging register 'memadr_99_reg[8:0]' into 'memadr_7_reg[8:0]' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:46747]
INFO: [Synth 8-4471] merging register 'main_genericstandalone_pcs_rx_en_d_reg' into 'main_genericstandalone_pcs_source_stb_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:9570]
INFO: [Synth 8-4471] merging register 'main_genericstandalone_pcs_transmitpath_disp_in_reg' into 'main_genericstandalone_pcs_transmitpath_disparity_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:31789]
INFO: [Synth 8-4471] merging register 'main_rtio_core_outputs_record11_rec_nondata_replace_occured_reg' into 'main_rtio_core_outputs_record11_rec_replace_occured_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:32767]
INFO: [Synth 8-4471] merging register 'main_rtio_core_outputs_record15_rec_nondata_replace_occured_reg' into 'main_rtio_core_outputs_record15_rec_replace_occured_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:32919]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer29_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15232]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer30_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15238]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer31_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15244]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer32_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15250]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer33_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15256]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer34_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15262]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer35_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15268]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer36_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15274]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer37_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15280]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer38_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15286]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer39_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15292]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer45_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15298]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer46_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15304]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer47_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15310]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer48_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15316]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer49_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15322]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer50_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15328]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer51_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15334]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer52_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15340]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer53_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15346]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer54_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15352]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer55_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15358]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer56_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15364]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer63_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15370]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer64_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15376]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer65_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15382]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer66_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15388]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer67_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15394]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer68_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15400]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer69_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15406]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer70_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15412]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer71_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15418]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer72_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15424]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer73_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15430]
INFO: [Synth 8-4471] merging register 'main_mon_bussynchronizer74_starter_reg' into 'main_mon_bussynchronizer28_starter_reg' [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15436]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'top' (42#1) [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:2]
WARNING: [Synth 8-3917] design top has port sfp_ctl_rate_select driven by constant 0
WARNING: [Synth 8-3917] design top has port sfp_ctl_tx_disable driven by constant 0
WARNING: [Synth 8-3331] design mor1kx_cfgrs has unconnected port spr_dmmucfgr[14]
WARNING: [Synth 8-3331] design mor1kx_cfgrs has unconnected port spr_dmmucfgr[13]
WARNING: [Synth 8-3331] design mor1kx_cfgrs has unconnected port spr_dmmucfgr[12]
WARNING: [Synth 8-3331] design mor1kx_cfgrs has unconnected port spr_immucfgr[14]
WARNING: [Synth 8-3331] design mor1kx_cfgrs has unconnected port spr_immucfgr[13]
WARNING: [Synth 8-3331] design mor1kx_cfgrs has unconnected port spr_immucfgr[12]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_alu_result_i[31]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_alu_result_i[30]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_alu_result_i[29]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_alu_result_i[28]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_alu_result_i[27]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_alu_result_i[26]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_alu_result_i[25]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_alu_result_i[24]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_alu_result_i[23]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_alu_result_i[22]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_alu_result_i[21]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_alu_result_i[20]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_alu_result_i[19]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_alu_result_i[18]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_alu_result_i[17]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_alu_result_i[16]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_i
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[31]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[30]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[29]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[28]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[27]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[26]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[25]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[24]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[23]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[22]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[21]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[20]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[19]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[18]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[17]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[16]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[15]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[14]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[13]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[12]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[11]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[10]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[9]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[8]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[7]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[6]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[5]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[4]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[3]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[2]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[1]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port decode_branch_target_i[0]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port branch_mispredict_i
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[31]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[30]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[29]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[28]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[27]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[26]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[25]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[24]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[23]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[22]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[21]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[20]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[19]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[18]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[17]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[16]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[15]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[14]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[13]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[12]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[11]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[10]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[9]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[8]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[7]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[6]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[5]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[4]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[3]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[2]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[1]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_mispredict_target_i[0]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_valid_i
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_op_lsu_load_i
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port execute_op_lsu_store_i
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port icache_hit_i
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port dcache_hit_i
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_overflow_set_i
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_overflow_clear_i
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_fpcsr_i[11]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_fpcsr_i[10]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_fpcsr_i[9]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_fpcsr_i[8]
WARNING: [Synth 8-3331] design mor1kx_ctrl_cappuccino__parameterized0 has unconnected port ctrl_fpcsr_i[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1691.734 ; gain = 458.730 ; free physical = 3070 ; free virtual = 4825
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[31] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[30] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[29] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[28] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[27] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[26] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[25] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[24] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[23] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[22] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[21] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[20] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[19] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[18] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[17] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[16] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[15] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[14] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[13] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[12] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[11] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[10] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[9] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[8] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[7] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[6] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[5] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[4] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[3] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[2] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[1] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_mac_i[0] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_ack_mac_i to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[31] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[30] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[29] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[28] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[27] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[26] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[25] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[24] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[23] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[22] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[21] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[20] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[19] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[18] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[17] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[16] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[15] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[14] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[13] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[12] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[11] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[10] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[9] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[8] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[7] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[6] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[5] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[4] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[3] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[2] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[1] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pmu_i[0] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_ack_pmu_i to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[31] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[30] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[29] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[28] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[27] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[26] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[25] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[24] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[23] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[22] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[21] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[20] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[19] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[18] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[17] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[16] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[15] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[14] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[13] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[12] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[11] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[10] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[9] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[8] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[7] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[6] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[5] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[4] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[3] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[2] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[1] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_pcu_i[0] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_ack_pcu_i to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
WARNING: [Synth 8-3295] tying undriven pin mor1kx_cpu:spr_bus_dat_fpu_i[31] to constant 0 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx.v:407]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1691.734 ; gain = 458.730 ; free physical = 3136 ; free virtual = 4891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1691.734 ; gain = 458.730 ; free physical = 3136 ; free virtual = 4891
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 125 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/brad/artiq/artiq/board-support/duke2/gateware/top.xdc]
WARNING: [Vivado 12-2489] -period contains time 8.827586 which will be rounded to 8.828 to ensure it is an integer multiple of 1 picosecond [/home/brad/artiq/artiq/board-support/duke2/gateware/top.xdc:703]
INFO: [Timing 38-2] Deriving generated clocks [/home/brad/artiq/artiq/board-support/duke2/gateware/top.xdc:713]
Finished Parsing XDC File [/home/brad/artiq/artiq/board-support/duke2/gateware/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/brad/artiq/artiq/board-support/duke2/gateware/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 87 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, OBUFTDS): 9 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS): 37 instances
  MMCME2_BASE => MMCME2_ADV: 3 instances
  OBUFDS => OBUFDS: 3 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  OBUFTDS => OBUFTDS: 14 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFTDS, OBUFTDS): 2 instances
  PLLE2_BASE => PLLE2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2247.539 ; gain = 0.000 ; free physical = 2542 ; free virtual = 4297
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2247.539 ; gain = 1014.535 ; free physical = 2933 ; free virtual = 4688
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2247.539 ; gain = 1014.535 ; free physical = 2933 ; free virtual = 4688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2247.539 ; gain = 1014.535 ; free physical = 2912 ; free virtual = 4667
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "tag_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spr_bus_ack_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mor1kx_fetch_cappuccino'
INFO: [Synth 8-5544] ROM "ibus_dat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "decode_lsu_length_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "decode_except_illegal_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_except_illegal_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "logic_lut" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "div_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mor1kx_dcache'
INFO: [Synth 8-5544] ROM "tag_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "invalidate_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mor1kx_lsu_cappuccino'
INFO: [Synth 8-5544] ROM "dbus_we" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlb_reload_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spr_access" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spr_sr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spr_evbar" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mor1kx_fetch_cappuccino__parameterized0'
INFO: [Synth 8-5544] ROM "ibus_dat" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "decode_lsu_length_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "decode_except_illegal_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_except_illegal_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spr_access" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spr_sr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spr_evbar" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:15654]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:8631]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/brad/artiq/artiq/board-support/duke2/gateware/top.v:8599]
INFO: [Synth 8-5545] ROM "main_genericstandalone_writer_counter_ce" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "main_spimaster0_spimachine0_readable0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_spimaster1_spimachine1_readable0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_spimaster0_spimachine0_readable1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_spimaster1_spimachine1_readable1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_spimaster2_spimachine2_readable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_genericstandalone_pcs_receivepath_rx_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "builder_a7_1000basex_receivepath_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "builder_a7_1000basex_receivepath_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_genericstandalone_pcs_checker_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "builder_liteethmacgap_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "main_spimaster0_spimachine0_shift0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_urukulmonitor00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_urukulmonitor01" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_urukulmonitor02" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_urukulmonitor03" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_spimaster1_spimachine1_shift0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_urukulmonitor10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_urukulmonitor11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_urukulmonitor12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_urukulmonitor13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_spimaster0_spimachine0_shift1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_spimaster1_spimachine1_shift1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_spimaster2_spimachine2_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets31" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_rtio_core_outputs_lanedistributor_quash" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "main_rtio_core_outputs_lanedistributor_o_status_underflow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_rtio_core_cri_i_status" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_rtio_core_inputs_input_pending" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_comb_rhs_array_muxed15" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_genericstandalone_genericstandalone_uart_phy_sink_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_genericstandalone_genericstandalone_uart_phy_sink_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_genericstandalone_genericstandalone_uart_phy_source_stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "main_genericstandalone_genericstandalone_spiflash_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_genericstandalone_genericstandalone_spiflash_dq_oe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_genericstandalone_genericstandalone_spiflash_cs_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_genericstandalone_genericstandalone_spiflash_bus_ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_genericstandalone_tx_init_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "builder_liteethmacsramwriter_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "main_rtio_analyzer_message_encoder_input_output_message_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "builder_clockdomainsrenamer_recordconverter_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_dma_record_converter_source_stb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "main_dma_cri_master_sink_ack" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "latency_compensation" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "en_replaces_rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "en_replaces_rom_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "en_replaces_rom_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "en_replaces_rom_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "en_replaces_rom_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "en_replaces_rom_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "en_replaces_rom_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "en_replaces_rom_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "main_genericstandalone_writer_counter_ce" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "main_spimaster0_spimachine0_readable0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_spimaster1_spimachine1_readable0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_spimaster0_spimachine0_readable1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_spimaster1_spimachine1_readable1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_spimaster2_spimachine2_readable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_genericstandalone_pcs_receivepath_rx_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "builder_a7_1000basex_receivepath_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "builder_a7_1000basex_receivepath_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_genericstandalone_pcs_checker_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "builder_liteethmacgap_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "main_spimaster0_spimachine0_shift0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_urukulmonitor00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_urukulmonitor01" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_urukulmonitor02" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_urukulmonitor03" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_spimaster1_spimachine1_shift0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_urukulmonitor10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_urukulmonitor11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_urukulmonitor12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_urukulmonitor13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_spimaster0_spimachine0_shift1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_spimaster1_spimachine1_shift1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_spimaster2_spimachine2_shift" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "main_write_targets2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "main_rtio_core_outputs_lanedistributor_o_status_underflow" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_rtio_core_cri_i_status" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_rtio_core_inputs_input_pending" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_comb_rhs_array_muxed15" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_genericstandalone_genericstandalone_uart_phy_sink_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_genericstandalone_genericstandalone_uart_phy_sink_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_genericstandalone_genericstandalone_uart_phy_source_stb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "builder_liteethmacsramwriter_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "main_rtio_analyzer_message_encoder_input_output_message_type" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_dma_cri_master_sink_ack" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_minicon_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_comb_rhs_array_muxed72" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_rx_init_drpmask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_rx_init_drpen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_rx_init_drpwe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_pcs_link_up" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_reader_source_source_stb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_writer_slot_ce" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_dma_cri_master_cri_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_genericstandalone_ic_reset" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_pcs_receivepath_rx_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_pcs_receivepath_rx_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_pcs_c_counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_pcs_c_counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_sync_t_rhs_array_muxed0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_sync_f_t_array_muxed0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_sync_f_rhs_array_muxed0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_a7_1000basex_receivepath_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_crc32_checker_crc_reset" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_liteethmaccrc32checker_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_rx_converter_converter_source_payload_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_pcs_autoneg_ack" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_pcs_transmitpath_config_stb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_pcs_transmitpath_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_preamble_inserter_source_payload_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_pcs_transmitpath_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_pcs_transmitpath_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_pcs_transmitpath_code6b" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_pcs_transmitpath_code6b" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_sync_rhs_array_muxed1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_sync_rhs_array_muxed2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_sync_f_rhs_array_muxed4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_a7_1000basex_transmitpath_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_a7_1000basex_transmitpath_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_pcs_transmitpath_c_type_pcs_next_value_ce" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_pcs_wait" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_a7_1000basex_fsm_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_a7_1000basex_fsm_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_pcs_transmitpath_tx_ack" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_preamble_inserter_clr_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_liteethmacpreambleinserter_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_crc32_inserter_is_ongoing1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_crc32_inserter_reset" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_liteethmaccrc32inserter_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_padding_inserter_counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_genericstandalone_padding_inserter_counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_rtio_core_o_collision_sync_bxfer_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "main_rtio_core_o_busy_sync_bxfer_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_sync_f_t_array_muxed1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_sync_f_t_array_muxed2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_sync_f_t_array_muxed3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_sync_f_t_array_muxed4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethmaccrc32checker_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethmacpreambleinserter_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'builder_liteethmaccrc32inserter_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'builder_a7_1000basex_gtptxinit_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'builder_clockdomainsrenamer_recordconverter_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'builder_clockdomainsrenamer_fsm_state_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                    READ |                               01 |                              001
               IC_REFILL |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mor1kx_fetch_cappuccino'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'fsm1F4E0E100'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   WRITE |                              010 |                              010
                  iSTATE |                              011 |                              111
*
                    READ |                              100 |                              001
               DC_REFILL |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mor1kx_lsu_cappuccino'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                    READ |                               01 |                              001
               IC_REFILL |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mor1kx_fetch_cappuccino__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                           000001 |                              000
*
                  iSTATE |                           000010 |                              001
                 iSTATE0 |                           000100 |                              010
                 iSTATE1 |                           001000 |                              011
                 iSTATE2 |                           010000 |                              100
                 iSTATE4 |                           100000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_clockdomainsrenamer_fsm_state_reg' using encoding 'one-hot' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_clockdomainsrenamer_recordconverter_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethmaccrc32checker_state_reg' using encoding 'one-hot' in module 'top'
INFO: [Synth 8-6430] The Block RAM storage_4_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain0_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain1_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain2_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain3_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain0_2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain1_2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain2_2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain3_2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain0_1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain1_1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain2_1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain3_1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM storage_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethmacpreambleinserter_state_reg' using encoding 'one-hot' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_liteethmaccrc32inserter_state_reg' using encoding 'one-hot' in module 'top'
INFO: [Synth 8-6430] The Block RAM storage_15_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM storage_16_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM storage_17_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM storage_18_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_4_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                               00
*
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'builder_a7_1000basex_gtptxinit_state_reg' using encoding 'one-hot' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 2247.539 ; gain = 1014.535 ; free physical = 1134 ; free virtual = 2897
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain0_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain1_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain2_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain3_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain1_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain2_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain3_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain1_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain2_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain3_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_16_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_17_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_18_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |muxpart__59   |           1|     58159|
|2     |top__GCB1     |           1|     19505|
|3     |muxpart__64   |           1|     35340|
|4     |top__GCB3     |           1|      4156|
|5     |muxpart__57   |           1|     58889|
|6     |top__GCB5     |           1|         8|
|7     |top__GCB6     |           1|     33078|
|8     |top__GCB7     |           1|     14755|
|9     |top__GCB8     |           1|       485|
|10    |top__GCB9     |           1|     16185|
|11    |top__GCB10    |           1|     25887|
|12    |top__GCB11    |           1|     26494|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     62 Bit       Adders := 8     
	   2 Input     61 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 27    
	   2 Input     30 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 89    
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 34    
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 18    
	   2 Input      3 Bit       Adders := 30    
	   2 Input      2 Bit       Adders := 8     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     61 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 20    
	   2 Input      7 Bit         XORs := 12    
	   2 Input      3 Bit         XORs := 12    
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 238   
	   4 Input      1 Bit         XORs := 21    
	   5 Input      1 Bit         XORs := 16    
	   7 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 8     
+---Registers : 
	              736 Bit    Registers := 1     
	              512 Bit    Registers := 2     
	              257 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	              116 Bit    Registers := 8     
	              101 Bit    Registers := 4     
	               64 Bit    Registers := 12    
	               62 Bit    Registers := 4     
	               61 Bit    Registers := 14    
	               40 Bit    Registers := 1     
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 533   
	               30 Bit    Registers := 3     
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 11    
	               16 Bit    Registers := 214   
	               15 Bit    Registers := 12    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 17    
	               12 Bit    Registers := 48    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 40    
	                8 Bit    Registers := 194   
	                7 Bit    Registers := 57    
	                6 Bit    Registers := 95    
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 31    
	                3 Bit    Registers := 170   
	                2 Bit    Registers := 105   
	                1 Bit    Registers := 1736  
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	             160K Bit         RAMs := 1     
	              64K Bit         RAMs := 16    
	              32K Bit         RAMs := 6     
	              25K Bit         RAMs := 2     
	              14K Bit         RAMs := 8     
	              11K Bit         RAMs := 4     
	               5K Bit         RAMs := 4     
	               4K Bit         RAMs := 4     
	               2K Bit         RAMs := 18    
	             1024 Bit         RAMs := 4     
	              136 Bit         RAMs := 1     
	              128 Bit         RAMs := 7     
	               52 Bit         RAMs := 1     
	               40 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    736 Bit        Muxes := 2     
	  78 Input    736 Bit        Muxes := 1     
	   3 Input    736 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 4     
	   2 Input    101 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 7     
	  45 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 426   
	   4 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 25    
	   6 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 6     
	  21 Input     32 Bit        Muxes := 2     
	  14 Input     32 Bit        Muxes := 2     
	  13 Input     32 Bit        Muxes := 15    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 7     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 3     
	   4 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 13    
	   6 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 24    
	   3 Input     16 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 10    
	  46 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 90    
	   2 Input     10 Bit        Muxes := 4     
	  13 Input     10 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 107   
	  29 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 37    
	   7 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 65    
	   3 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 37    
	   2 Input      6 Bit        Muxes := 153   
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 35    
	   6 Input      5 Bit        Muxes := 2     
	  30 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 63    
	   4 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 8     
	   7 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 15    
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 469   
	   7 Input      3 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 7     
	  16 Input      3 Bit        Muxes := 3     
	  78 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 203   
	   5 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 42    
	   2 Input      1 Bit        Muxes := 937   
	   4 Input      1 Bit        Muxes := 40    
	   6 Input      1 Bit        Muxes := 73    
	   5 Input      1 Bit        Muxes := 54    
	   9 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 56    
	  32 Input      1 Bit        Muxes := 35    
	  46 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 32    
	  13 Input      1 Bit        Muxes := 35    
	  47 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   3 Input     62 Bit       Adders := 8     
	   2 Input     61 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 11    
	   2 Input     30 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 89    
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 34    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 30    
	   2 Input      2 Bit       Adders := 8     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     61 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 20    
	   2 Input      7 Bit         XORs := 12    
	   2 Input      3 Bit         XORs := 12    
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 234   
	   4 Input      1 Bit         XORs := 21    
	   5 Input      1 Bit         XORs := 16    
	   7 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 8     
+---Registers : 
	              736 Bit    Registers := 1     
	              512 Bit    Registers := 2     
	              257 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	              116 Bit    Registers := 8     
	               64 Bit    Registers := 12    
	               62 Bit    Registers := 4     
	               61 Bit    Registers := 14    
	               40 Bit    Registers := 1     
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 443   
	               30 Bit    Registers := 3     
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 3     
	               16 Bit    Registers := 208   
	               15 Bit    Registers := 12    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 17    
	               12 Bit    Registers := 44    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 36    
	                8 Bit    Registers := 190   
	                7 Bit    Registers := 57    
	                6 Bit    Registers := 91    
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 168   
	                2 Bit    Registers := 101   
	                1 Bit    Registers := 1466  
+---RAMs : 
	             160K Bit         RAMs := 1     
	              64K Bit         RAMs := 16    
	              32K Bit         RAMs := 2     
	              14K Bit         RAMs := 8     
	              11K Bit         RAMs := 4     
	               4K Bit         RAMs := 4     
	               2K Bit         RAMs := 18    
	              136 Bit         RAMs := 1     
	              128 Bit         RAMs := 7     
	               52 Bit         RAMs := 1     
	               40 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    736 Bit        Muxes := 2     
	  78 Input    736 Bit        Muxes := 1     
	   3 Input    736 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 7     
	  45 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 240   
	   4 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 21    
	  13 Input     32 Bit        Muxes := 15    
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 7     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	  10 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 6     
	  46 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 90    
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 91    
	  29 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 37    
	   7 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 37    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 119   
	   2 Input      5 Bit        Muxes := 11    
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 15    
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 445   
	   5 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 7     
	  16 Input      3 Bit        Muxes := 3     
	  78 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 199   
	   5 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 757   
	   4 Input      1 Bit        Muxes := 32    
	   6 Input      1 Bit        Muxes := 55    
	   5 Input      1 Bit        Muxes := 20    
	  11 Input      1 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 56    
	  32 Input      1 Bit        Muxes := 35    
	  46 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 3     
	  33 Input      1 Bit        Muxes := 32    
	  13 Input      1 Bit        Muxes := 35    
	  47 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 5     
Module mor1kx_bus_if_wb32__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module mor1kx_bus_if_wb32__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module mor1kx_simple_dpram_sclk__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module mor1kx_simple_dpram_sclk__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module mor1kx_icache__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module mor1kx_fetch_cappuccino 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 5     
Module mor1kx_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module mor1kx_decode_execute_cappuccino 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module mor1kx_execute_alu__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 22    
	   2 Input      7 Bit        Muxes := 29    
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 17    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mor1kx_simple_dpram_sclk__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	              101 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              25K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    101 Bit        Muxes := 1     
Module mor1kx_store_buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
Module mor1kx_simple_dpram_sclk__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module mor1kx_simple_dpram_sclk__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mor1kx_dcache__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   6 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   6 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module mor1kx_lsu_cappuccino__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   5 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 13    
Module mor1kx_wb_mux_cappuccino__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mor1kx_simple_dpram_sclk__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mor1kx_simple_dpram_sclk__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mor1kx_rf_cappuccino__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module mor1kx_execute_ctrl_cappuccino 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module mor1kx_pic__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mor1kx_ctrl_cappuccino 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	  21 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	  30 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 1     
Module mor1kx_cpu_cappuccino 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mor1kx_bus_if_wb32__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module mor1kx_bus_if_wb32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module mor1kx_simple_dpram_sclk__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module mor1kx_simple_dpram_sclk 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module mor1kx_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module mor1kx_fetch_cappuccino__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 5     
Module mor1kx_decode__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module mor1kx_decode_execute_cappuccino__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module mor1kx_execute_alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 22    
	   2 Input      7 Bit        Muxes := 29    
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 17    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mor1kx_simple_dpram_sclk__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              101 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              25K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    101 Bit        Muxes := 1     
Module mor1kx_store_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
Module mor1kx_simple_dpram_sclk__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module mor1kx_simple_dpram_sclk__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mor1kx_dcache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   6 Input     20 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	   6 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
Module mor1kx_lsu_cappuccino 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   5 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 13    
Module mor1kx_wb_mux_cappuccino 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module mor1kx_simple_dpram_sclk__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mor1kx_simple_dpram_sclk__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module mor1kx_rf_cappuccino 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
Module mor1kx_execute_ctrl_cappuccino__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module mor1kx_pic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mor1kx_ctrl_cappuccino__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	  21 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	  30 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 1     
Module mor1kx_cpu_cappuccino__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top has port sfp_ctl_rate_select driven by constant 0
WARNING: [Synth 8-3917] design top has port sfp_ctl_tx_disable driven by constant 0
INFO: [Synth 8-3886] merging instance 'i_1/main_rtio_counter_status_reg[0]' (FDRE) to 'i_1/main_rtio_counter_status_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/main_rtio_counter_status_reg[1]' (FDRE) to 'i_1/main_rtio_counter_status_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\main_rtio_counter_status_reg[2] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v:236]
DSP Report: Generating DSP threestagemultiply.mul_result10, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: Generating DSP threestagemultiply.mul_result1_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: register threestagemultiply.mul_result1_reg is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: Generating DSP threestagemultiply.mul_result10, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: register A is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: Generating DSP threestagemultiply.mul_result1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: register A is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: register threestagemultiply.mul_result1_reg is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result1_reg.
INFO: [Synth 8-5545] ROM "builder_liteethmacsramwriter_next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "main_genericstandalone_writer_counter_ce" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6430] The Block RAM mem_grain3_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain0_2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain1_2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain2_2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain3_2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain0_1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain1_1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain2_1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain3_1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5784] Optimized 4 bits of RAM "storage_3_reg" due to constant propagation. Old ram width 41 bits, new ram width 37 bits.
INFO: [Synth 8-6430] The Block RAM storage_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg to conserve power
INFO: [Synth 8-5784] Optimized 2 bits of RAM "store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg" due to constant propagation. Old ram width 101 bits, new ram width 99 bits.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg to conserve power
INFO: [Synth 8-6430] The Block RAM mem_grain2_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain1_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_4_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM mem_grain0_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5784] Optimized 4 bits of RAM "tag_mem_reg" due to constant propagation. Old ram width 20 bits, new ram width 16 bits.
INFO: [Synth 8-6430] The Block RAM storage_4_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain3_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain1_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain2_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain3_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain1_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain2_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain3_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain2_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain1_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain15_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain14_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain13_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain12_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain11_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain10_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain9_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain8_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_mem_grain0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_grain0_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_4_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_reg[69]' (FDE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_reg[70]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_lsu_cappuccino/\store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_genericstandalone_interface0_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_genericstandalone_interface3_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_genericstandalone_interface0_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_genericstandalone_interface3_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_genericstandalone_interface0_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_genericstandalone_interface11_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_genericstandalone_interface3_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_genericstandalone_interface0_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_genericstandalone_interface11_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_genericstandalone_interface3_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_genericstandalone_interface0_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_genericstandalone_interface11_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_genericstandalone_interface3_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_genericstandalone_interface0_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_genericstandalone_interface11_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_genericstandalone_interface3_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_addr_reg[0]' (FDE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_lsu_cappuccino/\atomic_gen.atomic_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_reg[0]' (FDE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_reg[1]' (FDE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[0]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[1]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[0]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[1]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[2]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[1]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[2]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[3]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[2]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[3]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[4]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[3]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[4]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[5]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[4]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[5]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[6]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[5]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[6]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[7]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[6]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[7]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[8]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[7]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[8]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[9]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[8]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[9]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[10]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[9]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[10]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[10]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/fpu_csr_none.spr_fpcsr_reg[11]'
INFO: [Synth 8-3886] merging instance 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[11]' (FDRE) to 'mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_ctrl_cappuccino/\fpu_csr_none.spr_fpcsr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_ctrl_cappuccino/\spr_evbar_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_ctrl_cappuccino/\spr_sr_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_execute_ctrl_cappuccino/ctrl_op_mul_o_reg)
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[8]' (FDRE) to 'main_inj_o_sys87_reg[9]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[9]' (FDRE) to 'main_inj_o_sys87_reg[10]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[10]' (FDRE) to 'main_inj_o_sys87_reg[11]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[11]' (FDRE) to 'main_inj_o_sys87_reg[12]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[12]' (FDRE) to 'main_inj_o_sys87_reg[13]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[13]' (FDRE) to 'main_inj_o_sys87_reg[14]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[14]' (FDRE) to 'main_inj_o_sys87_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[15]' (FDRE) to 'main_inj_o_sys87_reg[16]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[16]' (FDRE) to 'main_inj_o_sys87_reg[17]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[17]' (FDRE) to 'main_inj_o_sys87_reg[18]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[18]' (FDRE) to 'main_inj_o_sys87_reg[19]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[19]' (FDRE) to 'main_inj_o_sys87_reg[20]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[20]' (FDRE) to 'main_inj_o_sys87_reg[21]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[21]' (FDRE) to 'main_inj_o_sys87_reg[22]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[22]' (FDRE) to 'main_inj_o_sys87_reg[23]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[23]' (FDRE) to 'main_inj_o_sys87_reg[24]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[24]' (FDRE) to 'main_inj_o_sys87_reg[25]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[25]' (FDRE) to 'main_inj_o_sys87_reg[26]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[26]' (FDRE) to 'main_inj_o_sys87_reg[27]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[27]' (FDRE) to 'main_inj_o_sys87_reg[28]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[28]' (FDRE) to 'main_inj_o_sys87_reg[29]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[29]' (FDRE) to 'main_inj_o_sys87_reg[30]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys87_reg[30]' (FDRE) to 'main_inj_o_sys87_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inj_o_sys87_reg[31] )
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[8]' (FDRE) to 'main_inj_o_sys86_reg[9]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[9]' (FDRE) to 'main_inj_o_sys86_reg[10]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[10]' (FDRE) to 'main_inj_o_sys86_reg[11]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[11]' (FDRE) to 'main_inj_o_sys86_reg[12]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[12]' (FDRE) to 'main_inj_o_sys86_reg[13]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[13]' (FDRE) to 'main_inj_o_sys86_reg[14]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[14]' (FDRE) to 'main_inj_o_sys86_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[15]' (FDRE) to 'main_inj_o_sys86_reg[16]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[16]' (FDRE) to 'main_inj_o_sys86_reg[17]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[17]' (FDRE) to 'main_inj_o_sys86_reg[18]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[18]' (FDRE) to 'main_inj_o_sys86_reg[19]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[19]' (FDRE) to 'main_inj_o_sys86_reg[20]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[20]' (FDRE) to 'main_inj_o_sys86_reg[21]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[21]' (FDRE) to 'main_inj_o_sys86_reg[22]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[22]' (FDRE) to 'main_inj_o_sys86_reg[23]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[23]' (FDRE) to 'main_inj_o_sys86_reg[24]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[24]' (FDRE) to 'main_inj_o_sys86_reg[25]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[25]' (FDRE) to 'main_inj_o_sys86_reg[26]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[26]' (FDRE) to 'main_inj_o_sys86_reg[27]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[27]' (FDRE) to 'main_inj_o_sys86_reg[28]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[28]' (FDRE) to 'main_inj_o_sys86_reg[29]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[29]' (FDRE) to 'main_inj_o_sys86_reg[30]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys86_reg[30]' (FDRE) to 'main_inj_o_sys86_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inj_o_sys86_reg[31] )
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[8]' (FDRE) to 'main_inj_o_sys85_reg[9]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[9]' (FDRE) to 'main_inj_o_sys85_reg[10]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[10]' (FDRE) to 'main_inj_o_sys85_reg[11]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[11]' (FDRE) to 'main_inj_o_sys85_reg[12]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[12]' (FDRE) to 'main_inj_o_sys85_reg[13]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[13]' (FDRE) to 'main_inj_o_sys85_reg[14]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[14]' (FDRE) to 'main_inj_o_sys85_reg[15]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[15]' (FDRE) to 'main_inj_o_sys85_reg[16]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[16]' (FDRE) to 'main_inj_o_sys85_reg[17]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[17]' (FDRE) to 'main_inj_o_sys85_reg[18]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[18]' (FDRE) to 'main_inj_o_sys85_reg[19]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[19]' (FDRE) to 'main_inj_o_sys85_reg[20]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[20]' (FDRE) to 'main_inj_o_sys85_reg[21]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[21]' (FDRE) to 'main_inj_o_sys85_reg[22]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[22]' (FDRE) to 'main_inj_o_sys85_reg[23]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[23]' (FDRE) to 'main_inj_o_sys85_reg[24]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[24]' (FDRE) to 'main_inj_o_sys85_reg[25]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[25]' (FDRE) to 'main_inj_o_sys85_reg[26]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[26]' (FDRE) to 'main_inj_o_sys85_reg[27]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[27]' (FDRE) to 'main_inj_o_sys85_reg[28]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[28]' (FDRE) to 'main_inj_o_sys85_reg[29]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[29]' (FDRE) to 'main_inj_o_sys85_reg[30]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys85_reg[30]' (FDRE) to 'main_inj_o_sys85_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inj_o_sys85_reg[31] )
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys84_reg[8]' (FDRE) to 'main_inj_o_sys84_reg[9]'
INFO: [Synth 8-3886] merging instance 'main_inj_o_sys84_reg[9]' (FDRE) to 'main_inj_o_sys84_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inj_o_sys84_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inj_o_sys83_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inj_o_sys82_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inj_o_sys81_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inj_o_sys80_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inj_o_sys79_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inj_o_sys78_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inj_o_sys77_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_inj_o_sys76_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_genericstandalone_genericstandalone_genericstandalone_bus_wishbone_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_genericstandalone_reader_counter0_inferred/\main_genericstandalone_reader_counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_genericstandalone_reader_counter0_inferred/\main_genericstandalone_reader_counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_fetch_cappuccino/exception_while_tlb_reload_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_decode_execute_cappuccino/execute_except_syscall_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[177] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[179] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[180] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[181] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[182] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[183] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[184] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[185] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[186] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[187] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[188] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[189] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[190] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[169] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[171] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[172] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[173] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_rtio_analyzer_message_encoder_source_payload_data_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\main_dma_cri_master_error_address_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (main_spimaster0_interface_mosi_reg1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_fetch_cappuccino/decode_except_ipagefault_o_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu /mor1kx_fetch_cappuccino/decode_except_itlb_miss_o_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (ibus_adr_reg[1]) is unused and will be removed from module mor1kx_fetch_cappuccino.
WARNING: [Synth 8-3332] Sequential element (ibus_adr_reg[0]) is unused and will be removed from module mor1kx_fetch_cappuccino.
WARNING: [Synth 8-3332] Sequential element (imem_err_reg) is unused and will be removed from module mor1kx_fetch_cappuccino.
WARNING: [Synth 8-3332] Sequential element (decode_except_itlb_miss_o_reg) is unused and will be removed from module mor1kx_fetch_cappuccino.
WARNING: [Synth 8-3332] Sequential element (decode_except_ipagefault_o_reg) is unused and will be removed from module mor1kx_fetch_cappuccino.
WARNING: [Synth 8-3332] Sequential element (exception_while_tlb_reload_reg) is unused and will be removed from module mor1kx_fetch_cappuccino.
WARNING: [Synth 8-3332] Sequential element (decode_except_ibus_err_o_reg) is unused and will be removed from module mor1kx_fetch_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[15]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[14]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[13]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[12]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[11]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[10]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[9]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[8]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[7]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[6]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[5]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[4]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[3]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[2]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[1]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_imm16_o_reg[0]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[9]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[8]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[7]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[6]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[5]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[4]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[3]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[2]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[1]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_immjbr_upper_o_reg[0]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_op_jbr_o_reg) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_op_mul_signed_o_reg) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_op_bf_o_reg) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_op_bnf_o_reg) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_opc_insn_o_reg[5]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_opc_insn_o_reg[4]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_opc_insn_o_reg[3]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_opc_insn_o_reg[2]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_opc_insn_o_reg[1]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_opc_insn_o_reg[0]) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_except_ibus_err_o_reg) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (execute_except_syscall_o_reg) is unused and will be removed from module mor1kx_decode_execute_cappuccino.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[16]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[15]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[14]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[13]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[12]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[11]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[10]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[9]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[8]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[7]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[6]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[5]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[4]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[3]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[2]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[1]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_opa_reg[0]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[47]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[46]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[45]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[44]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[43]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[42]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[41]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[40]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[39]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[38]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[37]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[36]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[35]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[34]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[33]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[32]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[31]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[30]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[29]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[28]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[27]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[26]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[25]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[24]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[23]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[22]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[21]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[20]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[19]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[18]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[17]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[16]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[15]) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[47]__0) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[46]__0) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[45]__0) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[44]__0) is unused and will be removed from module mor1kx_execute_alu__1.
WARNING: [Synth 8-3332] Sequential element (threestagemultiply.mul_result1_reg[43]__0) is unused and will be removed from module mor1kx_execute_alu__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/nix/store/zzq3z3sfa69xq9spqrh14any9yvs1pbd-python3-3.7.3-env/lib/python3.7/site-packages/misoc/cores/mor1kx/verilog/rtl/verilog/mor1kx_execute_alu.v:236]
DSP Report: Generating DSP threestagemultiply.mul_result10, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: Generating DSP threestagemultiply.mul_result1_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register B is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: register threestagemultiply.mul_result1_reg is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: Generating DSP threestagemultiply.mul_result10, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: register A is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result10.
DSP Report: Generating DSP threestagemultiply.mul_result1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: register A is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: register threestagemultiply.mul_result1_reg is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result1_reg.
DSP Report: operator threestagemultiply.mul_result10 is absorbed into DSP threestagemultiply.mul_result1_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg to conserve power
INFO: [Synth 8-5784] Optimized 2 bits of RAM "store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg" due to constant propagation. Old ram width 101 bits, new ram width 99 bits.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg to conserve power
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6430] The Block RAM storage_18_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM storage_17_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM storage_16_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM storage_15_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM storage_18_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_17_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_16_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM storage_15_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:22 . Memory (MB): peak = 2247.539 ; gain = 1014.535 ; free physical = 600 ; free virtual = 2437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------------------------+---------------+----------------+
|Module Name | RTL Object                      | Depth x Width | Implemented As | 
+------------+---------------------------------+---------------+----------------+
|top         | builder_sync_rhs_array_muxed0   | 64x5          | LUT            | 
|top         | p_0_out                         | 64x8          | LUT            | 
|top         | builder_sync_f_rhs_array_muxed2 | 32x1          | LUT            | 
|top         | builder_sync_f_rhs_array_muxed1 | 32x6          | LUT            | 
|top         | builder_sync_f_rhs_array_muxed3 | 32x1          | LUT            | 
+------------+---------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                               | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top                                       | mem_grain3_3_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain0_2_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain1_2_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain2_2_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain3_2_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain0_1_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain1_1_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain2_1_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain3_1_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain0_reg       | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain1_reg       | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain2_reg       | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain3_reg       | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | storage_3_reg        | 64 x 41(NO_CHANGE)     | W |   | 64 x 41(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized0: | mem_reg              | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk:                 | mem_reg              | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized1: | mem_reg              | 256 x 101(READ_FIRST)  | W |   | 256 x 101(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized3: | mem_reg              | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg              | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized4: | mem_reg              | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized4: | mem_reg              | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain2_3_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain1_3_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_reg              | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|top                                       | mem_1_reg            | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top                                       | mem_4_reg            | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top                                       | mem_3_reg            | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top                                       | mem_2_reg            | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top                                       | data_mem_grain15_reg | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain14_reg | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain13_reg | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain12_reg | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain11_reg | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain10_reg | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain9_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain8_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain7_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain6_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain5_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain4_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain3_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain2_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain1_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain0_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | storage_24_reg       | 128 x 257(READ_FIRST)  | W |   | 128 x 257(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|top                                       | mem_grain0_3_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top__GCB6                                 | tag_mem_reg          | 8 K x 20(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|top                                       | storage_4_reg        | 64 x 41(NO_CHANGE)     | W |   | 64 x 41(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized0: | mem_reg              | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk:                 | mem_reg              | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized1: | mem_reg              | 256 x 101(READ_FIRST)  | W |   | 256 x 101(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized3: | mem_reg              | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg              | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized4: | mem_reg              | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized4: | mem_reg              | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top                                       | storage_14_reg       | 128 x 116(NO_CHANGE)   | W |   | 128 x 116(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top                                       | storage_13_reg       | 128 x 116(NO_CHANGE)   | W |   | 128 x 116(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top                                       | storage_12_reg       | 128 x 116(NO_CHANGE)   | W |   | 128 x 116(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top                                       | storage_11_reg       | 128 x 116(NO_CHANGE)   | W |   | 128 x 116(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top                                       | storage_10_reg       | 128 x 116(NO_CHANGE)   | W |   | 128 x 116(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top                                       | storage_9_reg        | 128 x 116(NO_CHANGE)   | W |   | 128 x 116(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top                                       | storage_18_reg       | 64 x 65(NO_CHANGE)     | W |   | 64 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top                                       | storage_17_reg       | 64 x 65(NO_CHANGE)     | W |   | 64 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top                                       | storage_16_reg       | 64 x 65(NO_CHANGE)     | W |   | 64 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top                                       | storage_15_reg       | 64 x 65(NO_CHANGE)     | W |   | 64 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top                                       | storage_8_reg        | 128 x 116(NO_CHANGE)   | W |   | 128 x 116(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top                                       | storage_7_reg        | 128 x 116(NO_CHANGE)   | W |   | 128 x 116(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------+-----------+----------------------+--------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------+-----------+----------------------+--------------+
|top__GCB6   | storage_6_reg  | Implied   | 4 x 13               | RAM32M x 3   | 
|top__GCB6   | storage_5_reg  | Implied   | 4 x 34               | RAM32M x 6   | 
|top__GCB6   | storage_20_reg | Implied   | 4 x 32               | RAM32M x 6   | 
|top__GCB6   | storage_21_reg | Implied   | 4 x 32               | RAM32M x 6   | 
|top__GCB6   | storage_22_reg | Implied   | 4 x 32               | RAM32M x 6   | 
|top__GCB6   | storage_23_reg | Implied   | 4 x 32               | RAM32M x 6   | 
|top__GCB9   | storage_19_reg | Implied   | 4 x 32               | RAM32M x 6   | 
|top__GCB11  | storage_reg    | Implied   | 16 x 8               | RAM32M x 2   | 
|top__GCB11  | storage_2_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|top__GCB11  | storage_1_reg  | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+----------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mor1kx_execute_alu | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mor1kx_execute_alu | (PCIN>>17)+A*B2  | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mor1kx_execute_alu | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mor1kx_execute_alu | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mor1kx_execute_alu | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mor1kx_execute_alu | (PCIN>>17)+A*B2  | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mor1kx_execute_alu | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mor1kx_execute_alu | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_3/i_1455/mem_grain3_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1455/mem_grain3_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1456/mem_grain0_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1456/mem_grain0_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1457/mem_grain1_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1457/mem_grain1_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1458/mem_grain2_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1458/mem_grain2_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1459/mem_grain3_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1459/mem_grain3_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1460/mem_grain0_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1460/mem_grain0_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1461/mem_grain1_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1461/mem_grain1_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1462/mem_grain2_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1462/mem_grain2_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1463/mem_grain3_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1463/mem_grain3_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1464/mem_grain0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1464/mem_grain0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1465/mem_grain1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1465/mem_grain1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1466/mem_grain2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1466/mem_grain2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1467/mem_grain3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1467/mem_grain3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1468/storage_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/i_0/icache_gen.mor1kx_icache/tag_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/i_1/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/i_0/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/i_0/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/i_3/dcache_gen.mor1kx_dcache/tag_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/i_4/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/i_0/rfa/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/i_1/rfb/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1454/mem_grain2_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1454/mem_grain2_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1453/mem_grain1_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1453/mem_grain1_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3371/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3360/mem_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3359/mem_4_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3358/mem_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3356/mem_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3350/data_mem_grain15_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3350/data_mem_grain15_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3349/data_mem_grain14_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3349/data_mem_grain14_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3348/data_mem_grain13_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3348/data_mem_grain13_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3347/data_mem_grain12_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3347/data_mem_grain12_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3346/data_mem_grain11_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3346/data_mem_grain11_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3345/data_mem_grain10_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3345/data_mem_grain10_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3344/data_mem_grain9_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3344/data_mem_grain9_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3343/data_mem_grain8_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3343/data_mem_grain8_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3342/data_mem_grain7_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3342/data_mem_grain7_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3341/data_mem_grain6_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3341/data_mem_grain6_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3340/data_mem_grain5_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3340/data_mem_grain5_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3339/data_mem_grain4_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3339/data_mem_grain4_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3338/data_mem_grain3_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3338/data_mem_grain3_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3337/data_mem_grain2_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3337/data_mem_grain2_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3336/data_mem_grain1_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3336/data_mem_grain1_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3335/data_mem_grain0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_3335/data_mem_grain0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1615/storage_24_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1615/storage_24_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1615/storage_24_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1615/storage_24_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1452/mem_grain0_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1452/mem_grain0_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_0/tag_mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_0/tag_mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_0/tag_mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_0/tag_mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3/i_1435/storage_4_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/i_0/icache_gen.mor1kx_icache/tag_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/i_1/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/i_0/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/i_0/store_buffer_gen.mor1kx_store_buffer/fifo_ram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/i_3/dcache_gen.mor1kx_dcache/tag_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/i_4/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/i_0/rfa/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_4/mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/i_1/rfb/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6/i_163/storage_14_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6/i_163/storage_14_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6/i_154/storage_13_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6/i_154/storage_13_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_6/i_145/storage_12_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |muxpart__59   |           1|     13526|
|2     |top__GCB1     |           1|      7099|
|3     |muxpart__64   |           1|       748|
|4     |top__GCB3     |           1|      2713|
|5     |muxpart__57   |           1|       214|
|6     |top__GCB5     |           1|         8|
|7     |top__GCB6     |           1|     24727|
|8     |top__GCB7     |           1|      9524|
|9     |top__GCB8     |           1|       294|
|10    |top__GCB9     |           1|     14393|
|11    |top__GCB10    |           1|     17028|
|12    |top__GCB11    |           1|     20892|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'sys_clk' to pin 'BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:22 ; elapsed = 00:02:32 . Memory (MB): peak = 2247.539 ; gain = 1014.535 ; free physical = 400 ; free virtual = 2287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5584] The signal dcache_gen.mor1kx_dcache/tag_ram/mem_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal dcache_gen.mor1kx_dcache/tag_ram/mem_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal dcache_gen.mor1kx_dcache/tag_ram/mem_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal dcache_gen.mor1kx_dcache/tag_ram/mem_reg is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:35 ; elapsed = 00:02:45 . Memory (MB): peak = 2247.539 ; gain = 1014.535 ; free physical = 221 ; free virtual = 2113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                               | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top                                       | mem_grain3_3_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain0_2_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain1_2_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain2_2_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain3_2_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain0_1_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain1_1_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain2_1_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain3_1_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain0_reg       | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain1_reg       | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain2_reg       | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain3_reg       | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | storage_3_reg        | 64 x 41(NO_CHANGE)     | W |   | 64 x 41(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized0: | mem_reg              | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk:                 | mem_reg              | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized1: | mem_reg              | 256 x 101(READ_FIRST)  | W |   | 256 x 101(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg              | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized4: | mem_reg              | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized4: | mem_reg              | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain2_3_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_grain1_3_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top                                       | mem_reg              | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|top                                       | mem_1_reg            | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top                                       | mem_4_reg            | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top                                       | mem_3_reg            | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top                                       | mem_2_reg            | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top                                       | data_mem_grain15_reg | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain14_reg | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain13_reg | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain12_reg | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain11_reg | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain10_reg | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain9_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain8_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain7_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain6_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain5_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain4_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain3_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain2_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain1_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | data_mem_grain0_reg  | 8 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|top                                       | storage_24_reg       | 128 x 257(READ_FIRST)  | W |   | 128 x 257(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|top                                       | mem_grain0_3_reg     | 512 x 8(WRITE_FIRST)   |   | R | 512 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|top__GCB6                                 | tag_mem_reg          | 8 K x 20(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|top                                       | storage_4_reg        | 64 x 41(NO_CHANGE)     | W |   | 64 x 41(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized0: | mem_reg              | 256 x 20(READ_FIRST)   | W |   | 256 x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk:                 | mem_reg              | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized1: | mem_reg              | 256 x 101(READ_FIRST)  | W |   | 256 x 101(WRITE_FIRST) |   | R | Port A and B     | 1      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized2: | mem_reg              | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|mor1kx_simple_dpram_sclk__parameterized4: | mem_reg              | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|mor1kx_simple_dpram_sclk__parameterized4: | mem_reg              | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top                                       | storage_14_reg       | 128 x 116(NO_CHANGE)   | W |   | 128 x 116(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top                                       | storage_13_reg       | 128 x 116(NO_CHANGE)   | W |   | 128 x 116(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top                                       | storage_12_reg       | 128 x 116(NO_CHANGE)   | W |   | 128 x 116(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top                                       | storage_11_reg       | 128 x 116(NO_CHANGE)   | W |   | 128 x 116(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top                                       | storage_10_reg       | 128 x 116(NO_CHANGE)   | W |   | 128 x 116(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top                                       | storage_9_reg        | 128 x 116(NO_CHANGE)   | W |   | 128 x 116(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top                                       | storage_18_reg       | 64 x 65(NO_CHANGE)     | W |   | 64 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top                                       | storage_17_reg       | 64 x 65(NO_CHANGE)     | W |   | 64 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top                                       | storage_16_reg       | 64 x 65(NO_CHANGE)     | W |   | 64 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top                                       | storage_15_reg       | 64 x 65(NO_CHANGE)     | W |   | 64 x 65(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|top                                       | storage_8_reg        | 128 x 116(NO_CHANGE)   | W |   | 128 x 116(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|top                                       | storage_7_reg        | 128 x 116(NO_CHANGE)   | W |   | 128 x 116(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+----------------+-----------+----------------------+--------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------+-----------+----------------------+--------------+
|top__GCB6   | storage_6_reg  | Implied   | 4 x 13               | RAM32M x 3   | 
|top__GCB6   | storage_5_reg  | Implied   | 4 x 34               | RAM32M x 6   | 
|top__GCB6   | storage_20_reg | Implied   | 4 x 32               | RAM32M x 6   | 
|top__GCB6   | storage_21_reg | Implied   | 4 x 32               | RAM32M x 6   | 
|top__GCB6   | storage_22_reg | Implied   | 4 x 32               | RAM32M x 6   | 
|top__GCB6   | storage_23_reg | Implied   | 4 x 32               | RAM32M x 6   | 
|top__GCB9   | storage_19_reg | Implied   | 4 x 32               | RAM32M x 6   | 
|top__GCB11  | storage_reg    | Implied   | 16 x 8               | RAM32M x 2   | 
|top__GCB11  | storage_2_reg  | Implied   | 8 x 8                | RAM32M x 2   | 
|top__GCB11  | storage_1_reg  | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+----------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |muxpart__59   |           1|     12134|
|2     |top__GCB1     |           1|      5191|
|3     |muxpart__64   |           1|       106|
|4     |top__GCB3     |           1|      2713|
|5     |muxpart__57   |           1|       214|
|6     |top__GCB5     |           1|         8|
|7     |top__GCB6     |           1|     24695|
|8     |top__GCB7     |           1|      9524|
|9     |top__GCB8     |           1|       294|
|10    |top__GCB9     |           1|     14393|
|11    |top__GCB10    |           1|     17028|
|12    |top__GCB11    |           1|     20892|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:44 ; elapsed = 00:03:03 . Memory (MB): peak = 2247.539 ; gain = 1014.535 ; free physical = 265 ; free virtual = 1494
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |muxpart__59   |           1|      4552|
|2     |top__GCB1     |           1|      3170|
|3     |muxpart__64   |           1|        75|
|4     |top__GCB3     |           1|      1822|
|5     |muxpart__57   |           1|        94|
|6     |top__GCB5     |           1|         6|
|7     |top__GCB6     |           1|     12697|
|8     |top__GCB7     |           1|      4857|
|9     |top__GCB8     |           1|       270|
|10    |top__GCB9     |           1|      6729|
|11    |top__GCB10    |           1|     11736|
|12    |top__GCB11    |           1|     12698|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:55 ; elapsed = 00:03:13 . Memory (MB): peak = 2247.539 ; gain = 1014.535 ; free physical = 242 ; free virtual = 1540
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:55 ; elapsed = 00:03:14 . Memory (MB): peak = 2247.539 ; gain = 1014.535 ; free physical = 242 ; free virtual = 1540
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:57 ; elapsed = 00:03:16 . Memory (MB): peak = 2247.539 ; gain = 1014.535 ; free physical = 242 ; free virtual = 1540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:57 ; elapsed = 00:03:16 . Memory (MB): peak = 2247.539 ; gain = 1014.535 ; free physical = 241 ; free virtual = 1540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:00 ; elapsed = 00:03:19 . Memory (MB): peak = 2247.539 ; gain = 1014.535 ; free physical = 214 ; free virtual = 1515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:00 ; elapsed = 00:03:19 . Memory (MB): peak = 2247.539 ; gain = 1014.535 ; free physical = 214 ; free virtual = 1515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | main_rtio_core_outputs_record7_payload_data3_reg[31]                    | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | main_rtio_core_outputs_record0_payload_data3_reg[31]                    | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top         | main_rtio_core_outputs_record7_payload_channel3_reg[5]                  | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | main_rtio_core_outputs_record40_rec_payload_channel_reg[5]              | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|top         | main_rtio_core_outputs_record7_payload_fine_ts1_reg[2]                  | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | main_rtio_core_outputs_record0_payload_fine_ts1_reg[2]                  | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top         | main_rtio_core_outputs_record0_payload_address3_reg[1]                  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top         | main_rtio_core_outputs_record40_rec_replace_occured_reg                 | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|top         | main_rtio_core_outputs_record40_rec_nondata_replace_occured_reg         | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|top         | main_rtio_core_outputs_record7_payload_address3_reg[1]                  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top         | main_genericstandalone_genericstandalone_ddrphy_dfi_p0_rddata_valid_reg | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|top         | main_rtio_core_outputs_record0_valid1_reg                               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |BUFG                  |    10|
|2     |BUFH                  |     3|
|3     |CARRY4                |   677|
|4     |DSP48E1               |     4|
|5     |DSP48E1_1             |     2|
|6     |GTPE2_CHANNEL         |     1|
|7     |GTPE2_COMMON          |     1|
|8     |IBUFDS_GTE2           |     1|
|9     |IDELAYCTRL            |     1|
|10    |IDELAYE2              |    16|
|11    |ISERDESE2             |    16|
|12    |ISERDESE2_1           |     4|
|13    |LUT1                  |  2091|
|14    |LUT2                  |  2188|
|15    |LUT3                  |  3613|
|16    |LUT4                  |  2957|
|17    |LUT5                  |  6730|
|18    |LUT6                  | 12425|
|19    |MMCME2_BASE           |     3|
|20    |MUXF7                 |   662|
|21    |MUXF8                 |    31|
|22    |OSERDESE2             |    82|
|23    |PLLE2_ADV             |     1|
|24    |PLLE2_BASE            |     1|
|25    |RAM32M                |    45|
|26    |RAM64M                |    48|
|27    |RAM64X1D              |    16|
|28    |RAMB18E1              |    16|
|29    |RAMB18E1_1            |    12|
|30    |RAMB36E1              |    22|
|31    |RAMB36E1_1            |     4|
|32    |RAMB36E1_2            |     6|
|33    |RAMB36E1_3            |     1|
|34    |RAMB36E1_4            |    36|
|35    |SRL16E                |    90|
|36    |STARTUPE2             |     1|
|37    |FDPE                  |    14|
|38    |FDRE                  | 27970|
|39    |FDSE                  |   261|
|40    |IBUF                  |     6|
|41    |IBUFGDS               |     1|
|42    |IOBUF                 |    20|
|43    |IOBUFDS               |     9|
|44    |IOBUFDS_INTERMDISABLE |    37|
|45    |OBUF                  |    34|
|46    |OBUFDS                |     4|
|47    |OBUFTDS               |    16|
+------+----------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------+-------------------------------------------------+------+
|      |Instance                                                           |Module                                           |Cells |
+------+-------------------------------------------------------------------+-------------------------------------------------+------+
|1     |top                                                                |                                                 | 60189|
|2     |  mor1kx                                                           |mor1kx                                           |  5029|
|3     |    mor1kx_cpu                                                     |mor1kx_cpu                                       |  5029|
|4     |      \cappuccino.mor1kx_cpu                                       |mor1kx_cpu_cappuccino                            |  5029|
|5     |        mor1kx_branch_prediction                                   |mor1kx_branch_prediction_1                       |     2|
|6     |          \branch_predictor_simple.mor1kx_branch_predictor_simple  |mor1kx_branch_predictor_simple_17                |     2|
|7     |        mor1kx_ctrl_cappuccino                                     |mor1kx_ctrl_cappuccino                           |   407|
|8     |          \pic.mor1kx_pic                                          |mor1kx_pic_16                                    |    36|
|9     |        mor1kx_decode_execute_cappuccino                           |mor1kx_decode_execute_cappuccino                 |   616|
|10    |        mor1kx_execute_alu                                         |mor1kx_execute_alu_2                             |   334|
|11    |        mor1kx_execute_ctrl_cappuccino                             |mor1kx_execute_ctrl_cappuccino                   |   733|
|12    |        mor1kx_fetch_cappuccino                                    |mor1kx_fetch_cappuccino                          |   624|
|13    |          \icache_gen.mor1kx_icache                                |mor1kx_icache_13                                 |   232|
|14    |            tag_ram                                                |mor1kx_simple_dpram_sclk__parameterized0_14      |    57|
|15    |            \way_memories[0].way_data_ram                          |mor1kx_simple_dpram_sclk_15                      |    64|
|16    |        mor1kx_lsu_cappuccino                                      |mor1kx_lsu_cappuccino_3                          |  1449|
|17    |          \dcache_gen.mor1kx_dcache                                |mor1kx_dcache_8                                  |   621|
|18    |            tag_ram                                                |mor1kx_simple_dpram_sclk__parameterized3_11      |   196|
|19    |            \way_memories[0].way_data_ram                          |mor1kx_simple_dpram_sclk__parameterized2_12      |   337|
|20    |          \store_buffer_gen.mor1kx_store_buffer                    |mor1kx_store_buffer_9                            |   270|
|21    |            fifo_ram                                               |mor1kx_simple_dpram_sclk__parameterized1_10      |   213|
|22    |        mor1kx_rf_cappuccino                                       |mor1kx_rf_cappuccino_4                           |   736|
|23    |          rfa                                                      |mor1kx_simple_dpram_sclk__parameterized4_6       |    33|
|24    |          rfb                                                      |mor1kx_simple_dpram_sclk__parameterized4_7       |    33|
|25    |        mor1kx_wb_mux_cappuccino                                   |mor1kx_wb_mux_cappuccino_5                       |   128|
|26    |  mor1kx_1                                                         |mor1kx__parameterized0                           |  5663|
|27    |    mor1kx_cpu                                                     |mor1kx_cpu__parameterized0                       |  5663|
|28    |      \cappuccino.mor1kx_cpu                                       |mor1kx_cpu_cappuccino__parameterized0            |  5663|
|29    |        mor1kx_branch_prediction                                   |mor1kx_branch_prediction                         |     2|
|30    |          \branch_predictor_simple.mor1kx_branch_predictor_simple  |mor1kx_branch_predictor_simple                   |     2|
|31    |        mor1kx_ctrl_cappuccino                                     |mor1kx_ctrl_cappuccino__parameterized0           |   427|
|32    |          \pic.mor1kx_pic                                          |mor1kx_pic                                       |    32|
|33    |        mor1kx_decode_execute_cappuccino                           |mor1kx_decode_execute_cappuccino__parameterized0 |   602|
|34    |        mor1kx_execute_alu                                         |mor1kx_execute_alu                               |   334|
|35    |        mor1kx_execute_ctrl_cappuccino                             |mor1kx_execute_ctrl_cappuccino__parameterized0   |   605|
|36    |        mor1kx_fetch_cappuccino                                    |mor1kx_fetch_cappuccino__parameterized0          |   721|
|37    |          \icache_gen.mor1kx_icache                                |mor1kx_icache                                    |   331|
|38    |            tag_ram                                                |mor1kx_simple_dpram_sclk__parameterized0         |    64|
|39    |            \way_memories[0].way_data_ram                          |mor1kx_simple_dpram_sclk                         |   198|
|40    |        mor1kx_lsu_cappuccino                                      |mor1kx_lsu_cappuccino                            |  2139|
|41    |          \dcache_gen.mor1kx_dcache                                |mor1kx_dcache                                    |   405|
|42    |            tag_ram                                                |mor1kx_simple_dpram_sclk__parameterized3         |   171|
|43    |            \way_memories[0].way_data_ram                          |mor1kx_simple_dpram_sclk__parameterized2         |   151|
|44    |          \store_buffer_gen.mor1kx_store_buffer                    |mor1kx_store_buffer                              |   236|
|45    |            fifo_ram                                               |mor1kx_simple_dpram_sclk__parameterized1         |   185|
|46    |        mor1kx_rf_cappuccino                                       |mor1kx_rf_cappuccino                             |   736|
|47    |          rfa                                                      |mor1kx_simple_dpram_sclk__parameterized4         |    33|
|48    |          rfb                                                      |mor1kx_simple_dpram_sclk__parameterized4_0       |    33|
|49    |        mor1kx_wb_mux_cappuccino                                   |mor1kx_wb_mux_cappuccino                         |    97|
+------+-------------------------------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:00 ; elapsed = 00:03:19 . Memory (MB): peak = 2247.539 ; gain = 1014.535 ; free physical = 214 ; free virtual = 1515
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 445 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:45 ; elapsed = 00:03:00 . Memory (MB): peak = 2247.539 ; gain = 458.730 ; free physical = 3217 ; free virtual = 4517
Synthesis Optimization Complete : Time (s): cpu = 00:03:01 ; elapsed = 00:03:21 . Memory (MB): peak = 2247.539 ; gain = 1014.535 ; free physical = 3231 ; free virtual = 4517
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1717 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/brad/artiq/artiq/board-support/duke2/gateware/top.xdc]
WARNING: [Vivado 12-2489] -period contains time 8.827586 which will be rounded to 8.828 to ensure it is an integer multiple of 1 picosecond [/home/brad/artiq/artiq/board-support/duke2/gateware/top.xdc:703]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/brad/artiq/artiq/board-support/duke2/gateware/top.xdc:713]
INFO: [Timing 38-2] Deriving generated clocks [/home/brad/artiq/artiq/board-support/duke2/gateware/top.xdc:713]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2581.723 ; gain = 310.172 ; free physical = 2778 ; free virtual = 4066
Finished Parsing XDC File [/home/brad/artiq/artiq/board-support/duke2/gateware/top.xdc]
INFO: [Opt 31-138] Pushed 7 inverter(s) to 42 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 200 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances
  IOBUFDS => IOBUFDS (IBUFDS, OBUFTDS): 9 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS): 37 instances
  MMCME2_BASE => MMCME2_ADV: 3 instances
  OBUFDS => OBUFDS: 3 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  OBUFTDS => OBUFTDS: 14 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFTDS, OBUFTDS): 2 instances
  PLLE2_BASE => PLLE2_ADV: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 45 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 48 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
983 Infos, 548 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:20 ; elapsed = 00:03:43 . Memory (MB): peak = 2581.723 ; gain = 1360.285 ; free physical = 2944 ; free virtual = 4231
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2588.750 ; gain = 0.000 ; free physical = 2913 ; free virtual = 4200
# report_utilization -file top_utilization_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2588.750 ; gain = 0.000 ; free physical = 2912 ; free virtual = 4200
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2652.781 ; gain = 64.031 ; free physical = 2911 ; free virtual = 4199

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ddd13200

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2652.781 ; gain = 0.000 ; free physical = 2911 ; free virtual = 4199

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 167cf84d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2652.781 ; gain = 0.000 ; free physical = 2969 ; free virtual = 4257
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 103cfd593

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2652.781 ; gain = 0.000 ; free physical = 2969 ; free virtual = 4257
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a076de83

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2652.781 ; gain = 0.000 ; free physical = 2966 ; free virtual = 4253
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 9 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 121e84fe5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2652.781 ; gain = 0.000 ; free physical = 2966 ; free virtual = 4253
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c3dbfc55

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2652.781 ; gain = 0.000 ; free physical = 2965 ; free virtual = 4253
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c3dbfc55

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2652.781 ; gain = 0.000 ; free physical = 2965 ; free virtual = 4253
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2652.781 ; gain = 0.000 ; free physical = 2965 ; free virtual = 4253
Ending Logic Optimization Task | Checksum: c3dbfc55

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2652.781 ; gain = 0.000 ; free physical = 2965 ; free virtual = 4253

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.724 | TNS=-68.018 |
INFO: [Power 33-23] Power model is not available for STARTUPE2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 97 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 10 Total Ports: 194
Ending PowerOpt Patch Enables Task | Checksum: c2265ddf

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2926 ; free virtual = 4214
Ending Power Optimization Task | Checksum: c2265ddf

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3156.305 ; gain = 503.523 ; free physical = 2955 ; free virtual = 4243

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c2265ddf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2955 ; free virtual = 4243
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 3156.305 ; gain = 567.555 ; free physical = 2955 ; free virtual = 4243
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[10] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[5]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[11] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[6]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[12] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[7]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[13] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[8]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[14] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[9]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[5] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[0]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[6] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[1]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[7] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[2]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[8] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[3]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[9] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[4]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[10] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[5]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[11] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[6]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[12] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[7]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[5] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[0]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[6] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[1]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[7] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[2]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[8] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[3]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[9] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[4]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 18 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2955 ; free virtual = 4244
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: af759656

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2955 ; free virtual = 4244
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2959 ; free virtual = 4247

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 99b9ca75

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2910 ; free virtual = 4198

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cd1cbb93

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2837 ; free virtual = 4139

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cd1cbb93

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2837 ; free virtual = 4139
Phase 1 Placer Initialization | Checksum: cd1cbb93

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2837 ; free virtual = 4139

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b86e461b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2801 ; free virtual = 4112

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net main_dma_rawslicer_level[3]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2782 ; free virtual = 4093
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/fetch_rf_adr_valid_o could not be optimized because driver mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_i_1__0 could not be replicated
INFO: [Physopt 32-46] Identified 36 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2783 ; free virtual = 4094

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            6  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Fanout             |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            6  |              0  |                     1  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2293590f5

Time (s): cpu = 00:01:54 ; elapsed = 00:00:46 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2780 ; free virtual = 4091
Phase 2 Global Placement | Checksum: 1abbb419b

Time (s): cpu = 00:01:57 ; elapsed = 00:00:48 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2809 ; free virtual = 4120

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1abbb419b

Time (s): cpu = 00:01:58 ; elapsed = 00:00:48 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2808 ; free virtual = 4119

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26309bfd9

Time (s): cpu = 00:02:10 ; elapsed = 00:00:51 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2802 ; free virtual = 4113

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1953a5109

Time (s): cpu = 00:02:11 ; elapsed = 00:00:52 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2802 ; free virtual = 4113

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f39eff73

Time (s): cpu = 00:02:11 ; elapsed = 00:00:52 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2802 ; free virtual = 4113

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1f39eff73

Time (s): cpu = 00:02:11 ; elapsed = 00:00:52 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2802 ; free virtual = 4113

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 197033d61

Time (s): cpu = 00:02:12 ; elapsed = 00:00:52 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2802 ; free virtual = 4113

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 16677a4c4

Time (s): cpu = 00:02:27 ; elapsed = 00:01:06 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2767 ; free virtual = 4078

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 16287e248

Time (s): cpu = 00:02:28 ; elapsed = 00:01:07 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2768 ; free virtual = 4079

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 16287e248

Time (s): cpu = 00:02:28 ; elapsed = 00:01:07 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2768 ; free virtual = 4079

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: f6a8c026

Time (s): cpu = 00:02:43 ; elapsed = 00:01:13 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2767 ; free virtual = 4078
Phase 3 Detail Placement | Checksum: f6a8c026

Time (s): cpu = 00:02:44 ; elapsed = 00:01:13 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2767 ; free virtual = 4078

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e1002e2f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net rio_phy_rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net main_genericstandalone_kernel_cpu_storage, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: e1002e2f

Time (s): cpu = 00:02:59 ; elapsed = 00:01:17 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2771 ; free virtual = 4083
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.066. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ba83cce8

Time (s): cpu = 00:03:32 ; elapsed = 00:01:40 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2774 ; free virtual = 4086
Phase 4.1 Post Commit Optimization | Checksum: ba83cce8

Time (s): cpu = 00:03:32 ; elapsed = 00:01:40 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2774 ; free virtual = 4086

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ba83cce8

Time (s): cpu = 00:03:33 ; elapsed = 00:01:41 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2775 ; free virtual = 4087

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ba83cce8

Time (s): cpu = 00:03:33 ; elapsed = 00:01:41 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2775 ; free virtual = 4087

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 104edcfd6

Time (s): cpu = 00:03:33 ; elapsed = 00:01:41 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2775 ; free virtual = 4087
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 104edcfd6

Time (s): cpu = 00:03:34 ; elapsed = 00:01:42 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2775 ; free virtual = 4087
Ending Placer Task | Checksum: ecb07fae

Time (s): cpu = 00:03:34 ; elapsed = 00:01:42 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2822 ; free virtual = 4134
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:40 ; elapsed = 00:01:46 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2822 ; free virtual = 4134
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
report_utilization: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2820 ; free virtual = 4131
# report_utilization -file top_utilization_place.rpt
report_utilization: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2819 ; free virtual = 4131
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2812 ; free virtual = 4124
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2821 ; free virtual = 4133
# report_clock_utilization -file top_clock_utilization.rpt
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7208fb1 ConstDB: 0 ShapeSum: e58feffd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fa543078

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2682 ; free virtual = 3994
Post Restoration Checksum: NetGraph: ecdb7715 NumContArr: d78b963 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fa543078

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2673 ; free virtual = 3985

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fa543078

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2641 ; free virtual = 3953

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fa543078

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2641 ; free virtual = 3953

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f3cee96b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2623 ; free virtual = 3935
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.143  | TNS=0.000  | WHS=-0.336 | THS=-1148.049|

Phase 2 Router Initialization | Checksum: 17c72c071

Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2616 ; free virtual = 3928

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 165db007f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:30 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2601 ; free virtual = 3913

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11001
 Number of Nodes with overlaps = 2423
 Number of Nodes with overlaps = 892
 Number of Nodes with overlaps = 339
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.425 | TNS=-37.596| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 75bbcc9b

Time (s): cpu = 00:04:42 ; elapsed = 00:01:05 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2606 ; free virtual = 3919

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1249
 Number of Nodes with overlaps = 490
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.510 | TNS=-35.985| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c8a6822e

Time (s): cpu = 00:05:26 ; elapsed = 00:01:14 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2601 ; free virtual = 3914
Phase 4 Rip-up And Reroute | Checksum: 1c8a6822e

Time (s): cpu = 00:05:26 ; elapsed = 00:01:14 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2601 ; free virtual = 3914

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15e1cda7f

Time (s): cpu = 00:05:29 ; elapsed = 00:01:15 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2606 ; free virtual = 3919
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.360 | TNS=-31.778| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: e7418943

Time (s): cpu = 00:05:30 ; elapsed = 00:01:15 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2600 ; free virtual = 3913

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e7418943

Time (s): cpu = 00:05:30 ; elapsed = 00:01:15 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2600 ; free virtual = 3913
Phase 5 Delay and Skew Optimization | Checksum: e7418943

Time (s): cpu = 00:05:30 ; elapsed = 00:01:15 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2600 ; free virtual = 3913

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: adf69371

Time (s): cpu = 00:05:34 ; elapsed = 00:01:16 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2599 ; free virtual = 3912
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.349 | TNS=-27.237| WHS=-0.003 | THS=-0.003 |

Phase 6.1 Hold Fix Iter | Checksum: 22678f7bf

Time (s): cpu = 00:05:34 ; elapsed = 00:01:16 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2599 ; free virtual = 3912
Phase 6 Post Hold Fix | Checksum: 1e7a80c75

Time (s): cpu = 00:05:34 ; elapsed = 00:01:16 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2599 ; free virtual = 3911

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.6272 %
  Global Horizontal Routing Utilization  = 17.5126 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X10Y152 -> INT_L_X10Y152
   INT_L_X8Y150 -> INT_L_X8Y150
South Dir 1x1 Area, Max Cong = 75.6757%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X10Y150 -> INT_L_X10Y150
   INT_L_X40Y125 -> INT_L_X40Y125
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y151 -> INT_L_X20Y151
   INT_R_X23Y143 -> INT_R_X23Y143
   INT_R_X25Y140 -> INT_R_X25Y140

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: 1cb72940d

Time (s): cpu = 00:05:35 ; elapsed = 00:01:16 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2599 ; free virtual = 3912

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cb72940d

Time (s): cpu = 00:05:35 ; elapsed = 00:01:17 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2598 ; free virtual = 3911

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin GTPE2_COMMON/GTREFCLK0 to physical pin GTPE2_COMMON_X0Y1/GTREFCLK1
Phase 9 Depositing Routes | Checksum: 157f161d9

Time (s): cpu = 00:05:38 ; elapsed = 00:01:19 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2595 ; free virtual = 3908

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 18440ca34

Time (s): cpu = 00:05:41 ; elapsed = 00:01:20 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2595 ; free virtual = 3908
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.349 | TNS=-27.237| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 18440ca34

Time (s): cpu = 00:05:41 ; elapsed = 00:01:20 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2595 ; free virtual = 3908
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:41 ; elapsed = 00:01:20 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2651 ; free virtual = 3964

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:49 ; elapsed = 00:01:25 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2651 ; free virtual = 3964
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2639 ; free virtual = 3952

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.342 | TNS=-26.026 | WHS=0.052 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 136093c1c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3156.305 ; gain = 0.000 ; free physical = 2598 ; free virtual = 3911

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.342 | TNS=-26.026 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-663] Processed net main_spimaster2_config_clk_polarity.  Re-placed instance main_spimaster2_config_clk_polarity_reg
INFO: [Physopt 32-735] Processed net main_spimaster2_config_clk_polarity. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.342 | TNS=-26.002 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-663] Processed net main_spimaster2_config_cs_polarity.  Re-placed instance main_spimaster2_config_cs_polarity_reg
INFO: [Physopt 32-735] Processed net main_spimaster2_config_cs_polarity. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.342 | TNS=-26.257 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-663] Processed net main_spimaster2_config_cs_reg_n_0_[0].  Re-placed instance main_spimaster2_config_cs_reg[0]
INFO: [Physopt 32-735] Processed net main_spimaster2_config_cs_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.342 | TNS=-26.233 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-702] Processed net main_spimaster2_config_div_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[6]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[6].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.307 | TNS=-25.417 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[17]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[17].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[17]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.306 | TNS=-25.388 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[5]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[5].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.304 | TNS=-25.332 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[2]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[2].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.296 | TNS=-25.088 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[10]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[10].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[10]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.228 | TNS=-23.259 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/DOA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_0_2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/tag_we. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/tag_we. Critial path length was reduced through logic transformation on cell mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_22_comp.
INFO: [Physopt 32-735] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.216 | TNS=-19.825 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[9]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[9].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[9]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.206 | TNS=-19.550 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[6]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[6].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.191 | TNS=-19.217 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[21]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[21].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[21]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.190 | TNS=-18.921 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-702] Processed net main_spimaster1_config_cs1_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl397_regs1[2]. Clock skew was adjusted for instance builder_xilinxmultiregimpl397_regs1_reg[2].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl397_regs1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.189 | TNS=-17.222 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-663] Processed net data__0[0].  Re-placed instance main_spimaster0_config_div0_reg[1]
INFO: [Physopt 32-735] Processed net data__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.189 | TNS=-17.190 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-663] Processed net data__0[3].  Re-placed instance main_spimaster0_config_div0_reg[4]
INFO: [Physopt 32-735] Processed net data__0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.189 | TNS=-17.184 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-663] Processed net data__0[4].  Re-placed instance main_spimaster0_config_div0_reg[5]
INFO: [Physopt 32-735] Processed net data__0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.189 | TNS=-17.178 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-663] Processed net data__0[5].  Re-placed instance main_spimaster0_config_div0_reg[6]
INFO: [Physopt 32-735] Processed net data__0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.189 | TNS=-17.172 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-702] Processed net data__0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl338_regs1[6]. Clock skew was adjusted for instance builder_xilinxmultiregimpl338_regs1_reg[6].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl338_regs1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.178 | TNS=-14.451 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[18]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[18].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[18]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.176 | TNS=-14.264 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-702] Processed net main_spimaster2_config_cs_polarity. Optimizations did not improve timing on the net.
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[15]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[15].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[15]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.170 | TNS=-14.230 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[17]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[17].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[17]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.169 | TNS=-14.201 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[5]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[5].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.168 | TNS=-14.145 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-702] Processed net main_spimaster0_config_clk_phase1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl384_regs1[6]. Clock skew was adjusted for instance builder_xilinxmultiregimpl384_regs1_reg[6].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl384_regs1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.167 | TNS=-13.258 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[2]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[2].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.165 | TNS=-13.014 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-710] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/tag_we. Critial path length was reduced through logic transformation on cell mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_22_comp_1.
INFO: [Physopt 32-735] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/write_done_reg. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.161 | TNS=-12.087 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-716] Net sys_clk has constraints that cannot be copied, and hence, it cannot be cloned. The constraint blocking the replication is set_data_check @ /home/brad/artiq/artiq/board-support/duke2/gateware/top.xdc:703
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/Q[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/Q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o_reg[11]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[11]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[11]_i_6_n_0.  Re-placed instance mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[11]_i_6
INFO: [Physopt 32-735] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[11]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.159 | TNS=-11.925 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[10]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[10].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[10]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.148 | TNS=-10.096 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/Q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o_reg[10]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[10]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[10]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[10]_i_6_n_0. Critial path length was reduced through logic transformation on cell mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[10]_i_6_comp.
INFO: [Physopt 32-735] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mor1kx_execute_alu/barrel_shifter.shift_right[21]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.131 | TNS=-9.976 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/D[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/tag_din[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/FSM_sequential_state_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/FSM_sequential_state_reg[0]. Critial path length was reduced through logic transformation on cell mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/FSM_sequential_state[1]_i_3_comp.
INFO: [Physopt 32-735] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.124 | TNS=-9.216 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl384_regs1[2]. Clock skew was adjusted for instance builder_xilinxmultiregimpl384_regs1_reg[2].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl384_regs1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.114 | TNS=-8.725 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-710] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/tag_we. Critial path length was reduced through logic transformation on cell mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_22_comp.
INFO: [Physopt 32-735] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.113 | TNS=-7.716 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl397_regs1[9]. Clock skew was adjusted for instance builder_xilinxmultiregimpl397_regs1_reg[9].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl397_regs1[9]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.099 | TNS=-6.922 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl384_regs1[1]. Clock skew was adjusted for instance builder_xilinxmultiregimpl384_regs1_reg[1].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl384_regs1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.079 | TNS=-5.088 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[9]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[9].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[9]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.077 | TNS=-4.479 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/Q[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o_reg[19]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[19]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[19]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mor1kx_execute_alu/barrel_shifter.shift_right[19].  Re-placed instance mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/ctrl_alu_result_o[19]_i_8
INFO: [Physopt 32-735] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mor1kx_execute_alu/barrel_shifter.shift_right[19]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.077 | TNS=-4.361 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl397_regs1[1]. Clock skew was adjusted for instance builder_xilinxmultiregimpl397_regs1_reg[1].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl397_regs1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.069 | TNS=-4.020 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl338_regs1[6]. Clock skew was adjusted for instance builder_xilinxmultiregimpl338_regs1_reg[6].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl338_regs1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.061 | TNS=-3.875 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl397_regs1[2]. Clock skew was adjusted for instance builder_xilinxmultiregimpl397_regs1_reg[2].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl397_regs1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.061 | TNS=-3.239 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl338_regs1[1]. Clock skew was adjusted for instance builder_xilinxmultiregimpl338_regs1_reg[1].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl338_regs1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.054 | TNS=-2.497 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[21]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[21].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[21]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.051 | TNS=-2.201 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-663] Processed net main_spimaster1_config_clk_phase0.  Re-placed instance main_spimaster1_config_clk_phase0_reg
INFO: [Physopt 32-735] Processed net main_spimaster1_config_clk_phase0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.051 | TNS=-2.195 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-663] Processed net main_spimaster1_config_cs0_reg_n_0_[0].  Re-placed instance main_spimaster1_config_cs0_reg[0]
INFO: [Physopt 32-735] Processed net main_spimaster1_config_cs0_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.051 | TNS=-2.190 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-702] Processed net main_spimaster1_config_cs0_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl361_regs1[5]. Clock skew was adjusted for instance builder_xilinxmultiregimpl361_regs1_reg[5].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl361_regs1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.041 | TNS=-1.141 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[18]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[18].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[18]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.039 | TNS=-0.637 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[15]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[15].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[15]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.028 | TNS=-0.597 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl397_regs1[6]. Clock skew was adjusted for instance builder_xilinxmultiregimpl397_regs1_reg[6].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl397_regs1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.019 | TNS=-0.304 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-702] Processed net main_output_8x18_t_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-703] Processed net rio_phy_rst. Clock skew was adjusted for instance FDPE_13.
INFO: [Physopt 32-735] Processed net rio_phy_rst. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.017 | TNS=-0.214 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-703] Processed net builder_xilinxmultiregimpl412_regs1[6]. Clock skew was adjusted for instance builder_xilinxmultiregimpl412_regs1_reg[6].
INFO: [Physopt 32-735] Processed net builder_xilinxmultiregimpl412_regs1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.007 | TNS=-0.030 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-710] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/tag_we. Critial path length was reduced through logic transformation on cell mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2_i_22_comp_2.
INFO: [Physopt 32-735] Processed net mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/write_done_reg. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.000 | TNS=0.000 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.000 | TNS=0.000 | WHS=0.052 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 136093c1c

Time (s): cpu = 00:03:51 ; elapsed = 00:01:57 . Memory (MB): peak = 3157.305 ; gain = 1.000 ; free physical = 2626 ; free virtual = 3940
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3157.305 ; gain = 0.000 ; free physical = 2626 ; free virtual = 3940
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 | WHS=0.052 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.342  |         26.026  |            0  |              0  |                    49  |           0  |           1  |  00:01:48  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 136093c1c

Time (s): cpu = 00:03:51 ; elapsed = 00:01:57 . Memory (MB): peak = 3157.305 ; gain = 1.000 ; free physical = 2629 ; free virtual = 3944
INFO: [Common 17-83] Releasing license: Implementation
182 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:07 ; elapsed = 00:02:01 . Memory (MB): peak = 3157.305 ; gain = 1.000 ; free physical = 2745 ; free virtual = 4060
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 110 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                56757        0.052        0.000                      0                56750        0.264        0.000                       0                 29373  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                        ------------         ----------      --------------
clk125_gtp_p                                                 {0.000 4.000}        8.000           125.000         
  main_genericstandalone_genericstandalone_clk125_div2       {0.000 8.000}        16.000          62.500          
    main_genericstandalone_genericstandalone_mmcm_fb         {0.000 8.000}        16.000          62.500          
    main_genericstandalone_genericstandalone_mmcm_sys        {0.000 4.414}        8.828           113.281         
    main_genericstandalone_genericstandalone_mmcm_sys4x      {0.000 1.103}        2.207           453.125         
    main_genericstandalone_genericstandalone_mmcm_sys4x_dqs  {0.552 1.655}        2.207           453.125         
    main_genericstandalone_genericstandalone_pll_clk200      {0.000 2.500}        5.000           200.000         
    main_genericstandalone_genericstandalone_pll_fb          {0.000 8.000}        16.000          62.500          
main_genericstandalone_rxoutclk                              {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_rx_half_unbuf                   {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_rx_unbuf                        {0.000 4.000}        8.000           125.000         
  main_genericstandalone_rx_mmcm_fb                          {0.000 8.000}        16.000          62.500          
main_genericstandalone_txoutclk                              {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_tx_half_unbuf                   {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_tx_unbuf                        {0.000 4.000}        8.000           125.000         
  main_genericstandalone_tx_mmcm_fb                          {0.000 8.000}        16.000          62.500          
si5324_clkout_fabric_p                                       {0.000 4.000}        8.000           125.000         
  main_rtio_crg_fb_clk                                       {0.000 4.000}        8.000           125.000         
  main_rtio_crg_rtio_clk                                     {0.000 4.000}        8.000           125.000         
  main_rtio_crg_rtiox4_clk                                   {0.000 1.000}        2.000           500.000         
sys_clk                                                      {0.000 4.414}        8.828           113.276         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125_gtp_p                                                                                                                                                                                                   6.462        0.000                       0                     2  
  main_genericstandalone_genericstandalone_clk125_div2                                                                                                                                                         5.000        0.000                       0                     2  
    main_genericstandalone_genericstandalone_mmcm_fb                                                                                                                                                          14.751        0.000                       0                     2  
    main_genericstandalone_genericstandalone_mmcm_sys                                                                                                                                                          7.235        0.000                       0                     2  
    main_genericstandalone_genericstandalone_mmcm_sys4x                                                                                                                                                        0.614        0.000                       0                    77  
    main_genericstandalone_genericstandalone_mmcm_sys4x_dqs                                                                                                                                                    0.614        0.000                       0                     4  
    main_genericstandalone_genericstandalone_pll_clk200            3.046        0.000                      0                   13        0.209        0.000                      0                   13        0.264        0.000                       0                    10  
    main_genericstandalone_genericstandalone_pll_fb                                                                                                                                                           14.751        0.000                       0                     2  
main_genericstandalone_rxoutclk                                                                                                                                                                                5.000        0.000                       0                     3  
  main_genericstandalone_clk_rx_half_unbuf                                                                                                                                                                     7.500        0.000                       0                     5  
  main_genericstandalone_clk_rx_unbuf                              2.658        0.000                      0                  606        0.090        0.000                      0                  606        2.870        0.000                       0                   220  
  main_genericstandalone_rx_mmcm_fb                                                                                                                                                                           14.751        0.000                       0                     2  
main_genericstandalone_txoutclk                                                                                                                                                                                5.000        0.000                       0                     3  
  main_genericstandalone_clk_tx_half_unbuf                        14.171        0.000                      0                   20        0.222        0.000                      0                   20        7.500        0.000                       0                    24  
  main_genericstandalone_clk_tx_unbuf                              1.719        0.000                      0                  441        0.120        0.000                      0                  441        3.500        0.000                       0                   208  
  main_genericstandalone_tx_mmcm_fb                                                                                                                                                                           14.751        0.000                       0                     2  
si5324_clkout_fabric_p                                                                                                                                                                                         2.000        0.000                       0                     1  
  main_rtio_crg_fb_clk                                                                                                                                                                                         6.751        0.000                       0                     2  
  main_rtio_crg_rtio_clk                                           0.004        0.000                      0                22252        0.070        0.000                      0                22252        2.870        0.000                       0                 14471  
  main_rtio_crg_rtiox4_clk                                                                                                                                                                                     0.408        0.000                       0                    47  
sys_clk                                                            0.000        0.000                      0                33397        0.052        0.000                      0                33397        3.114        0.000                       0                 14284  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                           To Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                           --------                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                                     main_genericstandalone_genericstandalone_pll_clk200        4.607        0.000                      0                    1                                                                        
main_genericstandalone_clk_rx_unbuf                  main_genericstandalone_clk_rx_half_unbuf                   5.714        0.000                      0                    1        0.300        0.000                      0                    1  
                                                     main_genericstandalone_clk_rx_unbuf                        4.309        0.000                      0                    1                                                                        
main_genericstandalone_clk_rx_half_unbuf             main_genericstandalone_clk_rx_unbuf                        5.303        0.000                      0                   10        0.136        0.000                      0                   10  
main_genericstandalone_clk_tx_unbuf                  main_genericstandalone_clk_tx_half_unbuf                   5.464        0.000                      0                   20        0.164        0.000                      0                   20  
                                                     main_genericstandalone_clk_tx_unbuf                        2.846        0.000                      0                    1                                                                        
                                                     main_rtio_crg_rtio_clk                                     3.977        0.000                      0                    3                                                                        
                                                     sys_clk                                                    2.402        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# write_checkpoint -force top_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3157.305 ; gain = 0.000 ; free physical = 2650 ; free virtual = 4044
INFO: [Common 17-1381] The checkpoint '/home/brad/artiq/artiq/board-support/duke2/gateware/top_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3157.305 ; gain = 0.000 ; free physical = 2713 ; free virtual = 4047
# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/brad/artiq/artiq/board-support/duke2/gateware/top_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3157.305 ; gain = 0.000 ; free physical = 2699 ; free virtual = 4033
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
INFO: [Power 33-23] Power model is not available for STARTUPE2
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3157.305 ; gain = 0.000 ; free physical = 2668 ; free virtual = 4003
# set_property BITSTREAM.CONFIG.OVERTEMPPOWERDOWN Enable [current_design]
# set_property BITSTREAM.GENERAL.COMPRESS True [current_design]
# set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
# set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 2 [current_design]
# set_property BITSTREAM.CONFIG.USR_ACCESS TIMESTAMP [current_design]
# set_property BITSTREAM.CONFIG.USERID "0xffffffff" [current_design]
# set_property CFGBVS VCCO [current_design]
# set_property CONFIG_VOLTAGE 2.5 [current_design]
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_1/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_10/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_11/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_12/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_13/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_14/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_15/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_2/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_20/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_21/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_22/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_23/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_24/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_25/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_26/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_27/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_28/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_29/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_3/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_30/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_31/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_32/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_33/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_34/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_35/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_36/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_4/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_5/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_6/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_7/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_8/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer IOBUFDS_INTERMDISABLE_9/IBUFDS/IBUFDS_M has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10__0 output mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10__0 output mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10 multiplier stage mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10__0 multiplier stage mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0 multiplier stage mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10 multiplier stage mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10__0 multiplier stage mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0 multiplier stage mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC LVDS-1] Bidirection LVDS IOs: The following port(s) use the LVDS_25 I/O standard and have bi-directional differential usage. Please note that LVDS_25 is a fixed impedance structure optimized to 100ohm differential. This is only intended to be used in point-to-point transmissions that do not have turn around timing requirements. If the intended usage is a bus structure, please use BLVDS/BLVDS_25, instead. dio0_n, dio0_n_1, dio0_n_2, dio0_n_3, dio0_n_4, dio0_n_5, dio0_n_6, dio0_n_7, dio0_p, dio0_p_1, dio0_p_2, dio0_p_3, dio0_p_4, dio0_p_5, dio0_p_6... and (the first 15 of 92 listed).
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG BUFG_8 is driven by another global buffer BUFG_8_replica. Remove non-muxed BUFG if it is not desired
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG BUFG_8_replica is driven by another global buffer BUFG_8_replica_1. Remove non-muxed BUFG if it is not desired
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG BUFG_8_replica_1 is driven by another global buffer BUFG_8_replica_2. Remove non-muxed BUFG if it is not desired
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_16. This can result in corrupted data. The ISERDESE2_16/CLK / ISERDESE2_16/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_17. This can result in corrupted data. The ISERDESE2_17/CLK / ISERDESE2_17/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_18. This can result in corrupted data. The ISERDESE2_18/CLK / ISERDESE2_18/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 ISERDESE2_19. This can result in corrupted data. The ISERDESE2_19/CLK / ISERDESE2_19/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_45. This can result in corrupted data. The OSERDESE2_45/CLK / OSERDESE2_45/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_46. This can result in corrupted data. The OSERDESE2_46/CLK / OSERDESE2_46/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_47. This can result in corrupted data. The OSERDESE2_47/CLK / OSERDESE2_47/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_48. This can result in corrupted data. The OSERDESE2_48/CLK / OSERDESE2_48/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_49. This can result in corrupted data. The OSERDESE2_49/CLK / OSERDESE2_49/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_50. This can result in corrupted data. The OSERDESE2_50/CLK / OSERDESE2_50/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_51. This can result in corrupted data. The OSERDESE2_51/CLK / OSERDESE2_51/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_52. This can result in corrupted data. The OSERDESE2_52/CLK / OSERDESE2_52/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_53. This can result in corrupted data. The OSERDESE2_53/CLK / OSERDESE2_53/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_54. This can result in corrupted data. The OSERDESE2_54/CLK / OSERDESE2_54/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_55. This can result in corrupted data. The OSERDESE2_55/CLK / OSERDESE2_55/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_56. This can result in corrupted data. The OSERDESE2_56/CLK / OSERDESE2_56/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_57. This can result in corrupted data. The OSERDESE2_57/CLK / OSERDESE2_57/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_58. This can result in corrupted data. The OSERDESE2_58/CLK / OSERDESE2_58/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_59. This can result in corrupted data. The OSERDESE2_59/CLK / OSERDESE2_59/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_60. This can result in corrupted data. The OSERDESE2_60/CLK / OSERDESE2_60/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_61. This can result in corrupted data. The OSERDESE2_61/CLK / OSERDESE2_61/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_62. This can result in corrupted data. The OSERDESE2_62/CLK / OSERDESE2_62/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_63. This can result in corrupted data. The OSERDESE2_63/CLK / OSERDESE2_63/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_64. This can result in corrupted data. The OSERDESE2_64/CLK / OSERDESE2_64/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_65. This can result in corrupted data. The OSERDESE2_65/CLK / OSERDESE2_65/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_66. This can result in corrupted data. The OSERDESE2_66/CLK / OSERDESE2_66/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_67. This can result in corrupted data. The OSERDESE2_67/CLK / OSERDESE2_67/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_68. This can result in corrupted data. The OSERDESE2_68/CLK / OSERDESE2_68/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_69. This can result in corrupted data. The OSERDESE2_69/CLK / OSERDESE2_69/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_70. This can result in corrupted data. The OSERDESE2_70/CLK / OSERDESE2_70/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_71. This can result in corrupted data. The OSERDESE2_71/CLK / OSERDESE2_71/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_72. This can result in corrupted data. The OSERDESE2_72/CLK / OSERDESE2_72/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_73. This can result in corrupted data. The OSERDESE2_73/CLK / OSERDESE2_73/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_74. This can result in corrupted data. The OSERDESE2_74/CLK / OSERDESE2_74/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_75. This can result in corrupted data. The OSERDESE2_75/CLK / OSERDESE2_75/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_76. This can result in corrupted data. The OSERDESE2_76/CLK / OSERDESE2_76/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_77. This can result in corrupted data. The OSERDESE2_77/CLK / OSERDESE2_77/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_78. This can result in corrupted data. The OSERDESE2_78/CLK / OSERDESE2_78/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_79. This can result in corrupted data. The OSERDESE2_79/CLK / OSERDESE2_79/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_80. This can result in corrupted data. The OSERDESE2_80/CLK / OSERDESE2_80/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for OSERDESE2 OSERDESE2_81. This can result in corrupted data. The OSERDESE2_81/CLK / OSERDESE2_81/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[10] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[5]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[11] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[6]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[12] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[7]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[13] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[8]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[14] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[9]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[5] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[0]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[6] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[1]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[7] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[2]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[8] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[3]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[9] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[4]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[10] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[5]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[11] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[6]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[12] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[7]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[5] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[0]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[6] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[1]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[7] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[2]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[8] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[3]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg has an input control pin mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[9] (net: mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[4]) which is driven by a register (FDPE_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 104 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Overwriting "TIMESTAMP" with "8B26EA69" for option USR_ACCESS
TIMESTAMP = Mon Jun 17 14:41:41 2019

Creating bitmap...
Creating bitstream...
Bitstream compression saved 8651648 bits.
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3157.305 ; gain = 0.000 ; free physical = 2649 ; free virtual = 3987
# quit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 17 14:42:00 2019...
