Design Entry;SmartDesign Check||(null)||SmartDesign 'Top' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'Top' was successfully generated.  ||(null);(null)||(null);(null)
HelpInfo,C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/48||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/50||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/52||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/54||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/56||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/58||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/60||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/62||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/64||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/66||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/68||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/70||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/72||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/74||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/76||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/78||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/80||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/82||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/84||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/86||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/88||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/90||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/92||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/94||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/96||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/98||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/100||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/102||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/104||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/106||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/108||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/110||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/112||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/114||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/116||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/118||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/120||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/122||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/124||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/126||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/128||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/130||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/132||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/134||polarfire_syn_comps.v(4067);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4067
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/136||polarfire_syn_comps.v(4098);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4098
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/138||polarfire_syn_comps.v(4144);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4144
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/140||polarfire_syn_comps.v(4255);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4255
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/142||polarfire_syn_comps.v(4439);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4439
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/144||polarfire_syn_comps.v(4480);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4480
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/146||polarfire_syn_comps.v(4506);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4506
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/148||polarfire_syn_comps.v(4523);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4523
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/150||polarfire_syn_comps.v(4600);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4600
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/152||polarfire_syn_comps.v(5364);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5364
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/154||polarfire_syn_comps.v(6174);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6174
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/156||polarfire_syn_comps.v(6283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/158||polarfire_syn_comps.v(6321);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6321
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/160||polarfire_syn_comps.v(6394);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6394
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/162||polarfire_syn_comps.v(7283);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7283
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/164||polarfire_syn_comps.v(8340);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8340
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/166||polarfire_syn_comps.v(9299);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9299
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/168||polarfire_syn_comps.v(10035);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10035
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/170||polarfire_syn_comps.v(10750);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10750
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/172||polarfire_syn_comps.v(10784);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10784
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/174||polarfire_syn_comps.v(10820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/176||polarfire_syn_comps.v(10867);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10867
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/178||polarfire_syn_comps.v(10901);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10901
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/180||polarfire_syn_comps.v(11767);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11767
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/182||polarfire_syn_comps.v(12810);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12810
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/184||polarfire_syn_comps.v(12822);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12822
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/186||polarfire_syn_comps.v(12833);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12833
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/188||polarfire_syn_comps.v(12846);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12846
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=16||Top.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/216||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=16||Top.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/217||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit ADC_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/221||ADC_AD7663AS.V(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/318
Implementation;Synthesis||CL190||@W:Optimizing register bit ADC_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/222||ADC_AD7663AS.V(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/318
Implementation;Synthesis||CL190||@W:Optimizing register bit ADC_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/223||ADC_AD7663AS.V(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/318
Implementation;Synthesis||CL190||@W:Optimizing register bit ADC_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/224||ADC_AD7663AS.V(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/318
Implementation;Synthesis||CL190||@W:Optimizing register bit ADC_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/225||ADC_AD7663AS.V(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/318
Implementation;Synthesis||CL190||@W:Optimizing register bit ADC_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/226||ADC_AD7663AS.V(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/318
Implementation;Synthesis||CL190||@W:Optimizing register bit ADC_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/227||ADC_AD7663AS.V(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/318
Implementation;Synthesis||CL190||@W:Optimizing register bit ADC_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/228||ADC_AD7663AS.V(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/318
Implementation;Synthesis||CL190||@W:Optimizing register bit ADC_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/229||ADC_AD7663AS.V(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/318
Implementation;Synthesis||CL190||@W:Optimizing register bit ADC_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/230||ADC_AD7663AS.V(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/318
Implementation;Synthesis||CL190||@W:Optimizing register bit ADC_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/231||ADC_AD7663AS.V(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/318
Implementation;Synthesis||CL190||@W:Optimizing register bit ADC_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/232||ADC_AD7663AS.V(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/318
Implementation;Synthesis||CL190||@W:Optimizing register bit ADC_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/233||ADC_AD7663AS.V(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/318
Implementation;Synthesis||CL190||@W:Optimizing register bit ADC_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/234||ADC_AD7663AS.V(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/318
Implementation;Synthesis||CL190||@W:Optimizing register bit ADC_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/235||ADC_AD7663AS.V(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/318
Implementation;Synthesis||CL190||@W:Optimizing register bit ADC_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/236||ADC_AD7663AS.V(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/318
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 16 of ADC_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/237||ADC_AD7663AS.V(318);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/318
Implementation;Synthesis||CL169||@W:Pruning unused register clk2meghz_div[15:0]. Make sure that there are no unused intermediate registers.||Top.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/244||CLK_GEN.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||CL190||@W:Optimizing register bit DAC_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/248||DAC_AD8803AR.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/104
Implementation;Synthesis||CL190||@W:Optimizing register bit DAC_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/249||DAC_AD8803AR.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/104
Implementation;Synthesis||CL190||@W:Optimizing register bit DAC_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/250||DAC_AD8803AR.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/104
Implementation;Synthesis||CL190||@W:Optimizing register bit DAC_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/251||DAC_AD8803AR.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/104
Implementation;Synthesis||CL190||@W:Optimizing register bit DAC_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/252||DAC_AD8803AR.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/104
Implementation;Synthesis||CL190||@W:Optimizing register bit DAC_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/253||DAC_AD8803AR.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/104
Implementation;Synthesis||CL190||@W:Optimizing register bit DAC_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/254||DAC_AD8803AR.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/104
Implementation;Synthesis||CL190||@W:Optimizing register bit DAC_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/255||DAC_AD8803AR.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/104
Implementation;Synthesis||CL190||@W:Optimizing register bit DAC_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/256||DAC_AD8803AR.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/104
Implementation;Synthesis||CL190||@W:Optimizing register bit DAC_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/257||DAC_AD8803AR.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/104
Implementation;Synthesis||CL190||@W:Optimizing register bit DAC_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/258||DAC_AD8803AR.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/104
Implementation;Synthesis||CL190||@W:Optimizing register bit DAC_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/259||DAC_AD8803AR.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/104
Implementation;Synthesis||CL190||@W:Optimizing register bit DAC_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/260||DAC_AD8803AR.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/104
Implementation;Synthesis||CL190||@W:Optimizing register bit DAC_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/261||DAC_AD8803AR.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/104
Implementation;Synthesis||CL190||@W:Optimizing register bit DAC_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/262||DAC_AD8803AR.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/104
Implementation;Synthesis||CL190||@W:Optimizing register bit DAC_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/263||DAC_AD8803AR.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/104
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 16 of DAC_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/264||DAC_AD8803AR.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/104
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 0 of phase_6[5:0] assign 0, register removed by optimization.||Top.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/272||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 3 of phase_6[5:0] assign 0, register removed by optimization.||Top.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/273||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 5 of phase_6[5:0] assign 0, register removed by optimization.||Top.srr(274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/274||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 0 of phase_5[5:0] assign 0, register removed by optimization.||Top.srr(275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/275||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 2 of phase_5[5:0] assign 0, register removed by optimization.||Top.srr(276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/276||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 5 of phase_5[5:0] assign 0, register removed by optimization.||Top.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/277||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 1 of phase_4[5:0] assign 0, register removed by optimization.||Top.srr(278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/278||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 2 of phase_4[5:0] assign 0, register removed by optimization.||Top.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/279||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL177||@W:Sharing sequential element phase_4 and merging phase_5. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/280||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 5 of phase_4[5:0] assign 0, register removed by optimization.||Top.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/281||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL177||@W:Sharing sequential element phase_3 and merging phase_4. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/282||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 1 of phase_3[5:0] assign 0, register removed by optimization.||Top.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/283||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 2 of phase_3[5:0] assign 0, register removed by optimization.||Top.srr(284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/284||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 4 of phase_3[5:0] assign 0, register removed by optimization.||Top.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/285||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL177||@W:Sharing sequential element phase_2 and merging phase_4. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/286||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 1 of phase_2[5:0] assign 0, register removed by optimization.||Top.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/287||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 3 of phase_2[5:0] assign 0, register removed by optimization.||Top.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/288||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 4 of phase_2[5:0] assign 0, register removed by optimization.||Top.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/289||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL177||@W:Sharing sequential element phase_2 and merging phase_3. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/290||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 0 of phase_1[5:0] assign 0, register removed by optimization.||Top.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/291||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL177||@W:Sharing sequential element phase_1 and merging phase_6. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/292||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 3 of phase_1[5:0] assign 0, register removed by optimization.||Top.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/293||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 4 of phase_1[5:0] assign 0, register removed by optimization.||Top.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/294||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL177||@W:Sharing sequential element phase_1 and merging phase_3. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/295||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CG133||@W:Object sts_counter is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/298||GPIO.v(109);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/109
Implementation;Synthesis||CG133||@W:Object Led_timer_100ms is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/299||GPIO.v(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/112
Implementation;Synthesis||CL190||@W:Optimizing register bit GPIO_DO[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/301||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL190||@W:Optimizing register bit GPIO_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/302||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL190||@W:Optimizing register bit GPIO_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/303||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL190||@W:Optimizing register bit GPIO_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/304||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL190||@W:Optimizing register bit GPIO_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/305||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL190||@W:Optimizing register bit GPIO_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/306||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL190||@W:Optimizing register bit GPIO_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/307||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL190||@W:Optimizing register bit GPIO_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/308||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL190||@W:Optimizing register bit GPIO_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/309||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL190||@W:Optimizing register bit GPIO_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/310||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL190||@W:Optimizing register bit GPIO_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/311||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL190||@W:Optimizing register bit GPIO_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/312||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL190||@W:Optimizing register bit GPIO_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/313||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL190||@W:Optimizing register bit GPIO_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/314||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL190||@W:Optimizing register bit GPIO_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/315||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL190||@W:Optimizing register bit GPIO_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/316||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL190||@W:Optimizing register bit GPIO_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/317||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 15 of GPIO_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/318||GPIO.v(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/242
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 0 of phase_6[5:0] assign 0, register removed by optimization.||Top.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/323||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 3 of phase_6[5:0] assign 0, register removed by optimization.||Top.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/324||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 5 of phase_6[5:0] assign 0, register removed by optimization.||Top.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/325||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 0 of phase_5[5:0] assign 0, register removed by optimization.||Top.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/326||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 2 of phase_5[5:0] assign 0, register removed by optimization.||Top.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/327||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 5 of phase_5[5:0] assign 0, register removed by optimization.||Top.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/328||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 1 of phase_4[5:0] assign 0, register removed by optimization.||Top.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/329||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 2 of phase_4[5:0] assign 0, register removed by optimization.||Top.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/330||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL177||@W:Sharing sequential element phase_4 and merging phase_5. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/331||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 5 of phase_4[5:0] assign 0, register removed by optimization.||Top.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/332||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL177||@W:Sharing sequential element phase_3 and merging phase_4. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/333||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 1 of phase_3[5:0] assign 0, register removed by optimization.||Top.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/334||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 2 of phase_3[5:0] assign 0, register removed by optimization.||Top.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/335||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 4 of phase_3[5:0] assign 0, register removed by optimization.||Top.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/336||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL177||@W:Sharing sequential element phase_2 and merging phase_4. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/337||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 1 of phase_2[5:0] assign 0, register removed by optimization.||Top.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/338||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 3 of phase_2[5:0] assign 0, register removed by optimization.||Top.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/339||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 4 of phase_2[5:0] assign 0, register removed by optimization.||Top.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/340||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL177||@W:Sharing sequential element phase_2 and merging phase_3. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/341||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 0 of phase_1[5:0] assign 0, register removed by optimization.||Top.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/342||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL177||@W:Sharing sequential element phase_1 and merging phase_6. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/343||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 3 of phase_1[5:0] assign 0, register removed by optimization.||Top.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/344||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 4 of phase_1[5:0] assign 0, register removed by optimization.||Top.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/345||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL177||@W:Sharing sequential element phase_1 and merging phase_3. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/346||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 16 of sp[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/353||FREQ_COUNTER.v(90);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/90
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/354||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/355||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/356||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/357||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/358||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/359||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/360||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/361||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/362||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/363||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/364||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/365||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/366||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/367||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/368||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL190||@W:Optimizing register bit OSC_CT_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/369||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 16 of OSC_CT_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/370||FREQ_COUNTER.v(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/75
Implementation;Synthesis||CL169||@W:Pruning unused register opb_do_byte_0[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/374||pci_emu_target.v(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/129
Implementation;Synthesis||CL169||@W:Pruning unused register opb_addr_byte_0[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/375||pci_emu_target.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/92
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_ADDR[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/382||pci_emu_target.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/92
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_ADDR[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/383||pci_emu_target.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/92
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_ADDR[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/384||pci_emu_target.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/92
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_ADDR[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/385||pci_emu_target.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/92
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_ADDR[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/386||pci_emu_target.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/92
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_ADDR[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/387||pci_emu_target.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/92
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_ADDR[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/388||pci_emu_target.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/92
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_ADDR[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/389||pci_emu_target.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/92
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/390||pci_emu_target.v(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/129
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/391||pci_emu_target.v(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/129
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/392||pci_emu_target.v(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/129
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/393||pci_emu_target.v(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/129
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/394||pci_emu_target.v(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/129
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/395||pci_emu_target.v(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/129
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/396||pci_emu_target.v(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/129
Implementation;Synthesis||CL190||@W:Optimizing register bit OPB_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/397||pci_emu_target.v(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/129
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 24 of OPB_ADDR[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/398||pci_emu_target.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/92
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 24 of OPB_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/399||pci_emu_target.v(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/129
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/403||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/404||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/405||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/406||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/407||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/408||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/409||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/410||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/411||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/412||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/413||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/414||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/415||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/416||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/417||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL190||@W:Optimizing register bit SP_DO[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/418||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 16 of SP_DO[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/419||ScratchPadRegister.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/53
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of SP_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/427||ScratchPadRegister.v(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\ScratchPadRegister.v'/linenumber/23
Implementation;Synthesis||CL246||@W:Input port bits 31 to 24 of OPB_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/430||pci_emu_target.v(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/46
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of OSC_CT_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/433||FREQ_COUNTER.v(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\FREQ_COUNTER.v'/linenumber/26
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of phase_3[5:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/438||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 3 of phase_6[4:2]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/439||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 3 of phase_5[4:2]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/440||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL169||@W:Pruning unused register phase_4[0]. Make sure that there are no unused intermediate registers.||Top.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/441||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL169||@W:Pruning unused register phase_2[2]. Make sure that there are no unused intermediate registers.||Top.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/442||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL169||@W:Pruning unused register phase_5[2]. Make sure that there are no unused intermediate registers.||Top.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/443||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL169||@W:Pruning unused register phase_6[2]. Make sure that there are no unused intermediate registers.||Top.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/444||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL169||@W:Pruning unused register phase_3[4]. Make sure that there are no unused intermediate registers.||Top.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/445||LIFT_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/122
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register phase_cnt.||Top.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/446||LIFT_MOT.v(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/141
Implementation;Synthesis||CL246||@W:Input port bits 31 to 5 of LIFT_MOT_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/455||LIFT_MOT.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/36
Implementation;Synthesis||CL246||@W:Input port bits 31 to 3 of LIFT_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/456||LIFT_MOT.v(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/37
Implementation;Synthesis||CL159||@N: Input SYSCLK is unused.||Top.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/457||LIFT_MOT.v(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/42
Implementation;Synthesis||CL246||@W:Input port bits 31 to 17 of GPIO_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/460||GPIO.v(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/22
Implementation;Synthesis||CL159||@N: Input GPIO_ADDR is unused.||Top.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/461||GPIO.v(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/23
Implementation;Synthesis||CL159||@N: Input ADMUX_RE is unused.||Top.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/462||GPIO.v(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/34
Implementation;Synthesis||CL159||@N: Input ADSEL_RE is unused.||Top.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/463||GPIO.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/36
Implementation;Synthesis||CL159||@N: Input STS_RE is unused.||Top.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/464||GPIO.v(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/38
Implementation;Synthesis||CL159||@N: Input GANTRY_96V_IF_RE is unused.||Top.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/465||GPIO.v(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/40
Implementation;Synthesis||CL159||@N: Input LIFT_96V_IF_RE is unused.||Top.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/466||GPIO.v(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\GPIO.v'/linenumber/42
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of phase_3[5:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/469||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 3 of phase_6[4:2]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/470||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 3 of phase_5[4:2]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/471||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL169||@W:Pruning unused register phase_4[0]. Make sure that there are no unused intermediate registers.||Top.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/472||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL169||@W:Pruning unused register phase_2[2]. Make sure that there are no unused intermediate registers.||Top.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/473||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL169||@W:Pruning unused register phase_5[2]. Make sure that there are no unused intermediate registers.||Top.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/474||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL169||@W:Pruning unused register phase_6[2]. Make sure that there are no unused intermediate registers.||Top.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/475||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL169||@W:Pruning unused register phase_3[4]. Make sure that there are no unused intermediate registers.||Top.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/476||GANTRY_MOT.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/122
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register phase_cnt.||Top.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/477||GANTRY_MOT.v(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/141
Implementation;Synthesis||CL246||@W:Input port bits 31 to 5 of GANT_MOT_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/486||GANTRY_MOT.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/36
Implementation;Synthesis||CL246||@W:Input port bits 31 to 3 of GANT_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/487||GANTRY_MOT.v(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/37
Implementation;Synthesis||CL159||@N: Input SYSCLK is unused.||Top.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/488||GANTRY_MOT.v(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit watchdog_time_100us[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/491||FPGA_WD.v(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\FPGA_WD.v'/linenumber/31
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of watchdog_time_100us[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/492||FPGA_WD.v(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\FPGA_WD.v'/linenumber/31
Implementation;Synthesis||CL159||@N: Input OPB_CLK is unused.||Top.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/493||FPGA_WD.v(20);liberoaction://cross_probe/hdl/file/'<project>\hdl\FPGA_WD.v'/linenumber/20
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of DAC_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/496||DAC_AD8803AR.v(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/35
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of OPB_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/497||DAC_AD8803AR.v(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\DAC_AD8803AR.v'/linenumber/36
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of CLK_GEN_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/500||CLK_GEN.v(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/34
Implementation;Synthesis||CL246||@W:Input port bits 31 to 20 of DEC_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/503||ADDR_DECODER.v(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADDR_DECODER.v'/linenumber/56
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register status.||Top.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/506||ADC_AD7663AS.V(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine status||Top.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/521||ADC_AD7663AS.V(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||Top.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/522||ADC_AD7663AS.V(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||CL249||@W:Initial value is not supported on state machine state||Top.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/549||ADC_AD7663AS.V(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of ADC_DI[31:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/550||ADC_AD7663AS.V(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/61
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of ADC_ADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/551||ADC_AD7663AS.V(62);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/62
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||Top.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/667||null;null
Implementation;Synthesis||MF474||@N: No compile point is identified in Automatic Compile Point mode||Top.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/668||null;null
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance ADC_AD7663AS_0.data_count[10:0] is being ignored due to limitations in architecture. ||Top.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/687||adc_ad7663as.v(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance ADC_AD7663AS_0.time_out_count[6:0] is being ignored due to limitations in architecture. ||Top.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/688||adc_ad7663as.v(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance ADC_AD7663AS_0.clk_aq_low[1:0] is being ignored due to limitations in architecture. ||Top.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/689||adc_ad7663as.v(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance ADC_AD7663AS_0.clk_aq_high[1:0] is being ignored due to limitations in architecture. ||Top.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/690||adc_ad7663as.v(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance ADC_AD7663AS_0.ram_wr_pt[9:0] is being ignored due to limitations in architecture. ||Top.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/691||adc_ad7663as.v(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance ADC_AD7663AS_0.AD_CNVST is being ignored due to limitations in architecture. ||Top.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/692||adc_ad7663as.v(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance ADC_AD7663AS_0.ram_wr_clk is being ignored due to limitations in architecture. ||Top.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/693||adc_ad7663as.v(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance ADC_AD7663AS_0.ad_sclk_en is being ignored due to limitations in architecture. ||Top.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/694||adc_ad7663as.v(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance ADC_AD7663AS_0.sdout_buf[15:0] is being ignored due to limitations in architecture. ||Top.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/695||adc_ad7663as.v(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance ADC_AD7663AS_0.clk_div_sd[15:0] is being ignored due to limitations in architecture. ||Top.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/696||adc_ad7663as.v(352);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/352
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance ADC_AD7663AS_0.clk_div_aq[15:0] is being ignored due to limitations in architecture. ||Top.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/697||adc_ad7663as.v(352);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/352
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance ADC_AD7663AS_0.data_length[11:0] is being ignored due to limitations in architecture. ||Top.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/698||adc_ad7663as.v(352);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/352
Implementation;Synthesis||BN132||@W:Removing sequential instance PCI_EMU_TARGET_0.opb_addr_byte_1[7:0] because it is equivalent to instance PCI_EMU_TARGET_0.opb_do_byte_1[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/699||pci_emu_target.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/92
Implementation;Synthesis||BN132||@W:Removing sequential instance PCI_EMU_TARGET_0.opb_addr_byte_2[7:0] because it is equivalent to instance PCI_EMU_TARGET_0.opb_do_byte_2[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/700||pci_emu_target.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/92
Implementation;Synthesis||BN132||@W:Removing sequential instance PCI_EMU_TARGET_0.opb_addr_byte_3[7:0] because it is equivalent to instance PCI_EMU_TARGET_0.opb_do_byte_3[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/701||pci_emu_target.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/92
Implementation;Synthesis||MO156||@W:RAM ram_1[15:0] removed due to constant propagation. ||Top.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/708||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance PA_RADDR[9:0] (in view: work.DP_RAM_2R_1W_16s_10s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/715||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||BN362||@N: Removing sequential instance ram_1_reg[15:0] (in view: work.DP_RAM_2R_1W_16s_10s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||Top.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/716||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||FP130||@N: Promoting Net PCI_CLK2 on CLKINT  I_1 ||Top.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/717||null;null
Implementation;Synthesis||FP130||@N: Promoting Net SYSCLK on CLKINT  I_2 ||Top.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/718||null;null
Implementation;Synthesis||FP130||@N: Promoting Net ADC_AD7663AS_0.sclk.CLK_OUT on CLKINT  I_1 ||Top.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/719||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DAC_AD8803AR_0.tx_clk_mod.CLK_OUT on CLKINT  I_1 ||Top.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/720||null;null
Implementation;Synthesis||FP130||@N: Promoting Net ClkGen_0.pulse2mhz_div.clkout on CLKINT  I_1 ||Top.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/721||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Lift_Motor_0.pwm on CLKINT  I_1 ||Top.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/722||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Gantry_Motor_0.pwm on CLKINT  I_1 ||Top.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/723||null;null
Implementation;Synthesis||FP130||@N: Promoting Net ClkGen_0.wdclk_div.CLK_OUT on CLKINT  I_1 ||Top.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/724||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=352 on top level netlist Top ||Top.srr(725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/725||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock Top|PCI_CLK2 which controls 474 sequential elements including ADC_AD7663AS_0.data_in_ram.PB_RADDR[9:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/771||dual_port_ram.v(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/61
Implementation;Synthesis||MT530||@W:Found inferred clock Top|SYSCLK which controls 262 sequential elements including ADC_AD7663AS_0.aqclkdiv.cntr[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/772||clk_div.v(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_DIV.V'/linenumber/37
Implementation;Synthesis||MT530||@W:Found inferred clock CLOCK_DIV_4|N_17_inferred_clock which controls 16 sequential elements including OSCILLATOR_COUNTER_0.counter.count[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/773||timer_counter.v(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timer_Counter.v'/linenumber/42
Implementation;Synthesis||MT530||@W:Found inferred clock Lift_Motor|N_1_inferred_clock which controls 13 sequential elements including Lift_Motor_0.phase[5:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/774||lift_mot.v(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\LIFT_MOT.v'/linenumber/141
Implementation;Synthesis||MT530||@W:Found inferred clock Gantry_Motor|N_1_inferred_clock which controls 13 sequential elements including Gantry_Motor_0.phase[5:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/775||gantry_mot.v(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\GANTRY_MOT.v'/linenumber/141
Implementation;Synthesis||MT530||@W:Found inferred clock ADC_AD7663AS|ram_wr_clk_inferred_clock which controls 16 sequential elements including ADC_AD7663AS_0.data_in_ram.ram[15:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/776||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Top.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/778||null;null
Implementation;Synthesis||MO231||@N: Found counter in view:work.Top(verilog) instance OSCILLATOR_COUNTER_0.counter.count[15:0] ||Top.srr(900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/900||timer_counter.v(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timer_Counter.v'/linenumber/42
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADC_AD7663AS(verilog) instance data_count[10:0] ||Top.srr(957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/957||adc_ad7663as.v(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADC_AD7663AS(verilog) instance time_out_count[6:0] ||Top.srr(958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/958||adc_ad7663as.v(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||FX107||@W:RAM data_in_ram.ram[15:0] (in view: work.ADC_AD7663AS(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top.srr(959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/959||dual_port_ram.v(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\dual_port_ram.v'/linenumber/53
Implementation;Synthesis||BN132||@W:Removing instance ADC_AD7663AS_0.sp[8] because it is equivalent to instance ADC_AD7663AS_0.sp[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/960||adc_ad7663as.v(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||BN132||@W:Removing instance ADC_AD7663AS_0.sp[6] because it is equivalent to instance ADC_AD7663AS_0.sp[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/961||adc_ad7663as.v(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||BN132||@W:Removing instance ADC_AD7663AS_0.sp[13] because it is equivalent to instance ADC_AD7663AS_0.sp[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/962||adc_ad7663as.v(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||BN132||@W:Removing instance ADC_AD7663AS_0.sp[9] because it is equivalent to instance ADC_AD7663AS_0.sp[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/963||adc_ad7663as.v(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||BN132||@W:Removing instance ADC_AD7663AS_0.sp[4] because it is equivalent to instance ADC_AD7663AS_0.sp[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/964||adc_ad7663as.v(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_AD7663AS.V'/linenumber/133
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse50us_div[14] because it is equivalent to instance ClkGen_0.clk16khz_div[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/968||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse5us_div[14] because it is equivalent to instance ClkGen_0.clk16khz_div[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/969||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse100us_div[14] because it is equivalent to instance ClkGen_0.clk16khz_div[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/970||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse50us_div[15] because it is equivalent to instance ClkGen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/971||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse5us_div[15] because it is equivalent to instance ClkGen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/972||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse100us_div[15] because it is equivalent to instance ClkGen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/973||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse500us_div[15] because it is equivalent to instance ClkGen_0.clk16khz_div[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/974||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse5us_div[9] because it is equivalent to instance ClkGen_0.pulse50us_div[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/975||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse500us_div[9] because it is equivalent to instance ClkGen_0.pulse50us_div[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/976||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse50us_div[10] because it is equivalent to instance ClkGen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/977||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse5us_div[10] because it is equivalent to instance ClkGen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/978||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse100us_div[10] because it is equivalent to instance ClkGen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/979||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse500us_div[10] because it is equivalent to instance ClkGen_0.clk16khz_div[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/980||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse5us_div[11] because it is equivalent to instance ClkGen_0.clk16khz_div[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/981||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse100us_div[11] because it is equivalent to instance ClkGen_0.clk16khz_div[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/982||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse500us_div[11] because it is equivalent to instance ClkGen_0.clk16khz_div[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/983||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse50us_div[12] because it is equivalent to instance ClkGen_0.clk16khz_div[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/984||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse5us_div[12] because it is equivalent to instance ClkGen_0.clk16khz_div[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/985||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse500us_div[12] because it is equivalent to instance ClkGen_0.clk16khz_div[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/986||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse50us_div[13] because it is equivalent to instance ClkGen_0.clk16khz_div[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/987||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse5us_div[13] because it is equivalent to instance ClkGen_0.clk16khz_div[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/988||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse100us_div[13] because it is equivalent to instance ClkGen_0.clk16khz_div[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/989||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse5us_div[0] because it is equivalent to instance ClkGen_0.pulse500us_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/990||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse500us_div[0] because it is equivalent to instance ClkGen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/991||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse50us_div[0] because it is equivalent to instance ClkGen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/992||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse100us_div[0] because it is equivalent to instance ClkGen_0.clk16khz_div[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/993||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse500us_div[1] because it is equivalent to instance ClkGen_0.clk16khz_div[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/994||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse50us_div[1] because it is equivalent to instance ClkGen_0.clk16khz_div[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/995||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse100us_div[1] because it is equivalent to instance ClkGen_0.clk16khz_div[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/996||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse5us_div[2] because it is equivalent to instance ClkGen_0.pulse500us_div[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/997||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse500us_div[2] because it is equivalent to instance ClkGen_0.clk16khz_div[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/998||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse100us_div[2] because it is equivalent to instance ClkGen_0.clk16khz_div[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/999||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse500us_div[4] because it is equivalent to instance ClkGen_0.clk16khz_div[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1000||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse50us_div[4] because it is equivalent to instance ClkGen_0.clk16khz_div[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1001||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse100us_div[4] because it is equivalent to instance ClkGen_0.clk16khz_div[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1002||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse100us_div[5] because it is equivalent to instance ClkGen_0.pulse50us_div[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1003||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse500us_div[6] because it is equivalent to instance ClkGen_0.pulse100us_div[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1004||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse50us_div[8] because it is equivalent to instance ClkGen_0.clk16khz_div[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1005||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse100us_div[8] because it is equivalent to instance ClkGen_0.clk16khz_div[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1006||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse500us_div[8] because it is equivalent to instance ClkGen_0.clk16khz_div[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1007||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse100us_div[9] because it is equivalent to instance ClkGen_0.clk16khz_div[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1008||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse5us_div[3] because it is equivalent to instance ClkGen_0.pulse500us_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1009||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse500us_div[3] because it is equivalent to instance ClkGen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1010||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse100us_div[3] because it is equivalent to instance ClkGen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1011||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse5us_div[5] because it is equivalent to instance ClkGen_0.pulse500us_div[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1012||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse500us_div[5] because it is equivalent to instance ClkGen_0.clk16khz_div[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1013||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse5us_div[6] because it is equivalent to instance ClkGen_0.clk16khz_div[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1014||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse50us_div[6] because it is equivalent to instance ClkGen_0.clk16khz_div[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1015||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse5us_div[7] because it is equivalent to instance ClkGen_0.pulse500us_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1016||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse500us_div[7] because it is equivalent to instance ClkGen_0.clk16khz_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1017||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse50us_div[7] because it is equivalent to instance ClkGen_0.clk16khz_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1018||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse100us_div[7] because it is equivalent to instance ClkGen_0.clk16khz_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1019||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkGen_0.pulse100us_div[6] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1020||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkGen_0.pulse50us_div[3] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1022||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkGen_0.pulse50us_div[5] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1024||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkGen_0.pulse50us_div[9] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(1026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1026||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkGen_0.pulse5us_div[8] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(1028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1028||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkGen_0.clk16khz_div[4] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(1030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1030||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkGen_0.clk16khz_div[10] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1032||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkGen_0.clk16khz_div[11] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1034||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkGen_0.clk16khz_div[12] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1036||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkGen_0.clk16khz_div[13] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1038||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkGen_0.clk16khz_div[14] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1040||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkGen_0.clk16khz_div[15] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1042||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkGen_0.clk16khz_div[0] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1044||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkGen_0.clk16khz_div[1] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1046||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN362||@N: Removing sequential instance ClkGen_0.clk16khz_div[2] (in view: work.Top(verilog)) because it does not drive other instances.||Top.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1048||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse5us_div[1] because it is equivalent to instance ClkGen_0.clk16khz_div[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1058||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.clk16khz_div[9] because it is equivalent to instance ClkGen_0.clk16khz_div[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1059||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.clk16khz_div[8] because it is equivalent to instance ClkGen_0.clk16khz_div[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1060||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.clk16khz_div[7] because it is equivalent to instance ClkGen_0.clk16khz_div[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1061||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.clk16khz_div[6] because it is equivalent to instance ClkGen_0.clk16khz_div[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1062||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.clk16khz_div[5] because it is equivalent to instance ClkGen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1063||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse5us_div[4] because it is equivalent to instance ClkGen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1064||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse50us_div[11] because it is equivalent to instance ClkGen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1065||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse50us_div[2] because it is equivalent to instance ClkGen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1066||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse100us_div[12] because it is equivalent to instance ClkGen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1067||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse500us_div[13] because it is equivalent to instance ClkGen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1068||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||BN132||@W:Removing instance ClkGen_0.pulse500us_div[14] because it is equivalent to instance ClkGen_0.clk16khz_div[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1069||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||FX271||@N: Replicating instance PCI_EMU_TARGET_0.OPB_ADDR_1[3] (in view: work.Top(verilog)) with 28 loads 1 time to improve timing.||Top.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1094||pci_emu_target.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/92
Implementation;Synthesis||FX271||@N: Replicating instance PCI_EMU_TARGET_0.OPB_ADDR_1[2] (in view: work.Top(verilog)) with 5 loads 1 time to improve timing.||Top.srr(1095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1095||pci_emu_target.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/92
Implementation;Synthesis||FX271||@N: Replicating instance ClkGen_0.clk16khz_div[3] (in view: work.Top(verilog)) with 52 loads 2 times to improve timing.||Top.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1096||clk_gen.v(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\CLK_GEN.v'/linenumber/152
Implementation;Synthesis||FX271||@N: Replicating instance PCI_EMU_TARGET_0.OPB_RE (in view: work.Top(verilog)) with 10 loads 1 time to improve timing.||Top.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1105||pci_emu_target.v(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/59
Implementation;Synthesis||FX271||@N: Replicating instance PCI_EMU_TARGET_0.OPB_ADDR_1[1] (in view: work.Top(verilog)) with 19 loads 1 time to improve timing.||Top.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1106||pci_emu_target.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/92
Implementation;Synthesis||FX271||@N: Replicating instance PCI_EMU_TARGET_0.OPB_ADDR_1[0] (in view: work.Top(verilog)) with 25 loads 2 times to improve timing.||Top.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1107||pci_emu_target.v(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\pci_emu_target.v'/linenumber/92
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(1142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1142||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(1143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1143||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(1144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1144||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(1145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1145||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(1146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1146||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(1147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1147||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Top|PCI_CLK2 with period 10.00ns. Please declare a user-defined clock on port PCI_CLK2.||Top.srr(1157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1157||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Top|SYSCLK with period 10.00ns. Please declare a user-defined clock on port SYSCLK.||Top.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1158||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock CLOCK_DIV_4|N_17_inferred_clock with period 10.00ns. Please declare a user-defined clock on net ClkGen_0.pulse2mhz_div.N_17.||Top.srr(1159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1159||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Lift_Motor|N_1_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Lift_Motor_0.N_1_0.||Top.srr(1160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1160||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Gantry_Motor|N_1_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Gantry_Motor_0.N_1.||Top.srr(1161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1161||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock ADC_AD7663AS|ram_wr_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on net ADC_AD7663AS_0.ram_wr_clk.||Top.srr(1162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1162||null;null
