INFO: [VRFC 10-2263] Analyzing Verilog file "/home/smdsbz/Projects/verilog/WasherController/WasherController.srcs/sources_1/imports/sources_1/new/Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockSignal1S
INFO: [VRFC 10-311] analyzing module DelaySignalNS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/smdsbz/Projects/verilog/WasherController/WasherController.srcs/sim_1/imports/new/Clock_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_TB
