library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity control_unit is 

port(
	reset : in std_logic;
	opcode : in std_logic_vector(5 downto 0);
	
	reg_dst : out std_logic;
	jump : out std_logic;
	branch : out std_logic;
	mem_read : out std_logic;
	mem_reg : out std_logic;
	alu_op : out std_logic_vector(1 downto 0);
	mem_write : out std_logic;
	alu_src : out std_logic;
	reg_write : out std_logic
	
);
