
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a2b0  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000a2b0  2000a2b0  000122b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000528  2000a2b8  2000a2b8  000122b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000200  2000a7e0  2000a7e0  000127e0  2**2
                  ALLOC
  4 .stack        00003000  2000a9e0  2000a9e0  000127e0  2**0
                  ALLOC
  5 .comment      00000306  00000000  00000000  000127e0  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000009a0  00000000  00000000  00012ae6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000018fa  00000000  00000000  00013486  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000db4a  00000000  00000000  00014d80  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000019f0  00000000  00000000  000228ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000058a0  00000000  00000000  000242ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002d40  00000000  00000000  00029b5c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004b0e  00000000  00000000  0002c89c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003541  00000000  00000000  000313aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00075b81  00000000  00000000  000348eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000aa46c  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000920  00000000  00000000  000aa491  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20002371 	.word	0x20002371
2000006c:	2000239d 	.word	0x2000239d
20000070:	20002eed 	.word	0x20002eed
20000074:	20002f19 	.word	0x20002f19
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20001891 	.word	0x20001891
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200032fd 	.word	0x200032fd
2000021c:	20003325 	.word	0x20003325
20000220:	2000334d 	.word	0x2000334d
20000224:	20003375 	.word	0x20003375
20000228:	2000339d 	.word	0x2000339d
2000022c:	200033c5 	.word	0x200033c5
20000230:	200033ed 	.word	0x200033ed
20000234:	20003415 	.word	0x20003415
20000238:	2000343d 	.word	0x2000343d
2000023c:	20003465 	.word	0x20003465
20000240:	2000348d 	.word	0x2000348d
20000244:	200034b5 	.word	0x200034b5
20000248:	200034dd 	.word	0x200034dd
2000024c:	20003505 	.word	0x20003505
20000250:	2000352d 	.word	0x2000352d
20000254:	20003555 	.word	0x20003555
20000258:	2000357d 	.word	0x2000357d
2000025c:	200035a5 	.word	0x200035a5
20000260:	200035cd 	.word	0x200035cd
20000264:	200035f5 	.word	0x200035f5
20000268:	2000361d 	.word	0x2000361d
2000026c:	20003645 	.word	0x20003645
20000270:	2000366d 	.word	0x2000366d
20000274:	20003695 	.word	0x20003695
20000278:	200036bd 	.word	0x200036bd
2000027c:	200036e5 	.word	0x200036e5
20000280:	2000370d 	.word	0x2000370d
20000284:	20003735 	.word	0x20003735
20000288:	2000375d 	.word	0x2000375d
2000028c:	20003785 	.word	0x20003785
20000290:	200037ad 	.word	0x200037ad
20000294:	200037d5 	.word	0x200037d5

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	20003069 	.word	0x20003069
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000a2b8 	.word	0x2000a2b8
20000450:	2000a2b8 	.word	0x2000a2b8
20000454:	2000a2b8 	.word	0x2000a2b8
20000458:	2000a7e0 	.word	0x2000a7e0
2000045c:	00000000 	.word	0x00000000
20000460:	2000a7e0 	.word	0x2000a7e0
20000464:	2000a9e0 	.word	0x2000a9e0
20000468:	20004071 	.word	0x20004071
2000046c:	200004fd 	.word	0x200004fd

20000470 <__do_global_dtors_aux>:
20000470:	f24a 73e0 	movw	r3, #42976	; 0xa7e0
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f24a 20b8 	movw	r0, #41656	; 0xa2b8
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <trigger_solenoid_pin_init>:
#include "timer_t.h"

#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
200004a0:	b580      	push	{r7, lr}
200004a2:	af00      	add	r7, sp, #0
    MSS_GPIO_init();
200004a4:	f002 fd6c 	bl	20002f80 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
200004a8:	f04f 0001 	mov.w	r0, #1
200004ac:	f04f 0105 	mov.w	r1, #5
200004b0:	f002 fd9c 	bl	20002fec <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004b4:	f04f 0001 	mov.w	r0, #1
200004b8:	f04f 0100 	mov.w	r1, #0
200004bc:	f002 fdb4 	bl	20003028 <MSS_GPIO_set_output>
}
200004c0:	bd80      	pop	{r7, pc}
200004c2:	bf00      	nop

200004c4 <trigger_solenoid_activate>:

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
200004c4:	b580      	push	{r7, lr}
200004c6:	b082      	sub	sp, #8
200004c8:	af00      	add	r7, sp, #0
200004ca:	6078      	str	r0, [r7, #4]

	// Use a GPIO pin and a delay
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
200004cc:	f04f 0001 	mov.w	r0, #1
200004d0:	f04f 0101 	mov.w	r1, #1
200004d4:	f002 fda8 	bl	20003028 <MSS_GPIO_set_output>
	use_me_carefully_ms_delay_timer(ms);
200004d8:	6878      	ldr	r0, [r7, #4]
200004da:	f001 fb53 	bl	20001b84 <use_me_carefully_ms_delay_timer>

	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
200004de:	f04f 0001 	mov.w	r0, #1
200004e2:	f04f 0100 	mov.w	r1, #0
200004e6:	f002 fd9f 	bl	20003028 <MSS_GPIO_set_output>

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
200004ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
200004ee:	f001 fb49 	bl	20001b84 <use_me_carefully_ms_delay_timer>
}
200004f2:	f107 0708 	add.w	r7, r7, #8
200004f6:	46bd      	mov	sp, r7
200004f8:	bd80      	pop	{r7, pc}
200004fa:	bf00      	nop

200004fc <main>:
static uint8_t g_live_fire_enabled = 0;
static lcd_screen_state_t lcd_state;
static lcd_screen_state_t lcd_last_state;
static circle_t trg;

int main() {
200004fc:	b580      	push	{r7, lr}
200004fe:	b082      	sub	sp, #8
20000500:	af00      	add	r7, sp, #0

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
20000502:	f002 fd3d 	bl	20002f80 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20000506:	f04f 0000 	mov.w	r0, #0
2000050a:	f04f 0105 	mov.w	r1, #5
2000050e:	f002 fd6d 	bl	20002fec <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000512:	f04f 0000 	mov.w	r0, #0
20000516:	f04f 0100 	mov.w	r1, #0
2000051a:	f002 fd85 	bl	20003028 <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
2000051e:	f7ff ffbf 	bl	200004a0 <trigger_solenoid_pin_init>
     * n64 controller state
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;

    n64_reset();
20000522:	f000 ffd9 	bl	200014d8 <n64_reset>
    n64_enable();
20000526:	f000 ffe9 	bl	200014fc <n64_enable>

    n64_get_state(&last_buttons);
2000052a:	463b      	mov	r3, r7
2000052c:	4618      	mov	r0, r3
2000052e:	f000 ffbb 	bl	200014a8 <n64_get_state>

    /*
     * Initialize display and refresh timer
     */

    disp_init();
20000532:	f001 f885 	bl	20001640 <disp_init>
    set_clk(CLK_SPEED); // Only for scaling
20000536:	f24e 1000 	movw	r0, #57600	; 0xe100
2000053a:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
2000053e:	f001 fa73 	bl	20001a28 <set_clk>
	*/

    // to center y
    //_reload_motion();

    printf("A.N.T.S. 3000, ready for action!\r\n");
20000542:	f649 40d4 	movw	r0, #40148	; 0x9cd4
20000546:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000054a:	f004 fa3f 	bl	200049cc <puts>

    /*
     * Pixy initalization
     */
    Pixy_init();
2000054e:	f000 fe05 	bl	2000115c <Pixy_init>
    /*
     * Top-level control loop
     */
    while (1) {

        n64_get_state( &n64_buttons );
20000552:	f107 0304 	add.w	r3, r7, #4
20000556:	4618      	mov	r0, r3
20000558:	f000 ffa6 	bl	200014a8 <n64_get_state>

        do_ready_live_fire( &n64_buttons, &last_buttons );
2000055c:	f107 0204 	add.w	r2, r7, #4
20000560:	463b      	mov	r3, r7
20000562:	4610      	mov	r0, r2
20000564:	4619      	mov	r1, r3
20000566:	f000 f821 	bl	200005ac <do_ready_live_fire>

        do_solenoid( &n64_buttons, &last_buttons );
2000056a:	f107 0204 	add.w	r2, r7, #4
2000056e:	463b      	mov	r3, r7
20000570:	4610      	mov	r0, r2
20000572:	4619      	mov	r1, r3
20000574:	f000 f8e6 	bl	20000744 <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
20000578:	f107 0204 	add.w	r2, r7, #4
2000057c:	463b      	mov	r3, r7
2000057e:	4610      	mov	r0, r2
20000580:	4619      	mov	r1, r3
20000582:	f000 f903 	bl	2000078c <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
20000586:	f107 0204 	add.w	r2, r7, #4
2000058a:	463b      	mov	r3, r7
2000058c:	4610      	mov	r0, r2
2000058e:	4619      	mov	r1, r3
20000590:	f000 f9d2 	bl	20000938 <do_automatic>

        do_manual_reload( &n64_buttons, &last_buttons );
20000594:	f107 0204 	add.w	r2, r7, #4
20000598:	463b      	mov	r3, r7
2000059a:	4610      	mov	r0, r2
2000059c:	4619      	mov	r1, r3
2000059e:	f000 f84f 	bl	20000640 <do_manual_reload>

       print_distance();
200005a2:	f000 ff45 	bl	20001430 <print_distance>

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
200005a6:	687b      	ldr	r3, [r7, #4]
200005a8:	603b      	str	r3, [r7, #0]
    }
200005aa:	e7d2      	b.n	20000552 <main+0x56>

200005ac <do_ready_live_fire>:

/*
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
200005ac:	b580      	push	{r7, lr}
200005ae:	b082      	sub	sp, #8
200005b0:	af00      	add	r7, sp, #0
200005b2:	6078      	str	r0, [r7, #4]
200005b4:	6039      	str	r1, [r7, #0]
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
200005b6:	f24a 73e1 	movw	r3, #42977	; 0xa7e1
200005ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005be:	781b      	ldrb	r3, [r3, #0]
200005c0:	2b00      	cmp	r3, #0
200005c2:	d119      	bne.n	200005f8 <do_ready_live_fire+0x4c>
200005c4:	687b      	ldr	r3, [r7, #4]
200005c6:	781b      	ldrb	r3, [r3, #0]
200005c8:	f003 0308 	and.w	r3, r3, #8
200005cc:	2b00      	cmp	r3, #0
200005ce:	d113      	bne.n	200005f8 <do_ready_live_fire+0x4c>
200005d0:	683b      	ldr	r3, [r7, #0]
200005d2:	781b      	ldrb	r3, [r3, #0]
200005d4:	f003 0308 	and.w	r3, r3, #8
200005d8:	2b00      	cmp	r3, #0
200005da:	d00d      	beq.n	200005f8 <do_ready_live_fire+0x4c>
		g_live_fire_enabled = 1;
200005dc:	f24a 73e1 	movw	r3, #42977	; 0xa7e1
200005e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005e4:	f04f 0201 	mov.w	r2, #1
200005e8:	701a      	strb	r2, [r3, #0]
		printf("DANGER ZONE: Live-fire enabled.\r\n");
200005ea:	f649 40f8 	movw	r0, #40184	; 0x9cf8
200005ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005f2:	f004 f9eb 	bl	200049cc <puts>
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
200005f6:	e01f      	b.n	20000638 <do_ready_live_fire+0x8c>
		g_live_fire_enabled = 1;
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
200005f8:	f24a 73e1 	movw	r3, #42977	; 0xa7e1
200005fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000600:	781b      	ldrb	r3, [r3, #0]
20000602:	2b00      	cmp	r3, #0
20000604:	d018      	beq.n	20000638 <do_ready_live_fire+0x8c>
20000606:	687b      	ldr	r3, [r7, #4]
20000608:	781b      	ldrb	r3, [r3, #0]
2000060a:	f003 0308 	and.w	r3, r3, #8
2000060e:	2b00      	cmp	r3, #0
20000610:	d112      	bne.n	20000638 <do_ready_live_fire+0x8c>
20000612:	683b      	ldr	r3, [r7, #0]
20000614:	781b      	ldrb	r3, [r3, #0]
20000616:	f003 0308 	and.w	r3, r3, #8
2000061a:	2b00      	cmp	r3, #0
2000061c:	d00c      	beq.n	20000638 <do_ready_live_fire+0x8c>
		g_live_fire_enabled = 0;
2000061e:	f24a 73e1 	movw	r3, #42977	; 0xa7e1
20000622:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000626:	f04f 0200 	mov.w	r2, #0
2000062a:	701a      	strb	r2, [r3, #0]
		printf("Live-fire disabled.\r\n");
2000062c:	f649 501c 	movw	r0, #40220	; 0x9d1c
20000630:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000634:	f004 f9ca 	bl	200049cc <puts>
	}
}
20000638:	f107 0708 	add.w	r7, r7, #8
2000063c:	46bd      	mov	sp, r7
2000063e:	bd80      	pop	{r7, pc}

20000640 <do_manual_reload>:
/*
 * Press A to start a manual reload, then load a single dart in the chamber.
 * When finished, press A again to return to firing position
 * Allows screen to keep track of if loaded
 */
void do_manual_reload(n64_state_t* state, n64_state_t* last_state) {
20000640:	b580      	push	{r7, lr}
20000642:	b082      	sub	sp, #8
20000644:	af00      	add	r7, sp, #0
20000646:	6078      	str	r0, [r7, #4]
20000648:	6039      	str	r1, [r7, #0]
	static uint8_t in_reload_position = 0;

	// LCD hook to get the ammo loaded

	if (!n64_pressed(A)) {
2000064a:	687b      	ldr	r3, [r7, #4]
2000064c:	781b      	ldrb	r3, [r3, #0]
2000064e:	f003 0301 	and.w	r3, r3, #1
20000652:	2b00      	cmp	r3, #0
20000654:	d02b      	beq.n	200006ae <do_manual_reload+0x6e>
20000656:	683b      	ldr	r3, [r7, #0]
20000658:	781b      	ldrb	r3, [r3, #0]
2000065a:	f003 0301 	and.w	r3, r3, #1
2000065e:	2b00      	cmp	r3, #0
20000660:	d127      	bne.n	200006b2 <do_manual_reload+0x72>
		return;
	}

	if (in_reload_position) {
20000662:	f24a 73ec 	movw	r3, #42988	; 0xa7ec
20000666:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000066a:	781b      	ldrb	r3, [r3, #0]
2000066c:	2b00      	cmp	r3, #0
2000066e:	d009      	beq.n	20000684 <do_manual_reload+0x44>
		_reload_motion();
20000670:	f000 f824 	bl	200006bc <_reload_motion>
		in_reload_position = 0;
20000674:	f24a 73ec 	movw	r3, #42988	; 0xa7ec
20000678:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000067c:	f04f 0200 	mov.w	r2, #0
20000680:	701a      	strb	r2, [r3, #0]
20000682:	e017      	b.n	200006b4 <do_manual_reload+0x74>
	}
	else {
	    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
20000684:	f64a 3098 	movw	r0, #43928	; 0xab98
20000688:	f2c0 0002 	movt	r0, #2
2000068c:	f000 ffb8 	bl	20001600 <set_y_servo_analog_pw>
	    while (servo_r(READ_LOWER_STOP)) { }
20000690:	f240 1354 	movw	r3, #340	; 0x154
20000694:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000698:	681b      	ldr	r3, [r3, #0]
2000069a:	2b00      	cmp	r3, #0
2000069c:	d1f8      	bne.n	20000690 <do_manual_reload+0x50>
	    servo_do(Y_SET_NEUTRAL);
2000069e:	f240 1344 	movw	r3, #324	; 0x144
200006a2:	f2c4 0305 	movt	r3, #16389	; 0x4005
200006a6:	f04f 0200 	mov.w	r2, #0
200006aa:	601a      	str	r2, [r3, #0]
200006ac:	e002      	b.n	200006b4 <do_manual_reload+0x74>
	static uint8_t in_reload_position = 0;

	// LCD hook to get the ammo loaded

	if (!n64_pressed(A)) {
		return;
200006ae:	bf00      	nop
200006b0:	e000      	b.n	200006b4 <do_manual_reload+0x74>
200006b2:	bf00      	nop
	else {
	    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
	    while (servo_r(READ_LOWER_STOP)) { }
	    servo_do(Y_SET_NEUTRAL);
	}
}
200006b4:	f107 0708 	add.w	r7, r7, #8
200006b8:	46bd      	mov	sp, r7
200006ba:	bd80      	pop	{r7, pc}

200006bc <_reload_motion>:
/*
 * Helper function to execute the 'reload' motion
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
200006bc:	b580      	push	{r7, lr}
200006be:	af00      	add	r7, sp, #0
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
200006c0:	f64a 3098 	movw	r0, #43928	; 0xab98
200006c4:	f2c0 0002 	movt	r0, #2
200006c8:	f000 ff9a 	bl	20001600 <set_y_servo_analog_pw>
    while (servo_r(READ_LOWER_STOP)) { }
200006cc:	f240 1354 	movw	r3, #340	; 0x154
200006d0:	f2c4 0305 	movt	r3, #16389	; 0x4005
200006d4:	681b      	ldr	r3, [r3, #0]
200006d6:	2b00      	cmp	r3, #0
200006d8:	d1f8      	bne.n	200006cc <_reload_motion+0x10>

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
200006da:	f64e 0048 	movw	r0, #59464	; 0xe848
200006de:	f2c0 0001 	movt	r0, #1
200006e2:	f000 ff8d 	bl	20001600 <set_y_servo_analog_pw>
    use_me_carefully_ms_delay_timer(250);
200006e6:	f04f 00fa 	mov.w	r0, #250	; 0xfa
200006ea:	f001 fa4b 	bl	20001b84 <use_me_carefully_ms_delay_timer>
    set_y_servo_analog_pw(SERVO_NEUTRAL);
200006ee:	f644 10f0 	movw	r0, #18928	; 0x49f0
200006f2:	f2c0 0002 	movt	r0, #2
200006f6:	f000 ff83 	bl	20001600 <set_y_servo_analog_pw>
}
200006fa:	bd80      	pop	{r7, pc}

200006fc <_fire_dart>:
/*
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
200006fc:	b580      	push	{r7, lr}
200006fe:	af00      	add	r7, sp, #0
	if ( ! g_live_fire_enabled) {
20000700:	f24a 73e1 	movw	r3, #42977	; 0xa7e1
20000704:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000708:	781b      	ldrb	r3, [r3, #0]
2000070a:	2b00      	cmp	r3, #0
2000070c:	d106      	bne.n	2000071c <_fire_dart+0x20>
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
2000070e:	f649 5034 	movw	r0, #40244	; 0x9d34
20000712:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000716:	f004 f959 	bl	200049cc <puts>
		return;
2000071a:	e012      	b.n	20000742 <_fire_dart+0x46>
	}

	trigger_solenoid_activate(TRIGGER_DURATION);
2000071c:	f04f 0064 	mov.w	r0, #100	; 0x64
20000720:	f7ff fed0 	bl	200004c4 <trigger_solenoid_activate>
    _reload_motion();
20000724:	f7ff ffca 	bl	200006bc <_reload_motion>

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
20000728:	f24a 73e1 	movw	r3, #42977	; 0xa7e1
2000072c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000730:	f04f 0200 	mov.w	r2, #0
20000734:	701a      	strb	r2, [r3, #0]
    	printf("Live-fire disabled.\r\n");
20000736:	f649 501c 	movw	r0, #40220	; 0x9d1c
2000073a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000073e:	f004 f945 	bl	200049cc <puts>
    }
}
20000742:	bd80      	pop	{r7, pc}

20000744 <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
20000744:	b580      	push	{r7, lr}
20000746:	b082      	sub	sp, #8
20000748:	af00      	add	r7, sp, #0
2000074a:	6078      	str	r0, [r7, #4]
2000074c:	6039      	str	r1, [r7, #0]
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
2000074e:	f24a 73e1 	movw	r3, #42977	; 0xa7e1
20000752:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000756:	781b      	ldrb	r3, [r3, #0]
20000758:	2b00      	cmp	r3, #0
2000075a:	d013      	beq.n	20000784 <do_solenoid+0x40>
2000075c:	687b      	ldr	r3, [r7, #4]
2000075e:	781b      	ldrb	r3, [r3, #0]
20000760:	f003 0304 	and.w	r3, r3, #4
20000764:	2b00      	cmp	r3, #0
20000766:	d00d      	beq.n	20000784 <do_solenoid+0x40>
20000768:	683b      	ldr	r3, [r7, #0]
2000076a:	781b      	ldrb	r3, [r3, #0]
2000076c:	f003 0304 	and.w	r3, r3, #4
20000770:	2b00      	cmp	r3, #0
20000772:	d107      	bne.n	20000784 <do_solenoid+0x40>
        printf("Z pressed, activating trigger solenoid\r\n");
20000774:	f649 506c 	movw	r0, #40300	; 0x9d6c
20000778:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000077c:	f004 f926 	bl	200049cc <puts>
		_fire_dart();
20000780:	f7ff ffbc 	bl	200006fc <_fire_dart>
            milliseconds -= increment;
            printf("Decrementing solenoid time to: %d ms\r\n", milliseconds);
        }
    }
    */
}
20000784:	f107 0708 	add.w	r7, r7, #8
20000788:	46bd      	mov	sp, r7
2000078a:	bd80      	pop	{r7, pc}

2000078c <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
2000078c:	b580      	push	{r7, lr}
2000078e:	b082      	sub	sp, #8
20000790:	af00      	add	r7, sp, #0
20000792:	6078      	str	r0, [r7, #4]
20000794:	6039      	str	r1, [r7, #0]

    // Digital Pitch control
    if (n64_pressed(Down)) {
20000796:	687b      	ldr	r3, [r7, #4]
20000798:	781b      	ldrb	r3, [r3, #0]
2000079a:	f003 0320 	and.w	r3, r3, #32
2000079e:	2b00      	cmp	r3, #0
200007a0:	d00d      	beq.n	200007be <do_servos_manual+0x32>
200007a2:	683b      	ldr	r3, [r7, #0]
200007a4:	781b      	ldrb	r3, [r3, #0]
200007a6:	f003 0320 	and.w	r3, r3, #32
200007aa:	2b00      	cmp	r3, #0
200007ac:	d107      	bne.n	200007be <do_servos_manual+0x32>
        servo_do(Y_SET_FORWARD);
200007ae:	f240 1348 	movw	r3, #328	; 0x148
200007b2:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007b6:	f04f 0200 	mov.w	r2, #0
200007ba:	601a      	str	r2, [r3, #0]
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {

    // Digital Pitch control
    if (n64_pressed(Down)) {
200007bc:	e038      	b.n	20000830 <do_servos_manual+0xa4>
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
200007be:	687b      	ldr	r3, [r7, #4]
200007c0:	781b      	ldrb	r3, [r3, #0]
200007c2:	f003 0310 	and.w	r3, r3, #16
200007c6:	2b00      	cmp	r3, #0
200007c8:	d00d      	beq.n	200007e6 <do_servos_manual+0x5a>
200007ca:	683b      	ldr	r3, [r7, #0]
200007cc:	781b      	ldrb	r3, [r3, #0]
200007ce:	f003 0310 	and.w	r3, r3, #16
200007d2:	2b00      	cmp	r3, #0
200007d4:	d107      	bne.n	200007e6 <do_servos_manual+0x5a>
        servo_do(Y_SET_REVERSE);
200007d6:	f240 134c 	movw	r3, #332	; 0x14c
200007da:	f2c4 0305 	movt	r3, #16389	; 0x4005
200007de:	f04f 0200 	mov.w	r2, #0
200007e2:	601a      	str	r2, [r3, #0]
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
200007e4:	e024      	b.n	20000830 <do_servos_manual+0xa4>
        servo_do(Y_SET_REVERSE);
        //printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
200007e6:	687b      	ldr	r3, [r7, #4]
200007e8:	781b      	ldrb	r3, [r3, #0]
200007ea:	f003 0310 	and.w	r3, r3, #16
200007ee:	2b00      	cmp	r3, #0
200007f0:	d105      	bne.n	200007fe <do_servos_manual+0x72>
200007f2:	683b      	ldr	r3, [r7, #0]
200007f4:	781b      	ldrb	r3, [r3, #0]
200007f6:	f003 0310 	and.w	r3, r3, #16
200007fa:	2b00      	cmp	r3, #0
200007fc:	d10b      	bne.n	20000816 <do_servos_manual+0x8a>
200007fe:	687b      	ldr	r3, [r7, #4]
20000800:	781b      	ldrb	r3, [r3, #0]
20000802:	f003 0320 	and.w	r3, r3, #32
20000806:	2b00      	cmp	r3, #0
20000808:	d112      	bne.n	20000830 <do_servos_manual+0xa4>
2000080a:	683b      	ldr	r3, [r7, #0]
2000080c:	781b      	ldrb	r3, [r3, #0]
2000080e:	f003 0320 	and.w	r3, r3, #32
20000812:	2b00      	cmp	r3, #0
20000814:	d00c      	beq.n	20000830 <do_servos_manual+0xa4>
        servo_do(Y_SET_NEUTRAL);
20000816:	f240 1344 	movw	r3, #324	; 0x144
2000081a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000081e:	f04f 0200 	mov.w	r2, #0
20000822:	601a      	str	r2, [r3, #0]
        printf("servo_do Y_SET_NEUTRAL\r\n");
20000824:	f649 5094 	movw	r0, #40340	; 0x9d94
20000828:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000082c:	f004 f8ce 	bl	200049cc <puts>
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
20000830:	687b      	ldr	r3, [r7, #4]
20000832:	781b      	ldrb	r3, [r3, #0]
20000834:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000838:	2b00      	cmp	r3, #0
2000083a:	d013      	beq.n	20000864 <do_servos_manual+0xd8>
2000083c:	683b      	ldr	r3, [r7, #0]
2000083e:	781b      	ldrb	r3, [r3, #0]
20000840:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000844:	2b00      	cmp	r3, #0
20000846:	d10d      	bne.n	20000864 <do_servos_manual+0xd8>
        servo_do(X_SET_FORWARD);
20000848:	f240 1308 	movw	r3, #264	; 0x108
2000084c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000850:	f04f 0200 	mov.w	r2, #0
20000854:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
20000856:	f649 50ac 	movw	r0, #40364	; 0x9dac
2000085a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000085e:	f004 f8b5 	bl	200049cc <puts>
        servo_do(Y_SET_NEUTRAL);
        printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
20000862:	e03e      	b.n	200008e2 <do_servos_manual+0x156>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
20000864:	687b      	ldr	r3, [r7, #4]
20000866:	781b      	ldrb	r3, [r3, #0]
20000868:	f003 0380 	and.w	r3, r3, #128	; 0x80
2000086c:	2b00      	cmp	r3, #0
2000086e:	d013      	beq.n	20000898 <do_servos_manual+0x10c>
20000870:	683b      	ldr	r3, [r7, #0]
20000872:	781b      	ldrb	r3, [r3, #0]
20000874:	f003 0380 	and.w	r3, r3, #128	; 0x80
20000878:	2b00      	cmp	r3, #0
2000087a:	d10d      	bne.n	20000898 <do_servos_manual+0x10c>
        servo_do(X_SET_REVERSE);
2000087c:	f240 130c 	movw	r3, #268	; 0x10c
20000880:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000884:	f04f 0200 	mov.w	r2, #0
20000888:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
2000088a:	f649 50c4 	movw	r0, #40388	; 0x9dc4
2000088e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000892:	f004 f89b 	bl	200049cc <puts>
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
20000896:	e024      	b.n	200008e2 <do_servos_manual+0x156>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
20000898:	687b      	ldr	r3, [r7, #4]
2000089a:	781b      	ldrb	r3, [r3, #0]
2000089c:	f003 0340 	and.w	r3, r3, #64	; 0x40
200008a0:	2b00      	cmp	r3, #0
200008a2:	d105      	bne.n	200008b0 <do_servos_manual+0x124>
200008a4:	683b      	ldr	r3, [r7, #0]
200008a6:	781b      	ldrb	r3, [r3, #0]
200008a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200008ac:	2b00      	cmp	r3, #0
200008ae:	d10b      	bne.n	200008c8 <do_servos_manual+0x13c>
200008b0:	687b      	ldr	r3, [r7, #4]
200008b2:	781b      	ldrb	r3, [r3, #0]
200008b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
200008b8:	2b00      	cmp	r3, #0
200008ba:	d112      	bne.n	200008e2 <do_servos_manual+0x156>
200008bc:	683b      	ldr	r3, [r7, #0]
200008be:	781b      	ldrb	r3, [r3, #0]
200008c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
200008c4:	2b00      	cmp	r3, #0
200008c6:	d00c      	beq.n	200008e2 <do_servos_manual+0x156>
        servo_do(X_SET_NEUTRAL);
200008c8:	f240 1304 	movw	r3, #260	; 0x104
200008cc:	f2c4 0305 	movt	r3, #16389	; 0x4005
200008d0:	f04f 0200 	mov.w	r2, #0
200008d4:	601a      	str	r2, [r3, #0]
        //set_x_servo_analog_pw(SERVO_NEUTRAL);
        printf("servo_do X_SET_NEUTRAL\r\n");
200008d6:	f649 50dc 	movw	r0, #40412	; 0x9ddc
200008da:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008de:	f004 f875 	bl	200049cc <puts>
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
200008e2:	687b      	ldr	r3, [r7, #4]
200008e4:	789a      	ldrb	r2, [r3, #2]
200008e6:	683b      	ldr	r3, [r7, #0]
200008e8:	789b      	ldrb	r3, [r3, #2]
200008ea:	b252      	sxtb	r2, r2
200008ec:	b25b      	sxtb	r3, r3
200008ee:	429a      	cmp	r2, r3
200008f0:	d107      	bne.n	20000902 <do_servos_manual+0x176>
    	state->Y_axis != last_state->Y_axis ) {
200008f2:	687b      	ldr	r3, [r7, #4]
200008f4:	78da      	ldrb	r2, [r3, #3]
200008f6:	683b      	ldr	r3, [r7, #0]
200008f8:	78db      	ldrb	r3, [r3, #3]
        printf("servo_do X_SET_NEUTRAL\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
200008fa:	b252      	sxtb	r2, r2
200008fc:	b25b      	sxtb	r3, r3
200008fe:	429a      	cmp	r2, r3
20000900:	d016      	beq.n	20000930 <do_servos_manual+0x1a4>
    	state->Y_axis != last_state->Y_axis ) {

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
20000902:	6878      	ldr	r0, [r7, #4]
20000904:	f24a 71e4 	movw	r1, #42980	; 0xa7e4
20000908:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000090c:	f000 fe3c 	bl	20001588 <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
20000910:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
20000914:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000918:	681b      	ldr	r3, [r3, #0]
2000091a:	4618      	mov	r0, r3
2000091c:	f000 fe50 	bl	200015c0 <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
20000920:	f24a 73e4 	movw	r3, #42980	; 0xa7e4
20000924:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000928:	685b      	ldr	r3, [r3, #4]
2000092a:	4618      	mov	r0, r3
2000092c:	f000 fe68 	bl	20001600 <set_y_servo_analog_pw>
    }
}
20000930:	f107 0708 	add.w	r7, r7, #8
20000934:	46bd      	mov	sp, r7
20000936:	bd80      	pop	{r7, pc}

20000938 <do_automatic>:

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
20000938:	b590      	push	{r4, r7, lr}
2000093a:	b08b      	sub	sp, #44	; 0x2c
2000093c:	af00      	add	r7, sp, #0
2000093e:	6078      	str	r0, [r7, #4]
20000940:	6039      	str	r1, [r7, #0]

    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
20000942:	f24a 73e1 	movw	r3, #42977	; 0xa7e1
20000946:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000094a:	781b      	ldrb	r3, [r3, #0]
2000094c:	2b00      	cmp	r3, #0
2000094e:	f000 81ba 	beq.w	20000cc6 <do_automatic+0x38e>
20000952:	687b      	ldr	r3, [r7, #4]
20000954:	785b      	ldrb	r3, [r3, #1]
20000956:	f003 0308 	and.w	r3, r3, #8
2000095a:	2b00      	cmp	r3, #0
2000095c:	f000 81b5 	beq.w	20000cca <do_automatic+0x392>
20000960:	683b      	ldr	r3, [r7, #0]
20000962:	785b      	ldrb	r3, [r3, #1]
20000964:	f003 0308 	and.w	r3, r3, #8
20000968:	2b00      	cmp	r3, #0
2000096a:	f040 81b0 	bne.w	20000cce <do_automatic+0x396>
        return;
    }

    printf("Beginning automated seek-and-destroy!\r\n");
2000096e:	f649 50f4 	movw	r0, #40436	; 0x9df4
20000972:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000976:	f004 f829 	bl	200049cc <puts>

    // just a good idea
    servo_do(X_SET_NEUTRAL);
2000097a:	f240 1304 	movw	r3, #260	; 0x104
2000097e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000982:	f04f 0200 	mov.w	r2, #0
20000986:	601a      	str	r2, [r3, #0]
    servo_do(Y_SET_NEUTRAL);
20000988:	f240 1344 	movw	r3, #324	; 0x144
2000098c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000990:	f04f 0200 	mov.w	r2, #0
20000994:	601a      	str	r2, [r3, #0]

    // turn on the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 1);

    int active = 1;
20000996:	f04f 0301 	mov.w	r3, #1
2000099a:	60fb      	str	r3, [r7, #12]
    target_pos_t target;

    uint32_t x_pw = SERVO_NEUTRAL;
2000099c:	f644 13f0 	movw	r3, #18928	; 0x49f0
200009a0:	f2c0 0302 	movt	r3, #2
200009a4:	613b      	str	r3, [r7, #16]
    uint32_t y_pw = SERVO_NEUTRAL;
200009a6:	f644 13f0 	movw	r3, #18928	; 0x49f0
200009aa:	f2c0 0302 	movt	r3, #2
200009ae:	617b      	str	r3, [r7, #20]
    uint32_t new_x_pw, new_y_pw;
    uint8_t x_on_target = 0;
200009b0:	f04f 0300 	mov.w	r3, #0
200009b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    uint8_t y_on_target = 0;
200009b8:	f04f 0300 	mov.w	r3, #0
200009bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    uint32_t junk_frame_count = 0;
200009c0:	f04f 0300 	mov.w	r3, #0
200009c4:	627b      	str	r3, [r7, #36]	; 0x24

    while (active) {
200009c6:	e179      	b.n	20000cbc <do_automatic+0x384>

        if ( Pixy_get_target_location(&target) == -1 ) {
200009c8:	f107 0308 	add.w	r3, r7, #8
200009cc:	4618      	mov	r0, r3
200009ce:	f000 fd07 	bl	200013e0 <Pixy_get_target_location>
200009d2:	4603      	mov	r3, r0
200009d4:	f1b3 3fff 	cmp.w	r3, #4294967295
200009d8:	d118      	bne.n	20000a0c <do_automatic+0xd4>
    		//set_x_servo_analog_pw(SERVO_NEUTRAL);
    		//set_y_servo_analog_pw(SERVO_NEUTRAL);
        	//printf("x: %d\ty: %d\r\n", -1, -1);

        	// TODO use a defined value
        	use_me_carefully_ms_delay_timer(5);
200009da:	f04f 0005 	mov.w	r0, #5
200009de:	f001 f8d1 	bl	20001b84 <use_me_carefully_ms_delay_timer>
        	junk_frame_count++;
200009e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200009e4:	f103 0301 	add.w	r3, r3, #1
200009e8:	627b      	str	r3, [r7, #36]	; 0x24

        	if (junk_frame_count == 20) {
200009ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200009ec:	2b14      	cmp	r3, #20
200009ee:	f040 812c 	bne.w	20000c4a <do_automatic+0x312>
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
200009f2:	f644 10f0 	movw	r0, #18928	; 0x49f0
200009f6:	f2c0 0002 	movt	r0, #2
200009fa:	f000 fde1 	bl	200015c0 <set_x_servo_analog_pw>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
200009fe:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000a02:	f2c0 0002 	movt	r0, #2
20000a06:	f000 fdfb 	bl	20001600 <set_y_servo_analog_pw>
20000a0a:	e11f      	b.n	20000c4c <do_automatic+0x314>
        	}
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
20000a0c:	893b      	ldrh	r3, [r7, #8]
20000a0e:	b21a      	sxth	r2, r3
20000a10:	897b      	ldrh	r3, [r7, #10]
20000a12:	b21b      	sxth	r3, r3
20000a14:	f649 601c 	movw	r0, #40476	; 0x9e1c
20000a18:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a1c:	4611      	mov	r1, r2
20000a1e:	461a      	mov	r2, r3
20000a20:	f003 ff66 	bl	200048f0 <printf>
		    junk_frame_count = 0;
20000a24:	f04f 0300 	mov.w	r3, #0
20000a28:	627b      	str	r3, [r7, #36]	; 0x24

        	// X servo adjustment
		    if (target.x < PIXY_X_CENTER) {
20000a2a:	893b      	ldrh	r3, [r7, #8]
20000a2c:	b21b      	sxth	r3, r3
20000a2e:	2ba3      	cmp	r3, #163	; 0xa3
20000a30:	dc16      	bgt.n	20000a60 <do_automatic+0x128>
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
20000a32:	893b      	ldrh	r3, [r7, #8]
20000a34:	b21b      	sxth	r3, r3
20000a36:	f1c3 03a4 	rsb	r3, r3, #164	; 0xa4
20000a3a:	f44f 72c8 	mov.w	r2, #400	; 0x190
20000a3e:	fb02 f303 	mul.w	r3, r2, r3
20000a42:	f503 3316 	add.w	r3, r3, #153600	; 0x25800
20000a46:	f503 63af 	add.w	r3, r3, #1400	; 0x578
20000a4a:	61bb      	str	r3, [r7, #24]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
20000a4c:	69ba      	ldr	r2, [r7, #24]
20000a4e:	f64a 3398 	movw	r3, #43928	; 0xab98
20000a52:	f2c0 0302 	movt	r3, #2
20000a56:	429a      	cmp	r2, r3
20000a58:	bf38      	it	cc
20000a5a:	4613      	movcc	r3, r2
20000a5c:	61bb      	str	r3, [r7, #24]
20000a5e:	e019      	b.n	20000a94 <do_automatic+0x15c>
		    }
		    else if (target.x > PIXY_X_CENTER) {
20000a60:	893b      	ldrh	r3, [r7, #8]
20000a62:	b21b      	sxth	r3, r3
20000a64:	2ba4      	cmp	r3, #164	; 0xa4
20000a66:	dd15      	ble.n	20000a94 <do_automatic+0x15c>
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(target.x - PIXY_X_CENTER);
20000a68:	893b      	ldrh	r3, [r7, #8]
20000a6a:	b21a      	sxth	r2, r3
20000a6c:	f64f 6370 	movw	r3, #65136	; 0xfe70
20000a70:	f6cf 73ff 	movt	r3, #65535	; 0xffff
20000a74:	fb03 f302 	mul.w	r3, r3, r2
20000a78:	f503 334e 	add.w	r3, r3, #210944	; 0x33800
20000a7c:	f503 63cf 	add.w	r3, r3, #1656	; 0x678
20000a80:	61bb      	str	r3, [r7, #24]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
20000a82:	69ba      	ldr	r2, [r7, #24]
20000a84:	f64e 0348 	movw	r3, #59464	; 0xe848
20000a88:	f2c0 0301 	movt	r3, #1
20000a8c:	429a      	cmp	r2, r3
20000a8e:	bf28      	it	cs
20000a90:	4613      	movcs	r3, r2
20000a92:	61bb      	str	r3, [r7, #24]
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
20000a94:	893b      	ldrh	r3, [r7, #8]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000a96:	b21b      	sxth	r3, r3
20000a98:	2b92      	cmp	r3, #146	; 0x92
20000a9a:	dd10      	ble.n	20000abe <do_automatic+0x186>
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
20000a9c:	893b      	ldrh	r3, [r7, #8]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000a9e:	b21b      	sxth	r3, r3
20000aa0:	2bb5      	cmp	r3, #181	; 0xb5
20000aa2:	dc0c      	bgt.n	20000abe <do_automatic+0x186>
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
20000aa4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
20000aa8:	f103 0301 	add.w	r3, r3, #1
20000aac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		    	printf("X on target!\r\n");
20000ab0:	f649 602c 	movw	r0, #40492	; 0x9e2c
20000ab4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ab8:	f003 ff88 	bl	200049cc <puts>
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000abc:	e003      	b.n	20000ac6 <do_automatic+0x18e>
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
		    	printf("X on target!\r\n");
		    }
		    else {
		    	x_on_target = 0; // (x_on_target > 0)? x_on_target-- : 0;
20000abe:	f04f 0300 	mov.w	r3, #0
20000ac2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
20000ac6:	69b8      	ldr	r0, [r7, #24]
20000ac8:	f002 ffda 	bl	20003a80 <__aeabi_ui2d>
20000acc:	4602      	mov	r2, r0
20000ace:	460b      	mov	r3, r1
20000ad0:	4610      	mov	r0, r2
20000ad2:	4619      	mov	r1, r3
20000ad4:	a380      	add	r3, pc, #512	; (adr r3, 20000cd8 <do_automatic+0x3a0>)
20000ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
20000ada:	f003 f847 	bl	20003b6c <__aeabi_dmul>
20000ade:	4602      	mov	r2, r0
20000ae0:	460b      	mov	r3, r1
20000ae2:	4610      	mov	r0, r2
20000ae4:	4619      	mov	r1, r3
20000ae6:	f003 fa53 	bl	20003f90 <__aeabi_d2uiz>
20000aea:	4604      	mov	r4, r0
20000aec:	6938      	ldr	r0, [r7, #16]
20000aee:	f002 ffc7 	bl	20003a80 <__aeabi_ui2d>
20000af2:	4602      	mov	r2, r0
20000af4:	460b      	mov	r3, r1
20000af6:	4610      	mov	r0, r2
20000af8:	4619      	mov	r1, r3
20000afa:	a379      	add	r3, pc, #484	; (adr r3, 20000ce0 <do_automatic+0x3a8>)
20000afc:	e9d3 2300 	ldrd	r2, r3, [r3]
20000b00:	f003 f834 	bl	20003b6c <__aeabi_dmul>
20000b04:	4602      	mov	r2, r0
20000b06:	460b      	mov	r3, r1
20000b08:	4610      	mov	r0, r2
20000b0a:	4619      	mov	r1, r3
20000b0c:	f003 fa40 	bl	20003f90 <__aeabi_d2uiz>
20000b10:	4603      	mov	r3, r0
20000b12:	4423      	add	r3, r4
20000b14:	613b      	str	r3, [r7, #16]

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
20000b16:	897b      	ldrh	r3, [r7, #10]
20000b18:	b21b      	sxth	r3, r3
20000b1a:	2b69      	cmp	r3, #105	; 0x69
20000b1c:	dc14      	bgt.n	20000b48 <do_automatic+0x210>
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
20000b1e:	897b      	ldrh	r3, [r7, #10]
20000b20:	b21b      	sxth	r3, r3
20000b22:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20000b26:	fb02 f303 	mul.w	r3, r2, r3
20000b2a:	f503 33b6 	add.w	r3, r3, #93184	; 0x16c00
20000b2e:	f503 734c 	add.w	r3, r3, #816	; 0x330
20000b32:	61fb      	str	r3, [r7, #28]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
20000b34:	69fa      	ldr	r2, [r7, #28]
20000b36:	f64e 0348 	movw	r3, #59464	; 0xe848
20000b3a:	f2c0 0301 	movt	r3, #1
20000b3e:	429a      	cmp	r2, r3
20000b40:	bf28      	it	cs
20000b42:	4613      	movcs	r3, r2
20000b44:	61fb      	str	r3, [r7, #28]
20000b46:	e017      	b.n	20000b78 <do_automatic+0x240>
		    }
		    else if (target.y > PIXY_Y_CENTER) {
20000b48:	897b      	ldrh	r3, [r7, #10]
20000b4a:	b21b      	sxth	r3, r3
20000b4c:	2b6a      	cmp	r3, #106	; 0x6a
20000b4e:	dd13      	ble.n	20000b78 <do_automatic+0x240>
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_Y_CENTER);
20000b50:	897b      	ldrh	r3, [r7, #10]
20000b52:	b21b      	sxth	r3, r3
20000b54:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
20000b58:	fb02 f303 	mul.w	r3, r2, r3
20000b5c:	f503 33c6 	add.w	r3, r3, #101376	; 0x18c00
20000b60:	f503 731c 	add.w	r3, r3, #624	; 0x270
20000b64:	61fb      	str	r3, [r7, #28]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
20000b66:	69fa      	ldr	r2, [r7, #28]
20000b68:	f64a 3398 	movw	r3, #43928	; 0xab98
20000b6c:	f2c0 0302 	movt	r3, #2
20000b70:	429a      	cmp	r2, r3
20000b72:	bf38      	it	cc
20000b74:	4613      	movcc	r3, r2
20000b76:	61fb      	str	r3, [r7, #28]
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
20000b78:	897b      	ldrh	r3, [r7, #10]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000b7a:	b21b      	sxth	r3, r3
20000b7c:	2b5a      	cmp	r3, #90	; 0x5a
20000b7e:	dd10      	ble.n	20000ba2 <do_automatic+0x26a>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
20000b80:	897b      	ldrh	r3, [r7, #10]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000b82:	b21b      	sxth	r3, r3
20000b84:	2b79      	cmp	r3, #121	; 0x79
20000b86:	dc0c      	bgt.n	20000ba2 <do_automatic+0x26a>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
		    	printf("Y on target!\r\n");
20000b88:	f649 603c 	movw	r0, #40508	; 0x9e3c
20000b8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b90:	f003 ff1c 	bl	200049cc <puts>
		    	y_on_target++;
20000b94:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
20000b98:	f103 0301 	add.w	r3, r3, #1
20000b9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000ba0:	e003      	b.n	20000baa <do_automatic+0x272>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
		    	printf("Y on target!\r\n");
		    	y_on_target++;
		    }
		    else {
		    	y_on_target = 0;
20000ba2:	f04f 0300 	mov.w	r3, #0
20000ba6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		    }
		    y_pw = (uint32_t)(EWMA_LAMBDA * new_y_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * y_pw);
20000baa:	69f8      	ldr	r0, [r7, #28]
20000bac:	f002 ff68 	bl	20003a80 <__aeabi_ui2d>
20000bb0:	4602      	mov	r2, r0
20000bb2:	460b      	mov	r3, r1
20000bb4:	4610      	mov	r0, r2
20000bb6:	4619      	mov	r1, r3
20000bb8:	a347      	add	r3, pc, #284	; (adr r3, 20000cd8 <do_automatic+0x3a0>)
20000bba:	e9d3 2300 	ldrd	r2, r3, [r3]
20000bbe:	f002 ffd5 	bl	20003b6c <__aeabi_dmul>
20000bc2:	4602      	mov	r2, r0
20000bc4:	460b      	mov	r3, r1
20000bc6:	4610      	mov	r0, r2
20000bc8:	4619      	mov	r1, r3
20000bca:	f003 f9e1 	bl	20003f90 <__aeabi_d2uiz>
20000bce:	4604      	mov	r4, r0
20000bd0:	6978      	ldr	r0, [r7, #20]
20000bd2:	f002 ff55 	bl	20003a80 <__aeabi_ui2d>
20000bd6:	4602      	mov	r2, r0
20000bd8:	460b      	mov	r3, r1
20000bda:	4610      	mov	r0, r2
20000bdc:	4619      	mov	r1, r3
20000bde:	a340      	add	r3, pc, #256	; (adr r3, 20000ce0 <do_automatic+0x3a8>)
20000be0:	e9d3 2300 	ldrd	r2, r3, [r3]
20000be4:	f002 ffc2 	bl	20003b6c <__aeabi_dmul>
20000be8:	4602      	mov	r2, r0
20000bea:	460b      	mov	r3, r1
20000bec:	4610      	mov	r0, r2
20000bee:	4619      	mov	r1, r3
20000bf0:	f003 f9ce 	bl	20003f90 <__aeabi_d2uiz>
20000bf4:	4603      	mov	r3, r0
20000bf6:	4423      	add	r3, r4
20000bf8:	617b      	str	r3, [r7, #20]

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
20000bfa:	6938      	ldr	r0, [r7, #16]
20000bfc:	f000 fce0 	bl	200015c0 <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
20000c00:	6978      	ldr	r0, [r7, #20]
20000c02:	f000 fcfd 	bl	20001600 <set_y_servo_analog_pw>
        	start_hardware_timer();
        	// spin lock until screen finishes updating
        	//while (g_disp_update_lock) {}
			*/
        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
20000c06:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
20000c0a:	2b0a      	cmp	r3, #10
20000c0c:	d91e      	bls.n	20000c4c <do_automatic+0x314>
20000c0e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
20000c12:	2b0a      	cmp	r3, #10
20000c14:	d91a      	bls.n	20000c4c <do_automatic+0x314>
        		printf("Target acquired, firing!\r\n");
20000c16:	f649 604c 	movw	r0, #40524	; 0x9e4c
20000c1a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c1e:	f003 fed5 	bl	200049cc <puts>
        		_fire_dart();
20000c22:	f7ff fd6b 	bl	200006fc <_fire_dart>
        		servo_do(X_SET_NEUTRAL);
20000c26:	f240 1304 	movw	r3, #260	; 0x104
20000c2a:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000c2e:	f04f 0200 	mov.w	r2, #0
20000c32:	601a      	str	r2, [r3, #0]
                servo_do(Y_SET_NEUTRAL);
20000c34:	f240 1344 	movw	r3, #324	; 0x144
20000c38:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000c3c:	f04f 0200 	mov.w	r2, #0
20000c40:	601a      	str	r2, [r3, #0]
        		active = 0;
20000c42:	f04f 0300 	mov.w	r3, #0
20000c46:	60fb      	str	r3, [r7, #12]
20000c48:	e000      	b.n	20000c4c <do_automatic+0x314>

        	if (junk_frame_count == 20) {
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
20000c4a:	bf00      	nop
                servo_do(Y_SET_NEUTRAL);
        		active = 0;
        	}
        }

        if (n64_pressed(B)) {
20000c4c:	687b      	ldr	r3, [r7, #4]
20000c4e:	781b      	ldrb	r3, [r3, #0]
20000c50:	f003 0302 	and.w	r3, r3, #2
20000c54:	2b00      	cmp	r3, #0
20000c56:	d023      	beq.n	20000ca0 <do_automatic+0x368>
20000c58:	683b      	ldr	r3, [r7, #0]
20000c5a:	781b      	ldrb	r3, [r3, #0]
20000c5c:	f003 0302 	and.w	r3, r3, #2
20000c60:	2b00      	cmp	r3, #0
20000c62:	d11d      	bne.n	20000ca0 <do_automatic+0x368>
            active = 0;
20000c64:	f04f 0300 	mov.w	r3, #0
20000c68:	60fb      	str	r3, [r7, #12]
            servo_do(X_SET_NEUTRAL);
20000c6a:	f240 1304 	movw	r3, #260	; 0x104
20000c6e:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000c72:	f04f 0200 	mov.w	r2, #0
20000c76:	601a      	str	r2, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
20000c78:	f240 1344 	movw	r3, #324	; 0x144
20000c7c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000c80:	f04f 0200 	mov.w	r2, #0
20000c84:	601a      	str	r2, [r3, #0]
            g_live_fire_enabled = 0;
20000c86:	f24a 73e1 	movw	r3, #42977	; 0xa7e1
20000c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c8e:	f04f 0200 	mov.w	r2, #0
20000c92:	701a      	strb	r2, [r3, #0]
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
20000c94:	f649 6068 	movw	r0, #40552	; 0x9e68
20000c98:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c9c:	f003 fe96 	bl	200049cc <puts>
        }

        *last_state = *state;
20000ca0:	683a      	ldr	r2, [r7, #0]
20000ca2:	687b      	ldr	r3, [r7, #4]
20000ca4:	4611      	mov	r1, r2
20000ca6:	461a      	mov	r2, r3
20000ca8:	f04f 0304 	mov.w	r3, #4
20000cac:	4608      	mov	r0, r1
20000cae:	4611      	mov	r1, r2
20000cb0:	461a      	mov	r2, r3
20000cb2:	f003 fce7 	bl	20004684 <memcpy>
        n64_get_state( state );
20000cb6:	6878      	ldr	r0, [r7, #4]
20000cb8:	f000 fbf6 	bl	200014a8 <n64_get_state>
    uint32_t new_x_pw, new_y_pw;
    uint8_t x_on_target = 0;
    uint8_t y_on_target = 0;
    uint32_t junk_frame_count = 0;

    while (active) {
20000cbc:	68fb      	ldr	r3, [r7, #12]
20000cbe:	2b00      	cmp	r3, #0
20000cc0:	f47f ae82 	bne.w	200009c8 <do_automatic+0x90>
20000cc4:	e004      	b.n	20000cd0 <do_automatic+0x398>
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {

    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
        return;
20000cc6:	bf00      	nop
20000cc8:	e002      	b.n	20000cd0 <do_automatic+0x398>
20000cca:	bf00      	nop
20000ccc:	e000      	b.n	20000cd0 <do_automatic+0x398>
20000cce:	bf00      	nop
        n64_get_state( state );
    }

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
20000cd0:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20000cd4:	46bd      	mov	sp, r7
20000cd6:	bd90      	pop	{r4, r7, pc}
20000cd8:	33333333 	.word	0x33333333
20000cdc:	3fc33333 	.word	0x3fc33333
20000ce0:	33333333 	.word	0x33333333
20000ce4:	3feb3333 	.word	0x3feb3333

20000ce8 <LCD_init>:
#include "LCD.h"
#include "mss_uart/mss_uart.h"

//See if batching messages is possible, refactor if it is
	void LCD_init() 
	{
20000ce8:	b580      	push	{r7, lr}
20000cea:	af00      	add	r7, sp, #0
		MSS_UART_init(
20000cec:	f64a 0084 	movw	r0, #43140	; 0xa884
20000cf0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cf4:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
20000cf8:	f04f 0203 	mov.w	r2, #3
20000cfc:	f001 f84a 	bl	20001d94 <MSS_UART_init>
			&g_mss_uart1,
			MSS_UART_115200_BAUD,
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
20000d00:	bd80      	pop	{r7, pc}
20000d02:	bf00      	nop

20000d04 <LCD_printStr>:
	
	void LCD_printStr(char Str[78])
	{
20000d04:	b580      	push	{r7, lr}
20000d06:	b082      	sub	sp, #8
20000d08:	af00      	add	r7, sp, #0
20000d0a:	6078      	str	r0, [r7, #4]
		// the length of one line on the LCD is 26 characters long
		MSS_UART_polled_tx_string( &g_mss_uart1, (unsigned char*)Str );
20000d0c:	f64a 0084 	movw	r0, #43140	; 0xa884
20000d10:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d14:	6879      	ldr	r1, [r7, #4]
20000d16:	f001 f9b1 	bl	2000207c <MSS_UART_polled_tx_string>
	}
20000d1a:	f107 0708 	add.w	r7, r7, #8
20000d1e:	46bd      	mov	sp, r7
20000d20:	bd80      	pop	{r7, pc}
20000d22:	bf00      	nop

20000d24 <LCD_clearScreen>:
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
20000d24:	b580      	push	{r7, lr}
20000d26:	b082      	sub	sp, #8
20000d28:	af00      	add	r7, sp, #0
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
20000d2a:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000d2e:	713b      	strb	r3, [r7, #4]
		uint8_t message2[] = {0x00};
20000d30:	f04f 0300 	mov.w	r3, #0
20000d34:	703b      	strb	r3, [r7, #0]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000d36:	f107 0304 	add.w	r3, r7, #4
20000d3a:	f64a 0084 	movw	r0, #43140	; 0xa884
20000d3e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d42:	4619      	mov	r1, r3
20000d44:	f04f 0201 	mov.w	r2, #1
20000d48:	f001 f926 	bl	20001f98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000d4c:	463b      	mov	r3, r7
20000d4e:	f64a 0084 	movw	r0, #43140	; 0xa884
20000d52:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d56:	4619      	mov	r1, r3
20000d58:	f04f 0201 	mov.w	r2, #1
20000d5c:	f001 f91c 	bl	20001f98 <MSS_UART_polled_tx>
	}
20000d60:	f107 0708 	add.w	r7, r7, #8
20000d64:	46bd      	mov	sp, r7
20000d66:	bd80      	pop	{r7, pc}

20000d68 <LCD_setX>:
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
20000d68:	b580      	push	{r7, lr}
20000d6a:	b086      	sub	sp, #24
20000d6c:	af00      	add	r7, sp, #0
20000d6e:	6078      	str	r0, [r7, #4]
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
20000d70:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000d74:	753b      	strb	r3, [r7, #20]
		uint8_t message2[] = {0x18};
20000d76:	f04f 0318 	mov.w	r3, #24
20000d7a:	743b      	strb	r3, [r7, #16]
		uint8_t message3[] = {posX};
20000d7c:	687b      	ldr	r3, [r7, #4]
20000d7e:	b2db      	uxtb	r3, r3
20000d80:	733b      	strb	r3, [r7, #12]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000d82:	f107 0314 	add.w	r3, r7, #20
20000d86:	f64a 0084 	movw	r0, #43140	; 0xa884
20000d8a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d8e:	4619      	mov	r1, r3
20000d90:	f04f 0201 	mov.w	r2, #1
20000d94:	f001 f900 	bl	20001f98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000d98:	f107 0310 	add.w	r3, r7, #16
20000d9c:	f64a 0084 	movw	r0, #43140	; 0xa884
20000da0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000da4:	4619      	mov	r1, r3
20000da6:	f04f 0201 	mov.w	r2, #1
20000daa:	f001 f8f5 	bl	20001f98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000dae:	f107 030c 	add.w	r3, r7, #12
20000db2:	f64a 0084 	movw	r0, #43140	; 0xa884
20000db6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000dba:	4619      	mov	r1, r3
20000dbc:	f04f 0201 	mov.w	r2, #1
20000dc0:	f001 f8ea 	bl	20001f98 <MSS_UART_polled_tx>
		//    ####__
		//    #   #_
		//    #   #_
		//    ####__
		//    ______
 	}
20000dc4:	f107 0718 	add.w	r7, r7, #24
20000dc8:	46bd      	mov	sp, r7
20000dca:	bd80      	pop	{r7, pc}

20000dcc <LCD_setY>:

	void LCD_setY(posY)
	{
20000dcc:	b580      	push	{r7, lr}
20000dce:	b086      	sub	sp, #24
20000dd0:	af00      	add	r7, sp, #0
20000dd2:	6078      	str	r0, [r7, #4]
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
20000dd4:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000dd8:	753b      	strb	r3, [r7, #20]
		uint8_t message2[] = {0x19};
20000dda:	f04f 0319 	mov.w	r3, #25
20000dde:	743b      	strb	r3, [r7, #16]
		uint8_t message3[] = {posY};
20000de0:	687b      	ldr	r3, [r7, #4]
20000de2:	b2db      	uxtb	r3, r3
20000de4:	733b      	strb	r3, [r7, #12]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000de6:	f107 0314 	add.w	r3, r7, #20
20000dea:	f64a 0084 	movw	r0, #43140	; 0xa884
20000dee:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000df2:	4619      	mov	r1, r3
20000df4:	f04f 0201 	mov.w	r2, #1
20000df8:	f001 f8ce 	bl	20001f98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000dfc:	f107 0310 	add.w	r3, r7, #16
20000e00:	f64a 0084 	movw	r0, #43140	; 0xa884
20000e04:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e08:	4619      	mov	r1, r3
20000e0a:	f04f 0201 	mov.w	r2, #1
20000e0e:	f001 f8c3 	bl	20001f98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000e12:	f107 030c 	add.w	r3, r7, #12
20000e16:	f64a 0084 	movw	r0, #43140	; 0xa884
20000e1a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e1e:	4619      	mov	r1, r3
20000e20:	f04f 0201 	mov.w	r2, #1
20000e24:	f001 f8b8 	bl	20001f98 <MSS_UART_polled_tx>
	}
20000e28:	f107 0718 	add.w	r7, r7, #24
20000e2c:	46bd      	mov	sp, r7
20000e2e:	bd80      	pop	{r7, pc}

20000e30 <LCD_setPos>:

	void LCD_setPos(uint8_t posX, uint8_t posY){
20000e30:	b580      	push	{r7, lr}
20000e32:	b082      	sub	sp, #8
20000e34:	af00      	add	r7, sp, #0
20000e36:	4602      	mov	r2, r0
20000e38:	460b      	mov	r3, r1
20000e3a:	71fa      	strb	r2, [r7, #7]
20000e3c:	71bb      	strb	r3, [r7, #6]
		LCD_setX(posX);
20000e3e:	79fb      	ldrb	r3, [r7, #7]
20000e40:	4618      	mov	r0, r3
20000e42:	f7ff ff91 	bl	20000d68 <LCD_setX>
		LCD_setY(posY);
20000e46:	79bb      	ldrb	r3, [r7, #6]
20000e48:	4618      	mov	r0, r3
20000e4a:	f7ff ffbf 	bl	20000dcc <LCD_setY>
	}
20000e4e:	f107 0708 	add.w	r7, r7, #8
20000e52:	46bd      	mov	sp, r7
20000e54:	bd80      	pop	{r7, pc}
20000e56:	bf00      	nop

20000e58 <LCD_drawLine>:
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawLine(x1, y1, x2, y2, set)
	{
20000e58:	b580      	push	{r7, lr}
20000e5a:	b08c      	sub	sp, #48	; 0x30
20000e5c:	af00      	add	r7, sp, #0
20000e5e:	60f8      	str	r0, [r7, #12]
20000e60:	60b9      	str	r1, [r7, #8]
20000e62:	607a      	str	r2, [r7, #4]
20000e64:	603b      	str	r3, [r7, #0]
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
20000e66:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000e6a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		uint8_t message2[] = {0x0C};
20000e6e:	f04f 030c 	mov.w	r3, #12
20000e72:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
		uint8_t message3[] = {x1};
20000e76:	68fb      	ldr	r3, [r7, #12]
20000e78:	b2db      	uxtb	r3, r3
20000e7a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		uint8_t message4[] = {y1};
20000e7e:	68bb      	ldr	r3, [r7, #8]
20000e80:	b2db      	uxtb	r3, r3
20000e82:	f887 3020 	strb.w	r3, [r7, #32]
		uint8_t message5[] = {x2};
20000e86:	687b      	ldr	r3, [r7, #4]
20000e88:	b2db      	uxtb	r3, r3
20000e8a:	773b      	strb	r3, [r7, #28]
		uint8_t message6[] = {y2};
20000e8c:	683b      	ldr	r3, [r7, #0]
20000e8e:	b2db      	uxtb	r3, r3
20000e90:	763b      	strb	r3, [r7, #24]
		uint8_t message7[] = {set};
20000e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
20000e94:	b2db      	uxtb	r3, r3
20000e96:	753b      	strb	r3, [r7, #20]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000e98:	f107 032c 	add.w	r3, r7, #44	; 0x2c
20000e9c:	f64a 0084 	movw	r0, #43140	; 0xa884
20000ea0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ea4:	4619      	mov	r1, r3
20000ea6:	f04f 0201 	mov.w	r2, #1
20000eaa:	f001 f875 	bl	20001f98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000eae:	f107 0328 	add.w	r3, r7, #40	; 0x28
20000eb2:	f64a 0084 	movw	r0, #43140	; 0xa884
20000eb6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000eba:	4619      	mov	r1, r3
20000ebc:	f04f 0201 	mov.w	r2, #1
20000ec0:	f001 f86a 	bl	20001f98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000ec4:	f107 0324 	add.w	r3, r7, #36	; 0x24
20000ec8:	f64a 0084 	movw	r0, #43140	; 0xa884
20000ecc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ed0:	4619      	mov	r1, r3
20000ed2:	f04f 0201 	mov.w	r2, #1
20000ed6:	f001 f85f 	bl	20001f98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20000eda:	f107 0320 	add.w	r3, r7, #32
20000ede:	f64a 0084 	movw	r0, #43140	; 0xa884
20000ee2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ee6:	4619      	mov	r1, r3
20000ee8:	f04f 0201 	mov.w	r2, #1
20000eec:	f001 f854 	bl	20001f98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20000ef0:	f107 031c 	add.w	r3, r7, #28
20000ef4:	f64a 0084 	movw	r0, #43140	; 0xa884
20000ef8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000efc:	4619      	mov	r1, r3
20000efe:	f04f 0201 	mov.w	r2, #1
20000f02:	f001 f849 	bl	20001f98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20000f06:	f107 0318 	add.w	r3, r7, #24
20000f0a:	f64a 0084 	movw	r0, #43140	; 0xa884
20000f0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f12:	4619      	mov	r1, r3
20000f14:	f04f 0201 	mov.w	r2, #1
20000f18:	f001 f83e 	bl	20001f98 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
20000f1c:	f107 0314 	add.w	r3, r7, #20
20000f20:	f64a 0084 	movw	r0, #43140	; 0xa884
20000f24:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f28:	4619      	mov	r1, r3
20000f2a:	f04f 0201 	mov.w	r2, #1
20000f2e:	f001 f833 	bl	20001f98 <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
20000f32:	f107 0730 	add.w	r7, r7, #48	; 0x30
20000f36:	46bd      	mov	sp, r7
20000f38:	bd80      	pop	{r7, pc}
20000f3a:	bf00      	nop

20000f3c <LCD_drawBox>:

	void LCD_drawBox(x1, y1, x2, y2, set)
	{
20000f3c:	b580      	push	{r7, lr}
20000f3e:	b08c      	sub	sp, #48	; 0x30
20000f40:	af02      	add	r7, sp, #8
20000f42:	60f8      	str	r0, [r7, #12]
20000f44:	60b9      	str	r1, [r7, #8]
20000f46:	607a      	str	r2, [r7, #4]
20000f48:	603b      	str	r3, [r7, #0]
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
20000f4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20000f4c:	2b00      	cmp	r3, #0
20000f4e:	d056      	beq.n	20000ffe <LCD_drawBox+0xc2>
			uint8_t message[] = {0x7C};
20000f50:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000f54:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			uint8_t message2[] = {0x0F};
20000f58:	f04f 030f 	mov.w	r3, #15
20000f5c:	f887 3020 	strb.w	r3, [r7, #32]
			uint8_t message3[] = {x1};
20000f60:	68fb      	ldr	r3, [r7, #12]
20000f62:	b2db      	uxtb	r3, r3
20000f64:	773b      	strb	r3, [r7, #28]
			uint8_t message4[] = {y1};
20000f66:	68bb      	ldr	r3, [r7, #8]
20000f68:	b2db      	uxtb	r3, r3
20000f6a:	763b      	strb	r3, [r7, #24]
			uint8_t message5[] = {x2};
20000f6c:	687b      	ldr	r3, [r7, #4]
20000f6e:	b2db      	uxtb	r3, r3
20000f70:	753b      	strb	r3, [r7, #20]
			uint8_t message6[] = {y2};
20000f72:	683b      	ldr	r3, [r7, #0]
20000f74:	b2db      	uxtb	r3, r3
20000f76:	743b      	strb	r3, [r7, #16]
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000f78:	f107 0324 	add.w	r3, r7, #36	; 0x24
20000f7c:	f64a 0084 	movw	r0, #43140	; 0xa884
20000f80:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f84:	4619      	mov	r1, r3
20000f86:	f04f 0201 	mov.w	r2, #1
20000f8a:	f001 f805 	bl	20001f98 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000f8e:	f107 0320 	add.w	r3, r7, #32
20000f92:	f64a 0084 	movw	r0, #43140	; 0xa884
20000f96:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f9a:	4619      	mov	r1, r3
20000f9c:	f04f 0201 	mov.w	r2, #1
20000fa0:	f000 fffa 	bl	20001f98 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000fa4:	f107 031c 	add.w	r3, r7, #28
20000fa8:	f64a 0084 	movw	r0, #43140	; 0xa884
20000fac:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fb0:	4619      	mov	r1, r3
20000fb2:	f04f 0201 	mov.w	r2, #1
20000fb6:	f000 ffef 	bl	20001f98 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20000fba:	f107 0318 	add.w	r3, r7, #24
20000fbe:	f64a 0084 	movw	r0, #43140	; 0xa884
20000fc2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fc6:	4619      	mov	r1, r3
20000fc8:	f04f 0201 	mov.w	r2, #1
20000fcc:	f000 ffe4 	bl	20001f98 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20000fd0:	f107 0314 	add.w	r3, r7, #20
20000fd4:	f64a 0084 	movw	r0, #43140	; 0xa884
20000fd8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fdc:	4619      	mov	r1, r3
20000fde:	f04f 0201 	mov.w	r2, #1
20000fe2:	f000 ffd9 	bl	20001f98 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20000fe6:	f107 0310 	add.w	r3, r7, #16
20000fea:	f64a 0084 	movw	r0, #43140	; 0xa884
20000fee:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ff2:	4619      	mov	r1, r3
20000ff4:	f04f 0201 	mov.w	r2, #1
20000ff8:	f000 ffce 	bl	20001f98 <MSS_UART_polled_tx>
20000ffc:	e023      	b.n	20001046 <LCD_drawBox+0x10a>
		} else{
			LCD_drawLine(x1, y1, x1, y2, 0);
20000ffe:	f04f 0300 	mov.w	r3, #0
20001002:	9300      	str	r3, [sp, #0]
20001004:	68f8      	ldr	r0, [r7, #12]
20001006:	68b9      	ldr	r1, [r7, #8]
20001008:	68fa      	ldr	r2, [r7, #12]
2000100a:	683b      	ldr	r3, [r7, #0]
2000100c:	f7ff ff24 	bl	20000e58 <LCD_drawLine>
			LCD_drawLine(x1, y1, x2, y1, 0);
20001010:	f04f 0300 	mov.w	r3, #0
20001014:	9300      	str	r3, [sp, #0]
20001016:	68f8      	ldr	r0, [r7, #12]
20001018:	68b9      	ldr	r1, [r7, #8]
2000101a:	687a      	ldr	r2, [r7, #4]
2000101c:	68bb      	ldr	r3, [r7, #8]
2000101e:	f7ff ff1b 	bl	20000e58 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x1, y2, 1);
			LCD_drawLine(x1, y2, x2, y2, 0);
20001022:	f04f 0300 	mov.w	r3, #0
20001026:	9300      	str	r3, [sp, #0]
20001028:	68f8      	ldr	r0, [r7, #12]
2000102a:	6839      	ldr	r1, [r7, #0]
2000102c:	687a      	ldr	r2, [r7, #4]
2000102e:	683b      	ldr	r3, [r7, #0]
20001030:	f7ff ff12 	bl	20000e58 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x2, y1, 1);
			LCD_drawLine(x2, y1, x2, y2, 0);
20001034:	f04f 0300 	mov.w	r3, #0
20001038:	9300      	str	r3, [sp, #0]
2000103a:	6878      	ldr	r0, [r7, #4]
2000103c:	68b9      	ldr	r1, [r7, #8]
2000103e:	687a      	ldr	r2, [r7, #4]
20001040:	683b      	ldr	r3, [r7, #0]
20001042:	f7ff ff09 	bl	20000e58 <LCD_drawLine>
		}
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}
20001046:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000104a:	46bd      	mov	sp, r7
2000104c:	bd80      	pop	{r7, pc}
2000104e:	bf00      	nop

20001050 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
20001050:	b580      	push	{r7, lr}
20001052:	b084      	sub	sp, #16
20001054:	af00      	add	r7, sp, #0
20001056:	4603      	mov	r3, r0
20001058:	71fb      	strb	r3, [r7, #7]

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
2000105a:	f64a 00d4 	movw	r0, #43220	; 0xa8d4
2000105e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001062:	f04f 0100 	mov.w	r1, #0
20001066:	f001 fbe1 	bl	2000282c <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
2000106a:	79fb      	ldrb	r3, [r7, #7]
2000106c:	f64a 00d4 	movw	r0, #43220	; 0xa8d4
20001070:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001074:	4619      	mov	r1, r3
20001076:	f001 fca5 	bl	200029c4 <MSS_SPI_transfer_frame>
2000107a:	4603      	mov	r3, r0
2000107c:	73fb      	strb	r3, [r7, #15]
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
2000107e:	f64a 00d4 	movw	r0, #43220	; 0xa8d4
20001082:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001086:	f04f 0100 	mov.w	r1, #0
2000108a:	f001 fc53 	bl	20002934 <MSS_SPI_clear_slave_select>

    return in_rx;
2000108e:	7bfb      	ldrb	r3, [r7, #15]
}
20001090:	4618      	mov	r0, r3
20001092:	f107 0710 	add.w	r7, r7, #16
20001096:	46bd      	mov	sp, r7
20001098:	bd80      	pop	{r7, pc}
2000109a:	bf00      	nop

2000109c <getWord>:

uint16_t getWord() {
2000109c:	b580      	push	{r7, lr}
2000109e:	b082      	sub	sp, #8
200010a0:	af00      	add	r7, sp, #0
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;
200010a2:	f04f 0300 	mov.w	r3, #0
200010a6:	71fb      	strb	r3, [r7, #7]

    if (g_outLen) {
200010a8:	f64a 0330 	movw	r3, #43056	; 0xa830
200010ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010b0:	781b      	ldrb	r3, [r3, #0]
200010b2:	2b00      	cmp	r3, #0
200010b4:	d035      	beq.n	20001122 <getWord+0x86>
        w = getByte(PIXY_SYNC_BYTE_DATA);
200010b6:	f04f 005b 	mov.w	r0, #91	; 0x5b
200010ba:	f7ff ffc9 	bl	20001050 <getByte>
200010be:	4603      	mov	r3, r0
200010c0:	80bb      	strh	r3, [r7, #4]
        cout = g_outBuf[g_outReadIndex++];
200010c2:	f64a 0331 	movw	r3, #43057	; 0xa831
200010c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ca:	781a      	ldrb	r2, [r3, #0]
200010cc:	4611      	mov	r1, r2
200010ce:	f24a 73f0 	movw	r3, #42992	; 0xa7f0
200010d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010d6:	5c5b      	ldrb	r3, [r3, r1]
200010d8:	71fb      	strb	r3, [r7, #7]
200010da:	f102 0301 	add.w	r3, r2, #1
200010de:	b2da      	uxtb	r2, r3
200010e0:	f64a 0331 	movw	r3, #43057	; 0xa831
200010e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010e8:	701a      	strb	r2, [r3, #0]
        g_outLen--;
200010ea:	f64a 0330 	movw	r3, #43056	; 0xa830
200010ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010f2:	781b      	ldrb	r3, [r3, #0]
200010f4:	f103 33ff 	add.w	r3, r3, #4294967295
200010f8:	b2da      	uxtb	r2, r3
200010fa:	f64a 0330 	movw	r3, #43056	; 0xa830
200010fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001102:	701a      	strb	r2, [r3, #0]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
20001104:	f64a 0331 	movw	r3, #43057	; 0xa831
20001108:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000110c:	781b      	ldrb	r3, [r3, #0]
2000110e:	2b40      	cmp	r3, #64	; 0x40
20001110:	d10e      	bne.n	20001130 <getWord+0x94>
            g_outReadIndex = 0;
20001112:	f64a 0331 	movw	r3, #43057	; 0xa831
20001116:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000111a:	f04f 0200 	mov.w	r2, #0
2000111e:	701a      	strb	r2, [r3, #0]
20001120:	e007      	b.n	20001132 <getWord+0x96>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
20001122:	f04f 005a 	mov.w	r0, #90	; 0x5a
20001126:	f7ff ff93 	bl	20001050 <getByte>
2000112a:	4603      	mov	r3, r0
2000112c:	80bb      	strh	r3, [r7, #4]
2000112e:	e000      	b.n	20001132 <getWord+0x96>
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
20001130:	bf00      	nop
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
20001132:	88bb      	ldrh	r3, [r7, #4]
20001134:	ea4f 2303 	mov.w	r3, r3, lsl #8
20001138:	80bb      	strh	r3, [r7, #4]
    c = getByte(cout);  // send out data byte
2000113a:	79fb      	ldrb	r3, [r7, #7]
2000113c:	4618      	mov	r0, r3
2000113e:	f7ff ff87 	bl	20001050 <getByte>
20001142:	4603      	mov	r3, r0
20001144:	71bb      	strb	r3, [r7, #6]
    w |= c;
20001146:	79ba      	ldrb	r2, [r7, #6]
20001148:	88bb      	ldrh	r3, [r7, #4]
2000114a:	ea42 0303 	orr.w	r3, r2, r3
2000114e:	80bb      	strh	r3, [r7, #4]

    return w;
20001150:	88bb      	ldrh	r3, [r7, #4]
}
20001152:	4618      	mov	r0, r3
20001154:	f107 0708 	add.w	r7, r7, #8
20001158:	46bd      	mov	sp, r7
2000115a:	bd80      	pop	{r7, pc}

2000115c <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
2000115c:	b580      	push	{r7, lr}
2000115e:	b084      	sub	sp, #16
20001160:	af02      	add	r7, sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
20001162:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
20001166:	f002 ffb3 	bl	200040d0 <malloc>
2000116a:	4603      	mov	r3, r0
2000116c:	461a      	mov	r2, r3
2000116e:	f64a 037c 	movw	r3, #43132	; 0xa87c
20001172:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001176:	601a      	str	r2, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy
20001178:	f04f 0308 	mov.w	r3, #8
2000117c:	71fb      	strb	r3, [r7, #7]

    MSS_SPI_init(&g_mss_spi1);
2000117e:	f64a 00d4 	movw	r0, #43220	; 0xa8d4
20001182:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001186:	f001 f977 	bl	20002478 <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
2000118a:	79fb      	ldrb	r3, [r7, #7]
2000118c:	9300      	str	r3, [sp, #0]
2000118e:	f64a 00d4 	movw	r0, #43220	; 0xa8d4
20001192:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001196:	f04f 0100 	mov.w	r1, #0
2000119a:	f04f 0200 	mov.w	r2, #0
2000119e:	f04f 0307 	mov.w	r3, #7
200011a2:	f001 fab3 	bl	2000270c <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
200011a6:	f107 0708 	add.w	r7, r7, #8
200011aa:	46bd      	mov	sp, r7
200011ac:	bd80      	pop	{r7, pc}
200011ae:	bf00      	nop

200011b0 <Pixy_get_start>:

int Pixy_get_start(void) {
200011b0:	b580      	push	{r7, lr}
200011b2:	b082      	sub	sp, #8
200011b4:	af00      	add	r7, sp, #0
    uint16_t w, lastw;

    lastw = 0xffff;
200011b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
200011ba:	80fb      	strh	r3, [r7, #6]

    while (1) {
        w = getWord();
200011bc:	f7ff ff6e 	bl	2000109c <getWord>
200011c0:	4603      	mov	r3, r0
200011c2:	80bb      	strh	r3, [r7, #4]
        if (w == 0 && lastw == 0)
200011c4:	88bb      	ldrh	r3, [r7, #4]
200011c6:	2b00      	cmp	r3, #0
200011c8:	d105      	bne.n	200011d6 <Pixy_get_start+0x26>
200011ca:	88fb      	ldrh	r3, [r7, #6]
200011cc:	2b00      	cmp	r3, #0
200011ce:	d102      	bne.n	200011d6 <Pixy_get_start+0x26>
            return 0;  // no start code
200011d0:	f04f 0300 	mov.w	r3, #0
200011d4:	e033      	b.n	2000123e <Pixy_get_start+0x8e>
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
200011d6:	88ba      	ldrh	r2, [r7, #4]
200011d8:	f64a 2355 	movw	r3, #43605	; 0xaa55
200011dc:	429a      	cmp	r2, r3
200011de:	d10e      	bne.n	200011fe <Pixy_get_start+0x4e>
200011e0:	88fa      	ldrh	r2, [r7, #6]
200011e2:	f64a 2355 	movw	r3, #43605	; 0xaa55
200011e6:	429a      	cmp	r2, r3
200011e8:	d109      	bne.n	200011fe <Pixy_get_start+0x4e>
            g_blockType = NORMAL_BLOCK;
200011ea:	f64a 0380 	movw	r3, #43136	; 0xa880
200011ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011f2:	f04f 0200 	mov.w	r2, #0
200011f6:	701a      	strb	r2, [r3, #0]
            return 1;  // code found!
200011f8:	f04f 0301 	mov.w	r3, #1
200011fc:	e01f      	b.n	2000123e <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
200011fe:	88ba      	ldrh	r2, [r7, #4]
20001200:	f64a 2356 	movw	r3, #43606	; 0xaa56
20001204:	429a      	cmp	r2, r3
20001206:	d10e      	bne.n	20001226 <Pixy_get_start+0x76>
20001208:	88fa      	ldrh	r2, [r7, #6]
2000120a:	f64a 2355 	movw	r3, #43605	; 0xaa55
2000120e:	429a      	cmp	r2, r3
20001210:	d109      	bne.n	20001226 <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
20001212:	f64a 0380 	movw	r3, #43136	; 0xa880
20001216:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000121a:	f04f 0201 	mov.w	r2, #1
2000121e:	701a      	strb	r2, [r3, #0]
            return 1;
20001220:	f04f 0301 	mov.w	r3, #1
20001224:	e00b      	b.n	2000123e <Pixy_get_start+0x8e>
        } else if (w == PIXY_START_WORDX)
20001226:	88ba      	ldrh	r2, [r7, #4]
20001228:	f245 53aa 	movw	r3, #21930	; 0x55aa
2000122c:	429a      	cmp	r2, r3
2000122e:	d103      	bne.n	20001238 <Pixy_get_start+0x88>
            getByte(0);  // we're out of sync! (backwards)
20001230:	f04f 0000 	mov.w	r0, #0
20001234:	f7ff ff0c 	bl	20001050 <getByte>

        lastw = w;
20001238:	88bb      	ldrh	r3, [r7, #4]
2000123a:	80fb      	strh	r3, [r7, #6]
    }
2000123c:	e7be      	b.n	200011bc <Pixy_get_start+0xc>
}
2000123e:	4618      	mov	r0, r3
20001240:	f107 0708 	add.w	r7, r7, #8
20001244:	46bd      	mov	sp, r7
20001246:	bd80      	pop	{r7, pc}

20001248 <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
20001248:	b580      	push	{r7, lr}
2000124a:	b086      	sub	sp, #24
2000124c:	af00      	add	r7, sp, #0
2000124e:	4603      	mov	r3, r0
20001250:	80fb      	strh	r3, [r7, #6]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
20001252:	f64a 0334 	movw	r3, #43060	; 0xa834
20001256:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000125a:	681b      	ldr	r3, [r3, #0]
2000125c:	2b00      	cmp	r3, #0
2000125e:	d107      	bne.n	20001270 <Pixy_get_blocks+0x28>
        if (Pixy_get_start() == 0)
20001260:	f7ff ffa6 	bl	200011b0 <Pixy_get_start>
20001264:	4603      	mov	r3, r0
20001266:	2b00      	cmp	r3, #0
20001268:	d10a      	bne.n	20001280 <Pixy_get_blocks+0x38>
            return 0;
2000126a:	f04f 0300 	mov.w	r3, #0
2000126e:	e0b1      	b.n	200013d4 <Pixy_get_blocks+0x18c>
    } else
        g_skipStart = 0;
20001270:	f64a 0334 	movw	r3, #43060	; 0xa834
20001274:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001278:	f04f 0200 	mov.w	r2, #0
2000127c:	601a      	str	r2, [r3, #0]
2000127e:	e000      	b.n	20001282 <Pixy_get_blocks+0x3a>
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
20001280:	bf00      	nop
    } else
        g_skipStart = 0;

    for (blockCount = 0;
20001282:	f04f 0300 	mov.w	r3, #0
20001286:	81fb      	strh	r3, [r7, #14]
20001288:	e09b      	b.n	200013c2 <Pixy_get_blocks+0x17a>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
2000128a:	f7ff ff07 	bl	2000109c <getWord>
2000128e:	4603      	mov	r3, r0
20001290:	823b      	strh	r3, [r7, #16]
        if (checksum ==
20001292:	8a3a      	ldrh	r2, [r7, #16]
20001294:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001298:	429a      	cmp	r2, r3
2000129a:	d10f      	bne.n	200012bc <Pixy_get_blocks+0x74>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
2000129c:	f64a 0334 	movw	r3, #43060	; 0xa834
200012a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012a4:	f04f 0201 	mov.w	r2, #1
200012a8:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
200012aa:	f64a 0380 	movw	r3, #43136	; 0xa880
200012ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012b2:	f04f 0200 	mov.w	r2, #0
200012b6:	701a      	strb	r2, [r3, #0]
            return blockCount;
200012b8:	89fb      	ldrh	r3, [r7, #14]
200012ba:	e08b      	b.n	200013d4 <Pixy_get_blocks+0x18c>
        } else if (checksum == PIXY_START_WORD_CC) {
200012bc:	8a3a      	ldrh	r2, [r7, #16]
200012be:	f64a 2356 	movw	r3, #43606	; 0xaa56
200012c2:	429a      	cmp	r2, r3
200012c4:	d10f      	bne.n	200012e6 <Pixy_get_blocks+0x9e>
            g_skipStart = 1;
200012c6:	f64a 0334 	movw	r3, #43060	; 0xa834
200012ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ce:	f04f 0201 	mov.w	r2, #1
200012d2:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
200012d4:	f64a 0380 	movw	r3, #43136	; 0xa880
200012d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012dc:	f04f 0201 	mov.w	r2, #1
200012e0:	701a      	strb	r2, [r3, #0]
            return blockCount;
200012e2:	89fb      	ldrh	r3, [r7, #14]
200012e4:	e076      	b.n	200013d4 <Pixy_get_blocks+0x18c>
        } else if (checksum == 0)
200012e6:	8a3b      	ldrh	r3, [r7, #16]
200012e8:	2b00      	cmp	r3, #0
200012ea:	d101      	bne.n	200012f0 <Pixy_get_blocks+0xa8>
            return blockCount;
200012ec:	89fb      	ldrh	r3, [r7, #14]
200012ee:	e071      	b.n	200013d4 <Pixy_get_blocks+0x18c>

        block = g_blocks + blockCount;
200012f0:	f64a 037c 	movw	r3, #43132	; 0xa87c
200012f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012f8:	6819      	ldr	r1, [r3, #0]
200012fa:	89fa      	ldrh	r2, [r7, #14]
200012fc:	4613      	mov	r3, r2
200012fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001302:	4413      	add	r3, r2
20001304:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001308:	440b      	add	r3, r1
2000130a:	617b      	str	r3, [r7, #20]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
2000130c:	f04f 0300 	mov.w	r3, #0
20001310:	72fb      	strb	r3, [r7, #11]
20001312:	f04f 0300 	mov.w	r3, #0
20001316:	827b      	strh	r3, [r7, #18]
20001318:	e021      	b.n	2000135e <Pixy_get_blocks+0x116>
            if (g_blockType == NORMAL_BLOCK &&
2000131a:	f64a 0380 	movw	r3, #43136	; 0xa880
2000131e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001322:	781b      	ldrb	r3, [r3, #0]
20001324:	2b00      	cmp	r3, #0
20001326:	d107      	bne.n	20001338 <Pixy_get_blocks+0xf0>
20001328:	7afb      	ldrb	r3, [r7, #11]
2000132a:	2b04      	cmp	r3, #4
2000132c:	d904      	bls.n	20001338 <Pixy_get_blocks+0xf0>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
2000132e:	697b      	ldr	r3, [r7, #20]
20001330:	f04f 0200 	mov.w	r2, #0
20001334:	815a      	strh	r2, [r3, #10]
                break;
20001336:	e015      	b.n	20001364 <Pixy_get_blocks+0x11c>
            }
            w = getWord();
20001338:	f7ff feb0 	bl	2000109c <getWord>
2000133c:	4603      	mov	r3, r0
2000133e:	81bb      	strh	r3, [r7, #12]
            sum += w;
20001340:	8a7a      	ldrh	r2, [r7, #18]
20001342:	89bb      	ldrh	r3, [r7, #12]
20001344:	4413      	add	r3, r2
20001346:	827b      	strh	r3, [r7, #18]
            *((uint16_t *)block + i) = w;
20001348:	697a      	ldr	r2, [r7, #20]
2000134a:	7afb      	ldrb	r3, [r7, #11]
2000134c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001350:	4413      	add	r3, r2
20001352:	89ba      	ldrh	r2, [r7, #12]
20001354:	801a      	strh	r2, [r3, #0]
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
20001356:	7afb      	ldrb	r3, [r7, #11]
20001358:	f103 0301 	add.w	r3, r3, #1
2000135c:	72fb      	strb	r3, [r7, #11]
2000135e:	7afb      	ldrb	r3, [r7, #11]
20001360:	2b05      	cmp	r3, #5
20001362:	d9da      	bls.n	2000131a <Pixy_get_blocks+0xd2>
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
20001364:	8a3a      	ldrh	r2, [r7, #16]
20001366:	8a7b      	ldrh	r3, [r7, #18]
20001368:	429a      	cmp	r2, r3
2000136a:	d104      	bne.n	20001376 <Pixy_get_blocks+0x12e>
            blockCount++;
2000136c:	89fb      	ldrh	r3, [r7, #14]
2000136e:	f103 0301 	add.w	r3, r3, #1
20001372:	81fb      	strh	r3, [r7, #14]
20001374:	e005      	b.n	20001382 <Pixy_get_blocks+0x13a>
        else
            printf("checksum error!\n");
20001376:	f649 609c 	movw	r0, #40604	; 0x9e9c
2000137a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000137e:	f003 fb25 	bl	200049cc <puts>

        w = getWord();
20001382:	f7ff fe8b 	bl	2000109c <getWord>
20001386:	4603      	mov	r3, r0
20001388:	81bb      	strh	r3, [r7, #12]
        if (w == PIXY_START_WORD)
2000138a:	89ba      	ldrh	r2, [r7, #12]
2000138c:	f64a 2355 	movw	r3, #43605	; 0xaa55
20001390:	429a      	cmp	r2, r3
20001392:	d107      	bne.n	200013a4 <Pixy_get_blocks+0x15c>
            g_blockType = NORMAL_BLOCK;
20001394:	f64a 0380 	movw	r3, #43136	; 0xa880
20001398:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000139c:	f04f 0200 	mov.w	r2, #0
200013a0:	701a      	strb	r2, [r3, #0]
200013a2:	e00e      	b.n	200013c2 <Pixy_get_blocks+0x17a>
        else if (w == PIXY_START_WORD_CC)
200013a4:	89ba      	ldrh	r2, [r7, #12]
200013a6:	f64a 2356 	movw	r3, #43606	; 0xaa56
200013aa:	429a      	cmp	r2, r3
200013ac:	d107      	bne.n	200013be <Pixy_get_blocks+0x176>
            g_blockType = CC_BLOCK;
200013ae:	f64a 0380 	movw	r3, #43136	; 0xa880
200013b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013b6:	f04f 0201 	mov.w	r2, #1
200013ba:	701a      	strb	r2, [r3, #0]
200013bc:	e001      	b.n	200013c2 <Pixy_get_blocks+0x17a>
        else
            return blockCount;
200013be:	89fb      	ldrh	r3, [r7, #14]
200013c0:	e008      	b.n	200013d4 <Pixy_get_blocks+0x18c>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
200013c2:	89fa      	ldrh	r2, [r7, #14]
200013c4:	88fb      	ldrh	r3, [r7, #6]
200013c6:	429a      	cmp	r2, r3
200013c8:	d203      	bcs.n	200013d2 <Pixy_get_blocks+0x18a>
200013ca:	89fb      	ldrh	r3, [r7, #14]
200013cc:	2b63      	cmp	r3, #99	; 0x63
200013ce:	f67f af5c 	bls.w	2000128a <Pixy_get_blocks+0x42>
200013d2:	e7ff      	b.n	200013d4 <Pixy_get_blocks+0x18c>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
200013d4:	4618      	mov	r0, r3
200013d6:	f107 0718 	add.w	r7, r7, #24
200013da:	46bd      	mov	sp, r7
200013dc:	bd80      	pop	{r7, pc}
200013de:	bf00      	nop

200013e0 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
200013e0:	b580      	push	{r7, lr}
200013e2:	b082      	sub	sp, #8
200013e4:	af00      	add	r7, sp, #0
200013e6:	6078      	str	r0, [r7, #4]

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
200013e8:	f04f 0001 	mov.w	r0, #1
200013ec:	f7ff ff2c 	bl	20001248 <Pixy_get_blocks>
200013f0:	4603      	mov	r3, r0
200013f2:	2b00      	cmp	r3, #0
200013f4:	d102      	bne.n	200013fc <Pixy_get_target_location+0x1c>
        return -1;
200013f6:	f04f 33ff 	mov.w	r3, #4294967295
200013fa:	e013      	b.n	20001424 <Pixy_get_target_location+0x44>
    }

    target->x = g_blocks[0].x;
200013fc:	f64a 037c 	movw	r3, #43132	; 0xa87c
20001400:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001404:	681b      	ldr	r3, [r3, #0]
20001406:	885b      	ldrh	r3, [r3, #2]
20001408:	461a      	mov	r2, r3
2000140a:	687b      	ldr	r3, [r7, #4]
2000140c:	801a      	strh	r2, [r3, #0]
    target->y = g_blocks[0].y;
2000140e:	f64a 037c 	movw	r3, #43132	; 0xa87c
20001412:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001416:	681b      	ldr	r3, [r3, #0]
20001418:	889b      	ldrh	r3, [r3, #4]
2000141a:	461a      	mov	r2, r3
2000141c:	687b      	ldr	r3, [r7, #4]
2000141e:	805a      	strh	r2, [r3, #2]

    return 0;
20001420:	f04f 0300 	mov.w	r3, #0
}
20001424:	4618      	mov	r0, r3
20001426:	f107 0708 	add.w	r7, r7, #8
2000142a:	46bd      	mov	sp, r7
2000142c:	bd80      	pop	{r7, pc}
2000142e:	bf00      	nop

20001430 <print_distance>:
	float distance_count = (float)(*address);
	return (distance_count * MULTIPLIER);
}

void print_distance()
{
20001430:	b580      	push	{r7, lr}
20001432:	b082      	sub	sp, #8
20001434:	af00      	add	r7, sp, #0
	volatile uint32_t* distance_count = (volatile uint32_t*)DSNSR_ADDR;
20001436:	f240 2300 	movw	r3, #512	; 0x200
2000143a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000143e:	603b      	str	r3, [r7, #0]
	float distance = (*distance_count) * MULTIPLIER;
20001440:	683b      	ldr	r3, [r7, #0]
20001442:	681b      	ldr	r3, [r3, #0]
20001444:	4618      	mov	r0, r3
20001446:	f002 fb1b 	bl	20003a80 <__aeabi_ui2d>
2000144a:	4602      	mov	r2, r0
2000144c:	460b      	mov	r3, r1
2000144e:	4610      	mov	r0, r2
20001450:	4619      	mov	r1, r3
20001452:	a313      	add	r3, pc, #76	; (adr r3, 200014a0 <print_distance+0x70>)
20001454:	e9d3 2300 	ldrd	r2, r3, [r3]
20001458:	f002 fb88 	bl	20003b6c <__aeabi_dmul>
2000145c:	4602      	mov	r2, r0
2000145e:	460b      	mov	r3, r1
20001460:	4610      	mov	r0, r2
20001462:	4619      	mov	r1, r3
20001464:	f002 fdb4 	bl	20003fd0 <__aeabi_d2f>
20001468:	4603      	mov	r3, r0
2000146a:	607b      	str	r3, [r7, #4]
	//printf("Mult: %f\r\n", MULTIPLIER);
	printf("Distance (clk_counts): %d\r\n", *distance_count);
2000146c:	683b      	ldr	r3, [r7, #0]
2000146e:	681b      	ldr	r3, [r3, #0]
20001470:	f649 60e0 	movw	r0, #40672	; 0x9ee0
20001474:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001478:	4619      	mov	r1, r3
2000147a:	f003 fa39 	bl	200048f0 <printf>
	printf("Distance (m): %f\r\n\r\n", distance);
2000147e:	6878      	ldr	r0, [r7, #4]
20001480:	f002 fb20 	bl	20003ac4 <__aeabi_f2d>
20001484:	4602      	mov	r2, r0
20001486:	460b      	mov	r3, r1
20001488:	f649 60fc 	movw	r0, #40700	; 0x9efc
2000148c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001490:	f003 fa2e 	bl	200048f0 <printf>
}
20001494:	f107 0708 	add.w	r7, r7, #8
20001498:	46bd      	mov	sp, r7
2000149a:	bd80      	pop	{r7, pc}
2000149c:	f3af 8000 	nop.w
200014a0:	69346daf 	.word	0x69346daf
200014a4:	3ebcfd3c 	.word	0x3ebcfd3c

200014a8 <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
200014a8:	b580      	push	{r7, lr}
200014aa:	b084      	sub	sp, #16
200014ac:	af00      	add	r7, sp, #0
200014ae:	6078      	str	r0, [r7, #4]
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
200014b0:	f240 0300 	movw	r3, #0
200014b4:	f2c4 0305 	movt	r3, #16389	; 0x4005
200014b8:	60fb      	str	r3, [r7, #12]
    *state = *address;
200014ba:	687a      	ldr	r2, [r7, #4]
200014bc:	68fb      	ldr	r3, [r7, #12]
200014be:	4611      	mov	r1, r2
200014c0:	461a      	mov	r2, r3
200014c2:	f04f 0304 	mov.w	r3, #4
200014c6:	4608      	mov	r0, r1
200014c8:	4611      	mov	r1, r2
200014ca:	461a      	mov	r2, r3
200014cc:	f003 f8da 	bl	20004684 <memcpy>
}
200014d0:	f107 0710 	add.w	r7, r7, #16
200014d4:	46bd      	mov	sp, r7
200014d6:	bd80      	pop	{r7, pc}

200014d8 <n64_reset>:

// send a reset signal
void n64_reset()
{
200014d8:	b480      	push	{r7}
200014da:	b083      	sub	sp, #12
200014dc:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
200014de:	f240 0300 	movw	r3, #0
200014e2:	f2c4 0305 	movt	r3, #16389	; 0x4005
200014e6:	607b      	str	r3, [r7, #4]
    *address = N64_RESET;
200014e8:	687b      	ldr	r3, [r7, #4]
200014ea:	f04f 02ff 	mov.w	r2, #255	; 0xff
200014ee:	601a      	str	r2, [r3, #0]
}
200014f0:	f107 070c 	add.w	r7, r7, #12
200014f4:	46bd      	mov	sp, r7
200014f6:	bc80      	pop	{r7}
200014f8:	4770      	bx	lr
200014fa:	bf00      	nop

200014fc <n64_enable>:

// enable button polling
void n64_enable()
{
200014fc:	b480      	push	{r7}
200014fe:	b083      	sub	sp, #12
20001500:	af00      	add	r7, sp, #0
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
20001502:	f240 0300 	movw	r3, #0
20001506:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000150a:	607b      	str	r3, [r7, #4]
    *address = N64_GET_BUTTONS;
2000150c:	687b      	ldr	r3, [r7, #4]
2000150e:	f04f 0201 	mov.w	r2, #1
20001512:	601a      	str	r2, [r3, #0]
}
20001514:	f107 070c 	add.w	r7, r7, #12
20001518:	46bd      	mov	sp, r7
2000151a:	bc80      	pop	{r7}
2000151c:	4770      	bx	lr
2000151e:	bf00      	nop

20001520 <_map_n64_to_pwm_val>:
        state->Y_axis
    );
}

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {
20001520:	b480      	push	{r7}
20001522:	b085      	sub	sp, #20
20001524:	af00      	add	r7, sp, #0
20001526:	4603      	mov	r3, r0
20001528:	71fb      	strb	r3, [r7, #7]

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
2000152a:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000152e:	2b06      	cmp	r3, #6
20001530:	dc07      	bgt.n	20001542 <_map_n64_to_pwm_val+0x22>
20001532:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001536:	f113 0f06 	cmn.w	r3, #6
2000153a:	db02      	blt.n	20001542 <_map_n64_to_pwm_val+0x22>
		val = 0;
2000153c:	f04f 0300 	mov.w	r3, #0
20001540:	71fb      	strb	r3, [r7, #7]
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
20001542:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001546:	2b50      	cmp	r3, #80	; 0x50
20001548:	dd03      	ble.n	20001552 <_map_n64_to_pwm_val+0x32>
		val = N64_ANALOG_MAX;
2000154a:	f04f 0350 	mov.w	r3, #80	; 0x50
2000154e:	71fb      	strb	r3, [r7, #7]
20001550:	e007      	b.n	20001562 <_map_n64_to_pwm_val+0x42>
	}
	else if (val < -N64_ANALOG_MAX) {
20001552:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001556:	f113 0f50 	cmn.w	r3, #80	; 0x50
2000155a:	da02      	bge.n	20001562 <_map_n64_to_pwm_val+0x42>
		val = -N64_ANALOG_MAX;
2000155c:	f06f 034f 	mvn.w	r3, #79	; 0x4f
20001560:	71fb      	strb	r3, [r7, #7]
	}

	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;
20001562:	f997 3007 	ldrsb.w	r3, [r7, #7]
20001566:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
2000156a:	fb02 f303 	mul.w	r3, r2, r3
2000156e:	60fb      	str	r3, [r7, #12]

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
20001570:	68fb      	ldr	r3, [r7, #12]
20001572:	f5c3 3312 	rsb	r3, r3, #149504	; 0x24800
20001576:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
}
2000157a:	4618      	mov	r0, r3
2000157c:	f107 0714 	add.w	r7, r7, #20
20001580:	46bd      	mov	sp, r7
20001582:	bc80      	pop	{r7}
20001584:	4770      	bx	lr
20001586:	bf00      	nop

20001588 <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
20001588:	b580      	push	{r7, lr}
2000158a:	b082      	sub	sp, #8
2000158c:	af00      	add	r7, sp, #0
2000158e:	6078      	str	r0, [r7, #4]
20001590:	6039      	str	r1, [r7, #0]

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
20001592:	687b      	ldr	r3, [r7, #4]
20001594:	789b      	ldrb	r3, [r3, #2]
20001596:	b25b      	sxtb	r3, r3
20001598:	4618      	mov	r0, r3
2000159a:	f7ff ffc1 	bl	20001520 <_map_n64_to_pwm_val>
2000159e:	4602      	mov	r2, r0
200015a0:	683b      	ldr	r3, [r7, #0]
200015a2:	601a      	str	r2, [r3, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
200015a4:	687b      	ldr	r3, [r7, #4]
200015a6:	78db      	ldrb	r3, [r3, #3]
200015a8:	b25b      	sxtb	r3, r3
200015aa:	4618      	mov	r0, r3
200015ac:	f7ff ffb8 	bl	20001520 <_map_n64_to_pwm_val>
200015b0:	4602      	mov	r2, r0
200015b2:	683b      	ldr	r3, [r7, #0]
200015b4:	605a      	str	r2, [r3, #4]
}
200015b6:	f107 0708 	add.w	r7, r7, #8
200015ba:	46bd      	mov	sp, r7
200015bc:	bd80      	pop	{r7, pc}
200015be:	bf00      	nop

200015c0 <set_x_servo_analog_pw>:

#include "servo_control.h"

void set_x_servo_analog_pw(uint32_t new_pw) {
200015c0:	b480      	push	{r7}
200015c2:	b083      	sub	sp, #12
200015c4:	af00      	add	r7, sp, #0
200015c6:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
200015c8:	f24a 23c0 	movw	r3, #41664	; 0xa2c0
200015cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015d0:	681b      	ldr	r3, [r3, #0]
200015d2:	687a      	ldr	r2, [r7, #4]
200015d4:	429a      	cmp	r2, r3
200015d6:	d00c      	beq.n	200015f2 <set_x_servo_analog_pw+0x32>
        return;
    }

    servo_w(X_SET_SERVO, new_pw);
200015d8:	f240 1300 	movw	r3, #256	; 0x100
200015dc:	f2c4 0305 	movt	r3, #16389	; 0x4005
200015e0:	687a      	ldr	r2, [r7, #4]
200015e2:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
200015e4:	f24a 23c0 	movw	r3, #41664	; 0xa2c0
200015e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015ec:	687a      	ldr	r2, [r7, #4]
200015ee:	601a      	str	r2, [r3, #0]
200015f0:	e000      	b.n	200015f4 <set_x_servo_analog_pw+0x34>

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
200015f2:	bf00      	nop

    servo_w(X_SET_SERVO, new_pw);

    current_pw = new_pw;
    //printf("X servo set to: %d\r\n", current_pw);
}
200015f4:	f107 070c 	add.w	r7, r7, #12
200015f8:	46bd      	mov	sp, r7
200015fa:	bc80      	pop	{r7}
200015fc:	4770      	bx	lr
200015fe:	bf00      	nop

20001600 <set_y_servo_analog_pw>:

void set_y_servo_analog_pw(uint32_t new_pw) {
20001600:	b480      	push	{r7}
20001602:	b083      	sub	sp, #12
20001604:	af00      	add	r7, sp, #0
20001606:	6078      	str	r0, [r7, #4]
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20001608:	f24a 23bc 	movw	r3, #41660	; 0xa2bc
2000160c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001610:	681b      	ldr	r3, [r3, #0]
20001612:	687a      	ldr	r2, [r7, #4]
20001614:	429a      	cmp	r2, r3
20001616:	d00c      	beq.n	20001632 <set_y_servo_analog_pw+0x32>
        return;
    }

    servo_w(Y_SET_SERVO, new_pw);
20001618:	f240 1340 	movw	r3, #320	; 0x140
2000161c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001620:	687a      	ldr	r2, [r7, #4]
20001622:	601a      	str	r2, [r3, #0]

    current_pw = new_pw;
20001624:	f24a 23bc 	movw	r3, #41660	; 0xa2bc
20001628:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000162c:	687a      	ldr	r2, [r7, #4]
2000162e:	601a      	str	r2, [r3, #0]
20001630:	e000      	b.n	20001634 <set_y_servo_analog_pw+0x34>

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
        return;
20001632:	bf00      	nop

    servo_w(Y_SET_SERVO, new_pw);

    current_pw = new_pw;
    //printf("Y servo set to: %d\r\n", current_pw);
}
20001634:	f107 070c 	add.w	r7, r7, #12
20001638:	46bd      	mov	sp, r7
2000163a:	bc80      	pop	{r7}
2000163c:	4770      	bx	lr
2000163e:	bf00      	nop

20001640 <disp_init>:
#include "stats_display.h"
#include "LCD.h"
#include "timer_t.h"
#include "debug_macros.h"

void disp_init(){
20001640:	b580      	push	{r7, lr}
20001642:	b082      	sub	sp, #8
20001644:	af02      	add	r7, sp, #8
	LCD_init();
20001646:	f7ff fb4f 	bl	20000ce8 <LCD_init>
	LCD_clearScreen();
2000164a:	f7ff fb6b 	bl	20000d24 <LCD_clearScreen>

	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
2000164e:	f04f 0301 	mov.w	r3, #1
20001652:	9300      	str	r3, [sp, #0]
20001654:	f04f 0045 	mov.w	r0, #69	; 0x45
20001658:	f04f 0125 	mov.w	r1, #37	; 0x25
2000165c:	f04f 029f 	mov.w	r2, #159	; 0x9f
20001660:	f04f 037f 	mov.w	r3, #127	; 0x7f
20001664:	f7ff fc6a 	bl	20000f3c <LCD_drawBox>
	//Draws N64 debug box
	//LCD_drawBox(N64_DBG_BOX_X1, N64_DBG_BOX_Y1, N64_DBG_BOX_X2, N64_DBG_BOX_Y2, SET);
	//Draw pos data
	LCD_setPos(TARGET_HORZ_POS_X, TARGET_HORZ_POS_Y);
20001668:	f04f 004e 	mov.w	r0, #78	; 0x4e
2000166c:	f04f 011f 	mov.w	r1, #31
20001670:	f7ff fbde 	bl	20000e30 <LCD_setPos>
	LCD_printStr(TARGET_HORZ_STR);
20001674:	f649 7014 	movw	r0, #40724	; 0x9f14
20001678:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000167c:	f7ff fb42 	bl	20000d04 <LCD_printStr>
	LCD_setPos(TARGET_VERT_POS_X, TARGET_VERT_POS_Y);
20001680:	f04f 0076 	mov.w	r0, #118	; 0x76
20001684:	f04f 011f 	mov.w	r1, #31
20001688:	f7ff fbd2 	bl	20000e30 <LCD_setPos>
	LCD_printStr(TARGET_VERT_STR);
2000168c:	f649 7018 	movw	r0, #40728	; 0x9f18
20001690:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001694:	f7ff fb36 	bl	20000d04 <LCD_printStr>
	//Draw distance
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
20001698:	f04f 0003 	mov.w	r0, #3
2000169c:	f04f 0132 	mov.w	r1, #50	; 0x32
200016a0:	f7ff fbc6 	bl	20000e30 <LCD_setPos>
	LCD_printStr(DIST_STR);
200016a4:	f649 701c 	movw	r0, #40732	; 0x9f1c
200016a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016ac:	f7ff fb2a 	bl	20000d04 <LCD_printStr>
	//Draw shots left
	LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
200016b0:	f04f 0003 	mov.w	r0, #3
200016b4:	f04f 016e 	mov.w	r1, #110	; 0x6e
200016b8:	f7ff fbba 	bl	20000e30 <LCD_setPos>
	LCD_printStr(SHOTS_STR);
200016bc:	f649 7028 	movw	r0, #40744	; 0x9f28
200016c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016c4:	f7ff fb1e 	bl	20000d04 <LCD_printStr>
	//Draw mode indicator
	LCD_setPos(MODE_POS_X, MODE_POS_Y);
200016c8:	f04f 0003 	mov.w	r0, #3
200016cc:	f04f 0150 	mov.w	r1, #80	; 0x50
200016d0:	f7ff fbae 	bl	20000e30 <LCD_setPos>
	LCD_printStr(MODE_STR);
200016d4:	f649 7030 	movw	r0, #40752	; 0x9f30
200016d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016dc:	f7ff fb12 	bl	20000d04 <LCD_printStr>
}
200016e0:	46bd      	mov	sp, r7
200016e2:	bd80      	pop	{r7, pc}

200016e4 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200016e4:	b480      	push	{r7}
200016e6:	b083      	sub	sp, #12
200016e8:	af00      	add	r7, sp, #0
200016ea:	4603      	mov	r3, r0
200016ec:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200016ee:	f24e 1300 	movw	r3, #57600	; 0xe100
200016f2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200016f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200016fa:	ea4f 1252 	mov.w	r2, r2, lsr #5
200016fe:	88f9      	ldrh	r1, [r7, #6]
20001700:	f001 011f 	and.w	r1, r1, #31
20001704:	f04f 0001 	mov.w	r0, #1
20001708:	fa00 f101 	lsl.w	r1, r0, r1
2000170c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001710:	f107 070c 	add.w	r7, r7, #12
20001714:	46bd      	mov	sp, r7
20001716:	bc80      	pop	{r7}
20001718:	4770      	bx	lr
2000171a:	bf00      	nop

2000171c <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
2000171c:	b480      	push	{r7}
2000171e:	b083      	sub	sp, #12
20001720:	af00      	add	r7, sp, #0
20001722:	4603      	mov	r3, r0
20001724:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001726:	f24e 1300 	movw	r3, #57600	; 0xe100
2000172a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000172e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001732:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001736:	88f9      	ldrh	r1, [r7, #6]
20001738:	f001 011f 	and.w	r1, r1, #31
2000173c:	f04f 0001 	mov.w	r0, #1
20001740:	fa00 f101 	lsl.w	r1, r0, r1
20001744:	f102 0220 	add.w	r2, r2, #32
20001748:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000174c:	f107 070c 	add.w	r7, r7, #12
20001750:	46bd      	mov	sp, r7
20001752:	bc80      	pop	{r7}
20001754:	4770      	bx	lr
20001756:	bf00      	nop

20001758 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001758:	b480      	push	{r7}
2000175a:	b083      	sub	sp, #12
2000175c:	af00      	add	r7, sp, #0
2000175e:	4603      	mov	r3, r0
20001760:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001762:	f24e 1300 	movw	r3, #57600	; 0xe100
20001766:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000176a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000176e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001772:	88f9      	ldrh	r1, [r7, #6]
20001774:	f001 011f 	and.w	r1, r1, #31
20001778:	f04f 0001 	mov.w	r0, #1
2000177c:	fa00 f101 	lsl.w	r1, r0, r1
20001780:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001784:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001788:	f107 070c 	add.w	r7, r7, #12
2000178c:	46bd      	mov	sp, r7
2000178e:	bc80      	pop	{r7}
20001790:	4770      	bx	lr
20001792:	bf00      	nop

20001794 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20001794:	b580      	push	{r7, lr}
20001796:	b082      	sub	sp, #8
20001798:	af00      	add	r7, sp, #0
2000179a:	4603      	mov	r3, r0
2000179c:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
2000179e:	f04f 0014 	mov.w	r0, #20
200017a2:	f7ff ffbb 	bl	2000171c <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
200017a6:	f242 0300 	movw	r3, #8192	; 0x2000
200017aa:	f2ce 0304 	movt	r3, #57348	; 0xe004
200017ae:	f242 0200 	movw	r2, #8192	; 0x2000
200017b2:	f2ce 0204 	movt	r2, #57348	; 0xe004
200017b6:	6b12      	ldr	r2, [r2, #48]	; 0x30
200017b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
200017bc:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
200017be:	f245 0300 	movw	r3, #20480	; 0x5000
200017c2:	f2c4 0300 	movt	r3, #16384	; 0x4000
200017c6:	f04f 0200 	mov.w	r2, #0
200017ca:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
200017cc:	f240 0300 	movw	r3, #0
200017d0:	f2c4 230a 	movt	r3, #16906	; 0x420a
200017d4:	f04f 0200 	mov.w	r2, #0
200017d8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
200017dc:	f240 0300 	movw	r3, #0
200017e0:	f2c4 230a 	movt	r3, #16906	; 0x420a
200017e4:	f04f 0200 	mov.w	r2, #0
200017e8:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200017ec:	f240 0300 	movw	r3, #0
200017f0:	f2c4 230a 	movt	r3, #16906	; 0x420a
200017f4:	79fa      	ldrb	r2, [r7, #7]
200017f6:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
200017fa:	f245 0300 	movw	r3, #20480	; 0x5000
200017fe:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001802:	f04f 0201 	mov.w	r2, #1
20001806:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
20001808:	f04f 0014 	mov.w	r0, #20
2000180c:	f7ff ffa4 	bl	20001758 <NVIC_ClearPendingIRQ>
}
20001810:	f107 0708 	add.w	r7, r7, #8
20001814:	46bd      	mov	sp, r7
20001816:	bd80      	pop	{r7, pc}

20001818 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
20001818:	b480      	push	{r7}
2000181a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
2000181c:	f240 0300 	movw	r3, #0
20001820:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001824:	f04f 0201 	mov.w	r2, #1
20001828:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
2000182c:	46bd      	mov	sp, r7
2000182e:	bc80      	pop	{r7}
20001830:	4770      	bx	lr
20001832:	bf00      	nop

20001834 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
20001834:	b480      	push	{r7}
20001836:	b083      	sub	sp, #12
20001838:	af00      	add	r7, sp, #0
2000183a:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
2000183c:	f245 0300 	movw	r3, #20480	; 0x5000
20001840:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001844:	687a      	ldr	r2, [r7, #4]
20001846:	605a      	str	r2, [r3, #4]
}
20001848:	f107 070c 	add.w	r7, r7, #12
2000184c:	46bd      	mov	sp, r7
2000184e:	bc80      	pop	{r7}
20001850:	4770      	bx	lr
20001852:	bf00      	nop

20001854 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20001854:	b580      	push	{r7, lr}
20001856:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20001858:	f240 0300 	movw	r3, #0
2000185c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001860:	f04f 0201 	mov.w	r2, #1
20001864:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20001868:	f04f 0014 	mov.w	r0, #20
2000186c:	f7ff ff3a 	bl	200016e4 <NVIC_EnableIRQ>
}
20001870:	bd80      	pop	{r7, pc}
20001872:	bf00      	nop

20001874 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20001874:	b480      	push	{r7}
20001876:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20001878:	f245 0300 	movw	r3, #20480	; 0x5000
2000187c:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001880:	f04f 0201 	mov.w	r2, #1
20001884:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20001886:	f3bf 8f4f 	dsb	sy
}
2000188a:	46bd      	mov	sp, r7
2000188c:	bc80      	pop	{r7}
2000188e:	4770      	bx	lr

20001890 <Timer1_IRQHandler>:
#define MS_TO_S 1000

// pointer to start of linked list
struct Timer* root = NULL;

void Timer1_IRQHandler(void) {
20001890:	b580      	push	{r7, lr}
20001892:	b082      	sub	sp, #8
20001894:	af00      	add	r7, sp, #0
	DBG("TIOMER INTERURUPT");
    struct Handler* handlers = update_timers();
20001896:	f000 f8ef 	bl	20001a78 <update_timers>
2000189a:	4603      	mov	r3, r0
2000189c:	603b      	str	r3, [r7, #0]

    MSS_TIM1_clear_irq();
2000189e:	f7ff ffe9 	bl	20001874 <MSS_TIM1_clear_irq>

    // if not empty, start the timer again
    if (root) {
200018a2:	f64a 0338 	movw	r3, #43064	; 0xa838
200018a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018aa:	681b      	ldr	r3, [r3, #0]
200018ac:	2b00      	cmp	r3, #0
200018ae:	d019      	beq.n	200018e4 <Timer1_IRQHandler+0x54>
        MSS_TIM1_load_immediate(root->time_left);
200018b0:	f64a 0338 	movw	r3, #43064	; 0xa838
200018b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018b8:	681b      	ldr	r3, [r3, #0]
200018ba:	685b      	ldr	r3, [r3, #4]
200018bc:	4618      	mov	r0, r3
200018be:	f7ff ffb9 	bl	20001834 <MSS_TIM1_load_immediate>
        MSS_TIM1_start();
200018c2:	f7ff ffa9 	bl	20001818 <MSS_TIM1_start>
    }

    // call the timer handlers
    while (handlers) {
200018c6:	e00d      	b.n	200018e4 <Timer1_IRQHandler+0x54>
        handlers->handler(handlers->arg);
200018c8:	683b      	ldr	r3, [r7, #0]
200018ca:	681b      	ldr	r3, [r3, #0]
200018cc:	683a      	ldr	r2, [r7, #0]
200018ce:	6892      	ldr	r2, [r2, #8]
200018d0:	4610      	mov	r0, r2
200018d2:	4798      	blx	r3

        struct Handler* tmp = handlers;
200018d4:	683b      	ldr	r3, [r7, #0]
200018d6:	607b      	str	r3, [r7, #4]
        handlers = handlers->next;
200018d8:	683b      	ldr	r3, [r7, #0]
200018da:	685b      	ldr	r3, [r3, #4]
200018dc:	603b      	str	r3, [r7, #0]

        free(tmp);
200018de:	6878      	ldr	r0, [r7, #4]
200018e0:	f002 fbee 	bl	200040c0 <free>
        MSS_TIM1_load_immediate(root->time_left);
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
200018e4:	683b      	ldr	r3, [r7, #0]
200018e6:	2b00      	cmp	r3, #0
200018e8:	d1ee      	bne.n	200018c8 <Timer1_IRQHandler+0x38>
        struct Handler* tmp = handlers;
        handlers = handlers->next;

        free(tmp);
    }
}
200018ea:	f107 0708 	add.w	r7, r7, #8
200018ee:	46bd      	mov	sp, r7
200018f0:	bd80      	pop	{r7, pc}
200018f2:	bf00      	nop

200018f4 <start_hardware_timer>:

void start_hardware_timer() {
200018f4:	b580      	push	{r7, lr}
200018f6:	af00      	add	r7, sp, #0

    MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
200018f8:	f04f 0001 	mov.w	r0, #1
200018fc:	f7ff ff4a 	bl	20001794 <MSS_TIM1_init>
    MSS_TIM1_load_immediate(root->time_left);
20001900:	f64a 0338 	movw	r3, #43064	; 0xa838
20001904:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001908:	681b      	ldr	r3, [r3, #0]
2000190a:	685b      	ldr	r3, [r3, #4]
2000190c:	4618      	mov	r0, r3
2000190e:	f7ff ff91 	bl	20001834 <MSS_TIM1_load_immediate>
    MSS_TIM1_start();
20001912:	f7ff ff81 	bl	20001818 <MSS_TIM1_start>
    MSS_TIM1_enable_irq();
20001916:	f7ff ff9d 	bl	20001854 <MSS_TIM1_enable_irq>
}
2000191a:	bd80      	pop	{r7, pc}

2000191c <insert_timer>:

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
2000191c:	b480      	push	{r7}
2000191e:	b085      	sub	sp, #20
20001920:	af00      	add	r7, sp, #0
20001922:	6078      	str	r0, [r7, #4]
	DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
20001924:	f64a 0338 	movw	r3, #43064	; 0xa838
20001928:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000192c:	681b      	ldr	r3, [r3, #0]
2000192e:	2b00      	cmp	r3, #0
20001930:	d106      	bne.n	20001940 <insert_timer+0x24>
        root = newtimer;
20001932:	f64a 0338 	movw	r3, #43064	; 0xa838
20001936:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000193a:	687a      	ldr	r2, [r7, #4]
2000193c:	601a      	str	r2, [r3, #0]
        return;
2000193e:	e033      	b.n	200019a8 <insert_timer+0x8c>
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
20001940:	687b      	ldr	r3, [r7, #4]
20001942:	685a      	ldr	r2, [r3, #4]
20001944:	f64a 0338 	movw	r3, #43064	; 0xa838
20001948:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000194c:	681b      	ldr	r3, [r3, #0]
2000194e:	685b      	ldr	r3, [r3, #4]
20001950:	429a      	cmp	r2, r3
20001952:	d20d      	bcs.n	20001970 <insert_timer+0x54>
    	DBG("inserting timer at root");
        newtimer->next = root;
20001954:	f64a 0338 	movw	r3, #43064	; 0xa838
20001958:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000195c:	681a      	ldr	r2, [r3, #0]
2000195e:	687b      	ldr	r3, [r7, #4]
20001960:	611a      	str	r2, [r3, #16]
        root = newtimer;
20001962:	f64a 0338 	movw	r3, #43064	; 0xa838
20001966:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000196a:	687a      	ldr	r2, [r7, #4]
2000196c:	601a      	str	r2, [r3, #0]
        return;
2000196e:	e01b      	b.n	200019a8 <insert_timer+0x8c>
    }

    struct Timer* pos = root;
20001970:	f64a 0338 	movw	r3, #43064	; 0xa838
20001974:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001978:	681b      	ldr	r3, [r3, #0]
2000197a:	60fb      	str	r3, [r7, #12]

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
2000197c:	e002      	b.n	20001984 <insert_timer+0x68>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
2000197e:	68fb      	ldr	r3, [r7, #12]
20001980:	691b      	ldr	r3, [r3, #16]
20001982:	60fb      	str	r3, [r7, #12]
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001984:	68fb      	ldr	r3, [r7, #12]
20001986:	691b      	ldr	r3, [r3, #16]
20001988:	2b00      	cmp	r3, #0
2000198a:	d006      	beq.n	2000199a <insert_timer+0x7e>
2000198c:	68fb      	ldr	r3, [r7, #12]
2000198e:	691b      	ldr	r3, [r3, #16]
20001990:	685a      	ldr	r2, [r3, #4]
20001992:	687b      	ldr	r3, [r7, #4]
20001994:	685b      	ldr	r3, [r3, #4]
20001996:	429a      	cmp	r2, r3
20001998:	d3f1      	bcc.n	2000197e <insert_timer+0x62>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
2000199a:	68fb      	ldr	r3, [r7, #12]
2000199c:	691a      	ldr	r2, [r3, #16]
2000199e:	687b      	ldr	r3, [r7, #4]
200019a0:	611a      	str	r2, [r3, #16]
    pos->next = newtimer;
200019a2:	68fb      	ldr	r3, [r7, #12]
200019a4:	687a      	ldr	r2, [r7, #4]
200019a6:	611a      	str	r2, [r3, #16]
}
200019a8:	f107 0714 	add.w	r7, r7, #20
200019ac:	46bd      	mov	sp, r7
200019ae:	bc80      	pop	{r7}
200019b0:	4770      	bx	lr
200019b2:	bf00      	nop

200019b4 <add_timer>:

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
200019b4:	b580      	push	{r7, lr}
200019b6:	b086      	sub	sp, #24
200019b8:	af00      	add	r7, sp, #0
200019ba:	60f8      	str	r0, [r7, #12]
200019bc:	60b9      	str	r1, [r7, #8]
200019be:	607a      	str	r2, [r7, #4]
200019c0:	603b      	str	r3, [r7, #0]
    struct Timer* newtimer = malloc(sizeof(struct Timer));
200019c2:	f04f 0018 	mov.w	r0, #24
200019c6:	f002 fb83 	bl	200040d0 <malloc>
200019ca:	4603      	mov	r3, r0
200019cc:	617b      	str	r3, [r7, #20]


    newtimer->handler = handler;
200019ce:	697b      	ldr	r3, [r7, #20]
200019d0:	68fa      	ldr	r2, [r7, #12]
200019d2:	601a      	str	r2, [r3, #0]
    newtimer->time_left = period;
200019d4:	697b      	ldr	r3, [r7, #20]
200019d6:	687a      	ldr	r2, [r7, #4]
200019d8:	605a      	str	r2, [r3, #4]
    newtimer->period = period;
200019da:	697b      	ldr	r3, [r7, #20]
200019dc:	687a      	ldr	r2, [r7, #4]
200019de:	609a      	str	r2, [r3, #8]
    newtimer->mode = mode;
200019e0:	697b      	ldr	r3, [r7, #20]
200019e2:	683a      	ldr	r2, [r7, #0]
200019e4:	60da      	str	r2, [r3, #12]
    newtimer->next = NULL;
200019e6:	697b      	ldr	r3, [r7, #20]
200019e8:	f04f 0200 	mov.w	r2, #0
200019ec:	611a      	str	r2, [r3, #16]
    newtimer->arg = arg;
200019ee:	697b      	ldr	r3, [r7, #20]
200019f0:	68ba      	ldr	r2, [r7, #8]
200019f2:	615a      	str	r2, [r3, #20]

    insert_timer(newtimer);
200019f4:	6978      	ldr	r0, [r7, #20]
200019f6:	f7ff ff91 	bl	2000191c <insert_timer>
}
200019fa:	f107 0718 	add.w	r7, r7, #24
200019fe:	46bd      	mov	sp, r7
20001a00:	bd80      	pop	{r7, pc}
20001a02:	bf00      	nop

20001a04 <add_timer_single>:
	DBG("Adding periodic timer: %d", period);
    add_timer(handler, arg, period, PERIODIC);
}

// add a one shot timer to the linked list.
void add_timer_single(handler_t handler, void *arg, uint32_t period) {
20001a04:	b580      	push	{r7, lr}
20001a06:	b084      	sub	sp, #16
20001a08:	af00      	add	r7, sp, #0
20001a0a:	60f8      	str	r0, [r7, #12]
20001a0c:	60b9      	str	r1, [r7, #8]
20001a0e:	607a      	str	r2, [r7, #4]
    add_timer(handler, arg, period, ONE_SHOT);
20001a10:	68f8      	ldr	r0, [r7, #12]
20001a12:	68b9      	ldr	r1, [r7, #8]
20001a14:	687a      	ldr	r2, [r7, #4]
20001a16:	f04f 0301 	mov.w	r3, #1
20001a1a:	f7ff ffcb 	bl	200019b4 <add_timer>
}
20001a1e:	f107 0710 	add.w	r7, r7, #16
20001a22:	46bd      	mov	sp, r7
20001a24:	bd80      	pop	{r7, pc}
20001a26:	bf00      	nop

20001a28 <set_clk>:

static uint32_t g_clk_hz;
void set_clk(uint32_t clk_hz){
20001a28:	b480      	push	{r7}
20001a2a:	b083      	sub	sp, #12
20001a2c:	af00      	add	r7, sp, #0
20001a2e:	6078      	str	r0, [r7, #4]
	g_clk_hz = clk_hz;
20001a30:	f64a 033c 	movw	r3, #43068	; 0xa83c
20001a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a38:	687a      	ldr	r2, [r7, #4]
20001a3a:	601a      	str	r2, [r3, #0]
}
20001a3c:	f107 070c 	add.w	r7, r7, #12
20001a40:	46bd      	mov	sp, r7
20001a42:	bc80      	pop	{r7}
20001a44:	4770      	bx	lr
20001a46:	bf00      	nop

20001a48 <to_ticks>:
uint32_t to_ticks(uint32_t dur_ms){
20001a48:	b480      	push	{r7}
20001a4a:	b085      	sub	sp, #20
20001a4c:	af00      	add	r7, sp, #0
20001a4e:	6078      	str	r0, [r7, #4]
	uint32_t ticks = g_clk_hz/(MS_TO_S/dur_ms);
20001a50:	f64a 033c 	movw	r3, #43068	; 0xa83c
20001a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a58:	681a      	ldr	r2, [r3, #0]
20001a5a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
20001a5e:	687b      	ldr	r3, [r7, #4]
20001a60:	fbb1 f3f3 	udiv	r3, r1, r3
20001a64:	fbb2 f3f3 	udiv	r3, r2, r3
20001a68:	60fb      	str	r3, [r7, #12]
	return ticks;
20001a6a:	68fb      	ldr	r3, [r7, #12]
}
20001a6c:	4618      	mov	r0, r3
20001a6e:	f107 0714 	add.w	r7, r7, #20
20001a72:	46bd      	mov	sp, r7
20001a74:	bc80      	pop	{r7}
20001a76:	4770      	bx	lr

20001a78 <update_timers>:

// update down count with elapsed time, call fnc if timer zero,
// update continuous timers with new down count
struct Handler* update_timers(void) {
20001a78:	b580      	push	{r7, lr}
20001a7a:	b086      	sub	sp, #24
20001a7c:	af00      	add	r7, sp, #0
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
20001a7e:	f64a 0338 	movw	r3, #43064	; 0xa838
20001a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a86:	681b      	ldr	r3, [r3, #0]
20001a88:	603b      	str	r3, [r7, #0]
    uint32_t elapsed = root->time_left;
20001a8a:	f64a 0338 	movw	r3, #43064	; 0xa838
20001a8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a92:	681b      	ldr	r3, [r3, #0]
20001a94:	685b      	ldr	r3, [r3, #4]
20001a96:	607b      	str	r3, [r7, #4]

    while (node) {
20001a98:	e009      	b.n	20001aae <update_timers+0x36>
        node->time_left -= elapsed;
20001a9a:	683b      	ldr	r3, [r7, #0]
20001a9c:	685a      	ldr	r2, [r3, #4]
20001a9e:	687b      	ldr	r3, [r7, #4]
20001aa0:	ebc3 0202 	rsb	r2, r3, r2
20001aa4:	683b      	ldr	r3, [r7, #0]
20001aa6:	605a      	str	r2, [r3, #4]
        node = node->next;
20001aa8:	683b      	ldr	r3, [r7, #0]
20001aaa:	691b      	ldr	r3, [r3, #16]
20001aac:	603b      	str	r3, [r7, #0]
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;

    while (node) {
20001aae:	683b      	ldr	r3, [r7, #0]
20001ab0:	2b00      	cmp	r3, #0
20001ab2:	d1f2      	bne.n	20001a9a <update_timers+0x22>
        node->time_left -= elapsed;
        node = node->next;
    }

    struct Handler* handlers_root = NULL;
20001ab4:	f04f 0300 	mov.w	r3, #0
20001ab8:	60bb      	str	r3, [r7, #8]
    struct Handler* handlers_tail = NULL;
20001aba:	f04f 0300 	mov.w	r3, #0
20001abe:	60fb      	str	r3, [r7, #12]


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
20001ac0:	e042      	b.n	20001b48 <update_timers+0xd0>

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
20001ac2:	f04f 000c 	mov.w	r0, #12
20001ac6:	f002 fb03 	bl	200040d0 <malloc>
20001aca:	4603      	mov	r3, r0
20001acc:	613b      	str	r3, [r7, #16]
        new_handler->handler = NULL;
20001ace:	693b      	ldr	r3, [r7, #16]
20001ad0:	f04f 0200 	mov.w	r2, #0
20001ad4:	601a      	str	r2, [r3, #0]
        new_handler->next = NULL;
20001ad6:	693b      	ldr	r3, [r7, #16]
20001ad8:	f04f 0200 	mov.w	r2, #0
20001adc:	605a      	str	r2, [r3, #4]

        if (handlers_root == NULL) {
20001ade:	68bb      	ldr	r3, [r7, #8]
20001ae0:	2b00      	cmp	r3, #0
20001ae2:	d104      	bne.n	20001aee <update_timers+0x76>
        	DBG("returining one handler");
            handlers_root = new_handler;
20001ae4:	693b      	ldr	r3, [r7, #16]
20001ae6:	60bb      	str	r3, [r7, #8]
            handlers_tail = new_handler;
20001ae8:	693b      	ldr	r3, [r7, #16]
20001aea:	60fb      	str	r3, [r7, #12]
20001aec:	e004      	b.n	20001af8 <update_timers+0x80>
        }
        else {
        	DBG("returining multiple handlers");
            handlers_tail->next = new_handler;
20001aee:	68fb      	ldr	r3, [r7, #12]
20001af0:	693a      	ldr	r2, [r7, #16]
20001af2:	605a      	str	r2, [r3, #4]
            handlers_tail = new_handler;
20001af4:	693b      	ldr	r3, [r7, #16]
20001af6:	60fb      	str	r3, [r7, #12]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
20001af8:	f64a 0338 	movw	r3, #43064	; 0xa838
20001afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b00:	681b      	ldr	r3, [r3, #0]
20001b02:	617b      	str	r3, [r7, #20]
        root = head->next;
20001b04:	697b      	ldr	r3, [r7, #20]
20001b06:	691a      	ldr	r2, [r3, #16]
20001b08:	f64a 0338 	movw	r3, #43064	; 0xa838
20001b0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b10:	601a      	str	r2, [r3, #0]

        new_handler->handler = head->handler;
20001b12:	697b      	ldr	r3, [r7, #20]
20001b14:	681a      	ldr	r2, [r3, #0]
20001b16:	693b      	ldr	r3, [r7, #16]
20001b18:	601a      	str	r2, [r3, #0]
        new_handler->arg = head->arg;
20001b1a:	697b      	ldr	r3, [r7, #20]
20001b1c:	695a      	ldr	r2, [r3, #20]
20001b1e:	693b      	ldr	r3, [r7, #16]
20001b20:	609a      	str	r2, [r3, #8]
        if (head->mode == ONE_SHOT) {
20001b22:	697b      	ldr	r3, [r7, #20]
20001b24:	68db      	ldr	r3, [r3, #12]
20001b26:	2b01      	cmp	r3, #1
20001b28:	d103      	bne.n	20001b32 <update_timers+0xba>
            free(head);
20001b2a:	6978      	ldr	r0, [r7, #20]
20001b2c:	f002 fac8 	bl	200040c0 <free>
20001b30:	e00a      	b.n	20001b48 <update_timers+0xd0>
        }

        else {
            head->time_left = head->period;
20001b32:	697b      	ldr	r3, [r7, #20]
20001b34:	689a      	ldr	r2, [r3, #8]
20001b36:	697b      	ldr	r3, [r7, #20]
20001b38:	605a      	str	r2, [r3, #4]
            head->next = NULL;
20001b3a:	697b      	ldr	r3, [r7, #20]
20001b3c:	f04f 0200 	mov.w	r2, #0
20001b40:	611a      	str	r2, [r3, #16]
            insert_timer(head);
20001b42:	6978      	ldr	r0, [r7, #20]
20001b44:	f7ff feea 	bl	2000191c <insert_timer>
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
20001b48:	f64a 0338 	movw	r3, #43064	; 0xa838
20001b4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b50:	681b      	ldr	r3, [r3, #0]
20001b52:	685b      	ldr	r3, [r3, #4]
20001b54:	2b00      	cmp	r3, #0
20001b56:	d0b4      	beq.n	20001ac2 <update_timers+0x4a>
            head->next = NULL;
            insert_timer(head);
        }
    }

    return handlers_root;
20001b58:	68bb      	ldr	r3, [r7, #8]
}
20001b5a:	4618      	mov	r0, r3
20001b5c:	f107 0718 	add.w	r7, r7, #24
20001b60:	46bd      	mov	sp, r7
20001b62:	bd80      	pop	{r7, pc}

20001b64 <_end_delay_timer>:

// dumb delay timer callback lock
uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
20001b64:	b480      	push	{r7}
20001b66:	b083      	sub	sp, #12
20001b68:	af00      	add	r7, sp, #0
20001b6a:	6078      	str	r0, [r7, #4]
	DBG("unlocking");
	delay_timer_lock = 0;
20001b6c:	f64a 0381 	movw	r3, #43137	; 0xa881
20001b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b74:	f04f 0200 	mov.w	r2, #0
20001b78:	701a      	strb	r2, [r3, #0]
}
20001b7a:	f107 070c 	add.w	r7, r7, #12
20001b7e:	46bd      	mov	sp, r7
20001b80:	bc80      	pop	{r7}
20001b82:	4770      	bx	lr

20001b84 <use_me_carefully_ms_delay_timer>:

void use_me_carefully_ms_delay_timer(uint32_t ms) {
20001b84:	b580      	push	{r7, lr}
20001b86:	b082      	sub	sp, #8
20001b88:	af00      	add	r7, sp, #0
20001b8a:	6078      	str	r0, [r7, #4]

	delay_timer_lock = 1;
20001b8c:	f64a 0381 	movw	r3, #43137	; 0xa881
20001b90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b94:	f04f 0201 	mov.w	r2, #1
20001b98:	701a      	strb	r2, [r3, #0]
	DBG("delaying for %d", ms);
	// start hardware timer with _end_timer callback
	add_timer_single((handler_t)_end_delay_timer, NULL, to_ticks(ms));
20001b9a:	6878      	ldr	r0, [r7, #4]
20001b9c:	f7ff ff54 	bl	20001a48 <to_ticks>
20001ba0:	4603      	mov	r3, r0
20001ba2:	f641 3065 	movw	r0, #7013	; 0x1b65
20001ba6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001baa:	f04f 0100 	mov.w	r1, #0
20001bae:	461a      	mov	r2, r3
20001bb0:	f7ff ff28 	bl	20001a04 <add_timer_single>
	start_hardware_timer();
20001bb4:	f7ff fe9e 	bl	200018f4 <start_hardware_timer>
	while (delay_timer_lock) {}
20001bb8:	f64a 0381 	movw	r3, #43137	; 0xa881
20001bbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bc0:	781b      	ldrb	r3, [r3, #0]
20001bc2:	2b00      	cmp	r3, #0
20001bc4:	d1f8      	bne.n	20001bb8 <use_me_carefully_ms_delay_timer+0x34>
}
20001bc6:	f107 0708 	add.w	r7, r7, #8
20001bca:	46bd      	mov	sp, r7
20001bcc:	bd80      	pop	{r7, pc}
20001bce:	bf00      	nop

20001bd0 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20001bd0:	b480      	push	{r7}
20001bd2:	b083      	sub	sp, #12
20001bd4:	af00      	add	r7, sp, #0
20001bd6:	6078      	str	r0, [r7, #4]
    return -1;
20001bd8:	f04f 33ff 	mov.w	r3, #4294967295
}
20001bdc:	4618      	mov	r0, r3
20001bde:	f107 070c 	add.w	r7, r7, #12
20001be2:	46bd      	mov	sp, r7
20001be4:	bc80      	pop	{r7}
20001be6:	4770      	bx	lr

20001be8 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20001be8:	b480      	push	{r7}
20001bea:	b083      	sub	sp, #12
20001bec:	af00      	add	r7, sp, #0
20001bee:	6078      	str	r0, [r7, #4]
20001bf0:	e7fe      	b.n	20001bf0 <_exit+0x8>
20001bf2:	bf00      	nop

20001bf4 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20001bf4:	b480      	push	{r7}
20001bf6:	b083      	sub	sp, #12
20001bf8:	af00      	add	r7, sp, #0
20001bfa:	6078      	str	r0, [r7, #4]
20001bfc:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20001bfe:	683b      	ldr	r3, [r7, #0]
20001c00:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20001c04:	605a      	str	r2, [r3, #4]
    return 0;
20001c06:	f04f 0300 	mov.w	r3, #0
}
20001c0a:	4618      	mov	r0, r3
20001c0c:	f107 070c 	add.w	r7, r7, #12
20001c10:	46bd      	mov	sp, r7
20001c12:	bc80      	pop	{r7}
20001c14:	4770      	bx	lr
20001c16:	bf00      	nop

20001c18 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20001c18:	b480      	push	{r7}
20001c1a:	b083      	sub	sp, #12
20001c1c:	af00      	add	r7, sp, #0
20001c1e:	6078      	str	r0, [r7, #4]
    return 1;
20001c20:	f04f 0301 	mov.w	r3, #1
}
20001c24:	4618      	mov	r0, r3
20001c26:	f107 070c 	add.w	r7, r7, #12
20001c2a:	46bd      	mov	sp, r7
20001c2c:	bc80      	pop	{r7}
20001c2e:	4770      	bx	lr

20001c30 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20001c30:	b480      	push	{r7}
20001c32:	b085      	sub	sp, #20
20001c34:	af00      	add	r7, sp, #0
20001c36:	60f8      	str	r0, [r7, #12]
20001c38:	60b9      	str	r1, [r7, #8]
20001c3a:	607a      	str	r2, [r7, #4]
    return 0;
20001c3c:	f04f 0300 	mov.w	r3, #0
}
20001c40:	4618      	mov	r0, r3
20001c42:	f107 0714 	add.w	r7, r7, #20
20001c46:	46bd      	mov	sp, r7
20001c48:	bc80      	pop	{r7}
20001c4a:	4770      	bx	lr

20001c4c <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20001c4c:	b480      	push	{r7}
20001c4e:	b085      	sub	sp, #20
20001c50:	af00      	add	r7, sp, #0
20001c52:	60f8      	str	r0, [r7, #12]
20001c54:	60b9      	str	r1, [r7, #8]
20001c56:	607a      	str	r2, [r7, #4]
    return 0;
20001c58:	f04f 0300 	mov.w	r3, #0
}
20001c5c:	4618      	mov	r0, r3
20001c5e:	f107 0714 	add.w	r7, r7, #20
20001c62:	46bd      	mov	sp, r7
20001c64:	bc80      	pop	{r7}
20001c66:	4770      	bx	lr

20001c68 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001c68:	b580      	push	{r7, lr}
20001c6a:	b084      	sub	sp, #16
20001c6c:	af00      	add	r7, sp, #0
20001c6e:	60f8      	str	r0, [r7, #12]
20001c70:	60b9      	str	r1, [r7, #8]
20001c72:	607a      	str	r2, [r7, #4]
20001c74:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20001c76:	f64a 0340 	movw	r3, #43072	; 0xa840
20001c7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c7e:	681b      	ldr	r3, [r3, #0]
20001c80:	2b00      	cmp	r3, #0
20001c82:	d110      	bne.n	20001ca6 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20001c84:	f64a 00ac 	movw	r0, #43180	; 0xa8ac
20001c88:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c8c:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20001c90:	f04f 0203 	mov.w	r2, #3
20001c94:	f000 f87e 	bl	20001d94 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20001c98:	f64a 0340 	movw	r3, #43072	; 0xa840
20001c9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ca0:	f04f 0201 	mov.w	r2, #1
20001ca4:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20001ca6:	683b      	ldr	r3, [r7, #0]
20001ca8:	f64a 00ac 	movw	r0, #43180	; 0xa8ac
20001cac:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001cb0:	6879      	ldr	r1, [r7, #4]
20001cb2:	461a      	mov	r2, r3
20001cb4:	f000 f970 	bl	20001f98 <MSS_UART_polled_tx>
    
    return len;
20001cb8:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20001cba:	4618      	mov	r0, r3
20001cbc:	f107 0710 	add.w	r7, r7, #16
20001cc0:	46bd      	mov	sp, r7
20001cc2:	bd80      	pop	{r7, pc}

20001cc4 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20001cc4:	b580      	push	{r7, lr}
20001cc6:	b084      	sub	sp, #16
20001cc8:	af00      	add	r7, sp, #0
20001cca:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20001ccc:	f64a 0344 	movw	r3, #43076	; 0xa844
20001cd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cd4:	681b      	ldr	r3, [r3, #0]
20001cd6:	2b00      	cmp	r3, #0
20001cd8:	d108      	bne.n	20001cec <_sbrk+0x28>
    {
      heap_end = &_end;
20001cda:	f64a 0344 	movw	r3, #43076	; 0xa844
20001cde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ce2:	f64a 12e0 	movw	r2, #43488	; 0xa9e0
20001ce6:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001cea:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20001cec:	f64a 0344 	movw	r3, #43076	; 0xa844
20001cf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cf4:	681b      	ldr	r3, [r3, #0]
20001cf6:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20001cf8:	f3ef 8308 	mrs	r3, MSP
20001cfc:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20001cfe:	f64a 0344 	movw	r3, #43076	; 0xa844
20001d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d06:	681a      	ldr	r2, [r3, #0]
20001d08:	687b      	ldr	r3, [r7, #4]
20001d0a:	441a      	add	r2, r3
20001d0c:	68fb      	ldr	r3, [r7, #12]
20001d0e:	429a      	cmp	r2, r3
20001d10:	d90f      	bls.n	20001d32 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20001d12:	f04f 0000 	mov.w	r0, #0
20001d16:	f04f 0101 	mov.w	r1, #1
20001d1a:	f649 7258 	movw	r2, #40792	; 0x9f58
20001d1e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001d22:	f04f 0319 	mov.w	r3, #25
20001d26:	f7ff ff9f 	bl	20001c68 <_write_r>
      _exit (1);
20001d2a:	f04f 0001 	mov.w	r0, #1
20001d2e:	f7ff ff5b 	bl	20001be8 <_exit>
    }
  
    heap_end += incr;
20001d32:	f64a 0344 	movw	r3, #43076	; 0xa844
20001d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d3a:	681a      	ldr	r2, [r3, #0]
20001d3c:	687b      	ldr	r3, [r7, #4]
20001d3e:	441a      	add	r2, r3
20001d40:	f64a 0344 	movw	r3, #43076	; 0xa844
20001d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d48:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20001d4a:	68bb      	ldr	r3, [r7, #8]
}
20001d4c:	4618      	mov	r0, r3
20001d4e:	f107 0710 	add.w	r7, r7, #16
20001d52:	46bd      	mov	sp, r7
20001d54:	bd80      	pop	{r7, pc}
20001d56:	bf00      	nop

20001d58 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001d58:	b480      	push	{r7}
20001d5a:	b083      	sub	sp, #12
20001d5c:	af00      	add	r7, sp, #0
20001d5e:	4603      	mov	r3, r0
20001d60:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001d62:	f24e 1300 	movw	r3, #57600	; 0xe100
20001d66:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001d6a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001d6e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001d72:	88f9      	ldrh	r1, [r7, #6]
20001d74:	f001 011f 	and.w	r1, r1, #31
20001d78:	f04f 0001 	mov.w	r0, #1
20001d7c:	fa00 f101 	lsl.w	r1, r0, r1
20001d80:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001d84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001d88:	f107 070c 	add.w	r7, r7, #12
20001d8c:	46bd      	mov	sp, r7
20001d8e:	bc80      	pop	{r7}
20001d90:	4770      	bx	lr
20001d92:	bf00      	nop

20001d94 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001d94:	b580      	push	{r7, lr}
20001d96:	b088      	sub	sp, #32
20001d98:	af00      	add	r7, sp, #0
20001d9a:	60f8      	str	r0, [r7, #12]
20001d9c:	60b9      	str	r1, [r7, #8]
20001d9e:	4613      	mov	r3, r2
20001da0:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20001da2:	f04f 0301 	mov.w	r3, #1
20001da6:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20001da8:	f04f 0300 	mov.w	r3, #0
20001dac:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001dae:	68fa      	ldr	r2, [r7, #12]
20001db0:	f64a 03ac 	movw	r3, #43180	; 0xa8ac
20001db4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001db8:	429a      	cmp	r2, r3
20001dba:	d007      	beq.n	20001dcc <MSS_UART_init+0x38>
20001dbc:	68fa      	ldr	r2, [r7, #12]
20001dbe:	f64a 0384 	movw	r3, #43140	; 0xa884
20001dc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dc6:	429a      	cmp	r2, r3
20001dc8:	d000      	beq.n	20001dcc <MSS_UART_init+0x38>
20001dca:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001dcc:	68bb      	ldr	r3, [r7, #8]
20001dce:	2b00      	cmp	r3, #0
20001dd0:	d100      	bne.n	20001dd4 <MSS_UART_init+0x40>
20001dd2:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001dd4:	f001 f94e 	bl	20003074 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001dd8:	68fa      	ldr	r2, [r7, #12]
20001dda:	f64a 03ac 	movw	r3, #43180	; 0xa8ac
20001dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001de2:	429a      	cmp	r2, r3
20001de4:	d12e      	bne.n	20001e44 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20001de6:	68fb      	ldr	r3, [r7, #12]
20001de8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001dec:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001dee:	68fb      	ldr	r3, [r7, #12]
20001df0:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001df4:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001df6:	68fb      	ldr	r3, [r7, #12]
20001df8:	f04f 020a 	mov.w	r2, #10
20001dfc:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001dfe:	f24a 23cc 	movw	r3, #41676	; 0xa2cc
20001e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e06:	681b      	ldr	r3, [r3, #0]
20001e08:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001e0a:	f242 0300 	movw	r3, #8192	; 0x2000
20001e0e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001e12:	f242 0200 	movw	r2, #8192	; 0x2000
20001e16:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001e1a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001e1c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001e20:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20001e22:	f04f 000a 	mov.w	r0, #10
20001e26:	f7ff ff97 	bl	20001d58 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001e2a:	f242 0300 	movw	r3, #8192	; 0x2000
20001e2e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001e32:	f242 0200 	movw	r2, #8192	; 0x2000
20001e36:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001e3a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001e3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001e40:	631a      	str	r2, [r3, #48]	; 0x30
20001e42:	e031      	b.n	20001ea8 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001e44:	68fa      	ldr	r2, [r7, #12]
20001e46:	f240 0300 	movw	r3, #0
20001e4a:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001e4e:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001e50:	68fa      	ldr	r2, [r7, #12]
20001e52:	f240 0300 	movw	r3, #0
20001e56:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001e5a:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20001e5c:	68fb      	ldr	r3, [r7, #12]
20001e5e:	f04f 020b 	mov.w	r2, #11
20001e62:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20001e64:	f24a 23d0 	movw	r3, #41680	; 0xa2d0
20001e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e6c:	681b      	ldr	r3, [r3, #0]
20001e6e:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001e70:	f242 0300 	movw	r3, #8192	; 0x2000
20001e74:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001e78:	f242 0200 	movw	r2, #8192	; 0x2000
20001e7c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001e80:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001e82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001e86:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20001e88:	f04f 000b 	mov.w	r0, #11
20001e8c:	f7ff ff64 	bl	20001d58 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001e90:	f242 0300 	movw	r3, #8192	; 0x2000
20001e94:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001e98:	f242 0200 	movw	r2, #8192	; 0x2000
20001e9c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001ea0:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001ea2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001ea6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001ea8:	68fb      	ldr	r3, [r7, #12]
20001eaa:	681b      	ldr	r3, [r3, #0]
20001eac:	f04f 0200 	mov.w	r2, #0
20001eb0:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001eb2:	68bb      	ldr	r3, [r7, #8]
20001eb4:	2b00      	cmp	r3, #0
20001eb6:	d021      	beq.n	20001efc <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001eb8:	69ba      	ldr	r2, [r7, #24]
20001eba:	68bb      	ldr	r3, [r7, #8]
20001ebc:	fbb2 f3f3 	udiv	r3, r2, r3
20001ec0:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20001ec2:	69fb      	ldr	r3, [r7, #28]
20001ec4:	f003 0308 	and.w	r3, r3, #8
20001ec8:	2b00      	cmp	r3, #0
20001eca:	d006      	beq.n	20001eda <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001ecc:	69fb      	ldr	r3, [r7, #28]
20001ece:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001ed2:	f103 0301 	add.w	r3, r3, #1
20001ed6:	61fb      	str	r3, [r7, #28]
20001ed8:	e003      	b.n	20001ee2 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20001eda:	69fb      	ldr	r3, [r7, #28]
20001edc:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001ee0:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001ee2:	69fa      	ldr	r2, [r7, #28]
20001ee4:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001ee8:	429a      	cmp	r2, r3
20001eea:	d900      	bls.n	20001eee <MSS_UART_init+0x15a>
20001eec:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20001eee:	69fa      	ldr	r2, [r7, #28]
20001ef0:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001ef4:	429a      	cmp	r2, r3
20001ef6:	d801      	bhi.n	20001efc <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20001ef8:	69fb      	ldr	r3, [r7, #28]
20001efa:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001efc:	68fb      	ldr	r3, [r7, #12]
20001efe:	685b      	ldr	r3, [r3, #4]
20001f00:	f04f 0201 	mov.w	r2, #1
20001f04:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001f08:	68fb      	ldr	r3, [r7, #12]
20001f0a:	681b      	ldr	r3, [r3, #0]
20001f0c:	8afa      	ldrh	r2, [r7, #22]
20001f0e:	ea4f 2212 	mov.w	r2, r2, lsr #8
20001f12:	b292      	uxth	r2, r2
20001f14:	b2d2      	uxtb	r2, r2
20001f16:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001f18:	68fb      	ldr	r3, [r7, #12]
20001f1a:	681b      	ldr	r3, [r3, #0]
20001f1c:	8afa      	ldrh	r2, [r7, #22]
20001f1e:	b2d2      	uxtb	r2, r2
20001f20:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001f22:	68fb      	ldr	r3, [r7, #12]
20001f24:	685b      	ldr	r3, [r3, #4]
20001f26:	f04f 0200 	mov.w	r2, #0
20001f2a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001f2e:	68fb      	ldr	r3, [r7, #12]
20001f30:	681b      	ldr	r3, [r3, #0]
20001f32:	79fa      	ldrb	r2, [r7, #7]
20001f34:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001f36:	68fb      	ldr	r3, [r7, #12]
20001f38:	681b      	ldr	r3, [r3, #0]
20001f3a:	f04f 020e 	mov.w	r2, #14
20001f3e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001f40:	68fb      	ldr	r3, [r7, #12]
20001f42:	685b      	ldr	r3, [r3, #4]
20001f44:	f04f 0200 	mov.w	r2, #0
20001f48:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001f4c:	68fb      	ldr	r3, [r7, #12]
20001f4e:	f04f 0200 	mov.w	r2, #0
20001f52:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001f54:	68fb      	ldr	r3, [r7, #12]
20001f56:	f04f 0200 	mov.w	r2, #0
20001f5a:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20001f5c:	68fb      	ldr	r3, [r7, #12]
20001f5e:	f04f 0200 	mov.w	r2, #0
20001f62:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001f64:	68fb      	ldr	r3, [r7, #12]
20001f66:	f04f 0200 	mov.w	r2, #0
20001f6a:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20001f6c:	68fa      	ldr	r2, [r7, #12]
20001f6e:	f242 2369 	movw	r3, #8809	; 0x2269
20001f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f76:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001f78:	68fb      	ldr	r3, [r7, #12]
20001f7a:	f04f 0200 	mov.w	r2, #0
20001f7e:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001f80:	68fb      	ldr	r3, [r7, #12]
20001f82:	f04f 0200 	mov.w	r2, #0
20001f86:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001f88:	68fb      	ldr	r3, [r7, #12]
20001f8a:	f04f 0200 	mov.w	r2, #0
20001f8e:	729a      	strb	r2, [r3, #10]
}
20001f90:	f107 0720 	add.w	r7, r7, #32
20001f94:	46bd      	mov	sp, r7
20001f96:	bd80      	pop	{r7, pc}

20001f98 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001f98:	b480      	push	{r7}
20001f9a:	b089      	sub	sp, #36	; 0x24
20001f9c:	af00      	add	r7, sp, #0
20001f9e:	60f8      	str	r0, [r7, #12]
20001fa0:	60b9      	str	r1, [r7, #8]
20001fa2:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20001fa4:	f04f 0300 	mov.w	r3, #0
20001fa8:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001faa:	68fa      	ldr	r2, [r7, #12]
20001fac:	f64a 03ac 	movw	r3, #43180	; 0xa8ac
20001fb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fb4:	429a      	cmp	r2, r3
20001fb6:	d007      	beq.n	20001fc8 <MSS_UART_polled_tx+0x30>
20001fb8:	68fa      	ldr	r2, [r7, #12]
20001fba:	f64a 0384 	movw	r3, #43140	; 0xa884
20001fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fc2:	429a      	cmp	r2, r3
20001fc4:	d000      	beq.n	20001fc8 <MSS_UART_polled_tx+0x30>
20001fc6:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001fc8:	68bb      	ldr	r3, [r7, #8]
20001fca:	2b00      	cmp	r3, #0
20001fcc:	d100      	bne.n	20001fd0 <MSS_UART_polled_tx+0x38>
20001fce:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001fd0:	687b      	ldr	r3, [r7, #4]
20001fd2:	2b00      	cmp	r3, #0
20001fd4:	d100      	bne.n	20001fd8 <MSS_UART_polled_tx+0x40>
20001fd6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001fd8:	68fa      	ldr	r2, [r7, #12]
20001fda:	f64a 03ac 	movw	r3, #43180	; 0xa8ac
20001fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fe2:	429a      	cmp	r2, r3
20001fe4:	d006      	beq.n	20001ff4 <MSS_UART_polled_tx+0x5c>
20001fe6:	68fa      	ldr	r2, [r7, #12]
20001fe8:	f64a 0384 	movw	r3, #43140	; 0xa884
20001fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ff0:	429a      	cmp	r2, r3
20001ff2:	d13d      	bne.n	20002070 <MSS_UART_polled_tx+0xd8>
20001ff4:	68bb      	ldr	r3, [r7, #8]
20001ff6:	2b00      	cmp	r3, #0
20001ff8:	d03a      	beq.n	20002070 <MSS_UART_polled_tx+0xd8>
20001ffa:	687b      	ldr	r3, [r7, #4]
20001ffc:	2b00      	cmp	r3, #0
20001ffe:	d037      	beq.n	20002070 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20002000:	68fb      	ldr	r3, [r7, #12]
20002002:	681b      	ldr	r3, [r3, #0]
20002004:	7d1b      	ldrb	r3, [r3, #20]
20002006:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20002008:	68fb      	ldr	r3, [r7, #12]
2000200a:	7a9a      	ldrb	r2, [r3, #10]
2000200c:	7efb      	ldrb	r3, [r7, #27]
2000200e:	ea42 0303 	orr.w	r3, r2, r3
20002012:	b2da      	uxtb	r2, r3
20002014:	68fb      	ldr	r3, [r7, #12]
20002016:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20002018:	7efb      	ldrb	r3, [r7, #27]
2000201a:	f003 0320 	and.w	r3, r3, #32
2000201e:	2b00      	cmp	r3, #0
20002020:	d023      	beq.n	2000206a <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20002022:	f04f 0310 	mov.w	r3, #16
20002026:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20002028:	687b      	ldr	r3, [r7, #4]
2000202a:	2b0f      	cmp	r3, #15
2000202c:	d801      	bhi.n	20002032 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
2000202e:	687b      	ldr	r3, [r7, #4]
20002030:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002032:	f04f 0300 	mov.w	r3, #0
20002036:	617b      	str	r3, [r7, #20]
20002038:	e00e      	b.n	20002058 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
2000203a:	68fb      	ldr	r3, [r7, #12]
2000203c:	681b      	ldr	r3, [r3, #0]
2000203e:	68b9      	ldr	r1, [r7, #8]
20002040:	693a      	ldr	r2, [r7, #16]
20002042:	440a      	add	r2, r1
20002044:	7812      	ldrb	r2, [r2, #0]
20002046:	701a      	strb	r2, [r3, #0]
20002048:	693b      	ldr	r3, [r7, #16]
2000204a:	f103 0301 	add.w	r3, r3, #1
2000204e:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002050:	697b      	ldr	r3, [r7, #20]
20002052:	f103 0301 	add.w	r3, r3, #1
20002056:	617b      	str	r3, [r7, #20]
20002058:	697a      	ldr	r2, [r7, #20]
2000205a:	69fb      	ldr	r3, [r7, #28]
2000205c:	429a      	cmp	r2, r3
2000205e:	d3ec      	bcc.n	2000203a <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20002060:	687a      	ldr	r2, [r7, #4]
20002062:	697b      	ldr	r3, [r7, #20]
20002064:	ebc3 0302 	rsb	r3, r3, r2
20002068:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
2000206a:	687b      	ldr	r3, [r7, #4]
2000206c:	2b00      	cmp	r3, #0
2000206e:	d1c7      	bne.n	20002000 <MSS_UART_polled_tx+0x68>
    }
}
20002070:	f107 0724 	add.w	r7, r7, #36	; 0x24
20002074:	46bd      	mov	sp, r7
20002076:	bc80      	pop	{r7}
20002078:	4770      	bx	lr
2000207a:	bf00      	nop

2000207c <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
2000207c:	b480      	push	{r7}
2000207e:	b087      	sub	sp, #28
20002080:	af00      	add	r7, sp, #0
20002082:	6078      	str	r0, [r7, #4]
20002084:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
20002086:	f04f 0300 	mov.w	r3, #0
2000208a:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000208c:	687a      	ldr	r2, [r7, #4]
2000208e:	f64a 03ac 	movw	r3, #43180	; 0xa8ac
20002092:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002096:	429a      	cmp	r2, r3
20002098:	d007      	beq.n	200020aa <MSS_UART_polled_tx_string+0x2e>
2000209a:	687a      	ldr	r2, [r7, #4]
2000209c:	f64a 0384 	movw	r3, #43140	; 0xa884
200020a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020a4:	429a      	cmp	r2, r3
200020a6:	d000      	beq.n	200020aa <MSS_UART_polled_tx_string+0x2e>
200020a8:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
200020aa:	683b      	ldr	r3, [r7, #0]
200020ac:	2b00      	cmp	r3, #0
200020ae:	d100      	bne.n	200020b2 <MSS_UART_polled_tx_string+0x36>
200020b0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200020b2:	687a      	ldr	r2, [r7, #4]
200020b4:	f64a 03ac 	movw	r3, #43180	; 0xa8ac
200020b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020bc:	429a      	cmp	r2, r3
200020be:	d006      	beq.n	200020ce <MSS_UART_polled_tx_string+0x52>
200020c0:	687a      	ldr	r2, [r7, #4]
200020c2:	f64a 0384 	movw	r3, #43140	; 0xa884
200020c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020ca:	429a      	cmp	r2, r3
200020cc:	d138      	bne.n	20002140 <MSS_UART_polled_tx_string+0xc4>
200020ce:	683b      	ldr	r3, [r7, #0]
200020d0:	2b00      	cmp	r3, #0
200020d2:	d035      	beq.n	20002140 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
200020d4:	683a      	ldr	r2, [r7, #0]
200020d6:	68bb      	ldr	r3, [r7, #8]
200020d8:	4413      	add	r3, r2
200020da:	781b      	ldrb	r3, [r3, #0]
200020dc:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
200020de:	e02c      	b.n	2000213a <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
200020e0:	687b      	ldr	r3, [r7, #4]
200020e2:	681b      	ldr	r3, [r3, #0]
200020e4:	7d1b      	ldrb	r3, [r3, #20]
200020e6:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
200020e8:	687b      	ldr	r3, [r7, #4]
200020ea:	7a9a      	ldrb	r2, [r3, #10]
200020ec:	7dfb      	ldrb	r3, [r7, #23]
200020ee:	ea42 0303 	orr.w	r3, r2, r3
200020f2:	b2da      	uxtb	r2, r3
200020f4:	687b      	ldr	r3, [r7, #4]
200020f6:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
200020f8:	7dfb      	ldrb	r3, [r7, #23]
200020fa:	f003 0320 	and.w	r3, r3, #32
200020fe:	2b00      	cmp	r3, #0
20002100:	d0ee      	beq.n	200020e0 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
20002102:	f04f 0300 	mov.w	r3, #0
20002106:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20002108:	e011      	b.n	2000212e <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
2000210a:	687b      	ldr	r3, [r7, #4]
2000210c:	681b      	ldr	r3, [r3, #0]
2000210e:	693a      	ldr	r2, [r7, #16]
20002110:	b2d2      	uxtb	r2, r2
20002112:	701a      	strb	r2, [r3, #0]
                ++fill_size;
20002114:	68fb      	ldr	r3, [r7, #12]
20002116:	f103 0301 	add.w	r3, r3, #1
2000211a:	60fb      	str	r3, [r7, #12]
                char_idx++;
2000211c:	68bb      	ldr	r3, [r7, #8]
2000211e:	f103 0301 	add.w	r3, r3, #1
20002122:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20002124:	683a      	ldr	r2, [r7, #0]
20002126:	68bb      	ldr	r3, [r7, #8]
20002128:	4413      	add	r3, r2
2000212a:	781b      	ldrb	r3, [r3, #0]
2000212c:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
2000212e:	693b      	ldr	r3, [r7, #16]
20002130:	2b00      	cmp	r3, #0
20002132:	d002      	beq.n	2000213a <MSS_UART_polled_tx_string+0xbe>
20002134:	68fb      	ldr	r3, [r7, #12]
20002136:	2b0f      	cmp	r3, #15
20002138:	d9e7      	bls.n	2000210a <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
2000213a:	693b      	ldr	r3, [r7, #16]
2000213c:	2b00      	cmp	r3, #0
2000213e:	d1cf      	bne.n	200020e0 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20002140:	f107 071c 	add.w	r7, r7, #28
20002144:	46bd      	mov	sp, r7
20002146:	bc80      	pop	{r7}
20002148:	4770      	bx	lr
2000214a:	bf00      	nop

2000214c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
2000214c:	b580      	push	{r7, lr}
2000214e:	b084      	sub	sp, #16
20002150:	af00      	add	r7, sp, #0
20002152:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002154:	687a      	ldr	r2, [r7, #4]
20002156:	f64a 03ac 	movw	r3, #43180	; 0xa8ac
2000215a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000215e:	429a      	cmp	r2, r3
20002160:	d007      	beq.n	20002172 <MSS_UART_isr+0x26>
20002162:	687a      	ldr	r2, [r7, #4]
20002164:	f64a 0384 	movw	r3, #43140	; 0xa884
20002168:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000216c:	429a      	cmp	r2, r3
2000216e:	d000      	beq.n	20002172 <MSS_UART_isr+0x26>
20002170:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20002172:	687a      	ldr	r2, [r7, #4]
20002174:	f64a 03ac 	movw	r3, #43180	; 0xa8ac
20002178:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000217c:	429a      	cmp	r2, r3
2000217e:	d006      	beq.n	2000218e <MSS_UART_isr+0x42>
20002180:	687a      	ldr	r2, [r7, #4]
20002182:	f64a 0384 	movw	r3, #43140	; 0xa884
20002186:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000218a:	429a      	cmp	r2, r3
2000218c:	d167      	bne.n	2000225e <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
2000218e:	687b      	ldr	r3, [r7, #4]
20002190:	681b      	ldr	r3, [r3, #0]
20002192:	7a1b      	ldrb	r3, [r3, #8]
20002194:	b2db      	uxtb	r3, r3
20002196:	f003 030f 	and.w	r3, r3, #15
2000219a:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
2000219c:	7bfb      	ldrb	r3, [r7, #15]
2000219e:	2b0c      	cmp	r3, #12
200021a0:	d854      	bhi.n	2000224c <MSS_UART_isr+0x100>
200021a2:	a201      	add	r2, pc, #4	; (adr r2, 200021a8 <MSS_UART_isr+0x5c>)
200021a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200021a8:	200021dd 	.word	0x200021dd
200021ac:	2000224d 	.word	0x2000224d
200021b0:	200021f9 	.word	0x200021f9
200021b4:	2000224d 	.word	0x2000224d
200021b8:	20002215 	.word	0x20002215
200021bc:	2000224d 	.word	0x2000224d
200021c0:	20002231 	.word	0x20002231
200021c4:	2000224d 	.word	0x2000224d
200021c8:	2000224d 	.word	0x2000224d
200021cc:	2000224d 	.word	0x2000224d
200021d0:	2000224d 	.word	0x2000224d
200021d4:	2000224d 	.word	0x2000224d
200021d8:	20002215 	.word	0x20002215
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
200021dc:	687b      	ldr	r3, [r7, #4]
200021de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200021e0:	2b00      	cmp	r3, #0
200021e2:	d100      	bne.n	200021e6 <MSS_UART_isr+0x9a>
200021e4:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
200021e6:	687b      	ldr	r3, [r7, #4]
200021e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200021ea:	2b00      	cmp	r3, #0
200021ec:	d030      	beq.n	20002250 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
200021ee:	687b      	ldr	r3, [r7, #4]
200021f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200021f2:	6878      	ldr	r0, [r7, #4]
200021f4:	4798      	blx	r3
                }
            }
            break;
200021f6:	e032      	b.n	2000225e <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
200021f8:	687b      	ldr	r3, [r7, #4]
200021fa:	6a1b      	ldr	r3, [r3, #32]
200021fc:	2b00      	cmp	r3, #0
200021fe:	d100      	bne.n	20002202 <MSS_UART_isr+0xb6>
20002200:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20002202:	687b      	ldr	r3, [r7, #4]
20002204:	6a1b      	ldr	r3, [r3, #32]
20002206:	2b00      	cmp	r3, #0
20002208:	d024      	beq.n	20002254 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
2000220a:	687b      	ldr	r3, [r7, #4]
2000220c:	6a1b      	ldr	r3, [r3, #32]
2000220e:	6878      	ldr	r0, [r7, #4]
20002210:	4798      	blx	r3
                }
            }
            break;
20002212:	e024      	b.n	2000225e <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20002214:	687b      	ldr	r3, [r7, #4]
20002216:	69db      	ldr	r3, [r3, #28]
20002218:	2b00      	cmp	r3, #0
2000221a:	d100      	bne.n	2000221e <MSS_UART_isr+0xd2>
2000221c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
2000221e:	687b      	ldr	r3, [r7, #4]
20002220:	69db      	ldr	r3, [r3, #28]
20002222:	2b00      	cmp	r3, #0
20002224:	d018      	beq.n	20002258 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20002226:	687b      	ldr	r3, [r7, #4]
20002228:	69db      	ldr	r3, [r3, #28]
2000222a:	6878      	ldr	r0, [r7, #4]
2000222c:	4798      	blx	r3
                }
            }
            break;
2000222e:	e016      	b.n	2000225e <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20002230:	687b      	ldr	r3, [r7, #4]
20002232:	699b      	ldr	r3, [r3, #24]
20002234:	2b00      	cmp	r3, #0
20002236:	d100      	bne.n	2000223a <MSS_UART_isr+0xee>
20002238:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
2000223a:	687b      	ldr	r3, [r7, #4]
2000223c:	699b      	ldr	r3, [r3, #24]
2000223e:	2b00      	cmp	r3, #0
20002240:	d00c      	beq.n	2000225c <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20002242:	687b      	ldr	r3, [r7, #4]
20002244:	699b      	ldr	r3, [r3, #24]
20002246:	6878      	ldr	r0, [r7, #4]
20002248:	4798      	blx	r3
                }
            }
            break;
2000224a:	e008      	b.n	2000225e <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
2000224c:	be00      	bkpt	0x0000
2000224e:	e006      	b.n	2000225e <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20002250:	bf00      	nop
20002252:	e004      	b.n	2000225e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20002254:	bf00      	nop
20002256:	e002      	b.n	2000225e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20002258:	bf00      	nop
2000225a:	e000      	b.n	2000225e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
2000225c:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
2000225e:	f107 0710 	add.w	r7, r7, #16
20002262:	46bd      	mov	sp, r7
20002264:	bd80      	pop	{r7, pc}
20002266:	bf00      	nop

20002268 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20002268:	b480      	push	{r7}
2000226a:	b087      	sub	sp, #28
2000226c:	af00      	add	r7, sp, #0
2000226e:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002270:	687a      	ldr	r2, [r7, #4]
20002272:	f64a 03ac 	movw	r3, #43180	; 0xa8ac
20002276:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000227a:	429a      	cmp	r2, r3
2000227c:	d007      	beq.n	2000228e <default_tx_handler+0x26>
2000227e:	687a      	ldr	r2, [r7, #4]
20002280:	f64a 0384 	movw	r3, #43140	; 0xa884
20002284:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002288:	429a      	cmp	r2, r3
2000228a:	d000      	beq.n	2000228e <default_tx_handler+0x26>
2000228c:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
2000228e:	687b      	ldr	r3, [r7, #4]
20002290:	68db      	ldr	r3, [r3, #12]
20002292:	2b00      	cmp	r3, #0
20002294:	d100      	bne.n	20002298 <default_tx_handler+0x30>
20002296:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20002298:	687b      	ldr	r3, [r7, #4]
2000229a:	691b      	ldr	r3, [r3, #16]
2000229c:	2b00      	cmp	r3, #0
2000229e:	d100      	bne.n	200022a2 <default_tx_handler+0x3a>
200022a0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200022a2:	687a      	ldr	r2, [r7, #4]
200022a4:	f64a 03ac 	movw	r3, #43180	; 0xa8ac
200022a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022ac:	429a      	cmp	r2, r3
200022ae:	d006      	beq.n	200022be <default_tx_handler+0x56>
200022b0:	687a      	ldr	r2, [r7, #4]
200022b2:	f64a 0384 	movw	r3, #43140	; 0xa884
200022b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022ba:	429a      	cmp	r2, r3
200022bc:	d152      	bne.n	20002364 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
200022be:	687b      	ldr	r3, [r7, #4]
200022c0:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200022c2:	2b00      	cmp	r3, #0
200022c4:	d04e      	beq.n	20002364 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
200022c6:	687b      	ldr	r3, [r7, #4]
200022c8:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200022ca:	2b00      	cmp	r3, #0
200022cc:	d04a      	beq.n	20002364 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200022ce:	687b      	ldr	r3, [r7, #4]
200022d0:	681b      	ldr	r3, [r3, #0]
200022d2:	7d1b      	ldrb	r3, [r3, #20]
200022d4:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
200022d6:	687b      	ldr	r3, [r7, #4]
200022d8:	7a9a      	ldrb	r2, [r3, #10]
200022da:	7afb      	ldrb	r3, [r7, #11]
200022dc:	ea42 0303 	orr.w	r3, r2, r3
200022e0:	b2da      	uxtb	r2, r3
200022e2:	687b      	ldr	r3, [r7, #4]
200022e4:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
200022e6:	7afb      	ldrb	r3, [r7, #11]
200022e8:	f003 0320 	and.w	r3, r3, #32
200022ec:	2b00      	cmp	r3, #0
200022ee:	d029      	beq.n	20002344 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
200022f0:	f04f 0310 	mov.w	r3, #16
200022f4:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
200022f6:	687b      	ldr	r3, [r7, #4]
200022f8:	691a      	ldr	r2, [r3, #16]
200022fa:	687b      	ldr	r3, [r7, #4]
200022fc:	695b      	ldr	r3, [r3, #20]
200022fe:	ebc3 0302 	rsb	r3, r3, r2
20002302:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20002304:	697b      	ldr	r3, [r7, #20]
20002306:	2b0f      	cmp	r3, #15
20002308:	d801      	bhi.n	2000230e <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
2000230a:	697b      	ldr	r3, [r7, #20]
2000230c:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000230e:	f04f 0300 	mov.w	r3, #0
20002312:	60fb      	str	r3, [r7, #12]
20002314:	e012      	b.n	2000233c <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20002316:	687b      	ldr	r3, [r7, #4]
20002318:	681b      	ldr	r3, [r3, #0]
2000231a:	687a      	ldr	r2, [r7, #4]
2000231c:	68d1      	ldr	r1, [r2, #12]
2000231e:	687a      	ldr	r2, [r7, #4]
20002320:	6952      	ldr	r2, [r2, #20]
20002322:	440a      	add	r2, r1
20002324:	7812      	ldrb	r2, [r2, #0]
20002326:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20002328:	687b      	ldr	r3, [r7, #4]
2000232a:	695b      	ldr	r3, [r3, #20]
2000232c:	f103 0201 	add.w	r2, r3, #1
20002330:	687b      	ldr	r3, [r7, #4]
20002332:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20002334:	68fb      	ldr	r3, [r7, #12]
20002336:	f103 0301 	add.w	r3, r3, #1
2000233a:	60fb      	str	r3, [r7, #12]
2000233c:	68fa      	ldr	r2, [r7, #12]
2000233e:	693b      	ldr	r3, [r7, #16]
20002340:	429a      	cmp	r2, r3
20002342:	d3e8      	bcc.n	20002316 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20002344:	687b      	ldr	r3, [r7, #4]
20002346:	695a      	ldr	r2, [r3, #20]
20002348:	687b      	ldr	r3, [r7, #4]
2000234a:	691b      	ldr	r3, [r3, #16]
2000234c:	429a      	cmp	r2, r3
2000234e:	d109      	bne.n	20002364 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20002350:	687b      	ldr	r3, [r7, #4]
20002352:	f04f 0200 	mov.w	r2, #0
20002356:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20002358:	687b      	ldr	r3, [r7, #4]
2000235a:	685b      	ldr	r3, [r3, #4]
2000235c:	f04f 0200 	mov.w	r2, #0
20002360:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20002364:	f107 071c 	add.w	r7, r7, #28
20002368:	46bd      	mov	sp, r7
2000236a:	bc80      	pop	{r7}
2000236c:	4770      	bx	lr
2000236e:	bf00      	nop

20002370 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20002370:	4668      	mov	r0, sp
20002372:	f020 0107 	bic.w	r1, r0, #7
20002376:	468d      	mov	sp, r1
20002378:	b589      	push	{r0, r3, r7, lr}
2000237a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
2000237c:	f64a 00ac 	movw	r0, #43180	; 0xa8ac
20002380:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002384:	f7ff fee2 	bl	2000214c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20002388:	f04f 000a 	mov.w	r0, #10
2000238c:	f7ff fce4 	bl	20001d58 <NVIC_ClearPendingIRQ>
}
20002390:	46bd      	mov	sp, r7
20002392:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002396:	4685      	mov	sp, r0
20002398:	4770      	bx	lr
2000239a:	bf00      	nop

2000239c <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
2000239c:	4668      	mov	r0, sp
2000239e:	f020 0107 	bic.w	r1, r0, #7
200023a2:	468d      	mov	sp, r1
200023a4:	b589      	push	{r0, r3, r7, lr}
200023a6:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
200023a8:	f64a 0084 	movw	r0, #43140	; 0xa884
200023ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200023b0:	f7ff fecc 	bl	2000214c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
200023b4:	f04f 000b 	mov.w	r0, #11
200023b8:	f7ff fcce 	bl	20001d58 <NVIC_ClearPendingIRQ>
}
200023bc:	46bd      	mov	sp, r7
200023be:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200023c2:	4685      	mov	sp, r0
200023c4:	4770      	bx	lr
200023c6:	bf00      	nop

200023c8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200023c8:	b480      	push	{r7}
200023ca:	b083      	sub	sp, #12
200023cc:	af00      	add	r7, sp, #0
200023ce:	4603      	mov	r3, r0
200023d0:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200023d2:	f24e 1300 	movw	r3, #57600	; 0xe100
200023d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200023da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200023de:	ea4f 1252 	mov.w	r2, r2, lsr #5
200023e2:	88f9      	ldrh	r1, [r7, #6]
200023e4:	f001 011f 	and.w	r1, r1, #31
200023e8:	f04f 0001 	mov.w	r0, #1
200023ec:	fa00 f101 	lsl.w	r1, r0, r1
200023f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200023f4:	f107 070c 	add.w	r7, r7, #12
200023f8:	46bd      	mov	sp, r7
200023fa:	bc80      	pop	{r7}
200023fc:	4770      	bx	lr
200023fe:	bf00      	nop

20002400 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20002400:	b480      	push	{r7}
20002402:	b083      	sub	sp, #12
20002404:	af00      	add	r7, sp, #0
20002406:	4603      	mov	r3, r0
20002408:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000240a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000240e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002412:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002416:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000241a:	88f9      	ldrh	r1, [r7, #6]
2000241c:	f001 011f 	and.w	r1, r1, #31
20002420:	f04f 0001 	mov.w	r0, #1
20002424:	fa00 f101 	lsl.w	r1, r0, r1
20002428:	f102 0220 	add.w	r2, r2, #32
2000242c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002430:	f107 070c 	add.w	r7, r7, #12
20002434:	46bd      	mov	sp, r7
20002436:	bc80      	pop	{r7}
20002438:	4770      	bx	lr
2000243a:	bf00      	nop

2000243c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000243c:	b480      	push	{r7}
2000243e:	b083      	sub	sp, #12
20002440:	af00      	add	r7, sp, #0
20002442:	4603      	mov	r3, r0
20002444:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002446:	f24e 1300 	movw	r3, #57600	; 0xe100
2000244a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000244e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002452:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002456:	88f9      	ldrh	r1, [r7, #6]
20002458:	f001 011f 	and.w	r1, r1, #31
2000245c:	f04f 0001 	mov.w	r0, #1
20002460:	fa00 f101 	lsl.w	r1, r0, r1
20002464:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002468:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000246c:	f107 070c 	add.w	r7, r7, #12
20002470:	46bd      	mov	sp, r7
20002472:	bc80      	pop	{r7}
20002474:	4770      	bx	lr
20002476:	bf00      	nop

20002478 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
20002478:	b580      	push	{r7, lr}
2000247a:	b084      	sub	sp, #16
2000247c:	af00      	add	r7, sp, #0
2000247e:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002480:	687a      	ldr	r2, [r7, #4]
20002482:	f64a 1358 	movw	r3, #43352	; 0xa958
20002486:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000248a:	429a      	cmp	r2, r3
2000248c:	d007      	beq.n	2000249e <MSS_SPI_init+0x26>
2000248e:	687a      	ldr	r2, [r7, #4]
20002490:	f64a 03d4 	movw	r3, #43220	; 0xa8d4
20002494:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002498:	429a      	cmp	r2, r3
2000249a:	d000      	beq.n	2000249e <MSS_SPI_init+0x26>
2000249c:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000249e:	687b      	ldr	r3, [r7, #4]
200024a0:	889b      	ldrh	r3, [r3, #4]
200024a2:	b21b      	sxth	r3, r3
200024a4:	4618      	mov	r0, r3
200024a6:	f7ff ffab 	bl	20002400 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
200024aa:	6878      	ldr	r0, [r7, #4]
200024ac:	f04f 0100 	mov.w	r1, #0
200024b0:	f04f 0284 	mov.w	r2, #132	; 0x84
200024b4:	f002 f9ae 	bl	20004814 <memset>
    
    this_spi->cmd_done = 1u;
200024b8:	687b      	ldr	r3, [r7, #4]
200024ba:	f04f 0201 	mov.w	r2, #1
200024be:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
200024c0:	f04f 0300 	mov.w	r3, #0
200024c4:	81fb      	strh	r3, [r7, #14]
200024c6:	e00d      	b.n	200024e4 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
200024c8:	89fb      	ldrh	r3, [r7, #14]
200024ca:	687a      	ldr	r2, [r7, #4]
200024cc:	f103 0306 	add.w	r3, r3, #6
200024d0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200024d4:	4413      	add	r3, r2
200024d6:	f04f 32ff 	mov.w	r2, #4294967295
200024da:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
200024dc:	89fb      	ldrh	r3, [r7, #14]
200024de:	f103 0301 	add.w	r3, r3, #1
200024e2:	81fb      	strh	r3, [r7, #14]
200024e4:	89fb      	ldrh	r3, [r7, #14]
200024e6:	2b07      	cmp	r3, #7
200024e8:	d9ee      	bls.n	200024c8 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
200024ea:	687a      	ldr	r2, [r7, #4]
200024ec:	f64a 1358 	movw	r3, #43352	; 0xa958
200024f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024f4:	429a      	cmp	r2, r3
200024f6:	d126      	bne.n	20002546 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200024f8:	687a      	ldr	r2, [r7, #4]
200024fa:	f241 0300 	movw	r3, #4096	; 0x1000
200024fe:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002502:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002504:	687b      	ldr	r3, [r7, #4]
20002506:	f04f 020c 	mov.w	r2, #12
2000250a:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
2000250c:	f242 0300 	movw	r3, #8192	; 0x2000
20002510:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002514:	f242 0200 	movw	r2, #8192	; 0x2000
20002518:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000251c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000251e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002522:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002524:	f04f 000c 	mov.w	r0, #12
20002528:	f7ff ff88 	bl	2000243c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
2000252c:	f242 0300 	movw	r3, #8192	; 0x2000
20002530:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002534:	f242 0200 	movw	r2, #8192	; 0x2000
20002538:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000253c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000253e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002542:	631a      	str	r2, [r3, #48]	; 0x30
20002544:	e025      	b.n	20002592 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20002546:	687a      	ldr	r2, [r7, #4]
20002548:	f241 0300 	movw	r3, #4096	; 0x1000
2000254c:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002550:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002552:	687b      	ldr	r3, [r7, #4]
20002554:	f04f 020d 	mov.w	r2, #13
20002558:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
2000255a:	f242 0300 	movw	r3, #8192	; 0x2000
2000255e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002562:	f242 0200 	movw	r2, #8192	; 0x2000
20002566:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000256a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000256c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002570:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002572:	f04f 000d 	mov.w	r0, #13
20002576:	f7ff ff61 	bl	2000243c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
2000257a:	f242 0300 	movw	r3, #8192	; 0x2000
2000257e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002582:	f242 0200 	movw	r2, #8192	; 0x2000
20002586:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000258a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000258c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002590:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002592:	687b      	ldr	r3, [r7, #4]
20002594:	681b      	ldr	r3, [r3, #0]
20002596:	687a      	ldr	r2, [r7, #4]
20002598:	6812      	ldr	r2, [r2, #0]
2000259a:	6812      	ldr	r2, [r2, #0]
2000259c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200025a0:	601a      	str	r2, [r3, #0]
}
200025a2:	f107 0710 	add.w	r7, r7, #16
200025a6:	46bd      	mov	sp, r7
200025a8:	bd80      	pop	{r7, pc}
200025aa:	bf00      	nop

200025ac <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
200025ac:	b580      	push	{r7, lr}
200025ae:	b08a      	sub	sp, #40	; 0x28
200025b0:	af00      	add	r7, sp, #0
200025b2:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
200025b4:	687b      	ldr	r3, [r7, #4]
200025b6:	681b      	ldr	r3, [r3, #0]
200025b8:	681b      	ldr	r3, [r3, #0]
200025ba:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
200025bc:	687b      	ldr	r3, [r7, #4]
200025be:	681b      	ldr	r3, [r3, #0]
200025c0:	699b      	ldr	r3, [r3, #24]
200025c2:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
200025c4:	687b      	ldr	r3, [r7, #4]
200025c6:	681b      	ldr	r3, [r3, #0]
200025c8:	685b      	ldr	r3, [r3, #4]
200025ca:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
200025cc:	687b      	ldr	r3, [r7, #4]
200025ce:	681b      	ldr	r3, [r3, #0]
200025d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
200025d2:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
200025d4:	687b      	ldr	r3, [r7, #4]
200025d6:	681b      	ldr	r3, [r3, #0]
200025d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200025da:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
200025dc:	687b      	ldr	r3, [r7, #4]
200025de:	681b      	ldr	r3, [r3, #0]
200025e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
200025e2:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
200025e4:	687b      	ldr	r3, [r7, #4]
200025e6:	681b      	ldr	r3, [r3, #0]
200025e8:	69db      	ldr	r3, [r3, #28]
200025ea:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
200025ec:	687a      	ldr	r2, [r7, #4]
200025ee:	f64a 1358 	movw	r3, #43352	; 0xa958
200025f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025f6:	429a      	cmp	r2, r3
200025f8:	d12e      	bne.n	20002658 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200025fa:	687a      	ldr	r2, [r7, #4]
200025fc:	f241 0300 	movw	r3, #4096	; 0x1000
20002600:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002604:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002606:	687b      	ldr	r3, [r7, #4]
20002608:	f04f 020c 	mov.w	r2, #12
2000260c:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
2000260e:	f242 0300 	movw	r3, #8192	; 0x2000
20002612:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002616:	f242 0200 	movw	r2, #8192	; 0x2000
2000261a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000261e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002620:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002624:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002626:	f04f 000c 	mov.w	r0, #12
2000262a:	f7ff ff07 	bl	2000243c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
2000262e:	f242 0300 	movw	r3, #8192	; 0x2000
20002632:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002636:	f242 0200 	movw	r2, #8192	; 0x2000
2000263a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000263e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002640:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002644:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002646:	687b      	ldr	r3, [r7, #4]
20002648:	681b      	ldr	r3, [r3, #0]
2000264a:	687a      	ldr	r2, [r7, #4]
2000264c:	6812      	ldr	r2, [r2, #0]
2000264e:	6812      	ldr	r2, [r2, #0]
20002650:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002654:	601a      	str	r2, [r3, #0]
20002656:	e02d      	b.n	200026b4 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20002658:	687a      	ldr	r2, [r7, #4]
2000265a:	f241 0300 	movw	r3, #4096	; 0x1000
2000265e:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002662:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002664:	687b      	ldr	r3, [r7, #4]
20002666:	f04f 020d 	mov.w	r2, #13
2000266a:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
2000266c:	f242 0300 	movw	r3, #8192	; 0x2000
20002670:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002674:	f242 0200 	movw	r2, #8192	; 0x2000
20002678:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000267c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000267e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002682:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002684:	f04f 000d 	mov.w	r0, #13
20002688:	f7ff fed8 	bl	2000243c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
2000268c:	f242 0300 	movw	r3, #8192	; 0x2000
20002690:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002694:	f242 0200 	movw	r2, #8192	; 0x2000
20002698:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000269c:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000269e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
200026a2:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200026a4:	687b      	ldr	r3, [r7, #4]
200026a6:	681b      	ldr	r3, [r3, #0]
200026a8:	687a      	ldr	r2, [r7, #4]
200026aa:	6812      	ldr	r2, [r2, #0]
200026ac:	6812      	ldr	r2, [r2, #0]
200026ae:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200026b2:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
200026b4:	68fb      	ldr	r3, [r7, #12]
200026b6:	f023 0301 	bic.w	r3, r3, #1
200026ba:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
200026bc:	687b      	ldr	r3, [r7, #4]
200026be:	681b      	ldr	r3, [r3, #0]
200026c0:	68fa      	ldr	r2, [r7, #12]
200026c2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
200026c4:	687b      	ldr	r3, [r7, #4]
200026c6:	681b      	ldr	r3, [r3, #0]
200026c8:	693a      	ldr	r2, [r7, #16]
200026ca:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
200026cc:	687b      	ldr	r3, [r7, #4]
200026ce:	681b      	ldr	r3, [r3, #0]
200026d0:	697a      	ldr	r2, [r7, #20]
200026d2:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200026d4:	687b      	ldr	r3, [r7, #4]
200026d6:	681b      	ldr	r3, [r3, #0]
200026d8:	687a      	ldr	r2, [r7, #4]
200026da:	6812      	ldr	r2, [r2, #0]
200026dc:	6812      	ldr	r2, [r2, #0]
200026de:	f042 0201 	orr.w	r2, r2, #1
200026e2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
200026e4:	687b      	ldr	r3, [r7, #4]
200026e6:	681b      	ldr	r3, [r3, #0]
200026e8:	69ba      	ldr	r2, [r7, #24]
200026ea:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
200026ec:	687b      	ldr	r3, [r7, #4]
200026ee:	681b      	ldr	r3, [r3, #0]
200026f0:	69fa      	ldr	r2, [r7, #28]
200026f2:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
200026f4:	687b      	ldr	r3, [r7, #4]
200026f6:	681b      	ldr	r3, [r3, #0]
200026f8:	6a3a      	ldr	r2, [r7, #32]
200026fa:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
200026fc:	687b      	ldr	r3, [r7, #4]
200026fe:	681b      	ldr	r3, [r3, #0]
20002700:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20002702:	61da      	str	r2, [r3, #28]
}
20002704:	f107 0728 	add.w	r7, r7, #40	; 0x28
20002708:	46bd      	mov	sp, r7
2000270a:	bd80      	pop	{r7, pc}

2000270c <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
2000270c:	b580      	push	{r7, lr}
2000270e:	b084      	sub	sp, #16
20002710:	af00      	add	r7, sp, #0
20002712:	60f8      	str	r0, [r7, #12]
20002714:	607a      	str	r2, [r7, #4]
20002716:	460a      	mov	r2, r1
20002718:	72fa      	strb	r2, [r7, #11]
2000271a:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000271c:	68fa      	ldr	r2, [r7, #12]
2000271e:	f64a 1358 	movw	r3, #43352	; 0xa958
20002722:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002726:	429a      	cmp	r2, r3
20002728:	d007      	beq.n	2000273a <MSS_SPI_configure_master_mode+0x2e>
2000272a:	68fa      	ldr	r2, [r7, #12]
2000272c:	f64a 03d4 	movw	r3, #43220	; 0xa8d4
20002730:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002734:	429a      	cmp	r2, r3
20002736:	d000      	beq.n	2000273a <MSS_SPI_configure_master_mode+0x2e>
20002738:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
2000273a:	7afb      	ldrb	r3, [r7, #11]
2000273c:	2b07      	cmp	r3, #7
2000273e:	d900      	bls.n	20002742 <MSS_SPI_configure_master_mode+0x36>
20002740:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20002742:	7e3b      	ldrb	r3, [r7, #24]
20002744:	2b20      	cmp	r3, #32
20002746:	d900      	bls.n	2000274a <MSS_SPI_configure_master_mode+0x3e>
20002748:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000274a:	68fb      	ldr	r3, [r7, #12]
2000274c:	889b      	ldrh	r3, [r3, #4]
2000274e:	b21b      	sxth	r3, r3
20002750:	4618      	mov	r0, r3
20002752:	f7ff fe55 	bl	20002400 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20002756:	68fb      	ldr	r3, [r7, #12]
20002758:	f04f 0200 	mov.w	r2, #0
2000275c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002760:	68fb      	ldr	r3, [r7, #12]
20002762:	681b      	ldr	r3, [r3, #0]
20002764:	68fa      	ldr	r2, [r7, #12]
20002766:	6812      	ldr	r2, [r2, #0]
20002768:	6812      	ldr	r2, [r2, #0]
2000276a:	f022 0201 	bic.w	r2, r2, #1
2000276e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20002770:	68fb      	ldr	r3, [r7, #12]
20002772:	681b      	ldr	r3, [r3, #0]
20002774:	68fa      	ldr	r2, [r7, #12]
20002776:	6812      	ldr	r2, [r2, #0]
20002778:	6812      	ldr	r2, [r2, #0]
2000277a:	f042 0202 	orr.w	r2, r2, #2
2000277e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002780:	68fb      	ldr	r3, [r7, #12]
20002782:	681b      	ldr	r3, [r3, #0]
20002784:	68fa      	ldr	r2, [r7, #12]
20002786:	6812      	ldr	r2, [r2, #0]
20002788:	6812      	ldr	r2, [r2, #0]
2000278a:	f042 0201 	orr.w	r2, r2, #1
2000278e:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20002790:	7afb      	ldrb	r3, [r7, #11]
20002792:	2b07      	cmp	r3, #7
20002794:	d83f      	bhi.n	20002816 <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002796:	687b      	ldr	r3, [r7, #4]
20002798:	2b00      	cmp	r3, #0
2000279a:	d00b      	beq.n	200027b4 <MSS_SPI_configure_master_mode+0xa8>
2000279c:	687b      	ldr	r3, [r7, #4]
2000279e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
200027a2:	d007      	beq.n	200027b4 <MSS_SPI_configure_master_mode+0xa8>
200027a4:	687b      	ldr	r3, [r7, #4]
200027a6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
200027aa:	d003      	beq.n	200027b4 <MSS_SPI_configure_master_mode+0xa8>
200027ac:	687b      	ldr	r3, [r7, #4]
200027ae:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
200027b2:	d10f      	bne.n	200027d4 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
200027b4:	7afa      	ldrb	r2, [r7, #11]
200027b6:	6879      	ldr	r1, [r7, #4]
200027b8:	f240 1302 	movw	r3, #258	; 0x102
200027bc:	f2c2 4300 	movt	r3, #9216	; 0x2400
200027c0:	ea41 0303 	orr.w	r3, r1, r3
200027c4:	68f9      	ldr	r1, [r7, #12]
200027c6:	f102 0206 	add.w	r2, r2, #6
200027ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200027ce:	440a      	add	r2, r1
200027d0:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
200027d2:	e00e      	b.n	200027f2 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
200027d4:	7afa      	ldrb	r2, [r7, #11]
200027d6:	6879      	ldr	r1, [r7, #4]
200027d8:	f240 1302 	movw	r3, #258	; 0x102
200027dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027e0:	ea41 0303 	orr.w	r3, r1, r3
200027e4:	68f9      	ldr	r1, [r7, #12]
200027e6:	f102 0206 	add.w	r2, r2, #6
200027ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200027ee:	440a      	add	r2, r1
200027f0:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
200027f2:	7afb      	ldrb	r3, [r7, #11]
200027f4:	68fa      	ldr	r2, [r7, #12]
200027f6:	f103 0306 	add.w	r3, r3, #6
200027fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200027fe:	4413      	add	r3, r2
20002800:	7e3a      	ldrb	r2, [r7, #24]
20002802:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20002804:	7afb      	ldrb	r3, [r7, #11]
20002806:	68fa      	ldr	r2, [r7, #12]
20002808:	f103 0306 	add.w	r3, r3, #6
2000280c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002810:	4413      	add	r3, r2
20002812:	78fa      	ldrb	r2, [r7, #3]
20002814:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002816:	68fb      	ldr	r3, [r7, #12]
20002818:	889b      	ldrh	r3, [r3, #4]
2000281a:	b21b      	sxth	r3, r3
2000281c:	4618      	mov	r0, r3
2000281e:	f7ff fdd3 	bl	200023c8 <NVIC_EnableIRQ>
}
20002822:	f107 0710 	add.w	r7, r7, #16
20002826:	46bd      	mov	sp, r7
20002828:	bd80      	pop	{r7, pc}
2000282a:	bf00      	nop

2000282c <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
2000282c:	b580      	push	{r7, lr}
2000282e:	b084      	sub	sp, #16
20002830:	af00      	add	r7, sp, #0
20002832:	6078      	str	r0, [r7, #4]
20002834:	460b      	mov	r3, r1
20002836:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002838:	687a      	ldr	r2, [r7, #4]
2000283a:	f64a 1358 	movw	r3, #43352	; 0xa958
2000283e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002842:	429a      	cmp	r2, r3
20002844:	d007      	beq.n	20002856 <MSS_SPI_set_slave_select+0x2a>
20002846:	687a      	ldr	r2, [r7, #4]
20002848:	f64a 03d4 	movw	r3, #43220	; 0xa8d4
2000284c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002850:	429a      	cmp	r2, r3
20002852:	d000      	beq.n	20002856 <MSS_SPI_set_slave_select+0x2a>
20002854:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002856:	687b      	ldr	r3, [r7, #4]
20002858:	681b      	ldr	r3, [r3, #0]
2000285a:	681b      	ldr	r3, [r3, #0]
2000285c:	f003 0302 	and.w	r3, r3, #2
20002860:	2b00      	cmp	r3, #0
20002862:	d100      	bne.n	20002866 <MSS_SPI_set_slave_select+0x3a>
20002864:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20002866:	78fb      	ldrb	r3, [r7, #3]
20002868:	687a      	ldr	r2, [r7, #4]
2000286a:	f103 0306 	add.w	r3, r3, #6
2000286e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002872:	4413      	add	r3, r2
20002874:	685b      	ldr	r3, [r3, #4]
20002876:	f1b3 3fff 	cmp.w	r3, #4294967295
2000287a:	d100      	bne.n	2000287e <MSS_SPI_set_slave_select+0x52>
2000287c:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000287e:	687b      	ldr	r3, [r7, #4]
20002880:	889b      	ldrh	r3, [r3, #4]
20002882:	b21b      	sxth	r3, r3
20002884:	4618      	mov	r0, r3
20002886:	f7ff fdbb 	bl	20002400 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
2000288a:	687b      	ldr	r3, [r7, #4]
2000288c:	681b      	ldr	r3, [r3, #0]
2000288e:	689b      	ldr	r3, [r3, #8]
20002890:	f003 0304 	and.w	r3, r3, #4
20002894:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002896:	68fb      	ldr	r3, [r7, #12]
20002898:	2b00      	cmp	r3, #0
2000289a:	d002      	beq.n	200028a2 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
2000289c:	6878      	ldr	r0, [r7, #4]
2000289e:	f7ff fe85 	bl	200025ac <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
200028a2:	687b      	ldr	r3, [r7, #4]
200028a4:	681b      	ldr	r3, [r3, #0]
200028a6:	687a      	ldr	r2, [r7, #4]
200028a8:	6812      	ldr	r2, [r2, #0]
200028aa:	6812      	ldr	r2, [r2, #0]
200028ac:	f022 0201 	bic.w	r2, r2, #1
200028b0:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
200028b2:	687b      	ldr	r3, [r7, #4]
200028b4:	681a      	ldr	r2, [r3, #0]
200028b6:	78fb      	ldrb	r3, [r7, #3]
200028b8:	6879      	ldr	r1, [r7, #4]
200028ba:	f103 0306 	add.w	r3, r3, #6
200028be:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200028c2:	440b      	add	r3, r1
200028c4:	685b      	ldr	r3, [r3, #4]
200028c6:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
200028c8:	687b      	ldr	r3, [r7, #4]
200028ca:	681a      	ldr	r2, [r3, #0]
200028cc:	78fb      	ldrb	r3, [r7, #3]
200028ce:	6879      	ldr	r1, [r7, #4]
200028d0:	f103 0306 	add.w	r3, r3, #6
200028d4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200028d8:	440b      	add	r3, r1
200028da:	7a5b      	ldrb	r3, [r3, #9]
200028dc:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
200028de:	687b      	ldr	r3, [r7, #4]
200028e0:	681a      	ldr	r2, [r3, #0]
200028e2:	78fb      	ldrb	r3, [r7, #3]
200028e4:	6879      	ldr	r1, [r7, #4]
200028e6:	f103 0306 	add.w	r3, r3, #6
200028ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200028ee:	440b      	add	r3, r1
200028f0:	7a1b      	ldrb	r3, [r3, #8]
200028f2:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200028f4:	687b      	ldr	r3, [r7, #4]
200028f6:	681b      	ldr	r3, [r3, #0]
200028f8:	687a      	ldr	r2, [r7, #4]
200028fa:	6812      	ldr	r2, [r2, #0]
200028fc:	6812      	ldr	r2, [r2, #0]
200028fe:	f042 0201 	orr.w	r2, r2, #1
20002902:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20002904:	687b      	ldr	r3, [r7, #4]
20002906:	681b      	ldr	r3, [r3, #0]
20002908:	687a      	ldr	r2, [r7, #4]
2000290a:	6812      	ldr	r2, [r2, #0]
2000290c:	69d1      	ldr	r1, [r2, #28]
2000290e:	78fa      	ldrb	r2, [r7, #3]
20002910:	f04f 0001 	mov.w	r0, #1
20002914:	fa00 f202 	lsl.w	r2, r0, r2
20002918:	ea41 0202 	orr.w	r2, r1, r2
2000291c:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
2000291e:	687b      	ldr	r3, [r7, #4]
20002920:	889b      	ldrh	r3, [r3, #4]
20002922:	b21b      	sxth	r3, r3
20002924:	4618      	mov	r0, r3
20002926:	f7ff fd4f 	bl	200023c8 <NVIC_EnableIRQ>
}
2000292a:	f107 0710 	add.w	r7, r7, #16
2000292e:	46bd      	mov	sp, r7
20002930:	bd80      	pop	{r7, pc}
20002932:	bf00      	nop

20002934 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002934:	b580      	push	{r7, lr}
20002936:	b084      	sub	sp, #16
20002938:	af00      	add	r7, sp, #0
2000293a:	6078      	str	r0, [r7, #4]
2000293c:	460b      	mov	r3, r1
2000293e:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002940:	687a      	ldr	r2, [r7, #4]
20002942:	f64a 1358 	movw	r3, #43352	; 0xa958
20002946:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000294a:	429a      	cmp	r2, r3
2000294c:	d007      	beq.n	2000295e <MSS_SPI_clear_slave_select+0x2a>
2000294e:	687a      	ldr	r2, [r7, #4]
20002950:	f64a 03d4 	movw	r3, #43220	; 0xa8d4
20002954:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002958:	429a      	cmp	r2, r3
2000295a:	d000      	beq.n	2000295e <MSS_SPI_clear_slave_select+0x2a>
2000295c:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
2000295e:	687b      	ldr	r3, [r7, #4]
20002960:	681b      	ldr	r3, [r3, #0]
20002962:	681b      	ldr	r3, [r3, #0]
20002964:	f003 0302 	and.w	r3, r3, #2
20002968:	2b00      	cmp	r3, #0
2000296a:	d100      	bne.n	2000296e <MSS_SPI_clear_slave_select+0x3a>
2000296c:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000296e:	687b      	ldr	r3, [r7, #4]
20002970:	889b      	ldrh	r3, [r3, #4]
20002972:	b21b      	sxth	r3, r3
20002974:	4618      	mov	r0, r3
20002976:	f7ff fd43 	bl	20002400 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
2000297a:	687b      	ldr	r3, [r7, #4]
2000297c:	681b      	ldr	r3, [r3, #0]
2000297e:	689b      	ldr	r3, [r3, #8]
20002980:	f003 0304 	and.w	r3, r3, #4
20002984:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002986:	68fb      	ldr	r3, [r7, #12]
20002988:	2b00      	cmp	r3, #0
2000298a:	d002      	beq.n	20002992 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
2000298c:	6878      	ldr	r0, [r7, #4]
2000298e:	f7ff fe0d 	bl	200025ac <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20002992:	687b      	ldr	r3, [r7, #4]
20002994:	681b      	ldr	r3, [r3, #0]
20002996:	687a      	ldr	r2, [r7, #4]
20002998:	6812      	ldr	r2, [r2, #0]
2000299a:	69d1      	ldr	r1, [r2, #28]
2000299c:	78fa      	ldrb	r2, [r7, #3]
2000299e:	f04f 0001 	mov.w	r0, #1
200029a2:	fa00 f202 	lsl.w	r2, r0, r2
200029a6:	ea6f 0202 	mvn.w	r2, r2
200029aa:	ea01 0202 	and.w	r2, r1, r2
200029ae:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200029b0:	687b      	ldr	r3, [r7, #4]
200029b2:	889b      	ldrh	r3, [r3, #4]
200029b4:	b21b      	sxth	r3, r3
200029b6:	4618      	mov	r0, r3
200029b8:	f7ff fd06 	bl	200023c8 <NVIC_EnableIRQ>
}
200029bc:	f107 0710 	add.w	r7, r7, #16
200029c0:	46bd      	mov	sp, r7
200029c2:	bd80      	pop	{r7, pc}

200029c4 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
200029c4:	b480      	push	{r7}
200029c6:	b087      	sub	sp, #28
200029c8:	af00      	add	r7, sp, #0
200029ca:	6078      	str	r0, [r7, #4]
200029cc:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200029ce:	687a      	ldr	r2, [r7, #4]
200029d0:	f64a 1358 	movw	r3, #43352	; 0xa958
200029d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029d8:	429a      	cmp	r2, r3
200029da:	d007      	beq.n	200029ec <MSS_SPI_transfer_frame+0x28>
200029dc:	687a      	ldr	r2, [r7, #4]
200029de:	f64a 03d4 	movw	r3, #43220	; 0xa8d4
200029e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029e6:	429a      	cmp	r2, r3
200029e8:	d000      	beq.n	200029ec <MSS_SPI_transfer_frame+0x28>
200029ea:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200029ec:	687b      	ldr	r3, [r7, #4]
200029ee:	681b      	ldr	r3, [r3, #0]
200029f0:	681b      	ldr	r3, [r3, #0]
200029f2:	f003 0302 	and.w	r3, r3, #2
200029f6:	2b00      	cmp	r3, #0
200029f8:	d100      	bne.n	200029fc <MSS_SPI_transfer_frame+0x38>
200029fa:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
200029fc:	687b      	ldr	r3, [r7, #4]
200029fe:	681a      	ldr	r2, [r3, #0]
20002a00:	687b      	ldr	r3, [r7, #4]
20002a02:	681b      	ldr	r3, [r3, #0]
20002a04:	6819      	ldr	r1, [r3, #0]
20002a06:	f240 03ff 	movw	r3, #255	; 0xff
20002a0a:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002a0e:	ea01 0303 	and.w	r3, r1, r3
20002a12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002a16:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002a18:	687b      	ldr	r3, [r7, #4]
20002a1a:	681b      	ldr	r3, [r3, #0]
20002a1c:	687a      	ldr	r2, [r7, #4]
20002a1e:	6812      	ldr	r2, [r2, #0]
20002a20:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002a22:	f042 020c 	orr.w	r2, r2, #12
20002a26:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002a28:	687b      	ldr	r3, [r7, #4]
20002a2a:	681b      	ldr	r3, [r3, #0]
20002a2c:	689b      	ldr	r3, [r3, #8]
20002a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002a32:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20002a34:	e00b      	b.n	20002a4e <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20002a36:	687b      	ldr	r3, [r7, #4]
20002a38:	681b      	ldr	r3, [r3, #0]
20002a3a:	691b      	ldr	r3, [r3, #16]
20002a3c:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
20002a3e:	68bb      	ldr	r3, [r7, #8]
20002a40:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002a42:	687b      	ldr	r3, [r7, #4]
20002a44:	681b      	ldr	r3, [r3, #0]
20002a46:	689b      	ldr	r3, [r3, #8]
20002a48:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002a4c:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20002a4e:	68fb      	ldr	r3, [r7, #12]
20002a50:	2b00      	cmp	r3, #0
20002a52:	d0f0      	beq.n	20002a36 <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20002a54:	687b      	ldr	r3, [r7, #4]
20002a56:	681b      	ldr	r3, [r3, #0]
20002a58:	683a      	ldr	r2, [r7, #0]
20002a5a:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20002a5c:	687b      	ldr	r3, [r7, #4]
20002a5e:	681b      	ldr	r3, [r3, #0]
20002a60:	689b      	ldr	r3, [r3, #8]
20002a62:	f003 0301 	and.w	r3, r3, #1
20002a66:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
20002a68:	e005      	b.n	20002a76 <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20002a6a:	687b      	ldr	r3, [r7, #4]
20002a6c:	681b      	ldr	r3, [r3, #0]
20002a6e:	689b      	ldr	r3, [r3, #8]
20002a70:	f003 0301 	and.w	r3, r3, #1
20002a74:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
20002a76:	697b      	ldr	r3, [r7, #20]
20002a78:	2b00      	cmp	r3, #0
20002a7a:	d0f6      	beq.n	20002a6a <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20002a7c:	687b      	ldr	r3, [r7, #4]
20002a7e:	681b      	ldr	r3, [r3, #0]
20002a80:	689b      	ldr	r3, [r3, #8]
20002a82:	f003 0302 	and.w	r3, r3, #2
20002a86:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
20002a88:	e005      	b.n	20002a96 <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20002a8a:	687b      	ldr	r3, [r7, #4]
20002a8c:	681b      	ldr	r3, [r3, #0]
20002a8e:	689b      	ldr	r3, [r3, #8]
20002a90:	f003 0302 	and.w	r3, r3, #2
20002a94:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
20002a96:	693b      	ldr	r3, [r7, #16]
20002a98:	2b00      	cmp	r3, #0
20002a9a:	d0f6      	beq.n	20002a8a <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20002a9c:	687b      	ldr	r3, [r7, #4]
20002a9e:	681b      	ldr	r3, [r3, #0]
20002aa0:	691b      	ldr	r3, [r3, #16]
}
20002aa2:	4618      	mov	r0, r3
20002aa4:	f107 071c 	add.w	r7, r7, #28
20002aa8:	46bd      	mov	sp, r7
20002aaa:	bc80      	pop	{r7}
20002aac:	4770      	bx	lr
20002aae:	bf00      	nop

20002ab0 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20002ab0:	b480      	push	{r7}
20002ab2:	b085      	sub	sp, #20
20002ab4:	af00      	add	r7, sp, #0
20002ab6:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20002ab8:	f04f 0300 	mov.w	r3, #0
20002abc:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002abe:	e00e      	b.n	20002ade <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20002ac0:	687b      	ldr	r3, [r7, #4]
20002ac2:	681b      	ldr	r3, [r3, #0]
20002ac4:	687a      	ldr	r2, [r7, #4]
20002ac6:	6891      	ldr	r1, [r2, #8]
20002ac8:	687a      	ldr	r2, [r7, #4]
20002aca:	6912      	ldr	r2, [r2, #16]
20002acc:	440a      	add	r2, r1
20002ace:	7812      	ldrb	r2, [r2, #0]
20002ad0:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20002ad2:	687b      	ldr	r3, [r7, #4]
20002ad4:	691b      	ldr	r3, [r3, #16]
20002ad6:	f103 0201 	add.w	r2, r3, #1
20002ada:	687b      	ldr	r3, [r7, #4]
20002adc:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002ade:	687b      	ldr	r3, [r7, #4]
20002ae0:	681b      	ldr	r3, [r3, #0]
20002ae2:	689b      	ldr	r3, [r3, #8]
20002ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002ae8:	2b00      	cmp	r3, #0
20002aea:	d105      	bne.n	20002af8 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20002aec:	687b      	ldr	r3, [r7, #4]
20002aee:	691a      	ldr	r2, [r3, #16]
20002af0:	687b      	ldr	r3, [r7, #4]
20002af2:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002af4:	429a      	cmp	r2, r3
20002af6:	d3e3      	bcc.n	20002ac0 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20002af8:	687b      	ldr	r3, [r7, #4]
20002afa:	691a      	ldr	r2, [r3, #16]
20002afc:	687b      	ldr	r3, [r7, #4]
20002afe:	68db      	ldr	r3, [r3, #12]
20002b00:	429a      	cmp	r2, r3
20002b02:	d31c      	bcc.n	20002b3e <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002b04:	e00e      	b.n	20002b24 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20002b06:	687b      	ldr	r3, [r7, #4]
20002b08:	681b      	ldr	r3, [r3, #0]
20002b0a:	687a      	ldr	r2, [r7, #4]
20002b0c:	6951      	ldr	r1, [r2, #20]
20002b0e:	687a      	ldr	r2, [r7, #4]
20002b10:	69d2      	ldr	r2, [r2, #28]
20002b12:	440a      	add	r2, r1
20002b14:	7812      	ldrb	r2, [r2, #0]
20002b16:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20002b18:	687b      	ldr	r3, [r7, #4]
20002b1a:	69db      	ldr	r3, [r3, #28]
20002b1c:	f103 0201 	add.w	r2, r3, #1
20002b20:	687b      	ldr	r3, [r7, #4]
20002b22:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002b24:	687b      	ldr	r3, [r7, #4]
20002b26:	681b      	ldr	r3, [r3, #0]
20002b28:	689b      	ldr	r3, [r3, #8]
20002b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002b2e:	2b00      	cmp	r3, #0
20002b30:	d105      	bne.n	20002b3e <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20002b32:	687b      	ldr	r3, [r7, #4]
20002b34:	69da      	ldr	r2, [r3, #28]
20002b36:	687b      	ldr	r3, [r7, #4]
20002b38:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002b3a:	429a      	cmp	r2, r3
20002b3c:	d3e3      	bcc.n	20002b06 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20002b3e:	687b      	ldr	r3, [r7, #4]
20002b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002b42:	2b00      	cmp	r3, #0
20002b44:	d01f      	beq.n	20002b86 <fill_slave_tx_fifo+0xd6>
20002b46:	687b      	ldr	r3, [r7, #4]
20002b48:	691a      	ldr	r2, [r3, #16]
20002b4a:	687b      	ldr	r3, [r7, #4]
20002b4c:	68db      	ldr	r3, [r3, #12]
20002b4e:	429a      	cmp	r2, r3
20002b50:	d319      	bcc.n	20002b86 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20002b52:	687b      	ldr	r3, [r7, #4]
20002b54:	69da      	ldr	r2, [r3, #28]
20002b56:	687b      	ldr	r3, [r7, #4]
20002b58:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20002b5a:	429a      	cmp	r2, r3
20002b5c:	d313      	bcc.n	20002b86 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002b5e:	e008      	b.n	20002b72 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20002b60:	687b      	ldr	r3, [r7, #4]
20002b62:	681b      	ldr	r3, [r3, #0]
20002b64:	f04f 0200 	mov.w	r2, #0
20002b68:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20002b6a:	68fb      	ldr	r3, [r7, #12]
20002b6c:	f103 0301 	add.w	r3, r3, #1
20002b70:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002b72:	687b      	ldr	r3, [r7, #4]
20002b74:	681b      	ldr	r3, [r3, #0]
20002b76:	689b      	ldr	r3, [r3, #8]
20002b78:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002b7c:	2b00      	cmp	r3, #0
20002b7e:	d102      	bne.n	20002b86 <fill_slave_tx_fifo+0xd6>
20002b80:	68fb      	ldr	r3, [r7, #12]
20002b82:	2b1f      	cmp	r3, #31
20002b84:	d9ec      	bls.n	20002b60 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20002b86:	f107 0714 	add.w	r7, r7, #20
20002b8a:	46bd      	mov	sp, r7
20002b8c:	bc80      	pop	{r7}
20002b8e:	4770      	bx	lr

20002b90 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20002b90:	b580      	push	{r7, lr}
20002b92:	b084      	sub	sp, #16
20002b94:	af00      	add	r7, sp, #0
20002b96:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20002b98:	687b      	ldr	r3, [r7, #4]
20002b9a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002b9e:	2b02      	cmp	r3, #2
20002ba0:	d115      	bne.n	20002bce <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002ba2:	e00c      	b.n	20002bbe <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20002ba4:	687b      	ldr	r3, [r7, #4]
20002ba6:	681b      	ldr	r3, [r3, #0]
20002ba8:	691b      	ldr	r3, [r3, #16]
20002baa:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20002bac:	687b      	ldr	r3, [r7, #4]
20002bae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002bb0:	2b00      	cmp	r3, #0
20002bb2:	d004      	beq.n	20002bbe <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20002bb4:	687b      	ldr	r3, [r7, #4]
20002bb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002bb8:	68fa      	ldr	r2, [r7, #12]
20002bba:	4610      	mov	r0, r2
20002bbc:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002bbe:	687b      	ldr	r3, [r7, #4]
20002bc0:	681b      	ldr	r3, [r3, #0]
20002bc2:	689b      	ldr	r3, [r3, #8]
20002bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002bc8:	2b00      	cmp	r3, #0
20002bca:	d0eb      	beq.n	20002ba4 <read_slave_rx_fifo+0x14>
20002bcc:	e032      	b.n	20002c34 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002bce:	687b      	ldr	r3, [r7, #4]
20002bd0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002bd4:	2b01      	cmp	r3, #1
20002bd6:	d125      	bne.n	20002c24 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002bd8:	e017      	b.n	20002c0a <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20002bda:	687b      	ldr	r3, [r7, #4]
20002bdc:	681b      	ldr	r3, [r3, #0]
20002bde:	691b      	ldr	r3, [r3, #16]
20002be0:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20002be2:	687b      	ldr	r3, [r7, #4]
20002be4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002be6:	687b      	ldr	r3, [r7, #4]
20002be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002bea:	429a      	cmp	r2, r3
20002bec:	d207      	bcs.n	20002bfe <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002bee:	687b      	ldr	r3, [r7, #4]
20002bf0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002bf2:	687b      	ldr	r3, [r7, #4]
20002bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002bf6:	4413      	add	r3, r2
20002bf8:	68fa      	ldr	r2, [r7, #12]
20002bfa:	b2d2      	uxtb	r2, r2
20002bfc:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20002bfe:	687b      	ldr	r3, [r7, #4]
20002c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002c02:	f103 0201 	add.w	r2, r3, #1
20002c06:	687b      	ldr	r3, [r7, #4]
20002c08:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002c0a:	687b      	ldr	r3, [r7, #4]
20002c0c:	681b      	ldr	r3, [r3, #0]
20002c0e:	689b      	ldr	r3, [r3, #8]
20002c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002c14:	2b00      	cmp	r3, #0
20002c16:	d0e0      	beq.n	20002bda <read_slave_rx_fifo+0x4a>
20002c18:	e00c      	b.n	20002c34 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20002c1a:	687b      	ldr	r3, [r7, #4]
20002c1c:	681b      	ldr	r3, [r3, #0]
20002c1e:	691b      	ldr	r3, [r3, #16]
20002c20:	60fb      	str	r3, [r7, #12]
20002c22:	e000      	b.n	20002c26 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002c24:	bf00      	nop
20002c26:	687b      	ldr	r3, [r7, #4]
20002c28:	681b      	ldr	r3, [r3, #0]
20002c2a:	689b      	ldr	r3, [r3, #8]
20002c2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002c30:	2b00      	cmp	r3, #0
20002c32:	d0f2      	beq.n	20002c1a <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20002c34:	f107 0710 	add.w	r7, r7, #16
20002c38:	46bd      	mov	sp, r7
20002c3a:	bd80      	pop	{r7, pc}

20002c3c <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20002c3c:	b580      	push	{r7, lr}
20002c3e:	b086      	sub	sp, #24
20002c40:	af00      	add	r7, sp, #0
20002c42:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20002c44:	687b      	ldr	r3, [r7, #4]
20002c46:	681b      	ldr	r3, [r3, #0]
20002c48:	f103 0320 	add.w	r3, r3, #32
20002c4c:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002c4e:	687a      	ldr	r2, [r7, #4]
20002c50:	f64a 1358 	movw	r3, #43352	; 0xa958
20002c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c58:	429a      	cmp	r2, r3
20002c5a:	d007      	beq.n	20002c6c <mss_spi_isr+0x30>
20002c5c:	687a      	ldr	r2, [r7, #4]
20002c5e:	f64a 03d4 	movw	r3, #43220	; 0xa8d4
20002c62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c66:	429a      	cmp	r2, r3
20002c68:	d000      	beq.n	20002c6c <mss_spi_isr+0x30>
20002c6a:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20002c6c:	693b      	ldr	r3, [r7, #16]
20002c6e:	681b      	ldr	r3, [r3, #0]
20002c70:	f003 0302 	and.w	r3, r3, #2
20002c74:	2b00      	cmp	r3, #0
20002c76:	d052      	beq.n	20002d1e <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20002c78:	687b      	ldr	r3, [r7, #4]
20002c7a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002c7e:	2b02      	cmp	r3, #2
20002c80:	d115      	bne.n	20002cae <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002c82:	e00c      	b.n	20002c9e <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002c84:	687b      	ldr	r3, [r7, #4]
20002c86:	681b      	ldr	r3, [r3, #0]
20002c88:	691b      	ldr	r3, [r3, #16]
20002c8a:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
20002c8c:	687b      	ldr	r3, [r7, #4]
20002c8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002c90:	2b00      	cmp	r3, #0
20002c92:	d004      	beq.n	20002c9e <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20002c94:	687b      	ldr	r3, [r7, #4]
20002c96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002c98:	68fa      	ldr	r2, [r7, #12]
20002c9a:	4610      	mov	r0, r2
20002c9c:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002c9e:	687b      	ldr	r3, [r7, #4]
20002ca0:	681b      	ldr	r3, [r3, #0]
20002ca2:	689b      	ldr	r3, [r3, #8]
20002ca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002ca8:	2b00      	cmp	r3, #0
20002caa:	d0eb      	beq.n	20002c84 <mss_spi_isr+0x48>
20002cac:	e032      	b.n	20002d14 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002cae:	687b      	ldr	r3, [r7, #4]
20002cb0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002cb4:	2b01      	cmp	r3, #1
20002cb6:	d125      	bne.n	20002d04 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002cb8:	e017      	b.n	20002cea <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
20002cba:	687b      	ldr	r3, [r7, #4]
20002cbc:	681b      	ldr	r3, [r3, #0]
20002cbe:	691b      	ldr	r3, [r3, #16]
20002cc0:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20002cc2:	687b      	ldr	r3, [r7, #4]
20002cc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002cc6:	687b      	ldr	r3, [r7, #4]
20002cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002cca:	429a      	cmp	r2, r3
20002ccc:	d207      	bcs.n	20002cde <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002cce:	687b      	ldr	r3, [r7, #4]
20002cd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002cd2:	687b      	ldr	r3, [r7, #4]
20002cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002cd6:	4413      	add	r3, r2
20002cd8:	68fa      	ldr	r2, [r7, #12]
20002cda:	b2d2      	uxtb	r2, r2
20002cdc:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20002cde:	687b      	ldr	r3, [r7, #4]
20002ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002ce2:	f103 0201 	add.w	r2, r3, #1
20002ce6:	687b      	ldr	r3, [r7, #4]
20002ce8:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002cea:	687b      	ldr	r3, [r7, #4]
20002cec:	681b      	ldr	r3, [r3, #0]
20002cee:	689b      	ldr	r3, [r3, #8]
20002cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002cf4:	2b00      	cmp	r3, #0
20002cf6:	d0e0      	beq.n	20002cba <mss_spi_isr+0x7e>
20002cf8:	e00c      	b.n	20002d14 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002cfa:	687b      	ldr	r3, [r7, #4]
20002cfc:	681b      	ldr	r3, [r3, #0]
20002cfe:	691b      	ldr	r3, [r3, #16]
20002d00:	60fb      	str	r3, [r7, #12]
20002d02:	e000      	b.n	20002d06 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002d04:	bf00      	nop
20002d06:	687b      	ldr	r3, [r7, #4]
20002d08:	681b      	ldr	r3, [r3, #0]
20002d0a:	689b      	ldr	r3, [r3, #8]
20002d0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002d10:	2b00      	cmp	r3, #0
20002d12:	d0f2      	beq.n	20002cfa <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20002d14:	687b      	ldr	r3, [r7, #4]
20002d16:	681b      	ldr	r3, [r3, #0]
20002d18:	f04f 0202 	mov.w	r2, #2
20002d1c:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20002d1e:	693b      	ldr	r3, [r7, #16]
20002d20:	681b      	ldr	r3, [r3, #0]
20002d22:	f003 0301 	and.w	r3, r3, #1
20002d26:	b2db      	uxtb	r3, r3
20002d28:	2b00      	cmp	r3, #0
20002d2a:	d012      	beq.n	20002d52 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002d2c:	687b      	ldr	r3, [r7, #4]
20002d2e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002d32:	2b02      	cmp	r3, #2
20002d34:	d105      	bne.n	20002d42 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002d36:	687b      	ldr	r3, [r7, #4]
20002d38:	681b      	ldr	r3, [r3, #0]
20002d3a:	687a      	ldr	r2, [r7, #4]
20002d3c:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002d3e:	615a      	str	r2, [r3, #20]
20002d40:	e002      	b.n	20002d48 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20002d42:	6878      	ldr	r0, [r7, #4]
20002d44:	f7ff feb4 	bl	20002ab0 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20002d48:	687b      	ldr	r3, [r7, #4]
20002d4a:	681b      	ldr	r3, [r3, #0]
20002d4c:	f04f 0201 	mov.w	r2, #1
20002d50:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20002d52:	693b      	ldr	r3, [r7, #16]
20002d54:	681b      	ldr	r3, [r3, #0]
20002d56:	f003 0310 	and.w	r3, r3, #16
20002d5a:	2b00      	cmp	r3, #0
20002d5c:	d023      	beq.n	20002da6 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
20002d5e:	6878      	ldr	r0, [r7, #4]
20002d60:	f7ff ff16 	bl	20002b90 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20002d64:	687b      	ldr	r3, [r7, #4]
20002d66:	6a1b      	ldr	r3, [r3, #32]
20002d68:	2b00      	cmp	r3, #0
20002d6a:	d00b      	beq.n	20002d84 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
20002d6c:	687b      	ldr	r3, [r7, #4]
20002d6e:	6a1b      	ldr	r3, [r3, #32]
20002d70:	687a      	ldr	r2, [r7, #4]
20002d72:	6a91      	ldr	r1, [r2, #40]	; 0x28
20002d74:	687a      	ldr	r2, [r7, #4]
20002d76:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002d78:	4608      	mov	r0, r1
20002d7a:	4611      	mov	r1, r2
20002d7c:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
20002d7e:	6878      	ldr	r0, [r7, #4]
20002d80:	f7ff fe96 	bl	20002ab0 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20002d84:	687b      	ldr	r3, [r7, #4]
20002d86:	f04f 0201 	mov.w	r2, #1
20002d8a:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
20002d8c:	687b      	ldr	r3, [r7, #4]
20002d8e:	681b      	ldr	r3, [r3, #0]
20002d90:	687a      	ldr	r2, [r7, #4]
20002d92:	6812      	ldr	r2, [r2, #0]
20002d94:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002d96:	f022 0210 	bic.w	r2, r2, #16
20002d9a:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002d9c:	687b      	ldr	r3, [r7, #4]
20002d9e:	681b      	ldr	r3, [r3, #0]
20002da0:	f04f 0210 	mov.w	r2, #16
20002da4:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20002da6:	693b      	ldr	r3, [r7, #16]
20002da8:	681b      	ldr	r3, [r3, #0]
20002daa:	f003 0304 	and.w	r3, r3, #4
20002dae:	2b00      	cmp	r3, #0
20002db0:	d00f      	beq.n	20002dd2 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20002db2:	687b      	ldr	r3, [r7, #4]
20002db4:	681b      	ldr	r3, [r3, #0]
20002db6:	687a      	ldr	r2, [r7, #4]
20002db8:	6812      	ldr	r2, [r2, #0]
20002dba:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002dbc:	f042 0204 	orr.w	r2, r2, #4
20002dc0:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20002dc2:	6878      	ldr	r0, [r7, #4]
20002dc4:	f7ff fbf2 	bl	200025ac <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20002dc8:	687b      	ldr	r3, [r7, #4]
20002dca:	681b      	ldr	r3, [r3, #0]
20002dcc:	f04f 0204 	mov.w	r2, #4
20002dd0:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20002dd2:	693b      	ldr	r3, [r7, #16]
20002dd4:	681b      	ldr	r3, [r3, #0]
20002dd6:	f003 0308 	and.w	r3, r3, #8
20002dda:	2b00      	cmp	r3, #0
20002ddc:	d031      	beq.n	20002e42 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20002dde:	687b      	ldr	r3, [r7, #4]
20002de0:	681b      	ldr	r3, [r3, #0]
20002de2:	687a      	ldr	r2, [r7, #4]
20002de4:	6812      	ldr	r2, [r2, #0]
20002de6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002de8:	f042 0208 	orr.w	r2, r2, #8
20002dec:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002dee:	687b      	ldr	r3, [r7, #4]
20002df0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002df4:	2b02      	cmp	r3, #2
20002df6:	d113      	bne.n	20002e20 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002df8:	687b      	ldr	r3, [r7, #4]
20002dfa:	681a      	ldr	r2, [r3, #0]
20002dfc:	687b      	ldr	r3, [r7, #4]
20002dfe:	681b      	ldr	r3, [r3, #0]
20002e00:	6819      	ldr	r1, [r3, #0]
20002e02:	f240 03ff 	movw	r3, #255	; 0xff
20002e06:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002e0a:	ea01 0303 	and.w	r3, r1, r3
20002e0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002e12:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002e14:	687b      	ldr	r3, [r7, #4]
20002e16:	681b      	ldr	r3, [r3, #0]
20002e18:	687a      	ldr	r2, [r7, #4]
20002e1a:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002e1c:	615a      	str	r2, [r3, #20]
20002e1e:	e00b      	b.n	20002e38 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20002e20:	687b      	ldr	r3, [r7, #4]
20002e22:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002e26:	2b01      	cmp	r3, #1
20002e28:	d106      	bne.n	20002e38 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
20002e2a:	687b      	ldr	r3, [r7, #4]
20002e2c:	f04f 0200 	mov.w	r2, #0
20002e30:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20002e32:	6878      	ldr	r0, [r7, #4]
20002e34:	f7ff fe3c 	bl	20002ab0 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20002e38:	687b      	ldr	r3, [r7, #4]
20002e3a:	681b      	ldr	r3, [r3, #0]
20002e3c:	f04f 0208 	mov.w	r2, #8
20002e40:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20002e42:	693b      	ldr	r3, [r7, #16]
20002e44:	681b      	ldr	r3, [r3, #0]
20002e46:	f003 0320 	and.w	r3, r3, #32
20002e4a:	2b00      	cmp	r3, #0
20002e4c:	d049      	beq.n	20002ee2 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20002e4e:	6878      	ldr	r0, [r7, #4]
20002e50:	f7ff fe9e 	bl	20002b90 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20002e54:	687b      	ldr	r3, [r7, #4]
20002e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002e58:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
20002e5a:	687b      	ldr	r3, [r7, #4]
20002e5c:	6a1b      	ldr	r3, [r3, #32]
20002e5e:	2b00      	cmp	r3, #0
20002e60:	d01c      	beq.n	20002e9c <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20002e62:	687b      	ldr	r3, [r7, #4]
20002e64:	f04f 0200 	mov.w	r2, #0
20002e68:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
20002e6a:	687b      	ldr	r3, [r7, #4]
20002e6c:	f04f 0200 	mov.w	r2, #0
20002e70:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20002e72:	687b      	ldr	r3, [r7, #4]
20002e74:	f04f 0200 	mov.w	r2, #0
20002e78:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
20002e7a:	687b      	ldr	r3, [r7, #4]
20002e7c:	f04f 0200 	mov.w	r2, #0
20002e80:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002e82:	687b      	ldr	r3, [r7, #4]
20002e84:	681b      	ldr	r3, [r3, #0]
20002e86:	f04f 0210 	mov.w	r2, #16
20002e8a:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20002e8c:	687b      	ldr	r3, [r7, #4]
20002e8e:	681b      	ldr	r3, [r3, #0]
20002e90:	687a      	ldr	r2, [r7, #4]
20002e92:	6812      	ldr	r2, [r2, #0]
20002e94:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002e96:	f042 0210 	orr.w	r2, r2, #16
20002e9a:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20002e9c:	687b      	ldr	r3, [r7, #4]
20002e9e:	f04f 0200 	mov.w	r2, #0
20002ea2:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002ea4:	687b      	ldr	r3, [r7, #4]
20002ea6:	681b      	ldr	r3, [r3, #0]
20002ea8:	687a      	ldr	r2, [r7, #4]
20002eaa:	6812      	ldr	r2, [r2, #0]
20002eac:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002eae:	f042 020c 	orr.w	r2, r2, #12
20002eb2:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20002eb4:	6878      	ldr	r0, [r7, #4]
20002eb6:	f7ff fdfb 	bl	20002ab0 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
20002eba:	687b      	ldr	r3, [r7, #4]
20002ebc:	f04f 0200 	mov.w	r2, #0
20002ec0:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20002ec2:	687b      	ldr	r3, [r7, #4]
20002ec4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002ec6:	2b00      	cmp	r3, #0
20002ec8:	d006      	beq.n	20002ed8 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20002eca:	687b      	ldr	r3, [r7, #4]
20002ecc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20002ece:	687a      	ldr	r2, [r7, #4]
20002ed0:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002ed2:	4610      	mov	r0, r2
20002ed4:	6979      	ldr	r1, [r7, #20]
20002ed6:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20002ed8:	687b      	ldr	r3, [r7, #4]
20002eda:	681b      	ldr	r3, [r3, #0]
20002edc:	f04f 0220 	mov.w	r2, #32
20002ee0:	60da      	str	r2, [r3, #12]
    }
}
20002ee2:	f107 0718 	add.w	r7, r7, #24
20002ee6:	46bd      	mov	sp, r7
20002ee8:	bd80      	pop	{r7, pc}
20002eea:	bf00      	nop

20002eec <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20002eec:	4668      	mov	r0, sp
20002eee:	f020 0107 	bic.w	r1, r0, #7
20002ef2:	468d      	mov	sp, r1
20002ef4:	b589      	push	{r0, r3, r7, lr}
20002ef6:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20002ef8:	f64a 1058 	movw	r0, #43352	; 0xa958
20002efc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002f00:	f7ff fe9c 	bl	20002c3c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
20002f04:	f04f 000c 	mov.w	r0, #12
20002f08:	f7ff fa98 	bl	2000243c <NVIC_ClearPendingIRQ>
}
20002f0c:	46bd      	mov	sp, r7
20002f0e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002f12:	4685      	mov	sp, r0
20002f14:	4770      	bx	lr
20002f16:	bf00      	nop

20002f18 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20002f18:	4668      	mov	r0, sp
20002f1a:	f020 0107 	bic.w	r1, r0, #7
20002f1e:	468d      	mov	sp, r1
20002f20:	b589      	push	{r0, r3, r7, lr}
20002f22:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20002f24:	f64a 00d4 	movw	r0, #43220	; 0xa8d4
20002f28:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002f2c:	f7ff fe86 	bl	20002c3c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20002f30:	f04f 000d 	mov.w	r0, #13
20002f34:	f7ff fa82 	bl	2000243c <NVIC_ClearPendingIRQ>
}
20002f38:	46bd      	mov	sp, r7
20002f3a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002f3e:	4685      	mov	sp, r0
20002f40:	4770      	bx	lr
20002f42:	bf00      	nop

20002f44 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002f44:	b480      	push	{r7}
20002f46:	b083      	sub	sp, #12
20002f48:	af00      	add	r7, sp, #0
20002f4a:	4603      	mov	r3, r0
20002f4c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002f4e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002f52:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002f56:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002f5a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002f5e:	88f9      	ldrh	r1, [r7, #6]
20002f60:	f001 011f 	and.w	r1, r1, #31
20002f64:	f04f 0001 	mov.w	r0, #1
20002f68:	fa00 f101 	lsl.w	r1, r0, r1
20002f6c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002f70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002f74:	f107 070c 	add.w	r7, r7, #12
20002f78:	46bd      	mov	sp, r7
20002f7a:	bc80      	pop	{r7}
20002f7c:	4770      	bx	lr
20002f7e:	bf00      	nop

20002f80 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
20002f80:	b580      	push	{r7, lr}
20002f82:	b082      	sub	sp, #8
20002f84:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
20002f86:	f242 0300 	movw	r3, #8192	; 0x2000
20002f8a:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002f8e:	f242 0200 	movw	r2, #8192	; 0x2000
20002f92:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002f96:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002f98:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
20002f9c:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002f9e:	f04f 0300 	mov.w	r3, #0
20002fa2:	607b      	str	r3, [r7, #4]
20002fa4:	e00e      	b.n	20002fc4 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
20002fa6:	687a      	ldr	r2, [r7, #4]
20002fa8:	f649 73f4 	movw	r3, #40948	; 0x9ff4
20002fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002fb0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002fb4:	b21b      	sxth	r3, r3
20002fb6:	4618      	mov	r0, r3
20002fb8:	f7ff ffc4 	bl	20002f44 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002fbc:	687b      	ldr	r3, [r7, #4]
20002fbe:	f103 0301 	add.w	r3, r3, #1
20002fc2:	607b      	str	r3, [r7, #4]
20002fc4:	687b      	ldr	r3, [r7, #4]
20002fc6:	2b1f      	cmp	r3, #31
20002fc8:	d9ed      	bls.n	20002fa6 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
20002fca:	f242 0300 	movw	r3, #8192	; 0x2000
20002fce:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002fd2:	f242 0200 	movw	r2, #8192	; 0x2000
20002fd6:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002fda:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002fdc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20002fe0:	631a      	str	r2, [r3, #48]	; 0x30
}
20002fe2:	f107 0708 	add.w	r7, r7, #8
20002fe6:	46bd      	mov	sp, r7
20002fe8:	bd80      	pop	{r7, pc}
20002fea:	bf00      	nop

20002fec <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
20002fec:	b480      	push	{r7}
20002fee:	b085      	sub	sp, #20
20002ff0:	af00      	add	r7, sp, #0
20002ff2:	4603      	mov	r3, r0
20002ff4:	6039      	str	r1, [r7, #0]
20002ff6:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20002ff8:	79fb      	ldrb	r3, [r7, #7]
20002ffa:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20002ffc:	68fb      	ldr	r3, [r7, #12]
20002ffe:	2b1f      	cmp	r3, #31
20003000:	d900      	bls.n	20003004 <MSS_GPIO_config+0x18>
20003002:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20003004:	68fb      	ldr	r3, [r7, #12]
20003006:	2b1f      	cmp	r3, #31
20003008:	d808      	bhi.n	2000301c <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
2000300a:	68fa      	ldr	r2, [r7, #12]
2000300c:	f649 7374 	movw	r3, #40820	; 0x9f74
20003010:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003014:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20003018:	683a      	ldr	r2, [r7, #0]
2000301a:	601a      	str	r2, [r3, #0]
    }
}
2000301c:	f107 0714 	add.w	r7, r7, #20
20003020:	46bd      	mov	sp, r7
20003022:	bc80      	pop	{r7}
20003024:	4770      	bx	lr
20003026:	bf00      	nop

20003028 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
20003028:	b480      	push	{r7}
2000302a:	b085      	sub	sp, #20
2000302c:	af00      	add	r7, sp, #0
2000302e:	4602      	mov	r2, r0
20003030:	460b      	mov	r3, r1
20003032:	71fa      	strb	r2, [r7, #7]
20003034:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
20003036:	79fb      	ldrb	r3, [r7, #7]
20003038:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
2000303a:	68fb      	ldr	r3, [r7, #12]
2000303c:	2b1f      	cmp	r3, #31
2000303e:	d900      	bls.n	20003042 <MSS_GPIO_set_output+0x1a>
20003040:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20003042:	68fb      	ldr	r3, [r7, #12]
20003044:	2b1f      	cmp	r3, #31
20003046:	d809      	bhi.n	2000305c <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20003048:	f240 0300 	movw	r3, #0
2000304c:	f2c4 2326 	movt	r3, #16934	; 0x4226
20003050:	68fa      	ldr	r2, [r7, #12]
20003052:	79b9      	ldrb	r1, [r7, #6]
20003054:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20003058:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
2000305c:	f107 0714 	add.w	r7, r7, #20
20003060:	46bd      	mov	sp, r7
20003062:	bc80      	pop	{r7}
20003064:	4770      	bx	lr
20003066:	bf00      	nop

20003068 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20003068:	b480      	push	{r7}
2000306a:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
2000306c:	46bd      	mov	sp, r7
2000306e:	bc80      	pop	{r7}
20003070:	4770      	bx	lr
20003072:	bf00      	nop

20003074 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20003074:	b580      	push	{r7, lr}
20003076:	b08a      	sub	sp, #40	; 0x28
20003078:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
2000307a:	f24a 0334 	movw	r3, #41012	; 0xa034
2000307e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003082:	46bc      	mov	ip, r7
20003084:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20003086:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
2000308a:	f242 0300 	movw	r3, #8192	; 0x2000
2000308e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003092:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003094:	ea4f 0393 	mov.w	r3, r3, lsr #2
20003098:	f003 0303 	and.w	r3, r3, #3
2000309c:	ea4f 0383 	mov.w	r3, r3, lsl #2
200030a0:	f107 0228 	add.w	r2, r7, #40	; 0x28
200030a4:	4413      	add	r3, r2
200030a6:	f853 3c28 	ldr.w	r3, [r3, #-40]
200030aa:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
200030ac:	f242 0300 	movw	r3, #8192	; 0x2000
200030b0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200030b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200030b6:	ea4f 1313 	mov.w	r3, r3, lsr #4
200030ba:	f003 0303 	and.w	r3, r3, #3
200030be:	ea4f 0383 	mov.w	r3, r3, lsl #2
200030c2:	f107 0228 	add.w	r2, r7, #40	; 0x28
200030c6:	4413      	add	r3, r2
200030c8:	f853 3c28 	ldr.w	r3, [r3, #-40]
200030cc:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
200030ce:	f242 0300 	movw	r3, #8192	; 0x2000
200030d2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200030d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200030d8:	ea4f 1393 	mov.w	r3, r3, lsr #6
200030dc:	f003 0303 	and.w	r3, r3, #3
200030e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
200030e4:	f107 0228 	add.w	r2, r7, #40	; 0x28
200030e8:	4413      	add	r3, r2
200030ea:	f853 3c28 	ldr.w	r3, [r3, #-40]
200030ee:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
200030f0:	f242 0300 	movw	r3, #8192	; 0x2000
200030f4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200030f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200030fa:	ea4f 2313 	mov.w	r3, r3, lsr #8
200030fe:	f003 031f 	and.w	r3, r3, #31
20003102:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20003104:	f242 0300 	movw	r3, #8192	; 0x2000
20003108:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000310c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000310e:	ea4f 3353 	mov.w	r3, r3, lsr #13
20003112:	f003 0301 	and.w	r3, r3, #1
20003116:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20003118:	6a3b      	ldr	r3, [r7, #32]
2000311a:	f103 0301 	add.w	r3, r3, #1
2000311e:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20003120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003122:	2b00      	cmp	r3, #0
20003124:	d003      	beq.n	2000312e <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
20003126:	69fb      	ldr	r3, [r7, #28]
20003128:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000312c:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
2000312e:	f000 f849 	bl	200031c4 <GetSystemClock>
20003132:	4602      	mov	r2, r0
20003134:	f24a 23c8 	movw	r3, #41672	; 0xa2c8
20003138:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000313c:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
2000313e:	f24a 23c8 	movw	r3, #41672	; 0xa2c8
20003142:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003146:	681a      	ldr	r2, [r3, #0]
20003148:	693b      	ldr	r3, [r7, #16]
2000314a:	fbb2 f2f3 	udiv	r2, r2, r3
2000314e:	f24a 23cc 	movw	r3, #41676	; 0xa2cc
20003152:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003156:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20003158:	f24a 23c8 	movw	r3, #41672	; 0xa2c8
2000315c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003160:	681a      	ldr	r2, [r3, #0]
20003162:	697b      	ldr	r3, [r7, #20]
20003164:	fbb2 f2f3 	udiv	r2, r2, r3
20003168:	f24a 23d0 	movw	r3, #41680	; 0xa2d0
2000316c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003170:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20003172:	f24a 23c8 	movw	r3, #41672	; 0xa2c8
20003176:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000317a:	681a      	ldr	r2, [r3, #0]
2000317c:	69bb      	ldr	r3, [r7, #24]
2000317e:	fbb2 f2f3 	udiv	r2, r2, r3
20003182:	f24a 23d4 	movw	r3, #41684	; 0xa2d4
20003186:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000318a:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
2000318c:	f24a 23c8 	movw	r3, #41672	; 0xa2c8
20003190:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003194:	681a      	ldr	r2, [r3, #0]
20003196:	69fb      	ldr	r3, [r7, #28]
20003198:	fbb2 f2f3 	udiv	r2, r2, r3
2000319c:	f24a 23d8 	movw	r3, #41688	; 0xa2d8
200031a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031a4:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200031a6:	f24a 23c8 	movw	r3, #41672	; 0xa2c8
200031aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031ae:	681a      	ldr	r2, [r3, #0]
200031b0:	f24a 23c4 	movw	r3, #41668	; 0xa2c4
200031b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031b8:	601a      	str	r2, [r3, #0]
}
200031ba:	f107 0728 	add.w	r7, r7, #40	; 0x28
200031be:	46bd      	mov	sp, r7
200031c0:	bd80      	pop	{r7, pc}
200031c2:	bf00      	nop

200031c4 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
200031c4:	b480      	push	{r7}
200031c6:	b08b      	sub	sp, #44	; 0x2c
200031c8:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
200031ca:	f04f 0300 	mov.w	r3, #0
200031ce:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
200031d0:	f640 031c 	movw	r3, #2076	; 0x81c
200031d4:	f2c6 0308 	movt	r3, #24584	; 0x6008
200031d8:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
200031da:	f240 2330 	movw	r3, #560	; 0x230
200031de:	f2c6 0308 	movt	r3, #24584	; 0x6008
200031e2:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
200031e4:	68fb      	ldr	r3, [r7, #12]
200031e6:	681b      	ldr	r3, [r3, #0]
200031e8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
200031ec:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
200031ee:	693a      	ldr	r2, [r7, #16]
200031f0:	f241 13cf 	movw	r3, #4559	; 0x11cf
200031f4:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
200031f8:	429a      	cmp	r2, r3
200031fa:	d108      	bne.n	2000320e <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
200031fc:	f64e 732c 	movw	r3, #61228	; 0xef2c
20003200:	f2c6 0301 	movt	r3, #24577	; 0x6001
20003204:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
20003206:	697b      	ldr	r3, [r7, #20]
20003208:	681b      	ldr	r3, [r3, #0]
2000320a:	607b      	str	r3, [r7, #4]
2000320c:	e03d      	b.n	2000328a <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
2000320e:	68bb      	ldr	r3, [r7, #8]
20003210:	681a      	ldr	r2, [r3, #0]
20003212:	f244 3341 	movw	r3, #17217	; 0x4341
20003216:	f6c4 4354 	movt	r3, #19540	; 0x4c54
2000321a:	429a      	cmp	r2, r3
2000321c:	d135      	bne.n	2000328a <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
2000321e:	f640 0340 	movw	r3, #2112	; 0x840
20003222:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003226:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20003228:	69bb      	ldr	r3, [r7, #24]
2000322a:	681b      	ldr	r3, [r3, #0]
2000322c:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
2000322e:	69fb      	ldr	r3, [r7, #28]
20003230:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20003234:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20003236:	69fa      	ldr	r2, [r7, #28]
20003238:	f240 3300 	movw	r3, #768	; 0x300
2000323c:	f2c0 0301 	movt	r3, #1
20003240:	429a      	cmp	r2, r3
20003242:	d922      	bls.n	2000328a <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20003244:	69fa      	ldr	r2, [r7, #28]
20003246:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000324a:	f2c0 0301 	movt	r3, #1
2000324e:	429a      	cmp	r2, r3
20003250:	d808      	bhi.n	20003264 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20003252:	f241 632c 	movw	r3, #5676	; 0x162c
20003256:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000325a:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
2000325c:	6a3b      	ldr	r3, [r7, #32]
2000325e:	681b      	ldr	r3, [r3, #0]
20003260:	607b      	str	r3, [r7, #4]
20003262:	e012      	b.n	2000328a <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20003264:	69fa      	ldr	r2, [r7, #28]
20003266:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000326a:	f2c0 0302 	movt	r3, #2
2000326e:	429a      	cmp	r2, r3
20003270:	d808      	bhi.n	20003284 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20003272:	f641 63ac 	movw	r3, #7852	; 0x1eac
20003276:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000327a:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
2000327c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000327e:	681b      	ldr	r3, [r3, #0]
20003280:	607b      	str	r3, [r7, #4]
20003282:	e002      	b.n	2000328a <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20003284:	f04f 0300 	mov.w	r3, #0
20003288:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
2000328a:	687b      	ldr	r3, [r7, #4]
2000328c:	2b00      	cmp	r3, #0
2000328e:	d105      	bne.n	2000329c <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20003290:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
20003292:	f647 0340 	movw	r3, #30784	; 0x7840
20003296:	f2c0 137d 	movt	r3, #381	; 0x17d
2000329a:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
2000329c:	687b      	ldr	r3, [r7, #4]
}
2000329e:	4618      	mov	r0, r3
200032a0:	f107 072c 	add.w	r7, r7, #44	; 0x2c
200032a4:	46bd      	mov	sp, r7
200032a6:	bc80      	pop	{r7}
200032a8:	4770      	bx	lr
200032aa:	bf00      	nop

200032ac <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200032ac:	b480      	push	{r7}
200032ae:	b083      	sub	sp, #12
200032b0:	af00      	add	r7, sp, #0
200032b2:	4603      	mov	r3, r0
200032b4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200032b6:	f24e 1300 	movw	r3, #57600	; 0xe100
200032ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
200032be:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200032c2:	ea4f 1252 	mov.w	r2, r2, lsr #5
200032c6:	88f9      	ldrh	r1, [r7, #6]
200032c8:	f001 011f 	and.w	r1, r1, #31
200032cc:	f04f 0001 	mov.w	r0, #1
200032d0:	fa00 f101 	lsl.w	r1, r0, r1
200032d4:	f102 0260 	add.w	r2, r2, #96	; 0x60
200032d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200032dc:	f107 070c 	add.w	r7, r7, #12
200032e0:	46bd      	mov	sp, r7
200032e2:	bc80      	pop	{r7}
200032e4:	4770      	bx	lr
200032e6:	bf00      	nop

200032e8 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
200032e8:	b480      	push	{r7}
200032ea:	b083      	sub	sp, #12
200032ec:	af00      	add	r7, sp, #0
200032ee:	4603      	mov	r3, r0
200032f0:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
200032f2:	f107 070c 	add.w	r7, r7, #12
200032f6:	46bd      	mov	sp, r7
200032f8:	bc80      	pop	{r7}
200032fa:	4770      	bx	lr

200032fc <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
200032fc:	4668      	mov	r0, sp
200032fe:	f020 0107 	bic.w	r1, r0, #7
20003302:	468d      	mov	sp, r1
20003304:	b589      	push	{r0, r3, r7, lr}
20003306:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
20003308:	f04f 0000 	mov.w	r0, #0
2000330c:	f7ff ffec 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
20003310:	f04f 0076 	mov.w	r0, #118	; 0x76
20003314:	f7ff ffca 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003318:	46bd      	mov	sp, r7
2000331a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000331e:	4685      	mov	sp, r0
20003320:	4770      	bx	lr
20003322:	bf00      	nop

20003324 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20003324:	4668      	mov	r0, sp
20003326:	f020 0107 	bic.w	r1, r0, #7
2000332a:	468d      	mov	sp, r1
2000332c:	b589      	push	{r0, r3, r7, lr}
2000332e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
20003330:	f04f 0001 	mov.w	r0, #1
20003334:	f7ff ffd8 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
20003338:	f04f 0077 	mov.w	r0, #119	; 0x77
2000333c:	f7ff ffb6 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003340:	46bd      	mov	sp, r7
20003342:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003346:	4685      	mov	sp, r0
20003348:	4770      	bx	lr
2000334a:	bf00      	nop

2000334c <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
2000334c:	4668      	mov	r0, sp
2000334e:	f020 0107 	bic.w	r1, r0, #7
20003352:	468d      	mov	sp, r1
20003354:	b589      	push	{r0, r3, r7, lr}
20003356:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
20003358:	f04f 0002 	mov.w	r0, #2
2000335c:	f7ff ffc4 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
20003360:	f04f 0078 	mov.w	r0, #120	; 0x78
20003364:	f7ff ffa2 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003368:	46bd      	mov	sp, r7
2000336a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000336e:	4685      	mov	sp, r0
20003370:	4770      	bx	lr
20003372:	bf00      	nop

20003374 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
20003374:	4668      	mov	r0, sp
20003376:	f020 0107 	bic.w	r1, r0, #7
2000337a:	468d      	mov	sp, r1
2000337c:	b589      	push	{r0, r3, r7, lr}
2000337e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
20003380:	f04f 0003 	mov.w	r0, #3
20003384:	f7ff ffb0 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
20003388:	f04f 0079 	mov.w	r0, #121	; 0x79
2000338c:	f7ff ff8e 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003390:	46bd      	mov	sp, r7
20003392:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003396:	4685      	mov	sp, r0
20003398:	4770      	bx	lr
2000339a:	bf00      	nop

2000339c <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
2000339c:	4668      	mov	r0, sp
2000339e:	f020 0107 	bic.w	r1, r0, #7
200033a2:	468d      	mov	sp, r1
200033a4:	b589      	push	{r0, r3, r7, lr}
200033a6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
200033a8:	f04f 0004 	mov.w	r0, #4
200033ac:	f7ff ff9c 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
200033b0:	f04f 007a 	mov.w	r0, #122	; 0x7a
200033b4:	f7ff ff7a 	bl	200032ac <NVIC_ClearPendingIRQ>
}
200033b8:	46bd      	mov	sp, r7
200033ba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200033be:	4685      	mov	sp, r0
200033c0:	4770      	bx	lr
200033c2:	bf00      	nop

200033c4 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
200033c4:	4668      	mov	r0, sp
200033c6:	f020 0107 	bic.w	r1, r0, #7
200033ca:	468d      	mov	sp, r1
200033cc:	b589      	push	{r0, r3, r7, lr}
200033ce:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
200033d0:	f04f 0005 	mov.w	r0, #5
200033d4:	f7ff ff88 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
200033d8:	f04f 007b 	mov.w	r0, #123	; 0x7b
200033dc:	f7ff ff66 	bl	200032ac <NVIC_ClearPendingIRQ>
}
200033e0:	46bd      	mov	sp, r7
200033e2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200033e6:	4685      	mov	sp, r0
200033e8:	4770      	bx	lr
200033ea:	bf00      	nop

200033ec <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
200033ec:	4668      	mov	r0, sp
200033ee:	f020 0107 	bic.w	r1, r0, #7
200033f2:	468d      	mov	sp, r1
200033f4:	b589      	push	{r0, r3, r7, lr}
200033f6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
200033f8:	f04f 0006 	mov.w	r0, #6
200033fc:	f7ff ff74 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
20003400:	f04f 007c 	mov.w	r0, #124	; 0x7c
20003404:	f7ff ff52 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003408:	46bd      	mov	sp, r7
2000340a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000340e:	4685      	mov	sp, r0
20003410:	4770      	bx	lr
20003412:	bf00      	nop

20003414 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20003414:	4668      	mov	r0, sp
20003416:	f020 0107 	bic.w	r1, r0, #7
2000341a:	468d      	mov	sp, r1
2000341c:	b589      	push	{r0, r3, r7, lr}
2000341e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
20003420:	f04f 0007 	mov.w	r0, #7
20003424:	f7ff ff60 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
20003428:	f04f 007d 	mov.w	r0, #125	; 0x7d
2000342c:	f7ff ff3e 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003430:	46bd      	mov	sp, r7
20003432:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003436:	4685      	mov	sp, r0
20003438:	4770      	bx	lr
2000343a:	bf00      	nop

2000343c <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
2000343c:	4668      	mov	r0, sp
2000343e:	f020 0107 	bic.w	r1, r0, #7
20003442:	468d      	mov	sp, r1
20003444:	b589      	push	{r0, r3, r7, lr}
20003446:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
20003448:	f04f 0008 	mov.w	r0, #8
2000344c:	f7ff ff4c 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
20003450:	f04f 007e 	mov.w	r0, #126	; 0x7e
20003454:	f7ff ff2a 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003458:	46bd      	mov	sp, r7
2000345a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000345e:	4685      	mov	sp, r0
20003460:	4770      	bx	lr
20003462:	bf00      	nop

20003464 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
20003464:	4668      	mov	r0, sp
20003466:	f020 0107 	bic.w	r1, r0, #7
2000346a:	468d      	mov	sp, r1
2000346c:	b589      	push	{r0, r3, r7, lr}
2000346e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
20003470:	f04f 0009 	mov.w	r0, #9
20003474:	f7ff ff38 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
20003478:	f04f 007f 	mov.w	r0, #127	; 0x7f
2000347c:	f7ff ff16 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003480:	46bd      	mov	sp, r7
20003482:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003486:	4685      	mov	sp, r0
20003488:	4770      	bx	lr
2000348a:	bf00      	nop

2000348c <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
2000348c:	4668      	mov	r0, sp
2000348e:	f020 0107 	bic.w	r1, r0, #7
20003492:	468d      	mov	sp, r1
20003494:	b589      	push	{r0, r3, r7, lr}
20003496:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
20003498:	f04f 000a 	mov.w	r0, #10
2000349c:	f7ff ff24 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
200034a0:	f04f 0080 	mov.w	r0, #128	; 0x80
200034a4:	f7ff ff02 	bl	200032ac <NVIC_ClearPendingIRQ>
}
200034a8:	46bd      	mov	sp, r7
200034aa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200034ae:	4685      	mov	sp, r0
200034b0:	4770      	bx	lr
200034b2:	bf00      	nop

200034b4 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
200034b4:	4668      	mov	r0, sp
200034b6:	f020 0107 	bic.w	r1, r0, #7
200034ba:	468d      	mov	sp, r1
200034bc:	b589      	push	{r0, r3, r7, lr}
200034be:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
200034c0:	f04f 000b 	mov.w	r0, #11
200034c4:	f7ff ff10 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
200034c8:	f04f 0081 	mov.w	r0, #129	; 0x81
200034cc:	f7ff feee 	bl	200032ac <NVIC_ClearPendingIRQ>
}
200034d0:	46bd      	mov	sp, r7
200034d2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200034d6:	4685      	mov	sp, r0
200034d8:	4770      	bx	lr
200034da:	bf00      	nop

200034dc <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
200034dc:	4668      	mov	r0, sp
200034de:	f020 0107 	bic.w	r1, r0, #7
200034e2:	468d      	mov	sp, r1
200034e4:	b589      	push	{r0, r3, r7, lr}
200034e6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
200034e8:	f04f 000c 	mov.w	r0, #12
200034ec:	f7ff fefc 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
200034f0:	f04f 0082 	mov.w	r0, #130	; 0x82
200034f4:	f7ff feda 	bl	200032ac <NVIC_ClearPendingIRQ>
}
200034f8:	46bd      	mov	sp, r7
200034fa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200034fe:	4685      	mov	sp, r0
20003500:	4770      	bx	lr
20003502:	bf00      	nop

20003504 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20003504:	4668      	mov	r0, sp
20003506:	f020 0107 	bic.w	r1, r0, #7
2000350a:	468d      	mov	sp, r1
2000350c:	b589      	push	{r0, r3, r7, lr}
2000350e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
20003510:	f04f 000d 	mov.w	r0, #13
20003514:	f7ff fee8 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
20003518:	f04f 0083 	mov.w	r0, #131	; 0x83
2000351c:	f7ff fec6 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003520:	46bd      	mov	sp, r7
20003522:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003526:	4685      	mov	sp, r0
20003528:	4770      	bx	lr
2000352a:	bf00      	nop

2000352c <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
2000352c:	4668      	mov	r0, sp
2000352e:	f020 0107 	bic.w	r1, r0, #7
20003532:	468d      	mov	sp, r1
20003534:	b589      	push	{r0, r3, r7, lr}
20003536:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
20003538:	f04f 000e 	mov.w	r0, #14
2000353c:	f7ff fed4 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20003540:	f04f 0084 	mov.w	r0, #132	; 0x84
20003544:	f7ff feb2 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003548:	46bd      	mov	sp, r7
2000354a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000354e:	4685      	mov	sp, r0
20003550:	4770      	bx	lr
20003552:	bf00      	nop

20003554 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20003554:	4668      	mov	r0, sp
20003556:	f020 0107 	bic.w	r1, r0, #7
2000355a:	468d      	mov	sp, r1
2000355c:	b589      	push	{r0, r3, r7, lr}
2000355e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
20003560:	f04f 000f 	mov.w	r0, #15
20003564:	f7ff fec0 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
20003568:	f04f 0085 	mov.w	r0, #133	; 0x85
2000356c:	f7ff fe9e 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003570:	46bd      	mov	sp, r7
20003572:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003576:	4685      	mov	sp, r0
20003578:	4770      	bx	lr
2000357a:	bf00      	nop

2000357c <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
2000357c:	4668      	mov	r0, sp
2000357e:	f020 0107 	bic.w	r1, r0, #7
20003582:	468d      	mov	sp, r1
20003584:	b589      	push	{r0, r3, r7, lr}
20003586:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
20003588:	f04f 0010 	mov.w	r0, #16
2000358c:	f7ff feac 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
20003590:	f04f 0086 	mov.w	r0, #134	; 0x86
20003594:	f7ff fe8a 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003598:	46bd      	mov	sp, r7
2000359a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000359e:	4685      	mov	sp, r0
200035a0:	4770      	bx	lr
200035a2:	bf00      	nop

200035a4 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
200035a4:	4668      	mov	r0, sp
200035a6:	f020 0107 	bic.w	r1, r0, #7
200035aa:	468d      	mov	sp, r1
200035ac:	b589      	push	{r0, r3, r7, lr}
200035ae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
200035b0:	f04f 0011 	mov.w	r0, #17
200035b4:	f7ff fe98 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
200035b8:	f04f 0087 	mov.w	r0, #135	; 0x87
200035bc:	f7ff fe76 	bl	200032ac <NVIC_ClearPendingIRQ>
}
200035c0:	46bd      	mov	sp, r7
200035c2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200035c6:	4685      	mov	sp, r0
200035c8:	4770      	bx	lr
200035ca:	bf00      	nop

200035cc <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
200035cc:	4668      	mov	r0, sp
200035ce:	f020 0107 	bic.w	r1, r0, #7
200035d2:	468d      	mov	sp, r1
200035d4:	b589      	push	{r0, r3, r7, lr}
200035d6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
200035d8:	f04f 0012 	mov.w	r0, #18
200035dc:	f7ff fe84 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
200035e0:	f04f 0088 	mov.w	r0, #136	; 0x88
200035e4:	f7ff fe62 	bl	200032ac <NVIC_ClearPendingIRQ>
}
200035e8:	46bd      	mov	sp, r7
200035ea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200035ee:	4685      	mov	sp, r0
200035f0:	4770      	bx	lr
200035f2:	bf00      	nop

200035f4 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
200035f4:	4668      	mov	r0, sp
200035f6:	f020 0107 	bic.w	r1, r0, #7
200035fa:	468d      	mov	sp, r1
200035fc:	b589      	push	{r0, r3, r7, lr}
200035fe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20003600:	f04f 0013 	mov.w	r0, #19
20003604:	f7ff fe70 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
20003608:	f04f 0089 	mov.w	r0, #137	; 0x89
2000360c:	f7ff fe4e 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003610:	46bd      	mov	sp, r7
20003612:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003616:	4685      	mov	sp, r0
20003618:	4770      	bx	lr
2000361a:	bf00      	nop

2000361c <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
2000361c:	4668      	mov	r0, sp
2000361e:	f020 0107 	bic.w	r1, r0, #7
20003622:	468d      	mov	sp, r1
20003624:	b589      	push	{r0, r3, r7, lr}
20003626:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
20003628:	f04f 0014 	mov.w	r0, #20
2000362c:	f7ff fe5c 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20003630:	f04f 008a 	mov.w	r0, #138	; 0x8a
20003634:	f7ff fe3a 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003638:	46bd      	mov	sp, r7
2000363a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000363e:	4685      	mov	sp, r0
20003640:	4770      	bx	lr
20003642:	bf00      	nop

20003644 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20003644:	4668      	mov	r0, sp
20003646:	f020 0107 	bic.w	r1, r0, #7
2000364a:	468d      	mov	sp, r1
2000364c:	b589      	push	{r0, r3, r7, lr}
2000364e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20003650:	f04f 0015 	mov.w	r0, #21
20003654:	f7ff fe48 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
20003658:	f04f 008b 	mov.w	r0, #139	; 0x8b
2000365c:	f7ff fe26 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003660:	46bd      	mov	sp, r7
20003662:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003666:	4685      	mov	sp, r0
20003668:	4770      	bx	lr
2000366a:	bf00      	nop

2000366c <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
2000366c:	4668      	mov	r0, sp
2000366e:	f020 0107 	bic.w	r1, r0, #7
20003672:	468d      	mov	sp, r1
20003674:	b589      	push	{r0, r3, r7, lr}
20003676:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
20003678:	f04f 0016 	mov.w	r0, #22
2000367c:	f7ff fe34 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
20003680:	f04f 008c 	mov.w	r0, #140	; 0x8c
20003684:	f7ff fe12 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003688:	46bd      	mov	sp, r7
2000368a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000368e:	4685      	mov	sp, r0
20003690:	4770      	bx	lr
20003692:	bf00      	nop

20003694 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20003694:	4668      	mov	r0, sp
20003696:	f020 0107 	bic.w	r1, r0, #7
2000369a:	468d      	mov	sp, r1
2000369c:	b589      	push	{r0, r3, r7, lr}
2000369e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
200036a0:	f04f 0017 	mov.w	r0, #23
200036a4:	f7ff fe20 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
200036a8:	f04f 008d 	mov.w	r0, #141	; 0x8d
200036ac:	f7ff fdfe 	bl	200032ac <NVIC_ClearPendingIRQ>
}
200036b0:	46bd      	mov	sp, r7
200036b2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200036b6:	4685      	mov	sp, r0
200036b8:	4770      	bx	lr
200036ba:	bf00      	nop

200036bc <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
200036bc:	4668      	mov	r0, sp
200036be:	f020 0107 	bic.w	r1, r0, #7
200036c2:	468d      	mov	sp, r1
200036c4:	b589      	push	{r0, r3, r7, lr}
200036c6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
200036c8:	f04f 0018 	mov.w	r0, #24
200036cc:	f7ff fe0c 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
200036d0:	f04f 008e 	mov.w	r0, #142	; 0x8e
200036d4:	f7ff fdea 	bl	200032ac <NVIC_ClearPendingIRQ>
}
200036d8:	46bd      	mov	sp, r7
200036da:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200036de:	4685      	mov	sp, r0
200036e0:	4770      	bx	lr
200036e2:	bf00      	nop

200036e4 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
200036e4:	4668      	mov	r0, sp
200036e6:	f020 0107 	bic.w	r1, r0, #7
200036ea:	468d      	mov	sp, r1
200036ec:	b589      	push	{r0, r3, r7, lr}
200036ee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
200036f0:	f04f 0019 	mov.w	r0, #25
200036f4:	f7ff fdf8 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
200036f8:	f04f 008f 	mov.w	r0, #143	; 0x8f
200036fc:	f7ff fdd6 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003700:	46bd      	mov	sp, r7
20003702:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003706:	4685      	mov	sp, r0
20003708:	4770      	bx	lr
2000370a:	bf00      	nop

2000370c <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
2000370c:	4668      	mov	r0, sp
2000370e:	f020 0107 	bic.w	r1, r0, #7
20003712:	468d      	mov	sp, r1
20003714:	b589      	push	{r0, r3, r7, lr}
20003716:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
20003718:	f04f 001a 	mov.w	r0, #26
2000371c:	f7ff fde4 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20003720:	f04f 0090 	mov.w	r0, #144	; 0x90
20003724:	f7ff fdc2 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003728:	46bd      	mov	sp, r7
2000372a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000372e:	4685      	mov	sp, r0
20003730:	4770      	bx	lr
20003732:	bf00      	nop

20003734 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20003734:	4668      	mov	r0, sp
20003736:	f020 0107 	bic.w	r1, r0, #7
2000373a:	468d      	mov	sp, r1
2000373c:	b589      	push	{r0, r3, r7, lr}
2000373e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20003740:	f04f 001b 	mov.w	r0, #27
20003744:	f7ff fdd0 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
20003748:	f04f 0091 	mov.w	r0, #145	; 0x91
2000374c:	f7ff fdae 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003750:	46bd      	mov	sp, r7
20003752:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003756:	4685      	mov	sp, r0
20003758:	4770      	bx	lr
2000375a:	bf00      	nop

2000375c <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
2000375c:	4668      	mov	r0, sp
2000375e:	f020 0107 	bic.w	r1, r0, #7
20003762:	468d      	mov	sp, r1
20003764:	b589      	push	{r0, r3, r7, lr}
20003766:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
20003768:	f04f 001c 	mov.w	r0, #28
2000376c:	f7ff fdbc 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
20003770:	f04f 0092 	mov.w	r0, #146	; 0x92
20003774:	f7ff fd9a 	bl	200032ac <NVIC_ClearPendingIRQ>
}
20003778:	46bd      	mov	sp, r7
2000377a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000377e:	4685      	mov	sp, r0
20003780:	4770      	bx	lr
20003782:	bf00      	nop

20003784 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20003784:	4668      	mov	r0, sp
20003786:	f020 0107 	bic.w	r1, r0, #7
2000378a:	468d      	mov	sp, r1
2000378c:	b589      	push	{r0, r3, r7, lr}
2000378e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20003790:	f04f 001d 	mov.w	r0, #29
20003794:	f7ff fda8 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
20003798:	f04f 0093 	mov.w	r0, #147	; 0x93
2000379c:	f7ff fd86 	bl	200032ac <NVIC_ClearPendingIRQ>
}
200037a0:	46bd      	mov	sp, r7
200037a2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200037a6:	4685      	mov	sp, r0
200037a8:	4770      	bx	lr
200037aa:	bf00      	nop

200037ac <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
200037ac:	4668      	mov	r0, sp
200037ae:	f020 0107 	bic.w	r1, r0, #7
200037b2:	468d      	mov	sp, r1
200037b4:	b589      	push	{r0, r3, r7, lr}
200037b6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
200037b8:	f04f 001e 	mov.w	r0, #30
200037bc:	f7ff fd94 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
200037c0:	f04f 0094 	mov.w	r0, #148	; 0x94
200037c4:	f7ff fd72 	bl	200032ac <NVIC_ClearPendingIRQ>
}
200037c8:	46bd      	mov	sp, r7
200037ca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200037ce:	4685      	mov	sp, r0
200037d0:	4770      	bx	lr
200037d2:	bf00      	nop

200037d4 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
200037d4:	4668      	mov	r0, sp
200037d6:	f020 0107 	bic.w	r1, r0, #7
200037da:	468d      	mov	sp, r1
200037dc:	b589      	push	{r0, r3, r7, lr}
200037de:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
200037e0:	f04f 001f 	mov.w	r0, #31
200037e4:	f7ff fd80 	bl	200032e8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
200037e8:	f04f 0095 	mov.w	r0, #149	; 0x95
200037ec:	f7ff fd5e 	bl	200032ac <NVIC_ClearPendingIRQ>
}
200037f0:	46bd      	mov	sp, r7
200037f2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200037f6:	4685      	mov	sp, r0
200037f8:	4770      	bx	lr
200037fa:	bf00      	nop

200037fc <__aeabi_drsub>:
200037fc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20003800:	e002      	b.n	20003808 <__adddf3>
20003802:	bf00      	nop

20003804 <__aeabi_dsub>:
20003804:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20003808 <__adddf3>:
20003808:	b530      	push	{r4, r5, lr}
2000380a:	ea4f 0441 	mov.w	r4, r1, lsl #1
2000380e:	ea4f 0543 	mov.w	r5, r3, lsl #1
20003812:	ea94 0f05 	teq	r4, r5
20003816:	bf08      	it	eq
20003818:	ea90 0f02 	teqeq	r0, r2
2000381c:	bf1f      	itttt	ne
2000381e:	ea54 0c00 	orrsne.w	ip, r4, r0
20003822:	ea55 0c02 	orrsne.w	ip, r5, r2
20003826:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
2000382a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
2000382e:	f000 80e2 	beq.w	200039f6 <__adddf3+0x1ee>
20003832:	ea4f 5454 	mov.w	r4, r4, lsr #21
20003836:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
2000383a:	bfb8      	it	lt
2000383c:	426d      	neglt	r5, r5
2000383e:	dd0c      	ble.n	2000385a <__adddf3+0x52>
20003840:	442c      	add	r4, r5
20003842:	ea80 0202 	eor.w	r2, r0, r2
20003846:	ea81 0303 	eor.w	r3, r1, r3
2000384a:	ea82 0000 	eor.w	r0, r2, r0
2000384e:	ea83 0101 	eor.w	r1, r3, r1
20003852:	ea80 0202 	eor.w	r2, r0, r2
20003856:	ea81 0303 	eor.w	r3, r1, r3
2000385a:	2d36      	cmp	r5, #54	; 0x36
2000385c:	bf88      	it	hi
2000385e:	bd30      	pophi	{r4, r5, pc}
20003860:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20003864:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003868:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
2000386c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20003870:	d002      	beq.n	20003878 <__adddf3+0x70>
20003872:	4240      	negs	r0, r0
20003874:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20003878:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
2000387c:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003880:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20003884:	d002      	beq.n	2000388c <__adddf3+0x84>
20003886:	4252      	negs	r2, r2
20003888:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000388c:	ea94 0f05 	teq	r4, r5
20003890:	f000 80a7 	beq.w	200039e2 <__adddf3+0x1da>
20003894:	f1a4 0401 	sub.w	r4, r4, #1
20003898:	f1d5 0e20 	rsbs	lr, r5, #32
2000389c:	db0d      	blt.n	200038ba <__adddf3+0xb2>
2000389e:	fa02 fc0e 	lsl.w	ip, r2, lr
200038a2:	fa22 f205 	lsr.w	r2, r2, r5
200038a6:	1880      	adds	r0, r0, r2
200038a8:	f141 0100 	adc.w	r1, r1, #0
200038ac:	fa03 f20e 	lsl.w	r2, r3, lr
200038b0:	1880      	adds	r0, r0, r2
200038b2:	fa43 f305 	asr.w	r3, r3, r5
200038b6:	4159      	adcs	r1, r3
200038b8:	e00e      	b.n	200038d8 <__adddf3+0xd0>
200038ba:	f1a5 0520 	sub.w	r5, r5, #32
200038be:	f10e 0e20 	add.w	lr, lr, #32
200038c2:	2a01      	cmp	r2, #1
200038c4:	fa03 fc0e 	lsl.w	ip, r3, lr
200038c8:	bf28      	it	cs
200038ca:	f04c 0c02 	orrcs.w	ip, ip, #2
200038ce:	fa43 f305 	asr.w	r3, r3, r5
200038d2:	18c0      	adds	r0, r0, r3
200038d4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
200038d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200038dc:	d507      	bpl.n	200038ee <__adddf3+0xe6>
200038de:	f04f 0e00 	mov.w	lr, #0
200038e2:	f1dc 0c00 	rsbs	ip, ip, #0
200038e6:	eb7e 0000 	sbcs.w	r0, lr, r0
200038ea:	eb6e 0101 	sbc.w	r1, lr, r1
200038ee:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
200038f2:	d31b      	bcc.n	2000392c <__adddf3+0x124>
200038f4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
200038f8:	d30c      	bcc.n	20003914 <__adddf3+0x10c>
200038fa:	0849      	lsrs	r1, r1, #1
200038fc:	ea5f 0030 	movs.w	r0, r0, rrx
20003900:	ea4f 0c3c 	mov.w	ip, ip, rrx
20003904:	f104 0401 	add.w	r4, r4, #1
20003908:	ea4f 5244 	mov.w	r2, r4, lsl #21
2000390c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20003910:	f080 809a 	bcs.w	20003a48 <__adddf3+0x240>
20003914:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20003918:	bf08      	it	eq
2000391a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000391e:	f150 0000 	adcs.w	r0, r0, #0
20003922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003926:	ea41 0105 	orr.w	r1, r1, r5
2000392a:	bd30      	pop	{r4, r5, pc}
2000392c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20003930:	4140      	adcs	r0, r0
20003932:	eb41 0101 	adc.w	r1, r1, r1
20003936:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000393a:	f1a4 0401 	sub.w	r4, r4, #1
2000393e:	d1e9      	bne.n	20003914 <__adddf3+0x10c>
20003940:	f091 0f00 	teq	r1, #0
20003944:	bf04      	itt	eq
20003946:	4601      	moveq	r1, r0
20003948:	2000      	moveq	r0, #0
2000394a:	fab1 f381 	clz	r3, r1
2000394e:	bf08      	it	eq
20003950:	3320      	addeq	r3, #32
20003952:	f1a3 030b 	sub.w	r3, r3, #11
20003956:	f1b3 0220 	subs.w	r2, r3, #32
2000395a:	da0c      	bge.n	20003976 <__adddf3+0x16e>
2000395c:	320c      	adds	r2, #12
2000395e:	dd08      	ble.n	20003972 <__adddf3+0x16a>
20003960:	f102 0c14 	add.w	ip, r2, #20
20003964:	f1c2 020c 	rsb	r2, r2, #12
20003968:	fa01 f00c 	lsl.w	r0, r1, ip
2000396c:	fa21 f102 	lsr.w	r1, r1, r2
20003970:	e00c      	b.n	2000398c <__adddf3+0x184>
20003972:	f102 0214 	add.w	r2, r2, #20
20003976:	bfd8      	it	le
20003978:	f1c2 0c20 	rsble	ip, r2, #32
2000397c:	fa01 f102 	lsl.w	r1, r1, r2
20003980:	fa20 fc0c 	lsr.w	ip, r0, ip
20003984:	bfdc      	itt	le
20003986:	ea41 010c 	orrle.w	r1, r1, ip
2000398a:	4090      	lslle	r0, r2
2000398c:	1ae4      	subs	r4, r4, r3
2000398e:	bfa2      	ittt	ge
20003990:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20003994:	4329      	orrge	r1, r5
20003996:	bd30      	popge	{r4, r5, pc}
20003998:	ea6f 0404 	mvn.w	r4, r4
2000399c:	3c1f      	subs	r4, #31
2000399e:	da1c      	bge.n	200039da <__adddf3+0x1d2>
200039a0:	340c      	adds	r4, #12
200039a2:	dc0e      	bgt.n	200039c2 <__adddf3+0x1ba>
200039a4:	f104 0414 	add.w	r4, r4, #20
200039a8:	f1c4 0220 	rsb	r2, r4, #32
200039ac:	fa20 f004 	lsr.w	r0, r0, r4
200039b0:	fa01 f302 	lsl.w	r3, r1, r2
200039b4:	ea40 0003 	orr.w	r0, r0, r3
200039b8:	fa21 f304 	lsr.w	r3, r1, r4
200039bc:	ea45 0103 	orr.w	r1, r5, r3
200039c0:	bd30      	pop	{r4, r5, pc}
200039c2:	f1c4 040c 	rsb	r4, r4, #12
200039c6:	f1c4 0220 	rsb	r2, r4, #32
200039ca:	fa20 f002 	lsr.w	r0, r0, r2
200039ce:	fa01 f304 	lsl.w	r3, r1, r4
200039d2:	ea40 0003 	orr.w	r0, r0, r3
200039d6:	4629      	mov	r1, r5
200039d8:	bd30      	pop	{r4, r5, pc}
200039da:	fa21 f004 	lsr.w	r0, r1, r4
200039de:	4629      	mov	r1, r5
200039e0:	bd30      	pop	{r4, r5, pc}
200039e2:	f094 0f00 	teq	r4, #0
200039e6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
200039ea:	bf06      	itte	eq
200039ec:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
200039f0:	3401      	addeq	r4, #1
200039f2:	3d01      	subne	r5, #1
200039f4:	e74e      	b.n	20003894 <__adddf3+0x8c>
200039f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
200039fa:	bf18      	it	ne
200039fc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003a00:	d029      	beq.n	20003a56 <__adddf3+0x24e>
20003a02:	ea94 0f05 	teq	r4, r5
20003a06:	bf08      	it	eq
20003a08:	ea90 0f02 	teqeq	r0, r2
20003a0c:	d005      	beq.n	20003a1a <__adddf3+0x212>
20003a0e:	ea54 0c00 	orrs.w	ip, r4, r0
20003a12:	bf04      	itt	eq
20003a14:	4619      	moveq	r1, r3
20003a16:	4610      	moveq	r0, r2
20003a18:	bd30      	pop	{r4, r5, pc}
20003a1a:	ea91 0f03 	teq	r1, r3
20003a1e:	bf1e      	ittt	ne
20003a20:	2100      	movne	r1, #0
20003a22:	2000      	movne	r0, #0
20003a24:	bd30      	popne	{r4, r5, pc}
20003a26:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20003a2a:	d105      	bne.n	20003a38 <__adddf3+0x230>
20003a2c:	0040      	lsls	r0, r0, #1
20003a2e:	4149      	adcs	r1, r1
20003a30:	bf28      	it	cs
20003a32:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20003a36:	bd30      	pop	{r4, r5, pc}
20003a38:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20003a3c:	bf3c      	itt	cc
20003a3e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20003a42:	bd30      	popcc	{r4, r5, pc}
20003a44:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003a48:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20003a4c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003a50:	f04f 0000 	mov.w	r0, #0
20003a54:	bd30      	pop	{r4, r5, pc}
20003a56:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20003a5a:	bf1a      	itte	ne
20003a5c:	4619      	movne	r1, r3
20003a5e:	4610      	movne	r0, r2
20003a60:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20003a64:	bf1c      	itt	ne
20003a66:	460b      	movne	r3, r1
20003a68:	4602      	movne	r2, r0
20003a6a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20003a6e:	bf06      	itte	eq
20003a70:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20003a74:	ea91 0f03 	teqeq	r1, r3
20003a78:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20003a7c:	bd30      	pop	{r4, r5, pc}
20003a7e:	bf00      	nop

20003a80 <__aeabi_ui2d>:
20003a80:	f090 0f00 	teq	r0, #0
20003a84:	bf04      	itt	eq
20003a86:	2100      	moveq	r1, #0
20003a88:	4770      	bxeq	lr
20003a8a:	b530      	push	{r4, r5, lr}
20003a8c:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003a90:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003a94:	f04f 0500 	mov.w	r5, #0
20003a98:	f04f 0100 	mov.w	r1, #0
20003a9c:	e750      	b.n	20003940 <__adddf3+0x138>
20003a9e:	bf00      	nop

20003aa0 <__aeabi_i2d>:
20003aa0:	f090 0f00 	teq	r0, #0
20003aa4:	bf04      	itt	eq
20003aa6:	2100      	moveq	r1, #0
20003aa8:	4770      	bxeq	lr
20003aaa:	b530      	push	{r4, r5, lr}
20003aac:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003ab0:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003ab4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20003ab8:	bf48      	it	mi
20003aba:	4240      	negmi	r0, r0
20003abc:	f04f 0100 	mov.w	r1, #0
20003ac0:	e73e      	b.n	20003940 <__adddf3+0x138>
20003ac2:	bf00      	nop

20003ac4 <__aeabi_f2d>:
20003ac4:	0042      	lsls	r2, r0, #1
20003ac6:	ea4f 01e2 	mov.w	r1, r2, asr #3
20003aca:	ea4f 0131 	mov.w	r1, r1, rrx
20003ace:	ea4f 7002 	mov.w	r0, r2, lsl #28
20003ad2:	bf1f      	itttt	ne
20003ad4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20003ad8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20003adc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20003ae0:	4770      	bxne	lr
20003ae2:	f092 0f00 	teq	r2, #0
20003ae6:	bf14      	ite	ne
20003ae8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20003aec:	4770      	bxeq	lr
20003aee:	b530      	push	{r4, r5, lr}
20003af0:	f44f 7460 	mov.w	r4, #896	; 0x380
20003af4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003af8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20003afc:	e720      	b.n	20003940 <__adddf3+0x138>
20003afe:	bf00      	nop

20003b00 <__aeabi_ul2d>:
20003b00:	ea50 0201 	orrs.w	r2, r0, r1
20003b04:	bf08      	it	eq
20003b06:	4770      	bxeq	lr
20003b08:	b530      	push	{r4, r5, lr}
20003b0a:	f04f 0500 	mov.w	r5, #0
20003b0e:	e00a      	b.n	20003b26 <__aeabi_l2d+0x16>

20003b10 <__aeabi_l2d>:
20003b10:	ea50 0201 	orrs.w	r2, r0, r1
20003b14:	bf08      	it	eq
20003b16:	4770      	bxeq	lr
20003b18:	b530      	push	{r4, r5, lr}
20003b1a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20003b1e:	d502      	bpl.n	20003b26 <__aeabi_l2d+0x16>
20003b20:	4240      	negs	r0, r0
20003b22:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20003b26:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003b2a:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003b2e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20003b32:	f43f aedc 	beq.w	200038ee <__adddf3+0xe6>
20003b36:	f04f 0203 	mov.w	r2, #3
20003b3a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20003b3e:	bf18      	it	ne
20003b40:	3203      	addne	r2, #3
20003b42:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20003b46:	bf18      	it	ne
20003b48:	3203      	addne	r2, #3
20003b4a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20003b4e:	f1c2 0320 	rsb	r3, r2, #32
20003b52:	fa00 fc03 	lsl.w	ip, r0, r3
20003b56:	fa20 f002 	lsr.w	r0, r0, r2
20003b5a:	fa01 fe03 	lsl.w	lr, r1, r3
20003b5e:	ea40 000e 	orr.w	r0, r0, lr
20003b62:	fa21 f102 	lsr.w	r1, r1, r2
20003b66:	4414      	add	r4, r2
20003b68:	e6c1      	b.n	200038ee <__adddf3+0xe6>
20003b6a:	bf00      	nop

20003b6c <__aeabi_dmul>:
20003b6c:	b570      	push	{r4, r5, r6, lr}
20003b6e:	f04f 0cff 	mov.w	ip, #255	; 0xff
20003b72:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20003b76:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20003b7a:	bf1d      	ittte	ne
20003b7c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20003b80:	ea94 0f0c 	teqne	r4, ip
20003b84:	ea95 0f0c 	teqne	r5, ip
20003b88:	f000 f8de 	bleq	20003d48 <__aeabi_dmul+0x1dc>
20003b8c:	442c      	add	r4, r5
20003b8e:	ea81 0603 	eor.w	r6, r1, r3
20003b92:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20003b96:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20003b9a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20003b9e:	bf18      	it	ne
20003ba0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20003ba4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003ba8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20003bac:	d038      	beq.n	20003c20 <__aeabi_dmul+0xb4>
20003bae:	fba0 ce02 	umull	ip, lr, r0, r2
20003bb2:	f04f 0500 	mov.w	r5, #0
20003bb6:	fbe1 e502 	umlal	lr, r5, r1, r2
20003bba:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20003bbe:	fbe0 e503 	umlal	lr, r5, r0, r3
20003bc2:	f04f 0600 	mov.w	r6, #0
20003bc6:	fbe1 5603 	umlal	r5, r6, r1, r3
20003bca:	f09c 0f00 	teq	ip, #0
20003bce:	bf18      	it	ne
20003bd0:	f04e 0e01 	orrne.w	lr, lr, #1
20003bd4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20003bd8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20003bdc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20003be0:	d204      	bcs.n	20003bec <__aeabi_dmul+0x80>
20003be2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20003be6:	416d      	adcs	r5, r5
20003be8:	eb46 0606 	adc.w	r6, r6, r6
20003bec:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20003bf0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20003bf4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20003bf8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20003bfc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20003c00:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20003c04:	bf88      	it	hi
20003c06:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20003c0a:	d81e      	bhi.n	20003c4a <__aeabi_dmul+0xde>
20003c0c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20003c10:	bf08      	it	eq
20003c12:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20003c16:	f150 0000 	adcs.w	r0, r0, #0
20003c1a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003c1e:	bd70      	pop	{r4, r5, r6, pc}
20003c20:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20003c24:	ea46 0101 	orr.w	r1, r6, r1
20003c28:	ea40 0002 	orr.w	r0, r0, r2
20003c2c:	ea81 0103 	eor.w	r1, r1, r3
20003c30:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20003c34:	bfc2      	ittt	gt
20003c36:	ebd4 050c 	rsbsgt	r5, r4, ip
20003c3a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003c3e:	bd70      	popgt	{r4, r5, r6, pc}
20003c40:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003c44:	f04f 0e00 	mov.w	lr, #0
20003c48:	3c01      	subs	r4, #1
20003c4a:	f300 80ab 	bgt.w	20003da4 <__aeabi_dmul+0x238>
20003c4e:	f114 0f36 	cmn.w	r4, #54	; 0x36
20003c52:	bfde      	ittt	le
20003c54:	2000      	movle	r0, #0
20003c56:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20003c5a:	bd70      	pople	{r4, r5, r6, pc}
20003c5c:	f1c4 0400 	rsb	r4, r4, #0
20003c60:	3c20      	subs	r4, #32
20003c62:	da35      	bge.n	20003cd0 <__aeabi_dmul+0x164>
20003c64:	340c      	adds	r4, #12
20003c66:	dc1b      	bgt.n	20003ca0 <__aeabi_dmul+0x134>
20003c68:	f104 0414 	add.w	r4, r4, #20
20003c6c:	f1c4 0520 	rsb	r5, r4, #32
20003c70:	fa00 f305 	lsl.w	r3, r0, r5
20003c74:	fa20 f004 	lsr.w	r0, r0, r4
20003c78:	fa01 f205 	lsl.w	r2, r1, r5
20003c7c:	ea40 0002 	orr.w	r0, r0, r2
20003c80:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20003c84:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20003c88:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20003c8c:	fa21 f604 	lsr.w	r6, r1, r4
20003c90:	eb42 0106 	adc.w	r1, r2, r6
20003c94:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003c98:	bf08      	it	eq
20003c9a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003c9e:	bd70      	pop	{r4, r5, r6, pc}
20003ca0:	f1c4 040c 	rsb	r4, r4, #12
20003ca4:	f1c4 0520 	rsb	r5, r4, #32
20003ca8:	fa00 f304 	lsl.w	r3, r0, r4
20003cac:	fa20 f005 	lsr.w	r0, r0, r5
20003cb0:	fa01 f204 	lsl.w	r2, r1, r4
20003cb4:	ea40 0002 	orr.w	r0, r0, r2
20003cb8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003cbc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20003cc0:	f141 0100 	adc.w	r1, r1, #0
20003cc4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003cc8:	bf08      	it	eq
20003cca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003cce:	bd70      	pop	{r4, r5, r6, pc}
20003cd0:	f1c4 0520 	rsb	r5, r4, #32
20003cd4:	fa00 f205 	lsl.w	r2, r0, r5
20003cd8:	ea4e 0e02 	orr.w	lr, lr, r2
20003cdc:	fa20 f304 	lsr.w	r3, r0, r4
20003ce0:	fa01 f205 	lsl.w	r2, r1, r5
20003ce4:	ea43 0302 	orr.w	r3, r3, r2
20003ce8:	fa21 f004 	lsr.w	r0, r1, r4
20003cec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003cf0:	fa21 f204 	lsr.w	r2, r1, r4
20003cf4:	ea20 0002 	bic.w	r0, r0, r2
20003cf8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20003cfc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20003d00:	bf08      	it	eq
20003d02:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20003d06:	bd70      	pop	{r4, r5, r6, pc}
20003d08:	f094 0f00 	teq	r4, #0
20003d0c:	d10f      	bne.n	20003d2e <__aeabi_dmul+0x1c2>
20003d0e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20003d12:	0040      	lsls	r0, r0, #1
20003d14:	eb41 0101 	adc.w	r1, r1, r1
20003d18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003d1c:	bf08      	it	eq
20003d1e:	3c01      	subeq	r4, #1
20003d20:	d0f7      	beq.n	20003d12 <__aeabi_dmul+0x1a6>
20003d22:	ea41 0106 	orr.w	r1, r1, r6
20003d26:	f095 0f00 	teq	r5, #0
20003d2a:	bf18      	it	ne
20003d2c:	4770      	bxne	lr
20003d2e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20003d32:	0052      	lsls	r2, r2, #1
20003d34:	eb43 0303 	adc.w	r3, r3, r3
20003d38:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20003d3c:	bf08      	it	eq
20003d3e:	3d01      	subeq	r5, #1
20003d40:	d0f7      	beq.n	20003d32 <__aeabi_dmul+0x1c6>
20003d42:	ea43 0306 	orr.w	r3, r3, r6
20003d46:	4770      	bx	lr
20003d48:	ea94 0f0c 	teq	r4, ip
20003d4c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20003d50:	bf18      	it	ne
20003d52:	ea95 0f0c 	teqne	r5, ip
20003d56:	d00c      	beq.n	20003d72 <__aeabi_dmul+0x206>
20003d58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003d5c:	bf18      	it	ne
20003d5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003d62:	d1d1      	bne.n	20003d08 <__aeabi_dmul+0x19c>
20003d64:	ea81 0103 	eor.w	r1, r1, r3
20003d68:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003d6c:	f04f 0000 	mov.w	r0, #0
20003d70:	bd70      	pop	{r4, r5, r6, pc}
20003d72:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003d76:	bf06      	itte	eq
20003d78:	4610      	moveq	r0, r2
20003d7a:	4619      	moveq	r1, r3
20003d7c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003d80:	d019      	beq.n	20003db6 <__aeabi_dmul+0x24a>
20003d82:	ea94 0f0c 	teq	r4, ip
20003d86:	d102      	bne.n	20003d8e <__aeabi_dmul+0x222>
20003d88:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20003d8c:	d113      	bne.n	20003db6 <__aeabi_dmul+0x24a>
20003d8e:	ea95 0f0c 	teq	r5, ip
20003d92:	d105      	bne.n	20003da0 <__aeabi_dmul+0x234>
20003d94:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20003d98:	bf1c      	itt	ne
20003d9a:	4610      	movne	r0, r2
20003d9c:	4619      	movne	r1, r3
20003d9e:	d10a      	bne.n	20003db6 <__aeabi_dmul+0x24a>
20003da0:	ea81 0103 	eor.w	r1, r1, r3
20003da4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20003da8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20003dac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003db0:	f04f 0000 	mov.w	r0, #0
20003db4:	bd70      	pop	{r4, r5, r6, pc}
20003db6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20003dba:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20003dbe:	bd70      	pop	{r4, r5, r6, pc}

20003dc0 <__aeabi_ddiv>:
20003dc0:	b570      	push	{r4, r5, r6, lr}
20003dc2:	f04f 0cff 	mov.w	ip, #255	; 0xff
20003dc6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20003dca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20003dce:	bf1d      	ittte	ne
20003dd0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20003dd4:	ea94 0f0c 	teqne	r4, ip
20003dd8:	ea95 0f0c 	teqne	r5, ip
20003ddc:	f000 f8a7 	bleq	20003f2e <__aeabi_ddiv+0x16e>
20003de0:	eba4 0405 	sub.w	r4, r4, r5
20003de4:	ea81 0e03 	eor.w	lr, r1, r3
20003de8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20003dec:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003df0:	f000 8088 	beq.w	20003f04 <__aeabi_ddiv+0x144>
20003df4:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003df8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20003dfc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20003e00:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20003e04:	ea4f 2202 	mov.w	r2, r2, lsl #8
20003e08:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20003e0c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20003e10:	ea4f 2600 	mov.w	r6, r0, lsl #8
20003e14:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20003e18:	429d      	cmp	r5, r3
20003e1a:	bf08      	it	eq
20003e1c:	4296      	cmpeq	r6, r2
20003e1e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20003e22:	f504 7440 	add.w	r4, r4, #768	; 0x300
20003e26:	d202      	bcs.n	20003e2e <__aeabi_ddiv+0x6e>
20003e28:	085b      	lsrs	r3, r3, #1
20003e2a:	ea4f 0232 	mov.w	r2, r2, rrx
20003e2e:	1ab6      	subs	r6, r6, r2
20003e30:	eb65 0503 	sbc.w	r5, r5, r3
20003e34:	085b      	lsrs	r3, r3, #1
20003e36:	ea4f 0232 	mov.w	r2, r2, rrx
20003e3a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20003e3e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20003e42:	ebb6 0e02 	subs.w	lr, r6, r2
20003e46:	eb75 0e03 	sbcs.w	lr, r5, r3
20003e4a:	bf22      	ittt	cs
20003e4c:	1ab6      	subcs	r6, r6, r2
20003e4e:	4675      	movcs	r5, lr
20003e50:	ea40 000c 	orrcs.w	r0, r0, ip
20003e54:	085b      	lsrs	r3, r3, #1
20003e56:	ea4f 0232 	mov.w	r2, r2, rrx
20003e5a:	ebb6 0e02 	subs.w	lr, r6, r2
20003e5e:	eb75 0e03 	sbcs.w	lr, r5, r3
20003e62:	bf22      	ittt	cs
20003e64:	1ab6      	subcs	r6, r6, r2
20003e66:	4675      	movcs	r5, lr
20003e68:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20003e6c:	085b      	lsrs	r3, r3, #1
20003e6e:	ea4f 0232 	mov.w	r2, r2, rrx
20003e72:	ebb6 0e02 	subs.w	lr, r6, r2
20003e76:	eb75 0e03 	sbcs.w	lr, r5, r3
20003e7a:	bf22      	ittt	cs
20003e7c:	1ab6      	subcs	r6, r6, r2
20003e7e:	4675      	movcs	r5, lr
20003e80:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20003e84:	085b      	lsrs	r3, r3, #1
20003e86:	ea4f 0232 	mov.w	r2, r2, rrx
20003e8a:	ebb6 0e02 	subs.w	lr, r6, r2
20003e8e:	eb75 0e03 	sbcs.w	lr, r5, r3
20003e92:	bf22      	ittt	cs
20003e94:	1ab6      	subcs	r6, r6, r2
20003e96:	4675      	movcs	r5, lr
20003e98:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20003e9c:	ea55 0e06 	orrs.w	lr, r5, r6
20003ea0:	d018      	beq.n	20003ed4 <__aeabi_ddiv+0x114>
20003ea2:	ea4f 1505 	mov.w	r5, r5, lsl #4
20003ea6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20003eaa:	ea4f 1606 	mov.w	r6, r6, lsl #4
20003eae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20003eb2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20003eb6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20003eba:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20003ebe:	d1c0      	bne.n	20003e42 <__aeabi_ddiv+0x82>
20003ec0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003ec4:	d10b      	bne.n	20003ede <__aeabi_ddiv+0x11e>
20003ec6:	ea41 0100 	orr.w	r1, r1, r0
20003eca:	f04f 0000 	mov.w	r0, #0
20003ece:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20003ed2:	e7b6      	b.n	20003e42 <__aeabi_ddiv+0x82>
20003ed4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003ed8:	bf04      	itt	eq
20003eda:	4301      	orreq	r1, r0
20003edc:	2000      	moveq	r0, #0
20003ede:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20003ee2:	bf88      	it	hi
20003ee4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20003ee8:	f63f aeaf 	bhi.w	20003c4a <__aeabi_dmul+0xde>
20003eec:	ebb5 0c03 	subs.w	ip, r5, r3
20003ef0:	bf04      	itt	eq
20003ef2:	ebb6 0c02 	subseq.w	ip, r6, r2
20003ef6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003efa:	f150 0000 	adcs.w	r0, r0, #0
20003efe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003f02:	bd70      	pop	{r4, r5, r6, pc}
20003f04:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20003f08:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20003f0c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20003f10:	bfc2      	ittt	gt
20003f12:	ebd4 050c 	rsbsgt	r5, r4, ip
20003f16:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20003f1a:	bd70      	popgt	{r4, r5, r6, pc}
20003f1c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20003f20:	f04f 0e00 	mov.w	lr, #0
20003f24:	3c01      	subs	r4, #1
20003f26:	e690      	b.n	20003c4a <__aeabi_dmul+0xde>
20003f28:	ea45 0e06 	orr.w	lr, r5, r6
20003f2c:	e68d      	b.n	20003c4a <__aeabi_dmul+0xde>
20003f2e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20003f32:	ea94 0f0c 	teq	r4, ip
20003f36:	bf08      	it	eq
20003f38:	ea95 0f0c 	teqeq	r5, ip
20003f3c:	f43f af3b 	beq.w	20003db6 <__aeabi_dmul+0x24a>
20003f40:	ea94 0f0c 	teq	r4, ip
20003f44:	d10a      	bne.n	20003f5c <__aeabi_ddiv+0x19c>
20003f46:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20003f4a:	f47f af34 	bne.w	20003db6 <__aeabi_dmul+0x24a>
20003f4e:	ea95 0f0c 	teq	r5, ip
20003f52:	f47f af25 	bne.w	20003da0 <__aeabi_dmul+0x234>
20003f56:	4610      	mov	r0, r2
20003f58:	4619      	mov	r1, r3
20003f5a:	e72c      	b.n	20003db6 <__aeabi_dmul+0x24a>
20003f5c:	ea95 0f0c 	teq	r5, ip
20003f60:	d106      	bne.n	20003f70 <__aeabi_ddiv+0x1b0>
20003f62:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20003f66:	f43f aefd 	beq.w	20003d64 <__aeabi_dmul+0x1f8>
20003f6a:	4610      	mov	r0, r2
20003f6c:	4619      	mov	r1, r3
20003f6e:	e722      	b.n	20003db6 <__aeabi_dmul+0x24a>
20003f70:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20003f74:	bf18      	it	ne
20003f76:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20003f7a:	f47f aec5 	bne.w	20003d08 <__aeabi_dmul+0x19c>
20003f7e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20003f82:	f47f af0d 	bne.w	20003da0 <__aeabi_dmul+0x234>
20003f86:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20003f8a:	f47f aeeb 	bne.w	20003d64 <__aeabi_dmul+0x1f8>
20003f8e:	e712      	b.n	20003db6 <__aeabi_dmul+0x24a>

20003f90 <__aeabi_d2uiz>:
20003f90:	004a      	lsls	r2, r1, #1
20003f92:	d211      	bcs.n	20003fb8 <__aeabi_d2uiz+0x28>
20003f94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20003f98:	d211      	bcs.n	20003fbe <__aeabi_d2uiz+0x2e>
20003f9a:	d50d      	bpl.n	20003fb8 <__aeabi_d2uiz+0x28>
20003f9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20003fa0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20003fa4:	d40e      	bmi.n	20003fc4 <__aeabi_d2uiz+0x34>
20003fa6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20003faa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20003fae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20003fb2:	fa23 f002 	lsr.w	r0, r3, r2
20003fb6:	4770      	bx	lr
20003fb8:	f04f 0000 	mov.w	r0, #0
20003fbc:	4770      	bx	lr
20003fbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20003fc2:	d102      	bne.n	20003fca <__aeabi_d2uiz+0x3a>
20003fc4:	f04f 30ff 	mov.w	r0, #4294967295
20003fc8:	4770      	bx	lr
20003fca:	f04f 0000 	mov.w	r0, #0
20003fce:	4770      	bx	lr

20003fd0 <__aeabi_d2f>:
20003fd0:	ea4f 0241 	mov.w	r2, r1, lsl #1
20003fd4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
20003fd8:	bf24      	itt	cs
20003fda:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
20003fde:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
20003fe2:	d90d      	bls.n	20004000 <__aeabi_d2f+0x30>
20003fe4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
20003fe8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
20003fec:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
20003ff0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
20003ff4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
20003ff8:	bf08      	it	eq
20003ffa:	f020 0001 	biceq.w	r0, r0, #1
20003ffe:	4770      	bx	lr
20004000:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
20004004:	d121      	bne.n	2000404a <__aeabi_d2f+0x7a>
20004006:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
2000400a:	bfbc      	itt	lt
2000400c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
20004010:	4770      	bxlt	lr
20004012:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004016:	ea4f 5252 	mov.w	r2, r2, lsr #21
2000401a:	f1c2 0218 	rsb	r2, r2, #24
2000401e:	f1c2 0c20 	rsb	ip, r2, #32
20004022:	fa10 f30c 	lsls.w	r3, r0, ip
20004026:	fa20 f002 	lsr.w	r0, r0, r2
2000402a:	bf18      	it	ne
2000402c:	f040 0001 	orrne.w	r0, r0, #1
20004030:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20004034:	ea4f 23d3 	mov.w	r3, r3, lsr #11
20004038:	fa03 fc0c 	lsl.w	ip, r3, ip
2000403c:	ea40 000c 	orr.w	r0, r0, ip
20004040:	fa23 f302 	lsr.w	r3, r3, r2
20004044:	ea4f 0343 	mov.w	r3, r3, lsl #1
20004048:	e7cc      	b.n	20003fe4 <__aeabi_d2f+0x14>
2000404a:	ea7f 5362 	mvns.w	r3, r2, asr #21
2000404e:	d107      	bne.n	20004060 <__aeabi_d2f+0x90>
20004050:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
20004054:	bf1e      	ittt	ne
20004056:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
2000405a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
2000405e:	4770      	bxne	lr
20004060:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
20004064:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
20004068:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
2000406c:	4770      	bx	lr
2000406e:	bf00      	nop

20004070 <__libc_init_array>:
20004070:	b570      	push	{r4, r5, r6, lr}
20004072:	f24a 26a8 	movw	r6, #41640	; 0xa2a8
20004076:	f24a 25a8 	movw	r5, #41640	; 0xa2a8
2000407a:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000407e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004082:	1b76      	subs	r6, r6, r5
20004084:	10b6      	asrs	r6, r6, #2
20004086:	d006      	beq.n	20004096 <__libc_init_array+0x26>
20004088:	2400      	movs	r4, #0
2000408a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000408e:	3401      	adds	r4, #1
20004090:	4798      	blx	r3
20004092:	42a6      	cmp	r6, r4
20004094:	d8f9      	bhi.n	2000408a <__libc_init_array+0x1a>
20004096:	f24a 25a8 	movw	r5, #41640	; 0xa2a8
2000409a:	f24a 26ac 	movw	r6, #41644	; 0xa2ac
2000409e:	f2c2 0500 	movt	r5, #8192	; 0x2000
200040a2:	f2c2 0600 	movt	r6, #8192	; 0x2000
200040a6:	1b76      	subs	r6, r6, r5
200040a8:	f006 f8f2 	bl	2000a290 <_init>
200040ac:	10b6      	asrs	r6, r6, #2
200040ae:	d006      	beq.n	200040be <__libc_init_array+0x4e>
200040b0:	2400      	movs	r4, #0
200040b2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
200040b6:	3401      	adds	r4, #1
200040b8:	4798      	blx	r3
200040ba:	42a6      	cmp	r6, r4
200040bc:	d8f9      	bhi.n	200040b2 <__libc_init_array+0x42>
200040be:	bd70      	pop	{r4, r5, r6, pc}

200040c0 <free>:
200040c0:	f24a 23dc 	movw	r3, #41692	; 0xa2dc
200040c4:	4601      	mov	r1, r0
200040c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200040ca:	6818      	ldr	r0, [r3, #0]
200040cc:	f003 bbbc 	b.w	20007848 <_free_r>

200040d0 <malloc>:
200040d0:	f24a 23dc 	movw	r3, #41692	; 0xa2dc
200040d4:	4601      	mov	r1, r0
200040d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200040da:	6818      	ldr	r0, [r3, #0]
200040dc:	f000 b800 	b.w	200040e0 <_malloc_r>

200040e0 <_malloc_r>:
200040e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200040e4:	f101 040b 	add.w	r4, r1, #11
200040e8:	2c16      	cmp	r4, #22
200040ea:	b083      	sub	sp, #12
200040ec:	4606      	mov	r6, r0
200040ee:	d82f      	bhi.n	20004150 <_malloc_r+0x70>
200040f0:	2300      	movs	r3, #0
200040f2:	2410      	movs	r4, #16
200040f4:	428c      	cmp	r4, r1
200040f6:	bf2c      	ite	cs
200040f8:	4619      	movcs	r1, r3
200040fa:	f043 0101 	orrcc.w	r1, r3, #1
200040fe:	2900      	cmp	r1, #0
20004100:	d130      	bne.n	20004164 <_malloc_r+0x84>
20004102:	4630      	mov	r0, r6
20004104:	f000 fbf0 	bl	200048e8 <__malloc_lock>
20004108:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
2000410c:	d22e      	bcs.n	2000416c <_malloc_r+0x8c>
2000410e:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20004112:	f24a 35d0 	movw	r5, #41936	; 0xa3d0
20004116:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000411a:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
2000411e:	68d3      	ldr	r3, [r2, #12]
20004120:	4293      	cmp	r3, r2
20004122:	f000 8206 	beq.w	20004532 <_malloc_r+0x452>
20004126:	685a      	ldr	r2, [r3, #4]
20004128:	f103 0508 	add.w	r5, r3, #8
2000412c:	68d9      	ldr	r1, [r3, #12]
2000412e:	4630      	mov	r0, r6
20004130:	f022 0c03 	bic.w	ip, r2, #3
20004134:	689a      	ldr	r2, [r3, #8]
20004136:	4463      	add	r3, ip
20004138:	685c      	ldr	r4, [r3, #4]
2000413a:	608a      	str	r2, [r1, #8]
2000413c:	f044 0401 	orr.w	r4, r4, #1
20004140:	60d1      	str	r1, [r2, #12]
20004142:	605c      	str	r4, [r3, #4]
20004144:	f000 fbd2 	bl	200048ec <__malloc_unlock>
20004148:	4628      	mov	r0, r5
2000414a:	b003      	add	sp, #12
2000414c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004150:	f024 0407 	bic.w	r4, r4, #7
20004154:	0fe3      	lsrs	r3, r4, #31
20004156:	428c      	cmp	r4, r1
20004158:	bf2c      	ite	cs
2000415a:	4619      	movcs	r1, r3
2000415c:	f043 0101 	orrcc.w	r1, r3, #1
20004160:	2900      	cmp	r1, #0
20004162:	d0ce      	beq.n	20004102 <_malloc_r+0x22>
20004164:	230c      	movs	r3, #12
20004166:	2500      	movs	r5, #0
20004168:	6033      	str	r3, [r6, #0]
2000416a:	e7ed      	b.n	20004148 <_malloc_r+0x68>
2000416c:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20004170:	bf04      	itt	eq
20004172:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20004176:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
2000417a:	f040 8090 	bne.w	2000429e <_malloc_r+0x1be>
2000417e:	f24a 35d0 	movw	r5, #41936	; 0xa3d0
20004182:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004186:	1828      	adds	r0, r5, r0
20004188:	68c3      	ldr	r3, [r0, #12]
2000418a:	4298      	cmp	r0, r3
2000418c:	d106      	bne.n	2000419c <_malloc_r+0xbc>
2000418e:	e00d      	b.n	200041ac <_malloc_r+0xcc>
20004190:	2a00      	cmp	r2, #0
20004192:	f280 816f 	bge.w	20004474 <_malloc_r+0x394>
20004196:	68db      	ldr	r3, [r3, #12]
20004198:	4298      	cmp	r0, r3
2000419a:	d007      	beq.n	200041ac <_malloc_r+0xcc>
2000419c:	6859      	ldr	r1, [r3, #4]
2000419e:	f021 0103 	bic.w	r1, r1, #3
200041a2:	1b0a      	subs	r2, r1, r4
200041a4:	2a0f      	cmp	r2, #15
200041a6:	ddf3      	ble.n	20004190 <_malloc_r+0xb0>
200041a8:	f10e 3eff 	add.w	lr, lr, #4294967295
200041ac:	f10e 0e01 	add.w	lr, lr, #1
200041b0:	f24a 37d0 	movw	r7, #41936	; 0xa3d0
200041b4:	f2c2 0700 	movt	r7, #8192	; 0x2000
200041b8:	f107 0108 	add.w	r1, r7, #8
200041bc:	688b      	ldr	r3, [r1, #8]
200041be:	4299      	cmp	r1, r3
200041c0:	bf08      	it	eq
200041c2:	687a      	ldreq	r2, [r7, #4]
200041c4:	d026      	beq.n	20004214 <_malloc_r+0x134>
200041c6:	685a      	ldr	r2, [r3, #4]
200041c8:	f022 0c03 	bic.w	ip, r2, #3
200041cc:	ebc4 020c 	rsb	r2, r4, ip
200041d0:	2a0f      	cmp	r2, #15
200041d2:	f300 8194 	bgt.w	200044fe <_malloc_r+0x41e>
200041d6:	2a00      	cmp	r2, #0
200041d8:	60c9      	str	r1, [r1, #12]
200041da:	6089      	str	r1, [r1, #8]
200041dc:	f280 8099 	bge.w	20004312 <_malloc_r+0x232>
200041e0:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
200041e4:	f080 8165 	bcs.w	200044b2 <_malloc_r+0x3d2>
200041e8:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
200041ec:	f04f 0a01 	mov.w	sl, #1
200041f0:	687a      	ldr	r2, [r7, #4]
200041f2:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
200041f6:	ea4f 0cac 	mov.w	ip, ip, asr #2
200041fa:	fa0a fc0c 	lsl.w	ip, sl, ip
200041fe:	60d8      	str	r0, [r3, #12]
20004200:	f8d0 8008 	ldr.w	r8, [r0, #8]
20004204:	ea4c 0202 	orr.w	r2, ip, r2
20004208:	607a      	str	r2, [r7, #4]
2000420a:	f8c3 8008 	str.w	r8, [r3, #8]
2000420e:	f8c8 300c 	str.w	r3, [r8, #12]
20004212:	6083      	str	r3, [r0, #8]
20004214:	f04f 0c01 	mov.w	ip, #1
20004218:	ea4f 03ae 	mov.w	r3, lr, asr #2
2000421c:	fa0c fc03 	lsl.w	ip, ip, r3
20004220:	4594      	cmp	ip, r2
20004222:	f200 8082 	bhi.w	2000432a <_malloc_r+0x24a>
20004226:	ea12 0f0c 	tst.w	r2, ip
2000422a:	d108      	bne.n	2000423e <_malloc_r+0x15e>
2000422c:	f02e 0e03 	bic.w	lr, lr, #3
20004230:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004234:	f10e 0e04 	add.w	lr, lr, #4
20004238:	ea12 0f0c 	tst.w	r2, ip
2000423c:	d0f8      	beq.n	20004230 <_malloc_r+0x150>
2000423e:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20004242:	46f2      	mov	sl, lr
20004244:	46c8      	mov	r8, r9
20004246:	f8d8 300c 	ldr.w	r3, [r8, #12]
2000424a:	4598      	cmp	r8, r3
2000424c:	d107      	bne.n	2000425e <_malloc_r+0x17e>
2000424e:	e168      	b.n	20004522 <_malloc_r+0x442>
20004250:	2a00      	cmp	r2, #0
20004252:	f280 8178 	bge.w	20004546 <_malloc_r+0x466>
20004256:	68db      	ldr	r3, [r3, #12]
20004258:	4598      	cmp	r8, r3
2000425a:	f000 8162 	beq.w	20004522 <_malloc_r+0x442>
2000425e:	6858      	ldr	r0, [r3, #4]
20004260:	f020 0003 	bic.w	r0, r0, #3
20004264:	1b02      	subs	r2, r0, r4
20004266:	2a0f      	cmp	r2, #15
20004268:	ddf2      	ble.n	20004250 <_malloc_r+0x170>
2000426a:	461d      	mov	r5, r3
2000426c:	191f      	adds	r7, r3, r4
2000426e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20004272:	f044 0e01 	orr.w	lr, r4, #1
20004276:	f855 4f08 	ldr.w	r4, [r5, #8]!
2000427a:	4630      	mov	r0, r6
2000427c:	50ba      	str	r2, [r7, r2]
2000427e:	f042 0201 	orr.w	r2, r2, #1
20004282:	f8c3 e004 	str.w	lr, [r3, #4]
20004286:	f8cc 4008 	str.w	r4, [ip, #8]
2000428a:	f8c4 c00c 	str.w	ip, [r4, #12]
2000428e:	608f      	str	r7, [r1, #8]
20004290:	60cf      	str	r7, [r1, #12]
20004292:	607a      	str	r2, [r7, #4]
20004294:	60b9      	str	r1, [r7, #8]
20004296:	60f9      	str	r1, [r7, #12]
20004298:	f000 fb28 	bl	200048ec <__malloc_unlock>
2000429c:	e754      	b.n	20004148 <_malloc_r+0x68>
2000429e:	f1be 0f04 	cmp.w	lr, #4
200042a2:	bf9e      	ittt	ls
200042a4:	ea4f 1e94 	movls.w	lr, r4, lsr #6
200042a8:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
200042ac:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200042b0:	f67f af65 	bls.w	2000417e <_malloc_r+0x9e>
200042b4:	f1be 0f14 	cmp.w	lr, #20
200042b8:	bf9c      	itt	ls
200042ba:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
200042be:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200042c2:	f67f af5c 	bls.w	2000417e <_malloc_r+0x9e>
200042c6:	f1be 0f54 	cmp.w	lr, #84	; 0x54
200042ca:	bf9e      	ittt	ls
200042cc:	ea4f 3e14 	movls.w	lr, r4, lsr #12
200042d0:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
200042d4:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200042d8:	f67f af51 	bls.w	2000417e <_malloc_r+0x9e>
200042dc:	f5be 7faa 	cmp.w	lr, #340	; 0x154
200042e0:	bf9e      	ittt	ls
200042e2:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
200042e6:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
200042ea:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200042ee:	f67f af46 	bls.w	2000417e <_malloc_r+0x9e>
200042f2:	f240 5354 	movw	r3, #1364	; 0x554
200042f6:	459e      	cmp	lr, r3
200042f8:	bf95      	itete	ls
200042fa:	ea4f 4e94 	movls.w	lr, r4, lsr #18
200042fe:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20004302:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20004306:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
2000430a:	bf98      	it	ls
2000430c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004310:	e735      	b.n	2000417e <_malloc_r+0x9e>
20004312:	eb03 020c 	add.w	r2, r3, ip
20004316:	f103 0508 	add.w	r5, r3, #8
2000431a:	4630      	mov	r0, r6
2000431c:	6853      	ldr	r3, [r2, #4]
2000431e:	f043 0301 	orr.w	r3, r3, #1
20004322:	6053      	str	r3, [r2, #4]
20004324:	f000 fae2 	bl	200048ec <__malloc_unlock>
20004328:	e70e      	b.n	20004148 <_malloc_r+0x68>
2000432a:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000432e:	f8d8 3004 	ldr.w	r3, [r8, #4]
20004332:	f023 0903 	bic.w	r9, r3, #3
20004336:	ebc4 0209 	rsb	r2, r4, r9
2000433a:	454c      	cmp	r4, r9
2000433c:	bf94      	ite	ls
2000433e:	2300      	movls	r3, #0
20004340:	2301      	movhi	r3, #1
20004342:	2a0f      	cmp	r2, #15
20004344:	bfd8      	it	le
20004346:	f043 0301 	orrle.w	r3, r3, #1
2000434a:	2b00      	cmp	r3, #0
2000434c:	f000 80a1 	beq.w	20004492 <_malloc_r+0x3b2>
20004350:	f64a 0b48 	movw	fp, #43080	; 0xa848
20004354:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20004358:	f2c2 0b00 	movt	fp, #8192	; 0x2000
2000435c:	f8db 3000 	ldr.w	r3, [fp]
20004360:	3310      	adds	r3, #16
20004362:	191b      	adds	r3, r3, r4
20004364:	f1b2 3fff 	cmp.w	r2, #4294967295
20004368:	d006      	beq.n	20004378 <_malloc_r+0x298>
2000436a:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
2000436e:	331f      	adds	r3, #31
20004370:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20004374:	f023 031f 	bic.w	r3, r3, #31
20004378:	4619      	mov	r1, r3
2000437a:	4630      	mov	r0, r6
2000437c:	9301      	str	r3, [sp, #4]
2000437e:	f000 fb2d 	bl	200049dc <_sbrk_r>
20004382:	9b01      	ldr	r3, [sp, #4]
20004384:	f1b0 3fff 	cmp.w	r0, #4294967295
20004388:	4682      	mov	sl, r0
2000438a:	f000 80f4 	beq.w	20004576 <_malloc_r+0x496>
2000438e:	eb08 0109 	add.w	r1, r8, r9
20004392:	4281      	cmp	r1, r0
20004394:	f200 80ec 	bhi.w	20004570 <_malloc_r+0x490>
20004398:	f8db 2004 	ldr.w	r2, [fp, #4]
2000439c:	189a      	adds	r2, r3, r2
2000439e:	4551      	cmp	r1, sl
200043a0:	f8cb 2004 	str.w	r2, [fp, #4]
200043a4:	f000 8145 	beq.w	20004632 <_malloc_r+0x552>
200043a8:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
200043ac:	f24a 30d0 	movw	r0, #41936	; 0xa3d0
200043b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200043b4:	f1b5 3fff 	cmp.w	r5, #4294967295
200043b8:	bf08      	it	eq
200043ba:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
200043be:	d003      	beq.n	200043c8 <_malloc_r+0x2e8>
200043c0:	4452      	add	r2, sl
200043c2:	1a51      	subs	r1, r2, r1
200043c4:	f8cb 1004 	str.w	r1, [fp, #4]
200043c8:	f01a 0507 	ands.w	r5, sl, #7
200043cc:	4630      	mov	r0, r6
200043ce:	bf17      	itett	ne
200043d0:	f1c5 0508 	rsbne	r5, r5, #8
200043d4:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
200043d8:	44aa      	addne	sl, r5
200043da:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
200043de:	4453      	add	r3, sl
200043e0:	051b      	lsls	r3, r3, #20
200043e2:	0d1b      	lsrs	r3, r3, #20
200043e4:	1aed      	subs	r5, r5, r3
200043e6:	4629      	mov	r1, r5
200043e8:	f000 faf8 	bl	200049dc <_sbrk_r>
200043ec:	f1b0 3fff 	cmp.w	r0, #4294967295
200043f0:	f000 812c 	beq.w	2000464c <_malloc_r+0x56c>
200043f4:	ebca 0100 	rsb	r1, sl, r0
200043f8:	1949      	adds	r1, r1, r5
200043fa:	f041 0101 	orr.w	r1, r1, #1
200043fe:	f8db 2004 	ldr.w	r2, [fp, #4]
20004402:	f64a 0348 	movw	r3, #43080	; 0xa848
20004406:	f8c7 a008 	str.w	sl, [r7, #8]
2000440a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000440e:	18aa      	adds	r2, r5, r2
20004410:	45b8      	cmp	r8, r7
20004412:	f8cb 2004 	str.w	r2, [fp, #4]
20004416:	f8ca 1004 	str.w	r1, [sl, #4]
2000441a:	d017      	beq.n	2000444c <_malloc_r+0x36c>
2000441c:	f1b9 0f0f 	cmp.w	r9, #15
20004420:	f240 80df 	bls.w	200045e2 <_malloc_r+0x502>
20004424:	f1a9 010c 	sub.w	r1, r9, #12
20004428:	2505      	movs	r5, #5
2000442a:	f021 0107 	bic.w	r1, r1, #7
2000442e:	eb08 0001 	add.w	r0, r8, r1
20004432:	290f      	cmp	r1, #15
20004434:	6085      	str	r5, [r0, #8]
20004436:	6045      	str	r5, [r0, #4]
20004438:	f8d8 0004 	ldr.w	r0, [r8, #4]
2000443c:	f000 0001 	and.w	r0, r0, #1
20004440:	ea41 0000 	orr.w	r0, r1, r0
20004444:	f8c8 0004 	str.w	r0, [r8, #4]
20004448:	f200 80ac 	bhi.w	200045a4 <_malloc_r+0x4c4>
2000444c:	46d0      	mov	r8, sl
2000444e:	f64a 0348 	movw	r3, #43080	; 0xa848
20004452:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20004456:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000445a:	428a      	cmp	r2, r1
2000445c:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20004460:	bf88      	it	hi
20004462:	62da      	strhi	r2, [r3, #44]	; 0x2c
20004464:	f64a 0348 	movw	r3, #43080	; 0xa848
20004468:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000446c:	428a      	cmp	r2, r1
2000446e:	bf88      	it	hi
20004470:	631a      	strhi	r2, [r3, #48]	; 0x30
20004472:	e082      	b.n	2000457a <_malloc_r+0x49a>
20004474:	185c      	adds	r4, r3, r1
20004476:	689a      	ldr	r2, [r3, #8]
20004478:	68d9      	ldr	r1, [r3, #12]
2000447a:	4630      	mov	r0, r6
2000447c:	6866      	ldr	r6, [r4, #4]
2000447e:	f103 0508 	add.w	r5, r3, #8
20004482:	608a      	str	r2, [r1, #8]
20004484:	f046 0301 	orr.w	r3, r6, #1
20004488:	60d1      	str	r1, [r2, #12]
2000448a:	6063      	str	r3, [r4, #4]
2000448c:	f000 fa2e 	bl	200048ec <__malloc_unlock>
20004490:	e65a      	b.n	20004148 <_malloc_r+0x68>
20004492:	eb08 0304 	add.w	r3, r8, r4
20004496:	f042 0201 	orr.w	r2, r2, #1
2000449a:	f044 0401 	orr.w	r4, r4, #1
2000449e:	4630      	mov	r0, r6
200044a0:	f8c8 4004 	str.w	r4, [r8, #4]
200044a4:	f108 0508 	add.w	r5, r8, #8
200044a8:	605a      	str	r2, [r3, #4]
200044aa:	60bb      	str	r3, [r7, #8]
200044ac:	f000 fa1e 	bl	200048ec <__malloc_unlock>
200044b0:	e64a      	b.n	20004148 <_malloc_r+0x68>
200044b2:	ea4f 225c 	mov.w	r2, ip, lsr #9
200044b6:	2a04      	cmp	r2, #4
200044b8:	d954      	bls.n	20004564 <_malloc_r+0x484>
200044ba:	2a14      	cmp	r2, #20
200044bc:	f200 8089 	bhi.w	200045d2 <_malloc_r+0x4f2>
200044c0:	325b      	adds	r2, #91	; 0x5b
200044c2:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200044c6:	44a8      	add	r8, r5
200044c8:	f24a 37d0 	movw	r7, #41936	; 0xa3d0
200044cc:	f2c2 0700 	movt	r7, #8192	; 0x2000
200044d0:	f8d8 0008 	ldr.w	r0, [r8, #8]
200044d4:	4540      	cmp	r0, r8
200044d6:	d103      	bne.n	200044e0 <_malloc_r+0x400>
200044d8:	e06f      	b.n	200045ba <_malloc_r+0x4da>
200044da:	6880      	ldr	r0, [r0, #8]
200044dc:	4580      	cmp	r8, r0
200044de:	d004      	beq.n	200044ea <_malloc_r+0x40a>
200044e0:	6842      	ldr	r2, [r0, #4]
200044e2:	f022 0203 	bic.w	r2, r2, #3
200044e6:	4594      	cmp	ip, r2
200044e8:	d3f7      	bcc.n	200044da <_malloc_r+0x3fa>
200044ea:	f8d0 c00c 	ldr.w	ip, [r0, #12]
200044ee:	f8c3 c00c 	str.w	ip, [r3, #12]
200044f2:	6098      	str	r0, [r3, #8]
200044f4:	687a      	ldr	r2, [r7, #4]
200044f6:	60c3      	str	r3, [r0, #12]
200044f8:	f8cc 3008 	str.w	r3, [ip, #8]
200044fc:	e68a      	b.n	20004214 <_malloc_r+0x134>
200044fe:	191f      	adds	r7, r3, r4
20004500:	4630      	mov	r0, r6
20004502:	f044 0401 	orr.w	r4, r4, #1
20004506:	60cf      	str	r7, [r1, #12]
20004508:	605c      	str	r4, [r3, #4]
2000450a:	f103 0508 	add.w	r5, r3, #8
2000450e:	50ba      	str	r2, [r7, r2]
20004510:	f042 0201 	orr.w	r2, r2, #1
20004514:	608f      	str	r7, [r1, #8]
20004516:	607a      	str	r2, [r7, #4]
20004518:	60b9      	str	r1, [r7, #8]
2000451a:	60f9      	str	r1, [r7, #12]
2000451c:	f000 f9e6 	bl	200048ec <__malloc_unlock>
20004520:	e612      	b.n	20004148 <_malloc_r+0x68>
20004522:	f10a 0a01 	add.w	sl, sl, #1
20004526:	f01a 0f03 	tst.w	sl, #3
2000452a:	d05f      	beq.n	200045ec <_malloc_r+0x50c>
2000452c:	f103 0808 	add.w	r8, r3, #8
20004530:	e689      	b.n	20004246 <_malloc_r+0x166>
20004532:	f103 0208 	add.w	r2, r3, #8
20004536:	68d3      	ldr	r3, [r2, #12]
20004538:	429a      	cmp	r2, r3
2000453a:	bf08      	it	eq
2000453c:	f10e 0e02 	addeq.w	lr, lr, #2
20004540:	f43f ae36 	beq.w	200041b0 <_malloc_r+0xd0>
20004544:	e5ef      	b.n	20004126 <_malloc_r+0x46>
20004546:	461d      	mov	r5, r3
20004548:	1819      	adds	r1, r3, r0
2000454a:	68da      	ldr	r2, [r3, #12]
2000454c:	4630      	mov	r0, r6
2000454e:	f855 3f08 	ldr.w	r3, [r5, #8]!
20004552:	684c      	ldr	r4, [r1, #4]
20004554:	6093      	str	r3, [r2, #8]
20004556:	f044 0401 	orr.w	r4, r4, #1
2000455a:	60da      	str	r2, [r3, #12]
2000455c:	604c      	str	r4, [r1, #4]
2000455e:	f000 f9c5 	bl	200048ec <__malloc_unlock>
20004562:	e5f1      	b.n	20004148 <_malloc_r+0x68>
20004564:	ea4f 129c 	mov.w	r2, ip, lsr #6
20004568:	3238      	adds	r2, #56	; 0x38
2000456a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000456e:	e7aa      	b.n	200044c6 <_malloc_r+0x3e6>
20004570:	45b8      	cmp	r8, r7
20004572:	f43f af11 	beq.w	20004398 <_malloc_r+0x2b8>
20004576:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000457a:	f8d8 2004 	ldr.w	r2, [r8, #4]
2000457e:	f022 0203 	bic.w	r2, r2, #3
20004582:	4294      	cmp	r4, r2
20004584:	bf94      	ite	ls
20004586:	2300      	movls	r3, #0
20004588:	2301      	movhi	r3, #1
2000458a:	1b12      	subs	r2, r2, r4
2000458c:	2a0f      	cmp	r2, #15
2000458e:	bfd8      	it	le
20004590:	f043 0301 	orrle.w	r3, r3, #1
20004594:	2b00      	cmp	r3, #0
20004596:	f43f af7c 	beq.w	20004492 <_malloc_r+0x3b2>
2000459a:	4630      	mov	r0, r6
2000459c:	2500      	movs	r5, #0
2000459e:	f000 f9a5 	bl	200048ec <__malloc_unlock>
200045a2:	e5d1      	b.n	20004148 <_malloc_r+0x68>
200045a4:	f108 0108 	add.w	r1, r8, #8
200045a8:	4630      	mov	r0, r6
200045aa:	9301      	str	r3, [sp, #4]
200045ac:	f003 f94c 	bl	20007848 <_free_r>
200045b0:	9b01      	ldr	r3, [sp, #4]
200045b2:	f8d7 8008 	ldr.w	r8, [r7, #8]
200045b6:	685a      	ldr	r2, [r3, #4]
200045b8:	e749      	b.n	2000444e <_malloc_r+0x36e>
200045ba:	f04f 0a01 	mov.w	sl, #1
200045be:	f8d7 8004 	ldr.w	r8, [r7, #4]
200045c2:	1092      	asrs	r2, r2, #2
200045c4:	4684      	mov	ip, r0
200045c6:	fa0a f202 	lsl.w	r2, sl, r2
200045ca:	ea48 0202 	orr.w	r2, r8, r2
200045ce:	607a      	str	r2, [r7, #4]
200045d0:	e78d      	b.n	200044ee <_malloc_r+0x40e>
200045d2:	2a54      	cmp	r2, #84	; 0x54
200045d4:	d824      	bhi.n	20004620 <_malloc_r+0x540>
200045d6:	ea4f 321c 	mov.w	r2, ip, lsr #12
200045da:	326e      	adds	r2, #110	; 0x6e
200045dc:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200045e0:	e771      	b.n	200044c6 <_malloc_r+0x3e6>
200045e2:	2301      	movs	r3, #1
200045e4:	46d0      	mov	r8, sl
200045e6:	f8ca 3004 	str.w	r3, [sl, #4]
200045ea:	e7c6      	b.n	2000457a <_malloc_r+0x49a>
200045ec:	464a      	mov	r2, r9
200045ee:	f01e 0f03 	tst.w	lr, #3
200045f2:	4613      	mov	r3, r2
200045f4:	f10e 3eff 	add.w	lr, lr, #4294967295
200045f8:	d033      	beq.n	20004662 <_malloc_r+0x582>
200045fa:	f853 2908 	ldr.w	r2, [r3], #-8
200045fe:	429a      	cmp	r2, r3
20004600:	d0f5      	beq.n	200045ee <_malloc_r+0x50e>
20004602:	687b      	ldr	r3, [r7, #4]
20004604:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004608:	459c      	cmp	ip, r3
2000460a:	f63f ae8e 	bhi.w	2000432a <_malloc_r+0x24a>
2000460e:	f1bc 0f00 	cmp.w	ip, #0
20004612:	f43f ae8a 	beq.w	2000432a <_malloc_r+0x24a>
20004616:	ea1c 0f03 	tst.w	ip, r3
2000461a:	d027      	beq.n	2000466c <_malloc_r+0x58c>
2000461c:	46d6      	mov	lr, sl
2000461e:	e60e      	b.n	2000423e <_malloc_r+0x15e>
20004620:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20004624:	d815      	bhi.n	20004652 <_malloc_r+0x572>
20004626:	ea4f 32dc 	mov.w	r2, ip, lsr #15
2000462a:	3277      	adds	r2, #119	; 0x77
2000462c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004630:	e749      	b.n	200044c6 <_malloc_r+0x3e6>
20004632:	0508      	lsls	r0, r1, #20
20004634:	0d00      	lsrs	r0, r0, #20
20004636:	2800      	cmp	r0, #0
20004638:	f47f aeb6 	bne.w	200043a8 <_malloc_r+0x2c8>
2000463c:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004640:	444b      	add	r3, r9
20004642:	f043 0301 	orr.w	r3, r3, #1
20004646:	f8c8 3004 	str.w	r3, [r8, #4]
2000464a:	e700      	b.n	2000444e <_malloc_r+0x36e>
2000464c:	2101      	movs	r1, #1
2000464e:	2500      	movs	r5, #0
20004650:	e6d5      	b.n	200043fe <_malloc_r+0x31e>
20004652:	f240 5054 	movw	r0, #1364	; 0x554
20004656:	4282      	cmp	r2, r0
20004658:	d90d      	bls.n	20004676 <_malloc_r+0x596>
2000465a:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
2000465e:	227e      	movs	r2, #126	; 0x7e
20004660:	e731      	b.n	200044c6 <_malloc_r+0x3e6>
20004662:	687b      	ldr	r3, [r7, #4]
20004664:	ea23 030c 	bic.w	r3, r3, ip
20004668:	607b      	str	r3, [r7, #4]
2000466a:	e7cb      	b.n	20004604 <_malloc_r+0x524>
2000466c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004670:	f10a 0a04 	add.w	sl, sl, #4
20004674:	e7cf      	b.n	20004616 <_malloc_r+0x536>
20004676:	ea4f 429c 	mov.w	r2, ip, lsr #18
2000467a:	327c      	adds	r2, #124	; 0x7c
2000467c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004680:	e721      	b.n	200044c6 <_malloc_r+0x3e6>
20004682:	bf00      	nop

20004684 <memcpy>:
20004684:	2a03      	cmp	r2, #3
20004686:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000468a:	d80b      	bhi.n	200046a4 <memcpy+0x20>
2000468c:	b13a      	cbz	r2, 2000469e <memcpy+0x1a>
2000468e:	2300      	movs	r3, #0
20004690:	f811 c003 	ldrb.w	ip, [r1, r3]
20004694:	f800 c003 	strb.w	ip, [r0, r3]
20004698:	3301      	adds	r3, #1
2000469a:	4293      	cmp	r3, r2
2000469c:	d1f8      	bne.n	20004690 <memcpy+0xc>
2000469e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
200046a2:	4770      	bx	lr
200046a4:	1882      	adds	r2, r0, r2
200046a6:	460c      	mov	r4, r1
200046a8:	4603      	mov	r3, r0
200046aa:	e003      	b.n	200046b4 <memcpy+0x30>
200046ac:	f814 1c01 	ldrb.w	r1, [r4, #-1]
200046b0:	f803 1c01 	strb.w	r1, [r3, #-1]
200046b4:	f003 0603 	and.w	r6, r3, #3
200046b8:	4619      	mov	r1, r3
200046ba:	46a4      	mov	ip, r4
200046bc:	3301      	adds	r3, #1
200046be:	3401      	adds	r4, #1
200046c0:	2e00      	cmp	r6, #0
200046c2:	d1f3      	bne.n	200046ac <memcpy+0x28>
200046c4:	f01c 0403 	ands.w	r4, ip, #3
200046c8:	4663      	mov	r3, ip
200046ca:	bf08      	it	eq
200046cc:	ebc1 0c02 	rsbeq	ip, r1, r2
200046d0:	d068      	beq.n	200047a4 <memcpy+0x120>
200046d2:	4265      	negs	r5, r4
200046d4:	f1c4 0a04 	rsb	sl, r4, #4
200046d8:	eb0c 0705 	add.w	r7, ip, r5
200046dc:	4633      	mov	r3, r6
200046de:	ea4f 0aca 	mov.w	sl, sl, lsl #3
200046e2:	f85c 6005 	ldr.w	r6, [ip, r5]
200046e6:	ea4f 08c4 	mov.w	r8, r4, lsl #3
200046ea:	1a55      	subs	r5, r2, r1
200046ec:	e008      	b.n	20004700 <memcpy+0x7c>
200046ee:	f857 4f04 	ldr.w	r4, [r7, #4]!
200046f2:	4626      	mov	r6, r4
200046f4:	fa04 f40a 	lsl.w	r4, r4, sl
200046f8:	ea49 0404 	orr.w	r4, r9, r4
200046fc:	50cc      	str	r4, [r1, r3]
200046fe:	3304      	adds	r3, #4
20004700:	185c      	adds	r4, r3, r1
20004702:	2d03      	cmp	r5, #3
20004704:	fa26 f908 	lsr.w	r9, r6, r8
20004708:	f1a5 0504 	sub.w	r5, r5, #4
2000470c:	eb0c 0603 	add.w	r6, ip, r3
20004710:	dced      	bgt.n	200046ee <memcpy+0x6a>
20004712:	2300      	movs	r3, #0
20004714:	e002      	b.n	2000471c <memcpy+0x98>
20004716:	5cf1      	ldrb	r1, [r6, r3]
20004718:	54e1      	strb	r1, [r4, r3]
2000471a:	3301      	adds	r3, #1
2000471c:	1919      	adds	r1, r3, r4
2000471e:	4291      	cmp	r1, r2
20004720:	d3f9      	bcc.n	20004716 <memcpy+0x92>
20004722:	e7bc      	b.n	2000469e <memcpy+0x1a>
20004724:	f853 4c40 	ldr.w	r4, [r3, #-64]
20004728:	f841 4c40 	str.w	r4, [r1, #-64]
2000472c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20004730:	f841 4c3c 	str.w	r4, [r1, #-60]
20004734:	f853 4c38 	ldr.w	r4, [r3, #-56]
20004738:	f841 4c38 	str.w	r4, [r1, #-56]
2000473c:	f853 4c34 	ldr.w	r4, [r3, #-52]
20004740:	f841 4c34 	str.w	r4, [r1, #-52]
20004744:	f853 4c30 	ldr.w	r4, [r3, #-48]
20004748:	f841 4c30 	str.w	r4, [r1, #-48]
2000474c:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20004750:	f841 4c2c 	str.w	r4, [r1, #-44]
20004754:	f853 4c28 	ldr.w	r4, [r3, #-40]
20004758:	f841 4c28 	str.w	r4, [r1, #-40]
2000475c:	f853 4c24 	ldr.w	r4, [r3, #-36]
20004760:	f841 4c24 	str.w	r4, [r1, #-36]
20004764:	f853 4c20 	ldr.w	r4, [r3, #-32]
20004768:	f841 4c20 	str.w	r4, [r1, #-32]
2000476c:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20004770:	f841 4c1c 	str.w	r4, [r1, #-28]
20004774:	f853 4c18 	ldr.w	r4, [r3, #-24]
20004778:	f841 4c18 	str.w	r4, [r1, #-24]
2000477c:	f853 4c14 	ldr.w	r4, [r3, #-20]
20004780:	f841 4c14 	str.w	r4, [r1, #-20]
20004784:	f853 4c10 	ldr.w	r4, [r3, #-16]
20004788:	f841 4c10 	str.w	r4, [r1, #-16]
2000478c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20004790:	f841 4c0c 	str.w	r4, [r1, #-12]
20004794:	f853 4c08 	ldr.w	r4, [r3, #-8]
20004798:	f841 4c08 	str.w	r4, [r1, #-8]
2000479c:	f853 4c04 	ldr.w	r4, [r3, #-4]
200047a0:	f841 4c04 	str.w	r4, [r1, #-4]
200047a4:	461c      	mov	r4, r3
200047a6:	460d      	mov	r5, r1
200047a8:	3340      	adds	r3, #64	; 0x40
200047aa:	3140      	adds	r1, #64	; 0x40
200047ac:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
200047b0:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
200047b4:	dcb6      	bgt.n	20004724 <memcpy+0xa0>
200047b6:	4621      	mov	r1, r4
200047b8:	462b      	mov	r3, r5
200047ba:	1b54      	subs	r4, r2, r5
200047bc:	e00f      	b.n	200047de <memcpy+0x15a>
200047be:	f851 5c10 	ldr.w	r5, [r1, #-16]
200047c2:	f843 5c10 	str.w	r5, [r3, #-16]
200047c6:	f851 5c0c 	ldr.w	r5, [r1, #-12]
200047ca:	f843 5c0c 	str.w	r5, [r3, #-12]
200047ce:	f851 5c08 	ldr.w	r5, [r1, #-8]
200047d2:	f843 5c08 	str.w	r5, [r3, #-8]
200047d6:	f851 5c04 	ldr.w	r5, [r1, #-4]
200047da:	f843 5c04 	str.w	r5, [r3, #-4]
200047de:	2c0f      	cmp	r4, #15
200047e0:	460d      	mov	r5, r1
200047e2:	469c      	mov	ip, r3
200047e4:	f101 0110 	add.w	r1, r1, #16
200047e8:	f103 0310 	add.w	r3, r3, #16
200047ec:	f1a4 0410 	sub.w	r4, r4, #16
200047f0:	dce5      	bgt.n	200047be <memcpy+0x13a>
200047f2:	ebcc 0102 	rsb	r1, ip, r2
200047f6:	2300      	movs	r3, #0
200047f8:	e003      	b.n	20004802 <memcpy+0x17e>
200047fa:	58ec      	ldr	r4, [r5, r3]
200047fc:	f84c 4003 	str.w	r4, [ip, r3]
20004800:	3304      	adds	r3, #4
20004802:	195e      	adds	r6, r3, r5
20004804:	2903      	cmp	r1, #3
20004806:	eb03 040c 	add.w	r4, r3, ip
2000480a:	f1a1 0104 	sub.w	r1, r1, #4
2000480e:	dcf4      	bgt.n	200047fa <memcpy+0x176>
20004810:	e77f      	b.n	20004712 <memcpy+0x8e>
20004812:	bf00      	nop

20004814 <memset>:
20004814:	2a03      	cmp	r2, #3
20004816:	b2c9      	uxtb	r1, r1
20004818:	b430      	push	{r4, r5}
2000481a:	d807      	bhi.n	2000482c <memset+0x18>
2000481c:	b122      	cbz	r2, 20004828 <memset+0x14>
2000481e:	2300      	movs	r3, #0
20004820:	54c1      	strb	r1, [r0, r3]
20004822:	3301      	adds	r3, #1
20004824:	4293      	cmp	r3, r2
20004826:	d1fb      	bne.n	20004820 <memset+0xc>
20004828:	bc30      	pop	{r4, r5}
2000482a:	4770      	bx	lr
2000482c:	eb00 0c02 	add.w	ip, r0, r2
20004830:	4603      	mov	r3, r0
20004832:	e001      	b.n	20004838 <memset+0x24>
20004834:	f803 1c01 	strb.w	r1, [r3, #-1]
20004838:	f003 0403 	and.w	r4, r3, #3
2000483c:	461a      	mov	r2, r3
2000483e:	3301      	adds	r3, #1
20004840:	2c00      	cmp	r4, #0
20004842:	d1f7      	bne.n	20004834 <memset+0x20>
20004844:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20004848:	ebc2 040c 	rsb	r4, r2, ip
2000484c:	fb03 f301 	mul.w	r3, r3, r1
20004850:	e01f      	b.n	20004892 <memset+0x7e>
20004852:	f842 3c40 	str.w	r3, [r2, #-64]
20004856:	f842 3c3c 	str.w	r3, [r2, #-60]
2000485a:	f842 3c38 	str.w	r3, [r2, #-56]
2000485e:	f842 3c34 	str.w	r3, [r2, #-52]
20004862:	f842 3c30 	str.w	r3, [r2, #-48]
20004866:	f842 3c2c 	str.w	r3, [r2, #-44]
2000486a:	f842 3c28 	str.w	r3, [r2, #-40]
2000486e:	f842 3c24 	str.w	r3, [r2, #-36]
20004872:	f842 3c20 	str.w	r3, [r2, #-32]
20004876:	f842 3c1c 	str.w	r3, [r2, #-28]
2000487a:	f842 3c18 	str.w	r3, [r2, #-24]
2000487e:	f842 3c14 	str.w	r3, [r2, #-20]
20004882:	f842 3c10 	str.w	r3, [r2, #-16]
20004886:	f842 3c0c 	str.w	r3, [r2, #-12]
2000488a:	f842 3c08 	str.w	r3, [r2, #-8]
2000488e:	f842 3c04 	str.w	r3, [r2, #-4]
20004892:	4615      	mov	r5, r2
20004894:	3240      	adds	r2, #64	; 0x40
20004896:	2c3f      	cmp	r4, #63	; 0x3f
20004898:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
2000489c:	dcd9      	bgt.n	20004852 <memset+0x3e>
2000489e:	462a      	mov	r2, r5
200048a0:	ebc5 040c 	rsb	r4, r5, ip
200048a4:	e007      	b.n	200048b6 <memset+0xa2>
200048a6:	f842 3c10 	str.w	r3, [r2, #-16]
200048aa:	f842 3c0c 	str.w	r3, [r2, #-12]
200048ae:	f842 3c08 	str.w	r3, [r2, #-8]
200048b2:	f842 3c04 	str.w	r3, [r2, #-4]
200048b6:	4615      	mov	r5, r2
200048b8:	3210      	adds	r2, #16
200048ba:	2c0f      	cmp	r4, #15
200048bc:	f1a4 0410 	sub.w	r4, r4, #16
200048c0:	dcf1      	bgt.n	200048a6 <memset+0x92>
200048c2:	462a      	mov	r2, r5
200048c4:	ebc5 050c 	rsb	r5, r5, ip
200048c8:	e001      	b.n	200048ce <memset+0xba>
200048ca:	f842 3c04 	str.w	r3, [r2, #-4]
200048ce:	4614      	mov	r4, r2
200048d0:	3204      	adds	r2, #4
200048d2:	2d03      	cmp	r5, #3
200048d4:	f1a5 0504 	sub.w	r5, r5, #4
200048d8:	dcf7      	bgt.n	200048ca <memset+0xb6>
200048da:	e001      	b.n	200048e0 <memset+0xcc>
200048dc:	f804 1b01 	strb.w	r1, [r4], #1
200048e0:	4564      	cmp	r4, ip
200048e2:	d3fb      	bcc.n	200048dc <memset+0xc8>
200048e4:	e7a0      	b.n	20004828 <memset+0x14>
200048e6:	bf00      	nop

200048e8 <__malloc_lock>:
200048e8:	4770      	bx	lr
200048ea:	bf00      	nop

200048ec <__malloc_unlock>:
200048ec:	4770      	bx	lr
200048ee:	bf00      	nop

200048f0 <printf>:
200048f0:	b40f      	push	{r0, r1, r2, r3}
200048f2:	f24a 23dc 	movw	r3, #41692	; 0xa2dc
200048f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200048fa:	b510      	push	{r4, lr}
200048fc:	681c      	ldr	r4, [r3, #0]
200048fe:	b082      	sub	sp, #8
20004900:	b124      	cbz	r4, 2000490c <printf+0x1c>
20004902:	69a3      	ldr	r3, [r4, #24]
20004904:	b913      	cbnz	r3, 2000490c <printf+0x1c>
20004906:	4620      	mov	r0, r4
20004908:	f002 ff1a 	bl	20007740 <__sinit>
2000490c:	4620      	mov	r0, r4
2000490e:	ac05      	add	r4, sp, #20
20004910:	9a04      	ldr	r2, [sp, #16]
20004912:	4623      	mov	r3, r4
20004914:	6881      	ldr	r1, [r0, #8]
20004916:	9401      	str	r4, [sp, #4]
20004918:	f000 f8b2 	bl	20004a80 <_vfprintf_r>
2000491c:	b002      	add	sp, #8
2000491e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004922:	b004      	add	sp, #16
20004924:	4770      	bx	lr
20004926:	bf00      	nop

20004928 <_printf_r>:
20004928:	b40e      	push	{r1, r2, r3}
2000492a:	b510      	push	{r4, lr}
2000492c:	4604      	mov	r4, r0
2000492e:	b083      	sub	sp, #12
20004930:	b118      	cbz	r0, 2000493a <_printf_r+0x12>
20004932:	6983      	ldr	r3, [r0, #24]
20004934:	b90b      	cbnz	r3, 2000493a <_printf_r+0x12>
20004936:	f002 ff03 	bl	20007740 <__sinit>
2000493a:	4620      	mov	r0, r4
2000493c:	ac06      	add	r4, sp, #24
2000493e:	9a05      	ldr	r2, [sp, #20]
20004940:	4623      	mov	r3, r4
20004942:	6881      	ldr	r1, [r0, #8]
20004944:	9401      	str	r4, [sp, #4]
20004946:	f000 f89b 	bl	20004a80 <_vfprintf_r>
2000494a:	b003      	add	sp, #12
2000494c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20004950:	b003      	add	sp, #12
20004952:	4770      	bx	lr

20004954 <_puts_r>:
20004954:	b530      	push	{r4, r5, lr}
20004956:	4604      	mov	r4, r0
20004958:	b089      	sub	sp, #36	; 0x24
2000495a:	4608      	mov	r0, r1
2000495c:	460d      	mov	r5, r1
2000495e:	f000 f851 	bl	20004a04 <strlen>
20004962:	f24a 034c 	movw	r3, #41036	; 0xa04c
20004966:	9501      	str	r5, [sp, #4]
20004968:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000496c:	9303      	str	r3, [sp, #12]
2000496e:	9002      	str	r0, [sp, #8]
20004970:	1c43      	adds	r3, r0, #1
20004972:	9307      	str	r3, [sp, #28]
20004974:	2301      	movs	r3, #1
20004976:	9304      	str	r3, [sp, #16]
20004978:	ab01      	add	r3, sp, #4
2000497a:	9305      	str	r3, [sp, #20]
2000497c:	2302      	movs	r3, #2
2000497e:	9306      	str	r3, [sp, #24]
20004980:	b10c      	cbz	r4, 20004986 <_puts_r+0x32>
20004982:	69a3      	ldr	r3, [r4, #24]
20004984:	b1eb      	cbz	r3, 200049c2 <_puts_r+0x6e>
20004986:	f24a 23dc 	movw	r3, #41692	; 0xa2dc
2000498a:	4620      	mov	r0, r4
2000498c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004990:	681b      	ldr	r3, [r3, #0]
20004992:	689b      	ldr	r3, [r3, #8]
20004994:	899a      	ldrh	r2, [r3, #12]
20004996:	f412 5f00 	tst.w	r2, #8192	; 0x2000
2000499a:	bf01      	itttt	eq
2000499c:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
200049a0:	819a      	strheq	r2, [r3, #12]
200049a2:	6e59      	ldreq	r1, [r3, #100]	; 0x64
200049a4:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
200049a8:	68a1      	ldr	r1, [r4, #8]
200049aa:	bf08      	it	eq
200049ac:	665a      	streq	r2, [r3, #100]	; 0x64
200049ae:	aa05      	add	r2, sp, #20
200049b0:	f003 f82a 	bl	20007a08 <__sfvwrite_r>
200049b4:	2800      	cmp	r0, #0
200049b6:	bf14      	ite	ne
200049b8:	f04f 30ff 	movne.w	r0, #4294967295
200049bc:	200a      	moveq	r0, #10
200049be:	b009      	add	sp, #36	; 0x24
200049c0:	bd30      	pop	{r4, r5, pc}
200049c2:	4620      	mov	r0, r4
200049c4:	f002 febc 	bl	20007740 <__sinit>
200049c8:	e7dd      	b.n	20004986 <_puts_r+0x32>
200049ca:	bf00      	nop

200049cc <puts>:
200049cc:	f24a 23dc 	movw	r3, #41692	; 0xa2dc
200049d0:	4601      	mov	r1, r0
200049d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200049d6:	6818      	ldr	r0, [r3, #0]
200049d8:	e7bc      	b.n	20004954 <_puts_r>
200049da:	bf00      	nop

200049dc <_sbrk_r>:
200049dc:	b538      	push	{r3, r4, r5, lr}
200049de:	f64a 14dc 	movw	r4, #43484	; 0xa9dc
200049e2:	f2c2 0400 	movt	r4, #8192	; 0x2000
200049e6:	4605      	mov	r5, r0
200049e8:	4608      	mov	r0, r1
200049ea:	2300      	movs	r3, #0
200049ec:	6023      	str	r3, [r4, #0]
200049ee:	f7fd f969 	bl	20001cc4 <_sbrk>
200049f2:	f1b0 3fff 	cmp.w	r0, #4294967295
200049f6:	d000      	beq.n	200049fa <_sbrk_r+0x1e>
200049f8:	bd38      	pop	{r3, r4, r5, pc}
200049fa:	6823      	ldr	r3, [r4, #0]
200049fc:	2b00      	cmp	r3, #0
200049fe:	d0fb      	beq.n	200049f8 <_sbrk_r+0x1c>
20004a00:	602b      	str	r3, [r5, #0]
20004a02:	bd38      	pop	{r3, r4, r5, pc}

20004a04 <strlen>:
20004a04:	f020 0103 	bic.w	r1, r0, #3
20004a08:	f010 0003 	ands.w	r0, r0, #3
20004a0c:	f1c0 0000 	rsb	r0, r0, #0
20004a10:	f851 3b04 	ldr.w	r3, [r1], #4
20004a14:	f100 0c04 	add.w	ip, r0, #4
20004a18:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20004a1c:	f06f 0200 	mvn.w	r2, #0
20004a20:	bf1c      	itt	ne
20004a22:	fa22 f20c 	lsrne.w	r2, r2, ip
20004a26:	4313      	orrne	r3, r2
20004a28:	f04f 0c01 	mov.w	ip, #1
20004a2c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20004a30:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20004a34:	eba3 020c 	sub.w	r2, r3, ip
20004a38:	ea22 0203 	bic.w	r2, r2, r3
20004a3c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20004a40:	bf04      	itt	eq
20004a42:	f851 3b04 	ldreq.w	r3, [r1], #4
20004a46:	3004      	addeq	r0, #4
20004a48:	d0f4      	beq.n	20004a34 <strlen+0x30>
20004a4a:	f013 0fff 	tst.w	r3, #255	; 0xff
20004a4e:	bf1f      	itttt	ne
20004a50:	3001      	addne	r0, #1
20004a52:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20004a56:	3001      	addne	r0, #1
20004a58:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20004a5c:	bf18      	it	ne
20004a5e:	3001      	addne	r0, #1
20004a60:	4770      	bx	lr
20004a62:	bf00      	nop

20004a64 <__sprint_r>:
20004a64:	6893      	ldr	r3, [r2, #8]
20004a66:	b510      	push	{r4, lr}
20004a68:	4614      	mov	r4, r2
20004a6a:	b913      	cbnz	r3, 20004a72 <__sprint_r+0xe>
20004a6c:	6053      	str	r3, [r2, #4]
20004a6e:	4618      	mov	r0, r3
20004a70:	bd10      	pop	{r4, pc}
20004a72:	f002 ffc9 	bl	20007a08 <__sfvwrite_r>
20004a76:	2300      	movs	r3, #0
20004a78:	6063      	str	r3, [r4, #4]
20004a7a:	60a3      	str	r3, [r4, #8]
20004a7c:	bd10      	pop	{r4, pc}
20004a7e:	bf00      	nop

20004a80 <_vfprintf_r>:
20004a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004a84:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20004a88:	b083      	sub	sp, #12
20004a8a:	460e      	mov	r6, r1
20004a8c:	4615      	mov	r5, r2
20004a8e:	469a      	mov	sl, r3
20004a90:	4681      	mov	r9, r0
20004a92:	f003 f9a9 	bl	20007de8 <_localeconv_r>
20004a96:	6800      	ldr	r0, [r0, #0]
20004a98:	901d      	str	r0, [sp, #116]	; 0x74
20004a9a:	f1b9 0f00 	cmp.w	r9, #0
20004a9e:	d004      	beq.n	20004aaa <_vfprintf_r+0x2a>
20004aa0:	f8d9 3018 	ldr.w	r3, [r9, #24]
20004aa4:	2b00      	cmp	r3, #0
20004aa6:	f000 815a 	beq.w	20004d5e <_vfprintf_r+0x2de>
20004aaa:	f24a 03c4 	movw	r3, #41156	; 0xa0c4
20004aae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004ab2:	429e      	cmp	r6, r3
20004ab4:	bf08      	it	eq
20004ab6:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20004aba:	d010      	beq.n	20004ade <_vfprintf_r+0x5e>
20004abc:	f24a 03e4 	movw	r3, #41188	; 0xa0e4
20004ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004ac4:	429e      	cmp	r6, r3
20004ac6:	bf08      	it	eq
20004ac8:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20004acc:	d007      	beq.n	20004ade <_vfprintf_r+0x5e>
20004ace:	f24a 1304 	movw	r3, #41220	; 0xa104
20004ad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004ad6:	429e      	cmp	r6, r3
20004ad8:	bf08      	it	eq
20004ada:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20004ade:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20004ae2:	fa1f f38c 	uxth.w	r3, ip
20004ae6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20004aea:	d109      	bne.n	20004b00 <_vfprintf_r+0x80>
20004aec:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20004af0:	6e72      	ldr	r2, [r6, #100]	; 0x64
20004af2:	f8a6 c00c 	strh.w	ip, [r6, #12]
20004af6:	fa1f f38c 	uxth.w	r3, ip
20004afa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20004afe:	6672      	str	r2, [r6, #100]	; 0x64
20004b00:	f013 0f08 	tst.w	r3, #8
20004b04:	f001 8301 	beq.w	2000610a <_vfprintf_r+0x168a>
20004b08:	6932      	ldr	r2, [r6, #16]
20004b0a:	2a00      	cmp	r2, #0
20004b0c:	f001 82fd 	beq.w	2000610a <_vfprintf_r+0x168a>
20004b10:	f003 031a 	and.w	r3, r3, #26
20004b14:	2b0a      	cmp	r3, #10
20004b16:	f000 80e0 	beq.w	20004cda <_vfprintf_r+0x25a>
20004b1a:	2200      	movs	r2, #0
20004b1c:	9212      	str	r2, [sp, #72]	; 0x48
20004b1e:	921a      	str	r2, [sp, #104]	; 0x68
20004b20:	2300      	movs	r3, #0
20004b22:	921c      	str	r2, [sp, #112]	; 0x70
20004b24:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004b28:	9211      	str	r2, [sp, #68]	; 0x44
20004b2a:	3404      	adds	r4, #4
20004b2c:	9219      	str	r2, [sp, #100]	; 0x64
20004b2e:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20004b32:	931b      	str	r3, [sp, #108]	; 0x6c
20004b34:	3204      	adds	r2, #4
20004b36:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20004b3a:	3228      	adds	r2, #40	; 0x28
20004b3c:	3303      	adds	r3, #3
20004b3e:	9218      	str	r2, [sp, #96]	; 0x60
20004b40:	9307      	str	r3, [sp, #28]
20004b42:	2300      	movs	r3, #0
20004b44:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20004b48:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004b4c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004b50:	782b      	ldrb	r3, [r5, #0]
20004b52:	1e1a      	subs	r2, r3, #0
20004b54:	bf18      	it	ne
20004b56:	2201      	movne	r2, #1
20004b58:	2b25      	cmp	r3, #37	; 0x25
20004b5a:	bf0c      	ite	eq
20004b5c:	2200      	moveq	r2, #0
20004b5e:	f002 0201 	andne.w	r2, r2, #1
20004b62:	b332      	cbz	r2, 20004bb2 <_vfprintf_r+0x132>
20004b64:	462f      	mov	r7, r5
20004b66:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20004b6a:	1e1a      	subs	r2, r3, #0
20004b6c:	bf18      	it	ne
20004b6e:	2201      	movne	r2, #1
20004b70:	2b25      	cmp	r3, #37	; 0x25
20004b72:	bf0c      	ite	eq
20004b74:	2200      	moveq	r2, #0
20004b76:	f002 0201 	andne.w	r2, r2, #1
20004b7a:	2a00      	cmp	r2, #0
20004b7c:	d1f3      	bne.n	20004b66 <_vfprintf_r+0xe6>
20004b7e:	ebb7 0805 	subs.w	r8, r7, r5
20004b82:	bf08      	it	eq
20004b84:	463d      	moveq	r5, r7
20004b86:	d014      	beq.n	20004bb2 <_vfprintf_r+0x132>
20004b88:	f8c4 8004 	str.w	r8, [r4, #4]
20004b8c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004b90:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004b94:	3301      	adds	r3, #1
20004b96:	6025      	str	r5, [r4, #0]
20004b98:	2b07      	cmp	r3, #7
20004b9a:	4442      	add	r2, r8
20004b9c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004ba0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004ba4:	dc78      	bgt.n	20004c98 <_vfprintf_r+0x218>
20004ba6:	3408      	adds	r4, #8
20004ba8:	9811      	ldr	r0, [sp, #68]	; 0x44
20004baa:	463d      	mov	r5, r7
20004bac:	4440      	add	r0, r8
20004bae:	9011      	str	r0, [sp, #68]	; 0x44
20004bb0:	783b      	ldrb	r3, [r7, #0]
20004bb2:	2b00      	cmp	r3, #0
20004bb4:	d07c      	beq.n	20004cb0 <_vfprintf_r+0x230>
20004bb6:	1c6b      	adds	r3, r5, #1
20004bb8:	f04f 37ff 	mov.w	r7, #4294967295
20004bbc:	202b      	movs	r0, #43	; 0x2b
20004bbe:	f04f 0c20 	mov.w	ip, #32
20004bc2:	2100      	movs	r1, #0
20004bc4:	f04f 0200 	mov.w	r2, #0
20004bc8:	910f      	str	r1, [sp, #60]	; 0x3c
20004bca:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004bce:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20004bd2:	786a      	ldrb	r2, [r5, #1]
20004bd4:	910a      	str	r1, [sp, #40]	; 0x28
20004bd6:	1c5d      	adds	r5, r3, #1
20004bd8:	f1a2 0320 	sub.w	r3, r2, #32
20004bdc:	2b58      	cmp	r3, #88	; 0x58
20004bde:	f200 8286 	bhi.w	200050ee <_vfprintf_r+0x66e>
20004be2:	e8df f013 	tbh	[pc, r3, lsl #1]
20004be6:	0298      	.short	0x0298
20004be8:	02840284 	.word	0x02840284
20004bec:	028402a4 	.word	0x028402a4
20004bf0:	02840284 	.word	0x02840284
20004bf4:	02840284 	.word	0x02840284
20004bf8:	02ad0284 	.word	0x02ad0284
20004bfc:	028402ba 	.word	0x028402ba
20004c00:	02ca02c1 	.word	0x02ca02c1
20004c04:	02e70284 	.word	0x02e70284
20004c08:	02f002f0 	.word	0x02f002f0
20004c0c:	02f002f0 	.word	0x02f002f0
20004c10:	02f002f0 	.word	0x02f002f0
20004c14:	02f002f0 	.word	0x02f002f0
20004c18:	028402f0 	.word	0x028402f0
20004c1c:	02840284 	.word	0x02840284
20004c20:	02840284 	.word	0x02840284
20004c24:	02840284 	.word	0x02840284
20004c28:	02840284 	.word	0x02840284
20004c2c:	03040284 	.word	0x03040284
20004c30:	02840326 	.word	0x02840326
20004c34:	02840326 	.word	0x02840326
20004c38:	02840284 	.word	0x02840284
20004c3c:	036a0284 	.word	0x036a0284
20004c40:	02840284 	.word	0x02840284
20004c44:	02840481 	.word	0x02840481
20004c48:	02840284 	.word	0x02840284
20004c4c:	02840284 	.word	0x02840284
20004c50:	02840414 	.word	0x02840414
20004c54:	042f0284 	.word	0x042f0284
20004c58:	02840284 	.word	0x02840284
20004c5c:	02840284 	.word	0x02840284
20004c60:	02840284 	.word	0x02840284
20004c64:	02840284 	.word	0x02840284
20004c68:	02840284 	.word	0x02840284
20004c6c:	0465044f 	.word	0x0465044f
20004c70:	03260326 	.word	0x03260326
20004c74:	03730326 	.word	0x03730326
20004c78:	02840465 	.word	0x02840465
20004c7c:	03790284 	.word	0x03790284
20004c80:	03850284 	.word	0x03850284
20004c84:	03ad0396 	.word	0x03ad0396
20004c88:	0284040a 	.word	0x0284040a
20004c8c:	028403cc 	.word	0x028403cc
20004c90:	028403f4 	.word	0x028403f4
20004c94:	00c00284 	.word	0x00c00284
20004c98:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004c9c:	4648      	mov	r0, r9
20004c9e:	4631      	mov	r1, r6
20004ca0:	320c      	adds	r2, #12
20004ca2:	f7ff fedf 	bl	20004a64 <__sprint_r>
20004ca6:	b958      	cbnz	r0, 20004cc0 <_vfprintf_r+0x240>
20004ca8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004cac:	3404      	adds	r4, #4
20004cae:	e77b      	b.n	20004ba8 <_vfprintf_r+0x128>
20004cb0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004cb4:	2b00      	cmp	r3, #0
20004cb6:	f041 8192 	bne.w	20005fde <_vfprintf_r+0x155e>
20004cba:	2300      	movs	r3, #0
20004cbc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004cc0:	89b3      	ldrh	r3, [r6, #12]
20004cc2:	f013 0f40 	tst.w	r3, #64	; 0x40
20004cc6:	d002      	beq.n	20004cce <_vfprintf_r+0x24e>
20004cc8:	f04f 30ff 	mov.w	r0, #4294967295
20004ccc:	9011      	str	r0, [sp, #68]	; 0x44
20004cce:	9811      	ldr	r0, [sp, #68]	; 0x44
20004cd0:	b05f      	add	sp, #380	; 0x17c
20004cd2:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20004cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004cda:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20004cde:	2b00      	cmp	r3, #0
20004ce0:	f6ff af1b 	blt.w	20004b1a <_vfprintf_r+0x9a>
20004ce4:	6a37      	ldr	r7, [r6, #32]
20004ce6:	f02c 0c02 	bic.w	ip, ip, #2
20004cea:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20004cee:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20004cf2:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20004cf6:	340c      	adds	r4, #12
20004cf8:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20004cfc:	462a      	mov	r2, r5
20004cfe:	4653      	mov	r3, sl
20004d00:	4648      	mov	r0, r9
20004d02:	4621      	mov	r1, r4
20004d04:	ad1f      	add	r5, sp, #124	; 0x7c
20004d06:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20004d0a:	2700      	movs	r7, #0
20004d0c:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20004d10:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20004d14:	f44f 6580 	mov.w	r5, #1024	; 0x400
20004d18:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20004d1c:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20004d20:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20004d24:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20004d28:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20004d2c:	f7ff fea8 	bl	20004a80 <_vfprintf_r>
20004d30:	2800      	cmp	r0, #0
20004d32:	9011      	str	r0, [sp, #68]	; 0x44
20004d34:	db09      	blt.n	20004d4a <_vfprintf_r+0x2ca>
20004d36:	4621      	mov	r1, r4
20004d38:	4648      	mov	r0, r9
20004d3a:	f002 fb91 	bl	20007460 <_fflush_r>
20004d3e:	9911      	ldr	r1, [sp, #68]	; 0x44
20004d40:	42b8      	cmp	r0, r7
20004d42:	bf18      	it	ne
20004d44:	f04f 31ff 	movne.w	r1, #4294967295
20004d48:	9111      	str	r1, [sp, #68]	; 0x44
20004d4a:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20004d4e:	f013 0f40 	tst.w	r3, #64	; 0x40
20004d52:	d0bc      	beq.n	20004cce <_vfprintf_r+0x24e>
20004d54:	89b3      	ldrh	r3, [r6, #12]
20004d56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004d5a:	81b3      	strh	r3, [r6, #12]
20004d5c:	e7b7      	b.n	20004cce <_vfprintf_r+0x24e>
20004d5e:	4648      	mov	r0, r9
20004d60:	f002 fcee 	bl	20007740 <__sinit>
20004d64:	e6a1      	b.n	20004aaa <_vfprintf_r+0x2a>
20004d66:	980a      	ldr	r0, [sp, #40]	; 0x28
20004d68:	f24a 0c94 	movw	ip, #41108	; 0xa094
20004d6c:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20004d70:	9216      	str	r2, [sp, #88]	; 0x58
20004d72:	f010 0f20 	tst.w	r0, #32
20004d76:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20004d7a:	f000 836e 	beq.w	2000545a <_vfprintf_r+0x9da>
20004d7e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004d80:	1dcb      	adds	r3, r1, #7
20004d82:	f023 0307 	bic.w	r3, r3, #7
20004d86:	f103 0208 	add.w	r2, r3, #8
20004d8a:	920b      	str	r2, [sp, #44]	; 0x2c
20004d8c:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004d90:	ea5a 020b 	orrs.w	r2, sl, fp
20004d94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004d96:	bf0c      	ite	eq
20004d98:	2200      	moveq	r2, #0
20004d9a:	2201      	movne	r2, #1
20004d9c:	4213      	tst	r3, r2
20004d9e:	f040 866b 	bne.w	20005a78 <_vfprintf_r+0xff8>
20004da2:	2302      	movs	r3, #2
20004da4:	f04f 0100 	mov.w	r1, #0
20004da8:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20004dac:	2f00      	cmp	r7, #0
20004dae:	bfa2      	ittt	ge
20004db0:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20004db4:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20004db8:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20004dbc:	2f00      	cmp	r7, #0
20004dbe:	bf18      	it	ne
20004dc0:	f042 0201 	orrne.w	r2, r2, #1
20004dc4:	2a00      	cmp	r2, #0
20004dc6:	f000 841e 	beq.w	20005606 <_vfprintf_r+0xb86>
20004dca:	2b01      	cmp	r3, #1
20004dcc:	f000 85de 	beq.w	2000598c <_vfprintf_r+0xf0c>
20004dd0:	2b02      	cmp	r3, #2
20004dd2:	f000 85c1 	beq.w	20005958 <_vfprintf_r+0xed8>
20004dd6:	9918      	ldr	r1, [sp, #96]	; 0x60
20004dd8:	9113      	str	r1, [sp, #76]	; 0x4c
20004dda:	ea4f 08da 	mov.w	r8, sl, lsr #3
20004dde:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20004de2:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20004de6:	f00a 0007 	and.w	r0, sl, #7
20004dea:	46e3      	mov	fp, ip
20004dec:	46c2      	mov	sl, r8
20004dee:	3030      	adds	r0, #48	; 0x30
20004df0:	ea5a 020b 	orrs.w	r2, sl, fp
20004df4:	f801 0d01 	strb.w	r0, [r1, #-1]!
20004df8:	d1ef      	bne.n	20004dda <_vfprintf_r+0x35a>
20004dfa:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004dfe:	9113      	str	r1, [sp, #76]	; 0x4c
20004e00:	f01c 0f01 	tst.w	ip, #1
20004e04:	f040 868c 	bne.w	20005b20 <_vfprintf_r+0x10a0>
20004e08:	9818      	ldr	r0, [sp, #96]	; 0x60
20004e0a:	1a40      	subs	r0, r0, r1
20004e0c:	9010      	str	r0, [sp, #64]	; 0x40
20004e0e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004e12:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004e14:	9717      	str	r7, [sp, #92]	; 0x5c
20004e16:	42ba      	cmp	r2, r7
20004e18:	bfb8      	it	lt
20004e1a:	463a      	movlt	r2, r7
20004e1c:	920c      	str	r2, [sp, #48]	; 0x30
20004e1e:	b113      	cbz	r3, 20004e26 <_vfprintf_r+0x3a6>
20004e20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004e22:	3201      	adds	r2, #1
20004e24:	920c      	str	r2, [sp, #48]	; 0x30
20004e26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004e28:	980a      	ldr	r0, [sp, #40]	; 0x28
20004e2a:	f013 0302 	ands.w	r3, r3, #2
20004e2e:	9315      	str	r3, [sp, #84]	; 0x54
20004e30:	bf1e      	ittt	ne
20004e32:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20004e36:	f10c 0c02 	addne.w	ip, ip, #2
20004e3a:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20004e3e:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20004e42:	9014      	str	r0, [sp, #80]	; 0x50
20004e44:	d14d      	bne.n	20004ee2 <_vfprintf_r+0x462>
20004e46:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004e48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004e4a:	1a8f      	subs	r7, r1, r2
20004e4c:	2f00      	cmp	r7, #0
20004e4e:	dd48      	ble.n	20004ee2 <_vfprintf_r+0x462>
20004e50:	2f10      	cmp	r7, #16
20004e52:	f24a 0850 	movw	r8, #41040	; 0xa050
20004e56:	bfd8      	it	le
20004e58:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20004e5c:	dd30      	ble.n	20004ec0 <_vfprintf_r+0x440>
20004e5e:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004e62:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004e66:	4643      	mov	r3, r8
20004e68:	f04f 0a10 	mov.w	sl, #16
20004e6c:	46a8      	mov	r8, r5
20004e6e:	f10b 0b0c 	add.w	fp, fp, #12
20004e72:	461d      	mov	r5, r3
20004e74:	e002      	b.n	20004e7c <_vfprintf_r+0x3fc>
20004e76:	3f10      	subs	r7, #16
20004e78:	2f10      	cmp	r7, #16
20004e7a:	dd1e      	ble.n	20004eba <_vfprintf_r+0x43a>
20004e7c:	f8c4 a004 	str.w	sl, [r4, #4]
20004e80:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004e84:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004e88:	3301      	adds	r3, #1
20004e8a:	6025      	str	r5, [r4, #0]
20004e8c:	3210      	adds	r2, #16
20004e8e:	2b07      	cmp	r3, #7
20004e90:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004e94:	f104 0408 	add.w	r4, r4, #8
20004e98:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004e9c:	ddeb      	ble.n	20004e76 <_vfprintf_r+0x3f6>
20004e9e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004ea2:	4648      	mov	r0, r9
20004ea4:	4631      	mov	r1, r6
20004ea6:	465a      	mov	r2, fp
20004ea8:	3404      	adds	r4, #4
20004eaa:	f7ff fddb 	bl	20004a64 <__sprint_r>
20004eae:	2800      	cmp	r0, #0
20004eb0:	f47f af06 	bne.w	20004cc0 <_vfprintf_r+0x240>
20004eb4:	3f10      	subs	r7, #16
20004eb6:	2f10      	cmp	r7, #16
20004eb8:	dce0      	bgt.n	20004e7c <_vfprintf_r+0x3fc>
20004eba:	462b      	mov	r3, r5
20004ebc:	4645      	mov	r5, r8
20004ebe:	4698      	mov	r8, r3
20004ec0:	6067      	str	r7, [r4, #4]
20004ec2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004ec6:	f8c4 8000 	str.w	r8, [r4]
20004eca:	1c5a      	adds	r2, r3, #1
20004ecc:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004ed0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004ed4:	19db      	adds	r3, r3, r7
20004ed6:	2a07      	cmp	r2, #7
20004ed8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004edc:	f300 858a 	bgt.w	200059f4 <_vfprintf_r+0xf74>
20004ee0:	3408      	adds	r4, #8
20004ee2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004ee6:	b19b      	cbz	r3, 20004f10 <_vfprintf_r+0x490>
20004ee8:	2301      	movs	r3, #1
20004eea:	6063      	str	r3, [r4, #4]
20004eec:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004ef0:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004ef4:	3207      	adds	r2, #7
20004ef6:	6022      	str	r2, [r4, #0]
20004ef8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004efc:	3301      	adds	r3, #1
20004efe:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004f02:	3201      	adds	r2, #1
20004f04:	2b07      	cmp	r3, #7
20004f06:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004f0a:	f300 84b6 	bgt.w	2000587a <_vfprintf_r+0xdfa>
20004f0e:	3408      	adds	r4, #8
20004f10:	9b15      	ldr	r3, [sp, #84]	; 0x54
20004f12:	b19b      	cbz	r3, 20004f3c <_vfprintf_r+0x4bc>
20004f14:	2302      	movs	r3, #2
20004f16:	6063      	str	r3, [r4, #4]
20004f18:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004f1c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004f20:	3204      	adds	r2, #4
20004f22:	6022      	str	r2, [r4, #0]
20004f24:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004f28:	3301      	adds	r3, #1
20004f2a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004f2e:	3202      	adds	r2, #2
20004f30:	2b07      	cmp	r3, #7
20004f32:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004f36:	f300 84af 	bgt.w	20005898 <_vfprintf_r+0xe18>
20004f3a:	3408      	adds	r4, #8
20004f3c:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20004f40:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20004f44:	f000 8376 	beq.w	20005634 <_vfprintf_r+0xbb4>
20004f48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20004f4a:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004f4c:	1a9f      	subs	r7, r3, r2
20004f4e:	2f00      	cmp	r7, #0
20004f50:	dd43      	ble.n	20004fda <_vfprintf_r+0x55a>
20004f52:	2f10      	cmp	r7, #16
20004f54:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20005ae4 <_vfprintf_r+0x1064>
20004f58:	dd2e      	ble.n	20004fb8 <_vfprintf_r+0x538>
20004f5a:	4643      	mov	r3, r8
20004f5c:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004f60:	46a8      	mov	r8, r5
20004f62:	f04f 0a10 	mov.w	sl, #16
20004f66:	f10b 0b0c 	add.w	fp, fp, #12
20004f6a:	461d      	mov	r5, r3
20004f6c:	e002      	b.n	20004f74 <_vfprintf_r+0x4f4>
20004f6e:	3f10      	subs	r7, #16
20004f70:	2f10      	cmp	r7, #16
20004f72:	dd1e      	ble.n	20004fb2 <_vfprintf_r+0x532>
20004f74:	f8c4 a004 	str.w	sl, [r4, #4]
20004f78:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004f7c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004f80:	3301      	adds	r3, #1
20004f82:	6025      	str	r5, [r4, #0]
20004f84:	3210      	adds	r2, #16
20004f86:	2b07      	cmp	r3, #7
20004f88:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004f8c:	f104 0408 	add.w	r4, r4, #8
20004f90:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004f94:	ddeb      	ble.n	20004f6e <_vfprintf_r+0x4ee>
20004f96:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004f9a:	4648      	mov	r0, r9
20004f9c:	4631      	mov	r1, r6
20004f9e:	465a      	mov	r2, fp
20004fa0:	3404      	adds	r4, #4
20004fa2:	f7ff fd5f 	bl	20004a64 <__sprint_r>
20004fa6:	2800      	cmp	r0, #0
20004fa8:	f47f ae8a 	bne.w	20004cc0 <_vfprintf_r+0x240>
20004fac:	3f10      	subs	r7, #16
20004fae:	2f10      	cmp	r7, #16
20004fb0:	dce0      	bgt.n	20004f74 <_vfprintf_r+0x4f4>
20004fb2:	462b      	mov	r3, r5
20004fb4:	4645      	mov	r5, r8
20004fb6:	4698      	mov	r8, r3
20004fb8:	6067      	str	r7, [r4, #4]
20004fba:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004fbe:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004fc2:	3301      	adds	r3, #1
20004fc4:	f8c4 8000 	str.w	r8, [r4]
20004fc8:	19d2      	adds	r2, r2, r7
20004fca:	2b07      	cmp	r3, #7
20004fcc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004fd0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004fd4:	f300 8442 	bgt.w	2000585c <_vfprintf_r+0xddc>
20004fd8:	3408      	adds	r4, #8
20004fda:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004fde:	f41c 7f80 	tst.w	ip, #256	; 0x100
20004fe2:	f040 829d 	bne.w	20005520 <_vfprintf_r+0xaa0>
20004fe6:	9810      	ldr	r0, [sp, #64]	; 0x40
20004fe8:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004fea:	6060      	str	r0, [r4, #4]
20004fec:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004ff0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004ff4:	3301      	adds	r3, #1
20004ff6:	6021      	str	r1, [r4, #0]
20004ff8:	1812      	adds	r2, r2, r0
20004ffa:	2b07      	cmp	r3, #7
20004ffc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005000:	bfd8      	it	le
20005002:	f104 0308 	addle.w	r3, r4, #8
20005006:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000500a:	f300 839b 	bgt.w	20005744 <_vfprintf_r+0xcc4>
2000500e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005010:	f011 0f04 	tst.w	r1, #4
20005014:	d055      	beq.n	200050c2 <_vfprintf_r+0x642>
20005016:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20005018:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
2000501c:	ebcc 0702 	rsb	r7, ip, r2
20005020:	2f00      	cmp	r7, #0
20005022:	dd4e      	ble.n	200050c2 <_vfprintf_r+0x642>
20005024:	2f10      	cmp	r7, #16
20005026:	f24a 0850 	movw	r8, #41040	; 0xa050
2000502a:	bfd8      	it	le
2000502c:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20005030:	dd2e      	ble.n	20005090 <_vfprintf_r+0x610>
20005032:	f2c2 0800 	movt	r8, #8192	; 0x2000
20005036:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000503a:	4642      	mov	r2, r8
2000503c:	2410      	movs	r4, #16
2000503e:	46a8      	mov	r8, r5
20005040:	f10a 0a0c 	add.w	sl, sl, #12
20005044:	4615      	mov	r5, r2
20005046:	e002      	b.n	2000504e <_vfprintf_r+0x5ce>
20005048:	3f10      	subs	r7, #16
2000504a:	2f10      	cmp	r7, #16
2000504c:	dd1d      	ble.n	2000508a <_vfprintf_r+0x60a>
2000504e:	605c      	str	r4, [r3, #4]
20005050:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005054:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005058:	3201      	adds	r2, #1
2000505a:	601d      	str	r5, [r3, #0]
2000505c:	3110      	adds	r1, #16
2000505e:	2a07      	cmp	r2, #7
20005060:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005064:	f103 0308 	add.w	r3, r3, #8
20005068:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000506c:	ddec      	ble.n	20005048 <_vfprintf_r+0x5c8>
2000506e:	4648      	mov	r0, r9
20005070:	4631      	mov	r1, r6
20005072:	4652      	mov	r2, sl
20005074:	f7ff fcf6 	bl	20004a64 <__sprint_r>
20005078:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000507c:	3304      	adds	r3, #4
2000507e:	2800      	cmp	r0, #0
20005080:	f47f ae1e 	bne.w	20004cc0 <_vfprintf_r+0x240>
20005084:	3f10      	subs	r7, #16
20005086:	2f10      	cmp	r7, #16
20005088:	dce1      	bgt.n	2000504e <_vfprintf_r+0x5ce>
2000508a:	462a      	mov	r2, r5
2000508c:	4645      	mov	r5, r8
2000508e:	4690      	mov	r8, r2
20005090:	605f      	str	r7, [r3, #4]
20005092:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005096:	f8c3 8000 	str.w	r8, [r3]
2000509a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000509e:	3201      	adds	r2, #1
200050a0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200050a4:	18fb      	adds	r3, r7, r3
200050a6:	2a07      	cmp	r2, #7
200050a8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200050ac:	dd0b      	ble.n	200050c6 <_vfprintf_r+0x646>
200050ae:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200050b2:	4648      	mov	r0, r9
200050b4:	4631      	mov	r1, r6
200050b6:	320c      	adds	r2, #12
200050b8:	f7ff fcd4 	bl	20004a64 <__sprint_r>
200050bc:	2800      	cmp	r0, #0
200050be:	f47f adff 	bne.w	20004cc0 <_vfprintf_r+0x240>
200050c2:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200050c6:	9811      	ldr	r0, [sp, #68]	; 0x44
200050c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200050ca:	990f      	ldr	r1, [sp, #60]	; 0x3c
200050cc:	428a      	cmp	r2, r1
200050ce:	bfac      	ite	ge
200050d0:	1880      	addge	r0, r0, r2
200050d2:	1840      	addlt	r0, r0, r1
200050d4:	9011      	str	r0, [sp, #68]	; 0x44
200050d6:	2b00      	cmp	r3, #0
200050d8:	f040 8342 	bne.w	20005760 <_vfprintf_r+0xce0>
200050dc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200050e0:	2300      	movs	r3, #0
200050e2:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
200050e6:	3404      	adds	r4, #4
200050e8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200050ec:	e530      	b.n	20004b50 <_vfprintf_r+0xd0>
200050ee:	9216      	str	r2, [sp, #88]	; 0x58
200050f0:	2a00      	cmp	r2, #0
200050f2:	f43f addd 	beq.w	20004cb0 <_vfprintf_r+0x230>
200050f6:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
200050fa:	2301      	movs	r3, #1
200050fc:	f04f 0c00 	mov.w	ip, #0
20005100:	3004      	adds	r0, #4
20005102:	930c      	str	r3, [sp, #48]	; 0x30
20005104:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20005108:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
2000510c:	9013      	str	r0, [sp, #76]	; 0x4c
2000510e:	9310      	str	r3, [sp, #64]	; 0x40
20005110:	2100      	movs	r1, #0
20005112:	9117      	str	r1, [sp, #92]	; 0x5c
20005114:	e687      	b.n	20004e26 <_vfprintf_r+0x3a6>
20005116:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000511a:	2b00      	cmp	r3, #0
2000511c:	f040 852b 	bne.w	20005b76 <_vfprintf_r+0x10f6>
20005120:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005122:	462b      	mov	r3, r5
20005124:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20005128:	782a      	ldrb	r2, [r5, #0]
2000512a:	910b      	str	r1, [sp, #44]	; 0x2c
2000512c:	e553      	b.n	20004bd6 <_vfprintf_r+0x156>
2000512e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005130:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005132:	f043 0301 	orr.w	r3, r3, #1
20005136:	930a      	str	r3, [sp, #40]	; 0x28
20005138:	462b      	mov	r3, r5
2000513a:	782a      	ldrb	r2, [r5, #0]
2000513c:	910b      	str	r1, [sp, #44]	; 0x2c
2000513e:	e54a      	b.n	20004bd6 <_vfprintf_r+0x156>
20005140:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005142:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005144:	6809      	ldr	r1, [r1, #0]
20005146:	910f      	str	r1, [sp, #60]	; 0x3c
20005148:	1d11      	adds	r1, r2, #4
2000514a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
2000514c:	2b00      	cmp	r3, #0
2000514e:	f2c0 8780 	blt.w	20006052 <_vfprintf_r+0x15d2>
20005152:	782a      	ldrb	r2, [r5, #0]
20005154:	462b      	mov	r3, r5
20005156:	910b      	str	r1, [sp, #44]	; 0x2c
20005158:	e53d      	b.n	20004bd6 <_vfprintf_r+0x156>
2000515a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000515c:	462b      	mov	r3, r5
2000515e:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20005162:	782a      	ldrb	r2, [r5, #0]
20005164:	910b      	str	r1, [sp, #44]	; 0x2c
20005166:	e536      	b.n	20004bd6 <_vfprintf_r+0x156>
20005168:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000516a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000516c:	f043 0304 	orr.w	r3, r3, #4
20005170:	930a      	str	r3, [sp, #40]	; 0x28
20005172:	462b      	mov	r3, r5
20005174:	782a      	ldrb	r2, [r5, #0]
20005176:	910b      	str	r1, [sp, #44]	; 0x2c
20005178:	e52d      	b.n	20004bd6 <_vfprintf_r+0x156>
2000517a:	462b      	mov	r3, r5
2000517c:	f813 2b01 	ldrb.w	r2, [r3], #1
20005180:	2a2a      	cmp	r2, #42	; 0x2a
20005182:	f001 80cd 	beq.w	20006320 <_vfprintf_r+0x18a0>
20005186:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000518a:	2909      	cmp	r1, #9
2000518c:	f201 8037 	bhi.w	200061fe <_vfprintf_r+0x177e>
20005190:	3502      	adds	r5, #2
20005192:	2700      	movs	r7, #0
20005194:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005198:	eb07 0787 	add.w	r7, r7, r7, lsl #2
2000519c:	462b      	mov	r3, r5
2000519e:	3501      	adds	r5, #1
200051a0:	eb01 0747 	add.w	r7, r1, r7, lsl #1
200051a4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200051a8:	2909      	cmp	r1, #9
200051aa:	d9f3      	bls.n	20005194 <_vfprintf_r+0x714>
200051ac:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
200051b0:	461d      	mov	r5, r3
200051b2:	e511      	b.n	20004bd8 <_vfprintf_r+0x158>
200051b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200051b6:	462b      	mov	r3, r5
200051b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200051ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200051be:	920a      	str	r2, [sp, #40]	; 0x28
200051c0:	782a      	ldrb	r2, [r5, #0]
200051c2:	910b      	str	r1, [sp, #44]	; 0x2c
200051c4:	e507      	b.n	20004bd6 <_vfprintf_r+0x156>
200051c6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200051ca:	f04f 0800 	mov.w	r8, #0
200051ce:	462b      	mov	r3, r5
200051d0:	eb08 0888 	add.w	r8, r8, r8, lsl #2
200051d4:	f813 2b01 	ldrb.w	r2, [r3], #1
200051d8:	eb01 0848 	add.w	r8, r1, r8, lsl #1
200051dc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200051e0:	461d      	mov	r5, r3
200051e2:	2909      	cmp	r1, #9
200051e4:	d9f3      	bls.n	200051ce <_vfprintf_r+0x74e>
200051e6:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
200051ea:	461d      	mov	r5, r3
200051ec:	e4f4      	b.n	20004bd8 <_vfprintf_r+0x158>
200051ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200051f0:	9216      	str	r2, [sp, #88]	; 0x58
200051f2:	f043 0310 	orr.w	r3, r3, #16
200051f6:	930a      	str	r3, [sp, #40]	; 0x28
200051f8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200051fc:	f01c 0f20 	tst.w	ip, #32
20005200:	f000 815d 	beq.w	200054be <_vfprintf_r+0xa3e>
20005204:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005206:	1dc3      	adds	r3, r0, #7
20005208:	f023 0307 	bic.w	r3, r3, #7
2000520c:	f103 0108 	add.w	r1, r3, #8
20005210:	910b      	str	r1, [sp, #44]	; 0x2c
20005212:	e9d3 ab00 	ldrd	sl, fp, [r3]
20005216:	f1ba 0f00 	cmp.w	sl, #0
2000521a:	f17b 0200 	sbcs.w	r2, fp, #0
2000521e:	f2c0 849b 	blt.w	20005b58 <_vfprintf_r+0x10d8>
20005222:	ea5a 030b 	orrs.w	r3, sl, fp
20005226:	f04f 0301 	mov.w	r3, #1
2000522a:	bf0c      	ite	eq
2000522c:	2200      	moveq	r2, #0
2000522e:	2201      	movne	r2, #1
20005230:	e5bc      	b.n	20004dac <_vfprintf_r+0x32c>
20005232:	980a      	ldr	r0, [sp, #40]	; 0x28
20005234:	9216      	str	r2, [sp, #88]	; 0x58
20005236:	f010 0f08 	tst.w	r0, #8
2000523a:	f000 84ed 	beq.w	20005c18 <_vfprintf_r+0x1198>
2000523e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005240:	1dcb      	adds	r3, r1, #7
20005242:	f023 0307 	bic.w	r3, r3, #7
20005246:	f103 0208 	add.w	r2, r3, #8
2000524a:	920b      	str	r2, [sp, #44]	; 0x2c
2000524c:	f8d3 8004 	ldr.w	r8, [r3, #4]
20005250:	f8d3 a000 	ldr.w	sl, [r3]
20005254:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20005258:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
2000525c:	4650      	mov	r0, sl
2000525e:	4641      	mov	r1, r8
20005260:	f003 fd80 	bl	20008d64 <__isinfd>
20005264:	4683      	mov	fp, r0
20005266:	2800      	cmp	r0, #0
20005268:	f000 8599 	beq.w	20005d9e <_vfprintf_r+0x131e>
2000526c:	4650      	mov	r0, sl
2000526e:	2200      	movs	r2, #0
20005270:	2300      	movs	r3, #0
20005272:	4641      	mov	r1, r8
20005274:	f004 f96a 	bl	2000954c <__aeabi_dcmplt>
20005278:	2800      	cmp	r0, #0
2000527a:	f040 850b 	bne.w	20005c94 <_vfprintf_r+0x1214>
2000527e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005282:	f24a 0188 	movw	r1, #41096	; 0xa088
20005286:	f24a 0284 	movw	r2, #41092	; 0xa084
2000528a:	9816      	ldr	r0, [sp, #88]	; 0x58
2000528c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005290:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005294:	f04f 0c03 	mov.w	ip, #3
20005298:	2847      	cmp	r0, #71	; 0x47
2000529a:	bfd8      	it	le
2000529c:	4611      	movle	r1, r2
2000529e:	9113      	str	r1, [sp, #76]	; 0x4c
200052a0:	990a      	ldr	r1, [sp, #40]	; 0x28
200052a2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200052a6:	f021 0180 	bic.w	r1, r1, #128	; 0x80
200052aa:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200052ae:	910a      	str	r1, [sp, #40]	; 0x28
200052b0:	f04f 0c00 	mov.w	ip, #0
200052b4:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
200052b8:	e5b1      	b.n	20004e1e <_vfprintf_r+0x39e>
200052ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
200052bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200052be:	f043 0308 	orr.w	r3, r3, #8
200052c2:	930a      	str	r3, [sp, #40]	; 0x28
200052c4:	462b      	mov	r3, r5
200052c6:	782a      	ldrb	r2, [r5, #0]
200052c8:	910b      	str	r1, [sp, #44]	; 0x2c
200052ca:	e484      	b.n	20004bd6 <_vfprintf_r+0x156>
200052cc:	990a      	ldr	r1, [sp, #40]	; 0x28
200052ce:	f041 0140 	orr.w	r1, r1, #64	; 0x40
200052d2:	910a      	str	r1, [sp, #40]	; 0x28
200052d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200052d6:	e73c      	b.n	20005152 <_vfprintf_r+0x6d2>
200052d8:	782a      	ldrb	r2, [r5, #0]
200052da:	2a6c      	cmp	r2, #108	; 0x6c
200052dc:	f000 8555 	beq.w	20005d8a <_vfprintf_r+0x130a>
200052e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
200052e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200052e4:	910b      	str	r1, [sp, #44]	; 0x2c
200052e6:	f043 0310 	orr.w	r3, r3, #16
200052ea:	930a      	str	r3, [sp, #40]	; 0x28
200052ec:	462b      	mov	r3, r5
200052ee:	e472      	b.n	20004bd6 <_vfprintf_r+0x156>
200052f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200052f2:	f012 0f20 	tst.w	r2, #32
200052f6:	f000 8482 	beq.w	20005bfe <_vfprintf_r+0x117e>
200052fa:	980b      	ldr	r0, [sp, #44]	; 0x2c
200052fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
200052fe:	6803      	ldr	r3, [r0, #0]
20005300:	4610      	mov	r0, r2
20005302:	ea4f 71e0 	mov.w	r1, r0, asr #31
20005306:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005308:	e9c3 0100 	strd	r0, r1, [r3]
2000530c:	f102 0a04 	add.w	sl, r2, #4
20005310:	e41e      	b.n	20004b50 <_vfprintf_r+0xd0>
20005312:	9216      	str	r2, [sp, #88]	; 0x58
20005314:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005316:	f012 0320 	ands.w	r3, r2, #32
2000531a:	f000 80ef 	beq.w	200054fc <_vfprintf_r+0xa7c>
2000531e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005320:	1dda      	adds	r2, r3, #7
20005322:	2300      	movs	r3, #0
20005324:	f022 0207 	bic.w	r2, r2, #7
20005328:	f102 0c08 	add.w	ip, r2, #8
2000532c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005330:	e9d2 ab00 	ldrd	sl, fp, [r2]
20005334:	ea5a 000b 	orrs.w	r0, sl, fp
20005338:	bf0c      	ite	eq
2000533a:	2200      	moveq	r2, #0
2000533c:	2201      	movne	r2, #1
2000533e:	e531      	b.n	20004da4 <_vfprintf_r+0x324>
20005340:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005342:	2178      	movs	r1, #120	; 0x78
20005344:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005348:	9116      	str	r1, [sp, #88]	; 0x58
2000534a:	6803      	ldr	r3, [r0, #0]
2000534c:	f24a 0094 	movw	r0, #41108	; 0xa094
20005350:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20005354:	2130      	movs	r1, #48	; 0x30
20005356:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
2000535a:	f04c 0c02 	orr.w	ip, ip, #2
2000535e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005360:	1e1a      	subs	r2, r3, #0
20005362:	bf18      	it	ne
20005364:	2201      	movne	r2, #1
20005366:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000536a:	469a      	mov	sl, r3
2000536c:	f04f 0b00 	mov.w	fp, #0
20005370:	3104      	adds	r1, #4
20005372:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20005376:	9019      	str	r0, [sp, #100]	; 0x64
20005378:	2302      	movs	r3, #2
2000537a:	910b      	str	r1, [sp, #44]	; 0x2c
2000537c:	e512      	b.n	20004da4 <_vfprintf_r+0x324>
2000537e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005380:	9216      	str	r2, [sp, #88]	; 0x58
20005382:	f04f 0200 	mov.w	r2, #0
20005386:	1d18      	adds	r0, r3, #4
20005388:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
2000538c:	681b      	ldr	r3, [r3, #0]
2000538e:	900b      	str	r0, [sp, #44]	; 0x2c
20005390:	9313      	str	r3, [sp, #76]	; 0x4c
20005392:	2b00      	cmp	r3, #0
20005394:	f000 86c6 	beq.w	20006124 <_vfprintf_r+0x16a4>
20005398:	2f00      	cmp	r7, #0
2000539a:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000539c:	f2c0 868f 	blt.w	200060be <_vfprintf_r+0x163e>
200053a0:	2100      	movs	r1, #0
200053a2:	463a      	mov	r2, r7
200053a4:	f002 fdc2 	bl	20007f2c <memchr>
200053a8:	4603      	mov	r3, r0
200053aa:	2800      	cmp	r0, #0
200053ac:	f000 86f5 	beq.w	2000619a <_vfprintf_r+0x171a>
200053b0:	9813      	ldr	r0, [sp, #76]	; 0x4c
200053b2:	1a1b      	subs	r3, r3, r0
200053b4:	9310      	str	r3, [sp, #64]	; 0x40
200053b6:	42bb      	cmp	r3, r7
200053b8:	f340 85be 	ble.w	20005f38 <_vfprintf_r+0x14b8>
200053bc:	9710      	str	r7, [sp, #64]	; 0x40
200053be:	2100      	movs	r1, #0
200053c0:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200053c4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200053c8:	970c      	str	r7, [sp, #48]	; 0x30
200053ca:	9117      	str	r1, [sp, #92]	; 0x5c
200053cc:	e527      	b.n	20004e1e <_vfprintf_r+0x39e>
200053ce:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200053d2:	9216      	str	r2, [sp, #88]	; 0x58
200053d4:	f01c 0f20 	tst.w	ip, #32
200053d8:	d023      	beq.n	20005422 <_vfprintf_r+0x9a2>
200053da:	980b      	ldr	r0, [sp, #44]	; 0x2c
200053dc:	2301      	movs	r3, #1
200053de:	1dc2      	adds	r2, r0, #7
200053e0:	f022 0207 	bic.w	r2, r2, #7
200053e4:	f102 0108 	add.w	r1, r2, #8
200053e8:	910b      	str	r1, [sp, #44]	; 0x2c
200053ea:	e9d2 ab00 	ldrd	sl, fp, [r2]
200053ee:	ea5a 020b 	orrs.w	r2, sl, fp
200053f2:	bf0c      	ite	eq
200053f4:	2200      	moveq	r2, #0
200053f6:	2201      	movne	r2, #1
200053f8:	e4d4      	b.n	20004da4 <_vfprintf_r+0x324>
200053fa:	990a      	ldr	r1, [sp, #40]	; 0x28
200053fc:	462b      	mov	r3, r5
200053fe:	f041 0120 	orr.w	r1, r1, #32
20005402:	910a      	str	r1, [sp, #40]	; 0x28
20005404:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005406:	782a      	ldrb	r2, [r5, #0]
20005408:	910b      	str	r1, [sp, #44]	; 0x2c
2000540a:	f7ff bbe4 	b.w	20004bd6 <_vfprintf_r+0x156>
2000540e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005410:	9216      	str	r2, [sp, #88]	; 0x58
20005412:	f043 0310 	orr.w	r3, r3, #16
20005416:	930a      	str	r3, [sp, #40]	; 0x28
20005418:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000541c:	f01c 0f20 	tst.w	ip, #32
20005420:	d1db      	bne.n	200053da <_vfprintf_r+0x95a>
20005422:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005424:	f013 0f10 	tst.w	r3, #16
20005428:	f000 83d5 	beq.w	20005bd6 <_vfprintf_r+0x1156>
2000542c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000542e:	2301      	movs	r3, #1
20005430:	1d02      	adds	r2, r0, #4
20005432:	920b      	str	r2, [sp, #44]	; 0x2c
20005434:	6801      	ldr	r1, [r0, #0]
20005436:	1e0a      	subs	r2, r1, #0
20005438:	bf18      	it	ne
2000543a:	2201      	movne	r2, #1
2000543c:	468a      	mov	sl, r1
2000543e:	f04f 0b00 	mov.w	fp, #0
20005442:	e4af      	b.n	20004da4 <_vfprintf_r+0x324>
20005444:	980a      	ldr	r0, [sp, #40]	; 0x28
20005446:	9216      	str	r2, [sp, #88]	; 0x58
20005448:	f24a 0270 	movw	r2, #41072	; 0xa070
2000544c:	f010 0f20 	tst.w	r0, #32
20005450:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005454:	9219      	str	r2, [sp, #100]	; 0x64
20005456:	f47f ac92 	bne.w	20004d7e <_vfprintf_r+0x2fe>
2000545a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000545c:	f013 0f10 	tst.w	r3, #16
20005460:	f040 831a 	bne.w	20005a98 <_vfprintf_r+0x1018>
20005464:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005466:	f012 0f40 	tst.w	r2, #64	; 0x40
2000546a:	f000 8315 	beq.w	20005a98 <_vfprintf_r+0x1018>
2000546e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005470:	f103 0c04 	add.w	ip, r3, #4
20005474:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005478:	f8b3 a000 	ldrh.w	sl, [r3]
2000547c:	46d2      	mov	sl, sl
2000547e:	f04f 0b00 	mov.w	fp, #0
20005482:	e485      	b.n	20004d90 <_vfprintf_r+0x310>
20005484:	9216      	str	r2, [sp, #88]	; 0x58
20005486:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
2000548a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000548c:	f04f 0c01 	mov.w	ip, #1
20005490:	f04f 0000 	mov.w	r0, #0
20005494:	3104      	adds	r1, #4
20005496:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000549a:	6813      	ldr	r3, [r2, #0]
2000549c:	3204      	adds	r2, #4
2000549e:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
200054a2:	920b      	str	r2, [sp, #44]	; 0x2c
200054a4:	9113      	str	r1, [sp, #76]	; 0x4c
200054a6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200054aa:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
200054ae:	e62f      	b.n	20005110 <_vfprintf_r+0x690>
200054b0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200054b4:	9216      	str	r2, [sp, #88]	; 0x58
200054b6:	f01c 0f20 	tst.w	ip, #32
200054ba:	f47f aea3 	bne.w	20005204 <_vfprintf_r+0x784>
200054be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200054c0:	f012 0f10 	tst.w	r2, #16
200054c4:	f040 82f1 	bne.w	20005aaa <_vfprintf_r+0x102a>
200054c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200054ca:	f012 0f40 	tst.w	r2, #64	; 0x40
200054ce:	f000 82ec 	beq.w	20005aaa <_vfprintf_r+0x102a>
200054d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200054d4:	f103 0c04 	add.w	ip, r3, #4
200054d8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200054dc:	f9b3 a000 	ldrsh.w	sl, [r3]
200054e0:	46d2      	mov	sl, sl
200054e2:	ea4f 7bea 	mov.w	fp, sl, asr #31
200054e6:	e696      	b.n	20005216 <_vfprintf_r+0x796>
200054e8:	990a      	ldr	r1, [sp, #40]	; 0x28
200054ea:	9216      	str	r2, [sp, #88]	; 0x58
200054ec:	f041 0110 	orr.w	r1, r1, #16
200054f0:	910a      	str	r1, [sp, #40]	; 0x28
200054f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200054f4:	f012 0320 	ands.w	r3, r2, #32
200054f8:	f47f af11 	bne.w	2000531e <_vfprintf_r+0x89e>
200054fc:	990a      	ldr	r1, [sp, #40]	; 0x28
200054fe:	f011 0210 	ands.w	r2, r1, #16
20005502:	f000 8354 	beq.w	20005bae <_vfprintf_r+0x112e>
20005506:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005508:	f102 0c04 	add.w	ip, r2, #4
2000550c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20005510:	6811      	ldr	r1, [r2, #0]
20005512:	1e0a      	subs	r2, r1, #0
20005514:	bf18      	it	ne
20005516:	2201      	movne	r2, #1
20005518:	468a      	mov	sl, r1
2000551a:	f04f 0b00 	mov.w	fp, #0
2000551e:	e441      	b.n	20004da4 <_vfprintf_r+0x324>
20005520:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005522:	2a65      	cmp	r2, #101	; 0x65
20005524:	f340 8128 	ble.w	20005778 <_vfprintf_r+0xcf8>
20005528:	9812      	ldr	r0, [sp, #72]	; 0x48
2000552a:	2200      	movs	r2, #0
2000552c:	2300      	movs	r3, #0
2000552e:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005530:	f004 f802 	bl	20009538 <__aeabi_dcmpeq>
20005534:	2800      	cmp	r0, #0
20005536:	f000 81be 	beq.w	200058b6 <_vfprintf_r+0xe36>
2000553a:	2301      	movs	r3, #1
2000553c:	6063      	str	r3, [r4, #4]
2000553e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005542:	f24a 03b0 	movw	r3, #41136	; 0xa0b0
20005546:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000554a:	6023      	str	r3, [r4, #0]
2000554c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005550:	3201      	adds	r2, #1
20005552:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005556:	3301      	adds	r3, #1
20005558:	2a07      	cmp	r2, #7
2000555a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000555e:	bfd8      	it	le
20005560:	f104 0308 	addle.w	r3, r4, #8
20005564:	f300 839b 	bgt.w	20005c9e <_vfprintf_r+0x121e>
20005568:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
2000556c:	981a      	ldr	r0, [sp, #104]	; 0x68
2000556e:	4282      	cmp	r2, r0
20005570:	db04      	blt.n	2000557c <_vfprintf_r+0xafc>
20005572:	990a      	ldr	r1, [sp, #40]	; 0x28
20005574:	f011 0f01 	tst.w	r1, #1
20005578:	f43f ad49 	beq.w	2000500e <_vfprintf_r+0x58e>
2000557c:	2201      	movs	r2, #1
2000557e:	605a      	str	r2, [r3, #4]
20005580:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005584:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005588:	3201      	adds	r2, #1
2000558a:	981d      	ldr	r0, [sp, #116]	; 0x74
2000558c:	3101      	adds	r1, #1
2000558e:	2a07      	cmp	r2, #7
20005590:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005594:	6018      	str	r0, [r3, #0]
20005596:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000559a:	f300 855f 	bgt.w	2000605c <_vfprintf_r+0x15dc>
2000559e:	3308      	adds	r3, #8
200055a0:	991a      	ldr	r1, [sp, #104]	; 0x68
200055a2:	1e4f      	subs	r7, r1, #1
200055a4:	2f00      	cmp	r7, #0
200055a6:	f77f ad32 	ble.w	2000500e <_vfprintf_r+0x58e>
200055aa:	2f10      	cmp	r7, #16
200055ac:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20005ae4 <_vfprintf_r+0x1064>
200055b0:	f340 82ea 	ble.w	20005b88 <_vfprintf_r+0x1108>
200055b4:	4642      	mov	r2, r8
200055b6:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200055ba:	46a8      	mov	r8, r5
200055bc:	2410      	movs	r4, #16
200055be:	f10a 0a0c 	add.w	sl, sl, #12
200055c2:	4615      	mov	r5, r2
200055c4:	e003      	b.n	200055ce <_vfprintf_r+0xb4e>
200055c6:	3f10      	subs	r7, #16
200055c8:	2f10      	cmp	r7, #16
200055ca:	f340 82da 	ble.w	20005b82 <_vfprintf_r+0x1102>
200055ce:	605c      	str	r4, [r3, #4]
200055d0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200055d4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200055d8:	3201      	adds	r2, #1
200055da:	601d      	str	r5, [r3, #0]
200055dc:	3110      	adds	r1, #16
200055de:	2a07      	cmp	r2, #7
200055e0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200055e4:	f103 0308 	add.w	r3, r3, #8
200055e8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200055ec:	ddeb      	ble.n	200055c6 <_vfprintf_r+0xb46>
200055ee:	4648      	mov	r0, r9
200055f0:	4631      	mov	r1, r6
200055f2:	4652      	mov	r2, sl
200055f4:	f7ff fa36 	bl	20004a64 <__sprint_r>
200055f8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200055fc:	3304      	adds	r3, #4
200055fe:	2800      	cmp	r0, #0
20005600:	d0e1      	beq.n	200055c6 <_vfprintf_r+0xb46>
20005602:	f7ff bb5d 	b.w	20004cc0 <_vfprintf_r+0x240>
20005606:	b97b      	cbnz	r3, 20005628 <_vfprintf_r+0xba8>
20005608:	990a      	ldr	r1, [sp, #40]	; 0x28
2000560a:	f011 0f01 	tst.w	r1, #1
2000560e:	d00b      	beq.n	20005628 <_vfprintf_r+0xba8>
20005610:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20005614:	2330      	movs	r3, #48	; 0x30
20005616:	3204      	adds	r2, #4
20005618:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
2000561c:	3227      	adds	r2, #39	; 0x27
2000561e:	2301      	movs	r3, #1
20005620:	9213      	str	r2, [sp, #76]	; 0x4c
20005622:	9310      	str	r3, [sp, #64]	; 0x40
20005624:	f7ff bbf3 	b.w	20004e0e <_vfprintf_r+0x38e>
20005628:	9818      	ldr	r0, [sp, #96]	; 0x60
2000562a:	2100      	movs	r1, #0
2000562c:	9110      	str	r1, [sp, #64]	; 0x40
2000562e:	9013      	str	r0, [sp, #76]	; 0x4c
20005630:	f7ff bbed 	b.w	20004e0e <_vfprintf_r+0x38e>
20005634:	980f      	ldr	r0, [sp, #60]	; 0x3c
20005636:	990c      	ldr	r1, [sp, #48]	; 0x30
20005638:	1a47      	subs	r7, r0, r1
2000563a:	2f00      	cmp	r7, #0
2000563c:	f77f ac84 	ble.w	20004f48 <_vfprintf_r+0x4c8>
20005640:	2f10      	cmp	r7, #16
20005642:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20005ae4 <_vfprintf_r+0x1064>
20005646:	dd2e      	ble.n	200056a6 <_vfprintf_r+0xc26>
20005648:	4643      	mov	r3, r8
2000564a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000564e:	46a8      	mov	r8, r5
20005650:	f04f 0a10 	mov.w	sl, #16
20005654:	f10b 0b0c 	add.w	fp, fp, #12
20005658:	461d      	mov	r5, r3
2000565a:	e002      	b.n	20005662 <_vfprintf_r+0xbe2>
2000565c:	3f10      	subs	r7, #16
2000565e:	2f10      	cmp	r7, #16
20005660:	dd1e      	ble.n	200056a0 <_vfprintf_r+0xc20>
20005662:	f8c4 a004 	str.w	sl, [r4, #4]
20005666:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000566a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000566e:	3301      	adds	r3, #1
20005670:	6025      	str	r5, [r4, #0]
20005672:	3210      	adds	r2, #16
20005674:	2b07      	cmp	r3, #7
20005676:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000567a:	f104 0408 	add.w	r4, r4, #8
2000567e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005682:	ddeb      	ble.n	2000565c <_vfprintf_r+0xbdc>
20005684:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005688:	4648      	mov	r0, r9
2000568a:	4631      	mov	r1, r6
2000568c:	465a      	mov	r2, fp
2000568e:	3404      	adds	r4, #4
20005690:	f7ff f9e8 	bl	20004a64 <__sprint_r>
20005694:	2800      	cmp	r0, #0
20005696:	f47f ab13 	bne.w	20004cc0 <_vfprintf_r+0x240>
2000569a:	3f10      	subs	r7, #16
2000569c:	2f10      	cmp	r7, #16
2000569e:	dce0      	bgt.n	20005662 <_vfprintf_r+0xbe2>
200056a0:	462b      	mov	r3, r5
200056a2:	4645      	mov	r5, r8
200056a4:	4698      	mov	r8, r3
200056a6:	6067      	str	r7, [r4, #4]
200056a8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200056ac:	f8c4 8000 	str.w	r8, [r4]
200056b0:	1c5a      	adds	r2, r3, #1
200056b2:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200056b6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200056ba:	19db      	adds	r3, r3, r7
200056bc:	2a07      	cmp	r2, #7
200056be:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200056c2:	f300 823a 	bgt.w	20005b3a <_vfprintf_r+0x10ba>
200056c6:	3408      	adds	r4, #8
200056c8:	e43e      	b.n	20004f48 <_vfprintf_r+0x4c8>
200056ca:	9913      	ldr	r1, [sp, #76]	; 0x4c
200056cc:	6063      	str	r3, [r4, #4]
200056ce:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200056d2:	6021      	str	r1, [r4, #0]
200056d4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200056d8:	3201      	adds	r2, #1
200056da:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200056de:	18cb      	adds	r3, r1, r3
200056e0:	2a07      	cmp	r2, #7
200056e2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200056e6:	f300 8549 	bgt.w	2000617c <_vfprintf_r+0x16fc>
200056ea:	3408      	adds	r4, #8
200056ec:	9a1d      	ldr	r2, [sp, #116]	; 0x74
200056ee:	2301      	movs	r3, #1
200056f0:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200056f4:	6063      	str	r3, [r4, #4]
200056f6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200056fa:	6022      	str	r2, [r4, #0]
200056fc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005700:	3301      	adds	r3, #1
20005702:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005706:	3201      	adds	r2, #1
20005708:	2b07      	cmp	r3, #7
2000570a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000570e:	bfd8      	it	le
20005710:	f104 0308 	addle.w	r3, r4, #8
20005714:	f300 8523 	bgt.w	2000615e <_vfprintf_r+0x16de>
20005718:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000571a:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
2000571e:	19c7      	adds	r7, r0, r7
20005720:	981a      	ldr	r0, [sp, #104]	; 0x68
20005722:	601f      	str	r7, [r3, #0]
20005724:	1a81      	subs	r1, r0, r2
20005726:	6059      	str	r1, [r3, #4]
20005728:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000572c:	1a8a      	subs	r2, r1, r2
2000572e:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20005732:	1812      	adds	r2, r2, r0
20005734:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005738:	3101      	adds	r1, #1
2000573a:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
2000573e:	2907      	cmp	r1, #7
20005740:	f340 8232 	ble.w	20005ba8 <_vfprintf_r+0x1128>
20005744:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005748:	4648      	mov	r0, r9
2000574a:	4631      	mov	r1, r6
2000574c:	320c      	adds	r2, #12
2000574e:	f7ff f989 	bl	20004a64 <__sprint_r>
20005752:	2800      	cmp	r0, #0
20005754:	f47f aab4 	bne.w	20004cc0 <_vfprintf_r+0x240>
20005758:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000575c:	3304      	adds	r3, #4
2000575e:	e456      	b.n	2000500e <_vfprintf_r+0x58e>
20005760:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005764:	4648      	mov	r0, r9
20005766:	4631      	mov	r1, r6
20005768:	320c      	adds	r2, #12
2000576a:	f7ff f97b 	bl	20004a64 <__sprint_r>
2000576e:	2800      	cmp	r0, #0
20005770:	f43f acb4 	beq.w	200050dc <_vfprintf_r+0x65c>
20005774:	f7ff baa4 	b.w	20004cc0 <_vfprintf_r+0x240>
20005778:	991a      	ldr	r1, [sp, #104]	; 0x68
2000577a:	2901      	cmp	r1, #1
2000577c:	dd4c      	ble.n	20005818 <_vfprintf_r+0xd98>
2000577e:	2301      	movs	r3, #1
20005780:	6063      	str	r3, [r4, #4]
20005782:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005786:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000578a:	3301      	adds	r3, #1
2000578c:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000578e:	3201      	adds	r2, #1
20005790:	2b07      	cmp	r3, #7
20005792:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005796:	6020      	str	r0, [r4, #0]
20005798:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000579c:	f300 81b2 	bgt.w	20005b04 <_vfprintf_r+0x1084>
200057a0:	3408      	adds	r4, #8
200057a2:	2301      	movs	r3, #1
200057a4:	6063      	str	r3, [r4, #4]
200057a6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200057aa:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200057ae:	3301      	adds	r3, #1
200057b0:	991d      	ldr	r1, [sp, #116]	; 0x74
200057b2:	3201      	adds	r2, #1
200057b4:	2b07      	cmp	r3, #7
200057b6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200057ba:	6021      	str	r1, [r4, #0]
200057bc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200057c0:	f300 8192 	bgt.w	20005ae8 <_vfprintf_r+0x1068>
200057c4:	3408      	adds	r4, #8
200057c6:	9812      	ldr	r0, [sp, #72]	; 0x48
200057c8:	2200      	movs	r2, #0
200057ca:	2300      	movs	r3, #0
200057cc:	991b      	ldr	r1, [sp, #108]	; 0x6c
200057ce:	f003 feb3 	bl	20009538 <__aeabi_dcmpeq>
200057d2:	2800      	cmp	r0, #0
200057d4:	f040 811d 	bne.w	20005a12 <_vfprintf_r+0xf92>
200057d8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200057da:	9813      	ldr	r0, [sp, #76]	; 0x4c
200057dc:	1e5a      	subs	r2, r3, #1
200057de:	6062      	str	r2, [r4, #4]
200057e0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200057e4:	1c41      	adds	r1, r0, #1
200057e6:	6021      	str	r1, [r4, #0]
200057e8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200057ec:	3301      	adds	r3, #1
200057ee:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200057f2:	188a      	adds	r2, r1, r2
200057f4:	2b07      	cmp	r3, #7
200057f6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200057fa:	dc21      	bgt.n	20005840 <_vfprintf_r+0xdc0>
200057fc:	3408      	adds	r4, #8
200057fe:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20005800:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005804:	981c      	ldr	r0, [sp, #112]	; 0x70
20005806:	6022      	str	r2, [r4, #0]
20005808:	6063      	str	r3, [r4, #4]
2000580a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000580e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005812:	3301      	adds	r3, #1
20005814:	f7ff bbf0 	b.w	20004ff8 <_vfprintf_r+0x578>
20005818:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000581a:	f012 0f01 	tst.w	r2, #1
2000581e:	d1ae      	bne.n	2000577e <_vfprintf_r+0xcfe>
20005820:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20005822:	2301      	movs	r3, #1
20005824:	6063      	str	r3, [r4, #4]
20005826:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000582a:	6022      	str	r2, [r4, #0]
2000582c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005830:	3301      	adds	r3, #1
20005832:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005836:	3201      	adds	r2, #1
20005838:	2b07      	cmp	r3, #7
2000583a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000583e:	dddd      	ble.n	200057fc <_vfprintf_r+0xd7c>
20005840:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005844:	4648      	mov	r0, r9
20005846:	4631      	mov	r1, r6
20005848:	320c      	adds	r2, #12
2000584a:	f7ff f90b 	bl	20004a64 <__sprint_r>
2000584e:	2800      	cmp	r0, #0
20005850:	f47f aa36 	bne.w	20004cc0 <_vfprintf_r+0x240>
20005854:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005858:	3404      	adds	r4, #4
2000585a:	e7d0      	b.n	200057fe <_vfprintf_r+0xd7e>
2000585c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005860:	4648      	mov	r0, r9
20005862:	4631      	mov	r1, r6
20005864:	320c      	adds	r2, #12
20005866:	f7ff f8fd 	bl	20004a64 <__sprint_r>
2000586a:	2800      	cmp	r0, #0
2000586c:	f47f aa28 	bne.w	20004cc0 <_vfprintf_r+0x240>
20005870:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005874:	3404      	adds	r4, #4
20005876:	f7ff bbb0 	b.w	20004fda <_vfprintf_r+0x55a>
2000587a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000587e:	4648      	mov	r0, r9
20005880:	4631      	mov	r1, r6
20005882:	320c      	adds	r2, #12
20005884:	f7ff f8ee 	bl	20004a64 <__sprint_r>
20005888:	2800      	cmp	r0, #0
2000588a:	f47f aa19 	bne.w	20004cc0 <_vfprintf_r+0x240>
2000588e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005892:	3404      	adds	r4, #4
20005894:	f7ff bb3c 	b.w	20004f10 <_vfprintf_r+0x490>
20005898:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000589c:	4648      	mov	r0, r9
2000589e:	4631      	mov	r1, r6
200058a0:	320c      	adds	r2, #12
200058a2:	f7ff f8df 	bl	20004a64 <__sprint_r>
200058a6:	2800      	cmp	r0, #0
200058a8:	f47f aa0a 	bne.w	20004cc0 <_vfprintf_r+0x240>
200058ac:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200058b0:	3404      	adds	r4, #4
200058b2:	f7ff bb43 	b.w	20004f3c <_vfprintf_r+0x4bc>
200058b6:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
200058ba:	2b00      	cmp	r3, #0
200058bc:	f340 81fd 	ble.w	20005cba <_vfprintf_r+0x123a>
200058c0:	991a      	ldr	r1, [sp, #104]	; 0x68
200058c2:	428b      	cmp	r3, r1
200058c4:	f6ff af01 	blt.w	200056ca <_vfprintf_r+0xc4a>
200058c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200058ca:	6061      	str	r1, [r4, #4]
200058cc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200058d0:	6022      	str	r2, [r4, #0]
200058d2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200058d6:	3301      	adds	r3, #1
200058d8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200058dc:	1852      	adds	r2, r2, r1
200058de:	2b07      	cmp	r3, #7
200058e0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200058e4:	bfd8      	it	le
200058e6:	f104 0308 	addle.w	r3, r4, #8
200058ea:	f300 8429 	bgt.w	20006140 <_vfprintf_r+0x16c0>
200058ee:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
200058f2:	981a      	ldr	r0, [sp, #104]	; 0x68
200058f4:	1a24      	subs	r4, r4, r0
200058f6:	2c00      	cmp	r4, #0
200058f8:	f340 81b3 	ble.w	20005c62 <_vfprintf_r+0x11e2>
200058fc:	2c10      	cmp	r4, #16
200058fe:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20005ae4 <_vfprintf_r+0x1064>
20005902:	f340 819d 	ble.w	20005c40 <_vfprintf_r+0x11c0>
20005906:	4642      	mov	r2, r8
20005908:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000590c:	46a8      	mov	r8, r5
2000590e:	2710      	movs	r7, #16
20005910:	f10a 0a0c 	add.w	sl, sl, #12
20005914:	4615      	mov	r5, r2
20005916:	e003      	b.n	20005920 <_vfprintf_r+0xea0>
20005918:	3c10      	subs	r4, #16
2000591a:	2c10      	cmp	r4, #16
2000591c:	f340 818d 	ble.w	20005c3a <_vfprintf_r+0x11ba>
20005920:	605f      	str	r7, [r3, #4]
20005922:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005926:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000592a:	3201      	adds	r2, #1
2000592c:	601d      	str	r5, [r3, #0]
2000592e:	3110      	adds	r1, #16
20005930:	2a07      	cmp	r2, #7
20005932:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005936:	f103 0308 	add.w	r3, r3, #8
2000593a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000593e:	ddeb      	ble.n	20005918 <_vfprintf_r+0xe98>
20005940:	4648      	mov	r0, r9
20005942:	4631      	mov	r1, r6
20005944:	4652      	mov	r2, sl
20005946:	f7ff f88d 	bl	20004a64 <__sprint_r>
2000594a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000594e:	3304      	adds	r3, #4
20005950:	2800      	cmp	r0, #0
20005952:	d0e1      	beq.n	20005918 <_vfprintf_r+0xe98>
20005954:	f7ff b9b4 	b.w	20004cc0 <_vfprintf_r+0x240>
20005958:	9a18      	ldr	r2, [sp, #96]	; 0x60
2000595a:	9819      	ldr	r0, [sp, #100]	; 0x64
2000595c:	4613      	mov	r3, r2
2000595e:	9213      	str	r2, [sp, #76]	; 0x4c
20005960:	f00a 020f 	and.w	r2, sl, #15
20005964:	ea4f 111a 	mov.w	r1, sl, lsr #4
20005968:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
2000596c:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20005970:	5c82      	ldrb	r2, [r0, r2]
20005972:	468a      	mov	sl, r1
20005974:	46e3      	mov	fp, ip
20005976:	ea5a 0c0b 	orrs.w	ip, sl, fp
2000597a:	f803 2d01 	strb.w	r2, [r3, #-1]!
2000597e:	d1ef      	bne.n	20005960 <_vfprintf_r+0xee0>
20005980:	9818      	ldr	r0, [sp, #96]	; 0x60
20005982:	9313      	str	r3, [sp, #76]	; 0x4c
20005984:	1ac0      	subs	r0, r0, r3
20005986:	9010      	str	r0, [sp, #64]	; 0x40
20005988:	f7ff ba41 	b.w	20004e0e <_vfprintf_r+0x38e>
2000598c:	2209      	movs	r2, #9
2000598e:	2300      	movs	r3, #0
20005990:	4552      	cmp	r2, sl
20005992:	eb73 000b 	sbcs.w	r0, r3, fp
20005996:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
2000599a:	d21f      	bcs.n	200059dc <_vfprintf_r+0xf5c>
2000599c:	4623      	mov	r3, r4
2000599e:	4644      	mov	r4, r8
200059a0:	46b8      	mov	r8, r7
200059a2:	461f      	mov	r7, r3
200059a4:	4650      	mov	r0, sl
200059a6:	4659      	mov	r1, fp
200059a8:	220a      	movs	r2, #10
200059aa:	2300      	movs	r3, #0
200059ac:	f003 fe1e 	bl	200095ec <__aeabi_uldivmod>
200059b0:	2300      	movs	r3, #0
200059b2:	4650      	mov	r0, sl
200059b4:	4659      	mov	r1, fp
200059b6:	f102 0c30 	add.w	ip, r2, #48	; 0x30
200059ba:	220a      	movs	r2, #10
200059bc:	f804 cd01 	strb.w	ip, [r4, #-1]!
200059c0:	f003 fe14 	bl	200095ec <__aeabi_uldivmod>
200059c4:	2209      	movs	r2, #9
200059c6:	2300      	movs	r3, #0
200059c8:	4682      	mov	sl, r0
200059ca:	468b      	mov	fp, r1
200059cc:	4552      	cmp	r2, sl
200059ce:	eb73 030b 	sbcs.w	r3, r3, fp
200059d2:	d3e7      	bcc.n	200059a4 <_vfprintf_r+0xf24>
200059d4:	463b      	mov	r3, r7
200059d6:	4647      	mov	r7, r8
200059d8:	46a0      	mov	r8, r4
200059da:	461c      	mov	r4, r3
200059dc:	f108 30ff 	add.w	r0, r8, #4294967295
200059e0:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
200059e4:	9013      	str	r0, [sp, #76]	; 0x4c
200059e6:	f808 ac01 	strb.w	sl, [r8, #-1]
200059ea:	9918      	ldr	r1, [sp, #96]	; 0x60
200059ec:	1a09      	subs	r1, r1, r0
200059ee:	9110      	str	r1, [sp, #64]	; 0x40
200059f0:	f7ff ba0d 	b.w	20004e0e <_vfprintf_r+0x38e>
200059f4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200059f8:	4648      	mov	r0, r9
200059fa:	4631      	mov	r1, r6
200059fc:	320c      	adds	r2, #12
200059fe:	f7ff f831 	bl	20004a64 <__sprint_r>
20005a02:	2800      	cmp	r0, #0
20005a04:	f47f a95c 	bne.w	20004cc0 <_vfprintf_r+0x240>
20005a08:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005a0c:	3404      	adds	r4, #4
20005a0e:	f7ff ba68 	b.w	20004ee2 <_vfprintf_r+0x462>
20005a12:	991a      	ldr	r1, [sp, #104]	; 0x68
20005a14:	1e4f      	subs	r7, r1, #1
20005a16:	2f00      	cmp	r7, #0
20005a18:	f77f aef1 	ble.w	200057fe <_vfprintf_r+0xd7e>
20005a1c:	2f10      	cmp	r7, #16
20005a1e:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20005ae4 <_vfprintf_r+0x1064>
20005a22:	dd4e      	ble.n	20005ac2 <_vfprintf_r+0x1042>
20005a24:	4643      	mov	r3, r8
20005a26:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20005a2a:	46a8      	mov	r8, r5
20005a2c:	f04f 0a10 	mov.w	sl, #16
20005a30:	f10b 0b0c 	add.w	fp, fp, #12
20005a34:	461d      	mov	r5, r3
20005a36:	e002      	b.n	20005a3e <_vfprintf_r+0xfbe>
20005a38:	3f10      	subs	r7, #16
20005a3a:	2f10      	cmp	r7, #16
20005a3c:	dd3e      	ble.n	20005abc <_vfprintf_r+0x103c>
20005a3e:	f8c4 a004 	str.w	sl, [r4, #4]
20005a42:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005a46:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005a4a:	3301      	adds	r3, #1
20005a4c:	6025      	str	r5, [r4, #0]
20005a4e:	3210      	adds	r2, #16
20005a50:	2b07      	cmp	r3, #7
20005a52:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005a56:	f104 0408 	add.w	r4, r4, #8
20005a5a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005a5e:	ddeb      	ble.n	20005a38 <_vfprintf_r+0xfb8>
20005a60:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005a64:	4648      	mov	r0, r9
20005a66:	4631      	mov	r1, r6
20005a68:	465a      	mov	r2, fp
20005a6a:	3404      	adds	r4, #4
20005a6c:	f7fe fffa 	bl	20004a64 <__sprint_r>
20005a70:	2800      	cmp	r0, #0
20005a72:	d0e1      	beq.n	20005a38 <_vfprintf_r+0xfb8>
20005a74:	f7ff b924 	b.w	20004cc0 <_vfprintf_r+0x240>
20005a78:	9816      	ldr	r0, [sp, #88]	; 0x58
20005a7a:	2130      	movs	r1, #48	; 0x30
20005a7c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005a80:	2201      	movs	r2, #1
20005a82:	2302      	movs	r3, #2
20005a84:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20005a88:	f04c 0c02 	orr.w	ip, ip, #2
20005a8c:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20005a90:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20005a94:	f7ff b986 	b.w	20004da4 <_vfprintf_r+0x324>
20005a98:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005a9a:	1d01      	adds	r1, r0, #4
20005a9c:	6803      	ldr	r3, [r0, #0]
20005a9e:	910b      	str	r1, [sp, #44]	; 0x2c
20005aa0:	469a      	mov	sl, r3
20005aa2:	f04f 0b00 	mov.w	fp, #0
20005aa6:	f7ff b973 	b.w	20004d90 <_vfprintf_r+0x310>
20005aaa:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005aac:	1d01      	adds	r1, r0, #4
20005aae:	6803      	ldr	r3, [r0, #0]
20005ab0:	910b      	str	r1, [sp, #44]	; 0x2c
20005ab2:	469a      	mov	sl, r3
20005ab4:	ea4f 7bea 	mov.w	fp, sl, asr #31
20005ab8:	f7ff bbad 	b.w	20005216 <_vfprintf_r+0x796>
20005abc:	462b      	mov	r3, r5
20005abe:	4645      	mov	r5, r8
20005ac0:	4698      	mov	r8, r3
20005ac2:	6067      	str	r7, [r4, #4]
20005ac4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005ac8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005acc:	3301      	adds	r3, #1
20005ace:	f8c4 8000 	str.w	r8, [r4]
20005ad2:	19d2      	adds	r2, r2, r7
20005ad4:	2b07      	cmp	r3, #7
20005ad6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005ada:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005ade:	f77f ae8d 	ble.w	200057fc <_vfprintf_r+0xd7c>
20005ae2:	e6ad      	b.n	20005840 <_vfprintf_r+0xdc0>
20005ae4:	2000a060 	.word	0x2000a060
20005ae8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005aec:	4648      	mov	r0, r9
20005aee:	4631      	mov	r1, r6
20005af0:	320c      	adds	r2, #12
20005af2:	f7fe ffb7 	bl	20004a64 <__sprint_r>
20005af6:	2800      	cmp	r0, #0
20005af8:	f47f a8e2 	bne.w	20004cc0 <_vfprintf_r+0x240>
20005afc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005b00:	3404      	adds	r4, #4
20005b02:	e660      	b.n	200057c6 <_vfprintf_r+0xd46>
20005b04:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005b08:	4648      	mov	r0, r9
20005b0a:	4631      	mov	r1, r6
20005b0c:	320c      	adds	r2, #12
20005b0e:	f7fe ffa9 	bl	20004a64 <__sprint_r>
20005b12:	2800      	cmp	r0, #0
20005b14:	f47f a8d4 	bne.w	20004cc0 <_vfprintf_r+0x240>
20005b18:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005b1c:	3404      	adds	r4, #4
20005b1e:	e640      	b.n	200057a2 <_vfprintf_r+0xd22>
20005b20:	2830      	cmp	r0, #48	; 0x30
20005b22:	f000 82ec 	beq.w	200060fe <_vfprintf_r+0x167e>
20005b26:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005b28:	2330      	movs	r3, #48	; 0x30
20005b2a:	f800 3d01 	strb.w	r3, [r0, #-1]!
20005b2e:	9918      	ldr	r1, [sp, #96]	; 0x60
20005b30:	9013      	str	r0, [sp, #76]	; 0x4c
20005b32:	1a09      	subs	r1, r1, r0
20005b34:	9110      	str	r1, [sp, #64]	; 0x40
20005b36:	f7ff b96a 	b.w	20004e0e <_vfprintf_r+0x38e>
20005b3a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005b3e:	4648      	mov	r0, r9
20005b40:	4631      	mov	r1, r6
20005b42:	320c      	adds	r2, #12
20005b44:	f7fe ff8e 	bl	20004a64 <__sprint_r>
20005b48:	2800      	cmp	r0, #0
20005b4a:	f47f a8b9 	bne.w	20004cc0 <_vfprintf_r+0x240>
20005b4e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005b52:	3404      	adds	r4, #4
20005b54:	f7ff b9f8 	b.w	20004f48 <_vfprintf_r+0x4c8>
20005b58:	f1da 0a00 	rsbs	sl, sl, #0
20005b5c:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20005b60:	232d      	movs	r3, #45	; 0x2d
20005b62:	ea5a 0c0b 	orrs.w	ip, sl, fp
20005b66:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005b6a:	bf0c      	ite	eq
20005b6c:	2200      	moveq	r2, #0
20005b6e:	2201      	movne	r2, #1
20005b70:	2301      	movs	r3, #1
20005b72:	f7ff b91b 	b.w	20004dac <_vfprintf_r+0x32c>
20005b76:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005b78:	462b      	mov	r3, r5
20005b7a:	782a      	ldrb	r2, [r5, #0]
20005b7c:	910b      	str	r1, [sp, #44]	; 0x2c
20005b7e:	f7ff b82a 	b.w	20004bd6 <_vfprintf_r+0x156>
20005b82:	462a      	mov	r2, r5
20005b84:	4645      	mov	r5, r8
20005b86:	4690      	mov	r8, r2
20005b88:	605f      	str	r7, [r3, #4]
20005b8a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005b8e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005b92:	3201      	adds	r2, #1
20005b94:	f8c3 8000 	str.w	r8, [r3]
20005b98:	19c9      	adds	r1, r1, r7
20005b9a:	2a07      	cmp	r2, #7
20005b9c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005ba0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005ba4:	f73f adce 	bgt.w	20005744 <_vfprintf_r+0xcc4>
20005ba8:	3308      	adds	r3, #8
20005baa:	f7ff ba30 	b.w	2000500e <_vfprintf_r+0x58e>
20005bae:	980a      	ldr	r0, [sp, #40]	; 0x28
20005bb0:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20005bb4:	f000 81ed 	beq.w	20005f92 <_vfprintf_r+0x1512>
20005bb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005bba:	4613      	mov	r3, r2
20005bbc:	1d0a      	adds	r2, r1, #4
20005bbe:	920b      	str	r2, [sp, #44]	; 0x2c
20005bc0:	f8b1 a000 	ldrh.w	sl, [r1]
20005bc4:	f1ba 0200 	subs.w	r2, sl, #0
20005bc8:	bf18      	it	ne
20005bca:	2201      	movne	r2, #1
20005bcc:	46d2      	mov	sl, sl
20005bce:	f04f 0b00 	mov.w	fp, #0
20005bd2:	f7ff b8e7 	b.w	20004da4 <_vfprintf_r+0x324>
20005bd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005bd8:	f013 0f40 	tst.w	r3, #64	; 0x40
20005bdc:	f000 81cc 	beq.w	20005f78 <_vfprintf_r+0x14f8>
20005be0:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005be2:	2301      	movs	r3, #1
20005be4:	1d01      	adds	r1, r0, #4
20005be6:	910b      	str	r1, [sp, #44]	; 0x2c
20005be8:	f8b0 a000 	ldrh.w	sl, [r0]
20005bec:	f1ba 0200 	subs.w	r2, sl, #0
20005bf0:	bf18      	it	ne
20005bf2:	2201      	movne	r2, #1
20005bf4:	46d2      	mov	sl, sl
20005bf6:	f04f 0b00 	mov.w	fp, #0
20005bfa:	f7ff b8d3 	b.w	20004da4 <_vfprintf_r+0x324>
20005bfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005c00:	f013 0f10 	tst.w	r3, #16
20005c04:	f000 81a4 	beq.w	20005f50 <_vfprintf_r+0x14d0>
20005c08:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005c0a:	9911      	ldr	r1, [sp, #68]	; 0x44
20005c0c:	f100 0a04 	add.w	sl, r0, #4
20005c10:	6803      	ldr	r3, [r0, #0]
20005c12:	6019      	str	r1, [r3, #0]
20005c14:	f7fe bf9c 	b.w	20004b50 <_vfprintf_r+0xd0>
20005c18:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005c1a:	1dc3      	adds	r3, r0, #7
20005c1c:	f023 0307 	bic.w	r3, r3, #7
20005c20:	f103 0108 	add.w	r1, r3, #8
20005c24:	910b      	str	r1, [sp, #44]	; 0x2c
20005c26:	f8d3 8004 	ldr.w	r8, [r3, #4]
20005c2a:	f8d3 a000 	ldr.w	sl, [r3]
20005c2e:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20005c32:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20005c36:	f7ff bb11 	b.w	2000525c <_vfprintf_r+0x7dc>
20005c3a:	462a      	mov	r2, r5
20005c3c:	4645      	mov	r5, r8
20005c3e:	4690      	mov	r8, r2
20005c40:	605c      	str	r4, [r3, #4]
20005c42:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005c46:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005c4a:	3201      	adds	r2, #1
20005c4c:	f8c3 8000 	str.w	r8, [r3]
20005c50:	1909      	adds	r1, r1, r4
20005c52:	2a07      	cmp	r2, #7
20005c54:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005c58:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005c5c:	f300 82ea 	bgt.w	20006234 <_vfprintf_r+0x17b4>
20005c60:	3308      	adds	r3, #8
20005c62:	990a      	ldr	r1, [sp, #40]	; 0x28
20005c64:	f011 0f01 	tst.w	r1, #1
20005c68:	f43f a9d1 	beq.w	2000500e <_vfprintf_r+0x58e>
20005c6c:	2201      	movs	r2, #1
20005c6e:	605a      	str	r2, [r3, #4]
20005c70:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005c74:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005c78:	3201      	adds	r2, #1
20005c7a:	981d      	ldr	r0, [sp, #116]	; 0x74
20005c7c:	3101      	adds	r1, #1
20005c7e:	2a07      	cmp	r2, #7
20005c80:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005c84:	6018      	str	r0, [r3, #0]
20005c86:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005c8a:	f73f ad5b 	bgt.w	20005744 <_vfprintf_r+0xcc4>
20005c8e:	3308      	adds	r3, #8
20005c90:	f7ff b9bd 	b.w	2000500e <_vfprintf_r+0x58e>
20005c94:	232d      	movs	r3, #45	; 0x2d
20005c96:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005c9a:	f7ff baf2 	b.w	20005282 <_vfprintf_r+0x802>
20005c9e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005ca2:	4648      	mov	r0, r9
20005ca4:	4631      	mov	r1, r6
20005ca6:	320c      	adds	r2, #12
20005ca8:	f7fe fedc 	bl	20004a64 <__sprint_r>
20005cac:	2800      	cmp	r0, #0
20005cae:	f47f a807 	bne.w	20004cc0 <_vfprintf_r+0x240>
20005cb2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005cb6:	3304      	adds	r3, #4
20005cb8:	e456      	b.n	20005568 <_vfprintf_r+0xae8>
20005cba:	2301      	movs	r3, #1
20005cbc:	6063      	str	r3, [r4, #4]
20005cbe:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005cc2:	f24a 03b0 	movw	r3, #41136	; 0xa0b0
20005cc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005cca:	6023      	str	r3, [r4, #0]
20005ccc:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20005cd0:	3201      	adds	r2, #1
20005cd2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005cd6:	3301      	adds	r3, #1
20005cd8:	2a07      	cmp	r2, #7
20005cda:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20005cde:	bfd8      	it	le
20005ce0:	f104 0308 	addle.w	r3, r4, #8
20005ce4:	f300 8187 	bgt.w	20005ff6 <_vfprintf_r+0x1576>
20005ce8:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005cec:	b93a      	cbnz	r2, 20005cfe <_vfprintf_r+0x127e>
20005cee:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20005cf0:	b92a      	cbnz	r2, 20005cfe <_vfprintf_r+0x127e>
20005cf2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005cf6:	f01c 0f01 	tst.w	ip, #1
20005cfa:	f43f a988 	beq.w	2000500e <_vfprintf_r+0x58e>
20005cfe:	2201      	movs	r2, #1
20005d00:	605a      	str	r2, [r3, #4]
20005d02:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005d06:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005d0a:	3201      	adds	r2, #1
20005d0c:	981d      	ldr	r0, [sp, #116]	; 0x74
20005d0e:	3101      	adds	r1, #1
20005d10:	2a07      	cmp	r2, #7
20005d12:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005d16:	6018      	str	r0, [r3, #0]
20005d18:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005d1c:	f300 8179 	bgt.w	20006012 <_vfprintf_r+0x1592>
20005d20:	3308      	adds	r3, #8
20005d22:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005d26:	427f      	negs	r7, r7
20005d28:	2f00      	cmp	r7, #0
20005d2a:	f340 81b3 	ble.w	20006094 <_vfprintf_r+0x1614>
20005d2e:	2f10      	cmp	r7, #16
20005d30:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20006384 <_vfprintf_r+0x1904>
20005d34:	f340 81d2 	ble.w	200060dc <_vfprintf_r+0x165c>
20005d38:	4642      	mov	r2, r8
20005d3a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005d3e:	46a8      	mov	r8, r5
20005d40:	2410      	movs	r4, #16
20005d42:	f10a 0a0c 	add.w	sl, sl, #12
20005d46:	4615      	mov	r5, r2
20005d48:	e003      	b.n	20005d52 <_vfprintf_r+0x12d2>
20005d4a:	3f10      	subs	r7, #16
20005d4c:	2f10      	cmp	r7, #16
20005d4e:	f340 81c2 	ble.w	200060d6 <_vfprintf_r+0x1656>
20005d52:	605c      	str	r4, [r3, #4]
20005d54:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005d58:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005d5c:	3201      	adds	r2, #1
20005d5e:	601d      	str	r5, [r3, #0]
20005d60:	3110      	adds	r1, #16
20005d62:	2a07      	cmp	r2, #7
20005d64:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005d68:	f103 0308 	add.w	r3, r3, #8
20005d6c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005d70:	ddeb      	ble.n	20005d4a <_vfprintf_r+0x12ca>
20005d72:	4648      	mov	r0, r9
20005d74:	4631      	mov	r1, r6
20005d76:	4652      	mov	r2, sl
20005d78:	f7fe fe74 	bl	20004a64 <__sprint_r>
20005d7c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005d80:	3304      	adds	r3, #4
20005d82:	2800      	cmp	r0, #0
20005d84:	d0e1      	beq.n	20005d4a <_vfprintf_r+0x12ca>
20005d86:	f7fe bf9b 	b.w	20004cc0 <_vfprintf_r+0x240>
20005d8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005d8c:	1c6b      	adds	r3, r5, #1
20005d8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005d90:	f042 0220 	orr.w	r2, r2, #32
20005d94:	920a      	str	r2, [sp, #40]	; 0x28
20005d96:	786a      	ldrb	r2, [r5, #1]
20005d98:	910b      	str	r1, [sp, #44]	; 0x2c
20005d9a:	f7fe bf1c 	b.w	20004bd6 <_vfprintf_r+0x156>
20005d9e:	4650      	mov	r0, sl
20005da0:	4641      	mov	r1, r8
20005da2:	f002 fff1 	bl	20008d88 <__isnand>
20005da6:	2800      	cmp	r0, #0
20005da8:	f040 80ff 	bne.w	20005faa <_vfprintf_r+0x152a>
20005dac:	f1b7 3fff 	cmp.w	r7, #4294967295
20005db0:	f000 8251 	beq.w	20006256 <_vfprintf_r+0x17d6>
20005db4:	9816      	ldr	r0, [sp, #88]	; 0x58
20005db6:	2867      	cmp	r0, #103	; 0x67
20005db8:	bf14      	ite	ne
20005dba:	2300      	movne	r3, #0
20005dbc:	2301      	moveq	r3, #1
20005dbe:	2847      	cmp	r0, #71	; 0x47
20005dc0:	bf08      	it	eq
20005dc2:	f043 0301 	orreq.w	r3, r3, #1
20005dc6:	b113      	cbz	r3, 20005dce <_vfprintf_r+0x134e>
20005dc8:	2f00      	cmp	r7, #0
20005dca:	bf08      	it	eq
20005dcc:	2701      	moveq	r7, #1
20005dce:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20005dd2:	4643      	mov	r3, r8
20005dd4:	4652      	mov	r2, sl
20005dd6:	990a      	ldr	r1, [sp, #40]	; 0x28
20005dd8:	e9c0 2300 	strd	r2, r3, [r0]
20005ddc:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20005de0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20005de4:	910a      	str	r1, [sp, #40]	; 0x28
20005de6:	2b00      	cmp	r3, #0
20005de8:	f2c0 8264 	blt.w	200062b4 <_vfprintf_r+0x1834>
20005dec:	2100      	movs	r1, #0
20005dee:	9117      	str	r1, [sp, #92]	; 0x5c
20005df0:	9816      	ldr	r0, [sp, #88]	; 0x58
20005df2:	2866      	cmp	r0, #102	; 0x66
20005df4:	bf14      	ite	ne
20005df6:	2300      	movne	r3, #0
20005df8:	2301      	moveq	r3, #1
20005dfa:	2846      	cmp	r0, #70	; 0x46
20005dfc:	bf08      	it	eq
20005dfe:	f043 0301 	orreq.w	r3, r3, #1
20005e02:	9310      	str	r3, [sp, #64]	; 0x40
20005e04:	2b00      	cmp	r3, #0
20005e06:	f000 81d1 	beq.w	200061ac <_vfprintf_r+0x172c>
20005e0a:	46bc      	mov	ip, r7
20005e0c:	2303      	movs	r3, #3
20005e0e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20005e12:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20005e16:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20005e1a:	4648      	mov	r0, r9
20005e1c:	9300      	str	r3, [sp, #0]
20005e1e:	9102      	str	r1, [sp, #8]
20005e20:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20005e24:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005e28:	310c      	adds	r1, #12
20005e2a:	f8cd c004 	str.w	ip, [sp, #4]
20005e2e:	9103      	str	r1, [sp, #12]
20005e30:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20005e34:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005e38:	9104      	str	r1, [sp, #16]
20005e3a:	f000 fbc5 	bl	200065c8 <_dtoa_r>
20005e3e:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005e40:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20005e44:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20005e48:	bf18      	it	ne
20005e4a:	2301      	movne	r3, #1
20005e4c:	2a47      	cmp	r2, #71	; 0x47
20005e4e:	bf0c      	ite	eq
20005e50:	2300      	moveq	r3, #0
20005e52:	f003 0301 	andne.w	r3, r3, #1
20005e56:	9013      	str	r0, [sp, #76]	; 0x4c
20005e58:	b933      	cbnz	r3, 20005e68 <_vfprintf_r+0x13e8>
20005e5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005e5c:	f013 0f01 	tst.w	r3, #1
20005e60:	bf08      	it	eq
20005e62:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20005e66:	d016      	beq.n	20005e96 <_vfprintf_r+0x1416>
20005e68:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005e6a:	9910      	ldr	r1, [sp, #64]	; 0x40
20005e6c:	eb00 0b0c 	add.w	fp, r0, ip
20005e70:	b131      	cbz	r1, 20005e80 <_vfprintf_r+0x1400>
20005e72:	7803      	ldrb	r3, [r0, #0]
20005e74:	2b30      	cmp	r3, #48	; 0x30
20005e76:	f000 80da 	beq.w	2000602e <_vfprintf_r+0x15ae>
20005e7a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20005e7e:	449b      	add	fp, r3
20005e80:	4650      	mov	r0, sl
20005e82:	2200      	movs	r2, #0
20005e84:	2300      	movs	r3, #0
20005e86:	4641      	mov	r1, r8
20005e88:	f003 fb56 	bl	20009538 <__aeabi_dcmpeq>
20005e8c:	2800      	cmp	r0, #0
20005e8e:	f000 81c2 	beq.w	20006216 <_vfprintf_r+0x1796>
20005e92:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20005e96:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005e98:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005e9a:	2a67      	cmp	r2, #103	; 0x67
20005e9c:	bf14      	ite	ne
20005e9e:	2300      	movne	r3, #0
20005ea0:	2301      	moveq	r3, #1
20005ea2:	2a47      	cmp	r2, #71	; 0x47
20005ea4:	bf08      	it	eq
20005ea6:	f043 0301 	orreq.w	r3, r3, #1
20005eaa:	ebc0 000b 	rsb	r0, r0, fp
20005eae:	901a      	str	r0, [sp, #104]	; 0x68
20005eb0:	2b00      	cmp	r3, #0
20005eb2:	f000 818a 	beq.w	200061ca <_vfprintf_r+0x174a>
20005eb6:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20005eba:	f111 0f03 	cmn.w	r1, #3
20005ebe:	9110      	str	r1, [sp, #64]	; 0x40
20005ec0:	db02      	blt.n	20005ec8 <_vfprintf_r+0x1448>
20005ec2:	428f      	cmp	r7, r1
20005ec4:	f280 818c 	bge.w	200061e0 <_vfprintf_r+0x1760>
20005ec8:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005eca:	3a02      	subs	r2, #2
20005ecc:	9216      	str	r2, [sp, #88]	; 0x58
20005ece:	9910      	ldr	r1, [sp, #64]	; 0x40
20005ed0:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005ed2:	1e4b      	subs	r3, r1, #1
20005ed4:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005ed8:	2b00      	cmp	r3, #0
20005eda:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20005ede:	f2c0 8234 	blt.w	2000634a <_vfprintf_r+0x18ca>
20005ee2:	222b      	movs	r2, #43	; 0x2b
20005ee4:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20005ee8:	2b09      	cmp	r3, #9
20005eea:	f300 81b6 	bgt.w	2000625a <_vfprintf_r+0x17da>
20005eee:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005ef2:	3330      	adds	r3, #48	; 0x30
20005ef4:	3204      	adds	r2, #4
20005ef6:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20005efa:	2330      	movs	r3, #48	; 0x30
20005efc:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20005f00:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005f04:	981a      	ldr	r0, [sp, #104]	; 0x68
20005f06:	991a      	ldr	r1, [sp, #104]	; 0x68
20005f08:	1ad3      	subs	r3, r2, r3
20005f0a:	1818      	adds	r0, r3, r0
20005f0c:	931c      	str	r3, [sp, #112]	; 0x70
20005f0e:	2901      	cmp	r1, #1
20005f10:	9010      	str	r0, [sp, #64]	; 0x40
20005f12:	f340 8210 	ble.w	20006336 <_vfprintf_r+0x18b6>
20005f16:	9810      	ldr	r0, [sp, #64]	; 0x40
20005f18:	3001      	adds	r0, #1
20005f1a:	9010      	str	r0, [sp, #64]	; 0x40
20005f1c:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20005f20:	910c      	str	r1, [sp, #48]	; 0x30
20005f22:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005f24:	2800      	cmp	r0, #0
20005f26:	f000 816e 	beq.w	20006206 <_vfprintf_r+0x1786>
20005f2a:	232d      	movs	r3, #45	; 0x2d
20005f2c:	2100      	movs	r1, #0
20005f2e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20005f32:	9117      	str	r1, [sp, #92]	; 0x5c
20005f34:	f7fe bf74 	b.w	20004e20 <_vfprintf_r+0x3a0>
20005f38:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005f3a:	f04f 0c00 	mov.w	ip, #0
20005f3e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005f42:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20005f46:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20005f4a:	920c      	str	r2, [sp, #48]	; 0x30
20005f4c:	f7fe bf67 	b.w	20004e1e <_vfprintf_r+0x39e>
20005f50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005f52:	f012 0f40 	tst.w	r2, #64	; 0x40
20005f56:	bf17      	itett	ne
20005f58:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20005f5a:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20005f5c:	9911      	ldrne	r1, [sp, #68]	; 0x44
20005f5e:	f100 0a04 	addne.w	sl, r0, #4
20005f62:	bf11      	iteee	ne
20005f64:	6803      	ldrne	r3, [r0, #0]
20005f66:	f102 0a04 	addeq.w	sl, r2, #4
20005f6a:	6813      	ldreq	r3, [r2, #0]
20005f6c:	9811      	ldreq	r0, [sp, #68]	; 0x44
20005f6e:	bf14      	ite	ne
20005f70:	8019      	strhne	r1, [r3, #0]
20005f72:	6018      	streq	r0, [r3, #0]
20005f74:	f7fe bdec 	b.w	20004b50 <_vfprintf_r+0xd0>
20005f78:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005f7a:	1d13      	adds	r3, r2, #4
20005f7c:	930b      	str	r3, [sp, #44]	; 0x2c
20005f7e:	6811      	ldr	r1, [r2, #0]
20005f80:	2301      	movs	r3, #1
20005f82:	1e0a      	subs	r2, r1, #0
20005f84:	bf18      	it	ne
20005f86:	2201      	movne	r2, #1
20005f88:	468a      	mov	sl, r1
20005f8a:	f04f 0b00 	mov.w	fp, #0
20005f8e:	f7fe bf09 	b.w	20004da4 <_vfprintf_r+0x324>
20005f92:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005f94:	1d02      	adds	r2, r0, #4
20005f96:	920b      	str	r2, [sp, #44]	; 0x2c
20005f98:	6801      	ldr	r1, [r0, #0]
20005f9a:	1e0a      	subs	r2, r1, #0
20005f9c:	bf18      	it	ne
20005f9e:	2201      	movne	r2, #1
20005fa0:	468a      	mov	sl, r1
20005fa2:	f04f 0b00 	mov.w	fp, #0
20005fa6:	f7fe befd 	b.w	20004da4 <_vfprintf_r+0x324>
20005faa:	f24a 0290 	movw	r2, #41104	; 0xa090
20005fae:	f24a 038c 	movw	r3, #41100	; 0xa08c
20005fb2:	9916      	ldr	r1, [sp, #88]	; 0x58
20005fb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005fb8:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005fbc:	2003      	movs	r0, #3
20005fbe:	2947      	cmp	r1, #71	; 0x47
20005fc0:	bfd8      	it	le
20005fc2:	461a      	movle	r2, r3
20005fc4:	9213      	str	r2, [sp, #76]	; 0x4c
20005fc6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005fc8:	900c      	str	r0, [sp, #48]	; 0x30
20005fca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20005fce:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20005fd2:	920a      	str	r2, [sp, #40]	; 0x28
20005fd4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005fd8:	9010      	str	r0, [sp, #64]	; 0x40
20005fda:	f7fe bf20 	b.w	20004e1e <_vfprintf_r+0x39e>
20005fde:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005fe2:	4648      	mov	r0, r9
20005fe4:	4631      	mov	r1, r6
20005fe6:	320c      	adds	r2, #12
20005fe8:	f7fe fd3c 	bl	20004a64 <__sprint_r>
20005fec:	2800      	cmp	r0, #0
20005fee:	f47e ae67 	bne.w	20004cc0 <_vfprintf_r+0x240>
20005ff2:	f7fe be62 	b.w	20004cba <_vfprintf_r+0x23a>
20005ff6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005ffa:	4648      	mov	r0, r9
20005ffc:	4631      	mov	r1, r6
20005ffe:	320c      	adds	r2, #12
20006000:	f7fe fd30 	bl	20004a64 <__sprint_r>
20006004:	2800      	cmp	r0, #0
20006006:	f47e ae5b 	bne.w	20004cc0 <_vfprintf_r+0x240>
2000600a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000600e:	3304      	adds	r3, #4
20006010:	e66a      	b.n	20005ce8 <_vfprintf_r+0x1268>
20006012:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006016:	4648      	mov	r0, r9
20006018:	4631      	mov	r1, r6
2000601a:	320c      	adds	r2, #12
2000601c:	f7fe fd22 	bl	20004a64 <__sprint_r>
20006020:	2800      	cmp	r0, #0
20006022:	f47e ae4d 	bne.w	20004cc0 <_vfprintf_r+0x240>
20006026:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000602a:	3304      	adds	r3, #4
2000602c:	e679      	b.n	20005d22 <_vfprintf_r+0x12a2>
2000602e:	4650      	mov	r0, sl
20006030:	2200      	movs	r2, #0
20006032:	2300      	movs	r3, #0
20006034:	4641      	mov	r1, r8
20006036:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
2000603a:	f003 fa7d 	bl	20009538 <__aeabi_dcmpeq>
2000603e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20006042:	2800      	cmp	r0, #0
20006044:	f47f af19 	bne.w	20005e7a <_vfprintf_r+0x13fa>
20006048:	f1cc 0301 	rsb	r3, ip, #1
2000604c:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20006050:	e715      	b.n	20005e7e <_vfprintf_r+0x13fe>
20006052:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006054:	4252      	negs	r2, r2
20006056:	920f      	str	r2, [sp, #60]	; 0x3c
20006058:	f7ff b887 	b.w	2000516a <_vfprintf_r+0x6ea>
2000605c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006060:	4648      	mov	r0, r9
20006062:	4631      	mov	r1, r6
20006064:	320c      	adds	r2, #12
20006066:	f7fe fcfd 	bl	20004a64 <__sprint_r>
2000606a:	2800      	cmp	r0, #0
2000606c:	f47e ae28 	bne.w	20004cc0 <_vfprintf_r+0x240>
20006070:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006074:	3304      	adds	r3, #4
20006076:	f7ff ba93 	b.w	200055a0 <_vfprintf_r+0xb20>
2000607a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000607e:	4648      	mov	r0, r9
20006080:	4631      	mov	r1, r6
20006082:	320c      	adds	r2, #12
20006084:	f7fe fcee 	bl	20004a64 <__sprint_r>
20006088:	2800      	cmp	r0, #0
2000608a:	f47e ae19 	bne.w	20004cc0 <_vfprintf_r+0x240>
2000608e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006092:	3304      	adds	r3, #4
20006094:	991a      	ldr	r1, [sp, #104]	; 0x68
20006096:	9813      	ldr	r0, [sp, #76]	; 0x4c
20006098:	6059      	str	r1, [r3, #4]
2000609a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000609e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200060a2:	6018      	str	r0, [r3, #0]
200060a4:	3201      	adds	r2, #1
200060a6:	981a      	ldr	r0, [sp, #104]	; 0x68
200060a8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200060ac:	1809      	adds	r1, r1, r0
200060ae:	2a07      	cmp	r2, #7
200060b0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200060b4:	f73f ab46 	bgt.w	20005744 <_vfprintf_r+0xcc4>
200060b8:	3308      	adds	r3, #8
200060ba:	f7fe bfa8 	b.w	2000500e <_vfprintf_r+0x58e>
200060be:	2100      	movs	r1, #0
200060c0:	9117      	str	r1, [sp, #92]	; 0x5c
200060c2:	f7fe fc9f 	bl	20004a04 <strlen>
200060c6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200060ca:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200060ce:	9010      	str	r0, [sp, #64]	; 0x40
200060d0:	920c      	str	r2, [sp, #48]	; 0x30
200060d2:	f7fe bea4 	b.w	20004e1e <_vfprintf_r+0x39e>
200060d6:	462a      	mov	r2, r5
200060d8:	4645      	mov	r5, r8
200060da:	4690      	mov	r8, r2
200060dc:	605f      	str	r7, [r3, #4]
200060de:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200060e2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200060e6:	3201      	adds	r2, #1
200060e8:	f8c3 8000 	str.w	r8, [r3]
200060ec:	19c9      	adds	r1, r1, r7
200060ee:	2a07      	cmp	r2, #7
200060f0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200060f4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200060f8:	dcbf      	bgt.n	2000607a <_vfprintf_r+0x15fa>
200060fa:	3308      	adds	r3, #8
200060fc:	e7ca      	b.n	20006094 <_vfprintf_r+0x1614>
200060fe:	9a18      	ldr	r2, [sp, #96]	; 0x60
20006100:	9913      	ldr	r1, [sp, #76]	; 0x4c
20006102:	1a51      	subs	r1, r2, r1
20006104:	9110      	str	r1, [sp, #64]	; 0x40
20006106:	f7fe be82 	b.w	20004e0e <_vfprintf_r+0x38e>
2000610a:	4648      	mov	r0, r9
2000610c:	4631      	mov	r1, r6
2000610e:	f000 f949 	bl	200063a4 <__swsetup_r>
20006112:	2800      	cmp	r0, #0
20006114:	f47e add8 	bne.w	20004cc8 <_vfprintf_r+0x248>
20006118:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
2000611c:	fa1f f38c 	uxth.w	r3, ip
20006120:	f7fe bcf6 	b.w	20004b10 <_vfprintf_r+0x90>
20006124:	2f06      	cmp	r7, #6
20006126:	bf28      	it	cs
20006128:	2706      	movcs	r7, #6
2000612a:	f24a 01a8 	movw	r1, #41128	; 0xa0a8
2000612e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006132:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20006136:	9710      	str	r7, [sp, #64]	; 0x40
20006138:	9113      	str	r1, [sp, #76]	; 0x4c
2000613a:	920c      	str	r2, [sp, #48]	; 0x30
2000613c:	f7fe bfe8 	b.w	20005110 <_vfprintf_r+0x690>
20006140:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006144:	4648      	mov	r0, r9
20006146:	4631      	mov	r1, r6
20006148:	320c      	adds	r2, #12
2000614a:	f7fe fc8b 	bl	20004a64 <__sprint_r>
2000614e:	2800      	cmp	r0, #0
20006150:	f47e adb6 	bne.w	20004cc0 <_vfprintf_r+0x240>
20006154:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006158:	3304      	adds	r3, #4
2000615a:	f7ff bbc8 	b.w	200058ee <_vfprintf_r+0xe6e>
2000615e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006162:	4648      	mov	r0, r9
20006164:	4631      	mov	r1, r6
20006166:	320c      	adds	r2, #12
20006168:	f7fe fc7c 	bl	20004a64 <__sprint_r>
2000616c:	2800      	cmp	r0, #0
2000616e:	f47e ada7 	bne.w	20004cc0 <_vfprintf_r+0x240>
20006172:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20006176:	3304      	adds	r3, #4
20006178:	f7ff bace 	b.w	20005718 <_vfprintf_r+0xc98>
2000617c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006180:	4648      	mov	r0, r9
20006182:	4631      	mov	r1, r6
20006184:	320c      	adds	r2, #12
20006186:	f7fe fc6d 	bl	20004a64 <__sprint_r>
2000618a:	2800      	cmp	r0, #0
2000618c:	f47e ad98 	bne.w	20004cc0 <_vfprintf_r+0x240>
20006190:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006194:	3404      	adds	r4, #4
20006196:	f7ff baa9 	b.w	200056ec <_vfprintf_r+0xc6c>
2000619a:	9710      	str	r7, [sp, #64]	; 0x40
2000619c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200061a0:	9017      	str	r0, [sp, #92]	; 0x5c
200061a2:	970c      	str	r7, [sp, #48]	; 0x30
200061a4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200061a8:	f7fe be39 	b.w	20004e1e <_vfprintf_r+0x39e>
200061ac:	9916      	ldr	r1, [sp, #88]	; 0x58
200061ae:	2965      	cmp	r1, #101	; 0x65
200061b0:	bf14      	ite	ne
200061b2:	2300      	movne	r3, #0
200061b4:	2301      	moveq	r3, #1
200061b6:	2945      	cmp	r1, #69	; 0x45
200061b8:	bf08      	it	eq
200061ba:	f043 0301 	orreq.w	r3, r3, #1
200061be:	2b00      	cmp	r3, #0
200061c0:	d046      	beq.n	20006250 <_vfprintf_r+0x17d0>
200061c2:	f107 0c01 	add.w	ip, r7, #1
200061c6:	2302      	movs	r3, #2
200061c8:	e621      	b.n	20005e0e <_vfprintf_r+0x138e>
200061ca:	9b16      	ldr	r3, [sp, #88]	; 0x58
200061cc:	2b65      	cmp	r3, #101	; 0x65
200061ce:	dd76      	ble.n	200062be <_vfprintf_r+0x183e>
200061d0:	9a16      	ldr	r2, [sp, #88]	; 0x58
200061d2:	2a66      	cmp	r2, #102	; 0x66
200061d4:	bf1c      	itt	ne
200061d6:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
200061da:	9310      	strne	r3, [sp, #64]	; 0x40
200061dc:	f000 8083 	beq.w	200062e6 <_vfprintf_r+0x1866>
200061e0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200061e2:	9810      	ldr	r0, [sp, #64]	; 0x40
200061e4:	4283      	cmp	r3, r0
200061e6:	dc6e      	bgt.n	200062c6 <_vfprintf_r+0x1846>
200061e8:	990a      	ldr	r1, [sp, #40]	; 0x28
200061ea:	f011 0f01 	tst.w	r1, #1
200061ee:	f040 808e 	bne.w	2000630e <_vfprintf_r+0x188e>
200061f2:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200061f6:	2367      	movs	r3, #103	; 0x67
200061f8:	920c      	str	r2, [sp, #48]	; 0x30
200061fa:	9316      	str	r3, [sp, #88]	; 0x58
200061fc:	e691      	b.n	20005f22 <_vfprintf_r+0x14a2>
200061fe:	2700      	movs	r7, #0
20006200:	461d      	mov	r5, r3
20006202:	f7fe bce9 	b.w	20004bd8 <_vfprintf_r+0x158>
20006206:	9910      	ldr	r1, [sp, #64]	; 0x40
20006208:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000620c:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20006210:	910c      	str	r1, [sp, #48]	; 0x30
20006212:	f7fe be04 	b.w	20004e1e <_vfprintf_r+0x39e>
20006216:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
2000621a:	459b      	cmp	fp, r3
2000621c:	bf98      	it	ls
2000621e:	469b      	movls	fp, r3
20006220:	f67f ae39 	bls.w	20005e96 <_vfprintf_r+0x1416>
20006224:	2230      	movs	r2, #48	; 0x30
20006226:	f803 2b01 	strb.w	r2, [r3], #1
2000622a:	459b      	cmp	fp, r3
2000622c:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20006230:	d8f9      	bhi.n	20006226 <_vfprintf_r+0x17a6>
20006232:	e630      	b.n	20005e96 <_vfprintf_r+0x1416>
20006234:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006238:	4648      	mov	r0, r9
2000623a:	4631      	mov	r1, r6
2000623c:	320c      	adds	r2, #12
2000623e:	f7fe fc11 	bl	20004a64 <__sprint_r>
20006242:	2800      	cmp	r0, #0
20006244:	f47e ad3c 	bne.w	20004cc0 <_vfprintf_r+0x240>
20006248:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000624c:	3304      	adds	r3, #4
2000624e:	e508      	b.n	20005c62 <_vfprintf_r+0x11e2>
20006250:	46bc      	mov	ip, r7
20006252:	3302      	adds	r3, #2
20006254:	e5db      	b.n	20005e0e <_vfprintf_r+0x138e>
20006256:	3707      	adds	r7, #7
20006258:	e5b9      	b.n	20005dce <_vfprintf_r+0x134e>
2000625a:	f246 6c67 	movw	ip, #26215	; 0x6667
2000625e:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20006262:	3103      	adds	r1, #3
20006264:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20006268:	fb8c 2003 	smull	r2, r0, ip, r3
2000626c:	17da      	asrs	r2, r3, #31
2000626e:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20006272:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20006276:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
2000627a:	4613      	mov	r3, r2
2000627c:	3030      	adds	r0, #48	; 0x30
2000627e:	2a09      	cmp	r2, #9
20006280:	f801 0d01 	strb.w	r0, [r1, #-1]!
20006284:	dcf0      	bgt.n	20006268 <_vfprintf_r+0x17e8>
20006286:	3330      	adds	r3, #48	; 0x30
20006288:	1e48      	subs	r0, r1, #1
2000628a:	b2da      	uxtb	r2, r3
2000628c:	f801 2c01 	strb.w	r2, [r1, #-1]
20006290:	9b07      	ldr	r3, [sp, #28]
20006292:	4283      	cmp	r3, r0
20006294:	d96a      	bls.n	2000636c <_vfprintf_r+0x18ec>
20006296:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
2000629a:	3303      	adds	r3, #3
2000629c:	e001      	b.n	200062a2 <_vfprintf_r+0x1822>
2000629e:	f811 2b01 	ldrb.w	r2, [r1], #1
200062a2:	f803 2c01 	strb.w	r2, [r3, #-1]
200062a6:	461a      	mov	r2, r3
200062a8:	f8dd c01c 	ldr.w	ip, [sp, #28]
200062ac:	3301      	adds	r3, #1
200062ae:	458c      	cmp	ip, r1
200062b0:	d8f5      	bhi.n	2000629e <_vfprintf_r+0x181e>
200062b2:	e625      	b.n	20005f00 <_vfprintf_r+0x1480>
200062b4:	222d      	movs	r2, #45	; 0x2d
200062b6:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
200062ba:	9217      	str	r2, [sp, #92]	; 0x5c
200062bc:	e598      	b.n	20005df0 <_vfprintf_r+0x1370>
200062be:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200062c2:	9010      	str	r0, [sp, #64]	; 0x40
200062c4:	e603      	b.n	20005ece <_vfprintf_r+0x144e>
200062c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
200062c8:	991a      	ldr	r1, [sp, #104]	; 0x68
200062ca:	2b00      	cmp	r3, #0
200062cc:	bfda      	itte	le
200062ce:	9810      	ldrle	r0, [sp, #64]	; 0x40
200062d0:	f1c0 0302 	rsble	r3, r0, #2
200062d4:	2301      	movgt	r3, #1
200062d6:	185b      	adds	r3, r3, r1
200062d8:	2267      	movs	r2, #103	; 0x67
200062da:	9310      	str	r3, [sp, #64]	; 0x40
200062dc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
200062e0:	9216      	str	r2, [sp, #88]	; 0x58
200062e2:	930c      	str	r3, [sp, #48]	; 0x30
200062e4:	e61d      	b.n	20005f22 <_vfprintf_r+0x14a2>
200062e6:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200062ea:	2800      	cmp	r0, #0
200062ec:	9010      	str	r0, [sp, #64]	; 0x40
200062ee:	dd31      	ble.n	20006354 <_vfprintf_r+0x18d4>
200062f0:	b91f      	cbnz	r7, 200062fa <_vfprintf_r+0x187a>
200062f2:	990a      	ldr	r1, [sp, #40]	; 0x28
200062f4:	f011 0f01 	tst.w	r1, #1
200062f8:	d00e      	beq.n	20006318 <_vfprintf_r+0x1898>
200062fa:	9810      	ldr	r0, [sp, #64]	; 0x40
200062fc:	2166      	movs	r1, #102	; 0x66
200062fe:	9116      	str	r1, [sp, #88]	; 0x58
20006300:	1c43      	adds	r3, r0, #1
20006302:	19db      	adds	r3, r3, r7
20006304:	9310      	str	r3, [sp, #64]	; 0x40
20006306:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
2000630a:	920c      	str	r2, [sp, #48]	; 0x30
2000630c:	e609      	b.n	20005f22 <_vfprintf_r+0x14a2>
2000630e:	9810      	ldr	r0, [sp, #64]	; 0x40
20006310:	2167      	movs	r1, #103	; 0x67
20006312:	9116      	str	r1, [sp, #88]	; 0x58
20006314:	3001      	adds	r0, #1
20006316:	9010      	str	r0, [sp, #64]	; 0x40
20006318:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000631c:	920c      	str	r2, [sp, #48]	; 0x30
2000631e:	e600      	b.n	20005f22 <_vfprintf_r+0x14a2>
20006320:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006322:	781a      	ldrb	r2, [r3, #0]
20006324:	680f      	ldr	r7, [r1, #0]
20006326:	3104      	adds	r1, #4
20006328:	910b      	str	r1, [sp, #44]	; 0x2c
2000632a:	2f00      	cmp	r7, #0
2000632c:	bfb8      	it	lt
2000632e:	f04f 37ff 	movlt.w	r7, #4294967295
20006332:	f7fe bc50 	b.w	20004bd6 <_vfprintf_r+0x156>
20006336:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006338:	f012 0f01 	tst.w	r2, #1
2000633c:	bf04      	itt	eq
2000633e:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
20006342:	930c      	streq	r3, [sp, #48]	; 0x30
20006344:	f43f aded 	beq.w	20005f22 <_vfprintf_r+0x14a2>
20006348:	e5e5      	b.n	20005f16 <_vfprintf_r+0x1496>
2000634a:	222d      	movs	r2, #45	; 0x2d
2000634c:	425b      	negs	r3, r3
2000634e:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20006352:	e5c9      	b.n	20005ee8 <_vfprintf_r+0x1468>
20006354:	b977      	cbnz	r7, 20006374 <_vfprintf_r+0x18f4>
20006356:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006358:	f013 0f01 	tst.w	r3, #1
2000635c:	d10a      	bne.n	20006374 <_vfprintf_r+0x18f4>
2000635e:	f04f 0c01 	mov.w	ip, #1
20006362:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20006366:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
2000636a:	e5da      	b.n	20005f22 <_vfprintf_r+0x14a2>
2000636c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20006370:	3202      	adds	r2, #2
20006372:	e5c5      	b.n	20005f00 <_vfprintf_r+0x1480>
20006374:	3702      	adds	r7, #2
20006376:	2166      	movs	r1, #102	; 0x66
20006378:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
2000637c:	9710      	str	r7, [sp, #64]	; 0x40
2000637e:	9116      	str	r1, [sp, #88]	; 0x58
20006380:	920c      	str	r2, [sp, #48]	; 0x30
20006382:	e5ce      	b.n	20005f22 <_vfprintf_r+0x14a2>
20006384:	2000a060 	.word	0x2000a060

20006388 <vfprintf>:
20006388:	b410      	push	{r4}
2000638a:	f24a 24dc 	movw	r4, #41692	; 0xa2dc
2000638e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006392:	468c      	mov	ip, r1
20006394:	4613      	mov	r3, r2
20006396:	4601      	mov	r1, r0
20006398:	4662      	mov	r2, ip
2000639a:	6820      	ldr	r0, [r4, #0]
2000639c:	bc10      	pop	{r4}
2000639e:	f7fe bb6f 	b.w	20004a80 <_vfprintf_r>
200063a2:	bf00      	nop

200063a4 <__swsetup_r>:
200063a4:	b570      	push	{r4, r5, r6, lr}
200063a6:	f24a 25dc 	movw	r5, #41692	; 0xa2dc
200063aa:	f2c2 0500 	movt	r5, #8192	; 0x2000
200063ae:	4606      	mov	r6, r0
200063b0:	460c      	mov	r4, r1
200063b2:	6828      	ldr	r0, [r5, #0]
200063b4:	b110      	cbz	r0, 200063bc <__swsetup_r+0x18>
200063b6:	6983      	ldr	r3, [r0, #24]
200063b8:	2b00      	cmp	r3, #0
200063ba:	d036      	beq.n	2000642a <__swsetup_r+0x86>
200063bc:	f24a 03c4 	movw	r3, #41156	; 0xa0c4
200063c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200063c4:	429c      	cmp	r4, r3
200063c6:	d038      	beq.n	2000643a <__swsetup_r+0x96>
200063c8:	f24a 03e4 	movw	r3, #41188	; 0xa0e4
200063cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200063d0:	429c      	cmp	r4, r3
200063d2:	d041      	beq.n	20006458 <__swsetup_r+0xb4>
200063d4:	f24a 1304 	movw	r3, #41220	; 0xa104
200063d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200063dc:	429c      	cmp	r4, r3
200063de:	bf04      	itt	eq
200063e0:	682b      	ldreq	r3, [r5, #0]
200063e2:	68dc      	ldreq	r4, [r3, #12]
200063e4:	89a2      	ldrh	r2, [r4, #12]
200063e6:	4611      	mov	r1, r2
200063e8:	b293      	uxth	r3, r2
200063ea:	f013 0f08 	tst.w	r3, #8
200063ee:	4618      	mov	r0, r3
200063f0:	bf18      	it	ne
200063f2:	6922      	ldrne	r2, [r4, #16]
200063f4:	d033      	beq.n	2000645e <__swsetup_r+0xba>
200063f6:	b31a      	cbz	r2, 20006440 <__swsetup_r+0x9c>
200063f8:	f013 0101 	ands.w	r1, r3, #1
200063fc:	d007      	beq.n	2000640e <__swsetup_r+0x6a>
200063fe:	6963      	ldr	r3, [r4, #20]
20006400:	2100      	movs	r1, #0
20006402:	60a1      	str	r1, [r4, #8]
20006404:	425b      	negs	r3, r3
20006406:	61a3      	str	r3, [r4, #24]
20006408:	b142      	cbz	r2, 2000641c <__swsetup_r+0x78>
2000640a:	2000      	movs	r0, #0
2000640c:	bd70      	pop	{r4, r5, r6, pc}
2000640e:	f013 0f02 	tst.w	r3, #2
20006412:	bf08      	it	eq
20006414:	6961      	ldreq	r1, [r4, #20]
20006416:	60a1      	str	r1, [r4, #8]
20006418:	2a00      	cmp	r2, #0
2000641a:	d1f6      	bne.n	2000640a <__swsetup_r+0x66>
2000641c:	89a3      	ldrh	r3, [r4, #12]
2000641e:	f013 0f80 	tst.w	r3, #128	; 0x80
20006422:	d0f2      	beq.n	2000640a <__swsetup_r+0x66>
20006424:	f04f 30ff 	mov.w	r0, #4294967295
20006428:	bd70      	pop	{r4, r5, r6, pc}
2000642a:	f001 f989 	bl	20007740 <__sinit>
2000642e:	f24a 03c4 	movw	r3, #41156	; 0xa0c4
20006432:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006436:	429c      	cmp	r4, r3
20006438:	d1c6      	bne.n	200063c8 <__swsetup_r+0x24>
2000643a:	682b      	ldr	r3, [r5, #0]
2000643c:	685c      	ldr	r4, [r3, #4]
2000643e:	e7d1      	b.n	200063e4 <__swsetup_r+0x40>
20006440:	f403 7120 	and.w	r1, r3, #640	; 0x280
20006444:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20006448:	d0d6      	beq.n	200063f8 <__swsetup_r+0x54>
2000644a:	4630      	mov	r0, r6
2000644c:	4621      	mov	r1, r4
2000644e:	f001 fcff 	bl	20007e50 <__smakebuf_r>
20006452:	89a3      	ldrh	r3, [r4, #12]
20006454:	6922      	ldr	r2, [r4, #16]
20006456:	e7cf      	b.n	200063f8 <__swsetup_r+0x54>
20006458:	682b      	ldr	r3, [r5, #0]
2000645a:	689c      	ldr	r4, [r3, #8]
2000645c:	e7c2      	b.n	200063e4 <__swsetup_r+0x40>
2000645e:	f013 0f10 	tst.w	r3, #16
20006462:	d0df      	beq.n	20006424 <__swsetup_r+0x80>
20006464:	f013 0f04 	tst.w	r3, #4
20006468:	bf08      	it	eq
2000646a:	6922      	ldreq	r2, [r4, #16]
2000646c:	d017      	beq.n	2000649e <__swsetup_r+0xfa>
2000646e:	6b61      	ldr	r1, [r4, #52]	; 0x34
20006470:	b151      	cbz	r1, 20006488 <__swsetup_r+0xe4>
20006472:	f104 0344 	add.w	r3, r4, #68	; 0x44
20006476:	4299      	cmp	r1, r3
20006478:	d003      	beq.n	20006482 <__swsetup_r+0xde>
2000647a:	4630      	mov	r0, r6
2000647c:	f001 f9e4 	bl	20007848 <_free_r>
20006480:	89a2      	ldrh	r2, [r4, #12]
20006482:	b290      	uxth	r0, r2
20006484:	2300      	movs	r3, #0
20006486:	6363      	str	r3, [r4, #52]	; 0x34
20006488:	6922      	ldr	r2, [r4, #16]
2000648a:	f64f 71db 	movw	r1, #65499	; 0xffdb
2000648e:	f2c0 0100 	movt	r1, #0
20006492:	2300      	movs	r3, #0
20006494:	ea00 0101 	and.w	r1, r0, r1
20006498:	6063      	str	r3, [r4, #4]
2000649a:	81a1      	strh	r1, [r4, #12]
2000649c:	6022      	str	r2, [r4, #0]
2000649e:	f041 0308 	orr.w	r3, r1, #8
200064a2:	81a3      	strh	r3, [r4, #12]
200064a4:	b29b      	uxth	r3, r3
200064a6:	e7a6      	b.n	200063f6 <__swsetup_r+0x52>

200064a8 <quorem>:
200064a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
200064ac:	6903      	ldr	r3, [r0, #16]
200064ae:	690e      	ldr	r6, [r1, #16]
200064b0:	4682      	mov	sl, r0
200064b2:	4689      	mov	r9, r1
200064b4:	429e      	cmp	r6, r3
200064b6:	f300 8083 	bgt.w	200065c0 <quorem+0x118>
200064ba:	1cf2      	adds	r2, r6, #3
200064bc:	f101 0514 	add.w	r5, r1, #20
200064c0:	f100 0414 	add.w	r4, r0, #20
200064c4:	3e01      	subs	r6, #1
200064c6:	0092      	lsls	r2, r2, #2
200064c8:	188b      	adds	r3, r1, r2
200064ca:	1812      	adds	r2, r2, r0
200064cc:	f103 0804 	add.w	r8, r3, #4
200064d0:	6859      	ldr	r1, [r3, #4]
200064d2:	6850      	ldr	r0, [r2, #4]
200064d4:	3101      	adds	r1, #1
200064d6:	f002 fe9b 	bl	20009210 <__aeabi_uidiv>
200064da:	4607      	mov	r7, r0
200064dc:	2800      	cmp	r0, #0
200064de:	d039      	beq.n	20006554 <quorem+0xac>
200064e0:	2300      	movs	r3, #0
200064e2:	469c      	mov	ip, r3
200064e4:	461a      	mov	r2, r3
200064e6:	58e9      	ldr	r1, [r5, r3]
200064e8:	58e0      	ldr	r0, [r4, r3]
200064ea:	fa1f fe81 	uxth.w	lr, r1
200064ee:	ea4f 4b11 	mov.w	fp, r1, lsr #16
200064f2:	b281      	uxth	r1, r0
200064f4:	fb0e ce07 	mla	lr, lr, r7, ip
200064f8:	1851      	adds	r1, r2, r1
200064fa:	fb0b fc07 	mul.w	ip, fp, r7
200064fe:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
20006502:	fa1f fe8e 	uxth.w	lr, lr
20006506:	ebce 0101 	rsb	r1, lr, r1
2000650a:	fa1f f28c 	uxth.w	r2, ip
2000650e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20006512:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20006516:	fa1f fe81 	uxth.w	lr, r1
2000651a:	eb02 4221 	add.w	r2, r2, r1, asr #16
2000651e:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20006522:	50e1      	str	r1, [r4, r3]
20006524:	3304      	adds	r3, #4
20006526:	1412      	asrs	r2, r2, #16
20006528:	1959      	adds	r1, r3, r5
2000652a:	4588      	cmp	r8, r1
2000652c:	d2db      	bcs.n	200064e6 <quorem+0x3e>
2000652e:	1d32      	adds	r2, r6, #4
20006530:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20006534:	6859      	ldr	r1, [r3, #4]
20006536:	b969      	cbnz	r1, 20006554 <quorem+0xac>
20006538:	429c      	cmp	r4, r3
2000653a:	d209      	bcs.n	20006550 <quorem+0xa8>
2000653c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20006540:	b112      	cbz	r2, 20006548 <quorem+0xa0>
20006542:	e005      	b.n	20006550 <quorem+0xa8>
20006544:	681a      	ldr	r2, [r3, #0]
20006546:	b91a      	cbnz	r2, 20006550 <quorem+0xa8>
20006548:	3b04      	subs	r3, #4
2000654a:	3e01      	subs	r6, #1
2000654c:	429c      	cmp	r4, r3
2000654e:	d3f9      	bcc.n	20006544 <quorem+0x9c>
20006550:	f8ca 6010 	str.w	r6, [sl, #16]
20006554:	4649      	mov	r1, r9
20006556:	4650      	mov	r0, sl
20006558:	f001 fdd0 	bl	200080fc <__mcmp>
2000655c:	2800      	cmp	r0, #0
2000655e:	db2c      	blt.n	200065ba <quorem+0x112>
20006560:	2300      	movs	r3, #0
20006562:	3701      	adds	r7, #1
20006564:	469c      	mov	ip, r3
20006566:	58ea      	ldr	r2, [r5, r3]
20006568:	58e0      	ldr	r0, [r4, r3]
2000656a:	b291      	uxth	r1, r2
2000656c:	0c12      	lsrs	r2, r2, #16
2000656e:	fa1f f980 	uxth.w	r9, r0
20006572:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20006576:	ebc1 0109 	rsb	r1, r1, r9
2000657a:	4461      	add	r1, ip
2000657c:	eb02 4221 	add.w	r2, r2, r1, asr #16
20006580:	b289      	uxth	r1, r1
20006582:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20006586:	50e1      	str	r1, [r4, r3]
20006588:	3304      	adds	r3, #4
2000658a:	ea4f 4c22 	mov.w	ip, r2, asr #16
2000658e:	195a      	adds	r2, r3, r5
20006590:	4590      	cmp	r8, r2
20006592:	d2e8      	bcs.n	20006566 <quorem+0xbe>
20006594:	1d32      	adds	r2, r6, #4
20006596:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000659a:	6859      	ldr	r1, [r3, #4]
2000659c:	b969      	cbnz	r1, 200065ba <quorem+0x112>
2000659e:	429c      	cmp	r4, r3
200065a0:	d209      	bcs.n	200065b6 <quorem+0x10e>
200065a2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200065a6:	b112      	cbz	r2, 200065ae <quorem+0x106>
200065a8:	e005      	b.n	200065b6 <quorem+0x10e>
200065aa:	681a      	ldr	r2, [r3, #0]
200065ac:	b91a      	cbnz	r2, 200065b6 <quorem+0x10e>
200065ae:	3b04      	subs	r3, #4
200065b0:	3e01      	subs	r6, #1
200065b2:	429c      	cmp	r4, r3
200065b4:	d3f9      	bcc.n	200065aa <quorem+0x102>
200065b6:	f8ca 6010 	str.w	r6, [sl, #16]
200065ba:	4638      	mov	r0, r7
200065bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200065c0:	2000      	movs	r0, #0
200065c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200065c6:	bf00      	nop

200065c8 <_dtoa_r>:
200065c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200065cc:	6a46      	ldr	r6, [r0, #36]	; 0x24
200065ce:	b0a1      	sub	sp, #132	; 0x84
200065d0:	4604      	mov	r4, r0
200065d2:	4690      	mov	r8, r2
200065d4:	4699      	mov	r9, r3
200065d6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
200065d8:	2e00      	cmp	r6, #0
200065da:	f000 8423 	beq.w	20006e24 <_dtoa_r+0x85c>
200065de:	6832      	ldr	r2, [r6, #0]
200065e0:	b182      	cbz	r2, 20006604 <_dtoa_r+0x3c>
200065e2:	6a61      	ldr	r1, [r4, #36]	; 0x24
200065e4:	f04f 0c01 	mov.w	ip, #1
200065e8:	6876      	ldr	r6, [r6, #4]
200065ea:	4620      	mov	r0, r4
200065ec:	680b      	ldr	r3, [r1, #0]
200065ee:	6056      	str	r6, [r2, #4]
200065f0:	684a      	ldr	r2, [r1, #4]
200065f2:	4619      	mov	r1, r3
200065f4:	fa0c f202 	lsl.w	r2, ip, r2
200065f8:	609a      	str	r2, [r3, #8]
200065fa:	f001 feb9 	bl	20008370 <_Bfree>
200065fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
20006600:	2200      	movs	r2, #0
20006602:	601a      	str	r2, [r3, #0]
20006604:	f1b9 0600 	subs.w	r6, r9, #0
20006608:	db38      	blt.n	2000667c <_dtoa_r+0xb4>
2000660a:	2300      	movs	r3, #0
2000660c:	602b      	str	r3, [r5, #0]
2000660e:	f240 0300 	movw	r3, #0
20006612:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006616:	461a      	mov	r2, r3
20006618:	ea06 0303 	and.w	r3, r6, r3
2000661c:	4293      	cmp	r3, r2
2000661e:	d017      	beq.n	20006650 <_dtoa_r+0x88>
20006620:	2200      	movs	r2, #0
20006622:	2300      	movs	r3, #0
20006624:	4640      	mov	r0, r8
20006626:	4649      	mov	r1, r9
20006628:	e9cd 8906 	strd	r8, r9, [sp, #24]
2000662c:	f002 ff84 	bl	20009538 <__aeabi_dcmpeq>
20006630:	2800      	cmp	r0, #0
20006632:	d029      	beq.n	20006688 <_dtoa_r+0xc0>
20006634:	982c      	ldr	r0, [sp, #176]	; 0xb0
20006636:	2301      	movs	r3, #1
20006638:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000663a:	6003      	str	r3, [r0, #0]
2000663c:	2900      	cmp	r1, #0
2000663e:	f000 80d0 	beq.w	200067e2 <_dtoa_r+0x21a>
20006642:	4b79      	ldr	r3, [pc, #484]	; (20006828 <_dtoa_r+0x260>)
20006644:	1e58      	subs	r0, r3, #1
20006646:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20006648:	6013      	str	r3, [r2, #0]
2000664a:	b021      	add	sp, #132	; 0x84
2000664c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006650:	982c      	ldr	r0, [sp, #176]	; 0xb0
20006652:	f242 730f 	movw	r3, #9999	; 0x270f
20006656:	6003      	str	r3, [r0, #0]
20006658:	f1b8 0f00 	cmp.w	r8, #0
2000665c:	f000 8095 	beq.w	2000678a <_dtoa_r+0x1c2>
20006660:	f24a 00c0 	movw	r0, #41152	; 0xa0c0
20006664:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006668:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000666a:	2900      	cmp	r1, #0
2000666c:	d0ed      	beq.n	2000664a <_dtoa_r+0x82>
2000666e:	78c2      	ldrb	r2, [r0, #3]
20006670:	1cc3      	adds	r3, r0, #3
20006672:	2a00      	cmp	r2, #0
20006674:	d0e7      	beq.n	20006646 <_dtoa_r+0x7e>
20006676:	f100 0308 	add.w	r3, r0, #8
2000667a:	e7e4      	b.n	20006646 <_dtoa_r+0x7e>
2000667c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20006680:	2301      	movs	r3, #1
20006682:	46b1      	mov	r9, r6
20006684:	602b      	str	r3, [r5, #0]
20006686:	e7c2      	b.n	2000660e <_dtoa_r+0x46>
20006688:	4620      	mov	r0, r4
2000668a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
2000668e:	a91e      	add	r1, sp, #120	; 0x78
20006690:	9100      	str	r1, [sp, #0]
20006692:	a91f      	add	r1, sp, #124	; 0x7c
20006694:	9101      	str	r1, [sp, #4]
20006696:	f001 febd 	bl	20008414 <__d2b>
2000669a:	f3c6 550a 	ubfx	r5, r6, #20, #11
2000669e:	4683      	mov	fp, r0
200066a0:	2d00      	cmp	r5, #0
200066a2:	d07e      	beq.n	200067a2 <_dtoa_r+0x1da>
200066a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200066a8:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
200066ac:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
200066ae:	3d07      	subs	r5, #7
200066b0:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
200066b4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200066b8:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
200066bc:	2300      	movs	r3, #0
200066be:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
200066c2:	9319      	str	r3, [sp, #100]	; 0x64
200066c4:	f240 0300 	movw	r3, #0
200066c8:	2200      	movs	r2, #0
200066ca:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
200066ce:	f7fd f899 	bl	20003804 <__aeabi_dsub>
200066d2:	a34f      	add	r3, pc, #316	; (adr r3, 20006810 <_dtoa_r+0x248>)
200066d4:	e9d3 2300 	ldrd	r2, r3, [r3]
200066d8:	f7fd fa48 	bl	20003b6c <__aeabi_dmul>
200066dc:	a34e      	add	r3, pc, #312	; (adr r3, 20006818 <_dtoa_r+0x250>)
200066de:	e9d3 2300 	ldrd	r2, r3, [r3]
200066e2:	f7fd f891 	bl	20003808 <__adddf3>
200066e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200066ea:	4628      	mov	r0, r5
200066ec:	f7fd f9d8 	bl	20003aa0 <__aeabi_i2d>
200066f0:	a34b      	add	r3, pc, #300	; (adr r3, 20006820 <_dtoa_r+0x258>)
200066f2:	e9d3 2300 	ldrd	r2, r3, [r3]
200066f6:	f7fd fa39 	bl	20003b6c <__aeabi_dmul>
200066fa:	4602      	mov	r2, r0
200066fc:	460b      	mov	r3, r1
200066fe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20006702:	f7fd f881 	bl	20003808 <__adddf3>
20006706:	e9cd 0108 	strd	r0, r1, [sp, #32]
2000670a:	f002 ff47 	bl	2000959c <__aeabi_d2iz>
2000670e:	2200      	movs	r2, #0
20006710:	2300      	movs	r3, #0
20006712:	4606      	mov	r6, r0
20006714:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20006718:	f002 ff18 	bl	2000954c <__aeabi_dcmplt>
2000671c:	b140      	cbz	r0, 20006730 <_dtoa_r+0x168>
2000671e:	4630      	mov	r0, r6
20006720:	f7fd f9be 	bl	20003aa0 <__aeabi_i2d>
20006724:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20006728:	f002 ff06 	bl	20009538 <__aeabi_dcmpeq>
2000672c:	b900      	cbnz	r0, 20006730 <_dtoa_r+0x168>
2000672e:	3e01      	subs	r6, #1
20006730:	2e16      	cmp	r6, #22
20006732:	d95b      	bls.n	200067ec <_dtoa_r+0x224>
20006734:	2301      	movs	r3, #1
20006736:	9318      	str	r3, [sp, #96]	; 0x60
20006738:	3f01      	subs	r7, #1
2000673a:	ebb7 0a05 	subs.w	sl, r7, r5
2000673e:	bf42      	ittt	mi
20006740:	f1ca 0a00 	rsbmi	sl, sl, #0
20006744:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20006748:	f04f 0a00 	movmi.w	sl, #0
2000674c:	d401      	bmi.n	20006752 <_dtoa_r+0x18a>
2000674e:	2200      	movs	r2, #0
20006750:	920f      	str	r2, [sp, #60]	; 0x3c
20006752:	2e00      	cmp	r6, #0
20006754:	f2c0 8371 	blt.w	20006e3a <_dtoa_r+0x872>
20006758:	44b2      	add	sl, r6
2000675a:	2300      	movs	r3, #0
2000675c:	9617      	str	r6, [sp, #92]	; 0x5c
2000675e:	9315      	str	r3, [sp, #84]	; 0x54
20006760:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20006762:	2b09      	cmp	r3, #9
20006764:	d862      	bhi.n	2000682c <_dtoa_r+0x264>
20006766:	2b05      	cmp	r3, #5
20006768:	f340 8677 	ble.w	2000745a <_dtoa_r+0xe92>
2000676c:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000676e:	2700      	movs	r7, #0
20006770:	3804      	subs	r0, #4
20006772:	902a      	str	r0, [sp, #168]	; 0xa8
20006774:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006776:	1e8b      	subs	r3, r1, #2
20006778:	2b03      	cmp	r3, #3
2000677a:	f200 83dd 	bhi.w	20006f38 <_dtoa_r+0x970>
2000677e:	e8df f013 	tbh	[pc, r3, lsl #1]
20006782:	03a5      	.short	0x03a5
20006784:	03d503d8 	.word	0x03d503d8
20006788:	03c4      	.short	0x03c4
2000678a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
2000678e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20006792:	2e00      	cmp	r6, #0
20006794:	f47f af64 	bne.w	20006660 <_dtoa_r+0x98>
20006798:	f24a 00b4 	movw	r0, #41140	; 0xa0b4
2000679c:	f2c2 0000 	movt	r0, #8192	; 0x2000
200067a0:	e762      	b.n	20006668 <_dtoa_r+0xa0>
200067a2:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
200067a4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
200067a6:	18fb      	adds	r3, r7, r3
200067a8:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200067ac:	1c9d      	adds	r5, r3, #2
200067ae:	2d20      	cmp	r5, #32
200067b0:	bfdc      	itt	le
200067b2:	f1c5 0020 	rsble	r0, r5, #32
200067b6:	fa08 f000 	lslle.w	r0, r8, r0
200067ba:	dd08      	ble.n	200067ce <_dtoa_r+0x206>
200067bc:	3b1e      	subs	r3, #30
200067be:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
200067c2:	fa16 f202 	lsls.w	r2, r6, r2
200067c6:	fa28 f303 	lsr.w	r3, r8, r3
200067ca:	ea42 0003 	orr.w	r0, r2, r3
200067ce:	f7fd f957 	bl	20003a80 <__aeabi_ui2d>
200067d2:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
200067d6:	2201      	movs	r2, #1
200067d8:	3d03      	subs	r5, #3
200067da:	9219      	str	r2, [sp, #100]	; 0x64
200067dc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
200067e0:	e770      	b.n	200066c4 <_dtoa_r+0xfc>
200067e2:	f24a 00b0 	movw	r0, #41136	; 0xa0b0
200067e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200067ea:	e72e      	b.n	2000664a <_dtoa_r+0x82>
200067ec:	f24a 1368 	movw	r3, #41320	; 0xa168
200067f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200067f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200067f8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200067fc:	e9d3 2300 	ldrd	r2, r3, [r3]
20006800:	f002 fea4 	bl	2000954c <__aeabi_dcmplt>
20006804:	2800      	cmp	r0, #0
20006806:	f040 8320 	bne.w	20006e4a <_dtoa_r+0x882>
2000680a:	9018      	str	r0, [sp, #96]	; 0x60
2000680c:	e794      	b.n	20006738 <_dtoa_r+0x170>
2000680e:	bf00      	nop
20006810:	636f4361 	.word	0x636f4361
20006814:	3fd287a7 	.word	0x3fd287a7
20006818:	8b60c8b3 	.word	0x8b60c8b3
2000681c:	3fc68a28 	.word	0x3fc68a28
20006820:	509f79fb 	.word	0x509f79fb
20006824:	3fd34413 	.word	0x3fd34413
20006828:	2000a0b1 	.word	0x2000a0b1
2000682c:	2300      	movs	r3, #0
2000682e:	f04f 30ff 	mov.w	r0, #4294967295
20006832:	461f      	mov	r7, r3
20006834:	2101      	movs	r1, #1
20006836:	932a      	str	r3, [sp, #168]	; 0xa8
20006838:	9011      	str	r0, [sp, #68]	; 0x44
2000683a:	9116      	str	r1, [sp, #88]	; 0x58
2000683c:	9008      	str	r0, [sp, #32]
2000683e:	932b      	str	r3, [sp, #172]	; 0xac
20006840:	6a65      	ldr	r5, [r4, #36]	; 0x24
20006842:	2300      	movs	r3, #0
20006844:	606b      	str	r3, [r5, #4]
20006846:	4620      	mov	r0, r4
20006848:	6869      	ldr	r1, [r5, #4]
2000684a:	f001 fdad 	bl	200083a8 <_Balloc>
2000684e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20006850:	6028      	str	r0, [r5, #0]
20006852:	681b      	ldr	r3, [r3, #0]
20006854:	9310      	str	r3, [sp, #64]	; 0x40
20006856:	2f00      	cmp	r7, #0
20006858:	f000 815b 	beq.w	20006b12 <_dtoa_r+0x54a>
2000685c:	2e00      	cmp	r6, #0
2000685e:	f340 842a 	ble.w	200070b6 <_dtoa_r+0xaee>
20006862:	f24a 1368 	movw	r3, #41320	; 0xa168
20006866:	f006 020f 	and.w	r2, r6, #15
2000686a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000686e:	1135      	asrs	r5, r6, #4
20006870:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20006874:	f015 0f10 	tst.w	r5, #16
20006878:	e9d3 0100 	ldrd	r0, r1, [r3]
2000687c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006880:	f000 82e7 	beq.w	20006e52 <_dtoa_r+0x88a>
20006884:	f24a 2340 	movw	r3, #41536	; 0xa240
20006888:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000688c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006890:	f005 050f 	and.w	r5, r5, #15
20006894:	f04f 0803 	mov.w	r8, #3
20006898:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
2000689c:	f7fd fa90 	bl	20003dc0 <__aeabi_ddiv>
200068a0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
200068a4:	b1bd      	cbz	r5, 200068d6 <_dtoa_r+0x30e>
200068a6:	f24a 2740 	movw	r7, #41536	; 0xa240
200068aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200068ae:	f2c2 0700 	movt	r7, #8192	; 0x2000
200068b2:	f015 0f01 	tst.w	r5, #1
200068b6:	4610      	mov	r0, r2
200068b8:	4619      	mov	r1, r3
200068ba:	d007      	beq.n	200068cc <_dtoa_r+0x304>
200068bc:	e9d7 2300 	ldrd	r2, r3, [r7]
200068c0:	f108 0801 	add.w	r8, r8, #1
200068c4:	f7fd f952 	bl	20003b6c <__aeabi_dmul>
200068c8:	4602      	mov	r2, r0
200068ca:	460b      	mov	r3, r1
200068cc:	3708      	adds	r7, #8
200068ce:	106d      	asrs	r5, r5, #1
200068d0:	d1ef      	bne.n	200068b2 <_dtoa_r+0x2ea>
200068d2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
200068d6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200068da:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
200068de:	f7fd fa6f 	bl	20003dc0 <__aeabi_ddiv>
200068e2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200068e6:	9918      	ldr	r1, [sp, #96]	; 0x60
200068e8:	2900      	cmp	r1, #0
200068ea:	f000 80de 	beq.w	20006aaa <_dtoa_r+0x4e2>
200068ee:	f240 0300 	movw	r3, #0
200068f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200068f6:	2200      	movs	r2, #0
200068f8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
200068fc:	f04f 0500 	mov.w	r5, #0
20006900:	f002 fe24 	bl	2000954c <__aeabi_dcmplt>
20006904:	b108      	cbz	r0, 2000690a <_dtoa_r+0x342>
20006906:	f04f 0501 	mov.w	r5, #1
2000690a:	9a08      	ldr	r2, [sp, #32]
2000690c:	2a00      	cmp	r2, #0
2000690e:	bfd4      	ite	le
20006910:	2500      	movle	r5, #0
20006912:	f005 0501 	andgt.w	r5, r5, #1
20006916:	2d00      	cmp	r5, #0
20006918:	f000 80c7 	beq.w	20006aaa <_dtoa_r+0x4e2>
2000691c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000691e:	2b00      	cmp	r3, #0
20006920:	f340 80f5 	ble.w	20006b0e <_dtoa_r+0x546>
20006924:	f240 0300 	movw	r3, #0
20006928:	2200      	movs	r2, #0
2000692a:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000692e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006932:	f7fd f91b 	bl	20003b6c <__aeabi_dmul>
20006936:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000693a:	f108 0001 	add.w	r0, r8, #1
2000693e:	1e71      	subs	r1, r6, #1
20006940:	9112      	str	r1, [sp, #72]	; 0x48
20006942:	f7fd f8ad 	bl	20003aa0 <__aeabi_i2d>
20006946:	4602      	mov	r2, r0
20006948:	460b      	mov	r3, r1
2000694a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000694e:	f7fd f90d 	bl	20003b6c <__aeabi_dmul>
20006952:	f240 0300 	movw	r3, #0
20006956:	2200      	movs	r2, #0
20006958:	f2c4 031c 	movt	r3, #16412	; 0x401c
2000695c:	f7fc ff54 	bl	20003808 <__adddf3>
20006960:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20006964:	4680      	mov	r8, r0
20006966:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
2000696a:	9b16      	ldr	r3, [sp, #88]	; 0x58
2000696c:	2b00      	cmp	r3, #0
2000696e:	f000 83ad 	beq.w	200070cc <_dtoa_r+0xb04>
20006972:	f24a 1368 	movw	r3, #41320	; 0xa168
20006976:	f240 0100 	movw	r1, #0
2000697a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000697e:	2000      	movs	r0, #0
20006980:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20006984:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006988:	f8cd c00c 	str.w	ip, [sp, #12]
2000698c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20006990:	f7fd fa16 	bl	20003dc0 <__aeabi_ddiv>
20006994:	4642      	mov	r2, r8
20006996:	464b      	mov	r3, r9
20006998:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000699a:	f7fc ff33 	bl	20003804 <__aeabi_dsub>
2000699e:	4680      	mov	r8, r0
200069a0:	4689      	mov	r9, r1
200069a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200069a6:	f002 fdf9 	bl	2000959c <__aeabi_d2iz>
200069aa:	4607      	mov	r7, r0
200069ac:	f7fd f878 	bl	20003aa0 <__aeabi_i2d>
200069b0:	4602      	mov	r2, r0
200069b2:	460b      	mov	r3, r1
200069b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200069b8:	f7fc ff24 	bl	20003804 <__aeabi_dsub>
200069bc:	f107 0330 	add.w	r3, r7, #48	; 0x30
200069c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200069c4:	4640      	mov	r0, r8
200069c6:	f805 3b01 	strb.w	r3, [r5], #1
200069ca:	4649      	mov	r1, r9
200069cc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200069d0:	f002 fdda 	bl	20009588 <__aeabi_dcmpgt>
200069d4:	2800      	cmp	r0, #0
200069d6:	f040 8213 	bne.w	20006e00 <_dtoa_r+0x838>
200069da:	f240 0100 	movw	r1, #0
200069de:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200069e2:	2000      	movs	r0, #0
200069e4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200069e8:	f7fc ff0c 	bl	20003804 <__aeabi_dsub>
200069ec:	4602      	mov	r2, r0
200069ee:	460b      	mov	r3, r1
200069f0:	4640      	mov	r0, r8
200069f2:	4649      	mov	r1, r9
200069f4:	f002 fdc8 	bl	20009588 <__aeabi_dcmpgt>
200069f8:	f8dd c00c 	ldr.w	ip, [sp, #12]
200069fc:	2800      	cmp	r0, #0
200069fe:	f040 83e7 	bne.w	200071d0 <_dtoa_r+0xc08>
20006a02:	f1bc 0f01 	cmp.w	ip, #1
20006a06:	f340 8082 	ble.w	20006b0e <_dtoa_r+0x546>
20006a0a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20006a0e:	2701      	movs	r7, #1
20006a10:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20006a14:	961d      	str	r6, [sp, #116]	; 0x74
20006a16:	4666      	mov	r6, ip
20006a18:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20006a1c:	940c      	str	r4, [sp, #48]	; 0x30
20006a1e:	e010      	b.n	20006a42 <_dtoa_r+0x47a>
20006a20:	f240 0100 	movw	r1, #0
20006a24:	2000      	movs	r0, #0
20006a26:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006a2a:	f7fc feeb 	bl	20003804 <__aeabi_dsub>
20006a2e:	4642      	mov	r2, r8
20006a30:	464b      	mov	r3, r9
20006a32:	f002 fd8b 	bl	2000954c <__aeabi_dcmplt>
20006a36:	2800      	cmp	r0, #0
20006a38:	f040 83c7 	bne.w	200071ca <_dtoa_r+0xc02>
20006a3c:	42b7      	cmp	r7, r6
20006a3e:	f280 848b 	bge.w	20007358 <_dtoa_r+0xd90>
20006a42:	f240 0300 	movw	r3, #0
20006a46:	4640      	mov	r0, r8
20006a48:	4649      	mov	r1, r9
20006a4a:	2200      	movs	r2, #0
20006a4c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006a50:	3501      	adds	r5, #1
20006a52:	f7fd f88b 	bl	20003b6c <__aeabi_dmul>
20006a56:	f240 0300 	movw	r3, #0
20006a5a:	2200      	movs	r2, #0
20006a5c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006a60:	4680      	mov	r8, r0
20006a62:	4689      	mov	r9, r1
20006a64:	4650      	mov	r0, sl
20006a66:	4659      	mov	r1, fp
20006a68:	f7fd f880 	bl	20003b6c <__aeabi_dmul>
20006a6c:	468b      	mov	fp, r1
20006a6e:	4682      	mov	sl, r0
20006a70:	f002 fd94 	bl	2000959c <__aeabi_d2iz>
20006a74:	4604      	mov	r4, r0
20006a76:	f7fd f813 	bl	20003aa0 <__aeabi_i2d>
20006a7a:	3430      	adds	r4, #48	; 0x30
20006a7c:	4602      	mov	r2, r0
20006a7e:	460b      	mov	r3, r1
20006a80:	4650      	mov	r0, sl
20006a82:	4659      	mov	r1, fp
20006a84:	f7fc febe 	bl	20003804 <__aeabi_dsub>
20006a88:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006a8a:	464b      	mov	r3, r9
20006a8c:	55d4      	strb	r4, [r2, r7]
20006a8e:	4642      	mov	r2, r8
20006a90:	3701      	adds	r7, #1
20006a92:	4682      	mov	sl, r0
20006a94:	468b      	mov	fp, r1
20006a96:	f002 fd59 	bl	2000954c <__aeabi_dcmplt>
20006a9a:	4652      	mov	r2, sl
20006a9c:	465b      	mov	r3, fp
20006a9e:	2800      	cmp	r0, #0
20006aa0:	d0be      	beq.n	20006a20 <_dtoa_r+0x458>
20006aa2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006aa6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006aa8:	e1aa      	b.n	20006e00 <_dtoa_r+0x838>
20006aaa:	4640      	mov	r0, r8
20006aac:	f7fc fff8 	bl	20003aa0 <__aeabi_i2d>
20006ab0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006ab4:	f7fd f85a 	bl	20003b6c <__aeabi_dmul>
20006ab8:	f240 0300 	movw	r3, #0
20006abc:	2200      	movs	r2, #0
20006abe:	f2c4 031c 	movt	r3, #16412	; 0x401c
20006ac2:	f7fc fea1 	bl	20003808 <__adddf3>
20006ac6:	9a08      	ldr	r2, [sp, #32]
20006ac8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20006acc:	4680      	mov	r8, r0
20006ace:	46a9      	mov	r9, r5
20006ad0:	2a00      	cmp	r2, #0
20006ad2:	f040 82ec 	bne.w	200070ae <_dtoa_r+0xae6>
20006ad6:	f240 0300 	movw	r3, #0
20006ada:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006ade:	2200      	movs	r2, #0
20006ae0:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006ae4:	f7fc fe8e 	bl	20003804 <__aeabi_dsub>
20006ae8:	4642      	mov	r2, r8
20006aea:	462b      	mov	r3, r5
20006aec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006af0:	f002 fd4a 	bl	20009588 <__aeabi_dcmpgt>
20006af4:	2800      	cmp	r0, #0
20006af6:	f040 824a 	bne.w	20006f8e <_dtoa_r+0x9c6>
20006afa:	4642      	mov	r2, r8
20006afc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006b00:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20006b04:	f002 fd22 	bl	2000954c <__aeabi_dcmplt>
20006b08:	2800      	cmp	r0, #0
20006b0a:	f040 81d5 	bne.w	20006eb8 <_dtoa_r+0x8f0>
20006b0e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20006b12:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20006b14:	ea6f 0703 	mvn.w	r7, r3
20006b18:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20006b1c:	2e0e      	cmp	r6, #14
20006b1e:	bfcc      	ite	gt
20006b20:	2700      	movgt	r7, #0
20006b22:	f007 0701 	andle.w	r7, r7, #1
20006b26:	2f00      	cmp	r7, #0
20006b28:	f000 80b7 	beq.w	20006c9a <_dtoa_r+0x6d2>
20006b2c:	982b      	ldr	r0, [sp, #172]	; 0xac
20006b2e:	f24a 1368 	movw	r3, #41320	; 0xa168
20006b32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b36:	9908      	ldr	r1, [sp, #32]
20006b38:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20006b3c:	0fc2      	lsrs	r2, r0, #31
20006b3e:	2900      	cmp	r1, #0
20006b40:	bfcc      	ite	gt
20006b42:	2200      	movgt	r2, #0
20006b44:	f002 0201 	andle.w	r2, r2, #1
20006b48:	e9d3 0100 	ldrd	r0, r1, [r3]
20006b4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
20006b50:	2a00      	cmp	r2, #0
20006b52:	f040 81a0 	bne.w	20006e96 <_dtoa_r+0x8ce>
20006b56:	4602      	mov	r2, r0
20006b58:	460b      	mov	r3, r1
20006b5a:	4640      	mov	r0, r8
20006b5c:	4649      	mov	r1, r9
20006b5e:	f7fd f92f 	bl	20003dc0 <__aeabi_ddiv>
20006b62:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006b64:	f002 fd1a 	bl	2000959c <__aeabi_d2iz>
20006b68:	4682      	mov	sl, r0
20006b6a:	f7fc ff99 	bl	20003aa0 <__aeabi_i2d>
20006b6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006b72:	f7fc fffb 	bl	20003b6c <__aeabi_dmul>
20006b76:	4602      	mov	r2, r0
20006b78:	460b      	mov	r3, r1
20006b7a:	4640      	mov	r0, r8
20006b7c:	4649      	mov	r1, r9
20006b7e:	f7fc fe41 	bl	20003804 <__aeabi_dsub>
20006b82:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20006b86:	f805 3b01 	strb.w	r3, [r5], #1
20006b8a:	9a08      	ldr	r2, [sp, #32]
20006b8c:	2a01      	cmp	r2, #1
20006b8e:	4680      	mov	r8, r0
20006b90:	4689      	mov	r9, r1
20006b92:	d052      	beq.n	20006c3a <_dtoa_r+0x672>
20006b94:	f240 0300 	movw	r3, #0
20006b98:	2200      	movs	r2, #0
20006b9a:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006b9e:	f7fc ffe5 	bl	20003b6c <__aeabi_dmul>
20006ba2:	2200      	movs	r2, #0
20006ba4:	2300      	movs	r3, #0
20006ba6:	e9cd 0106 	strd	r0, r1, [sp, #24]
20006baa:	f002 fcc5 	bl	20009538 <__aeabi_dcmpeq>
20006bae:	2800      	cmp	r0, #0
20006bb0:	f040 81eb 	bne.w	20006f8a <_dtoa_r+0x9c2>
20006bb4:	9810      	ldr	r0, [sp, #64]	; 0x40
20006bb6:	f04f 0801 	mov.w	r8, #1
20006bba:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20006bbe:	46a3      	mov	fp, r4
20006bc0:	1c87      	adds	r7, r0, #2
20006bc2:	960f      	str	r6, [sp, #60]	; 0x3c
20006bc4:	f8dd 9020 	ldr.w	r9, [sp, #32]
20006bc8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20006bcc:	e00a      	b.n	20006be4 <_dtoa_r+0x61c>
20006bce:	f7fc ffcd 	bl	20003b6c <__aeabi_dmul>
20006bd2:	2200      	movs	r2, #0
20006bd4:	2300      	movs	r3, #0
20006bd6:	4604      	mov	r4, r0
20006bd8:	460d      	mov	r5, r1
20006bda:	f002 fcad 	bl	20009538 <__aeabi_dcmpeq>
20006bde:	2800      	cmp	r0, #0
20006be0:	f040 81ce 	bne.w	20006f80 <_dtoa_r+0x9b8>
20006be4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006be8:	4620      	mov	r0, r4
20006bea:	4629      	mov	r1, r5
20006bec:	f108 0801 	add.w	r8, r8, #1
20006bf0:	f7fd f8e6 	bl	20003dc0 <__aeabi_ddiv>
20006bf4:	463e      	mov	r6, r7
20006bf6:	f002 fcd1 	bl	2000959c <__aeabi_d2iz>
20006bfa:	4682      	mov	sl, r0
20006bfc:	f7fc ff50 	bl	20003aa0 <__aeabi_i2d>
20006c00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006c04:	f7fc ffb2 	bl	20003b6c <__aeabi_dmul>
20006c08:	4602      	mov	r2, r0
20006c0a:	460b      	mov	r3, r1
20006c0c:	4620      	mov	r0, r4
20006c0e:	4629      	mov	r1, r5
20006c10:	f7fc fdf8 	bl	20003804 <__aeabi_dsub>
20006c14:	2200      	movs	r2, #0
20006c16:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20006c1a:	f807 cc01 	strb.w	ip, [r7, #-1]
20006c1e:	3701      	adds	r7, #1
20006c20:	45c1      	cmp	r9, r8
20006c22:	f240 0300 	movw	r3, #0
20006c26:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006c2a:	d1d0      	bne.n	20006bce <_dtoa_r+0x606>
20006c2c:	4635      	mov	r5, r6
20006c2e:	465c      	mov	r4, fp
20006c30:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006c32:	4680      	mov	r8, r0
20006c34:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006c38:	4689      	mov	r9, r1
20006c3a:	4642      	mov	r2, r8
20006c3c:	464b      	mov	r3, r9
20006c3e:	4640      	mov	r0, r8
20006c40:	4649      	mov	r1, r9
20006c42:	f7fc fde1 	bl	20003808 <__adddf3>
20006c46:	4680      	mov	r8, r0
20006c48:	4689      	mov	r9, r1
20006c4a:	4642      	mov	r2, r8
20006c4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006c50:	464b      	mov	r3, r9
20006c52:	f002 fc7b 	bl	2000954c <__aeabi_dcmplt>
20006c56:	b960      	cbnz	r0, 20006c72 <_dtoa_r+0x6aa>
20006c58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006c5c:	4642      	mov	r2, r8
20006c5e:	464b      	mov	r3, r9
20006c60:	f002 fc6a 	bl	20009538 <__aeabi_dcmpeq>
20006c64:	2800      	cmp	r0, #0
20006c66:	f000 8190 	beq.w	20006f8a <_dtoa_r+0x9c2>
20006c6a:	f01a 0f01 	tst.w	sl, #1
20006c6e:	f000 818c 	beq.w	20006f8a <_dtoa_r+0x9c2>
20006c72:	9910      	ldr	r1, [sp, #64]	; 0x40
20006c74:	e000      	b.n	20006c78 <_dtoa_r+0x6b0>
20006c76:	461d      	mov	r5, r3
20006c78:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20006c7c:	1e6b      	subs	r3, r5, #1
20006c7e:	2a39      	cmp	r2, #57	; 0x39
20006c80:	f040 8367 	bne.w	20007352 <_dtoa_r+0xd8a>
20006c84:	428b      	cmp	r3, r1
20006c86:	d1f6      	bne.n	20006c76 <_dtoa_r+0x6ae>
20006c88:	9910      	ldr	r1, [sp, #64]	; 0x40
20006c8a:	2330      	movs	r3, #48	; 0x30
20006c8c:	3601      	adds	r6, #1
20006c8e:	2231      	movs	r2, #49	; 0x31
20006c90:	700b      	strb	r3, [r1, #0]
20006c92:	9b10      	ldr	r3, [sp, #64]	; 0x40
20006c94:	701a      	strb	r2, [r3, #0]
20006c96:	9612      	str	r6, [sp, #72]	; 0x48
20006c98:	e0b2      	b.n	20006e00 <_dtoa_r+0x838>
20006c9a:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006c9c:	2a00      	cmp	r2, #0
20006c9e:	f040 80df 	bne.w	20006e60 <_dtoa_r+0x898>
20006ca2:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006ca4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006ca6:	920c      	str	r2, [sp, #48]	; 0x30
20006ca8:	2d00      	cmp	r5, #0
20006caa:	bfd4      	ite	le
20006cac:	2300      	movle	r3, #0
20006cae:	2301      	movgt	r3, #1
20006cb0:	f1ba 0f00 	cmp.w	sl, #0
20006cb4:	bfd4      	ite	le
20006cb6:	2300      	movle	r3, #0
20006cb8:	f003 0301 	andgt.w	r3, r3, #1
20006cbc:	b14b      	cbz	r3, 20006cd2 <_dtoa_r+0x70a>
20006cbe:	45aa      	cmp	sl, r5
20006cc0:	bfb4      	ite	lt
20006cc2:	4653      	movlt	r3, sl
20006cc4:	462b      	movge	r3, r5
20006cc6:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006cc8:	ebc3 0a0a 	rsb	sl, r3, sl
20006ccc:	1aed      	subs	r5, r5, r3
20006cce:	1ac0      	subs	r0, r0, r3
20006cd0:	900f      	str	r0, [sp, #60]	; 0x3c
20006cd2:	9915      	ldr	r1, [sp, #84]	; 0x54
20006cd4:	2900      	cmp	r1, #0
20006cd6:	dd1c      	ble.n	20006d12 <_dtoa_r+0x74a>
20006cd8:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006cda:	2a00      	cmp	r2, #0
20006cdc:	f000 82e9 	beq.w	200072b2 <_dtoa_r+0xcea>
20006ce0:	2f00      	cmp	r7, #0
20006ce2:	dd12      	ble.n	20006d0a <_dtoa_r+0x742>
20006ce4:	990c      	ldr	r1, [sp, #48]	; 0x30
20006ce6:	463a      	mov	r2, r7
20006ce8:	4620      	mov	r0, r4
20006cea:	f001 fdbd 	bl	20008868 <__pow5mult>
20006cee:	465a      	mov	r2, fp
20006cf0:	900c      	str	r0, [sp, #48]	; 0x30
20006cf2:	4620      	mov	r0, r4
20006cf4:	990c      	ldr	r1, [sp, #48]	; 0x30
20006cf6:	f001 fccf 	bl	20008698 <__multiply>
20006cfa:	4659      	mov	r1, fp
20006cfc:	4603      	mov	r3, r0
20006cfe:	4620      	mov	r0, r4
20006d00:	9303      	str	r3, [sp, #12]
20006d02:	f001 fb35 	bl	20008370 <_Bfree>
20006d06:	9b03      	ldr	r3, [sp, #12]
20006d08:	469b      	mov	fp, r3
20006d0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006d0c:	1bda      	subs	r2, r3, r7
20006d0e:	f040 8311 	bne.w	20007334 <_dtoa_r+0xd6c>
20006d12:	2101      	movs	r1, #1
20006d14:	4620      	mov	r0, r4
20006d16:	f001 fd59 	bl	200087cc <__i2b>
20006d1a:	9006      	str	r0, [sp, #24]
20006d1c:	9817      	ldr	r0, [sp, #92]	; 0x5c
20006d1e:	2800      	cmp	r0, #0
20006d20:	dd05      	ble.n	20006d2e <_dtoa_r+0x766>
20006d22:	9906      	ldr	r1, [sp, #24]
20006d24:	4620      	mov	r0, r4
20006d26:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006d28:	f001 fd9e 	bl	20008868 <__pow5mult>
20006d2c:	9006      	str	r0, [sp, #24]
20006d2e:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006d30:	2901      	cmp	r1, #1
20006d32:	f340 810a 	ble.w	20006f4a <_dtoa_r+0x982>
20006d36:	2700      	movs	r7, #0
20006d38:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20006d3a:	2b00      	cmp	r3, #0
20006d3c:	f040 8261 	bne.w	20007202 <_dtoa_r+0xc3a>
20006d40:	2301      	movs	r3, #1
20006d42:	4453      	add	r3, sl
20006d44:	f013 031f 	ands.w	r3, r3, #31
20006d48:	f040 812a 	bne.w	20006fa0 <_dtoa_r+0x9d8>
20006d4c:	231c      	movs	r3, #28
20006d4e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006d50:	449a      	add	sl, r3
20006d52:	18ed      	adds	r5, r5, r3
20006d54:	18d2      	adds	r2, r2, r3
20006d56:	920f      	str	r2, [sp, #60]	; 0x3c
20006d58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20006d5a:	2b00      	cmp	r3, #0
20006d5c:	dd05      	ble.n	20006d6a <_dtoa_r+0x7a2>
20006d5e:	4659      	mov	r1, fp
20006d60:	461a      	mov	r2, r3
20006d62:	4620      	mov	r0, r4
20006d64:	f001 fc3a 	bl	200085dc <__lshift>
20006d68:	4683      	mov	fp, r0
20006d6a:	f1ba 0f00 	cmp.w	sl, #0
20006d6e:	dd05      	ble.n	20006d7c <_dtoa_r+0x7b4>
20006d70:	9906      	ldr	r1, [sp, #24]
20006d72:	4652      	mov	r2, sl
20006d74:	4620      	mov	r0, r4
20006d76:	f001 fc31 	bl	200085dc <__lshift>
20006d7a:	9006      	str	r0, [sp, #24]
20006d7c:	9818      	ldr	r0, [sp, #96]	; 0x60
20006d7e:	2800      	cmp	r0, #0
20006d80:	f040 8229 	bne.w	200071d6 <_dtoa_r+0xc0e>
20006d84:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006d86:	9908      	ldr	r1, [sp, #32]
20006d88:	2802      	cmp	r0, #2
20006d8a:	bfd4      	ite	le
20006d8c:	2300      	movle	r3, #0
20006d8e:	2301      	movgt	r3, #1
20006d90:	2900      	cmp	r1, #0
20006d92:	bfcc      	ite	gt
20006d94:	2300      	movgt	r3, #0
20006d96:	f003 0301 	andle.w	r3, r3, #1
20006d9a:	2b00      	cmp	r3, #0
20006d9c:	f000 810c 	beq.w	20006fb8 <_dtoa_r+0x9f0>
20006da0:	2900      	cmp	r1, #0
20006da2:	f040 808c 	bne.w	20006ebe <_dtoa_r+0x8f6>
20006da6:	2205      	movs	r2, #5
20006da8:	9906      	ldr	r1, [sp, #24]
20006daa:	9b08      	ldr	r3, [sp, #32]
20006dac:	4620      	mov	r0, r4
20006dae:	f001 fd17 	bl	200087e0 <__multadd>
20006db2:	9006      	str	r0, [sp, #24]
20006db4:	4658      	mov	r0, fp
20006db6:	9906      	ldr	r1, [sp, #24]
20006db8:	f001 f9a0 	bl	200080fc <__mcmp>
20006dbc:	2800      	cmp	r0, #0
20006dbe:	dd7e      	ble.n	20006ebe <_dtoa_r+0x8f6>
20006dc0:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006dc2:	3601      	adds	r6, #1
20006dc4:	2700      	movs	r7, #0
20006dc6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006dca:	2331      	movs	r3, #49	; 0x31
20006dcc:	f805 3b01 	strb.w	r3, [r5], #1
20006dd0:	9906      	ldr	r1, [sp, #24]
20006dd2:	4620      	mov	r0, r4
20006dd4:	f001 facc 	bl	20008370 <_Bfree>
20006dd8:	f1ba 0f00 	cmp.w	sl, #0
20006ddc:	f000 80d5 	beq.w	20006f8a <_dtoa_r+0x9c2>
20006de0:	1e3b      	subs	r3, r7, #0
20006de2:	bf18      	it	ne
20006de4:	2301      	movne	r3, #1
20006de6:	4557      	cmp	r7, sl
20006de8:	bf0c      	ite	eq
20006dea:	2300      	moveq	r3, #0
20006dec:	f003 0301 	andne.w	r3, r3, #1
20006df0:	2b00      	cmp	r3, #0
20006df2:	f040 80d0 	bne.w	20006f96 <_dtoa_r+0x9ce>
20006df6:	4651      	mov	r1, sl
20006df8:	4620      	mov	r0, r4
20006dfa:	f001 fab9 	bl	20008370 <_Bfree>
20006dfe:	9612      	str	r6, [sp, #72]	; 0x48
20006e00:	4620      	mov	r0, r4
20006e02:	4659      	mov	r1, fp
20006e04:	f001 fab4 	bl	20008370 <_Bfree>
20006e08:	9a12      	ldr	r2, [sp, #72]	; 0x48
20006e0a:	1c53      	adds	r3, r2, #1
20006e0c:	2200      	movs	r2, #0
20006e0e:	702a      	strb	r2, [r5, #0]
20006e10:	982c      	ldr	r0, [sp, #176]	; 0xb0
20006e12:	992e      	ldr	r1, [sp, #184]	; 0xb8
20006e14:	6003      	str	r3, [r0, #0]
20006e16:	2900      	cmp	r1, #0
20006e18:	f000 81d4 	beq.w	200071c4 <_dtoa_r+0xbfc>
20006e1c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20006e1e:	9810      	ldr	r0, [sp, #64]	; 0x40
20006e20:	6015      	str	r5, [r2, #0]
20006e22:	e412      	b.n	2000664a <_dtoa_r+0x82>
20006e24:	2010      	movs	r0, #16
20006e26:	f7fd f953 	bl	200040d0 <malloc>
20006e2a:	60c6      	str	r6, [r0, #12]
20006e2c:	6046      	str	r6, [r0, #4]
20006e2e:	6086      	str	r6, [r0, #8]
20006e30:	6006      	str	r6, [r0, #0]
20006e32:	4606      	mov	r6, r0
20006e34:	6260      	str	r0, [r4, #36]	; 0x24
20006e36:	f7ff bbd2 	b.w	200065de <_dtoa_r+0x16>
20006e3a:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006e3c:	4271      	negs	r1, r6
20006e3e:	2200      	movs	r2, #0
20006e40:	9115      	str	r1, [sp, #84]	; 0x54
20006e42:	1b80      	subs	r0, r0, r6
20006e44:	9217      	str	r2, [sp, #92]	; 0x5c
20006e46:	900f      	str	r0, [sp, #60]	; 0x3c
20006e48:	e48a      	b.n	20006760 <_dtoa_r+0x198>
20006e4a:	2100      	movs	r1, #0
20006e4c:	3e01      	subs	r6, #1
20006e4e:	9118      	str	r1, [sp, #96]	; 0x60
20006e50:	e472      	b.n	20006738 <_dtoa_r+0x170>
20006e52:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20006e56:	f04f 0802 	mov.w	r8, #2
20006e5a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20006e5e:	e521      	b.n	200068a4 <_dtoa_r+0x2dc>
20006e60:	982a      	ldr	r0, [sp, #168]	; 0xa8
20006e62:	2801      	cmp	r0, #1
20006e64:	f340 826c 	ble.w	20007340 <_dtoa_r+0xd78>
20006e68:	9a08      	ldr	r2, [sp, #32]
20006e6a:	9815      	ldr	r0, [sp, #84]	; 0x54
20006e6c:	1e53      	subs	r3, r2, #1
20006e6e:	4298      	cmp	r0, r3
20006e70:	f2c0 8258 	blt.w	20007324 <_dtoa_r+0xd5c>
20006e74:	1ac7      	subs	r7, r0, r3
20006e76:	9b08      	ldr	r3, [sp, #32]
20006e78:	2b00      	cmp	r3, #0
20006e7a:	bfa8      	it	ge
20006e7c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20006e7e:	f2c0 8273 	blt.w	20007368 <_dtoa_r+0xda0>
20006e82:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006e84:	4620      	mov	r0, r4
20006e86:	2101      	movs	r1, #1
20006e88:	449a      	add	sl, r3
20006e8a:	18d2      	adds	r2, r2, r3
20006e8c:	920f      	str	r2, [sp, #60]	; 0x3c
20006e8e:	f001 fc9d 	bl	200087cc <__i2b>
20006e92:	900c      	str	r0, [sp, #48]	; 0x30
20006e94:	e708      	b.n	20006ca8 <_dtoa_r+0x6e0>
20006e96:	9b08      	ldr	r3, [sp, #32]
20006e98:	b973      	cbnz	r3, 20006eb8 <_dtoa_r+0x8f0>
20006e9a:	f240 0300 	movw	r3, #0
20006e9e:	2200      	movs	r2, #0
20006ea0:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006ea4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006ea8:	f7fc fe60 	bl	20003b6c <__aeabi_dmul>
20006eac:	4642      	mov	r2, r8
20006eae:	464b      	mov	r3, r9
20006eb0:	f002 fb60 	bl	20009574 <__aeabi_dcmpge>
20006eb4:	2800      	cmp	r0, #0
20006eb6:	d06a      	beq.n	20006f8e <_dtoa_r+0x9c6>
20006eb8:	2200      	movs	r2, #0
20006eba:	9206      	str	r2, [sp, #24]
20006ebc:	920c      	str	r2, [sp, #48]	; 0x30
20006ebe:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006ec0:	2700      	movs	r7, #0
20006ec2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006ec6:	43de      	mvns	r6, r3
20006ec8:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006eca:	e781      	b.n	20006dd0 <_dtoa_r+0x808>
20006ecc:	2100      	movs	r1, #0
20006ece:	9116      	str	r1, [sp, #88]	; 0x58
20006ed0:	982b      	ldr	r0, [sp, #172]	; 0xac
20006ed2:	2800      	cmp	r0, #0
20006ed4:	f340 819f 	ble.w	20007216 <_dtoa_r+0xc4e>
20006ed8:	982b      	ldr	r0, [sp, #172]	; 0xac
20006eda:	4601      	mov	r1, r0
20006edc:	9011      	str	r0, [sp, #68]	; 0x44
20006ede:	9008      	str	r0, [sp, #32]
20006ee0:	6a65      	ldr	r5, [r4, #36]	; 0x24
20006ee2:	2200      	movs	r2, #0
20006ee4:	2917      	cmp	r1, #23
20006ee6:	606a      	str	r2, [r5, #4]
20006ee8:	f240 82ab 	bls.w	20007442 <_dtoa_r+0xe7a>
20006eec:	2304      	movs	r3, #4
20006eee:	005b      	lsls	r3, r3, #1
20006ef0:	3201      	adds	r2, #1
20006ef2:	f103 0014 	add.w	r0, r3, #20
20006ef6:	4288      	cmp	r0, r1
20006ef8:	d9f9      	bls.n	20006eee <_dtoa_r+0x926>
20006efa:	9b08      	ldr	r3, [sp, #32]
20006efc:	606a      	str	r2, [r5, #4]
20006efe:	2b0e      	cmp	r3, #14
20006f00:	bf8c      	ite	hi
20006f02:	2700      	movhi	r7, #0
20006f04:	f007 0701 	andls.w	r7, r7, #1
20006f08:	e49d      	b.n	20006846 <_dtoa_r+0x27e>
20006f0a:	2201      	movs	r2, #1
20006f0c:	9216      	str	r2, [sp, #88]	; 0x58
20006f0e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006f10:	18f3      	adds	r3, r6, r3
20006f12:	9311      	str	r3, [sp, #68]	; 0x44
20006f14:	1c59      	adds	r1, r3, #1
20006f16:	2900      	cmp	r1, #0
20006f18:	bfc8      	it	gt
20006f1a:	9108      	strgt	r1, [sp, #32]
20006f1c:	dce0      	bgt.n	20006ee0 <_dtoa_r+0x918>
20006f1e:	290e      	cmp	r1, #14
20006f20:	bf8c      	ite	hi
20006f22:	2700      	movhi	r7, #0
20006f24:	f007 0701 	andls.w	r7, r7, #1
20006f28:	9108      	str	r1, [sp, #32]
20006f2a:	e489      	b.n	20006840 <_dtoa_r+0x278>
20006f2c:	2301      	movs	r3, #1
20006f2e:	9316      	str	r3, [sp, #88]	; 0x58
20006f30:	e7ce      	b.n	20006ed0 <_dtoa_r+0x908>
20006f32:	2200      	movs	r2, #0
20006f34:	9216      	str	r2, [sp, #88]	; 0x58
20006f36:	e7ea      	b.n	20006f0e <_dtoa_r+0x946>
20006f38:	f04f 33ff 	mov.w	r3, #4294967295
20006f3c:	2700      	movs	r7, #0
20006f3e:	2001      	movs	r0, #1
20006f40:	9311      	str	r3, [sp, #68]	; 0x44
20006f42:	9016      	str	r0, [sp, #88]	; 0x58
20006f44:	9308      	str	r3, [sp, #32]
20006f46:	972b      	str	r7, [sp, #172]	; 0xac
20006f48:	e47a      	b.n	20006840 <_dtoa_r+0x278>
20006f4a:	f1b8 0f00 	cmp.w	r8, #0
20006f4e:	f47f aef2 	bne.w	20006d36 <_dtoa_r+0x76e>
20006f52:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20006f56:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006f5a:	2b00      	cmp	r3, #0
20006f5c:	f47f aeeb 	bne.w	20006d36 <_dtoa_r+0x76e>
20006f60:	f240 0300 	movw	r3, #0
20006f64:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006f68:	ea09 0303 	and.w	r3, r9, r3
20006f6c:	2b00      	cmp	r3, #0
20006f6e:	f43f aee2 	beq.w	20006d36 <_dtoa_r+0x76e>
20006f72:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20006f74:	f10a 0a01 	add.w	sl, sl, #1
20006f78:	2701      	movs	r7, #1
20006f7a:	3201      	adds	r2, #1
20006f7c:	920f      	str	r2, [sp, #60]	; 0x3c
20006f7e:	e6db      	b.n	20006d38 <_dtoa_r+0x770>
20006f80:	4635      	mov	r5, r6
20006f82:	465c      	mov	r4, fp
20006f84:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006f86:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006f8a:	9612      	str	r6, [sp, #72]	; 0x48
20006f8c:	e738      	b.n	20006e00 <_dtoa_r+0x838>
20006f8e:	2000      	movs	r0, #0
20006f90:	9006      	str	r0, [sp, #24]
20006f92:	900c      	str	r0, [sp, #48]	; 0x30
20006f94:	e714      	b.n	20006dc0 <_dtoa_r+0x7f8>
20006f96:	4639      	mov	r1, r7
20006f98:	4620      	mov	r0, r4
20006f9a:	f001 f9e9 	bl	20008370 <_Bfree>
20006f9e:	e72a      	b.n	20006df6 <_dtoa_r+0x82e>
20006fa0:	f1c3 0320 	rsb	r3, r3, #32
20006fa4:	2b04      	cmp	r3, #4
20006fa6:	f340 8254 	ble.w	20007452 <_dtoa_r+0xe8a>
20006faa:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006fac:	3b04      	subs	r3, #4
20006fae:	449a      	add	sl, r3
20006fb0:	18ed      	adds	r5, r5, r3
20006fb2:	18c9      	adds	r1, r1, r3
20006fb4:	910f      	str	r1, [sp, #60]	; 0x3c
20006fb6:	e6cf      	b.n	20006d58 <_dtoa_r+0x790>
20006fb8:	9916      	ldr	r1, [sp, #88]	; 0x58
20006fba:	2900      	cmp	r1, #0
20006fbc:	f000 8131 	beq.w	20007222 <_dtoa_r+0xc5a>
20006fc0:	2d00      	cmp	r5, #0
20006fc2:	dd05      	ble.n	20006fd0 <_dtoa_r+0xa08>
20006fc4:	990c      	ldr	r1, [sp, #48]	; 0x30
20006fc6:	462a      	mov	r2, r5
20006fc8:	4620      	mov	r0, r4
20006fca:	f001 fb07 	bl	200085dc <__lshift>
20006fce:	900c      	str	r0, [sp, #48]	; 0x30
20006fd0:	2f00      	cmp	r7, #0
20006fd2:	f040 81ea 	bne.w	200073aa <_dtoa_r+0xde2>
20006fd6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006fda:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006fdc:	2301      	movs	r3, #1
20006fde:	f008 0001 	and.w	r0, r8, #1
20006fe2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20006fe4:	9011      	str	r0, [sp, #68]	; 0x44
20006fe6:	950f      	str	r5, [sp, #60]	; 0x3c
20006fe8:	461d      	mov	r5, r3
20006fea:	960c      	str	r6, [sp, #48]	; 0x30
20006fec:	9906      	ldr	r1, [sp, #24]
20006fee:	4658      	mov	r0, fp
20006ff0:	f7ff fa5a 	bl	200064a8 <quorem>
20006ff4:	4639      	mov	r1, r7
20006ff6:	3030      	adds	r0, #48	; 0x30
20006ff8:	900b      	str	r0, [sp, #44]	; 0x2c
20006ffa:	4658      	mov	r0, fp
20006ffc:	f001 f87e 	bl	200080fc <__mcmp>
20007000:	9906      	ldr	r1, [sp, #24]
20007002:	4652      	mov	r2, sl
20007004:	4606      	mov	r6, r0
20007006:	4620      	mov	r0, r4
20007008:	f001 fa6c 	bl	200084e4 <__mdiff>
2000700c:	68c3      	ldr	r3, [r0, #12]
2000700e:	4680      	mov	r8, r0
20007010:	2b00      	cmp	r3, #0
20007012:	d03d      	beq.n	20007090 <_dtoa_r+0xac8>
20007014:	f04f 0901 	mov.w	r9, #1
20007018:	4641      	mov	r1, r8
2000701a:	4620      	mov	r0, r4
2000701c:	f001 f9a8 	bl	20008370 <_Bfree>
20007020:	992a      	ldr	r1, [sp, #168]	; 0xa8
20007022:	ea59 0101 	orrs.w	r1, r9, r1
20007026:	d103      	bne.n	20007030 <_dtoa_r+0xa68>
20007028:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000702a:	2a00      	cmp	r2, #0
2000702c:	f000 81eb 	beq.w	20007406 <_dtoa_r+0xe3e>
20007030:	2e00      	cmp	r6, #0
20007032:	f2c0 819e 	blt.w	20007372 <_dtoa_r+0xdaa>
20007036:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20007038:	4332      	orrs	r2, r6
2000703a:	d103      	bne.n	20007044 <_dtoa_r+0xa7c>
2000703c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000703e:	2b00      	cmp	r3, #0
20007040:	f000 8197 	beq.w	20007372 <_dtoa_r+0xdaa>
20007044:	f1b9 0f00 	cmp.w	r9, #0
20007048:	f300 81ce 	bgt.w	200073e8 <_dtoa_r+0xe20>
2000704c:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000704e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007050:	f801 2b01 	strb.w	r2, [r1], #1
20007054:	9b08      	ldr	r3, [sp, #32]
20007056:	910f      	str	r1, [sp, #60]	; 0x3c
20007058:	429d      	cmp	r5, r3
2000705a:	f000 81c2 	beq.w	200073e2 <_dtoa_r+0xe1a>
2000705e:	4659      	mov	r1, fp
20007060:	220a      	movs	r2, #10
20007062:	2300      	movs	r3, #0
20007064:	4620      	mov	r0, r4
20007066:	f001 fbbb 	bl	200087e0 <__multadd>
2000706a:	4557      	cmp	r7, sl
2000706c:	4639      	mov	r1, r7
2000706e:	4683      	mov	fp, r0
20007070:	d014      	beq.n	2000709c <_dtoa_r+0xad4>
20007072:	220a      	movs	r2, #10
20007074:	2300      	movs	r3, #0
20007076:	4620      	mov	r0, r4
20007078:	3501      	adds	r5, #1
2000707a:	f001 fbb1 	bl	200087e0 <__multadd>
2000707e:	4651      	mov	r1, sl
20007080:	220a      	movs	r2, #10
20007082:	2300      	movs	r3, #0
20007084:	4607      	mov	r7, r0
20007086:	4620      	mov	r0, r4
20007088:	f001 fbaa 	bl	200087e0 <__multadd>
2000708c:	4682      	mov	sl, r0
2000708e:	e7ad      	b.n	20006fec <_dtoa_r+0xa24>
20007090:	4658      	mov	r0, fp
20007092:	4641      	mov	r1, r8
20007094:	f001 f832 	bl	200080fc <__mcmp>
20007098:	4681      	mov	r9, r0
2000709a:	e7bd      	b.n	20007018 <_dtoa_r+0xa50>
2000709c:	4620      	mov	r0, r4
2000709e:	220a      	movs	r2, #10
200070a0:	2300      	movs	r3, #0
200070a2:	3501      	adds	r5, #1
200070a4:	f001 fb9c 	bl	200087e0 <__multadd>
200070a8:	4607      	mov	r7, r0
200070aa:	4682      	mov	sl, r0
200070ac:	e79e      	b.n	20006fec <_dtoa_r+0xa24>
200070ae:	9612      	str	r6, [sp, #72]	; 0x48
200070b0:	f8dd c020 	ldr.w	ip, [sp, #32]
200070b4:	e459      	b.n	2000696a <_dtoa_r+0x3a2>
200070b6:	4275      	negs	r5, r6
200070b8:	2d00      	cmp	r5, #0
200070ba:	f040 8101 	bne.w	200072c0 <_dtoa_r+0xcf8>
200070be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200070c2:	f04f 0802 	mov.w	r8, #2
200070c6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200070ca:	e40c      	b.n	200068e6 <_dtoa_r+0x31e>
200070cc:	f24a 1168 	movw	r1, #41320	; 0xa168
200070d0:	4642      	mov	r2, r8
200070d2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200070d6:	464b      	mov	r3, r9
200070d8:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
200070dc:	f8cd c00c 	str.w	ip, [sp, #12]
200070e0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200070e2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
200070e6:	f7fc fd41 	bl	20003b6c <__aeabi_dmul>
200070ea:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
200070ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200070f2:	f002 fa53 	bl	2000959c <__aeabi_d2iz>
200070f6:	4607      	mov	r7, r0
200070f8:	f7fc fcd2 	bl	20003aa0 <__aeabi_i2d>
200070fc:	460b      	mov	r3, r1
200070fe:	4602      	mov	r2, r0
20007100:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20007104:	f7fc fb7e 	bl	20003804 <__aeabi_dsub>
20007108:	f107 0330 	add.w	r3, r7, #48	; 0x30
2000710c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007110:	f805 3b01 	strb.w	r3, [r5], #1
20007114:	f8dd c00c 	ldr.w	ip, [sp, #12]
20007118:	f1bc 0f01 	cmp.w	ip, #1
2000711c:	d029      	beq.n	20007172 <_dtoa_r+0xbaa>
2000711e:	46d1      	mov	r9, sl
20007120:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20007124:	46b2      	mov	sl, r6
20007126:	9e10      	ldr	r6, [sp, #64]	; 0x40
20007128:	951c      	str	r5, [sp, #112]	; 0x70
2000712a:	2701      	movs	r7, #1
2000712c:	4665      	mov	r5, ip
2000712e:	46a0      	mov	r8, r4
20007130:	f240 0300 	movw	r3, #0
20007134:	2200      	movs	r2, #0
20007136:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000713a:	f7fc fd17 	bl	20003b6c <__aeabi_dmul>
2000713e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007142:	f002 fa2b 	bl	2000959c <__aeabi_d2iz>
20007146:	4604      	mov	r4, r0
20007148:	f7fc fcaa 	bl	20003aa0 <__aeabi_i2d>
2000714c:	3430      	adds	r4, #48	; 0x30
2000714e:	4602      	mov	r2, r0
20007150:	460b      	mov	r3, r1
20007152:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20007156:	f7fc fb55 	bl	20003804 <__aeabi_dsub>
2000715a:	55f4      	strb	r4, [r6, r7]
2000715c:	3701      	adds	r7, #1
2000715e:	42af      	cmp	r7, r5
20007160:	d1e6      	bne.n	20007130 <_dtoa_r+0xb68>
20007162:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20007164:	3f01      	subs	r7, #1
20007166:	4656      	mov	r6, sl
20007168:	4644      	mov	r4, r8
2000716a:	46ca      	mov	sl, r9
2000716c:	19ed      	adds	r5, r5, r7
2000716e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20007172:	f240 0300 	movw	r3, #0
20007176:	2200      	movs	r2, #0
20007178:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
2000717c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20007180:	f7fc fb42 	bl	20003808 <__adddf3>
20007184:	4602      	mov	r2, r0
20007186:	460b      	mov	r3, r1
20007188:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000718c:	f002 f9fc 	bl	20009588 <__aeabi_dcmpgt>
20007190:	b9f0      	cbnz	r0, 200071d0 <_dtoa_r+0xc08>
20007192:	f240 0100 	movw	r1, #0
20007196:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
2000719a:	2000      	movs	r0, #0
2000719c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
200071a0:	f7fc fb30 	bl	20003804 <__aeabi_dsub>
200071a4:	4602      	mov	r2, r0
200071a6:	460b      	mov	r3, r1
200071a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200071ac:	f002 f9ce 	bl	2000954c <__aeabi_dcmplt>
200071b0:	2800      	cmp	r0, #0
200071b2:	f43f acac 	beq.w	20006b0e <_dtoa_r+0x546>
200071b6:	462b      	mov	r3, r5
200071b8:	461d      	mov	r5, r3
200071ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200071be:	2a30      	cmp	r2, #48	; 0x30
200071c0:	d0fa      	beq.n	200071b8 <_dtoa_r+0xbf0>
200071c2:	e61d      	b.n	20006e00 <_dtoa_r+0x838>
200071c4:	9810      	ldr	r0, [sp, #64]	; 0x40
200071c6:	f7ff ba40 	b.w	2000664a <_dtoa_r+0x82>
200071ca:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200071ce:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200071d0:	9e12      	ldr	r6, [sp, #72]	; 0x48
200071d2:	9910      	ldr	r1, [sp, #64]	; 0x40
200071d4:	e550      	b.n	20006c78 <_dtoa_r+0x6b0>
200071d6:	4658      	mov	r0, fp
200071d8:	9906      	ldr	r1, [sp, #24]
200071da:	f000 ff8f 	bl	200080fc <__mcmp>
200071de:	2800      	cmp	r0, #0
200071e0:	f6bf add0 	bge.w	20006d84 <_dtoa_r+0x7bc>
200071e4:	4659      	mov	r1, fp
200071e6:	4620      	mov	r0, r4
200071e8:	220a      	movs	r2, #10
200071ea:	2300      	movs	r3, #0
200071ec:	f001 faf8 	bl	200087e0 <__multadd>
200071f0:	9916      	ldr	r1, [sp, #88]	; 0x58
200071f2:	3e01      	subs	r6, #1
200071f4:	4683      	mov	fp, r0
200071f6:	2900      	cmp	r1, #0
200071f8:	f040 8119 	bne.w	2000742e <_dtoa_r+0xe66>
200071fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
200071fe:	9208      	str	r2, [sp, #32]
20007200:	e5c0      	b.n	20006d84 <_dtoa_r+0x7bc>
20007202:	9806      	ldr	r0, [sp, #24]
20007204:	6903      	ldr	r3, [r0, #16]
20007206:	eb00 0383 	add.w	r3, r0, r3, lsl #2
2000720a:	6918      	ldr	r0, [r3, #16]
2000720c:	f000 ff24 	bl	20008058 <__hi0bits>
20007210:	f1c0 0320 	rsb	r3, r0, #32
20007214:	e595      	b.n	20006d42 <_dtoa_r+0x77a>
20007216:	2101      	movs	r1, #1
20007218:	9111      	str	r1, [sp, #68]	; 0x44
2000721a:	9108      	str	r1, [sp, #32]
2000721c:	912b      	str	r1, [sp, #172]	; 0xac
2000721e:	f7ff bb0f 	b.w	20006840 <_dtoa_r+0x278>
20007222:	9d10      	ldr	r5, [sp, #64]	; 0x40
20007224:	46b1      	mov	r9, r6
20007226:	9f16      	ldr	r7, [sp, #88]	; 0x58
20007228:	46aa      	mov	sl, r5
2000722a:	f8dd 8018 	ldr.w	r8, [sp, #24]
2000722e:	9e08      	ldr	r6, [sp, #32]
20007230:	e002      	b.n	20007238 <_dtoa_r+0xc70>
20007232:	f001 fad5 	bl	200087e0 <__multadd>
20007236:	4683      	mov	fp, r0
20007238:	4641      	mov	r1, r8
2000723a:	4658      	mov	r0, fp
2000723c:	f7ff f934 	bl	200064a8 <quorem>
20007240:	3501      	adds	r5, #1
20007242:	220a      	movs	r2, #10
20007244:	2300      	movs	r3, #0
20007246:	4659      	mov	r1, fp
20007248:	f100 0c30 	add.w	ip, r0, #48	; 0x30
2000724c:	f80a c007 	strb.w	ip, [sl, r7]
20007250:	3701      	adds	r7, #1
20007252:	4620      	mov	r0, r4
20007254:	42be      	cmp	r6, r7
20007256:	dcec      	bgt.n	20007232 <_dtoa_r+0xc6a>
20007258:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000725c:	464e      	mov	r6, r9
2000725e:	2700      	movs	r7, #0
20007260:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20007264:	4659      	mov	r1, fp
20007266:	2201      	movs	r2, #1
20007268:	4620      	mov	r0, r4
2000726a:	f001 f9b7 	bl	200085dc <__lshift>
2000726e:	9906      	ldr	r1, [sp, #24]
20007270:	4683      	mov	fp, r0
20007272:	f000 ff43 	bl	200080fc <__mcmp>
20007276:	2800      	cmp	r0, #0
20007278:	dd0f      	ble.n	2000729a <_dtoa_r+0xcd2>
2000727a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000727c:	e000      	b.n	20007280 <_dtoa_r+0xcb8>
2000727e:	461d      	mov	r5, r3
20007280:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20007284:	1e6b      	subs	r3, r5, #1
20007286:	2a39      	cmp	r2, #57	; 0x39
20007288:	f040 808c 	bne.w	200073a4 <_dtoa_r+0xddc>
2000728c:	428b      	cmp	r3, r1
2000728e:	d1f6      	bne.n	2000727e <_dtoa_r+0xcb6>
20007290:	9910      	ldr	r1, [sp, #64]	; 0x40
20007292:	2331      	movs	r3, #49	; 0x31
20007294:	3601      	adds	r6, #1
20007296:	700b      	strb	r3, [r1, #0]
20007298:	e59a      	b.n	20006dd0 <_dtoa_r+0x808>
2000729a:	d103      	bne.n	200072a4 <_dtoa_r+0xcdc>
2000729c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000729e:	f010 0f01 	tst.w	r0, #1
200072a2:	d1ea      	bne.n	2000727a <_dtoa_r+0xcb2>
200072a4:	462b      	mov	r3, r5
200072a6:	461d      	mov	r5, r3
200072a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200072ac:	2a30      	cmp	r2, #48	; 0x30
200072ae:	d0fa      	beq.n	200072a6 <_dtoa_r+0xcde>
200072b0:	e58e      	b.n	20006dd0 <_dtoa_r+0x808>
200072b2:	4659      	mov	r1, fp
200072b4:	9a15      	ldr	r2, [sp, #84]	; 0x54
200072b6:	4620      	mov	r0, r4
200072b8:	f001 fad6 	bl	20008868 <__pow5mult>
200072bc:	4683      	mov	fp, r0
200072be:	e528      	b.n	20006d12 <_dtoa_r+0x74a>
200072c0:	f005 030f 	and.w	r3, r5, #15
200072c4:	f24a 1268 	movw	r2, #41320	; 0xa168
200072c8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200072cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200072d0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
200072d4:	e9d3 2300 	ldrd	r2, r3, [r3]
200072d8:	f7fc fc48 	bl	20003b6c <__aeabi_dmul>
200072dc:	112d      	asrs	r5, r5, #4
200072de:	bf08      	it	eq
200072e0:	f04f 0802 	moveq.w	r8, #2
200072e4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200072e8:	f43f aafd 	beq.w	200068e6 <_dtoa_r+0x31e>
200072ec:	f24a 2740 	movw	r7, #41536	; 0xa240
200072f0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200072f4:	f04f 0802 	mov.w	r8, #2
200072f8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200072fc:	f015 0f01 	tst.w	r5, #1
20007300:	4610      	mov	r0, r2
20007302:	4619      	mov	r1, r3
20007304:	d007      	beq.n	20007316 <_dtoa_r+0xd4e>
20007306:	e9d7 2300 	ldrd	r2, r3, [r7]
2000730a:	f108 0801 	add.w	r8, r8, #1
2000730e:	f7fc fc2d 	bl	20003b6c <__aeabi_dmul>
20007312:	4602      	mov	r2, r0
20007314:	460b      	mov	r3, r1
20007316:	3708      	adds	r7, #8
20007318:	106d      	asrs	r5, r5, #1
2000731a:	d1ef      	bne.n	200072fc <_dtoa_r+0xd34>
2000731c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20007320:	f7ff bae1 	b.w	200068e6 <_dtoa_r+0x31e>
20007324:	9915      	ldr	r1, [sp, #84]	; 0x54
20007326:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20007328:	1a5b      	subs	r3, r3, r1
2000732a:	18c9      	adds	r1, r1, r3
2000732c:	18d2      	adds	r2, r2, r3
2000732e:	9115      	str	r1, [sp, #84]	; 0x54
20007330:	9217      	str	r2, [sp, #92]	; 0x5c
20007332:	e5a0      	b.n	20006e76 <_dtoa_r+0x8ae>
20007334:	4659      	mov	r1, fp
20007336:	4620      	mov	r0, r4
20007338:	f001 fa96 	bl	20008868 <__pow5mult>
2000733c:	4683      	mov	fp, r0
2000733e:	e4e8      	b.n	20006d12 <_dtoa_r+0x74a>
20007340:	9919      	ldr	r1, [sp, #100]	; 0x64
20007342:	2900      	cmp	r1, #0
20007344:	d047      	beq.n	200073d6 <_dtoa_r+0xe0e>
20007346:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000734a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000734c:	3303      	adds	r3, #3
2000734e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007350:	e597      	b.n	20006e82 <_dtoa_r+0x8ba>
20007352:	3201      	adds	r2, #1
20007354:	b2d2      	uxtb	r2, r2
20007356:	e49d      	b.n	20006c94 <_dtoa_r+0x6cc>
20007358:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000735c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20007360:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20007362:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20007364:	f7ff bbd3 	b.w	20006b0e <_dtoa_r+0x546>
20007368:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000736a:	2300      	movs	r3, #0
2000736c:	9808      	ldr	r0, [sp, #32]
2000736e:	1a0d      	subs	r5, r1, r0
20007370:	e587      	b.n	20006e82 <_dtoa_r+0x8ba>
20007372:	f1b9 0f00 	cmp.w	r9, #0
20007376:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20007378:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000737a:	dd0f      	ble.n	2000739c <_dtoa_r+0xdd4>
2000737c:	4659      	mov	r1, fp
2000737e:	2201      	movs	r2, #1
20007380:	4620      	mov	r0, r4
20007382:	f001 f92b 	bl	200085dc <__lshift>
20007386:	9906      	ldr	r1, [sp, #24]
20007388:	4683      	mov	fp, r0
2000738a:	f000 feb7 	bl	200080fc <__mcmp>
2000738e:	2800      	cmp	r0, #0
20007390:	dd47      	ble.n	20007422 <_dtoa_r+0xe5a>
20007392:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007394:	2939      	cmp	r1, #57	; 0x39
20007396:	d031      	beq.n	200073fc <_dtoa_r+0xe34>
20007398:	3101      	adds	r1, #1
2000739a:	910b      	str	r1, [sp, #44]	; 0x2c
2000739c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000739e:	f805 2b01 	strb.w	r2, [r5], #1
200073a2:	e515      	b.n	20006dd0 <_dtoa_r+0x808>
200073a4:	3201      	adds	r2, #1
200073a6:	701a      	strb	r2, [r3, #0]
200073a8:	e512      	b.n	20006dd0 <_dtoa_r+0x808>
200073aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200073ac:	4620      	mov	r0, r4
200073ae:	6851      	ldr	r1, [r2, #4]
200073b0:	f000 fffa 	bl	200083a8 <_Balloc>
200073b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
200073b6:	f103 010c 	add.w	r1, r3, #12
200073ba:	691a      	ldr	r2, [r3, #16]
200073bc:	3202      	adds	r2, #2
200073be:	0092      	lsls	r2, r2, #2
200073c0:	4605      	mov	r5, r0
200073c2:	300c      	adds	r0, #12
200073c4:	f7fd f95e 	bl	20004684 <memcpy>
200073c8:	4620      	mov	r0, r4
200073ca:	4629      	mov	r1, r5
200073cc:	2201      	movs	r2, #1
200073ce:	f001 f905 	bl	200085dc <__lshift>
200073d2:	4682      	mov	sl, r0
200073d4:	e601      	b.n	20006fda <_dtoa_r+0xa12>
200073d6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
200073d8:	9f15      	ldr	r7, [sp, #84]	; 0x54
200073da:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200073dc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
200073e0:	e54f      	b.n	20006e82 <_dtoa_r+0x8ba>
200073e2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200073e4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200073e6:	e73d      	b.n	20007264 <_dtoa_r+0xc9c>
200073e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200073ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200073ec:	2b39      	cmp	r3, #57	; 0x39
200073ee:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200073f0:	d004      	beq.n	200073fc <_dtoa_r+0xe34>
200073f2:	980b      	ldr	r0, [sp, #44]	; 0x2c
200073f4:	1c43      	adds	r3, r0, #1
200073f6:	f805 3b01 	strb.w	r3, [r5], #1
200073fa:	e4e9      	b.n	20006dd0 <_dtoa_r+0x808>
200073fc:	2339      	movs	r3, #57	; 0x39
200073fe:	f805 3b01 	strb.w	r3, [r5], #1
20007402:	9910      	ldr	r1, [sp, #64]	; 0x40
20007404:	e73c      	b.n	20007280 <_dtoa_r+0xcb8>
20007406:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007408:	4633      	mov	r3, r6
2000740a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000740c:	2839      	cmp	r0, #57	; 0x39
2000740e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20007410:	d0f4      	beq.n	200073fc <_dtoa_r+0xe34>
20007412:	2b00      	cmp	r3, #0
20007414:	dd01      	ble.n	2000741a <_dtoa_r+0xe52>
20007416:	3001      	adds	r0, #1
20007418:	900b      	str	r0, [sp, #44]	; 0x2c
2000741a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000741c:	f805 1b01 	strb.w	r1, [r5], #1
20007420:	e4d6      	b.n	20006dd0 <_dtoa_r+0x808>
20007422:	d1bb      	bne.n	2000739c <_dtoa_r+0xdd4>
20007424:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007426:	f010 0f01 	tst.w	r0, #1
2000742a:	d0b7      	beq.n	2000739c <_dtoa_r+0xdd4>
2000742c:	e7b1      	b.n	20007392 <_dtoa_r+0xdca>
2000742e:	2300      	movs	r3, #0
20007430:	990c      	ldr	r1, [sp, #48]	; 0x30
20007432:	4620      	mov	r0, r4
20007434:	220a      	movs	r2, #10
20007436:	f001 f9d3 	bl	200087e0 <__multadd>
2000743a:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000743c:	9308      	str	r3, [sp, #32]
2000743e:	900c      	str	r0, [sp, #48]	; 0x30
20007440:	e4a0      	b.n	20006d84 <_dtoa_r+0x7bc>
20007442:	9908      	ldr	r1, [sp, #32]
20007444:	290e      	cmp	r1, #14
20007446:	bf8c      	ite	hi
20007448:	2700      	movhi	r7, #0
2000744a:	f007 0701 	andls.w	r7, r7, #1
2000744e:	f7ff b9fa 	b.w	20006846 <_dtoa_r+0x27e>
20007452:	f43f ac81 	beq.w	20006d58 <_dtoa_r+0x790>
20007456:	331c      	adds	r3, #28
20007458:	e479      	b.n	20006d4e <_dtoa_r+0x786>
2000745a:	2701      	movs	r7, #1
2000745c:	f7ff b98a 	b.w	20006774 <_dtoa_r+0x1ac>

20007460 <_fflush_r>:
20007460:	690b      	ldr	r3, [r1, #16]
20007462:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007466:	460c      	mov	r4, r1
20007468:	4680      	mov	r8, r0
2000746a:	2b00      	cmp	r3, #0
2000746c:	d071      	beq.n	20007552 <_fflush_r+0xf2>
2000746e:	b110      	cbz	r0, 20007476 <_fflush_r+0x16>
20007470:	6983      	ldr	r3, [r0, #24]
20007472:	2b00      	cmp	r3, #0
20007474:	d078      	beq.n	20007568 <_fflush_r+0x108>
20007476:	f24a 03c4 	movw	r3, #41156	; 0xa0c4
2000747a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000747e:	429c      	cmp	r4, r3
20007480:	bf08      	it	eq
20007482:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20007486:	d010      	beq.n	200074aa <_fflush_r+0x4a>
20007488:	f24a 03e4 	movw	r3, #41188	; 0xa0e4
2000748c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007490:	429c      	cmp	r4, r3
20007492:	bf08      	it	eq
20007494:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20007498:	d007      	beq.n	200074aa <_fflush_r+0x4a>
2000749a:	f24a 1304 	movw	r3, #41220	; 0xa104
2000749e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200074a2:	429c      	cmp	r4, r3
200074a4:	bf08      	it	eq
200074a6:	f8d8 400c 	ldreq.w	r4, [r8, #12]
200074aa:	89a3      	ldrh	r3, [r4, #12]
200074ac:	b21a      	sxth	r2, r3
200074ae:	f012 0f08 	tst.w	r2, #8
200074b2:	d135      	bne.n	20007520 <_fflush_r+0xc0>
200074b4:	6862      	ldr	r2, [r4, #4]
200074b6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200074ba:	81a3      	strh	r3, [r4, #12]
200074bc:	2a00      	cmp	r2, #0
200074be:	dd5e      	ble.n	2000757e <_fflush_r+0x11e>
200074c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200074c2:	2e00      	cmp	r6, #0
200074c4:	d045      	beq.n	20007552 <_fflush_r+0xf2>
200074c6:	b29b      	uxth	r3, r3
200074c8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
200074cc:	bf18      	it	ne
200074ce:	6d65      	ldrne	r5, [r4, #84]	; 0x54
200074d0:	d059      	beq.n	20007586 <_fflush_r+0x126>
200074d2:	f013 0f04 	tst.w	r3, #4
200074d6:	d14a      	bne.n	2000756e <_fflush_r+0x10e>
200074d8:	2300      	movs	r3, #0
200074da:	4640      	mov	r0, r8
200074dc:	6a21      	ldr	r1, [r4, #32]
200074de:	462a      	mov	r2, r5
200074e0:	47b0      	blx	r6
200074e2:	4285      	cmp	r5, r0
200074e4:	d138      	bne.n	20007558 <_fflush_r+0xf8>
200074e6:	89a1      	ldrh	r1, [r4, #12]
200074e8:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
200074ec:	6922      	ldr	r2, [r4, #16]
200074ee:	f2c0 0300 	movt	r3, #0
200074f2:	ea01 0303 	and.w	r3, r1, r3
200074f6:	2100      	movs	r1, #0
200074f8:	6061      	str	r1, [r4, #4]
200074fa:	f413 5f80 	tst.w	r3, #4096	; 0x1000
200074fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
20007500:	81a3      	strh	r3, [r4, #12]
20007502:	6022      	str	r2, [r4, #0]
20007504:	bf18      	it	ne
20007506:	6565      	strne	r5, [r4, #84]	; 0x54
20007508:	b319      	cbz	r1, 20007552 <_fflush_r+0xf2>
2000750a:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000750e:	4299      	cmp	r1, r3
20007510:	d002      	beq.n	20007518 <_fflush_r+0xb8>
20007512:	4640      	mov	r0, r8
20007514:	f000 f998 	bl	20007848 <_free_r>
20007518:	2000      	movs	r0, #0
2000751a:	6360      	str	r0, [r4, #52]	; 0x34
2000751c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007520:	6926      	ldr	r6, [r4, #16]
20007522:	b1b6      	cbz	r6, 20007552 <_fflush_r+0xf2>
20007524:	6825      	ldr	r5, [r4, #0]
20007526:	6026      	str	r6, [r4, #0]
20007528:	1bad      	subs	r5, r5, r6
2000752a:	f012 0f03 	tst.w	r2, #3
2000752e:	bf0c      	ite	eq
20007530:	6963      	ldreq	r3, [r4, #20]
20007532:	2300      	movne	r3, #0
20007534:	60a3      	str	r3, [r4, #8]
20007536:	e00a      	b.n	2000754e <_fflush_r+0xee>
20007538:	4632      	mov	r2, r6
2000753a:	462b      	mov	r3, r5
2000753c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
2000753e:	4640      	mov	r0, r8
20007540:	6a21      	ldr	r1, [r4, #32]
20007542:	47b8      	blx	r7
20007544:	2800      	cmp	r0, #0
20007546:	ebc0 0505 	rsb	r5, r0, r5
2000754a:	4406      	add	r6, r0
2000754c:	dd04      	ble.n	20007558 <_fflush_r+0xf8>
2000754e:	2d00      	cmp	r5, #0
20007550:	dcf2      	bgt.n	20007538 <_fflush_r+0xd8>
20007552:	2000      	movs	r0, #0
20007554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007558:	89a3      	ldrh	r3, [r4, #12]
2000755a:	f04f 30ff 	mov.w	r0, #4294967295
2000755e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007562:	81a3      	strh	r3, [r4, #12]
20007564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007568:	f000 f8ea 	bl	20007740 <__sinit>
2000756c:	e783      	b.n	20007476 <_fflush_r+0x16>
2000756e:	6862      	ldr	r2, [r4, #4]
20007570:	6b63      	ldr	r3, [r4, #52]	; 0x34
20007572:	1aad      	subs	r5, r5, r2
20007574:	2b00      	cmp	r3, #0
20007576:	d0af      	beq.n	200074d8 <_fflush_r+0x78>
20007578:	6c23      	ldr	r3, [r4, #64]	; 0x40
2000757a:	1aed      	subs	r5, r5, r3
2000757c:	e7ac      	b.n	200074d8 <_fflush_r+0x78>
2000757e:	6c22      	ldr	r2, [r4, #64]	; 0x40
20007580:	2a00      	cmp	r2, #0
20007582:	dc9d      	bgt.n	200074c0 <_fflush_r+0x60>
20007584:	e7e5      	b.n	20007552 <_fflush_r+0xf2>
20007586:	2301      	movs	r3, #1
20007588:	4640      	mov	r0, r8
2000758a:	6a21      	ldr	r1, [r4, #32]
2000758c:	47b0      	blx	r6
2000758e:	f1b0 3fff 	cmp.w	r0, #4294967295
20007592:	4605      	mov	r5, r0
20007594:	d002      	beq.n	2000759c <_fflush_r+0x13c>
20007596:	89a3      	ldrh	r3, [r4, #12]
20007598:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000759a:	e79a      	b.n	200074d2 <_fflush_r+0x72>
2000759c:	f8d8 3000 	ldr.w	r3, [r8]
200075a0:	2b1d      	cmp	r3, #29
200075a2:	d0d6      	beq.n	20007552 <_fflush_r+0xf2>
200075a4:	89a3      	ldrh	r3, [r4, #12]
200075a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200075aa:	81a3      	strh	r3, [r4, #12]
200075ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

200075b0 <fflush>:
200075b0:	4601      	mov	r1, r0
200075b2:	b128      	cbz	r0, 200075c0 <fflush+0x10>
200075b4:	f24a 23dc 	movw	r3, #41692	; 0xa2dc
200075b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200075bc:	6818      	ldr	r0, [r3, #0]
200075be:	e74f      	b.n	20007460 <_fflush_r>
200075c0:	f24a 0344 	movw	r3, #41028	; 0xa044
200075c4:	f247 4161 	movw	r1, #29793	; 0x7461
200075c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200075cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200075d0:	6818      	ldr	r0, [r3, #0]
200075d2:	f000 bbb3 	b.w	20007d3c <_fwalk_reent>
200075d6:	bf00      	nop

200075d8 <__sfp_lock_acquire>:
200075d8:	4770      	bx	lr
200075da:	bf00      	nop

200075dc <__sfp_lock_release>:
200075dc:	4770      	bx	lr
200075de:	bf00      	nop

200075e0 <__sinit_lock_acquire>:
200075e0:	4770      	bx	lr
200075e2:	bf00      	nop

200075e4 <__sinit_lock_release>:
200075e4:	4770      	bx	lr
200075e6:	bf00      	nop

200075e8 <__fp_lock>:
200075e8:	2000      	movs	r0, #0
200075ea:	4770      	bx	lr

200075ec <__fp_unlock>:
200075ec:	2000      	movs	r0, #0
200075ee:	4770      	bx	lr

200075f0 <__fp_unlock_all>:
200075f0:	f24a 23dc 	movw	r3, #41692	; 0xa2dc
200075f4:	f247 51ed 	movw	r1, #30189	; 0x75ed
200075f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200075fc:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007600:	6818      	ldr	r0, [r3, #0]
20007602:	f000 bbc5 	b.w	20007d90 <_fwalk>
20007606:	bf00      	nop

20007608 <__fp_lock_all>:
20007608:	f24a 23dc 	movw	r3, #41692	; 0xa2dc
2000760c:	f247 51e9 	movw	r1, #30185	; 0x75e9
20007610:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007614:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007618:	6818      	ldr	r0, [r3, #0]
2000761a:	f000 bbb9 	b.w	20007d90 <_fwalk>
2000761e:	bf00      	nop

20007620 <_cleanup_r>:
20007620:	f249 1151 	movw	r1, #37201	; 0x9151
20007624:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007628:	f000 bbb2 	b.w	20007d90 <_fwalk>

2000762c <_cleanup>:
2000762c:	f24a 0344 	movw	r3, #41028	; 0xa044
20007630:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007634:	6818      	ldr	r0, [r3, #0]
20007636:	e7f3      	b.n	20007620 <_cleanup_r>

20007638 <std>:
20007638:	b510      	push	{r4, lr}
2000763a:	4604      	mov	r4, r0
2000763c:	2300      	movs	r3, #0
2000763e:	305c      	adds	r0, #92	; 0x5c
20007640:	81a1      	strh	r1, [r4, #12]
20007642:	4619      	mov	r1, r3
20007644:	81e2      	strh	r2, [r4, #14]
20007646:	2208      	movs	r2, #8
20007648:	6023      	str	r3, [r4, #0]
2000764a:	6063      	str	r3, [r4, #4]
2000764c:	60a3      	str	r3, [r4, #8]
2000764e:	6663      	str	r3, [r4, #100]	; 0x64
20007650:	6123      	str	r3, [r4, #16]
20007652:	6163      	str	r3, [r4, #20]
20007654:	61a3      	str	r3, [r4, #24]
20007656:	f7fd f8dd 	bl	20004814 <memset>
2000765a:	f648 6011 	movw	r0, #36369	; 0x8e11
2000765e:	f648 51d5 	movw	r1, #36309	; 0x8dd5
20007662:	f648 52ad 	movw	r2, #36269	; 0x8dad
20007666:	f648 53a5 	movw	r3, #36261	; 0x8da5
2000766a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000766e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007672:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007676:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000767a:	6260      	str	r0, [r4, #36]	; 0x24
2000767c:	62a1      	str	r1, [r4, #40]	; 0x28
2000767e:	62e2      	str	r2, [r4, #44]	; 0x2c
20007680:	6323      	str	r3, [r4, #48]	; 0x30
20007682:	6224      	str	r4, [r4, #32]
20007684:	bd10      	pop	{r4, pc}
20007686:	bf00      	nop

20007688 <__sfmoreglue>:
20007688:	b570      	push	{r4, r5, r6, lr}
2000768a:	2568      	movs	r5, #104	; 0x68
2000768c:	460e      	mov	r6, r1
2000768e:	fb05 f501 	mul.w	r5, r5, r1
20007692:	f105 010c 	add.w	r1, r5, #12
20007696:	f7fc fd23 	bl	200040e0 <_malloc_r>
2000769a:	4604      	mov	r4, r0
2000769c:	b148      	cbz	r0, 200076b2 <__sfmoreglue+0x2a>
2000769e:	f100 030c 	add.w	r3, r0, #12
200076a2:	2100      	movs	r1, #0
200076a4:	6046      	str	r6, [r0, #4]
200076a6:	462a      	mov	r2, r5
200076a8:	4618      	mov	r0, r3
200076aa:	6021      	str	r1, [r4, #0]
200076ac:	60a3      	str	r3, [r4, #8]
200076ae:	f7fd f8b1 	bl	20004814 <memset>
200076b2:	4620      	mov	r0, r4
200076b4:	bd70      	pop	{r4, r5, r6, pc}
200076b6:	bf00      	nop

200076b8 <__sfp>:
200076b8:	f24a 0344 	movw	r3, #41028	; 0xa044
200076bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200076c0:	b570      	push	{r4, r5, r6, lr}
200076c2:	681d      	ldr	r5, [r3, #0]
200076c4:	4606      	mov	r6, r0
200076c6:	69ab      	ldr	r3, [r5, #24]
200076c8:	2b00      	cmp	r3, #0
200076ca:	d02a      	beq.n	20007722 <__sfp+0x6a>
200076cc:	35d8      	adds	r5, #216	; 0xd8
200076ce:	686b      	ldr	r3, [r5, #4]
200076d0:	68ac      	ldr	r4, [r5, #8]
200076d2:	3b01      	subs	r3, #1
200076d4:	d503      	bpl.n	200076de <__sfp+0x26>
200076d6:	e020      	b.n	2000771a <__sfp+0x62>
200076d8:	3468      	adds	r4, #104	; 0x68
200076da:	3b01      	subs	r3, #1
200076dc:	d41d      	bmi.n	2000771a <__sfp+0x62>
200076de:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
200076e2:	2a00      	cmp	r2, #0
200076e4:	d1f8      	bne.n	200076d8 <__sfp+0x20>
200076e6:	2500      	movs	r5, #0
200076e8:	f04f 33ff 	mov.w	r3, #4294967295
200076ec:	6665      	str	r5, [r4, #100]	; 0x64
200076ee:	f104 005c 	add.w	r0, r4, #92	; 0x5c
200076f2:	81e3      	strh	r3, [r4, #14]
200076f4:	4629      	mov	r1, r5
200076f6:	f04f 0301 	mov.w	r3, #1
200076fa:	6025      	str	r5, [r4, #0]
200076fc:	81a3      	strh	r3, [r4, #12]
200076fe:	2208      	movs	r2, #8
20007700:	60a5      	str	r5, [r4, #8]
20007702:	6065      	str	r5, [r4, #4]
20007704:	6125      	str	r5, [r4, #16]
20007706:	6165      	str	r5, [r4, #20]
20007708:	61a5      	str	r5, [r4, #24]
2000770a:	f7fd f883 	bl	20004814 <memset>
2000770e:	64e5      	str	r5, [r4, #76]	; 0x4c
20007710:	6365      	str	r5, [r4, #52]	; 0x34
20007712:	63a5      	str	r5, [r4, #56]	; 0x38
20007714:	64a5      	str	r5, [r4, #72]	; 0x48
20007716:	4620      	mov	r0, r4
20007718:	bd70      	pop	{r4, r5, r6, pc}
2000771a:	6828      	ldr	r0, [r5, #0]
2000771c:	b128      	cbz	r0, 2000772a <__sfp+0x72>
2000771e:	4605      	mov	r5, r0
20007720:	e7d5      	b.n	200076ce <__sfp+0x16>
20007722:	4628      	mov	r0, r5
20007724:	f000 f80c 	bl	20007740 <__sinit>
20007728:	e7d0      	b.n	200076cc <__sfp+0x14>
2000772a:	4630      	mov	r0, r6
2000772c:	2104      	movs	r1, #4
2000772e:	f7ff ffab 	bl	20007688 <__sfmoreglue>
20007732:	6028      	str	r0, [r5, #0]
20007734:	2800      	cmp	r0, #0
20007736:	d1f2      	bne.n	2000771e <__sfp+0x66>
20007738:	230c      	movs	r3, #12
2000773a:	4604      	mov	r4, r0
2000773c:	6033      	str	r3, [r6, #0]
2000773e:	e7ea      	b.n	20007716 <__sfp+0x5e>

20007740 <__sinit>:
20007740:	b570      	push	{r4, r5, r6, lr}
20007742:	6986      	ldr	r6, [r0, #24]
20007744:	4604      	mov	r4, r0
20007746:	b106      	cbz	r6, 2000774a <__sinit+0xa>
20007748:	bd70      	pop	{r4, r5, r6, pc}
2000774a:	f247 6321 	movw	r3, #30241	; 0x7621
2000774e:	2501      	movs	r5, #1
20007750:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007754:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20007758:	6283      	str	r3, [r0, #40]	; 0x28
2000775a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
2000775e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20007762:	6185      	str	r5, [r0, #24]
20007764:	f7ff ffa8 	bl	200076b8 <__sfp>
20007768:	6060      	str	r0, [r4, #4]
2000776a:	4620      	mov	r0, r4
2000776c:	f7ff ffa4 	bl	200076b8 <__sfp>
20007770:	60a0      	str	r0, [r4, #8]
20007772:	4620      	mov	r0, r4
20007774:	f7ff ffa0 	bl	200076b8 <__sfp>
20007778:	4632      	mov	r2, r6
2000777a:	2104      	movs	r1, #4
2000777c:	4623      	mov	r3, r4
2000777e:	60e0      	str	r0, [r4, #12]
20007780:	6860      	ldr	r0, [r4, #4]
20007782:	f7ff ff59 	bl	20007638 <std>
20007786:	462a      	mov	r2, r5
20007788:	68a0      	ldr	r0, [r4, #8]
2000778a:	2109      	movs	r1, #9
2000778c:	4623      	mov	r3, r4
2000778e:	f7ff ff53 	bl	20007638 <std>
20007792:	4623      	mov	r3, r4
20007794:	68e0      	ldr	r0, [r4, #12]
20007796:	2112      	movs	r1, #18
20007798:	2202      	movs	r2, #2
2000779a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000779e:	e74b      	b.n	20007638 <std>

200077a0 <_malloc_trim_r>:
200077a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200077a2:	f24a 34d0 	movw	r4, #41936	; 0xa3d0
200077a6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200077aa:	460f      	mov	r7, r1
200077ac:	4605      	mov	r5, r0
200077ae:	f7fd f89b 	bl	200048e8 <__malloc_lock>
200077b2:	68a3      	ldr	r3, [r4, #8]
200077b4:	685e      	ldr	r6, [r3, #4]
200077b6:	f026 0603 	bic.w	r6, r6, #3
200077ba:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
200077be:	330f      	adds	r3, #15
200077c0:	1bdf      	subs	r7, r3, r7
200077c2:	0b3f      	lsrs	r7, r7, #12
200077c4:	3f01      	subs	r7, #1
200077c6:	033f      	lsls	r7, r7, #12
200077c8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
200077cc:	db07      	blt.n	200077de <_malloc_trim_r+0x3e>
200077ce:	2100      	movs	r1, #0
200077d0:	4628      	mov	r0, r5
200077d2:	f7fd f903 	bl	200049dc <_sbrk_r>
200077d6:	68a3      	ldr	r3, [r4, #8]
200077d8:	18f3      	adds	r3, r6, r3
200077da:	4283      	cmp	r3, r0
200077dc:	d004      	beq.n	200077e8 <_malloc_trim_r+0x48>
200077de:	4628      	mov	r0, r5
200077e0:	f7fd f884 	bl	200048ec <__malloc_unlock>
200077e4:	2000      	movs	r0, #0
200077e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200077e8:	4279      	negs	r1, r7
200077ea:	4628      	mov	r0, r5
200077ec:	f7fd f8f6 	bl	200049dc <_sbrk_r>
200077f0:	f1b0 3fff 	cmp.w	r0, #4294967295
200077f4:	d010      	beq.n	20007818 <_malloc_trim_r+0x78>
200077f6:	68a2      	ldr	r2, [r4, #8]
200077f8:	f64a 034c 	movw	r3, #43084	; 0xa84c
200077fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007800:	1bf6      	subs	r6, r6, r7
20007802:	f046 0601 	orr.w	r6, r6, #1
20007806:	4628      	mov	r0, r5
20007808:	6056      	str	r6, [r2, #4]
2000780a:	681a      	ldr	r2, [r3, #0]
2000780c:	1bd7      	subs	r7, r2, r7
2000780e:	601f      	str	r7, [r3, #0]
20007810:	f7fd f86c 	bl	200048ec <__malloc_unlock>
20007814:	2001      	movs	r0, #1
20007816:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007818:	2100      	movs	r1, #0
2000781a:	4628      	mov	r0, r5
2000781c:	f7fd f8de 	bl	200049dc <_sbrk_r>
20007820:	68a3      	ldr	r3, [r4, #8]
20007822:	1ac2      	subs	r2, r0, r3
20007824:	2a0f      	cmp	r2, #15
20007826:	ddda      	ble.n	200077de <_malloc_trim_r+0x3e>
20007828:	f24a 74d8 	movw	r4, #42968	; 0xa7d8
2000782c:	f64a 014c 	movw	r1, #43084	; 0xa84c
20007830:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007834:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007838:	f042 0201 	orr.w	r2, r2, #1
2000783c:	6824      	ldr	r4, [r4, #0]
2000783e:	1b00      	subs	r0, r0, r4
20007840:	6008      	str	r0, [r1, #0]
20007842:	605a      	str	r2, [r3, #4]
20007844:	e7cb      	b.n	200077de <_malloc_trim_r+0x3e>
20007846:	bf00      	nop

20007848 <_free_r>:
20007848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000784c:	4605      	mov	r5, r0
2000784e:	460c      	mov	r4, r1
20007850:	2900      	cmp	r1, #0
20007852:	f000 8088 	beq.w	20007966 <_free_r+0x11e>
20007856:	f7fd f847 	bl	200048e8 <__malloc_lock>
2000785a:	f1a4 0208 	sub.w	r2, r4, #8
2000785e:	f24a 30d0 	movw	r0, #41936	; 0xa3d0
20007862:	6856      	ldr	r6, [r2, #4]
20007864:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007868:	f026 0301 	bic.w	r3, r6, #1
2000786c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20007870:	18d1      	adds	r1, r2, r3
20007872:	458c      	cmp	ip, r1
20007874:	684f      	ldr	r7, [r1, #4]
20007876:	f027 0703 	bic.w	r7, r7, #3
2000787a:	f000 8095 	beq.w	200079a8 <_free_r+0x160>
2000787e:	f016 0601 	ands.w	r6, r6, #1
20007882:	604f      	str	r7, [r1, #4]
20007884:	d05f      	beq.n	20007946 <_free_r+0xfe>
20007886:	2600      	movs	r6, #0
20007888:	19cc      	adds	r4, r1, r7
2000788a:	6864      	ldr	r4, [r4, #4]
2000788c:	f014 0f01 	tst.w	r4, #1
20007890:	d106      	bne.n	200078a0 <_free_r+0x58>
20007892:	19db      	adds	r3, r3, r7
20007894:	2e00      	cmp	r6, #0
20007896:	d07a      	beq.n	2000798e <_free_r+0x146>
20007898:	688c      	ldr	r4, [r1, #8]
2000789a:	68c9      	ldr	r1, [r1, #12]
2000789c:	608c      	str	r4, [r1, #8]
2000789e:	60e1      	str	r1, [r4, #12]
200078a0:	f043 0101 	orr.w	r1, r3, #1
200078a4:	50d3      	str	r3, [r2, r3]
200078a6:	6051      	str	r1, [r2, #4]
200078a8:	2e00      	cmp	r6, #0
200078aa:	d147      	bne.n	2000793c <_free_r+0xf4>
200078ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
200078b0:	d35b      	bcc.n	2000796a <_free_r+0x122>
200078b2:	0a59      	lsrs	r1, r3, #9
200078b4:	2904      	cmp	r1, #4
200078b6:	bf9e      	ittt	ls
200078b8:	ea4f 1c93 	movls.w	ip, r3, lsr #6
200078bc:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
200078c0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200078c4:	d928      	bls.n	20007918 <_free_r+0xd0>
200078c6:	2914      	cmp	r1, #20
200078c8:	bf9c      	itt	ls
200078ca:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
200078ce:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200078d2:	d921      	bls.n	20007918 <_free_r+0xd0>
200078d4:	2954      	cmp	r1, #84	; 0x54
200078d6:	bf9e      	ittt	ls
200078d8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
200078dc:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
200078e0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200078e4:	d918      	bls.n	20007918 <_free_r+0xd0>
200078e6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
200078ea:	bf9e      	ittt	ls
200078ec:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
200078f0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
200078f4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200078f8:	d90e      	bls.n	20007918 <_free_r+0xd0>
200078fa:	f240 5c54 	movw	ip, #1364	; 0x554
200078fe:	4561      	cmp	r1, ip
20007900:	bf95      	itete	ls
20007902:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20007906:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
2000790a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
2000790e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20007912:	bf98      	it	ls
20007914:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007918:	1904      	adds	r4, r0, r4
2000791a:	68a1      	ldr	r1, [r4, #8]
2000791c:	42a1      	cmp	r1, r4
2000791e:	d103      	bne.n	20007928 <_free_r+0xe0>
20007920:	e064      	b.n	200079ec <_free_r+0x1a4>
20007922:	6889      	ldr	r1, [r1, #8]
20007924:	428c      	cmp	r4, r1
20007926:	d004      	beq.n	20007932 <_free_r+0xea>
20007928:	6848      	ldr	r0, [r1, #4]
2000792a:	f020 0003 	bic.w	r0, r0, #3
2000792e:	4283      	cmp	r3, r0
20007930:	d3f7      	bcc.n	20007922 <_free_r+0xda>
20007932:	68cb      	ldr	r3, [r1, #12]
20007934:	60d3      	str	r3, [r2, #12]
20007936:	6091      	str	r1, [r2, #8]
20007938:	60ca      	str	r2, [r1, #12]
2000793a:	609a      	str	r2, [r3, #8]
2000793c:	4628      	mov	r0, r5
2000793e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20007942:	f7fc bfd3 	b.w	200048ec <__malloc_unlock>
20007946:	f854 4c08 	ldr.w	r4, [r4, #-8]
2000794a:	f100 0c08 	add.w	ip, r0, #8
2000794e:	1b12      	subs	r2, r2, r4
20007950:	191b      	adds	r3, r3, r4
20007952:	6894      	ldr	r4, [r2, #8]
20007954:	4564      	cmp	r4, ip
20007956:	d047      	beq.n	200079e8 <_free_r+0x1a0>
20007958:	f8d2 c00c 	ldr.w	ip, [r2, #12]
2000795c:	f8cc 4008 	str.w	r4, [ip, #8]
20007960:	f8c4 c00c 	str.w	ip, [r4, #12]
20007964:	e790      	b.n	20007888 <_free_r+0x40>
20007966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000796a:	08db      	lsrs	r3, r3, #3
2000796c:	f04f 0c01 	mov.w	ip, #1
20007970:	6846      	ldr	r6, [r0, #4]
20007972:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20007976:	109b      	asrs	r3, r3, #2
20007978:	fa0c f303 	lsl.w	r3, ip, r3
2000797c:	60d1      	str	r1, [r2, #12]
2000797e:	688c      	ldr	r4, [r1, #8]
20007980:	ea46 0303 	orr.w	r3, r6, r3
20007984:	6043      	str	r3, [r0, #4]
20007986:	6094      	str	r4, [r2, #8]
20007988:	60e2      	str	r2, [r4, #12]
2000798a:	608a      	str	r2, [r1, #8]
2000798c:	e7d6      	b.n	2000793c <_free_r+0xf4>
2000798e:	688c      	ldr	r4, [r1, #8]
20007990:	4f1c      	ldr	r7, [pc, #112]	; (20007a04 <_free_r+0x1bc>)
20007992:	42bc      	cmp	r4, r7
20007994:	d181      	bne.n	2000789a <_free_r+0x52>
20007996:	50d3      	str	r3, [r2, r3]
20007998:	f043 0301 	orr.w	r3, r3, #1
2000799c:	60e2      	str	r2, [r4, #12]
2000799e:	60a2      	str	r2, [r4, #8]
200079a0:	6053      	str	r3, [r2, #4]
200079a2:	6094      	str	r4, [r2, #8]
200079a4:	60d4      	str	r4, [r2, #12]
200079a6:	e7c9      	b.n	2000793c <_free_r+0xf4>
200079a8:	18fb      	adds	r3, r7, r3
200079aa:	f016 0f01 	tst.w	r6, #1
200079ae:	d107      	bne.n	200079c0 <_free_r+0x178>
200079b0:	f854 1c08 	ldr.w	r1, [r4, #-8]
200079b4:	1a52      	subs	r2, r2, r1
200079b6:	185b      	adds	r3, r3, r1
200079b8:	68d4      	ldr	r4, [r2, #12]
200079ba:	6891      	ldr	r1, [r2, #8]
200079bc:	60a1      	str	r1, [r4, #8]
200079be:	60cc      	str	r4, [r1, #12]
200079c0:	f24a 71dc 	movw	r1, #42972	; 0xa7dc
200079c4:	6082      	str	r2, [r0, #8]
200079c6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200079ca:	f043 0001 	orr.w	r0, r3, #1
200079ce:	6050      	str	r0, [r2, #4]
200079d0:	680a      	ldr	r2, [r1, #0]
200079d2:	4293      	cmp	r3, r2
200079d4:	d3b2      	bcc.n	2000793c <_free_r+0xf4>
200079d6:	f64a 0348 	movw	r3, #43080	; 0xa848
200079da:	4628      	mov	r0, r5
200079dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200079e0:	6819      	ldr	r1, [r3, #0]
200079e2:	f7ff fedd 	bl	200077a0 <_malloc_trim_r>
200079e6:	e7a9      	b.n	2000793c <_free_r+0xf4>
200079e8:	2601      	movs	r6, #1
200079ea:	e74d      	b.n	20007888 <_free_r+0x40>
200079ec:	2601      	movs	r6, #1
200079ee:	6844      	ldr	r4, [r0, #4]
200079f0:	ea4f 0cac 	mov.w	ip, ip, asr #2
200079f4:	460b      	mov	r3, r1
200079f6:	fa06 fc0c 	lsl.w	ip, r6, ip
200079fa:	ea44 040c 	orr.w	r4, r4, ip
200079fe:	6044      	str	r4, [r0, #4]
20007a00:	e798      	b.n	20007934 <_free_r+0xec>
20007a02:	bf00      	nop
20007a04:	2000a3d8 	.word	0x2000a3d8

20007a08 <__sfvwrite_r>:
20007a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007a0c:	6893      	ldr	r3, [r2, #8]
20007a0e:	b085      	sub	sp, #20
20007a10:	4690      	mov	r8, r2
20007a12:	460c      	mov	r4, r1
20007a14:	9003      	str	r0, [sp, #12]
20007a16:	2b00      	cmp	r3, #0
20007a18:	d064      	beq.n	20007ae4 <__sfvwrite_r+0xdc>
20007a1a:	8988      	ldrh	r0, [r1, #12]
20007a1c:	fa1f fa80 	uxth.w	sl, r0
20007a20:	f01a 0f08 	tst.w	sl, #8
20007a24:	f000 80a0 	beq.w	20007b68 <__sfvwrite_r+0x160>
20007a28:	690b      	ldr	r3, [r1, #16]
20007a2a:	2b00      	cmp	r3, #0
20007a2c:	f000 809c 	beq.w	20007b68 <__sfvwrite_r+0x160>
20007a30:	f01a 0b02 	ands.w	fp, sl, #2
20007a34:	f8d8 5000 	ldr.w	r5, [r8]
20007a38:	bf1c      	itt	ne
20007a3a:	f04f 0a00 	movne.w	sl, #0
20007a3e:	4657      	movne	r7, sl
20007a40:	d136      	bne.n	20007ab0 <__sfvwrite_r+0xa8>
20007a42:	f01a 0a01 	ands.w	sl, sl, #1
20007a46:	bf1d      	ittte	ne
20007a48:	46dc      	movne	ip, fp
20007a4a:	46d9      	movne	r9, fp
20007a4c:	465f      	movne	r7, fp
20007a4e:	4656      	moveq	r6, sl
20007a50:	d152      	bne.n	20007af8 <__sfvwrite_r+0xf0>
20007a52:	b326      	cbz	r6, 20007a9e <__sfvwrite_r+0x96>
20007a54:	b280      	uxth	r0, r0
20007a56:	68a7      	ldr	r7, [r4, #8]
20007a58:	f410 7f00 	tst.w	r0, #512	; 0x200
20007a5c:	f000 808f 	beq.w	20007b7e <__sfvwrite_r+0x176>
20007a60:	42be      	cmp	r6, r7
20007a62:	46bb      	mov	fp, r7
20007a64:	f080 80a7 	bcs.w	20007bb6 <__sfvwrite_r+0x1ae>
20007a68:	6820      	ldr	r0, [r4, #0]
20007a6a:	4637      	mov	r7, r6
20007a6c:	46b3      	mov	fp, r6
20007a6e:	465a      	mov	r2, fp
20007a70:	4651      	mov	r1, sl
20007a72:	f000 fa95 	bl	20007fa0 <memmove>
20007a76:	68a2      	ldr	r2, [r4, #8]
20007a78:	6823      	ldr	r3, [r4, #0]
20007a7a:	46b1      	mov	r9, r6
20007a7c:	1bd7      	subs	r7, r2, r7
20007a7e:	60a7      	str	r7, [r4, #8]
20007a80:	4637      	mov	r7, r6
20007a82:	445b      	add	r3, fp
20007a84:	6023      	str	r3, [r4, #0]
20007a86:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007a8a:	ebc9 0606 	rsb	r6, r9, r6
20007a8e:	44ca      	add	sl, r9
20007a90:	1bdf      	subs	r7, r3, r7
20007a92:	f8c8 7008 	str.w	r7, [r8, #8]
20007a96:	b32f      	cbz	r7, 20007ae4 <__sfvwrite_r+0xdc>
20007a98:	89a0      	ldrh	r0, [r4, #12]
20007a9a:	2e00      	cmp	r6, #0
20007a9c:	d1da      	bne.n	20007a54 <__sfvwrite_r+0x4c>
20007a9e:	f8d5 a000 	ldr.w	sl, [r5]
20007aa2:	686e      	ldr	r6, [r5, #4]
20007aa4:	3508      	adds	r5, #8
20007aa6:	e7d4      	b.n	20007a52 <__sfvwrite_r+0x4a>
20007aa8:	f8d5 a000 	ldr.w	sl, [r5]
20007aac:	686f      	ldr	r7, [r5, #4]
20007aae:	3508      	adds	r5, #8
20007ab0:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20007ab4:	bf34      	ite	cc
20007ab6:	463b      	movcc	r3, r7
20007ab8:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20007abc:	4652      	mov	r2, sl
20007abe:	9803      	ldr	r0, [sp, #12]
20007ac0:	2f00      	cmp	r7, #0
20007ac2:	d0f1      	beq.n	20007aa8 <__sfvwrite_r+0xa0>
20007ac4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20007ac6:	6a21      	ldr	r1, [r4, #32]
20007ac8:	47b0      	blx	r6
20007aca:	2800      	cmp	r0, #0
20007acc:	4482      	add	sl, r0
20007ace:	ebc0 0707 	rsb	r7, r0, r7
20007ad2:	f340 80ec 	ble.w	20007cae <__sfvwrite_r+0x2a6>
20007ad6:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007ada:	1a18      	subs	r0, r3, r0
20007adc:	f8c8 0008 	str.w	r0, [r8, #8]
20007ae0:	2800      	cmp	r0, #0
20007ae2:	d1e5      	bne.n	20007ab0 <__sfvwrite_r+0xa8>
20007ae4:	2000      	movs	r0, #0
20007ae6:	b005      	add	sp, #20
20007ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007aec:	f8d5 9000 	ldr.w	r9, [r5]
20007af0:	f04f 0c00 	mov.w	ip, #0
20007af4:	686f      	ldr	r7, [r5, #4]
20007af6:	3508      	adds	r5, #8
20007af8:	2f00      	cmp	r7, #0
20007afa:	d0f7      	beq.n	20007aec <__sfvwrite_r+0xe4>
20007afc:	f1bc 0f00 	cmp.w	ip, #0
20007b00:	f000 80b5 	beq.w	20007c6e <__sfvwrite_r+0x266>
20007b04:	6963      	ldr	r3, [r4, #20]
20007b06:	45bb      	cmp	fp, r7
20007b08:	bf34      	ite	cc
20007b0a:	46da      	movcc	sl, fp
20007b0c:	46ba      	movcs	sl, r7
20007b0e:	68a6      	ldr	r6, [r4, #8]
20007b10:	6820      	ldr	r0, [r4, #0]
20007b12:	6922      	ldr	r2, [r4, #16]
20007b14:	199e      	adds	r6, r3, r6
20007b16:	4290      	cmp	r0, r2
20007b18:	bf94      	ite	ls
20007b1a:	2200      	movls	r2, #0
20007b1c:	2201      	movhi	r2, #1
20007b1e:	45b2      	cmp	sl, r6
20007b20:	bfd4      	ite	le
20007b22:	2200      	movle	r2, #0
20007b24:	f002 0201 	andgt.w	r2, r2, #1
20007b28:	2a00      	cmp	r2, #0
20007b2a:	f040 80ae 	bne.w	20007c8a <__sfvwrite_r+0x282>
20007b2e:	459a      	cmp	sl, r3
20007b30:	f2c0 8082 	blt.w	20007c38 <__sfvwrite_r+0x230>
20007b34:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20007b36:	464a      	mov	r2, r9
20007b38:	f8cd c004 	str.w	ip, [sp, #4]
20007b3c:	9803      	ldr	r0, [sp, #12]
20007b3e:	6a21      	ldr	r1, [r4, #32]
20007b40:	47b0      	blx	r6
20007b42:	f8dd c004 	ldr.w	ip, [sp, #4]
20007b46:	1e06      	subs	r6, r0, #0
20007b48:	f340 80b1 	ble.w	20007cae <__sfvwrite_r+0x2a6>
20007b4c:	ebbb 0b06 	subs.w	fp, fp, r6
20007b50:	f000 8086 	beq.w	20007c60 <__sfvwrite_r+0x258>
20007b54:	f8d8 3008 	ldr.w	r3, [r8, #8]
20007b58:	44b1      	add	r9, r6
20007b5a:	1bbf      	subs	r7, r7, r6
20007b5c:	1b9e      	subs	r6, r3, r6
20007b5e:	f8c8 6008 	str.w	r6, [r8, #8]
20007b62:	2e00      	cmp	r6, #0
20007b64:	d1c8      	bne.n	20007af8 <__sfvwrite_r+0xf0>
20007b66:	e7bd      	b.n	20007ae4 <__sfvwrite_r+0xdc>
20007b68:	9803      	ldr	r0, [sp, #12]
20007b6a:	4621      	mov	r1, r4
20007b6c:	f7fe fc1a 	bl	200063a4 <__swsetup_r>
20007b70:	2800      	cmp	r0, #0
20007b72:	f040 80d4 	bne.w	20007d1e <__sfvwrite_r+0x316>
20007b76:	89a0      	ldrh	r0, [r4, #12]
20007b78:	fa1f fa80 	uxth.w	sl, r0
20007b7c:	e758      	b.n	20007a30 <__sfvwrite_r+0x28>
20007b7e:	6820      	ldr	r0, [r4, #0]
20007b80:	46b9      	mov	r9, r7
20007b82:	6923      	ldr	r3, [r4, #16]
20007b84:	4298      	cmp	r0, r3
20007b86:	bf94      	ite	ls
20007b88:	2300      	movls	r3, #0
20007b8a:	2301      	movhi	r3, #1
20007b8c:	42b7      	cmp	r7, r6
20007b8e:	bf2c      	ite	cs
20007b90:	2300      	movcs	r3, #0
20007b92:	f003 0301 	andcc.w	r3, r3, #1
20007b96:	2b00      	cmp	r3, #0
20007b98:	f040 809d 	bne.w	20007cd6 <__sfvwrite_r+0x2ce>
20007b9c:	6963      	ldr	r3, [r4, #20]
20007b9e:	429e      	cmp	r6, r3
20007ba0:	f0c0 808c 	bcc.w	20007cbc <__sfvwrite_r+0x2b4>
20007ba4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20007ba6:	4652      	mov	r2, sl
20007ba8:	9803      	ldr	r0, [sp, #12]
20007baa:	6a21      	ldr	r1, [r4, #32]
20007bac:	47b8      	blx	r7
20007bae:	1e07      	subs	r7, r0, #0
20007bb0:	dd7d      	ble.n	20007cae <__sfvwrite_r+0x2a6>
20007bb2:	46b9      	mov	r9, r7
20007bb4:	e767      	b.n	20007a86 <__sfvwrite_r+0x7e>
20007bb6:	f410 6f90 	tst.w	r0, #1152	; 0x480
20007bba:	bf08      	it	eq
20007bbc:	6820      	ldreq	r0, [r4, #0]
20007bbe:	f43f af56 	beq.w	20007a6e <__sfvwrite_r+0x66>
20007bc2:	6962      	ldr	r2, [r4, #20]
20007bc4:	6921      	ldr	r1, [r4, #16]
20007bc6:	6823      	ldr	r3, [r4, #0]
20007bc8:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20007bcc:	1a5b      	subs	r3, r3, r1
20007bce:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20007bd2:	f103 0c01 	add.w	ip, r3, #1
20007bd6:	44b4      	add	ip, r6
20007bd8:	ea4f 0969 	mov.w	r9, r9, asr #1
20007bdc:	45e1      	cmp	r9, ip
20007bde:	464a      	mov	r2, r9
20007be0:	bf3c      	itt	cc
20007be2:	46e1      	movcc	r9, ip
20007be4:	464a      	movcc	r2, r9
20007be6:	f410 6f80 	tst.w	r0, #1024	; 0x400
20007bea:	f000 8083 	beq.w	20007cf4 <__sfvwrite_r+0x2ec>
20007bee:	4611      	mov	r1, r2
20007bf0:	9803      	ldr	r0, [sp, #12]
20007bf2:	9302      	str	r3, [sp, #8]
20007bf4:	f7fc fa74 	bl	200040e0 <_malloc_r>
20007bf8:	9b02      	ldr	r3, [sp, #8]
20007bfa:	2800      	cmp	r0, #0
20007bfc:	f000 8099 	beq.w	20007d32 <__sfvwrite_r+0x32a>
20007c00:	461a      	mov	r2, r3
20007c02:	6921      	ldr	r1, [r4, #16]
20007c04:	9302      	str	r3, [sp, #8]
20007c06:	9001      	str	r0, [sp, #4]
20007c08:	f7fc fd3c 	bl	20004684 <memcpy>
20007c0c:	89a2      	ldrh	r2, [r4, #12]
20007c0e:	9b02      	ldr	r3, [sp, #8]
20007c10:	f8dd c004 	ldr.w	ip, [sp, #4]
20007c14:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20007c18:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20007c1c:	81a2      	strh	r2, [r4, #12]
20007c1e:	ebc3 0209 	rsb	r2, r3, r9
20007c22:	eb0c 0003 	add.w	r0, ip, r3
20007c26:	4637      	mov	r7, r6
20007c28:	46b3      	mov	fp, r6
20007c2a:	60a2      	str	r2, [r4, #8]
20007c2c:	f8c4 c010 	str.w	ip, [r4, #16]
20007c30:	6020      	str	r0, [r4, #0]
20007c32:	f8c4 9014 	str.w	r9, [r4, #20]
20007c36:	e71a      	b.n	20007a6e <__sfvwrite_r+0x66>
20007c38:	4652      	mov	r2, sl
20007c3a:	4649      	mov	r1, r9
20007c3c:	4656      	mov	r6, sl
20007c3e:	f8cd c004 	str.w	ip, [sp, #4]
20007c42:	f000 f9ad 	bl	20007fa0 <memmove>
20007c46:	68a2      	ldr	r2, [r4, #8]
20007c48:	6823      	ldr	r3, [r4, #0]
20007c4a:	ebbb 0b06 	subs.w	fp, fp, r6
20007c4e:	ebca 0202 	rsb	r2, sl, r2
20007c52:	f8dd c004 	ldr.w	ip, [sp, #4]
20007c56:	4453      	add	r3, sl
20007c58:	60a2      	str	r2, [r4, #8]
20007c5a:	6023      	str	r3, [r4, #0]
20007c5c:	f47f af7a 	bne.w	20007b54 <__sfvwrite_r+0x14c>
20007c60:	9803      	ldr	r0, [sp, #12]
20007c62:	4621      	mov	r1, r4
20007c64:	f7ff fbfc 	bl	20007460 <_fflush_r>
20007c68:	bb08      	cbnz	r0, 20007cae <__sfvwrite_r+0x2a6>
20007c6a:	46dc      	mov	ip, fp
20007c6c:	e772      	b.n	20007b54 <__sfvwrite_r+0x14c>
20007c6e:	4648      	mov	r0, r9
20007c70:	210a      	movs	r1, #10
20007c72:	463a      	mov	r2, r7
20007c74:	f000 f95a 	bl	20007f2c <memchr>
20007c78:	2800      	cmp	r0, #0
20007c7a:	d04b      	beq.n	20007d14 <__sfvwrite_r+0x30c>
20007c7c:	f100 0b01 	add.w	fp, r0, #1
20007c80:	f04f 0c01 	mov.w	ip, #1
20007c84:	ebc9 0b0b 	rsb	fp, r9, fp
20007c88:	e73c      	b.n	20007b04 <__sfvwrite_r+0xfc>
20007c8a:	4649      	mov	r1, r9
20007c8c:	4632      	mov	r2, r6
20007c8e:	f8cd c004 	str.w	ip, [sp, #4]
20007c92:	f000 f985 	bl	20007fa0 <memmove>
20007c96:	6823      	ldr	r3, [r4, #0]
20007c98:	4621      	mov	r1, r4
20007c9a:	9803      	ldr	r0, [sp, #12]
20007c9c:	199b      	adds	r3, r3, r6
20007c9e:	6023      	str	r3, [r4, #0]
20007ca0:	f7ff fbde 	bl	20007460 <_fflush_r>
20007ca4:	f8dd c004 	ldr.w	ip, [sp, #4]
20007ca8:	2800      	cmp	r0, #0
20007caa:	f43f af4f 	beq.w	20007b4c <__sfvwrite_r+0x144>
20007cae:	89a3      	ldrh	r3, [r4, #12]
20007cb0:	f04f 30ff 	mov.w	r0, #4294967295
20007cb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007cb8:	81a3      	strh	r3, [r4, #12]
20007cba:	e714      	b.n	20007ae6 <__sfvwrite_r+0xde>
20007cbc:	4632      	mov	r2, r6
20007cbe:	4651      	mov	r1, sl
20007cc0:	f000 f96e 	bl	20007fa0 <memmove>
20007cc4:	68a2      	ldr	r2, [r4, #8]
20007cc6:	6823      	ldr	r3, [r4, #0]
20007cc8:	4637      	mov	r7, r6
20007cca:	1b92      	subs	r2, r2, r6
20007ccc:	46b1      	mov	r9, r6
20007cce:	199b      	adds	r3, r3, r6
20007cd0:	60a2      	str	r2, [r4, #8]
20007cd2:	6023      	str	r3, [r4, #0]
20007cd4:	e6d7      	b.n	20007a86 <__sfvwrite_r+0x7e>
20007cd6:	4651      	mov	r1, sl
20007cd8:	463a      	mov	r2, r7
20007cda:	f000 f961 	bl	20007fa0 <memmove>
20007cde:	6823      	ldr	r3, [r4, #0]
20007ce0:	9803      	ldr	r0, [sp, #12]
20007ce2:	4621      	mov	r1, r4
20007ce4:	19db      	adds	r3, r3, r7
20007ce6:	6023      	str	r3, [r4, #0]
20007ce8:	f7ff fbba 	bl	20007460 <_fflush_r>
20007cec:	2800      	cmp	r0, #0
20007cee:	f43f aeca 	beq.w	20007a86 <__sfvwrite_r+0x7e>
20007cf2:	e7dc      	b.n	20007cae <__sfvwrite_r+0x2a6>
20007cf4:	9803      	ldr	r0, [sp, #12]
20007cf6:	9302      	str	r3, [sp, #8]
20007cf8:	f000 fe5a 	bl	200089b0 <_realloc_r>
20007cfc:	9b02      	ldr	r3, [sp, #8]
20007cfe:	4684      	mov	ip, r0
20007d00:	2800      	cmp	r0, #0
20007d02:	d18c      	bne.n	20007c1e <__sfvwrite_r+0x216>
20007d04:	6921      	ldr	r1, [r4, #16]
20007d06:	9803      	ldr	r0, [sp, #12]
20007d08:	f7ff fd9e 	bl	20007848 <_free_r>
20007d0c:	9903      	ldr	r1, [sp, #12]
20007d0e:	230c      	movs	r3, #12
20007d10:	600b      	str	r3, [r1, #0]
20007d12:	e7cc      	b.n	20007cae <__sfvwrite_r+0x2a6>
20007d14:	f107 0b01 	add.w	fp, r7, #1
20007d18:	f04f 0c01 	mov.w	ip, #1
20007d1c:	e6f2      	b.n	20007b04 <__sfvwrite_r+0xfc>
20007d1e:	9903      	ldr	r1, [sp, #12]
20007d20:	2209      	movs	r2, #9
20007d22:	89a3      	ldrh	r3, [r4, #12]
20007d24:	f04f 30ff 	mov.w	r0, #4294967295
20007d28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007d2c:	600a      	str	r2, [r1, #0]
20007d2e:	81a3      	strh	r3, [r4, #12]
20007d30:	e6d9      	b.n	20007ae6 <__sfvwrite_r+0xde>
20007d32:	9a03      	ldr	r2, [sp, #12]
20007d34:	230c      	movs	r3, #12
20007d36:	6013      	str	r3, [r2, #0]
20007d38:	e7b9      	b.n	20007cae <__sfvwrite_r+0x2a6>
20007d3a:	bf00      	nop

20007d3c <_fwalk_reent>:
20007d3c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20007d40:	4607      	mov	r7, r0
20007d42:	468a      	mov	sl, r1
20007d44:	f7ff fc48 	bl	200075d8 <__sfp_lock_acquire>
20007d48:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20007d4c:	bf08      	it	eq
20007d4e:	46b0      	moveq	r8, r6
20007d50:	d018      	beq.n	20007d84 <_fwalk_reent+0x48>
20007d52:	f04f 0800 	mov.w	r8, #0
20007d56:	6875      	ldr	r5, [r6, #4]
20007d58:	68b4      	ldr	r4, [r6, #8]
20007d5a:	3d01      	subs	r5, #1
20007d5c:	d40f      	bmi.n	20007d7e <_fwalk_reent+0x42>
20007d5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007d62:	b14b      	cbz	r3, 20007d78 <_fwalk_reent+0x3c>
20007d64:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007d68:	4621      	mov	r1, r4
20007d6a:	4638      	mov	r0, r7
20007d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
20007d70:	d002      	beq.n	20007d78 <_fwalk_reent+0x3c>
20007d72:	47d0      	blx	sl
20007d74:	ea48 0800 	orr.w	r8, r8, r0
20007d78:	3468      	adds	r4, #104	; 0x68
20007d7a:	3d01      	subs	r5, #1
20007d7c:	d5ef      	bpl.n	20007d5e <_fwalk_reent+0x22>
20007d7e:	6836      	ldr	r6, [r6, #0]
20007d80:	2e00      	cmp	r6, #0
20007d82:	d1e8      	bne.n	20007d56 <_fwalk_reent+0x1a>
20007d84:	f7ff fc2a 	bl	200075dc <__sfp_lock_release>
20007d88:	4640      	mov	r0, r8
20007d8a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007d8e:	bf00      	nop

20007d90 <_fwalk>:
20007d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007d94:	4606      	mov	r6, r0
20007d96:	4688      	mov	r8, r1
20007d98:	f7ff fc1e 	bl	200075d8 <__sfp_lock_acquire>
20007d9c:	36d8      	adds	r6, #216	; 0xd8
20007d9e:	bf08      	it	eq
20007da0:	4637      	moveq	r7, r6
20007da2:	d015      	beq.n	20007dd0 <_fwalk+0x40>
20007da4:	2700      	movs	r7, #0
20007da6:	6875      	ldr	r5, [r6, #4]
20007da8:	68b4      	ldr	r4, [r6, #8]
20007daa:	3d01      	subs	r5, #1
20007dac:	d40d      	bmi.n	20007dca <_fwalk+0x3a>
20007dae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007db2:	b13b      	cbz	r3, 20007dc4 <_fwalk+0x34>
20007db4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007db8:	4620      	mov	r0, r4
20007dba:	f1b3 3fff 	cmp.w	r3, #4294967295
20007dbe:	d001      	beq.n	20007dc4 <_fwalk+0x34>
20007dc0:	47c0      	blx	r8
20007dc2:	4307      	orrs	r7, r0
20007dc4:	3468      	adds	r4, #104	; 0x68
20007dc6:	3d01      	subs	r5, #1
20007dc8:	d5f1      	bpl.n	20007dae <_fwalk+0x1e>
20007dca:	6836      	ldr	r6, [r6, #0]
20007dcc:	2e00      	cmp	r6, #0
20007dce:	d1ea      	bne.n	20007da6 <_fwalk+0x16>
20007dd0:	f7ff fc04 	bl	200075dc <__sfp_lock_release>
20007dd4:	4638      	mov	r0, r7
20007dd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007dda:	bf00      	nop

20007ddc <__locale_charset>:
20007ddc:	f24a 1324 	movw	r3, #41252	; 0xa124
20007de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007de4:	6818      	ldr	r0, [r3, #0]
20007de6:	4770      	bx	lr

20007de8 <_localeconv_r>:
20007de8:	4800      	ldr	r0, [pc, #0]	; (20007dec <_localeconv_r+0x4>)
20007dea:	4770      	bx	lr
20007dec:	2000a128 	.word	0x2000a128

20007df0 <localeconv>:
20007df0:	4800      	ldr	r0, [pc, #0]	; (20007df4 <localeconv+0x4>)
20007df2:	4770      	bx	lr
20007df4:	2000a128 	.word	0x2000a128

20007df8 <_setlocale_r>:
20007df8:	b570      	push	{r4, r5, r6, lr}
20007dfa:	4605      	mov	r5, r0
20007dfc:	460e      	mov	r6, r1
20007dfe:	4614      	mov	r4, r2
20007e00:	b172      	cbz	r2, 20007e20 <_setlocale_r+0x28>
20007e02:	f24a 0148 	movw	r1, #41032	; 0xa048
20007e06:	4610      	mov	r0, r2
20007e08:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007e0c:	f001 f812 	bl	20008e34 <strcmp>
20007e10:	b958      	cbnz	r0, 20007e2a <_setlocale_r+0x32>
20007e12:	f24a 0048 	movw	r0, #41032	; 0xa048
20007e16:	622c      	str	r4, [r5, #32]
20007e18:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007e1c:	61ee      	str	r6, [r5, #28]
20007e1e:	bd70      	pop	{r4, r5, r6, pc}
20007e20:	f24a 0048 	movw	r0, #41032	; 0xa048
20007e24:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007e28:	bd70      	pop	{r4, r5, r6, pc}
20007e2a:	f24a 0180 	movw	r1, #41088	; 0xa080
20007e2e:	4620      	mov	r0, r4
20007e30:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007e34:	f000 fffe 	bl	20008e34 <strcmp>
20007e38:	2800      	cmp	r0, #0
20007e3a:	d0ea      	beq.n	20007e12 <_setlocale_r+0x1a>
20007e3c:	2000      	movs	r0, #0
20007e3e:	bd70      	pop	{r4, r5, r6, pc}

20007e40 <setlocale>:
20007e40:	f24a 23dc 	movw	r3, #41692	; 0xa2dc
20007e44:	460a      	mov	r2, r1
20007e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007e4a:	4601      	mov	r1, r0
20007e4c:	6818      	ldr	r0, [r3, #0]
20007e4e:	e7d3      	b.n	20007df8 <_setlocale_r>

20007e50 <__smakebuf_r>:
20007e50:	898b      	ldrh	r3, [r1, #12]
20007e52:	b5f0      	push	{r4, r5, r6, r7, lr}
20007e54:	460c      	mov	r4, r1
20007e56:	b29a      	uxth	r2, r3
20007e58:	b091      	sub	sp, #68	; 0x44
20007e5a:	f012 0f02 	tst.w	r2, #2
20007e5e:	4605      	mov	r5, r0
20007e60:	d141      	bne.n	20007ee6 <__smakebuf_r+0x96>
20007e62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007e66:	2900      	cmp	r1, #0
20007e68:	db18      	blt.n	20007e9c <__smakebuf_r+0x4c>
20007e6a:	aa01      	add	r2, sp, #4
20007e6c:	f001 f978 	bl	20009160 <_fstat_r>
20007e70:	2800      	cmp	r0, #0
20007e72:	db11      	blt.n	20007e98 <__smakebuf_r+0x48>
20007e74:	9b02      	ldr	r3, [sp, #8]
20007e76:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20007e7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20007e7e:	bf14      	ite	ne
20007e80:	2700      	movne	r7, #0
20007e82:	2701      	moveq	r7, #1
20007e84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20007e88:	d040      	beq.n	20007f0c <__smakebuf_r+0xbc>
20007e8a:	89a3      	ldrh	r3, [r4, #12]
20007e8c:	f44f 6680 	mov.w	r6, #1024	; 0x400
20007e90:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007e94:	81a3      	strh	r3, [r4, #12]
20007e96:	e00b      	b.n	20007eb0 <__smakebuf_r+0x60>
20007e98:	89a3      	ldrh	r3, [r4, #12]
20007e9a:	b29a      	uxth	r2, r3
20007e9c:	f012 0f80 	tst.w	r2, #128	; 0x80
20007ea0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007ea4:	bf0c      	ite	eq
20007ea6:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20007eaa:	2640      	movne	r6, #64	; 0x40
20007eac:	2700      	movs	r7, #0
20007eae:	81a3      	strh	r3, [r4, #12]
20007eb0:	4628      	mov	r0, r5
20007eb2:	4631      	mov	r1, r6
20007eb4:	f7fc f914 	bl	200040e0 <_malloc_r>
20007eb8:	b170      	cbz	r0, 20007ed8 <__smakebuf_r+0x88>
20007eba:	89a1      	ldrh	r1, [r4, #12]
20007ebc:	f247 6221 	movw	r2, #30241	; 0x7621
20007ec0:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007ec4:	6120      	str	r0, [r4, #16]
20007ec6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20007eca:	6166      	str	r6, [r4, #20]
20007ecc:	62aa      	str	r2, [r5, #40]	; 0x28
20007ece:	81a1      	strh	r1, [r4, #12]
20007ed0:	6020      	str	r0, [r4, #0]
20007ed2:	b97f      	cbnz	r7, 20007ef4 <__smakebuf_r+0xa4>
20007ed4:	b011      	add	sp, #68	; 0x44
20007ed6:	bdf0      	pop	{r4, r5, r6, r7, pc}
20007ed8:	89a3      	ldrh	r3, [r4, #12]
20007eda:	f413 7f00 	tst.w	r3, #512	; 0x200
20007ede:	d1f9      	bne.n	20007ed4 <__smakebuf_r+0x84>
20007ee0:	f043 0302 	orr.w	r3, r3, #2
20007ee4:	81a3      	strh	r3, [r4, #12]
20007ee6:	f104 0347 	add.w	r3, r4, #71	; 0x47
20007eea:	6123      	str	r3, [r4, #16]
20007eec:	6023      	str	r3, [r4, #0]
20007eee:	2301      	movs	r3, #1
20007ef0:	6163      	str	r3, [r4, #20]
20007ef2:	e7ef      	b.n	20007ed4 <__smakebuf_r+0x84>
20007ef4:	4628      	mov	r0, r5
20007ef6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20007efa:	f001 f947 	bl	2000918c <_isatty_r>
20007efe:	2800      	cmp	r0, #0
20007f00:	d0e8      	beq.n	20007ed4 <__smakebuf_r+0x84>
20007f02:	89a3      	ldrh	r3, [r4, #12]
20007f04:	f043 0301 	orr.w	r3, r3, #1
20007f08:	81a3      	strh	r3, [r4, #12]
20007f0a:	e7e3      	b.n	20007ed4 <__smakebuf_r+0x84>
20007f0c:	f648 53ad 	movw	r3, #36269	; 0x8dad
20007f10:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20007f12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007f16:	429a      	cmp	r2, r3
20007f18:	d1b7      	bne.n	20007e8a <__smakebuf_r+0x3a>
20007f1a:	89a2      	ldrh	r2, [r4, #12]
20007f1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20007f20:	461e      	mov	r6, r3
20007f22:	6523      	str	r3, [r4, #80]	; 0x50
20007f24:	ea42 0303 	orr.w	r3, r2, r3
20007f28:	81a3      	strh	r3, [r4, #12]
20007f2a:	e7c1      	b.n	20007eb0 <__smakebuf_r+0x60>

20007f2c <memchr>:
20007f2c:	f010 0f03 	tst.w	r0, #3
20007f30:	b2c9      	uxtb	r1, r1
20007f32:	b410      	push	{r4}
20007f34:	d010      	beq.n	20007f58 <memchr+0x2c>
20007f36:	2a00      	cmp	r2, #0
20007f38:	d02f      	beq.n	20007f9a <memchr+0x6e>
20007f3a:	7803      	ldrb	r3, [r0, #0]
20007f3c:	428b      	cmp	r3, r1
20007f3e:	d02a      	beq.n	20007f96 <memchr+0x6a>
20007f40:	3a01      	subs	r2, #1
20007f42:	e005      	b.n	20007f50 <memchr+0x24>
20007f44:	2a00      	cmp	r2, #0
20007f46:	d028      	beq.n	20007f9a <memchr+0x6e>
20007f48:	7803      	ldrb	r3, [r0, #0]
20007f4a:	3a01      	subs	r2, #1
20007f4c:	428b      	cmp	r3, r1
20007f4e:	d022      	beq.n	20007f96 <memchr+0x6a>
20007f50:	3001      	adds	r0, #1
20007f52:	f010 0f03 	tst.w	r0, #3
20007f56:	d1f5      	bne.n	20007f44 <memchr+0x18>
20007f58:	2a03      	cmp	r2, #3
20007f5a:	d911      	bls.n	20007f80 <memchr+0x54>
20007f5c:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20007f60:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20007f64:	6803      	ldr	r3, [r0, #0]
20007f66:	ea84 0303 	eor.w	r3, r4, r3
20007f6a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20007f6e:	ea2c 0303 	bic.w	r3, ip, r3
20007f72:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20007f76:	d103      	bne.n	20007f80 <memchr+0x54>
20007f78:	3a04      	subs	r2, #4
20007f7a:	3004      	adds	r0, #4
20007f7c:	2a03      	cmp	r2, #3
20007f7e:	d8f1      	bhi.n	20007f64 <memchr+0x38>
20007f80:	b15a      	cbz	r2, 20007f9a <memchr+0x6e>
20007f82:	7803      	ldrb	r3, [r0, #0]
20007f84:	428b      	cmp	r3, r1
20007f86:	d006      	beq.n	20007f96 <memchr+0x6a>
20007f88:	3a01      	subs	r2, #1
20007f8a:	b132      	cbz	r2, 20007f9a <memchr+0x6e>
20007f8c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20007f90:	3a01      	subs	r2, #1
20007f92:	428b      	cmp	r3, r1
20007f94:	d1f9      	bne.n	20007f8a <memchr+0x5e>
20007f96:	bc10      	pop	{r4}
20007f98:	4770      	bx	lr
20007f9a:	2000      	movs	r0, #0
20007f9c:	e7fb      	b.n	20007f96 <memchr+0x6a>
20007f9e:	bf00      	nop

20007fa0 <memmove>:
20007fa0:	4288      	cmp	r0, r1
20007fa2:	468c      	mov	ip, r1
20007fa4:	b470      	push	{r4, r5, r6}
20007fa6:	4605      	mov	r5, r0
20007fa8:	4614      	mov	r4, r2
20007faa:	d90e      	bls.n	20007fca <memmove+0x2a>
20007fac:	188b      	adds	r3, r1, r2
20007fae:	4298      	cmp	r0, r3
20007fb0:	d20b      	bcs.n	20007fca <memmove+0x2a>
20007fb2:	b142      	cbz	r2, 20007fc6 <memmove+0x26>
20007fb4:	ebc2 0c03 	rsb	ip, r2, r3
20007fb8:	4601      	mov	r1, r0
20007fba:	1e53      	subs	r3, r2, #1
20007fbc:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007fc0:	54ca      	strb	r2, [r1, r3]
20007fc2:	3b01      	subs	r3, #1
20007fc4:	d2fa      	bcs.n	20007fbc <memmove+0x1c>
20007fc6:	bc70      	pop	{r4, r5, r6}
20007fc8:	4770      	bx	lr
20007fca:	2a0f      	cmp	r2, #15
20007fcc:	d809      	bhi.n	20007fe2 <memmove+0x42>
20007fce:	2c00      	cmp	r4, #0
20007fd0:	d0f9      	beq.n	20007fc6 <memmove+0x26>
20007fd2:	2300      	movs	r3, #0
20007fd4:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007fd8:	54ea      	strb	r2, [r5, r3]
20007fda:	3301      	adds	r3, #1
20007fdc:	42a3      	cmp	r3, r4
20007fde:	d1f9      	bne.n	20007fd4 <memmove+0x34>
20007fe0:	e7f1      	b.n	20007fc6 <memmove+0x26>
20007fe2:	ea41 0300 	orr.w	r3, r1, r0
20007fe6:	f013 0f03 	tst.w	r3, #3
20007fea:	d1f0      	bne.n	20007fce <memmove+0x2e>
20007fec:	4694      	mov	ip, r2
20007fee:	460c      	mov	r4, r1
20007ff0:	4603      	mov	r3, r0
20007ff2:	6825      	ldr	r5, [r4, #0]
20007ff4:	f1ac 0c10 	sub.w	ip, ip, #16
20007ff8:	601d      	str	r5, [r3, #0]
20007ffa:	6865      	ldr	r5, [r4, #4]
20007ffc:	605d      	str	r5, [r3, #4]
20007ffe:	68a5      	ldr	r5, [r4, #8]
20008000:	609d      	str	r5, [r3, #8]
20008002:	68e5      	ldr	r5, [r4, #12]
20008004:	3410      	adds	r4, #16
20008006:	60dd      	str	r5, [r3, #12]
20008008:	3310      	adds	r3, #16
2000800a:	f1bc 0f0f 	cmp.w	ip, #15
2000800e:	d8f0      	bhi.n	20007ff2 <memmove+0x52>
20008010:	3a10      	subs	r2, #16
20008012:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20008016:	f10c 0501 	add.w	r5, ip, #1
2000801a:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
2000801e:	012d      	lsls	r5, r5, #4
20008020:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20008024:	eb01 0c05 	add.w	ip, r1, r5
20008028:	1945      	adds	r5, r0, r5
2000802a:	2e03      	cmp	r6, #3
2000802c:	4634      	mov	r4, r6
2000802e:	d9ce      	bls.n	20007fce <memmove+0x2e>
20008030:	2300      	movs	r3, #0
20008032:	f85c 2003 	ldr.w	r2, [ip, r3]
20008036:	50ea      	str	r2, [r5, r3]
20008038:	3304      	adds	r3, #4
2000803a:	1af2      	subs	r2, r6, r3
2000803c:	2a03      	cmp	r2, #3
2000803e:	d8f8      	bhi.n	20008032 <memmove+0x92>
20008040:	3e04      	subs	r6, #4
20008042:	08b3      	lsrs	r3, r6, #2
20008044:	1c5a      	adds	r2, r3, #1
20008046:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
2000804a:	0092      	lsls	r2, r2, #2
2000804c:	4494      	add	ip, r2
2000804e:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20008052:	18ad      	adds	r5, r5, r2
20008054:	e7bb      	b.n	20007fce <memmove+0x2e>
20008056:	bf00      	nop

20008058 <__hi0bits>:
20008058:	0c02      	lsrs	r2, r0, #16
2000805a:	4603      	mov	r3, r0
2000805c:	0412      	lsls	r2, r2, #16
2000805e:	b1b2      	cbz	r2, 2000808e <__hi0bits+0x36>
20008060:	2000      	movs	r0, #0
20008062:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20008066:	d101      	bne.n	2000806c <__hi0bits+0x14>
20008068:	3008      	adds	r0, #8
2000806a:	021b      	lsls	r3, r3, #8
2000806c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20008070:	d101      	bne.n	20008076 <__hi0bits+0x1e>
20008072:	3004      	adds	r0, #4
20008074:	011b      	lsls	r3, r3, #4
20008076:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
2000807a:	d101      	bne.n	20008080 <__hi0bits+0x28>
2000807c:	3002      	adds	r0, #2
2000807e:	009b      	lsls	r3, r3, #2
20008080:	2b00      	cmp	r3, #0
20008082:	db03      	blt.n	2000808c <__hi0bits+0x34>
20008084:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20008088:	d004      	beq.n	20008094 <__hi0bits+0x3c>
2000808a:	3001      	adds	r0, #1
2000808c:	4770      	bx	lr
2000808e:	0403      	lsls	r3, r0, #16
20008090:	2010      	movs	r0, #16
20008092:	e7e6      	b.n	20008062 <__hi0bits+0xa>
20008094:	2020      	movs	r0, #32
20008096:	4770      	bx	lr

20008098 <__lo0bits>:
20008098:	6803      	ldr	r3, [r0, #0]
2000809a:	4602      	mov	r2, r0
2000809c:	f013 0007 	ands.w	r0, r3, #7
200080a0:	d009      	beq.n	200080b6 <__lo0bits+0x1e>
200080a2:	f013 0f01 	tst.w	r3, #1
200080a6:	d121      	bne.n	200080ec <__lo0bits+0x54>
200080a8:	f013 0f02 	tst.w	r3, #2
200080ac:	d122      	bne.n	200080f4 <__lo0bits+0x5c>
200080ae:	089b      	lsrs	r3, r3, #2
200080b0:	2002      	movs	r0, #2
200080b2:	6013      	str	r3, [r2, #0]
200080b4:	4770      	bx	lr
200080b6:	b299      	uxth	r1, r3
200080b8:	b909      	cbnz	r1, 200080be <__lo0bits+0x26>
200080ba:	0c1b      	lsrs	r3, r3, #16
200080bc:	2010      	movs	r0, #16
200080be:	f013 0fff 	tst.w	r3, #255	; 0xff
200080c2:	d101      	bne.n	200080c8 <__lo0bits+0x30>
200080c4:	3008      	adds	r0, #8
200080c6:	0a1b      	lsrs	r3, r3, #8
200080c8:	f013 0f0f 	tst.w	r3, #15
200080cc:	d101      	bne.n	200080d2 <__lo0bits+0x3a>
200080ce:	3004      	adds	r0, #4
200080d0:	091b      	lsrs	r3, r3, #4
200080d2:	f013 0f03 	tst.w	r3, #3
200080d6:	d101      	bne.n	200080dc <__lo0bits+0x44>
200080d8:	3002      	adds	r0, #2
200080da:	089b      	lsrs	r3, r3, #2
200080dc:	f013 0f01 	tst.w	r3, #1
200080e0:	d102      	bne.n	200080e8 <__lo0bits+0x50>
200080e2:	085b      	lsrs	r3, r3, #1
200080e4:	d004      	beq.n	200080f0 <__lo0bits+0x58>
200080e6:	3001      	adds	r0, #1
200080e8:	6013      	str	r3, [r2, #0]
200080ea:	4770      	bx	lr
200080ec:	2000      	movs	r0, #0
200080ee:	4770      	bx	lr
200080f0:	2020      	movs	r0, #32
200080f2:	4770      	bx	lr
200080f4:	085b      	lsrs	r3, r3, #1
200080f6:	2001      	movs	r0, #1
200080f8:	6013      	str	r3, [r2, #0]
200080fa:	4770      	bx	lr

200080fc <__mcmp>:
200080fc:	4603      	mov	r3, r0
200080fe:	690a      	ldr	r2, [r1, #16]
20008100:	6900      	ldr	r0, [r0, #16]
20008102:	b410      	push	{r4}
20008104:	1a80      	subs	r0, r0, r2
20008106:	d111      	bne.n	2000812c <__mcmp+0x30>
20008108:	3204      	adds	r2, #4
2000810a:	f103 0c14 	add.w	ip, r3, #20
2000810e:	0092      	lsls	r2, r2, #2
20008110:	189b      	adds	r3, r3, r2
20008112:	1889      	adds	r1, r1, r2
20008114:	3104      	adds	r1, #4
20008116:	3304      	adds	r3, #4
20008118:	f853 4c04 	ldr.w	r4, [r3, #-4]
2000811c:	3b04      	subs	r3, #4
2000811e:	f851 2c04 	ldr.w	r2, [r1, #-4]
20008122:	3904      	subs	r1, #4
20008124:	4294      	cmp	r4, r2
20008126:	d103      	bne.n	20008130 <__mcmp+0x34>
20008128:	459c      	cmp	ip, r3
2000812a:	d3f5      	bcc.n	20008118 <__mcmp+0x1c>
2000812c:	bc10      	pop	{r4}
2000812e:	4770      	bx	lr
20008130:	bf38      	it	cc
20008132:	f04f 30ff 	movcc.w	r0, #4294967295
20008136:	d3f9      	bcc.n	2000812c <__mcmp+0x30>
20008138:	2001      	movs	r0, #1
2000813a:	e7f7      	b.n	2000812c <__mcmp+0x30>

2000813c <__ulp>:
2000813c:	f240 0300 	movw	r3, #0
20008140:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20008144:	ea01 0303 	and.w	r3, r1, r3
20008148:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
2000814c:	2b00      	cmp	r3, #0
2000814e:	dd02      	ble.n	20008156 <__ulp+0x1a>
20008150:	4619      	mov	r1, r3
20008152:	2000      	movs	r0, #0
20008154:	4770      	bx	lr
20008156:	425b      	negs	r3, r3
20008158:	151b      	asrs	r3, r3, #20
2000815a:	2b13      	cmp	r3, #19
2000815c:	dd0e      	ble.n	2000817c <__ulp+0x40>
2000815e:	3b14      	subs	r3, #20
20008160:	2b1e      	cmp	r3, #30
20008162:	dd03      	ble.n	2000816c <__ulp+0x30>
20008164:	2301      	movs	r3, #1
20008166:	2100      	movs	r1, #0
20008168:	4618      	mov	r0, r3
2000816a:	4770      	bx	lr
2000816c:	2201      	movs	r2, #1
2000816e:	f1c3 031f 	rsb	r3, r3, #31
20008172:	2100      	movs	r1, #0
20008174:	fa12 f303 	lsls.w	r3, r2, r3
20008178:	4618      	mov	r0, r3
2000817a:	4770      	bx	lr
2000817c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20008180:	2000      	movs	r0, #0
20008182:	fa52 f103 	asrs.w	r1, r2, r3
20008186:	4770      	bx	lr

20008188 <__b2d>:
20008188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000818c:	6904      	ldr	r4, [r0, #16]
2000818e:	f100 0614 	add.w	r6, r0, #20
20008192:	460f      	mov	r7, r1
20008194:	3404      	adds	r4, #4
20008196:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
2000819a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000819e:	46a0      	mov	r8, r4
200081a0:	4628      	mov	r0, r5
200081a2:	f7ff ff59 	bl	20008058 <__hi0bits>
200081a6:	280a      	cmp	r0, #10
200081a8:	f1c0 0320 	rsb	r3, r0, #32
200081ac:	603b      	str	r3, [r7, #0]
200081ae:	dc14      	bgt.n	200081da <__b2d+0x52>
200081b0:	42a6      	cmp	r6, r4
200081b2:	f1c0 030b 	rsb	r3, r0, #11
200081b6:	d237      	bcs.n	20008228 <__b2d+0xa0>
200081b8:	f854 1c04 	ldr.w	r1, [r4, #-4]
200081bc:	40d9      	lsrs	r1, r3
200081be:	fa25 fc03 	lsr.w	ip, r5, r3
200081c2:	3015      	adds	r0, #21
200081c4:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
200081c8:	4085      	lsls	r5, r0
200081ca:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
200081ce:	ea41 0205 	orr.w	r2, r1, r5
200081d2:	4610      	mov	r0, r2
200081d4:	4619      	mov	r1, r3
200081d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200081da:	42a6      	cmp	r6, r4
200081dc:	d320      	bcc.n	20008220 <__b2d+0x98>
200081de:	2100      	movs	r1, #0
200081e0:	380b      	subs	r0, #11
200081e2:	bf02      	ittt	eq
200081e4:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
200081e8:	460a      	moveq	r2, r1
200081ea:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
200081ee:	d0f0      	beq.n	200081d2 <__b2d+0x4a>
200081f0:	42b4      	cmp	r4, r6
200081f2:	f1c0 0320 	rsb	r3, r0, #32
200081f6:	d919      	bls.n	2000822c <__b2d+0xa4>
200081f8:	f854 4c04 	ldr.w	r4, [r4, #-4]
200081fc:	40dc      	lsrs	r4, r3
200081fe:	4085      	lsls	r5, r0
20008200:	fa21 fc03 	lsr.w	ip, r1, r3
20008204:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20008208:	fa11 f000 	lsls.w	r0, r1, r0
2000820c:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20008210:	ea44 0200 	orr.w	r2, r4, r0
20008214:	ea45 030c 	orr.w	r3, r5, ip
20008218:	4610      	mov	r0, r2
2000821a:	4619      	mov	r1, r3
2000821c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008220:	f854 1c04 	ldr.w	r1, [r4, #-4]
20008224:	3c04      	subs	r4, #4
20008226:	e7db      	b.n	200081e0 <__b2d+0x58>
20008228:	2100      	movs	r1, #0
2000822a:	e7c8      	b.n	200081be <__b2d+0x36>
2000822c:	2400      	movs	r4, #0
2000822e:	e7e6      	b.n	200081fe <__b2d+0x76>

20008230 <__ratio>:
20008230:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20008234:	b083      	sub	sp, #12
20008236:	460e      	mov	r6, r1
20008238:	a901      	add	r1, sp, #4
2000823a:	4607      	mov	r7, r0
2000823c:	f7ff ffa4 	bl	20008188 <__b2d>
20008240:	460d      	mov	r5, r1
20008242:	4604      	mov	r4, r0
20008244:	4669      	mov	r1, sp
20008246:	4630      	mov	r0, r6
20008248:	f7ff ff9e 	bl	20008188 <__b2d>
2000824c:	f8dd c004 	ldr.w	ip, [sp, #4]
20008250:	46a9      	mov	r9, r5
20008252:	46a0      	mov	r8, r4
20008254:	460b      	mov	r3, r1
20008256:	4602      	mov	r2, r0
20008258:	6931      	ldr	r1, [r6, #16]
2000825a:	4616      	mov	r6, r2
2000825c:	6938      	ldr	r0, [r7, #16]
2000825e:	461f      	mov	r7, r3
20008260:	1a40      	subs	r0, r0, r1
20008262:	9900      	ldr	r1, [sp, #0]
20008264:	ebc1 010c 	rsb	r1, r1, ip
20008268:	eb01 1140 	add.w	r1, r1, r0, lsl #5
2000826c:	2900      	cmp	r1, #0
2000826e:	bfc9      	itett	gt
20008270:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20008274:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20008278:	4624      	movgt	r4, r4
2000827a:	464d      	movgt	r5, r9
2000827c:	bfdc      	itt	le
2000827e:	4612      	movle	r2, r2
20008280:	463b      	movle	r3, r7
20008282:	4620      	mov	r0, r4
20008284:	4629      	mov	r1, r5
20008286:	f7fb fd9b 	bl	20003dc0 <__aeabi_ddiv>
2000828a:	b003      	add	sp, #12
2000828c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20008290 <_mprec_log10>:
20008290:	2817      	cmp	r0, #23
20008292:	b510      	push	{r4, lr}
20008294:	4604      	mov	r4, r0
20008296:	dd0e      	ble.n	200082b6 <_mprec_log10+0x26>
20008298:	f240 0100 	movw	r1, #0
2000829c:	2000      	movs	r0, #0
2000829e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200082a2:	f240 0300 	movw	r3, #0
200082a6:	2200      	movs	r2, #0
200082a8:	f2c4 0324 	movt	r3, #16420	; 0x4024
200082ac:	f7fb fc5e 	bl	20003b6c <__aeabi_dmul>
200082b0:	3c01      	subs	r4, #1
200082b2:	d1f6      	bne.n	200082a2 <_mprec_log10+0x12>
200082b4:	bd10      	pop	{r4, pc}
200082b6:	f24a 1368 	movw	r3, #41320	; 0xa168
200082ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200082be:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
200082c2:	e9d3 0100 	ldrd	r0, r1, [r3]
200082c6:	bd10      	pop	{r4, pc}

200082c8 <__copybits>:
200082c8:	6913      	ldr	r3, [r2, #16]
200082ca:	3901      	subs	r1, #1
200082cc:	f102 0c14 	add.w	ip, r2, #20
200082d0:	b410      	push	{r4}
200082d2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
200082d6:	114c      	asrs	r4, r1, #5
200082d8:	3214      	adds	r2, #20
200082da:	3401      	adds	r4, #1
200082dc:	4594      	cmp	ip, r2
200082de:	eb00 0484 	add.w	r4, r0, r4, lsl #2
200082e2:	d20f      	bcs.n	20008304 <__copybits+0x3c>
200082e4:	2300      	movs	r3, #0
200082e6:	f85c 1003 	ldr.w	r1, [ip, r3]
200082ea:	50c1      	str	r1, [r0, r3]
200082ec:	3304      	adds	r3, #4
200082ee:	eb03 010c 	add.w	r1, r3, ip
200082f2:	428a      	cmp	r2, r1
200082f4:	d8f7      	bhi.n	200082e6 <__copybits+0x1e>
200082f6:	ea6f 0c0c 	mvn.w	ip, ip
200082fa:	4462      	add	r2, ip
200082fc:	f022 0203 	bic.w	r2, r2, #3
20008300:	3204      	adds	r2, #4
20008302:	1880      	adds	r0, r0, r2
20008304:	4284      	cmp	r4, r0
20008306:	d904      	bls.n	20008312 <__copybits+0x4a>
20008308:	2300      	movs	r3, #0
2000830a:	f840 3b04 	str.w	r3, [r0], #4
2000830e:	4284      	cmp	r4, r0
20008310:	d8fb      	bhi.n	2000830a <__copybits+0x42>
20008312:	bc10      	pop	{r4}
20008314:	4770      	bx	lr
20008316:	bf00      	nop

20008318 <__any_on>:
20008318:	6902      	ldr	r2, [r0, #16]
2000831a:	114b      	asrs	r3, r1, #5
2000831c:	429a      	cmp	r2, r3
2000831e:	db10      	blt.n	20008342 <__any_on+0x2a>
20008320:	dd0e      	ble.n	20008340 <__any_on+0x28>
20008322:	f011 011f 	ands.w	r1, r1, #31
20008326:	d00b      	beq.n	20008340 <__any_on+0x28>
20008328:	461a      	mov	r2, r3
2000832a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
2000832e:	695b      	ldr	r3, [r3, #20]
20008330:	fa23 fc01 	lsr.w	ip, r3, r1
20008334:	fa0c f101 	lsl.w	r1, ip, r1
20008338:	4299      	cmp	r1, r3
2000833a:	d002      	beq.n	20008342 <__any_on+0x2a>
2000833c:	2001      	movs	r0, #1
2000833e:	4770      	bx	lr
20008340:	461a      	mov	r2, r3
20008342:	3204      	adds	r2, #4
20008344:	f100 0114 	add.w	r1, r0, #20
20008348:	eb00 0382 	add.w	r3, r0, r2, lsl #2
2000834c:	f103 0c04 	add.w	ip, r3, #4
20008350:	4561      	cmp	r1, ip
20008352:	d20b      	bcs.n	2000836c <__any_on+0x54>
20008354:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20008358:	2a00      	cmp	r2, #0
2000835a:	d1ef      	bne.n	2000833c <__any_on+0x24>
2000835c:	4299      	cmp	r1, r3
2000835e:	d205      	bcs.n	2000836c <__any_on+0x54>
20008360:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20008364:	2a00      	cmp	r2, #0
20008366:	d1e9      	bne.n	2000833c <__any_on+0x24>
20008368:	4299      	cmp	r1, r3
2000836a:	d3f9      	bcc.n	20008360 <__any_on+0x48>
2000836c:	2000      	movs	r0, #0
2000836e:	4770      	bx	lr

20008370 <_Bfree>:
20008370:	b530      	push	{r4, r5, lr}
20008372:	6a45      	ldr	r5, [r0, #36]	; 0x24
20008374:	b083      	sub	sp, #12
20008376:	4604      	mov	r4, r0
20008378:	b155      	cbz	r5, 20008390 <_Bfree+0x20>
2000837a:	b139      	cbz	r1, 2000838c <_Bfree+0x1c>
2000837c:	6a63      	ldr	r3, [r4, #36]	; 0x24
2000837e:	684a      	ldr	r2, [r1, #4]
20008380:	68db      	ldr	r3, [r3, #12]
20008382:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20008386:	6008      	str	r0, [r1, #0]
20008388:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
2000838c:	b003      	add	sp, #12
2000838e:	bd30      	pop	{r4, r5, pc}
20008390:	2010      	movs	r0, #16
20008392:	9101      	str	r1, [sp, #4]
20008394:	f7fb fe9c 	bl	200040d0 <malloc>
20008398:	9901      	ldr	r1, [sp, #4]
2000839a:	6260      	str	r0, [r4, #36]	; 0x24
2000839c:	60c5      	str	r5, [r0, #12]
2000839e:	6045      	str	r5, [r0, #4]
200083a0:	6085      	str	r5, [r0, #8]
200083a2:	6005      	str	r5, [r0, #0]
200083a4:	e7e9      	b.n	2000837a <_Bfree+0xa>
200083a6:	bf00      	nop

200083a8 <_Balloc>:
200083a8:	b570      	push	{r4, r5, r6, lr}
200083aa:	6a44      	ldr	r4, [r0, #36]	; 0x24
200083ac:	4606      	mov	r6, r0
200083ae:	460d      	mov	r5, r1
200083b0:	b164      	cbz	r4, 200083cc <_Balloc+0x24>
200083b2:	68e2      	ldr	r2, [r4, #12]
200083b4:	b1a2      	cbz	r2, 200083e0 <_Balloc+0x38>
200083b6:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
200083ba:	b1eb      	cbz	r3, 200083f8 <_Balloc+0x50>
200083bc:	6819      	ldr	r1, [r3, #0]
200083be:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
200083c2:	2200      	movs	r2, #0
200083c4:	60da      	str	r2, [r3, #12]
200083c6:	611a      	str	r2, [r3, #16]
200083c8:	4618      	mov	r0, r3
200083ca:	bd70      	pop	{r4, r5, r6, pc}
200083cc:	2010      	movs	r0, #16
200083ce:	f7fb fe7f 	bl	200040d0 <malloc>
200083d2:	2300      	movs	r3, #0
200083d4:	4604      	mov	r4, r0
200083d6:	6270      	str	r0, [r6, #36]	; 0x24
200083d8:	60c3      	str	r3, [r0, #12]
200083da:	6043      	str	r3, [r0, #4]
200083dc:	6083      	str	r3, [r0, #8]
200083de:	6003      	str	r3, [r0, #0]
200083e0:	2210      	movs	r2, #16
200083e2:	4630      	mov	r0, r6
200083e4:	2104      	movs	r1, #4
200083e6:	f000 fe13 	bl	20009010 <_calloc_r>
200083ea:	6a73      	ldr	r3, [r6, #36]	; 0x24
200083ec:	60e0      	str	r0, [r4, #12]
200083ee:	68da      	ldr	r2, [r3, #12]
200083f0:	2a00      	cmp	r2, #0
200083f2:	d1e0      	bne.n	200083b6 <_Balloc+0xe>
200083f4:	4613      	mov	r3, r2
200083f6:	e7e7      	b.n	200083c8 <_Balloc+0x20>
200083f8:	2401      	movs	r4, #1
200083fa:	4630      	mov	r0, r6
200083fc:	4621      	mov	r1, r4
200083fe:	40ac      	lsls	r4, r5
20008400:	1d62      	adds	r2, r4, #5
20008402:	0092      	lsls	r2, r2, #2
20008404:	f000 fe04 	bl	20009010 <_calloc_r>
20008408:	4603      	mov	r3, r0
2000840a:	2800      	cmp	r0, #0
2000840c:	d0dc      	beq.n	200083c8 <_Balloc+0x20>
2000840e:	6045      	str	r5, [r0, #4]
20008410:	6084      	str	r4, [r0, #8]
20008412:	e7d6      	b.n	200083c2 <_Balloc+0x1a>

20008414 <__d2b>:
20008414:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20008418:	b083      	sub	sp, #12
2000841a:	2101      	movs	r1, #1
2000841c:	461d      	mov	r5, r3
2000841e:	4614      	mov	r4, r2
20008420:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20008422:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20008424:	f7ff ffc0 	bl	200083a8 <_Balloc>
20008428:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
2000842c:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20008430:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20008434:	4615      	mov	r5, r2
20008436:	ea5f 5a12 	movs.w	sl, r2, lsr #20
2000843a:	9300      	str	r3, [sp, #0]
2000843c:	bf1c      	itt	ne
2000843e:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20008442:	9300      	strne	r3, [sp, #0]
20008444:	4680      	mov	r8, r0
20008446:	2c00      	cmp	r4, #0
20008448:	d023      	beq.n	20008492 <__d2b+0x7e>
2000844a:	a802      	add	r0, sp, #8
2000844c:	f840 4d04 	str.w	r4, [r0, #-4]!
20008450:	f7ff fe22 	bl	20008098 <__lo0bits>
20008454:	4603      	mov	r3, r0
20008456:	2800      	cmp	r0, #0
20008458:	d137      	bne.n	200084ca <__d2b+0xb6>
2000845a:	9901      	ldr	r1, [sp, #4]
2000845c:	9a00      	ldr	r2, [sp, #0]
2000845e:	f8c8 1014 	str.w	r1, [r8, #20]
20008462:	2a00      	cmp	r2, #0
20008464:	bf14      	ite	ne
20008466:	2402      	movne	r4, #2
20008468:	2401      	moveq	r4, #1
2000846a:	f8c8 2018 	str.w	r2, [r8, #24]
2000846e:	f8c8 4010 	str.w	r4, [r8, #16]
20008472:	f1ba 0f00 	cmp.w	sl, #0
20008476:	d01b      	beq.n	200084b0 <__d2b+0x9c>
20008478:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
2000847c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20008480:	f1aa 0a03 	sub.w	sl, sl, #3
20008484:	4453      	add	r3, sl
20008486:	603b      	str	r3, [r7, #0]
20008488:	6032      	str	r2, [r6, #0]
2000848a:	4640      	mov	r0, r8
2000848c:	b003      	add	sp, #12
2000848e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20008492:	4668      	mov	r0, sp
20008494:	f7ff fe00 	bl	20008098 <__lo0bits>
20008498:	2301      	movs	r3, #1
2000849a:	461c      	mov	r4, r3
2000849c:	f8c8 3010 	str.w	r3, [r8, #16]
200084a0:	9b00      	ldr	r3, [sp, #0]
200084a2:	f8c8 3014 	str.w	r3, [r8, #20]
200084a6:	f100 0320 	add.w	r3, r0, #32
200084aa:	f1ba 0f00 	cmp.w	sl, #0
200084ae:	d1e3      	bne.n	20008478 <__d2b+0x64>
200084b0:	eb08 0284 	add.w	r2, r8, r4, lsl #2
200084b4:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
200084b8:	3b02      	subs	r3, #2
200084ba:	603b      	str	r3, [r7, #0]
200084bc:	6910      	ldr	r0, [r2, #16]
200084be:	f7ff fdcb 	bl	20008058 <__hi0bits>
200084c2:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
200084c6:	6030      	str	r0, [r6, #0]
200084c8:	e7df      	b.n	2000848a <__d2b+0x76>
200084ca:	9a00      	ldr	r2, [sp, #0]
200084cc:	f1c0 0120 	rsb	r1, r0, #32
200084d0:	fa12 f101 	lsls.w	r1, r2, r1
200084d4:	40c2      	lsrs	r2, r0
200084d6:	9801      	ldr	r0, [sp, #4]
200084d8:	4301      	orrs	r1, r0
200084da:	f8c8 1014 	str.w	r1, [r8, #20]
200084de:	9200      	str	r2, [sp, #0]
200084e0:	e7bf      	b.n	20008462 <__d2b+0x4e>
200084e2:	bf00      	nop

200084e4 <__mdiff>:
200084e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
200084e8:	6913      	ldr	r3, [r2, #16]
200084ea:	690f      	ldr	r7, [r1, #16]
200084ec:	460c      	mov	r4, r1
200084ee:	4615      	mov	r5, r2
200084f0:	1aff      	subs	r7, r7, r3
200084f2:	2f00      	cmp	r7, #0
200084f4:	d04f      	beq.n	20008596 <__mdiff+0xb2>
200084f6:	db6a      	blt.n	200085ce <__mdiff+0xea>
200084f8:	2700      	movs	r7, #0
200084fa:	f101 0614 	add.w	r6, r1, #20
200084fe:	6861      	ldr	r1, [r4, #4]
20008500:	f7ff ff52 	bl	200083a8 <_Balloc>
20008504:	f8d5 8010 	ldr.w	r8, [r5, #16]
20008508:	f8d4 c010 	ldr.w	ip, [r4, #16]
2000850c:	f105 0114 	add.w	r1, r5, #20
20008510:	2200      	movs	r2, #0
20008512:	eb05 0588 	add.w	r5, r5, r8, lsl #2
20008516:	eb04 048c 	add.w	r4, r4, ip, lsl #2
2000851a:	f105 0814 	add.w	r8, r5, #20
2000851e:	3414      	adds	r4, #20
20008520:	f100 0314 	add.w	r3, r0, #20
20008524:	60c7      	str	r7, [r0, #12]
20008526:	f851 7b04 	ldr.w	r7, [r1], #4
2000852a:	f856 5b04 	ldr.w	r5, [r6], #4
2000852e:	46bb      	mov	fp, r7
20008530:	fa1f fa87 	uxth.w	sl, r7
20008534:	0c3f      	lsrs	r7, r7, #16
20008536:	fa1f f985 	uxth.w	r9, r5
2000853a:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
2000853e:	ebca 0a09 	rsb	sl, sl, r9
20008542:	4452      	add	r2, sl
20008544:	eb07 4722 	add.w	r7, r7, r2, asr #16
20008548:	b292      	uxth	r2, r2
2000854a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
2000854e:	f843 2b04 	str.w	r2, [r3], #4
20008552:	143a      	asrs	r2, r7, #16
20008554:	4588      	cmp	r8, r1
20008556:	d8e6      	bhi.n	20008526 <__mdiff+0x42>
20008558:	42a6      	cmp	r6, r4
2000855a:	d20e      	bcs.n	2000857a <__mdiff+0x96>
2000855c:	f856 1b04 	ldr.w	r1, [r6], #4
20008560:	b28d      	uxth	r5, r1
20008562:	0c09      	lsrs	r1, r1, #16
20008564:	1952      	adds	r2, r2, r5
20008566:	eb01 4122 	add.w	r1, r1, r2, asr #16
2000856a:	b292      	uxth	r2, r2
2000856c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20008570:	f843 2b04 	str.w	r2, [r3], #4
20008574:	140a      	asrs	r2, r1, #16
20008576:	42b4      	cmp	r4, r6
20008578:	d8f0      	bhi.n	2000855c <__mdiff+0x78>
2000857a:	f853 2c04 	ldr.w	r2, [r3, #-4]
2000857e:	b932      	cbnz	r2, 2000858e <__mdiff+0xaa>
20008580:	f853 2c08 	ldr.w	r2, [r3, #-8]
20008584:	f10c 3cff 	add.w	ip, ip, #4294967295
20008588:	3b04      	subs	r3, #4
2000858a:	2a00      	cmp	r2, #0
2000858c:	d0f8      	beq.n	20008580 <__mdiff+0x9c>
2000858e:	f8c0 c010 	str.w	ip, [r0, #16]
20008592:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008596:	3304      	adds	r3, #4
20008598:	f101 0614 	add.w	r6, r1, #20
2000859c:	009b      	lsls	r3, r3, #2
2000859e:	18d2      	adds	r2, r2, r3
200085a0:	18cb      	adds	r3, r1, r3
200085a2:	3304      	adds	r3, #4
200085a4:	3204      	adds	r2, #4
200085a6:	f853 cc04 	ldr.w	ip, [r3, #-4]
200085aa:	3b04      	subs	r3, #4
200085ac:	f852 1c04 	ldr.w	r1, [r2, #-4]
200085b0:	3a04      	subs	r2, #4
200085b2:	458c      	cmp	ip, r1
200085b4:	d10a      	bne.n	200085cc <__mdiff+0xe8>
200085b6:	429e      	cmp	r6, r3
200085b8:	d3f5      	bcc.n	200085a6 <__mdiff+0xc2>
200085ba:	2100      	movs	r1, #0
200085bc:	f7ff fef4 	bl	200083a8 <_Balloc>
200085c0:	2301      	movs	r3, #1
200085c2:	6103      	str	r3, [r0, #16]
200085c4:	2300      	movs	r3, #0
200085c6:	6143      	str	r3, [r0, #20]
200085c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200085cc:	d297      	bcs.n	200084fe <__mdiff+0x1a>
200085ce:	4623      	mov	r3, r4
200085d0:	462c      	mov	r4, r5
200085d2:	2701      	movs	r7, #1
200085d4:	461d      	mov	r5, r3
200085d6:	f104 0614 	add.w	r6, r4, #20
200085da:	e790      	b.n	200084fe <__mdiff+0x1a>

200085dc <__lshift>:
200085dc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200085e0:	690d      	ldr	r5, [r1, #16]
200085e2:	688b      	ldr	r3, [r1, #8]
200085e4:	1156      	asrs	r6, r2, #5
200085e6:	3501      	adds	r5, #1
200085e8:	460c      	mov	r4, r1
200085ea:	19ad      	adds	r5, r5, r6
200085ec:	4690      	mov	r8, r2
200085ee:	429d      	cmp	r5, r3
200085f0:	4682      	mov	sl, r0
200085f2:	6849      	ldr	r1, [r1, #4]
200085f4:	dd03      	ble.n	200085fe <__lshift+0x22>
200085f6:	005b      	lsls	r3, r3, #1
200085f8:	3101      	adds	r1, #1
200085fa:	429d      	cmp	r5, r3
200085fc:	dcfb      	bgt.n	200085f6 <__lshift+0x1a>
200085fe:	4650      	mov	r0, sl
20008600:	f7ff fed2 	bl	200083a8 <_Balloc>
20008604:	2e00      	cmp	r6, #0
20008606:	4607      	mov	r7, r0
20008608:	f100 0214 	add.w	r2, r0, #20
2000860c:	dd0a      	ble.n	20008624 <__lshift+0x48>
2000860e:	2300      	movs	r3, #0
20008610:	4619      	mov	r1, r3
20008612:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
20008616:	3301      	adds	r3, #1
20008618:	42b3      	cmp	r3, r6
2000861a:	d1fa      	bne.n	20008612 <__lshift+0x36>
2000861c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20008620:	f103 0214 	add.w	r2, r3, #20
20008624:	6920      	ldr	r0, [r4, #16]
20008626:	f104 0314 	add.w	r3, r4, #20
2000862a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
2000862e:	3014      	adds	r0, #20
20008630:	f018 081f 	ands.w	r8, r8, #31
20008634:	d01b      	beq.n	2000866e <__lshift+0x92>
20008636:	f1c8 0e20 	rsb	lr, r8, #32
2000863a:	2100      	movs	r1, #0
2000863c:	681e      	ldr	r6, [r3, #0]
2000863e:	fa06 fc08 	lsl.w	ip, r6, r8
20008642:	ea41 010c 	orr.w	r1, r1, ip
20008646:	f842 1b04 	str.w	r1, [r2], #4
2000864a:	f853 1b04 	ldr.w	r1, [r3], #4
2000864e:	4298      	cmp	r0, r3
20008650:	fa21 f10e 	lsr.w	r1, r1, lr
20008654:	d8f2      	bhi.n	2000863c <__lshift+0x60>
20008656:	6011      	str	r1, [r2, #0]
20008658:	b101      	cbz	r1, 2000865c <__lshift+0x80>
2000865a:	3501      	adds	r5, #1
2000865c:	4650      	mov	r0, sl
2000865e:	3d01      	subs	r5, #1
20008660:	4621      	mov	r1, r4
20008662:	613d      	str	r5, [r7, #16]
20008664:	f7ff fe84 	bl	20008370 <_Bfree>
20008668:	4638      	mov	r0, r7
2000866a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000866e:	f853 1008 	ldr.w	r1, [r3, r8]
20008672:	f842 1008 	str.w	r1, [r2, r8]
20008676:	f108 0804 	add.w	r8, r8, #4
2000867a:	eb08 0103 	add.w	r1, r8, r3
2000867e:	4288      	cmp	r0, r1
20008680:	d9ec      	bls.n	2000865c <__lshift+0x80>
20008682:	f853 1008 	ldr.w	r1, [r3, r8]
20008686:	f842 1008 	str.w	r1, [r2, r8]
2000868a:	f108 0804 	add.w	r8, r8, #4
2000868e:	eb08 0103 	add.w	r1, r8, r3
20008692:	4288      	cmp	r0, r1
20008694:	d8eb      	bhi.n	2000866e <__lshift+0x92>
20008696:	e7e1      	b.n	2000865c <__lshift+0x80>

20008698 <__multiply>:
20008698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000869c:	f8d1 8010 	ldr.w	r8, [r1, #16]
200086a0:	6917      	ldr	r7, [r2, #16]
200086a2:	460d      	mov	r5, r1
200086a4:	4616      	mov	r6, r2
200086a6:	b087      	sub	sp, #28
200086a8:	45b8      	cmp	r8, r7
200086aa:	bfb5      	itete	lt
200086ac:	4615      	movlt	r5, r2
200086ae:	463b      	movge	r3, r7
200086b0:	460b      	movlt	r3, r1
200086b2:	4647      	movge	r7, r8
200086b4:	bfb4      	ite	lt
200086b6:	461e      	movlt	r6, r3
200086b8:	4698      	movge	r8, r3
200086ba:	68ab      	ldr	r3, [r5, #8]
200086bc:	eb08 0407 	add.w	r4, r8, r7
200086c0:	6869      	ldr	r1, [r5, #4]
200086c2:	429c      	cmp	r4, r3
200086c4:	bfc8      	it	gt
200086c6:	3101      	addgt	r1, #1
200086c8:	f7ff fe6e 	bl	200083a8 <_Balloc>
200086cc:	eb00 0384 	add.w	r3, r0, r4, lsl #2
200086d0:	f100 0b14 	add.w	fp, r0, #20
200086d4:	3314      	adds	r3, #20
200086d6:	9003      	str	r0, [sp, #12]
200086d8:	459b      	cmp	fp, r3
200086da:	9304      	str	r3, [sp, #16]
200086dc:	d206      	bcs.n	200086ec <__multiply+0x54>
200086de:	9904      	ldr	r1, [sp, #16]
200086e0:	465b      	mov	r3, fp
200086e2:	2200      	movs	r2, #0
200086e4:	f843 2b04 	str.w	r2, [r3], #4
200086e8:	4299      	cmp	r1, r3
200086ea:	d8fb      	bhi.n	200086e4 <__multiply+0x4c>
200086ec:	eb06 0888 	add.w	r8, r6, r8, lsl #2
200086f0:	f106 0914 	add.w	r9, r6, #20
200086f4:	f108 0814 	add.w	r8, r8, #20
200086f8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
200086fc:	3514      	adds	r5, #20
200086fe:	45c1      	cmp	r9, r8
20008700:	f8cd 8004 	str.w	r8, [sp, #4]
20008704:	f10c 0c14 	add.w	ip, ip, #20
20008708:	9502      	str	r5, [sp, #8]
2000870a:	d24b      	bcs.n	200087a4 <__multiply+0x10c>
2000870c:	f04f 0a00 	mov.w	sl, #0
20008710:	9405      	str	r4, [sp, #20]
20008712:	f859 400a 	ldr.w	r4, [r9, sl]
20008716:	eb0a 080b 	add.w	r8, sl, fp
2000871a:	b2a0      	uxth	r0, r4
2000871c:	b1d8      	cbz	r0, 20008756 <__multiply+0xbe>
2000871e:	9a02      	ldr	r2, [sp, #8]
20008720:	4643      	mov	r3, r8
20008722:	2400      	movs	r4, #0
20008724:	f852 5b04 	ldr.w	r5, [r2], #4
20008728:	6819      	ldr	r1, [r3, #0]
2000872a:	b2af      	uxth	r7, r5
2000872c:	0c2d      	lsrs	r5, r5, #16
2000872e:	b28e      	uxth	r6, r1
20008730:	0c09      	lsrs	r1, r1, #16
20008732:	fb00 6607 	mla	r6, r0, r7, r6
20008736:	fb00 1105 	mla	r1, r0, r5, r1
2000873a:	1936      	adds	r6, r6, r4
2000873c:	eb01 4116 	add.w	r1, r1, r6, lsr #16
20008740:	b2b6      	uxth	r6, r6
20008742:	0c0c      	lsrs	r4, r1, #16
20008744:	4594      	cmp	ip, r2
20008746:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
2000874a:	f843 6b04 	str.w	r6, [r3], #4
2000874e:	d8e9      	bhi.n	20008724 <__multiply+0x8c>
20008750:	601c      	str	r4, [r3, #0]
20008752:	f859 400a 	ldr.w	r4, [r9, sl]
20008756:	0c24      	lsrs	r4, r4, #16
20008758:	d01c      	beq.n	20008794 <__multiply+0xfc>
2000875a:	f85b 200a 	ldr.w	r2, [fp, sl]
2000875e:	4641      	mov	r1, r8
20008760:	9b02      	ldr	r3, [sp, #8]
20008762:	2500      	movs	r5, #0
20008764:	4610      	mov	r0, r2
20008766:	881e      	ldrh	r6, [r3, #0]
20008768:	b297      	uxth	r7, r2
2000876a:	fb06 5504 	mla	r5, r6, r4, r5
2000876e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
20008772:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
20008776:	600f      	str	r7, [r1, #0]
20008778:	f851 0f04 	ldr.w	r0, [r1, #4]!
2000877c:	f853 2b04 	ldr.w	r2, [r3], #4
20008780:	b286      	uxth	r6, r0
20008782:	0c12      	lsrs	r2, r2, #16
20008784:	fb02 6204 	mla	r2, r2, r4, r6
20008788:	eb02 4215 	add.w	r2, r2, r5, lsr #16
2000878c:	0c15      	lsrs	r5, r2, #16
2000878e:	459c      	cmp	ip, r3
20008790:	d8e9      	bhi.n	20008766 <__multiply+0xce>
20008792:	600a      	str	r2, [r1, #0]
20008794:	f10a 0a04 	add.w	sl, sl, #4
20008798:	9a01      	ldr	r2, [sp, #4]
2000879a:	eb0a 0309 	add.w	r3, sl, r9
2000879e:	429a      	cmp	r2, r3
200087a0:	d8b7      	bhi.n	20008712 <__multiply+0x7a>
200087a2:	9c05      	ldr	r4, [sp, #20]
200087a4:	2c00      	cmp	r4, #0
200087a6:	dd0b      	ble.n	200087c0 <__multiply+0x128>
200087a8:	9a04      	ldr	r2, [sp, #16]
200087aa:	f852 3c04 	ldr.w	r3, [r2, #-4]
200087ae:	b93b      	cbnz	r3, 200087c0 <__multiply+0x128>
200087b0:	4613      	mov	r3, r2
200087b2:	e003      	b.n	200087bc <__multiply+0x124>
200087b4:	f853 2c08 	ldr.w	r2, [r3, #-8]
200087b8:	3b04      	subs	r3, #4
200087ba:	b90a      	cbnz	r2, 200087c0 <__multiply+0x128>
200087bc:	3c01      	subs	r4, #1
200087be:	d1f9      	bne.n	200087b4 <__multiply+0x11c>
200087c0:	9b03      	ldr	r3, [sp, #12]
200087c2:	4618      	mov	r0, r3
200087c4:	611c      	str	r4, [r3, #16]
200087c6:	b007      	add	sp, #28
200087c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

200087cc <__i2b>:
200087cc:	b510      	push	{r4, lr}
200087ce:	460c      	mov	r4, r1
200087d0:	2101      	movs	r1, #1
200087d2:	f7ff fde9 	bl	200083a8 <_Balloc>
200087d6:	2201      	movs	r2, #1
200087d8:	6144      	str	r4, [r0, #20]
200087da:	6102      	str	r2, [r0, #16]
200087dc:	bd10      	pop	{r4, pc}
200087de:	bf00      	nop

200087e0 <__multadd>:
200087e0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
200087e4:	460d      	mov	r5, r1
200087e6:	2100      	movs	r1, #0
200087e8:	4606      	mov	r6, r0
200087ea:	692c      	ldr	r4, [r5, #16]
200087ec:	b083      	sub	sp, #12
200087ee:	f105 0814 	add.w	r8, r5, #20
200087f2:	4608      	mov	r0, r1
200087f4:	f858 7001 	ldr.w	r7, [r8, r1]
200087f8:	3001      	adds	r0, #1
200087fa:	fa1f fa87 	uxth.w	sl, r7
200087fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
20008802:	fb0a 3302 	mla	r3, sl, r2, r3
20008806:	fb0c fc02 	mul.w	ip, ip, r2
2000880a:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
2000880e:	b29b      	uxth	r3, r3
20008810:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20008814:	f848 3001 	str.w	r3, [r8, r1]
20008818:	3104      	adds	r1, #4
2000881a:	4284      	cmp	r4, r0
2000881c:	ea4f 431c 	mov.w	r3, ip, lsr #16
20008820:	dce8      	bgt.n	200087f4 <__multadd+0x14>
20008822:	b13b      	cbz	r3, 20008834 <__multadd+0x54>
20008824:	68aa      	ldr	r2, [r5, #8]
20008826:	4294      	cmp	r4, r2
20008828:	da08      	bge.n	2000883c <__multadd+0x5c>
2000882a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
2000882e:	3401      	adds	r4, #1
20008830:	612c      	str	r4, [r5, #16]
20008832:	6153      	str	r3, [r2, #20]
20008834:	4628      	mov	r0, r5
20008836:	b003      	add	sp, #12
20008838:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000883c:	6869      	ldr	r1, [r5, #4]
2000883e:	4630      	mov	r0, r6
20008840:	9301      	str	r3, [sp, #4]
20008842:	3101      	adds	r1, #1
20008844:	f7ff fdb0 	bl	200083a8 <_Balloc>
20008848:	692a      	ldr	r2, [r5, #16]
2000884a:	f105 010c 	add.w	r1, r5, #12
2000884e:	3202      	adds	r2, #2
20008850:	0092      	lsls	r2, r2, #2
20008852:	4607      	mov	r7, r0
20008854:	300c      	adds	r0, #12
20008856:	f7fb ff15 	bl	20004684 <memcpy>
2000885a:	4629      	mov	r1, r5
2000885c:	4630      	mov	r0, r6
2000885e:	463d      	mov	r5, r7
20008860:	f7ff fd86 	bl	20008370 <_Bfree>
20008864:	9b01      	ldr	r3, [sp, #4]
20008866:	e7e0      	b.n	2000882a <__multadd+0x4a>

20008868 <__pow5mult>:
20008868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000886c:	4615      	mov	r5, r2
2000886e:	f012 0203 	ands.w	r2, r2, #3
20008872:	4604      	mov	r4, r0
20008874:	4688      	mov	r8, r1
20008876:	d12c      	bne.n	200088d2 <__pow5mult+0x6a>
20008878:	10ad      	asrs	r5, r5, #2
2000887a:	d01e      	beq.n	200088ba <__pow5mult+0x52>
2000887c:	6a66      	ldr	r6, [r4, #36]	; 0x24
2000887e:	2e00      	cmp	r6, #0
20008880:	d034      	beq.n	200088ec <__pow5mult+0x84>
20008882:	68b7      	ldr	r7, [r6, #8]
20008884:	2f00      	cmp	r7, #0
20008886:	d03b      	beq.n	20008900 <__pow5mult+0x98>
20008888:	f015 0f01 	tst.w	r5, #1
2000888c:	d108      	bne.n	200088a0 <__pow5mult+0x38>
2000888e:	106d      	asrs	r5, r5, #1
20008890:	d013      	beq.n	200088ba <__pow5mult+0x52>
20008892:	683e      	ldr	r6, [r7, #0]
20008894:	b1a6      	cbz	r6, 200088c0 <__pow5mult+0x58>
20008896:	4630      	mov	r0, r6
20008898:	4607      	mov	r7, r0
2000889a:	f015 0f01 	tst.w	r5, #1
2000889e:	d0f6      	beq.n	2000888e <__pow5mult+0x26>
200088a0:	4641      	mov	r1, r8
200088a2:	463a      	mov	r2, r7
200088a4:	4620      	mov	r0, r4
200088a6:	f7ff fef7 	bl	20008698 <__multiply>
200088aa:	4641      	mov	r1, r8
200088ac:	4606      	mov	r6, r0
200088ae:	4620      	mov	r0, r4
200088b0:	f7ff fd5e 	bl	20008370 <_Bfree>
200088b4:	106d      	asrs	r5, r5, #1
200088b6:	46b0      	mov	r8, r6
200088b8:	d1eb      	bne.n	20008892 <__pow5mult+0x2a>
200088ba:	4640      	mov	r0, r8
200088bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200088c0:	4639      	mov	r1, r7
200088c2:	463a      	mov	r2, r7
200088c4:	4620      	mov	r0, r4
200088c6:	f7ff fee7 	bl	20008698 <__multiply>
200088ca:	6038      	str	r0, [r7, #0]
200088cc:	4607      	mov	r7, r0
200088ce:	6006      	str	r6, [r0, #0]
200088d0:	e7e3      	b.n	2000889a <__pow5mult+0x32>
200088d2:	f24a 1c68 	movw	ip, #41320	; 0xa168
200088d6:	2300      	movs	r3, #0
200088d8:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200088dc:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
200088e0:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
200088e4:	f7ff ff7c 	bl	200087e0 <__multadd>
200088e8:	4680      	mov	r8, r0
200088ea:	e7c5      	b.n	20008878 <__pow5mult+0x10>
200088ec:	2010      	movs	r0, #16
200088ee:	f7fb fbef 	bl	200040d0 <malloc>
200088f2:	2300      	movs	r3, #0
200088f4:	4606      	mov	r6, r0
200088f6:	6260      	str	r0, [r4, #36]	; 0x24
200088f8:	60c3      	str	r3, [r0, #12]
200088fa:	6043      	str	r3, [r0, #4]
200088fc:	6083      	str	r3, [r0, #8]
200088fe:	6003      	str	r3, [r0, #0]
20008900:	4620      	mov	r0, r4
20008902:	f240 2171 	movw	r1, #625	; 0x271
20008906:	f7ff ff61 	bl	200087cc <__i2b>
2000890a:	2300      	movs	r3, #0
2000890c:	60b0      	str	r0, [r6, #8]
2000890e:	4607      	mov	r7, r0
20008910:	6003      	str	r3, [r0, #0]
20008912:	e7b9      	b.n	20008888 <__pow5mult+0x20>

20008914 <__s2b>:
20008914:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20008918:	461e      	mov	r6, r3
2000891a:	f648 6339 	movw	r3, #36409	; 0x8e39
2000891e:	f106 0c08 	add.w	ip, r6, #8
20008922:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
20008926:	4688      	mov	r8, r1
20008928:	4605      	mov	r5, r0
2000892a:	4617      	mov	r7, r2
2000892c:	fb83 130c 	smull	r1, r3, r3, ip
20008930:	ea4f 7cec 	mov.w	ip, ip, asr #31
20008934:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
20008938:	f1bc 0f01 	cmp.w	ip, #1
2000893c:	dd35      	ble.n	200089aa <__s2b+0x96>
2000893e:	2100      	movs	r1, #0
20008940:	2201      	movs	r2, #1
20008942:	0052      	lsls	r2, r2, #1
20008944:	3101      	adds	r1, #1
20008946:	4594      	cmp	ip, r2
20008948:	dcfb      	bgt.n	20008942 <__s2b+0x2e>
2000894a:	4628      	mov	r0, r5
2000894c:	f7ff fd2c 	bl	200083a8 <_Balloc>
20008950:	9b08      	ldr	r3, [sp, #32]
20008952:	6143      	str	r3, [r0, #20]
20008954:	2301      	movs	r3, #1
20008956:	2f09      	cmp	r7, #9
20008958:	6103      	str	r3, [r0, #16]
2000895a:	dd22      	ble.n	200089a2 <__s2b+0x8e>
2000895c:	f108 0a09 	add.w	sl, r8, #9
20008960:	2409      	movs	r4, #9
20008962:	f818 3004 	ldrb.w	r3, [r8, r4]
20008966:	4601      	mov	r1, r0
20008968:	220a      	movs	r2, #10
2000896a:	3401      	adds	r4, #1
2000896c:	3b30      	subs	r3, #48	; 0x30
2000896e:	4628      	mov	r0, r5
20008970:	f7ff ff36 	bl	200087e0 <__multadd>
20008974:	42a7      	cmp	r7, r4
20008976:	dcf4      	bgt.n	20008962 <__s2b+0x4e>
20008978:	eb0a 0807 	add.w	r8, sl, r7
2000897c:	f1a8 0808 	sub.w	r8, r8, #8
20008980:	42be      	cmp	r6, r7
20008982:	dd0c      	ble.n	2000899e <__s2b+0x8a>
20008984:	2400      	movs	r4, #0
20008986:	f818 3004 	ldrb.w	r3, [r8, r4]
2000898a:	4601      	mov	r1, r0
2000898c:	3401      	adds	r4, #1
2000898e:	220a      	movs	r2, #10
20008990:	3b30      	subs	r3, #48	; 0x30
20008992:	4628      	mov	r0, r5
20008994:	f7ff ff24 	bl	200087e0 <__multadd>
20008998:	19e3      	adds	r3, r4, r7
2000899a:	429e      	cmp	r6, r3
2000899c:	dcf3      	bgt.n	20008986 <__s2b+0x72>
2000899e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200089a2:	f108 080a 	add.w	r8, r8, #10
200089a6:	2709      	movs	r7, #9
200089a8:	e7ea      	b.n	20008980 <__s2b+0x6c>
200089aa:	2100      	movs	r1, #0
200089ac:	e7cd      	b.n	2000894a <__s2b+0x36>
200089ae:	bf00      	nop

200089b0 <_realloc_r>:
200089b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200089b4:	4691      	mov	r9, r2
200089b6:	b083      	sub	sp, #12
200089b8:	4607      	mov	r7, r0
200089ba:	460e      	mov	r6, r1
200089bc:	2900      	cmp	r1, #0
200089be:	f000 813a 	beq.w	20008c36 <_realloc_r+0x286>
200089c2:	f1a1 0808 	sub.w	r8, r1, #8
200089c6:	f109 040b 	add.w	r4, r9, #11
200089ca:	f7fb ff8d 	bl	200048e8 <__malloc_lock>
200089ce:	2c16      	cmp	r4, #22
200089d0:	f8d8 1004 	ldr.w	r1, [r8, #4]
200089d4:	460b      	mov	r3, r1
200089d6:	f200 80a0 	bhi.w	20008b1a <_realloc_r+0x16a>
200089da:	2210      	movs	r2, #16
200089dc:	2500      	movs	r5, #0
200089de:	4614      	mov	r4, r2
200089e0:	454c      	cmp	r4, r9
200089e2:	bf38      	it	cc
200089e4:	f045 0501 	orrcc.w	r5, r5, #1
200089e8:	2d00      	cmp	r5, #0
200089ea:	f040 812a 	bne.w	20008c42 <_realloc_r+0x292>
200089ee:	f021 0a03 	bic.w	sl, r1, #3
200089f2:	4592      	cmp	sl, r2
200089f4:	bfa2      	ittt	ge
200089f6:	4640      	movge	r0, r8
200089f8:	4655      	movge	r5, sl
200089fa:	f108 0808 	addge.w	r8, r8, #8
200089fe:	da75      	bge.n	20008aec <_realloc_r+0x13c>
20008a00:	f24a 33d0 	movw	r3, #41936	; 0xa3d0
20008a04:	eb08 000a 	add.w	r0, r8, sl
20008a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008a0c:	f8d3 e008 	ldr.w	lr, [r3, #8]
20008a10:	4586      	cmp	lr, r0
20008a12:	f000 811a 	beq.w	20008c4a <_realloc_r+0x29a>
20008a16:	f8d0 c004 	ldr.w	ip, [r0, #4]
20008a1a:	f02c 0b01 	bic.w	fp, ip, #1
20008a1e:	4483      	add	fp, r0
20008a20:	f8db b004 	ldr.w	fp, [fp, #4]
20008a24:	f01b 0f01 	tst.w	fp, #1
20008a28:	d07c      	beq.n	20008b24 <_realloc_r+0x174>
20008a2a:	46ac      	mov	ip, r5
20008a2c:	4628      	mov	r0, r5
20008a2e:	f011 0f01 	tst.w	r1, #1
20008a32:	f040 809b 	bne.w	20008b6c <_realloc_r+0x1bc>
20008a36:	f856 1c08 	ldr.w	r1, [r6, #-8]
20008a3a:	ebc1 0b08 	rsb	fp, r1, r8
20008a3e:	f8db 5004 	ldr.w	r5, [fp, #4]
20008a42:	f025 0503 	bic.w	r5, r5, #3
20008a46:	2800      	cmp	r0, #0
20008a48:	f000 80dd 	beq.w	20008c06 <_realloc_r+0x256>
20008a4c:	4570      	cmp	r0, lr
20008a4e:	f000 811f 	beq.w	20008c90 <_realloc_r+0x2e0>
20008a52:	eb05 030a 	add.w	r3, r5, sl
20008a56:	eb0c 0503 	add.w	r5, ip, r3
20008a5a:	4295      	cmp	r5, r2
20008a5c:	bfb8      	it	lt
20008a5e:	461d      	movlt	r5, r3
20008a60:	f2c0 80d2 	blt.w	20008c08 <_realloc_r+0x258>
20008a64:	6881      	ldr	r1, [r0, #8]
20008a66:	465b      	mov	r3, fp
20008a68:	68c0      	ldr	r0, [r0, #12]
20008a6a:	f1aa 0204 	sub.w	r2, sl, #4
20008a6e:	2a24      	cmp	r2, #36	; 0x24
20008a70:	6081      	str	r1, [r0, #8]
20008a72:	60c8      	str	r0, [r1, #12]
20008a74:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008a78:	f8db 000c 	ldr.w	r0, [fp, #12]
20008a7c:	6081      	str	r1, [r0, #8]
20008a7e:	60c8      	str	r0, [r1, #12]
20008a80:	f200 80d0 	bhi.w	20008c24 <_realloc_r+0x274>
20008a84:	2a13      	cmp	r2, #19
20008a86:	469c      	mov	ip, r3
20008a88:	d921      	bls.n	20008ace <_realloc_r+0x11e>
20008a8a:	4631      	mov	r1, r6
20008a8c:	f10b 0c10 	add.w	ip, fp, #16
20008a90:	f851 0b04 	ldr.w	r0, [r1], #4
20008a94:	f8cb 0008 	str.w	r0, [fp, #8]
20008a98:	6870      	ldr	r0, [r6, #4]
20008a9a:	1d0e      	adds	r6, r1, #4
20008a9c:	2a1b      	cmp	r2, #27
20008a9e:	f8cb 000c 	str.w	r0, [fp, #12]
20008aa2:	d914      	bls.n	20008ace <_realloc_r+0x11e>
20008aa4:	6848      	ldr	r0, [r1, #4]
20008aa6:	1d31      	adds	r1, r6, #4
20008aa8:	f10b 0c18 	add.w	ip, fp, #24
20008aac:	f8cb 0010 	str.w	r0, [fp, #16]
20008ab0:	6870      	ldr	r0, [r6, #4]
20008ab2:	1d0e      	adds	r6, r1, #4
20008ab4:	2a24      	cmp	r2, #36	; 0x24
20008ab6:	f8cb 0014 	str.w	r0, [fp, #20]
20008aba:	d108      	bne.n	20008ace <_realloc_r+0x11e>
20008abc:	684a      	ldr	r2, [r1, #4]
20008abe:	f10b 0c20 	add.w	ip, fp, #32
20008ac2:	f8cb 2018 	str.w	r2, [fp, #24]
20008ac6:	6872      	ldr	r2, [r6, #4]
20008ac8:	3608      	adds	r6, #8
20008aca:	f8cb 201c 	str.w	r2, [fp, #28]
20008ace:	4631      	mov	r1, r6
20008ad0:	4698      	mov	r8, r3
20008ad2:	4662      	mov	r2, ip
20008ad4:	4658      	mov	r0, fp
20008ad6:	f851 3b04 	ldr.w	r3, [r1], #4
20008ada:	f842 3b04 	str.w	r3, [r2], #4
20008ade:	6873      	ldr	r3, [r6, #4]
20008ae0:	f8cc 3004 	str.w	r3, [ip, #4]
20008ae4:	684b      	ldr	r3, [r1, #4]
20008ae6:	6053      	str	r3, [r2, #4]
20008ae8:	f8db 3004 	ldr.w	r3, [fp, #4]
20008aec:	ebc4 0c05 	rsb	ip, r4, r5
20008af0:	f1bc 0f0f 	cmp.w	ip, #15
20008af4:	d826      	bhi.n	20008b44 <_realloc_r+0x194>
20008af6:	1942      	adds	r2, r0, r5
20008af8:	f003 0301 	and.w	r3, r3, #1
20008afc:	ea43 0505 	orr.w	r5, r3, r5
20008b00:	6045      	str	r5, [r0, #4]
20008b02:	6853      	ldr	r3, [r2, #4]
20008b04:	f043 0301 	orr.w	r3, r3, #1
20008b08:	6053      	str	r3, [r2, #4]
20008b0a:	4638      	mov	r0, r7
20008b0c:	4645      	mov	r5, r8
20008b0e:	f7fb feed 	bl	200048ec <__malloc_unlock>
20008b12:	4628      	mov	r0, r5
20008b14:	b003      	add	sp, #12
20008b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008b1a:	f024 0407 	bic.w	r4, r4, #7
20008b1e:	4622      	mov	r2, r4
20008b20:	0fe5      	lsrs	r5, r4, #31
20008b22:	e75d      	b.n	200089e0 <_realloc_r+0x30>
20008b24:	f02c 0c03 	bic.w	ip, ip, #3
20008b28:	eb0c 050a 	add.w	r5, ip, sl
20008b2c:	4295      	cmp	r5, r2
20008b2e:	f6ff af7e 	blt.w	20008a2e <_realloc_r+0x7e>
20008b32:	6882      	ldr	r2, [r0, #8]
20008b34:	460b      	mov	r3, r1
20008b36:	68c1      	ldr	r1, [r0, #12]
20008b38:	4640      	mov	r0, r8
20008b3a:	f108 0808 	add.w	r8, r8, #8
20008b3e:	608a      	str	r2, [r1, #8]
20008b40:	60d1      	str	r1, [r2, #12]
20008b42:	e7d3      	b.n	20008aec <_realloc_r+0x13c>
20008b44:	1901      	adds	r1, r0, r4
20008b46:	f003 0301 	and.w	r3, r3, #1
20008b4a:	eb01 020c 	add.w	r2, r1, ip
20008b4e:	ea43 0404 	orr.w	r4, r3, r4
20008b52:	f04c 0301 	orr.w	r3, ip, #1
20008b56:	6044      	str	r4, [r0, #4]
20008b58:	604b      	str	r3, [r1, #4]
20008b5a:	4638      	mov	r0, r7
20008b5c:	6853      	ldr	r3, [r2, #4]
20008b5e:	3108      	adds	r1, #8
20008b60:	f043 0301 	orr.w	r3, r3, #1
20008b64:	6053      	str	r3, [r2, #4]
20008b66:	f7fe fe6f 	bl	20007848 <_free_r>
20008b6a:	e7ce      	b.n	20008b0a <_realloc_r+0x15a>
20008b6c:	4649      	mov	r1, r9
20008b6e:	4638      	mov	r0, r7
20008b70:	f7fb fab6 	bl	200040e0 <_malloc_r>
20008b74:	4605      	mov	r5, r0
20008b76:	2800      	cmp	r0, #0
20008b78:	d041      	beq.n	20008bfe <_realloc_r+0x24e>
20008b7a:	f8d8 3004 	ldr.w	r3, [r8, #4]
20008b7e:	f1a0 0208 	sub.w	r2, r0, #8
20008b82:	f023 0101 	bic.w	r1, r3, #1
20008b86:	4441      	add	r1, r8
20008b88:	428a      	cmp	r2, r1
20008b8a:	f000 80d7 	beq.w	20008d3c <_realloc_r+0x38c>
20008b8e:	f1aa 0204 	sub.w	r2, sl, #4
20008b92:	4631      	mov	r1, r6
20008b94:	2a24      	cmp	r2, #36	; 0x24
20008b96:	d878      	bhi.n	20008c8a <_realloc_r+0x2da>
20008b98:	2a13      	cmp	r2, #19
20008b9a:	4603      	mov	r3, r0
20008b9c:	d921      	bls.n	20008be2 <_realloc_r+0x232>
20008b9e:	4634      	mov	r4, r6
20008ba0:	f854 3b04 	ldr.w	r3, [r4], #4
20008ba4:	1d21      	adds	r1, r4, #4
20008ba6:	f840 3b04 	str.w	r3, [r0], #4
20008baa:	1d03      	adds	r3, r0, #4
20008bac:	f8d6 c004 	ldr.w	ip, [r6, #4]
20008bb0:	2a1b      	cmp	r2, #27
20008bb2:	f8c5 c004 	str.w	ip, [r5, #4]
20008bb6:	d914      	bls.n	20008be2 <_realloc_r+0x232>
20008bb8:	f8d4 e004 	ldr.w	lr, [r4, #4]
20008bbc:	1d1c      	adds	r4, r3, #4
20008bbe:	f101 0c04 	add.w	ip, r1, #4
20008bc2:	f8c0 e004 	str.w	lr, [r0, #4]
20008bc6:	6848      	ldr	r0, [r1, #4]
20008bc8:	f10c 0104 	add.w	r1, ip, #4
20008bcc:	6058      	str	r0, [r3, #4]
20008bce:	1d23      	adds	r3, r4, #4
20008bd0:	2a24      	cmp	r2, #36	; 0x24
20008bd2:	d106      	bne.n	20008be2 <_realloc_r+0x232>
20008bd4:	f8dc 2004 	ldr.w	r2, [ip, #4]
20008bd8:	6062      	str	r2, [r4, #4]
20008bda:	684a      	ldr	r2, [r1, #4]
20008bdc:	3108      	adds	r1, #8
20008bde:	605a      	str	r2, [r3, #4]
20008be0:	3308      	adds	r3, #8
20008be2:	4608      	mov	r0, r1
20008be4:	461a      	mov	r2, r3
20008be6:	f850 4b04 	ldr.w	r4, [r0], #4
20008bea:	f842 4b04 	str.w	r4, [r2], #4
20008bee:	6849      	ldr	r1, [r1, #4]
20008bf0:	6059      	str	r1, [r3, #4]
20008bf2:	6843      	ldr	r3, [r0, #4]
20008bf4:	6053      	str	r3, [r2, #4]
20008bf6:	4631      	mov	r1, r6
20008bf8:	4638      	mov	r0, r7
20008bfa:	f7fe fe25 	bl	20007848 <_free_r>
20008bfe:	4638      	mov	r0, r7
20008c00:	f7fb fe74 	bl	200048ec <__malloc_unlock>
20008c04:	e785      	b.n	20008b12 <_realloc_r+0x162>
20008c06:	4455      	add	r5, sl
20008c08:	4295      	cmp	r5, r2
20008c0a:	dbaf      	blt.n	20008b6c <_realloc_r+0x1bc>
20008c0c:	465b      	mov	r3, fp
20008c0e:	f8db 000c 	ldr.w	r0, [fp, #12]
20008c12:	f1aa 0204 	sub.w	r2, sl, #4
20008c16:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008c1a:	2a24      	cmp	r2, #36	; 0x24
20008c1c:	6081      	str	r1, [r0, #8]
20008c1e:	60c8      	str	r0, [r1, #12]
20008c20:	f67f af30 	bls.w	20008a84 <_realloc_r+0xd4>
20008c24:	4618      	mov	r0, r3
20008c26:	4631      	mov	r1, r6
20008c28:	4698      	mov	r8, r3
20008c2a:	f7ff f9b9 	bl	20007fa0 <memmove>
20008c2e:	4658      	mov	r0, fp
20008c30:	f8db 3004 	ldr.w	r3, [fp, #4]
20008c34:	e75a      	b.n	20008aec <_realloc_r+0x13c>
20008c36:	4611      	mov	r1, r2
20008c38:	b003      	add	sp, #12
20008c3a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008c3e:	f7fb ba4f 	b.w	200040e0 <_malloc_r>
20008c42:	230c      	movs	r3, #12
20008c44:	2500      	movs	r5, #0
20008c46:	603b      	str	r3, [r7, #0]
20008c48:	e763      	b.n	20008b12 <_realloc_r+0x162>
20008c4a:	f8de 5004 	ldr.w	r5, [lr, #4]
20008c4e:	f104 0b10 	add.w	fp, r4, #16
20008c52:	f025 0c03 	bic.w	ip, r5, #3
20008c56:	eb0c 000a 	add.w	r0, ip, sl
20008c5a:	4558      	cmp	r0, fp
20008c5c:	bfb8      	it	lt
20008c5e:	4670      	movlt	r0, lr
20008c60:	f6ff aee5 	blt.w	20008a2e <_realloc_r+0x7e>
20008c64:	eb08 0204 	add.w	r2, r8, r4
20008c68:	1b01      	subs	r1, r0, r4
20008c6a:	f041 0101 	orr.w	r1, r1, #1
20008c6e:	609a      	str	r2, [r3, #8]
20008c70:	6051      	str	r1, [r2, #4]
20008c72:	4638      	mov	r0, r7
20008c74:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008c78:	4635      	mov	r5, r6
20008c7a:	f001 0301 	and.w	r3, r1, #1
20008c7e:	431c      	orrs	r4, r3
20008c80:	f8c8 4004 	str.w	r4, [r8, #4]
20008c84:	f7fb fe32 	bl	200048ec <__malloc_unlock>
20008c88:	e743      	b.n	20008b12 <_realloc_r+0x162>
20008c8a:	f7ff f989 	bl	20007fa0 <memmove>
20008c8e:	e7b2      	b.n	20008bf6 <_realloc_r+0x246>
20008c90:	4455      	add	r5, sl
20008c92:	f104 0110 	add.w	r1, r4, #16
20008c96:	44ac      	add	ip, r5
20008c98:	458c      	cmp	ip, r1
20008c9a:	dbb5      	blt.n	20008c08 <_realloc_r+0x258>
20008c9c:	465d      	mov	r5, fp
20008c9e:	f8db 000c 	ldr.w	r0, [fp, #12]
20008ca2:	f1aa 0204 	sub.w	r2, sl, #4
20008ca6:	f855 1f08 	ldr.w	r1, [r5, #8]!
20008caa:	2a24      	cmp	r2, #36	; 0x24
20008cac:	6081      	str	r1, [r0, #8]
20008cae:	60c8      	str	r0, [r1, #12]
20008cb0:	d84c      	bhi.n	20008d4c <_realloc_r+0x39c>
20008cb2:	2a13      	cmp	r2, #19
20008cb4:	4628      	mov	r0, r5
20008cb6:	d924      	bls.n	20008d02 <_realloc_r+0x352>
20008cb8:	4631      	mov	r1, r6
20008cba:	f10b 0010 	add.w	r0, fp, #16
20008cbe:	f851 eb04 	ldr.w	lr, [r1], #4
20008cc2:	f8cb e008 	str.w	lr, [fp, #8]
20008cc6:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008cca:	1d0e      	adds	r6, r1, #4
20008ccc:	2a1b      	cmp	r2, #27
20008cce:	f8cb e00c 	str.w	lr, [fp, #12]
20008cd2:	d916      	bls.n	20008d02 <_realloc_r+0x352>
20008cd4:	f8d1 e004 	ldr.w	lr, [r1, #4]
20008cd8:	1d31      	adds	r1, r6, #4
20008cda:	f10b 0018 	add.w	r0, fp, #24
20008cde:	f8cb e010 	str.w	lr, [fp, #16]
20008ce2:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008ce6:	1d0e      	adds	r6, r1, #4
20008ce8:	2a24      	cmp	r2, #36	; 0x24
20008cea:	f8cb e014 	str.w	lr, [fp, #20]
20008cee:	d108      	bne.n	20008d02 <_realloc_r+0x352>
20008cf0:	684a      	ldr	r2, [r1, #4]
20008cf2:	f10b 0020 	add.w	r0, fp, #32
20008cf6:	f8cb 2018 	str.w	r2, [fp, #24]
20008cfa:	6872      	ldr	r2, [r6, #4]
20008cfc:	3608      	adds	r6, #8
20008cfe:	f8cb 201c 	str.w	r2, [fp, #28]
20008d02:	4631      	mov	r1, r6
20008d04:	4602      	mov	r2, r0
20008d06:	f851 eb04 	ldr.w	lr, [r1], #4
20008d0a:	f842 eb04 	str.w	lr, [r2], #4
20008d0e:	6876      	ldr	r6, [r6, #4]
20008d10:	6046      	str	r6, [r0, #4]
20008d12:	6849      	ldr	r1, [r1, #4]
20008d14:	6051      	str	r1, [r2, #4]
20008d16:	eb0b 0204 	add.w	r2, fp, r4
20008d1a:	ebc4 010c 	rsb	r1, r4, ip
20008d1e:	f041 0101 	orr.w	r1, r1, #1
20008d22:	609a      	str	r2, [r3, #8]
20008d24:	6051      	str	r1, [r2, #4]
20008d26:	4638      	mov	r0, r7
20008d28:	f8db 1004 	ldr.w	r1, [fp, #4]
20008d2c:	f001 0301 	and.w	r3, r1, #1
20008d30:	431c      	orrs	r4, r3
20008d32:	f8cb 4004 	str.w	r4, [fp, #4]
20008d36:	f7fb fdd9 	bl	200048ec <__malloc_unlock>
20008d3a:	e6ea      	b.n	20008b12 <_realloc_r+0x162>
20008d3c:	6855      	ldr	r5, [r2, #4]
20008d3e:	4640      	mov	r0, r8
20008d40:	f108 0808 	add.w	r8, r8, #8
20008d44:	f025 0503 	bic.w	r5, r5, #3
20008d48:	4455      	add	r5, sl
20008d4a:	e6cf      	b.n	20008aec <_realloc_r+0x13c>
20008d4c:	4631      	mov	r1, r6
20008d4e:	4628      	mov	r0, r5
20008d50:	9300      	str	r3, [sp, #0]
20008d52:	f8cd c004 	str.w	ip, [sp, #4]
20008d56:	f7ff f923 	bl	20007fa0 <memmove>
20008d5a:	f8dd c004 	ldr.w	ip, [sp, #4]
20008d5e:	9b00      	ldr	r3, [sp, #0]
20008d60:	e7d9      	b.n	20008d16 <_realloc_r+0x366>
20008d62:	bf00      	nop

20008d64 <__isinfd>:
20008d64:	4602      	mov	r2, r0
20008d66:	4240      	negs	r0, r0
20008d68:	ea40 0302 	orr.w	r3, r0, r2
20008d6c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008d70:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20008d74:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20008d78:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20008d7c:	4258      	negs	r0, r3
20008d7e:	ea40 0303 	orr.w	r3, r0, r3
20008d82:	17d8      	asrs	r0, r3, #31
20008d84:	3001      	adds	r0, #1
20008d86:	4770      	bx	lr

20008d88 <__isnand>:
20008d88:	4602      	mov	r2, r0
20008d8a:	4240      	negs	r0, r0
20008d8c:	4310      	orrs	r0, r2
20008d8e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008d92:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20008d96:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20008d9a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20008d9e:	0fc0      	lsrs	r0, r0, #31
20008da0:	4770      	bx	lr
20008da2:	bf00      	nop

20008da4 <__sclose>:
20008da4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008da8:	f000 b960 	b.w	2000906c <_close_r>

20008dac <__sseek>:
20008dac:	b510      	push	{r4, lr}
20008dae:	460c      	mov	r4, r1
20008db0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008db4:	f000 f9fe 	bl	200091b4 <_lseek_r>
20008db8:	89a3      	ldrh	r3, [r4, #12]
20008dba:	f1b0 3fff 	cmp.w	r0, #4294967295
20008dbe:	bf15      	itete	ne
20008dc0:	6560      	strne	r0, [r4, #84]	; 0x54
20008dc2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20008dc6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20008dca:	81a3      	strheq	r3, [r4, #12]
20008dcc:	bf18      	it	ne
20008dce:	81a3      	strhne	r3, [r4, #12]
20008dd0:	bd10      	pop	{r4, pc}
20008dd2:	bf00      	nop

20008dd4 <__swrite>:
20008dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008dd8:	461d      	mov	r5, r3
20008dda:	898b      	ldrh	r3, [r1, #12]
20008ddc:	460c      	mov	r4, r1
20008dde:	4616      	mov	r6, r2
20008de0:	4607      	mov	r7, r0
20008de2:	f413 7f80 	tst.w	r3, #256	; 0x100
20008de6:	d006      	beq.n	20008df6 <__swrite+0x22>
20008de8:	2302      	movs	r3, #2
20008dea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008dee:	2200      	movs	r2, #0
20008df0:	f000 f9e0 	bl	200091b4 <_lseek_r>
20008df4:	89a3      	ldrh	r3, [r4, #12]
20008df6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008dfa:	4638      	mov	r0, r7
20008dfc:	81a3      	strh	r3, [r4, #12]
20008dfe:	4632      	mov	r2, r6
20008e00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20008e04:	462b      	mov	r3, r5
20008e06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20008e0a:	f7f8 bf2d 	b.w	20001c68 <_write_r>
20008e0e:	bf00      	nop

20008e10 <__sread>:
20008e10:	b510      	push	{r4, lr}
20008e12:	460c      	mov	r4, r1
20008e14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008e18:	f000 f9e2 	bl	200091e0 <_read_r>
20008e1c:	2800      	cmp	r0, #0
20008e1e:	db03      	blt.n	20008e28 <__sread+0x18>
20008e20:	6d63      	ldr	r3, [r4, #84]	; 0x54
20008e22:	181b      	adds	r3, r3, r0
20008e24:	6563      	str	r3, [r4, #84]	; 0x54
20008e26:	bd10      	pop	{r4, pc}
20008e28:	89a3      	ldrh	r3, [r4, #12]
20008e2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008e2e:	81a3      	strh	r3, [r4, #12]
20008e30:	bd10      	pop	{r4, pc}
20008e32:	bf00      	nop

20008e34 <strcmp>:
20008e34:	ea80 0201 	eor.w	r2, r0, r1
20008e38:	f012 0f03 	tst.w	r2, #3
20008e3c:	d13a      	bne.n	20008eb4 <strcmp_unaligned>
20008e3e:	f010 0203 	ands.w	r2, r0, #3
20008e42:	f020 0003 	bic.w	r0, r0, #3
20008e46:	f021 0103 	bic.w	r1, r1, #3
20008e4a:	f850 cb04 	ldr.w	ip, [r0], #4
20008e4e:	bf08      	it	eq
20008e50:	f851 3b04 	ldreq.w	r3, [r1], #4
20008e54:	d00d      	beq.n	20008e72 <strcmp+0x3e>
20008e56:	f082 0203 	eor.w	r2, r2, #3
20008e5a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20008e5e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20008e62:	fa23 f202 	lsr.w	r2, r3, r2
20008e66:	f851 3b04 	ldr.w	r3, [r1], #4
20008e6a:	ea4c 0c02 	orr.w	ip, ip, r2
20008e6e:	ea43 0302 	orr.w	r3, r3, r2
20008e72:	bf00      	nop
20008e74:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20008e78:	459c      	cmp	ip, r3
20008e7a:	bf01      	itttt	eq
20008e7c:	ea22 020c 	biceq.w	r2, r2, ip
20008e80:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20008e84:	f850 cb04 	ldreq.w	ip, [r0], #4
20008e88:	f851 3b04 	ldreq.w	r3, [r1], #4
20008e8c:	d0f2      	beq.n	20008e74 <strcmp+0x40>
20008e8e:	ea4f 600c 	mov.w	r0, ip, lsl #24
20008e92:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20008e96:	2801      	cmp	r0, #1
20008e98:	bf28      	it	cs
20008e9a:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20008e9e:	bf08      	it	eq
20008ea0:	0a1b      	lsreq	r3, r3, #8
20008ea2:	d0f4      	beq.n	20008e8e <strcmp+0x5a>
20008ea4:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20008ea8:	ea4f 6010 	mov.w	r0, r0, lsr #24
20008eac:	eba0 0003 	sub.w	r0, r0, r3
20008eb0:	4770      	bx	lr
20008eb2:	bf00      	nop

20008eb4 <strcmp_unaligned>:
20008eb4:	f010 0f03 	tst.w	r0, #3
20008eb8:	d00a      	beq.n	20008ed0 <strcmp_unaligned+0x1c>
20008eba:	f810 2b01 	ldrb.w	r2, [r0], #1
20008ebe:	f811 3b01 	ldrb.w	r3, [r1], #1
20008ec2:	2a01      	cmp	r2, #1
20008ec4:	bf28      	it	cs
20008ec6:	429a      	cmpcs	r2, r3
20008ec8:	d0f4      	beq.n	20008eb4 <strcmp_unaligned>
20008eca:	eba2 0003 	sub.w	r0, r2, r3
20008ece:	4770      	bx	lr
20008ed0:	f84d 5d04 	str.w	r5, [sp, #-4]!
20008ed4:	f84d 4d04 	str.w	r4, [sp, #-4]!
20008ed8:	f04f 0201 	mov.w	r2, #1
20008edc:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20008ee0:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20008ee4:	f001 0c03 	and.w	ip, r1, #3
20008ee8:	f021 0103 	bic.w	r1, r1, #3
20008eec:	f850 4b04 	ldr.w	r4, [r0], #4
20008ef0:	f851 5b04 	ldr.w	r5, [r1], #4
20008ef4:	f1bc 0f02 	cmp.w	ip, #2
20008ef8:	d026      	beq.n	20008f48 <strcmp_unaligned+0x94>
20008efa:	d84b      	bhi.n	20008f94 <strcmp_unaligned+0xe0>
20008efc:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20008f00:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20008f04:	eba4 0302 	sub.w	r3, r4, r2
20008f08:	ea23 0304 	bic.w	r3, r3, r4
20008f0c:	d10d      	bne.n	20008f2a <strcmp_unaligned+0x76>
20008f0e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008f12:	bf08      	it	eq
20008f14:	f851 5b04 	ldreq.w	r5, [r1], #4
20008f18:	d10a      	bne.n	20008f30 <strcmp_unaligned+0x7c>
20008f1a:	ea8c 0c04 	eor.w	ip, ip, r4
20008f1e:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
20008f22:	d10c      	bne.n	20008f3e <strcmp_unaligned+0x8a>
20008f24:	f850 4b04 	ldr.w	r4, [r0], #4
20008f28:	e7e8      	b.n	20008efc <strcmp_unaligned+0x48>
20008f2a:	ea4f 2515 	mov.w	r5, r5, lsr #8
20008f2e:	e05c      	b.n	20008fea <strcmp_unaligned+0x136>
20008f30:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20008f34:	d152      	bne.n	20008fdc <strcmp_unaligned+0x128>
20008f36:	780d      	ldrb	r5, [r1, #0]
20008f38:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008f3c:	e055      	b.n	20008fea <strcmp_unaligned+0x136>
20008f3e:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008f42:	f005 05ff 	and.w	r5, r5, #255	; 0xff
20008f46:	e050      	b.n	20008fea <strcmp_unaligned+0x136>
20008f48:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20008f4c:	eba4 0302 	sub.w	r3, r4, r2
20008f50:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20008f54:	ea23 0304 	bic.w	r3, r3, r4
20008f58:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20008f5c:	d117      	bne.n	20008f8e <strcmp_unaligned+0xda>
20008f5e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008f62:	bf08      	it	eq
20008f64:	f851 5b04 	ldreq.w	r5, [r1], #4
20008f68:	d107      	bne.n	20008f7a <strcmp_unaligned+0xc6>
20008f6a:	ea8c 0c04 	eor.w	ip, ip, r4
20008f6e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
20008f72:	d108      	bne.n	20008f86 <strcmp_unaligned+0xd2>
20008f74:	f850 4b04 	ldr.w	r4, [r0], #4
20008f78:	e7e6      	b.n	20008f48 <strcmp_unaligned+0x94>
20008f7a:	041b      	lsls	r3, r3, #16
20008f7c:	d12e      	bne.n	20008fdc <strcmp_unaligned+0x128>
20008f7e:	880d      	ldrh	r5, [r1, #0]
20008f80:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008f84:	e031      	b.n	20008fea <strcmp_unaligned+0x136>
20008f86:	ea4f 4505 	mov.w	r5, r5, lsl #16
20008f8a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008f8e:	ea4f 4515 	mov.w	r5, r5, lsr #16
20008f92:	e02a      	b.n	20008fea <strcmp_unaligned+0x136>
20008f94:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20008f98:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20008f9c:	eba4 0302 	sub.w	r3, r4, r2
20008fa0:	ea23 0304 	bic.w	r3, r3, r4
20008fa4:	d10d      	bne.n	20008fc2 <strcmp_unaligned+0x10e>
20008fa6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008faa:	bf08      	it	eq
20008fac:	f851 5b04 	ldreq.w	r5, [r1], #4
20008fb0:	d10a      	bne.n	20008fc8 <strcmp_unaligned+0x114>
20008fb2:	ea8c 0c04 	eor.w	ip, ip, r4
20008fb6:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20008fba:	d10a      	bne.n	20008fd2 <strcmp_unaligned+0x11e>
20008fbc:	f850 4b04 	ldr.w	r4, [r0], #4
20008fc0:	e7e8      	b.n	20008f94 <strcmp_unaligned+0xe0>
20008fc2:	ea4f 6515 	mov.w	r5, r5, lsr #24
20008fc6:	e010      	b.n	20008fea <strcmp_unaligned+0x136>
20008fc8:	f014 0fff 	tst.w	r4, #255	; 0xff
20008fcc:	d006      	beq.n	20008fdc <strcmp_unaligned+0x128>
20008fce:	f851 5b04 	ldr.w	r5, [r1], #4
20008fd2:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20008fd6:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20008fda:	e006      	b.n	20008fea <strcmp_unaligned+0x136>
20008fdc:	f04f 0000 	mov.w	r0, #0
20008fe0:	f85d 4b04 	ldr.w	r4, [sp], #4
20008fe4:	f85d 5b04 	ldr.w	r5, [sp], #4
20008fe8:	4770      	bx	lr
20008fea:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20008fee:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20008ff2:	2801      	cmp	r0, #1
20008ff4:	bf28      	it	cs
20008ff6:	4290      	cmpcs	r0, r2
20008ff8:	bf04      	itt	eq
20008ffa:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20008ffe:	0a2d      	lsreq	r5, r5, #8
20009000:	d0f3      	beq.n	20008fea <strcmp_unaligned+0x136>
20009002:	eba2 0000 	sub.w	r0, r2, r0
20009006:	f85d 4b04 	ldr.w	r4, [sp], #4
2000900a:	f85d 5b04 	ldr.w	r5, [sp], #4
2000900e:	4770      	bx	lr

20009010 <_calloc_r>:
20009010:	b538      	push	{r3, r4, r5, lr}
20009012:	fb01 f102 	mul.w	r1, r1, r2
20009016:	f7fb f863 	bl	200040e0 <_malloc_r>
2000901a:	4604      	mov	r4, r0
2000901c:	b1f8      	cbz	r0, 2000905e <_calloc_r+0x4e>
2000901e:	f850 2c04 	ldr.w	r2, [r0, #-4]
20009022:	f022 0203 	bic.w	r2, r2, #3
20009026:	3a04      	subs	r2, #4
20009028:	2a24      	cmp	r2, #36	; 0x24
2000902a:	d81a      	bhi.n	20009062 <_calloc_r+0x52>
2000902c:	2a13      	cmp	r2, #19
2000902e:	4603      	mov	r3, r0
20009030:	d90f      	bls.n	20009052 <_calloc_r+0x42>
20009032:	2100      	movs	r1, #0
20009034:	f840 1b04 	str.w	r1, [r0], #4
20009038:	1d03      	adds	r3, r0, #4
2000903a:	2a1b      	cmp	r2, #27
2000903c:	6061      	str	r1, [r4, #4]
2000903e:	d908      	bls.n	20009052 <_calloc_r+0x42>
20009040:	1d1d      	adds	r5, r3, #4
20009042:	6041      	str	r1, [r0, #4]
20009044:	6059      	str	r1, [r3, #4]
20009046:	1d2b      	adds	r3, r5, #4
20009048:	2a24      	cmp	r2, #36	; 0x24
2000904a:	bf02      	ittt	eq
2000904c:	6069      	streq	r1, [r5, #4]
2000904e:	6059      	streq	r1, [r3, #4]
20009050:	3308      	addeq	r3, #8
20009052:	461a      	mov	r2, r3
20009054:	2100      	movs	r1, #0
20009056:	f842 1b04 	str.w	r1, [r2], #4
2000905a:	6059      	str	r1, [r3, #4]
2000905c:	6051      	str	r1, [r2, #4]
2000905e:	4620      	mov	r0, r4
20009060:	bd38      	pop	{r3, r4, r5, pc}
20009062:	2100      	movs	r1, #0
20009064:	f7fb fbd6 	bl	20004814 <memset>
20009068:	4620      	mov	r0, r4
2000906a:	bd38      	pop	{r3, r4, r5, pc}

2000906c <_close_r>:
2000906c:	b538      	push	{r3, r4, r5, lr}
2000906e:	f64a 14dc 	movw	r4, #43484	; 0xa9dc
20009072:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009076:	4605      	mov	r5, r0
20009078:	4608      	mov	r0, r1
2000907a:	2300      	movs	r3, #0
2000907c:	6023      	str	r3, [r4, #0]
2000907e:	f7f8 fda7 	bl	20001bd0 <_close>
20009082:	f1b0 3fff 	cmp.w	r0, #4294967295
20009086:	d000      	beq.n	2000908a <_close_r+0x1e>
20009088:	bd38      	pop	{r3, r4, r5, pc}
2000908a:	6823      	ldr	r3, [r4, #0]
2000908c:	2b00      	cmp	r3, #0
2000908e:	d0fb      	beq.n	20009088 <_close_r+0x1c>
20009090:	602b      	str	r3, [r5, #0]
20009092:	bd38      	pop	{r3, r4, r5, pc}

20009094 <_fclose_r>:
20009094:	b570      	push	{r4, r5, r6, lr}
20009096:	4605      	mov	r5, r0
20009098:	460c      	mov	r4, r1
2000909a:	2900      	cmp	r1, #0
2000909c:	d04b      	beq.n	20009136 <_fclose_r+0xa2>
2000909e:	f7fe fa9b 	bl	200075d8 <__sfp_lock_acquire>
200090a2:	b115      	cbz	r5, 200090aa <_fclose_r+0x16>
200090a4:	69ab      	ldr	r3, [r5, #24]
200090a6:	2b00      	cmp	r3, #0
200090a8:	d048      	beq.n	2000913c <_fclose_r+0xa8>
200090aa:	f24a 03c4 	movw	r3, #41156	; 0xa0c4
200090ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200090b2:	429c      	cmp	r4, r3
200090b4:	bf08      	it	eq
200090b6:	686c      	ldreq	r4, [r5, #4]
200090b8:	d00e      	beq.n	200090d8 <_fclose_r+0x44>
200090ba:	f24a 03e4 	movw	r3, #41188	; 0xa0e4
200090be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200090c2:	429c      	cmp	r4, r3
200090c4:	bf08      	it	eq
200090c6:	68ac      	ldreq	r4, [r5, #8]
200090c8:	d006      	beq.n	200090d8 <_fclose_r+0x44>
200090ca:	f24a 1304 	movw	r3, #41220	; 0xa104
200090ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200090d2:	429c      	cmp	r4, r3
200090d4:	bf08      	it	eq
200090d6:	68ec      	ldreq	r4, [r5, #12]
200090d8:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
200090dc:	b33e      	cbz	r6, 2000912e <_fclose_r+0x9a>
200090de:	4628      	mov	r0, r5
200090e0:	4621      	mov	r1, r4
200090e2:	f7fe f9bd 	bl	20007460 <_fflush_r>
200090e6:	6b23      	ldr	r3, [r4, #48]	; 0x30
200090e8:	4606      	mov	r6, r0
200090ea:	b13b      	cbz	r3, 200090fc <_fclose_r+0x68>
200090ec:	4628      	mov	r0, r5
200090ee:	6a21      	ldr	r1, [r4, #32]
200090f0:	4798      	blx	r3
200090f2:	ea36 0620 	bics.w	r6, r6, r0, asr #32
200090f6:	bf28      	it	cs
200090f8:	f04f 36ff 	movcs.w	r6, #4294967295
200090fc:	89a3      	ldrh	r3, [r4, #12]
200090fe:	f013 0f80 	tst.w	r3, #128	; 0x80
20009102:	d11f      	bne.n	20009144 <_fclose_r+0xb0>
20009104:	6b61      	ldr	r1, [r4, #52]	; 0x34
20009106:	b141      	cbz	r1, 2000911a <_fclose_r+0x86>
20009108:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000910c:	4299      	cmp	r1, r3
2000910e:	d002      	beq.n	20009116 <_fclose_r+0x82>
20009110:	4628      	mov	r0, r5
20009112:	f7fe fb99 	bl	20007848 <_free_r>
20009116:	2300      	movs	r3, #0
20009118:	6363      	str	r3, [r4, #52]	; 0x34
2000911a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
2000911c:	b121      	cbz	r1, 20009128 <_fclose_r+0x94>
2000911e:	4628      	mov	r0, r5
20009120:	f7fe fb92 	bl	20007848 <_free_r>
20009124:	2300      	movs	r3, #0
20009126:	64a3      	str	r3, [r4, #72]	; 0x48
20009128:	f04f 0300 	mov.w	r3, #0
2000912c:	81a3      	strh	r3, [r4, #12]
2000912e:	f7fe fa55 	bl	200075dc <__sfp_lock_release>
20009132:	4630      	mov	r0, r6
20009134:	bd70      	pop	{r4, r5, r6, pc}
20009136:	460e      	mov	r6, r1
20009138:	4630      	mov	r0, r6
2000913a:	bd70      	pop	{r4, r5, r6, pc}
2000913c:	4628      	mov	r0, r5
2000913e:	f7fe faff 	bl	20007740 <__sinit>
20009142:	e7b2      	b.n	200090aa <_fclose_r+0x16>
20009144:	4628      	mov	r0, r5
20009146:	6921      	ldr	r1, [r4, #16]
20009148:	f7fe fb7e 	bl	20007848 <_free_r>
2000914c:	e7da      	b.n	20009104 <_fclose_r+0x70>
2000914e:	bf00      	nop

20009150 <fclose>:
20009150:	f24a 23dc 	movw	r3, #41692	; 0xa2dc
20009154:	4601      	mov	r1, r0
20009156:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000915a:	6818      	ldr	r0, [r3, #0]
2000915c:	e79a      	b.n	20009094 <_fclose_r>
2000915e:	bf00      	nop

20009160 <_fstat_r>:
20009160:	b538      	push	{r3, r4, r5, lr}
20009162:	f64a 14dc 	movw	r4, #43484	; 0xa9dc
20009166:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000916a:	4605      	mov	r5, r0
2000916c:	4608      	mov	r0, r1
2000916e:	4611      	mov	r1, r2
20009170:	2300      	movs	r3, #0
20009172:	6023      	str	r3, [r4, #0]
20009174:	f7f8 fd3e 	bl	20001bf4 <_fstat>
20009178:	f1b0 3fff 	cmp.w	r0, #4294967295
2000917c:	d000      	beq.n	20009180 <_fstat_r+0x20>
2000917e:	bd38      	pop	{r3, r4, r5, pc}
20009180:	6823      	ldr	r3, [r4, #0]
20009182:	2b00      	cmp	r3, #0
20009184:	d0fb      	beq.n	2000917e <_fstat_r+0x1e>
20009186:	602b      	str	r3, [r5, #0]
20009188:	bd38      	pop	{r3, r4, r5, pc}
2000918a:	bf00      	nop

2000918c <_isatty_r>:
2000918c:	b538      	push	{r3, r4, r5, lr}
2000918e:	f64a 14dc 	movw	r4, #43484	; 0xa9dc
20009192:	f2c2 0400 	movt	r4, #8192	; 0x2000
20009196:	4605      	mov	r5, r0
20009198:	4608      	mov	r0, r1
2000919a:	2300      	movs	r3, #0
2000919c:	6023      	str	r3, [r4, #0]
2000919e:	f7f8 fd3b 	bl	20001c18 <_isatty>
200091a2:	f1b0 3fff 	cmp.w	r0, #4294967295
200091a6:	d000      	beq.n	200091aa <_isatty_r+0x1e>
200091a8:	bd38      	pop	{r3, r4, r5, pc}
200091aa:	6823      	ldr	r3, [r4, #0]
200091ac:	2b00      	cmp	r3, #0
200091ae:	d0fb      	beq.n	200091a8 <_isatty_r+0x1c>
200091b0:	602b      	str	r3, [r5, #0]
200091b2:	bd38      	pop	{r3, r4, r5, pc}

200091b4 <_lseek_r>:
200091b4:	b538      	push	{r3, r4, r5, lr}
200091b6:	f64a 14dc 	movw	r4, #43484	; 0xa9dc
200091ba:	f2c2 0400 	movt	r4, #8192	; 0x2000
200091be:	4605      	mov	r5, r0
200091c0:	4608      	mov	r0, r1
200091c2:	4611      	mov	r1, r2
200091c4:	461a      	mov	r2, r3
200091c6:	2300      	movs	r3, #0
200091c8:	6023      	str	r3, [r4, #0]
200091ca:	f7f8 fd31 	bl	20001c30 <_lseek>
200091ce:	f1b0 3fff 	cmp.w	r0, #4294967295
200091d2:	d000      	beq.n	200091d6 <_lseek_r+0x22>
200091d4:	bd38      	pop	{r3, r4, r5, pc}
200091d6:	6823      	ldr	r3, [r4, #0]
200091d8:	2b00      	cmp	r3, #0
200091da:	d0fb      	beq.n	200091d4 <_lseek_r+0x20>
200091dc:	602b      	str	r3, [r5, #0]
200091de:	bd38      	pop	{r3, r4, r5, pc}

200091e0 <_read_r>:
200091e0:	b538      	push	{r3, r4, r5, lr}
200091e2:	f64a 14dc 	movw	r4, #43484	; 0xa9dc
200091e6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200091ea:	4605      	mov	r5, r0
200091ec:	4608      	mov	r0, r1
200091ee:	4611      	mov	r1, r2
200091f0:	461a      	mov	r2, r3
200091f2:	2300      	movs	r3, #0
200091f4:	6023      	str	r3, [r4, #0]
200091f6:	f7f8 fd29 	bl	20001c4c <_read>
200091fa:	f1b0 3fff 	cmp.w	r0, #4294967295
200091fe:	d000      	beq.n	20009202 <_read_r+0x22>
20009200:	bd38      	pop	{r3, r4, r5, pc}
20009202:	6823      	ldr	r3, [r4, #0]
20009204:	2b00      	cmp	r3, #0
20009206:	d0fb      	beq.n	20009200 <_read_r+0x20>
20009208:	602b      	str	r3, [r5, #0]
2000920a:	bd38      	pop	{r3, r4, r5, pc}
2000920c:	0000      	lsls	r0, r0, #0
	...

20009210 <__aeabi_uidiv>:
20009210:	1e4a      	subs	r2, r1, #1
20009212:	bf08      	it	eq
20009214:	4770      	bxeq	lr
20009216:	f0c0 8124 	bcc.w	20009462 <__aeabi_uidiv+0x252>
2000921a:	4288      	cmp	r0, r1
2000921c:	f240 8116 	bls.w	2000944c <__aeabi_uidiv+0x23c>
20009220:	4211      	tst	r1, r2
20009222:	f000 8117 	beq.w	20009454 <__aeabi_uidiv+0x244>
20009226:	fab0 f380 	clz	r3, r0
2000922a:	fab1 f281 	clz	r2, r1
2000922e:	eba2 0303 	sub.w	r3, r2, r3
20009232:	f1c3 031f 	rsb	r3, r3, #31
20009236:	a204      	add	r2, pc, #16	; (adr r2, 20009248 <__aeabi_uidiv+0x38>)
20009238:	eb02 1303 	add.w	r3, r2, r3, lsl #4
2000923c:	f04f 0200 	mov.w	r2, #0
20009240:	469f      	mov	pc, r3
20009242:	bf00      	nop
20009244:	f3af 8000 	nop.w
20009248:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
2000924c:	bf00      	nop
2000924e:	eb42 0202 	adc.w	r2, r2, r2
20009252:	bf28      	it	cs
20009254:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20009258:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
2000925c:	bf00      	nop
2000925e:	eb42 0202 	adc.w	r2, r2, r2
20009262:	bf28      	it	cs
20009264:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20009268:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
2000926c:	bf00      	nop
2000926e:	eb42 0202 	adc.w	r2, r2, r2
20009272:	bf28      	it	cs
20009274:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20009278:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
2000927c:	bf00      	nop
2000927e:	eb42 0202 	adc.w	r2, r2, r2
20009282:	bf28      	it	cs
20009284:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20009288:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
2000928c:	bf00      	nop
2000928e:	eb42 0202 	adc.w	r2, r2, r2
20009292:	bf28      	it	cs
20009294:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20009298:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
2000929c:	bf00      	nop
2000929e:	eb42 0202 	adc.w	r2, r2, r2
200092a2:	bf28      	it	cs
200092a4:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
200092a8:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
200092ac:	bf00      	nop
200092ae:	eb42 0202 	adc.w	r2, r2, r2
200092b2:	bf28      	it	cs
200092b4:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
200092b8:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
200092bc:	bf00      	nop
200092be:	eb42 0202 	adc.w	r2, r2, r2
200092c2:	bf28      	it	cs
200092c4:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
200092c8:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
200092cc:	bf00      	nop
200092ce:	eb42 0202 	adc.w	r2, r2, r2
200092d2:	bf28      	it	cs
200092d4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
200092d8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
200092dc:	bf00      	nop
200092de:	eb42 0202 	adc.w	r2, r2, r2
200092e2:	bf28      	it	cs
200092e4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
200092e8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
200092ec:	bf00      	nop
200092ee:	eb42 0202 	adc.w	r2, r2, r2
200092f2:	bf28      	it	cs
200092f4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
200092f8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
200092fc:	bf00      	nop
200092fe:	eb42 0202 	adc.w	r2, r2, r2
20009302:	bf28      	it	cs
20009304:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20009308:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
2000930c:	bf00      	nop
2000930e:	eb42 0202 	adc.w	r2, r2, r2
20009312:	bf28      	it	cs
20009314:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20009318:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
2000931c:	bf00      	nop
2000931e:	eb42 0202 	adc.w	r2, r2, r2
20009322:	bf28      	it	cs
20009324:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20009328:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
2000932c:	bf00      	nop
2000932e:	eb42 0202 	adc.w	r2, r2, r2
20009332:	bf28      	it	cs
20009334:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20009338:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
2000933c:	bf00      	nop
2000933e:	eb42 0202 	adc.w	r2, r2, r2
20009342:	bf28      	it	cs
20009344:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20009348:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
2000934c:	bf00      	nop
2000934e:	eb42 0202 	adc.w	r2, r2, r2
20009352:	bf28      	it	cs
20009354:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20009358:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
2000935c:	bf00      	nop
2000935e:	eb42 0202 	adc.w	r2, r2, r2
20009362:	bf28      	it	cs
20009364:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20009368:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
2000936c:	bf00      	nop
2000936e:	eb42 0202 	adc.w	r2, r2, r2
20009372:	bf28      	it	cs
20009374:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20009378:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
2000937c:	bf00      	nop
2000937e:	eb42 0202 	adc.w	r2, r2, r2
20009382:	bf28      	it	cs
20009384:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20009388:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
2000938c:	bf00      	nop
2000938e:	eb42 0202 	adc.w	r2, r2, r2
20009392:	bf28      	it	cs
20009394:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20009398:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
2000939c:	bf00      	nop
2000939e:	eb42 0202 	adc.w	r2, r2, r2
200093a2:	bf28      	it	cs
200093a4:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
200093a8:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
200093ac:	bf00      	nop
200093ae:	eb42 0202 	adc.w	r2, r2, r2
200093b2:	bf28      	it	cs
200093b4:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
200093b8:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
200093bc:	bf00      	nop
200093be:	eb42 0202 	adc.w	r2, r2, r2
200093c2:	bf28      	it	cs
200093c4:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
200093c8:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
200093cc:	bf00      	nop
200093ce:	eb42 0202 	adc.w	r2, r2, r2
200093d2:	bf28      	it	cs
200093d4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
200093d8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
200093dc:	bf00      	nop
200093de:	eb42 0202 	adc.w	r2, r2, r2
200093e2:	bf28      	it	cs
200093e4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
200093e8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
200093ec:	bf00      	nop
200093ee:	eb42 0202 	adc.w	r2, r2, r2
200093f2:	bf28      	it	cs
200093f4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
200093f8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
200093fc:	bf00      	nop
200093fe:	eb42 0202 	adc.w	r2, r2, r2
20009402:	bf28      	it	cs
20009404:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20009408:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
2000940c:	bf00      	nop
2000940e:	eb42 0202 	adc.w	r2, r2, r2
20009412:	bf28      	it	cs
20009414:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20009418:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
2000941c:	bf00      	nop
2000941e:	eb42 0202 	adc.w	r2, r2, r2
20009422:	bf28      	it	cs
20009424:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20009428:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
2000942c:	bf00      	nop
2000942e:	eb42 0202 	adc.w	r2, r2, r2
20009432:	bf28      	it	cs
20009434:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20009438:	ebb0 0f01 	cmp.w	r0, r1
2000943c:	bf00      	nop
2000943e:	eb42 0202 	adc.w	r2, r2, r2
20009442:	bf28      	it	cs
20009444:	eba0 0001 	subcs.w	r0, r0, r1
20009448:	4610      	mov	r0, r2
2000944a:	4770      	bx	lr
2000944c:	bf0c      	ite	eq
2000944e:	2001      	moveq	r0, #1
20009450:	2000      	movne	r0, #0
20009452:	4770      	bx	lr
20009454:	fab1 f281 	clz	r2, r1
20009458:	f1c2 021f 	rsb	r2, r2, #31
2000945c:	fa20 f002 	lsr.w	r0, r0, r2
20009460:	4770      	bx	lr
20009462:	b108      	cbz	r0, 20009468 <__aeabi_uidiv+0x258>
20009464:	f04f 30ff 	mov.w	r0, #4294967295
20009468:	f000 b80e 	b.w	20009488 <__aeabi_idiv0>

2000946c <__aeabi_uidivmod>:
2000946c:	2900      	cmp	r1, #0
2000946e:	d0f8      	beq.n	20009462 <__aeabi_uidiv+0x252>
20009470:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20009474:	f7ff fecc 	bl	20009210 <__aeabi_uidiv>
20009478:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
2000947c:	fb02 f300 	mul.w	r3, r2, r0
20009480:	eba1 0103 	sub.w	r1, r1, r3
20009484:	4770      	bx	lr
20009486:	bf00      	nop

20009488 <__aeabi_idiv0>:
20009488:	4770      	bx	lr
2000948a:	bf00      	nop

2000948c <__gedf2>:
2000948c:	f04f 3cff 	mov.w	ip, #4294967295
20009490:	e006      	b.n	200094a0 <__cmpdf2+0x4>
20009492:	bf00      	nop

20009494 <__ledf2>:
20009494:	f04f 0c01 	mov.w	ip, #1
20009498:	e002      	b.n	200094a0 <__cmpdf2+0x4>
2000949a:	bf00      	nop

2000949c <__cmpdf2>:
2000949c:	f04f 0c01 	mov.w	ip, #1
200094a0:	f84d cd04 	str.w	ip, [sp, #-4]!
200094a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
200094a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200094ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
200094b0:	bf18      	it	ne
200094b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
200094b6:	d01b      	beq.n	200094f0 <__cmpdf2+0x54>
200094b8:	b001      	add	sp, #4
200094ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
200094be:	bf0c      	ite	eq
200094c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
200094c4:	ea91 0f03 	teqne	r1, r3
200094c8:	bf02      	ittt	eq
200094ca:	ea90 0f02 	teqeq	r0, r2
200094ce:	2000      	moveq	r0, #0
200094d0:	4770      	bxeq	lr
200094d2:	f110 0f00 	cmn.w	r0, #0
200094d6:	ea91 0f03 	teq	r1, r3
200094da:	bf58      	it	pl
200094dc:	4299      	cmppl	r1, r3
200094de:	bf08      	it	eq
200094e0:	4290      	cmpeq	r0, r2
200094e2:	bf2c      	ite	cs
200094e4:	17d8      	asrcs	r0, r3, #31
200094e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
200094ea:	f040 0001 	orr.w	r0, r0, #1
200094ee:	4770      	bx	lr
200094f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
200094f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200094f8:	d102      	bne.n	20009500 <__cmpdf2+0x64>
200094fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
200094fe:	d107      	bne.n	20009510 <__cmpdf2+0x74>
20009500:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009504:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009508:	d1d6      	bne.n	200094b8 <__cmpdf2+0x1c>
2000950a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
2000950e:	d0d3      	beq.n	200094b8 <__cmpdf2+0x1c>
20009510:	f85d 0b04 	ldr.w	r0, [sp], #4
20009514:	4770      	bx	lr
20009516:	bf00      	nop

20009518 <__aeabi_cdrcmple>:
20009518:	4684      	mov	ip, r0
2000951a:	4610      	mov	r0, r2
2000951c:	4662      	mov	r2, ip
2000951e:	468c      	mov	ip, r1
20009520:	4619      	mov	r1, r3
20009522:	4663      	mov	r3, ip
20009524:	e000      	b.n	20009528 <__aeabi_cdcmpeq>
20009526:	bf00      	nop

20009528 <__aeabi_cdcmpeq>:
20009528:	b501      	push	{r0, lr}
2000952a:	f7ff ffb7 	bl	2000949c <__cmpdf2>
2000952e:	2800      	cmp	r0, #0
20009530:	bf48      	it	mi
20009532:	f110 0f00 	cmnmi.w	r0, #0
20009536:	bd01      	pop	{r0, pc}

20009538 <__aeabi_dcmpeq>:
20009538:	f84d ed08 	str.w	lr, [sp, #-8]!
2000953c:	f7ff fff4 	bl	20009528 <__aeabi_cdcmpeq>
20009540:	bf0c      	ite	eq
20009542:	2001      	moveq	r0, #1
20009544:	2000      	movne	r0, #0
20009546:	f85d fb08 	ldr.w	pc, [sp], #8
2000954a:	bf00      	nop

2000954c <__aeabi_dcmplt>:
2000954c:	f84d ed08 	str.w	lr, [sp, #-8]!
20009550:	f7ff ffea 	bl	20009528 <__aeabi_cdcmpeq>
20009554:	bf34      	ite	cc
20009556:	2001      	movcc	r0, #1
20009558:	2000      	movcs	r0, #0
2000955a:	f85d fb08 	ldr.w	pc, [sp], #8
2000955e:	bf00      	nop

20009560 <__aeabi_dcmple>:
20009560:	f84d ed08 	str.w	lr, [sp, #-8]!
20009564:	f7ff ffe0 	bl	20009528 <__aeabi_cdcmpeq>
20009568:	bf94      	ite	ls
2000956a:	2001      	movls	r0, #1
2000956c:	2000      	movhi	r0, #0
2000956e:	f85d fb08 	ldr.w	pc, [sp], #8
20009572:	bf00      	nop

20009574 <__aeabi_dcmpge>:
20009574:	f84d ed08 	str.w	lr, [sp, #-8]!
20009578:	f7ff ffce 	bl	20009518 <__aeabi_cdrcmple>
2000957c:	bf94      	ite	ls
2000957e:	2001      	movls	r0, #1
20009580:	2000      	movhi	r0, #0
20009582:	f85d fb08 	ldr.w	pc, [sp], #8
20009586:	bf00      	nop

20009588 <__aeabi_dcmpgt>:
20009588:	f84d ed08 	str.w	lr, [sp, #-8]!
2000958c:	f7ff ffc4 	bl	20009518 <__aeabi_cdrcmple>
20009590:	bf34      	ite	cc
20009592:	2001      	movcc	r0, #1
20009594:	2000      	movcs	r0, #0
20009596:	f85d fb08 	ldr.w	pc, [sp], #8
2000959a:	bf00      	nop

2000959c <__aeabi_d2iz>:
2000959c:	ea4f 0241 	mov.w	r2, r1, lsl #1
200095a0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
200095a4:	d215      	bcs.n	200095d2 <__aeabi_d2iz+0x36>
200095a6:	d511      	bpl.n	200095cc <__aeabi_d2iz+0x30>
200095a8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
200095ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
200095b0:	d912      	bls.n	200095d8 <__aeabi_d2iz+0x3c>
200095b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200095b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
200095ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
200095be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200095c2:	fa23 f002 	lsr.w	r0, r3, r2
200095c6:	bf18      	it	ne
200095c8:	4240      	negne	r0, r0
200095ca:	4770      	bx	lr
200095cc:	f04f 0000 	mov.w	r0, #0
200095d0:	4770      	bx	lr
200095d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
200095d6:	d105      	bne.n	200095e4 <__aeabi_d2iz+0x48>
200095d8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
200095dc:	bf08      	it	eq
200095de:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
200095e2:	4770      	bx	lr
200095e4:	f04f 0000 	mov.w	r0, #0
200095e8:	4770      	bx	lr
200095ea:	bf00      	nop

200095ec <__aeabi_uldivmod>:
200095ec:	b94b      	cbnz	r3, 20009602 <__aeabi_uldivmod+0x16>
200095ee:	b942      	cbnz	r2, 20009602 <__aeabi_uldivmod+0x16>
200095f0:	2900      	cmp	r1, #0
200095f2:	bf08      	it	eq
200095f4:	2800      	cmpeq	r0, #0
200095f6:	d002      	beq.n	200095fe <__aeabi_uldivmod+0x12>
200095f8:	f04f 31ff 	mov.w	r1, #4294967295
200095fc:	4608      	mov	r0, r1
200095fe:	f7ff bf43 	b.w	20009488 <__aeabi_idiv0>
20009602:	b082      	sub	sp, #8
20009604:	46ec      	mov	ip, sp
20009606:	e92d 5000 	stmdb	sp!, {ip, lr}
2000960a:	f000 f805 	bl	20009618 <__gnu_uldivmod_helper>
2000960e:	f8dd e004 	ldr.w	lr, [sp, #4]
20009612:	b002      	add	sp, #8
20009614:	bc0c      	pop	{r2, r3}
20009616:	4770      	bx	lr

20009618 <__gnu_uldivmod_helper>:
20009618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000961a:	4614      	mov	r4, r2
2000961c:	461d      	mov	r5, r3
2000961e:	4606      	mov	r6, r0
20009620:	460f      	mov	r7, r1
20009622:	f000 f9d7 	bl	200099d4 <__udivdi3>
20009626:	fb00 f505 	mul.w	r5, r0, r5
2000962a:	fba0 2304 	umull	r2, r3, r0, r4
2000962e:	fb04 5401 	mla	r4, r4, r1, r5
20009632:	18e3      	adds	r3, r4, r3
20009634:	1ab6      	subs	r6, r6, r2
20009636:	eb67 0703 	sbc.w	r7, r7, r3
2000963a:	9b06      	ldr	r3, [sp, #24]
2000963c:	e9c3 6700 	strd	r6, r7, [r3]
20009640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009642:	bf00      	nop

20009644 <__gnu_ldivmod_helper>:
20009644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009646:	4614      	mov	r4, r2
20009648:	461d      	mov	r5, r3
2000964a:	4606      	mov	r6, r0
2000964c:	460f      	mov	r7, r1
2000964e:	f000 f80f 	bl	20009670 <__divdi3>
20009652:	fb00 f505 	mul.w	r5, r0, r5
20009656:	fba0 2304 	umull	r2, r3, r0, r4
2000965a:	fb04 5401 	mla	r4, r4, r1, r5
2000965e:	18e3      	adds	r3, r4, r3
20009660:	1ab6      	subs	r6, r6, r2
20009662:	eb67 0703 	sbc.w	r7, r7, r3
20009666:	9b06      	ldr	r3, [sp, #24]
20009668:	e9c3 6700 	strd	r6, r7, [r3]
2000966c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000966e:	bf00      	nop

20009670 <__divdi3>:
20009670:	2900      	cmp	r1, #0
20009672:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009676:	b085      	sub	sp, #20
20009678:	f2c0 80c8 	blt.w	2000980c <__divdi3+0x19c>
2000967c:	2600      	movs	r6, #0
2000967e:	2b00      	cmp	r3, #0
20009680:	f2c0 80bf 	blt.w	20009802 <__divdi3+0x192>
20009684:	4689      	mov	r9, r1
20009686:	4614      	mov	r4, r2
20009688:	4605      	mov	r5, r0
2000968a:	469b      	mov	fp, r3
2000968c:	2b00      	cmp	r3, #0
2000968e:	d14a      	bne.n	20009726 <__divdi3+0xb6>
20009690:	428a      	cmp	r2, r1
20009692:	d957      	bls.n	20009744 <__divdi3+0xd4>
20009694:	fab2 f382 	clz	r3, r2
20009698:	b153      	cbz	r3, 200096b0 <__divdi3+0x40>
2000969a:	f1c3 0020 	rsb	r0, r3, #32
2000969e:	fa01 f903 	lsl.w	r9, r1, r3
200096a2:	fa25 f800 	lsr.w	r8, r5, r0
200096a6:	fa12 f403 	lsls.w	r4, r2, r3
200096aa:	409d      	lsls	r5, r3
200096ac:	ea48 0909 	orr.w	r9, r8, r9
200096b0:	0c27      	lsrs	r7, r4, #16
200096b2:	4648      	mov	r0, r9
200096b4:	4639      	mov	r1, r7
200096b6:	fa1f fb84 	uxth.w	fp, r4
200096ba:	f7ff fda9 	bl	20009210 <__aeabi_uidiv>
200096be:	4639      	mov	r1, r7
200096c0:	4682      	mov	sl, r0
200096c2:	4648      	mov	r0, r9
200096c4:	f7ff fed2 	bl	2000946c <__aeabi_uidivmod>
200096c8:	0c2a      	lsrs	r2, r5, #16
200096ca:	fb0b f30a 	mul.w	r3, fp, sl
200096ce:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
200096d2:	454b      	cmp	r3, r9
200096d4:	d909      	bls.n	200096ea <__divdi3+0x7a>
200096d6:	eb19 0904 	adds.w	r9, r9, r4
200096da:	f10a 3aff 	add.w	sl, sl, #4294967295
200096de:	d204      	bcs.n	200096ea <__divdi3+0x7a>
200096e0:	454b      	cmp	r3, r9
200096e2:	bf84      	itt	hi
200096e4:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200096e8:	44a1      	addhi	r9, r4
200096ea:	ebc3 0909 	rsb	r9, r3, r9
200096ee:	4639      	mov	r1, r7
200096f0:	4648      	mov	r0, r9
200096f2:	b2ad      	uxth	r5, r5
200096f4:	f7ff fd8c 	bl	20009210 <__aeabi_uidiv>
200096f8:	4639      	mov	r1, r7
200096fa:	4680      	mov	r8, r0
200096fc:	4648      	mov	r0, r9
200096fe:	f7ff feb5 	bl	2000946c <__aeabi_uidivmod>
20009702:	fb0b fb08 	mul.w	fp, fp, r8
20009706:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000970a:	45ab      	cmp	fp, r5
2000970c:	d907      	bls.n	2000971e <__divdi3+0xae>
2000970e:	192d      	adds	r5, r5, r4
20009710:	f108 38ff 	add.w	r8, r8, #4294967295
20009714:	d203      	bcs.n	2000971e <__divdi3+0xae>
20009716:	45ab      	cmp	fp, r5
20009718:	bf88      	it	hi
2000971a:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000971e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20009722:	2700      	movs	r7, #0
20009724:	e003      	b.n	2000972e <__divdi3+0xbe>
20009726:	428b      	cmp	r3, r1
20009728:	d957      	bls.n	200097da <__divdi3+0x16a>
2000972a:	2700      	movs	r7, #0
2000972c:	46b8      	mov	r8, r7
2000972e:	4642      	mov	r2, r8
20009730:	463b      	mov	r3, r7
20009732:	b116      	cbz	r6, 2000973a <__divdi3+0xca>
20009734:	4252      	negs	r2, r2
20009736:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000973a:	4619      	mov	r1, r3
2000973c:	4610      	mov	r0, r2
2000973e:	b005      	add	sp, #20
20009740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009744:	b922      	cbnz	r2, 20009750 <__divdi3+0xe0>
20009746:	4611      	mov	r1, r2
20009748:	2001      	movs	r0, #1
2000974a:	f7ff fd61 	bl	20009210 <__aeabi_uidiv>
2000974e:	4604      	mov	r4, r0
20009750:	fab4 f884 	clz	r8, r4
20009754:	f1b8 0f00 	cmp.w	r8, #0
20009758:	d15e      	bne.n	20009818 <__divdi3+0x1a8>
2000975a:	ebc4 0809 	rsb	r8, r4, r9
2000975e:	0c27      	lsrs	r7, r4, #16
20009760:	fa1f f984 	uxth.w	r9, r4
20009764:	2101      	movs	r1, #1
20009766:	9102      	str	r1, [sp, #8]
20009768:	4639      	mov	r1, r7
2000976a:	4640      	mov	r0, r8
2000976c:	f7ff fd50 	bl	20009210 <__aeabi_uidiv>
20009770:	4639      	mov	r1, r7
20009772:	4682      	mov	sl, r0
20009774:	4640      	mov	r0, r8
20009776:	f7ff fe79 	bl	2000946c <__aeabi_uidivmod>
2000977a:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000977e:	fb09 f30a 	mul.w	r3, r9, sl
20009782:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
20009786:	455b      	cmp	r3, fp
20009788:	d909      	bls.n	2000979e <__divdi3+0x12e>
2000978a:	eb1b 0b04 	adds.w	fp, fp, r4
2000978e:	f10a 3aff 	add.w	sl, sl, #4294967295
20009792:	d204      	bcs.n	2000979e <__divdi3+0x12e>
20009794:	455b      	cmp	r3, fp
20009796:	bf84      	itt	hi
20009798:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000979c:	44a3      	addhi	fp, r4
2000979e:	ebc3 0b0b 	rsb	fp, r3, fp
200097a2:	4639      	mov	r1, r7
200097a4:	4658      	mov	r0, fp
200097a6:	b2ad      	uxth	r5, r5
200097a8:	f7ff fd32 	bl	20009210 <__aeabi_uidiv>
200097ac:	4639      	mov	r1, r7
200097ae:	4680      	mov	r8, r0
200097b0:	4658      	mov	r0, fp
200097b2:	f7ff fe5b 	bl	2000946c <__aeabi_uidivmod>
200097b6:	fb09 f908 	mul.w	r9, r9, r8
200097ba:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
200097be:	45a9      	cmp	r9, r5
200097c0:	d907      	bls.n	200097d2 <__divdi3+0x162>
200097c2:	192d      	adds	r5, r5, r4
200097c4:	f108 38ff 	add.w	r8, r8, #4294967295
200097c8:	d203      	bcs.n	200097d2 <__divdi3+0x162>
200097ca:	45a9      	cmp	r9, r5
200097cc:	bf88      	it	hi
200097ce:	f108 38ff 	addhi.w	r8, r8, #4294967295
200097d2:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
200097d6:	9f02      	ldr	r7, [sp, #8]
200097d8:	e7a9      	b.n	2000972e <__divdi3+0xbe>
200097da:	fab3 f783 	clz	r7, r3
200097de:	2f00      	cmp	r7, #0
200097e0:	d168      	bne.n	200098b4 <__divdi3+0x244>
200097e2:	428b      	cmp	r3, r1
200097e4:	bf2c      	ite	cs
200097e6:	f04f 0900 	movcs.w	r9, #0
200097ea:	f04f 0901 	movcc.w	r9, #1
200097ee:	4282      	cmp	r2, r0
200097f0:	bf8c      	ite	hi
200097f2:	464c      	movhi	r4, r9
200097f4:	f049 0401 	orrls.w	r4, r9, #1
200097f8:	2c00      	cmp	r4, #0
200097fa:	d096      	beq.n	2000972a <__divdi3+0xba>
200097fc:	f04f 0801 	mov.w	r8, #1
20009800:	e795      	b.n	2000972e <__divdi3+0xbe>
20009802:	4252      	negs	r2, r2
20009804:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20009808:	43f6      	mvns	r6, r6
2000980a:	e73b      	b.n	20009684 <__divdi3+0x14>
2000980c:	4240      	negs	r0, r0
2000980e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20009812:	f04f 36ff 	mov.w	r6, #4294967295
20009816:	e732      	b.n	2000967e <__divdi3+0xe>
20009818:	fa04 f408 	lsl.w	r4, r4, r8
2000981c:	f1c8 0720 	rsb	r7, r8, #32
20009820:	fa35 f307 	lsrs.w	r3, r5, r7
20009824:	fa29 fa07 	lsr.w	sl, r9, r7
20009828:	0c27      	lsrs	r7, r4, #16
2000982a:	fa09 fb08 	lsl.w	fp, r9, r8
2000982e:	4639      	mov	r1, r7
20009830:	4650      	mov	r0, sl
20009832:	ea43 020b 	orr.w	r2, r3, fp
20009836:	9202      	str	r2, [sp, #8]
20009838:	f7ff fcea 	bl	20009210 <__aeabi_uidiv>
2000983c:	4639      	mov	r1, r7
2000983e:	fa1f f984 	uxth.w	r9, r4
20009842:	4683      	mov	fp, r0
20009844:	4650      	mov	r0, sl
20009846:	f7ff fe11 	bl	2000946c <__aeabi_uidivmod>
2000984a:	9802      	ldr	r0, [sp, #8]
2000984c:	fb09 f20b 	mul.w	r2, r9, fp
20009850:	0c03      	lsrs	r3, r0, #16
20009852:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20009856:	429a      	cmp	r2, r3
20009858:	d904      	bls.n	20009864 <__divdi3+0x1f4>
2000985a:	191b      	adds	r3, r3, r4
2000985c:	f10b 3bff 	add.w	fp, fp, #4294967295
20009860:	f0c0 80b1 	bcc.w	200099c6 <__divdi3+0x356>
20009864:	1a9b      	subs	r3, r3, r2
20009866:	4639      	mov	r1, r7
20009868:	4618      	mov	r0, r3
2000986a:	9301      	str	r3, [sp, #4]
2000986c:	f7ff fcd0 	bl	20009210 <__aeabi_uidiv>
20009870:	9901      	ldr	r1, [sp, #4]
20009872:	4682      	mov	sl, r0
20009874:	4608      	mov	r0, r1
20009876:	4639      	mov	r1, r7
20009878:	f7ff fdf8 	bl	2000946c <__aeabi_uidivmod>
2000987c:	f8dd c008 	ldr.w	ip, [sp, #8]
20009880:	fb09 f30a 	mul.w	r3, r9, sl
20009884:	fa1f f08c 	uxth.w	r0, ip
20009888:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
2000988c:	4293      	cmp	r3, r2
2000988e:	d908      	bls.n	200098a2 <__divdi3+0x232>
20009890:	1912      	adds	r2, r2, r4
20009892:	f10a 3aff 	add.w	sl, sl, #4294967295
20009896:	d204      	bcs.n	200098a2 <__divdi3+0x232>
20009898:	4293      	cmp	r3, r2
2000989a:	bf84      	itt	hi
2000989c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200098a0:	1912      	addhi	r2, r2, r4
200098a2:	fa05 f508 	lsl.w	r5, r5, r8
200098a6:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
200098aa:	ebc3 0802 	rsb	r8, r3, r2
200098ae:	f8cd e008 	str.w	lr, [sp, #8]
200098b2:	e759      	b.n	20009768 <__divdi3+0xf8>
200098b4:	f1c7 0020 	rsb	r0, r7, #32
200098b8:	fa03 fa07 	lsl.w	sl, r3, r7
200098bc:	40c2      	lsrs	r2, r0
200098be:	fa35 f300 	lsrs.w	r3, r5, r0
200098c2:	ea42 0b0a 	orr.w	fp, r2, sl
200098c6:	fa21 f800 	lsr.w	r8, r1, r0
200098ca:	fa01 f907 	lsl.w	r9, r1, r7
200098ce:	4640      	mov	r0, r8
200098d0:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
200098d4:	ea43 0109 	orr.w	r1, r3, r9
200098d8:	9102      	str	r1, [sp, #8]
200098da:	4651      	mov	r1, sl
200098dc:	fa1f f28b 	uxth.w	r2, fp
200098e0:	9203      	str	r2, [sp, #12]
200098e2:	f7ff fc95 	bl	20009210 <__aeabi_uidiv>
200098e6:	4651      	mov	r1, sl
200098e8:	4681      	mov	r9, r0
200098ea:	4640      	mov	r0, r8
200098ec:	f7ff fdbe 	bl	2000946c <__aeabi_uidivmod>
200098f0:	9b03      	ldr	r3, [sp, #12]
200098f2:	f8dd c008 	ldr.w	ip, [sp, #8]
200098f6:	fb03 f209 	mul.w	r2, r3, r9
200098fa:	ea4f 401c 	mov.w	r0, ip, lsr #16
200098fe:	fa14 f307 	lsls.w	r3, r4, r7
20009902:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
20009906:	42a2      	cmp	r2, r4
20009908:	d904      	bls.n	20009914 <__divdi3+0x2a4>
2000990a:	eb14 040b 	adds.w	r4, r4, fp
2000990e:	f109 39ff 	add.w	r9, r9, #4294967295
20009912:	d352      	bcc.n	200099ba <__divdi3+0x34a>
20009914:	1aa4      	subs	r4, r4, r2
20009916:	4651      	mov	r1, sl
20009918:	4620      	mov	r0, r4
2000991a:	9301      	str	r3, [sp, #4]
2000991c:	f7ff fc78 	bl	20009210 <__aeabi_uidiv>
20009920:	4651      	mov	r1, sl
20009922:	4680      	mov	r8, r0
20009924:	4620      	mov	r0, r4
20009926:	f7ff fda1 	bl	2000946c <__aeabi_uidivmod>
2000992a:	9803      	ldr	r0, [sp, #12]
2000992c:	f8dd c008 	ldr.w	ip, [sp, #8]
20009930:	fb00 f208 	mul.w	r2, r0, r8
20009934:	fa1f f38c 	uxth.w	r3, ip
20009938:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
2000993c:	9b01      	ldr	r3, [sp, #4]
2000993e:	4282      	cmp	r2, r0
20009940:	d904      	bls.n	2000994c <__divdi3+0x2dc>
20009942:	eb10 000b 	adds.w	r0, r0, fp
20009946:	f108 38ff 	add.w	r8, r8, #4294967295
2000994a:	d330      	bcc.n	200099ae <__divdi3+0x33e>
2000994c:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20009950:	fa1f fc83 	uxth.w	ip, r3
20009954:	0c1b      	lsrs	r3, r3, #16
20009956:	1a80      	subs	r0, r0, r2
20009958:	fa1f fe88 	uxth.w	lr, r8
2000995c:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20009960:	fb0c f90e 	mul.w	r9, ip, lr
20009964:	fb0c fc0a 	mul.w	ip, ip, sl
20009968:	fb03 c10e 	mla	r1, r3, lr, ip
2000996c:	fb03 f20a 	mul.w	r2, r3, sl
20009970:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20009974:	458c      	cmp	ip, r1
20009976:	bf88      	it	hi
20009978:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
2000997c:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20009980:	4570      	cmp	r0, lr
20009982:	d310      	bcc.n	200099a6 <__divdi3+0x336>
20009984:	fa1f f989 	uxth.w	r9, r9
20009988:	fa05 f707 	lsl.w	r7, r5, r7
2000998c:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20009990:	bf14      	ite	ne
20009992:	2200      	movne	r2, #0
20009994:	2201      	moveq	r2, #1
20009996:	4287      	cmp	r7, r0
20009998:	bf2c      	ite	cs
2000999a:	2700      	movcs	r7, #0
2000999c:	f002 0701 	andcc.w	r7, r2, #1
200099a0:	2f00      	cmp	r7, #0
200099a2:	f43f aec4 	beq.w	2000972e <__divdi3+0xbe>
200099a6:	f108 38ff 	add.w	r8, r8, #4294967295
200099aa:	2700      	movs	r7, #0
200099ac:	e6bf      	b.n	2000972e <__divdi3+0xbe>
200099ae:	4282      	cmp	r2, r0
200099b0:	bf84      	itt	hi
200099b2:	4458      	addhi	r0, fp
200099b4:	f108 38ff 	addhi.w	r8, r8, #4294967295
200099b8:	e7c8      	b.n	2000994c <__divdi3+0x2dc>
200099ba:	42a2      	cmp	r2, r4
200099bc:	bf84      	itt	hi
200099be:	f109 39ff 	addhi.w	r9, r9, #4294967295
200099c2:	445c      	addhi	r4, fp
200099c4:	e7a6      	b.n	20009914 <__divdi3+0x2a4>
200099c6:	429a      	cmp	r2, r3
200099c8:	bf84      	itt	hi
200099ca:	f10b 3bff 	addhi.w	fp, fp, #4294967295
200099ce:	191b      	addhi	r3, r3, r4
200099d0:	e748      	b.n	20009864 <__divdi3+0x1f4>
200099d2:	bf00      	nop

200099d4 <__udivdi3>:
200099d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200099d8:	460c      	mov	r4, r1
200099da:	b083      	sub	sp, #12
200099dc:	4680      	mov	r8, r0
200099de:	4616      	mov	r6, r2
200099e0:	4689      	mov	r9, r1
200099e2:	461f      	mov	r7, r3
200099e4:	4615      	mov	r5, r2
200099e6:	468a      	mov	sl, r1
200099e8:	2b00      	cmp	r3, #0
200099ea:	d14b      	bne.n	20009a84 <__udivdi3+0xb0>
200099ec:	428a      	cmp	r2, r1
200099ee:	d95c      	bls.n	20009aaa <__udivdi3+0xd6>
200099f0:	fab2 f382 	clz	r3, r2
200099f4:	b15b      	cbz	r3, 20009a0e <__udivdi3+0x3a>
200099f6:	f1c3 0020 	rsb	r0, r3, #32
200099fa:	fa01 fa03 	lsl.w	sl, r1, r3
200099fe:	fa28 f200 	lsr.w	r2, r8, r0
20009a02:	fa16 f503 	lsls.w	r5, r6, r3
20009a06:	fa08 f803 	lsl.w	r8, r8, r3
20009a0a:	ea42 0a0a 	orr.w	sl, r2, sl
20009a0e:	0c2e      	lsrs	r6, r5, #16
20009a10:	4650      	mov	r0, sl
20009a12:	4631      	mov	r1, r6
20009a14:	b2af      	uxth	r7, r5
20009a16:	f7ff fbfb 	bl	20009210 <__aeabi_uidiv>
20009a1a:	4631      	mov	r1, r6
20009a1c:	ea4f 4418 	mov.w	r4, r8, lsr #16
20009a20:	4681      	mov	r9, r0
20009a22:	4650      	mov	r0, sl
20009a24:	f7ff fd22 	bl	2000946c <__aeabi_uidivmod>
20009a28:	fb07 f309 	mul.w	r3, r7, r9
20009a2c:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20009a30:	4553      	cmp	r3, sl
20009a32:	d909      	bls.n	20009a48 <__udivdi3+0x74>
20009a34:	eb1a 0a05 	adds.w	sl, sl, r5
20009a38:	f109 39ff 	add.w	r9, r9, #4294967295
20009a3c:	d204      	bcs.n	20009a48 <__udivdi3+0x74>
20009a3e:	4553      	cmp	r3, sl
20009a40:	bf84      	itt	hi
20009a42:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009a46:	44aa      	addhi	sl, r5
20009a48:	ebc3 0a0a 	rsb	sl, r3, sl
20009a4c:	4631      	mov	r1, r6
20009a4e:	4650      	mov	r0, sl
20009a50:	fa1f f888 	uxth.w	r8, r8
20009a54:	f7ff fbdc 	bl	20009210 <__aeabi_uidiv>
20009a58:	4631      	mov	r1, r6
20009a5a:	4604      	mov	r4, r0
20009a5c:	4650      	mov	r0, sl
20009a5e:	f7ff fd05 	bl	2000946c <__aeabi_uidivmod>
20009a62:	fb07 f704 	mul.w	r7, r7, r4
20009a66:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20009a6a:	4547      	cmp	r7, r8
20009a6c:	d906      	bls.n	20009a7c <__udivdi3+0xa8>
20009a6e:	3c01      	subs	r4, #1
20009a70:	eb18 0805 	adds.w	r8, r8, r5
20009a74:	d202      	bcs.n	20009a7c <__udivdi3+0xa8>
20009a76:	4547      	cmp	r7, r8
20009a78:	bf88      	it	hi
20009a7a:	3c01      	subhi	r4, #1
20009a7c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009a80:	2600      	movs	r6, #0
20009a82:	e05c      	b.n	20009b3e <__udivdi3+0x16a>
20009a84:	428b      	cmp	r3, r1
20009a86:	d858      	bhi.n	20009b3a <__udivdi3+0x166>
20009a88:	fab3 f683 	clz	r6, r3
20009a8c:	2e00      	cmp	r6, #0
20009a8e:	d15b      	bne.n	20009b48 <__udivdi3+0x174>
20009a90:	428b      	cmp	r3, r1
20009a92:	bf2c      	ite	cs
20009a94:	2200      	movcs	r2, #0
20009a96:	2201      	movcc	r2, #1
20009a98:	4285      	cmp	r5, r0
20009a9a:	bf8c      	ite	hi
20009a9c:	4615      	movhi	r5, r2
20009a9e:	f042 0501 	orrls.w	r5, r2, #1
20009aa2:	2d00      	cmp	r5, #0
20009aa4:	d049      	beq.n	20009b3a <__udivdi3+0x166>
20009aa6:	2401      	movs	r4, #1
20009aa8:	e049      	b.n	20009b3e <__udivdi3+0x16a>
20009aaa:	b922      	cbnz	r2, 20009ab6 <__udivdi3+0xe2>
20009aac:	4611      	mov	r1, r2
20009aae:	2001      	movs	r0, #1
20009ab0:	f7ff fbae 	bl	20009210 <__aeabi_uidiv>
20009ab4:	4605      	mov	r5, r0
20009ab6:	fab5 f685 	clz	r6, r5
20009aba:	2e00      	cmp	r6, #0
20009abc:	f040 80ba 	bne.w	20009c34 <__udivdi3+0x260>
20009ac0:	1b64      	subs	r4, r4, r5
20009ac2:	0c2f      	lsrs	r7, r5, #16
20009ac4:	fa1f fa85 	uxth.w	sl, r5
20009ac8:	2601      	movs	r6, #1
20009aca:	4639      	mov	r1, r7
20009acc:	4620      	mov	r0, r4
20009ace:	f7ff fb9f 	bl	20009210 <__aeabi_uidiv>
20009ad2:	4639      	mov	r1, r7
20009ad4:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20009ad8:	4681      	mov	r9, r0
20009ada:	4620      	mov	r0, r4
20009adc:	f7ff fcc6 	bl	2000946c <__aeabi_uidivmod>
20009ae0:	fb0a f309 	mul.w	r3, sl, r9
20009ae4:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20009ae8:	455b      	cmp	r3, fp
20009aea:	d909      	bls.n	20009b00 <__udivdi3+0x12c>
20009aec:	eb1b 0b05 	adds.w	fp, fp, r5
20009af0:	f109 39ff 	add.w	r9, r9, #4294967295
20009af4:	d204      	bcs.n	20009b00 <__udivdi3+0x12c>
20009af6:	455b      	cmp	r3, fp
20009af8:	bf84      	itt	hi
20009afa:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009afe:	44ab      	addhi	fp, r5
20009b00:	ebc3 0b0b 	rsb	fp, r3, fp
20009b04:	4639      	mov	r1, r7
20009b06:	4658      	mov	r0, fp
20009b08:	fa1f f888 	uxth.w	r8, r8
20009b0c:	f7ff fb80 	bl	20009210 <__aeabi_uidiv>
20009b10:	4639      	mov	r1, r7
20009b12:	4604      	mov	r4, r0
20009b14:	4658      	mov	r0, fp
20009b16:	f7ff fca9 	bl	2000946c <__aeabi_uidivmod>
20009b1a:	fb0a fa04 	mul.w	sl, sl, r4
20009b1e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20009b22:	45c2      	cmp	sl, r8
20009b24:	d906      	bls.n	20009b34 <__udivdi3+0x160>
20009b26:	3c01      	subs	r4, #1
20009b28:	eb18 0805 	adds.w	r8, r8, r5
20009b2c:	d202      	bcs.n	20009b34 <__udivdi3+0x160>
20009b2e:	45c2      	cmp	sl, r8
20009b30:	bf88      	it	hi
20009b32:	3c01      	subhi	r4, #1
20009b34:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009b38:	e001      	b.n	20009b3e <__udivdi3+0x16a>
20009b3a:	2600      	movs	r6, #0
20009b3c:	4634      	mov	r4, r6
20009b3e:	4631      	mov	r1, r6
20009b40:	4620      	mov	r0, r4
20009b42:	b003      	add	sp, #12
20009b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009b48:	f1c6 0020 	rsb	r0, r6, #32
20009b4c:	40b3      	lsls	r3, r6
20009b4e:	fa32 f700 	lsrs.w	r7, r2, r0
20009b52:	fa21 fb00 	lsr.w	fp, r1, r0
20009b56:	431f      	orrs	r7, r3
20009b58:	fa14 f206 	lsls.w	r2, r4, r6
20009b5c:	fa28 f100 	lsr.w	r1, r8, r0
20009b60:	4658      	mov	r0, fp
20009b62:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20009b66:	4311      	orrs	r1, r2
20009b68:	9100      	str	r1, [sp, #0]
20009b6a:	4651      	mov	r1, sl
20009b6c:	b2bb      	uxth	r3, r7
20009b6e:	9301      	str	r3, [sp, #4]
20009b70:	f7ff fb4e 	bl	20009210 <__aeabi_uidiv>
20009b74:	4651      	mov	r1, sl
20009b76:	40b5      	lsls	r5, r6
20009b78:	4681      	mov	r9, r0
20009b7a:	4658      	mov	r0, fp
20009b7c:	f7ff fc76 	bl	2000946c <__aeabi_uidivmod>
20009b80:	9c01      	ldr	r4, [sp, #4]
20009b82:	9800      	ldr	r0, [sp, #0]
20009b84:	fb04 f309 	mul.w	r3, r4, r9
20009b88:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20009b8c:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20009b90:	455b      	cmp	r3, fp
20009b92:	d905      	bls.n	20009ba0 <__udivdi3+0x1cc>
20009b94:	eb1b 0b07 	adds.w	fp, fp, r7
20009b98:	f109 39ff 	add.w	r9, r9, #4294967295
20009b9c:	f0c0 808e 	bcc.w	20009cbc <__udivdi3+0x2e8>
20009ba0:	ebc3 0b0b 	rsb	fp, r3, fp
20009ba4:	4651      	mov	r1, sl
20009ba6:	4658      	mov	r0, fp
20009ba8:	f7ff fb32 	bl	20009210 <__aeabi_uidiv>
20009bac:	4651      	mov	r1, sl
20009bae:	4604      	mov	r4, r0
20009bb0:	4658      	mov	r0, fp
20009bb2:	f7ff fc5b 	bl	2000946c <__aeabi_uidivmod>
20009bb6:	9801      	ldr	r0, [sp, #4]
20009bb8:	9a00      	ldr	r2, [sp, #0]
20009bba:	fb00 f304 	mul.w	r3, r0, r4
20009bbe:	fa1f fc82 	uxth.w	ip, r2
20009bc2:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
20009bc6:	4293      	cmp	r3, r2
20009bc8:	d906      	bls.n	20009bd8 <__udivdi3+0x204>
20009bca:	3c01      	subs	r4, #1
20009bcc:	19d2      	adds	r2, r2, r7
20009bce:	d203      	bcs.n	20009bd8 <__udivdi3+0x204>
20009bd0:	4293      	cmp	r3, r2
20009bd2:	d901      	bls.n	20009bd8 <__udivdi3+0x204>
20009bd4:	19d2      	adds	r2, r2, r7
20009bd6:	3c01      	subs	r4, #1
20009bd8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20009bdc:	b2a8      	uxth	r0, r5
20009bde:	1ad2      	subs	r2, r2, r3
20009be0:	0c2d      	lsrs	r5, r5, #16
20009be2:	fa1f fc84 	uxth.w	ip, r4
20009be6:	0c23      	lsrs	r3, r4, #16
20009be8:	fb00 f70c 	mul.w	r7, r0, ip
20009bec:	fb00 fe03 	mul.w	lr, r0, r3
20009bf0:	fb05 e10c 	mla	r1, r5, ip, lr
20009bf4:	fb05 f503 	mul.w	r5, r5, r3
20009bf8:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20009bfc:	458e      	cmp	lr, r1
20009bfe:	bf88      	it	hi
20009c00:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20009c04:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20009c08:	42aa      	cmp	r2, r5
20009c0a:	d310      	bcc.n	20009c2e <__udivdi3+0x25a>
20009c0c:	b2bf      	uxth	r7, r7
20009c0e:	fa08 f606 	lsl.w	r6, r8, r6
20009c12:	eb07 4201 	add.w	r2, r7, r1, lsl #16
20009c16:	bf14      	ite	ne
20009c18:	f04f 0e00 	movne.w	lr, #0
20009c1c:	f04f 0e01 	moveq.w	lr, #1
20009c20:	4296      	cmp	r6, r2
20009c22:	bf2c      	ite	cs
20009c24:	2600      	movcs	r6, #0
20009c26:	f00e 0601 	andcc.w	r6, lr, #1
20009c2a:	2e00      	cmp	r6, #0
20009c2c:	d087      	beq.n	20009b3e <__udivdi3+0x16a>
20009c2e:	3c01      	subs	r4, #1
20009c30:	2600      	movs	r6, #0
20009c32:	e784      	b.n	20009b3e <__udivdi3+0x16a>
20009c34:	40b5      	lsls	r5, r6
20009c36:	f1c6 0120 	rsb	r1, r6, #32
20009c3a:	fa24 f901 	lsr.w	r9, r4, r1
20009c3e:	fa28 f201 	lsr.w	r2, r8, r1
20009c42:	0c2f      	lsrs	r7, r5, #16
20009c44:	40b4      	lsls	r4, r6
20009c46:	4639      	mov	r1, r7
20009c48:	4648      	mov	r0, r9
20009c4a:	4322      	orrs	r2, r4
20009c4c:	9200      	str	r2, [sp, #0]
20009c4e:	f7ff fadf 	bl	20009210 <__aeabi_uidiv>
20009c52:	4639      	mov	r1, r7
20009c54:	fa1f fa85 	uxth.w	sl, r5
20009c58:	4683      	mov	fp, r0
20009c5a:	4648      	mov	r0, r9
20009c5c:	f7ff fc06 	bl	2000946c <__aeabi_uidivmod>
20009c60:	9b00      	ldr	r3, [sp, #0]
20009c62:	0c1a      	lsrs	r2, r3, #16
20009c64:	fb0a f30b 	mul.w	r3, sl, fp
20009c68:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20009c6c:	42a3      	cmp	r3, r4
20009c6e:	d903      	bls.n	20009c78 <__udivdi3+0x2a4>
20009c70:	1964      	adds	r4, r4, r5
20009c72:	f10b 3bff 	add.w	fp, fp, #4294967295
20009c76:	d327      	bcc.n	20009cc8 <__udivdi3+0x2f4>
20009c78:	1ae4      	subs	r4, r4, r3
20009c7a:	4639      	mov	r1, r7
20009c7c:	4620      	mov	r0, r4
20009c7e:	f7ff fac7 	bl	20009210 <__aeabi_uidiv>
20009c82:	4639      	mov	r1, r7
20009c84:	4681      	mov	r9, r0
20009c86:	4620      	mov	r0, r4
20009c88:	f7ff fbf0 	bl	2000946c <__aeabi_uidivmod>
20009c8c:	9800      	ldr	r0, [sp, #0]
20009c8e:	fb0a f309 	mul.w	r3, sl, r9
20009c92:	fa1f fc80 	uxth.w	ip, r0
20009c96:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20009c9a:	42a3      	cmp	r3, r4
20009c9c:	d908      	bls.n	20009cb0 <__udivdi3+0x2dc>
20009c9e:	1964      	adds	r4, r4, r5
20009ca0:	f109 39ff 	add.w	r9, r9, #4294967295
20009ca4:	d204      	bcs.n	20009cb0 <__udivdi3+0x2dc>
20009ca6:	42a3      	cmp	r3, r4
20009ca8:	bf84      	itt	hi
20009caa:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009cae:	1964      	addhi	r4, r4, r5
20009cb0:	fa08 f806 	lsl.w	r8, r8, r6
20009cb4:	1ae4      	subs	r4, r4, r3
20009cb6:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20009cba:	e706      	b.n	20009aca <__udivdi3+0xf6>
20009cbc:	455b      	cmp	r3, fp
20009cbe:	bf84      	itt	hi
20009cc0:	f109 39ff 	addhi.w	r9, r9, #4294967295
20009cc4:	44bb      	addhi	fp, r7
20009cc6:	e76b      	b.n	20009ba0 <__udivdi3+0x1cc>
20009cc8:	42a3      	cmp	r3, r4
20009cca:	bf84      	itt	hi
20009ccc:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20009cd0:	1964      	addhi	r4, r4, r5
20009cd2:	e7d1      	b.n	20009c78 <__udivdi3+0x2a4>
20009cd4:	2e4e2e41 	.word	0x2e4e2e41
20009cd8:	2e532e54 	.word	0x2e532e54
20009cdc:	30303320 	.word	0x30303320
20009ce0:	72202c30 	.word	0x72202c30
20009ce4:	79646165 	.word	0x79646165
20009ce8:	726f6620 	.word	0x726f6620
20009cec:	74636120 	.word	0x74636120
20009cf0:	216e6f69 	.word	0x216e6f69
20009cf4:	0000000d 	.word	0x0000000d
20009cf8:	474e4144 	.word	0x474e4144
20009cfc:	5a205245 	.word	0x5a205245
20009d00:	3a454e4f 	.word	0x3a454e4f
20009d04:	76694c20 	.word	0x76694c20
20009d08:	69662d65 	.word	0x69662d65
20009d0c:	65206572 	.word	0x65206572
20009d10:	6c62616e 	.word	0x6c62616e
20009d14:	0d2e6465 	.word	0x0d2e6465
20009d18:	00000000 	.word	0x00000000
20009d1c:	6576694c 	.word	0x6576694c
20009d20:	7269662d 	.word	0x7269662d
20009d24:	69642065 	.word	0x69642065
20009d28:	6c626173 	.word	0x6c626173
20009d2c:	0d2e6465 	.word	0x0d2e6465
20009d30:	00000000 	.word	0x00000000
20009d34:	4f525245 	.word	0x4f525245
20009d38:	41203a52 	.word	0x41203a52
20009d3c:	6d657474 	.word	0x6d657474
20009d40:	64657470 	.word	0x64657470
20009d44:	206f7420 	.word	0x206f7420
20009d48:	65726966 	.word	0x65726966
20009d4c:	74697720 	.word	0x74697720
20009d50:	74756f68 	.word	0x74756f68
20009d54:	76696c20 	.word	0x76696c20
20009d58:	69662065 	.word	0x69662065
20009d5c:	65206572 	.word	0x65206572
20009d60:	6c62616e 	.word	0x6c62616e
20009d64:	0d726465 	.word	0x0d726465
20009d68:	00000000 	.word	0x00000000
20009d6c:	7270205a 	.word	0x7270205a
20009d70:	65737365 	.word	0x65737365
20009d74:	61202c64 	.word	0x61202c64
20009d78:	76697463 	.word	0x76697463
20009d7c:	6e697461 	.word	0x6e697461
20009d80:	72742067 	.word	0x72742067
20009d84:	65676769 	.word	0x65676769
20009d88:	6f732072 	.word	0x6f732072
20009d8c:	6f6e656c 	.word	0x6f6e656c
20009d90:	000d6469 	.word	0x000d6469
20009d94:	76726573 	.word	0x76726573
20009d98:	6f645f6f 	.word	0x6f645f6f
20009d9c:	535f5920 	.word	0x535f5920
20009da0:	4e5f5445 	.word	0x4e5f5445
20009da4:	52545545 	.word	0x52545545
20009da8:	000d4c41 	.word	0x000d4c41
20009dac:	76726573 	.word	0x76726573
20009db0:	6f645f6f 	.word	0x6f645f6f
20009db4:	535f5820 	.word	0x535f5820
20009db8:	465f5445 	.word	0x465f5445
20009dbc:	4157524f 	.word	0x4157524f
20009dc0:	000d4452 	.word	0x000d4452
20009dc4:	76726573 	.word	0x76726573
20009dc8:	6f645f6f 	.word	0x6f645f6f
20009dcc:	535f5820 	.word	0x535f5820
20009dd0:	525f5445 	.word	0x525f5445
20009dd4:	52455645 	.word	0x52455645
20009dd8:	000d4553 	.word	0x000d4553
20009ddc:	76726573 	.word	0x76726573
20009de0:	6f645f6f 	.word	0x6f645f6f
20009de4:	535f5820 	.word	0x535f5820
20009de8:	4e5f5445 	.word	0x4e5f5445
20009dec:	52545545 	.word	0x52545545
20009df0:	000d4c41 	.word	0x000d4c41
20009df4:	69676542 	.word	0x69676542
20009df8:	6e696e6e 	.word	0x6e696e6e
20009dfc:	75612067 	.word	0x75612067
20009e00:	616d6f74 	.word	0x616d6f74
20009e04:	20646574 	.word	0x20646574
20009e08:	6b656573 	.word	0x6b656573
20009e0c:	646e612d 	.word	0x646e612d
20009e10:	7365642d 	.word	0x7365642d
20009e14:	796f7274 	.word	0x796f7274
20009e18:	00000d21 	.word	0x00000d21
20009e1c:	25203a78 	.word	0x25203a78
20009e20:	3a790964 	.word	0x3a790964
20009e24:	0d642520 	.word	0x0d642520
20009e28:	0000000a 	.word	0x0000000a
20009e2c:	6e6f2058 	.word	0x6e6f2058
20009e30:	72617420 	.word	0x72617420
20009e34:	21746567 	.word	0x21746567
20009e38:	0000000d 	.word	0x0000000d
20009e3c:	6e6f2059 	.word	0x6e6f2059
20009e40:	72617420 	.word	0x72617420
20009e44:	21746567 	.word	0x21746567
20009e48:	0000000d 	.word	0x0000000d
20009e4c:	67726154 	.word	0x67726154
20009e50:	61207465 	.word	0x61207465
20009e54:	69757163 	.word	0x69757163
20009e58:	2c646572 	.word	0x2c646572
20009e5c:	72696620 	.word	0x72696620
20009e60:	21676e69 	.word	0x21676e69
20009e64:	0000000d 	.word	0x0000000d
20009e68:	726f6241 	.word	0x726f6241
20009e6c:	676e6974 	.word	0x676e6974
20009e70:	65657320 	.word	0x65657320
20009e74:	6e612d6b 	.word	0x6e612d6b
20009e78:	65642d64 	.word	0x65642d64
20009e7c:	6f727473 	.word	0x6f727473
20009e80:	20262079 	.word	0x20262079
20009e84:	61736964 	.word	0x61736964
20009e88:	6e696c62 	.word	0x6e696c62
20009e8c:	696c2067 	.word	0x696c2067
20009e90:	662d6576 	.word	0x662d6576
20009e94:	0d657269 	.word	0x0d657269
20009e98:	00000000 	.word	0x00000000
20009e9c:	63656863 	.word	0x63656863
20009ea0:	6d75736b 	.word	0x6d75736b
20009ea4:	72726520 	.word	0x72726520
20009ea8:	0021726f 	.word	0x0021726f
20009eac:	6e676973 	.word	0x6e676973
20009eb0:	72757461 	.word	0x72757461
20009eb4:	25203a65 	.word	0x25203a65
20009eb8:	3a780964 	.word	0x3a780964
20009ebc:	09642520 	.word	0x09642520
20009ec0:	25203a79 	.word	0x25203a79
20009ec4:	3a770964 	.word	0x3a770964
20009ec8:	09642520 	.word	0x09642520
20009ecc:	25203a68 	.word	0x25203a68
20009ed0:	6e610964 	.word	0x6e610964
20009ed4:	3a656c67 	.word	0x3a656c67
20009ed8:	0d642520 	.word	0x0d642520
20009edc:	0000000a 	.word	0x0000000a
20009ee0:	74736944 	.word	0x74736944
20009ee4:	65636e61 	.word	0x65636e61
20009ee8:	6c632820 	.word	0x6c632820
20009eec:	6f635f6b 	.word	0x6f635f6b
20009ef0:	73746e75 	.word	0x73746e75
20009ef4:	25203a29 	.word	0x25203a29
20009ef8:	000a0d64 	.word	0x000a0d64
20009efc:	74736944 	.word	0x74736944
20009f00:	65636e61 	.word	0x65636e61
20009f04:	296d2820 	.word	0x296d2820
20009f08:	6625203a 	.word	0x6625203a
20009f0c:	0a0d0a0d 	.word	0x0a0d0a0d
20009f10:	00000000 	.word	0x00000000
20009f14:	00003a58 	.word	0x00003a58
20009f18:	00003a59 	.word	0x00003a59
20009f1c:	74736944 	.word	0x74736944
20009f20:	65636e61 	.word	0x65636e61
20009f24:	0000003a 	.word	0x0000003a
20009f28:	746f6853 	.word	0x746f6853
20009f2c:	00003a73 	.word	0x00003a73
20009f30:	65646f4d 	.word	0x65646f4d
20009f34:	0000003a 	.word	0x0000003a
20009f38:	64333025 	.word	0x64333025
20009f3c:	00000000 	.word	0x00000000
20009f40:	64323025 	.word	0x64323025
20009f44:	00000000 	.word	0x00000000
20009f48:	4f545541 	.word	0x4f545541
20009f4c:	00002020 	.word	0x00002020
20009f50:	4d524f4e 	.word	0x4d524f4e
20009f54:	00004c41 	.word	0x00004c41
20009f58:	70616548 	.word	0x70616548
20009f5c:	646e6120 	.word	0x646e6120
20009f60:	61747320 	.word	0x61747320
20009f64:	63206b63 	.word	0x63206b63
20009f68:	696c6c6f 	.word	0x696c6c6f
20009f6c:	6e6f6973 	.word	0x6e6f6973
20009f70:	0000000a 	.word	0x0000000a

20009f74 <g_config_reg_lut>:
20009f74:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
20009f84:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
20009f94:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
20009fa4:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
20009fb4:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
20009fc4:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
20009fd4:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
20009fe4:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

20009ff4 <g_gpio_irqn_lut>:
20009ff4:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
2000a004:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
2000a014:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
2000a024:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

2000a034 <C.18.2576>:
2000a034:	00000001 00000002 00000004 00000001     ................

2000a044 <_global_impure_ptr>:
2000a044:	2000a2e0 00000043 0000000a              ... C.......

2000a050 <blanks.3577>:
2000a050:	20202020 20202020 20202020 20202020                     

2000a060 <zeroes.3578>:
2000a060:	30303030 30303030 30303030 30303030     0000000000000000
2000a070:	33323130 37363534 42413938 46454443     0123456789ABCDEF
2000a080:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
2000a090:	006e616e 33323130 37363534 62613938     nan.0123456789ab
2000a0a0:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
2000a0b0:	00000030 69666e49 7974696e 00000000     0...Infinity....
2000a0c0:	004e614e                                NaN.

2000a0c4 <__sf_fake_stdin>:
	...

2000a0e4 <__sf_fake_stdout>:
	...

2000a104 <__sf_fake_stderr>:
	...

2000a124 <charset>:
2000a124:	2000a15c                                \.. 

2000a128 <lconv>:
2000a128:	2000a158 2000a080 2000a080 2000a080     X.. ... ... ... 
2000a138:	2000a080 2000a080 2000a080 2000a080     ... ... ... ... 
2000a148:	2000a080 2000a080 ffffffff ffffffff     ... ... ........
2000a158:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

2000a168 <__mprec_tens>:
2000a168:	00000000 3ff00000 00000000 40240000     .......?......$@
2000a178:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
2000a188:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
2000a198:	00000000 412e8480 00000000 416312d0     .......A......cA
2000a1a8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
2000a1b8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
2000a1c8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
2000a1d8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
2000a1e8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
2000a1f8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
2000a208:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
2000a218:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
2000a228:	79d99db4 44ea7843                       ...yCx.D

2000a230 <p05.2463>:
2000a230:	00000005 00000019 0000007d 00000000     ........}.......

2000a240 <__mprec_bigtens>:
2000a240:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
2000a250:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
2000a260:	7f73bf3c 75154fdd                       <.s..O.u

2000a268 <__mprec_tinytens>:
2000a268:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
2000a278:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
2000a288:	64ac6f43 0ac80628                       Co.d(...

2000a290 <_init>:
2000a290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a292:	bf00      	nop
2000a294:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000a296:	bc08      	pop	{r3}
2000a298:	469e      	mov	lr, r3
2000a29a:	4770      	bx	lr

2000a29c <_fini>:
2000a29c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a29e:	bf00      	nop
2000a2a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000a2a2:	bc08      	pop	{r3}
2000a2a4:	469e      	mov	lr, r3
2000a2a6:	4770      	bx	lr

2000a2a8 <__frame_dummy_init_array_entry>:
2000a2a8:	0485 2000                                   ... 

2000a2ac <__do_global_dtors_aux_fini_array_entry>:
2000a2ac:	0471 2000                                   q.. 
