Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit_top_isim_beh.exe -prj /home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit_top_beh.prj work.seven_bit_top work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/comp.v" into library work
Analyzing Verilog file "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit.v" into library work
WARNING:HDLCompiler:329 - "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit.v" Line 65: Target <l0> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit.v" Line 66: Target <l1> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit.v" Line 67: Target <l2> of concurrent assignment or output port connection should be a net type.
Analyzing Verilog file "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit_top.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit_top.v" Line 35: Target <l0> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit.v" Line 56: Target <p0> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit.v" Line 57: Target <p0> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit.v" Line 58: Target <p0> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit.v" Line 59: Target <p0> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit.v" Line 60: Target <p0> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit.v" Line 61: Target <p0> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit.v" Line 62: Target <p0> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit.v" Line 63: Target <p0> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit.v" Line 65: Target <l0> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit.v" Line 66: Target <l1> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "/home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit.v" Line 67: Target <l2> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Fuse Memory Usage: 98820 KB
Fuse CPU Usage: 2550 ms
Compiling module comp
Compiling module seven_bit
Compiling module seven_bit_top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/cse/Desktop/CS220/Lab2/Lab2_2/seven_bit_comp/seven_bit_top_isim_beh.exe
Fuse Memory Usage: 659044 KB
Fuse CPU Usage: 2610 ms
GCC CPU Usage: 2120 ms
