module Baud_rate_generator(clock_out,sel,clk,reset);
output reg clock_out=0;
input [1:0]sel;
input clk,reset;
reg temp;
reg count=0;
always @(sel) begin
case(sel)
2'b00: temp<=12'h517;
2'b01: temp<=12'h145;
2'b10: temp<=12'hA2;
2'b11: temp<=12'h145;
endcase
end
always @(posedge clk or negedge reset)
begin if(~reset)
clock_out<=0;
else if( count==temp)
begin
clock_out<=~clock_out;
count<=0;
end
else begin
clock_out<=clock_out;
count<=count+1;
end end
endmodule
